//Copyright (C)2014-2024 Gowin Semiconductor Corporation.
//All rights reserved.
//File Title: Post-PnR Simulation Model file
//Tool Version: V1.9.9.01 (64-bit)
//Created Time: Fri Apr 26 17:51:53 2024

`timescale 100 ps/100 ps
module Video_Frame_Buffer_Top(
	I_rst_n,
	I_dma_clk,
	I_wr_halt,
	I_rd_halt,
	I_vin0_clk,
	I_vin0_vs_n,
	I_vin0_de,
	I_vin0_data,
	I_vout0_clk,
	I_vout0_vs_n,
	I_vout0_de,
	I_cmd_ready,
	I_wr_data_rdy,
	I_rd_data_valid,
	I_rd_data_end,
	I_rd_data,
	I_init_calib_complete,
	O_vin0_fifo_full,
	O_vout0_den,
	O_vout0_data,
	O_vout0_fifo_empty,
	O_cmd,
	O_cmd_en,
	O_addr,
	O_wr_data_en,
	O_wr_data_end,
	O_wr_data,
	O_wr_data_mask
);
input I_rst_n;
input I_dma_clk;
input [0:0] I_wr_halt;
input [0:0] I_rd_halt;
input I_vin0_clk;
input I_vin0_vs_n;
input I_vin0_de;
input [15:0] I_vin0_data;
input I_vout0_clk;
input I_vout0_vs_n;
input I_vout0_de;
input I_cmd_ready;
input I_wr_data_rdy;
input I_rd_data_valid;
input I_rd_data_end;
input [255:0] I_rd_data;
input I_init_calib_complete;
output O_vin0_fifo_full;
output O_vout0_den;
output [15:0] O_vout0_data;
output O_vout0_fifo_empty;
output [2:0] O_cmd;
output O_cmd_en;
output [28:0] O_addr;
output O_wr_data_en;
output O_wr_data_end;
output [255:0] O_wr_data;
output [31:0] O_wr_data_mask;
wire GND;
wire I_cmd_ready;
wire I_dma_clk;
wire I_init_calib_complete;
wire [255:0] I_rd_data;
wire I_rd_data_end;
wire I_rd_data_valid;
wire [0:0] I_rd_halt;
wire I_rst_n;
wire I_vin0_clk;
wire [15:0] I_vin0_data;
wire I_vin0_de;
wire I_vin0_vs_n;
wire I_vout0_clk;
wire I_vout0_de;
wire I_vout0_vs_n;
wire I_wr_data_rdy;
wire [0:0] I_wr_halt;
wire [28:0] O_addr;
wire [2:0] O_cmd;
wire O_cmd_en;
wire O_vin0_fifo_full;
wire [15:0] O_vout0_data;
wire O_vout0_den;
wire O_vout0_fifo_empty;
wire [255:0] O_wr_data;
wire O_wr_data_en;
wire O_wr_data_end;
wire [31:0] O_wr_data_mask;
wire VCC;
wire \vfb_ddr3_wrapper_inst/dma0_wr_data_end ;
wire \vfb_ddr3_wrapper_inst/dma0_wr_req ;
wire \vfb_ddr3_wrapper_inst/dma0_wr_end ;
wire \vfb_ddr3_wrapper_inst/n14_8 ;
wire \vfb_ddr3_wrapper_inst/n14_11 ;
wire \vfb_ddr3_wrapper_inst/dma0_rd_end ;
wire \vfb_ddr3_wrapper_inst/dma_rd_addr_28_7 ;
wire \vfb_ddr3_wrapper_inst/dma0_rd_req ;
wire \vfb_ddr3_wrapper_inst/n64_5 ;
wire \vfb_ddr3_wrapper_inst/current_state.ST_RDY ;
wire \vfb_ddr3_wrapper_inst/current_state.ST_OFF0_READ_DDR ;
wire \vfb_ddr3_wrapper_inst/current_state.ST_IFF0_WRITE_DDR ;
wire \vfb_ddr3_wrapper_inst/current_state.ST_IDLE ;
wire [28:3] \vfb_ddr3_wrapper_inst/dma0_wr_addr ;
wire [255:0] \vfb_ddr3_wrapper_inst/dma0_wr_data ;
wire [28:3] \vfb_ddr3_wrapper_inst/dma0_rd_addr ;
wire [255:0] \vfb_ddr3_wrapper_inst/dma0_rd_data_Z ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/n26_6 ;
wire [24:23] \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/dma_wr_base ;
wire [24:23] \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/dma_rd_base ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/video_vs_n_rising ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n428_3 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt_6_8 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n370_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n369_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n367_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n366_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n365_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n364_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n446_6 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n443_6 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n442_6 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n439_6 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n436_6 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n434_6 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n432_6 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n431_6 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n430_6 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n429_6 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n423_6 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n424_6 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n426_6 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n902_4 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n427_4 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n427_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n368_6 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n364_6 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n445_7 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n444_7 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n442_7 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n440_7 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n438_7 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n437_7 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n436_7 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n435_7 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n433_7 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n431_7 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n430_7 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n423_7 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n902_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n427_6 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n428_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n441_8 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n437_8 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n423_8 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n902_6 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n424_9 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n441_10 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n366_8 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n368_8 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n426_9 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n429_9 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n428_7 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n425_8 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n433_9 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n435_9 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n437_10 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n438_9 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n440_9 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n441_12 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n444_9 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n445_9 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n447_8 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n427_8 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n902_12 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n345_11 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n448_11 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_28_10 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_den ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d0 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d1 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d2 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d3 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/video_vs_n ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_empty ;
wire [15:0] \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data ;
wire [6:0] \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt ;
wire [7:0] \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_count ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n48_4 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n1215_3 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_0_7 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_1_4 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_2_4 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_3_4 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_4_4 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_5_4 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_6_4 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_4 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_6 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_7 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_2_8 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_5_8 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_num_next_2_8 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_num_next_4_8 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_num_next_11_6 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_8 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_9 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_10 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_11 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_12 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_13 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_0_6 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_num_next_9_10 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_num_next_0_9 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rempty_val ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_0_3 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_1_3 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_2_3 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_3_3 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_4_3 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_5_3 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_6_3 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_7_0_COUT ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n1198_1_SUM ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n1198_3 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n1199_1_SUM ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n1199_3 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n1200_1_SUM ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n1200_3 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n1201_1_SUM ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n1201_3 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n1202_1_SUM ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n1202_3 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n1203_1_SUM ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n1203_3 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n1204_1_SUM ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n1204_3 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n31_6 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_28 ;
wire [6:0] \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_f ;
wire [6:0] \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wcount_r ;
wire [6:0] \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext ;
wire [7:1] \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next ;
wire [11:1] \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_num_next ;
wire [6:0] \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rgraynext ;
wire [6:0] \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_dly ;
wire [1:0] \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r ;
wire [1:0] \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w ;
wire [7:0] \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr ;
wire [6:0] \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num ;
wire [7:0] \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr ;
wire [7:0] \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq2_rptr ;
wire [7:0] \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr ;
wire [7:0] \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq2_wptr ;
wire [7:0] \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr ;
wire [10:0] \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin ;
wire [7:0] \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/video_vs_n_rising ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n31_3 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n174_3 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_end_o_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n374_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n372_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n371_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n370_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n369_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n121_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n120_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n118_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n117_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n116_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n115_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n192_6 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n189_6 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n188_6 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n185_6 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n182_6 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n180_6 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n179_6 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n177_6 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n176_6 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n175_6 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n335_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n334_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n332_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n331_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n330_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n329_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n328_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n326_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n325_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n324_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n323_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n322_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n321_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n320_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n169_6 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n170_6 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n172_6 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n173_4 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n173_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n174_4 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n373_6 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n369_6 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n119_6 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n115_6 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n191_7 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n190_7 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n188_7 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n186_7 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n184_7 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n183_7 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n182_7 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n181_7 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n179_7 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n176_7 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n175_7 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n333_6 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n331_6 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n329_6 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n327_6 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n325_6 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n322_6 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n321_6 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n169_7 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n169_8 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n172_7 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n173_6 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n174_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n187_8 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n183_8 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n322_7 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_28_9 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n187_10 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n324_8 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n328_8 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n333_8 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n117_8 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n119_8 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n178_9 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n371_8 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n373_8 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n100_8 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n327_8 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n171_8 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n178_11 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n181_9 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n183_10 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n184_9 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n186_9 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n187_12 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n190_9 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n191_9 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n193_8 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n194_8 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n173_8 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt_6_10 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n86_7 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n86_9 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n375_8 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/cmd_cnt_6_10 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/video_vs_n_d1 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_rst ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_en ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d0 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d1 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d2 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d3 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d4 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d6 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d7 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d8 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d9 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/video_vs_n_d0 ;
wire [15:0] \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt ;
wire [6:0] \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt ;
wire [6:0] \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/cmd_cnt ;
wire [7:6] \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_wr_count ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n64_4 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n68_3 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n1118_3 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbinnext_0_7 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rgraynext_6_4 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_2_4 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_3_4 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_4_4 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_4 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_6 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_7 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_4 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_14_4 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_14_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_14_6 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_14_7 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_13_4 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_13_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_12_4 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_12_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_11_4 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_11_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_11_6 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_11_7 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_10_4 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_10_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_9_4 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_9_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_8_4 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_8_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_7_4 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_7_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_6_4 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_6_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_5_4 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_5_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_4_4 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_4_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_3_4 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_3_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_3_6 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_3_7 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_2_4 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_2_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_1_4 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_1_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_0_4 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_0_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbinnext_4_8 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbinnext_5_8 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbinnext_7_6 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_2_8 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_2_5 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_8 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_9 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_10 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_11 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_12 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_6 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_7 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_8 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_9 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_10 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_11 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_12 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_13 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_14_9 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_14_11 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_14_12 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_14_13 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_14_14 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_14_15 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_13_6 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_13_7 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_13_8 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_13_9 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_13_10 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_13_11 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_13_12 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_13_13 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_12_6 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_12_7 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_12_8 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_12_9 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_12_10 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_12_11 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_12_12 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_12_13 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_11_9 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_11_11 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_11_12 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_11_13 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_11_14 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_11_15 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_10_6 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_10_7 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_10_8 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_10_9 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_10_10 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_10_11 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_10_12 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_10_13 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_9_6 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_9_7 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_9_8 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_9_9 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_9_10 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_9_11 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_9_12 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_9_13 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_8_6 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_8_7 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_8_8 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_8_9 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_8_10 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_8_11 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_8_12 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_8_13 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_7_6 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_7_7 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_7_8 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_7_9 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_7_10 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_7_11 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_7_12 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_7_13 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_6_6 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_6_7 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_6_8 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_6_9 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_6_10 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_6_11 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_6_12 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_6_13 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_5_6 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_5_7 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_5_8 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_5_9 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_5_10 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_5_11 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_5_12 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_5_13 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_4_6 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_4_7 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_4_8 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_4_9 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_4_10 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_4_11 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_4_12 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_4_13 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_3_8 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_3_9 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_3_10 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_3_11 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_3_12 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_3_13 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_2_6 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_2_7 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_2_8 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_2_9 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_2_10 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_2_11 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_2_12 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_2_13 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_1_6 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_1_7 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_1_8 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_1_9 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_1_10 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_1_11 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_1_12 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_1_13 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_0_6 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_0_7 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_0_8 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_0_9 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_0_10 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_0_11 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_0_12 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_0_13 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbinnext_7_7 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_13 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_14 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rgraynext_3_6 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_11_25 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_11_29 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_14_26 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_31 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_11_33 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_11_35 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_37 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_39 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_41 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_45 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_14_32 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_47 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_4_13 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_14_34 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_14_36 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_49 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_5_6 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_1_6 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_5_10 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_0_9 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rempty_val ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Full ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_0_3 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_1_3 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_2_3 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_3_3 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_4_3 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_5_3 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_6_3 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_7_0_COUT ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n1019_1_SUM ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n1019_3 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n1020_1_SUM ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n1020_3 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n1021_1_SUM ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n1021_3 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n1022_1_SUM ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n1022_3 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n1023_1_SUM ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n1023_3 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n1024_1_SUM ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n1024_3 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n1025_1_SUM ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n1025_3 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n38_6 ;
wire [10:4] \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_f ;
wire [6:0] \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rgraynext ;
wire [6:0] \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext ;
wire [6:0] \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rcount_w ;
wire [7:1] \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbinnext ;
wire [11:1] \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next ;
wire [10:4] \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_dly ;
wire [1:0] \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r ;
wire [1:0] \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w ;
wire [7:0] \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rptr ;
wire [10:0] \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num ;
wire [7:0] \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq1_rptr ;
wire [7:0] \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq2_rptr ;
wire [7:0] \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr ;
wire [7:0] \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq2_wptr ;
wire [7:0] \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wptr ;
wire [6:0] \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin ;
wire [255:0] \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata ;
wire [7:0] \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n300_3 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n306_3 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n113_10 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n92_10 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n114_10 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n93_10 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n193_14 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n192_14 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n142_14 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n141_14 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vin_vs_n_falling_r ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vout_vs_n_falling_r ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vin_vs_n_sync0 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vout_vs_n_sync3 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vout_vs_n_sync2 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vout_vs_n_sync1 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vout_vs_n_sync0 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vin_vs_n_sync3 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vin_vs_n_sync2 ;
wire \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vin_vs_n_sync1 ;
wire [1:0] \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/wr_ptr ;
wire [1:0] \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/rd_ptr ;
wire \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ;
wire \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_RDY ;
wire \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR_6 ;
wire \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR_7 ;
wire \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_RDY_6 ;
VCC VCC_cZ (
  .V(VCC)
);
GND GND_cZ (
  .G(GND)
);
GSR GSR (
	.GSRI(VCC)
);
OBUF gowin_buf_0 (
	.I(GND),
	.O(O_cmd[1])
);
OBUF gowin_buf_1 (
	.I(GND),
	.O(O_cmd[2])
);
OBUF gowin_buf_2 (
	.I(GND),
	.O(O_addr[0])
);
OBUF gowin_buf_3 (
	.I(GND),
	.O(O_addr[1])
);
OBUF gowin_buf_4 (
	.I(GND),
	.O(O_addr[2])
);
OBUF gowin_buf_5 (
	.I(O_wr_data_en),
	.O(O_wr_data_end)
);
OBUF gowin_buf_6 (
	.I(GND),
	.O(O_wr_data_mask[0])
);
OBUF gowin_buf_7 (
	.I(GND),
	.O(O_wr_data_mask[1])
);
OBUF gowin_buf_8 (
	.I(GND),
	.O(O_wr_data_mask[2])
);
OBUF gowin_buf_9 (
	.I(GND),
	.O(O_wr_data_mask[3])
);
OBUF gowin_buf_10 (
	.I(GND),
	.O(O_wr_data_mask[4])
);
OBUF gowin_buf_11 (
	.I(GND),
	.O(O_wr_data_mask[5])
);
OBUF gowin_buf_12 (
	.I(GND),
	.O(O_wr_data_mask[6])
);
OBUF gowin_buf_13 (
	.I(GND),
	.O(O_wr_data_mask[7])
);
OBUF gowin_buf_14 (
	.I(GND),
	.O(O_wr_data_mask[8])
);
OBUF gowin_buf_15 (
	.I(GND),
	.O(O_wr_data_mask[9])
);
OBUF gowin_buf_16 (
	.I(GND),
	.O(O_wr_data_mask[10])
);
OBUF gowin_buf_17 (
	.I(GND),
	.O(O_wr_data_mask[11])
);
OBUF gowin_buf_18 (
	.I(GND),
	.O(O_wr_data_mask[12])
);
OBUF gowin_buf_19 (
	.I(GND),
	.O(O_wr_data_mask[13])
);
OBUF gowin_buf_20 (
	.I(GND),
	.O(O_wr_data_mask[14])
);
OBUF gowin_buf_21 (
	.I(GND),
	.O(O_wr_data_mask[15])
);
OBUF gowin_buf_22 (
	.I(GND),
	.O(O_wr_data_mask[16])
);
OBUF gowin_buf_23 (
	.I(GND),
	.O(O_wr_data_mask[17])
);
OBUF gowin_buf_24 (
	.I(GND),
	.O(O_wr_data_mask[18])
);
OBUF gowin_buf_25 (
	.I(GND),
	.O(O_wr_data_mask[19])
);
OBUF gowin_buf_26 (
	.I(GND),
	.O(O_wr_data_mask[20])
);
OBUF gowin_buf_27 (
	.I(GND),
	.O(O_wr_data_mask[21])
);
OBUF gowin_buf_28 (
	.I(GND),
	.O(O_wr_data_mask[22])
);
OBUF gowin_buf_29 (
	.I(GND),
	.O(O_wr_data_mask[23])
);
OBUF gowin_buf_30 (
	.I(GND),
	.O(O_wr_data_mask[24])
);
OBUF gowin_buf_31 (
	.I(GND),
	.O(O_wr_data_mask[25])
);
OBUF gowin_buf_32 (
	.I(GND),
	.O(O_wr_data_mask[26])
);
OBUF gowin_buf_33 (
	.I(GND),
	.O(O_wr_data_mask[27])
);
OBUF gowin_buf_34 (
	.I(GND),
	.O(O_wr_data_mask[28])
);
OBUF gowin_buf_35 (
	.I(GND),
	.O(O_wr_data_mask[29])
);
OBUF gowin_buf_36 (
	.I(GND),
	.O(O_wr_data_mask[30])
);
OBUF gowin_buf_37 (
	.I(GND),
	.O(O_wr_data_mask[31])
);
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/video_vs_n_rising_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/video_vs_n ),
	.I1(I_vin0_vs_n),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/video_vs_n_rising )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/video_vs_n_rising_s0 .INIT=4'h4;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma0_wr_data_end_s  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt [6]),
	.I1(\vfb_ddr3_wrapper_inst/current_state.ST_IFF0_WRITE_DDR ),
	.I2(I_cmd_ready),
	.I3(I_wr_data_rdy),
	.F(\vfb_ddr3_wrapper_inst/dma0_wr_data_end )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma0_wr_data_end_s .INIT=16'h4000;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n428_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/dma_wr_base [23]),
	.I1(\vfb_ddr3_wrapper_inst/dma0_wr_addr [23]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n428_7 ),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n427_5 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n428_3 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n428_s0 .INIT=16'hAA3C;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt_6_s3  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt [6]),
	.I1(I_cmd_ready),
	.I2(I_wr_data_rdy),
	.I3(\vfb_ddr3_wrapper_inst/current_state.ST_IFF0_WRITE_DDR ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt_6_8 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt_6_s3 .INIT=16'h40FF;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n370_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt [0]),
	.I1(\vfb_ddr3_wrapper_inst/current_state.ST_IFF0_WRITE_DDR ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n370_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n370_s1 .INIT=4'h4;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n369_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt [1]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt [0]),
	.I2(\vfb_ddr3_wrapper_inst/current_state.ST_IFF0_WRITE_DDR ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n369_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n369_s1 .INIT=8'h60;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n367_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt [2]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n368_6 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt [3]),
	.I3(\vfb_ddr3_wrapper_inst/current_state.ST_IFF0_WRITE_DDR ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n367_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n367_s1 .INIT=16'h7800;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n366_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt [4]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n366_8 ),
	.I2(\vfb_ddr3_wrapper_inst/current_state.ST_IFF0_WRITE_DDR ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n366_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n366_s1 .INIT=8'h60;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n365_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt [4]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n366_8 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt [5]),
	.I3(\vfb_ddr3_wrapper_inst/current_state.ST_IFF0_WRITE_DDR ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n365_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n365_s1 .INIT=16'h7800;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n364_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n366_8 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n364_6 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt [6]),
	.I3(\vfb_ddr3_wrapper_inst/current_state.ST_IFF0_WRITE_DDR ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n364_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n364_s1 .INIT=16'h7800;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n446_s2  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_addr [4]),
	.I1(\vfb_ddr3_wrapper_inst/dma0_wr_addr [3]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n427_5 ),
	.I3(\vfb_ddr3_wrapper_inst/dma0_wr_addr [5]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n446_6 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n446_s2 .INIT=16'h0708;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n443_s2  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_addr [7]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n444_7 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n427_5 ),
	.I3(\vfb_ddr3_wrapper_inst/dma0_wr_addr [8]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n443_6 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n443_s2 .INIT=16'h0708;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n442_s2  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n444_7 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n442_7 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n427_5 ),
	.I3(\vfb_ddr3_wrapper_inst/dma0_wr_addr [9]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n442_6 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n442_s2 .INIT=16'h0708;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n439_s2  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_addr [11]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n440_7 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n427_5 ),
	.I3(\vfb_ddr3_wrapper_inst/dma0_wr_addr [12]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n439_6 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n439_s2 .INIT=16'h0708;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n436_s2  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n438_7 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n436_7 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n427_5 ),
	.I3(\vfb_ddr3_wrapper_inst/dma0_wr_addr [15]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n436_6 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n436_s2 .INIT=16'h0708;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n434_s2  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_addr [16]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n435_7 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n427_5 ),
	.I3(\vfb_ddr3_wrapper_inst/dma0_wr_addr [17]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n434_6 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n434_s2 .INIT=16'h0708;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n432_s2  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_addr [18]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n433_7 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n427_5 ),
	.I3(\vfb_ddr3_wrapper_inst/dma0_wr_addr [19]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n432_6 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n432_s2 .INIT=16'h0708;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n431_s2  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n431_7 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n435_7 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n427_5 ),
	.I3(\vfb_ddr3_wrapper_inst/dma0_wr_addr [20]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n431_6 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n431_s2 .INIT=16'h0708;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n430_s2  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n430_7 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n435_7 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n427_5 ),
	.I3(\vfb_ddr3_wrapper_inst/dma0_wr_addr [21]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n430_6 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n430_s2 .INIT=16'h0708;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n429_s2  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n435_7 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n429_9 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n427_5 ),
	.I3(\vfb_ddr3_wrapper_inst/dma0_wr_addr [22]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n429_6 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n429_s2 .INIT=16'h0708;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n423_s2  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n428_7 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n423_7 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n427_5 ),
	.I3(\vfb_ddr3_wrapper_inst/dma0_wr_addr [28]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n423_6 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n423_s2 .INIT=16'h0708;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n424_s2  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_addr [26]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n424_9 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n427_5 ),
	.I3(\vfb_ddr3_wrapper_inst/dma0_wr_addr [27]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n424_6 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n424_s2 .INIT=16'h0708;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n426_s2  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n435_7 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n426_9 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n427_5 ),
	.I3(\vfb_ddr3_wrapper_inst/dma0_wr_addr [25]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n426_6 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n426_s2 .INIT=16'h0708;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n902_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_empty ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d2 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_count [7]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n902_5 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n902_4 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n902_s1 .INIT=16'h000E;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n427_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n430_7 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n435_7 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n427_6 ),
	.I3(\vfb_ddr3_wrapper_inst/dma0_wr_addr [24]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n427_4 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n427_s1 .INIT=16'h7F80;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n427_s2  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d3 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d2 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n427_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n427_s2 .INIT=4'h4;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n368_s2  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt [1]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt [0]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n368_6 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n368_s2 .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n364_s2  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt [4]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt [5]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n364_6 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n364_s2 .INIT=4'h8;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n445_s3  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_addr [5]),
	.I1(\vfb_ddr3_wrapper_inst/dma0_wr_addr [4]),
	.I2(\vfb_ddr3_wrapper_inst/dma0_wr_addr [3]),
	.I3(\vfb_ddr3_wrapper_inst/dma0_wr_addr [6]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n445_7 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n445_s3 .INIT=16'h7F80;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n444_s3  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_addr [6]),
	.I1(\vfb_ddr3_wrapper_inst/dma0_wr_addr [5]),
	.I2(\vfb_ddr3_wrapper_inst/dma0_wr_addr [4]),
	.I3(\vfb_ddr3_wrapper_inst/dma0_wr_addr [3]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n444_7 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n444_s3 .INIT=16'h8000;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n442_s3  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_addr [8]),
	.I1(\vfb_ddr3_wrapper_inst/dma0_wr_addr [7]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n442_7 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n442_s3 .INIT=4'h8;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n440_s3  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_addr [10]),
	.I1(\vfb_ddr3_wrapper_inst/dma0_wr_addr [9]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n444_7 ),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n442_7 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n440_7 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n440_s3 .INIT=16'h8000;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n438_s3  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_addr [12]),
	.I1(\vfb_ddr3_wrapper_inst/dma0_wr_addr [11]),
	.I2(\vfb_ddr3_wrapper_inst/dma0_wr_addr [10]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n441_10 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n438_7 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n438_s3 .INIT=16'h8000;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n437_s3  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_addr [10]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n444_7 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n437_8 ),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n441_8 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n437_7 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n437_s3 .INIT=16'h8000;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n436_s3  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_addr [14]),
	.I1(\vfb_ddr3_wrapper_inst/dma0_wr_addr [13]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n436_7 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n436_s3 .INIT=4'h8;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n435_s3  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_addr [15]),
	.I1(\vfb_ddr3_wrapper_inst/dma0_wr_addr [14]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n440_7 ),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n437_8 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n435_7 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n435_s3 .INIT=16'h8000;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n433_s3  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_addr [17]),
	.I1(\vfb_ddr3_wrapper_inst/dma0_wr_addr [16]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n435_7 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n433_7 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n433_s3 .INIT=8'h80;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n431_s3  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_addr [19]),
	.I1(\vfb_ddr3_wrapper_inst/dma0_wr_addr [18]),
	.I2(\vfb_ddr3_wrapper_inst/dma0_wr_addr [17]),
	.I3(\vfb_ddr3_wrapper_inst/dma0_wr_addr [16]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n431_7 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n431_s3 .INIT=16'h8000;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n430_s3  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_addr [20]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n431_7 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n430_7 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n430_s3 .INIT=4'h8;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n423_s3  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_addr [27]),
	.I1(\vfb_ddr3_wrapper_inst/dma0_wr_addr [26]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n423_8 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n423_7 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n423_s3 .INIT=8'h80;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n902_s2  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_count [1]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_count [0]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n902_6 ),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_count [6]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n902_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n902_s2 .INIT=16'hEF00;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n427_s3  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_addr [23]),
	.I1(\vfb_ddr3_wrapper_inst/dma0_wr_addr [22]),
	.I2(\vfb_ddr3_wrapper_inst/dma0_wr_addr [21]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n427_6 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n427_s3 .INIT=8'h80;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n428_s2  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_addr [22]),
	.I1(\vfb_ddr3_wrapper_inst/dma0_wr_addr [21]),
	.I2(\vfb_ddr3_wrapper_inst/dma0_wr_addr [15]),
	.I3(\vfb_ddr3_wrapper_inst/dma0_wr_addr [14]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n428_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n428_s2 .INIT=16'h8000;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n441_s4  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_addr [9]),
	.I1(\vfb_ddr3_wrapper_inst/dma0_wr_addr [8]),
	.I2(\vfb_ddr3_wrapper_inst/dma0_wr_addr [7]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n441_8 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n441_s4 .INIT=8'h80;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n437_s4  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_addr [13]),
	.I1(\vfb_ddr3_wrapper_inst/dma0_wr_addr [12]),
	.I2(\vfb_ddr3_wrapper_inst/dma0_wr_addr [11]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n437_8 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n437_s4 .INIT=8'h80;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n423_s4  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_addr [25]),
	.I1(\vfb_ddr3_wrapper_inst/dma0_wr_addr [24]),
	.I2(\vfb_ddr3_wrapper_inst/dma0_wr_addr [23]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n423_8 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n423_s4 .INIT=8'h80;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n902_s3  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_count [2]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_count [3]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_count [4]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_count [5]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n902_6 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n902_s3 .INIT=16'h0001;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n424_s4  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n428_7 ),
	.I1(\vfb_ddr3_wrapper_inst/dma0_wr_addr [25]),
	.I2(\vfb_ddr3_wrapper_inst/dma0_wr_addr [24]),
	.I3(\vfb_ddr3_wrapper_inst/dma0_wr_addr [23]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n424_9 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n424_s4 .INIT=16'h8000;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n441_s5  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n444_7 ),
	.I1(\vfb_ddr3_wrapper_inst/dma0_wr_addr [9]),
	.I2(\vfb_ddr3_wrapper_inst/dma0_wr_addr [8]),
	.I3(\vfb_ddr3_wrapper_inst/dma0_wr_addr [7]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n441_10 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n441_s5 .INIT=16'h8000;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n366_s3  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt [2]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt [3]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt [1]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt [0]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n366_8 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n366_s3 .INIT=16'h8000;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n368_s3  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt [2]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt [1]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt [0]),
	.I3(\vfb_ddr3_wrapper_inst/current_state.ST_IFF0_WRITE_DDR ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n368_8 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n368_s3 .INIT=16'h6A00;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n426_s4  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_addr [24]),
	.I1(\vfb_ddr3_wrapper_inst/dma0_wr_addr [20]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n431_7 ),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n427_6 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n426_9 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n426_s4 .INIT=16'h8000;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n429_s4  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_addr [21]),
	.I1(\vfb_ddr3_wrapper_inst/dma0_wr_addr [20]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n431_7 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n429_9 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n429_s4 .INIT=8'h80;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n428_s3  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_addr [20]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n431_7 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n437_7 ),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n428_5 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n428_7 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n428_s3 .INIT=16'h8000;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n425_s3  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d3 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d2 ),
	.I2(\vfb_ddr3_wrapper_inst/dma0_wr_addr [26]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n424_9 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n425_8 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n425_s3 .INIT=16'h0BB0;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n433_s4  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d3 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d2 ),
	.I2(\vfb_ddr3_wrapper_inst/dma0_wr_addr [18]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n433_7 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n433_9 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n433_s4 .INIT=16'h0BB0;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n435_s4  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d3 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d2 ),
	.I2(\vfb_ddr3_wrapper_inst/dma0_wr_addr [16]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n435_7 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n435_9 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n435_s4 .INIT=16'h0BB0;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n437_s5  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d3 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d2 ),
	.I2(\vfb_ddr3_wrapper_inst/dma0_wr_addr [14]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n437_7 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n437_10 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n437_s5 .INIT=16'h0BB0;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n438_s4  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d3 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d2 ),
	.I2(\vfb_ddr3_wrapper_inst/dma0_wr_addr [13]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n438_7 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n438_9 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n438_s4 .INIT=16'h0BB0;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n440_s4  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d3 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d2 ),
	.I2(\vfb_ddr3_wrapper_inst/dma0_wr_addr [11]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n440_7 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n440_9 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n440_s4 .INIT=16'h0BB0;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n441_s6  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d3 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d2 ),
	.I2(\vfb_ddr3_wrapper_inst/dma0_wr_addr [10]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n441_10 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n441_12 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n441_s6 .INIT=16'h0BB0;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n444_s4  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d3 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d2 ),
	.I2(\vfb_ddr3_wrapper_inst/dma0_wr_addr [7]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n444_7 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n444_9 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n444_s4 .INIT=16'h0BB0;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n445_s4  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d3 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d2 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n445_7 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n445_9 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n445_s4 .INIT=8'hB0;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n447_s3  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d3 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d2 ),
	.I2(\vfb_ddr3_wrapper_inst/dma0_wr_addr [4]),
	.I3(\vfb_ddr3_wrapper_inst/dma0_wr_addr [3]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n447_8 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n447_s3 .INIT=16'h0BB0;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n427_s4  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n427_4 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/dma_wr_base [24]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d3 ),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d2 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n427_8 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n427_s4 .INIT=16'hACAA;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n902_s5  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_req ),
	.I1(\vfb_ddr3_wrapper_inst/current_state.ST_IFF0_WRITE_DDR ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n902_4 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n902_12 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n902_s5 .INIT=8'h23;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n345_s5  (
	.I0(\vfb_ddr3_wrapper_inst/current_state.ST_IFF0_WRITE_DDR ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n902_4 ),
	.I2(\vfb_ddr3_wrapper_inst/dma0_wr_end ),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt [6]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n345_11 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n345_s5 .INIT=16'hEAE0;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n448_s5  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_addr [3]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d3 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d2 ),
	.I3(\vfb_ddr3_wrapper_inst/dma0_wr_data_end ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n448_11 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n448_s5 .INIT=16'h458A;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_28_s5  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d3 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d2 ),
	.I2(\vfb_ddr3_wrapper_inst/dma0_wr_data_end ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_28_10 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_28_s5 .INIT=8'hF4;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n14_s3  (
	.I0(\vfb_ddr3_wrapper_inst/current_state.ST_IDLE ),
	.I1(I_rst_n),
	.I2(I_init_calib_complete),
	.F(\vfb_ddr3_wrapper_inst/n14_8 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n14_s3 .INIT=8'h3B;
DFFPE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/video_vs_n_rising ),
	.CLK(I_vin0_clk),
	.CE(VCC),
	.PRESET(\vfb_ddr3_wrapper_inst/n14_11 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst_s0 .INIT=1'b1;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_den_s0  (
	.D(I_vin0_de),
	.CLK(I_vin0_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_11 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_den )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_den_s0 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_15_s0  (
	.D(I_vin0_data[15]),
	.CLK(I_vin0_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_11 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data [15])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_15_s0 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_14_s0  (
	.D(I_vin0_data[14]),
	.CLK(I_vin0_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_11 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data [14])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_14_s0 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_13_s0  (
	.D(I_vin0_data[13]),
	.CLK(I_vin0_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_11 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data [13])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_13_s0 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_12_s0  (
	.D(I_vin0_data[12]),
	.CLK(I_vin0_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_11 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data [12])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_12_s0 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_11_s0  (
	.D(I_vin0_data[11]),
	.CLK(I_vin0_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_11 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data [11])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_11_s0 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_10_s0  (
	.D(I_vin0_data[10]),
	.CLK(I_vin0_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_11 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data [10])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_10_s0 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_9_s0  (
	.D(I_vin0_data[9]),
	.CLK(I_vin0_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_11 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data [9])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_9_s0 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_8_s0  (
	.D(I_vin0_data[8]),
	.CLK(I_vin0_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_11 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data [8])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_8_s0 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_7_s0  (
	.D(I_vin0_data[7]),
	.CLK(I_vin0_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_11 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data [7])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_7_s0 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_6_s0  (
	.D(I_vin0_data[6]),
	.CLK(I_vin0_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_11 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data [6])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_6_s0 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_5_s0  (
	.D(I_vin0_data[5]),
	.CLK(I_vin0_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_11 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data [5])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_5_s0 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_4_s0  (
	.D(I_vin0_data[4]),
	.CLK(I_vin0_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_11 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data [4])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_4_s0 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_3_s0  (
	.D(I_vin0_data[3]),
	.CLK(I_vin0_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_11 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data [3])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_3_s0 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_2_s0  (
	.D(I_vin0_data[2]),
	.CLK(I_vin0_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_11 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data [2])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_2_s0 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_1_s0  (
	.D(I_vin0_data[1]),
	.CLK(I_vin0_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_11 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data [1])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_1_s0 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_0_s0  (
	.D(I_vin0_data[0]),
	.CLK(I_vin0_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_11 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data [0])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data_0_s0 .INIT=1'b0;
DFFPE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d0_s0  (
	.D(I_vin0_vs_n),
	.CLK(I_dma_clk),
	.CE(VCC),
	.PRESET(\vfb_ddr3_wrapper_inst/n14_11 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d0 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d0_s0 .INIT=1'b1;
DFFPE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d1_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d0 ),
	.CLK(I_dma_clk),
	.CE(VCC),
	.PRESET(\vfb_ddr3_wrapper_inst/n14_11 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d1 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d1_s0 .INIT=1'b1;
DFFPE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d2_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d1 ),
	.CLK(I_dma_clk),
	.CE(VCC),
	.PRESET(\vfb_ddr3_wrapper_inst/n14_11 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d2 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d2_s0 .INIT=1'b1;
DFFPE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d3_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d2 ),
	.CLK(I_dma_clk),
	.CE(VCC),
	.PRESET(\vfb_ddr3_wrapper_inst/n14_11 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d3 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d3_s0 .INIT=1'b1;
DFFPE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/video_vs_n_s0  (
	.D(I_vin0_vs_n),
	.CLK(I_vin0_clk),
	.CE(VCC),
	.PRESET(\vfb_ddr3_wrapper_inst/n14_11 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/video_vs_n )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/video_vs_n_s0 .INIT=1'b1;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt_6_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n364_5 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt_6_8 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_11 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt [6])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt_6_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt_5_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n365_5 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt_6_8 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_11 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt [5])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt_5_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt_4_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n366_5 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt_6_8 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_11 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt [4])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt_4_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt_3_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n367_5 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt_6_8 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_11 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt [3])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt_3_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt_2_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n368_8 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt_6_8 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_11 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt [2])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt_2_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt_1_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n369_5 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt_6_8 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_11 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt [1])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt_1_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt_0_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n370_5 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt_6_8 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_11 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt [0])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_cnt_0_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_28_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n423_6 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_28_10 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_11 ),
	.Q(\vfb_ddr3_wrapper_inst/dma0_wr_addr [28])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_28_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_27_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n424_6 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_28_10 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_11 ),
	.Q(\vfb_ddr3_wrapper_inst/dma0_wr_addr [27])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_27_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_26_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n425_8 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_28_10 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_11 ),
	.Q(\vfb_ddr3_wrapper_inst/dma0_wr_addr [26])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_26_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_25_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n426_6 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_28_10 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_11 ),
	.Q(\vfb_ddr3_wrapper_inst/dma0_wr_addr [25])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_25_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_24_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n427_8 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_28_10 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_11 ),
	.Q(\vfb_ddr3_wrapper_inst/dma0_wr_addr [24])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_24_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_23_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n428_3 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_28_10 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_11 ),
	.Q(\vfb_ddr3_wrapper_inst/dma0_wr_addr [23])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_23_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_22_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n429_6 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_28_10 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_11 ),
	.Q(\vfb_ddr3_wrapper_inst/dma0_wr_addr [22])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_22_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_21_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n430_6 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_28_10 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_11 ),
	.Q(\vfb_ddr3_wrapper_inst/dma0_wr_addr [21])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_21_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_20_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n431_6 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_28_10 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_11 ),
	.Q(\vfb_ddr3_wrapper_inst/dma0_wr_addr [20])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_20_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_19_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n432_6 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_28_10 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_11 ),
	.Q(\vfb_ddr3_wrapper_inst/dma0_wr_addr [19])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_19_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_18_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n433_9 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_28_10 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_11 ),
	.Q(\vfb_ddr3_wrapper_inst/dma0_wr_addr [18])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_18_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_17_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n434_6 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_28_10 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_11 ),
	.Q(\vfb_ddr3_wrapper_inst/dma0_wr_addr [17])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_17_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_16_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n435_9 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_28_10 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_11 ),
	.Q(\vfb_ddr3_wrapper_inst/dma0_wr_addr [16])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_16_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_15_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n436_6 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_28_10 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_11 ),
	.Q(\vfb_ddr3_wrapper_inst/dma0_wr_addr [15])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_15_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_14_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n437_10 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_28_10 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_11 ),
	.Q(\vfb_ddr3_wrapper_inst/dma0_wr_addr [14])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_14_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_13_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n438_9 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_28_10 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_11 ),
	.Q(\vfb_ddr3_wrapper_inst/dma0_wr_addr [13])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_13_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_12_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n439_6 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_28_10 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_11 ),
	.Q(\vfb_ddr3_wrapper_inst/dma0_wr_addr [12])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_12_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_11_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n440_9 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_28_10 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_11 ),
	.Q(\vfb_ddr3_wrapper_inst/dma0_wr_addr [11])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_11_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_10_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n441_12 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_28_10 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_11 ),
	.Q(\vfb_ddr3_wrapper_inst/dma0_wr_addr [10])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_10_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_9_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n442_6 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_28_10 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_11 ),
	.Q(\vfb_ddr3_wrapper_inst/dma0_wr_addr [9])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_9_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_8_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n443_6 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_28_10 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_11 ),
	.Q(\vfb_ddr3_wrapper_inst/dma0_wr_addr [8])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_8_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_7_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n444_9 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_28_10 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_11 ),
	.Q(\vfb_ddr3_wrapper_inst/dma0_wr_addr [7])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_7_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_6_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n445_9 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_28_10 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_11 ),
	.Q(\vfb_ddr3_wrapper_inst/dma0_wr_addr [6])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_6_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_5_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n446_6 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_28_10 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_11 ),
	.Q(\vfb_ddr3_wrapper_inst/dma0_wr_addr [5])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_5_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_4_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n447_8 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_28_10 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_11 ),
	.Q(\vfb_ddr3_wrapper_inst/dma0_wr_addr [4])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_4_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_req_o_s4  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n902_12 ),
	.CLK(I_dma_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_11 ),
	.Q(\vfb_ddr3_wrapper_inst/dma0_wr_req )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_req_o_s4 .INIT=1'b0;
DFFPE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_end_o_s4  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n345_11 ),
	.CLK(I_dma_clk),
	.CE(VCC),
	.PRESET(\vfb_ddr3_wrapper_inst/n14_11 ),
	.Q(\vfb_ddr3_wrapper_inst/dma0_wr_end )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_end_o_s4 .INIT=1'b1;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_3_s3  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n448_11 ),
	.CLK(I_dma_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_11 ),
	.Q(\vfb_ddr3_wrapper_inst/dma0_wr_addr [3])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_wr_addr_3_s3 .INIT=1'b0;
INV \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/n14_s5  (
	.I(I_rst_n),
	.O(\vfb_ddr3_wrapper_inst/n14_11 )
);
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_f_6_s2  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next [6]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_dly [6]),
	.I2(\vfb_ddr3_wrapper_inst/dma0_wr_data_end ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_f [6])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_f_6_s2 .INIT=8'hAC;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_f_4_s2  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next [4]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_dly [4]),
	.I2(\vfb_ddr3_wrapper_inst/dma0_wr_data_end ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_f [4])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_f_4_s2 .INIT=8'hAC;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_f_3_s2  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next [3]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_dly [3]),
	.I2(\vfb_ddr3_wrapper_inst/dma0_wr_data_end ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_f [3])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_f_3_s2 .INIT=8'hAC;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_f_1_s2  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next [1]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_dly [1]),
	.I2(\vfb_ddr3_wrapper_inst/dma0_wr_data_end ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_f [1])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_f_1_s2 .INIT=8'hAC;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_f_0_s2  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_0_7 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_dly [0]),
	.I2(\vfb_ddr3_wrapper_inst/dma0_wr_data_end ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_f [0])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_f_0_s2 .INIT=8'hAC;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n48_s1  (
	.I0(O_vin0_fifo_full),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_den ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n48_4 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n48_s1 .INIT=4'h4;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wcount_r_6_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq2_wptr [7]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq2_wptr [6]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wcount_r [6])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wcount_r_6_s0 .INIT=4'h6;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wcount_r_3_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq2_wptr [3]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wcount_r [4]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wcount_r [3])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wcount_r_3_s0 .INIT=4'h6;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wcount_r_2_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq2_wptr [2]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wcount_r [3]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wcount_r [2])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wcount_r_2_s0 .INIT=4'h6;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wcount_r_1_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq2_wptr [3]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq2_wptr [2]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq2_wptr [1]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wcount_r [4]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wcount_r [1])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wcount_r_1_s0 .INIT=16'h6996;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wcount_r_0_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq2_wptr [0]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wcount_r [1]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wcount_r [0])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wcount_r_0_s0 .INIT=4'h6;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n1215_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq2_wptr [7]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr [7]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n1215_3 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n1215_s0 .INIT=4'h6;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_0_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [5]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_0_6 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext [0])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_0_s0 .INIT=4'h9;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_1_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [6]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_1_4 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext [1])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_1_s0 .INIT=4'h9;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_2_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [6]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_2_4 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [7]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext [2])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_2_s0 .INIT=8'h1E;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_4_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_2_4 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_4_4 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [8]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [9]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext [4])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_4_s0 .INIT=16'h07F8;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_5_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [10]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_5_4 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext [5])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_5_s0 .INIT=4'h9;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_4 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_5 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_6 ),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_7 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_s0 .INIT=16'h8000;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_0_s3  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_empty ),
	.I1(\vfb_ddr3_wrapper_inst/dma0_wr_data_end ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num [0]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_0_7 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_0_s3 .INIT=8'hB4;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_1_s3  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_0_7 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num [0]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num [1]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next [1])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_1_s3 .INIT=8'hB4;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_2_s3  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num [2]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_2_8 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next [2])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_2_s3 .INIT=4'h6;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_3_s3  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num [2]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_2_8 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num [3]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next [3])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_3_s3 .INIT=8'h78;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_4_s3  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num [2]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num [3]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_2_8 ),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num [4]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next [4])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_4_s3 .INIT=16'h7F80;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_5_s3  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num [5]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_5_8 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next [5])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_5_s3 .INIT=4'h6;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_6_s3  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num [5]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_5_8 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num [6]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next [6])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_6_s3 .INIT=8'h78;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_7_s2  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num [5]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num [6]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_5_8 ),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr [7]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next [7])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_7_s2 .INIT=16'h7F80;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_num_next_2_s3  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [2]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_num_next_2_8 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_num_next [2])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_num_next_2_s3 .INIT=4'h6;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_num_next_3_s3  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [2]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_num_next_2_8 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [3]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_num_next [3])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_num_next_3_s3 .INIT=8'h78;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_num_next_5_s3  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_1_4 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_2_4 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_num_next [5])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_num_next_5_s3 .INIT=4'h1;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_num_next_6_s3  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [6]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_2_4 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_num_next [6])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_num_next_6_s3 .INIT=4'h6;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_num_next_7_s3  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [6]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_2_4 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [7]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_num_next [7])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_num_next_7_s3 .INIT=8'h78;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_num_next_9_s3  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_num_next_9_10 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_2_4 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_5_4 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_num_next [9])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_num_next_9_s3 .INIT=8'h07;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_num_next_10_s3  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_2_4 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_num_next_9_10 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [10]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_num_next [10])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_num_next_10_s3 .INIT=8'h78;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_1_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [4]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_num_next_4_8 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_num_next_2_8 ),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [5]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_1_4 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_1_s1 .INIT=16'h007F;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_2_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [4]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [5]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_num_next_4_8 ),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_num_next_2_8 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_2_4 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_2_s1 .INIT=16'h8000;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_3_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_2_4 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [6]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [7]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_3_4 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_3_s1 .INIT=8'h07;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_4_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [6]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [7]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_4_4 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_4_s1 .INIT=4'h8;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_5_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [8]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_2_4 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_4_4 ),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [9]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_5_4 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_5_s1 .INIT=16'h007F;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_6_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_num_next_9_10 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_2_4 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [10]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_6_4 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_6_s1 .INIT=8'h07;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq2_rptr [5]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [10]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_5_4 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_4 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_s1 .INIT=8'h96;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_s2  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_8 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq2_rptr [3]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [8]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_3_4 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_s2 .INIT=16'h8228;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_s3  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_9 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_10 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_num_next_11_6 ),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_11 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_6 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_s3 .INIT=16'h0880;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_s4  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_12 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq2_rptr [6]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr [7]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_6_4 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_7 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_s4 .INIT=16'h2882;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_2_s4  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_empty ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num [0]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num [1]),
	.I3(\vfb_ddr3_wrapper_inst/dma0_wr_data_end ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_2_8 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_2_s4 .INIT=16'h4000;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_5_s4  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num [2]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num [3]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num [4]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_2_8 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_5_8 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_5_s4 .INIT=16'h8000;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_num_next_2_s4  (
	.I0(O_vin0_fifo_full),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_den ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [0]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [1]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_num_next_2_8 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_num_next_2_s4 .INIT=16'h4000;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_num_next_4_s4  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [2]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [3]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_num_next_4_8 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_num_next_4_s4 .INIT=4'h8;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_num_next_11_s3  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [10]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_2_4 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_num_next_9_10 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_num_next_11_6 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_num_next_11_s3 .INIT=8'h80;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_s5  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq2_rptr [1]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [6]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_1_4 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_8 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_s5 .INIT=8'h96;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_s6  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq2_rptr [0]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [5]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_0_6 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_9 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_s6 .INIT=8'h96;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_s7  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [6]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_2_4 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq2_rptr [2]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [7]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_10 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_s7 .INIT=16'h1EE1;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_s8  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq2_rptr [7]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr [7]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_11 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_s8 .INIT=4'h6;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_s9  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_2_4 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_4_4 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [8]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_13 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_12 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_s9 .INIT=16'hF807;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_s10  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq2_rptr [4]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [9]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_13 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val_s10 .INIT=4'h6;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_num_next_11_s4  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr [7]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [10]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_2_4 ),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_num_next_9_10 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_num_next [11])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_num_next_11_s4 .INIT=16'h6AAA;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wcount_r_5_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq2_wptr [5]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq2_wptr [7]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq2_wptr [6]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wcount_r [5])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wcount_r_5_s1 .INIT=8'h96;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_3_s2  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [8]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_2_4 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [6]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [7]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext [3])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_3_s2 .INIT=16'h556A;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_6_s2  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr [7]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_num_next_9_10 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_2_4 ),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [10]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext [6])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_6_s2 .INIT=16'h556A;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_0_s2  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_num_next_2_8 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [2]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [3]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [4]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_0_6 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_0_s2 .INIT=16'h007F;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_num_next_4_s5  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [2]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [3]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_num_next_2_8 ),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [4]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_num_next [4])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_num_next_4_s5 .INIT=16'h7F80;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_num_next_9_s5  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [8]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [9]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [6]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [7]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_num_next_9_10 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_num_next_9_s5 .INIT=16'h8000;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_num_next_8_s4  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext_2_4 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [6]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [7]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [8]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_num_next [8])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_num_next_8_s4 .INIT=16'h7F80;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rgraynext_0_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_empty ),
	.I1(\vfb_ddr3_wrapper_inst/dma0_wr_data_end ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num [0]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next [1]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rgraynext [0])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rgraynext_0_s1 .INIT=16'h4BB4;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rgraynext_1_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next [2]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_0_7 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num [0]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num [1]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rgraynext [1])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rgraynext_1_s1 .INIT=16'h659A;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rgraynext_2_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next [3]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num [2]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_2_8 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rgraynext [2])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rgraynext_2_s1 .INIT=8'h96;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_f_2_s3  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num [2]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_2_8 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_dly [2]),
	.I3(\vfb_ddr3_wrapper_inst/dma0_wr_data_end ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_f [2])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_f_2_s3 .INIT=16'h66F0;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rgraynext_3_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next [4]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num [2]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_2_8 ),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num [3]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rgraynext [3])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rgraynext_3_s1 .INIT=16'h956A;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rgraynext_5_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next [6]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num [5]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_5_8 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rgraynext [5])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rgraynext_5_s1 .INIT=8'h96;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rgraynext_4_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num [5]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_5_8 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next [4]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rgraynext [4])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rgraynext_4_s1 .INIT=8'h96;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_f_5_s3  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num [5]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_5_8 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_dly [5]),
	.I3(\vfb_ddr3_wrapper_inst/dma0_wr_data_end ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_f [5])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_f_5_s3 .INIT=16'h66F0;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rgraynext_6_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num [5]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_5_8 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num [6]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next [7]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rgraynext [6])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rgraynext_6_s1 .INIT=16'h8778;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_num_next_1_s4  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [0]),
	.I1(O_vin0_fifo_full),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_den ),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [1]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_num_next [1])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_num_next_1_s4 .INIT=16'hDF20;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_num_next_0_s4  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [0]),
	.I1(O_vin0_fifo_full),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_den ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_num_next_0_9 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_num_next_0_s4 .INIT=8'h9A;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rempty_val_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next [7]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq2_wptr [7]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n1204_3 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rempty_val )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rempty_val_s1 .INIT=8'h09;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wcount_r_4_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq2_wptr [4]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq2_wptr [5]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq2_wptr [7]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq2_wptr [6]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wcount_r [4])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wcount_r_4_s1 .INIT=16'h6996;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_dly_5_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next [5]),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/dma0_wr_data_end ),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_dly [5])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_dly_5_s0 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_dly_4_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next [4]),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/dma0_wr_data_end ),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_dly [4])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_dly_4_s0 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_dly_3_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next [3]),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/dma0_wr_data_end ),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_dly [3])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_dly_3_s0 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_dly_2_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next [2]),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/dma0_wr_data_end ),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_dly [2])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_dly_2_s0 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_dly_1_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next [1]),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/dma0_wr_data_end ),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_dly [1])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_dly_1_s0 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_dly_0_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_0_7 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/dma0_wr_data_end ),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_dly [0])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_dly_0_s0 .INIT=1'b0;
DFFPE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_0_s0  (
	.D(GND),
	.CLK(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/n26_6 ),
	.CE(VCC),
	.PRESET(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [0])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_0_s0 .INIT=1'b1;
DFFPE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_1_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w [0]),
	.CLK(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n31_6 ),
	.CE(VCC),
	.PRESET(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w [1])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_1_s0 .INIT=1'b1;
DFFPE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_0_s0  (
	.D(GND),
	.CLK(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n31_6 ),
	.CE(VCC),
	.PRESET(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w [0])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w_0_s0 .INIT=1'b1;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_7_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next [7]),
	.CLK(I_dma_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr [7])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_7_s0 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_6_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next [6]),
	.CLK(I_dma_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num [6])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_6_s0 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_5_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next [5]),
	.CLK(I_dma_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num [5])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_5_s0 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_4_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next [4]),
	.CLK(I_dma_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num [4])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_4_s0 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_3_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next [3]),
	.CLK(I_dma_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num [3])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_3_s0 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_2_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next [2]),
	.CLK(I_dma_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num [2])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_2_s0 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_1_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next [1]),
	.CLK(I_dma_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num [1])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_1_s0 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_0_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_0_7 ),
	.CLK(I_dma_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num [0])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_0_s0 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_7_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr [7]),
	.CLK(I_vin0_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr [7])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_7_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_6_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr [6]),
	.CLK(I_vin0_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr [6])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_6_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_5_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr [5]),
	.CLK(I_vin0_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr [5])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_5_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_4_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr [4]),
	.CLK(I_vin0_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr [4])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_4_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_3_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr [3]),
	.CLK(I_vin0_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr [3])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_3_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_2_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr [2]),
	.CLK(I_vin0_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr [2])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_2_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_1_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr [1]),
	.CLK(I_vin0_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr [1])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_1_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_0_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr [0]),
	.CLK(I_vin0_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr [0])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_0_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq2_rptr_7_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr [7]),
	.CLK(I_vin0_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq2_rptr [7])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq2_rptr_7_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq2_rptr_6_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr [6]),
	.CLK(I_vin0_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq2_rptr [6])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq2_rptr_6_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq2_rptr_5_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr [5]),
	.CLK(I_vin0_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq2_rptr [5])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq2_rptr_5_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq2_rptr_4_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr [4]),
	.CLK(I_vin0_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq2_rptr [4])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq2_rptr_4_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq2_rptr_3_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr [3]),
	.CLK(I_vin0_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq2_rptr [3])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq2_rptr_3_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq2_rptr_2_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr [2]),
	.CLK(I_vin0_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq2_rptr [2])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq2_rptr_2_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq2_rptr_1_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr [1]),
	.CLK(I_vin0_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq2_rptr [1])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq2_rptr_1_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq2_rptr_0_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr [0]),
	.CLK(I_vin0_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq2_rptr [0])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq2_rptr_0_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_7_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr [7]),
	.CLK(I_dma_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr [7])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_7_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_6_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr [6]),
	.CLK(I_dma_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr [6])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_6_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_5_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr [5]),
	.CLK(I_dma_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr [5])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_5_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_4_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr [4]),
	.CLK(I_dma_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr [4])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_4_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_3_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr [3]),
	.CLK(I_dma_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr [3])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_3_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_2_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr [2]),
	.CLK(I_dma_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr [2])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_2_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_1_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr [1]),
	.CLK(I_dma_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr [1])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_1_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr [0]),
	.CLK(I_dma_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr [0])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq2_wptr_7_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr [7]),
	.CLK(I_dma_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq2_wptr [7])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq2_wptr_7_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq2_wptr_6_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr [6]),
	.CLK(I_dma_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq2_wptr [6])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq2_wptr_6_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq2_wptr_5_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr [5]),
	.CLK(I_dma_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq2_wptr [5])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq2_wptr_5_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq2_wptr_4_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr [4]),
	.CLK(I_dma_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq2_wptr [4])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq2_wptr_4_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq2_wptr_3_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr [3]),
	.CLK(I_dma_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq2_wptr [3])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq2_wptr_3_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq2_wptr_2_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr [2]),
	.CLK(I_dma_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq2_wptr [2])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq2_wptr_2_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq2_wptr_1_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr [1]),
	.CLK(I_dma_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq2_wptr [1])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq2_wptr_1_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq2_wptr_0_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr [0]),
	.CLK(I_dma_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq2_wptr [0])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq2_wptr_0_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_6_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rgraynext [6]),
	.CLK(I_dma_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr [6])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_6_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_5_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rgraynext [5]),
	.CLK(I_dma_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr [5])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_5_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_4_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rgraynext [4]),
	.CLK(I_dma_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr [4])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_4_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_3_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rgraynext [3]),
	.CLK(I_dma_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr [3])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_3_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_2_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rgraynext [2]),
	.CLK(I_dma_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr [2])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_2_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_1_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rgraynext [1]),
	.CLK(I_dma_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr [1])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_1_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_0_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rgraynext [0]),
	.CLK(I_dma_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr [0])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_0_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr_7_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_num_next [11]),
	.CLK(I_vin0_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr [7])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr_7_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr_6_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext [6]),
	.CLK(I_vin0_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr [6])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr_6_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr_5_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext [5]),
	.CLK(I_vin0_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr [5])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr_5_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr_4_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext [4]),
	.CLK(I_vin0_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr [4])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr_4_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr_3_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext [3]),
	.CLK(I_vin0_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr [3])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr_3_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr_2_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext [2]),
	.CLK(I_vin0_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr [2])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr_2_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr_1_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext [1]),
	.CLK(I_vin0_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr [1])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr_1_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr_0_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wgraynext [0]),
	.CLK(I_vin0_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr [0])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr_0_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_10_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_num_next [10]),
	.CLK(I_vin0_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [10])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_10_s0 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_9_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_num_next [9]),
	.CLK(I_vin0_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [9])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_9_s0 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_8_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_num_next [8]),
	.CLK(I_vin0_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [8])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_8_s0 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_7_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_num_next [7]),
	.CLK(I_vin0_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [7])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_7_s0 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_6_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_num_next [6]),
	.CLK(I_vin0_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [6])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_6_s0 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_5_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_num_next [5]),
	.CLK(I_vin0_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [5])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_5_s0 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_4_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_num_next [4]),
	.CLK(I_vin0_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [4])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_4_s0 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_3_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_num_next [3]),
	.CLK(I_vin0_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [3])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_3_s0 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_2_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_num_next [2]),
	.CLK(I_vin0_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [2])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_2_s0 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_1_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_num_next [1]),
	.CLK(I_vin0_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [1])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_1_s0 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_0_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_num_next_0_9 ),
	.CLK(I_vin0_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [0])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin_0_s0 .INIT=1'b0;
DFFPE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Empty_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rempty_val ),
	.CLK(I_dma_clk),
	.CE(VCC),
	.PRESET(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_empty )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Empty_s0 .INIT=1'b1;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Full_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/wfull_val ),
	.CLK(I_vin0_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_w [1]),
	.Q(O_vin0_fifo_full)
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Full_s0 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Rnum_7_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub [7]),
	.CLK(I_dma_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_count [7])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Rnum_7_s0 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Rnum_6_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub [6]),
	.CLK(I_dma_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_count [6])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Rnum_6_s0 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Rnum_5_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub [5]),
	.CLK(I_dma_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_count [5])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Rnum_5_s0 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Rnum_4_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub [4]),
	.CLK(I_dma_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_count [4])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Rnum_4_s0 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Rnum_3_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub [3]),
	.CLK(I_dma_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_count [3])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Rnum_3_s0 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Rnum_2_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub [2]),
	.CLK(I_dma_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_count [2])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Rnum_2_s0 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Rnum_1_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub [1]),
	.CLK(I_dma_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_count [1])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Rnum_1_s0 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Rnum_0_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub [0]),
	.CLK(I_dma_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_count [0])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Rnum_0_s0 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_dly_6_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next [6]),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/dma0_wr_data_end ),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_dly [6])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_dly_6_s0 .INIT=1'b0;
DFFPE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [0]),
	.CLK(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/n26_6 ),
	.CE(VCC),
	.PRESET(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_rst ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r_1_s0 .INIT=1'b1;
SDPB \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_0_s  (
	.CLKA(I_vin0_clk),
	.CEA(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n48_4 ),
	.CLKB(I_dma_clk),
	.CEB(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_28 ),
	.OCE(GND),
	.RESET(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data [1:0]}),
	.ADA({GND, GND, \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [10:0], GND}),
	.ADB({GND, GND, \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_f [6:0], GND, GND, GND, GND, GND}),
	.DO({\vfb_ddr3_wrapper_inst/dma0_wr_data [241:240], \vfb_ddr3_wrapper_inst/dma0_wr_data [225:224], \vfb_ddr3_wrapper_inst/dma0_wr_data [209:208], \vfb_ddr3_wrapper_inst/dma0_wr_data [193:192], \vfb_ddr3_wrapper_inst/dma0_wr_data [177:176], \vfb_ddr3_wrapper_inst/dma0_wr_data [161:160], \vfb_ddr3_wrapper_inst/dma0_wr_data [145:144], \vfb_ddr3_wrapper_inst/dma0_wr_data [129:128], \vfb_ddr3_wrapper_inst/dma0_wr_data [113:112], \vfb_ddr3_wrapper_inst/dma0_wr_data [97:96], \vfb_ddr3_wrapper_inst/dma0_wr_data [81:80], \vfb_ddr3_wrapper_inst/dma0_wr_data [65:64], \vfb_ddr3_wrapper_inst/dma0_wr_data [49:48], \vfb_ddr3_wrapper_inst/dma0_wr_data [33:32], \vfb_ddr3_wrapper_inst/dma0_wr_data [17:16], \vfb_ddr3_wrapper_inst/dma0_wr_data [1:0]})
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_0_s .READ_MODE=1'b0;
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_0_s .BIT_WIDTH_0=2;
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_0_s .BIT_WIDTH_1=32;
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_0_s .RESET_MODE="ASYNC";
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_0_s .BLK_SEL_0=3'b000;
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_0_s .BLK_SEL_1=3'b000;
SDPB \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_1_s  (
	.CLKA(I_vin0_clk),
	.CEA(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n48_4 ),
	.CLKB(I_dma_clk),
	.CEB(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_28 ),
	.OCE(GND),
	.RESET(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data [3:2]}),
	.ADA({GND, GND, \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [10:0], GND}),
	.ADB({GND, GND, \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_f [6:0], GND, GND, GND, GND, GND}),
	.DO({\vfb_ddr3_wrapper_inst/dma0_wr_data [243:242], \vfb_ddr3_wrapper_inst/dma0_wr_data [227:226], \vfb_ddr3_wrapper_inst/dma0_wr_data [211:210], \vfb_ddr3_wrapper_inst/dma0_wr_data [195:194], \vfb_ddr3_wrapper_inst/dma0_wr_data [179:178], \vfb_ddr3_wrapper_inst/dma0_wr_data [163:162], \vfb_ddr3_wrapper_inst/dma0_wr_data [147:146], \vfb_ddr3_wrapper_inst/dma0_wr_data [131:130], \vfb_ddr3_wrapper_inst/dma0_wr_data [115:114], \vfb_ddr3_wrapper_inst/dma0_wr_data [99:98], \vfb_ddr3_wrapper_inst/dma0_wr_data [83:82], \vfb_ddr3_wrapper_inst/dma0_wr_data [67:66], \vfb_ddr3_wrapper_inst/dma0_wr_data [51:50], \vfb_ddr3_wrapper_inst/dma0_wr_data [35:34], \vfb_ddr3_wrapper_inst/dma0_wr_data [19:18], \vfb_ddr3_wrapper_inst/dma0_wr_data [3:2]})
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_1_s .READ_MODE=1'b0;
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_1_s .BIT_WIDTH_0=2;
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_1_s .BIT_WIDTH_1=32;
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_1_s .RESET_MODE="ASYNC";
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_1_s .BLK_SEL_0=3'b000;
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_1_s .BLK_SEL_1=3'b000;
SDPB \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_2_s  (
	.CLKA(I_vin0_clk),
	.CEA(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n48_4 ),
	.CLKB(I_dma_clk),
	.CEB(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_28 ),
	.OCE(GND),
	.RESET(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data [5:4]}),
	.ADA({GND, GND, \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [10:0], GND}),
	.ADB({GND, GND, \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_f [6:0], GND, GND, GND, GND, GND}),
	.DO({\vfb_ddr3_wrapper_inst/dma0_wr_data [245:244], \vfb_ddr3_wrapper_inst/dma0_wr_data [229:228], \vfb_ddr3_wrapper_inst/dma0_wr_data [213:212], \vfb_ddr3_wrapper_inst/dma0_wr_data [197:196], \vfb_ddr3_wrapper_inst/dma0_wr_data [181:180], \vfb_ddr3_wrapper_inst/dma0_wr_data [165:164], \vfb_ddr3_wrapper_inst/dma0_wr_data [149:148], \vfb_ddr3_wrapper_inst/dma0_wr_data [133:132], \vfb_ddr3_wrapper_inst/dma0_wr_data [117:116], \vfb_ddr3_wrapper_inst/dma0_wr_data [101:100], \vfb_ddr3_wrapper_inst/dma0_wr_data [85:84], \vfb_ddr3_wrapper_inst/dma0_wr_data [69:68], \vfb_ddr3_wrapper_inst/dma0_wr_data [53:52], \vfb_ddr3_wrapper_inst/dma0_wr_data [37:36], \vfb_ddr3_wrapper_inst/dma0_wr_data [21:20], \vfb_ddr3_wrapper_inst/dma0_wr_data [5:4]})
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_2_s .READ_MODE=1'b0;
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_2_s .BIT_WIDTH_0=2;
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_2_s .BIT_WIDTH_1=32;
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_2_s .RESET_MODE="ASYNC";
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_2_s .BLK_SEL_0=3'b000;
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_2_s .BLK_SEL_1=3'b000;
SDPB \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_3_s  (
	.CLKA(I_vin0_clk),
	.CEA(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n48_4 ),
	.CLKB(I_dma_clk),
	.CEB(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_28 ),
	.OCE(GND),
	.RESET(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data [7:6]}),
	.ADA({GND, GND, \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [10:0], GND}),
	.ADB({GND, GND, \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_f [6:0], GND, GND, GND, GND, GND}),
	.DO({\vfb_ddr3_wrapper_inst/dma0_wr_data [247:246], \vfb_ddr3_wrapper_inst/dma0_wr_data [231:230], \vfb_ddr3_wrapper_inst/dma0_wr_data [215:214], \vfb_ddr3_wrapper_inst/dma0_wr_data [199:198], \vfb_ddr3_wrapper_inst/dma0_wr_data [183:182], \vfb_ddr3_wrapper_inst/dma0_wr_data [167:166], \vfb_ddr3_wrapper_inst/dma0_wr_data [151:150], \vfb_ddr3_wrapper_inst/dma0_wr_data [135:134], \vfb_ddr3_wrapper_inst/dma0_wr_data [119:118], \vfb_ddr3_wrapper_inst/dma0_wr_data [103:102], \vfb_ddr3_wrapper_inst/dma0_wr_data [87:86], \vfb_ddr3_wrapper_inst/dma0_wr_data [71:70], \vfb_ddr3_wrapper_inst/dma0_wr_data [55:54], \vfb_ddr3_wrapper_inst/dma0_wr_data [39:38], \vfb_ddr3_wrapper_inst/dma0_wr_data [23:22], \vfb_ddr3_wrapper_inst/dma0_wr_data [7:6]})
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_3_s .READ_MODE=1'b0;
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_3_s .BIT_WIDTH_0=2;
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_3_s .BIT_WIDTH_1=32;
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_3_s .RESET_MODE="ASYNC";
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_3_s .BLK_SEL_0=3'b000;
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_3_s .BLK_SEL_1=3'b000;
SDPB \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_4_s  (
	.CLKA(I_vin0_clk),
	.CEA(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n48_4 ),
	.CLKB(I_dma_clk),
	.CEB(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_28 ),
	.OCE(GND),
	.RESET(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data [9:8]}),
	.ADA({GND, GND, \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [10:0], GND}),
	.ADB({GND, GND, \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_f [6:0], GND, GND, GND, GND, GND}),
	.DO({\vfb_ddr3_wrapper_inst/dma0_wr_data [249:248], \vfb_ddr3_wrapper_inst/dma0_wr_data [233:232], \vfb_ddr3_wrapper_inst/dma0_wr_data [217:216], \vfb_ddr3_wrapper_inst/dma0_wr_data [201:200], \vfb_ddr3_wrapper_inst/dma0_wr_data [185:184], \vfb_ddr3_wrapper_inst/dma0_wr_data [169:168], \vfb_ddr3_wrapper_inst/dma0_wr_data [153:152], \vfb_ddr3_wrapper_inst/dma0_wr_data [137:136], \vfb_ddr3_wrapper_inst/dma0_wr_data [121:120], \vfb_ddr3_wrapper_inst/dma0_wr_data [105:104], \vfb_ddr3_wrapper_inst/dma0_wr_data [89:88], \vfb_ddr3_wrapper_inst/dma0_wr_data [73:72], \vfb_ddr3_wrapper_inst/dma0_wr_data [57:56], \vfb_ddr3_wrapper_inst/dma0_wr_data [41:40], \vfb_ddr3_wrapper_inst/dma0_wr_data [25:24], \vfb_ddr3_wrapper_inst/dma0_wr_data [9:8]})
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_4_s .READ_MODE=1'b0;
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_4_s .BIT_WIDTH_0=2;
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_4_s .BIT_WIDTH_1=32;
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_4_s .RESET_MODE="ASYNC";
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_4_s .BLK_SEL_0=3'b000;
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_4_s .BLK_SEL_1=3'b000;
SDPB \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_5_s  (
	.CLKA(I_vin0_clk),
	.CEA(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n48_4 ),
	.CLKB(I_dma_clk),
	.CEB(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_28 ),
	.OCE(GND),
	.RESET(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data [11:10]}),
	.ADA({GND, GND, \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [10:0], GND}),
	.ADB({GND, GND, \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_f [6:0], GND, GND, GND, GND, GND}),
	.DO({\vfb_ddr3_wrapper_inst/dma0_wr_data [251:250], \vfb_ddr3_wrapper_inst/dma0_wr_data [235:234], \vfb_ddr3_wrapper_inst/dma0_wr_data [219:218], \vfb_ddr3_wrapper_inst/dma0_wr_data [203:202], \vfb_ddr3_wrapper_inst/dma0_wr_data [187:186], \vfb_ddr3_wrapper_inst/dma0_wr_data [171:170], \vfb_ddr3_wrapper_inst/dma0_wr_data [155:154], \vfb_ddr3_wrapper_inst/dma0_wr_data [139:138], \vfb_ddr3_wrapper_inst/dma0_wr_data [123:122], \vfb_ddr3_wrapper_inst/dma0_wr_data [107:106], \vfb_ddr3_wrapper_inst/dma0_wr_data [91:90], \vfb_ddr3_wrapper_inst/dma0_wr_data [75:74], \vfb_ddr3_wrapper_inst/dma0_wr_data [59:58], \vfb_ddr3_wrapper_inst/dma0_wr_data [43:42], \vfb_ddr3_wrapper_inst/dma0_wr_data [27:26], \vfb_ddr3_wrapper_inst/dma0_wr_data [11:10]})
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_5_s .READ_MODE=1'b0;
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_5_s .BIT_WIDTH_0=2;
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_5_s .BIT_WIDTH_1=32;
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_5_s .RESET_MODE="ASYNC";
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_5_s .BLK_SEL_0=3'b000;
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_5_s .BLK_SEL_1=3'b000;
SDPB \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_6_s  (
	.CLKA(I_vin0_clk),
	.CEA(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n48_4 ),
	.CLKB(I_dma_clk),
	.CEB(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_28 ),
	.OCE(GND),
	.RESET(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data [13:12]}),
	.ADA({GND, GND, \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [10:0], GND}),
	.ADB({GND, GND, \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_f [6:0], GND, GND, GND, GND, GND}),
	.DO({\vfb_ddr3_wrapper_inst/dma0_wr_data [253:252], \vfb_ddr3_wrapper_inst/dma0_wr_data [237:236], \vfb_ddr3_wrapper_inst/dma0_wr_data [221:220], \vfb_ddr3_wrapper_inst/dma0_wr_data [205:204], \vfb_ddr3_wrapper_inst/dma0_wr_data [189:188], \vfb_ddr3_wrapper_inst/dma0_wr_data [173:172], \vfb_ddr3_wrapper_inst/dma0_wr_data [157:156], \vfb_ddr3_wrapper_inst/dma0_wr_data [141:140], \vfb_ddr3_wrapper_inst/dma0_wr_data [125:124], \vfb_ddr3_wrapper_inst/dma0_wr_data [109:108], \vfb_ddr3_wrapper_inst/dma0_wr_data [93:92], \vfb_ddr3_wrapper_inst/dma0_wr_data [77:76], \vfb_ddr3_wrapper_inst/dma0_wr_data [61:60], \vfb_ddr3_wrapper_inst/dma0_wr_data [45:44], \vfb_ddr3_wrapper_inst/dma0_wr_data [29:28], \vfb_ddr3_wrapper_inst/dma0_wr_data [13:12]})
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_6_s .READ_MODE=1'b0;
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_6_s .BIT_WIDTH_0=2;
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_6_s .BIT_WIDTH_1=32;
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_6_s .RESET_MODE="ASYNC";
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_6_s .BLK_SEL_0=3'b000;
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_6_s .BLK_SEL_1=3'b000;
SDPB \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_7_s  (
	.CLKA(I_vin0_clk),
	.CEA(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n48_4 ),
	.CLKB(I_dma_clk),
	.CEB(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_28 ),
	.OCE(GND),
	.RESET(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/reset_r [1]),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, GND, \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_wr_data [15:14]}),
	.ADA({GND, GND, \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wbin [10:0], GND}),
	.ADB({GND, GND, \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/raddr_num_f [6:0], GND, GND, GND, GND, GND}),
	.DO({\vfb_ddr3_wrapper_inst/dma0_wr_data [255:254], \vfb_ddr3_wrapper_inst/dma0_wr_data [239:238], \vfb_ddr3_wrapper_inst/dma0_wr_data [223:222], \vfb_ddr3_wrapper_inst/dma0_wr_data [207:206], \vfb_ddr3_wrapper_inst/dma0_wr_data [191:190], \vfb_ddr3_wrapper_inst/dma0_wr_data [175:174], \vfb_ddr3_wrapper_inst/dma0_wr_data [159:158], \vfb_ddr3_wrapper_inst/dma0_wr_data [143:142], \vfb_ddr3_wrapper_inst/dma0_wr_data [127:126], \vfb_ddr3_wrapper_inst/dma0_wr_data [111:110], \vfb_ddr3_wrapper_inst/dma0_wr_data [95:94], \vfb_ddr3_wrapper_inst/dma0_wr_data [79:78], \vfb_ddr3_wrapper_inst/dma0_wr_data [63:62], \vfb_ddr3_wrapper_inst/dma0_wr_data [47:46], \vfb_ddr3_wrapper_inst/dma0_wr_data [31:30], \vfb_ddr3_wrapper_inst/dma0_wr_data [15:14]})
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_7_s .READ_MODE=1'b0;
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_7_s .BIT_WIDTH_0=2;
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_7_s .BIT_WIDTH_1=32;
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_7_s .RESET_MODE="ASYNC";
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_7_s .BLK_SEL_0=3'b000;
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_7_s .BLK_SEL_1=3'b000;
ALU \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_0_s  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wcount_r [0]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num [0]),
	.I3(GND),
	.CIN(VCC),
	.COUT(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_0_3 ),
	.SUM(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub [0])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_0_s .ALU_MODE=1;
ALU \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_1_s  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wcount_r [1]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num [1]),
	.I3(GND),
	.CIN(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_0_3 ),
	.COUT(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_1_3 ),
	.SUM(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub [1])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_1_s .ALU_MODE=1;
ALU \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_2_s  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wcount_r [2]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num [2]),
	.I3(GND),
	.CIN(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_1_3 ),
	.COUT(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_2_3 ),
	.SUM(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub [2])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_2_s .ALU_MODE=1;
ALU \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_3_s  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wcount_r [3]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num [3]),
	.I3(GND),
	.CIN(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_2_3 ),
	.COUT(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_3_3 ),
	.SUM(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub [3])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_3_s .ALU_MODE=1;
ALU \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_4_s  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wcount_r [4]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num [4]),
	.I3(GND),
	.CIN(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_3_3 ),
	.COUT(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_4_3 ),
	.SUM(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub [4])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_4_s .ALU_MODE=1;
ALU \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_5_s  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wcount_r [5]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num [5]),
	.I3(GND),
	.CIN(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_4_3 ),
	.COUT(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_5_3 ),
	.SUM(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub [5])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_5_s .ALU_MODE=1;
ALU \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_6_s  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wcount_r [6]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num [6]),
	.I3(GND),
	.CIN(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_5_3 ),
	.COUT(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_6_3 ),
	.SUM(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub [6])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_6_s .ALU_MODE=1;
ALU \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_7_s  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n1215_3 ),
	.I1(GND),
	.I3(GND),
	.CIN(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_6_3 ),
	.COUT(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_7_0_COUT ),
	.SUM(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub [7])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_7_s .ALU_MODE=1;
ALU \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n1198_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rgraynext [0]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq2_wptr [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n1198_3 ),
	.SUM(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n1198_1_SUM )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n1198_s0 .ALU_MODE=3;
ALU \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n1199_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rgraynext [1]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq2_wptr [1]),
	.I3(GND),
	.CIN(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n1198_3 ),
	.COUT(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n1199_3 ),
	.SUM(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n1199_1_SUM )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n1199_s0 .ALU_MODE=3;
ALU \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n1200_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rgraynext [2]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq2_wptr [2]),
	.I3(GND),
	.CIN(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n1199_3 ),
	.COUT(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n1200_3 ),
	.SUM(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n1200_1_SUM )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n1200_s0 .ALU_MODE=3;
ALU \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n1201_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rgraynext [3]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq2_wptr [3]),
	.I3(GND),
	.CIN(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n1200_3 ),
	.COUT(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n1201_3 ),
	.SUM(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n1201_1_SUM )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n1201_s0 .ALU_MODE=3;
ALU \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n1202_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rgraynext [4]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq2_wptr [4]),
	.I3(GND),
	.CIN(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n1201_3 ),
	.COUT(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n1202_3 ),
	.SUM(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n1202_1_SUM )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n1202_s0 .ALU_MODE=3;
ALU \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n1203_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rgraynext [5]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq2_wptr [5]),
	.I3(GND),
	.CIN(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n1202_3 ),
	.COUT(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n1203_3 ),
	.SUM(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n1203_1_SUM )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n1203_s0 .ALU_MODE=3;
ALU \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n1204_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rgraynext [6]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq2_wptr [6]),
	.I3(GND),
	.CIN(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n1203_3 ),
	.COUT(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n1204_3 ),
	.SUM(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n1204_1_SUM )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n1204_s0 .ALU_MODE=3;
INV \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n26_s2  (
	.I(I_dma_clk),
	.O(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/n26_6 )
);
INV \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n31_s2  (
	.I(I_vin0_clk),
	.O(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n31_6 )
);
INV \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_s26  (
	.I(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_empty ),
	.O(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_28 )
);
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/video_vs_n_rising_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/video_vs_n_d1 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/video_vs_n_d0 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/video_vs_n_rising )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/video_vs_n_rising_s0 .INIT=4'h4;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n31_s0  (
	.I0(I_vout0_vs_n),
	.I1(I_vout0_de),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n31_3 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n31_s0 .INIT=4'h8;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n174_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/dma_rd_base [23]),
	.I1(\vfb_ddr3_wrapper_inst/dma0_rd_addr [23]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n174_4 ),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n173_5 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n174_3 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n174_s0 .INIT=16'hAA3C;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_end_o_s3  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [15]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt [6]),
	.I2(\vfb_ddr3_wrapper_inst/current_state.ST_OFF0_READ_DDR ),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n86_9 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_end_o_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_end_o_s3 .INIT=16'hFFE0;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n374_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/cmd_cnt [1]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/cmd_cnt [0]),
	.I2(\vfb_ddr3_wrapper_inst/current_state.ST_OFF0_READ_DDR ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n374_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n374_s1 .INIT=8'h60;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n372_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/cmd_cnt [2]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n373_6 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/cmd_cnt [3]),
	.I3(\vfb_ddr3_wrapper_inst/current_state.ST_OFF0_READ_DDR ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n372_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n372_s1 .INIT=16'h7800;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n371_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/cmd_cnt [4]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n371_8 ),
	.I2(\vfb_ddr3_wrapper_inst/current_state.ST_OFF0_READ_DDR ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n371_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n371_s1 .INIT=8'h60;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n370_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/cmd_cnt [4]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n371_8 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/cmd_cnt [5]),
	.I3(\vfb_ddr3_wrapper_inst/current_state.ST_OFF0_READ_DDR ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n370_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n370_s1 .INIT=16'h7800;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n369_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n371_8 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n369_6 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/cmd_cnt [6]),
	.I3(\vfb_ddr3_wrapper_inst/current_state.ST_OFF0_READ_DDR ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n369_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n369_s1 .INIT=16'h7800;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n121_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt [0]),
	.I1(\vfb_ddr3_wrapper_inst/current_state.ST_OFF0_READ_DDR ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n121_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n121_s1 .INIT=4'h4;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n120_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt [1]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt [0]),
	.I2(\vfb_ddr3_wrapper_inst/current_state.ST_OFF0_READ_DDR ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n120_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n120_s1 .INIT=8'h60;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n118_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt [2]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n119_6 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt [3]),
	.I3(\vfb_ddr3_wrapper_inst/current_state.ST_OFF0_READ_DDR ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n118_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n118_s1 .INIT=16'h7800;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n117_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt [4]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n117_8 ),
	.I2(\vfb_ddr3_wrapper_inst/current_state.ST_OFF0_READ_DDR ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n117_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n117_s1 .INIT=8'h60;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n116_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt [4]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n117_8 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt [5]),
	.I3(\vfb_ddr3_wrapper_inst/current_state.ST_OFF0_READ_DDR ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n116_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n116_s1 .INIT=16'h7800;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n115_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n117_8 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n115_6 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt [6]),
	.I3(\vfb_ddr3_wrapper_inst/current_state.ST_OFF0_READ_DDR ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n115_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n115_s1 .INIT=16'h7800;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n192_s2  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_rd_addr [4]),
	.I1(\vfb_ddr3_wrapper_inst/dma0_rd_addr [3]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n173_5 ),
	.I3(\vfb_ddr3_wrapper_inst/dma0_rd_addr [5]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n192_6 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n192_s2 .INIT=16'h0708;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n189_s2  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_rd_addr [7]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n190_7 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n173_5 ),
	.I3(\vfb_ddr3_wrapper_inst/dma0_rd_addr [8]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n189_6 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n189_s2 .INIT=16'h0708;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n188_s2  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n190_7 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n188_7 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n173_5 ),
	.I3(\vfb_ddr3_wrapper_inst/dma0_rd_addr [9]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n188_6 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n188_s2 .INIT=16'h0708;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n185_s2  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_rd_addr [11]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n186_7 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n173_5 ),
	.I3(\vfb_ddr3_wrapper_inst/dma0_rd_addr [12]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n185_6 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n185_s2 .INIT=16'h0708;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n182_s2  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n184_7 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n182_7 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n173_5 ),
	.I3(\vfb_ddr3_wrapper_inst/dma0_rd_addr [15]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n182_6 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n182_s2 .INIT=16'h0708;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n180_s2  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_rd_addr [16]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n181_7 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n173_5 ),
	.I3(\vfb_ddr3_wrapper_inst/dma0_rd_addr [17]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n180_6 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n180_s2 .INIT=16'h0708;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n179_s2  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n179_7 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n181_7 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n173_5 ),
	.I3(\vfb_ddr3_wrapper_inst/dma0_rd_addr [18]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n179_6 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n179_s2 .INIT=16'h0708;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n177_s2  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_rd_addr [19]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n178_9 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n173_5 ),
	.I3(\vfb_ddr3_wrapper_inst/dma0_rd_addr [20]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n177_6 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n177_s2 .INIT=16'h0708;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n176_s2  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n176_7 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n181_7 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n173_5 ),
	.I3(\vfb_ddr3_wrapper_inst/dma0_rd_addr [21]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n176_6 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n176_s2 .INIT=16'h0708;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n175_s2  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n181_7 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n175_7 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n173_5 ),
	.I3(\vfb_ddr3_wrapper_inst/dma0_rd_addr [22]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n175_6 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n175_s2 .INIT=16'h0708;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n335_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [0]),
	.I1(\vfb_ddr3_wrapper_inst/current_state.ST_OFF0_READ_DDR ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n335_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n335_s1 .INIT=4'h4;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n334_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [1]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [0]),
	.I2(\vfb_ddr3_wrapper_inst/current_state.ST_OFF0_READ_DDR ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n334_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n334_s1 .INIT=8'h60;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n332_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [2]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n333_6 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [3]),
	.I3(\vfb_ddr3_wrapper_inst/current_state.ST_OFF0_READ_DDR ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n332_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n332_s1 .INIT=16'h7800;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n331_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [4]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n331_6 ),
	.I2(\vfb_ddr3_wrapper_inst/current_state.ST_OFF0_READ_DDR ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n331_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n331_s1 .INIT=8'h60;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n330_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [4]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n331_6 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [5]),
	.I3(\vfb_ddr3_wrapper_inst/current_state.ST_OFF0_READ_DDR ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n330_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n330_s1 .INIT=16'h7800;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n329_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n331_6 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n329_6 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [6]),
	.I3(\vfb_ddr3_wrapper_inst/current_state.ST_OFF0_READ_DDR ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n329_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n329_s1 .INIT=16'h7800;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n328_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [7]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n328_8 ),
	.I2(\vfb_ddr3_wrapper_inst/current_state.ST_OFF0_READ_DDR ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n328_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n328_s1 .INIT=8'h60;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n326_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [8]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n327_6 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [9]),
	.I3(\vfb_ddr3_wrapper_inst/current_state.ST_OFF0_READ_DDR ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n326_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n326_s1 .INIT=16'h7800;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n325_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n327_6 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n325_6 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [10]),
	.I3(\vfb_ddr3_wrapper_inst/current_state.ST_OFF0_READ_DDR ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n325_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n325_s1 .INIT=16'h7800;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n324_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [11]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n324_8 ),
	.I2(\vfb_ddr3_wrapper_inst/current_state.ST_OFF0_READ_DDR ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n324_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n324_s1 .INIT=8'h60;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n323_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [11]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n324_8 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [12]),
	.I3(\vfb_ddr3_wrapper_inst/current_state.ST_OFF0_READ_DDR ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n323_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n323_s1 .INIT=16'h7800;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n322_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n327_6 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n322_6 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [13]),
	.I3(\vfb_ddr3_wrapper_inst/current_state.ST_OFF0_READ_DDR ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n322_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n322_s1 .INIT=16'h7800;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n321_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [14]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n321_6 ),
	.I2(\vfb_ddr3_wrapper_inst/current_state.ST_OFF0_READ_DDR ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n321_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n321_s1 .INIT=8'h60;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n320_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [14]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n321_6 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [15]),
	.I3(\vfb_ddr3_wrapper_inst/current_state.ST_OFF0_READ_DDR ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n320_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n320_s1 .INIT=16'h7800;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n169_s2  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n169_7 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n169_8 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n173_5 ),
	.I3(\vfb_ddr3_wrapper_inst/dma0_rd_addr [28]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n169_6 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n169_s2 .INIT=16'h0708;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n170_s2  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_rd_addr [26]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n169_7 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n173_5 ),
	.I3(\vfb_ddr3_wrapper_inst/dma0_rd_addr [27]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n170_6 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n170_s2 .INIT=16'h0708;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n172_s2  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n181_7 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n172_7 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n173_5 ),
	.I3(\vfb_ddr3_wrapper_inst/dma0_rd_addr [25]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n172_6 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n172_s2 .INIT=16'h0708;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n173_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n176_7 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n181_7 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n173_6 ),
	.I3(\vfb_ddr3_wrapper_inst/dma0_rd_addr [24]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n173_4 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n173_s1 .INIT=16'h7F80;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n173_s2  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d8 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d9 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n173_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n173_s2 .INIT=4'h4;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n174_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n176_7 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n183_7 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n174_5 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n174_4 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n174_s1 .INIT=8'h80;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_28_s4  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/cmd_cnt [6]),
	.I1(\vfb_ddr3_wrapper_inst/current_state.ST_OFF0_READ_DDR ),
	.I2(I_cmd_ready),
	.F(\vfb_ddr3_wrapper_inst/dma_rd_addr_28_7 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_28_s4 .INIT=8'h40;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n373_s2  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/cmd_cnt [1]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/cmd_cnt [0]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n373_6 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n373_s2 .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n369_s2  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/cmd_cnt [4]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/cmd_cnt [5]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n369_6 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n369_s2 .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n119_s2  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt [1]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt [0]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n119_6 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n119_s2 .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n115_s2  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt [4]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt [5]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n115_6 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n115_s2 .INIT=4'h8;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n191_s3  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_rd_addr [5]),
	.I1(\vfb_ddr3_wrapper_inst/dma0_rd_addr [4]),
	.I2(\vfb_ddr3_wrapper_inst/dma0_rd_addr [3]),
	.I3(\vfb_ddr3_wrapper_inst/dma0_rd_addr [6]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n191_7 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n191_s3 .INIT=16'h7F80;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n190_s3  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_rd_addr [6]),
	.I1(\vfb_ddr3_wrapper_inst/dma0_rd_addr [5]),
	.I2(\vfb_ddr3_wrapper_inst/dma0_rd_addr [4]),
	.I3(\vfb_ddr3_wrapper_inst/dma0_rd_addr [3]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n190_7 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n190_s3 .INIT=16'h8000;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n188_s3  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_rd_addr [8]),
	.I1(\vfb_ddr3_wrapper_inst/dma0_rd_addr [7]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n188_7 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n188_s3 .INIT=4'h8;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n186_s3  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_rd_addr [10]),
	.I1(\vfb_ddr3_wrapper_inst/dma0_rd_addr [9]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n190_7 ),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n188_7 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n186_7 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n186_s3 .INIT=16'h8000;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n184_s3  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_rd_addr [12]),
	.I1(\vfb_ddr3_wrapper_inst/dma0_rd_addr [11]),
	.I2(\vfb_ddr3_wrapper_inst/dma0_rd_addr [10]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n187_10 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n184_7 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n184_s3 .INIT=16'h8000;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n183_s3  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_rd_addr [10]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n190_7 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n183_8 ),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n187_8 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n183_7 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n183_s3 .INIT=16'h8000;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n182_s3  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_rd_addr [14]),
	.I1(\vfb_ddr3_wrapper_inst/dma0_rd_addr [13]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n182_7 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n182_s3 .INIT=4'h8;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n181_s3  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_rd_addr [15]),
	.I1(\vfb_ddr3_wrapper_inst/dma0_rd_addr [14]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n186_7 ),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n183_8 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n181_7 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n181_s3 .INIT=16'h8000;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n179_s3  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_rd_addr [17]),
	.I1(\vfb_ddr3_wrapper_inst/dma0_rd_addr [16]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n179_7 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n179_s3 .INIT=4'h8;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n176_s3  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_rd_addr [20]),
	.I1(\vfb_ddr3_wrapper_inst/dma0_rd_addr [19]),
	.I2(\vfb_ddr3_wrapper_inst/dma0_rd_addr [18]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n179_7 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n176_7 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n176_s3 .INIT=16'h8000;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n175_s3  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_rd_addr [21]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n176_7 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n175_7 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n175_s3 .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n333_s2  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [1]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [0]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n333_6 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n333_s2 .INIT=4'h8;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n331_s2  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [1]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [0]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [2]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [3]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n331_6 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n331_s2 .INIT=16'h8000;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n329_s2  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [4]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [5]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n329_6 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n329_s2 .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n327_s2  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [7]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n328_8 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n327_6 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n327_s2 .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n325_s2  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [8]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [9]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n325_6 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n325_s2 .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n322_s2  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [8]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n322_7 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n322_6 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n322_s2 .INIT=4'h8;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n321_s2  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [8]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [13]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n327_6 ),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n322_7 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n321_6 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n321_s2 .INIT=16'h8000;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n169_s3  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_rd_addr [25]),
	.I1(\vfb_ddr3_wrapper_inst/dma0_rd_addr [24]),
	.I2(\vfb_ddr3_wrapper_inst/dma0_rd_addr [23]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n174_4 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n169_7 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n169_s3 .INIT=16'h8000;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n169_s4  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_rd_addr [27]),
	.I1(\vfb_ddr3_wrapper_inst/dma0_rd_addr [26]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n169_8 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n169_s4 .INIT=4'h8;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n172_s3  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_rd_addr [24]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n176_7 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n173_6 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n172_7 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n172_s3 .INIT=8'h80;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n173_s3  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_rd_addr [23]),
	.I1(\vfb_ddr3_wrapper_inst/dma0_rd_addr [22]),
	.I2(\vfb_ddr3_wrapper_inst/dma0_rd_addr [21]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n173_6 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n173_s3 .INIT=8'h80;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n174_s2  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_rd_addr [22]),
	.I1(\vfb_ddr3_wrapper_inst/dma0_rd_addr [21]),
	.I2(\vfb_ddr3_wrapper_inst/dma0_rd_addr [15]),
	.I3(\vfb_ddr3_wrapper_inst/dma0_rd_addr [14]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n174_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n174_s2 .INIT=16'h8000;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n187_s4  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_rd_addr [9]),
	.I1(\vfb_ddr3_wrapper_inst/dma0_rd_addr [8]),
	.I2(\vfb_ddr3_wrapper_inst/dma0_rd_addr [7]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n187_8 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n187_s4 .INIT=8'h80;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n183_s4  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_rd_addr [13]),
	.I1(\vfb_ddr3_wrapper_inst/dma0_rd_addr [12]),
	.I2(\vfb_ddr3_wrapper_inst/dma0_rd_addr [11]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n183_8 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n183_s4 .INIT=8'h80;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n322_s3  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [9]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [10]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [11]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [12]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n322_7 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n322_s3 .INIT=16'h8000;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_28_s5  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n173_5 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/cmd_cnt [6]),
	.I2(\vfb_ddr3_wrapper_inst/current_state.ST_OFF0_READ_DDR ),
	.I3(I_cmd_ready),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_28_9 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_28_s5 .INIT=16'hBAAA;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n187_s5  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n190_7 ),
	.I1(\vfb_ddr3_wrapper_inst/dma0_rd_addr [9]),
	.I2(\vfb_ddr3_wrapper_inst/dma0_rd_addr [8]),
	.I3(\vfb_ddr3_wrapper_inst/dma0_rd_addr [7]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n187_10 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n187_s5 .INIT=16'h8000;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n324_s3  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [10]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n327_6 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [8]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [9]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n324_8 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n324_s3 .INIT=16'h8000;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n328_s3  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [6]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n331_6 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [4]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [5]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n328_8 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n328_s3 .INIT=16'h8000;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n333_s3  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [2]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [1]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [0]),
	.I3(\vfb_ddr3_wrapper_inst/current_state.ST_OFF0_READ_DDR ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n333_8 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n333_s3 .INIT=16'h6A00;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n117_s3  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt [2]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt [3]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt [1]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt [0]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n117_8 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n117_s3 .INIT=16'h8000;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n119_s3  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt [2]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt [1]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt [0]),
	.I3(\vfb_ddr3_wrapper_inst/current_state.ST_OFF0_READ_DDR ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n119_8 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n119_s3 .INIT=16'h6A00;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n178_s4  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_rd_addr [18]),
	.I1(\vfb_ddr3_wrapper_inst/dma0_rd_addr [17]),
	.I2(\vfb_ddr3_wrapper_inst/dma0_rd_addr [16]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n181_7 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n178_9 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n178_s4 .INIT=16'h8000;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n371_s3  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/cmd_cnt [2]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/cmd_cnt [3]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/cmd_cnt [1]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/cmd_cnt [0]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n371_8 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n371_s3 .INIT=16'h8000;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n373_s3  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/cmd_cnt [2]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/cmd_cnt [1]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/cmd_cnt [0]),
	.I3(\vfb_ddr3_wrapper_inst/current_state.ST_OFF0_READ_DDR ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n373_8 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n373_s3 .INIT=16'h6A00;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n100_s3  (
	.I0(\vfb_ddr3_wrapper_inst/current_state.ST_OFF0_READ_DDR ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_wr_count [7]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_wr_count [6]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n100_8 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n100_s3 .INIT=8'hFE;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n327_s3  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [8]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [7]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n328_8 ),
	.I3(\vfb_ddr3_wrapper_inst/current_state.ST_OFF0_READ_DDR ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n327_8 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n327_s3 .INIT=16'h6A00;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n171_s3  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d8 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d9 ),
	.I2(\vfb_ddr3_wrapper_inst/dma0_rd_addr [26]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n169_7 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n171_8 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n171_s3 .INIT=16'h0BB0;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n178_s5  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d8 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d9 ),
	.I2(\vfb_ddr3_wrapper_inst/dma0_rd_addr [19]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n178_9 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n178_11 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n178_s5 .INIT=16'h0BB0;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n181_s4  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d8 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d9 ),
	.I2(\vfb_ddr3_wrapper_inst/dma0_rd_addr [16]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n181_7 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n181_9 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n181_s4 .INIT=16'h0BB0;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n183_s5  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d8 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d9 ),
	.I2(\vfb_ddr3_wrapper_inst/dma0_rd_addr [14]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n183_7 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n183_10 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n183_s5 .INIT=16'h0BB0;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n184_s4  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d8 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d9 ),
	.I2(\vfb_ddr3_wrapper_inst/dma0_rd_addr [13]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n184_7 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n184_9 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n184_s4 .INIT=16'h0BB0;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n186_s4  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d8 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d9 ),
	.I2(\vfb_ddr3_wrapper_inst/dma0_rd_addr [11]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n186_7 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n186_9 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n186_s4 .INIT=16'h0BB0;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n187_s6  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d8 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d9 ),
	.I2(\vfb_ddr3_wrapper_inst/dma0_rd_addr [10]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n187_10 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n187_12 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n187_s6 .INIT=16'h0BB0;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n190_s4  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d8 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d9 ),
	.I2(\vfb_ddr3_wrapper_inst/dma0_rd_addr [7]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n190_7 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n190_9 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n190_s4 .INIT=16'h0BB0;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n191_s4  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d8 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d9 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n191_7 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n191_9 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n191_s4 .INIT=8'hB0;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n193_s3  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d8 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d9 ),
	.I2(\vfb_ddr3_wrapper_inst/dma0_rd_addr [4]),
	.I3(\vfb_ddr3_wrapper_inst/dma0_rd_addr [3]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n193_8 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n193_s3 .INIT=16'h0BB0;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n194_s3  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_rd_addr [3]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d8 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d9 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n194_8 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n194_s3 .INIT=8'h45;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n173_s4  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n173_4 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/dma_rd_base [24]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d8 ),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d9 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n173_8 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n173_s4 .INIT=16'hACAA;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt_6_s4  (
	.I0(I_rd_data_valid),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.I3(\vfb_ddr3_wrapper_inst/current_state.ST_OFF0_READ_DDR ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt_6_10 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt_6_s4 .INIT=16'h20FF;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n86_s3  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_rd_req ),
	.I1(\vfb_ddr3_wrapper_inst/current_state.ST_OFF0_READ_DDR ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_wr_count [7]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_wr_count [6]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n86_7 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n86_s3 .INIT=16'h2223;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n86_s4  (
	.I0(\vfb_ddr3_wrapper_inst/current_state.ST_OFF0_READ_DDR ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_wr_count [7]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_wr_count [6]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n86_9 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n86_s4 .INIT=8'h01;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n375_s3  (
	.I0(\vfb_ddr3_wrapper_inst/current_state.ST_OFF0_READ_DDR ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/cmd_cnt [0]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/cmd_cnt [6]),
	.I3(I_cmd_ready),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n375_8 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n375_s3 .INIT=16'h8288;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/cmd_cnt_6_s4  (
	.I0(\vfb_ddr3_wrapper_inst/current_state.ST_OFF0_READ_DDR ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/cmd_cnt [6]),
	.I2(I_cmd_ready),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/cmd_cnt_6_10 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/cmd_cnt_6_s4 .INIT=8'h75;
DFFPE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/video_vs_n_d1_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/video_vs_n_d0 ),
	.CLK(I_vout0_clk),
	.CE(VCC),
	.PRESET(\vfb_ddr3_wrapper_inst/n14_11 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/video_vs_n_d1 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/video_vs_n_d1_s0 .INIT=1'b1;
DFFPE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_rst_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/video_vs_n_rising ),
	.CLK(I_vout0_clk),
	.CE(VCC),
	.PRESET(\vfb_ddr3_wrapper_inst/n14_11 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_rst )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_rst_s0 .INIT=1'b1;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_en_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n31_3 ),
	.CLK(I_vout0_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_11 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_en )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_en_s0 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_en_d1_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_en ),
	.CLK(I_vout0_clk),
	.CE(VCC),
	.CLEAR(GND),
	.Q(O_vout0_den)
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_en_d1_s0 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_15_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n320_5 ),
	.CLK(I_dma_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_11 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [15])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_15_s0 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_14_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n321_5 ),
	.CLK(I_dma_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_11 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [14])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_14_s0 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_13_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n322_5 ),
	.CLK(I_dma_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_11 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [13])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_13_s0 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_12_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n323_5 ),
	.CLK(I_dma_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_11 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [12])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_12_s0 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_11_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n324_5 ),
	.CLK(I_dma_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_11 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [11])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_11_s0 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_10_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n325_5 ),
	.CLK(I_dma_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_11 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [10])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_10_s0 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_9_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n326_5 ),
	.CLK(I_dma_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_11 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [9])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_9_s0 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_8_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n327_8 ),
	.CLK(I_dma_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_11 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [8])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_8_s0 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_7_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n328_5 ),
	.CLK(I_dma_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_11 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [7])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_7_s0 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_6_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n329_5 ),
	.CLK(I_dma_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_11 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [6])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_6_s0 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_5_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n330_5 ),
	.CLK(I_dma_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_11 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [5])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_5_s0 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_4_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n331_5 ),
	.CLK(I_dma_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_11 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [4])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_4_s0 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_3_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n332_5 ),
	.CLK(I_dma_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_11 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [3])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_3_s0 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_2_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n333_8 ),
	.CLK(I_dma_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_11 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [2])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_2_s0 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_1_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n334_5 ),
	.CLK(I_dma_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_11 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [1])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_1_s0 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_0_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n335_5 ),
	.CLK(I_dma_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_11 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt [0])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/read_dog_cnt_0_s0 .INIT=1'b0;
DFFPE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d0_s0  (
	.D(I_vout0_vs_n),
	.CLK(I_dma_clk),
	.CE(VCC),
	.PRESET(\vfb_ddr3_wrapper_inst/n14_11 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d0 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d0_s0 .INIT=1'b1;
DFFPE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d1_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d0 ),
	.CLK(I_dma_clk),
	.CE(VCC),
	.PRESET(\vfb_ddr3_wrapper_inst/n14_11 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d1 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d1_s0 .INIT=1'b1;
DFFPE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d2_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d1 ),
	.CLK(I_dma_clk),
	.CE(VCC),
	.PRESET(\vfb_ddr3_wrapper_inst/n14_11 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d2 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d2_s0 .INIT=1'b1;
DFFPE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d3_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d2 ),
	.CLK(I_dma_clk),
	.CE(VCC),
	.PRESET(\vfb_ddr3_wrapper_inst/n14_11 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d3 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d3_s0 .INIT=1'b1;
DFFPE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d4_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d3 ),
	.CLK(I_dma_clk),
	.CE(VCC),
	.PRESET(\vfb_ddr3_wrapper_inst/n14_11 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d4 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d4_s0 .INIT=1'b1;
DFFPE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d5_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d4 ),
	.CLK(I_dma_clk),
	.CE(VCC),
	.PRESET(\vfb_ddr3_wrapper_inst/n14_11 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d5_s0 .INIT=1'b1;
DFFPE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d6_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d5 ),
	.CLK(I_dma_clk),
	.CE(VCC),
	.PRESET(\vfb_ddr3_wrapper_inst/n14_11 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d6 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d6_s0 .INIT=1'b1;
DFFPE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d7_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d6 ),
	.CLK(I_dma_clk),
	.CE(VCC),
	.PRESET(\vfb_ddr3_wrapper_inst/n14_11 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d7 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d7_s0 .INIT=1'b1;
DFFPE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d8_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d7 ),
	.CLK(I_dma_clk),
	.CE(VCC),
	.PRESET(\vfb_ddr3_wrapper_inst/n14_11 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d8 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d8_s0 .INIT=1'b1;
DFFPE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d9_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d8 ),
	.CLK(I_dma_clk),
	.CE(VCC),
	.PRESET(\vfb_ddr3_wrapper_inst/n14_11 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d9 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d9_s0 .INIT=1'b1;
DFFPE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/video_vs_n_d0_s0  (
	.D(I_vout0_vs_n),
	.CLK(I_vout0_clk),
	.CE(VCC),
	.PRESET(\vfb_ddr3_wrapper_inst/n14_11 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/video_vs_n_d0 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/video_vs_n_d0_s0 .INIT=1'b1;
DFFPE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_end_o_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n100_8 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_end_o_5 ),
	.PRESET(\vfb_ddr3_wrapper_inst/n14_11 ),
	.Q(\vfb_ddr3_wrapper_inst/dma0_rd_end )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_end_o_s1 .INIT=1'b1;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt_6_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n115_5 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt_6_10 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_11 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt [6])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt_6_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt_5_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n116_5 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt_6_10 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_11 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt [5])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt_5_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt_4_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n117_5 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt_6_10 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_11 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt [4])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt_4_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt_3_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n118_5 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt_6_10 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_11 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt [3])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt_3_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt_2_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n119_8 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt_6_10 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_11 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt [2])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt_2_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt_1_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n120_5 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt_6_10 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_11 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt [1])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt_1_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt_0_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n121_5 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt_6_10 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_11 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt [0])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_cnt_0_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_28_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n169_6 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_28_9 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_11 ),
	.Q(\vfb_ddr3_wrapper_inst/dma0_rd_addr [28])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_28_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_27_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n170_6 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_28_9 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_11 ),
	.Q(\vfb_ddr3_wrapper_inst/dma0_rd_addr [27])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_27_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_26_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n171_8 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_28_9 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_11 ),
	.Q(\vfb_ddr3_wrapper_inst/dma0_rd_addr [26])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_26_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_25_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n172_6 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_28_9 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_11 ),
	.Q(\vfb_ddr3_wrapper_inst/dma0_rd_addr [25])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_25_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_24_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n173_8 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_28_9 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_11 ),
	.Q(\vfb_ddr3_wrapper_inst/dma0_rd_addr [24])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_24_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_23_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n174_3 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_28_9 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_11 ),
	.Q(\vfb_ddr3_wrapper_inst/dma0_rd_addr [23])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_23_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_22_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n175_6 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_28_9 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_11 ),
	.Q(\vfb_ddr3_wrapper_inst/dma0_rd_addr [22])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_22_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_21_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n176_6 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_28_9 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_11 ),
	.Q(\vfb_ddr3_wrapper_inst/dma0_rd_addr [21])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_21_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_20_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n177_6 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_28_9 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_11 ),
	.Q(\vfb_ddr3_wrapper_inst/dma0_rd_addr [20])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_20_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_19_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n178_11 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_28_9 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_11 ),
	.Q(\vfb_ddr3_wrapper_inst/dma0_rd_addr [19])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_19_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_18_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n179_6 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_28_9 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_11 ),
	.Q(\vfb_ddr3_wrapper_inst/dma0_rd_addr [18])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_18_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_17_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n180_6 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_28_9 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_11 ),
	.Q(\vfb_ddr3_wrapper_inst/dma0_rd_addr [17])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_17_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_16_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n181_9 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_28_9 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_11 ),
	.Q(\vfb_ddr3_wrapper_inst/dma0_rd_addr [16])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_16_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_15_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n182_6 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_28_9 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_11 ),
	.Q(\vfb_ddr3_wrapper_inst/dma0_rd_addr [15])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_15_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_14_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n183_10 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_28_9 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_11 ),
	.Q(\vfb_ddr3_wrapper_inst/dma0_rd_addr [14])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_14_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_13_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n184_9 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_28_9 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_11 ),
	.Q(\vfb_ddr3_wrapper_inst/dma0_rd_addr [13])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_13_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_12_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n185_6 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_28_9 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_11 ),
	.Q(\vfb_ddr3_wrapper_inst/dma0_rd_addr [12])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_12_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_11_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n186_9 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_28_9 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_11 ),
	.Q(\vfb_ddr3_wrapper_inst/dma0_rd_addr [11])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_11_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_10_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n187_12 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_28_9 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_11 ),
	.Q(\vfb_ddr3_wrapper_inst/dma0_rd_addr [10])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_10_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_9_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n188_6 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_28_9 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_11 ),
	.Q(\vfb_ddr3_wrapper_inst/dma0_rd_addr [9])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_9_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_8_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n189_6 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_28_9 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_11 ),
	.Q(\vfb_ddr3_wrapper_inst/dma0_rd_addr [8])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_8_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_7_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n190_9 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_28_9 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_11 ),
	.Q(\vfb_ddr3_wrapper_inst/dma0_rd_addr [7])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_7_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_6_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n191_9 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_28_9 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_11 ),
	.Q(\vfb_ddr3_wrapper_inst/dma0_rd_addr [6])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_6_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_5_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n192_6 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_28_9 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_11 ),
	.Q(\vfb_ddr3_wrapper_inst/dma0_rd_addr [5])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_5_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_4_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n193_8 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_28_9 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_11 ),
	.Q(\vfb_ddr3_wrapper_inst/dma0_rd_addr [4])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_4_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_3_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n194_8 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_28_9 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_11 ),
	.Q(\vfb_ddr3_wrapper_inst/dma0_rd_addr [3])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_addr_3_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/cmd_cnt_6_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n369_5 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/cmd_cnt_6_10 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_11 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/cmd_cnt [6])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/cmd_cnt_6_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/cmd_cnt_5_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n370_5 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/cmd_cnt_6_10 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_11 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/cmd_cnt [5])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/cmd_cnt_5_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/cmd_cnt_4_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n371_5 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/cmd_cnt_6_10 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_11 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/cmd_cnt [4])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/cmd_cnt_4_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/cmd_cnt_3_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n372_5 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/cmd_cnt_6_10 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_11 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/cmd_cnt [3])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/cmd_cnt_3_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/cmd_cnt_2_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n373_8 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/cmd_cnt_6_10 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_11 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/cmd_cnt [2])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/cmd_cnt_2_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/cmd_cnt_1_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n374_5 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/cmd_cnt_6_10 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_11 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/cmd_cnt [1])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/cmd_cnt_1_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_req_o_s5  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n86_7 ),
	.CLK(I_dma_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_11 ),
	.Q(\vfb_ddr3_wrapper_inst/dma0_rd_req )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_rd_req_o_s5 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/cmd_cnt_0_s3  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/n375_8 ),
	.CLK(I_dma_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_11 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/cmd_cnt [0])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/cmd_cnt_0_s3 .INIT=1'b0;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_f_10_s2  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [10]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_dly [10]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_en ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_f [10])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_f_10_s2 .INIT=8'hAC;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_f_9_s2  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_dly [9]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [9]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_en ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_f [9])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_f_9_s2 .INIT=8'hCA;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_f_8_s2  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_dly [8]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [8]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_en ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_f [8])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_f_8_s2 .INIT=8'hCA;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_f_7_s2  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_dly [7]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [7]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_en ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_f [7])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_f_7_s2 .INIT=8'hCA;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_f_6_s2  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_dly [6]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [6]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_en ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_f [6])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_f_6_s2 .INIT=8'hCA;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_f_5_s2  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_dly [5]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [5]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_en ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_f [5])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_f_5_s2 .INIT=8'hCA;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_f_4_s2  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_dly [4]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [4]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_en ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_f [4])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_f_4_s2 .INIT=8'hCA;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n64_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Full ),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rd_data_valid),
	.I3(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n64_4 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n64_s1 .INIT=16'h1000;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n68_s0  (
	.I0(O_vout0_fifo_empty),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_en ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n68_3 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n68_s0 .INIT=4'h4;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rgraynext_3_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [8]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next [7]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rgraynext_3_6 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rgraynext [3])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rgraynext_3_s0 .INIT=8'h96;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rgraynext_4_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [8]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rgraynext_3_6 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [9]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rgraynext [4])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rgraynext_4_s0 .INIT=8'h1E;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rgraynext_5_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [8]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rgraynext_3_6 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [9]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [10]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rgraynext [5])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rgraynext_5_s0 .INIT=16'h07F8;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rgraynext_6_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rgraynext_3_6 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rgraynext_6_4 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [10]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rptr [7]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rgraynext [6])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rgraynext_6_s0 .INIT=16'h07F8;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_0_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin [0]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n64_4 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin [1]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext [0])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_0_s0 .INIT=8'h1E;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_2_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin [1]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_2_4 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin [2]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin [3]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext [2])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_2_s0 .INIT=16'h07F8;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_3_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_2_4 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_3_4 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin [3]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin [4]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext [3])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_3_s0 .INIT=16'h07F8;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_4_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin [5]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_4_4 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext [4])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_4_s0 .INIT=4'h9;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_5_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin [6]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_5_6 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext [5])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_5_s0 .INIT=4'h9;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_4 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_5 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_6 ),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_7 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_s0 .INIT=16'h8000;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rcount_w_6_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq2_rptr [7]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq2_rptr [6]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rcount_w [6])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rcount_w_6_s0 .INIT=4'h6;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rcount_w_3_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq2_rptr [3]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rcount_w [4]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rcount_w [3])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rcount_w_3_s0 .INIT=4'h6;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rcount_w_2_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq2_rptr [2]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rcount_w [3]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rcount_w [2])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rcount_w_2_s0 .INIT=4'h6;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rcount_w_1_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq2_rptr [1]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq2_rptr [2]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq2_rptr [3]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rcount_w [4]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rcount_w [1])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rcount_w_1_s0 .INIT=16'h6996;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rcount_w_0_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq2_rptr [0]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rcount_w [1]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rcount_w [0])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rcount_w_0_s0 .INIT=4'h6;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n1118_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq2_rptr [7]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wptr [7]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n1118_3 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n1118_s0 .INIT=4'h6;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_s  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_4 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_5 ),
	.F(O_vout0_data[15])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_s .INIT=4'h7;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_14_s  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_14_4 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_14_5 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_14_6 ),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_14_7 ),
	.F(O_vout0_data[14])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_14_s .INIT=16'h7FFF;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_13_s  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_13_4 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_13_5 ),
	.F(O_vout0_data[13])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_13_s .INIT=4'h7;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_12_s  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_12_4 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_12_5 ),
	.F(O_vout0_data[12])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_12_s .INIT=4'h7;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_11_s  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_11_4 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_11_5 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_11_6 ),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_11_7 ),
	.F(O_vout0_data[11])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_11_s .INIT=16'h7FFF;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_10_s  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_10_4 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_10_5 ),
	.F(O_vout0_data[10])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_10_s .INIT=4'h7;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_9_s  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_9_4 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_9_5 ),
	.F(O_vout0_data[9])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_9_s .INIT=4'h7;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_8_s  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_8_4 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_8_5 ),
	.F(O_vout0_data[8])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_8_s .INIT=4'h7;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_7_s  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_7_4 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_7_5 ),
	.F(O_vout0_data[7])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_7_s .INIT=4'h7;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_6_s  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_6_4 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_6_5 ),
	.F(O_vout0_data[6])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_6_s .INIT=4'h7;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_5_s  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_5_4 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_5_5 ),
	.F(O_vout0_data[5])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_5_s .INIT=4'h7;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_4_s  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_4_4 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_4_5 ),
	.F(O_vout0_data[4])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_4_s .INIT=4'h7;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_3_s  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_3_4 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_3_5 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_3_6 ),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_3_7 ),
	.F(O_vout0_data[3])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_3_s .INIT=16'h7FFF;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_2_s  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_2_4 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_2_5 ),
	.F(O_vout0_data[2])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_2_s .INIT=4'h7;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_1_s  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_1_4 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_1_5 ),
	.F(O_vout0_data[1])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_1_s .INIT=4'h7;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_0_s  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_0_4 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_0_5 ),
	.F(O_vout0_data[0])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_0_s .INIT=4'h7;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbinnext_0_s3  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin [0]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n64_4 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbinnext_0_7 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbinnext_0_s3 .INIT=4'h6;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbinnext_5_s3  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_5_6 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbinnext_5_8 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbinnext [5])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbinnext_5_s3 .INIT=4'h1;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbinnext_6_s3  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin [6]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbinnext_5_8 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbinnext [6])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbinnext_6_s3 .INIT=4'h6;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbinnext_7_s2  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wptr [7]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbinnext_7_6 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbinnext [7])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbinnext_7_s2 .INIT=4'h6;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_3_s3  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [2]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n68_3 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_2_8 ),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [3]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next [3])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_3_s3 .INIT=16'h7F80;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_5_s3  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [5]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_5_10 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next [5])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_5_s3 .INIT=4'h6;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_6_s3  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [5]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_5_10 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [6]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next [6])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_6_s3 .INIT=8'h78;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_8_s3  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [8]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rgraynext_3_6 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next [8])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_8_s3 .INIT=4'h6;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_9_s3  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [8]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rgraynext_3_6 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [9]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next [9])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_9_s3 .INIT=8'h78;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_11_s2  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [10]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rgraynext_3_6 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rgraynext_6_4 ),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rptr [7]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next [11])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_11_s2 .INIT=16'h7F80;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n64_s2  (
	.I0(\vfb_ddr3_wrapper_inst/current_state.ST_RDY ),
	.I1(\vfb_ddr3_wrapper_inst/dma0_rd_req ),
	.I2(\vfb_ddr3_wrapper_inst/dma0_rd_end ),
	.I3(\vfb_ddr3_wrapper_inst/current_state.ST_OFF0_READ_DDR ),
	.F(\vfb_ddr3_wrapper_inst/n64_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n64_s2 .INIT=16'h7077;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rgraynext_6_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [9]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [8]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rgraynext_6_4 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rgraynext_6_s1 .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_2_s1  (
	.I0(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_2_5 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_2_4 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_2_s1 .INIT=4'h4;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_3_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin [1]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin [2]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_3_4 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_3_s1 .INIT=4'h8;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_4_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin [3]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_2_4 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_3_4 ),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin [4]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_4_4 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_4_s1 .INIT=16'h007F;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_8 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq2_rptr [1]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin [2]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_1_6 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_4 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_s1 .INIT=16'h4114;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_s2  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbinnext [6]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rcount_w [6]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_5_6 ),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_9 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_s2 .INIT=16'h0BB0;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_s3  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n1118_3 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbinnext_7_6 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_10 ),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_11 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_6 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_s3 .INIT=16'hE000;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_s4  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_12 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq2_rptr [4]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin [5]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_4_4 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_7 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_s4 .INIT=16'h8228;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_6 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_7 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_8 ),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_9 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_4 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_s0 .INIT=16'h8000;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_10 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_11 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_12 ),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_13 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_s1 .INIT=16'h8000;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_14_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_14_32 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [190]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_14_9 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_14_4 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_14_s0 .INIT=8'h70;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_14_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_14_36 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [46]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_14_11 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_14_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_14_s1 .INIT=8'h70;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_14_s2  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_14_12 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_14_13 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_14_14 ),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_14_15 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_14_6 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_14_s2 .INIT=16'h8000;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_14_s3  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_14_26 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [254]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [174]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_14_34 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_14_7 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_14_s3 .INIT=16'h0777;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_13_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_13_6 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_13_7 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_13_8 ),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_13_9 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_13_4 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_13_s0 .INIT=16'h8000;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_13_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_13_10 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_13_11 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_13_12 ),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_13_13 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_13_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_13_s1 .INIT=16'h8000;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_12_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_12_6 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_12_7 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_12_8 ),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_12_9 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_12_4 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_12_s0 .INIT=16'h8000;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_12_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_12_10 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_12_11 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_12_12 ),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_12_13 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_12_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_12_s1 .INIT=16'h8000;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_11_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_11_29 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [59]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_11_9 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_11_4 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_11_s0 .INIT=8'h70;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_11_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_11_25 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [91]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_11_11 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_11_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_11_s1 .INIT=8'h70;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_11_s2  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_11_12 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_11_13 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_11_14 ),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_11_15 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_11_6 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_11_s2 .INIT=16'h8000;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_11_s3  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_11_35 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [155]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [123]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_11_33 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_11_7 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_11_s3 .INIT=16'h0777;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_10_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_10_6 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_10_7 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_10_8 ),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_10_9 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_10_4 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_10_s0 .INIT=16'h8000;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_10_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_10_10 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_10_11 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_10_12 ),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_10_13 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_10_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_10_s1 .INIT=16'h8000;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_9_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_9_6 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_9_7 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_9_8 ),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_9_9 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_9_4 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_9_s0 .INIT=16'h8000;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_9_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_9_10 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_9_11 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_9_12 ),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_9_13 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_9_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_9_s1 .INIT=16'h8000;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_8_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_8_6 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_8_7 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_8_8 ),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_8_9 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_8_4 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_8_s0 .INIT=16'h8000;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_8_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_8_10 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_8_11 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_8_12 ),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_8_13 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_8_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_8_s1 .INIT=16'h8000;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_7_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_7_6 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_7_7 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_7_8 ),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_7_9 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_7_4 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_7_s0 .INIT=16'h8000;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_7_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_7_10 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_7_11 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_7_12 ),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_7_13 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_7_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_7_s1 .INIT=16'h8000;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_6_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_6_6 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_6_7 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_6_8 ),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_6_9 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_6_4 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_6_s0 .INIT=16'h8000;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_6_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_6_10 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_6_11 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_6_12 ),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_6_13 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_6_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_6_s1 .INIT=16'h8000;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_5_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_5_6 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_5_7 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_5_8 ),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_5_9 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_5_4 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_5_s0 .INIT=16'h8000;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_5_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_5_10 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_5_11 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_5_12 ),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_5_13 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_5_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_5_s1 .INIT=16'h8000;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_4_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_4_6 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_4_7 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_4_8 ),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_4_9 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_4_4 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_4_s0 .INIT=16'h8000;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_4_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_4_10 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_4_11 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_4_12 ),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_4_13 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_4_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_4_s1 .INIT=16'h8000;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_3_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_11_29 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [51]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_3_8 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_3_4 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_3_s0 .INIT=8'h70;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_3_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_11_25 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [83]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_3_9 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_3_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_3_s1 .INIT=8'h70;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_3_s2  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_3_10 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_3_11 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_3_12 ),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_3_13 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_3_6 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_3_s2 .INIT=16'h8000;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_3_s3  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_11_35 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [147]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [115]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_11_33 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_3_7 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_3_s3 .INIT=16'h0777;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_2_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_2_6 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_2_7 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_2_8 ),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_2_9 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_2_4 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_2_s0 .INIT=16'h8000;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_2_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_2_10 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_2_11 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_2_12 ),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_2_13 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_2_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_2_s1 .INIT=16'h8000;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_1_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_1_6 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_1_7 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_1_8 ),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_1_9 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_1_4 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_1_s0 .INIT=16'h8000;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_1_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_1_10 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_1_11 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_1_12 ),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_1_13 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_1_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_1_s1 .INIT=16'h8000;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_0_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_0_6 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_0_7 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_0_8 ),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_0_9 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_0_4 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_0_s0 .INIT=16'h8000;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_0_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_0_10 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_0_11 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_0_12 ),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_0_13 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_0_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_0_s1 .INIT=16'h8000;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbinnext_4_s4  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin [1]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin [2]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin [3]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin [4]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbinnext_4_8 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbinnext_4_s4 .INIT=16'h8000;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbinnext_5_s4  (
	.I0(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin [5]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_2_5 ),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbinnext_4_8 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbinnext_5_8 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbinnext_5_s4 .INIT=16'h4000;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbinnext_7_s3  (
	.I0(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_2_5 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbinnext_4_8 ),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbinnext_7_7 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbinnext_7_6 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbinnext_7_s3 .INIT=16'h4000;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_2_s4  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [0]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [1]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_2_8 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_2_s4 .INIT=4'h8;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_2_s2  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Full ),
	.I1(I_rst_n),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin [0]),
	.I3(I_rd_data_valid),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_2_5 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_2_s2 .INIT=16'h4000;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_s5  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin [6]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbinnext_5_8 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq2_rptr [6]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wptr [7]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_8 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_s5 .INIT=16'h0EE0;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_s6  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq2_rptr [5]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin [6]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_9 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_s6 .INIT=4'h6;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_s7  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_2_4 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_3_4 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin [3]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_13 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_10 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_s7 .INIT=16'hF807;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_s8  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin [0]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n64_4 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq2_rptr [0]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin [1]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_11 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_s8 .INIT=16'h1EE1;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_s9  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin [1]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_2_4 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin [2]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_14 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_12 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_s9 .INIT=16'hF807;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_s2  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_41 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [79]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [47]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_14_36 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_6 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_s2 .INIT=16'h0777;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_s3  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_11_35 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [159]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [63]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_11_29 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_7 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_s3 .INIT=16'h0777;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_s4  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_49 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [111]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [15]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_39 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_8 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_s4 .INIT=16'h0777;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_s5  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_14_26 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [255]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [207]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_45 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_9 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_s5 .INIT=16'h0777;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_s6  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_11_33 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [127]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [31]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_31 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_10 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_s6 .INIT=16'h0777;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_s7  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_14_34 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [175]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [143]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_37 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_11 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_s7 .INIT=16'h0777;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_s8  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_47 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [223]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [95]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_11_25 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_12 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_s8 .INIT=16'h0777;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_s9  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_4_13 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [239]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [191]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_14_32 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_13 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_s9 .INIT=16'h0777;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_14_s5  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_45 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [206]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [126]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_11_33 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_14_9 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_14_s5 .INIT=16'h0777;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_14_s7  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_4_13 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [238]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [30]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_31 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_14_11 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_14_s7 .INIT=16'h0777;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_14_s8  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [222]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_47 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [62]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_11_29 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_14_12 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_14_s8 .INIT=16'h0777;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_14_s9  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [110]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_49 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [78]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_41 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_14_13 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_14_s9 .INIT=16'h0777;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_14_s10  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [94]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_11_25 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [14]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_39 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_14_14 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_14_s10 .INIT=16'h0777;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_14_s11  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_11_35 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [158]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [142]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_37 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_14_15 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_14_s11 .INIT=16'h0777;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_13_s2  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_4_13 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [237]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [77]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_41 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_13_6 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_13_s2 .INIT=16'h0777;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_13_s3  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [93]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_11_25 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [13]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_39 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_13_7 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_13_s3 .INIT=16'h0777;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_13_s4  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_14_26 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [253]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [141]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_37 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_13_8 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_13_s4 .INIT=16'h0777;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_13_s5  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [173]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_14_34 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [29]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_31 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_13_9 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_13_s5 .INIT=16'h0777;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_13_s6  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_11_35 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [157]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [125]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_11_33 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_13_10 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_13_s6 .INIT=16'h0777;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_13_s7  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_45 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [205]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [189]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_14_32 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_13_11 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_13_s7 .INIT=16'h0777;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_13_s8  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [61]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_11_29 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [45]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_14_36 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_13_12 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_13_s8 .INIT=16'h0777;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_13_s9  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [221]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_47 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [109]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_49 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_13_13 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_13_s9 .INIT=16'h0777;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_12_s2  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_11_35 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [156]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [140]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_37 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_12_6 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_12_s2 .INIT=16'h0777;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_12_s3  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_45 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [204]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [44]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_14_36 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_12_7 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_12_s3 .INIT=16'h0777;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_12_s4  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [28]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_31 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [12]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_39 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_12_8 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_12_s4 .INIT=16'h0777;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_12_s5  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_4_13 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [236]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [124]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_11_33 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_12_9 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_12_s5 .INIT=16'h0777;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_12_s6  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [188]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_14_32 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [76]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_41 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_12_10 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_12_s6 .INIT=16'h0777;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_12_s7  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [220]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_47 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [60]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_11_29 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_12_11 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_12_s7 .INIT=16'h0777;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_12_s8  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_49 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [108]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [92]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_11_25 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_12_12 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_12_s8 .INIT=16'h0777;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_12_s9  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_14_26 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [252]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [172]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_14_34 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_12_13 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_12_s9 .INIT=16'h0777;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_11_s5  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_14_36 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [43]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [27]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_31 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_11_9 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_11_s5 .INIT=16'h0777;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_11_s7  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [171]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_14_34 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [11]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_39 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_11_11 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_11_s7 .INIT=16'h0777;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_11_s8  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_14_26 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [251]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [139]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_37 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_11_12 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_11_s8 .INIT=16'h0777;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_11_s9  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_45 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [203]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [187]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_14_32 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_11_13 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_11_s9 .INIT=16'h0777;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_11_s10  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_4_13 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [235]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [75]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_41 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_11_14 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_11_s10 .INIT=16'h0777;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_11_s11  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [219]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_47 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [107]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_49 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_11_15 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_11_s11 .INIT=16'h0777;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_10_s2  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_47 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [218]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [170]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_14_34 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_10_6 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_10_s2 .INIT=16'h0777;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_10_s3  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_14_26 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [250]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [106]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_49 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_10_7 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_10_s3 .INIT=16'h0777;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_10_s4  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_45 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [202]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [138]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_37 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_10_8 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_10_s4 .INIT=16'h0777;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_10_s5  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_4_13 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [234]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [186]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_14_32 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_10_9 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_10_s5 .INIT=16'h0777;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_10_s6  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_41 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [74]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [26]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_31 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_10_10 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_10_s6 .INIT=16'h0777;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_10_s7  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_11_33 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [122]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [90]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_11_25 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_10_11 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_10_s7 .INIT=16'h0777;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_10_s8  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [58]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_11_29 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [42]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_14_36 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_10_12 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_10_s8 .INIT=16'h0777;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_10_s9  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [154]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_11_35 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [10]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_39 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_10_13 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_10_s9 .INIT=16'h0777;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_9_s2  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_41 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [73]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [41]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_14_36 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_9_6 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_9_s2 .INIT=16'h0777;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_9_s3  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_11_35 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [153]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [57]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_11_29 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_9_7 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_9_s3 .INIT=16'h0777;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_9_s4  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_49 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [105]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [9]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_39 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_9_8 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_9_s4 .INIT=16'h0777;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_9_s5  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_14_26 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [249]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [201]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_45 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_9_9 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_9_s5 .INIT=16'h0777;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_9_s6  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_11_33 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [121]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [25]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_31 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_9_10 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_9_s6 .INIT=16'h0777;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_9_s7  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_14_34 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [169]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [137]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_37 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_9_11 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_9_s7 .INIT=16'h0777;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_9_s8  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_47 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [217]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [89]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_11_25 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_9_12 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_9_s8 .INIT=16'h0777;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_9_s9  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_4_13 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [233]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [185]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_14_32 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_9_13 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_9_s9 .INIT=16'h0777;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_8_s2  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_14_32 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [184]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [120]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_11_33 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_8_6 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_8_s2 .INIT=16'h0777;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_8_s3  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [168]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_14_34 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [24]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_31 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_8_7 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_8_s3 .INIT=16'h0777;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_8_s4  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [56]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_11_29 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [40]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_14_36 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_8_8 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_8_s4 .INIT=16'h0777;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_8_s5  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [136]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_37 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [8]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_39 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_8_9 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_8_s5 .INIT=16'h0777;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_8_s6  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [216]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_47 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [72]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_41 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_8_10 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_8_s6 .INIT=16'h0777;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_8_s7  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_11_35 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [152]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [88]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_11_25 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_8_11 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_8_s7 .INIT=16'h0777;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_8_s8  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_4_13 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [232]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [200]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_45 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_8_12 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_8_s8 .INIT=16'h0777;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_8_s9  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_14_26 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [248]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [104]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_49 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_8_13 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_8_s9 .INIT=16'h0777;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_7_s2  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_14_26 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [247]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [199]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_45 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_7_6 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_7_s2 .INIT=16'h0777;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_7_s3  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_11_35 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [151]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [55]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_11_29 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_7_7 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_7_s3 .INIT=16'h0777;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_7_s4  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_14_36 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [39]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [7]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_39 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_7_8 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_7_s4 .INIT=16'h0777;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_7_s5  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_41 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [71]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [23]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_31 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_7_9 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_7_s5 .INIT=16'h0777;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_7_s6  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [119]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_11_33 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [103]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_49 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_7_10 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_7_s6 .INIT=16'h0777;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_7_s7  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_14_34 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [167]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [135]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_37 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_7_11 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_7_s7 .INIT=16'h0777;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_7_s8  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_47 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [215]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [87]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_11_25 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_7_12 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_7_s8 .INIT=16'h0777;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_7_s9  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_4_13 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [231]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [183]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_14_32 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_7_13 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_7_s9 .INIT=16'h0777;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_6_s2  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_45 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [198]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [70]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_41 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_6_6 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_6_s2 .INIT=16'h0777;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_6_s3  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_4_13 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [230]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [6]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_39 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_6_7 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_6_s3 .INIT=16'h0777;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_6_s4  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_14_26 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [246]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [166]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_14_34 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_6_8 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_6_s4 .INIT=16'h0777;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_6_s5  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_11_35 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [150]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [54]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_11_29 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_6_9 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_6_s5 .INIT=16'h0777;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_6_s6  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_14_32 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [182]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [22]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_31 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_6_10 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_6_s6 .INIT=16'h0777;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_6_s7  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_11_33 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [118]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [86]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_11_25 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_6_11 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_6_s7 .INIT=16'h0777;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_6_s8  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [102]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_49 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [38]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_14_36 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_6_12 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_6_s8 .INIT=16'h0777;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_6_s9  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_47 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [214]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [134]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_37 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_6_13 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_6_s9 .INIT=16'h0777;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_5_s2  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_14_26 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [245]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [197]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_45 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_5_6 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_5_s2 .INIT=16'h0777;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_5_s3  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_11_35 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [149]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [85]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_11_25 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_5_7 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_5_s3 .INIT=16'h0777;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_5_s4  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [117]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_11_33 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [101]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_49 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_5_8 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_5_s4 .INIT=16'h0777;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_5_s5  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_41 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [69]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [53]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_11_29 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_5_9 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_5_s5 .INIT=16'h0777;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_5_s6  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [213]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_47 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [37]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_14_36 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_5_10 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_5_s6 .INIT=16'h0777;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_5_s7  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_14_34 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [165]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [133]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_37 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_5_11 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_5_s7 .INIT=16'h0777;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_5_s8  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [21]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_31 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [5]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_39 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_5_12 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_5_s8 .INIT=16'h0777;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_5_s9  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_4_13 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [229]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [181]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_14_32 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_5_13 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_5_s9 .INIT=16'h0777;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_4_s2  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_49 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [100]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [84]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_11_25 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_4_6 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_4_s2 .INIT=16'h0777;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_4_s3  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_4_13 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [228]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [116]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_11_33 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_4_7 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_4_s3 .INIT=16'h0777;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_4_s4  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [180]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_14_32 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [68]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_41 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_4_8 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_4_s4 .INIT=16'h0777;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_4_s5  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_45 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [196]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [36]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_14_36 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_4_9 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_4_s5 .INIT=16'h0777;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_4_s6  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_11_35 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [148]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [132]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_37 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_4_10 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_4_s6 .INIT=16'h0777;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_4_s7  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [212]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_47 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [52]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_11_29 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_4_11 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_4_s7 .INIT=16'h0777;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_4_s8  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [20]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_31 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [4]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_39 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_4_12 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_4_s8 .INIT=16'h0777;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_4_s9  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_14_26 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [244]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [164]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_14_34 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_4_13 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_4_s9 .INIT=16'h0777;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_3_s4  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_14_36 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [35]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [19]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_31 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_3_8 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_3_s4 .INIT=16'h0777;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_3_s5  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [163]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_14_34 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [3]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_39 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_3_9 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_3_s5 .INIT=16'h0777;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_3_s6  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_14_26 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [243]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [131]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_37 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_3_10 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_3_s6 .INIT=16'h0777;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_3_s7  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_45 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [195]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [179]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_14_32 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_3_11 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_3_s7 .INIT=16'h0777;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_3_s8  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_4_13 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [227]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [67]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_41 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_3_12 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_3_s8 .INIT=16'h0777;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_3_s9  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [211]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_47 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [99]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_49 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_3_13 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_3_s9 .INIT=16'h0777;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_2_s2  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_4_13 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [226]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [194]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_45 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_2_6 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_2_s2 .INIT=16'h0777;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_2_s3  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_14_26 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [242]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [114]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_11_33 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_2_7 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_2_s3 .INIT=16'h0777;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_2_s4  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [210]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_47 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [50]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_11_29 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_2_8 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_2_s4 .INIT=16'h0777;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_2_s5  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_14_36 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [34]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [18]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_31 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_2_9 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_2_s5 .INIT=16'h0777;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_2_s6  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [146]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_11_35 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [2]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_39 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_2_10 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_2_s6 .INIT=16'h0777;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_2_s7  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [130]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_37 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [98]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_49 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_2_11 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_2_s7 .INIT=16'h0777;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_2_s8  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [162]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_14_34 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [82]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_11_25 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_2_12 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_2_s8 .INIT=16'h0777;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_2_s9  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [178]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_14_32 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [66]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_41 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_2_13 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_2_s9 .INIT=16'h0777;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_1_s2  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_4_13 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [225]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [65]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_41 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_1_6 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_1_s2 .INIT=16'h0777;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_1_s3  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [81]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_11_25 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [1]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_39 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_1_7 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_1_s3 .INIT=16'h0777;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_1_s4  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_14_26 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [241]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [129]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_37 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_1_8 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_1_s4 .INIT=16'h0777;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_1_s5  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [161]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_14_34 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [17]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_31 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_1_9 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_1_s5 .INIT=16'h0777;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_1_s6  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_11_35 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [145]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [113]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_11_33 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_1_10 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_1_s6 .INIT=16'h0777;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_1_s7  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_45 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [193]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [177]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_14_32 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_1_11 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_1_s7 .INIT=16'h0777;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_1_s8  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [49]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_11_29 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [33]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_14_36 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_1_12 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_1_s8 .INIT=16'h0777;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_1_s9  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [209]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_47 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [97]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_49 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_1_13 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_1_s9 .INIT=16'h0777;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_0_s2  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_4_13 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [224]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [0]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_39 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_0_6 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_0_s2 .INIT=16'h0777;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_0_s3  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_14_32 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [176]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [160]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_14_34 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_0_7 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_0_s3 .INIT=16'h0777;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_0_s4  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [208]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_47 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [48]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_11_29 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_0_8 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_0_s4 .INIT=16'h0777;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_0_s5  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_14_26 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [240]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [144]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_11_35 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_0_9 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_0_s5 .INIT=16'h0777;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_0_s6  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_45 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [192]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [112]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_11_33 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_0_10 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_0_s6 .INIT=16'h0777;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_0_s7  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [128]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_37 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [32]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_14_36 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_0_11 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_0_s7 .INIT=16'h0777;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_0_s8  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [96]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_49 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [64]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_41 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_0_12 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_0_s8 .INIT=16'h0777;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_0_s9  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [80]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_11_25 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [16]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_31 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_0_13 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_0_s9 .INIT=16'h0777;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbinnext_7_s4  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin [5]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin [6]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbinnext_7_7 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbinnext_7_s4 .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_s10  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq2_rptr [3]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin [4]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_13 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_s10 .INIT=4'h6;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_s11  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq2_rptr [2]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin [3]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_14 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val_s11 .INIT=4'h6;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rgraynext_3_s2  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [7]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_5_10 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [6]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [5]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rgraynext_3_6 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rgraynext_3_s2 .INIT=16'h8000;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_7_s5  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_5_10 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [6]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [5]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [7]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next [7])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_7_s5 .INIT=16'h7F80;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rcount_w_5_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq2_rptr [5]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq2_rptr [7]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq2_rptr [6]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rcount_w [5])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rcount_w_5_s1 .INIT=8'h96;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_10_s4  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rgraynext_3_6 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [9]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [8]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [10]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next [10])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_10_s4 .INIT=16'h7F80;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_6_s2  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin [6]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbinnext_5_8 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wptr [7]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbinnext_7_6 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext [6])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_6_s2 .INIT=16'h6996;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rgraynext_2_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [5]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_5_10 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [6]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next [7]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rgraynext [2])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rgraynext_2_s1 .INIT=16'h8778;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rgraynext_1_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next [5]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [5]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_5_10 ),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [6]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rgraynext [1])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rgraynext_1_s1 .INIT=16'h956A;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_11_s18  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [3]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [2]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [0]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [1]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_11_25 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_11_s18 .INIT=16'h0400;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_11_s20  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [0]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [1]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [3]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [2]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_11_29 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_11_s20 .INIT=16'h0100;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_14_s19  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [2]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [3]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [0]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [1]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_14_26 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_14_s19 .INIT=16'h0001;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_s22  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [2]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [3]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [0]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [1]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_31 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_s22 .INIT=16'h0100;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_11_s22  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [0]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [1]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [2]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [3]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_11_33 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_11_s22 .INIT=16'h0100;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_11_s23  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [2]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [3]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [0]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [1]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_11_35 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_11_s23 .INIT=16'h0400;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_s25  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [1]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [0]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [2]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [3]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_37 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_s25 .INIT=16'h0400;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_s26  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [2]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [3]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [1]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [0]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_39 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_s26 .INIT=16'h0100;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_s27  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [1]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [0]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [3]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [2]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_41 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_s27 .INIT=16'h0400;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbinnext_3_s4  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_2_4 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin [1]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin [2]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin [3]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbinnext [3])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbinnext_3_s4 .INIT=16'h7F80;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_s29  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [2]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [3]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [1]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [0]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_45 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_s29 .INIT=16'h0800;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_14_s22  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [2]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [3]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [0]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [1]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_14_32 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_14_s22 .INIT=16'h0008;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_s30  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [2]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [3]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [0]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [1]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_47 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_s30 .INIT=16'h0800;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_4_s7  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [0]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [1]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [2]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [3]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_4_13 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_4_s7 .INIT=16'h8000;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_14_s23  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [0]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [1]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [2]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [3]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_14_34 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_14_s23 .INIT=16'h0800;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_14_s24  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [0]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [1]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [2]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [3]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_14_36 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_14_s24 .INIT=16'h0008;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_s31  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [0]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [1]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [3]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [2]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_49 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/O_vout0_data_d_15_s31 .INIT=16'h0800;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_2_s5  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n68_3 ),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [0]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [1]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [2]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next [2])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_2_s5 .INIT=16'h7F80;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_5_s2  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbinnext_4_8 ),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_2_5 ),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin [5]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_5_6 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_5_s2 .INIT=16'h00DF;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_1_s2  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin [1]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_2_5 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_1_6 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_1_s2 .INIT=8'h45;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbinnext_4_s5  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbinnext_4_8 ),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_2_5 ),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_4_4 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbinnext [4])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbinnext_4_s5 .INIT=16'h00DF;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbinnext_2_s4  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin [1]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_2_5 ),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin [2]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbinnext [2])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbinnext_2_s4 .INIT=16'hDF20;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbinnext_1_s4  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin [1]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_2_5 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbinnext [1])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbinnext_1_s4 .INIT=8'h9A;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_5_s5  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [4]),
	.I1(O_vout0_fifo_empty),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_en ),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_4_13 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_5_10 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_5_s5 .INIT=16'h2000;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_4_s8  (
	.I0(O_vout0_fifo_empty),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_en ),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_4_13 ),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [4]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next [4])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_4_s8 .INIT=16'hBF40;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_1_s4  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [0]),
	.I1(O_vout0_fifo_empty),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_en ),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [1]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next [1])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_1_s4 .INIT=16'hDF20;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_0_s4  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [0]),
	.I1(O_vout0_fifo_empty),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_en ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_0_9 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_0_s4 .INIT=8'h9A;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rempty_val_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next [11]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq2_wptr [7]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n1025_3 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rempty_val )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rempty_val_s1 .INIT=8'h09;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rcount_w_4_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq2_rptr [4]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq2_rptr [5]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq2_rptr [7]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq2_rptr [6]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rcount_w [4])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rcount_w_4_s1 .INIT=16'h6996;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_1_s3  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin [2]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin [1]),
	.I2(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_2_5 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext [1])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext_1_s3 .INIT=16'h6566;
LUT3 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rgraynext_0_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next [4]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [5]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_5_10 ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rgraynext [0])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rgraynext_0_s1 .INIT=8'h96;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_dly_9_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [9]),
	.CLK(I_vout0_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_en ),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_dly [9])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_dly_9_s0 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_dly_8_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [8]),
	.CLK(I_vout0_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_en ),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_dly [8])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_dly_8_s0 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_dly_7_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [7]),
	.CLK(I_vout0_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_en ),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_dly [7])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_dly_7_s0 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_dly_6_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [6]),
	.CLK(I_vout0_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_en ),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_dly [6])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_dly_6_s0 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_dly_5_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [5]),
	.CLK(I_vout0_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_en ),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_dly [5])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_dly_5_s0 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_dly_4_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [4]),
	.CLK(I_vout0_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_en ),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_dly [4])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_dly_4_s0 .INIT=1'b0;
DFFPE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r_0_s0  (
	.D(GND),
	.CLK(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n38_6 ),
	.CE(VCC),
	.PRESET(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_rst ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [0])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r_0_s0 .INIT=1'b1;
DFFPE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w [0]),
	.CLK(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/n26_6 ),
	.CE(VCC),
	.PRESET(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_rst ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w [1])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_1_s0 .INIT=1'b1;
DFFPE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_0_s0  (
	.D(GND),
	.CLK(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/n26_6 ),
	.CE(VCC),
	.PRESET(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_rst ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w [0])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w_0_s0 .INIT=1'b1;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_11_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next [11]),
	.CLK(I_vout0_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rptr [7])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_11_s0 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_10_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next [10]),
	.CLK(I_vout0_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [10])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_10_s0 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_9_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next [9]),
	.CLK(I_vout0_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [9])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_9_s0 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_8_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next [8]),
	.CLK(I_vout0_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [8])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_8_s0 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_7_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next [7]),
	.CLK(I_vout0_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [7])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_7_s0 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_6_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next [6]),
	.CLK(I_vout0_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [6])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_6_s0 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_5_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next [5]),
	.CLK(I_vout0_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [5])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_5_s0 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_4_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next [4]),
	.CLK(I_vout0_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [4])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_4_s0 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_3_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next [3]),
	.CLK(I_vout0_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [3])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_3_s0 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_2_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next [2]),
	.CLK(I_vout0_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [2])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_2_s0 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_1_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next [1]),
	.CLK(I_vout0_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [1])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_1_s0 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_0_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_next_0_9 ),
	.CLK(I_vout0_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [0])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num_0_s0 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq1_rptr_7_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rptr [7]),
	.CLK(I_dma_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq1_rptr [7])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq1_rptr_7_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq1_rptr_6_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rptr [6]),
	.CLK(I_dma_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq1_rptr [6])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq1_rptr_6_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq1_rptr_5_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rptr [5]),
	.CLK(I_dma_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq1_rptr [5])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq1_rptr_5_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq1_rptr_4_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rptr [4]),
	.CLK(I_dma_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq1_rptr [4])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq1_rptr_4_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq1_rptr_3_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rptr [3]),
	.CLK(I_dma_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq1_rptr [3])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq1_rptr_3_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq1_rptr_2_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rptr [2]),
	.CLK(I_dma_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq1_rptr [2])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq1_rptr_2_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq1_rptr_1_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rptr [1]),
	.CLK(I_dma_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq1_rptr [1])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq1_rptr_1_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq1_rptr_0_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rptr [0]),
	.CLK(I_dma_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq1_rptr [0])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq1_rptr_0_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq2_rptr_7_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq1_rptr [7]),
	.CLK(I_dma_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq2_rptr [7])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq2_rptr_7_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq2_rptr_6_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq1_rptr [6]),
	.CLK(I_dma_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq2_rptr [6])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq2_rptr_6_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq2_rptr_5_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq1_rptr [5]),
	.CLK(I_dma_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq2_rptr [5])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq2_rptr_5_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq2_rptr_4_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq1_rptr [4]),
	.CLK(I_dma_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq2_rptr [4])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq2_rptr_4_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq2_rptr_3_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq1_rptr [3]),
	.CLK(I_dma_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq2_rptr [3])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq2_rptr_3_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq2_rptr_2_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq1_rptr [2]),
	.CLK(I_dma_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq2_rptr [2])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq2_rptr_2_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq2_rptr_1_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq1_rptr [1]),
	.CLK(I_dma_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq2_rptr [1])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq2_rptr_1_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq2_rptr_0_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq1_rptr [0]),
	.CLK(I_dma_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq2_rptr [0])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wq2_rptr_0_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_7_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wptr [7]),
	.CLK(I_vout0_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr [7])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_7_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_6_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wptr [6]),
	.CLK(I_vout0_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr [6])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_6_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_5_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wptr [5]),
	.CLK(I_vout0_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr [5])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_5_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_4_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wptr [4]),
	.CLK(I_vout0_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr [4])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_4_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_3_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wptr [3]),
	.CLK(I_vout0_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr [3])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_3_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_2_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wptr [2]),
	.CLK(I_vout0_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr [2])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_2_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_1_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wptr [1]),
	.CLK(I_vout0_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr [1])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_1_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_0_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wptr [0]),
	.CLK(I_vout0_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr [0])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr_0_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq2_wptr_7_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr [7]),
	.CLK(I_vout0_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq2_wptr [7])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq2_wptr_7_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq2_wptr_6_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr [6]),
	.CLK(I_vout0_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq2_wptr [6])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq2_wptr_6_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq2_wptr_5_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr [5]),
	.CLK(I_vout0_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq2_wptr [5])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq2_wptr_5_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq2_wptr_4_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr [4]),
	.CLK(I_vout0_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq2_wptr [4])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq2_wptr_4_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq2_wptr_3_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr [3]),
	.CLK(I_vout0_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq2_wptr [3])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq2_wptr_3_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq2_wptr_2_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr [2]),
	.CLK(I_vout0_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq2_wptr [2])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq2_wptr_2_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq2_wptr_1_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr [1]),
	.CLK(I_vout0_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq2_wptr [1])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq2_wptr_1_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq2_wptr_0_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq1_wptr [0]),
	.CLK(I_vout0_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq2_wptr [0])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq2_wptr_0_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rptr_6_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rgraynext [6]),
	.CLK(I_vout0_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rptr [6])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rptr_6_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rptr_5_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rgraynext [5]),
	.CLK(I_vout0_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rptr [5])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rptr_5_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rptr_4_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rgraynext [4]),
	.CLK(I_vout0_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rptr [4])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rptr_4_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rptr_3_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rgraynext [3]),
	.CLK(I_vout0_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rptr [3])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rptr_3_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rptr_2_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rgraynext [2]),
	.CLK(I_vout0_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rptr [2])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rptr_2_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rptr_1_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rgraynext [1]),
	.CLK(I_vout0_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rptr [1])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rptr_1_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rptr_0_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rgraynext [0]),
	.CLK(I_vout0_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rptr [0])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rptr_0_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wptr_7_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbinnext [7]),
	.CLK(I_dma_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wptr [7])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wptr_7_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wptr_6_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext [6]),
	.CLK(I_dma_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wptr [6])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wptr_6_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wptr_5_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext [5]),
	.CLK(I_dma_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wptr [5])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wptr_5_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wptr_4_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext [4]),
	.CLK(I_dma_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wptr [4])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wptr_4_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wptr_3_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext [3]),
	.CLK(I_dma_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wptr [3])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wptr_3_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wptr_2_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext [2]),
	.CLK(I_dma_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wptr [2])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wptr_2_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wptr_1_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext [1]),
	.CLK(I_dma_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wptr [1])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wptr_1_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wptr_0_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wgraynext [0]),
	.CLK(I_dma_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wptr [0])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wptr_0_s1 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin_6_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbinnext [6]),
	.CLK(I_dma_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin [6])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin_6_s0 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin_5_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbinnext [5]),
	.CLK(I_dma_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin [5])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin_5_s0 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin_4_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbinnext [4]),
	.CLK(I_dma_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin [4])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin_4_s0 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin_3_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbinnext [3]),
	.CLK(I_dma_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin [3])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin_3_s0 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin_2_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbinnext [2]),
	.CLK(I_dma_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin [2])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin_2_s0 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin_1_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbinnext [1]),
	.CLK(I_dma_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin [1])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin_1_s0 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin_0_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbinnext_0_7 ),
	.CLK(I_dma_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin [0])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin_0_s0 .INIT=1'b0;
DFFPE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Empty_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rempty_val ),
	.CLK(I_vout0_clk),
	.CE(VCC),
	.PRESET(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [1]),
	.Q(O_vout0_fifo_empty)
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Empty_s0 .INIT=1'b1;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Full_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wfull_val ),
	.CLK(I_dma_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Full )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Full_s0 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Wnum_7_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub [7]),
	.CLK(I_dma_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_wr_count [7])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Wnum_7_s0 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Wnum_6_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub [6]),
	.CLK(I_dma_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_w [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_wr_count [6])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Wnum_6_s0 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_dly_10_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/rbin_num [10]),
	.CLK(I_vout0_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_en ),
	.CLEAR(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [1]),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_dly [10])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_dly_10_s0 .INIT=1'b0;
DFFPE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r_1_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [0]),
	.CLK(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n38_6 ),
	.CE(VCC),
	.PRESET(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_rd_rst ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [1])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r_1_s0 .INIT=1'b1;
SDPB \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.mem_Small.mem_0_0_s  (
	.CLKA(I_dma_clk),
	.CEA(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n64_4 ),
	.CLKB(I_vout0_clk),
	.CEB(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n68_3 ),
	.OCE(GND),
	.RESET(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [1]),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [31:0]}),
	.ADA({GND, GND, \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin [6:0], GND, VCC, VCC, VCC, VCC}),
	.ADB({GND, GND, \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_f [10:4], GND, GND, GND, GND, GND}),
	.DO({\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [31:0]})
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.mem_Small.mem_0_0_s .READ_MODE=1'b0;
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.mem_Small.mem_0_0_s .BIT_WIDTH_0=32;
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.mem_Small.mem_0_0_s .BIT_WIDTH_1=32;
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.mem_Small.mem_0_0_s .RESET_MODE="ASYNC";
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.mem_Small.mem_0_0_s .BLK_SEL_0=3'b000;
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.mem_Small.mem_0_0_s .BLK_SEL_1=3'b000;
SDPB \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.mem_Small.mem_0_1_s  (
	.CLKA(I_dma_clk),
	.CEA(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n64_4 ),
	.CLKB(I_vout0_clk),
	.CEB(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n68_3 ),
	.OCE(GND),
	.RESET(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [1]),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [63:32]}),
	.ADA({GND, GND, \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin [6:0], GND, VCC, VCC, VCC, VCC}),
	.ADB({GND, GND, \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_f [10:4], GND, GND, GND, GND, GND}),
	.DO({\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [63:32]})
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.mem_Small.mem_0_1_s .READ_MODE=1'b0;
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.mem_Small.mem_0_1_s .BIT_WIDTH_0=32;
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.mem_Small.mem_0_1_s .BIT_WIDTH_1=32;
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.mem_Small.mem_0_1_s .RESET_MODE="ASYNC";
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.mem_Small.mem_0_1_s .BLK_SEL_0=3'b000;
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.mem_Small.mem_0_1_s .BLK_SEL_1=3'b000;
SDPB \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.mem_Small.mem_0_2_s  (
	.CLKA(I_dma_clk),
	.CEA(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n64_4 ),
	.CLKB(I_vout0_clk),
	.CEB(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n68_3 ),
	.OCE(GND),
	.RESET(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [1]),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [95:64]}),
	.ADA({GND, GND, \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin [6:0], GND, VCC, VCC, VCC, VCC}),
	.ADB({GND, GND, \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_f [10:4], GND, GND, GND, GND, GND}),
	.DO({\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [95:64]})
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.mem_Small.mem_0_2_s .READ_MODE=1'b0;
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.mem_Small.mem_0_2_s .BIT_WIDTH_0=32;
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.mem_Small.mem_0_2_s .BIT_WIDTH_1=32;
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.mem_Small.mem_0_2_s .RESET_MODE="ASYNC";
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.mem_Small.mem_0_2_s .BLK_SEL_0=3'b000;
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.mem_Small.mem_0_2_s .BLK_SEL_1=3'b000;
SDPB \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.mem_Small.mem_0_3_s  (
	.CLKA(I_dma_clk),
	.CEA(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n64_4 ),
	.CLKB(I_vout0_clk),
	.CEB(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n68_3 ),
	.OCE(GND),
	.RESET(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [1]),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [127:96]}),
	.ADA({GND, GND, \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin [6:0], GND, VCC, VCC, VCC, VCC}),
	.ADB({GND, GND, \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_f [10:4], GND, GND, GND, GND, GND}),
	.DO({\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [127:96]})
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.mem_Small.mem_0_3_s .READ_MODE=1'b0;
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.mem_Small.mem_0_3_s .BIT_WIDTH_0=32;
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.mem_Small.mem_0_3_s .BIT_WIDTH_1=32;
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.mem_Small.mem_0_3_s .RESET_MODE="ASYNC";
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.mem_Small.mem_0_3_s .BLK_SEL_0=3'b000;
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.mem_Small.mem_0_3_s .BLK_SEL_1=3'b000;
SDPB \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.mem_Small.mem_0_4_s  (
	.CLKA(I_dma_clk),
	.CEA(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n64_4 ),
	.CLKB(I_vout0_clk),
	.CEB(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n68_3 ),
	.OCE(GND),
	.RESET(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [1]),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [159:128]}),
	.ADA({GND, GND, \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin [6:0], GND, VCC, VCC, VCC, VCC}),
	.ADB({GND, GND, \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_f [10:4], GND, GND, GND, GND, GND}),
	.DO({\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [159:128]})
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.mem_Small.mem_0_4_s .READ_MODE=1'b0;
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.mem_Small.mem_0_4_s .BIT_WIDTH_0=32;
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.mem_Small.mem_0_4_s .BIT_WIDTH_1=32;
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.mem_Small.mem_0_4_s .RESET_MODE="ASYNC";
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.mem_Small.mem_0_4_s .BLK_SEL_0=3'b000;
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.mem_Small.mem_0_4_s .BLK_SEL_1=3'b000;
SDPB \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.mem_Small.mem_0_5_s  (
	.CLKA(I_dma_clk),
	.CEA(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n64_4 ),
	.CLKB(I_vout0_clk),
	.CEB(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n68_3 ),
	.OCE(GND),
	.RESET(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [1]),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [191:160]}),
	.ADA({GND, GND, \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin [6:0], GND, VCC, VCC, VCC, VCC}),
	.ADB({GND, GND, \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_f [10:4], GND, GND, GND, GND, GND}),
	.DO({\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [191:160]})
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.mem_Small.mem_0_5_s .READ_MODE=1'b0;
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.mem_Small.mem_0_5_s .BIT_WIDTH_0=32;
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.mem_Small.mem_0_5_s .BIT_WIDTH_1=32;
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.mem_Small.mem_0_5_s .RESET_MODE="ASYNC";
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.mem_Small.mem_0_5_s .BLK_SEL_0=3'b000;
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.mem_Small.mem_0_5_s .BLK_SEL_1=3'b000;
SDPB \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.mem_Small.mem_0_6_s  (
	.CLKA(I_dma_clk),
	.CEA(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n64_4 ),
	.CLKB(I_vout0_clk),
	.CEB(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n68_3 ),
	.OCE(GND),
	.RESET(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [1]),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [223:192]}),
	.ADA({GND, GND, \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin [6:0], GND, VCC, VCC, VCC, VCC}),
	.ADB({GND, GND, \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_f [10:4], GND, GND, GND, GND, GND}),
	.DO({\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [223:192]})
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.mem_Small.mem_0_6_s .READ_MODE=1'b0;
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.mem_Small.mem_0_6_s .BIT_WIDTH_0=32;
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.mem_Small.mem_0_6_s .BIT_WIDTH_1=32;
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.mem_Small.mem_0_6_s .RESET_MODE="ASYNC";
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.mem_Small.mem_0_6_s .BLK_SEL_0=3'b000;
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.mem_Small.mem_0_6_s .BLK_SEL_1=3'b000;
SDPB \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.mem_Small.mem_0_7_s  (
	.CLKA(I_dma_clk),
	.CEA(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n64_4 ),
	.CLKB(I_vout0_clk),
	.CEB(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n68_3 ),
	.OCE(GND),
	.RESET(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/reset_r [1]),
	.BLKSELA({GND, GND, GND}),
	.BLKSELB({GND, GND, GND}),
	.DI({\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [255:224]}),
	.ADA({GND, GND, \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin [6:0], GND, VCC, VCC, VCC, VCC}),
	.ADB({GND, GND, \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/raddr_num_f [10:4], GND, GND, GND, GND, GND}),
	.DO({\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wdata [255:224]})
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.mem_Small.mem_0_7_s .READ_MODE=1'b0;
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.mem_Small.mem_0_7_s .BIT_WIDTH_0=32;
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.mem_Small.mem_0_7_s .BIT_WIDTH_1=32;
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.mem_Small.mem_0_7_s .RESET_MODE="ASYNC";
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.mem_Small.mem_0_7_s .BLK_SEL_0=3'b000;
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.mem_Small.mem_0_7_s .BLK_SEL_1=3'b000;
ALU \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_0_s  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin [0]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rcount_w [0]),
	.I3(GND),
	.CIN(VCC),
	.COUT(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_0_3 ),
	.SUM(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub [0])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_0_s .ALU_MODE=1;
ALU \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_1_s  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin [1]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rcount_w [1]),
	.I3(GND),
	.CIN(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_0_3 ),
	.COUT(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_1_3 ),
	.SUM(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub [1])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_1_s .ALU_MODE=1;
ALU \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_2_s  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin [2]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rcount_w [2]),
	.I3(GND),
	.CIN(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_1_3 ),
	.COUT(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_2_3 ),
	.SUM(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub [2])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_2_s .ALU_MODE=1;
ALU \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_3_s  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin [3]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rcount_w [3]),
	.I3(GND),
	.CIN(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_2_3 ),
	.COUT(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_3_3 ),
	.SUM(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub [3])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_3_s .ALU_MODE=1;
ALU \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_4_s  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin [4]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rcount_w [4]),
	.I3(GND),
	.CIN(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_3_3 ),
	.COUT(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_4_3 ),
	.SUM(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub [4])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_4_s .ALU_MODE=1;
ALU \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_5_s  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin [5]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rcount_w [5]),
	.I3(GND),
	.CIN(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_4_3 ),
	.COUT(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_5_3 ),
	.SUM(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub [5])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_5_s .ALU_MODE=1;
ALU \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_6_s  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.wbin [6]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rcount_w [6]),
	.I3(GND),
	.CIN(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_5_3 ),
	.COUT(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_6_3 ),
	.SUM(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub [6])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_6_s .ALU_MODE=1;
ALU \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_7_s  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n1118_3 ),
	.I1(GND),
	.I3(GND),
	.CIN(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_6_3 ),
	.COUT(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_7_0_COUT ),
	.SUM(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub [7])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/wcnt_sub_7_s .ALU_MODE=1;
ALU \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n1019_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rgraynext [0]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq2_wptr [0]),
	.I3(GND),
	.CIN(GND),
	.COUT(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n1019_3 ),
	.SUM(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n1019_1_SUM )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n1019_s0 .ALU_MODE=3;
ALU \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n1020_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rgraynext [1]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq2_wptr [1]),
	.I3(GND),
	.CIN(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n1019_3 ),
	.COUT(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n1020_3 ),
	.SUM(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n1020_1_SUM )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n1020_s0 .ALU_MODE=3;
ALU \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n1021_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rgraynext [2]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq2_wptr [2]),
	.I3(GND),
	.CIN(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n1020_3 ),
	.COUT(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n1021_3 ),
	.SUM(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n1021_1_SUM )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n1021_s0 .ALU_MODE=3;
ALU \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n1022_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rgraynext [3]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq2_wptr [3]),
	.I3(GND),
	.CIN(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n1021_3 ),
	.COUT(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n1022_3 ),
	.SUM(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n1022_1_SUM )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n1022_s0 .ALU_MODE=3;
ALU \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n1023_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rgraynext [4]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq2_wptr [4]),
	.I3(GND),
	.CIN(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n1022_3 ),
	.COUT(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n1023_3 ),
	.SUM(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n1023_1_SUM )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n1023_s0 .ALU_MODE=3;
ALU \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n1024_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rgraynext [5]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq2_wptr [5]),
	.I3(GND),
	.CIN(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n1023_3 ),
	.COUT(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n1024_3 ),
	.SUM(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n1024_1_SUM )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n1024_s0 .ALU_MODE=3;
ALU \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n1025_s0  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rgraynext [6]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Small.rq2_wptr [6]),
	.I3(GND),
	.CIN(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n1024_3 ),
	.COUT(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n1025_3 ),
	.SUM(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n1025_1_SUM )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n1025_s0 .ALU_MODE=3;
INV \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n38_s2  (
	.I(I_vout0_clk),
	.O(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/n38_6 )
);
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n300_s0  (
	.I0(I_wr_halt[0]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vin_vs_n_falling_r ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n300_3 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n300_s0 .INIT=4'h4;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n306_s0  (
	.I0(I_rd_halt[0]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vout_vs_n_falling_r ),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n306_3 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n306_s0 .INIT=4'h4;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n113_s5  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/wr_ptr [0]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/wr_ptr [1]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/rd_ptr [0]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/rd_ptr [1]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n113_10 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n113_s5 .INIT=16'h01B0;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n92_s5  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/rd_ptr [0]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/rd_ptr [1]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/wr_ptr [0]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/wr_ptr [1]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n92_10 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n92_s5 .INIT=16'h01B0;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n114_s5  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/wr_ptr [0]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/rd_ptr [0]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/wr_ptr [1]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/rd_ptr [1]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n114_10 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n114_s5 .INIT=16'h0071;
LUT4 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n93_s5  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/wr_ptr [0]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/rd_ptr [0]),
	.I2(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/rd_ptr [1]),
	.I3(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/wr_ptr [1]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n93_10 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n93_s5 .INIT=16'h0071;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n193_s7  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/rd_ptr [1]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/rd_ptr [0]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n193_14 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n193_s7 .INIT=4'h4;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n192_s7  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/rd_ptr [0]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/rd_ptr [1]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n192_14 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n192_s7 .INIT=4'h4;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n142_s7  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/wr_ptr [1]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/wr_ptr [0]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n142_14 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n142_s7 .INIT=4'h4;
LUT2 \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n141_s7  (
	.I0(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/wr_ptr [0]),
	.I1(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/wr_ptr [1]),
	.F(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n141_14 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n141_s7 .INIT=4'h4;
DFFRE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vin_vs_n_falling_r_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vin_vs_n_sync3 ),
	.CLK(I_dma_clk),
	.CE(VCC),
	.RESET(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vin_vs_n_sync2 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vin_vs_n_falling_r )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vin_vs_n_falling_r_s0 .INIT=1'b0;
DFFRE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vout_vs_n_falling_r_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vout_vs_n_sync3 ),
	.CLK(I_dma_clk),
	.CE(VCC),
	.RESET(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vout_vs_n_sync2 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vout_vs_n_falling_r )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vout_vs_n_falling_r_s0 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/wr_ptr_1_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n92_10 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n300_3 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_11 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/wr_ptr [1])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/wr_ptr_1_s0 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/wr_ptr_0_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n93_10 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n300_3 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_11 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/wr_ptr [0])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/wr_ptr_0_s0 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/rd_ptr_1_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n113_10 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n306_3 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_11 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/rd_ptr [1])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/rd_ptr_1_s0 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/rd_ptr_0_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n114_10 ),
	.CLK(I_dma_clk),
	.CE(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n306_3 ),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_11 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/rd_ptr [0])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/rd_ptr_0_s0 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/dma_wr_baseaddr_24_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n141_14 ),
	.CLK(I_dma_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_11 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/dma_wr_base [24])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/dma_wr_baseaddr_24_s0 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/dma_wr_baseaddr_23_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n142_14 ),
	.CLK(I_dma_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_11 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/dma_wr_base [23])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/dma_wr_baseaddr_23_s0 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/dma_rd_baseaddr_24_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n192_14 ),
	.CLK(I_dma_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_11 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/dma_rd_base [24])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/dma_rd_baseaddr_24_s0 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/dma_rd_baseaddr_23_s0  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/n193_14 ),
	.CLK(I_dma_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_11 ),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/dma_rd_base [23])
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/dma_rd_baseaddr_23_s0 .INIT=1'b0;
DFFSE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vin_vs_n_sync0_s1  (
	.D(I_vin0_vs_n),
	.CLK(I_dma_clk),
	.CE(VCC),
	.SET(GND),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vin_vs_n_sync0 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vin_vs_n_sync0_s1 .INIT=1'b1;
DFFSE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vout_vs_n_sync3_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vout_vs_n_sync2 ),
	.CLK(I_dma_clk),
	.CE(VCC),
	.SET(GND),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vout_vs_n_sync3 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vout_vs_n_sync3_s1 .INIT=1'b1;
DFFSE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vout_vs_n_sync2_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vout_vs_n_sync1 ),
	.CLK(I_dma_clk),
	.CE(VCC),
	.SET(GND),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vout_vs_n_sync2 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vout_vs_n_sync2_s1 .INIT=1'b1;
DFFSE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vout_vs_n_sync1_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vout_vs_n_sync0 ),
	.CLK(I_dma_clk),
	.CE(VCC),
	.SET(GND),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vout_vs_n_sync1 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vout_vs_n_sync1_s1 .INIT=1'b1;
DFFSE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vout_vs_n_sync0_s1  (
	.D(I_vout0_vs_n),
	.CLK(I_dma_clk),
	.CE(VCC),
	.SET(GND),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vout_vs_n_sync0 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vout_vs_n_sync0_s1 .INIT=1'b1;
DFFSE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vin_vs_n_sync3_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vin_vs_n_sync2 ),
	.CLK(I_dma_clk),
	.CE(VCC),
	.SET(GND),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vin_vs_n_sync3 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vin_vs_n_sync3_s1 .INIT=1'b1;
DFFSE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vin_vs_n_sync2_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vin_vs_n_sync1 ),
	.CLK(I_dma_clk),
	.CE(VCC),
	.SET(GND),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vin_vs_n_sync2 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vin_vs_n_sync2_s1 .INIT=1'b1;
DFFSE \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vin_vs_n_sync1_s1  (
	.D(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vin_vs_n_sync0 ),
	.CLK(I_dma_clk),
	.CE(VCC),
	.SET(GND),
	.Q(\vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vin_vs_n_sync1 )
);
defparam \vfb_ddr3_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vin_vs_n_sync1_s1 .INIT=1'b1;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/n63_s5  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data_end ),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data_en)
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/n63_s5 .INIT=4'h8;
LUT4 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_addr_d_3_s  (
	.I0(O_cmd[0]),
	.I1(\vfb_ddr3_wrapper_inst/dma0_rd_addr [3]),
	.I2(\vfb_ddr3_wrapper_inst/dma0_wr_addr [3]),
	.I3(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_addr[3])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_addr_d_3_s .INIT=16'hF888;
LUT4 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_addr_d_4_s  (
	.I0(O_cmd[0]),
	.I1(\vfb_ddr3_wrapper_inst/dma0_rd_addr [4]),
	.I2(\vfb_ddr3_wrapper_inst/dma0_wr_addr [4]),
	.I3(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_addr[4])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_addr_d_4_s .INIT=16'hF888;
LUT4 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_addr_d_5_s  (
	.I0(O_cmd[0]),
	.I1(\vfb_ddr3_wrapper_inst/dma0_rd_addr [5]),
	.I2(\vfb_ddr3_wrapper_inst/dma0_wr_addr [5]),
	.I3(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_addr[5])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_addr_d_5_s .INIT=16'hF888;
LUT4 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_addr_d_6_s  (
	.I0(O_cmd[0]),
	.I1(\vfb_ddr3_wrapper_inst/dma0_rd_addr [6]),
	.I2(\vfb_ddr3_wrapper_inst/dma0_wr_addr [6]),
	.I3(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_addr[6])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_addr_d_6_s .INIT=16'hF888;
LUT4 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_addr_d_7_s  (
	.I0(O_cmd[0]),
	.I1(\vfb_ddr3_wrapper_inst/dma0_rd_addr [7]),
	.I2(\vfb_ddr3_wrapper_inst/dma0_wr_addr [7]),
	.I3(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_addr[7])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_addr_d_7_s .INIT=16'hF888;
LUT4 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_addr_d_8_s  (
	.I0(O_cmd[0]),
	.I1(\vfb_ddr3_wrapper_inst/dma0_rd_addr [8]),
	.I2(\vfb_ddr3_wrapper_inst/dma0_wr_addr [8]),
	.I3(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_addr[8])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_addr_d_8_s .INIT=16'hF888;
LUT4 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_addr_d_9_s  (
	.I0(O_cmd[0]),
	.I1(\vfb_ddr3_wrapper_inst/dma0_rd_addr [9]),
	.I2(\vfb_ddr3_wrapper_inst/dma0_wr_addr [9]),
	.I3(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_addr[9])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_addr_d_9_s .INIT=16'hF888;
LUT4 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_addr_d_10_s  (
	.I0(O_cmd[0]),
	.I1(\vfb_ddr3_wrapper_inst/dma0_rd_addr [10]),
	.I2(\vfb_ddr3_wrapper_inst/dma0_wr_addr [10]),
	.I3(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_addr[10])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_addr_d_10_s .INIT=16'hF888;
LUT4 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_addr_d_11_s  (
	.I0(O_cmd[0]),
	.I1(\vfb_ddr3_wrapper_inst/dma0_rd_addr [11]),
	.I2(\vfb_ddr3_wrapper_inst/dma0_wr_addr [11]),
	.I3(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_addr[11])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_addr_d_11_s .INIT=16'hF888;
LUT4 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_addr_d_12_s  (
	.I0(O_cmd[0]),
	.I1(\vfb_ddr3_wrapper_inst/dma0_rd_addr [12]),
	.I2(\vfb_ddr3_wrapper_inst/dma0_wr_addr [12]),
	.I3(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_addr[12])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_addr_d_12_s .INIT=16'hF888;
LUT4 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_addr_d_13_s  (
	.I0(O_cmd[0]),
	.I1(\vfb_ddr3_wrapper_inst/dma0_rd_addr [13]),
	.I2(\vfb_ddr3_wrapper_inst/dma0_wr_addr [13]),
	.I3(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_addr[13])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_addr_d_13_s .INIT=16'hF888;
LUT4 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_addr_d_14_s  (
	.I0(O_cmd[0]),
	.I1(\vfb_ddr3_wrapper_inst/dma0_rd_addr [14]),
	.I2(\vfb_ddr3_wrapper_inst/dma0_wr_addr [14]),
	.I3(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_addr[14])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_addr_d_14_s .INIT=16'hF888;
LUT4 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_addr_d_15_s  (
	.I0(O_cmd[0]),
	.I1(\vfb_ddr3_wrapper_inst/dma0_rd_addr [15]),
	.I2(\vfb_ddr3_wrapper_inst/dma0_wr_addr [15]),
	.I3(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_addr[15])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_addr_d_15_s .INIT=16'hF888;
LUT4 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_addr_d_16_s  (
	.I0(O_cmd[0]),
	.I1(\vfb_ddr3_wrapper_inst/dma0_rd_addr [16]),
	.I2(\vfb_ddr3_wrapper_inst/dma0_wr_addr [16]),
	.I3(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_addr[16])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_addr_d_16_s .INIT=16'hF888;
LUT4 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_addr_d_17_s  (
	.I0(O_cmd[0]),
	.I1(\vfb_ddr3_wrapper_inst/dma0_rd_addr [17]),
	.I2(\vfb_ddr3_wrapper_inst/dma0_wr_addr [17]),
	.I3(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_addr[17])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_addr_d_17_s .INIT=16'hF888;
LUT4 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_addr_d_18_s  (
	.I0(O_cmd[0]),
	.I1(\vfb_ddr3_wrapper_inst/dma0_rd_addr [18]),
	.I2(\vfb_ddr3_wrapper_inst/dma0_wr_addr [18]),
	.I3(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_addr[18])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_addr_d_18_s .INIT=16'hF888;
LUT4 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_addr_d_19_s  (
	.I0(O_cmd[0]),
	.I1(\vfb_ddr3_wrapper_inst/dma0_rd_addr [19]),
	.I2(\vfb_ddr3_wrapper_inst/dma0_wr_addr [19]),
	.I3(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_addr[19])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_addr_d_19_s .INIT=16'hF888;
LUT4 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_addr_d_20_s  (
	.I0(O_cmd[0]),
	.I1(\vfb_ddr3_wrapper_inst/dma0_rd_addr [20]),
	.I2(\vfb_ddr3_wrapper_inst/dma0_wr_addr [20]),
	.I3(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_addr[20])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_addr_d_20_s .INIT=16'hF888;
LUT4 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_addr_d_21_s  (
	.I0(O_cmd[0]),
	.I1(\vfb_ddr3_wrapper_inst/dma0_rd_addr [21]),
	.I2(\vfb_ddr3_wrapper_inst/dma0_wr_addr [21]),
	.I3(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_addr[21])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_addr_d_21_s .INIT=16'hF888;
LUT4 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_addr_d_22_s  (
	.I0(O_cmd[0]),
	.I1(\vfb_ddr3_wrapper_inst/dma0_rd_addr [22]),
	.I2(\vfb_ddr3_wrapper_inst/dma0_wr_addr [22]),
	.I3(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_addr[22])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_addr_d_22_s .INIT=16'hF888;
LUT4 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_addr_d_23_s  (
	.I0(O_cmd[0]),
	.I1(\vfb_ddr3_wrapper_inst/dma0_rd_addr [23]),
	.I2(\vfb_ddr3_wrapper_inst/dma0_wr_addr [23]),
	.I3(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_addr[23])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_addr_d_23_s .INIT=16'hF888;
LUT4 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_addr_d_24_s  (
	.I0(O_cmd[0]),
	.I1(\vfb_ddr3_wrapper_inst/dma0_rd_addr [24]),
	.I2(\vfb_ddr3_wrapper_inst/dma0_wr_addr [24]),
	.I3(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_addr[24])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_addr_d_24_s .INIT=16'hF888;
LUT4 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_addr_d_25_s  (
	.I0(O_cmd[0]),
	.I1(\vfb_ddr3_wrapper_inst/dma0_rd_addr [25]),
	.I2(\vfb_ddr3_wrapper_inst/dma0_wr_addr [25]),
	.I3(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_addr[25])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_addr_d_25_s .INIT=16'hF888;
LUT4 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_addr_d_26_s  (
	.I0(O_cmd[0]),
	.I1(\vfb_ddr3_wrapper_inst/dma0_rd_addr [26]),
	.I2(\vfb_ddr3_wrapper_inst/dma0_wr_addr [26]),
	.I3(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_addr[26])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_addr_d_26_s .INIT=16'hF888;
LUT4 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_addr_d_27_s  (
	.I0(O_cmd[0]),
	.I1(\vfb_ddr3_wrapper_inst/dma0_rd_addr [27]),
	.I2(\vfb_ddr3_wrapper_inst/dma0_wr_addr [27]),
	.I3(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_addr[27])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_addr_d_27_s .INIT=16'hF888;
LUT4 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_addr_d_28_s  (
	.I0(O_cmd[0]),
	.I1(\vfb_ddr3_wrapper_inst/dma0_rd_addr [28]),
	.I2(\vfb_ddr3_wrapper_inst/dma0_wr_addr [28]),
	.I3(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_addr[28])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_addr_d_28_s .INIT=16'hF888;
LUT4 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR_6 ),
	.I1(\vfb_ddr3_wrapper_inst/dma0_wr_req ),
	.I2(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR_7 ),
	.I3(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR )
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR_s1 .INIT=16'hF400;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_OFF0_READ_DDR_s1  (
	.I0(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I1(I_rst_n),
	.F(O_cmd[0])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_OFF0_READ_DDR_s1 .INIT=4'h4;
LUT4 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_RDY_s1  (
	.I0(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR_6 ),
	.I1(\vfb_ddr3_wrapper_inst/dma0_wr_req ),
	.I2(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_RDY_6 ),
	.I3(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_RDY )
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_RDY_s1 .INIT=16'h1F00;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_0_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [0]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[0])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_0_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_1_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [1]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[1])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_1_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_2_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [2]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[2])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_2_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_3_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [3]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[3])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_3_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_4_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [4]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[4])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_4_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_5_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [5]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[5])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_5_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_6_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [6]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[6])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_6_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_7_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [7]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[7])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_7_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_8_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [8]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[8])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_8_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_9_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [9]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[9])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_9_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_10_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [10]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[10])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_10_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_11_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [11]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[11])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_11_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_12_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [12]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[12])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_12_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_13_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [13]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[13])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_13_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_14_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [14]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[14])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_14_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_15_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [15]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[15])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_15_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_16_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [16]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[16])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_16_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_17_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [17]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[17])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_17_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_18_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [18]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[18])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_18_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_19_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [19]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[19])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_19_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_20_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [20]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[20])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_20_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_21_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [21]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[21])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_21_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_22_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [22]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[22])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_22_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_23_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [23]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[23])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_23_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_24_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [24]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[24])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_24_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_25_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [25]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[25])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_25_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_26_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [26]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[26])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_26_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_27_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [27]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[27])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_27_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_28_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [28]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[28])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_28_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_29_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [29]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[29])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_29_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_30_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [30]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[30])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_30_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_31_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [31]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[31])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_31_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_32_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [32]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[32])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_32_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_33_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [33]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[33])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_33_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_34_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [34]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[34])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_34_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_35_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [35]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[35])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_35_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_36_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [36]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[36])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_36_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_37_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [37]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[37])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_37_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_38_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [38]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[38])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_38_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_39_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [39]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[39])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_39_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_40_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [40]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[40])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_40_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_41_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [41]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[41])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_41_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_42_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [42]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[42])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_42_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_43_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [43]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[43])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_43_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_44_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [44]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[44])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_44_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_45_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [45]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[45])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_45_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_46_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [46]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[46])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_46_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_47_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [47]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[47])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_47_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_48_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [48]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[48])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_48_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_49_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [49]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[49])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_49_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_50_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [50]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[50])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_50_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_51_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [51]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[51])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_51_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_52_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [52]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[52])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_52_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_53_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [53]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[53])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_53_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_54_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [54]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[54])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_54_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_55_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [55]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[55])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_55_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_56_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [56]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[56])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_56_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_57_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [57]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[57])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_57_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_58_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [58]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[58])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_58_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_59_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [59]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[59])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_59_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_60_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [60]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[60])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_60_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_61_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [61]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[61])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_61_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_62_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [62]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[62])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_62_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_63_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [63]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[63])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_63_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_64_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [64]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[64])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_64_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_65_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [65]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[65])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_65_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_66_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [66]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[66])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_66_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_67_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [67]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[67])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_67_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_68_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [68]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[68])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_68_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_69_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [69]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[69])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_69_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_70_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [70]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[70])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_70_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_71_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [71]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[71])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_71_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_72_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [72]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[72])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_72_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_73_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [73]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[73])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_73_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_74_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [74]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[74])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_74_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_75_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [75]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[75])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_75_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_76_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [76]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[76])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_76_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_77_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [77]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[77])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_77_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_78_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [78]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[78])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_78_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_79_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [79]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[79])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_79_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_80_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [80]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[80])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_80_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_81_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [81]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[81])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_81_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_82_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [82]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[82])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_82_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_83_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [83]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[83])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_83_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_84_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [84]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[84])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_84_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_85_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [85]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[85])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_85_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_86_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [86]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[86])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_86_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_87_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [87]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[87])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_87_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_88_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [88]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[88])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_88_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_89_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [89]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[89])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_89_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_90_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [90]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[90])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_90_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_91_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [91]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[91])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_91_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_92_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [92]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[92])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_92_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_93_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [93]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[93])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_93_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_94_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [94]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[94])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_94_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_95_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [95]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[95])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_95_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_96_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [96]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[96])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_96_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_97_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [97]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[97])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_97_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_98_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [98]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[98])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_98_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_99_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [99]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[99])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_99_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_100_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [100]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[100])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_100_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_101_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [101]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[101])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_101_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_102_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [102]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[102])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_102_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_103_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [103]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[103])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_103_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_104_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [104]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[104])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_104_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_105_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [105]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[105])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_105_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_106_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [106]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[106])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_106_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_107_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [107]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[107])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_107_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_108_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [108]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[108])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_108_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_109_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [109]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[109])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_109_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_110_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [110]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[110])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_110_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_111_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [111]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[111])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_111_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_112_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [112]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[112])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_112_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_113_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [113]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[113])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_113_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_114_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [114]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[114])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_114_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_115_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [115]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[115])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_115_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_116_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [116]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[116])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_116_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_117_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [117]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[117])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_117_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_118_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [118]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[118])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_118_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_119_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [119]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[119])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_119_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_120_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [120]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[120])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_120_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_121_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [121]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[121])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_121_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_122_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [122]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[122])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_122_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_123_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [123]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[123])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_123_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_124_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [124]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[124])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_124_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_125_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [125]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[125])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_125_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_126_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [126]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[126])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_126_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_127_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [127]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[127])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_127_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_128_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [128]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[128])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_128_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_129_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [129]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[129])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_129_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_130_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [130]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[130])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_130_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_131_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [131]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[131])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_131_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_132_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [132]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[132])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_132_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_133_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [133]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[133])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_133_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_134_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [134]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[134])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_134_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_135_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [135]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[135])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_135_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_136_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [136]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[136])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_136_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_137_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [137]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[137])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_137_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_138_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [138]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[138])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_138_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_139_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [139]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[139])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_139_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_140_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [140]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[140])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_140_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_141_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [141]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[141])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_141_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_142_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [142]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[142])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_142_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_143_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [143]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[143])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_143_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_144_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [144]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[144])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_144_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_145_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [145]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[145])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_145_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_146_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [146]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[146])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_146_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_147_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [147]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[147])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_147_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_148_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [148]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[148])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_148_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_149_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [149]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[149])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_149_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_150_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [150]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[150])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_150_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_151_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [151]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[151])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_151_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_152_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [152]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[152])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_152_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_153_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [153]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[153])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_153_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_154_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [154]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[154])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_154_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_155_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [155]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[155])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_155_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_156_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [156]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[156])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_156_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_157_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [157]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[157])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_157_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_158_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [158]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[158])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_158_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_159_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [159]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[159])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_159_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_160_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [160]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[160])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_160_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_161_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [161]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[161])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_161_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_162_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [162]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[162])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_162_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_163_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [163]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[163])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_163_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_164_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [164]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[164])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_164_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_165_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [165]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[165])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_165_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_166_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [166]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[166])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_166_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_167_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [167]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[167])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_167_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_168_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [168]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[168])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_168_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_169_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [169]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[169])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_169_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_170_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [170]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[170])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_170_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_171_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [171]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[171])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_171_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_172_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [172]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[172])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_172_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_173_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [173]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[173])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_173_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_174_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [174]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[174])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_174_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_175_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [175]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[175])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_175_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_176_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [176]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[176])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_176_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_177_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [177]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[177])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_177_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_178_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [178]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[178])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_178_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_179_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [179]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[179])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_179_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_180_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [180]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[180])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_180_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_181_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [181]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[181])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_181_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_182_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [182]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[182])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_182_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_183_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [183]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[183])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_183_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_184_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [184]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[184])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_184_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_185_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [185]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[185])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_185_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_186_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [186]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[186])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_186_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_187_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [187]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[187])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_187_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_188_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [188]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[188])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_188_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_189_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [189]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[189])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_189_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_190_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [190]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[190])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_190_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_191_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [191]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[191])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_191_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_192_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [192]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[192])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_192_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_193_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [193]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[193])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_193_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_194_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [194]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[194])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_194_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_195_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [195]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[195])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_195_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_196_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [196]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[196])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_196_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_197_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [197]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[197])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_197_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_198_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [198]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[198])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_198_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_199_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [199]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[199])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_199_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_200_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [200]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[200])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_200_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_201_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [201]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[201])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_201_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_202_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [202]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[202])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_202_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_203_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [203]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[203])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_203_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_204_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [204]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[204])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_204_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_205_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [205]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[205])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_205_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_206_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [206]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[206])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_206_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_207_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [207]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[207])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_207_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_208_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [208]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[208])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_208_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_209_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [209]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[209])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_209_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_210_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [210]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[210])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_210_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_211_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [211]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[211])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_211_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_212_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [212]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[212])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_212_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_213_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [213]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[213])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_213_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_214_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [214]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[214])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_214_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_215_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [215]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[215])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_215_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_216_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [216]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[216])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_216_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_217_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [217]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[217])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_217_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_218_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [218]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[218])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_218_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_219_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [219]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[219])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_219_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_220_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [220]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[220])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_220_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_221_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [221]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[221])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_221_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_222_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [222]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[222])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_222_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_223_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [223]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[223])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_223_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_224_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [224]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[224])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_224_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_225_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [225]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[225])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_225_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_226_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [226]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[226])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_226_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_227_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [227]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[227])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_227_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_228_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [228]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[228])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_228_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_229_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [229]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[229])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_229_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_230_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [230]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[230])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_230_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_231_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [231]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[231])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_231_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_232_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [232]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[232])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_232_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_233_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [233]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[233])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_233_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_234_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [234]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[234])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_234_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_235_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [235]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[235])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_235_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_236_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [236]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[236])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_236_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_237_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [237]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[237])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_237_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_238_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [238]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[238])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_238_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_239_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [239]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[239])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_239_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_240_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [240]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[240])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_240_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_241_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [241]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[241])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_241_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_242_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [242]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[242])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_242_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_243_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [243]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[243])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_243_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_244_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [244]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[244])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_244_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_245_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [245]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[245])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_245_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_246_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [246]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[246])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_246_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_247_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [247]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[247])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_247_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_248_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [248]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[248])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_248_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_249_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [249]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[249])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_249_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_250_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [250]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[250])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_250_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_251_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [251]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[251])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_251_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_252_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [252]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[252])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_252_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_253_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [253]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[253])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_253_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_254_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [254]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[254])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_254_s .INIT=4'h8;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_255_s  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_data [255]),
	.I1(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_wr_data[255])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_wr_data_d_255_s .INIT=4'h8;
LUT4 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR_s2  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_rd_req ),
	.I1(\vfb_ddr3_wrapper_inst/current_state.ST_RDY ),
	.I2(\vfb_ddr3_wrapper_inst/current_state.ST_OFF0_READ_DDR ),
	.I3(\vfb_ddr3_wrapper_inst/dma0_rd_end ),
	.F(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR_6 )
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR_s2 .INIT=16'h0BBB;
LUT2 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR_s3  (
	.I0(\vfb_ddr3_wrapper_inst/dma0_wr_end ),
	.I1(\vfb_ddr3_wrapper_inst/current_state.ST_IFF0_WRITE_DDR ),
	.F(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR_7 )
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR_s3 .INIT=4'h4;
LUT4 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_RDY_s2  (
	.I0(\vfb_ddr3_wrapper_inst/current_state.ST_IDLE ),
	.I1(I_init_calib_complete),
	.I2(\vfb_ddr3_wrapper_inst/current_state.ST_IFF0_WRITE_DDR ),
	.I3(\vfb_ddr3_wrapper_inst/dma0_wr_end ),
	.F(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_RDY_6 )
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_RDY_s2 .INIT=16'h0777;
LUT4 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_cmd_en_d_s0  (
	.I0(\vfb_ddr3_wrapper_inst/dma_rd_addr_28_7 ),
	.I1(O_cmd[0]),
	.I2(\vfb_ddr3_wrapper_inst/dma0_wr_data_end ),
	.I3(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.F(O_cmd_en)
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/O_cmd_en_d_s0 .INIT=16'hF888;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_255_s0  (
	.I0(I_rd_data[255]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [255])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_255_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_254_s0  (
	.I0(I_rd_data[254]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [254])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_254_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_253_s0  (
	.I0(I_rd_data[253]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [253])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_253_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_252_s0  (
	.I0(I_rd_data[252]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [252])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_252_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_251_s0  (
	.I0(I_rd_data[251]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [251])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_251_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_250_s0  (
	.I0(I_rd_data[250]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [250])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_250_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_249_s0  (
	.I0(I_rd_data[249]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [249])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_249_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_248_s0  (
	.I0(I_rd_data[248]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [248])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_248_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_247_s0  (
	.I0(I_rd_data[247]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [247])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_247_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_246_s0  (
	.I0(I_rd_data[246]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [246])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_246_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_245_s0  (
	.I0(I_rd_data[245]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [245])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_245_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_244_s0  (
	.I0(I_rd_data[244]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [244])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_244_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_243_s0  (
	.I0(I_rd_data[243]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [243])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_243_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_242_s0  (
	.I0(I_rd_data[242]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [242])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_242_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_241_s0  (
	.I0(I_rd_data[241]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [241])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_241_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_240_s0  (
	.I0(I_rd_data[240]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [240])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_240_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_239_s0  (
	.I0(I_rd_data[239]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [239])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_239_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_238_s0  (
	.I0(I_rd_data[238]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [238])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_238_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_237_s0  (
	.I0(I_rd_data[237]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [237])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_237_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_236_s0  (
	.I0(I_rd_data[236]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [236])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_236_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_235_s0  (
	.I0(I_rd_data[235]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [235])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_235_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_234_s0  (
	.I0(I_rd_data[234]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [234])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_234_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_233_s0  (
	.I0(I_rd_data[233]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [233])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_233_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_232_s0  (
	.I0(I_rd_data[232]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [232])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_232_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_231_s0  (
	.I0(I_rd_data[231]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [231])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_231_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_230_s0  (
	.I0(I_rd_data[230]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [230])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_230_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_229_s0  (
	.I0(I_rd_data[229]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [229])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_229_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_228_s0  (
	.I0(I_rd_data[228]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [228])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_228_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_227_s0  (
	.I0(I_rd_data[227]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [227])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_227_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_226_s0  (
	.I0(I_rd_data[226]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [226])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_226_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_225_s0  (
	.I0(I_rd_data[225]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [225])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_225_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_224_s0  (
	.I0(I_rd_data[224]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [224])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_224_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_223_s0  (
	.I0(I_rd_data[223]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [223])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_223_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_222_s0  (
	.I0(I_rd_data[222]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [222])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_222_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_221_s0  (
	.I0(I_rd_data[221]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [221])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_221_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_220_s0  (
	.I0(I_rd_data[220]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [220])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_220_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_219_s0  (
	.I0(I_rd_data[219]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [219])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_219_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_218_s0  (
	.I0(I_rd_data[218]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [218])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_218_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_217_s0  (
	.I0(I_rd_data[217]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [217])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_217_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_216_s0  (
	.I0(I_rd_data[216]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [216])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_216_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_215_s0  (
	.I0(I_rd_data[215]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [215])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_215_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_214_s0  (
	.I0(I_rd_data[214]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [214])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_214_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_213_s0  (
	.I0(I_rd_data[213]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [213])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_213_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_212_s0  (
	.I0(I_rd_data[212]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [212])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_212_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_211_s0  (
	.I0(I_rd_data[211]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [211])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_211_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_210_s0  (
	.I0(I_rd_data[210]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [210])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_210_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_209_s0  (
	.I0(I_rd_data[209]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [209])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_209_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_208_s0  (
	.I0(I_rd_data[208]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [208])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_208_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_207_s0  (
	.I0(I_rd_data[207]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [207])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_207_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_206_s0  (
	.I0(I_rd_data[206]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [206])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_206_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_205_s0  (
	.I0(I_rd_data[205]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [205])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_205_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_204_s0  (
	.I0(I_rd_data[204]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [204])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_204_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_203_s0  (
	.I0(I_rd_data[203]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [203])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_203_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_202_s0  (
	.I0(I_rd_data[202]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [202])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_202_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_201_s0  (
	.I0(I_rd_data[201]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [201])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_201_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_200_s0  (
	.I0(I_rd_data[200]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [200])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_200_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_199_s0  (
	.I0(I_rd_data[199]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [199])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_199_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_198_s0  (
	.I0(I_rd_data[198]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [198])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_198_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_197_s0  (
	.I0(I_rd_data[197]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [197])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_197_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_196_s0  (
	.I0(I_rd_data[196]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [196])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_196_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_195_s0  (
	.I0(I_rd_data[195]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [195])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_195_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_194_s0  (
	.I0(I_rd_data[194]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [194])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_194_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_193_s0  (
	.I0(I_rd_data[193]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [193])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_193_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_192_s0  (
	.I0(I_rd_data[192]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [192])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_192_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_191_s0  (
	.I0(I_rd_data[191]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [191])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_191_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_190_s0  (
	.I0(I_rd_data[190]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [190])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_190_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_189_s0  (
	.I0(I_rd_data[189]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [189])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_189_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_188_s0  (
	.I0(I_rd_data[188]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [188])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_188_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_187_s0  (
	.I0(I_rd_data[187]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [187])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_187_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_186_s0  (
	.I0(I_rd_data[186]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [186])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_186_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_185_s0  (
	.I0(I_rd_data[185]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [185])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_185_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_184_s0  (
	.I0(I_rd_data[184]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [184])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_184_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_183_s0  (
	.I0(I_rd_data[183]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [183])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_183_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_182_s0  (
	.I0(I_rd_data[182]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [182])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_182_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_181_s0  (
	.I0(I_rd_data[181]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [181])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_181_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_180_s0  (
	.I0(I_rd_data[180]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [180])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_180_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_179_s0  (
	.I0(I_rd_data[179]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [179])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_179_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_178_s0  (
	.I0(I_rd_data[178]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [178])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_178_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_177_s0  (
	.I0(I_rd_data[177]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [177])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_177_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_176_s0  (
	.I0(I_rd_data[176]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [176])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_176_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_175_s0  (
	.I0(I_rd_data[175]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [175])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_175_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_174_s0  (
	.I0(I_rd_data[174]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [174])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_174_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_173_s0  (
	.I0(I_rd_data[173]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [173])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_173_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_172_s0  (
	.I0(I_rd_data[172]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [172])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_172_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_171_s0  (
	.I0(I_rd_data[171]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [171])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_171_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_170_s0  (
	.I0(I_rd_data[170]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [170])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_170_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_169_s0  (
	.I0(I_rd_data[169]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [169])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_169_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_168_s0  (
	.I0(I_rd_data[168]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [168])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_168_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_167_s0  (
	.I0(I_rd_data[167]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [167])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_167_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_166_s0  (
	.I0(I_rd_data[166]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [166])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_166_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_165_s0  (
	.I0(I_rd_data[165]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [165])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_165_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_164_s0  (
	.I0(I_rd_data[164]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [164])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_164_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_163_s0  (
	.I0(I_rd_data[163]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [163])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_163_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_162_s0  (
	.I0(I_rd_data[162]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [162])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_162_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_161_s0  (
	.I0(I_rd_data[161]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [161])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_161_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_160_s0  (
	.I0(I_rd_data[160]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [160])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_160_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_159_s0  (
	.I0(I_rd_data[159]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [159])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_159_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_158_s0  (
	.I0(I_rd_data[158]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [158])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_158_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_157_s0  (
	.I0(I_rd_data[157]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [157])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_157_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_156_s0  (
	.I0(I_rd_data[156]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [156])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_156_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_155_s0  (
	.I0(I_rd_data[155]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [155])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_155_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_154_s0  (
	.I0(I_rd_data[154]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [154])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_154_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_153_s0  (
	.I0(I_rd_data[153]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [153])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_153_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_152_s0  (
	.I0(I_rd_data[152]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [152])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_152_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_151_s0  (
	.I0(I_rd_data[151]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [151])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_151_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_150_s0  (
	.I0(I_rd_data[150]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [150])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_150_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_149_s0  (
	.I0(I_rd_data[149]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [149])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_149_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_148_s0  (
	.I0(I_rd_data[148]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [148])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_148_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_147_s0  (
	.I0(I_rd_data[147]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [147])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_147_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_146_s0  (
	.I0(I_rd_data[146]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [146])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_146_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_145_s0  (
	.I0(I_rd_data[145]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [145])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_145_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_144_s0  (
	.I0(I_rd_data[144]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [144])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_144_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_143_s0  (
	.I0(I_rd_data[143]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [143])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_143_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_142_s0  (
	.I0(I_rd_data[142]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [142])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_142_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_141_s0  (
	.I0(I_rd_data[141]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [141])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_141_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_140_s0  (
	.I0(I_rd_data[140]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [140])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_140_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_139_s0  (
	.I0(I_rd_data[139]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [139])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_139_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_138_s0  (
	.I0(I_rd_data[138]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [138])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_138_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_137_s0  (
	.I0(I_rd_data[137]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [137])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_137_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_136_s0  (
	.I0(I_rd_data[136]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [136])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_136_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_135_s0  (
	.I0(I_rd_data[135]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [135])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_135_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_134_s0  (
	.I0(I_rd_data[134]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [134])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_134_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_133_s0  (
	.I0(I_rd_data[133]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [133])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_133_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_132_s0  (
	.I0(I_rd_data[132]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [132])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_132_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_131_s0  (
	.I0(I_rd_data[131]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [131])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_131_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_130_s0  (
	.I0(I_rd_data[130]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [130])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_130_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_129_s0  (
	.I0(I_rd_data[129]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [129])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_129_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_128_s0  (
	.I0(I_rd_data[128]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [128])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_128_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_127_s0  (
	.I0(I_rd_data[127]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [127])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_127_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_126_s0  (
	.I0(I_rd_data[126]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [126])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_126_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_125_s0  (
	.I0(I_rd_data[125]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [125])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_125_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_124_s0  (
	.I0(I_rd_data[124]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [124])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_124_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_123_s0  (
	.I0(I_rd_data[123]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [123])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_123_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_122_s0  (
	.I0(I_rd_data[122]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [122])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_122_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_121_s0  (
	.I0(I_rd_data[121]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [121])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_121_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_120_s0  (
	.I0(I_rd_data[120]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [120])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_120_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_119_s0  (
	.I0(I_rd_data[119]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [119])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_119_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_118_s0  (
	.I0(I_rd_data[118]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [118])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_118_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_117_s0  (
	.I0(I_rd_data[117]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [117])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_117_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_116_s0  (
	.I0(I_rd_data[116]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [116])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_116_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_115_s0  (
	.I0(I_rd_data[115]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [115])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_115_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_114_s0  (
	.I0(I_rd_data[114]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [114])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_114_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_113_s0  (
	.I0(I_rd_data[113]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [113])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_113_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_112_s0  (
	.I0(I_rd_data[112]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [112])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_112_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_111_s0  (
	.I0(I_rd_data[111]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [111])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_111_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_110_s0  (
	.I0(I_rd_data[110]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [110])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_110_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_109_s0  (
	.I0(I_rd_data[109]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [109])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_109_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_108_s0  (
	.I0(I_rd_data[108]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [108])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_108_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_107_s0  (
	.I0(I_rd_data[107]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [107])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_107_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_106_s0  (
	.I0(I_rd_data[106]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [106])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_106_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_105_s0  (
	.I0(I_rd_data[105]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [105])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_105_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_104_s0  (
	.I0(I_rd_data[104]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [104])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_104_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_103_s0  (
	.I0(I_rd_data[103]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [103])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_103_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_102_s0  (
	.I0(I_rd_data[102]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [102])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_102_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_101_s0  (
	.I0(I_rd_data[101]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [101])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_101_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_100_s0  (
	.I0(I_rd_data[100]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [100])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_100_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_99_s0  (
	.I0(I_rd_data[99]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [99])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_99_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_98_s0  (
	.I0(I_rd_data[98]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [98])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_98_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_97_s0  (
	.I0(I_rd_data[97]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [97])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_97_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_96_s0  (
	.I0(I_rd_data[96]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [96])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_96_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_95_s0  (
	.I0(I_rd_data[95]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [95])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_95_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_94_s0  (
	.I0(I_rd_data[94]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [94])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_94_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_93_s0  (
	.I0(I_rd_data[93]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [93])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_93_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_92_s0  (
	.I0(I_rd_data[92]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [92])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_92_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_91_s0  (
	.I0(I_rd_data[91]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [91])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_91_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_90_s0  (
	.I0(I_rd_data[90]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [90])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_90_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_89_s0  (
	.I0(I_rd_data[89]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [89])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_89_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_88_s0  (
	.I0(I_rd_data[88]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [88])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_88_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_87_s0  (
	.I0(I_rd_data[87]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [87])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_87_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_86_s0  (
	.I0(I_rd_data[86]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [86])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_86_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_85_s0  (
	.I0(I_rd_data[85]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [85])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_85_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_84_s0  (
	.I0(I_rd_data[84]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [84])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_84_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_83_s0  (
	.I0(I_rd_data[83]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [83])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_83_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_82_s0  (
	.I0(I_rd_data[82]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [82])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_82_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_81_s0  (
	.I0(I_rd_data[81]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [81])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_81_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_80_s0  (
	.I0(I_rd_data[80]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [80])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_80_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_79_s0  (
	.I0(I_rd_data[79]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [79])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_79_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_78_s0  (
	.I0(I_rd_data[78]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [78])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_78_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_77_s0  (
	.I0(I_rd_data[77]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [77])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_77_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_76_s0  (
	.I0(I_rd_data[76]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [76])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_76_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_75_s0  (
	.I0(I_rd_data[75]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [75])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_75_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_74_s0  (
	.I0(I_rd_data[74]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [74])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_74_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_73_s0  (
	.I0(I_rd_data[73]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [73])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_73_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_72_s0  (
	.I0(I_rd_data[72]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [72])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_72_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_71_s0  (
	.I0(I_rd_data[71]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [71])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_71_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_70_s0  (
	.I0(I_rd_data[70]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [70])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_70_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_69_s0  (
	.I0(I_rd_data[69]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [69])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_69_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_68_s0  (
	.I0(I_rd_data[68]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [68])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_68_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_67_s0  (
	.I0(I_rd_data[67]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [67])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_67_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_66_s0  (
	.I0(I_rd_data[66]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [66])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_66_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_65_s0  (
	.I0(I_rd_data[65]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [65])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_65_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_64_s0  (
	.I0(I_rd_data[64]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [64])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_64_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_63_s0  (
	.I0(I_rd_data[63]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [63])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_63_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_62_s0  (
	.I0(I_rd_data[62]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [62])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_62_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_61_s0  (
	.I0(I_rd_data[61]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [61])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_61_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_60_s0  (
	.I0(I_rd_data[60]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [60])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_60_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_59_s0  (
	.I0(I_rd_data[59]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [59])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_59_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_58_s0  (
	.I0(I_rd_data[58]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [58])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_58_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_57_s0  (
	.I0(I_rd_data[57]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [57])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_57_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_56_s0  (
	.I0(I_rd_data[56]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [56])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_56_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_55_s0  (
	.I0(I_rd_data[55]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [55])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_55_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_54_s0  (
	.I0(I_rd_data[54]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [54])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_54_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_53_s0  (
	.I0(I_rd_data[53]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [53])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_53_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_52_s0  (
	.I0(I_rd_data[52]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [52])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_52_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_51_s0  (
	.I0(I_rd_data[51]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [51])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_51_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_50_s0  (
	.I0(I_rd_data[50]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [50])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_50_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_49_s0  (
	.I0(I_rd_data[49]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [49])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_49_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_48_s0  (
	.I0(I_rd_data[48]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [48])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_48_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_47_s0  (
	.I0(I_rd_data[47]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [47])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_47_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_46_s0  (
	.I0(I_rd_data[46]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [46])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_46_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_45_s0  (
	.I0(I_rd_data[45]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [45])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_45_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_44_s0  (
	.I0(I_rd_data[44]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [44])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_44_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_43_s0  (
	.I0(I_rd_data[43]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [43])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_43_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_42_s0  (
	.I0(I_rd_data[42]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [42])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_42_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_41_s0  (
	.I0(I_rd_data[41]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [41])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_41_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_40_s0  (
	.I0(I_rd_data[40]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [40])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_40_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_39_s0  (
	.I0(I_rd_data[39]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [39])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_39_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_38_s0  (
	.I0(I_rd_data[38]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [38])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_38_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_37_s0  (
	.I0(I_rd_data[37]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [37])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_37_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_36_s0  (
	.I0(I_rd_data[36]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [36])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_36_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_35_s0  (
	.I0(I_rd_data[35]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [35])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_35_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_34_s0  (
	.I0(I_rd_data[34]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [34])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_34_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_33_s0  (
	.I0(I_rd_data[33]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [33])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_33_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_32_s0  (
	.I0(I_rd_data[32]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [32])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_32_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_31_s0  (
	.I0(I_rd_data[31]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [31])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_31_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_30_s0  (
	.I0(I_rd_data[30]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [30])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_30_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_29_s0  (
	.I0(I_rd_data[29]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [29])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_29_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_28_s0  (
	.I0(I_rd_data[28]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [28])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_28_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_27_s0  (
	.I0(I_rd_data[27]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [27])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_27_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_26_s0  (
	.I0(I_rd_data[26]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [26])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_26_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_25_s0  (
	.I0(I_rd_data[25]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [25])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_25_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_24_s0  (
	.I0(I_rd_data[24]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [24])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_24_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_23_s0  (
	.I0(I_rd_data[23]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [23])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_23_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_22_s0  (
	.I0(I_rd_data[22]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [22])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_22_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_21_s0  (
	.I0(I_rd_data[21]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [21])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_21_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_20_s0  (
	.I0(I_rd_data[20]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [20])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_20_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_19_s0  (
	.I0(I_rd_data[19]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [19])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_19_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_18_s0  (
	.I0(I_rd_data[18]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [18])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_18_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_17_s0  (
	.I0(I_rd_data[17]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [17])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_17_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_16_s0  (
	.I0(I_rd_data[16]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [16])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_16_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_15_s0  (
	.I0(I_rd_data[15]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [15])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_15_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_14_s0  (
	.I0(I_rd_data[14]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [14])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_14_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_13_s0  (
	.I0(I_rd_data[13]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [13])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_13_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_12_s0  (
	.I0(I_rd_data[12]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [12])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_12_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_11_s0  (
	.I0(I_rd_data[11]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [11])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_11_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_10_s0  (
	.I0(I_rd_data[10]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [10])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_10_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_9_s0  (
	.I0(I_rd_data[9]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [9])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_9_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_8_s0  (
	.I0(I_rd_data[8]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [8])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_8_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_7_s0  (
	.I0(I_rd_data[7]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [7])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_7_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_6_s0  (
	.I0(I_rd_data[6]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [6])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_6_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_5_s0  (
	.I0(I_rd_data[5]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [5])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_5_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_4_s0  (
	.I0(I_rd_data[4]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [4])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_4_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_3_s0  (
	.I0(I_rd_data[3]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [3])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_3_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_2_s0  (
	.I0(I_rd_data[2]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [2])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_2_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_1_s0  (
	.I0(I_rd_data[1]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [1])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_1_s0 .INIT=8'h20;
LUT3 \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_0_s0  (
	.I0(I_rd_data[0]),
	.I1(\vfb_ddr3_wrapper_inst/n64_5 ),
	.I2(I_rst_n),
	.F(\vfb_ddr3_wrapper_inst/dma0_rd_data_Z [0])
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/dma0_rd_data_Z_0_s0 .INIT=8'h20;
DFFCE \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/current_state.ST_RDY_s0  (
	.D(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_RDY ),
	.CLK(I_dma_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_11 ),
	.Q(\vfb_ddr3_wrapper_inst/current_state.ST_RDY )
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/current_state.ST_RDY_s0 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/current_state.ST_OFF0_READ_DDR_s0  (
	.D(O_cmd[0]),
	.CLK(I_dma_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_11 ),
	.Q(\vfb_ddr3_wrapper_inst/current_state.ST_OFF0_READ_DDR )
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/current_state.ST_OFF0_READ_DDR_s0 .INIT=1'b0;
DFFCE \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/current_state.ST_IFF0_WRITE_DDR_s0  (
	.D(\vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR ),
	.CLK(I_dma_clk),
	.CE(VCC),
	.CLEAR(\vfb_ddr3_wrapper_inst/n14_11 ),
	.Q(\vfb_ddr3_wrapper_inst/current_state.ST_IFF0_WRITE_DDR )
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/current_state.ST_IFF0_WRITE_DDR_s0 .INIT=1'b0;
DFFPE \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/current_state.ST_IDLE_s4  (
	.D(\vfb_ddr3_wrapper_inst/n14_8 ),
	.CLK(I_dma_clk),
	.CE(VCC),
	.PRESET(\vfb_ddr3_wrapper_inst/n14_11 ),
	.Q(\vfb_ddr3_wrapper_inst/current_state.ST_IDLE )
);
defparam \vfb_ddr3_wrapper_inst/u_dma_bus_arbiter/current_state.ST_IDLE_s4 .INIT=1'b1;
endmodule
