In archive /home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//liblldCommon.a_clang_-Os:

Args.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN3lld4args13getCGOptLevelEi>:
   0:	cmp	w0, #0x3
   4:	b.eq	10 <_ZN3lld4args13getCGOptLevelEi+0x10>  // b.none
   8:	b.ge	14 <_ZN3lld4args13getCGOptLevelEi+0x14>  // b.tcont
   c:	mov	w0, #0x2                   	// #2
  10:	ret
  14:	stp	x29, x30, [sp, #-16]!
  18:	mov	x29, sp
  1c:	adrp	x0, 0 <_ZN3lld4args13getCGOptLevelEi>
  20:	adrp	x1, 0 <_ZN3lld4args13getCGOptLevelEi>
  24:	adrp	x3, 0 <_ZN3lld4args13getCGOptLevelEi>
  28:	add	x0, x0, #0x0
  2c:	add	x1, x1, #0x0
  30:	add	x3, x3, #0x0
  34:	mov	w2, #0x19                  	// #25
  38:	bl	0 <__assert_fail>

000000000000003c <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl>:
  3c:	sub	sp, sp, #0xd0
  40:	stp	x29, x30, [sp, #160]
  44:	str	x21, [sp, #176]
  48:	stp	x20, x19, [sp, #192]
  4c:	add	x29, sp, #0xa0
  50:	mov	x21, x2
  54:	mov	x20, x0
  58:	bl	0 <_ZN3lld4args13getCGOptLevelEi>
  5c:	cbz	x0, 234 <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0x1f8>
  60:	ldr	w8, [x0, #56]
  64:	mov	x19, x0
  68:	cbz	w8, 24c <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0x210>
  6c:	ldr	x8, [x19, #48]
  70:	ldr	x21, [x8]
  74:	cbz	x21, 88 <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0x4c>
  78:	mov	x0, x21
  7c:	bl	0 <strlen>
  80:	mov	x1, x0
  84:	b	8c <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0x50>
  88:	mov	x1, xzr
  8c:	sub	x3, x29, #0x30
  90:	mov	w2, #0xa                   	// #10
  94:	mov	x0, x21
  98:	bl	0 <_ZN4llvm18getAsSignedIntegerENS_9StringRefEjRx>
  9c:	tbz	w0, #0, 118 <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0xdc>
  a0:	ldr	w8, [x19, #40]
  a4:	ldr	w9, [x20, #192]
  a8:	cmp	w9, w8
  ac:	b.ls	26c <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0x230>  // b.plast
  b0:	ldr	x9, [x20, #184]
  b4:	ldr	x0, [x9, x8, lsl #3]
  b8:	stur	x0, [x29, #-16]
  bc:	cbz	x0, c4 <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0x88>
  c0:	bl	0 <strlen>
  c4:	adrp	x2, 0 <_ZN3lld4args13getCGOptLevelEi>
  c8:	stur	x0, [x29, #-8]
  cc:	add	x2, x2, #0x0
  d0:	add	x0, sp, #0x38
  d4:	sub	x1, x29, #0x10
  d8:	bl	0 <_ZN3lld4args13getCGOptLevelEi>
  dc:	ldr	w8, [x19, #56]
  e0:	cbz	w8, 24c <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0x210>
  e4:	ldr	x8, [x19, #48]
  e8:	add	x0, sp, #0x20
  ec:	ldr	x1, [x8]
  f0:	bl	0 <_ZN3lld4args13getCGOptLevelEi>
  f4:	ldrb	w8, [sp, #72]
  f8:	cbz	w8, 120 <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0xe4>
  fc:	ldrb	w9, [sp, #48]
 100:	cbz	w9, 120 <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0xe4>
 104:	cmp	w8, #0x1
 108:	b.ne	130 <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0xf4>  // b.any
 10c:	ldr	q0, [sp, #32]
 110:	ldr	x8, [sp, #48]
 114:	b	140 <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0x104>
 118:	ldur	x21, [x29, #-48]
 11c:	b	234 <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0x1f8>
 120:	mov	w8, #0x100                 	// #256
 124:	stp	xzr, xzr, [sp, #80]
 128:	strh	w8, [sp, #96]
 12c:	b	188 <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0x14c>
 130:	cmp	w9, #0x1
 134:	b.ne	14c <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0x110>  // b.any
 138:	ldur	q0, [sp, #56]
 13c:	ldr	x8, [sp, #72]
 140:	str	q0, [sp, #80]
 144:	str	x8, [sp, #96]
 148:	b	188 <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0x14c>
 14c:	ldrb	w10, [sp, #73]
 150:	ldr	x11, [sp, #56]
 154:	ldrb	w14, [sp, #49]
 158:	ldr	x15, [sp, #32]
 15c:	mov	w12, #0x2                   	// #2
 160:	add	x13, sp, #0x38
 164:	cmp	w10, #0x1
 168:	add	x16, sp, #0x20
 16c:	csel	w2, w8, w12, eq  // eq = none
 170:	csel	x1, x11, x13, eq  // eq = none
 174:	cmp	w14, #0x1
 178:	csel	w4, w9, w12, eq  // eq = none
 17c:	csel	x3, x15, x16, eq  // eq = none
 180:	add	x0, sp, #0x50
 184:	bl	0 <_ZN3lld4args13getCGOptLevelEi>
 188:	adrp	x1, 0 <_ZN3lld4args13getCGOptLevelEi>
 18c:	add	x1, x1, #0x0
 190:	add	x0, sp, #0x8
 194:	bl	0 <_ZN3lld4args13getCGOptLevelEi>
 198:	ldrb	w8, [sp, #96]
 19c:	cbz	w8, 1bc <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0x180>
 1a0:	ldrb	w9, [sp, #24]
 1a4:	cbz	w9, 1bc <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0x180>
 1a8:	cmp	w8, #0x1
 1ac:	b.ne	1cc <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0x190>  // b.any
 1b0:	ldur	q0, [sp, #8]
 1b4:	ldr	x8, [sp, #24]
 1b8:	b	1dc <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0x1a0>
 1bc:	mov	w8, #0x100                 	// #256
 1c0:	stp	xzr, xzr, [x29, #-48]
 1c4:	sturh	w8, [x29, #-32]
 1c8:	b	224 <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0x1e8>
 1cc:	cmp	w9, #0x1
 1d0:	b.ne	1e8 <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0x1ac>  // b.any
 1d4:	ldr	q0, [sp, #80]
 1d8:	ldr	x8, [sp, #96]
 1dc:	stur	q0, [x29, #-48]
 1e0:	stur	x8, [x29, #-32]
 1e4:	b	224 <_ZN3lld4args10getIntegerERN4llvm3opt12InputArgListEjl+0x1e8>
 1e8:	ldrb	w10, [sp, #97]
 1ec:	ldr	x11, [sp, #80]
 1f0:	ldrb	w14, [sp, #25]
 1f4:	ldr	x15, [sp, #8]
 1f8:	mov	w12, #0x2                   	// #2
 1fc:	add	x13, sp, #0x50
 200:	cmp	w10, #0x1
 204:	add	x16, sp, #0x8
 208:	csel	w2, w8, w12, eq  // eq = none
 20c:	csel	x1, x11, x13, eq  // eq = none
 210:	cmp	w14, #0x1
 214:	csel	w4, w9, w12, eq  // eq = none
 218:	csel	x3, x15, x16, eq  // eq = none
 21c:	sub	x0, x29, #0x30
 220:	bl	0 <_ZN3lld4args13getCGOptLevelEi>
 224:	bl	0 <_ZN3lld12errorHandlerEv>
 228:	sub	x1, x29, #0x30
 22c:	bl	0 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE>
 230:	mov	x21, xzr
 234:	mov	x0, x21
 238:	ldp	x20, x19, [sp, #192]
 23c:	ldr	x21, [sp, #176]
 240:	ldp	x29, x30, [sp, #160]
 244:	add	sp, sp, #0xd0
 248:	ret
 24c:	adrp	x0, 0 <_ZN3lld4args13getCGOptLevelEi>
 250:	adrp	x1, 0 <_ZN3lld4args13getCGOptLevelEi>
 254:	adrp	x3, 0 <_ZN3lld4args13getCGOptLevelEi>
 258:	add	x0, x0, #0x0
 25c:	add	x1, x1, #0x0
 260:	add	x3, x3, #0x0
 264:	mov	w2, #0x99                  	// #153
 268:	bl	0 <__assert_fail>
 26c:	adrp	x0, 0 <_ZN3lld4args13getCGOptLevelEi>
 270:	adrp	x1, 0 <_ZN3lld4args13getCGOptLevelEi>
 274:	adrp	x3, 0 <_ZN3lld4args13getCGOptLevelEi>
 278:	add	x0, x0, #0x0
 27c:	add	x1, x1, #0x0
 280:	add	x3, x3, #0x0
 284:	mov	w2, #0x95                  	// #149
 288:	bl	0 <__assert_fail>

000000000000028c <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi>:
 28c:	sub	sp, sp, #0x80
 290:	stp	x29, x30, [sp, #96]
 294:	stp	x20, x19, [sp, #112]
 298:	add	x29, sp, #0x60
 29c:	mov	x19, x8
 2a0:	stp	xzr, xzr, [x8]
 2a4:	str	xzr, [x8, #16]
 2a8:	add	x8, sp, #0x30
 2ac:	bl	0 <_ZN3lld4args13getCGOptLevelEi>
 2b0:	ldr	q0, [sp, #48]
 2b4:	ldp	x9, x20, [sp, #64]
 2b8:	str	q0, [sp, #16]
 2bc:	ldr	x8, [sp, #16]
 2c0:	str	x9, [sp, #32]
 2c4:	cmp	x8, x20
 2c8:	b.eq	340 <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi+0xb4>  // b.none
 2cc:	ldr	x8, [x8]
 2d0:	ldr	w9, [x8, #56]
 2d4:	cbz	w9, 350 <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi+0xc4>
 2d8:	ldr	x8, [x8, #48]
 2dc:	ldr	x0, [x8]
 2e0:	str	x0, [sp]
 2e4:	cbz	x0, 2ec <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi+0x60>
 2e8:	bl	0 <strlen>
 2ec:	ldp	x1, x8, [x19, #8]
 2f0:	str	x0, [sp, #8]
 2f4:	cmp	x1, x8
 2f8:	b.eq	314 <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi+0x88>  // b.none
 2fc:	ldr	q0, [sp]
 300:	str	q0, [x1]
 304:	ldr	x8, [x19, #8]
 308:	add	x8, x8, #0x10
 30c:	str	x8, [x19, #8]
 310:	b	320 <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi+0x94>
 314:	mov	x2, sp
 318:	mov	x0, x19
 31c:	bl	0 <_ZN3lld4args13getCGOptLevelEi>
 320:	ldr	x8, [sp, #16]
 324:	add	x0, sp, #0x10
 328:	add	x8, x8, #0x8
 32c:	str	x8, [sp, #16]
 330:	bl	0 <_ZN3lld4args13getCGOptLevelEi>
 334:	ldr	x8, [sp, #16]
 338:	cmp	x8, x20
 33c:	b.ne	2cc <_ZN3lld4args10getStringsERN4llvm3opt12InputArgListEi+0x40>  // b.any
 340:	ldp	x20, x19, [sp, #112]
 344:	ldp	x29, x30, [sp, #96]
 348:	add	sp, sp, #0x80
 34c:	ret
 350:	adrp	x0, 0 <_ZN3lld4args13getCGOptLevelEi>
 354:	adrp	x1, 0 <_ZN3lld4args13getCGOptLevelEi>
 358:	adrp	x3, 0 <_ZN3lld4args13getCGOptLevelEi>
 35c:	add	x0, x0, #0x0
 360:	add	x1, x1, #0x0
 364:	add	x3, x3, #0x0
 368:	mov	w2, #0x99                  	// #153
 36c:	bl	0 <__assert_fail>

0000000000000370 <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm>:
 370:	sub	sp, sp, #0x140
 374:	stp	x29, x30, [sp, #272]
 378:	stp	x28, x21, [sp, #288]
 37c:	stp	x20, x19, [sp, #304]
 380:	add	x29, sp, #0x110
 384:	sub	x8, x29, #0x40
 388:	mov	x19, x4
 38c:	sub	x21, x29, #0x60
 390:	stp	x2, x3, [x29, #-16]
 394:	bl	0 <_ZN3lld4args13getCGOptLevelEi>
 398:	ldr	q0, [x21, #32]
 39c:	ldur	x20, [x29, #-40]
 3a0:	ldur	w9, [x29, #-48]
 3a4:	fmov	x8, d0
 3a8:	cmp	x20, x8
 3ac:	str	q0, [x21]
 3b0:	stur	w9, [x29, #-80]
 3b4:	b.eq	5b8 <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0x248>  // b.none
 3b8:	mov	w21, #0x3d                  	// #61
 3bc:	ldur	x8, [x8, #-8]
 3c0:	ldr	w9, [x8, #56]
 3c4:	cbz	w9, 5d0 <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0x260>
 3c8:	ldr	x8, [x8, #48]
 3cc:	ldr	x0, [x8]
 3d0:	str	x0, [sp, #112]
 3d4:	cbz	x0, 3dc <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0x6c>
 3d8:	bl	0 <strlen>
 3dc:	str	x0, [sp, #120]
 3e0:	sub	x8, x29, #0x80
 3e4:	add	x0, sp, #0x70
 3e8:	add	x1, sp, #0x50
 3ec:	mov	w2, #0x1                   	// #1
 3f0:	strb	w21, [sp, #80]
 3f4:	bl	0 <_ZN3lld4args13getCGOptLevelEi>
 3f8:	ldur	x2, [x29, #-120]
 3fc:	ldur	x8, [x29, #-8]
 400:	cmp	x2, x8
 404:	b.ne	41c <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0xac>  // b.any
 408:	cbz	x2, 440 <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0xd0>
 40c:	ldur	x0, [x29, #-128]
 410:	ldur	x1, [x29, #-16]
 414:	bl	0 <bcmp>
 418:	cbz	w0, 440 <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0xd0>
 41c:	ldur	x8, [x29, #-96]
 420:	sub	x0, x29, #0x60
 424:	sub	x8, x8, #0x8
 428:	stur	x8, [x29, #-96]
 42c:	bl	0 <_ZN3lld4args13getCGOptLevelEi>
 430:	ldur	x8, [x29, #-96]
 434:	cmp	x8, x20
 438:	b.ne	3bc <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0x4c>  // b.any
 43c:	b	5b8 <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0x248>
 440:	ldp	x0, x1, [x29, #-112]
 444:	add	x3, sp, #0x70
 448:	mov	w2, wzr
 44c:	bl	0 <_ZN4llvm20getAsUnsignedIntegerENS_9StringRefEjRy>
 450:	tbz	w0, #0, 4a4 <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0x134>
 454:	adrp	x1, 0 <_ZN3lld4args13getCGOptLevelEi>
 458:	sub	x8, x29, #0x80
 45c:	add	x1, x1, #0x0
 460:	add	x0, sp, #0x38
 464:	sub	x2, x29, #0x10
 468:	add	x20, x8, #0x10
 46c:	bl	0 <_ZN3lld4args13getCGOptLevelEi>
 470:	adrp	x1, 0 <_ZN3lld4args13getCGOptLevelEi>
 474:	add	x1, x1, #0x0
 478:	add	x0, sp, #0x20
 47c:	bl	0 <_ZN3lld4args13getCGOptLevelEi>
 480:	ldrb	w8, [sp, #72]
 484:	cbz	w8, 4ac <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0x13c>
 488:	ldrb	w9, [sp, #48]
 48c:	cbz	w9, 4ac <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0x13c>
 490:	cmp	w8, #0x1
 494:	b.ne	4bc <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0x14c>  // b.any
 498:	ldr	q0, [sp, #32]
 49c:	ldr	x8, [sp, #48]
 4a0:	b	4cc <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0x15c>
 4a4:	ldr	x19, [sp, #112]
 4a8:	b	5b8 <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0x248>
 4ac:	mov	w8, #0x100                 	// #256
 4b0:	stp	xzr, xzr, [sp, #80]
 4b4:	strh	w8, [sp, #96]
 4b8:	b	514 <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0x1a4>
 4bc:	cmp	w9, #0x1
 4c0:	b.ne	4d8 <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0x168>  // b.any
 4c4:	ldur	q0, [sp, #56]
 4c8:	ldr	x8, [sp, #72]
 4cc:	str	q0, [sp, #80]
 4d0:	str	x8, [sp, #96]
 4d4:	b	514 <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0x1a4>
 4d8:	ldrb	w10, [sp, #73]
 4dc:	ldr	x11, [sp, #56]
 4e0:	ldrb	w14, [sp, #49]
 4e4:	ldr	x15, [sp, #32]
 4e8:	mov	w12, #0x2                   	// #2
 4ec:	add	x13, sp, #0x38
 4f0:	cmp	w10, #0x1
 4f4:	add	x16, sp, #0x20
 4f8:	csel	w2, w8, w12, eq  // eq = none
 4fc:	csel	x1, x11, x13, eq  // eq = none
 500:	cmp	w14, #0x1
 504:	csel	w4, w9, w12, eq  // eq = none
 508:	csel	x3, x15, x16, eq  // eq = none
 50c:	add	x0, sp, #0x50
 510:	bl	0 <_ZN3lld4args13getCGOptLevelEi>
 514:	add	x0, sp, #0x8
 518:	mov	x1, x20
 51c:	bl	0 <_ZN3lld4args13getCGOptLevelEi>
 520:	ldrb	w8, [sp, #96]
 524:	cbz	w8, 544 <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0x1d4>
 528:	ldrb	w9, [sp, #24]
 52c:	cbz	w9, 544 <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0x1d4>
 530:	cmp	w8, #0x1
 534:	b.ne	554 <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0x1e4>  // b.any
 538:	ldur	q0, [sp, #8]
 53c:	ldr	x8, [sp, #24]
 540:	b	564 <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0x1f4>
 544:	mov	w8, #0x100                 	// #256
 548:	stp	xzr, xzr, [sp, #112]
 54c:	strh	w8, [sp, #128]
 550:	b	5ac <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0x23c>
 554:	cmp	w9, #0x1
 558:	b.ne	570 <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0x200>  // b.any
 55c:	ldr	q0, [sp, #80]
 560:	ldr	x8, [sp, #96]
 564:	str	q0, [sp, #112]
 568:	str	x8, [sp, #128]
 56c:	b	5ac <_ZN3lld4args15getZOptionValueERN4llvm3opt12InputArgListEiNS1_9StringRefEm+0x23c>
 570:	ldrb	w10, [sp, #97]
 574:	ldr	x11, [sp, #80]
 578:	ldrb	w14, [sp, #25]
 57c:	ldr	x15, [sp, #8]
 580:	mov	w12, #0x2                   	// #2
 584:	add	x13, sp, #0x50
 588:	cmp	w10, #0x1
 58c:	add	x16, sp, #0x8
 590:	csel	w2, w8, w12, eq  // eq = none
 594:	csel	x1, x11, x13, eq  // eq = none
 598:	cmp	w14, #0x1
 59c:	csel	w4, w9, w12, eq  // eq = none
 5a0:	csel	x3, x15, x16, eq  // eq = none
 5a4:	add	x0, sp, #0x70
 5a8:	bl	0 <_ZN3lld4args13getCGOptLevelEi>
 5ac:	bl	0 <_ZN3lld12errorHandlerEv>
 5b0:	add	x1, sp, #0x70
 5b4:	bl	0 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE>
 5b8:	mov	x0, x19
 5bc:	ldp	x20, x19, [sp, #304]
 5c0:	ldp	x28, x21, [sp, #288]
 5c4:	ldp	x29, x30, [sp, #272]
 5c8:	add	sp, sp, #0x140
 5cc:	ret
 5d0:	adrp	x0, 0 <_ZN3lld4args13getCGOptLevelEi>
 5d4:	adrp	x1, 0 <_ZN3lld4args13getCGOptLevelEi>
 5d8:	adrp	x3, 0 <_ZN3lld4args13getCGOptLevelEi>
 5dc:	add	x0, x0, #0x0
 5e0:	add	x1, x1, #0x0
 5e4:	add	x3, x3, #0x0
 5e8:	mov	w2, #0x99                  	// #153
 5ec:	bl	0 <__assert_fail>

00000000000005f0 <_ZN3lld4args8getLinesEN4llvm15MemoryBufferRefE>:
 5f0:	sub	sp, sp, #0x60
 5f4:	stp	x29, x30, [sp, #32]
 5f8:	str	x23, [sp, #48]
 5fc:	stp	x22, x21, [sp, #64]
 600:	stp	x20, x19, [sp, #80]
 604:	add	x29, sp, #0x20
 608:	mov	x19, x8
 60c:	add	x8, sp, #0x10
 610:	add	x22, x8, #0x10
 614:	stp	x22, xzr, [sp, #16]
 618:	ldr	q0, [x0]
 61c:	mov	x0, sp
 620:	add	x1, sp, #0x10
 624:	mov	w2, #0xa                   	// #10
 628:	mov	w3, #0xffffffff            	// #-1
 62c:	mov	w4, #0x1                   	// #1
 630:	str	q0, [sp]
 634:	bl	0 <_ZNK4llvm9StringRef5splitERNS_15SmallVectorImplIS0_EEcib>
 638:	ldr	w8, [sp, #24]
 63c:	ldr	x20, [sp, #16]
 640:	stp	xzr, xzr, [x19]
 644:	str	xzr, [x19, #16]
 648:	cbz	w8, 6c4 <_ZN3lld4args8getLinesEN4llvm15MemoryBufferRefE+0xd4>
 64c:	adrp	x21, 0 <_ZN3lld4args13getCGOptLevelEi>
 650:	lsl	x23, x8, #4
 654:	add	x21, x21, #0x0
 658:	ldr	q0, [x20]
 65c:	mov	x0, sp
 660:	mov	w2, #0x6                   	// #6
 664:	mov	x1, x21
 668:	str	q0, [sp]
 66c:	bl	0 <_ZN3lld4args13getCGOptLevelEi>
 670:	stp	x0, x1, [sp]
 674:	cbz	x1, 6b4 <_ZN3lld4args8getLinesEN4llvm15MemoryBufferRefE+0xc4>
 678:	ldrb	w8, [x0]
 67c:	cmp	w8, #0x23
 680:	b.eq	6b4 <_ZN3lld4args8getLinesEN4llvm15MemoryBufferRefE+0xc4>  // b.none
 684:	ldp	x1, x8, [x19, #8]
 688:	cmp	x1, x8
 68c:	b.eq	6a8 <_ZN3lld4args8getLinesEN4llvm15MemoryBufferRefE+0xb8>  // b.none
 690:	ldr	q0, [sp]
 694:	str	q0, [x1]
 698:	ldr	x8, [x19, #8]
 69c:	add	x8, x8, #0x10
 6a0:	str	x8, [x19, #8]
 6a4:	b	6b4 <_ZN3lld4args8getLinesEN4llvm15MemoryBufferRefE+0xc4>
 6a8:	mov	x2, sp
 6ac:	mov	x0, x19
 6b0:	bl	0 <_ZN3lld4args13getCGOptLevelEi>
 6b4:	subs	x23, x23, #0x10
 6b8:	add	x20, x20, #0x10
 6bc:	b.ne	658 <_ZN3lld4args8getLinesEN4llvm15MemoryBufferRefE+0x68>  // b.any
 6c0:	ldr	x20, [sp, #16]
 6c4:	cmp	x20, x22
 6c8:	b.eq	6d4 <_ZN3lld4args8getLinesEN4llvm15MemoryBufferRefE+0xe4>  // b.none
 6cc:	mov	x0, x20
 6d0:	bl	0 <free>
 6d4:	ldp	x20, x19, [sp, #80]
 6d8:	ldp	x22, x21, [sp, #64]
 6dc:	ldr	x23, [sp, #48]
 6e0:	ldp	x29, x30, [sp, #32]
 6e4:	add	sp, sp, #0x60
 6e8:	ret

00000000000006ec <_ZN3lld4args21getFilenameWithoutExeEN4llvm9StringRefE>:
 6ec:	sub	sp, sp, #0x20
 6f0:	stp	x29, x30, [sp, #16]
 6f4:	add	x29, sp, #0x10
 6f8:	stp	x0, x1, [sp]
 6fc:	adrp	x1, 0 <_ZN3lld4args13getCGOptLevelEi>
 700:	add	x1, x1, #0x0
 704:	mov	x0, sp
 708:	mov	w2, #0x4                   	// #4
 70c:	bl	0 <_ZNK4llvm9StringRef14endswith_lowerES0_>
 710:	ldp	x8, x1, [sp]
 714:	mov	w2, #0x2                   	// #2
 718:	tbz	w0, #0, 728 <_ZN3lld4args21getFilenameWithoutExeEN4llvm9StringRefE+0x3c>
 71c:	mov	x0, x8
 720:	bl	0 <_ZN4llvm3sys4path4stemENS_9StringRefENS1_5StyleE>
 724:	b	730 <_ZN3lld4args21getFilenameWithoutExeEN4llvm9StringRefE+0x44>
 728:	mov	x0, x8
 72c:	bl	0 <_ZN4llvm3sys4path8filenameENS_9StringRefENS1_5StyleE>
 730:	ldp	x29, x30, [sp, #16]
 734:	add	sp, sp, #0x20
 738:	ret

Disassembly of section .text._ZNK4llvm3opt7ArgList10getLastArgIJjEEEPNS0_3ArgEDpT_:

0000000000000000 <_ZNK4llvm3opt7ArgList10getLastArgIJjEEEPNS0_3ArgEDpT_>:
   0:	sub	sp, sp, #0x70
   4:	stp	x29, x30, [sp, #80]
   8:	stp	x20, x19, [sp, #96]
   c:	add	x29, sp, #0x50
  10:	add	x8, sp, #0x20
  14:	bl	0 <_ZNK4llvm3opt7ArgList10getLastArgIJjEEEPNS0_3ArgEDpT_>
  18:	ldr	q0, [sp, #32]
  1c:	ldp	x9, x20, [sp, #48]
  20:	str	q0, [sp]
  24:	ldr	x8, [sp]
  28:	str	x9, [sp, #16]
  2c:	cmp	x8, x20
  30:	b.eq	6c <_ZNK4llvm3opt7ArgList10getLastArgIJjEEEPNS0_3ArgEDpT_+0x6c>  // b.none
  34:	ldr	x19, [x8], #8
  38:	mov	x0, sp
  3c:	ldr	x9, [x19, #16]
  40:	cmp	x9, #0x0
  44:	csel	x9, x19, x9, eq  // eq = none
  48:	ldrb	w10, [x9, #44]
  4c:	orr	w10, w10, #0x1
  50:	strb	w10, [x9, #44]
  54:	str	x8, [sp]
  58:	bl	0 <_ZNK4llvm3opt7ArgList10getLastArgIJjEEEPNS0_3ArgEDpT_>
  5c:	ldr	x8, [sp]
  60:	cmp	x8, x20
  64:	b.ne	34 <_ZNK4llvm3opt7ArgList10getLastArgIJjEEEPNS0_3ArgEDpT_+0x34>  // b.any
  68:	b	70 <_ZNK4llvm3opt7ArgList10getLastArgIJjEEEPNS0_3ArgEDpT_+0x70>
  6c:	mov	x19, xzr
  70:	mov	x0, x19
  74:	ldp	x20, x19, [sp, #96]
  78:	ldp	x29, x30, [sp, #80]
  7c:	add	sp, sp, #0x70
  80:	ret

Disassembly of section .text._ZN4llvm5TwineC2EPKc:

0000000000000000 <_ZN4llvm5TwineC2EPKc>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	mov	w8, #0x101                 	// #257
   c:	stp	xzr, xzr, [x0]
  10:	strh	w8, [x0, #16]
  14:	ldrb	w8, [x1]
  18:	cbz	w8, 28 <_ZN4llvm5TwineC2EPKc+0x28>
  1c:	mov	w8, #0x3                   	// #3
  20:	str	x1, [x0]
  24:	b	2c <_ZN4llvm5TwineC2EPKc+0x2c>
  28:	mov	w8, #0x1                   	// #1
  2c:	strb	w8, [x0, #16]
  30:	bl	0 <_ZN4llvm5TwineC2EPKc>
  34:	tbz	w0, #0, 40 <_ZN4llvm5TwineC2EPKc+0x40>
  38:	ldp	x29, x30, [sp], #16
  3c:	ret
  40:	adrp	x0, 0 <_ZN4llvm5TwineC2EPKc>
  44:	adrp	x1, 0 <_ZN4llvm5TwineC2EPKc>
  48:	adrp	x3, 0 <_ZN4llvm5TwineC2EPKc>
  4c:	add	x0, x0, #0x0
  50:	add	x1, x1, #0x0
  54:	add	x3, x3, #0x0
  58:	mov	w2, #0x112                 	// #274
  5c:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm3opt7ArgList8filteredIJiEEENS_14iterator_rangeINS0_12arg_iteratorIPKPNS0_3ArgEXsZT_EEEEEDpT_:

0000000000000000 <_ZNK4llvm3opt7ArgList8filteredIJiEEENS_14iterator_rangeINS0_12arg_iteratorIPKPNS0_3ArgEXsZT_EEEEEDpT_>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #48]
   8:	str	x21, [sp, #64]
   c:	stp	x20, x19, [sp, #80]
  10:	add	x29, sp, #0x30
  14:	mov	w19, w1
  18:	str	w1, [x29, #24]
  1c:	add	x1, x29, #0x18
  20:	mov	w2, #0x1                   	// #1
  24:	mov	x20, x0
  28:	mov	x21, x8
  2c:	bl	0 <_ZNK4llvm3opt7ArgList8getRangeESt16initializer_listINS0_12OptSpecifierEE>
  30:	ldr	x8, [x20, #8]
  34:	lsr	x9, x0, #29
  38:	and	x9, x9, #0x7fffffff8
  3c:	str	w19, [sp, #40]
  40:	add	x10, x8, w0, uxtw #3
  44:	add	x20, x8, x9
  48:	add	x0, sp, #0x18
  4c:	stp	x10, x20, [sp, #24]
  50:	bl	0 <_ZNK4llvm3opt7ArgList8filteredIJiEEENS_14iterator_rangeINS0_12arg_iteratorIPKPNS0_3ArgEXsZT_EEEEEDpT_>
  54:	mov	x0, sp
  58:	stp	x20, x20, [sp]
  5c:	str	w19, [sp, #16]
  60:	bl	0 <_ZNK4llvm3opt7ArgList8filteredIJiEEENS_14iterator_rangeINS0_12arg_iteratorIPKPNS0_3ArgEXsZT_EEEEEDpT_>
  64:	ldr	x8, [sp, #40]
  68:	ldur	q0, [sp, #24]
  6c:	ldr	x9, [sp, #16]
  70:	ldr	q1, [sp]
  74:	str	x8, [x21, #16]
  78:	str	q0, [x21]
  7c:	str	x9, [x21, #40]
  80:	stur	q1, [x21, #24]
  84:	ldp	x20, x19, [sp, #80]
  88:	ldr	x21, [sp, #64]
  8c:	ldp	x29, x30, [sp, #48]
  90:	add	sp, sp, #0x60
  94:	ret

Disassembly of section .text._ZNK4llvm3opt7ArgList16filtered_reverseIJiEEENS_14iterator_rangeINS0_12arg_iteratorISt16reverse_iteratorIPKPNS0_3ArgEEXsZT_EEEEEDpT_:

0000000000000000 <_ZNK4llvm3opt7ArgList16filtered_reverseIJiEEENS_14iterator_rangeINS0_12arg_iteratorISt16reverse_iteratorIPKPNS0_3ArgEEXsZT_EEEEEDpT_>:
   0:	sub	sp, sp, #0x70
   4:	stp	x29, x30, [sp, #64]
   8:	str	x21, [sp, #80]
   c:	stp	x20, x19, [sp, #96]
  10:	add	x29, sp, #0x40
  14:	mov	w19, w1
  18:	str	w1, [x29, #24]
  1c:	add	x1, x29, #0x18
  20:	mov	w2, #0x1                   	// #1
  24:	mov	x20, x0
  28:	mov	x21, x8
  2c:	bl	0 <_ZNK4llvm3opt7ArgList8getRangeESt16initializer_listINS0_12OptSpecifierEE>
  30:	ldr	x8, [x20, #8]
  34:	lsr	x9, x0, #29
  38:	and	x9, x9, #0x7fffffff8
  3c:	str	w19, [sp, #48]
  40:	add	x9, x8, x9
  44:	add	x20, x8, w0, uxtw #3
  48:	add	x0, sp, #0x20
  4c:	stp	x9, x20, [sp, #32]
  50:	bl	0 <_ZNK4llvm3opt7ArgList16filtered_reverseIJiEEENS_14iterator_rangeINS0_12arg_iteratorISt16reverse_iteratorIPKPNS0_3ArgEEXsZT_EEEEEDpT_>
  54:	mov	x0, sp
  58:	stp	x20, x20, [sp]
  5c:	str	w19, [sp, #16]
  60:	bl	0 <_ZNK4llvm3opt7ArgList16filtered_reverseIJiEEENS_14iterator_rangeINS0_12arg_iteratorISt16reverse_iteratorIPKPNS0_3ArgEEXsZT_EEEEEDpT_>
  64:	ldr	q0, [sp, #32]
  68:	ldr	w8, [sp, #48]
  6c:	ldr	q1, [sp]
  70:	ldr	w9, [sp, #16]
  74:	str	q0, [x21]
  78:	str	w8, [x21, #16]
  7c:	stur	q1, [x21, #24]
  80:	str	w9, [x21, #40]
  84:	ldp	x20, x19, [sp, #96]
  88:	ldr	x21, [sp, #80]
  8c:	ldp	x29, x30, [sp, #64]
  90:	add	sp, sp, #0x70
  94:	ret

Disassembly of section .text._ZN4llvm5TwineC2ERKNS_9StringRefE:

0000000000000000 <_ZN4llvm5TwineC2ERKNS_9StringRefE>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	mov	w8, #0x105                 	// #261
   c:	strh	w8, [x0, #16]
  10:	stp	x1, xzr, [x0]
  14:	bl	0 <_ZN4llvm5TwineC2ERKNS_9StringRefE>
  18:	tbz	w0, #0, 24 <_ZN4llvm5TwineC2ERKNS_9StringRefE+0x24>
  1c:	ldp	x29, x30, [sp], #16
  20:	ret
  24:	adrp	x0, 0 <_ZN4llvm5TwineC2ERKNS_9StringRefE>
  28:	adrp	x1, 0 <_ZN4llvm5TwineC2ERKNS_9StringRefE>
  2c:	adrp	x3, 0 <_ZN4llvm5TwineC2ERKNS_9StringRefE>
  30:	add	x0, x0, #0x0
  34:	add	x1, x1, #0x0
  38:	add	x3, x3, #0x0
  3c:	mov	w2, #0x121                 	// #289
  40:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm9StringRef4trimES0_:

0000000000000000 <_ZNK4llvm9StringRef4trimES0_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #16]
   8:	str	x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	add	x29, sp, #0x10
  14:	mov	x3, xzr
  18:	mov	x19, x2
  1c:	mov	x20, x1
  20:	mov	x21, x0
  24:	bl	0 <_ZNK4llvm9StringRef17find_first_not_ofES0_m>
  28:	ldp	x9, x8, [x21]
  2c:	mov	x1, x20
  30:	mov	x2, x19
  34:	cmp	x0, x8
  38:	csel	x10, x0, x8, cc  // cc = lo, ul, last
  3c:	add	x9, x9, x10
  40:	sub	x8, x8, x10
  44:	mov	x0, sp
  48:	stp	x9, x8, [sp]
  4c:	bl	0 <_ZNK4llvm9StringRef4trimES0_>
  50:	ldp	x20, x19, [sp, #48]
  54:	ldr	x21, [sp, #32]
  58:	ldp	x29, x30, [sp, #16]
  5c:	add	sp, sp, #0x40
  60:	ret

Disassembly of section .text._ZN4llvm5TwineC2ENS0_5ChildENS0_8NodeKindES1_S2_:

0000000000000000 <_ZN4llvm5TwineC2ENS0_5ChildENS0_8NodeKindES1_S2_>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	stp	x1, x3, [x0]
   c:	strb	w2, [x0, #16]
  10:	strb	w4, [x0, #17]
  14:	bl	0 <_ZN4llvm5TwineC2ENS0_5ChildENS0_8NodeKindES1_S2_>
  18:	tbz	w0, #0, 24 <_ZN4llvm5TwineC2ENS0_5ChildENS0_8NodeKindES1_S2_+0x24>
  1c:	ldp	x29, x30, [sp], #16
  20:	ret
  24:	adrp	x0, 0 <_ZN4llvm5TwineC2ENS0_5ChildENS0_8NodeKindES1_S2_>
  28:	adrp	x1, 0 <_ZN4llvm5TwineC2ENS0_5ChildENS0_8NodeKindES1_S2_>
  2c:	adrp	x3, 0 <_ZN4llvm5TwineC2ENS0_5ChildENS0_8NodeKindES1_S2_>
  30:	add	x0, x0, #0x0
  34:	add	x1, x1, #0x0
  38:	add	x3, x3, #0x0
  3c:	mov	w2, #0xb8                  	// #184
  40:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm5Twine7isValidEv:

0000000000000000 <_ZNK4llvm5Twine7isValidEv>:
   0:	ldrb	w9, [x0, #16]
   4:	ldrb	w8, [x0, #17]
   8:	cmp	w9, #0x1
   c:	b.hi	1c <_ZNK4llvm5Twine7isValidEv+0x1c>  // b.pmore
  10:	cmp	w8, #0x1
  14:	b.ne	78 <_ZNK4llvm5Twine7isValidEv+0x78>  // b.any
  18:	b	80 <_ZNK4llvm5Twine7isValidEv+0x80>
  1c:	cbz	w8, 78 <_ZNK4llvm5Twine7isValidEv+0x78>
  20:	cmp	w8, #0x1
  24:	b.ne	38 <_ZNK4llvm5Twine7isValidEv+0x38>  // b.any
  28:	cmp	w9, #0x2
  2c:	b.ne	80 <_ZNK4llvm5Twine7isValidEv+0x80>  // b.any
  30:	mov	w8, #0x1                   	// #1
  34:	b	40 <_ZNK4llvm5Twine7isValidEv+0x40>
  38:	cmp	w9, #0x2
  3c:	b.ne	58 <_ZNK4llvm5Twine7isValidEv+0x58>  // b.any
  40:	ldr	x9, [x0]
  44:	ldrb	w10, [x9, #16]
  48:	cbz	w10, 78 <_ZNK4llvm5Twine7isValidEv+0x78>
  4c:	ldrb	w9, [x9, #17]
  50:	cmp	w9, #0x1
  54:	b.eq	78 <_ZNK4llvm5Twine7isValidEv+0x78>  // b.none
  58:	cmp	w8, #0x2
  5c:	b.ne	80 <_ZNK4llvm5Twine7isValidEv+0x80>  // b.any
  60:	ldr	x8, [x0, #8]
  64:	ldrb	w9, [x8, #16]
  68:	cbz	w9, 78 <_ZNK4llvm5Twine7isValidEv+0x78>
  6c:	ldrb	w8, [x8, #17]
  70:	cmp	w8, #0x1
  74:	b.ne	80 <_ZNK4llvm5Twine7isValidEv+0x80>  // b.any
  78:	mov	w0, wzr
  7c:	ret
  80:	mov	w0, #0x1                   	// #1
  84:	ret

Disassembly of section .text._ZN4llvm5TwineC2ERKNS_9StringRefEPKc:

0000000000000000 <_ZN4llvm5TwineC2ERKNS_9StringRefEPKc>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	mov	w8, #0x305                 	// #773
   c:	strh	w8, [x0, #16]
  10:	stp	x1, x2, [x0]
  14:	bl	0 <_ZN4llvm5TwineC2ERKNS_9StringRefEPKc>
  18:	tbz	w0, #0, 24 <_ZN4llvm5TwineC2ERKNS_9StringRefEPKc+0x24>
  1c:	ldp	x29, x30, [sp], #16
  20:	ret
  24:	adrp	x0, 0 <_ZN4llvm5TwineC2ERKNS_9StringRefEPKc>
  28:	adrp	x1, 0 <_ZN4llvm5TwineC2ERKNS_9StringRefEPKc>
  2c:	adrp	x3, 0 <_ZN4llvm5TwineC2ERKNS_9StringRefEPKc>
  30:	add	x0, x0, #0x0
  34:	add	x1, x1, #0x0
  38:	add	x3, x3, #0x0
  3c:	mov	w2, #0x171                 	// #369
  40:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm9StringRef5splitES0_:

0000000000000000 <_ZNK4llvm9StringRef5splitES0_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x3, xzr
  14:	mov	x20, x2
  18:	mov	x21, x0
  1c:	mov	x19, x8
  20:	bl	0 <_ZNK4llvm9StringRef4findES0_m>
  24:	cmn	x0, #0x1
  28:	b.eq	58 <_ZNK4llvm9StringRef5splitES0_+0x58>  // b.none
  2c:	ldp	x9, x8, [x21]
  30:	add	x10, x0, x20
  34:	cmp	x8, x0
  38:	csel	x11, x8, x0, cc  // cc = lo, ul, last
  3c:	cmp	x8, x10
  40:	csel	x10, x8, x10, cc  // cc = lo, ul, last
  44:	stp	x9, x11, [x19]
  48:	add	x9, x9, x10
  4c:	sub	x8, x8, x10
  50:	stp	x9, x8, [x19, #16]
  54:	b	64 <_ZNK4llvm9StringRef5splitES0_+0x64>
  58:	ldr	q0, [x21]
  5c:	stp	xzr, xzr, [x19, #16]
  60:	str	q0, [x19]
  64:	ldp	x20, x19, [sp, #32]
  68:	ldr	x21, [sp, #16]
  6c:	ldp	x29, x30, [sp], #48
  70:	ret

Disassembly of section .text._ZN4llvm5TwineC2EPKcRKNS_9StringRefE:

0000000000000000 <_ZN4llvm5TwineC2EPKcRKNS_9StringRefE>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	mov	w8, #0x503                 	// #1283
   c:	strh	w8, [x0, #16]
  10:	stp	x1, x2, [x0]
  14:	bl	0 <_ZN4llvm5TwineC2EPKcRKNS_9StringRefE>
  18:	tbz	w0, #0, 24 <_ZN4llvm5TwineC2EPKcRKNS_9StringRefE+0x24>
  1c:	ldp	x29, x30, [sp], #16
  20:	ret
  24:	adrp	x0, 0 <_ZN4llvm5TwineC2EPKcRKNS_9StringRefE>
  28:	adrp	x1, 0 <_ZN4llvm5TwineC2EPKcRKNS_9StringRefE>
  2c:	adrp	x3, 0 <_ZN4llvm5TwineC2EPKcRKNS_9StringRefE>
  30:	add	x0, x0, #0x0
  34:	add	x1, x1, #0x0
  38:	add	x3, x3, #0x0
  3c:	mov	w2, #0x169                 	// #361
  40:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm9StringRef5rtrimES0_:

0000000000000000 <_ZNK4llvm9StringRef5rtrimES0_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldr	x20, [x0, #8]
  10:	mov	x3, #0xffffffffffffffff    	// #-1
  14:	mov	x19, x0
  18:	bl	0 <_ZNK4llvm9StringRef16find_last_not_ofES0_m>
  1c:	ldr	x8, [x19, #8]
  20:	add	x9, x0, #0x1
  24:	cmp	x9, x8
  28:	csinc	x9, x8, x0, cs  // cs = hs, nlast
  2c:	sub	x9, x20, x9
  30:	subs	x1, x8, x9
  34:	b.cc	48 <_ZNK4llvm9StringRef5rtrimES0_+0x48>  // b.lo, b.ul, b.last
  38:	ldr	x0, [x19]
  3c:	ldp	x20, x19, [sp, #16]
  40:	ldp	x29, x30, [sp], #32
  44:	ret
  48:	adrp	x0, 0 <_ZNK4llvm9StringRef5rtrimES0_>
  4c:	adrp	x1, 0 <_ZNK4llvm9StringRef5rtrimES0_>
  50:	adrp	x3, 0 <_ZNK4llvm9StringRef5rtrimES0_>
  54:	add	x0, x0, #0x0
  58:	add	x1, x1, #0x0
  5c:	add	x3, x3, #0x0
  60:	mov	w2, #0x28b                 	// #651
  64:	bl	0 <__assert_fail>

Disassembly of section .text._ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_:

0000000000000000 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	str	x25, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	mov	x29, sp
  18:	mov	x24, x2
  1c:	adrp	x2, 0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
  20:	mov	x21, x1
  24:	add	x2, x2, #0x0
  28:	mov	w1, #0x1                   	// #1
  2c:	mov	x19, x0
  30:	bl	0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
  34:	ldp	x22, x25, [x19]
  38:	mov	x20, x0
  3c:	mov	x0, x19
  40:	mov	x1, x20
  44:	bl	0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
  48:	ldr	q0, [x24]
  4c:	subs	x8, x21, x22
  50:	mov	x23, x0
  54:	str	q0, [x0, x8]
  58:	mov	x8, x0
  5c:	b.eq	7c <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x7c>  // b.none
  60:	mov	x8, x23
  64:	mov	x9, x22
  68:	ldr	q0, [x9], #16
  6c:	cmp	x21, x9
  70:	str	q0, [x8]
  74:	add	x8, x8, #0x10
  78:	b.ne	68 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x68>  // b.any
  7c:	cmp	x25, x21
  80:	add	x24, x8, #0x10
  84:	b.eq	9c <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x9c>  // b.none
  88:	ldr	q0, [x21], #16
  8c:	cmp	x25, x21
  90:	str	q0, [x24]
  94:	add	x24, x24, #0x10
  98:	b.ne	88 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x88>  // b.any
  9c:	cbz	x22, a8 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0xa8>
  a0:	mov	x0, x22
  a4:	bl	0 <_ZdlPv>
  a8:	add	x8, x23, x20, lsl #4
  ac:	stp	x23, x24, [x19]
  b0:	str	x8, [x19, #16]
  b4:	ldp	x20, x19, [sp, #64]
  b8:	ldp	x22, x21, [sp, #48]
  bc:	ldp	x24, x23, [sp, #32]
  c0:	ldr	x25, [sp, #16]
  c4:	ldp	x29, x30, [sp], #80
  c8:	ret

Disassembly of section .text._ZNKSt6vectorIN4llvm9StringRefESaIS1_EE12_M_check_lenEmPKc:

0000000000000000 <_ZNKSt6vectorIN4llvm9StringRefESaIS1_EE12_M_check_lenEmPKc>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldp	x9, x8, [x0]
   c:	sub	x9, x8, x9
  10:	mov	x8, #0x7ffffffffffffff     	// #576460752303423487
  14:	sub	x10, x8, x9, asr #4
  18:	cmp	x10, x1
  1c:	b.cc	54 <_ZNKSt6vectorIN4llvm9StringRefESaIS1_EE12_M_check_lenEmPKc+0x54>  // b.lo, b.ul, b.last
  20:	asr	x9, x9, #4
  24:	cmp	x9, x1
  28:	csel	x10, x1, x9, cc  // cc = lo, ul, last
  2c:	adds	x9, x10, x9
  30:	lsr	x11, x9, #59
  34:	cset	w10, cs  // cs = hs, nlast
  38:	cmp	x11, #0x0
  3c:	cset	w11, ne  // ne = any
  40:	orr	w10, w10, w11
  44:	cmp	w10, #0x0
  48:	csel	x0, x8, x9, ne  // ne = any
  4c:	ldp	x29, x30, [sp], #16
  50:	ret
  54:	mov	x0, x2
  58:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZNSt12_Vector_baseIN4llvm9StringRefESaIS1_EE11_M_allocateEm:

0000000000000000 <_ZNSt12_Vector_baseIN4llvm9StringRefESaIS1_EE11_M_allocateEm>:
   0:	cbz	x1, 14 <_ZNSt12_Vector_baseIN4llvm9StringRefESaIS1_EE11_M_allocateEm+0x14>
   4:	lsr	x8, x1, #59
   8:	cbnz	x8, 1c <_ZNSt12_Vector_baseIN4llvm9StringRefESaIS1_EE11_M_allocateEm+0x1c>
   c:	lsl	x0, x1, #4
  10:	b	0 <_Znwm>
  14:	mov	x0, xzr
  18:	ret
  1c:	stp	x29, x30, [sp, #-16]!
  20:	mov	x29, sp
  24:	bl	0 <_ZSt17__throw_bad_allocv>

Disassembly of section .text._ZNK4llvm3opt7ArgList8filteredIJjEEENS_14iterator_rangeINS0_12arg_iteratorIPKPNS0_3ArgEXsZT_EEEEEDpT_:

0000000000000000 <_ZNK4llvm3opt7ArgList8filteredIJjEEENS_14iterator_rangeINS0_12arg_iteratorIPKPNS0_3ArgEXsZT_EEEEEDpT_>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #48]
   8:	str	x21, [sp, #64]
   c:	stp	x20, x19, [sp, #80]
  10:	add	x29, sp, #0x30
  14:	mov	w19, w1
  18:	str	w1, [x29, #24]
  1c:	add	x1, x29, #0x18
  20:	mov	w2, #0x1                   	// #1
  24:	mov	x20, x0
  28:	mov	x21, x8
  2c:	bl	0 <_ZNK4llvm3opt7ArgList8getRangeESt16initializer_listINS0_12OptSpecifierEE>
  30:	ldr	x8, [x20, #8]
  34:	lsr	x9, x0, #29
  38:	and	x9, x9, #0x7fffffff8
  3c:	str	w19, [sp, #40]
  40:	add	x10, x8, w0, uxtw #3
  44:	add	x20, x8, x9
  48:	add	x0, sp, #0x18
  4c:	stp	x10, x20, [sp, #24]
  50:	bl	0 <_ZNK4llvm3opt7ArgList8filteredIJjEEENS_14iterator_rangeINS0_12arg_iteratorIPKPNS0_3ArgEXsZT_EEEEEDpT_>
  54:	mov	x0, sp
  58:	stp	x20, x20, [sp]
  5c:	str	w19, [sp, #16]
  60:	bl	0 <_ZNK4llvm3opt7ArgList8filteredIJjEEENS_14iterator_rangeINS0_12arg_iteratorIPKPNS0_3ArgEXsZT_EEEEEDpT_>
  64:	ldr	x8, [sp, #40]
  68:	ldur	q0, [sp, #24]
  6c:	ldr	x9, [sp, #16]
  70:	ldr	q1, [sp]
  74:	str	x8, [x21, #16]
  78:	str	q0, [x21]
  7c:	str	x9, [x21, #40]
  80:	stur	q1, [x21, #24]
  84:	ldp	x20, x19, [sp, #80]
  88:	ldr	x21, [sp, #64]
  8c:	ldp	x29, x30, [sp, #48]
  90:	add	sp, sp, #0x60
  94:	ret

Disassembly of section .text._ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj1EE13SkipToNextArgEv:

0000000000000000 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj1EE13SkipToNextArgEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldp	x8, x9, [x0]
  10:	cmp	x8, x9
  14:	b.eq	48 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj1EE13SkipToNextArgEv+0x48>  // b.none
  18:	mov	x19, x0
  1c:	ldr	x0, [x8]
  20:	cbz	x0, 38 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj1EE13SkipToNextArgEv+0x38>
  24:	ldr	w1, [x19, #16]
  28:	cbz	w1, 38 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj1EE13SkipToNextArgEv+0x38>
  2c:	bl	0 <_ZNK4llvm3opt6Option7matchesENS0_12OptSpecifierE>
  30:	tbnz	w0, #0, 48 <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj1EE13SkipToNextArgEv+0x48>
  34:	ldp	x8, x9, [x19]
  38:	add	x8, x8, #0x8
  3c:	cmp	x8, x9
  40:	str	x8, [x19]
  44:	b.ne	1c <_ZN4llvm3opt12arg_iteratorIPKPNS0_3ArgELj1EE13SkipToNextArgEv+0x1c>  // b.any
  48:	ldr	x19, [sp, #16]
  4c:	ldp	x29, x30, [sp], #32
  50:	ret

Disassembly of section .text._ZN4llvm3opt12arg_iteratorISt16reverse_iteratorIPKPNS0_3ArgEELj1EE13SkipToNextArgEv:

0000000000000000 <_ZN4llvm3opt12arg_iteratorISt16reverse_iteratorIPKPNS0_3ArgEELj1EE13SkipToNextArgEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldp	x8, x9, [x0]
  10:	cmp	x8, x9
  14:	b.eq	48 <_ZN4llvm3opt12arg_iteratorISt16reverse_iteratorIPKPNS0_3ArgEELj1EE13SkipToNextArgEv+0x48>  // b.none
  18:	mov	x19, x0
  1c:	ldur	x0, [x8, #-8]
  20:	cbz	x0, 38 <_ZN4llvm3opt12arg_iteratorISt16reverse_iteratorIPKPNS0_3ArgEELj1EE13SkipToNextArgEv+0x38>
  24:	ldr	w1, [x19, #16]
  28:	cbz	w1, 38 <_ZN4llvm3opt12arg_iteratorISt16reverse_iteratorIPKPNS0_3ArgEELj1EE13SkipToNextArgEv+0x38>
  2c:	bl	0 <_ZNK4llvm3opt6Option7matchesENS0_12OptSpecifierE>
  30:	tbnz	w0, #0, 48 <_ZN4llvm3opt12arg_iteratorISt16reverse_iteratorIPKPNS0_3ArgEELj1EE13SkipToNextArgEv+0x48>
  34:	ldp	x8, x9, [x19]
  38:	sub	x8, x8, #0x8
  3c:	cmp	x8, x9
  40:	str	x8, [x19]
  44:	b.ne	1c <_ZN4llvm3opt12arg_iteratorISt16reverse_iteratorIPKPNS0_3ArgEELj1EE13SkipToNextArgEv+0x1c>  // b.any
  48:	ldr	x19, [sp, #16]
  4c:	ldp	x29, x30, [sp], #32
  50:	ret

Disassembly of section .text._ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_:

0000000000000000 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	str	x25, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	mov	x29, sp
  18:	mov	x24, x2
  1c:	adrp	x2, 0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
  20:	mov	x21, x1
  24:	add	x2, x2, #0x0
  28:	mov	w1, #0x1                   	// #1
  2c:	mov	x19, x0
  30:	bl	0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
  34:	ldp	x22, x25, [x19]
  38:	mov	x20, x0
  3c:	mov	x0, x19
  40:	mov	x1, x20
  44:	bl	0 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
  48:	ldr	q0, [x24]
  4c:	subs	x8, x21, x22
  50:	mov	x23, x0
  54:	str	q0, [x0, x8]
  58:	mov	x8, x0
  5c:	b.eq	7c <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x7c>  // b.none
  60:	mov	x8, x23
  64:	mov	x9, x22
  68:	ldr	q0, [x9], #16
  6c:	cmp	x21, x9
  70:	str	q0, [x8]
  74:	add	x8, x8, #0x10
  78:	b.ne	68 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x68>  // b.any
  7c:	cmp	x25, x21
  80:	add	x24, x8, #0x10
  84:	b.eq	9c <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x9c>  // b.none
  88:	ldr	q0, [x21], #16
  8c:	cmp	x25, x21
  90:	str	q0, [x24]
  94:	add	x24, x24, #0x10
  98:	b.ne	88 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x88>  // b.any
  9c:	cbz	x22, a8 <_ZNSt6vectorIN4llvm9StringRefESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0xa8>
  a0:	mov	x0, x22
  a4:	bl	0 <_ZdlPv>
  a8:	add	x8, x23, x20, lsl #4
  ac:	stp	x23, x24, [x19]
  b0:	str	x8, [x19, #16]
  b4:	ldp	x20, x19, [sp, #64]
  b8:	ldp	x22, x21, [sp, #48]
  bc:	ldp	x24, x23, [sp, #32]
  c0:	ldr	x25, [sp, #16]
  c4:	ldp	x29, x30, [sp], #80
  c8:	ret

DWARF.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE>:
   0:	sub	sp, sp, #0x120
   4:	stp	x29, x30, [sp, #192]
   8:	stp	x28, x27, [sp, #208]
   c:	stp	x26, x25, [sp, #224]
  10:	stp	x24, x23, [sp, #240]
  14:	stp	x22, x21, [sp, #256]
  18:	stp	x20, x19, [sp, #272]
  1c:	add	x29, sp, #0xc0
  20:	ldr	x8, [x1]
  24:	mov	x19, x0
  28:	str	xzr, [x1]
  2c:	movi	v0.2d, #0x0
  30:	mov	x20, x0
  34:	add	x0, x0, #0x20
  38:	mov	w1, wzr
  3c:	str	x8, [x19]
  40:	str	q0, [x20, #8]!
  44:	stur	q0, [x19, #24]
  48:	str	x0, [sp, #8]
  4c:	bl	0 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE>
  50:	ldr	x22, [x19]
  54:	mov	x0, x22
  58:	bl	0 <_ZN4llvm12DWARFContext16parseNormalUnitsEv>
  5c:	ldr	w8, [x22, #72]
  60:	ldr	x27, [x22, #16]
  64:	cmn	w8, #0x1
  68:	b.eq	74 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x74>  // b.none
  6c:	cbnz	w8, 7c <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x7c>
  70:	b	2d4 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x2d4>
  74:	ldr	w8, [x22, #24]
  78:	cbz	w8, 2d4 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x2d4>
  7c:	add	x28, x27, w8, uxtw #3
  80:	adrp	x22, 0 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE>
  84:	add	x8, sp, #0x10
  88:	add	x22, x22, #0x0
  8c:	add	x8, x8, #0x10
  90:	str	x8, [sp]
  94:	ldr	x0, [x19]
  98:	ldr	x1, [x27]
  9c:	sub	x8, x29, #0x20
  a0:	sub	x3, x29, #0x10
  a4:	mov	x2, x22
  a8:	bl	0 <_ZN4llvm12DWARFContext19getLineTableForUnitEPNS_9DWARFUnitENS_12function_refIFvNS_5ErrorEEEE>
  ac:	ldurb	w9, [x29, #-24]
  b0:	stur	xzr, [x29, #-40]
  b4:	ubfiz	w10, w9, #1, #1
  b8:	and	w8, w9, #0xfffffffd
  bc:	orr	w10, w10, w8
  c0:	sturb	w10, [x29, #-24]
  c4:	tbnz	w9, #0, e0 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0xe0>
  c8:	sub	x0, x29, #0x20
  cc:	bl	0 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE>
  d0:	ldr	x8, [x0]
  d4:	stur	x8, [x29, #-40]
  d8:	cbnz	x8, 10c <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x10c>
  dc:	b	2c0 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x2c0>
  e0:	ldur	x9, [x29, #-32]
  e4:	sturb	w8, [x29, #-24]
  e8:	sub	x0, x29, #0x30
  ec:	stur	xzr, [x29, #-32]
  f0:	orr	x8, x9, #0x1
  f4:	stur	x8, [x29, #-48]
  f8:	bl	31c <_ZZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EEENK3$_0clENS2_5ErrorE>
  fc:	ldur	x8, [x29, #-48]
 100:	cbnz	x8, 314 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x314>
 104:	ldur	x8, [x29, #-40]
 108:	cbz	x8, 2c0 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x2c0>
 10c:	ldp	x1, x9, [x19, #16]
 110:	cmp	x1, x9
 114:	b.eq	12c <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x12c>  // b.none
 118:	str	x8, [x1]
 11c:	ldr	x8, [x19, #16]
 120:	add	x8, x8, #0x8
 124:	str	x8, [x19, #16]
 128:	b	138 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x138>
 12c:	sub	x2, x29, #0x28
 130:	mov	x0, x20
 134:	bl	0 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE>
 138:	ldr	x24, [x27]
 13c:	mov	w1, wzr
 140:	mov	x0, x24
 144:	bl	0 <_ZN4llvm9DWARFUnit19extractDIEsIfNeededEb>
 148:	ldr	x23, [x24, #544]
 14c:	ldr	x21, [x24, #552]
 150:	cmp	x23, x21
 154:	b.eq	2c0 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x2c0>  // b.none
 158:	ldr	x8, [x27]
 15c:	stp	x8, x23, [x29, #-64]
 160:	cbz	x23, 2f4 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x2f4>
 164:	cbz	x8, 2f4 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x2f4>
 168:	ldr	x8, [x23, #16]
 16c:	cbz	x8, 2b8 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x2b8>
 170:	ldrh	w8, [x8, #4]
 174:	cmp	w8, #0x34
 178:	b.ne	2b8 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x2b8>  // b.any
 17c:	add	x8, sp, #0x48
 180:	sub	x0, x29, #0x40
 184:	mov	w1, #0x3f                  	// #63
 188:	bl	0 <_ZNK4llvm8DWARFDie4findENS_5dwarf9AttributeE>
 18c:	ldrb	w8, [sp, #120]
 190:	cbz	w8, 2b8 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x2b8>
 194:	add	x0, sp, #0x48
 198:	bl	0 <_ZNK4llvm14DWARFFormValue21getAsUnsignedConstantEv>
 19c:	tst	x1, #0xff
 1a0:	b.eq	2b8 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x2b8>  // b.none
 1a4:	cbz	x0, 2b8 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x2b8>
 1a8:	add	x8, sp, #0x48
 1ac:	sub	x0, x29, #0x40
 1b0:	mov	w1, #0x3a                  	// #58
 1b4:	bl	0 <_ZNK4llvm8DWARFDie4findENS_5dwarf9AttributeE>
 1b8:	ldrb	w8, [sp, #120]
 1bc:	cbz	w8, 1d8 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x1d8>
 1c0:	add	x0, sp, #0x48
 1c4:	bl	0 <_ZNK4llvm14DWARFFormValue21getAsUnsignedConstantEv>
 1c8:	tst	x1, #0xff
 1cc:	b.eq	1d8 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x1d8>  // b.none
 1d0:	mov	x24, x0
 1d4:	b	1dc <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x1dc>
 1d8:	mov	x24, xzr
 1dc:	ldur	x8, [x29, #-40]
 1e0:	and	x1, x24, #0xffffffff
 1e4:	add	x0, x8, #0x8
 1e8:	bl	0 <_ZNK4llvm14DWARFDebugLine8Prologue14hasFileAtIndexEm>
 1ec:	tbz	w0, #0, 2b8 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x2b8>
 1f0:	add	x8, sp, #0x48
 1f4:	sub	x0, x29, #0x40
 1f8:	mov	w1, #0x3b                  	// #59
 1fc:	bl	0 <_ZNK4llvm8DWARFDie4findENS_5dwarf9AttributeE>
 200:	ldrb	w8, [sp, #120]
 204:	cbz	w8, 220 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x220>
 208:	add	x0, sp, #0x48
 20c:	bl	0 <_ZNK4llvm14DWARFFormValue21getAsUnsignedConstantEv>
 210:	tst	x1, #0xff
 214:	b.eq	220 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x220>  // b.none
 218:	mov	x25, x0
 21c:	b	224 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x224>
 220:	mov	x25, xzr
 224:	add	x8, sp, #0x48
 228:	sub	x0, x29, #0x40
 22c:	mov	w1, #0x6e                  	// #110
 230:	bl	0 <_ZNK4llvm8DWARFDie4findENS_5dwarf9AttributeE>
 234:	add	x8, sp, #0x10
 238:	sub	x0, x29, #0x40
 23c:	mov	w1, #0x3                   	// #3
 240:	bl	0 <_ZNK4llvm8DWARFDie4findENS_5dwarf9AttributeE>
 244:	ldrb	w8, [sp, #64]
 248:	cbz	w8, 264 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x264>
 24c:	add	x0, sp, #0x10
 250:	bl	0 <_ZNK4llvm14DWARFFormValue12getAsCStringEv>
 254:	tst	x1, #0xff
 258:	b.eq	264 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x264>  // b.none
 25c:	mov	x26, x0
 260:	b	26c <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x26c>
 264:	adrp	x26, 0 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE>
 268:	add	x26, x26, #0x0
 26c:	ldrb	w8, [sp, #120]
 270:	cbz	w8, 288 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x288>
 274:	add	x0, sp, #0x48
 278:	bl	0 <_ZNK4llvm14DWARFFormValue12getAsCStringEv>
 27c:	tst	x1, #0xff
 280:	b.eq	288 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x288>  // b.none
 284:	mov	x26, x0
 288:	cbz	x26, 2b8 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x2b8>
 28c:	mov	x0, x26
 290:	bl	0 <strlen>
 294:	cbz	x0, 2b8 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x2b8>
 298:	ldur	x8, [x29, #-40]
 29c:	stp	x26, x0, [sp, #16]
 2a0:	ldp	x2, x0, [sp]
 2a4:	add	x1, sp, #0x10
 2a8:	str	x8, [sp, #32]
 2ac:	add	x8, sp, #0x48
 2b0:	stp	w24, w25, [sp, #40]
 2b4:	bl	0 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE>
 2b8:	add	x23, x23, #0x18
 2bc:	b	150 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x150>
 2c0:	sub	x0, x29, #0x20
 2c4:	bl	0 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE>
 2c8:	add	x27, x27, #0x8
 2cc:	cmp	x27, x28
 2d0:	b.ne	94 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE+0x94>  // b.any
 2d4:	ldp	x20, x19, [sp, #272]
 2d8:	ldp	x22, x21, [sp, #256]
 2dc:	ldp	x24, x23, [sp, #240]
 2e0:	ldp	x26, x25, [sp, #224]
 2e4:	ldp	x28, x27, [sp, #208]
 2e8:	ldp	x29, x30, [sp, #192]
 2ec:	add	sp, sp, #0x120
 2f0:	ret
 2f4:	adrp	x0, 0 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE>
 2f8:	adrp	x1, 0 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE>
 2fc:	adrp	x3, 0 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE>
 300:	add	x0, x0, #0x0
 304:	add	x1, x1, #0x0
 308:	add	x3, x3, #0x0
 30c:	mov	w2, #0x3c                  	// #60
 310:	bl	0 <__assert_fail>
 314:	sub	x0, x29, #0x30
 318:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>

000000000000031c <_ZZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EEENK3$_0clENS2_5ErrorE>:
 31c:	sub	sp, sp, #0xa0
 320:	stp	x29, x30, [sp, #112]
 324:	str	x21, [sp, #128]
 328:	stp	x20, x19, [sp, #144]
 32c:	add	x29, sp, #0x70
 330:	ldr	x8, [x0]
 334:	str	xzr, [x0]
 338:	tst	x8, #0xfffffffffffffffe
 33c:	and	x19, x8, #0xfffffffffffffffe
 340:	cset	w8, ne  // ne = any
 344:	orr	x8, x19, x8
 348:	stp	xzr, x8, [sp]
 34c:	cbz	x19, 444 <_ZZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EEENK3$_0clENS2_5ErrorE+0x128>
 350:	str	xzr, [sp, #8]
 354:	ldr	x8, [x19]
 358:	adrp	x1, 0 <_ZN4llvm9ErrorList2IDE>
 35c:	mov	x0, x19
 360:	ldr	x8, [x8, #48]
 364:	ldr	x1, [x1]
 368:	blr	x8
 36c:	tbz	w0, #0, 450 <_ZZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EEENK3$_0clENS2_5ErrorE+0x134>
 370:	mov	w8, #0x1                   	// #1
 374:	str	x8, [sp, #16]
 378:	ldp	x21, x20, [x19, #8]
 37c:	cmp	x21, x20
 380:	b.eq	47c <_ZZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EEENK3$_0clENS2_5ErrorE+0x160>  // b.none
 384:	mov	w8, #0x1                   	// #1
 388:	stur	x8, [x29, #-40]
 38c:	ldr	x8, [x21]
 390:	str	xzr, [x21]
 394:	sub	x0, x29, #0x8
 398:	stur	x8, [x29, #-8]
 39c:	add	x8, x29, #0x18
 3a0:	bl	854 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC1ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENK3$_0clENS_5ErrorEEUlRNS_13ErrorInfoBaseEE_JEEES9_S3_ISA_S5_ISA_EEOT_DpOT0_>
 3a4:	add	x8, sp, #0x18
 3a8:	sub	x0, x29, #0x28
 3ac:	add	x1, x29, #0x18
 3b0:	bl	0 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE>
 3b4:	ldr	x8, [sp, #24]
 3b8:	ldr	x9, [x29, #24]
 3bc:	orr	x8, x8, #0x1
 3c0:	stp	x8, xzr, [sp, #16]
 3c4:	cbnz	x9, 43c <_ZZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EEENK3$_0clENS2_5ErrorE+0x120>
 3c8:	add	x21, x21, #0x8
 3cc:	ldur	x0, [x29, #-8]
 3d0:	cbz	x0, 3e0 <_ZZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EEENK3$_0clENS2_5ErrorE+0xc4>
 3d4:	ldr	x8, [x0]
 3d8:	ldr	x8, [x8, #8]
 3dc:	blr	x8
 3e0:	ldur	x8, [x29, #-40]
 3e4:	stur	xzr, [x29, #-8]
 3e8:	cbnz	x8, 4d0 <_ZZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EEENK3$_0clENS2_5ErrorE+0x1b4>
 3ec:	cmp	x20, x21
 3f0:	b.eq	47c <_ZZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EEENK3$_0clENS2_5ErrorE+0x160>  // b.none
 3f4:	ldr	x8, [sp, #16]
 3f8:	sub	x0, x29, #0x8
 3fc:	orr	x8, x8, #0x1
 400:	stur	x8, [x29, #-40]
 404:	ldr	x8, [x21]
 408:	str	xzr, [x21], #8
 40c:	stur	x8, [x29, #-8]
 410:	add	x8, x29, #0x18
 414:	bl	854 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC1ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENK3$_0clENS_5ErrorEEUlRNS_13ErrorInfoBaseEE_JEEES9_S3_ISA_S5_ISA_EEOT_DpOT0_>
 418:	add	x8, sp, #0x18
 41c:	sub	x0, x29, #0x28
 420:	add	x1, x29, #0x18
 424:	bl	0 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE>
 428:	ldr	x8, [sp, #24]
 42c:	ldr	x9, [x29, #24]
 430:	orr	x8, x8, #0x1
 434:	stp	x8, xzr, [sp, #16]
 438:	cbz	x9, 3cc <_ZZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EEENK3$_0clENS2_5ErrorE+0xb0>
 43c:	add	x0, x29, #0x18
 440:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>
 444:	mov	w8, #0x1                   	// #1
 448:	str	x8, [sp, #16]
 44c:	b	48c <_ZZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EEENK3$_0clENS2_5ErrorE+0x170>
 450:	add	x8, sp, #0x10
 454:	add	x0, sp, #0x18
 458:	str	x19, [sp, #24]
 45c:	bl	854 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC1ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENK3$_0clENS_5ErrorEEUlRNS_13ErrorInfoBaseEE_JEEES9_S3_ISA_S5_ISA_EEOT_DpOT0_>
 460:	ldr	x0, [sp, #24]
 464:	cbz	x0, 474 <_ZZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EEENK3$_0clENS2_5ErrorE+0x158>
 468:	ldr	x8, [x0]
 46c:	ldr	x8, [x8, #8]
 470:	blr	x8
 474:	str	xzr, [sp, #24]
 478:	b	48c <_ZZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EEENK3$_0clENS2_5ErrorE+0x170>
 47c:	ldr	x8, [x19]
 480:	mov	x0, x19
 484:	ldr	x8, [x8, #8]
 488:	blr	x8
 48c:	ldr	x8, [sp, #16]
 490:	tst	x8, #0xfffffffffffffffe
 494:	and	x9, x8, #0xfffffffffffffffe
 498:	cset	w8, ne  // ne = any
 49c:	orr	x8, x9, x8
 4a0:	str	x8, [sp, #16]
 4a4:	cbnz	x9, 4d8 <_ZZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EEENK3$_0clENS2_5ErrorE+0x1bc>
 4a8:	cbnz	x8, 548 <_ZZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EEENK3$_0clENS2_5ErrorE+0x22c>
 4ac:	ldr	x8, [sp, #8]
 4b0:	cbnz	x8, 550 <_ZZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EEENK3$_0clENS2_5ErrorE+0x234>
 4b4:	ldr	x8, [sp]
 4b8:	cbnz	x8, 558 <_ZZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EEENK3$_0clENS2_5ErrorE+0x23c>
 4bc:	ldp	x20, x19, [sp, #144]
 4c0:	ldr	x21, [sp, #128]
 4c4:	ldp	x29, x30, [sp, #112]
 4c8:	add	sp, sp, #0xa0
 4cc:	ret
 4d0:	sub	x0, x29, #0x28
 4d4:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>
 4d8:	sturb	wzr, [x29, #-24]
 4dc:	stp	xzr, xzr, [sp, #40]
 4e0:	adrp	x10, 0 <_ZTVN4llvm18raw_string_ostreamE>
 4e4:	ldr	x10, [x10]
 4e8:	sub	x8, x29, #0x28
 4ec:	mov	w9, #0x1                   	// #1
 4f0:	adrp	x1, 0 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE>
 4f4:	add	x11, x8, #0x10
 4f8:	str	w9, [sp, #56]
 4fc:	add	x9, x10, #0x10
 500:	add	x1, x1, #0x0
 504:	add	x0, sp, #0x18
 508:	stp	x11, xzr, [x29, #-40]
 50c:	stp	x9, xzr, [sp, #24]
 510:	str	x8, [sp, #64]
 514:	bl	0 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE>
 518:	adrp	x1, 0 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE>
 51c:	add	x1, x1, #0x0
 520:	bl	0 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE>
 524:	add	x1, sp, #0x10
 528:	bl	0 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE>
 52c:	add	x0, sp, #0x18
 530:	bl	0 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE>
 534:	ldr	x0, [x0]
 538:	adrp	x1, 0 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE>
 53c:	add	x1, x1, #0x0
 540:	mov	w2, #0x2c9                 	// #713
 544:	bl	0 <_ZN4llvm25llvm_unreachable_internalEPKcS1_j>
 548:	add	x0, sp, #0x10
 54c:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>
 550:	add	x0, sp, #0x8
 554:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>
 558:	mov	x0, sp
 55c:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>

0000000000000560 <_ZN3lld10DWARFCache14getVariableLocB5cxx11EN4llvm9StringRefE>:
 560:	sub	sp, sp, #0xb0
 564:	stp	x29, x30, [sp, #128]
 568:	stp	x22, x21, [sp, #144]
 56c:	stp	x20, x19, [sp, #160]
 570:	add	x29, sp, #0x80
 574:	add	x20, x0, #0x20
 578:	mov	x21, x0
 57c:	stp	x1, x2, [x29, #-16]
 580:	sub	x1, x29, #0x10
 584:	add	x2, sp, #0x8
 588:	mov	x0, x20
 58c:	mov	x19, x8
 590:	bl	0 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE>
 594:	ldp	x9, x8, [x21, #32]
 598:	ldr	w11, [x21, #56]
 59c:	ldr	x10, [sp, #8]
 5a0:	stp	x20, x9, [x29, #-48]
 5a4:	add	x8, x8, x11, lsl #5
 5a8:	tbz	w0, #0, 5b4 <_ZN3lld10DWARFCache14getVariableLocB5cxx11EN4llvm9StringRefE+0x54>
 5ac:	stur	x10, [x29, #-32]
 5b0:	b	5b8 <_ZN3lld10DWARFCache14getVariableLocB5cxx11EN4llvm9StringRefE+0x58>
 5b4:	stur	x8, [x29, #-32]
 5b8:	sub	x0, x29, #0x30
 5bc:	add	x1, sp, #0x8
 5c0:	stur	x8, [x29, #-24]
 5c4:	stp	x20, x9, [sp, #8]
 5c8:	stp	x8, x8, [sp, #24]
 5cc:	bl	0 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE>
 5d0:	tbz	w0, #0, 5e0 <_ZN3lld10DWARFCache14getVariableLocB5cxx11EN4llvm9StringRefE+0x80>
 5d4:	strb	wzr, [x19]
 5d8:	strb	wzr, [x19, #40]
 5dc:	b	6c0 <_ZN3lld10DWARFCache14getVariableLocB5cxx11EN4llvm9StringRefE+0x160>
 5e0:	add	x8, sp, #0x30
 5e4:	add	x20, x8, #0x10
 5e8:	ldp	x9, x8, [x29, #-48]
 5ec:	stp	x20, xzr, [sp, #48]
 5f0:	strb	wzr, [sp, #64]
 5f4:	ldr	x9, [x9]
 5f8:	cmp	x9, x8
 5fc:	b.ne	6d4 <_ZN3lld10DWARFCache14getVariableLocB5cxx11EN4llvm9StringRefE+0x174>  // b.any
 600:	ldur	x8, [x29, #-32]
 604:	add	x5, sp, #0x30
 608:	mov	w4, #0x2                   	// #2
 60c:	mov	w6, #0x2                   	// #2
 610:	ldr	x9, [x8, #16]
 614:	ldr	w1, [x8, #24]
 618:	mov	x2, xzr
 61c:	mov	x3, xzr
 620:	add	x0, x9, #0x8
 624:	bl	0 <_ZNK4llvm14DWARFDebugLine8Prologue18getFileNameByIndexEmNS_9StringRefENS_19DILineInfoSpecifier16FileLineInfoKindERNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEENS_3sys4path5StyleE>
 628:	tbz	w0, #0, 688 <_ZN3lld10DWARFCache14getVariableLocB5cxx11EN4llvm9StringRefE+0x128>
 62c:	ldp	x8, x9, [x29, #-48]
 630:	ldr	x8, [x8]
 634:	cmp	x8, x9
 638:	b.ne	6d4 <_ZN3lld10DWARFCache14getVariableLocB5cxx11EN4llvm9StringRefE+0x174>  // b.any
 63c:	ldp	x1, x8, [sp, #48]
 640:	ldur	x21, [x29, #-32]
 644:	add	x9, sp, #0x8
 648:	add	x22, x9, #0x10
 64c:	add	x2, x1, x8
 650:	add	x0, sp, #0x8
 654:	str	x22, [sp, #8]
 658:	bl	0 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE>
 65c:	ldr	x9, [sp, #8]
 660:	ldr	w8, [x21, #28]
 664:	add	x10, x19, #0x10
 668:	str	x10, [x19]
 66c:	cmp	x9, x22
 670:	str	w8, [sp, #40]
 674:	b.eq	694 <_ZN3lld10DWARFCache14getVariableLocB5cxx11EN4llvm9StringRefE+0x134>  // b.none
 678:	ldr	x10, [sp, #24]
 67c:	str	x9, [x19]
 680:	str	x10, [x19, #16]
 684:	b	69c <_ZN3lld10DWARFCache14getVariableLocB5cxx11EN4llvm9StringRefE+0x13c>
 688:	strb	wzr, [x19]
 68c:	strb	wzr, [x19, #40]
 690:	b	6b0 <_ZN3lld10DWARFCache14getVariableLocB5cxx11EN4llvm9StringRefE+0x150>
 694:	ldr	q0, [x9]
 698:	str	q0, [x10]
 69c:	ldr	x9, [sp, #16]
 6a0:	str	w8, [x19, #32]
 6a4:	mov	w8, #0x1                   	// #1
 6a8:	strb	w8, [x19, #40]
 6ac:	str	x9, [x19, #8]
 6b0:	ldr	x0, [sp, #48]
 6b4:	cmp	x0, x20
 6b8:	b.eq	6c0 <_ZN3lld10DWARFCache14getVariableLocB5cxx11EN4llvm9StringRefE+0x160>  // b.none
 6bc:	bl	0 <_ZdlPv>
 6c0:	ldp	x20, x19, [sp, #160]
 6c4:	ldp	x22, x21, [sp, #144]
 6c8:	ldp	x29, x30, [sp, #128]
 6cc:	add	sp, sp, #0xb0
 6d0:	ret
 6d4:	adrp	x0, 0 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE>
 6d8:	adrp	x1, 0 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE>
 6dc:	adrp	x3, 0 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE>
 6e0:	add	x0, x0, #0x0
 6e4:	add	x1, x1, #0x0
 6e8:	add	x3, x3, #0x0
 6ec:	mov	w2, #0x4b9                 	// #1209
 6f0:	bl	0 <__assert_fail>

00000000000006f4 <_ZN3lld10DWARFCache13getDILineInfoEmm>:
 6f4:	sub	sp, sp, #0xb0
 6f8:	stp	x29, x30, [sp, #112]
 6fc:	stp	x24, x23, [sp, #128]
 700:	stp	x22, x21, [sp, #144]
 704:	stp	x20, x19, [sp, #160]
 708:	add	x29, sp, #0x70
 70c:	mov	x22, x0
 710:	add	x0, sp, #0x8
 714:	mov	x20, x2
 718:	mov	x21, x1
 71c:	mov	x19, x8
 720:	add	x23, sp, #0x8
 724:	bl	0 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE>
 728:	ldr	x24, [x22, #8]
 72c:	ldr	x22, [x22, #16]
 730:	cmp	x24, x22
 734:	b.eq	760 <_ZN3lld10DWARFCache13getDILineInfoEmm+0x6c>  // b.none
 738:	ldr	x0, [x24], #8
 73c:	add	x5, sp, #0x8
 740:	mov	w4, #0x2                   	// #2
 744:	mov	x1, x21
 748:	mov	x2, x20
 74c:	mov	x3, xzr
 750:	bl	0 <_ZNK4llvm14DWARFDebugLine9LineTable25getFileLineInfoForAddressENS_6object16SectionedAddressEPKcNS_19DILineInfoSpecifier16FileLineInfoKindERNS_10DILineInfoE>
 754:	tbnz	w0, #0, 780 <_ZN3lld10DWARFCache13getDILineInfoEmm+0x8c>
 758:	cmp	x22, x24
 75c:	b.ne	738 <_ZN3lld10DWARFCache13getDILineInfoEmm+0x44>  // b.any
 760:	ldr	x0, [sp, #40]
 764:	add	x8, x23, #0x30
 768:	strb	wzr, [x19]
 76c:	strb	wzr, [x19, #104]
 770:	cmp	x0, x8
 774:	b.eq	824 <_ZN3lld10DWARFCache13getDILineInfoEmm+0x130>  // b.none
 778:	bl	0 <_ZdlPv>
 77c:	b	824 <_ZN3lld10DWARFCache13getDILineInfoEmm+0x130>
 780:	ldr	x9, [sp, #8]
 784:	add	x8, sp, #0x8
 788:	add	x8, x8, #0x10
 78c:	add	x10, x19, #0x10
 790:	cmp	x9, x8
 794:	str	x10, [x19]
 798:	b.eq	7ac <_ZN3lld10DWARFCache13getDILineInfoEmm+0xb8>  // b.none
 79c:	ldr	x10, [sp, #24]
 7a0:	str	x9, [x19]
 7a4:	str	x10, [x19, #16]
 7a8:	b	7b4 <_ZN3lld10DWARFCache13getDILineInfoEmm+0xc0>
 7ac:	ldr	q0, [x9]
 7b0:	str	q0, [x10]
 7b4:	ldr	x9, [sp, #40]
 7b8:	ldr	x11, [sp, #16]
 7bc:	stp	x8, xzr, [sp, #8]
 7c0:	add	x8, sp, #0x8
 7c4:	add	x8, x8, #0x30
 7c8:	add	x10, x19, #0x30
 7cc:	cmp	x9, x8
 7d0:	strb	wzr, [sp, #24]
 7d4:	str	x11, [x19, #8]
 7d8:	str	x10, [x19, #32]
 7dc:	b.eq	7f0 <_ZN3lld10DWARFCache13getDILineInfoEmm+0xfc>  // b.none
 7e0:	ldr	x10, [sp, #56]
 7e4:	str	x9, [x19, #32]
 7e8:	str	x10, [x19, #48]
 7ec:	b	7f8 <_ZN3lld10DWARFCache13getDILineInfoEmm+0x104>
 7f0:	ldr	q0, [x9]
 7f4:	str	q0, [x10]
 7f8:	ldr	x9, [sp, #48]
 7fc:	stp	x8, xzr, [sp, #40]
 800:	ldr	x8, [sp, #104]
 804:	ldur	q0, [sp, #72]
 808:	ldur	q1, [sp, #88]
 80c:	mov	w10, #0x1                   	// #1
 810:	strb	wzr, [sp, #56]
 814:	str	x9, [x19, #40]
 818:	str	x8, [x19, #96]
 81c:	stp	q0, q1, [x19, #64]
 820:	strb	w10, [x19, #104]
 824:	ldr	x0, [sp, #8]
 828:	add	x8, sp, #0x8
 82c:	add	x8, x8, #0x10
 830:	cmp	x0, x8
 834:	b.eq	83c <_ZN3lld10DWARFCache13getDILineInfoEmm+0x148>  // b.none
 838:	bl	0 <_ZdlPv>
 83c:	ldp	x20, x19, [sp, #160]
 840:	ldp	x22, x21, [sp, #144]
 844:	ldp	x24, x23, [sp, #128]
 848:	ldp	x29, x30, [sp, #112]
 84c:	add	sp, sp, #0xb0
 850:	ret

0000000000000854 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC1ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENK3$_0clENS_5ErrorEEUlRNS_13ErrorInfoBaseEE_JEEES9_S3_ISA_S5_ISA_EEOT_DpOT0_>:
 854:	sub	sp, sp, #0x70
 858:	stp	x29, x30, [sp, #64]
 85c:	str	x21, [sp, #80]
 860:	stp	x20, x19, [sp, #96]
 864:	add	x29, sp, #0x40
 868:	mov	x21, x0
 86c:	ldr	x0, [x0]
 870:	adrp	x1, 0 <_ZN4llvm13ErrorInfoBase2IDE>
 874:	mov	x19, x8
 878:	ldr	x9, [x0]
 87c:	ldr	x9, [x9, #48]
 880:	ldr	x1, [x1]
 884:	blr	x9
 888:	ldr	x20, [x21]
 88c:	str	xzr, [x21]
 890:	tbz	w0, #0, 910 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC1ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENK3$_0clENS_5ErrorEEUlRNS_13ErrorInfoBaseEE_JEEES9_S3_ISA_S5_ISA_EEOT_DpOT0_+0xbc>
 894:	ldr	x8, [x20]
 898:	adrp	x1, 0 <_ZN4llvm13ErrorInfoBase2IDE>
 89c:	mov	x0, x20
 8a0:	ldr	x8, [x8, #48]
 8a4:	ldr	x1, [x1]
 8a8:	blr	x8
 8ac:	tbz	w0, #0, 92c <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC1ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENK3$_0clENS_5ErrorEEUlRNS_13ErrorInfoBaseEE_JEEES9_S3_ISA_S5_ISA_EEOT_DpOT0_+0xd8>
 8b0:	ldr	x8, [x20]
 8b4:	mov	x0, x20
 8b8:	add	x21, sp, #0x8
 8bc:	ldr	x9, [x8, #24]
 8c0:	add	x8, sp, #0x8
 8c4:	blr	x9
 8c8:	sub	x0, x29, #0x18
 8cc:	add	x1, sp, #0x8
 8d0:	bl	0 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE>
 8d4:	bl	0 <_ZN3lld12errorHandlerEv>
 8d8:	sub	x1, x29, #0x18
 8dc:	bl	0 <_ZN3lld12ErrorHandler4warnERKN4llvm5TwineE>
 8e0:	ldr	x0, [sp, #8]
 8e4:	add	x8, x21, #0x10
 8e8:	cmp	x0, x8
 8ec:	b.eq	8f4 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC1ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENK3$_0clENS_5ErrorEEUlRNS_13ErrorInfoBaseEE_JEEES9_S3_ISA_S5_ISA_EEOT_DpOT0_+0xa0>  // b.none
 8f0:	bl	0 <_ZdlPv>
 8f4:	mov	w8, #0x1                   	// #1
 8f8:	str	x8, [x19]
 8fc:	ldr	x8, [x20]
 900:	mov	x0, x20
 904:	ldr	x8, [x8, #8]
 908:	blr	x8
 90c:	b	918 <_ZN4llvm15handleErrorImplIZZN3lld10DWARFCacheC1ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS4_EEENK3$_0clENS_5ErrorEEUlRNS_13ErrorInfoBaseEE_JEEES9_S3_ISA_S5_ISA_EEOT_DpOT0_+0xc4>
 910:	orr	x8, x20, #0x1
 914:	str	x8, [x19]
 918:	ldp	x20, x19, [sp, #96]
 91c:	ldr	x21, [sp, #80]
 920:	ldp	x29, x30, [sp, #64]
 924:	add	sp, sp, #0x70
 928:	ret
 92c:	adrp	x0, 0 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE>
 930:	adrp	x1, 0 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE>
 934:	adrp	x3, 0 <_ZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EE>
 938:	add	x0, x0, #0x0
 93c:	add	x1, x1, #0x0
 940:	add	x3, x3, #0x0
 944:	mov	w2, #0x329                 	// #809
 948:	bl	0 <__assert_fail>

000000000000094c <_ZN4llvm12function_refIFvNS_5ErrorEEE11callback_fnIZN3lld10DWARFCacheC1ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS8_EEE3$_0EEvlS1_>:
 94c:	sub	sp, sp, #0x20
 950:	stp	x29, x30, [sp, #16]
 954:	add	x29, sp, #0x10
 958:	ldr	x8, [x1]
 95c:	add	x0, sp, #0x8
 960:	orr	x8, x8, #0x1
 964:	str	x8, [sp, #8]
 968:	str	xzr, [x1]
 96c:	bl	31c <_ZZN3lld10DWARFCacheC1ESt10unique_ptrIN4llvm12DWARFContextESt14default_deleteIS3_EEENK3$_0clENS2_5ErrorE>
 970:	ldr	x8, [sp, #8]
 974:	cbnz	x8, 984 <_ZN4llvm12function_refIFvNS_5ErrorEEE11callback_fnIZN3lld10DWARFCacheC1ESt10unique_ptrINS_12DWARFContextESt14default_deleteIS8_EEE3$_0EEvlS1_+0x38>
 978:	ldp	x29, x30, [sp, #16]
 97c:	add	sp, sp, #0x20
 980:	ret
 984:	add	x0, sp, #0x8
 988:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>

Disassembly of section .text._ZN4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEEdeEv:

0000000000000000 <_ZN4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEEdeEv>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldrb	w8, [x0, #8]
   c:	tbnz	w8, #1, 1c <_ZN4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEEdeEv+0x1c>
  10:	tbnz	w8, #0, 20 <_ZN4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEEdeEv+0x20>
  14:	ldp	x29, x30, [sp], #16
  18:	ret
  1c:	bl	0 <_ZN4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEEdeEv>
  20:	adrp	x0, 0 <_ZN4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEEdeEv>
  24:	adrp	x1, 0 <_ZN4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEEdeEv>
  28:	adrp	x3, 0 <_ZN4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEEdeEv>
  2c:	add	x0, x0, #0x0
  30:	add	x1, x1, #0x0
  34:	add	x3, x3, #0x0
  38:	mov	w2, #0x272                 	// #626
  3c:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEED2Ev:

0000000000000000 <_ZN4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEED2Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldrb	w8, [x0, #8]
  10:	mov	x19, x0
  14:	tbnz	w8, #1, 40 <_ZN4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEED2Ev+0x40>
  18:	tbz	w8, #0, 34 <_ZN4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEED2Ev+0x34>
  1c:	ldr	x0, [x19]
  20:	cbz	x0, 30 <_ZN4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEED2Ev+0x30>
  24:	ldr	x8, [x0]
  28:	ldr	x8, [x8, #8]
  2c:	blr	x8
  30:	str	xzr, [x19]
  34:	ldr	x19, [sp, #16]
  38:	ldp	x29, x30, [sp], #32
  3c:	ret
  40:	mov	x0, x19
  44:	bl	0 <_ZN4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEED2Ev>

Disassembly of section .text._ZNK4llvm16DenseMapIteratorINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EELb0EEeqERKNS0_IS1_S4_S6_S9_Lb1EEE:

0000000000000000 <_ZNK4llvm16DenseMapIteratorINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EELb0EEeqERKNS0_IS1_S4_S6_S9_Lb1EEE>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	x8, [x0, #16]
   c:	cbz	x8, 20 <_ZNK4llvm16DenseMapIteratorINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EELb0EEeqERKNS0_IS1_S4_S6_S9_Lb1EEE+0x20>
  10:	ldp	x9, x10, [x0]
  14:	ldr	x9, [x9]
  18:	cmp	x9, x10
  1c:	b.ne	98 <_ZNK4llvm16DenseMapIteratorINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EELb0EEeqERKNS0_IS1_S4_S6_S9_Lb1EEE+0x98>  // b.any
  20:	ldr	x9, [x1, #16]
  24:	cbz	x9, 58 <_ZNK4llvm16DenseMapIteratorINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EELb0EEeqERKNS0_IS1_S4_S6_S9_Lb1EEE+0x58>
  28:	ldp	x10, x11, [x1]
  2c:	ldr	x12, [x10]
  30:	cmp	x12, x11
  34:	b.eq	5c <_ZNK4llvm16DenseMapIteratorINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EELb0EEeqERKNS0_IS1_S4_S6_S9_Lb1EEE+0x5c>  // b.none
  38:	adrp	x0, 0 <_ZNK4llvm16DenseMapIteratorINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EELb0EEeqERKNS0_IS1_S4_S6_S9_Lb1EEE>
  3c:	adrp	x1, 0 <_ZNK4llvm16DenseMapIteratorINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EELb0EEeqERKNS0_IS1_S4_S6_S9_Lb1EEE>
  40:	adrp	x3, 0 <_ZNK4llvm16DenseMapIteratorINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EELb0EEeqERKNS0_IS1_S4_S6_S9_Lb1EEE>
  44:	add	x0, x0, #0x0
  48:	add	x1, x1, #0x0
  4c:	add	x3, x3, #0x0
  50:	mov	w2, #0x4c1                 	// #1217
  54:	bl	0 <__assert_fail>
  58:	ldr	x10, [x1]
  5c:	ldr	x11, [x0]
  60:	cmp	x11, x10
  64:	b.ne	78 <_ZNK4llvm16DenseMapIteratorINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EELb0EEeqERKNS0_IS1_S4_S6_S9_Lb1EEE+0x78>  // b.any
  68:	cmp	x8, x9
  6c:	cset	w0, eq  // eq = none
  70:	ldp	x29, x30, [sp], #16
  74:	ret
  78:	adrp	x0, 0 <_ZNK4llvm16DenseMapIteratorINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EELb0EEeqERKNS0_IS1_S4_S6_S9_Lb1EEE>
  7c:	adrp	x1, 0 <_ZNK4llvm16DenseMapIteratorINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EELb0EEeqERKNS0_IS1_S4_S6_S9_Lb1EEE>
  80:	adrp	x3, 0 <_ZNK4llvm16DenseMapIteratorINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EELb0EEeqERKNS0_IS1_S4_S6_S9_Lb1EEE>
  84:	add	x0, x0, #0x0
  88:	add	x1, x1, #0x0
  8c:	add	x3, x3, #0x0
  90:	mov	w2, #0x4c3                 	// #1219
  94:	bl	0 <__assert_fail>
  98:	adrp	x0, 0 <_ZNK4llvm16DenseMapIteratorINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EELb0EEeqERKNS0_IS1_S4_S6_S9_Lb1EEE>
  9c:	adrp	x1, 0 <_ZNK4llvm16DenseMapIteratorINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EELb0EEeqERKNS0_IS1_S4_S6_S9_Lb1EEE>
  a0:	adrp	x3, 0 <_ZNK4llvm16DenseMapIteratorINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EELb0EEeqERKNS0_IS1_S4_S6_S9_Lb1EEE>
  a4:	add	x0, x0, #0x0
  a8:	add	x1, x1, #0x0
  ac:	add	x3, x3, #0x0
  b0:	mov	w2, #0x4c0                 	// #1216
  b4:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm10DILineInfoC2Ev:

0000000000000000 <_ZN4llvm10DILineInfoC2Ev>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	adrp	x20, 0 <_ZN4llvm10DILineInfoC2Ev>
  14:	add	x20, x20, #0x0
  18:	add	x21, x20, #0x9
  1c:	add	x8, x0, #0x10
  20:	mov	x22, x0
  24:	mov	x1, x20
  28:	mov	x2, x21
  2c:	mov	x19, x0
  30:	str	x8, [x22], #48
  34:	bl	0 <_ZN4llvm10DILineInfoC2Ev>
  38:	str	x22, [x19, #32]!
  3c:	mov	x0, x19
  40:	mov	x1, x20
  44:	mov	x2, x21
  48:	bl	0 <_ZN4llvm10DILineInfoC2Ev>
  4c:	strb	wzr, [x19, #32]
  50:	strb	wzr, [x19, #48]
  54:	stp	xzr, xzr, [x19, #56]
  58:	ldp	x20, x19, [sp, #32]
  5c:	ldp	x22, x21, [sp, #16]
  60:	ldp	x29, x30, [sp], #48
  64:	ret

Disassembly of section .text._ZN4llvmlsERNS_11raw_ostreamERKNS_5ErrorE:

0000000000000000 <_ZN4llvmlsERNS_11raw_ostreamERKNS_5ErrorE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldr	x8, [x1]
  10:	mov	x19, x0
  14:	ands	x8, x8, #0xfffffffffffffffe
  18:	b.eq	34 <_ZN4llvmlsERNS_11raw_ostreamERKNS_5ErrorE+0x34>  // b.none
  1c:	ldr	x9, [x8]
  20:	mov	x0, x8
  24:	mov	x1, x19
  28:	ldr	x9, [x9, #16]
  2c:	blr	x9
  30:	b	48 <_ZN4llvmlsERNS_11raw_ostreamERKNS_5ErrorE+0x48>
  34:	adrp	x1, 0 <_ZN4llvmlsERNS_11raw_ostreamERKNS_5ErrorE>
  38:	add	x1, x1, #0x0
  3c:	mov	w2, #0x7                   	// #7
  40:	mov	x0, x19
  44:	bl	0 <_ZN4llvmlsERNS_11raw_ostreamERKNS_5ErrorE>
  48:	mov	x0, x19
  4c:	ldr	x19, [sp, #16]
  50:	ldp	x29, x30, [sp], #32
  54:	ret

Disassembly of section .text._ZN4llvm11raw_ostreamlsEPKc:

0000000000000000 <_ZN4llvm11raw_ostreamlsEPKc>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	mov	x19, x1
  10:	mov	x20, x0
  14:	cbz	x1, 28 <_ZN4llvm11raw_ostreamlsEPKc+0x28>
  18:	mov	x0, x19
  1c:	bl	0 <strlen>
  20:	mov	x2, x0
  24:	b	2c <_ZN4llvm11raw_ostreamlsEPKc+0x2c>
  28:	mov	x2, xzr
  2c:	mov	x0, x20
  30:	mov	x1, x19
  34:	ldp	x20, x19, [sp, #16]
  38:	ldp	x29, x30, [sp], #32
  3c:	b	0 <_ZN4llvm11raw_ostreamlsEPKc>

Disassembly of section .text._ZN4llvm18raw_string_ostream3strB5cxx11Ev:

0000000000000000 <_ZN4llvm18raw_string_ostream3strB5cxx11Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldr	x8, [x0, #24]
  10:	ldr	x9, [x0, #8]
  14:	mov	x19, x0
  18:	cmp	x8, x9
  1c:	b.eq	28 <_ZN4llvm18raw_string_ostream3strB5cxx11Ev+0x28>  // b.none
  20:	mov	x0, x19
  24:	bl	0 <_ZN4llvm11raw_ostream14flush_nonemptyEv>
  28:	ldr	x0, [x19, #40]
  2c:	ldr	x19, [sp, #16]
  30:	ldp	x29, x30, [sp], #32
  34:	ret

Disassembly of section .text._ZN4llvm11raw_ostreamlsENS_9StringRefE:

0000000000000000 <_ZN4llvm11raw_ostreamlsENS_9StringRefE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	mov	x20, x0
  10:	ldp	x8, x0, [x0, #16]
  14:	mov	x19, x2
  18:	sub	x8, x8, x0
  1c:	cmp	x2, x8
  20:	b.ls	38 <_ZN4llvm11raw_ostreamlsENS_9StringRefE+0x38>  // b.plast
  24:	mov	x0, x20
  28:	mov	x2, x19
  2c:	ldp	x20, x19, [sp, #16]
  30:	ldp	x29, x30, [sp], #32
  34:	b	0 <_ZN4llvm11raw_ostream5writeEPKcm>
  38:	cbz	x19, 50 <_ZN4llvm11raw_ostreamlsENS_9StringRefE+0x50>
  3c:	mov	x2, x19
  40:	bl	0 <memcpy>
  44:	ldr	x8, [x20, #24]
  48:	add	x8, x8, x19
  4c:	str	x8, [x20, #24]
  50:	mov	x0, x20
  54:	ldp	x20, x19, [sp, #16]
  58:	ldp	x29, x30, [sp], #32
  5c:	ret

Disassembly of section .text._ZN4llvm9ErrorList4joinENS_5ErrorES1_:

0000000000000000 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #32]
   8:	stp	x24, x23, [sp, #48]
   c:	stp	x22, x21, [sp, #64]
  10:	stp	x20, x19, [sp, #80]
  14:	add	x29, sp, #0x20
  18:	mov	x19, x8
  1c:	ldr	x8, [x0]
  20:	mov	x21, x1
  24:	tst	x8, #0xfffffffffffffffe
  28:	and	x9, x8, #0xfffffffffffffffe
  2c:	cset	w8, ne  // ne = any
  30:	orr	x8, x9, x8
  34:	str	x8, [x0]
  38:	cbz	x9, 14c <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x14c>
  3c:	ldr	x8, [x21]
  40:	mov	x20, x0
  44:	tst	x8, #0xfffffffffffffffe
  48:	and	x9, x8, #0xfffffffffffffffe
  4c:	cset	w8, ne  // ne = any
  50:	orr	x8, x9, x8
  54:	str	x8, [x21]
  58:	cbz	x9, 20c <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x20c>
  5c:	ldr	x9, [x20]
  60:	ands	x0, x9, #0xfffffffffffffffe
  64:	b.eq	f4 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0xf4>  // b.none
  68:	ldr	x8, [x0]
  6c:	adrp	x1, 0 <_ZN4llvm9ErrorList2IDE>
  70:	ldr	x8, [x8, #48]
  74:	ldr	x1, [x1]
  78:	blr	x8
  7c:	tbz	w0, #0, f0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0xf0>
  80:	ldr	x8, [x21]
  84:	ldr	x9, [x20]
  88:	ands	x0, x8, #0xfffffffffffffffe
  8c:	and	x23, x9, #0xfffffffffffffffe
  90:	b.eq	1e0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x1e0>  // b.none
  94:	ldr	x8, [x0]
  98:	adrp	x1, 0 <_ZN4llvm9ErrorList2IDE>
  9c:	ldr	x8, [x8, #48]
  a0:	ldr	x1, [x1]
  a4:	blr	x8
  a8:	ldr	x8, [x21]
  ac:	and	x22, x8, #0xfffffffffffffffe
  b0:	tbz	w0, #0, 1e4 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x1e4>
  b4:	str	xzr, [x21]
  b8:	ldp	x21, x24, [x22, #8]
  bc:	cmp	x21, x24
  c0:	b.eq	e0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0xe0>  // b.none
  c4:	add	x23, x23, #0x8
  c8:	mov	x0, x23
  cc:	mov	x1, x21
  d0:	bl	0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
  d4:	add	x21, x21, #0x8
  d8:	cmp	x24, x21
  dc:	b.ne	c8 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0xc8>  // b.any
  e0:	cbz	x22, 20c <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x20c>
  e4:	ldr	x8, [x22]
  e8:	mov	x0, x22
  ec:	b	204 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x204>
  f0:	ldr	x8, [x21]
  f4:	ands	x0, x8, #0xfffffffffffffffe
  f8:	b.eq	160 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x160>  // b.none
  fc:	ldr	x8, [x0]
 100:	adrp	x1, 0 <_ZN4llvm9ErrorList2IDE>
 104:	ldr	x8, [x8, #48]
 108:	ldr	x1, [x1]
 10c:	blr	x8
 110:	tbz	w0, #0, 160 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x160>
 114:	ldr	x8, [x21]
 118:	sub	x2, x29, #0x8
 11c:	and	x0, x8, #0xfffffffffffffffe
 120:	ldr	x1, [x0, #8]!
 124:	ldr	x8, [x20]
 128:	and	x8, x8, #0xfffffffffffffffe
 12c:	stur	x8, [x29, #-8]
 130:	str	xzr, [x20]
 134:	bl	0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
 138:	ldur	x0, [x29, #-8]
 13c:	cbz	x0, 14c <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x14c>
 140:	ldr	x8, [x0]
 144:	ldr	x8, [x8, #8]
 148:	blr	x8
 14c:	ldr	x8, [x21]
 150:	orr	x8, x8, #0x1
 154:	str	x8, [x19]
 158:	str	xzr, [x21]
 15c:	b	21c <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x21c>
 160:	mov	w0, #0x20                  	// #32
 164:	bl	0 <_Znwm>
 168:	ldr	x8, [x20]
 16c:	add	x1, sp, #0x10
 170:	add	x2, sp, #0x8
 174:	mov	x22, x0
 178:	and	x8, x8, #0xfffffffffffffffe
 17c:	str	x8, [sp, #16]
 180:	str	xzr, [x20]
 184:	ldr	x8, [x21]
 188:	and	x8, x8, #0xfffffffffffffffe
 18c:	str	x8, [sp, #8]
 190:	str	xzr, [x21]
 194:	bl	0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
 198:	orr	x8, x22, #0x1
 19c:	sub	x0, x29, #0x8
 1a0:	stur	xzr, [x29, #-8]
 1a4:	str	x8, [x19]
 1a8:	bl	0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
 1ac:	ldr	x0, [sp, #8]
 1b0:	cbz	x0, 1c0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x1c0>
 1b4:	ldr	x8, [x0]
 1b8:	ldr	x8, [x8, #8]
 1bc:	blr	x8
 1c0:	ldr	x0, [sp, #16]
 1c4:	str	xzr, [sp, #8]
 1c8:	cbz	x0, 1d8 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x1d8>
 1cc:	ldr	x8, [x0]
 1d0:	ldr	x8, [x8, #8]
 1d4:	blr	x8
 1d8:	str	xzr, [sp, #16]
 1dc:	b	21c <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x21c>
 1e0:	mov	x22, xzr
 1e4:	add	x0, x23, #0x8
 1e8:	sub	x1, x29, #0x8
 1ec:	stur	x22, [x29, #-8]
 1f0:	str	xzr, [x21]
 1f4:	bl	0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
 1f8:	ldur	x0, [x29, #-8]
 1fc:	cbz	x0, 20c <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x20c>
 200:	ldr	x8, [x0]
 204:	ldr	x8, [x8, #8]
 208:	blr	x8
 20c:	ldr	x8, [x20]
 210:	orr	x8, x8, #0x1
 214:	str	x8, [x19]
 218:	str	xzr, [x20]
 21c:	ldp	x20, x19, [sp, #80]
 220:	ldp	x22, x21, [sp, #64]
 224:	ldp	x24, x23, [sp, #48]
 228:	ldp	x29, x30, [sp, #32]
 22c:	add	sp, sp, #0x60
 230:	ret

Disassembly of section .text._ZN4llvm9ErrorListC2ESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS2_EES5_:

0000000000000000 <_ZN4llvm9ErrorListC2ESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS2_EES5_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	adrp	x8, 0 <_ZTVN4llvm9ErrorListE>
  14:	ldr	x8, [x8]
  18:	mov	x20, x0
  1c:	stp	xzr, xzr, [x0, #16]
  20:	mov	x19, x1
  24:	add	x8, x8, #0x10
  28:	str	x8, [x0]
  2c:	str	xzr, [x20, #8]!
  30:	ldr	x0, [x1]
  34:	adrp	x1, 0 <_ZN4llvm9ErrorList2IDE>
  38:	mov	x21, x2
  3c:	ldr	x8, [x0]
  40:	ldr	x8, [x8, #48]
  44:	ldr	x1, [x1]
  48:	blr	x8
  4c:	tbnz	w0, #0, 90 <_ZN4llvm9ErrorListC2ESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS2_EES5_+0x90>
  50:	ldr	x0, [x21]
  54:	adrp	x1, 0 <_ZN4llvm9ErrorList2IDE>
  58:	ldr	x8, [x0]
  5c:	ldr	x8, [x8, #48]
  60:	ldr	x1, [x1]
  64:	blr	x8
  68:	tbnz	w0, #0, 90 <_ZN4llvm9ErrorListC2ESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS2_EES5_+0x90>
  6c:	mov	x0, x20
  70:	mov	x1, x19
  74:	bl	0 <_ZN4llvm9ErrorListC2ESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS2_EES5_>
  78:	mov	x0, x20
  7c:	mov	x1, x21
  80:	ldp	x20, x19, [sp, #32]
  84:	ldr	x21, [sp, #16]
  88:	ldp	x29, x30, [sp], #48
  8c:	b	0 <_ZN4llvm9ErrorListC2ESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS2_EES5_>
  90:	adrp	x0, 0 <_ZN4llvm9ErrorListC2ESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS2_EES5_>
  94:	adrp	x1, 0 <_ZN4llvm9ErrorListC2ESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS2_EES5_>
  98:	adrp	x3, 0 <_ZN4llvm9ErrorListC2ESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS2_EES5_>
  9c:	add	x0, x0, #0x0
  a0:	add	x1, x1, #0x0
  a4:	add	x3, x3, #0x0
  a8:	mov	w2, #0x182                 	// #386
  ac:	bl	0 <__assert_fail>

Disassembly of section .text._ZNSt10unique_ptrIN4llvm9ErrorListESt14default_deleteIS1_EED2Ev:

0000000000000000 <_ZNSt10unique_ptrIN4llvm9ErrorListESt14default_deleteIS1_EED2Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldr	x20, [x0]
  10:	mov	x19, x0
  14:	cbz	x20, 38 <_ZNSt10unique_ptrIN4llvm9ErrorListESt14default_deleteIS1_EED2Ev+0x38>
  18:	adrp	x8, 0 <_ZTVN4llvm9ErrorListE>
  1c:	ldr	x8, [x8]
  20:	mov	x0, x20
  24:	add	x8, x8, #0x10
  28:	str	x8, [x0], #8
  2c:	bl	0 <_ZNSt10unique_ptrIN4llvm9ErrorListESt14default_deleteIS1_EED2Ev>
  30:	mov	x0, x20
  34:	bl	0 <_ZdlPv>
  38:	str	xzr, [x19]
  3c:	ldp	x20, x19, [sp, #16]
  40:	ldp	x29, x30, [sp], #32
  44:	ret

Disassembly of section .text._ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE12emplace_backIJS5_EEEvDpOT_:

0000000000000000 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE12emplace_backIJS5_EEEvDpOT_>:
   0:	ldp	x8, x9, [x0, #8]
   4:	mov	x2, x1
   8:	cmp	x8, x9
   c:	b.eq	2c <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE12emplace_backIJS5_EEEvDpOT_+0x2c>  // b.none
  10:	ldr	x9, [x2]
  14:	str	xzr, [x2]
  18:	str	x9, [x8]
  1c:	ldr	x8, [x0, #8]
  20:	add	x8, x8, #0x8
  24:	str	x8, [x0, #8]
  28:	ret
  2c:	mov	x1, x8
  30:	b	0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE12emplace_backIJS5_EEEvDpOT_>

Disassembly of section .text._ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_:

0000000000000000 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	stp	x26, x25, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	mov	x29, sp
  18:	mov	x24, x2
  1c:	adrp	x2, 0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
  20:	mov	x21, x1
  24:	add	x2, x2, #0x0
  28:	mov	w1, #0x1                   	// #1
  2c:	mov	x19, x0
  30:	bl	0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
  34:	ldp	x22, x25, [x19]
  38:	mov	x20, x0
  3c:	mov	x0, x19
  40:	mov	x1, x20
  44:	bl	0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
  48:	ldr	x8, [x24]
  4c:	mov	x23, x0
  50:	subs	x9, x21, x22
  54:	str	xzr, [x24]
  58:	mov	x24, x0
  5c:	str	x8, [x0, x9]
  60:	b.eq	c4 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xc4>  // b.none
  64:	mov	x24, x23
  68:	mov	x26, x22
  6c:	ldr	x8, [x26]
  70:	str	xzr, [x26]
  74:	str	x8, [x24]
  78:	ldr	x0, [x26]
  7c:	cbz	x0, 8c <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x8c>
  80:	ldr	x8, [x0]
  84:	ldr	x8, [x8, #8]
  88:	blr	x8
  8c:	str	xzr, [x26], #8
  90:	cmp	x21, x26
  94:	add	x24, x24, #0x8
  98:	b.ne	6c <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x6c>  // b.any
  9c:	b	c4 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xc4>
  a0:	ldr	x8, [x21]
  a4:	str	xzr, [x21]
  a8:	str	x8, [x24]
  ac:	ldr	x0, [x21]
  b0:	cbz	x0, c0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xc0>
  b4:	ldr	x8, [x0]
  b8:	ldr	x8, [x8, #8]
  bc:	blr	x8
  c0:	str	xzr, [x21], #8
  c4:	cmp	x25, x21
  c8:	add	x24, x24, #0x8
  cc:	b.ne	a0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xa0>  // b.any
  d0:	cbz	x22, dc <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xdc>
  d4:	mov	x0, x22
  d8:	bl	0 <_ZdlPv>
  dc:	add	x8, x23, x20, lsl #3
  e0:	stp	x23, x24, [x19]
  e4:	str	x8, [x19, #16]
  e8:	ldp	x20, x19, [sp, #64]
  ec:	ldp	x22, x21, [sp, #48]
  f0:	ldp	x24, x23, [sp, #32]
  f4:	ldp	x26, x25, [sp, #16]
  f8:	ldp	x29, x30, [sp], #80
  fc:	ret

Disassembly of section .text._ZNKSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE12_M_check_lenEmPKc:

0000000000000000 <_ZNKSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE12_M_check_lenEmPKc>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldp	x9, x8, [x0]
   c:	sub	x9, x8, x9
  10:	mov	x8, #0xfffffffffffffff     	// #1152921504606846975
  14:	sub	x10, x8, x9, asr #3
  18:	cmp	x10, x1
  1c:	b.cc	54 <_ZNKSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE12_M_check_lenEmPKc+0x54>  // b.lo, b.ul, b.last
  20:	asr	x9, x9, #3
  24:	cmp	x9, x1
  28:	csel	x10, x1, x9, cc  // cc = lo, ul, last
  2c:	adds	x9, x10, x9
  30:	lsr	x11, x9, #60
  34:	cset	w10, cs  // cs = hs, nlast
  38:	cmp	x11, #0x0
  3c:	cset	w11, ne  // ne = any
  40:	orr	w10, w10, w11
  44:	cmp	w10, #0x0
  48:	csel	x0, x8, x9, ne  // ne = any
  4c:	ldp	x29, x30, [sp], #16
  50:	ret
  54:	mov	x0, x2
  58:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZNSt12_Vector_baseISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE11_M_allocateEm:

0000000000000000 <_ZNSt12_Vector_baseISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE11_M_allocateEm>:
   0:	cbz	x1, 14 <_ZNSt12_Vector_baseISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE11_M_allocateEm+0x14>
   4:	lsr	x8, x1, #60
   8:	cbnz	x8, 1c <_ZNSt12_Vector_baseISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE11_M_allocateEm+0x1c>
   c:	lsl	x0, x1, #3
  10:	b	0 <_Znwm>
  14:	mov	x0, xzr
  18:	ret
  1c:	stp	x29, x30, [sp, #-16]!
  20:	mov	x29, sp
  24:	bl	0 <_ZSt17__throw_bad_allocv>

Disassembly of section .text._ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE14_M_insert_rvalEN9__gnu_cxx17__normal_iteratorIPKS5_S7_EEOS5_:

0000000000000000 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE14_M_insert_rvalEN9__gnu_cxx17__normal_iteratorIPKS5_S7_EEOS5_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldp	x8, x9, [x0]
  10:	ldr	x10, [x0, #16]
  14:	mov	x19, x0
  18:	sub	x11, x1, x8
  1c:	cmp	x9, x10
  20:	asr	x20, x11, #3
  24:	b.eq	40 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE14_M_insert_rvalEN9__gnu_cxx17__normal_iteratorIPKS5_S7_EEOS5_+0x40>  // b.none
  28:	cmp	x9, x1
  2c:	b.eq	50 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE14_M_insert_rvalEN9__gnu_cxx17__normal_iteratorIPKS5_S7_EEOS5_+0x50>  // b.none
  30:	add	x1, x8, x20, lsl #3
  34:	mov	x0, x19
  38:	bl	0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE14_M_insert_rvalEN9__gnu_cxx17__normal_iteratorIPKS5_S7_EEOS5_>
  3c:	b	68 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE14_M_insert_rvalEN9__gnu_cxx17__normal_iteratorIPKS5_S7_EEOS5_+0x68>
  40:	add	x1, x8, x20, lsl #3
  44:	mov	x0, x19
  48:	bl	0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE14_M_insert_rvalEN9__gnu_cxx17__normal_iteratorIPKS5_S7_EEOS5_>
  4c:	b	68 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE14_M_insert_rvalEN9__gnu_cxx17__normal_iteratorIPKS5_S7_EEOS5_+0x68>
  50:	ldr	x8, [x2]
  54:	str	xzr, [x2]
  58:	str	x8, [x9]
  5c:	ldr	x8, [x19, #8]
  60:	add	x8, x8, #0x8
  64:	str	x8, [x19, #8]
  68:	ldr	x8, [x19]
  6c:	add	x0, x8, x20, lsl #3
  70:	ldp	x20, x19, [sp, #16]
  74:	ldp	x29, x30, [sp], #32
  78:	ret

Disassembly of section .text._ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE13_M_insert_auxIS5_EEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEOT_:

0000000000000000 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE13_M_insert_auxIS5_EEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEOT_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	ldr	x8, [x0, #8]
  14:	mov	x20, x2
  18:	mov	x19, x1
  1c:	ldur	x9, [x8, #-8]
  20:	stp	xzr, x9, [x8, #-8]
  24:	ldr	x8, [x0, #8]
  28:	add	x10, x8, #0x8
  2c:	sub	x8, x8, #0x8
  30:	sub	x9, x8, x1
  34:	cmp	x9, #0x1
  38:	str	x10, [x0, #8]
  3c:	b.lt	7c <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE13_M_insert_auxIS5_EEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEOT_+0x7c>  // b.tstop
  40:	lsr	x9, x9, #3
  44:	add	x21, x9, #0x1
  48:	mov	x22, x8
  4c:	ldr	x9, [x22, #-8]!
  50:	str	xzr, [x22]
  54:	ldr	x0, [x8]
  58:	str	x9, [x8]
  5c:	cbz	x0, 6c <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE13_M_insert_auxIS5_EEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEOT_+0x6c>
  60:	ldr	x8, [x0]
  64:	ldr	x8, [x8, #8]
  68:	blr	x8
  6c:	sub	x21, x21, #0x1
  70:	cmp	x21, #0x1
  74:	mov	x8, x22
  78:	b.gt	4c <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE13_M_insert_auxIS5_EEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEOT_+0x4c>
  7c:	ldr	x8, [x20]
  80:	str	xzr, [x20]
  84:	ldr	x0, [x19]
  88:	str	x8, [x19]
  8c:	cbz	x0, a8 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE13_M_insert_auxIS5_EEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEOT_+0xa8>
  90:	ldr	x8, [x0]
  94:	ldp	x20, x19, [sp, #32]
  98:	ldp	x22, x21, [sp, #16]
  9c:	ldr	x1, [x8, #8]
  a0:	ldp	x29, x30, [sp], #48
  a4:	br	x1
  a8:	ldp	x20, x19, [sp, #32]
  ac:	ldp	x22, x21, [sp, #16]
  b0:	ldp	x29, x30, [sp], #48
  b4:	ret

Disassembly of section .text._ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag:

0000000000000000 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x20, x1
  14:	mov	x19, x0
  18:	cbnz	x1, 24 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x24>
  1c:	cmp	x20, x2
  20:	b.ne	a0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0xa0>  // b.any
  24:	sub	x21, x2, x20
  28:	cmp	x21, #0xf
  2c:	str	x21, [x29, #24]
  30:	b.ls	58 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x58>  // b.plast
  34:	add	x1, x29, #0x18
  38:	mov	x0, x19
  3c:	mov	x2, xzr
  40:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
  44:	str	x0, [x19]
  48:	ldr	x8, [x29, #24]
  4c:	str	x8, [x19, #16]
  50:	cbnz	x21, 60 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x60>
  54:	b	80 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x80>
  58:	ldr	x0, [x19]
  5c:	cbz	x21, 80 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x80>
  60:	cmp	x21, #0x1
  64:	b.ne	74 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x74>  // b.any
  68:	ldrb	w8, [x20]
  6c:	strb	w8, [x0]
  70:	b	80 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x80>
  74:	mov	x1, x20
  78:	mov	x2, x21
  7c:	bl	0 <memcpy>
  80:	ldr	x8, [x29, #24]
  84:	ldr	x9, [x19]
  88:	ldr	x21, [sp, #16]
  8c:	str	x8, [x19, #8]
  90:	strb	wzr, [x9, x8]
  94:	ldp	x20, x19, [sp, #32]
  98:	ldp	x29, x30, [sp], #48
  9c:	ret
  a0:	adrp	x0, 0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag>
  a4:	add	x0, x0, #0x0
  a8:	bl	0 <_ZSt19__throw_logic_errorPKc>

Disassembly of section .text._ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EED2Ev:

0000000000000000 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EED2Ev>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	ldp	x19, x21, [x0]
  14:	cmp	x19, x21
  18:	b.eq	44 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EED2Ev+0x44>  // b.none
  1c:	mov	x20, x0
  20:	ldr	x0, [x19]
  24:	cbz	x0, 34 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EED2Ev+0x34>
  28:	ldr	x8, [x0]
  2c:	ldr	x8, [x8, #8]
  30:	blr	x8
  34:	str	xzr, [x19], #8
  38:	cmp	x21, x19
  3c:	b.ne	20 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EED2Ev+0x20>  // b.any
  40:	ldr	x19, [x20]
  44:	cbz	x19, 5c <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EED2Ev+0x5c>
  48:	mov	x0, x19
  4c:	ldp	x20, x19, [sp, #32]
  50:	ldr	x21, [sp, #16]
  54:	ldp	x29, x30, [sp], #48
  58:	b	0 <_ZdlPv>
  5c:	ldp	x20, x19, [sp, #32]
  60:	ldr	x21, [sp, #16]
  64:	ldp	x29, x30, [sp], #48
  68:	ret

Disassembly of section .text._ZN4llvm5TwineC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE:

0000000000000000 <_ZN4llvm5TwineC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	mov	w8, #0x104                 	// #260
   c:	strh	w8, [x0, #16]
  10:	stp	x1, xzr, [x0]
  14:	bl	0 <_ZN4llvm5TwineC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
  18:	tbz	w0, #0, 24 <_ZN4llvm5TwineC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x24>
  1c:	ldp	x29, x30, [sp], #16
  20:	ret
  24:	adrp	x0, 0 <_ZN4llvm5TwineC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
  28:	adrp	x1, 0 <_ZN4llvm5TwineC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
  2c:	adrp	x3, 0 <_ZN4llvm5TwineC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
  30:	add	x0, x0, #0x0
  34:	add	x1, x1, #0x0
  38:	add	x3, x3, #0x0
  3c:	mov	w2, #0x11b                 	// #283
  40:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm5Twine7isValidEv:

0000000000000000 <_ZNK4llvm5Twine7isValidEv>:
   0:	ldrb	w9, [x0, #16]
   4:	ldrb	w8, [x0, #17]
   8:	cmp	w9, #0x1
   c:	b.hi	1c <_ZNK4llvm5Twine7isValidEv+0x1c>  // b.pmore
  10:	cmp	w8, #0x1
  14:	b.ne	78 <_ZNK4llvm5Twine7isValidEv+0x78>  // b.any
  18:	b	80 <_ZNK4llvm5Twine7isValidEv+0x80>
  1c:	cbz	w8, 78 <_ZNK4llvm5Twine7isValidEv+0x78>
  20:	cmp	w8, #0x1
  24:	b.ne	38 <_ZNK4llvm5Twine7isValidEv+0x38>  // b.any
  28:	cmp	w9, #0x2
  2c:	b.ne	80 <_ZNK4llvm5Twine7isValidEv+0x80>  // b.any
  30:	mov	w8, #0x1                   	// #1
  34:	b	40 <_ZNK4llvm5Twine7isValidEv+0x40>
  38:	cmp	w9, #0x2
  3c:	b.ne	58 <_ZNK4llvm5Twine7isValidEv+0x58>  // b.any
  40:	ldr	x9, [x0]
  44:	ldrb	w10, [x9, #16]
  48:	cbz	w10, 78 <_ZNK4llvm5Twine7isValidEv+0x78>
  4c:	ldrb	w9, [x9, #17]
  50:	cmp	w9, #0x1
  54:	b.eq	78 <_ZNK4llvm5Twine7isValidEv+0x78>  // b.none
  58:	cmp	w8, #0x2
  5c:	b.ne	80 <_ZNK4llvm5Twine7isValidEv+0x80>  // b.any
  60:	ldr	x8, [x0, #8]
  64:	ldrb	w9, [x8, #16]
  68:	cbz	w9, 78 <_ZNK4llvm5Twine7isValidEv+0x78>
  6c:	ldrb	w8, [x8, #17]
  70:	cmp	w8, #0x1
  74:	b.ne	80 <_ZNK4llvm5Twine7isValidEv+0x80>  // b.any
  78:	mov	w0, wzr
  7c:	ret
  80:	mov	w0, #0x1                   	// #1
  84:	ret

Disassembly of section .text._ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag:

0000000000000000 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x20, x1
  14:	mov	x19, x0
  18:	cbnz	x1, 24 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x24>
  1c:	cmp	x20, x2
  20:	b.ne	a0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0xa0>  // b.any
  24:	sub	x21, x2, x20
  28:	cmp	x21, #0xf
  2c:	str	x21, [x29, #24]
  30:	b.ls	58 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x58>  // b.plast
  34:	add	x1, x29, #0x18
  38:	mov	x0, x19
  3c:	mov	x2, xzr
  40:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
  44:	str	x0, [x19]
  48:	ldr	x8, [x29, #24]
  4c:	str	x8, [x19, #16]
  50:	cbnz	x21, 60 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x60>
  54:	b	80 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x80>
  58:	ldr	x0, [x19]
  5c:	cbz	x21, 80 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x80>
  60:	cmp	x21, #0x1
  64:	b.ne	74 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x74>  // b.any
  68:	ldrb	w8, [x20]
  6c:	strb	w8, [x0]
  70:	b	80 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x80>
  74:	mov	x1, x20
  78:	mov	x2, x21
  7c:	bl	0 <memcpy>
  80:	ldr	x8, [x29, #24]
  84:	ldr	x9, [x19]
  88:	ldr	x21, [sp, #16]
  8c:	str	x8, [x19, #8]
  90:	strb	wzr, [x9, x8]
  94:	ldp	x20, x19, [sp, #32]
  98:	ldp	x29, x30, [sp], #48
  9c:	ret
  a0:	adrp	x0, 0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag>
  a4:	add	x0, x0, #0x0
  a8:	bl	0 <_ZSt19__throw_logic_errorPKc>

Disassembly of section .text._ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4initEj:

0000000000000000 <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4initEj>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	mov	x19, x0
  10:	bl	0 <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4initEj>
  14:	str	w0, [x19, #24]
  18:	cbz	w0, 3c <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4initEj+0x3c>
  1c:	mov	w8, w0
  20:	lsl	x0, x8, #5
  24:	bl	0 <_Znwm>
  28:	str	x0, [x19, #8]
  2c:	mov	x0, x19
  30:	ldr	x19, [sp, #16]
  34:	ldp	x29, x30, [sp], #32
  38:	b	0 <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4initEj>
  3c:	stp	xzr, xzr, [x19, #8]
  40:	ldr	x19, [sp, #16]
  44:	ldp	x29, x30, [sp], #32
  48:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E31getMinBucketToReserveForEntriesEj:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E31getMinBucketToReserveForEntriesEj>:
   0:	cbz	w1, 40 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E31getMinBucketToReserveForEntriesEj+0x40>
   4:	mov	w9, #0xaaab                	// #43691
   8:	lsl	w8, w1, #2
   c:	movk	w9, #0xaaaa, lsl #16
  10:	umull	x8, w8, w9
  14:	lsr	x8, x8, #33
  18:	add	w8, w8, #0x1
  1c:	orr	x8, x8, x8, lsr #1
  20:	orr	x8, x8, x8, lsr #2
  24:	orr	x8, x8, x8, lsr #4
  28:	orr	x8, x8, x8, lsr #8
  2c:	orr	x8, x8, x8, lsr #16
  30:	lsr	x9, x8, #32
  34:	orr	w8, w9, w8
  38:	add	w0, w8, #0x1
  3c:	ret
  40:	mov	w0, wzr
  44:	ret

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E9initEmptyEv:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E9initEmptyEv>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w9, [x0, #24]
   c:	str	xzr, [x0, #16]
  10:	sub	w8, w9, #0x1
  14:	tst	w9, w8
  18:	b.ne	44 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E9initEmptyEv+0x44>  // b.any
  1c:	cbz	w9, 3c <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E9initEmptyEv+0x3c>
  20:	adrp	x10, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E9initEmptyEv>
  24:	ldr	x8, [x0, #8]
  28:	ldr	q0, [x10]
  2c:	lsl	x9, x9, #5
  30:	subs	x9, x9, #0x20
  34:	str	q0, [x8], #32
  38:	b.ne	30 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E9initEmptyEv+0x30>  // b.any
  3c:	ldp	x29, x30, [sp], #16
  40:	ret
  44:	adrp	x0, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E9initEmptyEv>
  48:	adrp	x1, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E9initEmptyEv>
  4c:	adrp	x3, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E9initEmptyEv>
  50:	add	x0, x0, #0x0
  54:	add	x1, x1, #0x0
  58:	add	x3, x3, #0x0
  5c:	mov	w2, #0x15c                 	// #348
  60:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEE22fatalUncheckedExpectedEv:

0000000000000000 <_ZNK4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEE22fatalUncheckedExpectedEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	mov	x19, x0
  10:	bl	0 <_ZN4llvm4dbgsEv>
  14:	adrp	x1, 0 <_ZNK4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEE22fatalUncheckedExpectedEv>
  18:	add	x1, x1, #0x0
  1c:	mov	w2, #0x3a                  	// #58
  20:	bl	0 <_ZNK4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEE22fatalUncheckedExpectedEv>
  24:	ldrb	w20, [x19, #8]
  28:	bl	0 <_ZN4llvm4dbgsEv>
  2c:	tbnz	w20, #0, 44 <_ZNK4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEE22fatalUncheckedExpectedEv+0x44>
  30:	adrp	x1, 0 <_ZNK4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEE22fatalUncheckedExpectedEv>
  34:	add	x1, x1, #0x0
  38:	mov	w2, #0x83                  	// #131
  3c:	bl	0 <_ZNK4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEE22fatalUncheckedExpectedEv>
  40:	bl	0 <abort>
  44:	adrp	x1, 0 <_ZNK4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEE22fatalUncheckedExpectedEv>
  48:	add	x1, x1, #0x0
  4c:	mov	w2, #0x27                  	// #39
  50:	bl	0 <_ZNK4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEE22fatalUncheckedExpectedEv>
  54:	ldrb	w8, [x19, #8]
  58:	tbnz	w8, #0, 7c <_ZNK4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEE22fatalUncheckedExpectedEv+0x7c>
  5c:	adrp	x0, 0 <_ZNK4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEE22fatalUncheckedExpectedEv>
  60:	adrp	x1, 0 <_ZNK4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEE22fatalUncheckedExpectedEv>
  64:	adrp	x3, 0 <_ZNK4llvm8ExpectedIPKNS_14DWARFDebugLine9LineTableEE22fatalUncheckedExpectedEv>
  68:	add	x0, x0, #0x0
  6c:	add	x1, x1, #0x0
  70:	add	x3, x3, #0x0
  74:	mov	w2, #0x281                 	// #641
  78:	bl	0 <__assert_fail>
  7c:	ldr	x19, [x19]
  80:	bl	0 <_ZN4llvm4dbgsEv>
  84:	ldr	x8, [x19]
  88:	mov	x1, x0
  8c:	mov	x0, x19
  90:	ldr	x8, [x8, #16]
  94:	blr	x8
  98:	bl	0 <abort>

Disassembly of section .text._ZNSt6vectorIPKN4llvm14DWARFDebugLine9LineTableESaIS4_EE17_M_realloc_insertIJRKS4_EEEvN9__gnu_cxx17__normal_iteratorIPS4_S6_EEDpOT_:

0000000000000000 <_ZNSt6vectorIPKN4llvm14DWARFDebugLine9LineTableESaIS4_EE17_M_realloc_insertIJRKS4_EEEvN9__gnu_cxx17__normal_iteratorIPS4_S6_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	stp	x26, x25, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	mov	x29, sp
  18:	mov	x25, x2
  1c:	adrp	x2, 0 <_ZNSt6vectorIPKN4llvm14DWARFDebugLine9LineTableESaIS4_EE17_M_realloc_insertIJRKS4_EEEvN9__gnu_cxx17__normal_iteratorIPS4_S6_EEDpOT_>
  20:	mov	x21, x1
  24:	add	x2, x2, #0x0
  28:	mov	w1, #0x1                   	// #1
  2c:	mov	x19, x0
  30:	bl	0 <_ZNSt6vectorIPKN4llvm14DWARFDebugLine9LineTableESaIS4_EE17_M_realloc_insertIJRKS4_EEEvN9__gnu_cxx17__normal_iteratorIPS4_S6_EEDpOT_>
  34:	ldp	x22, x26, [x19]
  38:	mov	x20, x0
  3c:	mov	x0, x19
  40:	mov	x1, x20
  44:	sub	x24, x21, x22
  48:	bl	0 <_ZNSt6vectorIPKN4llvm14DWARFDebugLine9LineTableESaIS4_EE17_M_realloc_insertIJRKS4_EEEvN9__gnu_cxx17__normal_iteratorIPS4_S6_EEDpOT_>
  4c:	ldr	x8, [x25]
  50:	mov	x23, x0
  54:	add	x25, x0, x24
  58:	cmp	x24, #0x1
  5c:	str	x8, [x25]
  60:	b.lt	74 <_ZNSt6vectorIPKN4llvm14DWARFDebugLine9LineTableESaIS4_EE17_M_realloc_insertIJRKS4_EEEvN9__gnu_cxx17__normal_iteratorIPS4_S6_EEDpOT_+0x74>  // b.tstop
  64:	mov	x0, x23
  68:	mov	x1, x22
  6c:	mov	x2, x24
  70:	bl	0 <memmove>
  74:	sub	x2, x26, x21
  78:	add	x24, x25, #0x8
  7c:	cmp	x2, #0x1
  80:	asr	x25, x2, #3
  84:	b.lt	94 <_ZNSt6vectorIPKN4llvm14DWARFDebugLine9LineTableESaIS4_EE17_M_realloc_insertIJRKS4_EEEvN9__gnu_cxx17__normal_iteratorIPS4_S6_EEDpOT_+0x94>  // b.tstop
  88:	mov	x0, x24
  8c:	mov	x1, x21
  90:	bl	0 <memmove>
  94:	add	x21, x24, x25, lsl #3
  98:	cbz	x22, a4 <_ZNSt6vectorIPKN4llvm14DWARFDebugLine9LineTableESaIS4_EE17_M_realloc_insertIJRKS4_EEEvN9__gnu_cxx17__normal_iteratorIPS4_S6_EEDpOT_+0xa4>
  9c:	mov	x0, x22
  a0:	bl	0 <_ZdlPv>
  a4:	add	x8, x23, x20, lsl #3
  a8:	stp	x23, x21, [x19]
  ac:	str	x8, [x19, #16]
  b0:	ldp	x20, x19, [sp, #64]
  b4:	ldp	x22, x21, [sp, #48]
  b8:	ldp	x24, x23, [sp, #32]
  bc:	ldp	x26, x25, [sp, #16]
  c0:	ldp	x29, x30, [sp], #80
  c4:	ret

Disassembly of section .text._ZNKSt6vectorIPKN4llvm14DWARFDebugLine9LineTableESaIS4_EE12_M_check_lenEmPKc:

0000000000000000 <_ZNKSt6vectorIPKN4llvm14DWARFDebugLine9LineTableESaIS4_EE12_M_check_lenEmPKc>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldp	x9, x8, [x0]
   c:	sub	x9, x8, x9
  10:	mov	x8, #0xfffffffffffffff     	// #1152921504606846975
  14:	sub	x10, x8, x9, asr #3
  18:	cmp	x10, x1
  1c:	b.cc	54 <_ZNKSt6vectorIPKN4llvm14DWARFDebugLine9LineTableESaIS4_EE12_M_check_lenEmPKc+0x54>  // b.lo, b.ul, b.last
  20:	asr	x9, x9, #3
  24:	cmp	x9, x1
  28:	csel	x10, x1, x9, cc  // cc = lo, ul, last
  2c:	adds	x9, x10, x9
  30:	lsr	x11, x9, #60
  34:	cset	w10, cs  // cs = hs, nlast
  38:	cmp	x11, #0x0
  3c:	cset	w11, ne  // ne = any
  40:	orr	w10, w10, w11
  44:	cmp	w10, #0x0
  48:	csel	x0, x8, x9, ne  // ne = any
  4c:	ldp	x29, x30, [sp], #16
  50:	ret
  54:	mov	x0, x2
  58:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZNSt12_Vector_baseIPKN4llvm14DWARFDebugLine9LineTableESaIS4_EE11_M_allocateEm:

0000000000000000 <_ZNSt12_Vector_baseIPKN4llvm14DWARFDebugLine9LineTableESaIS4_EE11_M_allocateEm>:
   0:	cbz	x1, 14 <_ZNSt12_Vector_baseIPKN4llvm14DWARFDebugLine9LineTableESaIS4_EE11_M_allocateEm+0x14>
   4:	lsr	x8, x1, #60
   8:	cbnz	x8, 1c <_ZNSt12_Vector_baseIPKN4llvm14DWARFDebugLine9LineTableESaIS4_EE11_M_allocateEm+0x1c>
   c:	lsl	x0, x1, #3
  10:	b	0 <_Znwm>
  14:	mov	x0, xzr
  18:	ret
  1c:	stp	x29, x30, [sp, #-16]!
  20:	mov	x29, sp
  24:	bl	0 <_ZSt17__throw_bad_allocv>

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E11try_emplaceIJS5_EEESt4pairINS_16DenseMapIteratorIS2_S5_S7_SA_Lb0EEEbEOS2_DpOT_:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E11try_emplaceIJS5_EEESt4pairINS_16DenseMapIteratorIS2_S5_S7_SA_Lb0EEEbEOS2_DpOT_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	add	x29, sp, #0x10
  14:	mov	x21, x2
  18:	add	x2, sp, #0x8
  1c:	mov	x22, x1
  20:	mov	x20, x0
  24:	mov	x19, x8
  28:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E11try_emplaceIJS5_EEESt4pairINS_16DenseMapIteratorIS2_S5_S7_SA_Lb0EEEbEOS2_DpOT_>
  2c:	ldr	x3, [sp, #8]
  30:	tbz	w0, #0, 3c <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E11try_emplaceIJS5_EEESt4pairINS_16DenseMapIteratorIS2_S5_S7_SA_Lb0EEEbEOS2_DpOT_+0x3c>
  34:	mov	w8, wzr
  38:	b	64 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E11try_emplaceIJS5_EEESt4pairINS_16DenseMapIteratorIS2_S5_S7_SA_Lb0EEEbEOS2_DpOT_+0x64>
  3c:	mov	x0, x20
  40:	mov	x1, x22
  44:	mov	x2, x22
  48:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E11try_emplaceIJS5_EEESt4pairINS_16DenseMapIteratorIS2_S5_S7_SA_Lb0EEEbEOS2_DpOT_>
  4c:	ldr	q0, [x22]
  50:	mov	x3, x0
  54:	mov	w8, #0x1                   	// #1
  58:	str	q0, [x0]
  5c:	ldr	q0, [x21]
  60:	str	q0, [x0, #16]
  64:	ldr	w9, [x20, #24]
  68:	ldp	x11, x10, [x20]
  6c:	strb	w8, [x19, #32]
  70:	ldp	x22, x21, [sp, #32]
  74:	ldp	x29, x30, [sp, #16]
  78:	add	x9, x10, x9, lsl #5
  7c:	stp	x20, x11, [x19]
  80:	stp	x3, x9, [x19, #16]
  84:	ldp	x20, x19, [sp, #48]
  88:	add	sp, sp, #0x40
  8c:	ret

Disassembly of section .text._ZNK4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E15LookupBucketForIS2_EEbRKT_RPKSA_:

0000000000000000 <_ZNK4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E15LookupBucketForIS2_EEbRKT_RPKSA_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	str	x25, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	mov	x29, sp
  18:	ldr	w21, [x0, #24]
  1c:	mov	x19, x2
  20:	cbz	w21, 6c <_ZNK4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E15LookupBucketForIS2_EEbRKT_RPKSA_+0x6c>
  24:	ldr	x8, [x1]
  28:	mov	x20, x1
  2c:	cmn	x8, #0x2
  30:	b.cs	f8 <_ZNK4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E15LookupBucketForIS2_EEbRKT_RPKSA_+0xf8>  // b.hs, b.nlast
  34:	ldr	x1, [x20, #8]
  38:	ldr	x22, [x0, #8]
  3c:	mov	x0, x8
  40:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E15LookupBucketForIS2_EEbRKT_RPKSA_>
  44:	sub	w23, w21, #0x1
  48:	and	w24, w0, w23
  4c:	ldp	x8, x1, [x20]
  50:	add	x21, x22, x24, lsl #5
  54:	ldp	x2, x3, [x21]
  58:	mov	x0, x8
  5c:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E15LookupBucketForIS2_EEbRKT_RPKSA_>
  60:	tbz	w0, #0, 90 <_ZNK4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E15LookupBucketForIS2_EEbRKT_RPKSA_+0x90>
  64:	mov	w0, #0x1                   	// #1
  68:	b	74 <_ZNK4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E15LookupBucketForIS2_EEbRKT_RPKSA_+0x74>
  6c:	mov	x21, xzr
  70:	mov	w0, wzr
  74:	str	x21, [x19]
  78:	ldp	x20, x19, [sp, #64]
  7c:	ldp	x22, x21, [sp, #48]
  80:	ldp	x24, x23, [sp, #32]
  84:	ldr	x25, [sp, #16]
  88:	ldp	x29, x30, [sp], #80
  8c:	ret
  90:	mov	x9, xzr
  94:	mov	w10, #0x1                   	// #1
  98:	ldr	x8, [x21]
  9c:	cmn	x8, #0x1
  a0:	b.eq	e8 <_ZNK4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E15LookupBucketForIS2_EEbRKT_RPKSA_+0xe8>  // b.none
  a4:	cmn	x8, #0x2
  a8:	add	w8, w24, w10
  ac:	ccmp	x9, #0x0, #0x0, eq  // eq = none
  b0:	and	w24, w8, w23
  b4:	csel	x9, x9, x21, ne  // ne = any
  b8:	ldp	x0, x1, [x20]
  bc:	str	x9, [x29, #24]
  c0:	add	x21, x22, x24, lsl #5
  c4:	ldp	x2, x3, [x21]
  c8:	add	w25, w10, #0x1
  cc:	bl	0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E15LookupBucketForIS2_EEbRKT_RPKSA_>
  d0:	ldr	x9, [x29, #24]
  d4:	mov	w8, w0
  d8:	mov	w0, #0x1                   	// #1
  dc:	mov	w10, w25
  e0:	tbnz	w8, #0, 74 <_ZNK4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E15LookupBucketForIS2_EEbRKT_RPKSA_+0x74>
  e4:	b	98 <_ZNK4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E15LookupBucketForIS2_EEbRKT_RPKSA_+0x98>
  e8:	cmp	x9, #0x0
  ec:	mov	w0, wzr
  f0:	csel	x21, x21, x9, eq  // eq = none
  f4:	b	74 <_ZNK4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E15LookupBucketForIS2_EEbRKT_RPKSA_+0x74>
  f8:	adrp	x0, 0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E15LookupBucketForIS2_EEbRKT_RPKSA_>
  fc:	adrp	x1, 0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E15LookupBucketForIS2_EEbRKT_RPKSA_>
 100:	adrp	x3, 0 <_ZNK4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E15LookupBucketForIS2_EEbRKT_RPKSA_>
 104:	add	x0, x0, #0x0
 108:	add	x1, x1, #0x0
 10c:	add	x3, x3, #0x0
 110:	mov	w2, #0x252                 	// #594
 114:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12DenseMapInfoINS_9StringRefEE7isEqualES1_S1_:

0000000000000000 <_ZN4llvm12DenseMapInfoINS_9StringRefEE7isEqualES1_S1_>:
   0:	cmn	x2, #0x2
   4:	b.eq	18 <_ZN4llvm12DenseMapInfoINS_9StringRefEE7isEqualES1_S1_+0x18>  // b.none
   8:	cmn	x2, #0x1
   c:	b.ne	24 <_ZN4llvm12DenseMapInfoINS_9StringRefEE7isEqualES1_S1_+0x24>  // b.any
  10:	cmn	x0, #0x1
  14:	b	1c <_ZN4llvm12DenseMapInfoINS_9StringRefEE7isEqualES1_S1_+0x1c>
  18:	cmn	x0, #0x2
  1c:	cset	w0, eq  // eq = none
  20:	ret
  24:	mov	x8, x1
  28:	cmp	x1, x3
  2c:	b.ne	58 <_ZN4llvm12DenseMapInfoINS_9StringRefEE7isEqualES1_S1_+0x58>  // b.any
  30:	cbz	x8, 60 <_ZN4llvm12DenseMapInfoINS_9StringRefEE7isEqualES1_S1_+0x60>
  34:	stp	x29, x30, [sp, #-16]!
  38:	mov	x29, sp
  3c:	mov	x1, x2
  40:	mov	x2, x8
  44:	bl	0 <bcmp>
  48:	cmp	w0, #0x0
  4c:	cset	w0, eq  // eq = none
  50:	ldp	x29, x30, [sp], #16
  54:	ret
  58:	mov	w0, wzr
  5c:	ret
  60:	mov	w0, #0x1                   	// #1
  64:	ret

Disassembly of section .text._ZN4llvm12DenseMapInfoINS_9StringRefEE12getHashValueES1_:

0000000000000000 <_ZN4llvm12DenseMapInfoINS_9StringRefEE12getHashValueES1_>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	cmn	x0, #0x2
   c:	b.eq	24 <_ZN4llvm12DenseMapInfoINS_9StringRefEE12getHashValueES1_+0x24>  // b.none
  10:	cmn	x0, #0x1
  14:	b.eq	44 <_ZN4llvm12DenseMapInfoINS_9StringRefEE12getHashValueES1_+0x44>  // b.none
  18:	bl	0 <_ZN4llvm10hash_valueENS_9StringRefE>
  1c:	ldp	x29, x30, [sp], #16
  20:	ret
  24:	adrp	x0, 0 <_ZN4llvm12DenseMapInfoINS_9StringRefEE12getHashValueES1_>
  28:	adrp	x1, 0 <_ZN4llvm12DenseMapInfoINS_9StringRefEE12getHashValueES1_>
  2c:	adrp	x3, 0 <_ZN4llvm12DenseMapInfoINS_9StringRefEE12getHashValueES1_>
  30:	add	x0, x0, #0x0
  34:	add	x1, x1, #0x0
  38:	add	x3, x3, #0x0
  3c:	mov	w2, #0xeb                  	// #235
  40:	bl	0 <__assert_fail>
  44:	adrp	x0, 0 <_ZN4llvm12DenseMapInfoINS_9StringRefEE12getHashValueES1_>
  48:	adrp	x1, 0 <_ZN4llvm12DenseMapInfoINS_9StringRefEE12getHashValueES1_>
  4c:	adrp	x3, 0 <_ZN4llvm12DenseMapInfoINS_9StringRefEE12getHashValueES1_>
  50:	add	x0, x0, #0x0
  54:	add	x1, x1, #0x0
  58:	add	x3, x3, #0x0
  5c:	mov	w2, #0xe9                  	// #233
  60:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E20InsertIntoBucketImplIS2_EEPSA_RKS2_RKT_SE_:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E20InsertIntoBucketImplIS2_EEPSA_RKS2_RKT_SE_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	add	x29, sp, #0x10
  10:	ldr	w8, [x0, #16]
  14:	ldr	w1, [x0, #24]
  18:	ldr	x9, [x0]
  1c:	mov	x20, x2
  20:	lsl	w10, w8, #2
  24:	add	w10, w10, #0x4
  28:	add	w11, w1, w1, lsl #1
  2c:	mov	x19, x0
  30:	add	x9, x9, #0x1
  34:	cmp	w10, w11
  38:	str	x9, [x0]
  3c:	b.cs	94 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E20InsertIntoBucketImplIS2_EEPSA_RKS2_RKT_SE_+0x94>  // b.hs, b.nlast
  40:	ldr	w9, [x19, #20]
  44:	mvn	w8, w8
  48:	add	w8, w1, w8
  4c:	sub	w8, w8, w9
  50:	cmp	w8, w1, lsr #3
  54:	b.ls	98 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E20InsertIntoBucketImplIS2_EEPSA_RKS2_RKT_SE_+0x98>  // b.plast
  58:	cbz	x3, b8 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E20InsertIntoBucketImplIS2_EEPSA_RKS2_RKT_SE_+0xb8>
  5c:	ldr	w8, [x19, #16]
  60:	add	w8, w8, #0x1
  64:	str	w8, [x19, #16]
  68:	ldr	x8, [x3]
  6c:	cmn	x8, #0x1
  70:	b.eq	80 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E20InsertIntoBucketImplIS2_EEPSA_RKS2_RKT_SE_+0x80>  // b.none
  74:	ldr	w8, [x19, #20]
  78:	sub	w8, w8, #0x1
  7c:	str	w8, [x19, #20]
  80:	ldp	x20, x19, [sp, #32]
  84:	ldp	x29, x30, [sp, #16]
  88:	mov	x0, x3
  8c:	add	sp, sp, #0x30
  90:	ret
  94:	lsl	w1, w1, #1
  98:	mov	x0, x19
  9c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E20InsertIntoBucketImplIS2_EEPSA_RKS2_RKT_SE_>
  a0:	add	x2, sp, #0x8
  a4:	mov	x0, x19
  a8:	mov	x1, x20
  ac:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E20InsertIntoBucketImplIS2_EEPSA_RKS2_RKT_SE_>
  b0:	ldr	x3, [sp, #8]
  b4:	cbnz	x3, 5c <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E20InsertIntoBucketImplIS2_EEPSA_RKS2_RKT_SE_+0x5c>
  b8:	adrp	x0, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E20InsertIntoBucketImplIS2_EEPSA_RKS2_RKT_SE_>
  bc:	adrp	x1, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E20InsertIntoBucketImplIS2_EEPSA_RKS2_RKT_SE_>
  c0:	adrp	x3, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E20InsertIntoBucketImplIS2_EEPSA_RKS2_RKT_SE_>
  c4:	add	x0, x0, #0x0
  c8:	add	x1, x1, #0x0
  cc:	add	x3, x3, #0x0
  d0:	mov	w2, #0x22f                 	// #559
  d4:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj:

0000000000000000 <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	sub	w8, w1, #0x1
  14:	orr	x8, x8, x8, lsr #1
  18:	orr	x8, x8, x8, lsr #2
  1c:	orr	x8, x8, x8, lsr #4
  20:	orr	x8, x8, x8, lsr #8
  24:	orr	x8, x8, x8, lsr #16
  28:	lsr	x9, x8, #32
  2c:	orr	w8, w9, w8
  30:	add	w9, w8, #0x1
  34:	ldr	w21, [x0, #24]
  38:	ldr	x19, [x0, #8]
  3c:	cmp	w9, #0x40
  40:	mov	w9, #0x40                  	// #64
  44:	csinc	w8, w9, w8, ls  // ls = plast
  48:	mov	x20, x0
  4c:	str	w8, [x0, #24]
  50:	lsl	x0, x8, #5
  54:	bl	0 <_Znwm>
  58:	str	x0, [x20, #8]
  5c:	cbz	x19, 84 <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj+0x84>
  60:	add	x2, x19, x21, lsl #5
  64:	mov	x0, x20
  68:	mov	x1, x19
  6c:	bl	0 <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj>
  70:	mov	x0, x19
  74:	ldp	x20, x19, [sp, #32]
  78:	ldr	x21, [sp, #16]
  7c:	ldp	x29, x30, [sp], #48
  80:	b	0 <_ZdlPv>
  84:	mov	x0, x20
  88:	ldp	x20, x19, [sp, #32]
  8c:	ldr	x21, [sp, #16]
  90:	ldp	x29, x30, [sp], #48
  94:	b	0 <_ZN4llvm8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS1_EENS_6detail12DenseMapPairIS1_S4_EEE4growEj>

Disassembly of section .text._ZN4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E18moveFromOldBucketsEPSA_SD_:

0000000000000000 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E18moveFromOldBucketsEPSA_SD_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x19, x2
  14:	mov	x20, x1
  18:	mov	x21, x0
  1c:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E18moveFromOldBucketsEPSA_SD_>
  20:	cmp	x20, x19
  24:	b.eq	74 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E18moveFromOldBucketsEPSA_SD_+0x74>  // b.none
  28:	ldr	x8, [x20]
  2c:	cmn	x8, #0x3
  30:	b.hi	68 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E18moveFromOldBucketsEPSA_SD_+0x68>  // b.pmore
  34:	add	x2, x29, #0x18
  38:	mov	x0, x21
  3c:	mov	x1, x20
  40:	bl	0 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E18moveFromOldBucketsEPSA_SD_>
  44:	tbnz	w0, #0, 84 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E18moveFromOldBucketsEPSA_SD_+0x84>
  48:	ldr	x8, [x29, #24]
  4c:	ldr	q0, [x20]
  50:	str	q0, [x8]
  54:	ldr	q0, [x20, #16]
  58:	str	q0, [x8, #16]
  5c:	ldr	w8, [x21, #16]
  60:	add	w8, w8, #0x1
  64:	str	w8, [x21, #16]
  68:	add	x20, x20, #0x20
  6c:	cmp	x19, x20
  70:	b.ne	28 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E18moveFromOldBucketsEPSA_SD_+0x28>  // b.any
  74:	ldp	x20, x19, [sp, #32]
  78:	ldr	x21, [sp, #16]
  7c:	ldp	x29, x30, [sp], #48
  80:	ret
  84:	adrp	x0, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E18moveFromOldBucketsEPSA_SD_>
  88:	adrp	x1, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E18moveFromOldBucketsEPSA_SD_>
  8c:	adrp	x3, 0 <_ZN4llvm12DenseMapBaseINS_8DenseMapINS_9StringRefEN3lld10DWARFCache6VarLocENS_12DenseMapInfoIS2_EENS_6detail12DenseMapPairIS2_S5_EEEES2_S5_S7_SA_E18moveFromOldBucketsEPSA_SD_>
  90:	add	x0, x0, #0x0
  94:	add	x1, x1, #0x0
  98:	add	x3, x3, #0x0
  9c:	mov	w2, #0x17a                 	// #378
  a0:	bl	0 <__assert_fail>

ErrorHandler.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN3lld4outsEv>:
       0:	adrp	x8, 0 <_ZN3lld4outsEv>
       4:	ldr	x8, [x8]
       8:	ldr	x0, [x8]
       c:	cbz	x0, 14 <_ZN3lld4outsEv+0x14>
      10:	ret
      14:	b	0 <_ZN4llvm4outsEv>

0000000000000018 <_ZN3lld4errsEv>:
      18:	adrp	x8, 8 <_ZN3lld4outsEv+0x8>
      1c:	ldr	x8, [x8]
      20:	ldr	x0, [x8]
      24:	cbz	x0, 2c <_ZN3lld4errsEv+0x14>
      28:	ret
      2c:	b	0 <_ZN4llvm4errsEv>

0000000000000030 <_ZN3lld12errorHandlerEv>:
      30:	stp	x29, x30, [sp, #-16]!
      34:	mov	x29, sp
      38:	adrp	x8, 0 <_ZN3lld4outsEv>
      3c:	add	x8, x8, #0x0
      40:	ldarb	w8, [x8]
      44:	tbz	w8, #0, 58 <_ZN3lld12errorHandlerEv+0x28>
      48:	adrp	x0, 0 <_ZN3lld4outsEv>
      4c:	add	x0, x0, #0x0
      50:	ldp	x29, x30, [sp], #16
      54:	ret
      58:	adrp	x0, 0 <_ZN3lld4outsEv>
      5c:	add	x0, x0, #0x0
      60:	bl	0 <__cxa_guard_acquire>
      64:	cbz	w0, 48 <_ZN3lld12errorHandlerEv+0x18>
      68:	adrp	x0, 0 <_ZN3lld4outsEv>
      6c:	adrp	x1, 0 <_ZN3lld4outsEv>
      70:	adrp	x2, 0 <__dso_handle>
      74:	add	x0, x0, #0x0
      78:	add	x1, x1, #0x0
      7c:	add	x2, x2, #0x0
      80:	bl	0 <__cxa_atexit>
      84:	adrp	x0, 0 <_ZN3lld4outsEv>
      88:	add	x0, x0, #0x0
      8c:	bl	0 <__cxa_guard_release>
      90:	b	48 <_ZN3lld12errorHandlerEv+0x18>

0000000000000094 <_ZN3lld7exitLldEi>:
      94:	stp	x29, x30, [sp, #-32]!
      98:	stp	x20, x19, [sp, #16]
      9c:	mov	x29, sp
      a0:	mov	w19, w0
      a4:	bl	30 <_ZN3lld12errorHandlerEv>
      a8:	adrp	x20, 0 <_ZN3lld4outsEv>
      ac:	ldr	x8, [x20]
      b0:	cbz	x8, c8 <_ZN3lld7exitLldEi+0x34>
      b4:	bl	30 <_ZN3lld12errorHandlerEv>
      b8:	ldr	x0, [x20]
      bc:	ldr	x8, [x0]
      c0:	ldr	x8, [x8, #48]
      c4:	blr	x8
      c8:	bl	0 <_ZN4llvm13llvm_shutdownEv>
      cc:	bl	0 <_ZN3lld4outsEv>
      d0:	bl	0 <_ZN3lld4outsEv>
      d4:	bl	18 <_ZN3lld4errsEv>
      d8:	bl	0 <_ZN3lld4outsEv>
      dc:	mov	w0, w19
      e0:	bl	0 <_exit>

00000000000000e4 <_ZN3lld17diagnosticHandlerERKN4llvm14DiagnosticInfoE>:
      e4:	sub	sp, sp, #0x120
      e8:	stp	x29, x30, [sp, #240]
      ec:	str	x28, [sp, #256]
      f0:	stp	x20, x19, [sp, #272]
      f4:	add	x29, sp, #0xf0
      f8:	adrp	x9, 0 <_ZN3lld4outsEv>
      fc:	add	x8, sp, #0x60
     100:	ldr	d0, [x9]
     104:	mov	w9, #0x1                   	// #1
     108:	str	w9, [sp, #80]
     10c:	add	x9, x8, #0x10
     110:	stp	xzr, xzr, [sp, #64]
     114:	str	x9, [sp, #96]
     118:	adrp	x9, 0 <_ZTVN4llvm19raw_svector_ostreamE>
     11c:	ldr	x9, [x9]
     120:	mov	x19, x0
     124:	add	x0, sp, #0x30
     128:	str	d0, [sp, #104]
     12c:	add	x9, x9, #0x10
     130:	stp	x9, xzr, [sp, #48]
     134:	str	x8, [sp, #88]
     138:	add	x20, sp, #0x30
     13c:	bl	0 <_ZN3lld4outsEv>
     140:	adrp	x8, 0 <_ZTVN4llvm27DiagnosticPrinterRawOStreamE>
     144:	ldr	x8, [x8]
     148:	add	x1, sp, #0x20
     14c:	mov	x0, x19
     150:	add	x8, x8, #0x10
     154:	stp	x8, x20, [sp, #32]
     158:	ldr	x8, [x19]
     15c:	ldr	x8, [x8, #24]
     160:	blr	x8
     164:	ldrb	w8, [x19, #12]
     168:	sub	w9, w8, #0x2
     16c:	cmp	w9, #0x2
     170:	b.cc	1a4 <_ZN3lld17diagnosticHandlerERKN4llvm14DiagnosticInfoE+0xc0>  // b.lo, b.ul, b.last
     174:	cmp	w8, #0x1
     178:	b.eq	1c0 <_ZN3lld17diagnosticHandlerERKN4llvm14DiagnosticInfoE+0xdc>  // b.none
     17c:	cbnz	w8, 1e0 <_ZN3lld17diagnosticHandlerERKN4llvm14DiagnosticInfoE+0xfc>
     180:	add	x0, sp, #0x8
     184:	add	x1, sp, #0x60
     188:	bl	0 <_ZN3lld4outsEv>
     18c:	bl	30 <_ZN3lld12errorHandlerEv>
     190:	adrp	x0, 0 <_ZN3lld4outsEv>
     194:	add	x0, x0, #0x0
     198:	add	x1, sp, #0x8
     19c:	bl	b24 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE>
     1a0:	b	1e0 <_ZN3lld17diagnosticHandlerERKN4llvm14DiagnosticInfoE+0xfc>
     1a4:	add	x0, sp, #0x8
     1a8:	add	x1, sp, #0x60
     1ac:	bl	0 <_ZN3lld4outsEv>
     1b0:	bl	30 <_ZN3lld12errorHandlerEv>
     1b4:	add	x1, sp, #0x8
     1b8:	bl	944 <_ZN3lld12ErrorHandler7messageERKN4llvm5TwineE>
     1bc:	b	1e0 <_ZN3lld17diagnosticHandlerERKN4llvm14DiagnosticInfoE+0xfc>
     1c0:	add	x0, sp, #0x8
     1c4:	add	x1, sp, #0x60
     1c8:	bl	0 <_ZN3lld4outsEv>
     1cc:	bl	30 <_ZN3lld12errorHandlerEv>
     1d0:	adrp	x0, 0 <_ZN3lld4outsEv>
     1d4:	add	x0, x0, #0x0
     1d8:	add	x1, sp, #0x8
     1dc:	bl	9e4 <_ZN3lld12ErrorHandler4warnERKN4llvm5TwineE>
     1e0:	add	x0, sp, #0x30
     1e4:	bl	0 <_ZN4llvm11raw_ostreamD2Ev>
     1e8:	ldr	x0, [sp, #96]
     1ec:	add	x8, sp, #0x60
     1f0:	add	x8, x8, #0x10
     1f4:	cmp	x0, x8
     1f8:	b.eq	200 <_ZN3lld17diagnosticHandlerERKN4llvm14DiagnosticInfoE+0x11c>  // b.none
     1fc:	bl	0 <free>
     200:	ldp	x20, x19, [sp, #272]
     204:	ldr	x28, [sp, #256]
     208:	ldp	x29, x30, [sp, #240]
     20c:	add	sp, sp, #0x120
     210:	ret

0000000000000214 <_ZN3lld10checkErrorEN4llvm5ErrorE>:
     214:	sub	sp, sp, #0xa0
     218:	stp	x29, x30, [sp, #112]
     21c:	str	x21, [sp, #128]
     220:	stp	x20, x19, [sp, #144]
     224:	add	x29, sp, #0x70
     228:	ldr	x8, [x0]
     22c:	str	xzr, [x0]
     230:	tst	x8, #0xfffffffffffffffe
     234:	and	x19, x8, #0xfffffffffffffffe
     238:	cset	w8, ne  // ne = any
     23c:	orr	x8, x19, x8
     240:	stp	xzr, x8, [sp]
     244:	cbz	x19, 33c <_ZN3lld10checkErrorEN4llvm5ErrorE+0x128>
     248:	str	xzr, [sp, #8]
     24c:	ldr	x8, [x19]
     250:	adrp	x1, 0 <_ZN4llvm9ErrorList2IDE>
     254:	mov	x0, x19
     258:	ldr	x8, [x8, #48]
     25c:	ldr	x1, [x1]
     260:	blr	x8
     264:	tbz	w0, #0, 348 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x134>
     268:	mov	w8, #0x1                   	// #1
     26c:	str	x8, [sp, #16]
     270:	ldp	x21, x20, [x19, #8]
     274:	cmp	x21, x20
     278:	b.eq	374 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x160>  // b.none
     27c:	mov	w8, #0x1                   	// #1
     280:	stur	x8, [x29, #-40]
     284:	ldr	x8, [x21]
     288:	str	xzr, [x21]
     28c:	sub	x0, x29, #0x8
     290:	stur	x8, [x29, #-8]
     294:	add	x8, x29, #0x18
     298:	bl	1154 <_ZN4llvm15handleErrorImplIZN3lld10checkErrorENS_5ErrorEE3$_0JEEES2_St10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS5_EEOT_DpOT0_>
     29c:	add	x8, sp, #0x18
     2a0:	sub	x0, x29, #0x28
     2a4:	add	x1, x29, #0x18
     2a8:	bl	0 <_ZN3lld4outsEv>
     2ac:	ldr	x8, [sp, #24]
     2b0:	ldr	x9, [x29, #24]
     2b4:	orr	x8, x8, #0x1
     2b8:	stp	x8, xzr, [sp, #16]
     2bc:	cbnz	x9, 334 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x120>
     2c0:	add	x21, x21, #0x8
     2c4:	ldur	x0, [x29, #-8]
     2c8:	cbz	x0, 2d8 <_ZN3lld10checkErrorEN4llvm5ErrorE+0xc4>
     2cc:	ldr	x8, [x0]
     2d0:	ldr	x8, [x8, #8]
     2d4:	blr	x8
     2d8:	ldur	x8, [x29, #-40]
     2dc:	stur	xzr, [x29, #-8]
     2e0:	cbnz	x8, 3c8 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x1b4>
     2e4:	cmp	x20, x21
     2e8:	b.eq	374 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x160>  // b.none
     2ec:	ldr	x8, [sp, #16]
     2f0:	sub	x0, x29, #0x8
     2f4:	orr	x8, x8, #0x1
     2f8:	stur	x8, [x29, #-40]
     2fc:	ldr	x8, [x21]
     300:	str	xzr, [x21], #8
     304:	stur	x8, [x29, #-8]
     308:	add	x8, x29, #0x18
     30c:	bl	1154 <_ZN4llvm15handleErrorImplIZN3lld10checkErrorENS_5ErrorEE3$_0JEEES2_St10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS5_EEOT_DpOT0_>
     310:	add	x8, sp, #0x18
     314:	sub	x0, x29, #0x28
     318:	add	x1, x29, #0x18
     31c:	bl	0 <_ZN3lld4outsEv>
     320:	ldr	x8, [sp, #24]
     324:	ldr	x9, [x29, #24]
     328:	orr	x8, x8, #0x1
     32c:	stp	x8, xzr, [sp, #16]
     330:	cbz	x9, 2c4 <_ZN3lld10checkErrorEN4llvm5ErrorE+0xb0>
     334:	add	x0, x29, #0x18
     338:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>
     33c:	mov	w8, #0x1                   	// #1
     340:	str	x8, [sp, #16]
     344:	b	384 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x170>
     348:	add	x8, sp, #0x10
     34c:	add	x0, sp, #0x18
     350:	str	x19, [sp, #24]
     354:	bl	1154 <_ZN4llvm15handleErrorImplIZN3lld10checkErrorENS_5ErrorEE3$_0JEEES2_St10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS5_EEOT_DpOT0_>
     358:	ldr	x0, [sp, #24]
     35c:	cbz	x0, 36c <_ZN3lld10checkErrorEN4llvm5ErrorE+0x158>
     360:	ldr	x8, [x0]
     364:	ldr	x8, [x8, #8]
     368:	blr	x8
     36c:	str	xzr, [sp, #24]
     370:	b	384 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x170>
     374:	ldr	x8, [x19]
     378:	mov	x0, x19
     37c:	ldr	x8, [x8, #8]
     380:	blr	x8
     384:	ldr	x8, [sp, #16]
     388:	tst	x8, #0xfffffffffffffffe
     38c:	and	x9, x8, #0xfffffffffffffffe
     390:	cset	w8, ne  // ne = any
     394:	orr	x8, x9, x8
     398:	str	x8, [sp, #16]
     39c:	cbnz	x9, 3d0 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x1bc>
     3a0:	cbnz	x8, 440 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x22c>
     3a4:	ldr	x8, [sp, #8]
     3a8:	cbnz	x8, 448 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x234>
     3ac:	ldr	x8, [sp]
     3b0:	cbnz	x8, 450 <_ZN3lld10checkErrorEN4llvm5ErrorE+0x23c>
     3b4:	ldp	x20, x19, [sp, #144]
     3b8:	ldr	x21, [sp, #128]
     3bc:	ldp	x29, x30, [sp, #112]
     3c0:	add	sp, sp, #0xa0
     3c4:	ret
     3c8:	sub	x0, x29, #0x28
     3cc:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>
     3d0:	sturb	wzr, [x29, #-24]
     3d4:	stp	xzr, xzr, [sp, #40]
     3d8:	adrp	x10, 0 <_ZTVN4llvm18raw_string_ostreamE>
     3dc:	ldr	x10, [x10]
     3e0:	sub	x8, x29, #0x28
     3e4:	mov	w9, #0x1                   	// #1
     3e8:	adrp	x1, 0 <_ZN3lld4outsEv>
     3ec:	add	x11, x8, #0x10
     3f0:	str	w9, [sp, #56]
     3f4:	add	x9, x10, #0x10
     3f8:	add	x1, x1, #0x0
     3fc:	add	x0, sp, #0x18
     400:	stp	x11, xzr, [x29, #-40]
     404:	stp	x9, xzr, [sp, #24]
     408:	str	x8, [sp, #64]
     40c:	bl	0 <_ZN3lld4outsEv>
     410:	adrp	x1, 0 <_ZN3lld4outsEv>
     414:	add	x1, x1, #0x0
     418:	bl	0 <_ZN3lld4outsEv>
     41c:	add	x1, sp, #0x10
     420:	bl	0 <_ZN3lld4outsEv>
     424:	add	x0, sp, #0x18
     428:	bl	0 <_ZN3lld4outsEv>
     42c:	ldr	x0, [x0]
     430:	adrp	x1, 0 <_ZN3lld4outsEv>
     434:	add	x1, x1, #0x0
     438:	mov	w2, #0x2c9                 	// #713
     43c:	bl	0 <_ZN4llvm25llvm_unreachable_internalEPKcS1_j>
     440:	add	x0, sp, #0x10
     444:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>
     448:	add	x0, sp, #0x8
     44c:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>
     450:	mov	x0, sp
     454:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>

0000000000000458 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE>:
     458:	sub	sp, sp, #0x140
     45c:	stp	x29, x30, [sp, #224]
     460:	stp	x28, x27, [sp, #240]
     464:	stp	x26, x25, [sp, #256]
     468:	stp	x24, x23, [sp, #272]
     46c:	stp	x22, x21, [sp, #288]
     470:	stp	x20, x19, [sp, #304]
     474:	add	x29, sp, #0xe0
     478:	ldrb	w9, [x0, #51]
     47c:	mov	x19, x8
     480:	cbz	w9, 750 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x2f8>
     484:	adrp	x8, 0 <_ZN3lld4outsEv>
     488:	str	x0, [sp, #8]
     48c:	add	x8, x8, #0x0
     490:	ldarb	w8, [x8]
     494:	adrp	x21, 0 <_ZN3lld4outsEv>
     498:	mov	x22, x1
     49c:	add	x21, x21, #0x0
     4a0:	tbz	w8, #0, 778 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x320>
     4a4:	sub	x8, x29, #0x28
     4a8:	mov	x0, x22
     4ac:	bl	0 <_ZNK4llvm5Twine3strB5cxx11Ev>
     4b0:	add	x8, sp, #0x50
     4b4:	add	x9, sp, #0x10
     4b8:	add	x10, sp, #0x70
     4bc:	add	x11, sp, #0x30
     4c0:	mov	x24, xzr
     4c4:	add	x25, x19, #0x10
     4c8:	mov	w27, #0xf                   	// #15
     4cc:	add	x28, x8, #0x10
     4d0:	add	x22, x9, #0x10
     4d4:	add	x26, x10, #0x10
     4d8:	add	x23, x11, #0x10
     4dc:	ldp	x0, x8, [x29, #-40]
     4e0:	add	x3, x21, x24
     4e4:	movi	v0.2d, #0x0
     4e8:	sub	x2, x29, #0x50
     4ec:	add	x1, x0, x8
     4f0:	mov	w4, wzr
     4f4:	stp	q0, q0, [x29, #-80]
     4f8:	bl	0 <_ZN3lld4outsEv>
     4fc:	tbz	w0, #0, 560 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x108>
     500:	ldp	x8, x9, [x29, #-80]
     504:	cmp	x8, x9
     508:	b.eq	888 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x430>  // b.none
     50c:	sub	x9, x9, x8
     510:	cmp	x9, #0x78
     514:	b.eq	568 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x110>  // b.none
     518:	cmp	x9, #0x90
     51c:	b.ne	888 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x430>  // b.any
     520:	add	x0, x8, #0x18
     524:	add	x8, sp, #0x30
     528:	bl	0 <_ZN3lld4outsEv>
     52c:	adrp	x1, 0 <_ZN3lld4outsEv>
     530:	add	x0, sp, #0x30
     534:	add	x1, x1, #0x0
     538:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEPKc>
     53c:	str	x28, [sp, #80]
     540:	mov	x8, x0
     544:	ldr	x9, [x8], #16
     548:	cmp	x9, x8
     54c:	b.eq	578 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x120>  // b.none
     550:	str	x9, [sp, #80]
     554:	ldr	x9, [x0, #16]
     558:	str	x9, [sp, #96]
     55c:	b	580 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x128>
     560:	mov	w20, #0x3                   	// #3
     564:	b	6e8 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x290>
     568:	add	x0, x8, #0x18
     56c:	mov	x8, x19
     570:	bl	0 <_ZN3lld4outsEv>
     574:	b	6e4 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x28c>
     578:	ldr	q0, [x9]
     57c:	str	q0, [x28]
     580:	ldr	x9, [x0, #8]
     584:	mov	x11, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
     588:	movk	x11, #0xaaab
     58c:	orr	x12, xzr, #0xfffffffffffffffd
     590:	str	x9, [sp, #88]
     594:	stp	x8, xzr, [x0]
     598:	strb	wzr, [x0, #16]
     59c:	ldp	x8, x9, [x29, #-80]
     5a0:	sub	x10, x9, x8
     5a4:	asr	x10, x10, #3
     5a8:	madd	x10, x10, x11, x12
     5ac:	cmp	x10, #0x2
     5b0:	ccmp	x9, x8, #0x4, hi  // hi = pmore
     5b4:	mov	w9, #0x2                   	// #2
     5b8:	csel	x9, x9, x10, ne  // ne = any
     5bc:	mov	w10, #0x18                  	// #24
     5c0:	madd	x0, x9, x10, x8
     5c4:	add	x8, sp, #0x10
     5c8:	bl	0 <_ZN3lld4outsEv>
     5cc:	ldp	x3, x4, [sp, #80]
     5d0:	ldp	x1, x2, [sp, #16]
     5d4:	ldr	x9, [sp, #96]
     5d8:	cmp	x3, x28
     5dc:	add	x8, x2, x4
     5e0:	csel	x9, x27, x9, eq  // eq = none
     5e4:	cmp	x8, x9
     5e8:	b.ls	600 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x1a8>  // b.plast
     5ec:	ldr	x9, [sp, #32]
     5f0:	cmp	x1, x22
     5f4:	csel	x9, x27, x9, eq  // eq = none
     5f8:	cmp	x8, x9
     5fc:	b.ls	60c <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x1b4>  // b.plast
     600:	add	x0, sp, #0x50
     604:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcm>
     608:	b	61c <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x1c4>
     60c:	add	x0, sp, #0x10
     610:	mov	x1, xzr
     614:	mov	x2, xzr
     618:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7replaceEmmPKcm>
     61c:	str	x26, [sp, #112]
     620:	mov	x8, x0
     624:	ldr	x9, [x8], #16
     628:	cmp	x9, x8
     62c:	b.eq	640 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x1e8>  // b.none
     630:	str	x9, [sp, #112]
     634:	ldr	x9, [x0, #16]
     638:	str	x9, [sp, #128]
     63c:	b	648 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x1f0>
     640:	ldr	q0, [x9]
     644:	str	q0, [x26]
     648:	ldr	x9, [x0, #8]
     64c:	adrp	x1, 0 <_ZN3lld4outsEv>
     650:	add	x1, x1, #0x0
     654:	str	x9, [sp, #120]
     658:	stp	x8, xzr, [x0]
     65c:	strb	wzr, [x0, #16]
     660:	add	x0, sp, #0x70
     664:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEPKc>
     668:	str	x25, [x19]
     66c:	mov	x8, x0
     670:	ldr	x9, [x8], #16
     674:	cmp	x9, x8
     678:	b.eq	68c <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x234>  // b.none
     67c:	str	x9, [x19]
     680:	ldr	x9, [x0, #16]
     684:	str	x9, [x19, #16]
     688:	b	694 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x23c>
     68c:	ldr	q0, [x9]
     690:	str	q0, [x25]
     694:	ldr	x9, [x0, #8]
     698:	str	x9, [x19, #8]
     69c:	stp	x8, xzr, [x0]
     6a0:	strb	wzr, [x0, #16]
     6a4:	ldr	x0, [sp, #112]
     6a8:	cmp	x0, x26
     6ac:	b.eq	6b4 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x25c>  // b.none
     6b0:	bl	0 <_ZdlPv>
     6b4:	ldr	x0, [sp, #16]
     6b8:	cmp	x0, x22
     6bc:	b.eq	6c4 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x26c>  // b.none
     6c0:	bl	0 <_ZdlPv>
     6c4:	ldr	x0, [sp, #80]
     6c8:	cmp	x0, x28
     6cc:	b.eq	6d4 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x27c>  // b.none
     6d0:	bl	0 <_ZdlPv>
     6d4:	ldr	x0, [sp, #48]
     6d8:	cmp	x0, x23
     6dc:	b.eq	6e4 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x28c>  // b.none
     6e0:	bl	0 <_ZdlPv>
     6e4:	mov	w20, #0x1                   	// #1
     6e8:	ldur	x0, [x29, #-80]
     6ec:	cbz	x0, 6f4 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x29c>
     6f0:	bl	0 <_ZdlPv>
     6f4:	cmp	w20, #0x3
     6f8:	b.ne	718 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x2c0>  // b.any
     6fc:	add	x24, x24, #0x20
     700:	cmp	x24, #0x120
     704:	b.ne	4dc <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x84>  // b.any
     708:	ldr	x8, [sp, #8]
     70c:	add	x0, x8, #0x20
     710:	mov	x8, x19
     714:	bl	0 <_ZN3lld4outsEv>
     718:	ldur	x0, [x29, #-40]
     71c:	sub	x8, x29, #0x28
     720:	add	x8, x8, #0x10
     724:	cmp	x0, x8
     728:	b.eq	730 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x2d8>  // b.none
     72c:	bl	0 <_ZdlPv>
     730:	ldp	x20, x19, [sp, #304]
     734:	ldp	x22, x21, [sp, #288]
     738:	ldp	x24, x23, [sp, #272]
     73c:	ldp	x26, x25, [sp, #256]
     740:	ldp	x28, x27, [sp, #240]
     744:	ldp	x29, x30, [sp, #224]
     748:	add	sp, sp, #0x140
     74c:	ret
     750:	mov	x8, x19
     754:	ldp	x20, x19, [sp, #304]
     758:	ldp	x22, x21, [sp, #288]
     75c:	ldp	x24, x23, [sp, #272]
     760:	ldp	x26, x25, [sp, #256]
     764:	ldp	x28, x27, [sp, #240]
     768:	ldp	x29, x30, [sp, #224]
     76c:	add	x0, x0, #0x20
     770:	add	sp, sp, #0x140
     774:	b	0 <_ZN3lld4outsEv>
     778:	adrp	x0, 0 <_ZN3lld4outsEv>
     77c:	add	x0, x0, #0x0
     780:	bl	0 <__cxa_guard_acquire>
     784:	cbz	w0, 4a4 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x4c>
     788:	adrp	x1, 0 <_ZN3lld4outsEv>
     78c:	add	x1, x1, #0x0
     790:	add	x2, x1, #0x42
     794:	mov	w3, #0x10                  	// #16
     798:	mov	x0, x21
     79c:	bl	0 <_ZN3lld4outsEv>
     7a0:	adrp	x1, 0 <_ZN3lld4outsEv>
     7a4:	add	x1, x1, #0x0
     7a8:	add	x0, x21, #0x20
     7ac:	add	x2, x1, #0x3c
     7b0:	mov	w3, #0x10                  	// #16
     7b4:	bl	0 <_ZN3lld4outsEv>
     7b8:	adrp	x1, 0 <_ZN3lld4outsEv>
     7bc:	add	x1, x1, #0x0
     7c0:	add	x0, x21, #0x40
     7c4:	add	x2, x1, #0x2d
     7c8:	mov	w3, #0x10                  	// #16
     7cc:	bl	0 <_ZN3lld4outsEv>
     7d0:	adrp	x1, 0 <_ZN3lld4outsEv>
     7d4:	add	x1, x1, #0x0
     7d8:	add	x0, x21, #0x60
     7dc:	add	x2, x1, #0x3d
     7e0:	mov	w3, #0x10                  	// #16
     7e4:	bl	0 <_ZN3lld4outsEv>
     7e8:	adrp	x1, 0 <_ZN3lld4outsEv>
     7ec:	add	x1, x1, #0x0
     7f0:	add	x0, x21, #0x80
     7f4:	add	x2, x1, #0x37
     7f8:	mov	w3, #0x10                  	// #16
     7fc:	bl	0 <_ZN3lld4outsEv>
     800:	adrp	x1, 0 <_ZN3lld4outsEv>
     804:	add	x1, x1, #0x0
     808:	add	x0, x21, #0xa0
     80c:	add	x2, x1, #0x31
     810:	mov	w3, #0x10                  	// #16
     814:	bl	0 <_ZN3lld4outsEv>
     818:	adrp	x1, 0 <_ZN3lld4outsEv>
     81c:	add	x1, x1, #0x0
     820:	add	x0, x21, #0xc0
     824:	add	x2, x1, #0x3a
     828:	mov	w3, #0x10                  	// #16
     82c:	bl	0 <_ZN3lld4outsEv>
     830:	adrp	x1, 0 <_ZN3lld4outsEv>
     834:	add	x1, x1, #0x0
     838:	add	x0, x21, #0xe0
     83c:	add	x2, x1, #0x34
     840:	mov	w3, #0x10                  	// #16
     844:	bl	0 <_ZN3lld4outsEv>
     848:	adrp	x1, 0 <_ZN3lld4outsEv>
     84c:	add	x1, x1, #0x0
     850:	add	x0, x21, #0x100
     854:	add	x2, x1, #0x1b
     858:	mov	w3, #0x10                  	// #16
     85c:	bl	0 <_ZN3lld4outsEv>
     860:	adrp	x0, 0 <_ZN3lld4outsEv>
     864:	adrp	x2, 0 <__dso_handle>
     868:	add	x0, x0, #0x0
     86c:	add	x2, x2, #0x0
     870:	mov	x1, xzr
     874:	bl	0 <__cxa_atexit>
     878:	adrp	x0, 0 <_ZN3lld4outsEv>
     87c:	add	x0, x0, #0x0
     880:	bl	0 <__cxa_guard_release>
     884:	b	4a4 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE+0x4c>
     888:	adrp	x0, 0 <_ZN3lld4outsEv>
     88c:	adrp	x1, 0 <_ZN3lld4outsEv>
     890:	adrp	x3, 0 <_ZN3lld4outsEv>
     894:	add	x0, x0, #0x0
     898:	add	x1, x1, #0x0
     89c:	add	x3, x3, #0x0
     8a0:	mov	w2, #0x8f                  	// #143
     8a4:	bl	0 <__assert_fail>

00000000000008a8 <_ZN3lld12ErrorHandler3logERKN4llvm5TwineE>:
     8a8:	stp	x29, x30, [sp, #-32]!
     8ac:	stp	x20, x19, [sp, #16]
     8b0:	mov	x29, sp
     8b4:	ldrb	w8, [x0, #50]
     8b8:	cbz	w8, 938 <_ZN3lld12ErrorHandler3logERKN4llvm5TwineE+0x90>
     8bc:	mov	x20, x0
     8c0:	adrp	x0, 0 <_ZN3lld4outsEv>
     8c4:	add	x0, x0, #0x0
     8c8:	mov	x19, x1
     8cc:	bl	0 <_ZN3lld4outsEv>
     8d0:	adrp	x8, 8 <_ZN3lld4outsEv+0x8>
     8d4:	ldr	x8, [x8]
     8d8:	ldr	x0, [x8]
     8dc:	cbnz	x0, 8e4 <_ZN3lld12ErrorHandler3logERKN4llvm5TwineE+0x3c>
     8e0:	bl	0 <_ZN4llvm4errsEv>
     8e4:	ldp	x1, x2, [x20, #32]
     8e8:	bl	0 <_ZN3lld4outsEv>
     8ec:	adrp	x1, 0 <_ZN3lld4outsEv>
     8f0:	add	x1, x1, #0x0
     8f4:	mov	w2, #0x2                   	// #2
     8f8:	bl	0 <_ZN3lld4outsEv>
     8fc:	mov	x20, x0
     900:	mov	x0, x19
     904:	mov	x1, x20
     908:	bl	0 <_ZNK4llvm5Twine5printERNS_11raw_ostreamE>
     90c:	adrp	x1, 0 <_ZN3lld4outsEv>
     910:	add	x1, x1, #0x0
     914:	mov	w2, #0x1                   	// #1
     918:	mov	x0, x20
     91c:	bl	0 <_ZN3lld4outsEv>
     920:	adrp	x8, 0 <__pthread_key_create>
     924:	ldr	x8, [x8]
     928:	cbz	x8, 938 <_ZN3lld12ErrorHandler3logERKN4llvm5TwineE+0x90>
     92c:	adrp	x0, 0 <_ZN3lld4outsEv>
     930:	add	x0, x0, #0x0
     934:	bl	0 <pthread_mutex_unlock>
     938:	ldp	x20, x19, [sp, #16]
     93c:	ldp	x29, x30, [sp], #32
     940:	ret

0000000000000944 <_ZN3lld12ErrorHandler7messageERKN4llvm5TwineE>:
     944:	stp	x29, x30, [sp, #-48]!
     948:	str	x21, [sp, #16]
     94c:	stp	x20, x19, [sp, #32]
     950:	mov	x29, sp
     954:	adrp	x0, 0 <_ZN3lld4outsEv>
     958:	add	x0, x0, #0x0
     95c:	mov	x19, x1
     960:	bl	0 <_ZN3lld4outsEv>
     964:	adrp	x21, 0 <_ZN3lld4outsEv>
     968:	ldr	x21, [x21]
     96c:	ldr	x20, [x21]
     970:	cbnz	x20, 97c <_ZN3lld12ErrorHandler7messageERKN4llvm5TwineE+0x38>
     974:	bl	0 <_ZN4llvm4outsEv>
     978:	mov	x20, x0
     97c:	mov	x0, x19
     980:	mov	x1, x20
     984:	bl	0 <_ZNK4llvm5Twine5printERNS_11raw_ostreamE>
     988:	adrp	x1, 0 <_ZN3lld4outsEv>
     98c:	add	x1, x1, #0x0
     990:	mov	w2, #0x1                   	// #1
     994:	mov	x0, x20
     998:	bl	0 <_ZN3lld4outsEv>
     99c:	ldr	x0, [x21]
     9a0:	cbnz	x0, 9a8 <_ZN3lld12ErrorHandler7messageERKN4llvm5TwineE+0x64>
     9a4:	bl	0 <_ZN4llvm4outsEv>
     9a8:	ldr	x8, [x0, #24]
     9ac:	ldr	x9, [x0, #8]
     9b0:	cmp	x8, x9
     9b4:	b.eq	9bc <_ZN3lld12ErrorHandler7messageERKN4llvm5TwineE+0x78>  // b.none
     9b8:	bl	0 <_ZN4llvm11raw_ostream14flush_nonemptyEv>
     9bc:	adrp	x8, 0 <__pthread_key_create>
     9c0:	ldr	x8, [x8]
     9c4:	cbz	x8, 9d4 <_ZN3lld12ErrorHandler7messageERKN4llvm5TwineE+0x90>
     9c8:	adrp	x0, 0 <_ZN3lld4outsEv>
     9cc:	add	x0, x0, #0x0
     9d0:	bl	0 <pthread_mutex_unlock>
     9d4:	ldp	x20, x19, [sp, #32]
     9d8:	ldr	x21, [sp, #16]
     9dc:	ldp	x29, x30, [sp], #48
     9e0:	ret

00000000000009e4 <_ZN3lld12ErrorHandler4warnERKN4llvm5TwineE>:
     9e4:	sub	sp, sp, #0x60
     9e8:	stp	x29, x30, [sp, #32]
     9ec:	str	x23, [sp, #48]
     9f0:	stp	x22, x21, [sp, #64]
     9f4:	stp	x20, x19, [sp, #80]
     9f8:	add	x29, sp, #0x20
     9fc:	ldrb	w8, [x0, #49]
     a00:	mov	x20, x0
     a04:	mov	x19, x1
     a08:	cbz	w8, a2c <_ZN3lld12ErrorHandler4warnERKN4llvm5TwineE+0x48>
     a0c:	mov	x0, x20
     a10:	mov	x1, x19
     a14:	ldp	x20, x19, [sp, #80]
     a18:	ldp	x22, x21, [sp, #64]
     a1c:	ldr	x23, [sp, #48]
     a20:	ldp	x29, x30, [sp, #32]
     a24:	add	sp, sp, #0x60
     a28:	b	b24 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE>
     a2c:	adrp	x0, 0 <_ZN3lld4outsEv>
     a30:	add	x0, x0, #0x0
     a34:	bl	0 <_ZN3lld4outsEv>
     a38:	adrp	x8, 8 <_ZN3lld4outsEv+0x8>
     a3c:	ldr	x8, [x8]
     a40:	ldr	x0, [x8]
     a44:	cbnz	x0, a4c <_ZN3lld12ErrorHandler4warnERKN4llvm5TwineE+0x68>
     a48:	bl	0 <_ZN4llvm4errsEv>
     a4c:	adrp	x22, 0 <_ZN3lld4outsEv>
     a50:	add	x22, x22, #0x0
     a54:	ldp	x1, x2, [x22]
     a58:	bl	0 <_ZN3lld4outsEv>
     a5c:	mov	x21, x0
     a60:	mov	x8, sp
     a64:	mov	x0, x20
     a68:	mov	x1, x19
     a6c:	mov	x23, sp
     a70:	bl	458 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE>
     a74:	ldp	x1, x2, [sp]
     a78:	mov	x0, x21
     a7c:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
     a80:	adrp	x1, 0 <_ZN3lld4outsEv>
     a84:	add	x1, x1, #0x0
     a88:	mov	w2, #0x2                   	// #2
     a8c:	bl	0 <_ZN3lld4outsEv>
     a90:	mov	w1, #0x5                   	// #5
     a94:	bl	0 <_ZN4llvm11raw_ostreamlsENS0_6ColorsE>
     a98:	adrp	x1, 0 <_ZN3lld4outsEv>
     a9c:	add	x1, x1, #0x0
     aa0:	mov	w2, #0x9                   	// #9
     aa4:	bl	0 <_ZN3lld4outsEv>
     aa8:	mov	w1, #0x9                   	// #9
     aac:	bl	0 <_ZN4llvm11raw_ostreamlsENS0_6ColorsE>
     ab0:	mov	x20, x0
     ab4:	mov	x0, x19
     ab8:	mov	x1, x20
     abc:	bl	0 <_ZNK4llvm5Twine5printERNS_11raw_ostreamE>
     ac0:	adrp	x1, 0 <_ZN3lld4outsEv>
     ac4:	add	x1, x1, #0x0
     ac8:	mov	w2, #0x1                   	// #1
     acc:	mov	x0, x20
     ad0:	bl	0 <_ZN3lld4outsEv>
     ad4:	ldr	x0, [sp]
     ad8:	add	x8, x23, #0x10
     adc:	cmp	x0, x8
     ae0:	b.eq	ae8 <_ZN3lld12ErrorHandler4warnERKN4llvm5TwineE+0x104>  // b.none
     ae4:	bl	0 <_ZdlPv>
     ae8:	mov	x0, x19
     aec:	bl	10c0 <_ZL12getSeparatorRKN4llvm5TwineE>
     af0:	adrp	x8, 0 <__pthread_key_create>
     af4:	ldr	x8, [x8]
     af8:	stp	x0, x1, [x22]
     afc:	cbz	x8, b0c <_ZN3lld12ErrorHandler4warnERKN4llvm5TwineE+0x128>
     b00:	adrp	x0, 0 <_ZN3lld4outsEv>
     b04:	add	x0, x0, #0x0
     b08:	bl	0 <pthread_mutex_unlock>
     b0c:	ldp	x20, x19, [sp, #80]
     b10:	ldp	x22, x21, [sp, #64]
     b14:	ldr	x23, [sp, #48]
     b18:	ldp	x29, x30, [sp, #32]
     b1c:	add	sp, sp, #0x60
     b20:	ret

0000000000000b24 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE>:
     b24:	sub	sp, sp, #0x100
     b28:	stp	x29, x30, [sp, #192]
     b2c:	str	x23, [sp, #208]
     b30:	stp	x22, x21, [sp, #224]
     b34:	stp	x20, x19, [sp, #240]
     b38:	add	x29, sp, #0xc0
     b3c:	ldrb	w8, [x0, #51]
     b40:	mov	x19, x0
     b44:	mov	x20, x1
     b48:	cbz	w8, c70 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x14c>
     b4c:	adrp	x8, 0 <_ZN3lld4outsEv>
     b50:	add	x8, x8, #0x0
     b54:	ldarb	w8, [x8]
     b58:	tbz	w8, #0, 1060 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x53c>
     b5c:	sub	x8, x29, #0x20
     b60:	mov	x0, x20
     b64:	bl	0 <_ZNK4llvm5Twine3strB5cxx11Ev>
     b68:	ldp	x0, x8, [x29, #-32]
     b6c:	adrp	x3, 0 <_ZN3lld4outsEv>
     b70:	movi	v0.2d, #0x0
     b74:	add	x3, x3, #0x0
     b78:	add	x1, x0, x8
     b7c:	sub	x2, x29, #0x40
     b80:	mov	w4, wzr
     b84:	stp	q0, q0, [x29, #-64]
     b88:	bl	0 <_ZN3lld4outsEv>
     b8c:	tbz	w0, #0, c4c <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x128>
     b90:	ldp	x8, x9, [x29, #-64]
     b94:	mov	x20, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
     b98:	movk	x20, #0xaaab
     b9c:	orr	x21, xzr, #0xfffffffffffffffd
     ba0:	sub	x10, x9, x8
     ba4:	asr	x10, x10, #3
     ba8:	madd	x10, x10, x20, x21
     bac:	cmp	x10, #0x1
     bb0:	ccmp	x9, x8, #0x4, hi  // hi = pmore
     bb4:	csinc	x9, x10, xzr, eq  // eq = none
     bb8:	mov	w22, #0x18                  	// #24
     bbc:	madd	x0, x9, x22, x8
     bc0:	add	x8, sp, #0x28
     bc4:	add	x23, sp, #0x28
     bc8:	bl	0 <_ZN3lld4outsEv>
     bcc:	ldp	x8, x9, [x29, #-64]
     bd0:	sub	x10, x9, x8
     bd4:	asr	x10, x10, #3
     bd8:	madd	x10, x10, x20, x21
     bdc:	cmp	x10, #0x2
     be0:	ccmp	x9, x8, #0x4, hi  // hi = pmore
     be4:	mov	w9, #0x2                   	// #2
     be8:	csel	x9, x9, x10, ne  // ne = any
     bec:	madd	x0, x9, x22, x8
     bf0:	add	x8, sp, #0x8
     bf4:	add	x21, sp, #0x8
     bf8:	bl	0 <_ZN3lld4outsEv>
     bfc:	ldp	x3, x4, [sp, #40]
     c00:	ldp	x1, x2, [sp, #8]
     c04:	ldr	x9, [sp, #56]
     c08:	add	x20, x23, #0x10
     c0c:	cmp	x3, x20
     c10:	mov	w10, #0xf                   	// #15
     c14:	add	x8, x2, x4
     c18:	csel	x9, x10, x9, eq  // eq = none
     c1c:	cmp	x8, x9
     c20:	b.ls	c40 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x11c>  // b.plast
     c24:	ldr	x9, [sp, #24]
     c28:	add	x10, x21, #0x10
     c2c:	cmp	x1, x10
     c30:	mov	w10, #0xf                   	// #15
     c34:	csel	x9, x10, x9, eq  // eq = none
     c38:	cmp	x8, x9
     c3c:	b.ls	e20 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x2fc>  // b.plast
     c40:	add	x0, sp, #0x28
     c44:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcm>
     c48:	b	e30 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x30c>
     c4c:	ldur	x0, [x29, #-64]
     c50:	cbz	x0, c58 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x134>
     c54:	bl	0 <_ZdlPv>
     c58:	ldur	x0, [x29, #-32]
     c5c:	sub	x8, x29, #0x20
     c60:	add	x8, x8, #0x10
     c64:	cmp	x0, x8
     c68:	b.eq	c70 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x14c>  // b.none
     c6c:	bl	0 <_ZdlPv>
     c70:	adrp	x0, 0 <_ZN3lld4outsEv>
     c74:	add	x0, x0, #0x0
     c78:	bl	0 <_ZN3lld4outsEv>
     c7c:	ldr	x8, [x19, #8]
     c80:	adrp	x22, 0 <_ZN3lld4outsEv>
     c84:	add	x22, x22, #0x0
     c88:	cbz	x8, c98 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x174>
     c8c:	ldr	x9, [x19]
     c90:	cmp	x9, x8
     c94:	b.cs	d44 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x220>  // b.hs, b.nlast
     c98:	adrp	x8, 8 <_ZN3lld4outsEv+0x8>
     c9c:	ldr	x8, [x8]
     ca0:	ldr	x0, [x8]
     ca4:	cbnz	x0, cac <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x188>
     ca8:	bl	0 <_ZN4llvm4errsEv>
     cac:	ldp	x1, x2, [x22]
     cb0:	bl	0 <_ZN3lld4outsEv>
     cb4:	mov	x21, x0
     cb8:	sub	x8, x29, #0x20
     cbc:	mov	x0, x19
     cc0:	mov	x1, x20
     cc4:	sub	x23, x29, #0x20
     cc8:	bl	458 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE>
     ccc:	ldp	x1, x2, [x29, #-32]
     cd0:	mov	x0, x21
     cd4:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
     cd8:	adrp	x1, 0 <_ZN3lld4outsEv>
     cdc:	add	x1, x1, #0x0
     ce0:	mov	w2, #0x2                   	// #2
     ce4:	bl	0 <_ZN3lld4outsEv>
     ce8:	mov	w1, #0x1                   	// #1
     cec:	bl	0 <_ZN4llvm11raw_ostreamlsENS0_6ColorsE>
     cf0:	adrp	x1, 0 <_ZN3lld4outsEv>
     cf4:	add	x1, x1, #0x0
     cf8:	mov	w2, #0x7                   	// #7
     cfc:	bl	0 <_ZN3lld4outsEv>
     d00:	mov	w1, #0x9                   	// #9
     d04:	bl	0 <_ZN4llvm11raw_ostreamlsENS0_6ColorsE>
     d08:	mov	x21, x0
     d0c:	mov	x0, x20
     d10:	mov	x1, x21
     d14:	bl	0 <_ZNK4llvm5Twine5printERNS_11raw_ostreamE>
     d18:	adrp	x1, 0 <_ZN3lld4outsEv>
     d1c:	add	x1, x1, #0x0
     d20:	mov	w2, #0x1                   	// #1
     d24:	mov	x0, x21
     d28:	bl	0 <_ZN3lld4outsEv>
     d2c:	ldur	x0, [x29, #-32]
     d30:	add	x8, x23, #0x10
     d34:	cmp	x0, x8
     d38:	b.eq	dec <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x2c8>  // b.none
     d3c:	bl	0 <_ZdlPv>
     d40:	b	dec <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x2c8>
     d44:	b.ne	dec <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x2c8>  // b.any
     d48:	adrp	x8, 8 <_ZN3lld4outsEv+0x8>
     d4c:	ldr	x8, [x8]
     d50:	ldr	x0, [x8]
     d54:	cbnz	x0, d5c <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x238>
     d58:	bl	0 <_ZN4llvm4errsEv>
     d5c:	ldp	x1, x2, [x22]
     d60:	bl	0 <_ZN3lld4outsEv>
     d64:	mov	x21, x0
     d68:	sub	x8, x29, #0x20
     d6c:	mov	x0, x19
     d70:	mov	x1, x20
     d74:	sub	x23, x29, #0x20
     d78:	bl	458 <_ZN3lld12ErrorHandler11getLocationB5cxx11ERKN4llvm5TwineE>
     d7c:	ldp	x1, x2, [x29, #-32]
     d80:	mov	x0, x21
     d84:	bl	0 <_ZN4llvm11raw_ostream5writeEPKcm>
     d88:	adrp	x1, 0 <_ZN3lld4outsEv>
     d8c:	add	x1, x1, #0x0
     d90:	mov	w2, #0x2                   	// #2
     d94:	bl	0 <_ZN3lld4outsEv>
     d98:	mov	w1, #0x1                   	// #1
     d9c:	bl	0 <_ZN4llvm11raw_ostreamlsENS0_6ColorsE>
     da0:	adrp	x1, 0 <_ZN3lld4outsEv>
     da4:	add	x1, x1, #0x0
     da8:	mov	w2, #0x7                   	// #7
     dac:	bl	0 <_ZN3lld4outsEv>
     db0:	mov	w1, #0x9                   	// #9
     db4:	bl	0 <_ZN4llvm11raw_ostreamlsENS0_6ColorsE>
     db8:	ldp	x1, x2, [x19, #16]
     dbc:	bl	0 <_ZN3lld4outsEv>
     dc0:	adrp	x1, 0 <_ZN3lld4outsEv>
     dc4:	add	x1, x1, #0x0
     dc8:	mov	w2, #0x1                   	// #1
     dcc:	bl	0 <_ZN3lld4outsEv>
     dd0:	ldur	x0, [x29, #-32]
     dd4:	add	x8, x23, #0x10
     dd8:	cmp	x0, x8
     ddc:	b.eq	de4 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x2c0>  // b.none
     de0:	bl	0 <_ZdlPv>
     de4:	ldrb	w8, [x19, #48]
     de8:	cbnz	w8, 10b8 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x594>
     dec:	mov	x0, x20
     df0:	bl	10c0 <_ZL12getSeparatorRKN4llvm5TwineE>
     df4:	stp	x0, x1, [x22]
     df8:	ldr	x8, [x19]
     dfc:	adrp	x9, 0 <__pthread_key_create>
     e00:	ldr	x9, [x9]
     e04:	add	x8, x8, #0x1
     e08:	str	x8, [x19]
     e0c:	cbz	x9, 1048 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x524>
     e10:	adrp	x0, 0 <_ZN3lld4outsEv>
     e14:	add	x0, x0, #0x0
     e18:	bl	0 <pthread_mutex_unlock>
     e1c:	b	1048 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x524>
     e20:	add	x0, sp, #0x8
     e24:	mov	x1, xzr
     e28:	mov	x2, xzr
     e2c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7replaceEmmPKcm>
     e30:	add	x8, sp, #0x48
     e34:	add	x21, x8, #0x10
     e38:	str	x21, [sp, #72]
     e3c:	mov	x8, x0
     e40:	ldr	x9, [x8], #16
     e44:	cmp	x9, x8
     e48:	b.eq	e5c <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x338>  // b.none
     e4c:	str	x9, [sp, #72]
     e50:	ldr	x9, [x0, #16]
     e54:	str	x9, [sp, #88]
     e58:	b	e64 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x340>
     e5c:	ldr	q0, [x9]
     e60:	str	q0, [x21]
     e64:	ldr	x9, [x0, #8]
     e68:	add	x1, sp, #0x48
     e6c:	str	x9, [sp, #80]
     e70:	stp	x8, xzr, [x0]
     e74:	strb	wzr, [x0, #16]
     e78:	sub	x0, x29, #0x58
     e7c:	bl	0 <_ZN3lld4outsEv>
     e80:	sub	x1, x29, #0x58
     e84:	mov	x0, x19
     e88:	bl	b24 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE>
     e8c:	ldr	x0, [sp, #72]
     e90:	cmp	x0, x21
     e94:	b.eq	e9c <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x378>  // b.none
     e98:	bl	0 <_ZdlPv>
     e9c:	ldr	x0, [sp, #8]
     ea0:	add	x8, sp, #0x8
     ea4:	add	x8, x8, #0x10
     ea8:	cmp	x0, x8
     eac:	b.eq	eb4 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x390>  // b.none
     eb0:	bl	0 <_ZdlPv>
     eb4:	ldr	x0, [sp, #40]
     eb8:	cmp	x0, x20
     ebc:	b.eq	ec4 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x3a0>  // b.none
     ec0:	bl	0 <_ZdlPv>
     ec4:	ldp	x8, x9, [x29, #-64]
     ec8:	mov	x20, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
     ecc:	movk	x20, #0xaaab
     ed0:	orr	x21, xzr, #0xfffffffffffffffd
     ed4:	sub	x10, x9, x8
     ed8:	asr	x10, x10, #3
     edc:	madd	x10, x10, x20, x21
     ee0:	cmp	x10, #0x1
     ee4:	ccmp	x9, x8, #0x4, hi  // hi = pmore
     ee8:	csinc	x9, x10, xzr, eq  // eq = none
     eec:	mov	w22, #0x18                  	// #24
     ef0:	madd	x0, x9, x22, x8
     ef4:	add	x8, sp, #0x28
     ef8:	add	x23, sp, #0x28
     efc:	bl	0 <_ZN3lld4outsEv>
     f00:	ldp	x8, x9, [x29, #-64]
     f04:	sub	x10, x9, x8
     f08:	asr	x10, x10, #3
     f0c:	madd	x10, x10, x20, x21
     f10:	cmp	x10, #0x3
     f14:	ccmp	x9, x8, #0x4, hi  // hi = pmore
     f18:	mov	w9, #0x3                   	// #3
     f1c:	csel	x9, x9, x10, ne  // ne = any
     f20:	madd	x0, x9, x22, x8
     f24:	add	x8, sp, #0x8
     f28:	add	x21, sp, #0x8
     f2c:	bl	0 <_ZN3lld4outsEv>
     f30:	ldp	x3, x4, [sp, #40]
     f34:	ldp	x1, x2, [sp, #8]
     f38:	ldr	x9, [sp, #56]
     f3c:	add	x20, x23, #0x10
     f40:	cmp	x3, x20
     f44:	mov	w10, #0xf                   	// #15
     f48:	add	x8, x2, x4
     f4c:	csel	x9, x10, x9, eq  // eq = none
     f50:	cmp	x8, x9
     f54:	b.ls	f74 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x450>  // b.plast
     f58:	ldr	x9, [sp, #24]
     f5c:	add	x10, x21, #0x10
     f60:	cmp	x1, x10
     f64:	mov	w10, #0xf                   	// #15
     f68:	csel	x9, x10, x9, eq  // eq = none
     f6c:	cmp	x8, x9
     f70:	b.ls	f80 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x45c>  // b.plast
     f74:	add	x0, sp, #0x28
     f78:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcm>
     f7c:	b	f90 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x46c>
     f80:	add	x0, sp, #0x8
     f84:	mov	x1, xzr
     f88:	mov	x2, xzr
     f8c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7replaceEmmPKcm>
     f90:	add	x8, sp, #0x48
     f94:	add	x21, x8, #0x10
     f98:	str	x21, [sp, #72]
     f9c:	mov	x8, x0
     fa0:	ldr	x9, [x8], #16
     fa4:	cmp	x9, x8
     fa8:	b.eq	fbc <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x498>  // b.none
     fac:	str	x9, [sp, #72]
     fb0:	ldr	x9, [x0, #16]
     fb4:	str	x9, [sp, #88]
     fb8:	b	fc4 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x4a0>
     fbc:	ldr	q0, [x9]
     fc0:	str	q0, [x21]
     fc4:	ldr	x9, [x0, #8]
     fc8:	add	x1, sp, #0x48
     fcc:	str	x9, [sp, #80]
     fd0:	stp	x8, xzr, [x0]
     fd4:	strb	wzr, [x0, #16]
     fd8:	sub	x0, x29, #0x58
     fdc:	bl	0 <_ZN3lld4outsEv>
     fe0:	sub	x1, x29, #0x58
     fe4:	mov	x0, x19
     fe8:	bl	b24 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE>
     fec:	ldr	x0, [sp, #72]
     ff0:	cmp	x0, x21
     ff4:	b.eq	ffc <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x4d8>  // b.none
     ff8:	bl	0 <_ZdlPv>
     ffc:	ldr	x0, [sp, #8]
    1000:	add	x8, sp, #0x8
    1004:	add	x8, x8, #0x10
    1008:	cmp	x0, x8
    100c:	b.eq	1014 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x4f0>  // b.none
    1010:	bl	0 <_ZdlPv>
    1014:	ldr	x0, [sp, #40]
    1018:	cmp	x0, x20
    101c:	b.eq	1024 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x500>  // b.none
    1020:	bl	0 <_ZdlPv>
    1024:	ldur	x0, [x29, #-64]
    1028:	cbz	x0, 1030 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x50c>
    102c:	bl	0 <_ZdlPv>
    1030:	ldur	x0, [x29, #-32]
    1034:	sub	x8, x29, #0x20
    1038:	add	x8, x8, #0x10
    103c:	cmp	x0, x8
    1040:	b.eq	1048 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x524>  // b.none
    1044:	bl	0 <_ZdlPv>
    1048:	ldp	x20, x19, [sp, #240]
    104c:	ldp	x22, x21, [sp, #224]
    1050:	ldr	x23, [sp, #208]
    1054:	ldp	x29, x30, [sp, #192]
    1058:	add	sp, sp, #0x100
    105c:	ret
    1060:	adrp	x0, 0 <_ZN3lld4outsEv>
    1064:	add	x0, x0, #0x0
    1068:	bl	0 <__cxa_guard_acquire>
    106c:	cbz	w0, b5c <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x38>
    1070:	adrp	x1, 0 <_ZN3lld4outsEv>
    1074:	adrp	x21, 0 <_ZN3lld4outsEv>
    1078:	add	x1, x1, #0x0
    107c:	add	x21, x21, #0x0
    1080:	add	x2, x1, #0x5d
    1084:	mov	w3, #0x10                  	// #16
    1088:	mov	x0, x21
    108c:	bl	0 <_ZN3lld4outsEv>
    1090:	adrp	x0, 0 <_ZN3lld4outsEv>
    1094:	adrp	x2, 0 <__dso_handle>
    1098:	add	x0, x0, #0x0
    109c:	add	x2, x2, #0x0
    10a0:	mov	x1, x21
    10a4:	bl	0 <__cxa_atexit>
    10a8:	adrp	x0, 0 <_ZN3lld4outsEv>
    10ac:	add	x0, x0, #0x0
    10b0:	bl	0 <__cxa_guard_release>
    10b4:	b	b5c <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE+0x38>
    10b8:	mov	w0, #0x1                   	// #1
    10bc:	bl	94 <_ZN3lld7exitLldEi>

00000000000010c0 <_ZL12getSeparatorRKN4llvm5TwineE>:
    10c0:	sub	sp, sp, #0x40
    10c4:	stp	x29, x30, [sp, #32]
    10c8:	stp	x20, x19, [sp, #48]
    10cc:	add	x29, sp, #0x20
    10d0:	mov	x8, sp
    10d4:	bl	0 <_ZNK4llvm5Twine3strB5cxx11Ev>
    10d8:	ldp	x19, x2, [sp]
    10dc:	cbz	x2, 10f8 <_ZL12getSeparatorRKN4llvm5TwineE+0x38>
    10e0:	mov	w1, #0xa                   	// #10
    10e4:	mov	x0, x19
    10e8:	bl	0 <memchr>
    10ec:	cbz	x0, 10f8 <_ZL12getSeparatorRKN4llvm5TwineE+0x38>
    10f0:	sub	x20, x0, x19
    10f4:	b	10fc <_ZL12getSeparatorRKN4llvm5TwineE+0x3c>
    10f8:	mov	x20, #0xffffffffffffffff    	// #-1
    10fc:	mov	x8, sp
    1100:	add	x8, x8, #0x10
    1104:	cmp	x19, x8
    1108:	b.eq	1114 <_ZL12getSeparatorRKN4llvm5TwineE+0x54>  // b.none
    110c:	mov	x0, x19
    1110:	bl	0 <_ZdlPv>
    1114:	cmn	x20, #0x1
    1118:	ldp	x20, x19, [sp, #48]
    111c:	ldp	x29, x30, [sp, #32]
    1120:	adrp	x8, 0 <_ZN3lld4outsEv>
    1124:	adrp	x9, 0 <_ZN3lld4outsEv>
    1128:	add	x8, x8, #0x0
    112c:	add	x9, x9, #0x0
    1130:	cset	w1, ne  // ne = any
    1134:	csel	x0, x9, x8, eq  // eq = none
    1138:	add	sp, sp, #0x40
    113c:	ret

0000000000001140 <_ZN3lld12ErrorHandler5fatalERKN4llvm5TwineE>:
    1140:	stp	x29, x30, [sp, #-16]!
    1144:	mov	x29, sp
    1148:	bl	b24 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE>
    114c:	mov	w0, #0x1                   	// #1
    1150:	bl	94 <_ZN3lld7exitLldEi>

0000000000001154 <_ZN4llvm15handleErrorImplIZN3lld10checkErrorENS_5ErrorEE3$_0JEEES2_St10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS5_EEOT_DpOT0_>:
    1154:	sub	sp, sp, #0x70
    1158:	stp	x29, x30, [sp, #64]
    115c:	str	x21, [sp, #80]
    1160:	stp	x20, x19, [sp, #96]
    1164:	add	x29, sp, #0x40
    1168:	mov	x21, x0
    116c:	ldr	x0, [x0]
    1170:	adrp	x1, 0 <_ZN4llvm13ErrorInfoBase2IDE>
    1174:	mov	x19, x8
    1178:	ldr	x9, [x0]
    117c:	ldr	x9, [x9, #48]
    1180:	ldr	x1, [x1]
    1184:	blr	x9
    1188:	ldr	x20, [x21]
    118c:	str	xzr, [x21]
    1190:	tbz	w0, #0, 1218 <_ZN4llvm15handleErrorImplIZN3lld10checkErrorENS_5ErrorEE3$_0JEEES2_St10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS5_EEOT_DpOT0_+0xc4>
    1194:	ldr	x8, [x20]
    1198:	adrp	x1, 0 <_ZN4llvm13ErrorInfoBase2IDE>
    119c:	mov	x0, x20
    11a0:	ldr	x8, [x8, #48]
    11a4:	ldr	x1, [x1]
    11a8:	blr	x8
    11ac:	tbz	w0, #0, 1234 <_ZN4llvm15handleErrorImplIZN3lld10checkErrorENS_5ErrorEE3$_0JEEES2_St10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS5_EEOT_DpOT0_+0xe0>
    11b0:	ldr	x8, [x20]
    11b4:	mov	x0, x20
    11b8:	add	x21, sp, #0x8
    11bc:	ldr	x9, [x8, #24]
    11c0:	add	x8, sp, #0x8
    11c4:	blr	x9
    11c8:	sub	x0, x29, #0x18
    11cc:	add	x1, sp, #0x8
    11d0:	bl	0 <_ZN3lld4outsEv>
    11d4:	bl	30 <_ZN3lld12errorHandlerEv>
    11d8:	adrp	x0, 0 <_ZN3lld4outsEv>
    11dc:	add	x0, x0, #0x0
    11e0:	sub	x1, x29, #0x18
    11e4:	bl	b24 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE>
    11e8:	ldr	x0, [sp, #8]
    11ec:	add	x8, x21, #0x10
    11f0:	cmp	x0, x8
    11f4:	b.eq	11fc <_ZN4llvm15handleErrorImplIZN3lld10checkErrorENS_5ErrorEE3$_0JEEES2_St10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS5_EEOT_DpOT0_+0xa8>  // b.none
    11f8:	bl	0 <_ZdlPv>
    11fc:	mov	w8, #0x1                   	// #1
    1200:	str	x8, [x19]
    1204:	ldr	x8, [x20]
    1208:	mov	x0, x20
    120c:	ldr	x8, [x8, #8]
    1210:	blr	x8
    1214:	b	1220 <_ZN4llvm15handleErrorImplIZN3lld10checkErrorENS_5ErrorEE3$_0JEEES2_St10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS5_EEOT_DpOT0_+0xcc>
    1218:	orr	x8, x20, #0x1
    121c:	str	x8, [x19]
    1220:	ldp	x20, x19, [sp, #96]
    1224:	ldr	x21, [sp, #80]
    1228:	ldp	x29, x30, [sp, #64]
    122c:	add	sp, sp, #0x70
    1230:	ret
    1234:	adrp	x0, 0 <_ZN3lld4outsEv>
    1238:	adrp	x1, 0 <_ZN3lld4outsEv>
    123c:	adrp	x3, 0 <_ZN3lld4outsEv>
    1240:	add	x0, x0, #0x0
    1244:	add	x1, x1, #0x0
    1248:	add	x3, x3, #0x0
    124c:	mov	w2, #0x329                 	// #809
    1250:	bl	0 <__assert_fail>

Disassembly of section .text._ZN3lld12ErrorHandlerD2Ev:

0000000000000000 <_ZN3lld12ErrorHandlerD2Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	mov	x19, x0
  10:	ldr	x0, [x0, #56]
  14:	cbz	x0, 24 <_ZN3lld12ErrorHandlerD2Ev+0x24>
  18:	ldr	x8, [x0]
  1c:	ldr	x8, [x8, #40]
  20:	blr	x8
  24:	str	xzr, [x19, #56]
  28:	ldr	x19, [sp, #16]
  2c:	ldp	x29, x30, [sp], #32
  30:	ret

Disassembly of section .text._ZN4llvm11raw_ostream5flushEv:

0000000000000000 <_ZN4llvm11raw_ostream5flushEv>:
   0:	ldr	x8, [x0, #24]
   4:	ldr	x9, [x0, #8]
   8:	cmp	x8, x9
   c:	b.eq	14 <_ZN4llvm11raw_ostream5flushEv+0x14>  // b.none
  10:	b	0 <_ZN4llvm11raw_ostream14flush_nonemptyEv>
  14:	ret

Disassembly of section .text._ZN4llvm5TwineC2ERKNS_15SmallVectorImplIcEE:

0000000000000000 <_ZN4llvm5TwineC2ERKNS_15SmallVectorImplIcEE>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	mov	w8, #0x106                 	// #262
   c:	strh	w8, [x0, #16]
  10:	stp	x1, xzr, [x0]
  14:	bl	0 <_ZN4llvm5TwineC2ERKNS_15SmallVectorImplIcEE>
  18:	tbz	w0, #0, 24 <_ZN4llvm5TwineC2ERKNS_15SmallVectorImplIcEE+0x24>
  1c:	ldp	x29, x30, [sp], #16
  20:	ret
  24:	adrp	x0, 0 <_ZN4llvm5TwineC2ERKNS_15SmallVectorImplIcEE>
  28:	adrp	x1, 0 <_ZN4llvm5TwineC2ERKNS_15SmallVectorImplIcEE>
  2c:	adrp	x3, 0 <_ZN4llvm5TwineC2ERKNS_15SmallVectorImplIcEE>
  30:	add	x0, x0, #0x0
  34:	add	x1, x1, #0x0
  38:	add	x3, x3, #0x0
  3c:	mov	w2, #0x128                 	// #296
  40:	bl	0 <__assert_fail>

Disassembly of section .text.startup:

0000000000000000 <__cxx_global_array_dtor>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x20, 0 <__cxx_global_array_dtor>
  10:	mov	w19, #0x100                 	// #256
  14:	add	x20, x20, #0x0
  18:	add	x0, x20, x19
  1c:	bl	0 <__cxx_global_array_dtor>
  20:	sub	x19, x19, #0x20
  24:	cmn	x19, #0x20
  28:	b.ne	18 <__cxx_global_array_dtor+0x18>  // b.any
  2c:	ldp	x20, x19, [sp, #16]
  30:	ldp	x29, x30, [sp], #32
  34:	ret

Disassembly of section .text._ZNSt7__cxx1111basic_regexIcNS_12regex_traitsIcEEED2Ev:

0000000000000000 <_ZNSt7__cxx1111basic_regexIcNS_12regex_traitsIcEEED2Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	mov	x19, x0
  10:	ldr	x0, [x0, #24]
  14:	cbz	x0, 1c <_ZNSt7__cxx1111basic_regexIcNS_12regex_traitsIcEEED2Ev+0x1c>
  18:	bl	0 <_ZNSt7__cxx1111basic_regexIcNS_12regex_traitsIcEEED2Ev>
  1c:	add	x0, x19, #0x8
  20:	ldr	x19, [sp, #16]
  24:	ldp	x29, x30, [sp], #32
  28:	b	0 <_ZNSt6localeD1Ev>

Disassembly of section .text._ZN4llvm11raw_ostreamlsENS_9StringRefE:

0000000000000000 <_ZN4llvm11raw_ostreamlsENS_9StringRefE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	mov	x20, x0
  10:	ldp	x8, x0, [x0, #16]
  14:	mov	x19, x2
  18:	sub	x8, x8, x0
  1c:	cmp	x2, x8
  20:	b.ls	38 <_ZN4llvm11raw_ostreamlsENS_9StringRefE+0x38>  // b.plast
  24:	mov	x0, x20
  28:	mov	x2, x19
  2c:	ldp	x20, x19, [sp, #16]
  30:	ldp	x29, x30, [sp], #32
  34:	b	0 <_ZN4llvm11raw_ostream5writeEPKcm>
  38:	cbz	x19, 50 <_ZN4llvm11raw_ostreamlsENS_9StringRefE+0x50>
  3c:	mov	x2, x19
  40:	bl	0 <memcpy>
  44:	ldr	x8, [x20, #24]
  48:	add	x8, x8, x19
  4c:	str	x8, [x20, #24]
  50:	mov	x0, x20
  54:	ldp	x20, x19, [sp, #16]
  58:	ldp	x29, x30, [sp], #32
  5c:	ret

Disassembly of section .text._ZN4llvm11raw_ostreamlsEPKc:

0000000000000000 <_ZN4llvm11raw_ostreamlsEPKc>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	mov	x19, x1
  10:	mov	x20, x0
  14:	cbz	x1, 28 <_ZN4llvm11raw_ostreamlsEPKc+0x28>
  18:	mov	x0, x19
  1c:	bl	0 <strlen>
  20:	mov	x2, x0
  24:	b	2c <_ZN4llvm11raw_ostreamlsEPKc+0x2c>
  28:	mov	x2, xzr
  2c:	mov	x0, x20
  30:	mov	x1, x19
  34:	ldp	x20, x19, [sp, #16]
  38:	ldp	x29, x30, [sp], #32
  3c:	b	0 <_ZN4llvm11raw_ostreamlsEPKc>

Disassembly of section .text._ZN4llvm5TwineC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE:

0000000000000000 <_ZN4llvm5TwineC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	mov	w8, #0x104                 	// #260
   c:	strh	w8, [x0, #16]
  10:	stp	x1, xzr, [x0]
  14:	bl	0 <_ZN4llvm5TwineC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
  18:	tbz	w0, #0, 24 <_ZN4llvm5TwineC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x24>
  1c:	ldp	x29, x30, [sp], #16
  20:	ret
  24:	adrp	x0, 0 <_ZN4llvm5TwineC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
  28:	adrp	x1, 0 <_ZN4llvm5TwineC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
  2c:	adrp	x3, 0 <_ZN4llvm5TwineC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
  30:	add	x0, x0, #0x0
  34:	add	x1, x1, #0x0
  38:	add	x3, x3, #0x0
  3c:	mov	w2, #0x11b                 	// #283
  40:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm11raw_ostream13SetUnbufferedEv:

0000000000000000 <_ZN4llvm11raw_ostream13SetUnbufferedEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldr	x8, [x0, #24]
  10:	ldr	x9, [x0, #8]
  14:	mov	x19, x0
  18:	cmp	x8, x9
  1c:	b.eq	28 <_ZN4llvm11raw_ostream13SetUnbufferedEv+0x28>  // b.none
  20:	mov	x0, x19
  24:	bl	0 <_ZN4llvm11raw_ostream14flush_nonemptyEv>
  28:	mov	x0, x19
  2c:	ldr	x19, [sp, #16]
  30:	mov	x1, xzr
  34:	mov	x2, xzr
  38:	mov	w3, wzr
  3c:	ldp	x29, x30, [sp], #32
  40:	b	0 <_ZN4llvm11raw_ostream16SetBufferAndModeEPcmNS0_10BufferKindE>

Disassembly of section .text._ZNK4llvm5Twine7isValidEv:

0000000000000000 <_ZNK4llvm5Twine7isValidEv>:
   0:	ldrb	w9, [x0, #16]
   4:	ldrb	w8, [x0, #17]
   8:	cmp	w9, #0x1
   c:	b.hi	1c <_ZNK4llvm5Twine7isValidEv+0x1c>  // b.pmore
  10:	cmp	w8, #0x1
  14:	b.ne	78 <_ZNK4llvm5Twine7isValidEv+0x78>  // b.any
  18:	b	80 <_ZNK4llvm5Twine7isValidEv+0x80>
  1c:	cbz	w8, 78 <_ZNK4llvm5Twine7isValidEv+0x78>
  20:	cmp	w8, #0x1
  24:	b.ne	38 <_ZNK4llvm5Twine7isValidEv+0x38>  // b.any
  28:	cmp	w9, #0x2
  2c:	b.ne	80 <_ZNK4llvm5Twine7isValidEv+0x80>  // b.any
  30:	mov	w8, #0x1                   	// #1
  34:	b	40 <_ZNK4llvm5Twine7isValidEv+0x40>
  38:	cmp	w9, #0x2
  3c:	b.ne	58 <_ZNK4llvm5Twine7isValidEv+0x58>  // b.any
  40:	ldr	x9, [x0]
  44:	ldrb	w10, [x9, #16]
  48:	cbz	w10, 78 <_ZNK4llvm5Twine7isValidEv+0x78>
  4c:	ldrb	w9, [x9, #17]
  50:	cmp	w9, #0x1
  54:	b.eq	78 <_ZNK4llvm5Twine7isValidEv+0x78>  // b.none
  58:	cmp	w8, #0x2
  5c:	b.ne	80 <_ZNK4llvm5Twine7isValidEv+0x80>  // b.any
  60:	ldr	x8, [x0, #8]
  64:	ldrb	w9, [x8, #16]
  68:	cbz	w9, 78 <_ZNK4llvm5Twine7isValidEv+0x78>
  6c:	ldrb	w8, [x8, #17]
  70:	cmp	w8, #0x1
  74:	b.ne	80 <_ZNK4llvm5Twine7isValidEv+0x80>  // b.any
  78:	mov	w0, wzr
  7c:	ret
  80:	mov	w0, #0x1                   	// #1
  84:	ret

Disassembly of section .text._ZNK4llvm9StringRef3strB5cxx11Ev:

0000000000000000 <_ZNK4llvm9StringRef3strB5cxx11Ev>:
   0:	ldr	x1, [x0]
   4:	cbz	x1, 20 <_ZNK4llvm9StringRef3strB5cxx11Ev+0x20>
   8:	ldr	x9, [x0, #8]
   c:	add	x10, x8, #0x10
  10:	mov	x0, x8
  14:	str	x10, [x8]
  18:	add	x2, x1, x9
  1c:	b	0 <_ZNK4llvm9StringRef3strB5cxx11Ev>
  20:	mov	x9, x8
  24:	strb	wzr, [x9, #16]!
  28:	stp	x9, xzr, [x8]
  2c:	ret

Disassembly of section .text._ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag:

0000000000000000 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x20, x1
  14:	mov	x19, x0
  18:	cbnz	x1, 24 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x24>
  1c:	cmp	x20, x2
  20:	b.ne	a0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0xa0>  // b.any
  24:	sub	x21, x2, x20
  28:	cmp	x21, #0xf
  2c:	str	x21, [x29, #24]
  30:	b.ls	58 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x58>  // b.plast
  34:	add	x1, x29, #0x18
  38:	mov	x0, x19
  3c:	mov	x2, xzr
  40:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
  44:	str	x0, [x19]
  48:	ldr	x8, [x29, #24]
  4c:	str	x8, [x19, #16]
  50:	cbnz	x21, 60 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x60>
  54:	b	80 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x80>
  58:	ldr	x0, [x19]
  5c:	cbz	x21, 80 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x80>
  60:	cmp	x21, #0x1
  64:	b.ne	74 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x74>  // b.any
  68:	ldrb	w8, [x20]
  6c:	strb	w8, [x0]
  70:	b	80 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x80>
  74:	mov	x1, x20
  78:	mov	x2, x21
  7c:	bl	0 <memcpy>
  80:	ldr	x8, [x29, #24]
  84:	ldr	x9, [x19]
  88:	ldr	x21, [sp, #16]
  8c:	str	x8, [x19, #8]
  90:	strb	wzr, [x9, x8]
  94:	ldp	x20, x19, [sp, #32]
  98:	ldp	x29, x30, [sp], #48
  9c:	ret
  a0:	adrp	x0, 0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag>
  a4:	add	x0, x0, #0x0
  a8:	bl	0 <_ZSt19__throw_logic_errorPKc>

Disassembly of section .text._ZNSt5mutex4lockEv:

0000000000000000 <_ZNSt5mutex4lockEv>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	adrp	x8, 0 <__pthread_key_create>
   c:	ldr	x8, [x8]
  10:	cbz	x8, 1c <_ZNSt5mutex4lockEv+0x1c>
  14:	bl	0 <pthread_mutex_lock>
  18:	cbnz	w0, 24 <_ZNSt5mutex4lockEv+0x24>
  1c:	ldp	x29, x30, [sp], #16
  20:	ret
  24:	bl	0 <_ZSt20__throw_system_errori>

Disassembly of section .text._ZN4llvmlsERNS_11raw_ostreamERKNS_5ErrorE:

0000000000000000 <_ZN4llvmlsERNS_11raw_ostreamERKNS_5ErrorE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldr	x8, [x1]
  10:	mov	x19, x0
  14:	ands	x8, x8, #0xfffffffffffffffe
  18:	b.eq	34 <_ZN4llvmlsERNS_11raw_ostreamERKNS_5ErrorE+0x34>  // b.none
  1c:	ldr	x9, [x8]
  20:	mov	x0, x8
  24:	mov	x1, x19
  28:	ldr	x9, [x9, #16]
  2c:	blr	x9
  30:	b	48 <_ZN4llvmlsERNS_11raw_ostreamERKNS_5ErrorE+0x48>
  34:	adrp	x1, 0 <_ZN4llvmlsERNS_11raw_ostreamERKNS_5ErrorE>
  38:	add	x1, x1, #0x0
  3c:	mov	w2, #0x7                   	// #7
  40:	mov	x0, x19
  44:	bl	0 <_ZN4llvmlsERNS_11raw_ostreamERKNS_5ErrorE>
  48:	mov	x0, x19
  4c:	ldr	x19, [sp, #16]
  50:	ldp	x29, x30, [sp], #32
  54:	ret

Disassembly of section .text._ZN4llvm18raw_string_ostream3strB5cxx11Ev:

0000000000000000 <_ZN4llvm18raw_string_ostream3strB5cxx11Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldr	x8, [x0, #24]
  10:	ldr	x9, [x0, #8]
  14:	mov	x19, x0
  18:	cmp	x8, x9
  1c:	b.eq	28 <_ZN4llvm18raw_string_ostream3strB5cxx11Ev+0x28>  // b.none
  20:	mov	x0, x19
  24:	bl	0 <_ZN4llvm11raw_ostream14flush_nonemptyEv>
  28:	ldr	x0, [x19, #40]
  2c:	ldr	x19, [sp, #16]
  30:	ldp	x29, x30, [sp], #32
  34:	ret

Disassembly of section .text._ZN4llvm9ErrorList4joinENS_5ErrorES1_:

0000000000000000 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #32]
   8:	stp	x24, x23, [sp, #48]
   c:	stp	x22, x21, [sp, #64]
  10:	stp	x20, x19, [sp, #80]
  14:	add	x29, sp, #0x20
  18:	mov	x19, x8
  1c:	ldr	x8, [x0]
  20:	mov	x21, x1
  24:	tst	x8, #0xfffffffffffffffe
  28:	and	x9, x8, #0xfffffffffffffffe
  2c:	cset	w8, ne  // ne = any
  30:	orr	x8, x9, x8
  34:	str	x8, [x0]
  38:	cbz	x9, 14c <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x14c>
  3c:	ldr	x8, [x21]
  40:	mov	x20, x0
  44:	tst	x8, #0xfffffffffffffffe
  48:	and	x9, x8, #0xfffffffffffffffe
  4c:	cset	w8, ne  // ne = any
  50:	orr	x8, x9, x8
  54:	str	x8, [x21]
  58:	cbz	x9, 20c <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x20c>
  5c:	ldr	x9, [x20]
  60:	ands	x0, x9, #0xfffffffffffffffe
  64:	b.eq	f4 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0xf4>  // b.none
  68:	ldr	x8, [x0]
  6c:	adrp	x1, 0 <_ZN4llvm9ErrorList2IDE>
  70:	ldr	x8, [x8, #48]
  74:	ldr	x1, [x1]
  78:	blr	x8
  7c:	tbz	w0, #0, f0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0xf0>
  80:	ldr	x8, [x21]
  84:	ldr	x9, [x20]
  88:	ands	x0, x8, #0xfffffffffffffffe
  8c:	and	x23, x9, #0xfffffffffffffffe
  90:	b.eq	1e0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x1e0>  // b.none
  94:	ldr	x8, [x0]
  98:	adrp	x1, 0 <_ZN4llvm9ErrorList2IDE>
  9c:	ldr	x8, [x8, #48]
  a0:	ldr	x1, [x1]
  a4:	blr	x8
  a8:	ldr	x8, [x21]
  ac:	and	x22, x8, #0xfffffffffffffffe
  b0:	tbz	w0, #0, 1e4 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x1e4>
  b4:	str	xzr, [x21]
  b8:	ldp	x21, x24, [x22, #8]
  bc:	cmp	x21, x24
  c0:	b.eq	e0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0xe0>  // b.none
  c4:	add	x23, x23, #0x8
  c8:	mov	x0, x23
  cc:	mov	x1, x21
  d0:	bl	0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
  d4:	add	x21, x21, #0x8
  d8:	cmp	x24, x21
  dc:	b.ne	c8 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0xc8>  // b.any
  e0:	cbz	x22, 20c <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x20c>
  e4:	ldr	x8, [x22]
  e8:	mov	x0, x22
  ec:	b	204 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x204>
  f0:	ldr	x8, [x21]
  f4:	ands	x0, x8, #0xfffffffffffffffe
  f8:	b.eq	160 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x160>  // b.none
  fc:	ldr	x8, [x0]
 100:	adrp	x1, 0 <_ZN4llvm9ErrorList2IDE>
 104:	ldr	x8, [x8, #48]
 108:	ldr	x1, [x1]
 10c:	blr	x8
 110:	tbz	w0, #0, 160 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x160>
 114:	ldr	x8, [x21]
 118:	sub	x2, x29, #0x8
 11c:	and	x0, x8, #0xfffffffffffffffe
 120:	ldr	x1, [x0, #8]!
 124:	ldr	x8, [x20]
 128:	and	x8, x8, #0xfffffffffffffffe
 12c:	stur	x8, [x29, #-8]
 130:	str	xzr, [x20]
 134:	bl	0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
 138:	ldur	x0, [x29, #-8]
 13c:	cbz	x0, 14c <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x14c>
 140:	ldr	x8, [x0]
 144:	ldr	x8, [x8, #8]
 148:	blr	x8
 14c:	ldr	x8, [x21]
 150:	orr	x8, x8, #0x1
 154:	str	x8, [x19]
 158:	str	xzr, [x21]
 15c:	b	21c <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x21c>
 160:	mov	w0, #0x20                  	// #32
 164:	bl	0 <_Znwm>
 168:	ldr	x8, [x20]
 16c:	add	x1, sp, #0x10
 170:	add	x2, sp, #0x8
 174:	mov	x22, x0
 178:	and	x8, x8, #0xfffffffffffffffe
 17c:	str	x8, [sp, #16]
 180:	str	xzr, [x20]
 184:	ldr	x8, [x21]
 188:	and	x8, x8, #0xfffffffffffffffe
 18c:	str	x8, [sp, #8]
 190:	str	xzr, [x21]
 194:	bl	0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
 198:	orr	x8, x22, #0x1
 19c:	sub	x0, x29, #0x8
 1a0:	stur	xzr, [x29, #-8]
 1a4:	str	x8, [x19]
 1a8:	bl	0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
 1ac:	ldr	x0, [sp, #8]
 1b0:	cbz	x0, 1c0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x1c0>
 1b4:	ldr	x8, [x0]
 1b8:	ldr	x8, [x8, #8]
 1bc:	blr	x8
 1c0:	ldr	x0, [sp, #16]
 1c4:	str	xzr, [sp, #8]
 1c8:	cbz	x0, 1d8 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x1d8>
 1cc:	ldr	x8, [x0]
 1d0:	ldr	x8, [x8, #8]
 1d4:	blr	x8
 1d8:	str	xzr, [sp, #16]
 1dc:	b	21c <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x21c>
 1e0:	mov	x22, xzr
 1e4:	add	x0, x23, #0x8
 1e8:	sub	x1, x29, #0x8
 1ec:	stur	x22, [x29, #-8]
 1f0:	str	xzr, [x21]
 1f4:	bl	0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
 1f8:	ldur	x0, [x29, #-8]
 1fc:	cbz	x0, 20c <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x20c>
 200:	ldr	x8, [x0]
 204:	ldr	x8, [x8, #8]
 208:	blr	x8
 20c:	ldr	x8, [x20]
 210:	orr	x8, x8, #0x1
 214:	str	x8, [x19]
 218:	str	xzr, [x20]
 21c:	ldp	x20, x19, [sp, #80]
 220:	ldp	x22, x21, [sp, #64]
 224:	ldp	x24, x23, [sp, #48]
 228:	ldp	x29, x30, [sp, #32]
 22c:	add	sp, sp, #0x60
 230:	ret

Disassembly of section .text._ZN4llvm9ErrorListC2ESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS2_EES5_:

0000000000000000 <_ZN4llvm9ErrorListC2ESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS2_EES5_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	adrp	x8, 0 <_ZTVN4llvm9ErrorListE>
  14:	ldr	x8, [x8]
  18:	mov	x20, x0
  1c:	stp	xzr, xzr, [x0, #16]
  20:	mov	x19, x1
  24:	add	x8, x8, #0x10
  28:	str	x8, [x0]
  2c:	str	xzr, [x20, #8]!
  30:	ldr	x0, [x1]
  34:	adrp	x1, 0 <_ZN4llvm9ErrorList2IDE>
  38:	mov	x21, x2
  3c:	ldr	x8, [x0]
  40:	ldr	x8, [x8, #48]
  44:	ldr	x1, [x1]
  48:	blr	x8
  4c:	tbnz	w0, #0, 90 <_ZN4llvm9ErrorListC2ESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS2_EES5_+0x90>
  50:	ldr	x0, [x21]
  54:	adrp	x1, 0 <_ZN4llvm9ErrorList2IDE>
  58:	ldr	x8, [x0]
  5c:	ldr	x8, [x8, #48]
  60:	ldr	x1, [x1]
  64:	blr	x8
  68:	tbnz	w0, #0, 90 <_ZN4llvm9ErrorListC2ESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS2_EES5_+0x90>
  6c:	mov	x0, x20
  70:	mov	x1, x19
  74:	bl	0 <_ZN4llvm9ErrorListC2ESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS2_EES5_>
  78:	mov	x0, x20
  7c:	mov	x1, x21
  80:	ldp	x20, x19, [sp, #32]
  84:	ldr	x21, [sp, #16]
  88:	ldp	x29, x30, [sp], #48
  8c:	b	0 <_ZN4llvm9ErrorListC2ESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS2_EES5_>
  90:	adrp	x0, 0 <_ZN4llvm9ErrorListC2ESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS2_EES5_>
  94:	adrp	x1, 0 <_ZN4llvm9ErrorListC2ESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS2_EES5_>
  98:	adrp	x3, 0 <_ZN4llvm9ErrorListC2ESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS2_EES5_>
  9c:	add	x0, x0, #0x0
  a0:	add	x1, x1, #0x0
  a4:	add	x3, x3, #0x0
  a8:	mov	w2, #0x182                 	// #386
  ac:	bl	0 <__assert_fail>

Disassembly of section .text._ZNSt10unique_ptrIN4llvm9ErrorListESt14default_deleteIS1_EED2Ev:

0000000000000000 <_ZNSt10unique_ptrIN4llvm9ErrorListESt14default_deleteIS1_EED2Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldr	x20, [x0]
  10:	mov	x19, x0
  14:	cbz	x20, 38 <_ZNSt10unique_ptrIN4llvm9ErrorListESt14default_deleteIS1_EED2Ev+0x38>
  18:	adrp	x8, 0 <_ZTVN4llvm9ErrorListE>
  1c:	ldr	x8, [x8]
  20:	mov	x0, x20
  24:	add	x8, x8, #0x10
  28:	str	x8, [x0], #8
  2c:	bl	0 <_ZNSt10unique_ptrIN4llvm9ErrorListESt14default_deleteIS1_EED2Ev>
  30:	mov	x0, x20
  34:	bl	0 <_ZdlPv>
  38:	str	xzr, [x19]
  3c:	ldp	x20, x19, [sp, #16]
  40:	ldp	x29, x30, [sp], #32
  44:	ret

Disassembly of section .text._ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE12emplace_backIJS5_EEEvDpOT_:

0000000000000000 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE12emplace_backIJS5_EEEvDpOT_>:
   0:	ldp	x8, x9, [x0, #8]
   4:	mov	x2, x1
   8:	cmp	x8, x9
   c:	b.eq	2c <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE12emplace_backIJS5_EEEvDpOT_+0x2c>  // b.none
  10:	ldr	x9, [x2]
  14:	str	xzr, [x2]
  18:	str	x9, [x8]
  1c:	ldr	x8, [x0, #8]
  20:	add	x8, x8, #0x8
  24:	str	x8, [x0, #8]
  28:	ret
  2c:	mov	x1, x8
  30:	b	0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE12emplace_backIJS5_EEEvDpOT_>

Disassembly of section .text._ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_:

0000000000000000 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	stp	x26, x25, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	mov	x29, sp
  18:	mov	x24, x2
  1c:	adrp	x2, 0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
  20:	mov	x21, x1
  24:	add	x2, x2, #0x0
  28:	mov	w1, #0x1                   	// #1
  2c:	mov	x19, x0
  30:	bl	0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
  34:	ldp	x22, x25, [x19]
  38:	mov	x20, x0
  3c:	mov	x0, x19
  40:	mov	x1, x20
  44:	bl	0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
  48:	ldr	x8, [x24]
  4c:	mov	x23, x0
  50:	subs	x9, x21, x22
  54:	str	xzr, [x24]
  58:	mov	x24, x0
  5c:	str	x8, [x0, x9]
  60:	b.eq	c4 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xc4>  // b.none
  64:	mov	x24, x23
  68:	mov	x26, x22
  6c:	ldr	x8, [x26]
  70:	str	xzr, [x26]
  74:	str	x8, [x24]
  78:	ldr	x0, [x26]
  7c:	cbz	x0, 8c <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x8c>
  80:	ldr	x8, [x0]
  84:	ldr	x8, [x8, #8]
  88:	blr	x8
  8c:	str	xzr, [x26], #8
  90:	cmp	x21, x26
  94:	add	x24, x24, #0x8
  98:	b.ne	6c <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x6c>  // b.any
  9c:	b	c4 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xc4>
  a0:	ldr	x8, [x21]
  a4:	str	xzr, [x21]
  a8:	str	x8, [x24]
  ac:	ldr	x0, [x21]
  b0:	cbz	x0, c0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xc0>
  b4:	ldr	x8, [x0]
  b8:	ldr	x8, [x8, #8]
  bc:	blr	x8
  c0:	str	xzr, [x21], #8
  c4:	cmp	x25, x21
  c8:	add	x24, x24, #0x8
  cc:	b.ne	a0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xa0>  // b.any
  d0:	cbz	x22, dc <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xdc>
  d4:	mov	x0, x22
  d8:	bl	0 <_ZdlPv>
  dc:	add	x8, x23, x20, lsl #3
  e0:	stp	x23, x24, [x19]
  e4:	str	x8, [x19, #16]
  e8:	ldp	x20, x19, [sp, #64]
  ec:	ldp	x22, x21, [sp, #48]
  f0:	ldp	x24, x23, [sp, #32]
  f4:	ldp	x26, x25, [sp, #16]
  f8:	ldp	x29, x30, [sp], #80
  fc:	ret

Disassembly of section .text._ZNKSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE12_M_check_lenEmPKc:

0000000000000000 <_ZNKSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE12_M_check_lenEmPKc>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldp	x9, x8, [x0]
   c:	sub	x9, x8, x9
  10:	mov	x8, #0xfffffffffffffff     	// #1152921504606846975
  14:	sub	x10, x8, x9, asr #3
  18:	cmp	x10, x1
  1c:	b.cc	54 <_ZNKSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE12_M_check_lenEmPKc+0x54>  // b.lo, b.ul, b.last
  20:	asr	x9, x9, #3
  24:	cmp	x9, x1
  28:	csel	x10, x1, x9, cc  // cc = lo, ul, last
  2c:	adds	x9, x10, x9
  30:	lsr	x11, x9, #60
  34:	cset	w10, cs  // cs = hs, nlast
  38:	cmp	x11, #0x0
  3c:	cset	w11, ne  // ne = any
  40:	orr	w10, w10, w11
  44:	cmp	w10, #0x0
  48:	csel	x0, x8, x9, ne  // ne = any
  4c:	ldp	x29, x30, [sp], #16
  50:	ret
  54:	mov	x0, x2
  58:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZNSt12_Vector_baseISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE11_M_allocateEm:

0000000000000000 <_ZNSt12_Vector_baseISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE11_M_allocateEm>:
   0:	cbz	x1, 14 <_ZNSt12_Vector_baseISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE11_M_allocateEm+0x14>
   4:	lsr	x8, x1, #60
   8:	cbnz	x8, 1c <_ZNSt12_Vector_baseISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE11_M_allocateEm+0x1c>
   c:	lsl	x0, x1, #3
  10:	b	0 <_Znwm>
  14:	mov	x0, xzr
  18:	ret
  1c:	stp	x29, x30, [sp, #-16]!
  20:	mov	x29, sp
  24:	bl	0 <_ZSt17__throw_bad_allocv>

Disassembly of section .text._ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE14_M_insert_rvalEN9__gnu_cxx17__normal_iteratorIPKS5_S7_EEOS5_:

0000000000000000 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE14_M_insert_rvalEN9__gnu_cxx17__normal_iteratorIPKS5_S7_EEOS5_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldp	x8, x9, [x0]
  10:	ldr	x10, [x0, #16]
  14:	mov	x19, x0
  18:	sub	x11, x1, x8
  1c:	cmp	x9, x10
  20:	asr	x20, x11, #3
  24:	b.eq	40 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE14_M_insert_rvalEN9__gnu_cxx17__normal_iteratorIPKS5_S7_EEOS5_+0x40>  // b.none
  28:	cmp	x9, x1
  2c:	b.eq	50 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE14_M_insert_rvalEN9__gnu_cxx17__normal_iteratorIPKS5_S7_EEOS5_+0x50>  // b.none
  30:	add	x1, x8, x20, lsl #3
  34:	mov	x0, x19
  38:	bl	0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE14_M_insert_rvalEN9__gnu_cxx17__normal_iteratorIPKS5_S7_EEOS5_>
  3c:	b	68 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE14_M_insert_rvalEN9__gnu_cxx17__normal_iteratorIPKS5_S7_EEOS5_+0x68>
  40:	add	x1, x8, x20, lsl #3
  44:	mov	x0, x19
  48:	bl	0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE14_M_insert_rvalEN9__gnu_cxx17__normal_iteratorIPKS5_S7_EEOS5_>
  4c:	b	68 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE14_M_insert_rvalEN9__gnu_cxx17__normal_iteratorIPKS5_S7_EEOS5_+0x68>
  50:	ldr	x8, [x2]
  54:	str	xzr, [x2]
  58:	str	x8, [x9]
  5c:	ldr	x8, [x19, #8]
  60:	add	x8, x8, #0x8
  64:	str	x8, [x19, #8]
  68:	ldr	x8, [x19]
  6c:	add	x0, x8, x20, lsl #3
  70:	ldp	x20, x19, [sp, #16]
  74:	ldp	x29, x30, [sp], #32
  78:	ret

Disassembly of section .text._ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE13_M_insert_auxIS5_EEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEOT_:

0000000000000000 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE13_M_insert_auxIS5_EEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEOT_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	ldr	x8, [x0, #8]
  14:	mov	x20, x2
  18:	mov	x19, x1
  1c:	ldur	x9, [x8, #-8]
  20:	stp	xzr, x9, [x8, #-8]
  24:	ldr	x8, [x0, #8]
  28:	add	x10, x8, #0x8
  2c:	sub	x8, x8, #0x8
  30:	sub	x9, x8, x1
  34:	cmp	x9, #0x1
  38:	str	x10, [x0, #8]
  3c:	b.lt	7c <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE13_M_insert_auxIS5_EEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEOT_+0x7c>  // b.tstop
  40:	lsr	x9, x9, #3
  44:	add	x21, x9, #0x1
  48:	mov	x22, x8
  4c:	ldr	x9, [x22, #-8]!
  50:	str	xzr, [x22]
  54:	ldr	x0, [x8]
  58:	str	x9, [x8]
  5c:	cbz	x0, 6c <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE13_M_insert_auxIS5_EEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEOT_+0x6c>
  60:	ldr	x8, [x0]
  64:	ldr	x8, [x8, #8]
  68:	blr	x8
  6c:	sub	x21, x21, #0x1
  70:	cmp	x21, #0x1
  74:	mov	x8, x22
  78:	b.gt	4c <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE13_M_insert_auxIS5_EEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEOT_+0x4c>
  7c:	ldr	x8, [x20]
  80:	str	xzr, [x20]
  84:	ldr	x0, [x19]
  88:	str	x8, [x19]
  8c:	cbz	x0, a8 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE13_M_insert_auxIS5_EEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEOT_+0xa8>
  90:	ldr	x8, [x0]
  94:	ldp	x20, x19, [sp, #32]
  98:	ldp	x22, x21, [sp, #16]
  9c:	ldr	x1, [x8, #8]
  a0:	ldp	x29, x30, [sp], #48
  a4:	br	x1
  a8:	ldp	x20, x19, [sp, #32]
  ac:	ldp	x22, x21, [sp, #16]
  b0:	ldp	x29, x30, [sp], #48
  b4:	ret

Disassembly of section .text._ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag:

0000000000000000 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x20, x1
  14:	mov	x19, x0
  18:	cbnz	x1, 24 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x24>
  1c:	cmp	x20, x2
  20:	b.ne	a0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0xa0>  // b.any
  24:	sub	x21, x2, x20
  28:	cmp	x21, #0xf
  2c:	str	x21, [x29, #24]
  30:	b.ls	58 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x58>  // b.plast
  34:	add	x1, x29, #0x18
  38:	mov	x0, x19
  3c:	mov	x2, xzr
  40:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
  44:	str	x0, [x19]
  48:	ldr	x8, [x29, #24]
  4c:	str	x8, [x19, #16]
  50:	cbnz	x21, 60 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x60>
  54:	b	80 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x80>
  58:	ldr	x0, [x19]
  5c:	cbz	x21, 80 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x80>
  60:	cmp	x21, #0x1
  64:	b.ne	74 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x74>  // b.any
  68:	ldrb	w8, [x20]
  6c:	strb	w8, [x0]
  70:	b	80 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x80>
  74:	mov	x1, x20
  78:	mov	x2, x21
  7c:	bl	0 <memcpy>
  80:	ldr	x8, [x29, #24]
  84:	ldr	x9, [x19]
  88:	ldr	x21, [sp, #16]
  8c:	str	x8, [x19, #8]
  90:	strb	wzr, [x9, x8]
  94:	ldp	x20, x19, [sp, #32]
  98:	ldp	x29, x30, [sp], #48
  9c:	ret
  a0:	adrp	x0, 0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag>
  a4:	add	x0, x0, #0x0
  a8:	bl	0 <_ZSt19__throw_logic_errorPKc>

Disassembly of section .text._ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EED2Ev:

0000000000000000 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EED2Ev>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	ldp	x19, x21, [x0]
  14:	cmp	x19, x21
  18:	b.eq	44 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EED2Ev+0x44>  // b.none
  1c:	mov	x20, x0
  20:	ldr	x0, [x19]
  24:	cbz	x0, 34 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EED2Ev+0x34>
  28:	ldr	x8, [x0]
  2c:	ldr	x8, [x8, #8]
  30:	blr	x8
  34:	str	xzr, [x19], #8
  38:	cmp	x21, x19
  3c:	b.ne	20 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EED2Ev+0x20>  // b.any
  40:	ldr	x19, [x20]
  44:	cbz	x19, 5c <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EED2Ev+0x5c>
  48:	mov	x0, x19
  4c:	ldp	x20, x19, [sp, #32]
  50:	ldr	x21, [sp, #16]
  54:	ldp	x29, x30, [sp], #48
  58:	b	0 <_ZdlPv>
  5c:	ldp	x20, x19, [sp, #32]
  60:	ldr	x21, [sp, #16]
  64:	ldp	x29, x30, [sp], #48
  68:	ret

Disassembly of section .text._ZNSt7__cxx1111basic_regexIcNS_12regex_traitsIcEEEC2IPKcEET_S7_NSt15regex_constants18syntax_option_typeE:

0000000000000000 <_ZNSt7__cxx1111basic_regexIcNS_12regex_traitsIcEEEC2IPKcEET_S7_NSt15regex_constants18syntax_option_typeE>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	add	x29, sp, #0x10
  14:	mov	x22, x0
  18:	add	x0, sp, #0x8
  1c:	mov	w19, w3
  20:	mov	x20, x2
  24:	mov	x21, x1
  28:	bl	0 <_ZNSt6localeC1Ev>
  2c:	add	x3, sp, #0x8
  30:	mov	x0, x22
  34:	mov	x1, x21
  38:	mov	x2, x20
  3c:	mov	w4, w19
  40:	bl	0 <_ZNSt7__cxx1111basic_regexIcNS_12regex_traitsIcEEEC2IPKcEET_S7_NSt15regex_constants18syntax_option_typeE>
  44:	add	x0, sp, #0x8
  48:	bl	0 <_ZNSt6localeD1Ev>
  4c:	ldp	x20, x19, [sp, #48]
  50:	ldp	x22, x21, [sp, #32]
  54:	ldp	x29, x30, [sp, #16]
  58:	add	sp, sp, #0x40
  5c:	ret

Disassembly of section .text._ZNSt7__cxx1111basic_regexIcNS_12regex_traitsIcEEEC2IPKcEET_S7_St6localeNSt15regex_constants18syntax_option_typeE:

0000000000000000 <_ZNSt7__cxx1111basic_regexIcNS_12regex_traitsIcEEEC2IPKcEET_S7_St6localeNSt15regex_constants18syntax_option_typeE>:
   0:	sub	sp, sp, #0x1d0
   4:	stp	x29, x30, [sp, #400]
   8:	str	x28, [sp, #416]
   c:	stp	x22, x21, [sp, #432]
  10:	stp	x20, x19, [sp, #448]
  14:	add	x29, sp, #0x190
  18:	add	x22, x0, #0x8
  1c:	mov	x20, x1
  20:	mov	x21, x0
  24:	str	w4, [x0]
  28:	mov	x0, x22
  2c:	mov	x1, x3
  30:	mov	x19, x2
  34:	bl	0 <_ZNSt6localeC1ERKS_>
  38:	ldr	w4, [x21]
  3c:	subs	x8, x19, x20
  40:	csel	x1, xzr, x20, eq  // eq = none
  44:	add	x2, x1, x8
  48:	mov	x0, sp
  4c:	mov	x3, x22
  50:	mov	x19, sp
  54:	bl	0 <_ZNSt7__cxx1111basic_regexIcNS_12regex_traitsIcEEEC2IPKcEET_S7_St6localeNSt15regex_constants18syntax_option_typeE>
  58:	ldr	q0, [sp, #256]
  5c:	add	x8, x19, #0x100
  60:	add	x0, x19, #0x130
  64:	str	xzr, [x8, #8]
  68:	str	q0, [x21, #16]
  6c:	str	xzr, [sp, #256]
  70:	bl	0 <_ZNSt7__cxx1111basic_regexIcNS_12regex_traitsIcEEEC2IPKcEET_S7_St6localeNSt15regex_constants18syntax_option_typeE>
  74:	ldr	x0, [sp, #272]
  78:	add	x8, x19, #0x120
  7c:	cmp	x0, x8
  80:	b.eq	88 <_ZNSt7__cxx1111basic_regexIcNS_12regex_traitsIcEEEC2IPKcEET_S7_St6localeNSt15regex_constants18syntax_option_typeE+0x88>  // b.none
  84:	bl	0 <_ZdlPv>
  88:	ldr	x0, [sp, #264]
  8c:	cbz	x0, 94 <_ZNSt7__cxx1111basic_regexIcNS_12regex_traitsIcEEEC2IPKcEET_S7_St6localeNSt15regex_constants18syntax_option_typeE+0x94>
  90:	bl	0 <_ZNSt7__cxx1111basic_regexIcNS_12regex_traitsIcEEEC2IPKcEET_S7_St6localeNSt15regex_constants18syntax_option_typeE>
  94:	ldr	x0, [sp, #208]
  98:	mov	x8, sp
  9c:	add	x8, x8, #0xe0
  a0:	cmp	x0, x8
  a4:	b.eq	ac <_ZNSt7__cxx1111basic_regexIcNS_12regex_traitsIcEEEC2IPKcEET_S7_St6localeNSt15regex_constants18syntax_option_typeE+0xac>  // b.none
  a8:	bl	0 <_ZdlPv>
  ac:	ldp	x20, x19, [sp, #448]
  b0:	ldp	x22, x21, [sp, #432]
  b4:	ldr	x28, [sp, #416]
  b8:	ldp	x29, x30, [sp, #400]
  bc:	add	sp, sp, #0x1d0
  c0:	ret

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC2EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC2EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #32]
   8:	stp	x24, x23, [sp, #48]
   c:	stp	x22, x21, [sp, #64]
  10:	stp	x20, x19, [sp, #80]
  14:	add	x29, sp, #0x20
  18:	orr	w8, w4, #0x10
  1c:	tst	w4, #0x3f0
  20:	csel	w23, w8, w4, eq  // eq = none
  24:	mov	x22, x1
  28:	mov	x19, x0
  2c:	str	w23, [x0]
  30:	add	x24, x0, #0x8
  34:	sub	x0, x29, #0x8
  38:	mov	x1, x3
  3c:	mov	x20, x3
  40:	mov	x21, x2
  44:	bl	0 <_ZNSt6localeC1ERKS_>
  48:	sub	x4, x29, #0x8
  4c:	mov	x0, x24
  50:	mov	x1, x22
  54:	mov	x2, x21
  58:	mov	w3, w23
  5c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC2EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE>
  60:	sub	x0, x29, #0x8
  64:	bl	0 <_ZNSt6localeD1Ev>
  68:	mov	w0, #0x68                  	// #104
  6c:	bl	0 <_Znwm>
  70:	adrp	x8, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC2EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE>
  74:	ldr	x8, [x8]
  78:	movi	v0.2s, #0x1
  7c:	str	d0, [x0, #8]
  80:	add	x22, x0, #0x10
  84:	add	x8, x8, #0x10
  88:	str	x8, [x0]
  8c:	ldr	w2, [x19]
  90:	mov	x21, x0
  94:	mov	x0, x22
  98:	mov	x1, x20
  9c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC2EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE>
  a0:	add	x8, x19, #0x120
  a4:	add	x0, x19, #0x130
  a8:	movi	v0.2d, #0x0
  ac:	mov	x1, xzr
  b0:	stp	x22, x21, [x19, #256]
  b4:	strb	wzr, [x19, #288]
  b8:	stp	x8, xzr, [x19, #272]
  bc:	stp	q0, q0, [x19, #304]
  c0:	stp	q0, q0, [x19, #336]
  c4:	str	q0, [x19, #368]
  c8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC2EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE>
  cc:	ldr	x8, [x19, #256]
  d0:	mov	x0, x20
  d4:	add	x8, x8, #0x50
  d8:	str	x8, [x19, #384]
  dc:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  e0:	ldr	x20, [x19, #256]
  e4:	str	x0, [x19, #392]
  e8:	ldr	x22, [x20, #32]
  ec:	mov	x0, x20
  f0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC2EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE>
  f4:	ldr	x8, [x20, #56]
  f8:	mov	w9, #0x30                  	// #48
  fc:	mov	x21, x0
 100:	madd	x8, x22, x9, x8
 104:	str	x0, [x8, #8]
 108:	mov	x0, x19
 10c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC2EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE>
 110:	mov	w1, #0x1b                  	// #27
 114:	mov	x0, x19
 118:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC2EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE>
 11c:	tbnz	w0, #0, 128 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC2EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE+0x128>
 120:	mov	w0, #0x5                   	// #5
 124:	bl	0 <_ZSt19__throw_regex_errorNSt15regex_constants10error_typeE>
 128:	mov	x8, sp
 12c:	mov	x0, x19
 130:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC2EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE>
 134:	ldr	x8, [x20, #56]
 138:	ldr	x9, [sp, #8]
 13c:	mov	w22, #0x30                  	// #48
 140:	madd	x8, x21, x22, x8
 144:	str	x9, [x8, #8]
 148:	ldr	x0, [x19, #256]
 14c:	ldr	x23, [sp, #16]
 150:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC2EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE>
 154:	ldr	x8, [x20, #56]
 158:	mov	x21, x0
 15c:	madd	x8, x23, x22, x8
 160:	str	x0, [x8, #8]
 164:	ldr	x0, [x19, #256]
 168:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC2EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE>
 16c:	ldr	x8, [x20, #56]
 170:	madd	x8, x21, x22, x8
 174:	str	x0, [x8, #8]
 178:	ldr	x0, [x19, #256]
 17c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEEC2EPKcS6_RKSt6localeNSt15regex_constants18syntax_option_typeE>
 180:	ldp	x20, x19, [sp, #80]
 184:	ldp	x22, x21, [sp, #64]
 188:	ldp	x24, x23, [sp, #48]
 18c:	ldp	x29, x30, [sp, #32]
 190:	add	sp, sp, #0x60
 194:	ret

Disassembly of section .text._ZNSt8__detail8_ScannerIcEC2EPKcS3_NSt15regex_constants18syntax_option_typeESt6locale:

0000000000000000 <_ZNSt8__detail8_ScannerIcEC2EPKcS3_NSt15regex_constants18syntax_option_typeESt6locale>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x21, x1
  14:	mov	w1, w3
  18:	mov	x19, x4
  1c:	mov	x20, x2
  20:	mov	x22, x0
  24:	bl	0 <_ZNSt8__detail8_ScannerIcEC2EPKcS3_NSt15regex_constants18syntax_option_typeESt6locale>
  28:	mov	x0, x19
  2c:	stp	x21, x20, [x22, #176]
  30:	bl	0 <_ZNSt8__detail8_ScannerIcEC2EPKcS3_NSt15regex_constants18syntax_option_typeESt6locale>
  34:	str	x0, [x22, #192]
  38:	mov	x8, x22
  3c:	adrp	x9, 0 <_ZNSt8__detail8_ScannerIcEC2EPKcS3_NSt15regex_constants18syntax_option_typeESt6locale>
  40:	ldr	x9, [x9]
  44:	strb	wzr, [x8, #216]!
  48:	ldr	w10, [x22, #140]
  4c:	adrp	x11, 0 <_ZNSt8__detail8_ScannerIcEC2EPKcS3_NSt15regex_constants18syntax_option_typeESt6locale>
  50:	ldr	x11, [x11]
  54:	stp	x8, xzr, [x22, #200]
  58:	tst	w10, #0x10
  5c:	mov	x0, x22
  60:	csel	x8, x11, x9, eq  // eq = none
  64:	stp	x8, xzr, [x22, #232]
  68:	ldp	x20, x19, [sp, #32]
  6c:	ldp	x22, x21, [sp, #16]
  70:	ldp	x29, x30, [sp], #48
  74:	b	0 <_ZNSt8__detail8_ScannerIcEC2EPKcS3_NSt15regex_constants18syntax_option_typeESt6locale>

Disassembly of section .text._ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE23_M_insert_subexpr_beginEv:

0000000000000000 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE23_M_insert_subexpr_beginEv>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #96]
   8:	str	x19, [sp, #112]
   c:	add	x29, sp, #0x60
  10:	ldr	x8, [x0, #40]
  14:	mov	x19, x0
  18:	add	x9, x8, #0x1
  1c:	str	x9, [x0, #40]
  20:	str	x8, [x29, #24]
  24:	ldp	x1, x9, [x0, #8]
  28:	cmp	x1, x9
  2c:	b.eq	3c <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE23_M_insert_subexpr_beginEv+0x3c>  // b.none
  30:	str	x8, [x1], #8
  34:	str	x1, [x19, #8]
  38:	b	48 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE23_M_insert_subexpr_beginEv+0x48>
  3c:	add	x2, x29, #0x18
  40:	mov	x0, x19
  44:	bl	0 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE23_M_insert_subexpr_beginEv>
  48:	ldr	x10, [x29, #24]
  4c:	mov	w8, #0x8                   	// #8
  50:	mov	x9, #0xffffffffffffffff    	// #-1
  54:	str	w8, [sp, #48]
  58:	stp	x9, x10, [sp, #56]
  5c:	ldr	q1, [sp, #48]
  60:	ldp	q2, q0, [sp, #64]
  64:	mov	x1, sp
  68:	mov	x0, x19
  6c:	str	q1, [sp]
  70:	stp	q2, q0, [sp, #16]
  74:	bl	0 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE23_M_insert_subexpr_beginEv>
  78:	ldr	w8, [sp]
  7c:	mov	x19, x0
  80:	cmp	w8, #0xb
  84:	b.ne	cc <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE23_M_insert_subexpr_beginEv+0xcc>  // b.any
  88:	ldr	x8, [sp, #32]
  8c:	cbz	x8, cc <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE23_M_insert_subexpr_beginEv+0xcc>
  90:	mov	x9, sp
  94:	add	x0, x9, #0x10
  98:	mov	w2, #0x3                   	// #3
  9c:	mov	x1, x0
  a0:	blr	x8
  a4:	ldr	w8, [sp, #48]
  a8:	cmp	w8, #0xb
  ac:	b.ne	cc <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE23_M_insert_subexpr_beginEv+0xcc>  // b.any
  b0:	ldr	x8, [sp, #80]
  b4:	cbz	x8, cc <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE23_M_insert_subexpr_beginEv+0xcc>
  b8:	add	x9, sp, #0x30
  bc:	add	x0, x9, #0x10
  c0:	mov	w2, #0x3                   	// #3
  c4:	mov	x1, x0
  c8:	blr	x8
  cc:	mov	x0, x19
  d0:	ldr	x19, [sp, #112]
  d4:	ldp	x29, x30, [sp, #96]
  d8:	add	sp, sp, #0x80
  dc:	ret

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv>:
   0:	sub	sp, sp, #0x90
   4:	stp	x29, x30, [sp, #80]
   8:	str	x23, [sp, #96]
   c:	stp	x22, x21, [sp, #112]
  10:	stp	x20, x19, [sp, #128]
  14:	add	x29, sp, #0x50
  18:	mov	x19, x0
  1c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv>
  20:	mov	w1, #0x13                  	// #19
  24:	mov	x0, x19
  28:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv>
  2c:	tbz	w0, #0, 104 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv+0x104>
  30:	add	x20, x19, #0x130
  34:	mov	w23, #0x30                  	// #48
  38:	sub	x8, x29, #0x18
  3c:	mov	x0, x19
  40:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv>
  44:	mov	x0, x19
  48:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv>
  4c:	add	x8, sp, #0x20
  50:	mov	x0, x19
  54:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv>
  58:	ldr	x0, [x19, #256]
  5c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv>
  60:	ldur	x8, [x29, #-24]
  64:	ldur	x9, [x29, #-8]
  68:	mov	x21, x0
  6c:	mov	w3, wzr
  70:	ldr	x8, [x8, #56]
  74:	madd	x8, x9, x23, x8
  78:	str	x0, [x8, #8]
  7c:	ldr	x8, [sp, #32]
  80:	stur	x0, [x29, #-8]
  84:	ldr	x9, [sp, #48]
  88:	ldr	x8, [x8, #56]
  8c:	madd	x8, x9, x23, x8
  90:	str	x0, [x8, #8]
  94:	str	x0, [sp, #48]
  98:	ldr	x22, [x19, #256]
  9c:	ldr	x1, [sp, #40]
  a0:	ldur	x2, [x29, #-16]
  a4:	mov	x0, x22
  a8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv>
  ac:	stp	x22, x0, [sp, #8]
  b0:	str	x21, [sp, #24]
  b4:	ldr	x9, [x19, #368]
  b8:	ldr	x8, [x19, #352]
  bc:	sub	x9, x9, #0x18
  c0:	cmp	x8, x9
  c4:	b.eq	e8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv+0xe8>  // b.none
  c8:	ldr	x9, [sp, #24]
  cc:	ldur	q0, [sp, #8]
  d0:	str	x9, [x8, #16]
  d4:	str	q0, [x8]
  d8:	ldr	x8, [x19, #352]
  dc:	add	x8, x8, #0x18
  e0:	str	x8, [x19, #352]
  e4:	b	f4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv+0xf4>
  e8:	add	x1, sp, #0x8
  ec:	mov	x0, x20
  f0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv>
  f4:	mov	w1, #0x13                  	// #19
  f8:	mov	x0, x19
  fc:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv>
 100:	tbnz	w0, #0, 38 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_disjunctionEv+0x38>
 104:	ldp	x20, x19, [sp, #128]
 108:	ldp	x22, x21, [sp, #112]
 10c:	ldr	x23, [sp, #96]
 110:	ldp	x29, x30, [sp, #80]
 114:	add	sp, sp, #0x90
 118:	ret

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_match_tokenENS_12_ScannerBase7_TokenTE:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_match_tokenENS_12_ScannerBase7_TokenTE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldr	w8, [x0, #152]
  10:	cmp	w8, w1
  14:	b.ne	38 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_match_tokenENS_12_ScannerBase7_TokenTE+0x38>  // b.any
  18:	add	x19, x0, #0x8
  1c:	add	x1, x0, #0xd0
  20:	add	x0, x0, #0x110
  24:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
  28:	mov	x0, x19
  2c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_match_tokenENS_12_ScannerBase7_TokenTE>
  30:	mov	w0, #0x1                   	// #1
  34:	b	3c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_match_tokenENS_12_ScannerBase7_TokenTE+0x3c>
  38:	mov	w0, wzr
  3c:	ldr	x19, [sp, #16]
  40:	ldp	x29, x30, [sp], #32
  44:	ret

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE6_M_popEv:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE6_M_popEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	mov	x19, x0
  10:	ldp	x9, x0, [x0, #352]
  14:	cmp	x9, x0
  18:	b.eq	34 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE6_M_popEv+0x34>  // b.none
  1c:	ldur	x10, [x9, #-8]
  20:	ldur	q0, [x9, #-24]
  24:	sub	x9, x9, #0x18
  28:	str	x10, [x8, #16]
  2c:	str	q0, [x8]
  30:	b	6c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE6_M_popEv+0x6c>
  34:	ldr	x9, [x19, #376]
  38:	ldur	x9, [x9, #-8]
  3c:	ldr	x10, [x9, #496]
  40:	ldr	q0, [x9, #480]
  44:	str	x10, [x8, #16]
  48:	str	q0, [x8]
  4c:	bl	0 <_ZdlPv>
  50:	ldr	x8, [x19, #376]
  54:	sub	x9, x8, #0x8
  58:	str	x9, [x19, #376]
  5c:	ldur	x8, [x8, #-8]
  60:	add	x9, x8, #0x1f8
  64:	stp	x8, x9, [x19, #360]
  68:	add	x9, x8, #0x1e0
  6c:	str	x9, [x19, #352]
  70:	ldr	x19, [sp, #16]
  74:	ldp	x29, x30, [sp], #32
  78:	ret

Disassembly of section .text._ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE21_M_insert_subexpr_endEv:

0000000000000000 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE21_M_insert_subexpr_endEv>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #96]
   8:	str	x19, [sp, #112]
   c:	add	x29, sp, #0x60
  10:	mov	w8, #0x9                   	// #9
  14:	mov	x9, #0xffffffffffffffff    	// #-1
  18:	str	w8, [sp, #48]
  1c:	str	x9, [sp, #56]
  20:	ldr	x8, [x0, #8]
  24:	mov	x1, sp
  28:	ldr	x9, [x8, #-8]!
  2c:	str	x9, [sp, #64]
  30:	str	x8, [x0, #8]
  34:	ldp	q0, q1, [sp, #48]
  38:	ldr	q2, [sp, #80]
  3c:	stp	q0, q1, [sp]
  40:	str	q2, [sp, #32]
  44:	bl	0 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE21_M_insert_subexpr_endEv>
  48:	ldr	w8, [sp]
  4c:	mov	x19, x0
  50:	cmp	w8, #0xb
  54:	b.ne	9c <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE21_M_insert_subexpr_endEv+0x9c>  // b.any
  58:	ldr	x8, [sp, #32]
  5c:	cbz	x8, 9c <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE21_M_insert_subexpr_endEv+0x9c>
  60:	mov	x9, sp
  64:	add	x0, x9, #0x10
  68:	mov	w2, #0x3                   	// #3
  6c:	mov	x1, x0
  70:	blr	x8
  74:	ldr	w8, [sp, #48]
  78:	cmp	w8, #0xb
  7c:	b.ne	9c <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE21_M_insert_subexpr_endEv+0x9c>  // b.any
  80:	ldr	x8, [sp, #80]
  84:	cbz	x8, 9c <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE21_M_insert_subexpr_endEv+0x9c>
  88:	add	x9, sp, #0x30
  8c:	add	x0, x9, #0x10
  90:	mov	w2, #0x3                   	// #3
  94:	mov	x1, x0
  98:	blr	x8
  9c:	mov	x0, x19
  a0:	ldr	x19, [sp, #112]
  a4:	ldp	x29, x30, [sp, #96]
  a8:	add	sp, sp, #0x80
  ac:	ret

Disassembly of section .text._ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE16_M_insert_acceptEv:

0000000000000000 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE16_M_insert_acceptEv>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #48]
   8:	str	x19, [sp, #64]
   c:	add	x29, sp, #0x30
  10:	mov	w8, #0xc                   	// #12
  14:	mov	x9, #0xffffffffffffffff    	// #-1
  18:	mov	x1, sp
  1c:	str	w8, [sp]
  20:	str	x9, [sp, #8]
  24:	bl	0 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE16_M_insert_acceptEv>
  28:	ldr	w8, [sp]
  2c:	mov	x19, x0
  30:	cmp	w8, #0xb
  34:	b.ne	54 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE16_M_insert_acceptEv+0x54>  // b.any
  38:	ldr	x8, [sp, #32]
  3c:	cbz	x8, 54 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE16_M_insert_acceptEv+0x54>
  40:	mov	x9, sp
  44:	add	x0, x9, #0x10
  48:	mov	w2, #0x3                   	// #3
  4c:	mov	x1, x0
  50:	blr	x8
  54:	mov	x0, x19
  58:	ldr	x19, [sp, #64]
  5c:	ldp	x29, x30, [sp, #48]
  60:	add	sp, sp, #0x50
  64:	ret

Disassembly of section .text._ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE18_M_eliminate_dummyEv:

0000000000000000 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE18_M_eliminate_dummyEv>:
   0:	ldp	x8, x9, [x0, #56]
   4:	cmp	x8, x9
   8:	b.eq	94 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE18_M_eliminate_dummyEv+0x94>  // b.none
   c:	mov	w10, #0x30                  	// #48
  10:	mov	w11, #0x1                   	// #1
  14:	mov	w12, #0x86                  	// #134
  18:	ldr	x13, [x8, #8]
  1c:	tbnz	x13, #63, 44 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE18_M_eliminate_dummyEv+0x44>
  20:	ldr	x14, [x0, #56]
  24:	mul	x15, x13, x10
  28:	ldr	w15, [x14, x15]
  2c:	cmp	w15, #0xa
  30:	b.ne	44 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE18_M_eliminate_dummyEv+0x44>  // b.any
  34:	madd	x13, x13, x10, x14
  38:	ldr	x13, [x13, #8]
  3c:	str	x13, [x8, #8]
  40:	tbz	x13, #63, 24 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE18_M_eliminate_dummyEv+0x24>
  44:	ldr	w13, [x8]
  48:	cmp	w13, #0x7
  4c:	b.hi	88 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE18_M_eliminate_dummyEv+0x88>  // b.pmore
  50:	lsl	w13, w11, w13
  54:	tst	w13, w12
  58:	b.eq	88 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE18_M_eliminate_dummyEv+0x88>  // b.none
  5c:	ldr	x13, [x8, #16]
  60:	tbnz	x13, #63, 88 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE18_M_eliminate_dummyEv+0x88>
  64:	ldr	x14, [x0, #56]
  68:	mul	x15, x13, x10
  6c:	ldr	w15, [x14, x15]
  70:	cmp	w15, #0xa
  74:	b.ne	88 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE18_M_eliminate_dummyEv+0x88>  // b.any
  78:	madd	x13, x13, x10, x14
  7c:	ldr	x13, [x13, #8]
  80:	str	x13, [x8, #16]
  84:	tbz	x13, #63, 64 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE18_M_eliminate_dummyEv+0x64>
  88:	add	x8, x8, #0x30
  8c:	cmp	x8, x9
  90:	b.ne	18 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE18_M_eliminate_dummyEv+0x18>  // b.any
  94:	ret

Disassembly of section .text._ZNSt8__detail12_ScannerBaseC2ENSt15regex_constants18syntax_option_typeE:

0000000000000000 <_ZNSt8__detail12_ScannerBaseC2ENSt15regex_constants18syntax_option_typeE>:
   0:	mov	w9, #0x16                  	// #22
   4:	mov	w10, #0x24                  	// #36
   8:	str	w9, [x0, #4]
   c:	mov	w9, #0x2a                  	// #42
  10:	strb	w10, [x0, #8]
  14:	mov	w10, #0x14                  	// #20
  18:	strb	w9, [x0, #24]
  1c:	mov	w9, #0x3f                  	// #63
  20:	str	w10, [x0, #28]
  24:	mov	w10, #0x12                  	// #18
  28:	strb	w9, [x0, #40]
  2c:	mov	w9, #0xa                   	// #10
  30:	str	w10, [x0, #44]
  34:	adrp	x10, 0 <_ZNSt8__detail12_ScannerBaseC2ENSt15regex_constants18syntax_option_typeE>
  38:	strb	w9, [x0, #56]
  3c:	adrp	x9, 0 <_ZNSt8__detail12_ScannerBaseC2ENSt15regex_constants18syntax_option_typeE>
  40:	mov	w8, #0x5e                  	// #94
  44:	mov	w11, #0x17                  	// #23
  48:	ldr	q0, [x10]
  4c:	ldr	q1, [x9]
  50:	strb	w8, [x0]
  54:	mov	w8, #0x2e                  	// #46
  58:	str	w11, [x0, #12]
  5c:	mov	w11, #0x2b                  	// #43
  60:	strb	w8, [x0, #16]
  64:	mov	w8, #0x15                  	// #21
  68:	strb	w11, [x0, #32]
  6c:	mov	w11, #0x7c                  	// #124
  70:	mov	w10, #0x974                 	// #2420
  74:	str	w8, [x0, #36]
  78:	mov	w8, #0x13                  	// #19
  7c:	strb	w11, [x0, #48]
  80:	mov	x11, x0
  84:	mov	x9, x0
  88:	movk	w10, #0xb76, lsl #16
  8c:	str	wzr, [x0, #20]
  90:	strb	wzr, [x0, #64]
  94:	str	w8, [x0, #52]
  98:	str	w8, [x0, #60]
  9c:	str	w8, [x0, #68]
  a0:	str	q0, [x11, #72]!
  a4:	adrp	x8, 0 <_ZNSt8__detail12_ScannerBaseC2ENSt15regex_constants18syntax_option_typeE>
  a8:	str	q1, [x9, #88]!
  ac:	str	w10, [x0, #104]
  b0:	adrp	x10, 0 <_ZNSt8__detail12_ScannerBaseC2ENSt15regex_constants18syntax_option_typeE>
  b4:	add	x8, x8, #0x0
  b8:	add	x10, x10, #0x0
  bc:	stp	x8, x10, [x0, #112]
  c0:	adrp	x10, 0 <_ZNSt8__detail12_ScannerBaseC2ENSt15regex_constants18syntax_option_typeE>
  c4:	tst	w1, #0x10
  c8:	add	x10, x10, #0x0
  cc:	csel	x9, x11, x9, ne  // ne = any
  d0:	strh	wzr, [x0, #108]
  d4:	str	x10, [x0, #128]
  d8:	stp	wzr, w1, [x0, #136]
  dc:	str	x9, [x0, #152]
  e0:	tbnz	w1, #4, 110 <_ZNSt8__detail12_ScannerBaseC2ENSt15regex_constants18syntax_option_typeE+0x110>
  e4:	tbnz	w1, #5, 108 <_ZNSt8__detail12_ScannerBaseC2ENSt15regex_constants18syntax_option_typeE+0x108>
  e8:	adrp	x8, 0 <_ZNSt8__detail12_ScannerBaseC2ENSt15regex_constants18syntax_option_typeE>
  ec:	add	x8, x8, #0x0
  f0:	tbnz	w1, #6, 110 <_ZNSt8__detail12_ScannerBaseC2ENSt15regex_constants18syntax_option_typeE+0x110>
  f4:	tbnz	w1, #8, 11c <_ZNSt8__detail12_ScannerBaseC2ENSt15regex_constants18syntax_option_typeE+0x11c>
  f8:	tbnz	w1, #9, 128 <_ZNSt8__detail12_ScannerBaseC2ENSt15regex_constants18syntax_option_typeE+0x128>
  fc:	tst	w1, #0x80
 100:	csel	x8, xzr, x8, eq  // eq = none
 104:	b	110 <_ZNSt8__detail12_ScannerBaseC2ENSt15regex_constants18syntax_option_typeE+0x110>
 108:	adrp	x8, 0 <_ZNSt8__detail12_ScannerBaseC2ENSt15regex_constants18syntax_option_typeE>
 10c:	add	x8, x8, #0x0
 110:	str	x8, [x0, #160]
 114:	strb	wzr, [x0, #168]
 118:	ret
 11c:	adrp	x8, 0 <_ZNSt8__detail12_ScannerBaseC2ENSt15regex_constants18syntax_option_typeE>
 120:	add	x8, x8, #0x0
 124:	b	110 <_ZNSt8__detail12_ScannerBaseC2ENSt15regex_constants18syntax_option_typeE+0x110>
 128:	adrp	x8, 0 <_ZNSt8__detail12_ScannerBaseC2ENSt15regex_constants18syntax_option_typeE>
 12c:	add	x8, x8, #0x0
 130:	b	110 <_ZNSt8__detail12_ScannerBaseC2ENSt15regex_constants18syntax_option_typeE+0x110>

Disassembly of section .text._ZSt9use_facetIKSt5ctypeIcEERKT_RKSt6locale:

0000000000000000 <_ZSt9use_facetIKSt5ctypeIcEERKT_RKSt6locale>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	mov	x19, x0
  10:	adrp	x0, 0 <_ZNSt5ctypeIcE2idE>
  14:	ldr	x0, [x0]
  18:	bl	0 <_ZNKSt6locale2id5_M_idEv>
  1c:	ldr	x8, [x19]
  20:	ldr	x9, [x8, #16]
  24:	cmp	x0, x9
  28:	b.cs	44 <_ZSt9use_facetIKSt5ctypeIcEERKT_RKSt6locale+0x44>  // b.hs, b.nlast
  2c:	ldr	x8, [x8, #8]
  30:	ldr	x0, [x8, x0, lsl #3]
  34:	cbz	x0, 44 <_ZSt9use_facetIKSt5ctypeIcEERKT_RKSt6locale+0x44>
  38:	ldr	x19, [sp, #16]
  3c:	ldp	x29, x30, [sp], #32
  40:	ret
  44:	bl	0 <_ZSt16__throw_bad_castv>

Disassembly of section .text._ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv:

0000000000000000 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	ldp	x8, x9, [x0, #176]
  14:	cmp	x8, x9
  18:	b.eq	2bc <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x2bc>  // b.none
  1c:	add	x9, x8, #0x1
  20:	str	x9, [x0, #176]
  24:	ldrb	w20, [x8]
  28:	ldr	x8, [x0, #192]
  2c:	mov	x19, x0
  30:	add	x21, x8, x20
  34:	ldrb	w0, [x21, #313]
  38:	cbnz	w0, 6c <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x6c>
  3c:	ldr	x9, [x8]
  40:	mov	x0, x8
  44:	mov	w1, w20
  48:	mov	w2, wzr
  4c:	ldr	x9, [x9, #64]
  50:	blr	x9
  54:	tst	w0, #0xff
  58:	b.eq	68 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x68>  // b.none
  5c:	add	x8, x21, #0x139
  60:	strb	w0, [x8]
  64:	b	6c <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x6c>
  68:	mov	w0, wzr
  6c:	ldr	x8, [x19, #152]
  70:	ldrb	w9, [x8]
  74:	cbz	w9, 90 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x90>
  78:	add	x8, x8, #0x2
  7c:	and	w9, w9, #0xff
  80:	cmp	w9, w0, uxtb
  84:	b.eq	bc <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0xbc>  // b.none
  88:	ldrb	w9, [x8], #2
  8c:	cbnz	w9, 7c <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x7c>
  90:	cmp	w20, #0x62
  94:	b.gt	ec <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0xec>
  98:	cmp	w20, #0x52
  9c:	b.le	17c <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x17c>
  a0:	cmp	w20, #0x53
  a4:	b.eq	18c <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x18c>  // b.none
  a8:	cmp	w20, #0x57
  ac:	b.eq	18c <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x18c>  // b.none
  b0:	cmp	w20, #0x62
  b4:	b.eq	1ac <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x1ac>  // b.none
  b8:	b	1d4 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x1d4>
  bc:	cmp	w20, #0x62
  c0:	b.ne	d0 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0xd0>  // b.any
  c4:	ldr	w9, [x19, #136]
  c8:	cmp	w9, #0x2
  cc:	b.ne	1ac <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x1ac>  // b.any
  d0:	mov	w9, #0x1                   	// #1
  d4:	str	w9, [x19, #144]
  d8:	ldr	x2, [x19, #208]
  dc:	ldurb	w4, [x8, #-1]
  e0:	add	x0, x19, #0xc8
  e4:	mov	w3, #0x1                   	// #1
  e8:	b	214 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x214>
  ec:	sub	w8, w20, #0x73
  f0:	cmp	w8, #0x5
  f4:	b.hi	1c4 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x1c4>  // b.pmore
  f8:	adrp	x9, 0 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv>
  fc:	add	x9, x9, #0x0
 100:	adr	x10, 110 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x110>
 104:	ldrb	w11, [x9, x8]
 108:	add	x10, x10, x11, lsl #2
 10c:	br	x10
 110:	mov	x21, x19
 114:	ldr	x8, [x21, #200]!
 118:	cmp	w20, #0x78
 11c:	mov	w9, #0x4                   	// #4
 120:	mov	w10, #0x2                   	// #2
 124:	mov	w22, wzr
 128:	csel	w20, w10, w9, eq  // eq = none
 12c:	str	xzr, [x21, #8]
 130:	strb	wzr, [x8]
 134:	ldp	x8, x9, [x19, #176]
 138:	cmp	x8, x9
 13c:	b.eq	2bc <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x2bc>  // b.none
 140:	ldr	x9, [x19, #192]
 144:	ldrb	w10, [x8]
 148:	ldr	x9, [x9, #48]
 14c:	ldrh	w9, [x9, x10, lsl #1]
 150:	tbz	w9, #12, 2bc <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x2bc>
 154:	add	x9, x8, #0x1
 158:	str	x9, [x19, #176]
 15c:	ldrb	w1, [x8]
 160:	mov	x0, x21
 164:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9push_backEc>
 168:	add	w22, w22, #0x1
 16c:	cmp	w22, w20
 170:	b.cc	134 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x134>  // b.lo, b.ul, b.last
 174:	mov	w8, #0x3                   	// #3
 178:	b	2a8 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x2a8>
 17c:	cmp	w20, #0x42
 180:	b.eq	1fc <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x1fc>  // b.none
 184:	cmp	w20, #0x44
 188:	b.ne	1d4 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x1d4>  // b.any
 18c:	ldr	x2, [x19, #208]
 190:	mov	w8, #0xe                   	// #14
 194:	add	x0, x19, #0xc8
 198:	mov	w3, #0x1                   	// #1
 19c:	str	w8, [x19, #144]
 1a0:	mov	x1, xzr
 1a4:	mov	w4, w20
 1a8:	b	218 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x218>
 1ac:	ldr	x2, [x19, #208]
 1b0:	mov	w8, #0x18                  	// #24
 1b4:	add	x0, x19, #0xc8
 1b8:	mov	w3, #0x1                   	// #1
 1bc:	mov	w4, #0x70                  	// #112
 1c0:	b	210 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x210>
 1c4:	cmp	w20, #0x63
 1c8:	b.eq	228 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x228>  // b.none
 1cc:	cmp	w20, #0x64
 1d0:	b.eq	18c <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x18c>  // b.none
 1d4:	ldr	x8, [x19, #192]
 1d8:	ldr	x8, [x8, #48]
 1dc:	ldrh	w8, [x8, x20, lsl #1]
 1e0:	tbnz	w8, #11, 250 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x250>
 1e4:	ldr	x2, [x19, #208]
 1e8:	mov	w8, #0x1                   	// #1
 1ec:	add	x0, x19, #0xc8
 1f0:	mov	w3, #0x1                   	// #1
 1f4:	str	w8, [x19, #144]
 1f8:	b	1a0 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x1a0>
 1fc:	ldr	x2, [x19, #208]
 200:	mov	w8, #0x18                  	// #24
 204:	add	x0, x19, #0xc8
 208:	mov	w3, #0x1                   	// #1
 20c:	mov	w4, #0x6e                  	// #110
 210:	str	w8, [x19, #144]
 214:	mov	x1, xzr
 218:	ldp	x20, x19, [sp, #32]
 21c:	ldp	x22, x21, [sp, #16]
 220:	ldp	x29, x30, [sp], #48
 224:	b	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE14_M_replace_auxEmmmc>
 228:	ldp	x8, x9, [x19, #176]
 22c:	cmp	x8, x9
 230:	b.eq	2bc <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x2bc>  // b.none
 234:	mov	w9, #0x1                   	// #1
 238:	add	x10, x8, #0x1
 23c:	str	w9, [x19, #144]
 240:	str	x10, [x19, #176]
 244:	ldr	x2, [x19, #208]
 248:	ldrb	w4, [x8]
 24c:	b	e0 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0xe0>
 250:	ldr	x2, [x19, #208]
 254:	add	x21, x19, #0xc8
 258:	mov	w3, #0x1                   	// #1
 25c:	mov	x0, x21
 260:	mov	x1, xzr
 264:	mov	w4, w20
 268:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE14_M_replace_auxEmmmc>
 26c:	ldp	x8, x9, [x19, #176]
 270:	cmp	x8, x9
 274:	b.eq	2a4 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x2a4>  // b.none
 278:	ldr	x9, [x19, #192]
 27c:	ldrb	w10, [x8]
 280:	ldr	x9, [x9, #48]
 284:	ldrh	w9, [x9, x10, lsl #1]
 288:	tbz	w9, #11, 2a4 <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x2a4>
 28c:	add	x9, x8, #0x1
 290:	str	x9, [x19, #176]
 294:	ldrb	w1, [x8]
 298:	mov	x0, x21
 29c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9push_backEc>
 2a0:	b	26c <_ZNSt8__detail8_ScannerIcE18_M_eat_escape_ecmaEv+0x26c>
 2a4:	mov	w8, #0x4                   	// #4
 2a8:	str	w8, [x19, #144]
 2ac:	ldp	x20, x19, [sp, #32]
 2b0:	ldp	x22, x21, [sp, #16]
 2b4:	ldp	x29, x30, [sp], #48
 2b8:	ret
 2bc:	bl	0 <abort>

Disassembly of section .text._ZNSt8__detail8_ScannerIcE19_M_eat_escape_posixEv:

0000000000000000 <_ZNSt8__detail8_ScannerIcE19_M_eat_escape_posixEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	ldp	x8, x9, [x0, #176]
  14:	cmp	x8, x9
  18:	b.eq	104 <_ZNSt8__detail8_ScannerIcE19_M_eat_escape_posixEv+0x104>  // b.none
  1c:	ldrb	w20, [x8]
  20:	ldr	x8, [x0, #192]
  24:	mov	x19, x0
  28:	ldr	x21, [x19, #160]
  2c:	add	x22, x8, x20
  30:	ldrb	w0, [x22, #313]
  34:	cbnz	w0, 68 <_ZNSt8__detail8_ScannerIcE19_M_eat_escape_posixEv+0x68>
  38:	ldr	x9, [x8]
  3c:	mov	x0, x8
  40:	mov	w1, w20
  44:	mov	w2, wzr
  48:	ldr	x9, [x9, #64]
  4c:	blr	x9
  50:	tst	w0, #0xff
  54:	b.eq	64 <_ZNSt8__detail8_ScannerIcE19_M_eat_escape_posixEv+0x64>  // b.none
  58:	add	x8, x22, #0x139
  5c:	strb	w0, [x8]
  60:	b	68 <_ZNSt8__detail8_ScannerIcE19_M_eat_escape_posixEv+0x68>
  64:	mov	w0, wzr
  68:	and	w1, w0, #0xff
  6c:	mov	x0, x21
  70:	bl	0 <strchr>
  74:	cbz	x0, 88 <_ZNSt8__detail8_ScannerIcE19_M_eat_escape_posixEv+0x88>
  78:	ldrb	w8, [x0]
  7c:	cbz	w8, 88 <_ZNSt8__detail8_ScannerIcE19_M_eat_escape_posixEv+0x88>
  80:	mov	w8, #0x1                   	// #1
  84:	b	b8 <_ZNSt8__detail8_ScannerIcE19_M_eat_escape_posixEv+0xb8>
  88:	ldr	w8, [x19, #140]
  8c:	tbnz	w8, #7, f0 <_ZNSt8__detail8_ScannerIcE19_M_eat_escape_posixEv+0xf0>
  90:	mov	w9, #0x120                 	// #288
  94:	tst	w8, w9
  98:	b.eq	104 <_ZNSt8__detail8_ScannerIcE19_M_eat_escape_posixEv+0x104>  // b.none
  9c:	cmp	w20, #0x30
  a0:	b.eq	104 <_ZNSt8__detail8_ScannerIcE19_M_eat_escape_posixEv+0x104>  // b.none
  a4:	ldr	x8, [x19, #192]
  a8:	ldr	x8, [x8, #48]
  ac:	ldrh	w8, [x8, x20, lsl #1]
  b0:	tbz	w8, #11, 104 <_ZNSt8__detail8_ScannerIcE19_M_eat_escape_posixEv+0x104>
  b4:	mov	w8, #0x4                   	// #4
  b8:	ldr	x2, [x19, #208]
  bc:	add	x0, x19, #0xc8
  c0:	mov	w3, #0x1                   	// #1
  c4:	mov	x1, xzr
  c8:	mov	w4, w20
  cc:	str	w8, [x19, #144]
  d0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE14_M_replace_auxEmmmc>
  d4:	ldr	x8, [x19, #176]
  d8:	add	x8, x8, #0x1
  dc:	str	x8, [x19, #176]
  e0:	ldp	x20, x19, [sp, #32]
  e4:	ldp	x22, x21, [sp, #16]
  e8:	ldp	x29, x30, [sp], #48
  ec:	ret
  f0:	mov	x0, x19
  f4:	ldp	x20, x19, [sp, #32]
  f8:	ldp	x22, x21, [sp, #16]
  fc:	ldp	x29, x30, [sp], #48
 100:	b	0 <_ZNSt8__detail8_ScannerIcE19_M_eat_escape_posixEv>
 104:	bl	0 <abort>

Disassembly of section .text._ZNSt8__detail8_ScannerIcE10_M_advanceEv:

0000000000000000 <_ZNSt8__detail8_ScannerIcE10_M_advanceEv>:
   0:	ldp	x8, x9, [x0, #176]
   4:	cmp	x8, x9
   8:	b.eq	28 <_ZNSt8__detail8_ScannerIcE10_M_advanceEv+0x28>  // b.none
   c:	ldr	w8, [x0, #136]
  10:	cmp	w8, #0x2
  14:	b.eq	34 <_ZNSt8__detail8_ScannerIcE10_M_advanceEv+0x34>  // b.none
  18:	cmp	w8, #0x1
  1c:	b.eq	38 <_ZNSt8__detail8_ScannerIcE10_M_advanceEv+0x38>  // b.none
  20:	cbnz	w8, 30 <_ZNSt8__detail8_ScannerIcE10_M_advanceEv+0x30>
  24:	b	0 <_ZNSt8__detail8_ScannerIcE10_M_advanceEv>
  28:	mov	w8, #0x1b                  	// #27
  2c:	str	w8, [x0, #144]
  30:	ret
  34:	b	0 <_ZNSt8__detail8_ScannerIcE10_M_advanceEv>
  38:	b	0 <_ZNSt8__detail8_ScannerIcE10_M_advanceEv>

Disassembly of section .text._ZNSt8__detail8_ScannerIcE17_M_eat_escape_awkEv:

0000000000000000 <_ZNSt8__detail8_ScannerIcE17_M_eat_escape_awkEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	ldr	x8, [x0, #176]
  14:	mov	x19, x0
  18:	add	x9, x8, #0x1
  1c:	str	x9, [x0, #176]
  20:	ldrb	w20, [x8]
  24:	ldr	x8, [x0, #192]
  28:	add	x21, x8, x20
  2c:	ldrb	w0, [x21, #313]
  30:	cbnz	w0, 64 <_ZNSt8__detail8_ScannerIcE17_M_eat_escape_awkEv+0x64>
  34:	ldr	x9, [x8]
  38:	mov	x0, x8
  3c:	mov	w1, w20
  40:	mov	w2, wzr
  44:	ldr	x9, [x9, #64]
  48:	blr	x9
  4c:	tst	w0, #0xff
  50:	b.eq	60 <_ZNSt8__detail8_ScannerIcE17_M_eat_escape_awkEv+0x60>  // b.none
  54:	add	x8, x21, #0x139
  58:	strb	w0, [x8]
  5c:	b	64 <_ZNSt8__detail8_ScannerIcE17_M_eat_escape_awkEv+0x64>
  60:	mov	w0, wzr
  64:	ldr	x8, [x19, #152]
  68:	ldrb	w9, [x8]
  6c:	cbz	w9, 88 <_ZNSt8__detail8_ScannerIcE17_M_eat_escape_awkEv+0x88>
  70:	add	x8, x8, #0x2
  74:	and	w9, w9, #0xff
  78:	cmp	w9, w0, uxtb
  7c:	b.eq	128 <_ZNSt8__detail8_ScannerIcE17_M_eat_escape_awkEv+0x128>  // b.none
  80:	ldrb	w9, [x8], #2
  84:	cbnz	w9, 74 <_ZNSt8__detail8_ScannerIcE17_M_eat_escape_awkEv+0x74>
  88:	and	w8, w20, #0xfe
  8c:	cmp	w8, #0x38
  90:	b.eq	154 <_ZNSt8__detail8_ScannerIcE17_M_eat_escape_awkEv+0x154>  // b.none
  94:	ldr	x8, [x19, #192]
  98:	ldr	x8, [x8, #48]
  9c:	ldrh	w8, [x8, x20, lsl #1]
  a0:	tbz	w8, #11, 154 <_ZNSt8__detail8_ScannerIcE17_M_eat_escape_awkEv+0x154>
  a4:	ldr	x2, [x19, #208]
  a8:	add	x21, x19, #0xc8
  ac:	mov	w3, #0x1                   	// #1
  b0:	mov	x0, x21
  b4:	mov	x1, xzr
  b8:	mov	w4, w20
  bc:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE14_M_replace_auxEmmmc>
  c0:	mov	w9, wzr
  c4:	ldp	x8, x10, [x19, #176]
  c8:	cmp	x8, x10
  cc:	b.eq	110 <_ZNSt8__detail8_ScannerIcE17_M_eat_escape_awkEv+0x110>  // b.none
  d0:	mov	w20, w9
  d4:	ldrb	w9, [x8]
  d8:	and	w10, w9, #0xfe
  dc:	cmp	w10, #0x38
  e0:	b.eq	110 <_ZNSt8__detail8_ScannerIcE17_M_eat_escape_awkEv+0x110>  // b.none
  e4:	ldr	x10, [x19, #192]
  e8:	ldr	x10, [x10, #48]
  ec:	ldrh	w9, [x10, x9, lsl #1]
  f0:	tbz	w9, #11, 110 <_ZNSt8__detail8_ScannerIcE17_M_eat_escape_awkEv+0x110>
  f4:	add	x9, x8, #0x1
  f8:	str	x9, [x19, #176]
  fc:	ldrb	w1, [x8]
 100:	mov	x0, x21
 104:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9push_backEc>
 108:	mov	w9, #0x1                   	// #1
 10c:	cbz	w20, c4 <_ZNSt8__detail8_ScannerIcE17_M_eat_escape_awkEv+0xc4>
 110:	mov	w8, #0x2                   	// #2
 114:	str	w8, [x19, #144]
 118:	ldp	x20, x19, [sp, #32]
 11c:	ldr	x21, [sp, #16]
 120:	ldp	x29, x30, [sp], #48
 124:	ret
 128:	mov	w9, #0x1                   	// #1
 12c:	str	w9, [x19, #144]
 130:	ldr	x2, [x19, #208]
 134:	ldurb	w4, [x8, #-1]
 138:	add	x0, x19, #0xc8
 13c:	ldp	x20, x19, [sp, #32]
 140:	ldr	x21, [sp, #16]
 144:	mov	w3, #0x1                   	// #1
 148:	mov	x1, xzr
 14c:	ldp	x29, x30, [sp], #48
 150:	b	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE14_M_replace_auxEmmmc>
 154:	bl	0 <abort>

Disassembly of section .text._ZNSt8__detail8_ScannerIcE14_M_scan_normalEv:

0000000000000000 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	str	x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	ldr	x8, [x0, #176]
  18:	mov	x19, x0
  1c:	add	x9, x8, #0x1
  20:	str	x9, [x0, #176]
  24:	ldrb	w20, [x8]
  28:	ldr	x0, [x0, #192]
  2c:	ldr	x21, [x19, #160]
  30:	add	x22, x0, x20
  34:	ldrb	w23, [x22, #313]
  38:	cbnz	w23, 6c <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x6c>
  3c:	ldr	x8, [x0]
  40:	mov	w2, #0x20                  	// #32
  44:	mov	w1, w20
  48:	mov	w23, #0x20                  	// #32
  4c:	ldr	x8, [x8, #64]
  50:	blr	x8
  54:	and	w8, w0, #0xff
  58:	cmp	w8, #0x20
  5c:	b.eq	6c <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x6c>  // b.none
  60:	add	x8, x22, #0x139
  64:	mov	w23, w0
  68:	strb	w0, [x8]
  6c:	and	w1, w23, #0xff
  70:	mov	x0, x21
  74:	bl	0 <strchr>
  78:	cbz	x0, 138 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x138>
  7c:	cmp	w20, #0x5c
  80:	b.ne	c4 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0xc4>  // b.any
  84:	ldp	x8, x9, [x19, #176]
  88:	cmp	x8, x9
  8c:	b.eq	2e8 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x2e8>  // b.none
  90:	ldrh	w9, [x19, #140]
  94:	mov	w10, #0x120                 	// #288
  98:	tst	w9, w10
  9c:	b.eq	168 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x168>  // b.none
  a0:	ldrb	w9, [x8]
  a4:	sub	w10, w9, #0x28
  a8:	cmp	w10, #0x2
  ac:	b.cc	b8 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0xb8>  // b.lo, b.ul, b.last
  b0:	cmp	w9, #0x7b
  b4:	b.ne	168 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x168>  // b.any
  b8:	add	x9, x8, #0x1
  bc:	str	x9, [x19, #176]
  c0:	ldrb	w20, [x8]
  c4:	cmp	w20, #0x5c
  c8:	b.gt	120 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x120>
  cc:	cmp	w20, #0x28
  d0:	b.eq	190 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x190>  // b.none
  d4:	cmp	w20, #0x29
  d8:	b.eq	224 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x224>  // b.none
  dc:	cmp	w20, #0x5b
  e0:	b.ne	1e8 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x1e8>  // b.any
  e4:	ldp	x8, x9, [x19, #176]
  e8:	mov	w10, #0x2                   	// #2
  ec:	str	w10, [x19, #136]
  f0:	mov	w10, #0x1                   	// #1
  f4:	cmp	x8, x9
  f8:	strb	w10, [x19, #168]
  fc:	b.eq	24c <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x24c>  // b.none
 100:	ldrb	w9, [x8]
 104:	cmp	w9, #0x5e
 108:	b.ne	24c <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x24c>  // b.any
 10c:	mov	w9, #0xa                   	// #10
 110:	add	x8, x8, #0x1
 114:	str	w9, [x19, #144]
 118:	str	x8, [x19, #176]
 11c:	b	28c <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x28c>
 120:	cmp	w20, #0x5d
 124:	b.eq	138 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x138>  // b.none
 128:	cmp	w20, #0x7b
 12c:	b.eq	22c <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x22c>  // b.none
 130:	cmp	w20, #0x7d
 134:	b.ne	1e8 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x1e8>  // b.any
 138:	ldr	x2, [x19, #208]
 13c:	mov	w8, #0x1                   	// #1
 140:	add	x0, x19, #0xc8
 144:	mov	w3, #0x1                   	// #1
 148:	str	w8, [x19, #144]
 14c:	mov	x1, xzr
 150:	mov	w4, w20
 154:	ldp	x20, x19, [sp, #48]
 158:	ldp	x22, x21, [sp, #32]
 15c:	ldr	x23, [sp, #16]
 160:	ldp	x29, x30, [sp], #64
 164:	b	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE14_M_replace_auxEmmmc>
 168:	ldp	x1, x8, [x19, #232]
 16c:	add	x0, x19, x8, asr #1
 170:	tbz	w8, #0, 17c <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x17c>
 174:	ldr	x8, [x0]
 178:	ldr	x1, [x8, x1]
 17c:	ldp	x20, x19, [sp, #48]
 180:	ldp	x22, x21, [sp, #32]
 184:	ldr	x23, [sp, #16]
 188:	ldp	x29, x30, [sp], #64
 18c:	br	x1
 190:	ldr	w9, [x19, #140]
 194:	tbz	w9, #4, 240 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x240>
 198:	ldr	x8, [x19, #176]
 19c:	ldrb	w10, [x8]
 1a0:	cmp	w10, #0x3f
 1a4:	b.ne	240 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x240>  // b.any
 1a8:	ldr	x10, [x19, #184]
 1ac:	add	x9, x8, #0x1
 1b0:	str	x9, [x19, #176]
 1b4:	cmp	x9, x10
 1b8:	b.eq	2e8 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x2e8>  // b.none
 1bc:	ldrb	w9, [x9]
 1c0:	cmp	w9, #0x21
 1c4:	b.eq	2a0 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x2a0>  // b.none
 1c8:	cmp	w9, #0x3d
 1cc:	b.eq	2c0 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x2c0>  // b.none
 1d0:	cmp	w9, #0x3a
 1d4:	b.ne	2e8 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x2e8>  // b.any
 1d8:	add	x8, x8, #0x2
 1dc:	mov	w9, #0x6                   	// #6
 1e0:	str	x8, [x19, #176]
 1e4:	b	238 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x238>
 1e8:	ldr	x8, [x19, #192]
 1ec:	add	x21, x8, x20
 1f0:	ldrb	w0, [x21, #313]
 1f4:	cbnz	w0, 260 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x260>
 1f8:	ldr	x9, [x8]
 1fc:	mov	x0, x8
 200:	mov	w1, w20
 204:	mov	w2, wzr
 208:	ldr	x9, [x9, #64]
 20c:	blr	x9
 210:	tst	w0, #0xff
 214:	b.eq	25c <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x25c>  // b.none
 218:	add	x8, x21, #0x139
 21c:	strb	w0, [x8]
 220:	b	260 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x260>
 224:	mov	w8, #0x8                   	// #8
 228:	b	288 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x288>
 22c:	mov	w8, #0x1                   	// #1
 230:	mov	w9, #0xc                   	// #12
 234:	str	w8, [x19, #136]
 238:	str	w9, [x19, #144]
 23c:	b	28c <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x28c>
 240:	tbnz	w9, #1, 254 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x254>
 244:	mov	w8, #0x5                   	// #5
 248:	b	288 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x288>
 24c:	mov	w8, #0x9                   	// #9
 250:	b	288 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x288>
 254:	mov	w8, #0x6                   	// #6
 258:	b	288 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x288>
 25c:	mov	w0, wzr
 260:	ldrb	w9, [x19]
 264:	cbz	w9, 28c <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x28c>
 268:	add	x8, x19, #0x8
 26c:	and	w9, w9, #0xff
 270:	cmp	w9, w0, uxtb
 274:	b.eq	284 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x284>  // b.none
 278:	ldrb	w9, [x8], #8
 27c:	cbnz	w9, 26c <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x26c>
 280:	b	28c <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x28c>
 284:	ldur	w8, [x8, #-4]
 288:	str	w8, [x19, #144]
 28c:	ldp	x20, x19, [sp, #48]
 290:	ldp	x22, x21, [sp, #32]
 294:	ldr	x23, [sp, #16]
 298:	ldp	x29, x30, [sp], #64
 29c:	ret
 2a0:	ldr	x2, [x19, #208]
 2a4:	add	x8, x8, #0x2
 2a8:	mov	w9, #0x7                   	// #7
 2ac:	str	x8, [x19, #176]
 2b0:	add	x0, x19, #0xc8
 2b4:	mov	w3, #0x1                   	// #1
 2b8:	mov	w4, #0x6e                  	// #110
 2bc:	b	2dc <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x2dc>
 2c0:	ldr	x2, [x19, #208]
 2c4:	add	x8, x8, #0x2
 2c8:	mov	w9, #0x7                   	// #7
 2cc:	add	x0, x19, #0xc8
 2d0:	mov	w3, #0x1                   	// #1
 2d4:	mov	w4, #0x70                  	// #112
 2d8:	str	x8, [x19, #176]
 2dc:	mov	x1, xzr
 2e0:	str	w9, [x19, #144]
 2e4:	b	154 <_ZNSt8__detail8_ScannerIcE14_M_scan_normalEv+0x154>
 2e8:	bl	0 <abort>

Disassembly of section .text._ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv:

0000000000000000 <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldp	x8, x9, [x0, #176]
  10:	cmp	x8, x9
  14:	b.eq	144 <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0x144>  // b.none
  18:	add	x10, x8, #0x1
  1c:	str	x10, [x0, #176]
  20:	ldrb	w4, [x8]
  24:	mov	x19, x0
  28:	cmp	w4, #0x5b
  2c:	b.gt	64 <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0x64>
  30:	cmp	w4, #0x2d
  34:	b.eq	94 <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0x94>  // b.none
  38:	cmp	w4, #0x5b
  3c:	b.ne	cc <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0xcc>  // b.any
  40:	cmp	x10, x9
  44:	b.eq	144 <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0x144>  // b.none
  48:	ldrb	w9, [x10]
  4c:	cmp	w9, #0x3a
  50:	b.eq	ec <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0xec>  // b.none
  54:	cmp	w9, #0x2e
  58:	b.ne	f4 <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0xf4>  // b.any
  5c:	mov	w9, #0x10                  	// #16
  60:	b	100 <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0x100>
  64:	cmp	w4, #0x5c
  68:	b.eq	a0 <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0xa0>  // b.none
  6c:	cmp	w4, #0x5d
  70:	b.ne	cc <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0xcc>  // b.any
  74:	ldrb	w8, [x19, #140]
  78:	tbnz	w8, #4, 84 <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0x84>
  7c:	ldrb	w8, [x19, #168]
  80:	cbnz	w8, cc <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0xcc>
  84:	mov	w8, #0xb                   	// #11
  88:	str	w8, [x19, #144]
  8c:	str	wzr, [x19, #136]
  90:	b	118 <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0x118>
  94:	mov	w8, #0x1c                  	// #28
  98:	str	w8, [x19, #144]
  9c:	b	118 <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0x118>
  a0:	ldrb	w8, [x19, #140]
  a4:	mov	w9, #0x90                  	// #144
  a8:	tst	w8, w9
  ac:	b.eq	cc <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0xcc>  // b.none
  b0:	ldp	x8, x9, [x19, #232]
  b4:	add	x0, x19, x9, asr #1
  b8:	tbz	w9, #0, c4 <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0xc4>
  bc:	ldr	x9, [x0]
  c0:	ldr	x8, [x9, x8]
  c4:	blr	x8
  c8:	b	118 <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0x118>
  cc:	ldr	x2, [x19, #208]
  d0:	mov	w8, #0x1                   	// #1
  d4:	add	x0, x19, #0xc8
  d8:	mov	w3, #0x1                   	// #1
  dc:	str	w8, [x19, #144]
  e0:	mov	x1, xzr
  e4:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE14_M_replace_auxEmmmc>
  e8:	b	118 <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0x118>
  ec:	mov	w9, #0xf                   	// #15
  f0:	b	100 <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0x100>
  f4:	cmp	w9, #0x3d
  f8:	b.ne	128 <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0x128>  // b.any
  fc:	mov	w9, #0x11                  	// #17
 100:	add	x10, x8, #0x2
 104:	str	w9, [x19, #144]
 108:	str	x10, [x19, #176]
 10c:	ldrb	w1, [x8, #1]
 110:	mov	x0, x19
 114:	bl	0 <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv>
 118:	strb	wzr, [x19, #168]
 11c:	ldr	x19, [sp, #16]
 120:	ldp	x29, x30, [sp], #32
 124:	ret
 128:	ldr	x2, [x19, #208]
 12c:	mov	w8, #0x1                   	// #1
 130:	str	w8, [x19, #144]
 134:	add	x0, x19, #0xc8
 138:	mov	w3, #0x1                   	// #1
 13c:	mov	w4, #0x5b                  	// #91
 140:	b	e0 <_ZNSt8__detail8_ScannerIcE18_M_scan_in_bracketEv+0xe0>
 144:	bl	0 <abort>

Disassembly of section .text._ZNSt8__detail8_ScannerIcE16_M_scan_in_braceEv:

0000000000000000 <_ZNSt8__detail8_ScannerIcE16_M_scan_in_braceEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldp	x8, x9, [x0, #176]
  10:	cmp	x8, x9
  14:	b.eq	104 <_ZNSt8__detail8_ScannerIcE16_M_scan_in_braceEv+0x104>  // b.none
  18:	ldr	x11, [x0, #192]
  1c:	add	x10, x8, #0x1
  20:	str	x10, [x0, #176]
  24:	ldrb	w4, [x8]
  28:	ldr	x11, [x11, #48]
  2c:	mov	x19, x0
  30:	ldrh	w11, [x11, x4, lsl #1]
  34:	tbnz	w11, #11, 48 <_ZNSt8__detail8_ScannerIcE16_M_scan_in_braceEv+0x48>
  38:	cmp	w4, #0x2c
  3c:	b.ne	a0 <_ZNSt8__detail8_ScannerIcE16_M_scan_in_braceEv+0xa0>  // b.any
  40:	mov	w8, #0x19                  	// #25
  44:	b	f4 <_ZNSt8__detail8_ScannerIcE16_M_scan_in_braceEv+0xf4>
  48:	ldr	x2, [x19, #208]
  4c:	add	x20, x19, #0xc8
  50:	mov	w8, #0x1a                  	// #26
  54:	mov	w3, #0x1                   	// #1
  58:	mov	x0, x20
  5c:	mov	x1, xzr
  60:	str	w8, [x19, #144]
  64:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE14_M_replace_auxEmmmc>
  68:	ldp	x8, x9, [x19, #176]
  6c:	cmp	x8, x9
  70:	b.eq	f8 <_ZNSt8__detail8_ScannerIcE16_M_scan_in_braceEv+0xf8>  // b.none
  74:	ldr	x9, [x19, #192]
  78:	ldrb	w10, [x8]
  7c:	ldr	x9, [x9, #48]
  80:	ldrh	w9, [x9, x10, lsl #1]
  84:	tbz	w9, #11, f8 <_ZNSt8__detail8_ScannerIcE16_M_scan_in_braceEv+0xf8>
  88:	add	x9, x8, #0x1
  8c:	str	x9, [x19, #176]
  90:	ldrb	w1, [x8]
  94:	mov	x0, x20
  98:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9push_backEc>
  9c:	b	68 <_ZNSt8__detail8_ScannerIcE16_M_scan_in_braceEv+0x68>
  a0:	ldrh	w11, [x19, #140]
  a4:	mov	w12, #0x120                 	// #288
  a8:	tst	w11, w12
  ac:	b.eq	e4 <_ZNSt8__detail8_ScannerIcE16_M_scan_in_braceEv+0xe4>  // b.none
  b0:	cmp	x10, x9
  b4:	b.eq	104 <_ZNSt8__detail8_ScannerIcE16_M_scan_in_braceEv+0x104>  // b.none
  b8:	cmp	w4, #0x5c
  bc:	b.ne	104 <_ZNSt8__detail8_ScannerIcE16_M_scan_in_braceEv+0x104>  // b.any
  c0:	ldrb	w9, [x10]
  c4:	cmp	w9, #0x7d
  c8:	b.ne	104 <_ZNSt8__detail8_ScannerIcE16_M_scan_in_braceEv+0x104>  // b.any
  cc:	mov	w9, #0xd                   	// #13
  d0:	add	x8, x8, #0x2
  d4:	str	wzr, [x19, #136]
  d8:	str	w9, [x19, #144]
  dc:	str	x8, [x19, #176]
  e0:	b	f8 <_ZNSt8__detail8_ScannerIcE16_M_scan_in_braceEv+0xf8>
  e4:	cmp	w4, #0x7d
  e8:	b.ne	104 <_ZNSt8__detail8_ScannerIcE16_M_scan_in_braceEv+0x104>  // b.any
  ec:	mov	w8, #0xd                   	// #13
  f0:	str	wzr, [x19, #136]
  f4:	str	w8, [x19, #144]
  f8:	ldp	x20, x19, [sp, #16]
  fc:	ldp	x29, x30, [sp], #32
 100:	ret
 104:	bl	0 <abort>

Disassembly of section .text._ZNSt8__detail8_ScannerIcE12_M_eat_classEc:

0000000000000000 <_ZNSt8__detail8_ScannerIcE12_M_eat_classEc>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x21, x0
  14:	ldr	x8, [x21, #200]!
  18:	str	xzr, [x21, #8]
  1c:	strb	wzr, [x8]
  20:	ldp	x8, x9, [x21, #-24]
  24:	cmp	x8, x9
  28:	b.eq	60 <_ZNSt8__detail8_ScannerIcE12_M_eat_classEc+0x60>  // b.none
  2c:	mov	x19, x0
  30:	mov	w20, w1
  34:	mov	x10, x8
  38:	ldrb	w11, [x10], #1
  3c:	str	x10, [x19, #176]
  40:	ldrb	w1, [x8]
  44:	cmp	w11, w20, uxtb
  48:	b.eq	64 <_ZNSt8__detail8_ScannerIcE12_M_eat_classEc+0x64>  // b.none
  4c:	mov	x0, x21
  50:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9push_backEc>
  54:	ldp	x8, x9, [x19, #176]
  58:	cmp	x8, x9
  5c:	b.ne	34 <_ZNSt8__detail8_ScannerIcE12_M_eat_classEc+0x34>  // b.any
  60:	bl	0 <abort>
  64:	add	x10, x8, #0x1
  68:	cmp	x10, x9
  6c:	b.eq	60 <_ZNSt8__detail8_ScannerIcE12_M_eat_classEc+0x60>  // b.none
  70:	cmp	w1, w20, uxtb
  74:	b.ne	60 <_ZNSt8__detail8_ScannerIcE12_M_eat_classEc+0x60>  // b.any
  78:	add	x9, x8, #0x2
  7c:	str	x9, [x19, #176]
  80:	ldrb	w8, [x8, #1]
  84:	cmp	w8, #0x5d
  88:	b.ne	60 <_ZNSt8__detail8_ScannerIcE12_M_eat_classEc+0x60>  // b.any
  8c:	ldp	x20, x19, [sp, #32]
  90:	ldr	x21, [sp, #16]
  94:	ldp	x29, x30, [sp], #48
  98:	ret

Disassembly of section .text._ZNSt23_Sp_counted_ptr_inplaceINSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEEESaIS5_ELN9__gnu_cxx12_Lock_policyE2EED2Ev:

0000000000000000 <_ZNSt23_Sp_counted_ptr_inplaceINSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEEESaIS5_ELN9__gnu_cxx12_Lock_policyE2EED2Ev>:
   0:	ret

Disassembly of section .text._ZNSt23_Sp_counted_ptr_inplaceINSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEEESaIS5_ELN9__gnu_cxx12_Lock_policyE2EED0Ev:

0000000000000000 <_ZNSt23_Sp_counted_ptr_inplaceINSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEEESaIS5_ELN9__gnu_cxx12_Lock_policyE2EED0Ev>:
   0:	b	0 <_ZdlPv>

Disassembly of section .text._ZNSt23_Sp_counted_ptr_inplaceINSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEEESaIS5_ELN9__gnu_cxx12_Lock_policyE2EE10_M_disposeEv:

0000000000000000 <_ZNSt23_Sp_counted_ptr_inplaceINSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEEESaIS5_ELN9__gnu_cxx12_Lock_policyE2EE10_M_disposeEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	mov	x19, x0
  10:	add	x0, x0, #0x60
  14:	bl	0 <_ZNSt6localeD1Ev>
  18:	add	x0, x19, #0x48
  1c:	bl	0 <_ZNSt23_Sp_counted_ptr_inplaceINSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEEESaIS5_ELN9__gnu_cxx12_Lock_policyE2EE10_M_disposeEv>
  20:	ldr	x0, [x19, #16]
  24:	cbz	x0, 34 <_ZNSt23_Sp_counted_ptr_inplaceINSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEEESaIS5_ELN9__gnu_cxx12_Lock_policyE2EE10_M_disposeEv+0x34>
  28:	ldr	x19, [sp, #16]
  2c:	ldp	x29, x30, [sp], #32
  30:	b	0 <_ZdlPv>
  34:	ldr	x19, [sp, #16]
  38:	ldp	x29, x30, [sp], #32
  3c:	ret

Disassembly of section .text._ZNSt23_Sp_counted_ptr_inplaceINSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEEESaIS5_ELN9__gnu_cxx12_Lock_policyE2EE10_M_destroyEv:

0000000000000000 <_ZNSt23_Sp_counted_ptr_inplaceINSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEEESaIS5_ELN9__gnu_cxx12_Lock_policyE2EE10_M_destroyEv>:
   0:	cbz	x0, 8 <_ZNSt23_Sp_counted_ptr_inplaceINSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEEESaIS5_ELN9__gnu_cxx12_Lock_policyE2EE10_M_destroyEv+0x8>
   4:	b	0 <_ZdlPv>
   8:	ret

Disassembly of section .text._ZNSt23_Sp_counted_ptr_inplaceINSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEEESaIS5_ELN9__gnu_cxx12_Lock_policyE2EE14_M_get_deleterERKSt9type_info:

0000000000000000 <_ZNSt23_Sp_counted_ptr_inplaceINSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEEESaIS5_ELN9__gnu_cxx12_Lock_policyE2EE14_M_get_deleterERKSt9type_info>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x8, 0 <_ZNSt23_Sp_counted_ptr_inplaceINSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEEESaIS5_ELN9__gnu_cxx12_Lock_policyE2EE14_M_get_deleterERKSt9type_info>
  10:	ldr	x8, [x8]
  14:	mov	x19, x0
  18:	cmp	x1, x8
  1c:	b.eq	2c <_ZNSt23_Sp_counted_ptr_inplaceINSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEEESaIS5_ELN9__gnu_cxx12_Lock_policyE2EE14_M_get_deleterERKSt9type_info+0x2c>  // b.none
  20:	mov	x0, x1
  24:	bl	0 <_ZNSt19_Sp_make_shared_tag5_S_eqERKSt9type_info>
  28:	tbz	w0, #0, 34 <_ZNSt23_Sp_counted_ptr_inplaceINSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEEESaIS5_ELN9__gnu_cxx12_Lock_policyE2EE14_M_get_deleterERKSt9type_info+0x34>
  2c:	add	x0, x19, #0x10
  30:	b	38 <_ZNSt23_Sp_counted_ptr_inplaceINSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEEESaIS5_ELN9__gnu_cxx12_Lock_policyE2EE14_M_get_deleterERKSt9type_info+0x38>
  34:	mov	x0, xzr
  38:	ldr	x19, [sp, #16]
  3c:	ldp	x29, x30, [sp], #32
  40:	ret

Disassembly of section .text._ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEEC2ERKSt6localeNSt15regex_constants18syntax_option_typeE:

0000000000000000 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEEC2ERKSt6localeNSt15regex_constants18syntax_option_typeE>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #32]
   8:	stp	x20, x19, [sp, #48]
   c:	add	x29, sp, #0x20
  10:	add	x20, x0, #0x50
  14:	stp	xzr, xzr, [x0]
  18:	str	xzr, [x0, #16]
  1c:	str	w2, [x0, #24]
  20:	stp	xzr, xzr, [x0, #32]
  24:	strb	wzr, [x0, #48]
  28:	stp	xzr, xzr, [x0, #64]
  2c:	str	xzr, [x0, #56]
  30:	mov	x0, x20
  34:	mov	x19, x1
  38:	bl	0 <_ZNSt6localeC1Ev>
  3c:	add	x0, sp, #0x8
  40:	mov	x1, x19
  44:	bl	0 <_ZNSt6localeC1ERKS_>
  48:	sub	x0, x29, #0x8
  4c:	mov	x1, x20
  50:	bl	0 <_ZNSt6localeC1ERKS_>
  54:	add	x1, sp, #0x8
  58:	mov	x0, x20
  5c:	bl	0 <_ZNSt6localeaSERKS_>
  60:	add	x0, sp, #0x8
  64:	sub	x1, x29, #0x8
  68:	bl	0 <_ZNSt6localeaSERKS_>
  6c:	sub	x0, x29, #0x8
  70:	bl	0 <_ZNSt6localeD1Ev>
  74:	add	x0, sp, #0x10
  78:	add	x1, sp, #0x8
  7c:	bl	0 <_ZNSt6localeC1ERKS_>
  80:	add	x0, sp, #0x10
  84:	bl	0 <_ZNSt6localeD1Ev>
  88:	add	x0, sp, #0x8
  8c:	bl	0 <_ZNSt6localeD1Ev>
  90:	ldp	x20, x19, [sp, #48]
  94:	ldp	x29, x30, [sp, #32]
  98:	add	sp, sp, #0x40
  9c:	ret

Disassembly of section .text._ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EED2Ev:

0000000000000000 <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EED2Ev>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	ldp	x19, x21, [x0]
  14:	cmp	x19, x21
  18:	b.eq	54 <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EED2Ev+0x54>  // b.none
  1c:	mov	x20, x0
  20:	ldr	w8, [x19]
  24:	cmp	w8, #0xb
  28:	b.ne	44 <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EED2Ev+0x44>  // b.any
  2c:	ldr	x8, [x19, #32]
  30:	cbz	x8, 44 <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EED2Ev+0x44>
  34:	add	x0, x19, #0x10
  38:	mov	w2, #0x3                   	// #3
  3c:	mov	x1, x0
  40:	blr	x8
  44:	add	x19, x19, #0x30
  48:	cmp	x21, x19
  4c:	b.ne	20 <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EED2Ev+0x20>  // b.any
  50:	ldr	x19, [x20]
  54:	cbz	x19, 6c <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EED2Ev+0x6c>
  58:	mov	x0, x19
  5c:	ldp	x20, x19, [sp, #32]
  60:	ldr	x21, [sp, #16]
  64:	ldp	x29, x30, [sp], #48
  68:	b	0 <_ZdlPv>
  6c:	ldp	x20, x19, [sp, #32]
  70:	ldr	x21, [sp, #16]
  74:	ldp	x29, x30, [sp], #48
  78:	ret

Disassembly of section .text._ZNSt11_Deque_baseINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE17_M_initialize_mapEm:

0000000000000000 <_ZNSt11_Deque_baseINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE17_M_initialize_mapEm>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	stp	x24, x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	mov	x8, #0x8619                	// #34329
  18:	movk	x8, #0x1861, lsl #16
  1c:	movk	x8, #0x6186, lsl #32
  20:	movk	x8, #0x8618, lsl #48
  24:	umulh	x8, x1, x8
  28:	sub	x10, x1, x8
  2c:	add	x8, x8, x10, lsr #1
  30:	lsr	x21, x8, #4
  34:	mov	w9, #0x5                   	// #5
  38:	cmp	x21, #0x5
  3c:	csel	x8, x21, x9, hi  // hi = pmore
  40:	add	x8, x8, #0x3
  44:	mov	x19, x0
  48:	str	x8, [x0, #8]
  4c:	lsl	x0, x8, #3
  50:	mov	x20, x1
  54:	add	x22, x21, #0x1
  58:	bl	0 <_Znwm>
  5c:	ldr	x8, [x19, #8]
  60:	str	x0, [x19]
  64:	sub	x8, x8, x22
  68:	lsl	x8, x8, #2
  6c:	and	x8, x8, #0xfffffffffffffff8
  70:	add	x23, x0, x8
  74:	add	x22, x23, x22, lsl #3
  78:	mov	x24, x23
  7c:	mov	w0, #0x1f8                 	// #504
  80:	bl	0 <_Znwm>
  84:	str	x0, [x24], #8
  88:	cmp	x24, x22
  8c:	b.cc	7c <_ZNSt11_Deque_baseINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE17_M_initialize_mapEm+0x7c>  // b.lo, b.ul, b.last
  90:	ldr	x8, [x23]
  94:	sub	x9, x22, #0x8
  98:	str	x9, [x19, #72]
  9c:	mov	w11, #0x18                  	// #24
  a0:	add	x9, x8, #0x1f8
  a4:	stp	x8, x8, [x19, #16]
  a8:	stp	x9, x23, [x19, #32]
  ac:	ldur	x10, [x22, #-8]
  b0:	mov	w9, #0x15                  	// #21
  b4:	msub	x9, x21, x9, x20
  b8:	add	x8, x10, #0x1f8
  bc:	madd	x9, x9, x11, x10
  c0:	stp	x10, x8, [x19, #56]
  c4:	str	x9, [x19, #48]
  c8:	ldp	x20, x19, [sp, #48]
  cc:	ldp	x22, x21, [sp, #32]
  d0:	ldp	x24, x23, [sp, #16]
  d4:	ldp	x29, x30, [sp], #64
  d8:	ret

Disassembly of section .text._ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE15_M_insert_stateENS_6_StateIcEE:

0000000000000000 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE15_M_insert_stateENS_6_StateIcEE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	mov	x19, x0
  10:	add	x0, x0, #0x38
  14:	bl	0 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE15_M_insert_stateENS_6_StateIcEE>
  18:	ldp	x9, x8, [x19, #56]
  1c:	mov	x10, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  20:	movk	x10, #0xaaab
  24:	sub	x8, x8, x9
  28:	asr	x8, x8, #4
  2c:	mov	w9, #0x86a1                	// #34465
  30:	mul	x8, x8, x10
  34:	movk	w9, #0x1, lsl #16
  38:	cmp	x8, x9
  3c:	b.cs	50 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE15_M_insert_stateENS_6_StateIcEE+0x50>  // b.hs, b.nlast
  40:	ldr	x19, [sp, #16]
  44:	sub	x0, x8, #0x1
  48:	ldp	x29, x30, [sp], #32
  4c:	ret
  50:	bl	0 <abort>

Disassembly of section .text._ZNSt6vectorImSaImEE17_M_realloc_insertIJRKmEEEvN9__gnu_cxx17__normal_iteratorIPmS1_EEDpOT_:

0000000000000000 <_ZNSt6vectorImSaImEE17_M_realloc_insertIJRKmEEEvN9__gnu_cxx17__normal_iteratorIPmS1_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	stp	x26, x25, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	mov	x29, sp
  18:	mov	x25, x2
  1c:	adrp	x2, 0 <_ZNSt6vectorImSaImEE17_M_realloc_insertIJRKmEEEvN9__gnu_cxx17__normal_iteratorIPmS1_EEDpOT_>
  20:	mov	x21, x1
  24:	add	x2, x2, #0x0
  28:	mov	w1, #0x1                   	// #1
  2c:	mov	x19, x0
  30:	bl	0 <_ZNSt6vectorImSaImEE17_M_realloc_insertIJRKmEEEvN9__gnu_cxx17__normal_iteratorIPmS1_EEDpOT_>
  34:	ldp	x22, x26, [x19]
  38:	mov	x20, x0
  3c:	mov	x0, x19
  40:	mov	x1, x20
  44:	sub	x24, x21, x22
  48:	bl	0 <_ZNSt6vectorImSaImEE17_M_realloc_insertIJRKmEEEvN9__gnu_cxx17__normal_iteratorIPmS1_EEDpOT_>
  4c:	ldr	x8, [x25]
  50:	mov	x23, x0
  54:	add	x25, x0, x24
  58:	cmp	x24, #0x1
  5c:	str	x8, [x25]
  60:	b.lt	74 <_ZNSt6vectorImSaImEE17_M_realloc_insertIJRKmEEEvN9__gnu_cxx17__normal_iteratorIPmS1_EEDpOT_+0x74>  // b.tstop
  64:	mov	x0, x23
  68:	mov	x1, x22
  6c:	mov	x2, x24
  70:	bl	0 <memmove>
  74:	sub	x2, x26, x21
  78:	add	x24, x25, #0x8
  7c:	cmp	x2, #0x1
  80:	asr	x25, x2, #3
  84:	b.lt	94 <_ZNSt6vectorImSaImEE17_M_realloc_insertIJRKmEEEvN9__gnu_cxx17__normal_iteratorIPmS1_EEDpOT_+0x94>  // b.tstop
  88:	mov	x0, x24
  8c:	mov	x1, x21
  90:	bl	0 <memmove>
  94:	add	x21, x24, x25, lsl #3
  98:	cbz	x22, a4 <_ZNSt6vectorImSaImEE17_M_realloc_insertIJRKmEEEvN9__gnu_cxx17__normal_iteratorIPmS1_EEDpOT_+0xa4>
  9c:	mov	x0, x22
  a0:	bl	0 <_ZdlPv>
  a4:	add	x8, x23, x20, lsl #3
  a8:	stp	x23, x21, [x19]
  ac:	str	x8, [x19, #16]
  b0:	ldp	x20, x19, [sp, #64]
  b4:	ldp	x22, x21, [sp, #48]
  b8:	ldp	x24, x23, [sp, #32]
  bc:	ldp	x26, x25, [sp, #16]
  c0:	ldp	x29, x30, [sp], #80
  c4:	ret

Disassembly of section .text._ZNKSt6vectorImSaImEE12_M_check_lenEmPKc:

0000000000000000 <_ZNKSt6vectorImSaImEE12_M_check_lenEmPKc>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldp	x9, x8, [x0]
   c:	sub	x9, x8, x9
  10:	mov	x8, #0xfffffffffffffff     	// #1152921504606846975
  14:	sub	x10, x8, x9, asr #3
  18:	cmp	x10, x1
  1c:	b.cc	54 <_ZNKSt6vectorImSaImEE12_M_check_lenEmPKc+0x54>  // b.lo, b.ul, b.last
  20:	asr	x9, x9, #3
  24:	cmp	x9, x1
  28:	csel	x10, x1, x9, cc  // cc = lo, ul, last
  2c:	adds	x9, x10, x9
  30:	lsr	x11, x9, #60
  34:	cset	w10, cs  // cs = hs, nlast
  38:	cmp	x11, #0x0
  3c:	cset	w11, ne  // ne = any
  40:	orr	w10, w10, w11
  44:	cmp	w10, #0x0
  48:	csel	x0, x8, x9, ne  // ne = any
  4c:	ldp	x29, x30, [sp], #16
  50:	ret
  54:	mov	x0, x2
  58:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZNSt12_Vector_baseImSaImEE11_M_allocateEm:

0000000000000000 <_ZNSt12_Vector_baseImSaImEE11_M_allocateEm>:
   0:	cbz	x1, 14 <_ZNSt12_Vector_baseImSaImEE11_M_allocateEm+0x14>
   4:	lsr	x8, x1, #60
   8:	cbnz	x8, 1c <_ZNSt12_Vector_baseImSaImEE11_M_allocateEm+0x1c>
   c:	lsl	x0, x1, #3
  10:	b	0 <_Znwm>
  14:	mov	x0, xzr
  18:	ret
  1c:	stp	x29, x30, [sp, #-16]!
  20:	mov	x29, sp
  24:	bl	0 <_ZSt17__throw_bad_allocv>

Disassembly of section .text._ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE12emplace_backIJS2_EEEvDpOT_:

0000000000000000 <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE12emplace_backIJS2_EEEvDpOT_>:
   0:	sub	sp, sp, #0x10
   4:	ldp	x8, x9, [x0, #8]
   8:	mov	x2, x1
   c:	cmp	x8, x9
  10:	b.eq	80 <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE12emplace_backIJS2_EEEvDpOT_+0x80>  // b.none
  14:	ldp	q1, q0, [x2, #16]
  18:	ldr	q2, [x2]
  1c:	stp	q1, q0, [x8, #16]
  20:	str	q2, [x8]
  24:	ldr	w9, [x2]
  28:	cmp	w9, #0xb
  2c:	b.ne	6c <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE12emplace_backIJS2_EEEvDpOT_+0x6c>  // b.any
  30:	str	xzr, [x8, #32]
  34:	ldr	q0, [x2, #16]
  38:	str	q0, [sp]
  3c:	ldr	q0, [x8, #16]
  40:	str	q0, [x2, #16]
  44:	ldr	q0, [sp]
  48:	ldr	x9, [x8, #32]
  4c:	str	q0, [x8, #16]
  50:	ldr	x10, [x2, #32]
  54:	str	x9, [x2, #32]
  58:	ldr	x9, [x8, #40]
  5c:	str	x10, [x8, #32]
  60:	ldr	x10, [x2, #40]
  64:	str	x9, [x2, #40]
  68:	str	x10, [x8, #40]
  6c:	ldr	x8, [x0, #8]
  70:	add	x8, x8, #0x30
  74:	str	x8, [x0, #8]
  78:	add	sp, sp, #0x10
  7c:	ret
  80:	mov	x1, x8
  84:	add	sp, sp, #0x10
  88:	b	0 <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE12emplace_backIJS2_EEEvDpOT_>

Disassembly of section .text._ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_:

0000000000000000 <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x26, x25, [sp, #32]
   c:	stp	x24, x23, [sp, #48]
  10:	stp	x22, x21, [sp, #64]
  14:	stp	x20, x19, [sp, #80]
  18:	add	x29, sp, #0x10
  1c:	mov	x25, x2
  20:	adrp	x2, 0 <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
  24:	mov	x24, x1
  28:	add	x2, x2, #0x0
  2c:	mov	w1, #0x1                   	// #1
  30:	mov	x19, x0
  34:	bl	0 <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
  38:	ldp	x21, x23, [x19]
  3c:	mov	x20, x0
  40:	mov	x0, x19
  44:	mov	x1, x20
  48:	sub	x26, x24, x21
  4c:	bl	0 <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
  50:	ldp	q1, q0, [x25, #16]
  54:	ldr	q2, [x25]
  58:	add	x8, x0, x26
  5c:	mov	x22, x0
  60:	stp	q1, q0, [x8, #16]
  64:	str	q2, [x8]
  68:	ldr	w8, [x25]
  6c:	cmp	w8, #0xb
  70:	b.ne	c8 <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0xc8>  // b.any
  74:	mov	x9, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  78:	asr	x8, x26, #4
  7c:	movk	x9, #0xaaab
  80:	mov	w10, #0x30                  	// #48
  84:	mul	x8, x8, x9
  88:	madd	x8, x8, x10, x22
  8c:	str	xzr, [x8, #32]
  90:	ldr	q0, [x25, #16]
  94:	str	q0, [sp]
  98:	ldr	q0, [x8, #16]
  9c:	str	q0, [x25, #16]
  a0:	ldr	q0, [sp]
  a4:	ldr	x9, [x8, #32]
  a8:	str	q0, [x8, #16]
  ac:	ldr	x10, [x25, #32]
  b0:	str	x9, [x25, #32]
  b4:	ldr	x9, [x8, #40]
  b8:	str	x10, [x8, #32]
  bc:	ldr	x10, [x25, #40]
  c0:	str	x9, [x25, #40]
  c4:	str	x10, [x8, #40]
  c8:	mov	x0, x21
  cc:	mov	x1, x24
  d0:	mov	x2, x22
  d4:	bl	0 <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
  d8:	add	x2, x0, #0x30
  dc:	mov	x0, x24
  e0:	mov	x1, x23
  e4:	bl	0 <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
  e8:	cmp	x21, x23
  ec:	mov	x24, x0
  f0:	b.eq	128 <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x128>  // b.none
  f4:	mov	x25, x21
  f8:	ldr	w8, [x25]
  fc:	cmp	w8, #0xb
 100:	b.ne	11c <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x11c>  // b.any
 104:	ldr	x8, [x25, #32]
 108:	cbz	x8, 11c <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x11c>
 10c:	add	x0, x25, #0x10
 110:	mov	w2, #0x3                   	// #3
 114:	mov	x1, x0
 118:	blr	x8
 11c:	add	x25, x25, #0x30
 120:	cmp	x23, x25
 124:	b.ne	f8 <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0xf8>  // b.any
 128:	cbz	x21, 134 <_ZNSt6vectorINSt8__detail6_StateIcEESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x134>
 12c:	mov	x0, x21
 130:	bl	0 <_ZdlPv>
 134:	mov	w8, #0x30                  	// #48
 138:	madd	x8, x20, x8, x22
 13c:	stp	x22, x24, [x19]
 140:	str	x8, [x19, #16]
 144:	ldp	x20, x19, [sp, #80]
 148:	ldp	x22, x21, [sp, #64]
 14c:	ldp	x24, x23, [sp, #48]
 150:	ldp	x26, x25, [sp, #32]
 154:	ldp	x29, x30, [sp, #16]
 158:	add	sp, sp, #0x60
 15c:	ret

Disassembly of section .text._ZNKSt6vectorINSt8__detail6_StateIcEESaIS2_EE12_M_check_lenEmPKc:

0000000000000000 <_ZNKSt6vectorINSt8__detail6_StateIcEESaIS2_EE12_M_check_lenEmPKc>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldp	x10, x9, [x0]
   c:	mov	x8, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  10:	movk	x8, #0x2aa, lsl #48
  14:	sub	x9, x9, x10
  18:	mov	x10, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  1c:	asr	x9, x9, #4
  20:	movk	x10, #0xaaab
  24:	mul	x9, x9, x10
  28:	sub	x10, x8, x9
  2c:	cmp	x10, x1
  30:	b.cc	60 <_ZNKSt6vectorINSt8__detail6_StateIcEESaIS2_EE12_M_check_lenEmPKc+0x60>  // b.lo, b.ul, b.last
  34:	cmp	x9, x1
  38:	csel	x10, x1, x9, cc  // cc = lo, ul, last
  3c:	adds	x9, x10, x9
  40:	cset	w10, cs  // cs = hs, nlast
  44:	cmp	x9, x8
  48:	cset	w11, hi  // hi = pmore
  4c:	orr	w10, w10, w11
  50:	cmp	w10, #0x0
  54:	csel	x0, x8, x9, ne  // ne = any
  58:	ldp	x29, x30, [sp], #16
  5c:	ret
  60:	mov	x0, x2
  64:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZNSt12_Vector_baseINSt8__detail6_StateIcEESaIS2_EE11_M_allocateEm:

0000000000000000 <_ZNSt12_Vector_baseINSt8__detail6_StateIcEESaIS2_EE11_M_allocateEm>:
   0:	cbz	x1, 24 <_ZNSt12_Vector_baseINSt8__detail6_StateIcEESaIS2_EE11_M_allocateEm+0x24>
   4:	mov	x8, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
   8:	movk	x8, #0xaaab
   c:	movk	x8, #0x2aa, lsl #48
  10:	cmp	x1, x8
  14:	b.cs	2c <_ZNSt12_Vector_baseINSt8__detail6_StateIcEESaIS2_EE11_M_allocateEm+0x2c>  // b.hs, b.nlast
  18:	add	x8, x1, x1, lsl #1
  1c:	lsl	x0, x8, #4
  20:	b	0 <_Znwm>
  24:	mov	x0, xzr
  28:	ret
  2c:	stp	x29, x30, [sp, #-16]!
  30:	mov	x29, sp
  34:	bl	0 <_ZSt17__throw_bad_allocv>

Disassembly of section .text._ZNSt20__uninitialized_copyILb0EE13__uninit_copyIPKNSt8__detail6_StateIcEEPS4_EET0_T_S9_S8_:

0000000000000000 <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyIPKNSt8__detail6_StateIcEEPS4_EET0_T_S9_S8_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	stp	x24, x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	cmp	x0, x1
  18:	mov	x19, x2
  1c:	b.eq	8c <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyIPKNSt8__detail6_StateIcEEPS4_EET0_T_S9_S8_+0x8c>  // b.none
  20:	mov	x20, x0
  24:	mov	x21, xzr
  28:	sub	x22, x1, x0
  2c:	add	x8, x20, x21
  30:	ldp	q1, q0, [x8, #16]
  34:	ldr	q2, [x8]
  38:	add	x9, x19, x21
  3c:	stp	q1, q0, [x9, #16]
  40:	str	q2, [x9]
  44:	ldr	w10, [x8]
  48:	cmp	w10, #0xb
  4c:	b.ne	7c <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyIPKNSt8__detail6_StateIcEEPS4_EET0_T_S9_S8_+0x7c>  // b.any
  50:	str	xzr, [x9, #32]
  54:	ldr	x8, [x8, #32]
  58:	cbz	x8, 7c <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyIPKNSt8__detail6_StateIcEEPS4_EET0_T_S9_S8_+0x7c>
  5c:	add	x23, x19, x21
  60:	add	x24, x20, x21
  64:	add	x0, x23, #0x10
  68:	add	x1, x24, #0x10
  6c:	mov	w2, #0x2                   	// #2
  70:	blr	x8
  74:	ldr	q0, [x24, #32]
  78:	str	q0, [x23, #32]
  7c:	add	x21, x21, #0x30
  80:	cmp	x22, x21
  84:	b.ne	2c <_ZNSt20__uninitialized_copyILb0EE13__uninit_copyIPKNSt8__detail6_StateIcEEPS4_EET0_T_S9_S8_+0x2c>  // b.any
  88:	add	x19, x19, x21
  8c:	mov	x0, x19
  90:	ldp	x20, x19, [sp, #48]
  94:	ldp	x22, x21, [sp, #32]
  98:	ldp	x24, x23, [sp, #16]
  9c:	ldp	x29, x30, [sp], #64
  a0:	ret

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #48]
   8:	stp	x20, x19, [sp, #64]
   c:	add	x29, sp, #0x30
  10:	mov	x19, x0
  14:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv>
  18:	tbz	w0, #0, 84 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv+0x84>
  1c:	add	x8, sp, #0x18
  20:	mov	x0, x19
  24:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv>
  28:	mov	x0, x19
  2c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv>
  30:	mov	x8, sp
  34:	mov	x0, x19
  38:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv>
  3c:	ldr	x8, [sp, #24]
  40:	ldr	x9, [sp, #40]
  44:	ldr	x10, [sp, #8]
  48:	mov	w11, #0x30                  	// #48
  4c:	ldr	x8, [x8, #56]
  50:	madd	x8, x9, x11, x8
  54:	str	x10, [x8, #8]
  58:	ldr	x8, [sp, #16]
  5c:	str	x8, [sp, #40]
  60:	ldr	x9, [x19, #368]
  64:	ldr	x8, [x19, #352]
  68:	sub	x9, x9, #0x18
  6c:	cmp	x8, x9
  70:	b.ne	ac <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv+0xac>  // b.any
  74:	add	x0, x19, #0x130
  78:	add	x1, sp, #0x18
  7c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv>
  80:	b	d8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv+0xd8>
  84:	ldr	x20, [x19, #256]
  88:	mov	x0, x20
  8c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv>
  90:	stp	x20, x0, [sp, #24]
  94:	str	x0, [sp, #40]
  98:	ldr	x9, [x19, #368]
  9c:	ldr	x8, [x19, #352]
  a0:	sub	x9, x9, #0x18
  a4:	cmp	x8, x9
  a8:	b.eq	cc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv+0xcc>  // b.none
  ac:	ldr	x9, [sp, #40]
  b0:	ldur	q0, [sp, #24]
  b4:	str	x9, [x8, #16]
  b8:	str	q0, [x8]
  bc:	ldr	x8, [x19, #352]
  c0:	add	x8, x8, #0x18
  c4:	str	x8, [x19, #352]
  c8:	b	d8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv+0xd8>
  cc:	add	x0, x19, #0x130
  d0:	add	x1, sp, #0x18
  d4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE14_M_alternativeEv>
  d8:	ldp	x20, x19, [sp, #64]
  dc:	ldp	x29, x30, [sp, #48]
  e0:	add	sp, sp, #0x50
  e4:	ret

Disassembly of section .text._ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE15_M_insert_dummyEv:

0000000000000000 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE15_M_insert_dummyEv>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #48]
   8:	str	x19, [sp, #64]
   c:	add	x29, sp, #0x30
  10:	mov	w8, #0xa                   	// #10
  14:	mov	x9, #0xffffffffffffffff    	// #-1
  18:	mov	x1, sp
  1c:	str	w8, [sp]
  20:	str	x9, [sp, #8]
  24:	bl	0 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE15_M_insert_dummyEv>
  28:	ldr	w8, [sp]
  2c:	mov	x19, x0
  30:	cmp	w8, #0xb
  34:	b.ne	54 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE15_M_insert_dummyEv+0x54>  // b.any
  38:	ldr	x8, [sp, #32]
  3c:	cbz	x8, 54 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE15_M_insert_dummyEv+0x54>
  40:	mov	x9, sp
  44:	add	x0, x9, #0x10
  48:	mov	w2, #0x3                   	// #3
  4c:	mov	x1, x0
  50:	blr	x8
  54:	mov	x0, x19
  58:	ldr	x19, [sp, #64]
  5c:	ldp	x29, x30, [sp, #48]
  60:	add	sp, sp, #0x50
  64:	ret

Disassembly of section .text._ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE13_M_insert_altEllb:

0000000000000000 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE13_M_insert_altEllb>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #96]
   8:	str	x19, [sp, #112]
   c:	add	x29, sp, #0x60
  10:	mov	w8, #0x1                   	// #1
  14:	stp	x1, x2, [sp, #56]
  18:	str	w8, [sp, #48]
  1c:	ldp	q2, q0, [sp, #64]
  20:	ldr	q1, [sp, #48]
  24:	mov	x1, sp
  28:	stp	q2, q0, [sp, #16]
  2c:	str	q1, [sp]
  30:	bl	0 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE13_M_insert_altEllb>
  34:	ldr	w8, [sp]
  38:	mov	x19, x0
  3c:	cmp	w8, #0xb
  40:	b.ne	88 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE13_M_insert_altEllb+0x88>  // b.any
  44:	ldr	x8, [sp, #32]
  48:	cbz	x8, 88 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE13_M_insert_altEllb+0x88>
  4c:	mov	x9, sp
  50:	add	x0, x9, #0x10
  54:	mov	w2, #0x3                   	// #3
  58:	mov	x1, x0
  5c:	blr	x8
  60:	ldr	w8, [sp, #48]
  64:	cmp	w8, #0xb
  68:	b.ne	88 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE13_M_insert_altEllb+0x88>  // b.any
  6c:	ldr	x8, [sp, #80]
  70:	cbz	x8, 88 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE13_M_insert_altEllb+0x88>
  74:	add	x9, sp, #0x30
  78:	add	x0, x9, #0x10
  7c:	mov	w2, #0x3                   	// #3
  80:	mov	x1, x0
  84:	blr	x8
  88:	mov	x0, x19
  8c:	ldr	x19, [sp, #112]
  90:	ldp	x29, x30, [sp, #96]
  94:	add	sp, sp, #0x80
  98:	ret

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_termEv:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_termEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	mov	x19, x0
  10:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_termEv>
  14:	tbnz	w0, #0, 30 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_termEv+0x30>
  18:	mov	x0, x19
  1c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_termEv>
  20:	tbz	w0, #0, 38 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_termEv+0x38>
  24:	mov	x0, x19
  28:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_termEv>
  2c:	tbnz	w0, #0, 24 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_termEv+0x24>
  30:	mov	w0, #0x1                   	// #1
  34:	b	3c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_termEv+0x3c>
  38:	mov	w0, wzr
  3c:	ldr	x19, [sp, #16]
  40:	ldp	x29, x30, [sp], #32
  44:	ret

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #48]
   8:	str	x21, [sp, #64]
   c:	stp	x20, x19, [sp, #80]
  10:	add	x29, sp, #0x30
  14:	mov	w1, #0x16                  	// #22
  18:	mov	x19, x0
  1c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv>
  20:	tbz	w0, #0, 34 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x34>
  24:	ldr	x20, [x19, #256]
  28:	mov	x0, x20
  2c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv>
  30:	b	80 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x80>
  34:	mov	w1, #0x17                  	// #23
  38:	mov	x0, x19
  3c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv>
  40:	tbz	w0, #0, 54 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x54>
  44:	ldr	x20, [x19, #256]
  48:	mov	x0, x20
  4c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv>
  50:	b	80 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x80>
  54:	mov	w1, #0x18                  	// #24
  58:	mov	x0, x19
  5c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv>
  60:	tbz	w0, #0, e0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0xe0>
  64:	ldr	x8, [x19, #272]
  68:	ldr	x20, [x19, #256]
  6c:	ldrb	w8, [x8]
  70:	mov	x0, x20
  74:	cmp	w8, #0x6e
  78:	cset	w1, eq  // eq = none
  7c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv>
  80:	stp	x20, x0, [sp, #24]
  84:	str	x0, [sp, #40]
  88:	ldr	x9, [x19, #368]
  8c:	ldr	x8, [x19, #352]
  90:	sub	x9, x9, #0x18
  94:	cmp	x8, x9
  98:	b.eq	bc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0xbc>  // b.none
  9c:	ldr	x9, [sp, #40]
  a0:	ldur	q0, [sp, #24]
  a4:	str	x9, [x8, #16]
  a8:	str	q0, [x8]
  ac:	ldr	x8, [x19, #352]
  b0:	add	x8, x8, #0x18
  b4:	str	x8, [x19, #352]
  b8:	b	c8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0xc8>
  bc:	add	x0, x19, #0x130
  c0:	add	x1, sp, #0x18
  c4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv>
  c8:	mov	w0, #0x1                   	// #1
  cc:	ldp	x20, x19, [sp, #80]
  d0:	ldr	x21, [sp, #64]
  d4:	ldp	x29, x30, [sp, #48]
  d8:	add	sp, sp, #0x60
  dc:	ret
  e0:	mov	w1, #0x7                   	// #7
  e4:	mov	x0, x19
  e8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv>
  ec:	tbz	w0, #0, 184 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x184>
  f0:	ldr	x8, [x19, #272]
  f4:	mov	x0, x19
  f8:	ldrb	w20, [x8]
  fc:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv>
 100:	mov	w1, #0x8                   	// #8
 104:	mov	x0, x19
 108:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv>
 10c:	tbz	w0, #0, 198 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x198>
 110:	cmp	w20, #0x6e
 114:	add	x8, sp, #0x18
 118:	mov	x0, x19
 11c:	cset	w20, eq  // eq = none
 120:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv>
 124:	ldr	x0, [x19, #256]
 128:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv>
 12c:	ldr	x8, [sp, #24]
 130:	ldr	x9, [sp, #40]
 134:	mov	w10, #0x30                  	// #48
 138:	mov	w2, w20
 13c:	ldr	x8, [x8, #56]
 140:	madd	x8, x9, x10, x8
 144:	str	x0, [x8, #8]
 148:	str	x0, [sp, #40]
 14c:	ldr	x21, [x19, #256]
 150:	ldr	x1, [sp, #32]
 154:	mov	x0, x21
 158:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv>
 15c:	stp	x21, x0, [sp]
 160:	str	x0, [sp, #16]
 164:	ldr	x9, [x19, #368]
 168:	ldr	x8, [x19, #352]
 16c:	sub	x9, x9, #0x18
 170:	cmp	x8, x9
 174:	b.eq	18c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0x18c>  // b.none
 178:	ldr	x9, [sp, #16]
 17c:	ldr	q0, [sp]
 180:	b	a4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0xa4>
 184:	mov	w0, wzr
 188:	b	cc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0xcc>
 18c:	add	x0, x19, #0x130
 190:	mov	x1, sp
 194:	b	c4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE12_M_assertionEv+0xc4>
 198:	bl	0 <abort>

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #48]
   8:	stp	x22, x21, [sp, #64]
   c:	stp	x20, x19, [sp, #80]
  10:	add	x29, sp, #0x30
  14:	mov	w1, wzr
  18:	mov	x19, x0
  1c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
  20:	tbz	w0, #0, 40 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x40>
  24:	ldr	w8, [x19]
  28:	tbnz	w8, #4, 64 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x64>
  2c:	mov	x0, x19
  30:	tbz	w8, #0, d0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0xd0>
  34:	tbz	w8, #3, 120 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x120>
  38:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
  3c:	b	278 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x278>
  40:	mov	x0, x19
  44:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
  48:	tbz	w0, #0, 78 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x78>
  4c:	ldr	w8, [x19]
  50:	tbnz	w8, #0, dc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0xdc>
  54:	mov	x0, x19
  58:	tbz	w8, #3, 128 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x128>
  5c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
  60:	b	278 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x278>
  64:	mov	x0, x19
  68:	tbz	w8, #0, ec <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0xec>
  6c:	tbz	w8, #3, 130 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x130>
  70:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
  74:	b	278 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x278>
  78:	mov	w1, #0x4                   	// #4
  7c:	mov	x0, x19
  80:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
  84:	tbz	w0, #0, f8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0xf8>
  88:	ldr	x20, [x19, #256]
  8c:	mov	w1, #0xa                   	// #10
  90:	mov	x0, x19
  94:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
  98:	sxtw	x1, w0
  9c:	mov	x0, x20
  a0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
  a4:	stp	x20, x0, [sp, #24]
  a8:	str	x0, [sp, #40]
  ac:	ldr	x9, [x19, #368]
  b0:	ldr	x8, [x19, #352]
  b4:	sub	x9, x9, #0x18
  b8:	cmp	x8, x9
  bc:	b.ne	25c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x25c>  // b.any
  c0:	add	x0, x19, #0x130
  c4:	add	x1, sp, #0x18
  c8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
  cc:	b	278 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x278>
  d0:	tbz	w8, #3, 138 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x138>
  d4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
  d8:	b	278 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x278>
  dc:	mov	x0, x19
  e0:	tbz	w8, #3, 140 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x140>
  e4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
  e8:	b	278 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x278>
  ec:	tbz	w8, #3, 148 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x148>
  f0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
  f4:	b	278 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x278>
  f8:	mov	w1, #0xe                   	// #14
  fc:	mov	x0, x19
 100:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 104:	tbz	w0, #0, 150 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x150>
 108:	ldr	w8, [x19]
 10c:	tbnz	w8, #0, 1bc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x1bc>
 110:	mov	x0, x19
 114:	tbz	w8, #3, 2a0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x2a0>
 118:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 11c:	b	278 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x278>
 120:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 124:	b	278 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x278>
 128:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 12c:	b	278 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x278>
 130:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 134:	b	278 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x278>
 138:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 13c:	b	278 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x278>
 140:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 144:	b	278 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x278>
 148:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 14c:	b	278 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x278>
 150:	mov	w1, #0x6                   	// #6
 154:	mov	x0, x19
 158:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 15c:	tbz	w0, #0, 1cc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x1cc>
 160:	ldr	x20, [x19, #256]
 164:	mov	x0, x20
 168:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 16c:	mov	x21, x0
 170:	stp	x20, x0, [sp, #24]
 174:	str	x0, [sp, #40]
 178:	mov	x0, x19
 17c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 180:	mov	w1, #0x8                   	// #8
 184:	mov	x0, x19
 188:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 18c:	tbz	w0, #0, 2c4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x2c4>
 190:	mov	x8, sp
 194:	mov	x0, x19
 198:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 19c:	ldr	x8, [x20, #56]
 1a0:	ldr	x9, [sp, #8]
 1a4:	mov	w10, #0x30                  	// #48
 1a8:	madd	x8, x21, x10, x8
 1ac:	str	x9, [x8, #8]
 1b0:	ldr	x8, [sp, #16]
 1b4:	str	x8, [sp, #40]
 1b8:	b	248 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x248>
 1bc:	mov	x0, x19
 1c0:	tbz	w8, #3, 2a8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x2a8>
 1c4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 1c8:	b	278 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x278>
 1cc:	mov	w1, #0x5                   	// #5
 1d0:	mov	x0, x19
 1d4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 1d8:	tbz	w0, #0, 2b0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x2b0>
 1dc:	ldr	x20, [x19, #256]
 1e0:	mov	x0, x20
 1e4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 1e8:	mov	x21, x0
 1ec:	stp	x20, x0, [sp, #24]
 1f0:	str	x0, [sp, #40]
 1f4:	mov	x0, x19
 1f8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 1fc:	mov	w1, #0x8                   	// #8
 200:	mov	x0, x19
 204:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 208:	tbz	w0, #0, 2c4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x2c4>
 20c:	mov	x8, sp
 210:	mov	x0, x19
 214:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 218:	ldr	x8, [x20, #56]
 21c:	ldr	x9, [sp, #8]
 220:	mov	w22, #0x30                  	// #48
 224:	madd	x8, x21, x22, x8
 228:	str	x9, [x8, #8]
 22c:	ldr	x0, [x19, #256]
 230:	ldr	x21, [sp, #16]
 234:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 238:	ldr	x8, [x20, #56]
 23c:	madd	x8, x21, x22, x8
 240:	str	x0, [x8, #8]
 244:	str	x0, [sp, #40]
 248:	ldr	x9, [x19, #368]
 24c:	ldr	x8, [x19, #352]
 250:	sub	x9, x9, #0x18
 254:	cmp	x8, x9
 258:	b.eq	290 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x290>  // b.none
 25c:	ldr	x9, [sp, #40]
 260:	ldur	q0, [sp, #24]
 264:	str	x9, [x8, #16]
 268:	str	q0, [x8]
 26c:	ldr	x8, [x19, #352]
 270:	add	x8, x8, #0x18
 274:	str	x8, [x19, #352]
 278:	mov	w0, #0x1                   	// #1
 27c:	ldp	x20, x19, [sp, #80]
 280:	ldp	x22, x21, [sp, #64]
 284:	ldp	x29, x30, [sp, #48]
 288:	add	sp, sp, #0x60
 28c:	ret
 290:	add	x0, x19, #0x130
 294:	add	x1, sp, #0x18
 298:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 29c:	b	278 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x278>
 2a0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 2a4:	b	278 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x278>
 2a8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 2ac:	b	278 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x278>
 2b0:	mov	x0, x19
 2b4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv>
 2b8:	tbnz	w0, #0, 278 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x278>
 2bc:	mov	w0, wzr
 2c0:	b	27c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE7_M_atomEv+0x27c>
 2c4:	bl	0 <abort>

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>:
   0:	sub	sp, sp, #0xe0
   4:	stp	x29, x30, [sp, #160]
   8:	stp	x24, x23, [sp, #176]
   c:	stp	x22, x21, [sp, #192]
  10:	stp	x20, x19, [sp, #208]
  14:	add	x29, sp, #0xa0
  18:	ldr	w21, [x0]
  1c:	mov	w1, #0x14                  	// #20
  20:	mov	x19, x0
  24:	sub	x23, x29, #0x18
  28:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
  2c:	tbz	w0, #0, 4c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x4c>
  30:	ldr	x8, [x19, #352]
  34:	ldr	x9, [x19, #320]
  38:	cmp	x8, x9
  3c:	b.eq	540 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x540>  // b.none
  40:	tbnz	w21, #4, a4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xa4>
  44:	mov	w20, wzr
  48:	b	b4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xb4>
  4c:	mov	w1, #0x15                  	// #21
  50:	mov	x0, x19
  54:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
  58:	tbz	w0, #0, 78 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x78>
  5c:	ldr	x8, [x19, #352]
  60:	ldr	x9, [x19, #320]
  64:	cmp	x8, x9
  68:	b.eq	540 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x540>  // b.none
  6c:	tbnz	w21, #4, 1c4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x1c4>
  70:	mov	w20, wzr
  74:	b	1d4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x1d4>
  78:	mov	w1, #0x12                  	// #18
  7c:	mov	x0, x19
  80:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
  84:	tbz	w0, #0, 128 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x128>
  88:	ldr	x8, [x19, #352]
  8c:	ldr	x9, [x19, #320]
  90:	cmp	x8, x9
  94:	b.eq	540 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x540>  // b.none
  98:	tbnz	w21, #4, 274 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x274>
  9c:	mov	w20, wzr
  a0:	b	284 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x284>
  a4:	mov	w1, #0x12                  	// #18
  a8:	mov	x0, x19
  ac:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
  b0:	mov	w20, w0
  b4:	add	x8, sp, #0x20
  b8:	mov	x0, x19
  bc:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
  c0:	ldr	x21, [x19, #256]
  c4:	ldr	x2, [sp, #40]
  c8:	and	w3, w20, #0x1
  cc:	mov	x1, #0xffffffffffffffff    	// #-1
  d0:	mov	x0, x21
  d4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
  d8:	ldr	x8, [sp, #32]
  dc:	stp	x21, x0, [x29, #-24]
  e0:	stur	x0, [x29, #-8]
  e4:	ldr	x9, [sp, #48]
  e8:	ldr	x8, [x8, #56]
  ec:	mov	w10, #0x30                  	// #48
  f0:	madd	x8, x9, x10, x8
  f4:	str	x0, [x8, #8]
  f8:	str	x0, [sp, #48]
  fc:	ldr	x9, [x19, #368]
 100:	ldr	x8, [x19, #352]
 104:	sub	x9, x9, #0x18
 108:	cmp	x8, x9
 10c:	b.eq	11c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x11c>  // b.none
 110:	ldur	x9, [x29, #-8]
 114:	ldr	q0, [x23]
 118:	b	22c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x22c>
 11c:	add	x0, x19, #0x130
 120:	sub	x1, x29, #0x18
 124:	b	24c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x24c>
 128:	mov	w1, #0xc                   	// #12
 12c:	mov	x0, x19
 130:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 134:	tbz	w0, #0, 26c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x26c>
 138:	ldr	x8, [x19, #352]
 13c:	ldr	x9, [x19, #320]
 140:	cmp	x8, x9
 144:	b.eq	540 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x540>  // b.none
 148:	mov	w1, #0x1a                  	// #26
 14c:	mov	x0, x19
 150:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 154:	tbz	w0, #0, 540 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x540>
 158:	sub	x8, x29, #0x18
 15c:	mov	x0, x19
 160:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 164:	ldr	x20, [x19, #256]
 168:	mov	x0, x20
 16c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 170:	stp	x20, x0, [x29, #-48]
 174:	stur	x0, [x29, #-32]
 178:	mov	w1, #0xa                   	// #10
 17c:	mov	x0, x19
 180:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 184:	sxtw	x23, w0
 188:	mov	w1, #0x19                  	// #25
 18c:	mov	x0, x19
 190:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 194:	tbz	w0, #0, 2e8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x2e8>
 198:	mov	w1, #0x1a                  	// #26
 19c:	mov	x0, x19
 1a0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 1a4:	tbz	w0, #0, 2f4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x2f4>
 1a8:	mov	w1, #0xa                   	// #10
 1ac:	mov	x0, x19
 1b0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 1b4:	sxtw	x8, w0
 1b8:	mov	w24, wzr
 1bc:	sub	x22, x8, x23
 1c0:	b	2f8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x2f8>
 1c4:	mov	w1, #0x12                  	// #18
 1c8:	mov	x0, x19
 1cc:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 1d0:	mov	w20, w0
 1d4:	add	x8, sp, #0x20
 1d8:	mov	x0, x19
 1dc:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 1e0:	ldr	x0, [x19, #256]
 1e4:	ldr	x2, [sp, #40]
 1e8:	and	w3, w20, #0x1
 1ec:	mov	x1, #0xffffffffffffffff    	// #-1
 1f0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 1f4:	ldr	x8, [sp, #32]
 1f8:	ldr	x9, [sp, #48]
 1fc:	mov	w10, #0x30                  	// #48
 200:	ldr	x8, [x8, #56]
 204:	madd	x8, x9, x10, x8
 208:	str	x0, [x8, #8]
 20c:	str	x0, [sp, #48]
 210:	ldr	x9, [x19, #368]
 214:	ldr	x8, [x19, #352]
 218:	sub	x9, x9, #0x18
 21c:	cmp	x8, x9
 220:	b.eq	244 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x244>  // b.none
 224:	ldr	x9, [sp, #48]
 228:	ldr	q0, [sp, #32]
 22c:	str	x9, [x8, #16]
 230:	str	q0, [x8]
 234:	ldr	x8, [x19, #352]
 238:	add	x8, x8, #0x18
 23c:	str	x8, [x19, #352]
 240:	b	250 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x250>
 244:	add	x0, x19, #0x130
 248:	add	x1, sp, #0x20
 24c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 250:	mov	w0, #0x1                   	// #1
 254:	ldp	x20, x19, [sp, #208]
 258:	ldp	x22, x21, [sp, #192]
 25c:	ldp	x24, x23, [sp, #176]
 260:	ldp	x29, x30, [sp, #160]
 264:	add	sp, sp, #0xe0
 268:	ret
 26c:	mov	w0, wzr
 270:	b	254 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x254>
 274:	mov	w1, #0x12                  	// #18
 278:	mov	x0, x19
 27c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 280:	mov	w20, w0
 284:	add	x8, sp, #0x20
 288:	mov	x0, x19
 28c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 290:	ldr	x0, [x19, #256]
 294:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 298:	ldr	x21, [x19, #256]
 29c:	ldr	x2, [sp, #40]
 2a0:	mov	x22, x0
 2a4:	and	w3, w20, #0x1
 2a8:	mov	x1, #0xffffffffffffffff    	// #-1
 2ac:	mov	x0, x21
 2b0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 2b4:	ldr	x8, [sp, #32]
 2b8:	stp	x21, x0, [x29, #-24]
 2bc:	ldr	x9, [sp, #48]
 2c0:	mov	w10, #0x30                  	// #48
 2c4:	ldr	x8, [x8, #56]
 2c8:	madd	x8, x9, x10, x8
 2cc:	str	x22, [x8, #8]
 2d0:	str	x22, [sp, #48]
 2d4:	ldr	x8, [x21, #56]
 2d8:	madd	x8, x0, x10, x8
 2dc:	str	x22, [x8, #8]
 2e0:	stur	x22, [x29, #-8]
 2e4:	b	fc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0xfc>
 2e8:	mov	x22, xzr
 2ec:	mov	w24, wzr
 2f0:	b	2f8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x2f8>
 2f4:	mov	w24, #0x1                   	// #1
 2f8:	mov	w1, #0xd                   	// #13
 2fc:	mov	x0, x19
 300:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 304:	tbz	w0, #0, 540 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x540>
 308:	tbnz	w21, #4, 314 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x314>
 30c:	mov	w20, wzr
 310:	b	324 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x324>
 314:	mov	w1, #0x12                  	// #18
 318:	mov	x0, x19
 31c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 320:	and	w20, w0, #0x1
 324:	cmp	w23, #0x1
 328:	b.lt	364 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x364>  // b.tstop
 32c:	mov	w21, #0x30                  	// #48
 330:	add	x8, sp, #0x20
 334:	sub	x0, x29, #0x18
 338:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 33c:	ldur	x8, [x29, #-48]
 340:	ldur	x9, [x29, #-32]
 344:	ldr	x10, [sp, #40]
 348:	subs	x23, x23, #0x1
 34c:	ldr	x8, [x8, #56]
 350:	madd	x8, x9, x21, x8
 354:	str	x10, [x8, #8]
 358:	ldr	x8, [sp, #48]
 35c:	stur	x8, [x29, #-32]
 360:	b.ne	330 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x330>  // b.any
 364:	tbz	w24, #0, 3bc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x3bc>
 368:	add	x8, sp, #0x20
 36c:	sub	x0, x29, #0x18
 370:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 374:	ldr	x0, [x19, #256]
 378:	ldr	x2, [sp, #40]
 37c:	mov	x1, #0xffffffffffffffff    	// #-1
 380:	mov	w3, w20
 384:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 388:	ldr	x8, [sp, #32]
 38c:	ldr	x9, [sp, #48]
 390:	mov	w10, #0x30                  	// #48
 394:	ldr	x8, [x8, #56]
 398:	madd	x8, x9, x10, x8
 39c:	str	x0, [x8, #8]
 3a0:	ldur	x8, [x29, #-48]
 3a4:	ldur	x9, [x29, #-32]
 3a8:	ldr	x8, [x8, #56]
 3ac:	madd	x8, x9, x10, x8
 3b0:	str	x0, [x8, #8]
 3b4:	stur	x0, [x29, #-32]
 3b8:	b	514 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x514>
 3bc:	tbnz	x22, #63, 540 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x540>
 3c0:	ldr	x0, [x19, #256]
 3c4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 3c8:	mov	x21, x0
 3cc:	movi	v0.2d, #0x0
 3d0:	add	x0, sp, #0x20
 3d4:	mov	x1, xzr
 3d8:	stp	q0, q0, [sp, #80]
 3dc:	stp	q0, q0, [sp, #48]
 3e0:	str	q0, [sp, #32]
 3e4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 3e8:	cbz	x22, 46c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x46c>
 3ec:	mov	w23, #0x30                  	// #48
 3f0:	add	x8, sp, #0x8
 3f4:	sub	x0, x29, #0x18
 3f8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 3fc:	ldr	x0, [x19, #256]
 400:	ldr	x1, [sp, #16]
 404:	mov	x2, x21
 408:	mov	w3, w20
 40c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 410:	ldr	x9, [sp, #96]
 414:	ldr	x8, [sp, #80]
 418:	str	x0, [sp]
 41c:	sub	x9, x9, #0x8
 420:	cmp	x8, x9
 424:	b.eq	434 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x434>  // b.none
 428:	str	x0, [x8], #8
 42c:	str	x8, [sp, #80]
 430:	b	440 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x440>
 434:	add	x0, sp, #0x20
 438:	mov	x1, sp
 43c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 440:	ldur	x8, [x29, #-48]
 444:	ldur	x10, [x29, #-32]
 448:	ldr	x11, [sp]
 44c:	subs	x22, x22, #0x1
 450:	ldr	x9, [x8, #56]
 454:	ldr	x8, [sp, #24]
 458:	madd	x10, x10, x23, x9
 45c:	str	x11, [x10, #8]
 460:	stur	x8, [x29, #-32]
 464:	b.ne	3f0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x3f0>  // b.any
 468:	b	478 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x478>
 46c:	ldur	x9, [x29, #-48]
 470:	ldur	x8, [x29, #-32]
 474:	ldr	x9, [x9, #56]
 478:	mov	w10, #0x30                  	// #48
 47c:	madd	x8, x8, x10, x9
 480:	str	x21, [x8, #8]
 484:	ldr	x0, [sp, #80]
 488:	ldr	x8, [sp, #48]
 48c:	stur	x21, [x29, #-32]
 490:	cmp	x0, x8
 494:	b.eq	50c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x50c>  // b.none
 498:	mov	w20, #0x30                  	// #48
 49c:	ldr	x10, [sp, #88]
 4a0:	ldr	x9, [x19, #256]
 4a4:	cmp	x0, x10
 4a8:	b.eq	4bc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x4bc>  // b.none
 4ac:	ldr	x10, [x0, #-8]!
 4b0:	ldr	x9, [x9, #56]
 4b4:	madd	x21, x10, x20, x9
 4b8:	b	4f4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x4f4>
 4bc:	ldr	x8, [sp, #104]
 4c0:	ldr	x9, [x9, #56]
 4c4:	ldur	x8, [x8, #-8]
 4c8:	ldr	x8, [x8, #504]
 4cc:	madd	x21, x8, x20, x9
 4d0:	bl	0 <_ZdlPv>
 4d4:	ldr	x9, [sp, #104]
 4d8:	ldr	x8, [sp, #48]
 4dc:	sub	x10, x9, #0x8
 4e0:	str	x10, [sp, #104]
 4e4:	ldur	x9, [x9, #-8]
 4e8:	add	x10, x9, #0x200
 4ec:	add	x0, x9, #0x1f8
 4f0:	stp	x9, x10, [sp, #88]
 4f4:	str	x0, [sp, #80]
 4f8:	ldur	q0, [x21, #8]
 4fc:	cmp	x0, x8
 500:	ext	v0.16b, v0.16b, v0.16b, #8
 504:	stur	q0, [x21, #8]
 508:	b.ne	49c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x49c>  // b.any
 50c:	add	x0, sp, #0x20
 510:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv>
 514:	ldr	x9, [x19, #368]
 518:	ldr	x8, [x19, #352]
 51c:	sub	x9, x9, #0x18
 520:	cmp	x8, x9
 524:	b.eq	534 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x534>  // b.none
 528:	ldur	x9, [x29, #-32]
 52c:	ldur	q0, [x29, #-48]
 530:	b	22c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x22c>
 534:	add	x0, x19, #0x130
 538:	sub	x1, x29, #0x30
 53c:	b	24c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE13_M_quantifierEv+0x24c>
 540:	bl	0 <abort>

Disassembly of section .text._ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE20_M_insert_line_beginEv:

0000000000000000 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE20_M_insert_line_beginEv>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #48]
   8:	str	x19, [sp, #64]
   c:	add	x29, sp, #0x30
  10:	mov	w8, #0x4                   	// #4
  14:	mov	x9, #0xffffffffffffffff    	// #-1
  18:	mov	x1, sp
  1c:	str	w8, [sp]
  20:	str	x9, [sp, #8]
  24:	bl	0 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE20_M_insert_line_beginEv>
  28:	ldr	w8, [sp]
  2c:	mov	x19, x0
  30:	cmp	w8, #0xb
  34:	b.ne	54 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE20_M_insert_line_beginEv+0x54>  // b.any
  38:	ldr	x8, [sp, #32]
  3c:	cbz	x8, 54 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE20_M_insert_line_beginEv+0x54>
  40:	mov	x9, sp
  44:	add	x0, x9, #0x10
  48:	mov	w2, #0x3                   	// #3
  4c:	mov	x1, x0
  50:	blr	x8
  54:	mov	x0, x19
  58:	ldr	x19, [sp, #64]
  5c:	ldp	x29, x30, [sp, #48]
  60:	add	sp, sp, #0x50
  64:	ret

Disassembly of section .text._ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE18_M_insert_line_endEv:

0000000000000000 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE18_M_insert_line_endEv>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #48]
   8:	str	x19, [sp, #64]
   c:	add	x29, sp, #0x30
  10:	mov	w8, #0x5                   	// #5
  14:	mov	x9, #0xffffffffffffffff    	// #-1
  18:	mov	x1, sp
  1c:	str	w8, [sp]
  20:	str	x9, [sp, #8]
  24:	bl	0 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE18_M_insert_line_endEv>
  28:	ldr	w8, [sp]
  2c:	mov	x19, x0
  30:	cmp	w8, #0xb
  34:	b.ne	54 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE18_M_insert_line_endEv+0x54>  // b.any
  38:	ldr	x8, [sp, #32]
  3c:	cbz	x8, 54 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE18_M_insert_line_endEv+0x54>
  40:	mov	x9, sp
  44:	add	x0, x9, #0x10
  48:	mov	w2, #0x3                   	// #3
  4c:	mov	x1, x0
  50:	blr	x8
  54:	mov	x0, x19
  58:	ldr	x19, [sp, #64]
  5c:	ldp	x29, x30, [sp, #48]
  60:	add	sp, sp, #0x50
  64:	ret

Disassembly of section .text._ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE20_M_insert_word_boundEb:

0000000000000000 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE20_M_insert_word_boundEb>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #96]
   8:	str	x19, [sp, #112]
   c:	add	x29, sp, #0x60
  10:	and	w8, w1, #0x1
  14:	mov	w9, #0x6                   	// #6
  18:	mov	x10, #0xffffffffffffffff    	// #-1
  1c:	str	w9, [sp, #48]
  20:	str	x10, [sp, #56]
  24:	strb	w8, [sp, #72]
  28:	ldr	q1, [sp, #48]
  2c:	ldp	q2, q0, [sp, #64]
  30:	mov	x1, sp
  34:	str	q1, [sp]
  38:	stp	q2, q0, [sp, #16]
  3c:	bl	0 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE20_M_insert_word_boundEb>
  40:	ldr	w8, [sp]
  44:	mov	x19, x0
  48:	cmp	w8, #0xb
  4c:	b.ne	94 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE20_M_insert_word_boundEb+0x94>  // b.any
  50:	ldr	x8, [sp, #32]
  54:	cbz	x8, 94 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE20_M_insert_word_boundEb+0x94>
  58:	mov	x9, sp
  5c:	add	x0, x9, #0x10
  60:	mov	w2, #0x3                   	// #3
  64:	mov	x1, x0
  68:	blr	x8
  6c:	ldr	w8, [sp, #48]
  70:	cmp	w8, #0xb
  74:	b.ne	94 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE20_M_insert_word_boundEb+0x94>  // b.any
  78:	ldr	x8, [sp, #80]
  7c:	cbz	x8, 94 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE20_M_insert_word_boundEb+0x94>
  80:	add	x9, sp, #0x30
  84:	add	x0, x9, #0x10
  88:	mov	w2, #0x3                   	// #3
  8c:	mov	x1, x0
  90:	blr	x8
  94:	mov	x0, x19
  98:	ldr	x19, [sp, #112]
  9c:	ldp	x29, x30, [sp, #96]
  a0:	add	sp, sp, #0x80
  a4:	ret

Disassembly of section .text._ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE19_M_insert_lookaheadElb:

0000000000000000 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE19_M_insert_lookaheadElb>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #96]
   8:	str	x19, [sp, #112]
   c:	add	x29, sp, #0x60
  10:	mov	w9, #0x7                   	// #7
  14:	and	w8, w2, #0x1
  18:	str	w9, [sp, #48]
  1c:	mov	x9, #0xffffffffffffffff    	// #-1
  20:	stp	x9, x1, [sp, #56]
  24:	strb	w8, [sp, #72]
  28:	ldr	q1, [sp, #48]
  2c:	ldp	q2, q0, [sp, #64]
  30:	mov	x1, sp
  34:	str	q1, [sp]
  38:	stp	q2, q0, [sp, #16]
  3c:	bl	0 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE19_M_insert_lookaheadElb>
  40:	ldr	w8, [sp]
  44:	mov	x19, x0
  48:	cmp	w8, #0xb
  4c:	b.ne	94 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE19_M_insert_lookaheadElb+0x94>  // b.any
  50:	ldr	x8, [sp, #32]
  54:	cbz	x8, 94 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE19_M_insert_lookaheadElb+0x94>
  58:	mov	x9, sp
  5c:	add	x0, x9, #0x10
  60:	mov	w2, #0x3                   	// #3
  64:	mov	x1, x0
  68:	blr	x8
  6c:	ldr	w8, [sp, #48]
  70:	cmp	w8, #0xb
  74:	b.ne	94 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE19_M_insert_lookaheadElb+0x94>  // b.any
  78:	ldr	x8, [sp, #80]
  7c:	cbz	x8, 94 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE19_M_insert_lookaheadElb+0x94>
  80:	add	x9, sp, #0x30
  84:	add	x0, x9, #0x10
  88:	mov	w2, #0x3                   	// #3
  8c:	mov	x1, x0
  90:	blr	x8
  94:	mov	x0, x19
  98:	ldr	x19, [sp, #112]
  9c:	ldp	x29, x30, [sp, #96]
  a0:	add	sp, sp, #0x80
  a4:	ret

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE27_M_insert_any_matcher_posixILb0ELb0EEEvv:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE27_M_insert_any_matcher_posixILb0ELb0EEEvv>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #64]
   8:	stp	x20, x19, [sp, #80]
   c:	add	x29, sp, #0x40
  10:	ldr	x20, [x0, #256]
  14:	adrp	x8, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE27_M_insert_any_matcher_posixILb0ELb0EEEvv>
  18:	adrp	x9, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE27_M_insert_any_matcher_posixILb0ELb0EEEvv>
  1c:	mov	x19, x0
  20:	add	x8, x8, #0x0
  24:	add	x9, x9, #0x0
  28:	add	x1, sp, #0x8
  2c:	mov	x0, x20
  30:	stp	x9, x8, [sp, #24]
  34:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE27_M_insert_any_matcher_posixILb0ELb0EEEvv>
  38:	stp	x20, x0, [x29, #-24]
  3c:	stur	x0, [x29, #-8]
  40:	ldr	x9, [x19, #368]
  44:	ldr	x8, [x19, #352]
  48:	sub	x9, x9, #0x18
  4c:	cmp	x8, x9
  50:	b.eq	74 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE27_M_insert_any_matcher_posixILb0ELb0EEEvv+0x74>  // b.none
  54:	ldur	x9, [x29, #-8]
  58:	ldur	q0, [x29, #-24]
  5c:	str	x9, [x8, #16]
  60:	str	q0, [x8]
  64:	ldr	x8, [x19, #352]
  68:	add	x8, x8, #0x18
  6c:	str	x8, [x19, #352]
  70:	b	80 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE27_M_insert_any_matcher_posixILb0ELb0EEEvv+0x80>
  74:	add	x0, x19, #0x130
  78:	sub	x1, x29, #0x18
  7c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE27_M_insert_any_matcher_posixILb0ELb0EEEvv>
  80:	ldr	x8, [sp, #24]
  84:	cbz	x8, 98 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE27_M_insert_any_matcher_posixILb0ELb0EEEvv+0x98>
  88:	add	x0, sp, #0x8
  8c:	add	x1, sp, #0x8
  90:	mov	w2, #0x3                   	// #3
  94:	blr	x8
  98:	ldp	x20, x19, [sp, #80]
  9c:	ldp	x29, x30, [sp, #64]
  a0:	add	sp, sp, #0x60
  a4:	ret

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE27_M_insert_any_matcher_posixILb0ELb1EEEvv:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE27_M_insert_any_matcher_posixILb0ELb1EEEvv>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #64]
   8:	stp	x20, x19, [sp, #80]
   c:	add	x29, sp, #0x40
  10:	ldr	x20, [x0, #256]
  14:	ldr	x8, [x0, #384]
  18:	adrp	x9, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE27_M_insert_any_matcher_posixILb0ELb1EEEvv>
  1c:	adrp	x10, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE27_M_insert_any_matcher_posixILb0ELb1EEEvv>
  20:	mov	x19, x0
  24:	add	x9, x9, #0x0
  28:	add	x10, x10, #0x0
  2c:	add	x1, sp, #0x8
  30:	mov	x0, x20
  34:	stp	x10, x9, [sp, #24]
  38:	str	x8, [sp, #8]
  3c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE27_M_insert_any_matcher_posixILb0ELb1EEEvv>
  40:	stp	x20, x0, [x29, #-24]
  44:	stur	x0, [x29, #-8]
  48:	ldr	x9, [x19, #368]
  4c:	ldr	x8, [x19, #352]
  50:	sub	x9, x9, #0x18
  54:	cmp	x8, x9
  58:	b.eq	7c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE27_M_insert_any_matcher_posixILb0ELb1EEEvv+0x7c>  // b.none
  5c:	ldur	x9, [x29, #-8]
  60:	ldur	q0, [x29, #-24]
  64:	str	x9, [x8, #16]
  68:	str	q0, [x8]
  6c:	ldr	x8, [x19, #352]
  70:	add	x8, x8, #0x18
  74:	str	x8, [x19, #352]
  78:	b	88 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE27_M_insert_any_matcher_posixILb0ELb1EEEvv+0x88>
  7c:	add	x0, x19, #0x130
  80:	sub	x1, x29, #0x18
  84:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE27_M_insert_any_matcher_posixILb0ELb1EEEvv>
  88:	ldr	x8, [sp, #24]
  8c:	cbz	x8, a0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE27_M_insert_any_matcher_posixILb0ELb1EEEvv+0xa0>
  90:	add	x0, sp, #0x8
  94:	add	x1, sp, #0x8
  98:	mov	w2, #0x3                   	// #3
  9c:	blr	x8
  a0:	ldp	x20, x19, [sp, #80]
  a4:	ldp	x29, x30, [sp, #64]
  a8:	add	sp, sp, #0x60
  ac:	ret

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE27_M_insert_any_matcher_posixILb1ELb0EEEvv:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE27_M_insert_any_matcher_posixILb1ELb0EEEvv>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #64]
   8:	stp	x20, x19, [sp, #80]
   c:	add	x29, sp, #0x40
  10:	ldr	x20, [x0, #256]
  14:	ldr	x8, [x0, #384]
  18:	adrp	x9, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE27_M_insert_any_matcher_posixILb1ELb0EEEvv>
  1c:	adrp	x10, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE27_M_insert_any_matcher_posixILb1ELb0EEEvv>
  20:	mov	x19, x0
  24:	add	x9, x9, #0x0
  28:	add	x10, x10, #0x0
  2c:	add	x1, sp, #0x8
  30:	mov	x0, x20
  34:	stp	x10, x9, [sp, #24]
  38:	str	x8, [sp, #8]
  3c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE27_M_insert_any_matcher_posixILb1ELb0EEEvv>
  40:	stp	x20, x0, [x29, #-24]
  44:	stur	x0, [x29, #-8]
  48:	ldr	x9, [x19, #368]
  4c:	ldr	x8, [x19, #352]
  50:	sub	x9, x9, #0x18
  54:	cmp	x8, x9
  58:	b.eq	7c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE27_M_insert_any_matcher_posixILb1ELb0EEEvv+0x7c>  // b.none
  5c:	ldur	x9, [x29, #-8]
  60:	ldur	q0, [x29, #-24]
  64:	str	x9, [x8, #16]
  68:	str	q0, [x8]
  6c:	ldr	x8, [x19, #352]
  70:	add	x8, x8, #0x18
  74:	str	x8, [x19, #352]
  78:	b	88 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE27_M_insert_any_matcher_posixILb1ELb0EEEvv+0x88>
  7c:	add	x0, x19, #0x130
  80:	sub	x1, x29, #0x18
  84:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE27_M_insert_any_matcher_posixILb1ELb0EEEvv>
  88:	ldr	x8, [sp, #24]
  8c:	cbz	x8, a0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE27_M_insert_any_matcher_posixILb1ELb0EEEvv+0xa0>
  90:	add	x0, sp, #0x8
  94:	add	x1, sp, #0x8
  98:	mov	w2, #0x3                   	// #3
  9c:	blr	x8
  a0:	ldp	x20, x19, [sp, #80]
  a4:	ldp	x29, x30, [sp, #64]
  a8:	add	sp, sp, #0x60
  ac:	ret

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE27_M_insert_any_matcher_posixILb1ELb1EEEvv:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE27_M_insert_any_matcher_posixILb1ELb1EEEvv>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #64]
   8:	stp	x20, x19, [sp, #80]
   c:	add	x29, sp, #0x40
  10:	ldr	x20, [x0, #256]
  14:	ldr	x8, [x0, #384]
  18:	adrp	x9, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE27_M_insert_any_matcher_posixILb1ELb1EEEvv>
  1c:	adrp	x10, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE27_M_insert_any_matcher_posixILb1ELb1EEEvv>
  20:	mov	x19, x0
  24:	add	x9, x9, #0x0
  28:	add	x10, x10, #0x0
  2c:	add	x1, sp, #0x8
  30:	mov	x0, x20
  34:	stp	x10, x9, [sp, #24]
  38:	str	x8, [sp, #8]
  3c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE27_M_insert_any_matcher_posixILb1ELb1EEEvv>
  40:	stp	x20, x0, [x29, #-24]
  44:	stur	x0, [x29, #-8]
  48:	ldr	x9, [x19, #368]
  4c:	ldr	x8, [x19, #352]
  50:	sub	x9, x9, #0x18
  54:	cmp	x8, x9
  58:	b.eq	7c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE27_M_insert_any_matcher_posixILb1ELb1EEEvv+0x7c>  // b.none
  5c:	ldur	x9, [x29, #-8]
  60:	ldur	q0, [x29, #-24]
  64:	str	x9, [x8, #16]
  68:	str	q0, [x8]
  6c:	ldr	x8, [x19, #352]
  70:	add	x8, x8, #0x18
  74:	str	x8, [x19, #352]
  78:	b	88 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE27_M_insert_any_matcher_posixILb1ELb1EEEvv+0x88>
  7c:	add	x0, x19, #0x130
  80:	sub	x1, x29, #0x18
  84:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE27_M_insert_any_matcher_posixILb1ELb1EEEvv>
  88:	ldr	x8, [sp, #24]
  8c:	cbz	x8, a0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE27_M_insert_any_matcher_posixILb1ELb1EEEvv+0xa0>
  90:	add	x0, sp, #0x8
  94:	add	x1, sp, #0x8
  98:	mov	w2, #0x3                   	// #3
  9c:	blr	x8
  a0:	ldp	x20, x19, [sp, #80]
  a4:	ldp	x29, x30, [sp, #64]
  a8:	add	sp, sp, #0x60
  ac:	ret

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE26_M_insert_any_matcher_ecmaILb0ELb0EEEvv:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE26_M_insert_any_matcher_ecmaILb0ELb0EEEvv>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #64]
   8:	stp	x20, x19, [sp, #80]
   c:	add	x29, sp, #0x40
  10:	ldr	x20, [x0, #256]
  14:	adrp	x8, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE26_M_insert_any_matcher_ecmaILb0ELb0EEEvv>
  18:	adrp	x9, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE26_M_insert_any_matcher_ecmaILb0ELb0EEEvv>
  1c:	mov	x19, x0
  20:	add	x8, x8, #0x0
  24:	add	x9, x9, #0x0
  28:	add	x1, sp, #0x8
  2c:	mov	x0, x20
  30:	stp	x9, x8, [sp, #24]
  34:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE26_M_insert_any_matcher_ecmaILb0ELb0EEEvv>
  38:	stp	x20, x0, [x29, #-24]
  3c:	stur	x0, [x29, #-8]
  40:	ldr	x9, [x19, #368]
  44:	ldr	x8, [x19, #352]
  48:	sub	x9, x9, #0x18
  4c:	cmp	x8, x9
  50:	b.eq	74 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE26_M_insert_any_matcher_ecmaILb0ELb0EEEvv+0x74>  // b.none
  54:	ldur	x9, [x29, #-8]
  58:	ldur	q0, [x29, #-24]
  5c:	str	x9, [x8, #16]
  60:	str	q0, [x8]
  64:	ldr	x8, [x19, #352]
  68:	add	x8, x8, #0x18
  6c:	str	x8, [x19, #352]
  70:	b	80 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE26_M_insert_any_matcher_ecmaILb0ELb0EEEvv+0x80>
  74:	add	x0, x19, #0x130
  78:	sub	x1, x29, #0x18
  7c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE26_M_insert_any_matcher_ecmaILb0ELb0EEEvv>
  80:	ldr	x8, [sp, #24]
  84:	cbz	x8, 98 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE26_M_insert_any_matcher_ecmaILb0ELb0EEEvv+0x98>
  88:	add	x0, sp, #0x8
  8c:	add	x1, sp, #0x8
  90:	mov	w2, #0x3                   	// #3
  94:	blr	x8
  98:	ldp	x20, x19, [sp, #80]
  9c:	ldp	x29, x30, [sp, #64]
  a0:	add	sp, sp, #0x60
  a4:	ret

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE26_M_insert_any_matcher_ecmaILb0ELb1EEEvv:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE26_M_insert_any_matcher_ecmaILb0ELb1EEEvv>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #64]
   8:	stp	x20, x19, [sp, #80]
   c:	add	x29, sp, #0x40
  10:	ldr	x20, [x0, #256]
  14:	ldr	x8, [x0, #384]
  18:	adrp	x9, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE26_M_insert_any_matcher_ecmaILb0ELb1EEEvv>
  1c:	adrp	x10, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE26_M_insert_any_matcher_ecmaILb0ELb1EEEvv>
  20:	mov	x19, x0
  24:	add	x9, x9, #0x0
  28:	add	x10, x10, #0x0
  2c:	add	x1, sp, #0x8
  30:	mov	x0, x20
  34:	stp	x10, x9, [sp, #24]
  38:	str	x8, [sp, #8]
  3c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE26_M_insert_any_matcher_ecmaILb0ELb1EEEvv>
  40:	stp	x20, x0, [x29, #-24]
  44:	stur	x0, [x29, #-8]
  48:	ldr	x9, [x19, #368]
  4c:	ldr	x8, [x19, #352]
  50:	sub	x9, x9, #0x18
  54:	cmp	x8, x9
  58:	b.eq	7c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE26_M_insert_any_matcher_ecmaILb0ELb1EEEvv+0x7c>  // b.none
  5c:	ldur	x9, [x29, #-8]
  60:	ldur	q0, [x29, #-24]
  64:	str	x9, [x8, #16]
  68:	str	q0, [x8]
  6c:	ldr	x8, [x19, #352]
  70:	add	x8, x8, #0x18
  74:	str	x8, [x19, #352]
  78:	b	88 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE26_M_insert_any_matcher_ecmaILb0ELb1EEEvv+0x88>
  7c:	add	x0, x19, #0x130
  80:	sub	x1, x29, #0x18
  84:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE26_M_insert_any_matcher_ecmaILb0ELb1EEEvv>
  88:	ldr	x8, [sp, #24]
  8c:	cbz	x8, a0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE26_M_insert_any_matcher_ecmaILb0ELb1EEEvv+0xa0>
  90:	add	x0, sp, #0x8
  94:	add	x1, sp, #0x8
  98:	mov	w2, #0x3                   	// #3
  9c:	blr	x8
  a0:	ldp	x20, x19, [sp, #80]
  a4:	ldp	x29, x30, [sp, #64]
  a8:	add	sp, sp, #0x60
  ac:	ret

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE26_M_insert_any_matcher_ecmaILb1ELb0EEEvv:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE26_M_insert_any_matcher_ecmaILb1ELb0EEEvv>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #64]
   8:	stp	x20, x19, [sp, #80]
   c:	add	x29, sp, #0x40
  10:	ldr	x20, [x0, #256]
  14:	ldr	x8, [x0, #384]
  18:	adrp	x9, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE26_M_insert_any_matcher_ecmaILb1ELb0EEEvv>
  1c:	adrp	x10, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE26_M_insert_any_matcher_ecmaILb1ELb0EEEvv>
  20:	mov	x19, x0
  24:	add	x9, x9, #0x0
  28:	add	x10, x10, #0x0
  2c:	add	x1, sp, #0x8
  30:	mov	x0, x20
  34:	stp	x10, x9, [sp, #24]
  38:	str	x8, [sp, #8]
  3c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE26_M_insert_any_matcher_ecmaILb1ELb0EEEvv>
  40:	stp	x20, x0, [x29, #-24]
  44:	stur	x0, [x29, #-8]
  48:	ldr	x9, [x19, #368]
  4c:	ldr	x8, [x19, #352]
  50:	sub	x9, x9, #0x18
  54:	cmp	x8, x9
  58:	b.eq	7c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE26_M_insert_any_matcher_ecmaILb1ELb0EEEvv+0x7c>  // b.none
  5c:	ldur	x9, [x29, #-8]
  60:	ldur	q0, [x29, #-24]
  64:	str	x9, [x8, #16]
  68:	str	q0, [x8]
  6c:	ldr	x8, [x19, #352]
  70:	add	x8, x8, #0x18
  74:	str	x8, [x19, #352]
  78:	b	88 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE26_M_insert_any_matcher_ecmaILb1ELb0EEEvv+0x88>
  7c:	add	x0, x19, #0x130
  80:	sub	x1, x29, #0x18
  84:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE26_M_insert_any_matcher_ecmaILb1ELb0EEEvv>
  88:	ldr	x8, [sp, #24]
  8c:	cbz	x8, a0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE26_M_insert_any_matcher_ecmaILb1ELb0EEEvv+0xa0>
  90:	add	x0, sp, #0x8
  94:	add	x1, sp, #0x8
  98:	mov	w2, #0x3                   	// #3
  9c:	blr	x8
  a0:	ldp	x20, x19, [sp, #80]
  a4:	ldp	x29, x30, [sp, #64]
  a8:	add	sp, sp, #0x60
  ac:	ret

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE26_M_insert_any_matcher_ecmaILb1ELb1EEEvv:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE26_M_insert_any_matcher_ecmaILb1ELb1EEEvv>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #64]
   8:	stp	x20, x19, [sp, #80]
   c:	add	x29, sp, #0x40
  10:	ldr	x20, [x0, #256]
  14:	ldr	x8, [x0, #384]
  18:	adrp	x9, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE26_M_insert_any_matcher_ecmaILb1ELb1EEEvv>
  1c:	adrp	x10, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE26_M_insert_any_matcher_ecmaILb1ELb1EEEvv>
  20:	mov	x19, x0
  24:	add	x9, x9, #0x0
  28:	add	x10, x10, #0x0
  2c:	add	x1, sp, #0x8
  30:	mov	x0, x20
  34:	stp	x10, x9, [sp, #24]
  38:	str	x8, [sp, #8]
  3c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE26_M_insert_any_matcher_ecmaILb1ELb1EEEvv>
  40:	stp	x20, x0, [x29, #-24]
  44:	stur	x0, [x29, #-8]
  48:	ldr	x9, [x19, #368]
  4c:	ldr	x8, [x19, #352]
  50:	sub	x9, x9, #0x18
  54:	cmp	x8, x9
  58:	b.eq	7c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE26_M_insert_any_matcher_ecmaILb1ELb1EEEvv+0x7c>  // b.none
  5c:	ldur	x9, [x29, #-8]
  60:	ldur	q0, [x29, #-24]
  64:	str	x9, [x8, #16]
  68:	str	q0, [x8]
  6c:	ldr	x8, [x19, #352]
  70:	add	x8, x8, #0x18
  74:	str	x8, [x19, #352]
  78:	b	88 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE26_M_insert_any_matcher_ecmaILb1ELb1EEEvv+0x88>
  7c:	add	x0, x19, #0x130
  80:	sub	x1, x29, #0x18
  84:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE26_M_insert_any_matcher_ecmaILb1ELb1EEEvv>
  88:	ldr	x8, [sp, #24]
  8c:	cbz	x8, a0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE26_M_insert_any_matcher_ecmaILb1ELb1EEEvv+0xa0>
  90:	add	x0, sp, #0x8
  94:	add	x1, sp, #0x8
  98:	mov	w2, #0x3                   	// #3
  9c:	blr	x8
  a0:	ldp	x20, x19, [sp, #80]
  a4:	ldp	x29, x30, [sp, #64]
  a8:	add	sp, sp, #0x60
  ac:	ret

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	mov	w1, #0x2                   	// #2
  10:	mov	x19, x0
  14:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv>
  18:	tbz	w0, #0, 24 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv+0x24>
  1c:	mov	w1, #0x8                   	// #8
  20:	b	38 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv+0x38>
  24:	mov	w1, #0x3                   	// #3
  28:	mov	x0, x19
  2c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv>
  30:	tbz	w0, #0, 6c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv+0x6c>
  34:	mov	w1, #0x10                  	// #16
  38:	mov	x0, x19
  3c:	add	x20, x19, #0x110
  40:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv>
  44:	ldr	x2, [x19, #280]
  48:	mov	w4, w0
  4c:	mov	w3, #0x1                   	// #1
  50:	mov	x0, x20
  54:	mov	x1, xzr
  58:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE14_M_replace_auxEmmmc>
  5c:	ldp	x20, x19, [sp, #16]
  60:	mov	w0, #0x1                   	// #1
  64:	ldp	x29, x30, [sp], #32
  68:	ret
  6c:	mov	x0, x19
  70:	ldp	x20, x19, [sp, #16]
  74:	mov	w1, #0x1                   	// #1
  78:	ldp	x29, x30, [sp], #32
  7c:	b	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE11_M_try_charEv>

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb0ELb0EEEvv:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb0ELb0EEEvv>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #64]
   8:	stp	x20, x19, [sp, #80]
   c:	add	x29, sp, #0x40
  10:	ldr	x8, [x0, #272]
  14:	ldr	x20, [x0, #256]
  18:	adrp	x9, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb0ELb0EEEvv>
  1c:	adrp	x10, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb0ELb0EEEvv>
  20:	ldrb	w8, [x8]
  24:	mov	x19, x0
  28:	add	x9, x9, #0x0
  2c:	add	x10, x10, #0x0
  30:	lsl	w8, w8, #8
  34:	add	x1, sp, #0x8
  38:	mov	x0, x20
  3c:	strh	w8, [sp, #8]
  40:	stp	x10, x9, [sp, #24]
  44:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb0ELb0EEEvv>
  48:	stp	x20, x0, [x29, #-24]
  4c:	stur	x0, [x29, #-8]
  50:	ldr	x9, [x19, #368]
  54:	ldr	x8, [x19, #352]
  58:	sub	x9, x9, #0x18
  5c:	cmp	x8, x9
  60:	b.eq	84 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb0ELb0EEEvv+0x84>  // b.none
  64:	ldur	x9, [x29, #-8]
  68:	ldur	q0, [x29, #-24]
  6c:	str	x9, [x8, #16]
  70:	str	q0, [x8]
  74:	ldr	x8, [x19, #352]
  78:	add	x8, x8, #0x18
  7c:	str	x8, [x19, #352]
  80:	b	90 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb0ELb0EEEvv+0x90>
  84:	add	x0, x19, #0x130
  88:	sub	x1, x29, #0x18
  8c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb0ELb0EEEvv>
  90:	ldr	x8, [sp, #24]
  94:	cbz	x8, a8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb0ELb0EEEvv+0xa8>
  98:	add	x0, sp, #0x8
  9c:	add	x1, sp, #0x8
  a0:	mov	w2, #0x3                   	// #3
  a4:	blr	x8
  a8:	ldp	x20, x19, [sp, #80]
  ac:	ldp	x29, x30, [sp, #64]
  b0:	add	sp, sp, #0x60
  b4:	ret

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb0ELb1EEEvv:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb0ELb1EEEvv>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #64]
   8:	stp	x20, x19, [sp, #80]
   c:	add	x29, sp, #0x40
  10:	ldr	x8, [x0, #272]
  14:	ldr	x20, [x0, #256]
  18:	ldr	x9, [x0, #384]
  1c:	adrp	x10, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb0ELb1EEEvv>
  20:	ldrb	w8, [x8]
  24:	adrp	x11, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb0ELb1EEEvv>
  28:	mov	x19, x0
  2c:	add	x10, x10, #0x0
  30:	add	x11, x11, #0x0
  34:	add	x1, sp, #0x8
  38:	mov	x0, x20
  3c:	stp	x9, x8, [sp, #8]
  40:	stp	x11, x10, [sp, #24]
  44:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb0ELb1EEEvv>
  48:	stp	x20, x0, [x29, #-24]
  4c:	stur	x0, [x29, #-8]
  50:	ldr	x9, [x19, #368]
  54:	ldr	x8, [x19, #352]
  58:	sub	x9, x9, #0x18
  5c:	cmp	x8, x9
  60:	b.eq	84 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb0ELb1EEEvv+0x84>  // b.none
  64:	ldur	x9, [x29, #-8]
  68:	ldur	q0, [x29, #-24]
  6c:	str	x9, [x8, #16]
  70:	str	q0, [x8]
  74:	ldr	x8, [x19, #352]
  78:	add	x8, x8, #0x18
  7c:	str	x8, [x19, #352]
  80:	b	90 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb0ELb1EEEvv+0x90>
  84:	add	x0, x19, #0x130
  88:	sub	x1, x29, #0x18
  8c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb0ELb1EEEvv>
  90:	ldr	x8, [sp, #24]
  94:	cbz	x8, a8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb0ELb1EEEvv+0xa8>
  98:	add	x0, sp, #0x8
  9c:	add	x1, sp, #0x8
  a0:	mov	w2, #0x3                   	// #3
  a4:	blr	x8
  a8:	ldp	x20, x19, [sp, #80]
  ac:	ldp	x29, x30, [sp, #64]
  b0:	add	sp, sp, #0x60
  b4:	ret

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb1ELb0EEEvv:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb1ELb0EEEvv>:
   0:	sub	sp, sp, #0x70
   4:	stp	x29, x30, [sp, #64]
   8:	stp	x22, x21, [sp, #80]
   c:	stp	x20, x19, [sp, #96]
  10:	add	x29, sp, #0x40
  14:	ldr	x8, [x0, #272]
  18:	ldr	x21, [x0, #384]
  1c:	ldr	x20, [x0, #256]
  20:	mov	x19, x0
  24:	ldrb	w22, [x8]
  28:	mov	x0, x21
  2c:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  30:	ldr	x8, [x0]
  34:	mov	w1, w22
  38:	ldr	x8, [x8, #32]
  3c:	blr	x8
  40:	adrp	x9, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb1ELb0EEEvv>
  44:	adrp	x10, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb1ELb0EEEvv>
  48:	and	x8, x0, #0xff
  4c:	add	x9, x9, #0x0
  50:	add	x10, x10, #0x0
  54:	add	x1, sp, #0x8
  58:	mov	x0, x20
  5c:	stp	x21, x8, [sp, #8]
  60:	stp	x10, x9, [sp, #24]
  64:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb1ELb0EEEvv>
  68:	stp	x20, x0, [x29, #-24]
  6c:	stur	x0, [x29, #-8]
  70:	ldr	x9, [x19, #368]
  74:	ldr	x8, [x19, #352]
  78:	sub	x9, x9, #0x18
  7c:	cmp	x8, x9
  80:	b.eq	a4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb1ELb0EEEvv+0xa4>  // b.none
  84:	ldur	x9, [x29, #-8]
  88:	ldur	q0, [x29, #-24]
  8c:	str	x9, [x8, #16]
  90:	str	q0, [x8]
  94:	ldr	x8, [x19, #352]
  98:	add	x8, x8, #0x18
  9c:	str	x8, [x19, #352]
  a0:	b	b0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb1ELb0EEEvv+0xb0>
  a4:	add	x0, x19, #0x130
  a8:	sub	x1, x29, #0x18
  ac:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb1ELb0EEEvv>
  b0:	ldr	x8, [sp, #24]
  b4:	cbz	x8, c8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb1ELb0EEEvv+0xc8>
  b8:	add	x0, sp, #0x8
  bc:	add	x1, sp, #0x8
  c0:	mov	w2, #0x3                   	// #3
  c4:	blr	x8
  c8:	ldp	x20, x19, [sp, #96]
  cc:	ldp	x22, x21, [sp, #80]
  d0:	ldp	x29, x30, [sp, #64]
  d4:	add	sp, sp, #0x70
  d8:	ret

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb1ELb1EEEvv:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb1ELb1EEEvv>:
   0:	sub	sp, sp, #0x70
   4:	stp	x29, x30, [sp, #64]
   8:	stp	x22, x21, [sp, #80]
   c:	stp	x20, x19, [sp, #96]
  10:	add	x29, sp, #0x40
  14:	ldr	x8, [x0, #272]
  18:	ldr	x21, [x0, #384]
  1c:	ldr	x20, [x0, #256]
  20:	mov	x19, x0
  24:	ldrb	w22, [x8]
  28:	mov	x0, x21
  2c:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  30:	ldr	x8, [x0]
  34:	mov	w1, w22
  38:	ldr	x8, [x8, #32]
  3c:	blr	x8
  40:	adrp	x9, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb1ELb1EEEvv>
  44:	adrp	x10, 0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb1ELb1EEEvv>
  48:	and	x8, x0, #0xff
  4c:	add	x9, x9, #0x0
  50:	add	x10, x10, #0x0
  54:	add	x1, sp, #0x8
  58:	mov	x0, x20
  5c:	stp	x21, x8, [sp, #8]
  60:	stp	x10, x9, [sp, #24]
  64:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb1ELb1EEEvv>
  68:	stp	x20, x0, [x29, #-24]
  6c:	stur	x0, [x29, #-8]
  70:	ldr	x9, [x19, #368]
  74:	ldr	x8, [x19, #352]
  78:	sub	x9, x9, #0x18
  7c:	cmp	x8, x9
  80:	b.eq	a4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb1ELb1EEEvv+0xa4>  // b.none
  84:	ldur	x9, [x29, #-8]
  88:	ldur	q0, [x29, #-24]
  8c:	str	x9, [x8, #16]
  90:	str	q0, [x8]
  94:	ldr	x8, [x19, #352]
  98:	add	x8, x8, #0x18
  9c:	str	x8, [x19, #352]
  a0:	b	b0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb1ELb1EEEvv+0xb0>
  a4:	add	x0, x19, #0x130
  a8:	sub	x1, x29, #0x18
  ac:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb1ELb1EEEvv>
  b0:	ldr	x8, [sp, #24]
  b4:	cbz	x8, c8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE22_M_insert_char_matcherILb1ELb1EEEvv+0xc8>
  b8:	add	x0, sp, #0x8
  bc:	add	x1, sp, #0x8
  c0:	mov	w2, #0x3                   	// #3
  c4:	blr	x8
  c8:	ldp	x20, x19, [sp, #96]
  cc:	ldp	x22, x21, [sp, #80]
  d0:	ldp	x29, x30, [sp, #64]
  d4:	add	sp, sp, #0x70
  d8:	ret

Disassembly of section .text._ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE17_M_insert_backrefEm:

0000000000000000 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE17_M_insert_backrefEm>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #96]
   8:	str	x19, [sp, #112]
   c:	add	x29, sp, #0x60
  10:	ldrb	w8, [x0, #25]
  14:	tbnz	w8, #2, dc <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE17_M_insert_backrefEm+0xdc>
  18:	ldr	x8, [x0, #40]
  1c:	cmp	x8, x1
  20:	b.ls	dc <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE17_M_insert_backrefEm+0xdc>  // b.plast
  24:	ldp	x8, x9, [x0]
  28:	cmp	x8, x9
  2c:	b.eq	44 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE17_M_insert_backrefEm+0x44>  // b.none
  30:	ldr	x10, [x8], #8
  34:	cmp	x10, x1
  38:	b.eq	dc <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE17_M_insert_backrefEm+0xdc>  // b.none
  3c:	cmp	x9, x8
  40:	b.ne	30 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE17_M_insert_backrefEm+0x30>  // b.any
  44:	mov	w8, #0x1                   	// #1
  48:	mov	w9, #0x3                   	// #3
  4c:	mov	x10, #0xffffffffffffffff    	// #-1
  50:	strb	w8, [x0, #48]
  54:	str	w9, [sp, #48]
  58:	stp	x10, x1, [sp, #56]
  5c:	ldp	q2, q0, [sp, #64]
  60:	ldr	q1, [sp, #48]
  64:	mov	x1, sp
  68:	stp	q2, q0, [sp, #16]
  6c:	str	q1, [sp]
  70:	bl	0 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE17_M_insert_backrefEm>
  74:	ldr	w8, [sp]
  78:	mov	x19, x0
  7c:	cmp	w8, #0xb
  80:	b.ne	c8 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE17_M_insert_backrefEm+0xc8>  // b.any
  84:	ldr	x8, [sp, #32]
  88:	cbz	x8, c8 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE17_M_insert_backrefEm+0xc8>
  8c:	mov	x9, sp
  90:	add	x0, x9, #0x10
  94:	mov	w2, #0x3                   	// #3
  98:	mov	x1, x0
  9c:	blr	x8
  a0:	ldr	w8, [sp, #48]
  a4:	cmp	w8, #0xb
  a8:	b.ne	c8 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE17_M_insert_backrefEm+0xc8>  // b.any
  ac:	ldr	x8, [sp, #80]
  b0:	cbz	x8, c8 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE17_M_insert_backrefEm+0xc8>
  b4:	add	x9, sp, #0x30
  b8:	add	x0, x9, #0x10
  bc:	mov	w2, #0x3                   	// #3
  c0:	mov	x1, x0
  c4:	blr	x8
  c8:	mov	x0, x19
  cc:	ldr	x19, [sp, #112]
  d0:	ldp	x29, x30, [sp, #96]
  d4:	add	sp, sp, #0x80
  d8:	ret
  dc:	bl	0 <abort>

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE16_M_cur_int_valueEi:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE16_M_cur_int_valueEi>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	str	x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	ldr	x8, [x0, #280]
  18:	cbz	x8, 64 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE16_M_cur_int_valueEi+0x64>
  1c:	mov	w20, w1
  20:	mov	x19, x0
  24:	mov	x21, xzr
  28:	mov	x0, xzr
  2c:	sxtw	x22, w20
  30:	ldr	x9, [x19, #272]
  34:	ldr	x8, [x19, #384]
  38:	mul	x23, x0, x22
  3c:	mov	w2, w20
  40:	ldrb	w1, [x9, x21]
  44:	mov	x0, x8
  48:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE16_M_cur_int_valueEi>
  4c:	ldr	x8, [x19, #280]
  50:	add	x21, x21, #0x1
  54:	add	x0, x23, w0, sxtw
  58:	cmp	x21, x8
  5c:	b.cc	30 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE16_M_cur_int_valueEi+0x30>  // b.lo, b.ul, b.last
  60:	b	68 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE16_M_cur_int_valueEi+0x68>
  64:	mov	w0, wzr
  68:	ldp	x20, x19, [sp, #48]
  6c:	ldp	x22, x21, [sp, #32]
  70:	ldr	x23, [sp, #16]
  74:	ldp	x29, x30, [sp], #64
  78:	ret

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv>:
   0:	sub	sp, sp, #0x1b0
   4:	stp	x29, x30, [sp, #368]
   8:	stp	x28, x23, [sp, #384]
   c:	stp	x22, x21, [sp, #400]
  10:	stp	x20, x19, [sp, #416]
  14:	add	x29, sp, #0x170
  18:	ldr	x8, [x0, #272]
  1c:	ldp	x10, x9, [x0, #384]
  20:	mov	x19, x0
  24:	add	x22, sp, #0xb8
  28:	ldrb	w8, [x8]
  2c:	ldr	x9, [x9, #48]
  30:	add	x1, x0, #0x110
  34:	movi	v0.2d, #0x0
  38:	sub	x0, x29, #0xa0
  3c:	add	x8, x9, x8, lsl #1
  40:	ldrb	w8, [x8, #1]
  44:	mov	w2, wzr
  48:	stur	wzr, [x22, #119]
  4c:	stp	q0, q0, [x29, #-96]
  50:	and	w8, w8, #0x1
  54:	stp	q0, q0, [x29, #-128]
  58:	stp	q0, q0, [x29, #-160]
  5c:	stur	x10, [x29, #-56]
  60:	sturb	w8, [x29, #-48]
  64:	stp	q0, q0, [x22, #144]
  68:	sub	x21, x29, #0xa0
  6c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv>
  70:	sub	x0, x29, #0xa0
  74:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv>
  78:	ldur	q1, [x29, #-112]
  7c:	ldr	x20, [x19, #256]
  80:	ldur	x8, [x29, #-144]
  84:	ldur	q0, [x29, #-160]
  88:	str	q1, [sp, #48]
  8c:	ldp	q1, q2, [x29, #-48]
  90:	stp	xzr, xzr, [x29, #-152]
  94:	stur	xzr, [x29, #-160]
  98:	ldur	x9, [x29, #-120]
  9c:	str	x8, [sp, #16]
  a0:	ldur	x8, [x29, #-96]
  a4:	stp	q1, q2, [sp, #112]
  a8:	ldur	q2, [x22, #48]
  ac:	stp	xzr, xzr, [x29, #-136]
  b0:	stp	xzr, xzr, [x29, #-120]
  b4:	stp	xzr, xzr, [x29, #-104]
  b8:	str	x9, [sp, #40]
  bc:	ldur	x9, [x29, #-72]
  c0:	str	x8, [sp, #64]
  c4:	str	q0, [sp]
  c8:	ldur	q0, [x29, #-64]
  cc:	ldur	x8, [x29, #-16]
  d0:	stur	q2, [sp, #24]
  d4:	ldur	q2, [x22, #96]
  d8:	add	x0, sp, #0x98
  dc:	mov	x1, sp
  e0:	mov	x23, sp
  e4:	str	x9, [sp, #88]
  e8:	stp	xzr, xzr, [x29, #-88]
  ec:	stur	xzr, [x29, #-72]
  f0:	str	x8, [sp, #144]
  f4:	stur	q2, [sp, #72]
  f8:	str	q0, [sp, #96]
  fc:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv>
 100:	add	x1, sp, #0x98
 104:	mov	x0, x20
 108:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv>
 10c:	stp	x20, x0, [sp, #184]
 110:	str	x0, [sp, #200]
 114:	ldr	x9, [x19, #368]
 118:	ldr	x8, [x19, #352]
 11c:	sub	x9, x9, #0x18
 120:	cmp	x8, x9
 124:	b.eq	148 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv+0x148>  // b.none
 128:	ldr	x9, [sp, #200]
 12c:	ldr	q0, [x22]
 130:	str	x9, [x8, #16]
 134:	str	q0, [x8]
 138:	ldr	x8, [x19, #352]
 13c:	add	x8, x8, #0x18
 140:	str	x8, [x19, #352]
 144:	b	154 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv+0x154>
 148:	add	x0, x19, #0x130
 14c:	add	x1, sp, #0xb8
 150:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv>
 154:	ldr	x8, [sp, #168]
 158:	cbz	x8, 16c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv+0x16c>
 15c:	add	x0, sp, #0x98
 160:	add	x1, sp, #0x98
 164:	mov	w2, #0x3                   	// #3
 168:	blr	x8
 16c:	ldr	x0, [sp, #72]
 170:	add	x19, x23, #0x18
 174:	cbz	x0, 17c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv+0x17c>
 178:	bl	0 <_ZdlPv>
 17c:	ldr	x0, [sp, #48]
 180:	cbz	x0, 188 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv+0x188>
 184:	bl	0 <_ZdlPv>
 188:	mov	x0, x19
 18c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv>
 190:	ldr	x0, [sp]
 194:	cbz	x0, 19c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv+0x19c>
 198:	bl	0 <_ZdlPv>
 19c:	ldur	x0, [x29, #-88]
 1a0:	add	x19, x21, #0x18
 1a4:	cbz	x0, 1ac <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv+0x1ac>
 1a8:	bl	0 <_ZdlPv>
 1ac:	ldur	x0, [x29, #-112]
 1b0:	cbz	x0, 1b8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv+0x1b8>
 1b4:	bl	0 <_ZdlPv>
 1b8:	mov	x0, x19
 1bc:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv>
 1c0:	ldur	x0, [x29, #-160]
 1c4:	cbz	x0, 1cc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb0EEEvv+0x1cc>
 1c8:	bl	0 <_ZdlPv>
 1cc:	ldp	x20, x19, [sp, #416]
 1d0:	ldp	x22, x21, [sp, #400]
 1d4:	ldp	x28, x23, [sp, #384]
 1d8:	ldp	x29, x30, [sp, #368]
 1dc:	add	sp, sp, #0x1b0
 1e0:	ret

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv>:
   0:	sub	sp, sp, #0x1c0
   4:	stp	x29, x30, [sp, #384]
   8:	stp	x28, x23, [sp, #400]
   c:	stp	x22, x21, [sp, #416]
  10:	stp	x20, x19, [sp, #432]
  14:	add	x29, sp, #0x180
  18:	ldr	x8, [x0, #272]
  1c:	ldp	x10, x9, [x0, #384]
  20:	mov	x19, x0
  24:	sub	x21, x29, #0xb8
  28:	ldrb	w8, [x8]
  2c:	ldr	x9, [x9, #48]
  30:	add	x1, x0, #0x110
  34:	movi	v0.2d, #0x0
  38:	sub	x0, x29, #0xa0
  3c:	add	x8, x9, x8, lsl #1
  40:	ldrb	w8, [x8, #1]
  44:	mov	w2, wzr
  48:	sub	x23, x29, #0xa0
  4c:	stur	wzr, [x21, #119]
  50:	and	w8, w8, #0x1
  54:	stp	q0, q0, [x29, #-96]
  58:	stp	q0, q0, [x29, #-128]
  5c:	stp	q0, q0, [x29, #-160]
  60:	stp	x10, x10, [x29, #-56]
  64:	sturb	w8, [x29, #-40]
  68:	stp	q0, q0, [x29, #-32]
  6c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv>
  70:	sub	x0, x29, #0xa0
  74:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv>
  78:	ldur	q0, [x29, #-160]
  7c:	ldur	x8, [x29, #-144]
  80:	ldur	q1, [x29, #-112]
  84:	ldr	x20, [x19, #256]
  88:	ldur	x9, [x29, #-120]
  8c:	str	q0, [sp]
  90:	ldp	q0, q4, [x29, #-32]
  94:	stp	xzr, xzr, [x29, #-152]
  98:	stur	xzr, [x29, #-160]
  9c:	str	x8, [sp, #16]
  a0:	ldur	x8, [x29, #-96]
  a4:	str	q1, [sp, #48]
  a8:	ldur	q1, [x21, #48]
  ac:	stp	xzr, xzr, [x29, #-136]
  b0:	stp	xzr, xzr, [x29, #-120]
  b4:	stp	xzr, xzr, [x29, #-104]
  b8:	str	x9, [sp, #40]
  bc:	ldur	x9, [x29, #-72]
  c0:	ldp	q2, q3, [x29, #-64]
  c4:	stp	q0, q4, [sp, #128]
  c8:	ldur	q0, [x21, #96]
  cc:	add	x0, sp, #0xa8
  d0:	mov	x1, sp
  d4:	str	x8, [sp, #64]
  d8:	mov	x22, sp
  dc:	stp	xzr, xzr, [x29, #-88]
  e0:	stur	xzr, [x29, #-72]
  e4:	str	x9, [sp, #88]
  e8:	stur	q1, [sp, #24]
  ec:	stur	q0, [sp, #72]
  f0:	stp	q2, q3, [sp, #96]
  f4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv>
  f8:	add	x1, sp, #0xa8
  fc:	mov	x0, x20
 100:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv>
 104:	stp	x20, x0, [x29, #-184]
 108:	stur	x0, [x29, #-168]
 10c:	ldr	x9, [x19, #368]
 110:	ldr	x8, [x19, #352]
 114:	sub	x9, x9, #0x18
 118:	cmp	x8, x9
 11c:	b.eq	140 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv+0x140>  // b.none
 120:	ldur	x9, [x29, #-168]
 124:	ldr	q0, [x21]
 128:	str	x9, [x8, #16]
 12c:	str	q0, [x8]
 130:	ldr	x8, [x19, #352]
 134:	add	x8, x8, #0x18
 138:	str	x8, [x19, #352]
 13c:	b	14c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv+0x14c>
 140:	add	x0, x19, #0x130
 144:	sub	x1, x29, #0xb8
 148:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv>
 14c:	ldr	x8, [sp, #184]
 150:	add	x21, x22, #0x18
 154:	add	x22, x22, #0x30
 158:	cbz	x8, 16c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv+0x16c>
 15c:	add	x0, sp, #0xa8
 160:	add	x1, sp, #0xa8
 164:	mov	w2, #0x3                   	// #3
 168:	blr	x8
 16c:	ldr	x0, [sp, #72]
 170:	cbz	x0, 178 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv+0x178>
 174:	bl	0 <_ZdlPv>
 178:	mov	x0, x22
 17c:	add	x20, x23, #0x30
 180:	add	x19, x23, #0x18
 184:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv>
 188:	mov	x0, x21
 18c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv>
 190:	ldr	x0, [sp]
 194:	cbz	x0, 19c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv+0x19c>
 198:	bl	0 <_ZdlPv>
 19c:	ldur	x0, [x29, #-88]
 1a0:	cbz	x0, 1a8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv+0x1a8>
 1a4:	bl	0 <_ZdlPv>
 1a8:	mov	x0, x20
 1ac:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv>
 1b0:	mov	x0, x19
 1b4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv>
 1b8:	ldur	x0, [x29, #-160]
 1bc:	cbz	x0, 1c4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb0ELb1EEEvv+0x1c4>
 1c0:	bl	0 <_ZdlPv>
 1c4:	ldp	x20, x19, [sp, #432]
 1c8:	ldp	x22, x21, [sp, #416]
 1cc:	ldp	x28, x23, [sp, #400]
 1d0:	ldp	x29, x30, [sp, #384]
 1d4:	add	sp, sp, #0x1c0
 1d8:	ret

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv>:
   0:	sub	sp, sp, #0x1c0
   4:	stp	x29, x30, [sp, #384]
   8:	stp	x28, x23, [sp, #400]
   c:	stp	x22, x21, [sp, #416]
  10:	stp	x20, x19, [sp, #432]
  14:	add	x29, sp, #0x180
  18:	ldr	x8, [x0, #272]
  1c:	ldp	x10, x9, [x0, #384]
  20:	mov	x19, x0
  24:	sub	x22, x29, #0xb8
  28:	ldrb	w8, [x8]
  2c:	ldr	x9, [x9, #48]
  30:	add	x1, x0, #0x110
  34:	movi	v0.2d, #0x0
  38:	sub	x0, x29, #0xa0
  3c:	add	x8, x9, x8, lsl #1
  40:	ldrb	w8, [x8, #1]
  44:	mov	w2, wzr
  48:	stur	wzr, [x22, #119]
  4c:	stp	q0, q0, [x29, #-96]
  50:	and	w8, w8, #0x1
  54:	stp	q0, q0, [x29, #-128]
  58:	stp	q0, q0, [x29, #-160]
  5c:	stp	x10, x10, [x29, #-56]
  60:	sturb	w8, [x29, #-40]
  64:	stp	q0, q0, [x29, #-32]
  68:	sub	x21, x29, #0xa0
  6c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv>
  70:	sub	x0, x29, #0xa0
  74:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv>
  78:	ldur	q0, [x29, #-160]
  7c:	ldur	x8, [x29, #-144]
  80:	ldur	q1, [x29, #-112]
  84:	ldr	x20, [x19, #256]
  88:	ldur	x9, [x29, #-120]
  8c:	str	q0, [sp]
  90:	ldp	q0, q4, [x29, #-32]
  94:	stp	xzr, xzr, [x29, #-152]
  98:	stur	xzr, [x29, #-160]
  9c:	str	x8, [sp, #16]
  a0:	ldur	x8, [x29, #-96]
  a4:	str	q1, [sp, #48]
  a8:	ldur	q1, [x22, #48]
  ac:	stp	xzr, xzr, [x29, #-136]
  b0:	stp	xzr, xzr, [x29, #-120]
  b4:	stp	xzr, xzr, [x29, #-104]
  b8:	str	x9, [sp, #40]
  bc:	ldur	x9, [x29, #-72]
  c0:	ldp	q2, q3, [x29, #-64]
  c4:	stp	q0, q4, [sp, #128]
  c8:	ldur	q0, [x22, #96]
  cc:	add	x0, sp, #0xa8
  d0:	mov	x1, sp
  d4:	str	x8, [sp, #64]
  d8:	mov	x23, sp
  dc:	stp	xzr, xzr, [x29, #-88]
  e0:	stur	xzr, [x29, #-72]
  e4:	str	x9, [sp, #88]
  e8:	stur	q1, [sp, #24]
  ec:	stur	q0, [sp, #72]
  f0:	stp	q2, q3, [sp, #96]
  f4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv>
  f8:	add	x1, sp, #0xa8
  fc:	mov	x0, x20
 100:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv>
 104:	stp	x20, x0, [x29, #-184]
 108:	stur	x0, [x29, #-168]
 10c:	ldr	x9, [x19, #368]
 110:	ldr	x8, [x19, #352]
 114:	sub	x9, x9, #0x18
 118:	cmp	x8, x9
 11c:	b.eq	140 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv+0x140>  // b.none
 120:	ldur	x9, [x29, #-168]
 124:	ldr	q0, [x22]
 128:	str	x9, [x8, #16]
 12c:	str	q0, [x8]
 130:	ldr	x8, [x19, #352]
 134:	add	x8, x8, #0x18
 138:	str	x8, [x19, #352]
 13c:	b	14c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv+0x14c>
 140:	add	x0, x19, #0x130
 144:	sub	x1, x29, #0xb8
 148:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv>
 14c:	ldr	x8, [sp, #184]
 150:	cbz	x8, 164 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv+0x164>
 154:	add	x0, sp, #0xa8
 158:	add	x1, sp, #0xa8
 15c:	mov	w2, #0x3                   	// #3
 160:	blr	x8
 164:	ldr	x0, [sp, #72]
 168:	add	x19, x23, #0x18
 16c:	cbz	x0, 174 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv+0x174>
 170:	bl	0 <_ZdlPv>
 174:	ldr	x0, [sp, #48]
 178:	cbz	x0, 180 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv+0x180>
 17c:	bl	0 <_ZdlPv>
 180:	mov	x0, x19
 184:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv>
 188:	ldr	x0, [sp]
 18c:	cbz	x0, 194 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv+0x194>
 190:	bl	0 <_ZdlPv>
 194:	ldur	x0, [x29, #-88]
 198:	add	x19, x21, #0x18
 19c:	cbz	x0, 1a4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv+0x1a4>
 1a0:	bl	0 <_ZdlPv>
 1a4:	ldur	x0, [x29, #-112]
 1a8:	cbz	x0, 1b0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv+0x1b0>
 1ac:	bl	0 <_ZdlPv>
 1b0:	mov	x0, x19
 1b4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv>
 1b8:	ldur	x0, [x29, #-160]
 1bc:	cbz	x0, 1c4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb0EEEvv+0x1c4>
 1c0:	bl	0 <_ZdlPv>
 1c4:	ldp	x20, x19, [sp, #432]
 1c8:	ldp	x22, x21, [sp, #416]
 1cc:	ldp	x28, x23, [sp, #400]
 1d0:	ldp	x29, x30, [sp, #384]
 1d4:	add	sp, sp, #0x1c0
 1d8:	ret

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv>:
   0:	sub	sp, sp, #0x1c0
   4:	stp	x29, x30, [sp, #384]
   8:	stp	x28, x23, [sp, #400]
   c:	stp	x22, x21, [sp, #416]
  10:	stp	x20, x19, [sp, #432]
  14:	add	x29, sp, #0x180
  18:	ldr	x8, [x0, #272]
  1c:	ldp	x10, x9, [x0, #384]
  20:	mov	x19, x0
  24:	sub	x21, x29, #0xb8
  28:	ldrb	w8, [x8]
  2c:	ldr	x9, [x9, #48]
  30:	add	x1, x0, #0x110
  34:	movi	v0.2d, #0x0
  38:	sub	x0, x29, #0xa0
  3c:	add	x8, x9, x8, lsl #1
  40:	ldrb	w8, [x8, #1]
  44:	mov	w2, wzr
  48:	sub	x23, x29, #0xa0
  4c:	stur	wzr, [x21, #119]
  50:	and	w8, w8, #0x1
  54:	stp	q0, q0, [x29, #-96]
  58:	stp	q0, q0, [x29, #-128]
  5c:	stp	q0, q0, [x29, #-160]
  60:	stp	x10, x10, [x29, #-56]
  64:	sturb	w8, [x29, #-40]
  68:	stp	q0, q0, [x29, #-32]
  6c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv>
  70:	sub	x0, x29, #0xa0
  74:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv>
  78:	ldur	q0, [x29, #-160]
  7c:	ldur	x8, [x29, #-144]
  80:	ldur	q1, [x29, #-112]
  84:	ldr	x20, [x19, #256]
  88:	ldur	x9, [x29, #-120]
  8c:	str	q0, [sp]
  90:	ldp	q0, q4, [x29, #-32]
  94:	stp	xzr, xzr, [x29, #-152]
  98:	stur	xzr, [x29, #-160]
  9c:	str	x8, [sp, #16]
  a0:	ldur	x8, [x29, #-96]
  a4:	str	q1, [sp, #48]
  a8:	ldur	q1, [x21, #48]
  ac:	stp	xzr, xzr, [x29, #-136]
  b0:	stp	xzr, xzr, [x29, #-120]
  b4:	stp	xzr, xzr, [x29, #-104]
  b8:	str	x9, [sp, #40]
  bc:	ldur	x9, [x29, #-72]
  c0:	ldp	q2, q3, [x29, #-64]
  c4:	stp	q0, q4, [sp, #128]
  c8:	ldur	q0, [x21, #96]
  cc:	add	x0, sp, #0xa8
  d0:	mov	x1, sp
  d4:	str	x8, [sp, #64]
  d8:	mov	x22, sp
  dc:	stp	xzr, xzr, [x29, #-88]
  e0:	stur	xzr, [x29, #-72]
  e4:	str	x9, [sp, #88]
  e8:	stur	q1, [sp, #24]
  ec:	stur	q0, [sp, #72]
  f0:	stp	q2, q3, [sp, #96]
  f4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv>
  f8:	add	x1, sp, #0xa8
  fc:	mov	x0, x20
 100:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv>
 104:	stp	x20, x0, [x29, #-184]
 108:	stur	x0, [x29, #-168]
 10c:	ldr	x9, [x19, #368]
 110:	ldr	x8, [x19, #352]
 114:	sub	x9, x9, #0x18
 118:	cmp	x8, x9
 11c:	b.eq	140 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv+0x140>  // b.none
 120:	ldur	x9, [x29, #-168]
 124:	ldr	q0, [x21]
 128:	str	x9, [x8, #16]
 12c:	str	q0, [x8]
 130:	ldr	x8, [x19, #352]
 134:	add	x8, x8, #0x18
 138:	str	x8, [x19, #352]
 13c:	b	14c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv+0x14c>
 140:	add	x0, x19, #0x130
 144:	sub	x1, x29, #0xb8
 148:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv>
 14c:	ldr	x8, [sp, #184]
 150:	add	x21, x22, #0x18
 154:	add	x22, x22, #0x30
 158:	cbz	x8, 16c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv+0x16c>
 15c:	add	x0, sp, #0xa8
 160:	add	x1, sp, #0xa8
 164:	mov	w2, #0x3                   	// #3
 168:	blr	x8
 16c:	ldr	x0, [sp, #72]
 170:	cbz	x0, 178 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv+0x178>
 174:	bl	0 <_ZdlPv>
 178:	mov	x0, x22
 17c:	add	x20, x23, #0x30
 180:	add	x19, x23, #0x18
 184:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv>
 188:	mov	x0, x21
 18c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv>
 190:	ldr	x0, [sp]
 194:	cbz	x0, 19c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv+0x19c>
 198:	bl	0 <_ZdlPv>
 19c:	ldur	x0, [x29, #-88]
 1a0:	cbz	x0, 1a8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv+0x1a8>
 1a4:	bl	0 <_ZdlPv>
 1a8:	mov	x0, x20
 1ac:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv>
 1b0:	mov	x0, x19
 1b4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv>
 1b8:	ldur	x0, [x29, #-160]
 1bc:	cbz	x0, 1c4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE33_M_insert_character_class_matcherILb1ELb1EEEvv+0x1c4>
 1c0:	bl	0 <_ZdlPv>
 1c4:	ldp	x20, x19, [sp, #432]
 1c8:	ldp	x22, x21, [sp, #416]
 1cc:	ldp	x28, x23, [sp, #400]
 1d0:	ldp	x29, x30, [sp, #384]
 1d4:	add	sp, sp, #0x1c0
 1d8:	ret

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	mov	w1, #0xa                   	// #10
  10:	mov	x19, x0
  14:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv>
  18:	mov	w20, w0
  1c:	tbnz	w0, #0, 30 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv+0x30>
  20:	mov	w1, #0x9                   	// #9
  24:	mov	x0, x19
  28:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv>
  2c:	tbz	w0, #0, 60 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv+0x60>
  30:	ldr	w8, [x19]
  34:	tbnz	w8, #0, 4c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv+0x4c>
  38:	and	w1, w20, #0x1
  3c:	mov	x0, x19
  40:	tbz	w8, #3, 68 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv+0x68>
  44:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv>
  48:	b	74 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv+0x74>
  4c:	and	w1, w20, #0x1
  50:	mov	x0, x19
  54:	tbz	w8, #3, 70 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv+0x70>
  58:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv>
  5c:	b	74 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv+0x74>
  60:	mov	w0, wzr
  64:	b	78 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv+0x78>
  68:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv>
  6c:	b	74 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv+0x74>
  70:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE21_M_bracket_expressionEv>
  74:	mov	w0, #0x1                   	// #1
  78:	ldp	x20, x19, [sp, #16]
  7c:	ldp	x29, x30, [sp], #32
  80:	ret

Disassembly of section .text._ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE17_M_insert_matcherESt8functionIFbcEE:

0000000000000000 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE17_M_insert_matcherESt8functionIFbcEE>:
   0:	sub	sp, sp, #0x90
   4:	stp	x29, x30, [sp, #112]
   8:	str	x19, [sp, #128]
   c:	add	x29, sp, #0x70
  10:	mov	w8, #0xb                   	// #11
  14:	mov	x9, #0xffffffffffffffff    	// #-1
  18:	str	w8, [sp, #48]
  1c:	str	x9, [sp, #56]
  20:	ldp	x8, x9, [x1, #16]
  24:	str	xzr, [x1, #16]
  28:	ldr	q0, [x1]
  2c:	mov	x1, sp
  30:	stp	x8, x9, [sp, #80]
  34:	ldr	q1, [sp, #80]
  38:	str	q0, [sp, #64]
  3c:	stp	q0, q1, [sp, #16]
  40:	ldr	q1, [sp, #48]
  44:	ldr	x10, [sp, #40]
  48:	stp	x8, x9, [sp, #32]
  4c:	str	q1, [sp]
  50:	stp	xzr, x10, [sp, #80]
  54:	bl	0 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE17_M_insert_matcherESt8functionIFbcEE>
  58:	ldr	w8, [sp]
  5c:	mov	x19, x0
  60:	cmp	w8, #0xb
  64:	b.ne	90 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE17_M_insert_matcherESt8functionIFbcEE+0x90>  // b.any
  68:	ldr	x8, [sp, #32]
  6c:	cbz	x8, 90 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE17_M_insert_matcherESt8functionIFbcEE+0x90>
  70:	mov	x9, sp
  74:	add	x0, x9, #0x10
  78:	mov	w2, #0x3                   	// #3
  7c:	mov	x1, x0
  80:	blr	x8
  84:	ldr	w8, [sp, #48]
  88:	cmp	w8, #0xb
  8c:	b.ne	ac <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE17_M_insert_matcherESt8functionIFbcEE+0xac>  // b.any
  90:	ldr	x8, [sp, #80]
  94:	cbz	x8, ac <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE17_M_insert_matcherESt8functionIFbcEE+0xac>
  98:	add	x9, sp, #0x30
  9c:	add	x0, x9, #0x10
  a0:	mov	w2, #0x3                   	// #3
  a4:	mov	x1, x0
  a8:	blr	x8
  ac:	mov	x0, x19
  b0:	ldr	x19, [sp, #128]
  b4:	ldp	x29, x30, [sp, #112]
  b8:	add	sp, sp, #0x90
  bc:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb0EEEE9_M_invokeERKSt9_Any_dataOc:

0000000000000000 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb0EEEE9_M_invokeERKSt9_Any_dataOc>:
   0:	ldrb	w1, [x1]
   4:	b	0 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb0EEEE9_M_invokeERKSt9_Any_dataOc>

Disassembly of section .text._ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>:
   0:	cmp	w2, #0x2
   4:	b.eq	18 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x18>  // b.none
   8:	cmp	w2, #0x1
   c:	b.ne	20 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x20>  // b.any
  10:	str	x1, [x0]
  14:	b	20 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x20>
  18:	ldrb	w8, [x1]
  1c:	strb	w8, [x0]
  20:	mov	w0, wzr
  24:	ret

Disassembly of section .text._ZNKSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb0EEclEc:

0000000000000000 <_ZNKSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb0EEclEc>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	adrp	x8, 0 <_ZNKSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb0EEclEc>
  10:	ldr	x8, [x8]
  14:	ldarb	w9, [x8]
  18:	adrp	x8, 0 <_ZNKSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb0EEclEc>
  1c:	ldr	x8, [x8]
  20:	tbz	w9, #0, 3c <_ZNKSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb0EEclEc+0x3c>
  24:	ldrb	w8, [x8]
  28:	ldp	x29, x30, [sp, #16]
  2c:	cmp	w8, w1, uxtb
  30:	cset	w0, ne  // ne = any
  34:	add	sp, sp, #0x20
  38:	ret
  3c:	adrp	x0, 0 <_ZNKSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb0EEclEc>
  40:	ldr	x0, [x0]
  44:	stur	w1, [x29, #-4]
  48:	bl	0 <__cxa_guard_acquire>
  4c:	adrp	x8, 0 <_ZNKSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb0EEclEc>
  50:	ldr	x8, [x8]
  54:	ldur	w1, [x29, #-4]
  58:	cbz	w0, 24 <_ZNKSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb0EEclEc+0x24>
  5c:	strb	wzr, [x8]
  60:	adrp	x0, 0 <_ZNKSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb0EEclEc>
  64:	ldr	x0, [x0]
  68:	bl	0 <__cxa_guard_release>
  6c:	adrp	x8, 0 <_ZNKSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb0EEclEc>
  70:	ldr	x8, [x8]
  74:	ldur	w1, [x29, #-4]
  78:	b	24 <_ZNKSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb0EEclEc+0x24>

Disassembly of section .text._ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb1EEEE9_M_invokeERKSt9_Any_dataOc:

0000000000000000 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb1EEEE9_M_invokeERKSt9_Any_dataOc>:
   0:	ldrb	w1, [x1]
   4:	b	0 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb1EEEE9_M_invokeERKSt9_Any_dataOc>

Disassembly of section .text._ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>:
   0:	cmp	w2, #0x2
   4:	b.eq	18 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x18>  // b.none
   8:	cmp	w2, #0x1
   c:	b.ne	20 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x20>  // b.any
  10:	str	x1, [x0]
  14:	b	20 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x20>
  18:	ldr	x8, [x1]
  1c:	str	x8, [x0]
  20:	mov	w0, wzr
  24:	ret

Disassembly of section .text._ZNKSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb1EEclEc:

0000000000000000 <_ZNKSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb1EEclEc>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	adrp	x8, 0 <_ZNKSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb1EEclEc>
  10:	ldr	x8, [x8]
  14:	ldarb	w9, [x8]
  18:	adrp	x8, 0 <_ZNKSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb1EEclEc>
  1c:	ldr	x8, [x8]
  20:	tbz	w9, #0, 3c <_ZNKSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb1EEclEc+0x3c>
  24:	ldrb	w8, [x8]
  28:	ldp	x29, x30, [sp, #16]
  2c:	cmp	w8, w1, uxtb
  30:	cset	w0, ne  // ne = any
  34:	add	sp, sp, #0x20
  38:	ret
  3c:	adrp	x0, 0 <_ZNKSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb1EEclEc>
  40:	ldr	x0, [x0]
  44:	stur	w1, [x29, #-4]
  48:	bl	0 <__cxa_guard_acquire>
  4c:	adrp	x8, 0 <_ZNKSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb1EEclEc>
  50:	ldr	x8, [x8]
  54:	ldur	w1, [x29, #-4]
  58:	cbz	w0, 24 <_ZNKSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb1EEclEc+0x24>
  5c:	strb	wzr, [x8]
  60:	adrp	x0, 0 <_ZNKSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb1EEclEc>
  64:	ldr	x0, [x0]
  68:	bl	0 <__cxa_guard_release>
  6c:	adrp	x8, 0 <_ZNKSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb1EEclEc>
  70:	ldr	x8, [x8]
  74:	ldur	w1, [x29, #-4]
  78:	b	24 <_ZNKSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0ELb1EEclEc+0x24>

Disassembly of section .text._ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb0EEEE9_M_invokeERKSt9_Any_dataOc:

0000000000000000 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb0EEEE9_M_invokeERKSt9_Any_dataOc>:
   0:	ldrb	w1, [x1]
   4:	b	0 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb0EEEE9_M_invokeERKSt9_Any_dataOc>

Disassembly of section .text._ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>:
   0:	cmp	w2, #0x2
   4:	b.eq	18 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x18>  // b.none
   8:	cmp	w2, #0x1
   c:	b.ne	20 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x20>  // b.any
  10:	str	x1, [x0]
  14:	b	20 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x20>
  18:	ldr	x8, [x1]
  1c:	str	x8, [x0]
  20:	mov	w0, wzr
  24:	ret

Disassembly of section .text._ZNKSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb0EEclEc:

0000000000000000 <_ZNKSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb0EEclEc>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	add	x29, sp, #0x10
  10:	adrp	x8, 0 <_ZNKSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb0EEclEc>
  14:	ldr	x8, [x8]
  18:	adrp	x20, 0 <_ZNKSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb0EEclEc>
  1c:	mov	w19, w1
  20:	ldarb	w8, [x8]
  24:	ldr	x20, [x20]
  28:	tbz	w8, #0, 60 <_ZNKSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb0EEclEc+0x60>
  2c:	ldr	x0, [x0]
  30:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  34:	ldr	x8, [x0]
  38:	mov	w1, w19
  3c:	ldr	x8, [x8, #32]
  40:	blr	x8
  44:	ldrb	w8, [x20]
  48:	ldp	x20, x19, [sp, #32]
  4c:	ldp	x29, x30, [sp, #16]
  50:	cmp	w8, w0, uxtb
  54:	cset	w0, ne  // ne = any
  58:	add	sp, sp, #0x30
  5c:	ret
  60:	adrp	x8, 0 <_ZNKSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb0EEclEc>
  64:	ldr	x8, [x8]
  68:	str	x0, [sp, #8]
  6c:	mov	x0, x8
  70:	bl	0 <__cxa_guard_acquire>
  74:	mov	w8, w0
  78:	ldr	x0, [sp, #8]
  7c:	cbz	w8, 2c <_ZNKSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb0EEclEc+0x2c>
  80:	ldr	x0, [x0]
  84:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  88:	ldr	x8, [x0]
  8c:	mov	w1, wzr
  90:	ldr	x8, [x8, #32]
  94:	blr	x8
  98:	strb	w0, [x20]
  9c:	adrp	x0, 0 <_ZNKSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb0EEclEc>
  a0:	ldr	x0, [x0]
  a4:	bl	0 <__cxa_guard_release>
  a8:	ldr	x0, [sp, #8]
  ac:	b	2c <_ZNKSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb0EEclEc+0x2c>

Disassembly of section .text._ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb1EEEE9_M_invokeERKSt9_Any_dataOc:

0000000000000000 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb1EEEE9_M_invokeERKSt9_Any_dataOc>:
   0:	ldrb	w1, [x1]
   4:	b	0 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb1EEEE9_M_invokeERKSt9_Any_dataOc>

Disassembly of section .text._ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>:
   0:	cmp	w2, #0x2
   4:	b.eq	18 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x18>  // b.none
   8:	cmp	w2, #0x1
   c:	b.ne	20 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x20>  // b.any
  10:	str	x1, [x0]
  14:	b	20 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x20>
  18:	ldr	x8, [x1]
  1c:	str	x8, [x0]
  20:	mov	w0, wzr
  24:	ret

Disassembly of section .text._ZNKSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb1EEclEc:

0000000000000000 <_ZNKSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb1EEclEc>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	add	x29, sp, #0x10
  10:	adrp	x8, 0 <_ZNKSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb1EEclEc>
  14:	ldr	x8, [x8]
  18:	adrp	x20, 0 <_ZNKSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb1EEclEc>
  1c:	mov	w19, w1
  20:	ldarb	w8, [x8]
  24:	ldr	x20, [x20]
  28:	tbz	w8, #0, 60 <_ZNKSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb1EEclEc+0x60>
  2c:	ldr	x0, [x0]
  30:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  34:	ldr	x8, [x0]
  38:	mov	w1, w19
  3c:	ldr	x8, [x8, #32]
  40:	blr	x8
  44:	ldrb	w8, [x20]
  48:	ldp	x20, x19, [sp, #32]
  4c:	ldp	x29, x30, [sp, #16]
  50:	cmp	w8, w0, uxtb
  54:	cset	w0, ne  // ne = any
  58:	add	sp, sp, #0x30
  5c:	ret
  60:	adrp	x8, 0 <_ZNKSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb1EEclEc>
  64:	ldr	x8, [x8]
  68:	str	x0, [sp, #8]
  6c:	mov	x0, x8
  70:	bl	0 <__cxa_guard_acquire>
  74:	mov	w8, w0
  78:	ldr	x0, [sp, #8]
  7c:	cbz	w8, 2c <_ZNKSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb1EEclEc+0x2c>
  80:	ldr	x0, [x0]
  84:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  88:	ldr	x8, [x0]
  8c:	mov	w1, wzr
  90:	ldr	x8, [x8, #32]
  94:	blr	x8
  98:	strb	w0, [x20]
  9c:	adrp	x0, 0 <_ZNKSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb1EEclEc>
  a0:	ldr	x0, [x0]
  a4:	bl	0 <__cxa_guard_release>
  a8:	ldr	x0, [sp, #8]
  ac:	b	2c <_ZNKSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1ELb1EEclEc+0x2c>

Disassembly of section .text._ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0ELb0EEEE9_M_invokeERKSt9_Any_dataOc:

0000000000000000 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0ELb0EEEE9_M_invokeERKSt9_Any_dataOc>:
   0:	ldrb	w8, [x1]
   4:	cmp	w8, #0xa
   8:	cset	w9, ne  // ne = any
   c:	cmp	w8, #0xd
  10:	cset	w8, ne  // ne = any
  14:	and	w0, w8, w9
  18:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>:
   0:	cmp	w2, #0x2
   4:	b.eq	18 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x18>  // b.none
   8:	cmp	w2, #0x1
   c:	b.ne	20 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x20>  // b.any
  10:	str	x1, [x0]
  14:	b	20 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x20>
  18:	ldrb	w8, [x1]
  1c:	strb	w8, [x0]
  20:	mov	w0, wzr
  24:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0ELb1EEEE9_M_invokeERKSt9_Any_dataOc:

0000000000000000 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0ELb1EEEE9_M_invokeERKSt9_Any_dataOc>:
   0:	ldrb	w8, [x1]
   4:	cmp	w8, #0xa
   8:	cset	w9, ne  // ne = any
   c:	cmp	w8, #0xd
  10:	cset	w8, ne  // ne = any
  14:	and	w0, w8, w9
  18:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>:
   0:	cmp	w2, #0x2
   4:	b.eq	18 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x18>  // b.none
   8:	cmp	w2, #0x1
   c:	b.ne	20 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x20>  // b.any
  10:	str	x1, [x0]
  14:	b	20 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x20>
  18:	ldr	x8, [x1]
  1c:	str	x8, [x0]
  20:	mov	w0, wzr
  24:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1ELb0EEEE9_M_invokeERKSt9_Any_dataOc:

0000000000000000 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1ELb0EEEE9_M_invokeERKSt9_Any_dataOc>:
   0:	ldrb	w1, [x1]
   4:	b	0 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1ELb0EEEE9_M_invokeERKSt9_Any_dataOc>

Disassembly of section .text._ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>:
   0:	cmp	w2, #0x2
   4:	b.eq	18 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x18>  // b.none
   8:	cmp	w2, #0x1
   c:	b.ne	20 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x20>  // b.any
  10:	str	x1, [x0]
  14:	b	20 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x20>
  18:	ldr	x8, [x1]
  1c:	str	x8, [x0]
  20:	mov	w0, wzr
  24:	ret

Disassembly of section .text._ZNKSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1ELb0EE8_M_applyEcSt17integral_constantIbLb1EE:

0000000000000000 <_ZNKSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1ELb0EE8_M_applyEcSt17integral_constantIbLb1EE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	mov	x19, x0
  10:	ldr	x0, [x0]
  14:	mov	w20, w1
  18:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  1c:	ldr	x8, [x0]
  20:	mov	w1, w20
  24:	ldr	x8, [x8, #32]
  28:	blr	x8
  2c:	ldr	x8, [x19]
  30:	and	w20, w0, #0xff
  34:	mov	x0, x8
  38:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  3c:	ldr	x8, [x0]
  40:	mov	w1, #0xa                   	// #10
  44:	ldr	x8, [x8, #32]
  48:	blr	x8
  4c:	ldr	x8, [x19]
  50:	mov	w19, w0
  54:	mov	x0, x8
  58:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  5c:	ldr	x8, [x0]
  60:	mov	w1, #0xd                   	// #13
  64:	ldr	x8, [x8, #32]
  68:	blr	x8
  6c:	cmp	w20, w19, uxtb
  70:	cset	w8, ne  // ne = any
  74:	cmp	w20, w0, uxtb
  78:	ldp	x20, x19, [sp, #16]
  7c:	cset	w9, ne  // ne = any
  80:	and	w0, w8, w9
  84:	ldp	x29, x30, [sp], #32
  88:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1ELb1EEEE9_M_invokeERKSt9_Any_dataOc:

0000000000000000 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1ELb1EEEE9_M_invokeERKSt9_Any_dataOc>:
   0:	ldrb	w1, [x1]
   4:	b	0 <_ZNSt17_Function_handlerIFbcENSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1ELb1EEEE9_M_invokeERKSt9_Any_dataOc>

Disassembly of section .text._ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>:
   0:	cmp	w2, #0x2
   4:	b.eq	18 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x18>  // b.none
   8:	cmp	w2, #0x1
   c:	b.ne	20 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x20>  // b.any
  10:	str	x1, [x0]
  14:	b	20 <_ZNSt14_Function_base13_Base_managerINSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x20>
  18:	ldr	x8, [x1]
  1c:	str	x8, [x0]
  20:	mov	w0, wzr
  24:	ret

Disassembly of section .text._ZNKSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1ELb1EE8_M_applyEcSt17integral_constantIbLb1EE:

0000000000000000 <_ZNKSt8__detail11_AnyMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1ELb1EE8_M_applyEcSt17integral_constantIbLb1EE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	mov	x19, x0
  10:	ldr	x0, [x0]
  14:	mov	w20, w1
  18:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  1c:	ldr	x8, [x0]
  20:	mov	w1, w20
  24:	ldr	x8, [x8, #32]
  28:	blr	x8
  2c:	ldr	x8, [x19]
  30:	and	w20, w0, #0xff
  34:	mov	x0, x8
  38:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  3c:	ldr	x8, [x0]
  40:	mov	w1, #0xa                   	// #10
  44:	ldr	x8, [x8, #32]
  48:	blr	x8
  4c:	ldr	x8, [x19]
  50:	mov	w19, w0
  54:	mov	x0, x8
  58:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  5c:	ldr	x8, [x0]
  60:	mov	w1, #0xd                   	// #13
  64:	ldr	x8, [x8, #32]
  68:	blr	x8
  6c:	cmp	w20, w19, uxtb
  70:	cset	w8, ne  // ne = any
  74:	cmp	w20, w0, uxtb
  78:	ldp	x20, x19, [sp, #16]
  7c:	cset	w9, ne  // ne = any
  80:	and	w0, w8, w9
  84:	ldp	x29, x30, [sp], #32
  88:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFbcENSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE9_M_invokeERKSt9_Any_dataOc:

0000000000000000 <_ZNSt17_Function_handlerIFbcENSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE9_M_invokeERKSt9_Any_dataOc>:
   0:	ldrb	w8, [x1]
   4:	ldrb	w9, [x0, #1]
   8:	cmp	w9, w8
   c:	cset	w0, eq  // eq = none
  10:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerINSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerINSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>:
   0:	cmp	w2, #0x2
   4:	b.eq	18 <_ZNSt14_Function_base13_Base_managerINSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x18>  // b.none
   8:	cmp	w2, #0x1
   c:	b.ne	20 <_ZNSt14_Function_base13_Base_managerINSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x20>  // b.any
  10:	str	x1, [x0]
  14:	b	20 <_ZNSt14_Function_base13_Base_managerINSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x20>
  18:	ldrh	w8, [x1]
  1c:	strh	w8, [x0]
  20:	mov	w0, wzr
  24:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFbcENSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE9_M_invokeERKSt9_Any_dataOc:

0000000000000000 <_ZNSt17_Function_handlerIFbcENSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE9_M_invokeERKSt9_Any_dataOc>:
   0:	ldrb	w8, [x1]
   4:	ldrb	w9, [x0, #8]
   8:	cmp	w9, w8
   c:	cset	w0, eq  // eq = none
  10:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerINSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerINSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>:
   0:	cmp	w2, #0x2
   4:	b.eq	18 <_ZNSt14_Function_base13_Base_managerINSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x18>  // b.none
   8:	cmp	w2, #0x1
   c:	b.ne	20 <_ZNSt14_Function_base13_Base_managerINSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x20>  // b.any
  10:	str	x1, [x0]
  14:	b	20 <_ZNSt14_Function_base13_Base_managerINSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x20>
  18:	ldr	q0, [x1]
  1c:	str	q0, [x0]
  20:	mov	w0, wzr
  24:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFbcENSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE9_M_invokeERKSt9_Any_dataOc:

0000000000000000 <_ZNSt17_Function_handlerIFbcENSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE9_M_invokeERKSt9_Any_dataOc>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldrb	w20, [x0, #8]
  10:	ldr	x0, [x0]
  14:	ldrb	w19, [x1]
  18:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  1c:	ldr	x8, [x0]
  20:	mov	w1, w19
  24:	ldr	x8, [x8, #32]
  28:	blr	x8
  2c:	cmp	w20, w0, uxtb
  30:	ldp	x20, x19, [sp, #16]
  34:	cset	w0, eq  // eq = none
  38:	ldp	x29, x30, [sp], #32
  3c:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerINSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerINSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>:
   0:	cmp	w2, #0x2
   4:	b.eq	18 <_ZNSt14_Function_base13_Base_managerINSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x18>  // b.none
   8:	cmp	w2, #0x1
   c:	b.ne	20 <_ZNSt14_Function_base13_Base_managerINSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x20>  // b.any
  10:	str	x1, [x0]
  14:	b	20 <_ZNSt14_Function_base13_Base_managerINSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x20>
  18:	ldr	q0, [x1]
  1c:	str	q0, [x0]
  20:	mov	w0, wzr
  24:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFbcENSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE9_M_invokeERKSt9_Any_dataOc:

0000000000000000 <_ZNSt17_Function_handlerIFbcENSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE9_M_invokeERKSt9_Any_dataOc>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldrb	w20, [x0, #8]
  10:	ldr	x0, [x0]
  14:	ldrb	w19, [x1]
  18:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  1c:	ldr	x8, [x0]
  20:	mov	w1, w19
  24:	ldr	x8, [x8, #32]
  28:	blr	x8
  2c:	cmp	w20, w0, uxtb
  30:	ldp	x20, x19, [sp, #16]
  34:	cset	w0, eq  // eq = none
  38:	ldp	x29, x30, [sp], #32
  3c:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerINSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerINSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>:
   0:	cmp	w2, #0x2
   4:	b.eq	18 <_ZNSt14_Function_base13_Base_managerINSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x18>  // b.none
   8:	cmp	w2, #0x1
   c:	b.ne	20 <_ZNSt14_Function_base13_Base_managerINSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x20>  // b.any
  10:	str	x1, [x0]
  14:	b	20 <_ZNSt14_Function_base13_Base_managerINSt8__detail12_CharMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x20>
  18:	ldr	q0, [x1]
  1c:	str	q0, [x0]
  20:	mov	w0, wzr
  24:	ret

Disassembly of section .text._ZNKSt7__cxx1112regex_traitsIcE5valueEci:

0000000000000000 <_ZNKSt7__cxx1112regex_traitsIcE5valueEci>:
   0:	sub	sp, sp, #0x1d0
   4:	stp	x29, x30, [sp, #416]
   8:	str	x28, [sp, #432]
   c:	stp	x20, x19, [sp, #448]
  10:	add	x29, sp, #0x1a0
  14:	mov	x8, sp
  18:	mov	w19, w2
  1c:	mov	w2, w1
  20:	add	x20, x8, #0x10
  24:	mov	x0, sp
  28:	mov	w1, #0x1                   	// #1
  2c:	str	x20, [sp]
  30:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructEmc>
  34:	add	x0, sp, #0x20
  38:	mov	x1, sp
  3c:	mov	w2, #0x8                   	// #8
  40:	bl	0 <_ZNSt7__cxx1119basic_istringstreamIcSt11char_traitsIcESaIcEEC1ERKNS_12basic_stringIcS2_S3_EESt13_Ios_Openmode>
  44:	ldr	x0, [sp]
  48:	cmp	x0, x20
  4c:	b.eq	54 <_ZNKSt7__cxx1112regex_traitsIcE5valueEci+0x54>  // b.none
  50:	bl	0 <_ZdlPv>
  54:	cmp	w19, #0x8
  58:	b.eq	74 <_ZNKSt7__cxx1112regex_traitsIcE5valueEci+0x74>  // b.none
  5c:	cmp	w19, #0x10
  60:	b.ne	90 <_ZNKSt7__cxx1112regex_traitsIcE5valueEci+0x90>  // b.any
  64:	ldr	x8, [sp, #32]
  68:	add	x9, sp, #0x20
  6c:	mov	w1, #0x8                   	// #8
  70:	b	80 <_ZNKSt7__cxx1112regex_traitsIcE5valueEci+0x80>
  74:	ldr	x8, [sp, #32]
  78:	add	x9, sp, #0x20
  7c:	mov	w1, #0x40                  	// #64
  80:	ldur	x8, [x8, #-24]
  84:	add	x0, x9, x8
  88:	mov	w2, #0x4a                  	// #74
  8c:	bl	0 <_ZNKSt7__cxx1112regex_traitsIcE5valueEci>
  90:	add	x0, sp, #0x20
  94:	mov	x1, sp
  98:	add	x20, sp, #0x20
  9c:	bl	0 <_ZNSi10_M_extractIlEERSiRT_>
  a0:	ldr	x8, [sp, #32]
  a4:	adrp	x1, 0 <_ZTTNSt7__cxx1119basic_istringstreamIcSt11char_traitsIcESaIcEEE>
  a8:	ldr	w9, [sp]
  ac:	mov	w10, #0x5                   	// #5
  b0:	ldur	x8, [x8, #-24]
  b4:	add	x0, sp, #0x20
  b8:	add	x8, x20, x8
  bc:	ldr	w8, [x8, #32]
  c0:	ldr	x1, [x1]
  c4:	tst	w8, w10
  c8:	csinv	w19, w9, wzr, eq  // eq = none
  cc:	bl	0 <_ZNSt7__cxx1119basic_istringstreamIcSt11char_traitsIcESaIcEED2Ev>
  d0:	add	x0, x20, #0x78
  d4:	bl	0 <_ZNSt8ios_baseD2Ev>
  d8:	mov	w0, w19
  dc:	ldp	x20, x19, [sp, #448]
  e0:	ldr	x28, [sp, #432]
  e4:	ldp	x29, x30, [sp, #416]
  e8:	add	sp, sp, #0x1d0
  ec:	ret

Disassembly of section .text._ZNSt8ios_base4setfESt13_Ios_FmtflagsS0_:

0000000000000000 <_ZNSt8ios_base4setfESt13_Ios_FmtflagsS0_>:
   0:	ldr	w8, [x0, #24]
   4:	and	w10, w2, w1
   8:	bic	w9, w8, w2
   c:	orr	w9, w9, w10
  10:	str	w9, [x0, #24]
  14:	mov	w0, w8
  18:	ret

Disassembly of section .text._ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb:

0000000000000000 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	add	x29, sp, #0x10
  10:	ldp	x8, x9, [x1]
  14:	mov	x19, x0
  18:	ldr	x0, [x0, #104]
  1c:	mov	w20, w2
  20:	add	x2, x8, x9
  24:	mov	x1, x8
  28:	mov	w3, wzr
  2c:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb>
  30:	stur	w0, [x29, #-4]
  34:	tbnz	w0, #16, 40 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb+0x40>
  38:	tst	w0, #0xffff
  3c:	b.eq	9c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb+0x9c>  // b.none
  40:	tbz	w20, #0, 64 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb+0x64>
  44:	ldp	x1, x8, [x19, #80]
  48:	cmp	x1, x8
  4c:	b.eq	80 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb+0x80>  // b.none
  50:	str	w0, [x1]
  54:	ldr	x8, [x19, #80]
  58:	add	x8, x8, #0x4
  5c:	str	x8, [x19, #80]
  60:	b	8c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb+0x8c>
  64:	ldrh	w8, [x19, #96]
  68:	ldrb	w9, [x19, #98]
  6c:	orr	w8, w8, w0
  70:	orr	w9, w9, w0, lsr #16
  74:	strh	w8, [x19, #96]
  78:	strb	w9, [x19, #98]
  7c:	b	8c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb+0x8c>
  80:	add	x0, x19, #0x48
  84:	sub	x2, x29, #0x4
  88:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb>
  8c:	ldp	x20, x19, [sp, #32]
  90:	ldp	x29, x30, [sp, #16]
  94:	add	sp, sp, #0x30
  98:	ret
  9c:	bl	0 <abort>

Disassembly of section .text._ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv:

0000000000000000 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	ldp	x20, x21, [x0]
  14:	mov	x19, x0
  18:	cmp	x20, x21
  1c:	b.eq	4c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv+0x4c>  // b.none
  20:	sub	x8, x21, x20
  24:	clz	x8, x8
  28:	mov	w9, #0x7e                  	// #126
  2c:	sub	x2, x9, x8, lsl #1
  30:	mov	x0, x20
  34:	mov	x1, x21
  38:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv>
  3c:	mov	x0, x20
  40:	mov	x1, x21
  44:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv>
  48:	ldp	x20, x21, [x19]
  4c:	mov	x0, x20
  50:	mov	x1, x21
  54:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv>
  58:	ldr	x21, [x19, #8]
  5c:	cmp	x0, x21
  60:	b.eq	a0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv+0xa0>  // b.none
  64:	mov	x20, x0
  68:	subs	x2, x21, x21
  6c:	b.eq	88 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv+0x88>  // b.none
  70:	b.eq	88 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv+0x88>  // b.none
  74:	mov	x0, x20
  78:	mov	x1, x21
  7c:	bl	0 <memmove>
  80:	ldr	x8, [x19, #8]
  84:	b	8c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv+0x8c>
  88:	mov	x8, x21
  8c:	sub	x9, x8, x21
  90:	add	x9, x20, x9
  94:	cmp	x9, x8
  98:	b.eq	a0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv+0xa0>  // b.none
  9c:	str	x9, [x19, #8]
  a0:	mov	x0, x19
  a4:	ldp	x20, x19, [sp, #32]
  a8:	ldr	x21, [sp, #16]
  ac:	ldp	x29, x30, [sp], #48
  b0:	b	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_readyEv>

Disassembly of section .text._ZNSt8functionIFbcEEC2INSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEvvEET_:

0000000000000000 <_ZNSt8functionIFbcEEC2INSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEvvEET_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	mov	x20, x0
  10:	str	xzr, [x0, #16]
  14:	mov	w0, #0x98                  	// #152
  18:	mov	x19, x1
  1c:	bl	0 <_Znwm>
  20:	ldr	q0, [x19]
  24:	adrp	x9, 0 <_ZNSt8functionIFbcEEC2INSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEvvEET_>
  28:	add	x9, x9, #0x0
  2c:	str	q0, [x0]
  30:	ldr	x8, [x19, #16]
  34:	str	x8, [x0, #16]
  38:	ldur	q0, [x19, #24]
  3c:	stp	xzr, xzr, [x19]
  40:	stp	xzr, xzr, [x19, #16]
  44:	stur	q0, [x0, #24]
  48:	ldr	x8, [x19, #40]
  4c:	str	x8, [x0, #40]
  50:	ldr	q0, [x19, #48]
  54:	stp	xzr, xzr, [x19, #32]
  58:	str	q0, [x0, #48]
  5c:	ldr	x8, [x19, #64]
  60:	str	x8, [x0, #64]
  64:	ldur	q0, [x19, #72]
  68:	stp	xzr, xzr, [x19, #48]
  6c:	stp	xzr, xzr, [x19, #64]
  70:	stur	q0, [x0, #72]
  74:	ldr	x8, [x19, #88]
  78:	str	x8, [x0, #88]
  7c:	ldr	x8, [x19, #144]
  80:	ldp	q1, q0, [x19, #112]
  84:	ldr	q2, [x19, #96]
  88:	stp	xzr, xzr, [x19, #80]
  8c:	str	x8, [x0, #144]
  90:	adrp	x8, 0 <_ZNSt8functionIFbcEEC2INSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEvvEET_>
  94:	add	x8, x8, #0x0
  98:	stp	q2, q1, [x0, #96]
  9c:	str	q0, [x0, #128]
  a0:	str	x0, [x20]
  a4:	stp	x8, x9, [x20, #16]
  a8:	ldp	x20, x19, [sp, #16]
  ac:	ldp	x29, x30, [sp], #32
  b0:	ret

Disassembly of section .text._ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b:

0000000000000000 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #32]
   8:	stp	x24, x23, [sp, #48]
   c:	stp	x22, x21, [sp, #64]
  10:	stp	x20, x19, [sp, #80]
  14:	add	x29, sp, #0x20
  18:	mov	w19, w3
  1c:	mov	x20, x2
  20:	mov	x21, x1
  24:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  28:	mov	x8, sp
  2c:	cmp	x21, x20
  30:	add	x23, x8, #0x10
  34:	stp	x23, xzr, [sp]
  38:	strb	wzr, [sp, #16]
  3c:	b.eq	b0 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0xb0>  // b.none
  40:	mov	x22, x0
  44:	ldr	x8, [x22]
  48:	ldrb	w1, [x21]
  4c:	mov	x0, x22
  50:	ldr	x8, [x8, #32]
  54:	blr	x8
  58:	add	x24, x22, w0, uxtb
  5c:	ldrb	w1, [x24, #313]
  60:	cbnz	w1, 9c <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0x9c>
  64:	ldr	x9, [x22]
  68:	mov	w8, w0
  6c:	mov	x0, x22
  70:	mov	w1, w8
  74:	ldr	x9, [x9, #64]
  78:	mov	w2, wzr
  7c:	blr	x9
  80:	tst	w0, #0xff
  84:	b.eq	98 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0x98>  // b.none
  88:	mov	w1, w0
  8c:	add	x8, x24, #0x139
  90:	strb	w0, [x8]
  94:	b	9c <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0x9c>
  98:	mov	w1, wzr
  9c:	mov	x0, sp
  a0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9push_backEc>
  a4:	add	x21, x21, #0x1
  a8:	cmp	x20, x21
  ac:	b.ne	44 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0x44>  // b.any
  b0:	adrp	x21, 0 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b>
  b4:	ldr	x21, [x21]
  b8:	mov	x20, xzr
  bc:	ldr	x1, [x21, x20]
  c0:	mov	x0, sp
  c4:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7compareEPKc>
  c8:	cbz	w0, e8 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0xe8>
  cc:	add	x20, x20, #0x10
  d0:	cmp	x20, #0xf0
  d4:	b.ne	bc <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0xbc>  // b.any
  d8:	mov	w19, wzr
  dc:	mov	w21, wzr
  e0:	mov	w20, wzr
  e4:	b	120 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0x120>
  e8:	tbz	w19, #0, 10c <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0x10c>
  ec:	add	x8, x21, x20
  f0:	ldrb	w8, [x8, #9]
  f4:	tst	w8, #0x3
  f8:	b.eq	10c <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0x10c>  // b.none
  fc:	mov	w19, wzr
 100:	mov	w20, wzr
 104:	mov	w21, #0x400                 	// #1024
 108:	b	120 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0x120>
 10c:	add	x8, x21, x20
 110:	ldr	w8, [x8, #8]
 114:	and	w19, w8, #0xff000000
 118:	and	w20, w8, #0xff0000
 11c:	and	w21, w8, #0xffff
 120:	ldr	x0, [sp]
 124:	cmp	x0, x23
 128:	b.eq	130 <_ZNKSt7__cxx1112regex_traitsIcE16lookup_classnameIPKcEENS1_10_RegexMaskET_S6_b+0x130>  // b.none
 12c:	bl	0 <_ZdlPv>
 130:	orr	w8, w21, w19
 134:	orr	w0, w8, w20
 138:	ldp	x20, x19, [sp, #80]
 13c:	ldp	x22, x21, [sp, #64]
 140:	ldp	x24, x23, [sp, #48]
 144:	ldp	x29, x30, [sp, #32]
 148:	add	sp, sp, #0x60
 14c:	ret

Disassembly of section .text._ZNSt6vectorINSt7__cxx1112regex_traitsIcE10_RegexMaskESaIS3_EE17_M_realloc_insertIJRKS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_:

0000000000000000 <_ZNSt6vectorINSt7__cxx1112regex_traitsIcE10_RegexMaskESaIS3_EE17_M_realloc_insertIJRKS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	str	x25, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	mov	x29, sp
  18:	mov	x24, x2
  1c:	adrp	x2, 0 <_ZNSt6vectorINSt7__cxx1112regex_traitsIcE10_RegexMaskESaIS3_EE17_M_realloc_insertIJRKS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_>
  20:	mov	x21, x1
  24:	add	x2, x2, #0x0
  28:	mov	w1, #0x1                   	// #1
  2c:	mov	x19, x0
  30:	bl	0 <_ZNSt6vectorINSt7__cxx1112regex_traitsIcE10_RegexMaskESaIS3_EE17_M_realloc_insertIJRKS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_>
  34:	ldp	x22, x25, [x19]
  38:	mov	x20, x0
  3c:	mov	x0, x19
  40:	mov	x1, x20
  44:	bl	0 <_ZNSt6vectorINSt7__cxx1112regex_traitsIcE10_RegexMaskESaIS3_EE17_M_realloc_insertIJRKS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_>
  48:	ldr	w8, [x24]
  4c:	subs	x9, x21, x22
  50:	mov	x23, x0
  54:	str	w8, [x0, x9]
  58:	mov	x8, x0
  5c:	b.eq	78 <_ZNSt6vectorINSt7__cxx1112regex_traitsIcE10_RegexMaskESaIS3_EE17_M_realloc_insertIJRKS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_+0x78>  // b.none
  60:	mov	x8, x23
  64:	mov	x9, x22
  68:	ldr	w10, [x9], #4
  6c:	cmp	x21, x9
  70:	str	w10, [x8], #4
  74:	b.ne	68 <_ZNSt6vectorINSt7__cxx1112regex_traitsIcE10_RegexMaskESaIS3_EE17_M_realloc_insertIJRKS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_+0x68>  // b.any
  78:	cmp	x25, x21
  7c:	add	x24, x8, #0x4
  80:	b.eq	94 <_ZNSt6vectorINSt7__cxx1112regex_traitsIcE10_RegexMaskESaIS3_EE17_M_realloc_insertIJRKS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_+0x94>  // b.none
  84:	ldr	w8, [x21], #4
  88:	cmp	x25, x21
  8c:	str	w8, [x24], #4
  90:	b.ne	84 <_ZNSt6vectorINSt7__cxx1112regex_traitsIcE10_RegexMaskESaIS3_EE17_M_realloc_insertIJRKS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_+0x84>  // b.any
  94:	cbz	x22, a0 <_ZNSt6vectorINSt7__cxx1112regex_traitsIcE10_RegexMaskESaIS3_EE17_M_realloc_insertIJRKS3_EEEvN9__gnu_cxx17__normal_iteratorIPS3_S5_EEDpOT_+0xa0>
  98:	mov	x0, x22
  9c:	bl	0 <_ZdlPv>
  a0:	add	x8, x23, x20, lsl #2
  a4:	stp	x23, x24, [x19]
  a8:	str	x8, [x19, #16]
  ac:	ldp	x20, x19, [sp, #64]
  b0:	ldp	x22, x21, [sp, #48]
  b4:	ldp	x24, x23, [sp, #32]
  b8:	ldr	x25, [sp, #16]
  bc:	ldp	x29, x30, [sp], #80
  c0:	ret

Disassembly of section .text._ZNKSt6vectorINSt7__cxx1112regex_traitsIcE10_RegexMaskESaIS3_EE12_M_check_lenEmPKc:

0000000000000000 <_ZNKSt6vectorINSt7__cxx1112regex_traitsIcE10_RegexMaskESaIS3_EE12_M_check_lenEmPKc>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldp	x9, x8, [x0]
   c:	sub	x9, x8, x9
  10:	mov	x8, #0x1fffffffffffffff    	// #2305843009213693951
  14:	sub	x10, x8, x9, asr #2
  18:	cmp	x10, x1
  1c:	b.cc	54 <_ZNKSt6vectorINSt7__cxx1112regex_traitsIcE10_RegexMaskESaIS3_EE12_M_check_lenEmPKc+0x54>  // b.lo, b.ul, b.last
  20:	asr	x9, x9, #2
  24:	cmp	x9, x1
  28:	csel	x10, x1, x9, cc  // cc = lo, ul, last
  2c:	adds	x9, x10, x9
  30:	lsr	x11, x9, #61
  34:	cset	w10, cs  // cs = hs, nlast
  38:	cmp	x11, #0x0
  3c:	cset	w11, ne  // ne = any
  40:	orr	w10, w10, w11
  44:	cmp	w10, #0x0
  48:	csel	x0, x8, x9, ne  // ne = any
  4c:	ldp	x29, x30, [sp], #16
  50:	ret
  54:	mov	x0, x2
  58:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZNSt12_Vector_baseINSt7__cxx1112regex_traitsIcE10_RegexMaskESaIS3_EE11_M_allocateEm:

0000000000000000 <_ZNSt12_Vector_baseINSt7__cxx1112regex_traitsIcE10_RegexMaskESaIS3_EE11_M_allocateEm>:
   0:	cbz	x1, 14 <_ZNSt12_Vector_baseINSt7__cxx1112regex_traitsIcE10_RegexMaskESaIS3_EE11_M_allocateEm+0x14>
   4:	lsr	x8, x1, #61
   8:	cbnz	x8, 1c <_ZNSt12_Vector_baseINSt7__cxx1112regex_traitsIcE10_RegexMaskESaIS3_EE11_M_allocateEm+0x1c>
   c:	lsl	x0, x1, #2
  10:	b	0 <_Znwm>
  14:	mov	x0, xzr
  18:	ret
  1c:	stp	x29, x30, [sp, #-16]!
  20:	mov	x29, sp
  24:	bl	0 <_ZSt17__throw_bad_allocv>

Disassembly of section .text._ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE13_M_make_cacheESt17integral_constantIbLb1EE:

0000000000000000 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE13_M_make_cacheESt17integral_constantIbLb1EE>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #16]
   8:	str	x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	add	x29, sp, #0x10
  14:	mov	x19, x0
  18:	mov	x20, xzr
  1c:	mov	w21, #0x1                   	// #1
  20:	mov	x0, sp
  24:	str	x19, [sp]
  28:	strb	w20, [sp, #8]
  2c:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE13_M_make_cacheESt17integral_constantIbLb1EE>
  30:	ldrb	w9, [x19, #112]
  34:	lsr	x8, x20, #3
  38:	and	x8, x8, #0x1ffffffffffffff8
  3c:	and	w10, w0, #0x1
  40:	add	x8, x19, x8
  44:	add	x8, x8, #0x78
  48:	cmp	w9, w10
  4c:	lsl	x9, x21, x20
  50:	b.ne	60 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE13_M_make_cacheESt17integral_constantIbLb1EE+0x60>  // b.any
  54:	ldr	x10, [x8]
  58:	bic	x9, x10, x9
  5c:	b	68 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE13_M_make_cacheESt17integral_constantIbLb1EE+0x68>
  60:	ldr	x10, [x8]
  64:	orr	x9, x10, x9
  68:	add	x20, x20, #0x1
  6c:	cmp	x20, #0x100
  70:	str	x9, [x8]
  74:	b.ne	20 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE13_M_make_cacheESt17integral_constantIbLb1EE+0x20>  // b.any
  78:	ldp	x20, x19, [sp, #48]
  7c:	ldr	x21, [sp, #32]
  80:	ldp	x29, x30, [sp, #16]
  84:	add	sp, sp, #0x40
  88:	ret

Disassembly of section .text._ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_:

0000000000000000 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	str	x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	sub	x8, x1, x0
  18:	cmp	x8, #0x11
  1c:	b.lt	d0 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_+0xd0>  // b.tstop
  20:	mov	x20, x1
  24:	mov	x19, x0
  28:	mov	x21, x2
  2c:	add	x22, x0, #0x1
  30:	cbz	x21, b0 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_+0xb0>
  34:	add	x2, x19, x8, lsr #1
  38:	sub	x3, x20, #0x1
  3c:	mov	x0, x19
  40:	mov	x1, x22
  44:	bl	0 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_>
  48:	mov	x8, x20
  4c:	mov	x23, x22
  50:	ldrb	w9, [x23]
  54:	ldrb	w10, [x19]
  58:	cmp	w9, w10
  5c:	b.cs	68 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_+0x68>  // b.hs, b.nlast
  60:	ldrb	w9, [x23, #1]!
  64:	b	58 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_+0x58>
  68:	ldrb	w11, [x8, #-1]!
  6c:	cmp	w10, w11
  70:	b.cc	68 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_+0x68>  // b.lo, b.ul, b.last
  74:	cmp	x8, x23
  78:	b.ls	88 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_+0x88>  // b.plast
  7c:	strb	w11, [x23], #1
  80:	strb	w9, [x8]
  84:	b	50 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_+0x50>
  88:	sub	x21, x21, #0x1
  8c:	mov	x0, x23
  90:	mov	x1, x20
  94:	mov	x2, x21
  98:	bl	0 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_>
  9c:	sub	x8, x23, x19
  a0:	cmp	x8, #0x10
  a4:	mov	x20, x23
  a8:	b.gt	30 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_+0x30>
  ac:	b	d0 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_+0xd0>
  b0:	mov	x0, x19
  b4:	mov	x1, x20
  b8:	mov	x2, x20
  bc:	bl	0 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_>
  c0:	add	x2, x29, #0x18
  c4:	mov	x0, x19
  c8:	mov	x1, x20
  cc:	bl	0 <_ZSt16__introsort_loopIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElNS0_5__ops15_Iter_less_iterEEvT_S9_T0_T1_>
  d0:	ldp	x20, x19, [sp, #48]
  d4:	ldp	x22, x21, [sp, #32]
  d8:	ldr	x23, [sp, #16]
  dc:	ldp	x29, x30, [sp], #64
  e0:	ret

Disassembly of section .text._ZSt22__final_insertion_sortIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_T0_:

0000000000000000 <_ZSt22__final_insertion_sortIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_T0_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	sub	x8, x1, x0
  10:	mov	x19, x1
  14:	cmp	x8, #0x11
  18:	b.lt	78 <_ZSt22__final_insertion_sortIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_T0_+0x78>  // b.tstop
  1c:	add	x20, x0, #0x10
  20:	mov	x1, x20
  24:	bl	0 <_ZSt22__final_insertion_sortIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_T0_>
  28:	cmp	x20, x19
  2c:	b.eq	6c <_ZSt22__final_insertion_sortIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_T0_+0x6c>  // b.none
  30:	ldrb	w8, [x20]
  34:	ldurb	w10, [x20, #-1]
  38:	mov	x9, x20
  3c:	cmp	w8, w10
  40:	b.cs	5c <_ZSt22__final_insertion_sortIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_T0_+0x5c>  // b.hs, b.nlast
  44:	mov	x9, x20
  48:	strb	w10, [x9]
  4c:	ldurb	w10, [x9, #-2]
  50:	sub	x9, x9, #0x1
  54:	cmp	w8, w10
  58:	b.cc	48 <_ZSt22__final_insertion_sortIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_T0_+0x48>  // b.lo, b.ul, b.last
  5c:	add	x20, x20, #0x1
  60:	cmp	x20, x19
  64:	strb	w8, [x9]
  68:	b.ne	30 <_ZSt22__final_insertion_sortIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_T0_+0x30>  // b.any
  6c:	ldp	x20, x19, [sp, #16]
  70:	ldp	x29, x30, [sp], #32
  74:	ret
  78:	mov	x1, x19
  7c:	ldp	x20, x19, [sp, #16]
  80:	ldp	x29, x30, [sp], #32
  84:	b	0 <_ZSt22__final_insertion_sortIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_T0_>

Disassembly of section .text._ZSt13__heap_selectIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_S9_T0_:

0000000000000000 <_ZSt13__heap_selectIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_S9_T0_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	add	x29, sp, #0x10
  14:	mov	x19, x2
  18:	add	x2, sp, #0x8
  1c:	mov	x20, x1
  20:	mov	x21, x0
  24:	strb	w3, [sp, #8]
  28:	bl	0 <_ZSt13__heap_selectIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_S9_T0_>
  2c:	cmp	x20, x19
  30:	b.cs	68 <_ZSt13__heap_selectIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_S9_T0_+0x68>  // b.hs, b.nlast
  34:	sub	x22, x20, x21
  38:	ldrb	w3, [x20]
  3c:	ldrb	w8, [x21]
  40:	cmp	w3, w8
  44:	b.cs	5c <_ZSt13__heap_selectIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_S9_T0_+0x5c>  // b.hs, b.nlast
  48:	mov	x0, x21
  4c:	mov	x1, xzr
  50:	mov	x2, x22
  54:	strb	w8, [x20]
  58:	bl	0 <_ZSt13__heap_selectIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_S9_T0_>
  5c:	add	x20, x20, #0x1
  60:	cmp	x19, x20
  64:	b.ne	38 <_ZSt13__heap_selectIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_S9_T0_+0x38>  // b.any
  68:	ldp	x20, x19, [sp, #48]
  6c:	ldp	x22, x21, [sp, #32]
  70:	ldp	x29, x30, [sp, #16]
  74:	add	sp, sp, #0x40
  78:	ret

Disassembly of section .text._ZSt11__sort_heapIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_RT0_:

0000000000000000 <_ZSt11__sort_heapIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_RT0_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	sub	x8, x1, x0
  14:	cmp	x8, #0x2
  18:	b.lt	4c <_ZSt11__sort_heapIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_RT0_+0x4c>  // b.tstop
  1c:	mov	x19, x1
  20:	mov	x20, x0
  24:	ldrb	w3, [x19, #-1]!
  28:	ldrb	w8, [x20]
  2c:	mov	x0, x20
  30:	mov	x1, xzr
  34:	sub	x21, x19, x20
  38:	mov	x2, x21
  3c:	strb	w8, [x19]
  40:	bl	0 <_ZSt11__sort_heapIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_RT0_>
  44:	cmp	x21, #0x1
  48:	b.gt	24 <_ZSt11__sort_heapIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_RT0_+0x24>
  4c:	ldp	x20, x19, [sp, #32]
  50:	ldr	x21, [sp, #16]
  54:	ldp	x29, x30, [sp], #48
  58:	ret

Disassembly of section .text._ZSt11__make_heapIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_RT0_:

0000000000000000 <_ZSt11__make_heapIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_RT0_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	sub	x20, x1, x0
  14:	subs	x8, x20, #0x2
  18:	b.lt	50 <_ZSt11__make_heapIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_RT0_+0x50>  // b.tstop
  1c:	sub	x9, x20, #0x1
  20:	cmp	x8, #0x0
  24:	csel	x8, x9, x8, lt  // lt = tstop
  28:	mov	x19, x0
  2c:	asr	x21, x8, #1
  30:	ldrb	w3, [x19, x21]
  34:	mov	x0, x19
  38:	mov	x1, x21
  3c:	mov	x2, x20
  40:	bl	0 <_ZSt11__make_heapIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_RT0_>
  44:	sub	x21, x21, #0x1
  48:	cmn	x21, #0x1
  4c:	b.ne	30 <_ZSt11__make_heapIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_RT0_+0x30>  // b.any
  50:	ldp	x20, x19, [sp, #32]
  54:	ldr	x21, [sp, #16]
  58:	ldp	x29, x30, [sp], #48
  5c:	ret

Disassembly of section .text._ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElcNS0_5__ops15_Iter_less_iterEEvT_T0_SA_T1_T2_:

0000000000000000 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElcNS0_5__ops15_Iter_less_iterEEvT_T0_SA_T1_T2_>:
   0:	sub	x9, x2, #0x1
   4:	cmp	x9, #0x0
   8:	csel	x8, x2, x9, lt  // lt = tstop
   c:	asr	x10, x8, #1
  10:	cmp	x10, x1
  14:	mov	x8, x1
  18:	b.le	54 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElcNS0_5__ops15_Iter_less_iterEEvT_T0_SA_T1_T2_+0x54>
  1c:	mov	x11, x1
  20:	lsl	x8, x11, #1
  24:	mov	w12, #0x1                   	// #1
  28:	add	x8, x8, #0x2
  2c:	bfi	x12, x11, #1, #63
  30:	ldrb	w13, [x0, x8]
  34:	ldrb	w14, [x0, x12]
  38:	cmp	w13, w14
  3c:	csel	x8, x12, x8, cc  // cc = lo, ul, last
  40:	ldrb	w12, [x0, x8]
  44:	cmp	x8, x10
  48:	strb	w12, [x0, x11]
  4c:	mov	x11, x8
  50:	b.lt	20 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElcNS0_5__ops15_Iter_less_iterEEvT_T0_SA_T1_T2_+0x20>  // b.tstop
  54:	tbnz	w2, #0, 80 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElcNS0_5__ops15_Iter_less_iterEEvT_T0_SA_T1_T2_+0x80>
  58:	sub	x10, x2, #0x2
  5c:	cmp	x10, #0x0
  60:	csel	x9, x9, x10, lt  // lt = tstop
  64:	cmp	x8, x9, asr #1
  68:	b.ne	80 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElcNS0_5__ops15_Iter_less_iterEEvT_T0_SA_T1_T2_+0x80>  // b.any
  6c:	mov	w9, #0x1                   	// #1
  70:	bfi	x9, x8, #1, #63
  74:	ldrb	w10, [x0, x9]
  78:	strb	w10, [x0, x8]
  7c:	mov	x8, x9
  80:	cmp	x8, x1
  84:	b.le	b8 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElcNS0_5__ops15_Iter_less_iterEEvT_T0_SA_T1_T2_+0xb8>
  88:	sub	x9, x8, #0x1
  8c:	cmp	x9, #0x0
  90:	csel	x9, x8, x9, lt  // lt = tstop
  94:	asr	x9, x9, #1
  98:	ldrb	w10, [x0, x9]
  9c:	cmp	w10, w3, uxtb
  a0:	b.cs	b8 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElcNS0_5__ops15_Iter_less_iterEEvT_T0_SA_T1_T2_+0xb8>  // b.hs, b.nlast
  a4:	cmp	x9, x1
  a8:	strb	w10, [x0, x8]
  ac:	mov	x8, x9
  b0:	b.gt	88 <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElcNS0_5__ops15_Iter_less_iterEEvT_T0_SA_T1_T2_+0x88>
  b4:	b	bc <_ZSt13__adjust_heapIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEElcNS0_5__ops15_Iter_less_iterEEvT_T0_SA_T1_T2_+0xbc>
  b8:	mov	x9, x8
  bc:	strb	w3, [x0, x9]
  c0:	ret

Disassembly of section .text._ZSt22__move_median_to_firstIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_S9_S9_T0_:

0000000000000000 <_ZSt22__move_median_to_firstIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_S9_S9_T0_>:
   0:	ldrb	w8, [x1]
   4:	ldrb	w10, [x2]
   8:	ldrb	w9, [x3]
   c:	cmp	w8, w10
  10:	b.cs	24 <_ZSt22__move_median_to_firstIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_S9_S9_T0_+0x24>  // b.hs, b.nlast
  14:	cmp	w10, w9
  18:	b.cs	3c <_ZSt22__move_median_to_firstIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_S9_S9_T0_+0x3c>  // b.hs, b.nlast
  1c:	ldrb	w8, [x0]
  20:	b	6c <_ZSt22__move_median_to_firstIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_S9_S9_T0_+0x6c>
  24:	cmp	w8, w9
  28:	b.cs	54 <_ZSt22__move_median_to_firstIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_S9_S9_T0_+0x54>  // b.hs, b.nlast
  2c:	ldrb	w9, [x0]
  30:	strb	w8, [x0]
  34:	strb	w9, [x1]
  38:	ret
  3c:	ldrb	w10, [x0]
  40:	cmp	w8, w9
  44:	b.cs	78 <_ZSt22__move_median_to_firstIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_S9_S9_T0_+0x78>  // b.hs, b.nlast
  48:	strb	w9, [x0]
  4c:	strb	w10, [x3]
  50:	ret
  54:	ldrb	w8, [x0]
  58:	cmp	w10, w9
  5c:	b.cs	6c <_ZSt22__move_median_to_firstIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_S9_S9_T0_+0x6c>  // b.hs, b.nlast
  60:	strb	w9, [x0]
  64:	strb	w8, [x3]
  68:	ret
  6c:	strb	w10, [x0]
  70:	strb	w8, [x2]
  74:	ret
  78:	strb	w8, [x0]
  7c:	strb	w10, [x1]
  80:	ret

Disassembly of section .text._ZSt16__insertion_sortIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_T0_:

0000000000000000 <_ZSt16__insertion_sortIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_T0_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	cmp	x0, x1
  14:	b.eq	a0 <_ZSt16__insertion_sortIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_T0_+0xa0>  // b.none
  18:	add	x9, x0, #0x1
  1c:	mov	x19, x1
  20:	mov	x20, x0
  24:	cmp	x9, x1
  28:	b.eq	a0 <_ZSt16__insertion_sortIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_T0_+0xa0>  // b.none
  2c:	mov	x21, x20
  30:	mov	x8, x21
  34:	mov	x21, x9
  38:	ldrb	w22, [x9]
  3c:	ldrb	w9, [x20]
  40:	cmp	w22, w9
  44:	b.cs	68 <_ZSt16__insertion_sortIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_T0_+0x68>  // b.hs, b.nlast
  48:	subs	x2, x21, x20
  4c:	b.eq	60 <_ZSt16__insertion_sortIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_T0_+0x60>  // b.none
  50:	sub	x8, x8, x2
  54:	add	x0, x8, #0x2
  58:	mov	x1, x20
  5c:	bl	0 <memmove>
  60:	mov	x8, x20
  64:	b	90 <_ZSt16__insertion_sortIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_T0_+0x90>
  68:	ldrb	w9, [x8]
  6c:	mov	x8, x21
  70:	cmp	w22, w9
  74:	b.cs	90 <_ZSt16__insertion_sortIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_T0_+0x90>  // b.hs, b.nlast
  78:	mov	x8, x21
  7c:	strb	w9, [x8]
  80:	ldurb	w9, [x8, #-2]
  84:	sub	x8, x8, #0x1
  88:	cmp	w22, w9
  8c:	b.cc	7c <_ZSt16__insertion_sortIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_T0_+0x7c>  // b.lo, b.ul, b.last
  90:	add	x9, x21, #0x1
  94:	cmp	x9, x19
  98:	strb	w22, [x8]
  9c:	b.ne	30 <_ZSt16__insertion_sortIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops15_Iter_less_iterEEvT_S9_T0_+0x30>  // b.any
  a0:	ldp	x20, x19, [sp, #32]
  a4:	ldp	x22, x21, [sp, #16]
  a8:	ldp	x29, x30, [sp], #48
  ac:	ret

Disassembly of section .text._ZSt8__uniqueIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops19_Iter_equal_to_iterEET_S9_S9_T0_:

0000000000000000 <_ZSt8__uniqueIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops19_Iter_equal_to_iterEET_S9_S9_T0_>:
   0:	cmp	x0, x1
   4:	b.eq	28 <_ZSt8__uniqueIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops19_Iter_equal_to_iterEET_S9_S9_T0_+0x28>  // b.none
   8:	add	x8, x0, #0x1
   c:	cmp	x1, x8
  10:	b.eq	60 <_ZSt8__uniqueIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops19_Iter_equal_to_iterEET_S9_S9_T0_+0x60>  // b.none
  14:	ldurb	w9, [x8, #-1]
  18:	ldrb	w10, [x8], #1
  1c:	cmp	w9, w10
  20:	b.ne	c <_ZSt8__uniqueIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops19_Iter_equal_to_iterEET_S9_S9_T0_+0xc>  // b.any
  24:	sub	x0, x8, #0x2
  28:	cmp	x0, x1
  2c:	b.eq	60 <_ZSt8__uniqueIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops19_Iter_equal_to_iterEET_S9_S9_T0_+0x60>  // b.none
  30:	add	x8, x0, #0x2
  34:	cmp	x8, x1
  38:	b.eq	5c <_ZSt8__uniqueIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops19_Iter_equal_to_iterEET_S9_S9_T0_+0x5c>  // b.none
  3c:	ldrb	w10, [x0]
  40:	ldrb	w9, [x8]
  44:	cmp	w10, w9
  48:	b.eq	50 <_ZSt8__uniqueIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops19_Iter_equal_to_iterEET_S9_S9_T0_+0x50>  // b.none
  4c:	strb	w9, [x0, #1]!
  50:	add	x8, x8, #0x1
  54:	cmp	x1, x8
  58:	b.ne	3c <_ZSt8__uniqueIN9__gnu_cxx17__normal_iteratorIPcSt6vectorIcSaIcEEEENS0_5__ops19_Iter_equal_to_iterEET_S9_S9_T0_+0x3c>  // b.any
  5c:	add	x1, x0, #0x1
  60:	mov	x0, x1
  64:	ret

Disassembly of section .text._ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv:

0000000000000000 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #32]
   8:	str	x23, [sp, #48]
   c:	stp	x22, x21, [sp, #64]
  10:	stp	x20, x19, [sp, #80]
  14:	add	x29, sp, #0x20
  18:	ldr	x22, [x0]
  1c:	mov	x19, x0
  20:	mov	x2, sp
  24:	ldp	x0, x1, [x22]
  28:	ldrb	w8, [x19, #8]!
  2c:	strb	w8, [sp]
  30:	bl	0 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv>
  34:	tbnz	w0, #0, cc <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0xcc>
  38:	ldp	x8, x9, [x22, #48]
  3c:	ldrb	w1, [x19]
  40:	cmp	x8, x9
  44:	b.eq	68 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x68>  // b.none
  48:	ldrb	w10, [x8]
  4c:	cmp	w10, w1
  50:	b.hi	60 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x60>  // b.pmore
  54:	ldrb	w10, [x8, #1]
  58:	cmp	w1, w10
  5c:	b.ls	cc <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0xcc>  // b.plast
  60:	add	x8, x8, #0x2
  64:	b	40 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x40>
  68:	ldr	x0, [x22, #104]
  6c:	ldr	w2, [x22, #96]
  70:	bl	0 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv>
  74:	tbnz	w0, #0, cc <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0xcc>
  78:	ldr	x0, [x22, #104]
  7c:	ldp	x20, x21, [x22, #24]
  80:	add	x2, x19, #0x1
  84:	mov	x8, sp
  88:	mov	x1, x19
  8c:	mov	x23, sp
  90:	bl	0 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv>
  94:	mov	x2, sp
  98:	mov	x0, x20
  9c:	mov	x1, x21
  a0:	bl	0 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv>
  a4:	ldr	x8, [sp]
  a8:	ldr	x21, [x22, #32]
  ac:	add	x9, x23, #0x10
  b0:	mov	x20, x0
  b4:	cmp	x8, x9
  b8:	b.eq	c4 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0xc4>  // b.none
  bc:	mov	x0, x8
  c0:	bl	0 <_ZdlPv>
  c4:	cmp	x21, x20
  c8:	b.eq	e8 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0xe8>  // b.none
  cc:	mov	w0, #0x1                   	// #1
  d0:	ldp	x20, x19, [sp, #80]
  d4:	ldp	x22, x21, [sp, #64]
  d8:	ldr	x23, [sp, #48]
  dc:	ldp	x29, x30, [sp, #32]
  e0:	add	sp, sp, #0x60
  e4:	ret
  e8:	ldp	x21, x23, [x22, #72]
  ec:	cmp	x21, x23
  f0:	b.eq	124 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x124>  // b.none
  f4:	ldr	x0, [x22, #104]
  f8:	ldr	w8, [x21], #4
  fc:	ldrb	w1, [x19]
 100:	and	x9, x20, #0xffffffff00000000
 104:	orr	x20, x9, x8
 108:	mov	x2, x20
 10c:	bl	0 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv>
 110:	tbz	w0, #0, cc <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0xcc>
 114:	cmp	x23, x21
 118:	mov	w0, wzr
 11c:	b.ne	f4 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0xf4>  // b.any
 120:	b	d0 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0xd0>
 124:	mov	w0, wzr
 128:	b	d0 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0xd0>

Disassembly of section .text._ZSt13binary_searchIN9__gnu_cxx17__normal_iteratorIPKcSt6vectorIcSaIcEEEEcEbT_S8_RKT0_:

0000000000000000 <_ZSt13binary_searchIN9__gnu_cxx17__normal_iteratorIPKcSt6vectorIcSaIcEEEEcEbT_S8_RKT0_>:
   0:	sub	x8, x1, x0
   4:	cmp	x8, #0x1
   8:	b.lt	3c <_ZSt13binary_searchIN9__gnu_cxx17__normal_iteratorIPKcSt6vectorIcSaIcEEEEcEbT_S8_RKT0_+0x3c>  // b.tstop
   c:	ldrb	w9, [x2]
  10:	mov	x10, #0xffffffffffffffff    	// #-1
  14:	add	x11, x0, x8, lsr #1
  18:	ldrb	w12, [x11], #1
  1c:	eor	x14, x10, x8, lsr #1
  20:	lsr	x13, x8, #1
  24:	add	x8, x8, x14
  28:	cmp	w12, w9
  2c:	csel	x8, x8, x13, cc  // cc = lo, ul, last
  30:	csel	x0, x11, x0, cc  // cc = lo, ul, last
  34:	cmp	x8, #0x0
  38:	b.gt	14 <_ZSt13binary_searchIN9__gnu_cxx17__normal_iteratorIPKcSt6vectorIcSaIcEEEEcEbT_S8_RKT0_+0x14>
  3c:	cmp	x0, x1
  40:	b.eq	58 <_ZSt13binary_searchIN9__gnu_cxx17__normal_iteratorIPKcSt6vectorIcSaIcEEEEcEbT_S8_RKT0_+0x58>  // b.none
  44:	ldrb	w8, [x2]
  48:	ldrb	w9, [x0]
  4c:	cmp	w8, w9
  50:	cset	w0, cs  // cs = hs, nlast
  54:	ret
  58:	mov	w0, wzr
  5c:	ret

Disassembly of section .text._ZNKSt7__cxx1112regex_traitsIcE7isctypeEcNS1_10_RegexMaskE:

0000000000000000 <_ZNKSt7__cxx1112regex_traitsIcE7isctypeEcNS1_10_RegexMaskE>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x21, x2
  14:	mov	w19, w1
  18:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  1c:	ldr	x8, [x0, #48]
  20:	and	x9, x19, #0xff
  24:	ldrh	w8, [x8, x9, lsl #1]
  28:	tst	w21, w8
  2c:	b.eq	38 <_ZNKSt7__cxx1112regex_traitsIcE7isctypeEcNS1_10_RegexMaskE+0x38>  // b.none
  30:	mov	w0, #0x1                   	// #1
  34:	b	80 <_ZNKSt7__cxx1112regex_traitsIcE7isctypeEcNS1_10_RegexMaskE+0x80>
  38:	tbnz	w21, #16, 44 <_ZNKSt7__cxx1112regex_traitsIcE7isctypeEcNS1_10_RegexMaskE+0x44>
  3c:	mov	w0, wzr
  40:	b	80 <_ZNKSt7__cxx1112regex_traitsIcE7isctypeEcNS1_10_RegexMaskE+0x80>
  44:	ldrb	w8, [x0, #56]
  48:	mov	x20, x0
  4c:	cbz	w8, 58 <_ZNKSt7__cxx1112regex_traitsIcE7isctypeEcNS1_10_RegexMaskE+0x58>
  50:	ldrb	w0, [x20, #152]
  54:	b	74 <_ZNKSt7__cxx1112regex_traitsIcE7isctypeEcNS1_10_RegexMaskE+0x74>
  58:	mov	x0, x20
  5c:	bl	0 <_ZNKSt5ctypeIcE13_M_widen_initEv>
  60:	ldr	x8, [x20]
  64:	mov	w1, #0x5f                  	// #95
  68:	mov	x0, x20
  6c:	ldr	x8, [x8, #48]
  70:	blr	x8
  74:	and	w8, w0, #0xff
  78:	cmp	w8, w19, uxtb
  7c:	cset	w0, eq  // eq = none
  80:	ldp	x20, x19, [sp, #32]
  84:	ldr	x21, [sp, #16]
  88:	ldp	x29, x30, [sp], #48
  8c:	ret

Disassembly of section .text._ZNKSt7__cxx1112regex_traitsIcE17transform_primaryIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_:

0000000000000000 <_ZNKSt7__cxx1112regex_traitsIcE17transform_primaryIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #32]
   8:	str	x23, [sp, #48]
   c:	stp	x22, x21, [sp, #64]
  10:	stp	x20, x19, [sp, #80]
  14:	add	x29, sp, #0x20
  18:	mov	x19, x2
  1c:	mov	x20, x1
  20:	mov	x21, x0
  24:	mov	x22, x8
  28:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  2c:	mov	x23, x0
  30:	add	x0, sp, #0x8
  34:	mov	x1, x20
  38:	mov	x2, x19
  3c:	stp	xzr, xzr, [sp, #8]
  40:	str	xzr, [sp, #24]
  44:	bl	0 <_ZNKSt7__cxx1112regex_traitsIcE17transform_primaryIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_>
  48:	ldr	x8, [x23]
  4c:	ldp	x1, x2, [sp, #8]
  50:	mov	x0, x23
  54:	ldr	x8, [x8, #40]
  58:	blr	x8
  5c:	ldp	x1, x2, [sp, #8]
  60:	mov	x8, x22
  64:	mov	x0, x21
  68:	bl	0 <_ZNKSt7__cxx1112regex_traitsIcE17transform_primaryIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_>
  6c:	ldr	x0, [sp, #8]
  70:	cbz	x0, 78 <_ZNKSt7__cxx1112regex_traitsIcE17transform_primaryIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_+0x78>
  74:	bl	0 <_ZdlPv>
  78:	ldp	x20, x19, [sp, #80]
  7c:	ldp	x22, x21, [sp, #64]
  80:	ldr	x23, [sp, #48]
  84:	ldp	x29, x30, [sp, #32]
  88:	add	sp, sp, #0x60
  8c:	ret

Disassembly of section .text._ZNKSt5ctypeIcE5widenEc:

0000000000000000 <_ZNKSt5ctypeIcE5widenEc>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldrb	w8, [x0, #56]
  10:	mov	x19, x0
  14:	mov	w20, w1
  18:	cbz	w8, 30 <_ZNKSt5ctypeIcE5widenEc+0x30>
  1c:	add	x8, x19, w20, uxtb
  20:	ldrb	w0, [x8, #57]
  24:	ldp	x20, x19, [sp, #16]
  28:	ldp	x29, x30, [sp], #32
  2c:	ret
  30:	mov	x0, x19
  34:	bl	0 <_ZNKSt5ctypeIcE13_M_widen_initEv>
  38:	ldr	x8, [x19]
  3c:	mov	x0, x19
  40:	mov	w1, w20
  44:	ldp	x20, x19, [sp, #16]
  48:	ldr	x2, [x8, #48]
  4c:	ldp	x29, x30, [sp], #32
  50:	br	x2

Disassembly of section .text._ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag:

0000000000000000 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	add	x29, sp, #0x10
  14:	sub	x8, x1, x0
  18:	mov	x20, x1
  1c:	mov	x19, x0
  20:	cmp	x8, #0x80
  24:	str	x2, [sp, #8]
  28:	b.lt	94 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x94>  // b.tstop
  2c:	lsr	x8, x8, #7
  30:	add	x22, x8, #0x1
  34:	add	x0, sp, #0x8
  38:	mov	x1, x19
  3c:	bl	0 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag>
  40:	tbnz	w0, #0, fc <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0xfc>
  44:	add	x21, x19, #0x20
  48:	add	x0, sp, #0x8
  4c:	mov	x1, x21
  50:	bl	0 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag>
  54:	tbnz	w0, #0, 100 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x100>
  58:	add	x21, x19, #0x40
  5c:	add	x0, sp, #0x8
  60:	mov	x1, x21
  64:	bl	0 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag>
  68:	tbnz	w0, #0, 100 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x100>
  6c:	add	x21, x19, #0x60
  70:	add	x0, sp, #0x8
  74:	mov	x1, x21
  78:	bl	0 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag>
  7c:	tbnz	w0, #0, 100 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x100>
  80:	sub	x22, x22, #0x1
  84:	cmp	x22, #0x1
  88:	add	x19, x19, #0x80
  8c:	b.gt	34 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x34>
  90:	sub	x8, x20, x19
  94:	asr	x8, x8, #5
  98:	cmp	x8, #0x1
  9c:	b.eq	e4 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0xe4>  // b.none
  a0:	cmp	x8, #0x2
  a4:	b.eq	cc <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0xcc>  // b.none
  a8:	cmp	x8, #0x3
  ac:	mov	x21, x20
  b0:	b.ne	100 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x100>  // b.any
  b4:	add	x0, sp, #0x8
  b8:	mov	x1, x19
  bc:	bl	0 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag>
  c0:	mov	x21, x19
  c4:	tbnz	w0, #0, 100 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x100>
  c8:	add	x19, x19, #0x20
  cc:	add	x0, sp, #0x8
  d0:	mov	x1, x19
  d4:	bl	0 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag>
  d8:	mov	x21, x19
  dc:	tbnz	w0, #0, 100 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x100>
  e0:	add	x19, x19, #0x20
  e4:	add	x0, sp, #0x8
  e8:	mov	x1, x19
  ec:	bl	0 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag>
  f0:	tst	w0, #0x1
  f4:	csel	x21, x19, x20, ne  // ne = any
  f8:	b	100 <_ZSt9__find_ifIN9__gnu_cxx17__normal_iteratorIPKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESt6vectorIS7_SaIS7_EEEENS0_5__ops16_Iter_equals_valIS8_EEET_SH_SH_T0_St26random_access_iterator_tag+0x100>
  fc:	mov	x21, x19
 100:	mov	x0, x21
 104:	ldp	x20, x19, [sp, #48]
 108:	ldp	x22, x21, [sp, #32]
 10c:	ldp	x29, x30, [sp, #16]
 110:	add	sp, sp, #0x40
 114:	ret

Disassembly of section .text._ZN9__gnu_cxx5__ops16_Iter_equals_valIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEclINS_17__normal_iteratorIPS8_St6vectorIS7_SaIS7_EEEEEEbT_:

0000000000000000 <_ZN9__gnu_cxx5__ops16_Iter_equals_valIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEclINS_17__normal_iteratorIPS8_St6vectorIS7_SaIS7_EEEEEEbT_>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	x8, [x0]
   c:	ldr	x2, [x1, #8]
  10:	ldr	x9, [x8, #8]
  14:	cmp	x2, x9
  18:	b.ne	3c <_ZN9__gnu_cxx5__ops16_Iter_equals_valIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEclINS_17__normal_iteratorIPS8_St6vectorIS7_SaIS7_EEEEEEbT_+0x3c>  // b.any
  1c:	cbz	x2, 44 <_ZN9__gnu_cxx5__ops16_Iter_equals_valIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEclINS_17__normal_iteratorIPS8_St6vectorIS7_SaIS7_EEEEEEbT_+0x44>
  20:	ldr	x8, [x8]
  24:	ldr	x0, [x1]
  28:	mov	x1, x8
  2c:	bl	0 <bcmp>
  30:	cmp	w0, #0x0
  34:	cset	w0, eq  // eq = none
  38:	b	48 <_ZN9__gnu_cxx5__ops16_Iter_equals_valIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEclINS_17__normal_iteratorIPS8_St6vectorIS7_SaIS7_EEEEEEbT_+0x48>
  3c:	mov	w0, wzr
  40:	b	48 <_ZN9__gnu_cxx5__ops16_Iter_equals_valIKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEclINS_17__normal_iteratorIPS8_St6vectorIS7_SaIS7_EEEEEEbT_+0x48>
  44:	mov	w0, #0x1                   	// #1
  48:	ldp	x29, x30, [sp], #16
  4c:	ret

Disassembly of section .text._ZNKSt7__cxx1112regex_traitsIcE9transformIPcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_S9_:

0000000000000000 <_ZNKSt7__cxx1112regex_traitsIcE9transformIPcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_S9_>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #32]
   8:	str	x23, [sp, #48]
   c:	stp	x22, x21, [sp, #64]
  10:	stp	x20, x19, [sp, #80]
  14:	add	x29, sp, #0x20
  18:	mov	x19, x2
  1c:	mov	x20, x1
  20:	mov	x21, x8
  24:	bl	0 <_ZSt9use_facetINSt7__cxx117collateIcEEERKT_RKSt6locale>
  28:	mov	x8, sp
  2c:	mov	x22, x0
  30:	add	x23, x8, #0x10
  34:	mov	x0, sp
  38:	mov	x1, x20
  3c:	mov	x2, x19
  40:	str	x23, [sp]
  44:	bl	0 <_ZNKSt7__cxx1112regex_traitsIcE9transformIPcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_S9_>
  48:	ldr	x8, [x22]
  4c:	ldp	x1, x9, [sp]
  50:	mov	x0, x22
  54:	ldr	x10, [x8, #24]
  58:	add	x2, x1, x9
  5c:	mov	x8, x21
  60:	blr	x10
  64:	ldr	x0, [sp]
  68:	cmp	x0, x23
  6c:	b.eq	74 <_ZNKSt7__cxx1112regex_traitsIcE9transformIPcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_S9_+0x74>  // b.none
  70:	bl	0 <_ZdlPv>
  74:	ldp	x20, x19, [sp, #80]
  78:	ldp	x22, x21, [sp, #64]
  7c:	ldr	x23, [sp, #48]
  80:	ldp	x29, x30, [sp, #32]
  84:	add	sp, sp, #0x60
  88:	ret

Disassembly of section .text._ZNSt6vectorIcSaIcEE19_M_range_initializeIPKcEEvT_S5_St20forward_iterator_tag:

0000000000000000 <_ZNSt6vectorIcSaIcEE19_M_range_initializeIPKcEEvT_S5_St20forward_iterator_tag>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	subs	x21, x2, x1
  14:	b.mi	68 <_ZNSt6vectorIcSaIcEE19_M_range_initializeIPKcEEvT_S5_St20forward_iterator_tag+0x68>  // b.first
  18:	mov	x19, x0
  1c:	cbz	x21, 48 <_ZNSt6vectorIcSaIcEE19_M_range_initializeIPKcEEvT_S5_St20forward_iterator_tag+0x48>
  20:	mov	x0, x21
  24:	mov	x20, x1
  28:	bl	0 <_Znwm>
  2c:	add	x22, x0, x21
  30:	mov	x1, x20
  34:	mov	x2, x21
  38:	str	x0, [x19]
  3c:	str	x22, [x19, #16]
  40:	bl	0 <memcpy>
  44:	b	54 <_ZNSt6vectorIcSaIcEE19_M_range_initializeIPKcEEvT_S5_St20forward_iterator_tag+0x54>
  48:	mov	x22, xzr
  4c:	str	xzr, [x19]
  50:	str	xzr, [x19, #16]
  54:	str	x22, [x19, #8]
  58:	ldp	x20, x19, [sp, #32]
  5c:	ldp	x22, x21, [sp, #16]
  60:	ldp	x29, x30, [sp], #48
  64:	ret
  68:	adrp	x0, 0 <_ZNSt6vectorIcSaIcEE19_M_range_initializeIPKcEEvT_S5_St20forward_iterator_tag>
  6c:	add	x0, x0, #0x0
  70:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZNSt17_Function_handlerIFbcENSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE9_M_invokeERKSt9_Any_dataOc:

0000000000000000 <_ZNSt17_Function_handlerIFbcENSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE9_M_invokeERKSt9_Any_dataOc>:
   0:	ldrb	w8, [x1]
   4:	ldr	x9, [x0]
   8:	lsr	x10, x8, #3
   c:	and	x10, x10, #0x18
  10:	add	x9, x9, x10
  14:	ldr	x9, [x9, #120]
  18:	lsr	x8, x9, x8
  1c:	and	w0, w8, #0x1
  20:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	cmp	w2, #0x3
  14:	mov	x19, x0
  18:	b.eq	3c <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x3c>  // b.none
  1c:	mov	x20, x1
  20:	cmp	w2, #0x2
  24:	b.eq	7c <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x7c>  // b.none
  28:	cmp	w2, #0x1
  2c:	b.ne	d4 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0xd4>  // b.any
  30:	ldr	x8, [x20]
  34:	str	x8, [x19]
  38:	b	d4 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0xd4>
  3c:	ldr	x19, [x19]
  40:	cbz	x19, d4 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0xd4>
  44:	ldr	x0, [x19, #72]
  48:	cbz	x0, 50 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x50>
  4c:	bl	0 <_ZdlPv>
  50:	ldr	x0, [x19, #48]
  54:	cbz	x0, 5c <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x5c>
  58:	bl	0 <_ZdlPv>
  5c:	add	x0, x19, #0x18
  60:	bl	0 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>
  64:	ldr	x0, [x19]
  68:	cbz	x0, 70 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x70>
  6c:	bl	0 <_ZdlPv>
  70:	mov	x0, x19
  74:	bl	0 <_ZdlPv>
  78:	b	d4 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0xd4>
  7c:	mov	w0, #0x98                  	// #152
  80:	bl	0 <_Znwm>
  84:	ldr	x20, [x20]
  88:	mov	x21, x0
  8c:	mov	x1, x20
  90:	bl	0 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>
  94:	add	x0, x21, #0x18
  98:	add	x1, x20, #0x18
  9c:	bl	0 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>
  a0:	add	x0, x21, #0x30
  a4:	add	x1, x20, #0x30
  a8:	bl	0 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>
  ac:	add	x0, x21, #0x48
  b0:	add	x1, x20, #0x48
  b4:	bl	0 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>
  b8:	ldr	x8, [x20, #144]
  bc:	ldp	q1, q0, [x20, #112]
  c0:	ldr	q2, [x20, #96]
  c4:	str	x8, [x21, #144]
  c8:	stp	q1, q0, [x21, #112]
  cc:	str	q2, [x21, #96]
  d0:	str	x21, [x19]
  d4:	ldp	x20, x19, [sp, #32]
  d8:	ldr	x21, [sp, #16]
  dc:	mov	w0, wzr
  e0:	ldp	x29, x30, [sp], #48
  e4:	ret

Disassembly of section .text._ZNSt6vectorIcSaIcEEC2ERKS1_:

0000000000000000 <_ZNSt6vectorIcSaIcEEC2ERKS1_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	ldp	x9, x8, [x1]
  14:	mov	x20, x1
  18:	mov	x19, x0
  1c:	stp	xzr, xzr, [x0]
  20:	sub	x1, x8, x9
  24:	str	xzr, [x0, #16]
  28:	bl	0 <_ZNSt6vectorIcSaIcEEC2ERKS1_>
  2c:	ldp	x1, x8, [x20]
  30:	ldr	x20, [x19]
  34:	subs	x21, x8, x1
  38:	b.eq	48 <_ZNSt6vectorIcSaIcEEC2ERKS1_+0x48>  // b.none
  3c:	mov	x0, x20
  40:	mov	x2, x21
  44:	bl	0 <memmove>
  48:	add	x8, x20, x21
  4c:	str	x8, [x19, #8]
  50:	ldp	x20, x19, [sp, #32]
  54:	ldr	x21, [sp, #16]
  58:	ldp	x29, x30, [sp], #48
  5c:	ret

Disassembly of section .text._ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2ERKS7_:

0000000000000000 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2ERKS7_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	ldp	x9, x8, [x1]
  14:	mov	x20, x1
  18:	mov	x19, x0
  1c:	stp	xzr, xzr, [x0]
  20:	sub	x21, x8, x9
  24:	asr	x1, x21, #5
  28:	str	xzr, [x0, #16]
  2c:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2ERKS7_>
  30:	add	x8, x0, x21
  34:	stp	x0, x0, [x19]
  38:	str	x8, [x19, #16]
  3c:	ldp	x21, x22, [x20]
  40:	cmp	x21, x22
  44:	b.eq	74 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2ERKS7_+0x74>  // b.none
  48:	mov	x20, x0
  4c:	add	x8, x0, #0x10
  50:	str	x8, [x20], #32
  54:	ldp	x1, x8, [x21]
  58:	add	x2, x1, x8
  5c:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2ERKS7_>
  60:	add	x21, x21, #0x20
  64:	cmp	x21, x22
  68:	mov	x0, x20
  6c:	b.ne	4c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2ERKS7_+0x4c>  // b.any
  70:	b	78 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2ERKS7_+0x78>
  74:	mov	x20, x0
  78:	str	x20, [x19, #8]
  7c:	ldp	x20, x19, [sp, #32]
  80:	ldp	x22, x21, [sp, #16]
  84:	ldp	x29, x30, [sp], #48
  88:	ret

Disassembly of section .text._ZNSt6vectorISt4pairIccESaIS1_EEC2ERKS3_:

0000000000000000 <_ZNSt6vectorISt4pairIccESaIS1_EEC2ERKS3_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	ldp	x9, x8, [x1]
  14:	mov	x20, x1
  18:	mov	x19, x0
  1c:	stp	xzr, xzr, [x0]
  20:	sub	x21, x8, x9
  24:	asr	x1, x21, #1
  28:	str	xzr, [x0, #16]
  2c:	bl	0 <_ZNSt6vectorISt4pairIccESaIS1_EEC2ERKS3_>
  30:	add	x8, x0, x21
  34:	stp	x0, x0, [x19]
  38:	str	x8, [x19, #16]
  3c:	ldp	x8, x9, [x20]
  40:	cmp	x8, x9
  44:	b.eq	58 <_ZNSt6vectorISt4pairIccESaIS1_EEC2ERKS3_+0x58>  // b.none
  48:	ldrh	w10, [x8], #2
  4c:	cmp	x9, x8
  50:	strh	w10, [x0], #2
  54:	b.ne	48 <_ZNSt6vectorISt4pairIccESaIS1_EEC2ERKS3_+0x48>  // b.any
  58:	str	x0, [x19, #8]
  5c:	ldp	x20, x19, [sp, #32]
  60:	ldr	x21, [sp, #16]
  64:	ldp	x29, x30, [sp], #48
  68:	ret

Disassembly of section .text._ZNSt6vectorINSt7__cxx1112regex_traitsIcE10_RegexMaskESaIS3_EEC2ERKS5_:

0000000000000000 <_ZNSt6vectorINSt7__cxx1112regex_traitsIcE10_RegexMaskESaIS3_EEC2ERKS5_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	ldp	x9, x8, [x1]
  14:	mov	x20, x1
  18:	mov	x19, x0
  1c:	stp	xzr, xzr, [x0]
  20:	sub	x21, x8, x9
  24:	asr	x1, x21, #2
  28:	str	xzr, [x0, #16]
  2c:	bl	0 <_ZNSt6vectorINSt7__cxx1112regex_traitsIcE10_RegexMaskESaIS3_EEC2ERKS5_>
  30:	add	x8, x0, x21
  34:	stp	x0, x0, [x19]
  38:	str	x8, [x19, #16]
  3c:	ldp	x8, x9, [x20]
  40:	cmp	x8, x9
  44:	b.eq	58 <_ZNSt6vectorINSt7__cxx1112regex_traitsIcE10_RegexMaskESaIS3_EEC2ERKS5_+0x58>  // b.none
  48:	ldr	w10, [x8], #4
  4c:	cmp	x9, x8
  50:	str	w10, [x0], #4
  54:	b.ne	48 <_ZNSt6vectorINSt7__cxx1112regex_traitsIcE10_RegexMaskESaIS3_EEC2ERKS5_+0x48>  // b.any
  58:	str	x0, [x19, #8]
  5c:	ldp	x20, x19, [sp, #32]
  60:	ldr	x21, [sp, #16]
  64:	ldp	x29, x30, [sp], #48
  68:	ret

Disassembly of section .text._ZNSt12_Vector_baseIcSaIcEE17_M_create_storageEm:

0000000000000000 <_ZNSt12_Vector_baseIcSaIcEE17_M_create_storageEm>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	mov	x20, x1
  10:	mov	x19, x0
  14:	cbz	x1, 28 <_ZNSt12_Vector_baseIcSaIcEE17_M_create_storageEm+0x28>
  18:	tbnz	x20, #63, 44 <_ZNSt12_Vector_baseIcSaIcEE17_M_create_storageEm+0x44>
  1c:	mov	x0, x20
  20:	bl	0 <_Znwm>
  24:	b	2c <_ZNSt12_Vector_baseIcSaIcEE17_M_create_storageEm+0x2c>
  28:	mov	x0, xzr
  2c:	add	x8, x0, x20
  30:	stp	x0, x0, [x19]
  34:	str	x8, [x19, #16]
  38:	ldp	x20, x19, [sp, #16]
  3c:	ldp	x29, x30, [sp], #32
  40:	ret
  44:	bl	0 <_ZSt17__throw_bad_allocv>

Disassembly of section .text._ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_M_allocateEm:

0000000000000000 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_M_allocateEm>:
   0:	cbz	x1, 14 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_M_allocateEm+0x14>
   4:	lsr	x8, x1, #58
   8:	cbnz	x8, 1c <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_M_allocateEm+0x1c>
   c:	lsl	x0, x1, #5
  10:	b	0 <_Znwm>
  14:	mov	x0, xzr
  18:	ret
  1c:	stp	x29, x30, [sp, #-16]!
  20:	mov	x29, sp
  24:	bl	0 <_ZSt17__throw_bad_allocv>

Disassembly of section .text._ZNSt12_Vector_baseISt4pairIccESaIS1_EE11_M_allocateEm:

0000000000000000 <_ZNSt12_Vector_baseISt4pairIccESaIS1_EE11_M_allocateEm>:
   0:	cbz	x1, 14 <_ZNSt12_Vector_baseISt4pairIccESaIS1_EE11_M_allocateEm+0x14>
   4:	lsr	x8, x1, #62
   8:	cbnz	x8, 1c <_ZNSt12_Vector_baseISt4pairIccESaIS1_EE11_M_allocateEm+0x1c>
   c:	lsl	x0, x1, #1
  10:	b	0 <_Znwm>
  14:	mov	x0, xzr
  18:	ret
  1c:	stp	x29, x30, [sp, #-16]!
  20:	mov	x29, sp
  24:	bl	0 <_ZSt17__throw_bad_allocv>

Disassembly of section .text._ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED2Ev:

0000000000000000 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED2Ev>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	ldp	x19, x21, [x0]
  14:	cmp	x19, x21
  18:	b.eq	40 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED2Ev+0x40>  // b.none
  1c:	mov	x20, x0
  20:	ldr	x0, [x19], #16
  24:	cmp	x0, x19
  28:	b.eq	30 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED2Ev+0x30>  // b.none
  2c:	bl	0 <_ZdlPv>
  30:	add	x19, x19, #0x10
  34:	cmp	x19, x21
  38:	b.ne	20 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED2Ev+0x20>  // b.any
  3c:	ldr	x19, [x20]
  40:	cbz	x19, 58 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED2Ev+0x58>
  44:	mov	x0, x19
  48:	ldp	x20, x19, [sp, #32]
  4c:	ldr	x21, [sp, #16]
  50:	ldp	x29, x30, [sp], #48
  54:	b	0 <_ZdlPv>
  58:	ldp	x20, x19, [sp, #32]
  5c:	ldr	x21, [sp, #16]
  60:	ldp	x29, x30, [sp], #48
  64:	ret

Disassembly of section .text._ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb:

0000000000000000 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	add	x29, sp, #0x10
  10:	ldp	x8, x9, [x1]
  14:	mov	x19, x0
  18:	ldr	x0, [x0, #112]
  1c:	mov	w20, w2
  20:	add	x2, x8, x9
  24:	mov	x1, x8
  28:	mov	w3, wzr
  2c:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb>
  30:	stur	w0, [x29, #-4]
  34:	tbnz	w0, #16, 40 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb+0x40>
  38:	tst	w0, #0xffff
  3c:	b.eq	9c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb+0x9c>  // b.none
  40:	tbz	w20, #0, 64 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb+0x64>
  44:	ldp	x1, x8, [x19, #80]
  48:	cmp	x1, x8
  4c:	b.eq	80 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb+0x80>  // b.none
  50:	str	w0, [x1]
  54:	ldr	x8, [x19, #80]
  58:	add	x8, x8, #0x4
  5c:	str	x8, [x19, #80]
  60:	b	8c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb+0x8c>
  64:	ldrh	w8, [x19, #96]
  68:	ldrb	w9, [x19, #98]
  6c:	orr	w8, w8, w0
  70:	orr	w9, w9, w0, lsr #16
  74:	strh	w8, [x19, #96]
  78:	strb	w9, [x19, #98]
  7c:	b	8c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb+0x8c>
  80:	add	x0, x19, #0x48
  84:	sub	x2, x29, #0x4
  88:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb>
  8c:	ldp	x20, x19, [sp, #32]
  90:	ldp	x29, x30, [sp, #16]
  94:	add	sp, sp, #0x30
  98:	ret
  9c:	bl	0 <abort>

Disassembly of section .text._ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv:

0000000000000000 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	ldp	x20, x21, [x0]
  14:	mov	x19, x0
  18:	cmp	x20, x21
  1c:	b.eq	4c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x4c>  // b.none
  20:	sub	x8, x21, x20
  24:	clz	x8, x8
  28:	mov	w9, #0x7e                  	// #126
  2c:	sub	x2, x9, x8, lsl #1
  30:	mov	x0, x20
  34:	mov	x1, x21
  38:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv>
  3c:	mov	x0, x20
  40:	mov	x1, x21
  44:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv>
  48:	ldp	x20, x21, [x19]
  4c:	mov	x0, x20
  50:	mov	x1, x21
  54:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv>
  58:	ldr	x21, [x19, #8]
  5c:	cmp	x0, x21
  60:	b.eq	a0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0xa0>  // b.none
  64:	mov	x20, x0
  68:	subs	x2, x21, x21
  6c:	b.eq	88 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x88>  // b.none
  70:	b.eq	88 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x88>  // b.none
  74:	mov	x0, x20
  78:	mov	x1, x21
  7c:	bl	0 <memmove>
  80:	ldr	x8, [x19, #8]
  84:	b	8c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0x8c>
  88:	mov	x8, x21
  8c:	sub	x9, x8, x21
  90:	add	x9, x20, x9
  94:	cmp	x9, x8
  98:	b.eq	a0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv+0xa0>  // b.none
  9c:	str	x9, [x19, #8]
  a0:	mov	x0, x19
  a4:	ldp	x20, x19, [sp, #32]
  a8:	ldr	x21, [sp, #16]
  ac:	ldp	x29, x30, [sp], #48
  b0:	b	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_readyEv>

Disassembly of section .text._ZNSt8functionIFbcEEC2INSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEvvEET_:

0000000000000000 <_ZNSt8functionIFbcEEC2INSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEvvEET_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	mov	x20, x0
  10:	str	xzr, [x0, #16]
  14:	mov	w0, #0xa0                  	// #160
  18:	mov	x19, x1
  1c:	bl	0 <_Znwm>
  20:	ldr	q0, [x19]
  24:	adrp	x9, 0 <_ZNSt8functionIFbcEEC2INSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEvvEET_>
  28:	add	x9, x9, #0x0
  2c:	str	q0, [x0]
  30:	ldr	x8, [x19, #16]
  34:	str	x8, [x0, #16]
  38:	ldur	q0, [x19, #24]
  3c:	stp	xzr, xzr, [x19]
  40:	stp	xzr, xzr, [x19, #16]
  44:	stur	q0, [x0, #24]
  48:	ldr	x8, [x19, #40]
  4c:	str	x8, [x0, #40]
  50:	ldr	q0, [x19, #48]
  54:	stp	xzr, xzr, [x19, #32]
  58:	str	q0, [x0, #48]
  5c:	ldr	x8, [x19, #64]
  60:	str	x8, [x0, #64]
  64:	ldur	q0, [x19, #72]
  68:	stp	xzr, xzr, [x19, #48]
  6c:	stp	xzr, xzr, [x19, #64]
  70:	stur	q0, [x0, #72]
  74:	ldr	x8, [x19, #88]
  78:	str	x8, [x0, #88]
  7c:	ldp	q1, q0, [x19, #96]
  80:	ldp	q3, q2, [x19, #128]
  84:	adrp	x8, 0 <_ZNSt8functionIFbcEEC2INSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEvvEET_>
  88:	add	x8, x8, #0x0
  8c:	stp	xzr, xzr, [x19, #80]
  90:	stp	q1, q0, [x0, #96]
  94:	stp	q3, q2, [x0, #128]
  98:	str	x0, [x20]
  9c:	stp	x9, x8, [x20, #16]
  a0:	ldp	x20, x19, [sp, #16]
  a4:	ldp	x29, x30, [sp], #32
  a8:	ret

Disassembly of section .text._ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE13_M_make_cacheESt17integral_constantIbLb1EE:

0000000000000000 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE13_M_make_cacheESt17integral_constantIbLb1EE>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #16]
   8:	str	x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	add	x29, sp, #0x10
  14:	mov	x19, x0
  18:	mov	x20, xzr
  1c:	mov	w21, #0x1                   	// #1
  20:	mov	x0, sp
  24:	str	x19, [sp]
  28:	strb	w20, [sp, #8]
  2c:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE13_M_make_cacheESt17integral_constantIbLb1EE>
  30:	ldrb	w9, [x19, #120]
  34:	lsr	x8, x20, #3
  38:	and	x8, x8, #0x1ffffffffffffff8
  3c:	and	w10, w0, #0x1
  40:	add	x8, x19, x8
  44:	add	x8, x8, #0x80
  48:	cmp	w9, w10
  4c:	lsl	x9, x21, x20
  50:	b.ne	60 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE13_M_make_cacheESt17integral_constantIbLb1EE+0x60>  // b.any
  54:	ldr	x10, [x8]
  58:	bic	x9, x10, x9
  5c:	b	68 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE13_M_make_cacheESt17integral_constantIbLb1EE+0x68>
  60:	ldr	x10, [x8]
  64:	orr	x9, x10, x9
  68:	add	x20, x20, #0x1
  6c:	cmp	x20, #0x100
  70:	str	x9, [x8]
  74:	b.ne	20 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE13_M_make_cacheESt17integral_constantIbLb1EE+0x20>  // b.any
  78:	ldp	x20, x19, [sp, #48]
  7c:	ldr	x21, [sp, #32]
  80:	ldp	x29, x30, [sp, #16]
  84:	add	sp, sp, #0x40
  88:	ret

Disassembly of section .text._ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv:

0000000000000000 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #64]
   8:	str	x23, [sp, #80]
   c:	stp	x22, x21, [sp, #96]
  10:	stp	x20, x19, [sp, #112]
  14:	add	x29, sp, #0x40
  18:	ldr	x22, [x0]
  1c:	mov	x19, x0
  20:	add	x2, sp, #0x20
  24:	ldp	x0, x1, [x22]
  28:	ldrb	w8, [x19, #8]!
  2c:	strb	w8, [sp, #32]
  30:	bl	0 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv>
  34:	tbz	w0, #0, 40 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x40>
  38:	mov	w19, #0x1                   	// #1
  3c:	b	114 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x114>
  40:	ldrb	w1, [x19]
  44:	add	x0, x22, #0x68
  48:	add	x8, sp, #0x20
  4c:	bl	0 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv>
  50:	ldp	x20, x21, [x22, #48]
  54:	cmp	x20, x21
  58:	b.eq	90 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x90>  // b.none
  5c:	add	x1, sp, #0x20
  60:	mov	x0, x20
  64:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7compareERKS4_>
  68:	cmp	w0, #0x0
  6c:	b.gt	84 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x84>
  70:	add	x1, x20, #0x20
  74:	add	x0, sp, #0x20
  78:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7compareERKS4_>
  7c:	cmp	w0, #0x1
  80:	b.lt	f8 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0xf8>  // b.tstop
  84:	add	x20, x20, #0x40
  88:	cmp	x21, x20
  8c:	b.ne	5c <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x5c>  // b.any
  90:	ldr	x0, [x22, #112]
  94:	ldr	w2, [x22, #96]
  98:	ldrb	w1, [x19]
  9c:	bl	0 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv>
  a0:	tbnz	w0, #0, f8 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0xf8>
  a4:	ldr	x0, [x22, #112]
  a8:	ldp	x20, x21, [x22, #24]
  ac:	add	x2, x19, #0x1
  b0:	mov	x8, sp
  b4:	mov	x1, x19
  b8:	mov	x23, sp
  bc:	bl	0 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv>
  c0:	mov	x2, sp
  c4:	mov	x0, x20
  c8:	mov	x1, x21
  cc:	bl	0 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv>
  d0:	ldr	x8, [sp]
  d4:	ldr	x21, [x22, #32]
  d8:	add	x9, x23, #0x10
  dc:	mov	x20, x0
  e0:	cmp	x8, x9
  e4:	b.eq	f0 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0xf0>  // b.none
  e8:	mov	x0, x8
  ec:	bl	0 <_ZdlPv>
  f0:	cmp	x21, x20
  f4:	b.eq	130 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x130>  // b.none
  f8:	mov	w19, #0x1                   	// #1
  fc:	ldr	x0, [sp, #32]
 100:	add	x8, sp, #0x20
 104:	add	x8, x8, #0x10
 108:	cmp	x0, x8
 10c:	b.eq	114 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x114>  // b.none
 110:	bl	0 <_ZdlPv>
 114:	mov	w0, w19
 118:	ldp	x20, x19, [sp, #112]
 11c:	ldp	x22, x21, [sp, #96]
 120:	ldr	x23, [sp, #80]
 124:	ldp	x29, x30, [sp, #64]
 128:	add	sp, sp, #0x80
 12c:	ret
 130:	ldp	x21, x23, [x22, #72]
 134:	cmp	x21, x23
 138:	b.eq	164 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x164>  // b.none
 13c:	ldr	x0, [x22, #112]
 140:	ldr	w8, [x21], #4
 144:	ldrb	w1, [x19]
 148:	and	x9, x20, #0xffffffff00000000
 14c:	orr	x20, x9, x8
 150:	mov	x2, x20
 154:	bl	0 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv>
 158:	tbz	w0, #0, f8 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0xf8>
 15c:	cmp	x23, x21
 160:	b.ne	13c <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x13c>  // b.any
 164:	mov	w19, wzr
 168:	b	fc <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0xfc>

Disassembly of section .text._ZNKSt8__detail20_RegexTranslatorBaseINSt7__cxx1112regex_traitsIcEELb0ELb1EE12_M_transformEc:

0000000000000000 <_ZNKSt8__detail20_RegexTranslatorBaseINSt7__cxx1112regex_traitsIcEELb0ELb1EE12_M_transformEc>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #32]
   8:	str	x21, [sp, #48]
   c:	stp	x20, x19, [sp, #64]
  10:	add	x29, sp, #0x20
  14:	mov	x20, x8
  18:	mov	x8, sp
  1c:	mov	w2, w1
  20:	mov	x19, x0
  24:	add	x21, x8, #0x10
  28:	mov	x0, sp
  2c:	mov	w1, #0x1                   	// #1
  30:	str	x21, [sp]
  34:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructEmc>
  38:	ldp	x1, x8, [sp]
  3c:	ldr	x0, [x19]
  40:	add	x2, x1, x8
  44:	mov	x8, x20
  48:	bl	0 <_ZNKSt8__detail20_RegexTranslatorBaseINSt7__cxx1112regex_traitsIcEELb0ELb1EE12_M_transformEc>
  4c:	ldr	x0, [sp]
  50:	cmp	x0, x21
  54:	b.eq	5c <_ZNKSt8__detail20_RegexTranslatorBaseINSt7__cxx1112regex_traitsIcEELb0ELb1EE12_M_transformEc+0x5c>  // b.none
  58:	bl	0 <_ZdlPv>
  5c:	ldp	x20, x19, [sp, #64]
  60:	ldr	x21, [sp, #48]
  64:	ldp	x29, x30, [sp, #32]
  68:	add	sp, sp, #0x50
  6c:	ret

Disassembly of section .text._ZNKSt7__cxx1112regex_traitsIcE9transformIN9__gnu_cxx17__normal_iteratorIPcNS_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESA_T_SC_:

0000000000000000 <_ZNKSt7__cxx1112regex_traitsIcE9transformIN9__gnu_cxx17__normal_iteratorIPcNS_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESA_T_SC_>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #32]
   8:	str	x23, [sp, #48]
   c:	stp	x22, x21, [sp, #64]
  10:	stp	x20, x19, [sp, #80]
  14:	add	x29, sp, #0x20
  18:	mov	x19, x2
  1c:	mov	x20, x1
  20:	mov	x21, x8
  24:	bl	0 <_ZSt9use_facetINSt7__cxx117collateIcEEERKT_RKSt6locale>
  28:	mov	x8, sp
  2c:	mov	x22, x0
  30:	add	x23, x8, #0x10
  34:	mov	x0, sp
  38:	mov	x1, x20
  3c:	mov	x2, x19
  40:	str	x23, [sp]
  44:	bl	0 <_ZNKSt7__cxx1112regex_traitsIcE9transformIN9__gnu_cxx17__normal_iteratorIPcNS_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESA_T_SC_>
  48:	ldr	x8, [x22]
  4c:	ldp	x1, x9, [sp]
  50:	mov	x0, x22
  54:	ldr	x10, [x8, #24]
  58:	add	x2, x1, x9
  5c:	mov	x8, x21
  60:	blr	x10
  64:	ldr	x0, [sp]
  68:	cmp	x0, x23
  6c:	b.eq	74 <_ZNKSt7__cxx1112regex_traitsIcE9transformIN9__gnu_cxx17__normal_iteratorIPcNS_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESA_T_SC_+0x74>  // b.none
  70:	bl	0 <_ZdlPv>
  74:	ldp	x20, x19, [sp, #80]
  78:	ldp	x22, x21, [sp, #64]
  7c:	ldr	x23, [sp, #48]
  80:	ldp	x29, x30, [sp, #32]
  84:	add	sp, sp, #0x60
  88:	ret

Disassembly of section .text._ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIN9__gnu_cxx17__normal_iteratorIPcS4_EEEEvT_SA_St20forward_iterator_tag:

0000000000000000 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIN9__gnu_cxx17__normal_iteratorIPcS4_EEEEvT_SA_St20forward_iterator_tag>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	sub	x21, x2, x1
  14:	mov	x20, x1
  18:	mov	x19, x0
  1c:	cmp	x21, #0xf
  20:	str	x21, [x29, #24]
  24:	b.ls	4c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIN9__gnu_cxx17__normal_iteratorIPcS4_EEEEvT_SA_St20forward_iterator_tag+0x4c>  // b.plast
  28:	add	x1, x29, #0x18
  2c:	mov	x0, x19
  30:	mov	x2, xzr
  34:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
  38:	str	x0, [x19]
  3c:	ldr	x8, [x29, #24]
  40:	str	x8, [x19, #16]
  44:	cbnz	x21, 54 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIN9__gnu_cxx17__normal_iteratorIPcS4_EEEEvT_SA_St20forward_iterator_tag+0x54>
  48:	b	74 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIN9__gnu_cxx17__normal_iteratorIPcS4_EEEEvT_SA_St20forward_iterator_tag+0x74>
  4c:	ldr	x0, [x19]
  50:	cbz	x21, 74 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIN9__gnu_cxx17__normal_iteratorIPcS4_EEEEvT_SA_St20forward_iterator_tag+0x74>
  54:	cmp	x21, #0x1
  58:	b.ne	68 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIN9__gnu_cxx17__normal_iteratorIPcS4_EEEEvT_SA_St20forward_iterator_tag+0x68>  // b.any
  5c:	ldrb	w8, [x20]
  60:	strb	w8, [x0]
  64:	b	74 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIN9__gnu_cxx17__normal_iteratorIPcS4_EEEEvT_SA_St20forward_iterator_tag+0x74>
  68:	mov	x1, x20
  6c:	mov	x2, x21
  70:	bl	0 <memcpy>
  74:	ldr	x8, [x29, #24]
  78:	ldr	x9, [x19]
  7c:	ldr	x21, [sp, #16]
  80:	str	x8, [x19, #8]
  84:	strb	wzr, [x9, x8]
  88:	ldp	x20, x19, [sp, #32]
  8c:	ldp	x29, x30, [sp], #48
  90:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFbcENSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE9_M_invokeERKSt9_Any_dataOc:

0000000000000000 <_ZNSt17_Function_handlerIFbcENSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE9_M_invokeERKSt9_Any_dataOc>:
   0:	ldrb	w8, [x1]
   4:	ldr	x9, [x0]
   8:	lsr	x10, x8, #3
   c:	and	x10, x10, #0x18
  10:	add	x9, x9, x10
  14:	ldr	x9, [x9, #128]
  18:	lsr	x8, x9, x8
  1c:	and	w0, w8, #0x1
  20:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	cmp	w2, #0x3
  14:	mov	x19, x0
  18:	b.eq	3c <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x3c>  // b.none
  1c:	mov	x20, x1
  20:	cmp	w2, #0x2
  24:	b.eq	78 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x78>  // b.none
  28:	cmp	w2, #0x1
  2c:	b.ne	c8 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0xc8>  // b.any
  30:	ldr	x8, [x20]
  34:	str	x8, [x19]
  38:	b	c8 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0xc8>
  3c:	ldr	x19, [x19]
  40:	cbz	x19, c8 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0xc8>
  44:	ldr	x0, [x19, #72]
  48:	cbz	x0, 50 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x50>
  4c:	bl	0 <_ZdlPv>
  50:	add	x0, x19, #0x30
  54:	bl	0 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>
  58:	add	x0, x19, #0x18
  5c:	bl	0 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>
  60:	ldr	x0, [x19]
  64:	cbz	x0, 6c <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x6c>
  68:	bl	0 <_ZdlPv>
  6c:	mov	x0, x19
  70:	bl	0 <_ZdlPv>
  74:	b	c8 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0xc8>
  78:	mov	w0, #0xa0                  	// #160
  7c:	bl	0 <_Znwm>
  80:	ldr	x20, [x20]
  84:	mov	x21, x0
  88:	mov	x1, x20
  8c:	bl	0 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>
  90:	add	x0, x21, #0x18
  94:	add	x1, x20, #0x18
  98:	bl	0 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>
  9c:	add	x0, x21, #0x30
  a0:	add	x1, x20, #0x30
  a4:	bl	0 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>
  a8:	add	x0, x21, #0x48
  ac:	add	x1, x20, #0x48
  b0:	bl	0 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>
  b4:	ldp	q1, q0, [x20, #128]
  b8:	ldp	q3, q2, [x20, #96]
  bc:	stp	q1, q0, [x21, #128]
  c0:	stp	q3, q2, [x21, #96]
  c4:	str	x21, [x19]
  c8:	ldp	x20, x19, [sp, #32]
  cc:	ldr	x21, [sp, #16]
  d0:	mov	w0, wzr
  d4:	ldp	x29, x30, [sp], #48
  d8:	ret

Disassembly of section .text._ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EEC2ERKS9_:

0000000000000000 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EEC2ERKS9_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	ldp	x9, x8, [x1]
  14:	mov	x22, x1
  18:	mov	x19, x0
  1c:	stp	xzr, xzr, [x0]
  20:	sub	x21, x8, x9
  24:	asr	x1, x21, #6
  28:	str	xzr, [x0, #16]
  2c:	bl	0 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EEC2ERKS9_>
  30:	add	x8, x0, x21
  34:	stp	x0, x0, [x19]
  38:	str	x8, [x19, #16]
  3c:	ldp	x21, x22, [x22]
  40:	mov	x20, x0
  44:	cmp	x21, x22
  48:	b.eq	68 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EEC2ERKS9_+0x68>  // b.none
  4c:	mov	x0, x20
  50:	mov	x1, x21
  54:	bl	0 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EEC2ERKS9_>
  58:	add	x21, x21, #0x40
  5c:	cmp	x22, x21
  60:	add	x20, x20, #0x40
  64:	b.ne	4c <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EEC2ERKS9_+0x4c>  // b.any
  68:	str	x20, [x19, #8]
  6c:	ldp	x20, x19, [sp, #32]
  70:	ldp	x22, x21, [sp, #16]
  74:	ldp	x29, x30, [sp], #48
  78:	ret

Disassembly of section .text._ZNSt12_Vector_baseISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE11_M_allocateEm:

0000000000000000 <_ZNSt12_Vector_baseISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE11_M_allocateEm>:
   0:	cbz	x1, 14 <_ZNSt12_Vector_baseISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE11_M_allocateEm+0x14>
   4:	lsr	x8, x1, #57
   8:	cbnz	x8, 1c <_ZNSt12_Vector_baseISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE11_M_allocateEm+0x1c>
   c:	lsl	x0, x1, #6
  10:	b	0 <_Znwm>
  14:	mov	x0, xzr
  18:	ret
  1c:	stp	x29, x30, [sp, #-16]!
  20:	mov	x29, sp
  24:	bl	0 <_ZSt17__throw_bad_allocv>

Disassembly of section .text._ZNSt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES5_EC2ERKS6_:

0000000000000000 <_ZNSt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES5_EC2ERKS6_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	add	x8, x0, #0x10
  14:	mov	x21, x0
  18:	mov	x19, x1
  1c:	str	x8, [x21], #48
  20:	ldr	x1, [x1]
  24:	ldr	x8, [x19, #8]
  28:	mov	x20, x0
  2c:	add	x2, x1, x8
  30:	bl	0 <_ZNSt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES5_EC2ERKS6_>
  34:	str	x21, [x20, #32]!
  38:	ldp	x1, x8, [x19, #32]
  3c:	mov	x0, x20
  40:	ldp	x20, x19, [sp, #32]
  44:	ldr	x21, [sp, #16]
  48:	add	x2, x1, x8
  4c:	ldp	x29, x30, [sp], #48
  50:	b	0 <_ZNSt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES5_EC2ERKS6_>

Disassembly of section .text._ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EED2Ev:

0000000000000000 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EED2Ev>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	ldp	x19, x21, [x0]
  14:	cmp	x19, x21
  18:	b.eq	58 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EED2Ev+0x58>  // b.none
  1c:	mov	x20, x0
  20:	ldr	x0, [x19, #32]
  24:	add	x8, x19, #0x30
  28:	cmp	x8, x0
  2c:	b.eq	34 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EED2Ev+0x34>  // b.none
  30:	bl	0 <_ZdlPv>
  34:	mov	x8, x19
  38:	ldr	x0, [x8], #16
  3c:	cmp	x8, x0
  40:	b.eq	48 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EED2Ev+0x48>  // b.none
  44:	bl	0 <_ZdlPv>
  48:	add	x19, x19, #0x40
  4c:	cmp	x21, x19
  50:	b.ne	20 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EED2Ev+0x20>  // b.any
  54:	ldr	x19, [x20]
  58:	cbz	x19, 70 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EED2Ev+0x70>
  5c:	mov	x0, x19
  60:	ldp	x20, x19, [sp, #32]
  64:	ldr	x21, [sp, #16]
  68:	ldp	x29, x30, [sp], #48
  6c:	b	0 <_ZdlPv>
  70:	ldp	x20, x19, [sp, #32]
  74:	ldr	x21, [sp, #16]
  78:	ldp	x29, x30, [sp], #48
  7c:	ret

Disassembly of section .text._ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb:

0000000000000000 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	add	x29, sp, #0x10
  10:	ldp	x8, x9, [x1]
  14:	mov	x19, x0
  18:	ldr	x0, [x0, #112]
  1c:	mov	w20, w2
  20:	add	x2, x8, x9
  24:	mov	w3, #0x1                   	// #1
  28:	mov	x1, x8
  2c:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb>
  30:	stur	w0, [x29, #-4]
  34:	tbnz	w0, #16, 40 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb+0x40>
  38:	tst	w0, #0xffff
  3c:	b.eq	9c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb+0x9c>  // b.none
  40:	tbz	w20, #0, 64 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb+0x64>
  44:	ldp	x1, x8, [x19, #80]
  48:	cmp	x1, x8
  4c:	b.eq	80 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb+0x80>  // b.none
  50:	str	w0, [x1]
  54:	ldr	x8, [x19, #80]
  58:	add	x8, x8, #0x4
  5c:	str	x8, [x19, #80]
  60:	b	8c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb+0x8c>
  64:	ldrh	w8, [x19, #96]
  68:	ldrb	w9, [x19, #98]
  6c:	orr	w8, w8, w0
  70:	orr	w9, w9, w0, lsr #16
  74:	strh	w8, [x19, #96]
  78:	strb	w9, [x19, #98]
  7c:	b	8c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb+0x8c>
  80:	add	x0, x19, #0x48
  84:	sub	x2, x29, #0x4
  88:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb>
  8c:	ldp	x20, x19, [sp, #32]
  90:	ldp	x29, x30, [sp, #16]
  94:	add	sp, sp, #0x30
  98:	ret
  9c:	bl	0 <abort>

Disassembly of section .text._ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv:

0000000000000000 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	ldp	x20, x21, [x0]
  14:	mov	x19, x0
  18:	cmp	x20, x21
  1c:	b.eq	4c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv+0x4c>  // b.none
  20:	sub	x8, x21, x20
  24:	clz	x8, x8
  28:	mov	w9, #0x7e                  	// #126
  2c:	sub	x2, x9, x8, lsl #1
  30:	mov	x0, x20
  34:	mov	x1, x21
  38:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv>
  3c:	mov	x0, x20
  40:	mov	x1, x21
  44:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv>
  48:	ldp	x20, x21, [x19]
  4c:	mov	x0, x20
  50:	mov	x1, x21
  54:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv>
  58:	ldr	x21, [x19, #8]
  5c:	cmp	x0, x21
  60:	b.eq	a0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv+0xa0>  // b.none
  64:	mov	x20, x0
  68:	subs	x2, x21, x21
  6c:	b.eq	88 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv+0x88>  // b.none
  70:	b.eq	88 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv+0x88>  // b.none
  74:	mov	x0, x20
  78:	mov	x1, x21
  7c:	bl	0 <memmove>
  80:	ldr	x8, [x19, #8]
  84:	b	8c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv+0x8c>
  88:	mov	x8, x21
  8c:	sub	x9, x8, x21
  90:	add	x9, x20, x9
  94:	cmp	x9, x8
  98:	b.eq	a0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv+0xa0>  // b.none
  9c:	str	x9, [x19, #8]
  a0:	mov	x0, x19
  a4:	ldp	x20, x19, [sp, #32]
  a8:	ldr	x21, [sp, #16]
  ac:	ldp	x29, x30, [sp], #48
  b0:	b	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_readyEv>

Disassembly of section .text._ZNSt8functionIFbcEEC2INSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEvvEET_:

0000000000000000 <_ZNSt8functionIFbcEEC2INSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEvvEET_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	mov	x20, x0
  10:	str	xzr, [x0, #16]
  14:	mov	w0, #0xa0                  	// #160
  18:	mov	x19, x1
  1c:	bl	0 <_Znwm>
  20:	ldr	q0, [x19]
  24:	adrp	x9, 0 <_ZNSt8functionIFbcEEC2INSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEvvEET_>
  28:	add	x9, x9, #0x0
  2c:	str	q0, [x0]
  30:	ldr	x8, [x19, #16]
  34:	str	x8, [x0, #16]
  38:	ldur	q0, [x19, #24]
  3c:	stp	xzr, xzr, [x19]
  40:	stp	xzr, xzr, [x19, #16]
  44:	stur	q0, [x0, #24]
  48:	ldr	x8, [x19, #40]
  4c:	str	x8, [x0, #40]
  50:	ldr	q0, [x19, #48]
  54:	stp	xzr, xzr, [x19, #32]
  58:	str	q0, [x0, #48]
  5c:	ldr	x8, [x19, #64]
  60:	str	x8, [x0, #64]
  64:	ldur	q0, [x19, #72]
  68:	stp	xzr, xzr, [x19, #48]
  6c:	stp	xzr, xzr, [x19, #64]
  70:	stur	q0, [x0, #72]
  74:	ldr	x8, [x19, #88]
  78:	str	x8, [x0, #88]
  7c:	ldp	q1, q0, [x19, #96]
  80:	ldp	q3, q2, [x19, #128]
  84:	adrp	x8, 0 <_ZNSt8functionIFbcEEC2INSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEvvEET_>
  88:	add	x8, x8, #0x0
  8c:	stp	xzr, xzr, [x19, #80]
  90:	stp	q1, q0, [x0, #96]
  94:	stp	q3, q2, [x0, #128]
  98:	str	x0, [x20]
  9c:	stp	x9, x8, [x20, #16]
  a0:	ldp	x20, x19, [sp, #16]
  a4:	ldp	x29, x30, [sp], #32
  a8:	ret

Disassembly of section .text._ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE13_M_make_cacheESt17integral_constantIbLb1EE:

0000000000000000 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE13_M_make_cacheESt17integral_constantIbLb1EE>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #16]
   8:	str	x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	add	x29, sp, #0x10
  14:	mov	x19, x0
  18:	mov	x20, xzr
  1c:	mov	w21, #0x1                   	// #1
  20:	mov	x0, sp
  24:	str	x19, [sp]
  28:	strb	w20, [sp, #8]
  2c:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE13_M_make_cacheESt17integral_constantIbLb1EE>
  30:	ldrb	w9, [x19, #120]
  34:	lsr	x8, x20, #3
  38:	and	x8, x8, #0x1ffffffffffffff8
  3c:	and	w10, w0, #0x1
  40:	add	x8, x19, x8
  44:	add	x8, x8, #0x80
  48:	cmp	w9, w10
  4c:	lsl	x9, x21, x20
  50:	b.ne	60 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE13_M_make_cacheESt17integral_constantIbLb1EE+0x60>  // b.any
  54:	ldr	x10, [x8]
  58:	bic	x9, x10, x9
  5c:	b	68 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE13_M_make_cacheESt17integral_constantIbLb1EE+0x68>
  60:	ldr	x10, [x8]
  64:	orr	x9, x10, x9
  68:	add	x20, x20, #0x1
  6c:	cmp	x20, #0x100
  70:	str	x9, [x8]
  74:	b.ne	20 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE13_M_make_cacheESt17integral_constantIbLb1EE+0x20>  // b.any
  78:	ldp	x20, x19, [sp, #48]
  7c:	ldr	x21, [sp, #32]
  80:	ldp	x29, x30, [sp, #16]
  84:	add	sp, sp, #0x40
  88:	ret

Disassembly of section .text._ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv:

0000000000000000 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #32]
   8:	stp	x24, x23, [sp, #48]
   c:	stp	x22, x21, [sp, #64]
  10:	stp	x20, x19, [sp, #80]
  14:	add	x29, sp, #0x20
  18:	ldr	x24, [x0]
  1c:	mov	x19, x0
  20:	mov	x20, x24
  24:	ldp	x21, x22, [x24]
  28:	ldr	x0, [x20, #104]!
  2c:	ldrb	w23, [x19, #8]!
  30:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  34:	ldr	x8, [x0]
  38:	mov	w1, w23
  3c:	ldr	x8, [x8, #32]
  40:	blr	x8
  44:	strb	w0, [sp]
  48:	mov	x2, sp
  4c:	mov	x0, x21
  50:	mov	x1, x22
  54:	bl	0 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv>
  58:	tbnz	w0, #0, fc <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0xfc>
  5c:	ldp	x22, x23, [x24, #48]
  60:	ldrb	w21, [x19]
  64:	cmp	x22, x23
  68:	b.eq	94 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x94>  // b.none
  6c:	ldrb	w2, [x22, #1]
  70:	ldrb	w1, [x22]
  74:	mov	x0, x20
  78:	mov	w3, w21
  7c:	bl	0 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv>
  80:	tbnz	w0, #0, fc <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0xfc>
  84:	add	x22, x22, #0x2
  88:	cmp	x22, x23
  8c:	b.ne	6c <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x6c>  // b.any
  90:	ldrb	w21, [x19]
  94:	ldr	x0, [x24, #112]
  98:	ldr	w2, [x24, #96]
  9c:	mov	w1, w21
  a0:	bl	0 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv>
  a4:	tbnz	w0, #0, fc <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0xfc>
  a8:	ldr	x0, [x24, #112]
  ac:	ldp	x20, x21, [x24, #24]
  b0:	add	x2, x19, #0x1
  b4:	mov	x8, sp
  b8:	mov	x1, x19
  bc:	mov	x22, sp
  c0:	bl	0 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv>
  c4:	mov	x2, sp
  c8:	mov	x0, x20
  cc:	mov	x1, x21
  d0:	bl	0 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv>
  d4:	ldr	x8, [sp]
  d8:	ldr	x21, [x24, #32]
  dc:	add	x9, x22, #0x10
  e0:	mov	x20, x0
  e4:	cmp	x8, x9
  e8:	b.eq	f4 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0xf4>  // b.none
  ec:	mov	x0, x8
  f0:	bl	0 <_ZdlPv>
  f4:	cmp	x21, x20
  f8:	b.eq	118 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x118>  // b.none
  fc:	mov	w0, #0x1                   	// #1
 100:	ldp	x20, x19, [sp, #80]
 104:	ldp	x22, x21, [sp, #64]
 108:	ldp	x24, x23, [sp, #48]
 10c:	ldp	x29, x30, [sp, #32]
 110:	add	sp, sp, #0x60
 114:	ret
 118:	ldp	x21, x22, [x24, #72]
 11c:	cmp	x21, x22
 120:	b.eq	154 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x154>  // b.none
 124:	ldr	x0, [x24, #112]
 128:	ldr	w8, [x21], #4
 12c:	ldrb	w1, [x19]
 130:	and	x9, x20, #0xffffffff00000000
 134:	orr	x20, x9, x8
 138:	mov	x2, x20
 13c:	bl	0 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv>
 140:	tbz	w0, #0, fc <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0xfc>
 144:	cmp	x22, x21
 148:	mov	w0, wzr
 14c:	b.ne	124 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x124>  // b.any
 150:	b	100 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x100>
 154:	mov	w0, wzr
 158:	b	100 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x100>

Disassembly of section .text._ZNKSt8__detail20_RegexTranslatorBaseINSt7__cxx1112regex_traitsIcEELb1ELb0EE17_M_in_range_icaseEccc:

0000000000000000 <_ZNKSt8__detail20_RegexTranslatorBaseINSt7__cxx1112regex_traitsIcEELb1ELb0EE17_M_in_range_icaseEccc>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	str	x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	ldr	x8, [x0]
  18:	mov	w20, w1
  1c:	add	x0, x29, #0x18
  20:	mov	w21, w3
  24:	mov	x1, x8
  28:	mov	w19, w2
  2c:	bl	0 <_ZNSt6localeC1ERKS_>
  30:	add	x0, x29, #0x18
  34:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  38:	mov	x22, x0
  3c:	add	x0, x29, #0x18
  40:	bl	0 <_ZNSt6localeD1Ev>
  44:	ldr	x8, [x22]
  48:	mov	x0, x22
  4c:	mov	w1, w21
  50:	ldr	x8, [x8, #32]
  54:	blr	x8
  58:	ldr	x8, [x22]
  5c:	and	w23, w0, #0xff
  60:	mov	x0, x22
  64:	mov	w1, w21
  68:	ldr	x8, [x8, #16]
  6c:	blr	x8
  70:	cmp	w23, w20, uxtb
  74:	b.cc	88 <_ZNKSt8__detail20_RegexTranslatorBaseINSt7__cxx1112regex_traitsIcEELb1ELb0EE17_M_in_range_icaseEccc+0x88>  // b.lo, b.ul, b.last
  78:	cmp	w23, w19, uxtb
  7c:	b.hi	88 <_ZNKSt8__detail20_RegexTranslatorBaseINSt7__cxx1112regex_traitsIcEELb1ELb0EE17_M_in_range_icaseEccc+0x88>  // b.pmore
  80:	mov	w0, #0x1                   	// #1
  84:	b	a0 <_ZNKSt8__detail20_RegexTranslatorBaseINSt7__cxx1112regex_traitsIcEELb1ELb0EE17_M_in_range_icaseEccc+0xa0>
  88:	and	w8, w0, #0xff
  8c:	cmp	w8, w20, uxtb
  90:	cset	w9, cs  // cs = hs, nlast
  94:	cmp	w8, w19, uxtb
  98:	cset	w8, ls  // ls = plast
  9c:	and	w0, w8, w9
  a0:	ldp	x20, x19, [sp, #48]
  a4:	ldp	x22, x21, [sp, #32]
  a8:	ldr	x23, [sp, #16]
  ac:	ldp	x29, x30, [sp], #64
  b0:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFbcENSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE9_M_invokeERKSt9_Any_dataOc:

0000000000000000 <_ZNSt17_Function_handlerIFbcENSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE9_M_invokeERKSt9_Any_dataOc>:
   0:	ldrb	w8, [x1]
   4:	ldr	x9, [x0]
   8:	lsr	x10, x8, #3
   c:	and	x10, x10, #0x18
  10:	add	x9, x9, x10
  14:	ldr	x9, [x9, #128]
  18:	lsr	x8, x9, x8
  1c:	and	w0, w8, #0x1
  20:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	cmp	w2, #0x3
  14:	mov	x19, x0
  18:	b.eq	3c <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x3c>  // b.none
  1c:	mov	x20, x1
  20:	cmp	w2, #0x2
  24:	b.eq	7c <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x7c>  // b.none
  28:	cmp	w2, #0x1
  2c:	b.ne	cc <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0xcc>  // b.any
  30:	ldr	x8, [x20]
  34:	str	x8, [x19]
  38:	b	cc <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0xcc>
  3c:	ldr	x19, [x19]
  40:	cbz	x19, cc <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0xcc>
  44:	ldr	x0, [x19, #72]
  48:	cbz	x0, 50 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x50>
  4c:	bl	0 <_ZdlPv>
  50:	ldr	x0, [x19, #48]
  54:	cbz	x0, 5c <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x5c>
  58:	bl	0 <_ZdlPv>
  5c:	add	x0, x19, #0x18
  60:	bl	0 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>
  64:	ldr	x0, [x19]
  68:	cbz	x0, 70 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x70>
  6c:	bl	0 <_ZdlPv>
  70:	mov	x0, x19
  74:	bl	0 <_ZdlPv>
  78:	b	cc <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0xcc>
  7c:	mov	w0, #0xa0                  	// #160
  80:	bl	0 <_Znwm>
  84:	ldr	x20, [x20]
  88:	mov	x21, x0
  8c:	mov	x1, x20
  90:	bl	0 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>
  94:	add	x0, x21, #0x18
  98:	add	x1, x20, #0x18
  9c:	bl	0 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>
  a0:	add	x0, x21, #0x30
  a4:	add	x1, x20, #0x30
  a8:	bl	0 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>
  ac:	add	x0, x21, #0x48
  b0:	add	x1, x20, #0x48
  b4:	bl	0 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>
  b8:	ldp	q1, q0, [x20, #128]
  bc:	ldp	q3, q2, [x20, #96]
  c0:	stp	q1, q0, [x21, #128]
  c4:	stp	q3, q2, [x21, #96]
  c8:	str	x21, [x19]
  cc:	ldp	x20, x19, [sp, #32]
  d0:	ldr	x21, [sp, #16]
  d4:	mov	w0, wzr
  d8:	ldp	x29, x30, [sp], #48
  dc:	ret

Disassembly of section .text._ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb:

0000000000000000 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	add	x29, sp, #0x10
  10:	ldp	x8, x9, [x1]
  14:	mov	x19, x0
  18:	ldr	x0, [x0, #112]
  1c:	mov	w20, w2
  20:	add	x2, x8, x9
  24:	mov	w3, #0x1                   	// #1
  28:	mov	x1, x8
  2c:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb>
  30:	stur	w0, [x29, #-4]
  34:	tbnz	w0, #16, 40 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb+0x40>
  38:	tst	w0, #0xffff
  3c:	b.eq	9c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb+0x9c>  // b.none
  40:	tbz	w20, #0, 64 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb+0x64>
  44:	ldp	x1, x8, [x19, #80]
  48:	cmp	x1, x8
  4c:	b.eq	80 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb+0x80>  // b.none
  50:	str	w0, [x1]
  54:	ldr	x8, [x19, #80]
  58:	add	x8, x8, #0x4
  5c:	str	x8, [x19, #80]
  60:	b	8c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb+0x8c>
  64:	ldrh	w8, [x19, #96]
  68:	ldrb	w9, [x19, #98]
  6c:	orr	w8, w8, w0
  70:	orr	w9, w9, w0, lsr #16
  74:	strh	w8, [x19, #96]
  78:	strb	w9, [x19, #98]
  7c:	b	8c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb+0x8c>
  80:	add	x0, x19, #0x48
  84:	sub	x2, x29, #0x4
  88:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE22_M_add_character_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEEb>
  8c:	ldp	x20, x19, [sp, #32]
  90:	ldp	x29, x30, [sp, #16]
  94:	add	sp, sp, #0x30
  98:	ret
  9c:	bl	0 <abort>

Disassembly of section .text._ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv:

0000000000000000 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	ldp	x20, x21, [x0]
  14:	mov	x19, x0
  18:	cmp	x20, x21
  1c:	b.eq	4c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0x4c>  // b.none
  20:	sub	x8, x21, x20
  24:	clz	x8, x8
  28:	mov	w9, #0x7e                  	// #126
  2c:	sub	x2, x9, x8, lsl #1
  30:	mov	x0, x20
  34:	mov	x1, x21
  38:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv>
  3c:	mov	x0, x20
  40:	mov	x1, x21
  44:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv>
  48:	ldp	x20, x21, [x19]
  4c:	mov	x0, x20
  50:	mov	x1, x21
  54:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv>
  58:	ldr	x21, [x19, #8]
  5c:	cmp	x0, x21
  60:	b.eq	a0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0xa0>  // b.none
  64:	mov	x20, x0
  68:	subs	x2, x21, x21
  6c:	b.eq	88 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0x88>  // b.none
  70:	b.eq	88 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0x88>  // b.none
  74:	mov	x0, x20
  78:	mov	x1, x21
  7c:	bl	0 <memmove>
  80:	ldr	x8, [x19, #8]
  84:	b	8c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0x8c>
  88:	mov	x8, x21
  8c:	sub	x9, x8, x21
  90:	add	x9, x20, x9
  94:	cmp	x9, x8
  98:	b.eq	a0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv+0xa0>  // b.none
  9c:	str	x9, [x19, #8]
  a0:	mov	x0, x19
  a4:	ldp	x20, x19, [sp, #32]
  a8:	ldr	x21, [sp, #16]
  ac:	ldp	x29, x30, [sp], #48
  b0:	b	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_readyEv>

Disassembly of section .text._ZNSt8functionIFbcEEC2INSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEvvEET_:

0000000000000000 <_ZNSt8functionIFbcEEC2INSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEvvEET_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	mov	x20, x0
  10:	str	xzr, [x0, #16]
  14:	mov	w0, #0xa0                  	// #160
  18:	mov	x19, x1
  1c:	bl	0 <_Znwm>
  20:	ldr	q0, [x19]
  24:	adrp	x9, 0 <_ZNSt8functionIFbcEEC2INSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEvvEET_>
  28:	add	x9, x9, #0x0
  2c:	str	q0, [x0]
  30:	ldr	x8, [x19, #16]
  34:	str	x8, [x0, #16]
  38:	ldur	q0, [x19, #24]
  3c:	stp	xzr, xzr, [x19]
  40:	stp	xzr, xzr, [x19, #16]
  44:	stur	q0, [x0, #24]
  48:	ldr	x8, [x19, #40]
  4c:	str	x8, [x0, #40]
  50:	ldr	q0, [x19, #48]
  54:	stp	xzr, xzr, [x19, #32]
  58:	str	q0, [x0, #48]
  5c:	ldr	x8, [x19, #64]
  60:	str	x8, [x0, #64]
  64:	ldur	q0, [x19, #72]
  68:	stp	xzr, xzr, [x19, #48]
  6c:	stp	xzr, xzr, [x19, #64]
  70:	stur	q0, [x0, #72]
  74:	ldr	x8, [x19, #88]
  78:	str	x8, [x0, #88]
  7c:	ldp	q1, q0, [x19, #96]
  80:	ldp	q3, q2, [x19, #128]
  84:	adrp	x8, 0 <_ZNSt8functionIFbcEEC2INSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEvvEET_>
  88:	add	x8, x8, #0x0
  8c:	stp	xzr, xzr, [x19, #80]
  90:	stp	q1, q0, [x0, #96]
  94:	stp	q3, q2, [x0, #128]
  98:	str	x0, [x20]
  9c:	stp	x9, x8, [x20, #16]
  a0:	ldp	x20, x19, [sp, #16]
  a4:	ldp	x29, x30, [sp], #32
  a8:	ret

Disassembly of section .text._ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE13_M_make_cacheESt17integral_constantIbLb1EE:

0000000000000000 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE13_M_make_cacheESt17integral_constantIbLb1EE>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #16]
   8:	str	x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	add	x29, sp, #0x10
  14:	mov	x19, x0
  18:	mov	x20, xzr
  1c:	mov	w21, #0x1                   	// #1
  20:	mov	x0, sp
  24:	str	x19, [sp]
  28:	strb	w20, [sp, #8]
  2c:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE13_M_make_cacheESt17integral_constantIbLb1EE>
  30:	ldrb	w9, [x19, #120]
  34:	lsr	x8, x20, #3
  38:	and	x8, x8, #0x1ffffffffffffff8
  3c:	and	w10, w0, #0x1
  40:	add	x8, x19, x8
  44:	add	x8, x8, #0x80
  48:	cmp	w9, w10
  4c:	lsl	x9, x21, x20
  50:	b.ne	60 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE13_M_make_cacheESt17integral_constantIbLb1EE+0x60>  // b.any
  54:	ldr	x10, [x8]
  58:	bic	x9, x10, x9
  5c:	b	68 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE13_M_make_cacheESt17integral_constantIbLb1EE+0x68>
  60:	ldr	x10, [x8]
  64:	orr	x9, x10, x9
  68:	add	x20, x20, #0x1
  6c:	cmp	x20, #0x100
  70:	str	x9, [x8]
  74:	b.ne	20 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE13_M_make_cacheESt17integral_constantIbLb1EE+0x20>  // b.any
  78:	ldp	x20, x19, [sp, #48]
  7c:	ldr	x21, [sp, #32]
  80:	ldp	x29, x30, [sp, #16]
  84:	add	sp, sp, #0x40
  88:	ret

Disassembly of section .text._ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv:

0000000000000000 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #64]
   8:	stp	x24, x23, [sp, #80]
   c:	stp	x22, x21, [sp, #96]
  10:	stp	x20, x19, [sp, #112]
  14:	add	x29, sp, #0x40
  18:	ldr	x24, [x0]
  1c:	mov	x19, x0
  20:	mov	x20, x24
  24:	ldp	x21, x22, [x24]
  28:	ldr	x0, [x20, #104]!
  2c:	ldrb	w23, [x19, #8]!
  30:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  34:	ldr	x8, [x0]
  38:	mov	w1, w23
  3c:	ldr	x8, [x8, #32]
  40:	blr	x8
  44:	strb	w0, [sp, #32]
  48:	add	x2, sp, #0x20
  4c:	mov	x0, x21
  50:	mov	x1, x22
  54:	bl	0 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv>
  58:	tbz	w0, #0, 64 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x64>
  5c:	mov	w19, #0x1                   	// #1
  60:	b	130 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x130>
  64:	ldrb	w1, [x19]
  68:	add	x8, sp, #0x20
  6c:	mov	x0, x20
  70:	bl	0 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv>
  74:	ldp	x21, x22, [x24, #48]
  78:	cmp	x21, x22
  7c:	b.eq	ac <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0xac>  // b.none
  80:	ldr	x8, [sp, #32]
  84:	ldr	x9, [x21, #32]
  88:	ldr	x10, [x21]
  8c:	mov	x0, x20
  90:	ldrb	w3, [x8]
  94:	ldrb	w2, [x9]
  98:	ldrb	w1, [x10]
  9c:	bl	0 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv>
  a0:	tbnz	w0, #0, 114 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x114>
  a4:	add	x21, x21, #0x40
  a8:	b	78 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x78>
  ac:	ldr	x0, [x24, #112]
  b0:	ldr	w2, [x24, #96]
  b4:	ldrb	w1, [x19]
  b8:	bl	0 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv>
  bc:	tbnz	w0, #0, 114 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x114>
  c0:	ldr	x0, [x24, #112]
  c4:	ldp	x20, x21, [x24, #24]
  c8:	add	x2, x19, #0x1
  cc:	mov	x8, sp
  d0:	mov	x1, x19
  d4:	mov	x22, sp
  d8:	bl	0 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv>
  dc:	mov	x2, sp
  e0:	mov	x0, x20
  e4:	mov	x1, x21
  e8:	bl	0 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv>
  ec:	ldr	x8, [sp]
  f0:	ldr	x21, [x24, #32]
  f4:	add	x9, x22, #0x10
  f8:	mov	x20, x0
  fc:	cmp	x8, x9
 100:	b.eq	10c <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x10c>  // b.none
 104:	mov	x0, x8
 108:	bl	0 <_ZdlPv>
 10c:	cmp	x21, x20
 110:	b.eq	14c <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x14c>  // b.none
 114:	mov	w19, #0x1                   	// #1
 118:	ldr	x0, [sp, #32]
 11c:	add	x8, sp, #0x20
 120:	add	x8, x8, #0x10
 124:	cmp	x0, x8
 128:	b.eq	130 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x130>  // b.none
 12c:	bl	0 <_ZdlPv>
 130:	mov	w0, w19
 134:	ldp	x20, x19, [sp, #112]
 138:	ldp	x22, x21, [sp, #96]
 13c:	ldp	x24, x23, [sp, #80]
 140:	ldp	x29, x30, [sp, #64]
 144:	add	sp, sp, #0x80
 148:	ret
 14c:	ldp	x21, x22, [x24, #72]
 150:	cmp	x21, x22
 154:	b.eq	180 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x180>  // b.none
 158:	ldr	x0, [x24, #112]
 15c:	ldr	w8, [x21], #4
 160:	ldrb	w1, [x19]
 164:	and	x9, x20, #0xffffffff00000000
 168:	orr	x20, x9, x8
 16c:	mov	x2, x20
 170:	bl	0 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv>
 174:	tbz	w0, #0, 114 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x114>
 178:	cmp	x22, x21
 17c:	b.ne	158 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x158>  // b.any
 180:	mov	w19, wzr
 184:	b	118 <_ZZNKSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE8_M_applyEcSt17integral_constantIbLb0EEENKUlvE_clEv+0x118>

Disassembly of section .text._ZNKSt8__detail20_RegexTranslatorBaseINSt7__cxx1112regex_traitsIcEELb1ELb1EE12_M_transformEc:

0000000000000000 <_ZNKSt8__detail20_RegexTranslatorBaseINSt7__cxx1112regex_traitsIcEELb1ELb1EE12_M_transformEc>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #32]
   8:	str	x21, [sp, #48]
   c:	stp	x20, x19, [sp, #64]
  10:	add	x29, sp, #0x20
  14:	mov	x20, x8
  18:	mov	x8, sp
  1c:	mov	w2, w1
  20:	mov	x19, x0
  24:	add	x21, x8, #0x10
  28:	mov	x0, sp
  2c:	mov	w1, #0x1                   	// #1
  30:	str	x21, [sp]
  34:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructEmc>
  38:	ldp	x1, x8, [sp]
  3c:	ldr	x0, [x19]
  40:	add	x2, x1, x8
  44:	mov	x8, x20
  48:	bl	0 <_ZNKSt8__detail20_RegexTranslatorBaseINSt7__cxx1112regex_traitsIcEELb1ELb1EE12_M_transformEc>
  4c:	ldr	x0, [sp]
  50:	cmp	x0, x21
  54:	b.eq	5c <_ZNKSt8__detail20_RegexTranslatorBaseINSt7__cxx1112regex_traitsIcEELb1ELb1EE12_M_transformEc+0x5c>  // b.none
  58:	bl	0 <_ZdlPv>
  5c:	ldp	x20, x19, [sp, #64]
  60:	ldr	x21, [sp, #48]
  64:	ldp	x29, x30, [sp, #32]
  68:	add	sp, sp, #0x50
  6c:	ret

Disassembly of section .text._ZNKSt8__detail20_RegexTranslatorBaseINSt7__cxx1112regex_traitsIcEELb1ELb1EE17_M_in_range_icaseEccc:

0000000000000000 <_ZNKSt8__detail20_RegexTranslatorBaseINSt7__cxx1112regex_traitsIcEELb1ELb1EE17_M_in_range_icaseEccc>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	str	x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	ldr	x8, [x0]
  18:	mov	w20, w1
  1c:	add	x0, x29, #0x18
  20:	mov	w21, w3
  24:	mov	x1, x8
  28:	mov	w19, w2
  2c:	bl	0 <_ZNSt6localeC1ERKS_>
  30:	add	x0, x29, #0x18
  34:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  38:	mov	x22, x0
  3c:	add	x0, x29, #0x18
  40:	bl	0 <_ZNSt6localeD1Ev>
  44:	ldr	x8, [x22]
  48:	mov	x0, x22
  4c:	mov	w1, w21
  50:	ldr	x8, [x8, #32]
  54:	blr	x8
  58:	ldr	x8, [x22]
  5c:	and	w23, w0, #0xff
  60:	mov	x0, x22
  64:	mov	w1, w21
  68:	ldr	x8, [x8, #16]
  6c:	blr	x8
  70:	cmp	w23, w20, uxtb
  74:	b.cc	88 <_ZNKSt8__detail20_RegexTranslatorBaseINSt7__cxx1112regex_traitsIcEELb1ELb1EE17_M_in_range_icaseEccc+0x88>  // b.lo, b.ul, b.last
  78:	cmp	w23, w19, uxtb
  7c:	b.hi	88 <_ZNKSt8__detail20_RegexTranslatorBaseINSt7__cxx1112regex_traitsIcEELb1ELb1EE17_M_in_range_icaseEccc+0x88>  // b.pmore
  80:	mov	w0, #0x1                   	// #1
  84:	b	a0 <_ZNKSt8__detail20_RegexTranslatorBaseINSt7__cxx1112regex_traitsIcEELb1ELb1EE17_M_in_range_icaseEccc+0xa0>
  88:	and	w8, w0, #0xff
  8c:	cmp	w8, w20, uxtb
  90:	cset	w9, cs  // cs = hs, nlast
  94:	cmp	w8, w19, uxtb
  98:	cset	w8, ls  // ls = plast
  9c:	and	w0, w8, w9
  a0:	ldp	x20, x19, [sp, #48]
  a4:	ldp	x22, x21, [sp, #32]
  a8:	ldr	x23, [sp, #16]
  ac:	ldp	x29, x30, [sp], #64
  b0:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFbcENSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE9_M_invokeERKSt9_Any_dataOc:

0000000000000000 <_ZNSt17_Function_handlerIFbcENSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE9_M_invokeERKSt9_Any_dataOc>:
   0:	ldrb	w8, [x1]
   4:	ldr	x9, [x0]
   8:	lsr	x10, x8, #3
   c:	and	x10, x10, #0x18
  10:	add	x9, x9, x10
  14:	ldr	x9, [x9, #128]
  18:	lsr	x8, x9, x8
  1c:	and	w0, w8, #0x1
  20:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	cmp	w2, #0x3
  14:	mov	x19, x0
  18:	b.eq	3c <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x3c>  // b.none
  1c:	mov	x20, x1
  20:	cmp	w2, #0x2
  24:	b.eq	78 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x78>  // b.none
  28:	cmp	w2, #0x1
  2c:	b.ne	c8 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0xc8>  // b.any
  30:	ldr	x8, [x20]
  34:	str	x8, [x19]
  38:	b	c8 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0xc8>
  3c:	ldr	x19, [x19]
  40:	cbz	x19, c8 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0xc8>
  44:	ldr	x0, [x19, #72]
  48:	cbz	x0, 50 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x50>
  4c:	bl	0 <_ZdlPv>
  50:	add	x0, x19, #0x30
  54:	bl	0 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>
  58:	add	x0, x19, #0x18
  5c:	bl	0 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>
  60:	ldr	x0, [x19]
  64:	cbz	x0, 6c <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0x6c>
  68:	bl	0 <_ZdlPv>
  6c:	mov	x0, x19
  70:	bl	0 <_ZdlPv>
  74:	b	c8 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation+0xc8>
  78:	mov	w0, #0xa0                  	// #160
  7c:	bl	0 <_Znwm>
  80:	ldr	x20, [x20]
  84:	mov	x21, x0
  88:	mov	x1, x20
  8c:	bl	0 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>
  90:	add	x0, x21, #0x18
  94:	add	x1, x20, #0x18
  98:	bl	0 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>
  9c:	add	x0, x21, #0x30
  a0:	add	x1, x20, #0x30
  a4:	bl	0 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>
  a8:	add	x0, x21, #0x48
  ac:	add	x1, x20, #0x48
  b0:	bl	0 <_ZNSt14_Function_base13_Base_managerINSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EEEE10_M_managerERSt9_Any_dataRKS8_St18_Manager_operation>
  b4:	ldp	q1, q0, [x20, #128]
  b8:	ldp	q3, q2, [x20, #96]
  bc:	stp	q1, q0, [x21, #128]
  c0:	stp	q3, q2, [x21, #96]
  c4:	str	x21, [x19]
  c8:	ldp	x20, x19, [sp, #32]
  cc:	ldr	x21, [sp, #16]
  d0:	mov	w0, wzr
  d4:	ldp	x29, x30, [sp], #48
  d8:	ret

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb>:
   0:	sub	sp, sp, #0x1c0
   4:	stp	x29, x30, [sp, #384]
   8:	str	x28, [sp, #400]
   c:	stp	x22, x21, [sp, #416]
  10:	stp	x20, x19, [sp, #432]
  14:	add	x29, sp, #0x180
  18:	ldr	x8, [x0, #384]
  1c:	sub	x22, x29, #0xa0
  20:	and	w9, w1, #0x1
  24:	movi	v0.2d, #0x0
  28:	stur	wzr, [x22, #95]
  2c:	stp	q0, q0, [x29, #-96]
  30:	stp	q0, q0, [x29, #-128]
  34:	stp	q0, q0, [x29, #-160]
  38:	sturb	w9, [x29, #-48]
  3c:	stur	x8, [x29, #-56]
  40:	stur	q0, [x22, #120]
  44:	stur	q0, [x22, #136]
  48:	sturh	wzr, [x29, #-164]
  4c:	ldrb	w8, [x0]
  50:	mov	x19, x0
  54:	tbnz	w8, #4, 94 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0x94>
  58:	mov	x0, x19
  5c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb>
  60:	tbz	w0, #0, 7c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0x7c>
  64:	mov	w8, #0x1                   	// #1
  68:	sturb	w8, [x29, #-164]
  6c:	ldr	x8, [x19, #272]
  70:	ldrb	w8, [x8]
  74:	sturb	w8, [x29, #-163]
  78:	b	94 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0x94>
  7c:	mov	w1, #0x1c                  	// #28
  80:	mov	x0, x19
  84:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb>
  88:	tbz	w0, #0, 94 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0x94>
  8c:	mov	w8, #0x2d01                	// #11521
  90:	sturh	w8, [x29, #-164]
  94:	sub	x1, x29, #0xa4
  98:	sub	x2, x29, #0xa0
  9c:	mov	x0, x19
  a0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb>
  a4:	tbnz	w0, #0, 94 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0x94>
  a8:	ldurb	w8, [x29, #-164]
  ac:	cbz	w8, bc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0xbc>
  b0:	ldurb	w1, [x29, #-163]
  b4:	sub	x0, x29, #0xa0
  b8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb>
  bc:	sub	x0, x29, #0xa0
  c0:	sub	x21, x29, #0xa0
  c4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb>
  c8:	ldur	q1, [x29, #-112]
  cc:	ldr	x20, [x19, #256]
  d0:	ldur	q0, [x29, #-160]
  d4:	ldur	x8, [x29, #-144]
  d8:	stp	xzr, xzr, [x29, #-152]
  dc:	stur	xzr, [x29, #-160]
  e0:	ldur	q2, [x22, #24]
  e4:	str	q1, [sp, #48]
  e8:	ldur	q1, [x29, #-32]
  ec:	ldur	x9, [x29, #-120]
  f0:	ldur	x10, [x29, #-96]
  f4:	stp	xzr, xzr, [x29, #-136]
  f8:	stp	xzr, xzr, [x29, #-120]
  fc:	stp	xzr, xzr, [x29, #-104]
 100:	ldur	x11, [x29, #-72]
 104:	str	q0, [sp]
 108:	ldur	q0, [x22, #72]
 10c:	str	x8, [sp, #16]
 110:	str	q1, [sp, #128]
 114:	stur	q2, [sp, #24]
 118:	ldp	q1, q2, [x29, #-64]
 11c:	ldur	x8, [x29, #-16]
 120:	add	x0, sp, #0xa0
 124:	mov	x1, sp
 128:	str	x9, [sp, #40]
 12c:	mov	x22, sp
 130:	str	x10, [sp, #64]
 134:	stp	xzr, xzr, [x29, #-88]
 138:	stur	xzr, [x29, #-72]
 13c:	str	x11, [sp, #88]
 140:	str	x8, [sp, #144]
 144:	stur	q0, [sp, #72]
 148:	stp	q1, q2, [sp, #96]
 14c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb>
 150:	add	x1, sp, #0xa0
 154:	mov	x0, x20
 158:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb>
 15c:	stp	x20, x0, [sp, #192]
 160:	str	x0, [sp, #208]
 164:	ldr	x9, [x19, #368]
 168:	ldr	x8, [x19, #352]
 16c:	sub	x9, x9, #0x18
 170:	cmp	x8, x9
 174:	b.eq	198 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0x198>  // b.none
 178:	ldr	x9, [sp, #208]
 17c:	ldr	q0, [sp, #192]
 180:	str	x9, [x8, #16]
 184:	str	q0, [x8]
 188:	ldr	x8, [x19, #352]
 18c:	add	x8, x8, #0x18
 190:	str	x8, [x19, #352]
 194:	b	1a4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0x1a4>
 198:	add	x0, x19, #0x130
 19c:	add	x1, sp, #0xc0
 1a0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb>
 1a4:	ldr	x8, [sp, #176]
 1a8:	cbz	x8, 1bc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0x1bc>
 1ac:	add	x0, sp, #0xa0
 1b0:	add	x1, sp, #0xa0
 1b4:	mov	w2, #0x3                   	// #3
 1b8:	blr	x8
 1bc:	ldr	x0, [sp, #72]
 1c0:	add	x19, x22, #0x18
 1c4:	cbz	x0, 1cc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0x1cc>
 1c8:	bl	0 <_ZdlPv>
 1cc:	ldr	x0, [sp, #48]
 1d0:	cbz	x0, 1d8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0x1d8>
 1d4:	bl	0 <_ZdlPv>
 1d8:	mov	x0, x19
 1dc:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb>
 1e0:	ldr	x0, [sp]
 1e4:	cbz	x0, 1ec <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0x1ec>
 1e8:	bl	0 <_ZdlPv>
 1ec:	ldur	x0, [x29, #-88]
 1f0:	add	x19, x21, #0x18
 1f4:	cbz	x0, 1fc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0x1fc>
 1f8:	bl	0 <_ZdlPv>
 1fc:	ldur	x0, [x29, #-112]
 200:	cbz	x0, 208 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0x208>
 204:	bl	0 <_ZdlPv>
 208:	mov	x0, x19
 20c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb>
 210:	ldur	x0, [x29, #-160]
 214:	cbz	x0, 21c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb0EEEvb+0x21c>
 218:	bl	0 <_ZdlPv>
 21c:	ldp	x20, x19, [sp, #432]
 220:	ldp	x22, x21, [sp, #416]
 224:	ldr	x28, [sp, #400]
 228:	ldp	x29, x30, [sp, #384]
 22c:	add	sp, sp, #0x1c0
 230:	ret

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb>:
   0:	sub	sp, sp, #0x1c0
   4:	stp	x29, x30, [sp, #384]
   8:	stp	x28, x23, [sp, #400]
   c:	stp	x22, x21, [sp, #416]
  10:	stp	x20, x19, [sp, #432]
  14:	add	x29, sp, #0x180
  18:	ldr	x8, [x0, #384]
  1c:	sub	x21, x29, #0xa0
  20:	and	w9, w1, #0x1
  24:	movi	v0.2d, #0x0
  28:	stur	wzr, [x21, #95]
  2c:	stp	q0, q0, [x29, #-96]
  30:	stp	q0, q0, [x29, #-128]
  34:	stp	q0, q0, [x29, #-160]
  38:	sturb	w9, [x29, #-40]
  3c:	stp	q0, q0, [x29, #-32]
  40:	stp	x8, x8, [x29, #-56]
  44:	sturh	wzr, [x29, #-164]
  48:	ldrb	w8, [x0]
  4c:	mov	x19, x0
  50:	tbnz	w8, #4, 90 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0x90>
  54:	mov	x0, x19
  58:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb>
  5c:	tbz	w0, #0, 78 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0x78>
  60:	mov	w8, #0x1                   	// #1
  64:	sturb	w8, [x29, #-164]
  68:	ldr	x8, [x19, #272]
  6c:	ldrb	w8, [x8]
  70:	sturb	w8, [x29, #-163]
  74:	b	90 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0x90>
  78:	mov	w1, #0x1c                  	// #28
  7c:	mov	x0, x19
  80:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb>
  84:	tbz	w0, #0, 90 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0x90>
  88:	mov	w8, #0x2d01                	// #11521
  8c:	sturh	w8, [x29, #-164]
  90:	sub	x1, x29, #0xa4
  94:	sub	x2, x29, #0xa0
  98:	mov	x0, x19
  9c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb>
  a0:	tbnz	w0, #0, 90 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0x90>
  a4:	ldurb	w8, [x29, #-164]
  a8:	cbz	w8, b8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0xb8>
  ac:	ldurb	w1, [x29, #-163]
  b0:	sub	x0, x29, #0xa0
  b4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb>
  b8:	sub	x0, x29, #0xa0
  bc:	sub	x23, x29, #0xa0
  c0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb>
  c4:	ldur	q0, [x29, #-160]
  c8:	ldur	q1, [x29, #-112]
  cc:	ldr	x20, [x19, #256]
  d0:	ldur	x8, [x29, #-144]
  d4:	str	q0, [sp]
  d8:	str	q1, [sp, #48]
  dc:	ldp	q0, q1, [x29, #-32]
  e0:	stp	xzr, xzr, [x29, #-152]
  e4:	stur	xzr, [x29, #-160]
  e8:	ldur	x9, [x29, #-120]
  ec:	ldur	x10, [x29, #-96]
  f0:	ldur	q2, [x21, #24]
  f4:	stp	xzr, xzr, [x29, #-136]
  f8:	stp	xzr, xzr, [x29, #-120]
  fc:	stp	xzr, xzr, [x29, #-104]
 100:	ldur	x11, [x29, #-72]
 104:	ldur	q3, [x21, #72]
 108:	stp	q0, q1, [sp, #128]
 10c:	ldp	q0, q1, [x29, #-64]
 110:	add	x0, sp, #0xa0
 114:	mov	x1, sp
 118:	str	x8, [sp, #16]
 11c:	str	x9, [sp, #40]
 120:	mov	x21, sp
 124:	stp	xzr, xzr, [x29, #-88]
 128:	stur	xzr, [x29, #-72]
 12c:	str	x10, [sp, #64]
 130:	str	x11, [sp, #88]
 134:	stur	q2, [sp, #24]
 138:	stur	q3, [sp, #72]
 13c:	stp	q0, q1, [sp, #96]
 140:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb>
 144:	add	x1, sp, #0xa0
 148:	mov	x0, x20
 14c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb>
 150:	stp	x20, x0, [sp, #192]
 154:	str	x0, [sp, #208]
 158:	ldr	x9, [x19, #368]
 15c:	ldr	x8, [x19, #352]
 160:	sub	x9, x9, #0x18
 164:	cmp	x8, x9
 168:	b.eq	18c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0x18c>  // b.none
 16c:	ldr	x9, [sp, #208]
 170:	ldr	q0, [sp, #192]
 174:	str	x9, [x8, #16]
 178:	str	q0, [x8]
 17c:	ldr	x8, [x19, #352]
 180:	add	x8, x8, #0x18
 184:	str	x8, [x19, #352]
 188:	b	198 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0x198>
 18c:	add	x0, x19, #0x130
 190:	add	x1, sp, #0xc0
 194:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb>
 198:	ldr	x8, [sp, #176]
 19c:	add	x20, x21, #0x18
 1a0:	add	x22, x21, #0x30
 1a4:	cbz	x8, 1b8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0x1b8>
 1a8:	add	x0, sp, #0xa0
 1ac:	add	x1, sp, #0xa0
 1b0:	mov	w2, #0x3                   	// #3
 1b4:	blr	x8
 1b8:	ldr	x0, [sp, #72]
 1bc:	cbz	x0, 1c4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0x1c4>
 1c0:	bl	0 <_ZdlPv>
 1c4:	mov	x0, x22
 1c8:	add	x19, x23, #0x18
 1cc:	add	x21, x23, #0x30
 1d0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb>
 1d4:	mov	x0, x20
 1d8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb>
 1dc:	ldr	x0, [sp]
 1e0:	cbz	x0, 1e8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0x1e8>
 1e4:	bl	0 <_ZdlPv>
 1e8:	ldur	x0, [x29, #-88]
 1ec:	cbz	x0, 1f4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0x1f4>
 1f0:	bl	0 <_ZdlPv>
 1f4:	mov	x0, x21
 1f8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb>
 1fc:	mov	x0, x19
 200:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb>
 204:	ldur	x0, [x29, #-160]
 208:	cbz	x0, 210 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb0ELb1EEEvb+0x210>
 20c:	bl	0 <_ZdlPv>
 210:	ldp	x20, x19, [sp, #432]
 214:	ldp	x22, x21, [sp, #416]
 218:	ldp	x28, x23, [sp, #400]
 21c:	ldp	x29, x30, [sp, #384]
 220:	add	sp, sp, #0x1c0
 224:	ret

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb>:
   0:	sub	sp, sp, #0x1c0
   4:	stp	x29, x30, [sp, #384]
   8:	str	x28, [sp, #400]
   c:	stp	x22, x21, [sp, #416]
  10:	stp	x20, x19, [sp, #432]
  14:	add	x29, sp, #0x180
  18:	ldr	x8, [x0, #384]
  1c:	sub	x22, x29, #0xa0
  20:	and	w9, w1, #0x1
  24:	movi	v0.2d, #0x0
  28:	stur	wzr, [x22, #95]
  2c:	stp	q0, q0, [x29, #-96]
  30:	stp	q0, q0, [x29, #-128]
  34:	stp	q0, q0, [x29, #-160]
  38:	sturb	w9, [x29, #-40]
  3c:	stp	q0, q0, [x29, #-32]
  40:	stp	x8, x8, [x29, #-56]
  44:	sturh	wzr, [x29, #-164]
  48:	ldrb	w8, [x0]
  4c:	mov	x19, x0
  50:	tbnz	w8, #4, 90 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0x90>
  54:	mov	x0, x19
  58:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb>
  5c:	tbz	w0, #0, 78 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0x78>
  60:	mov	w8, #0x1                   	// #1
  64:	sturb	w8, [x29, #-164]
  68:	ldr	x8, [x19, #272]
  6c:	ldrb	w8, [x8]
  70:	sturb	w8, [x29, #-163]
  74:	b	90 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0x90>
  78:	mov	w1, #0x1c                  	// #28
  7c:	mov	x0, x19
  80:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb>
  84:	tbz	w0, #0, 90 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0x90>
  88:	mov	w8, #0x2d01                	// #11521
  8c:	sturh	w8, [x29, #-164]
  90:	sub	x1, x29, #0xa4
  94:	sub	x2, x29, #0xa0
  98:	mov	x0, x19
  9c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb>
  a0:	tbnz	w0, #0, 90 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0x90>
  a4:	ldurb	w8, [x29, #-164]
  a8:	cbz	w8, b8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0xb8>
  ac:	ldurb	w1, [x29, #-163]
  b0:	sub	x0, x29, #0xa0
  b4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb>
  b8:	sub	x0, x29, #0xa0
  bc:	sub	x21, x29, #0xa0
  c0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb>
  c4:	ldur	q0, [x29, #-160]
  c8:	ldur	q1, [x29, #-112]
  cc:	ldr	x20, [x19, #256]
  d0:	ldur	x8, [x29, #-144]
  d4:	str	q0, [sp]
  d8:	str	q1, [sp, #48]
  dc:	ldp	q0, q1, [x29, #-32]
  e0:	stp	xzr, xzr, [x29, #-152]
  e4:	stur	xzr, [x29, #-160]
  e8:	ldur	x9, [x29, #-120]
  ec:	ldur	x10, [x29, #-96]
  f0:	ldur	q2, [x22, #24]
  f4:	stp	xzr, xzr, [x29, #-136]
  f8:	stp	xzr, xzr, [x29, #-120]
  fc:	stp	xzr, xzr, [x29, #-104]
 100:	ldur	x11, [x29, #-72]
 104:	ldur	q3, [x22, #72]
 108:	stp	q0, q1, [sp, #128]
 10c:	ldp	q0, q1, [x29, #-64]
 110:	add	x0, sp, #0xa0
 114:	mov	x1, sp
 118:	str	x8, [sp, #16]
 11c:	str	x9, [sp, #40]
 120:	mov	x22, sp
 124:	stp	xzr, xzr, [x29, #-88]
 128:	stur	xzr, [x29, #-72]
 12c:	str	x10, [sp, #64]
 130:	str	x11, [sp, #88]
 134:	stur	q2, [sp, #24]
 138:	stur	q3, [sp, #72]
 13c:	stp	q0, q1, [sp, #96]
 140:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb>
 144:	add	x1, sp, #0xa0
 148:	mov	x0, x20
 14c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb>
 150:	stp	x20, x0, [sp, #192]
 154:	str	x0, [sp, #208]
 158:	ldr	x9, [x19, #368]
 15c:	ldr	x8, [x19, #352]
 160:	sub	x9, x9, #0x18
 164:	cmp	x8, x9
 168:	b.eq	18c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0x18c>  // b.none
 16c:	ldr	x9, [sp, #208]
 170:	ldr	q0, [sp, #192]
 174:	str	x9, [x8, #16]
 178:	str	q0, [x8]
 17c:	ldr	x8, [x19, #352]
 180:	add	x8, x8, #0x18
 184:	str	x8, [x19, #352]
 188:	b	198 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0x198>
 18c:	add	x0, x19, #0x130
 190:	add	x1, sp, #0xc0
 194:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb>
 198:	ldr	x8, [sp, #176]
 19c:	cbz	x8, 1b0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0x1b0>
 1a0:	add	x0, sp, #0xa0
 1a4:	add	x1, sp, #0xa0
 1a8:	mov	w2, #0x3                   	// #3
 1ac:	blr	x8
 1b0:	ldr	x0, [sp, #72]
 1b4:	add	x19, x22, #0x18
 1b8:	cbz	x0, 1c0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0x1c0>
 1bc:	bl	0 <_ZdlPv>
 1c0:	ldr	x0, [sp, #48]
 1c4:	cbz	x0, 1cc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0x1cc>
 1c8:	bl	0 <_ZdlPv>
 1cc:	mov	x0, x19
 1d0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb>
 1d4:	ldr	x0, [sp]
 1d8:	cbz	x0, 1e0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0x1e0>
 1dc:	bl	0 <_ZdlPv>
 1e0:	ldur	x0, [x29, #-88]
 1e4:	add	x19, x21, #0x18
 1e8:	cbz	x0, 1f0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0x1f0>
 1ec:	bl	0 <_ZdlPv>
 1f0:	ldur	x0, [x29, #-112]
 1f4:	cbz	x0, 1fc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0x1fc>
 1f8:	bl	0 <_ZdlPv>
 1fc:	mov	x0, x19
 200:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb>
 204:	ldur	x0, [x29, #-160]
 208:	cbz	x0, 210 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb0EEEvb+0x210>
 20c:	bl	0 <_ZdlPv>
 210:	ldp	x20, x19, [sp, #432]
 214:	ldp	x22, x21, [sp, #416]
 218:	ldr	x28, [sp, #400]
 21c:	ldp	x29, x30, [sp, #384]
 220:	add	sp, sp, #0x1c0
 224:	ret

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb>:
   0:	sub	sp, sp, #0x1c0
   4:	stp	x29, x30, [sp, #384]
   8:	stp	x28, x23, [sp, #400]
   c:	stp	x22, x21, [sp, #416]
  10:	stp	x20, x19, [sp, #432]
  14:	add	x29, sp, #0x180
  18:	ldr	x8, [x0, #384]
  1c:	sub	x21, x29, #0xa0
  20:	and	w9, w1, #0x1
  24:	movi	v0.2d, #0x0
  28:	stur	wzr, [x21, #95]
  2c:	stp	q0, q0, [x29, #-96]
  30:	stp	q0, q0, [x29, #-128]
  34:	stp	q0, q0, [x29, #-160]
  38:	sturb	w9, [x29, #-40]
  3c:	stp	q0, q0, [x29, #-32]
  40:	stp	x8, x8, [x29, #-56]
  44:	sturh	wzr, [x29, #-164]
  48:	ldrb	w8, [x0]
  4c:	mov	x19, x0
  50:	tbnz	w8, #4, 90 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0x90>
  54:	mov	x0, x19
  58:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb>
  5c:	tbz	w0, #0, 78 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0x78>
  60:	mov	w8, #0x1                   	// #1
  64:	sturb	w8, [x29, #-164]
  68:	ldr	x8, [x19, #272]
  6c:	ldrb	w8, [x8]
  70:	sturb	w8, [x29, #-163]
  74:	b	90 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0x90>
  78:	mov	w1, #0x1c                  	// #28
  7c:	mov	x0, x19
  80:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb>
  84:	tbz	w0, #0, 90 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0x90>
  88:	mov	w8, #0x2d01                	// #11521
  8c:	sturh	w8, [x29, #-164]
  90:	sub	x1, x29, #0xa4
  94:	sub	x2, x29, #0xa0
  98:	mov	x0, x19
  9c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb>
  a0:	tbnz	w0, #0, 90 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0x90>
  a4:	ldurb	w8, [x29, #-164]
  a8:	cbz	w8, b8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0xb8>
  ac:	ldurb	w1, [x29, #-163]
  b0:	sub	x0, x29, #0xa0
  b4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb>
  b8:	sub	x0, x29, #0xa0
  bc:	sub	x23, x29, #0xa0
  c0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb>
  c4:	ldur	q0, [x29, #-160]
  c8:	ldur	q1, [x29, #-112]
  cc:	ldr	x20, [x19, #256]
  d0:	ldur	x8, [x29, #-144]
  d4:	str	q0, [sp]
  d8:	str	q1, [sp, #48]
  dc:	ldp	q0, q1, [x29, #-32]
  e0:	stp	xzr, xzr, [x29, #-152]
  e4:	stur	xzr, [x29, #-160]
  e8:	ldur	x9, [x29, #-120]
  ec:	ldur	x10, [x29, #-96]
  f0:	ldur	q2, [x21, #24]
  f4:	stp	xzr, xzr, [x29, #-136]
  f8:	stp	xzr, xzr, [x29, #-120]
  fc:	stp	xzr, xzr, [x29, #-104]
 100:	ldur	x11, [x29, #-72]
 104:	ldur	q3, [x21, #72]
 108:	stp	q0, q1, [sp, #128]
 10c:	ldp	q0, q1, [x29, #-64]
 110:	add	x0, sp, #0xa0
 114:	mov	x1, sp
 118:	str	x8, [sp, #16]
 11c:	str	x9, [sp, #40]
 120:	mov	x21, sp
 124:	stp	xzr, xzr, [x29, #-88]
 128:	stur	xzr, [x29, #-72]
 12c:	str	x10, [sp, #64]
 130:	str	x11, [sp, #88]
 134:	stur	q2, [sp, #24]
 138:	stur	q3, [sp, #72]
 13c:	stp	q0, q1, [sp, #96]
 140:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb>
 144:	add	x1, sp, #0xa0
 148:	mov	x0, x20
 14c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb>
 150:	stp	x20, x0, [sp, #192]
 154:	str	x0, [sp, #208]
 158:	ldr	x9, [x19, #368]
 15c:	ldr	x8, [x19, #352]
 160:	sub	x9, x9, #0x18
 164:	cmp	x8, x9
 168:	b.eq	18c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0x18c>  // b.none
 16c:	ldr	x9, [sp, #208]
 170:	ldr	q0, [sp, #192]
 174:	str	x9, [x8, #16]
 178:	str	q0, [x8]
 17c:	ldr	x8, [x19, #352]
 180:	add	x8, x8, #0x18
 184:	str	x8, [x19, #352]
 188:	b	198 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0x198>
 18c:	add	x0, x19, #0x130
 190:	add	x1, sp, #0xc0
 194:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb>
 198:	ldr	x8, [sp, #176]
 19c:	add	x20, x21, #0x18
 1a0:	add	x22, x21, #0x30
 1a4:	cbz	x8, 1b8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0x1b8>
 1a8:	add	x0, sp, #0xa0
 1ac:	add	x1, sp, #0xa0
 1b0:	mov	w2, #0x3                   	// #3
 1b4:	blr	x8
 1b8:	ldr	x0, [sp, #72]
 1bc:	cbz	x0, 1c4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0x1c4>
 1c0:	bl	0 <_ZdlPv>
 1c4:	mov	x0, x22
 1c8:	add	x19, x23, #0x18
 1cc:	add	x21, x23, #0x30
 1d0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb>
 1d4:	mov	x0, x20
 1d8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb>
 1dc:	ldr	x0, [sp]
 1e0:	cbz	x0, 1e8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0x1e8>
 1e4:	bl	0 <_ZdlPv>
 1e8:	ldur	x0, [x29, #-88]
 1ec:	cbz	x0, 1f4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0x1f4>
 1f0:	bl	0 <_ZdlPv>
 1f4:	mov	x0, x21
 1f8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb>
 1fc:	mov	x0, x19
 200:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb>
 204:	ldur	x0, [x29, #-160]
 208:	cbz	x0, 210 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE25_M_insert_bracket_matcherILb1ELb1EEEvb+0x210>
 20c:	bl	0 <_ZdlPv>
 210:	ldp	x20, x19, [sp, #432]
 214:	ldp	x22, x21, [sp, #416]
 218:	ldp	x28, x23, [sp, #400]
 21c:	ldp	x29, x30, [sp, #384]
 220:	add	sp, sp, #0x1c0
 224:	ret

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #32]
   8:	str	x21, [sp, #48]
   c:	stp	x20, x19, [sp, #64]
  10:	add	x29, sp, #0x20
  14:	mov	x19, x1
  18:	mov	w1, #0xb                   	// #11
  1c:	mov	x20, x2
  20:	mov	x21, x0
  24:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
  28:	tbz	w0, #0, 34 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x34>
  2c:	mov	w0, wzr
  30:	b	164 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x164>
  34:	mov	w1, #0x10                  	// #16
  38:	mov	x0, x21
  3c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
  40:	tbz	w0, #0, 80 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x80>
  44:	add	x1, x21, #0x110
  48:	mov	x8, sp
  4c:	mov	x0, x20
  50:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
  54:	ldr	x8, [sp, #8]
  58:	cmp	x8, #0x1
  5c:	b.ne	b8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xb8>  // b.any
  60:	ldr	x8, [sp]
  64:	ldrb	w9, [x19]
  68:	ldrb	w21, [x8]
  6c:	cbz	w9, 13c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x13c>
  70:	ldrb	w1, [x19, #1]
  74:	mov	x0, x20
  78:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
  7c:	b	144 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x144>
  80:	mov	w1, #0x11                  	// #17
  84:	mov	x0, x21
  88:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
  8c:	tbz	w0, #0, d4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xd4>
  90:	ldrb	w8, [x19]
  94:	cbz	w8, a8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xa8>
  98:	ldrb	w1, [x19, #1]
  9c:	mov	x0, x20
  a0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
  a4:	strb	wzr, [x19]
  a8:	add	x1, x21, #0x110
  ac:	mov	x0, x20
  b0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
  b4:	b	160 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x160>
  b8:	ldrb	w8, [x19]
  bc:	cbz	w8, 148 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x148>
  c0:	ldrb	w1, [x19, #1]
  c4:	mov	x0, x20
  c8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
  cc:	strb	wzr, [x19]
  d0:	b	148 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x148>
  d4:	mov	w1, #0xf                   	// #15
  d8:	mov	x0, x21
  dc:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
  e0:	tbz	w0, #0, 110 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x110>
  e4:	ldrb	w8, [x19]
  e8:	cbz	w8, fc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xfc>
  ec:	ldrb	w1, [x19, #1]
  f0:	mov	x0, x20
  f4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
  f8:	strb	wzr, [x19]
  fc:	add	x1, x21, #0x110
 100:	mov	x0, x20
 104:	mov	w2, wzr
 108:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 10c:	b	160 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x160>
 110:	mov	x0, x21
 114:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 118:	tbz	w0, #0, 178 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x178>
 11c:	ldr	x8, [x21, #272]
 120:	ldrb	w9, [x19]
 124:	ldrb	w21, [x8]
 128:	cbz	w9, 1f8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x1f8>
 12c:	ldrb	w1, [x19, #1]
 130:	mov	x0, x20
 134:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 138:	b	200 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x200>
 13c:	mov	w8, #0x1                   	// #1
 140:	strb	w8, [x19]
 144:	strb	w21, [x19, #1]
 148:	ldr	x0, [sp]
 14c:	mov	x8, sp
 150:	add	x8, x8, #0x10
 154:	cmp	x0, x8
 158:	b.eq	160 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x160>  // b.none
 15c:	bl	0 <_ZdlPv>
 160:	mov	w0, #0x1                   	// #1
 164:	ldp	x20, x19, [sp, #64]
 168:	ldr	x21, [sp, #48]
 16c:	ldp	x29, x30, [sp, #32]
 170:	add	sp, sp, #0x50
 174:	ret
 178:	mov	w1, #0x1c                  	// #28
 17c:	mov	x0, x21
 180:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 184:	tbz	w0, #0, 1ac <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x1ac>
 188:	ldrb	w8, [x19]
 18c:	cbz	w8, 208 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x208>
 190:	mov	x0, x21
 194:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 198:	tbz	w0, #0, 238 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x238>
 19c:	ldr	x8, [x21, #272]
 1a0:	ldrb	w1, [x19, #1]
 1a4:	ldrb	w2, [x8]
 1a8:	b	250 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x250>
 1ac:	mov	w1, #0xe                   	// #14
 1b0:	mov	x0, x21
 1b4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 1b8:	tbz	w0, #0, 2bc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x2bc>
 1bc:	ldrb	w8, [x19]
 1c0:	cbz	w8, 1d4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x1d4>
 1c4:	ldrb	w1, [x19, #1]
 1c8:	mov	x0, x20
 1cc:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 1d0:	strb	wzr, [x19]
 1d4:	ldr	x8, [x21, #272]
 1d8:	ldr	x9, [x21, #392]
 1dc:	add	x1, x21, #0x110
 1e0:	mov	x0, x20
 1e4:	ldrb	w8, [x8]
 1e8:	ldr	x9, [x9, #48]
 1ec:	ldrh	w8, [x9, x8, lsl #1]
 1f0:	ubfx	w2, w8, #8, #1
 1f4:	b	108 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x108>
 1f8:	mov	w8, #0x1                   	// #1
 1fc:	strb	w8, [x19]
 200:	strb	w21, [x19, #1]
 204:	b	160 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x160>
 208:	ldrb	w8, [x21]
 20c:	tbnz	w8, #4, 260 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x260>
 210:	mov	w1, #0xb                   	// #11
 214:	mov	x0, x21
 218:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 21c:	tbz	w0, #0, 2bc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x2bc>
 220:	ldrb	w8, [x19]
 224:	cbz	w8, 290 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x290>
 228:	ldrb	w1, [x19, #1]
 22c:	mov	x0, x20
 230:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 234:	b	298 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x298>
 238:	mov	w1, #0x1c                  	// #28
 23c:	mov	x0, x21
 240:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 244:	tbz	w0, #0, 26c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x26c>
 248:	ldrb	w1, [x19, #1]
 24c:	mov	w2, #0x2d                  	// #45
 250:	mov	x0, x20
 254:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 258:	strb	wzr, [x19]
 25c:	b	160 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x160>
 260:	mov	w8, #0x2d01                	// #11521
 264:	strh	w8, [x19]
 268:	b	160 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x160>
 26c:	ldr	w8, [x21, #152]
 270:	cmp	w8, #0xb
 274:	b.ne	2bc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x2bc>  // b.any
 278:	ldrb	w8, [x19]
 27c:	cbz	w8, 2a8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x2a8>
 280:	ldrb	w1, [x19, #1]
 284:	mov	x0, x20
 288:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 28c:	b	2b0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x2b0>
 290:	mov	w8, #0x1                   	// #1
 294:	strb	w8, [x19]
 298:	mov	w0, wzr
 29c:	mov	w8, #0x2d                  	// #45
 2a0:	strb	w8, [x19, #1]
 2a4:	b	164 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x164>
 2a8:	mov	w8, #0x1                   	// #1
 2ac:	strb	w8, [x19]
 2b0:	mov	w8, #0x2d                  	// #45
 2b4:	strb	w8, [x19, #1]
 2b8:	b	160 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x160>
 2bc:	bl	0 <abort>

Disassembly of section .text._ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE11_M_add_charEc:

0000000000000000 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE11_M_add_charEc>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	sturb	w1, [x29, #-4]
  10:	mov	w8, w1
  14:	ldp	x1, x9, [x0, #8]
  18:	cmp	x1, x9
  1c:	b.eq	34 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE11_M_add_charEc+0x34>  // b.none
  20:	strb	w8, [x1]
  24:	ldr	x8, [x0, #8]
  28:	add	x8, x8, #0x1
  2c:	str	x8, [x0, #8]
  30:	b	3c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE11_M_add_charEc+0x3c>
  34:	sub	x2, x29, #0x4
  38:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE11_M_add_charEc>
  3c:	ldp	x29, x30, [sp, #16]
  40:	add	sp, sp, #0x20
  44:	ret

Disassembly of section .text._ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE22_M_add_collate_elementERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE:

0000000000000000 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE22_M_add_collate_elementERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	add	x29, sp, #0x10
  10:	mov	x20, x8
  14:	ldp	x9, x8, [x1]
  18:	mov	x19, x0
  1c:	ldr	x0, [x0, #104]
  20:	add	x2, x9, x8
  24:	mov	x8, x20
  28:	mov	x1, x9
  2c:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE22_M_add_collate_elementERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE>
  30:	ldr	x8, [x20, #8]
  34:	cbz	x8, 80 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE22_M_add_collate_elementERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x80>
  38:	ldr	x8, [x20]
  3c:	ldrb	w8, [x8]
  40:	sturb	w8, [x29, #-4]
  44:	ldp	x1, x9, [x19, #8]
  48:	cmp	x1, x9
  4c:	b.eq	64 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE22_M_add_collate_elementERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x64>  // b.none
  50:	strb	w8, [x1]
  54:	ldr	x8, [x19, #8]
  58:	add	x8, x8, #0x1
  5c:	str	x8, [x19, #8]
  60:	b	70 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE22_M_add_collate_elementERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x70>
  64:	sub	x2, x29, #0x4
  68:	mov	x0, x19
  6c:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE22_M_add_collate_elementERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE>
  70:	ldp	x20, x19, [sp, #32]
  74:	ldp	x29, x30, [sp, #16]
  78:	add	sp, sp, #0x30
  7c:	ret
  80:	bl	0 <abort>

Disassembly of section .text._ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE:

0000000000000000 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #64]
   8:	stp	x20, x19, [sp, #80]
   c:	add	x29, sp, #0x40
  10:	ldp	x9, x8, [x1]
  14:	mov	x19, x0
  18:	ldr	x0, [x0, #104]
  1c:	add	x2, x9, x8
  20:	add	x8, sp, #0x20
  24:	mov	x1, x9
  28:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE>
  2c:	ldr	x8, [sp, #40]
  30:	cbz	x8, 120 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x120>
  34:	ldr	x1, [sp, #32]
  38:	ldr	x0, [x19, #104]
  3c:	mov	x20, sp
  40:	add	x2, x1, x8
  44:	mov	x8, sp
  48:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE>
  4c:	ldr	x1, [sp]
  50:	add	x20, x20, #0x10
  54:	cmp	x1, x20
  58:	b.eq	90 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x90>  // b.none
  5c:	ldr	x10, [sp, #32]
  60:	add	x8, sp, #0x20
  64:	ldr	x9, [sp, #48]
  68:	ldur	q0, [sp, #8]
  6c:	add	x8, x8, #0x10
  70:	cmp	x10, x8
  74:	csel	x8, xzr, x10, eq  // eq = none
  78:	str	x1, [sp, #32]
  7c:	stur	q0, [sp, #40]
  80:	cbz	x8, b0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0xb0>
  84:	str	x8, [sp]
  88:	str	x9, [sp, #16]
  8c:	b	d4 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0xd4>
  90:	ldr	x2, [sp, #8]
  94:	cbz	x2, c0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0xc0>
  98:	ldr	x0, [sp, #32]
  9c:	cmp	x2, #0x1
  a0:	b.ne	bc <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0xbc>  // b.any
  a4:	ldrb	w8, [x1]
  a8:	strb	w8, [x0]
  ac:	b	c0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0xc0>
  b0:	mov	x8, x20
  b4:	str	x20, [sp]
  b8:	b	d4 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0xd4>
  bc:	bl	0 <memcpy>
  c0:	ldr	x8, [sp, #8]
  c4:	ldr	x9, [sp, #32]
  c8:	str	x8, [sp, #40]
  cc:	strb	wzr, [x9, x8]
  d0:	ldr	x8, [sp]
  d4:	str	xzr, [sp, #8]
  d8:	strb	wzr, [x8]
  dc:	ldr	x0, [sp]
  e0:	cmp	x0, x20
  e4:	b.eq	ec <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0xec>  // b.none
  e8:	bl	0 <_ZdlPv>
  ec:	add	x0, x19, #0x18
  f0:	add	x1, sp, #0x20
  f4:	add	x19, sp, #0x20
  f8:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE>
  fc:	ldr	x0, [sp, #32]
 100:	add	x8, x19, #0x10
 104:	cmp	x0, x8
 108:	b.eq	110 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x110>  // b.none
 10c:	bl	0 <_ZdlPv>
 110:	ldp	x20, x19, [sp, #80]
 114:	ldp	x29, x30, [sp, #64]
 118:	add	sp, sp, #0x60
 11c:	ret
 120:	bl	0 <abort>

Disassembly of section .text._ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE13_M_make_rangeEcc:

0000000000000000 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE13_M_make_rangeEcc>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	and	w8, w1, #0xff
  10:	cmp	w8, w2, uxtb
  14:	b.hi	5c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE13_M_make_rangeEcc+0x5c>  // b.pmore
  18:	bfi	w1, w2, #8, #24
  1c:	sturh	w1, [x29, #-4]
  20:	ldp	x8, x9, [x0, #56]
  24:	cmp	x8, x9
  28:	b.eq	40 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE13_M_make_rangeEcc+0x40>  // b.none
  2c:	strh	w1, [x8]
  30:	ldr	x8, [x0, #56]
  34:	add	x8, x8, #0x2
  38:	str	x8, [x0, #56]
  3c:	b	50 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE13_M_make_rangeEcc+0x50>
  40:	add	x0, x0, #0x30
  44:	sub	x2, x29, #0x4
  48:	mov	x1, x8
  4c:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb0EE13_M_make_rangeEcc>
  50:	ldp	x29, x30, [sp, #16]
  54:	add	sp, sp, #0x20
  58:	ret
  5c:	bl	0 <abort>

Disassembly of section .text._ZNKSt7__cxx1112regex_traitsIcE18lookup_collatenameIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_:

0000000000000000 <_ZNKSt7__cxx1112regex_traitsIcE18lookup_collatenameIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #32]
   8:	stp	x24, x23, [sp, #48]
   c:	stp	x22, x21, [sp, #64]
  10:	stp	x20, x19, [sp, #80]
  14:	add	x29, sp, #0x20
  18:	mov	x21, x2
  1c:	mov	x22, x1
  20:	mov	x19, x8
  24:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  28:	mov	x8, sp
  2c:	mov	x20, x0
  30:	cmp	x22, x21
  34:	add	x23, x8, #0x10
  38:	stp	x23, xzr, [sp]
  3c:	strb	wzr, [sp, #16]
  40:	b.eq	9c <_ZNKSt7__cxx1112regex_traitsIcE18lookup_collatenameIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_+0x9c>  // b.none
  44:	ldrb	w8, [x22]
  48:	add	x24, x20, x8
  4c:	ldrb	w1, [x24, #313]
  50:	cbnz	w1, 88 <_ZNKSt7__cxx1112regex_traitsIcE18lookup_collatenameIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_+0x88>
  54:	ldr	x9, [x20]
  58:	mov	x0, x20
  5c:	mov	w1, w8
  60:	mov	w2, wzr
  64:	ldr	x9, [x9, #64]
  68:	blr	x9
  6c:	tst	w0, #0xff
  70:	b.eq	84 <_ZNKSt7__cxx1112regex_traitsIcE18lookup_collatenameIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_+0x84>  // b.none
  74:	mov	w1, w0
  78:	add	x8, x24, #0x139
  7c:	strb	w0, [x8]
  80:	b	88 <_ZNKSt7__cxx1112regex_traitsIcE18lookup_collatenameIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_+0x88>
  84:	mov	w1, wzr
  88:	mov	x0, sp
  8c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9push_backEc>
  90:	add	x22, x22, #0x1
  94:	cmp	x21, x22
  98:	b.ne	44 <_ZNKSt7__cxx1112regex_traitsIcE18lookup_collatenameIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_+0x44>  // b.any
  9c:	adrp	x22, 0 <_ZNKSt7__cxx1112regex_traitsIcE18lookup_collatenameIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_>
  a0:	ldr	x22, [x22]
  a4:	mov	x21, xzr
  a8:	ldr	x1, [x22, x21]
  ac:	mov	x0, sp
  b0:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7compareEPKc>
  b4:	cbz	w0, d4 <_ZNKSt7__cxx1112regex_traitsIcE18lookup_collatenameIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_+0xd4>
  b8:	add	x21, x21, #0x8
  bc:	cmp	x21, #0x400
  c0:	b.ne	a8 <_ZNKSt7__cxx1112regex_traitsIcE18lookup_collatenameIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_+0xa8>  // b.any
  c4:	mov	x8, x19
  c8:	strb	wzr, [x8, #16]!
  cc:	stp	x8, xzr, [x19]
  d0:	b	f8 <_ZNKSt7__cxx1112regex_traitsIcE18lookup_collatenameIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_+0xf8>
  d4:	lsr	x1, x21, #3
  d8:	mov	x0, x20
  dc:	bl	0 <_ZNKSt7__cxx1112regex_traitsIcE18lookup_collatenameIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_>
  e0:	mov	w2, w0
  e4:	add	x8, x19, #0x10
  e8:	mov	w1, #0x1                   	// #1
  ec:	mov	x0, x19
  f0:	str	x8, [x19]
  f4:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructEmc>
  f8:	ldr	x0, [sp]
  fc:	cmp	x0, x23
 100:	b.eq	108 <_ZNKSt7__cxx1112regex_traitsIcE18lookup_collatenameIPKcEENS_12basic_stringIcSt11char_traitsIcESaIcEEET_SA_+0x108>  // b.none
 104:	bl	0 <_ZdlPv>
 108:	ldp	x20, x19, [sp, #80]
 10c:	ldp	x22, x21, [sp, #64]
 110:	ldp	x24, x23, [sp, #48]
 114:	ldp	x29, x30, [sp, #32]
 118:	add	sp, sp, #0x60
 11c:	ret

Disassembly of section .text._ZNSt6vectorIcSaIcEE17_M_realloc_insertIJcEEEvN9__gnu_cxx17__normal_iteratorIPcS1_EEDpOT_:

0000000000000000 <_ZNSt6vectorIcSaIcEE17_M_realloc_insertIJcEEEvN9__gnu_cxx17__normal_iteratorIPcS1_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	stp	x26, x25, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	mov	x29, sp
  18:	mov	x24, x2
  1c:	adrp	x2, 0 <_ZNSt6vectorIcSaIcEE17_M_realloc_insertIJcEEEvN9__gnu_cxx17__normal_iteratorIPcS1_EEDpOT_>
  20:	mov	x21, x1
  24:	add	x2, x2, #0x0
  28:	mov	w1, #0x1                   	// #1
  2c:	mov	x19, x0
  30:	bl	0 <_ZNSt6vectorIcSaIcEE17_M_realloc_insertIJcEEEvN9__gnu_cxx17__normal_iteratorIPcS1_EEDpOT_>
  34:	ldp	x22, x25, [x19]
  38:	mov	x20, x0
  3c:	cbz	x0, 54 <_ZNSt6vectorIcSaIcEE17_M_realloc_insertIJcEEEvN9__gnu_cxx17__normal_iteratorIPcS1_EEDpOT_+0x54>
  40:	tbnz	x20, #63, d0 <_ZNSt6vectorIcSaIcEE17_M_realloc_insertIJcEEEvN9__gnu_cxx17__normal_iteratorIPcS1_EEDpOT_+0xd0>
  44:	mov	x0, x20
  48:	bl	0 <_Znwm>
  4c:	mov	x23, x0
  50:	b	58 <_ZNSt6vectorIcSaIcEE17_M_realloc_insertIJcEEEvN9__gnu_cxx17__normal_iteratorIPcS1_EEDpOT_+0x58>
  54:	mov	x23, xzr
  58:	ldrb	w8, [x24]
  5c:	sub	x2, x21, x22
  60:	add	x26, x23, x2
  64:	cmp	x2, #0x1
  68:	strb	w8, [x26]
  6c:	b.lt	7c <_ZNSt6vectorIcSaIcEE17_M_realloc_insertIJcEEEvN9__gnu_cxx17__normal_iteratorIPcS1_EEDpOT_+0x7c>  // b.tstop
  70:	mov	x0, x23
  74:	mov	x1, x22
  78:	bl	0 <memmove>
  7c:	sub	x24, x25, x21
  80:	cmp	x24, #0x1
  84:	add	x25, x26, #0x1
  88:	b.lt	9c <_ZNSt6vectorIcSaIcEE17_M_realloc_insertIJcEEEvN9__gnu_cxx17__normal_iteratorIPcS1_EEDpOT_+0x9c>  // b.tstop
  8c:	mov	x0, x25
  90:	mov	x1, x21
  94:	mov	x2, x24
  98:	bl	0 <memmove>
  9c:	add	x21, x25, x24
  a0:	cbz	x22, ac <_ZNSt6vectorIcSaIcEE17_M_realloc_insertIJcEEEvN9__gnu_cxx17__normal_iteratorIPcS1_EEDpOT_+0xac>
  a4:	mov	x0, x22
  a8:	bl	0 <_ZdlPv>
  ac:	add	x8, x23, x20
  b0:	stp	x23, x21, [x19]
  b4:	str	x8, [x19, #16]
  b8:	ldp	x20, x19, [sp, #64]
  bc:	ldp	x22, x21, [sp, #48]
  c0:	ldp	x24, x23, [sp, #32]
  c4:	ldp	x26, x25, [sp, #16]
  c8:	ldp	x29, x30, [sp], #80
  cc:	ret
  d0:	bl	0 <_ZSt17__throw_bad_allocv>

Disassembly of section .text._ZNKSt6vectorIcSaIcEE12_M_check_lenEmPKc:

0000000000000000 <_ZNKSt6vectorIcSaIcEE12_M_check_lenEmPKc>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldp	x9, x8, [x0]
   c:	sub	x9, x8, x9
  10:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  14:	sub	x10, x8, x9
  18:	cmp	x10, x1
  1c:	b.cc	4c <_ZNKSt6vectorIcSaIcEE12_M_check_lenEmPKc+0x4c>  // b.lo, b.ul, b.last
  20:	cmp	x9, x1
  24:	csel	x10, x1, x9, cc  // cc = lo, ul, last
  28:	adds	x9, x10, x9
  2c:	cset	w10, cs  // cs = hs, nlast
  30:	cmp	x9, #0x0
  34:	cset	w11, lt  // lt = tstop
  38:	orr	w10, w10, w11
  3c:	cmp	w10, #0x0
  40:	csel	x0, x8, x9, ne  // ne = any
  44:	ldp	x29, x30, [sp], #16
  48:	ret
  4c:	mov	x0, x2
  50:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE9push_backERKS5_:

0000000000000000 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE9push_backERKS5_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldp	x8, x9, [x0, #8]
  10:	mov	x19, x0
  14:	mov	x2, x1
  18:	cmp	x8, x9
  1c:	b.eq	50 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE9push_backERKS5_+0x50>  // b.none
  20:	add	x9, x8, #0x10
  24:	str	x9, [x8]
  28:	ldp	x1, x9, [x2]
  2c:	mov	x0, x8
  30:	add	x2, x1, x9
  34:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE9push_backERKS5_>
  38:	ldr	x8, [x19, #8]
  3c:	add	x8, x8, #0x20
  40:	str	x8, [x19, #8]
  44:	ldr	x19, [sp, #16]
  48:	ldp	x29, x30, [sp], #32
  4c:	ret
  50:	mov	x0, x19
  54:	ldr	x19, [sp, #16]
  58:	mov	x1, x8
  5c:	ldp	x29, x30, [sp], #32
  60:	b	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE9push_backERKS5_>

Disassembly of section .text._ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_:

0000000000000000 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	stp	x26, x25, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	mov	x29, sp
  18:	mov	x24, x2
  1c:	adrp	x2, 0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
  20:	mov	x23, x1
  24:	add	x2, x2, #0x0
  28:	mov	w1, #0x1                   	// #1
  2c:	mov	x19, x0
  30:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
  34:	ldp	x21, x25, [x19]
  38:	mov	x20, x0
  3c:	mov	x0, x19
  40:	mov	x1, x20
  44:	subs	x26, x23, x21
  48:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
  4c:	mov	x22, x0
  50:	add	x0, x0, x26
  54:	add	x8, x0, #0x10
  58:	str	x8, [x0]
  5c:	ldp	x1, x8, [x24]
  60:	add	x2, x1, x8
  64:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
  68:	cmp	x23, x21
  6c:	mov	x8, x22
  70:	b.eq	c8 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xc8>  // b.none
  74:	add	x8, x22, #0x10
  78:	add	x9, x21, #0x10
  7c:	stur	x8, [x8, #-16]
  80:	ldur	x10, [x9, #-16]
  84:	cmp	x10, x9
  88:	b.eq	9c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x9c>  // b.none
  8c:	stur	x10, [x8, #-16]
  90:	ldr	x10, [x9]
  94:	str	x10, [x8]
  98:	b	a4 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xa4>
  9c:	ldr	q0, [x10]
  a0:	str	q0, [x8]
  a4:	ldur	x10, [x9, #-8]
  a8:	add	x11, x9, #0x10
  ac:	cmp	x11, x23
  b0:	stur	x10, [x8, #-8]
  b4:	stp	x9, xzr, [x9, #-16]
  b8:	strb	wzr, [x9], #32
  bc:	add	x8, x8, #0x20
  c0:	b.ne	7c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x7c>  // b.any
  c4:	sub	x8, x8, #0x10
  c8:	cmp	x25, x23
  cc:	b.eq	134 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x134>  // b.none
  d0:	mov	x9, xzr
  d4:	add	x11, x8, x9
  d8:	add	x10, x11, #0x30
  dc:	add	x12, x23, x9
  e0:	str	x10, [x11, #32]
  e4:	mov	x10, x12
  e8:	ldr	x13, [x10], #16
  ec:	cmp	x13, x10
  f0:	b.eq	104 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x104>  // b.none
  f4:	str	x13, [x11, #32]
  f8:	ldr	x12, [x12, #16]
  fc:	str	x12, [x11, #48]
 100:	b	10c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x10c>
 104:	ldr	q0, [x13]
 108:	str	q0, [x11, #48]
 10c:	ldur	x11, [x10, #-8]
 110:	add	x13, x10, #0x10
 114:	add	x12, x8, x9
 118:	cmp	x13, x25
 11c:	add	x9, x9, #0x20
 120:	str	x11, [x12, #40]
 124:	stp	x10, xzr, [x10, #-16]
 128:	strb	wzr, [x10]
 12c:	b.ne	d4 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xd4>  // b.any
 130:	add	x8, x8, x9
 134:	add	x23, x8, #0x20
 138:	cbz	x21, 144 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x144>
 13c:	mov	x0, x21
 140:	bl	0 <_ZdlPv>
 144:	add	x8, x22, x20, lsl #5
 148:	stp	x22, x23, [x19]
 14c:	str	x8, [x19, #16]
 150:	ldp	x20, x19, [sp, #64]
 154:	ldp	x22, x21, [sp, #48]
 158:	ldp	x24, x23, [sp, #32]
 15c:	ldp	x26, x25, [sp, #16]
 160:	ldp	x29, x30, [sp], #80
 164:	ret

Disassembly of section .text._ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_M_check_lenEmPKc:

0000000000000000 <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_M_check_lenEmPKc>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldp	x9, x8, [x0]
   c:	sub	x9, x8, x9
  10:	mov	x8, #0x3ffffffffffffff     	// #288230376151711743
  14:	sub	x10, x8, x9, asr #5
  18:	cmp	x10, x1
  1c:	b.cc	54 <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_M_check_lenEmPKc+0x54>  // b.lo, b.ul, b.last
  20:	asr	x9, x9, #5
  24:	cmp	x9, x1
  28:	csel	x10, x1, x9, cc  // cc = lo, ul, last
  2c:	adds	x9, x10, x9
  30:	lsr	x11, x9, #58
  34:	cset	w10, cs  // cs = hs, nlast
  38:	cmp	x11, #0x0
  3c:	cset	w11, ne  // ne = any
  40:	orr	w10, w10, w11
  44:	cmp	w10, #0x0
  48:	csel	x0, x8, x9, ne  // ne = any
  4c:	ldp	x29, x30, [sp], #16
  50:	ret
  54:	mov	x0, x2
  58:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZNSt6vectorISt4pairIccESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_:

0000000000000000 <_ZNSt6vectorISt4pairIccESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	str	x25, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	mov	x29, sp
  18:	mov	x24, x2
  1c:	adrp	x2, 0 <_ZNSt6vectorISt4pairIccESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
  20:	mov	x21, x1
  24:	add	x2, x2, #0x0
  28:	mov	w1, #0x1                   	// #1
  2c:	mov	x19, x0
  30:	bl	0 <_ZNSt6vectorISt4pairIccESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
  34:	ldp	x22, x25, [x19]
  38:	mov	x20, x0
  3c:	mov	x0, x19
  40:	mov	x1, x20
  44:	bl	0 <_ZNSt6vectorISt4pairIccESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
  48:	ldrh	w8, [x24]
  4c:	subs	x9, x21, x22
  50:	mov	x23, x0
  54:	strh	w8, [x0, x9]
  58:	mov	x8, x0
  5c:	b.eq	78 <_ZNSt6vectorISt4pairIccESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x78>  // b.none
  60:	mov	x8, x23
  64:	mov	x9, x22
  68:	ldrh	w10, [x9], #2
  6c:	cmp	x21, x9
  70:	strh	w10, [x8], #2
  74:	b.ne	68 <_ZNSt6vectorISt4pairIccESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x68>  // b.any
  78:	cmp	x25, x21
  7c:	add	x24, x8, #0x2
  80:	b.eq	94 <_ZNSt6vectorISt4pairIccESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x94>  // b.none
  84:	ldrh	w8, [x21], #2
  88:	cmp	x25, x21
  8c:	strh	w8, [x24], #2
  90:	b.ne	84 <_ZNSt6vectorISt4pairIccESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x84>  // b.any
  94:	cbz	x22, a0 <_ZNSt6vectorISt4pairIccESaIS1_EE17_M_realloc_insertIJS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0xa0>
  98:	mov	x0, x22
  9c:	bl	0 <_ZdlPv>
  a0:	add	x8, x23, x20, lsl #1
  a4:	stp	x23, x24, [x19]
  a8:	str	x8, [x19, #16]
  ac:	ldp	x20, x19, [sp, #64]
  b0:	ldp	x22, x21, [sp, #48]
  b4:	ldp	x24, x23, [sp, #32]
  b8:	ldr	x25, [sp, #16]
  bc:	ldp	x29, x30, [sp], #80
  c0:	ret

Disassembly of section .text._ZNKSt6vectorISt4pairIccESaIS1_EE12_M_check_lenEmPKc:

0000000000000000 <_ZNKSt6vectorISt4pairIccESaIS1_EE12_M_check_lenEmPKc>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldp	x9, x8, [x0]
   c:	sub	x9, x8, x9
  10:	mov	x8, #0x3fffffffffffffff    	// #4611686018427387903
  14:	sub	x10, x8, x9, asr #1
  18:	cmp	x10, x1
  1c:	b.cc	54 <_ZNKSt6vectorISt4pairIccESaIS1_EE12_M_check_lenEmPKc+0x54>  // b.lo, b.ul, b.last
  20:	asr	x9, x9, #1
  24:	cmp	x9, x1
  28:	csel	x10, x1, x9, cc  // cc = lo, ul, last
  2c:	adds	x9, x10, x9
  30:	lsr	x11, x9, #62
  34:	cset	w10, cs  // cs = hs, nlast
  38:	cmp	x11, #0x0
  3c:	cset	w11, ne  // ne = any
  40:	orr	w10, w10, w11
  44:	cmp	w10, #0x0
  48:	csel	x0, x8, x9, ne  // ne = any
  4c:	ldp	x29, x30, [sp], #16
  50:	ret
  54:	mov	x0, x2
  58:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #32]
   8:	str	x21, [sp, #48]
   c:	stp	x20, x19, [sp, #64]
  10:	add	x29, sp, #0x20
  14:	mov	x19, x1
  18:	mov	w1, #0xb                   	// #11
  1c:	mov	x20, x2
  20:	mov	x21, x0
  24:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
  28:	tbz	w0, #0, 34 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x34>
  2c:	mov	w0, wzr
  30:	b	164 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x164>
  34:	mov	w1, #0x10                  	// #16
  38:	mov	x0, x21
  3c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
  40:	tbz	w0, #0, 80 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x80>
  44:	add	x1, x21, #0x110
  48:	mov	x8, sp
  4c:	mov	x0, x20
  50:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
  54:	ldr	x8, [sp, #8]
  58:	cmp	x8, #0x1
  5c:	b.ne	b8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xb8>  // b.any
  60:	ldr	x8, [sp]
  64:	ldrb	w9, [x19]
  68:	ldrb	w21, [x8]
  6c:	cbz	w9, 13c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x13c>
  70:	ldrb	w1, [x19, #1]
  74:	mov	x0, x20
  78:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
  7c:	b	144 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x144>
  80:	mov	w1, #0x11                  	// #17
  84:	mov	x0, x21
  88:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
  8c:	tbz	w0, #0, d4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xd4>
  90:	ldrb	w8, [x19]
  94:	cbz	w8, a8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xa8>
  98:	ldrb	w1, [x19, #1]
  9c:	mov	x0, x20
  a0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
  a4:	strb	wzr, [x19]
  a8:	add	x1, x21, #0x110
  ac:	mov	x0, x20
  b0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
  b4:	b	160 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x160>
  b8:	ldrb	w8, [x19]
  bc:	cbz	w8, 148 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x148>
  c0:	ldrb	w1, [x19, #1]
  c4:	mov	x0, x20
  c8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
  cc:	strb	wzr, [x19]
  d0:	b	148 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x148>
  d4:	mov	w1, #0xf                   	// #15
  d8:	mov	x0, x21
  dc:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
  e0:	tbz	w0, #0, 110 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x110>
  e4:	ldrb	w8, [x19]
  e8:	cbz	w8, fc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xfc>
  ec:	ldrb	w1, [x19, #1]
  f0:	mov	x0, x20
  f4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
  f8:	strb	wzr, [x19]
  fc:	add	x1, x21, #0x110
 100:	mov	x0, x20
 104:	mov	w2, wzr
 108:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 10c:	b	160 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x160>
 110:	mov	x0, x21
 114:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 118:	tbz	w0, #0, 178 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x178>
 11c:	ldr	x8, [x21, #272]
 120:	ldrb	w9, [x19]
 124:	ldrb	w21, [x8]
 128:	cbz	w9, 1f8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x1f8>
 12c:	ldrb	w1, [x19, #1]
 130:	mov	x0, x20
 134:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 138:	b	200 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x200>
 13c:	mov	w8, #0x1                   	// #1
 140:	strb	w8, [x19]
 144:	strb	w21, [x19, #1]
 148:	ldr	x0, [sp]
 14c:	mov	x8, sp
 150:	add	x8, x8, #0x10
 154:	cmp	x0, x8
 158:	b.eq	160 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x160>  // b.none
 15c:	bl	0 <_ZdlPv>
 160:	mov	w0, #0x1                   	// #1
 164:	ldp	x20, x19, [sp, #64]
 168:	ldr	x21, [sp, #48]
 16c:	ldp	x29, x30, [sp, #32]
 170:	add	sp, sp, #0x50
 174:	ret
 178:	mov	w1, #0x1c                  	// #28
 17c:	mov	x0, x21
 180:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 184:	tbz	w0, #0, 1ac <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x1ac>
 188:	ldrb	w8, [x19]
 18c:	cbz	w8, 208 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x208>
 190:	mov	x0, x21
 194:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 198:	tbz	w0, #0, 238 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x238>
 19c:	ldr	x8, [x21, #272]
 1a0:	ldrb	w1, [x19, #1]
 1a4:	ldrb	w2, [x8]
 1a8:	b	250 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x250>
 1ac:	mov	w1, #0xe                   	// #14
 1b0:	mov	x0, x21
 1b4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 1b8:	tbz	w0, #0, 2bc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x2bc>
 1bc:	ldrb	w8, [x19]
 1c0:	cbz	w8, 1d4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x1d4>
 1c4:	ldrb	w1, [x19, #1]
 1c8:	mov	x0, x20
 1cc:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 1d0:	strb	wzr, [x19]
 1d4:	ldr	x8, [x21, #272]
 1d8:	ldr	x9, [x21, #392]
 1dc:	add	x1, x21, #0x110
 1e0:	mov	x0, x20
 1e4:	ldrb	w8, [x8]
 1e8:	ldr	x9, [x9, #48]
 1ec:	ldrh	w8, [x9, x8, lsl #1]
 1f0:	ubfx	w2, w8, #8, #1
 1f4:	b	108 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x108>
 1f8:	mov	w8, #0x1                   	// #1
 1fc:	strb	w8, [x19]
 200:	strb	w21, [x19, #1]
 204:	b	160 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x160>
 208:	ldrb	w8, [x21]
 20c:	tbnz	w8, #4, 260 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x260>
 210:	mov	w1, #0xb                   	// #11
 214:	mov	x0, x21
 218:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 21c:	tbz	w0, #0, 2bc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x2bc>
 220:	ldrb	w8, [x19]
 224:	cbz	w8, 290 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x290>
 228:	ldrb	w1, [x19, #1]
 22c:	mov	x0, x20
 230:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 234:	b	298 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x298>
 238:	mov	w1, #0x1c                  	// #28
 23c:	mov	x0, x21
 240:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 244:	tbz	w0, #0, 26c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x26c>
 248:	ldrb	w1, [x19, #1]
 24c:	mov	w2, #0x2d                  	// #45
 250:	mov	x0, x20
 254:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 258:	strb	wzr, [x19]
 25c:	b	160 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x160>
 260:	mov	w8, #0x2d01                	// #11521
 264:	strh	w8, [x19]
 268:	b	160 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x160>
 26c:	ldr	w8, [x21, #152]
 270:	cmp	w8, #0xb
 274:	b.ne	2bc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x2bc>  // b.any
 278:	ldrb	w8, [x19]
 27c:	cbz	w8, 2a8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x2a8>
 280:	ldrb	w1, [x19, #1]
 284:	mov	x0, x20
 288:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 28c:	b	2b0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x2b0>
 290:	mov	w8, #0x1                   	// #1
 294:	strb	w8, [x19]
 298:	mov	w0, wzr
 29c:	mov	w8, #0x2d                  	// #45
 2a0:	strb	w8, [x19, #1]
 2a4:	b	164 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x164>
 2a8:	mov	w8, #0x1                   	// #1
 2ac:	strb	w8, [x19]
 2b0:	mov	w8, #0x2d                  	// #45
 2b4:	strb	w8, [x19, #1]
 2b8:	b	160 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb0ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x160>
 2bc:	bl	0 <abort>

Disassembly of section .text._ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE11_M_add_charEc:

0000000000000000 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE11_M_add_charEc>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	sturb	w1, [x29, #-4]
  10:	mov	w8, w1
  14:	ldp	x1, x9, [x0, #8]
  18:	cmp	x1, x9
  1c:	b.eq	34 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE11_M_add_charEc+0x34>  // b.none
  20:	strb	w8, [x1]
  24:	ldr	x8, [x0, #8]
  28:	add	x8, x8, #0x1
  2c:	str	x8, [x0, #8]
  30:	b	3c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE11_M_add_charEc+0x3c>
  34:	sub	x2, x29, #0x4
  38:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE11_M_add_charEc>
  3c:	ldp	x29, x30, [sp, #16]
  40:	add	sp, sp, #0x20
  44:	ret

Disassembly of section .text._ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE22_M_add_collate_elementERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE:

0000000000000000 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE22_M_add_collate_elementERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	add	x29, sp, #0x10
  10:	mov	x20, x8
  14:	ldp	x9, x8, [x1]
  18:	mov	x19, x0
  1c:	ldr	x0, [x0, #112]
  20:	add	x2, x9, x8
  24:	mov	x8, x20
  28:	mov	x1, x9
  2c:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE22_M_add_collate_elementERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE>
  30:	ldr	x8, [x20, #8]
  34:	cbz	x8, 80 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE22_M_add_collate_elementERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x80>
  38:	ldr	x8, [x20]
  3c:	ldrb	w8, [x8]
  40:	sturb	w8, [x29, #-4]
  44:	ldp	x1, x9, [x19, #8]
  48:	cmp	x1, x9
  4c:	b.eq	64 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE22_M_add_collate_elementERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x64>  // b.none
  50:	strb	w8, [x1]
  54:	ldr	x8, [x19, #8]
  58:	add	x8, x8, #0x1
  5c:	str	x8, [x19, #8]
  60:	b	70 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE22_M_add_collate_elementERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x70>
  64:	sub	x2, x29, #0x4
  68:	mov	x0, x19
  6c:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE22_M_add_collate_elementERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE>
  70:	ldp	x20, x19, [sp, #32]
  74:	ldp	x29, x30, [sp, #16]
  78:	add	sp, sp, #0x30
  7c:	ret
  80:	bl	0 <abort>

Disassembly of section .text._ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE:

0000000000000000 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #64]
   8:	stp	x20, x19, [sp, #80]
   c:	add	x29, sp, #0x40
  10:	ldp	x9, x8, [x1]
  14:	mov	x19, x0
  18:	ldr	x0, [x0, #112]
  1c:	add	x2, x9, x8
  20:	add	x8, sp, #0x20
  24:	mov	x1, x9
  28:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE>
  2c:	ldr	x8, [sp, #40]
  30:	cbz	x8, 120 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x120>
  34:	ldr	x1, [sp, #32]
  38:	ldr	x0, [x19, #112]
  3c:	mov	x20, sp
  40:	add	x2, x1, x8
  44:	mov	x8, sp
  48:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE>
  4c:	ldr	x1, [sp]
  50:	add	x20, x20, #0x10
  54:	cmp	x1, x20
  58:	b.eq	90 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x90>  // b.none
  5c:	ldr	x10, [sp, #32]
  60:	add	x8, sp, #0x20
  64:	ldr	x9, [sp, #48]
  68:	ldur	q0, [sp, #8]
  6c:	add	x8, x8, #0x10
  70:	cmp	x10, x8
  74:	csel	x8, xzr, x10, eq  // eq = none
  78:	str	x1, [sp, #32]
  7c:	stur	q0, [sp, #40]
  80:	cbz	x8, b0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0xb0>
  84:	str	x8, [sp]
  88:	str	x9, [sp, #16]
  8c:	b	d4 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0xd4>
  90:	ldr	x2, [sp, #8]
  94:	cbz	x2, c0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0xc0>
  98:	ldr	x0, [sp, #32]
  9c:	cmp	x2, #0x1
  a0:	b.ne	bc <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0xbc>  // b.any
  a4:	ldrb	w8, [x1]
  a8:	strb	w8, [x0]
  ac:	b	c0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0xc0>
  b0:	mov	x8, x20
  b4:	str	x20, [sp]
  b8:	b	d4 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0xd4>
  bc:	bl	0 <memcpy>
  c0:	ldr	x8, [sp, #8]
  c4:	ldr	x9, [sp, #32]
  c8:	str	x8, [sp, #40]
  cc:	strb	wzr, [x9, x8]
  d0:	ldr	x8, [sp]
  d4:	str	xzr, [sp, #8]
  d8:	strb	wzr, [x8]
  dc:	ldr	x0, [sp]
  e0:	cmp	x0, x20
  e4:	b.eq	ec <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0xec>  // b.none
  e8:	bl	0 <_ZdlPv>
  ec:	add	x0, x19, #0x18
  f0:	add	x1, sp, #0x20
  f4:	add	x19, sp, #0x20
  f8:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE>
  fc:	ldr	x0, [sp, #32]
 100:	add	x8, x19, #0x10
 104:	cmp	x0, x8
 108:	b.eq	110 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x110>  // b.none
 10c:	bl	0 <_ZdlPv>
 110:	ldp	x20, x19, [sp, #80]
 114:	ldp	x29, x30, [sp, #64]
 118:	add	sp, sp, #0x60
 11c:	ret
 120:	bl	0 <abort>

Disassembly of section .text._ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE13_M_make_rangeEcc:

0000000000000000 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE13_M_make_rangeEcc>:
   0:	sub	sp, sp, #0xc0
   4:	stp	x29, x30, [sp, #128]
   8:	str	x23, [sp, #144]
   c:	stp	x22, x21, [sp, #160]
  10:	stp	x20, x19, [sp, #176]
  14:	add	x29, sp, #0x80
  18:	and	w8, w1, #0xff
  1c:	cmp	w8, w2, uxtb
  20:	b.hi	140 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE13_M_make_rangeEcc+0x140>  // b.pmore
  24:	add	x21, x0, #0x68
  28:	add	x19, x0, #0x30
  2c:	add	x8, sp, #0x20
  30:	mov	x0, x21
  34:	mov	w20, w2
  38:	add	x22, sp, #0x20
  3c:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE13_M_make_rangeEcc>
  40:	mov	x8, sp
  44:	mov	x0, x21
  48:	mov	w1, w20
  4c:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE13_M_make_rangeEcc>
  50:	ldr	x8, [sp, #32]
  54:	add	x9, sp, #0x40
  58:	add	x20, x22, #0x10
  5c:	add	x21, x9, #0x10
  60:	cmp	x8, x20
  64:	str	x21, [sp, #64]
  68:	b.eq	7c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE13_M_make_rangeEcc+0x7c>  // b.none
  6c:	ldr	x9, [sp, #48]
  70:	str	x8, [sp, #64]
  74:	str	x9, [sp, #80]
  78:	b	84 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE13_M_make_rangeEcc+0x84>
  7c:	ldr	q0, [x8]
  80:	str	q0, [x21]
  84:	ldr	x8, [sp]
  88:	ldr	x9, [sp, #40]
  8c:	mov	x11, sp
  90:	add	x10, sp, #0x40
  94:	add	x22, x11, #0x10
  98:	add	x23, x10, #0x30
  9c:	cmp	x8, x22
  a0:	stp	x20, xzr, [sp, #32]
  a4:	strb	wzr, [sp, #48]
  a8:	str	x9, [sp, #72]
  ac:	str	x23, [sp, #96]
  b0:	b.eq	c4 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE13_M_make_rangeEcc+0xc4>  // b.none
  b4:	ldr	x9, [sp, #16]
  b8:	str	x8, [sp, #96]
  bc:	str	x9, [sp, #112]
  c0:	b	cc <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE13_M_make_rangeEcc+0xcc>
  c4:	ldr	q0, [x8]
  c8:	str	q0, [x23]
  cc:	ldr	x8, [sp, #8]
  d0:	add	x1, sp, #0x40
  d4:	mov	x0, x19
  d8:	stp	x22, xzr, [sp]
  dc:	str	x8, [sp, #104]
  e0:	strb	wzr, [sp, #16]
  e4:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE13_M_make_rangeEcc>
  e8:	ldr	x0, [sp, #96]
  ec:	cmp	x0, x23
  f0:	b.eq	f8 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE13_M_make_rangeEcc+0xf8>  // b.none
  f4:	bl	0 <_ZdlPv>
  f8:	ldr	x0, [sp, #64]
  fc:	cmp	x0, x21
 100:	b.eq	108 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE13_M_make_rangeEcc+0x108>  // b.none
 104:	bl	0 <_ZdlPv>
 108:	ldr	x0, [sp]
 10c:	cmp	x0, x22
 110:	b.eq	118 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE13_M_make_rangeEcc+0x118>  // b.none
 114:	bl	0 <_ZdlPv>
 118:	ldr	x0, [sp, #32]
 11c:	cmp	x0, x20
 120:	b.eq	128 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb0ELb1EE13_M_make_rangeEcc+0x128>  // b.none
 124:	bl	0 <_ZdlPv>
 128:	ldp	x20, x19, [sp, #176]
 12c:	ldp	x22, x21, [sp, #160]
 130:	ldr	x23, [sp, #144]
 134:	ldp	x29, x30, [sp, #128]
 138:	add	sp, sp, #0xc0
 13c:	ret
 140:	bl	0 <abort>

Disassembly of section .text._ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE12emplace_backIJS7_EEEvDpOT_:

0000000000000000 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE12emplace_backIJS7_EEEvDpOT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldp	x8, x9, [x0, #8]
  10:	mov	x19, x0
  14:	mov	x2, x1
  18:	cmp	x8, x9
  1c:	b.eq	44 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE12emplace_backIJS7_EEEvDpOT_+0x44>  // b.none
  20:	mov	x0, x8
  24:	mov	x1, x2
  28:	bl	0 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE12emplace_backIJS7_EEEvDpOT_>
  2c:	ldr	x8, [x19, #8]
  30:	add	x8, x8, #0x40
  34:	str	x8, [x19, #8]
  38:	ldr	x19, [sp, #16]
  3c:	ldp	x29, x30, [sp], #32
  40:	ret
  44:	mov	x0, x19
  48:	ldr	x19, [sp, #16]
  4c:	mov	x1, x8
  50:	ldp	x29, x30, [sp], #32
  54:	b	0 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE12emplace_backIJS7_EEEvDpOT_>

Disassembly of section .text._ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_:

0000000000000000 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	stp	x26, x25, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	mov	x29, sp
  18:	mov	x23, x2
  1c:	adrp	x2, 0 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_>
  20:	mov	x24, x1
  24:	add	x2, x2, #0x0
  28:	mov	w1, #0x1                   	// #1
  2c:	mov	x19, x0
  30:	bl	0 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_>
  34:	ldp	x21, x25, [x19]
  38:	mov	x20, x0
  3c:	mov	x0, x19
  40:	mov	x1, x20
  44:	sub	x26, x24, x21
  48:	bl	0 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_>
  4c:	mov	x22, x0
  50:	add	x0, x0, x26
  54:	mov	x1, x23
  58:	bl	0 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_>
  5c:	mov	x0, x21
  60:	mov	x1, x24
  64:	mov	x2, x22
  68:	mov	x3, x19
  6c:	bl	0 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_>
  70:	add	x2, x0, #0x40
  74:	mov	x0, x24
  78:	mov	x1, x25
  7c:	mov	x3, x19
  80:	bl	0 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_>
  84:	mov	x23, x0
  88:	cbz	x21, 94 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE17_M_realloc_insertIJS7_EEEvN9__gnu_cxx17__normal_iteratorIPS7_S9_EEDpOT_+0x94>
  8c:	mov	x0, x21
  90:	bl	0 <_ZdlPv>
  94:	add	x8, x22, x20, lsl #6
  98:	stp	x22, x23, [x19]
  9c:	str	x8, [x19, #16]
  a0:	ldp	x20, x19, [sp, #64]
  a4:	ldp	x22, x21, [sp, #48]
  a8:	ldp	x24, x23, [sp, #32]
  ac:	ldp	x26, x25, [sp, #16]
  b0:	ldp	x29, x30, [sp], #80
  b4:	ret

Disassembly of section .text._ZNSt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES5_EC2EOS6_:

0000000000000000 <_ZNSt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES5_EC2EOS6_>:
   0:	add	x9, x0, #0x10
   4:	str	x9, [x0]
   8:	mov	x8, x1
   c:	ldr	x10, [x8], #16
  10:	cmp	x10, x8
  14:	b.eq	28 <_ZNSt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES5_EC2EOS6_+0x28>  // b.none
  18:	str	x10, [x0]
  1c:	ldr	x9, [x1, #16]
  20:	str	x9, [x0, #16]
  24:	b	30 <_ZNSt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES5_EC2EOS6_+0x30>
  28:	ldr	q0, [x10]
  2c:	str	q0, [x9]
  30:	ldr	x10, [x1, #8]
  34:	add	x9, x0, #0x30
  38:	str	x10, [x0, #8]
  3c:	stp	x8, xzr, [x1]
  40:	strb	wzr, [x1, #16]
  44:	str	x9, [x0, #32]
  48:	ldr	x10, [x1, #32]
  4c:	add	x8, x1, #0x30
  50:	cmp	x10, x8
  54:	b.eq	68 <_ZNSt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES5_EC2EOS6_+0x68>  // b.none
  58:	str	x10, [x0, #32]
  5c:	ldr	x9, [x1, #48]
  60:	str	x9, [x0, #48]
  64:	b	70 <_ZNSt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES5_EC2EOS6_+0x70>
  68:	ldr	q0, [x10]
  6c:	str	q0, [x9]
  70:	ldr	x9, [x1, #40]
  74:	str	x9, [x0, #40]
  78:	stp	x8, xzr, [x1, #32]
  7c:	strb	wzr, [x1, #48]
  80:	ret

Disassembly of section .text._ZNKSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE12_M_check_lenEmPKc:

0000000000000000 <_ZNKSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE12_M_check_lenEmPKc>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldp	x9, x8, [x0]
   c:	sub	x9, x8, x9
  10:	mov	x8, #0x1ffffffffffffff     	// #144115188075855871
  14:	sub	x10, x8, x9, asr #6
  18:	cmp	x10, x1
  1c:	b.cc	54 <_ZNKSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE12_M_check_lenEmPKc+0x54>  // b.lo, b.ul, b.last
  20:	asr	x9, x9, #6
  24:	cmp	x9, x1
  28:	csel	x10, x1, x9, cc  // cc = lo, ul, last
  2c:	adds	x9, x10, x9
  30:	lsr	x11, x9, #57
  34:	cset	w10, cs  // cs = hs, nlast
  38:	cmp	x11, #0x0
  3c:	cset	w11, ne  // ne = any
  40:	orr	w10, w10, w11
  44:	cmp	w10, #0x0
  48:	csel	x0, x8, x9, ne  // ne = any
  4c:	ldp	x29, x30, [sp], #16
  50:	ret
  54:	mov	x0, x2
  58:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE11_S_relocateEPS7_SA_SA_RS8_:

0000000000000000 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE11_S_relocateEPS7_SA_SA_RS8_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	cmp	x0, x1
  14:	mov	x19, x2
  18:	b.eq	50 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE11_S_relocateEPS7_SA_SA_RS8_+0x50>  // b.none
  1c:	mov	x20, x3
  20:	mov	x21, x1
  24:	mov	x22, x0
  28:	mov	x0, x19
  2c:	mov	x1, x22
  30:	bl	0 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE11_S_relocateEPS7_SA_SA_RS8_>
  34:	mov	x0, x20
  38:	mov	x1, x22
  3c:	bl	0 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE11_S_relocateEPS7_SA_SA_RS8_>
  40:	add	x22, x22, #0x40
  44:	cmp	x21, x22
  48:	add	x19, x19, #0x40
  4c:	b.ne	28 <_ZNSt6vectorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES6_ESaIS7_EE11_S_relocateEPS7_SA_SA_RS8_+0x28>  // b.any
  50:	mov	x0, x19
  54:	ldp	x20, x19, [sp, #32]
  58:	ldp	x22, x21, [sp, #16]
  5c:	ldp	x29, x30, [sp], #48
  60:	ret

Disassembly of section .text._ZN9__gnu_cxx13new_allocatorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES7_EE7destroyIS8_EEvPT_:

0000000000000000 <_ZN9__gnu_cxx13new_allocatorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES7_EE7destroyIS8_EEvPT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldr	x0, [x1, #32]
  10:	add	x8, x1, #0x30
  14:	mov	x19, x1
  18:	cmp	x0, x8
  1c:	b.eq	24 <_ZN9__gnu_cxx13new_allocatorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES7_EE7destroyIS8_EEvPT_+0x24>  // b.none
  20:	bl	0 <_ZdlPv>
  24:	ldr	x0, [x19], #16
  28:	cmp	x0, x19
  2c:	b.eq	3c <_ZN9__gnu_cxx13new_allocatorISt4pairINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEES7_EE7destroyIS8_EEvPT_+0x3c>  // b.none
  30:	ldr	x19, [sp, #16]
  34:	ldp	x29, x30, [sp], #32
  38:	b	0 <_ZdlPv>
  3c:	ldr	x19, [sp, #16]
  40:	ldp	x29, x30, [sp], #32
  44:	ret

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #32]
   8:	str	x21, [sp, #48]
   c:	stp	x20, x19, [sp, #64]
  10:	add	x29, sp, #0x20
  14:	mov	x19, x1
  18:	mov	w1, #0xb                   	// #11
  1c:	mov	x20, x2
  20:	mov	x21, x0
  24:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
  28:	tbz	w0, #0, 34 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x34>
  2c:	mov	w0, wzr
  30:	b	164 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x164>
  34:	mov	w1, #0x10                  	// #16
  38:	mov	x0, x21
  3c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
  40:	tbz	w0, #0, 80 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x80>
  44:	add	x1, x21, #0x110
  48:	mov	x8, sp
  4c:	mov	x0, x20
  50:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
  54:	ldr	x8, [sp, #8]
  58:	cmp	x8, #0x1
  5c:	b.ne	b8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xb8>  // b.any
  60:	ldr	x8, [sp]
  64:	ldrb	w9, [x19]
  68:	ldrb	w21, [x8]
  6c:	cbz	w9, 13c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x13c>
  70:	ldrb	w1, [x19, #1]
  74:	mov	x0, x20
  78:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
  7c:	b	144 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x144>
  80:	mov	w1, #0x11                  	// #17
  84:	mov	x0, x21
  88:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
  8c:	tbz	w0, #0, d4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xd4>
  90:	ldrb	w8, [x19]
  94:	cbz	w8, a8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xa8>
  98:	ldrb	w1, [x19, #1]
  9c:	mov	x0, x20
  a0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
  a4:	strb	wzr, [x19]
  a8:	add	x1, x21, #0x110
  ac:	mov	x0, x20
  b0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
  b4:	b	160 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x160>
  b8:	ldrb	w8, [x19]
  bc:	cbz	w8, 148 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x148>
  c0:	ldrb	w1, [x19, #1]
  c4:	mov	x0, x20
  c8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
  cc:	strb	wzr, [x19]
  d0:	b	148 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x148>
  d4:	mov	w1, #0xf                   	// #15
  d8:	mov	x0, x21
  dc:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
  e0:	tbz	w0, #0, 110 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x110>
  e4:	ldrb	w8, [x19]
  e8:	cbz	w8, fc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xfc>
  ec:	ldrb	w1, [x19, #1]
  f0:	mov	x0, x20
  f4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
  f8:	strb	wzr, [x19]
  fc:	add	x1, x21, #0x110
 100:	mov	x0, x20
 104:	mov	w2, wzr
 108:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 10c:	b	160 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x160>
 110:	mov	x0, x21
 114:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 118:	tbz	w0, #0, 178 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x178>
 11c:	ldr	x8, [x21, #272]
 120:	ldrb	w9, [x19]
 124:	ldrb	w21, [x8]
 128:	cbz	w9, 1f8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x1f8>
 12c:	ldrb	w1, [x19, #1]
 130:	mov	x0, x20
 134:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 138:	b	200 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x200>
 13c:	mov	w8, #0x1                   	// #1
 140:	strb	w8, [x19]
 144:	strb	w21, [x19, #1]
 148:	ldr	x0, [sp]
 14c:	mov	x8, sp
 150:	add	x8, x8, #0x10
 154:	cmp	x0, x8
 158:	b.eq	160 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x160>  // b.none
 15c:	bl	0 <_ZdlPv>
 160:	mov	w0, #0x1                   	// #1
 164:	ldp	x20, x19, [sp, #64]
 168:	ldr	x21, [sp, #48]
 16c:	ldp	x29, x30, [sp, #32]
 170:	add	sp, sp, #0x50
 174:	ret
 178:	mov	w1, #0x1c                  	// #28
 17c:	mov	x0, x21
 180:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 184:	tbz	w0, #0, 1ac <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x1ac>
 188:	ldrb	w8, [x19]
 18c:	cbz	w8, 208 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x208>
 190:	mov	x0, x21
 194:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 198:	tbz	w0, #0, 238 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x238>
 19c:	ldr	x8, [x21, #272]
 1a0:	ldrb	w1, [x19, #1]
 1a4:	ldrb	w2, [x8]
 1a8:	b	250 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x250>
 1ac:	mov	w1, #0xe                   	// #14
 1b0:	mov	x0, x21
 1b4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 1b8:	tbz	w0, #0, 2bc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x2bc>
 1bc:	ldrb	w8, [x19]
 1c0:	cbz	w8, 1d4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x1d4>
 1c4:	ldrb	w1, [x19, #1]
 1c8:	mov	x0, x20
 1cc:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 1d0:	strb	wzr, [x19]
 1d4:	ldr	x8, [x21, #272]
 1d8:	ldr	x9, [x21, #392]
 1dc:	add	x1, x21, #0x110
 1e0:	mov	x0, x20
 1e4:	ldrb	w8, [x8]
 1e8:	ldr	x9, [x9, #48]
 1ec:	ldrh	w8, [x9, x8, lsl #1]
 1f0:	ubfx	w2, w8, #8, #1
 1f4:	b	108 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x108>
 1f8:	mov	w8, #0x1                   	// #1
 1fc:	strb	w8, [x19]
 200:	strb	w21, [x19, #1]
 204:	b	160 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x160>
 208:	ldrb	w8, [x21]
 20c:	tbnz	w8, #4, 260 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x260>
 210:	mov	w1, #0xb                   	// #11
 214:	mov	x0, x21
 218:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 21c:	tbz	w0, #0, 2bc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x2bc>
 220:	ldrb	w8, [x19]
 224:	cbz	w8, 290 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x290>
 228:	ldrb	w1, [x19, #1]
 22c:	mov	x0, x20
 230:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 234:	b	298 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x298>
 238:	mov	w1, #0x1c                  	// #28
 23c:	mov	x0, x21
 240:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 244:	tbz	w0, #0, 26c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x26c>
 248:	ldrb	w1, [x19, #1]
 24c:	mov	w2, #0x2d                  	// #45
 250:	mov	x0, x20
 254:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 258:	strb	wzr, [x19]
 25c:	b	160 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x160>
 260:	mov	w8, #0x2d01                	// #11521
 264:	strh	w8, [x19]
 268:	b	160 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x160>
 26c:	ldr	w8, [x21, #152]
 270:	cmp	w8, #0xb
 274:	b.ne	2bc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x2bc>  // b.any
 278:	ldrb	w8, [x19]
 27c:	cbz	w8, 2a8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x2a8>
 280:	ldrb	w1, [x19, #1]
 284:	mov	x0, x20
 288:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 28c:	b	2b0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x2b0>
 290:	mov	w8, #0x1                   	// #1
 294:	strb	w8, [x19]
 298:	mov	w0, wzr
 29c:	mov	w8, #0x2d                  	// #45
 2a0:	strb	w8, [x19, #1]
 2a4:	b	164 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x164>
 2a8:	mov	w8, #0x1                   	// #1
 2ac:	strb	w8, [x19]
 2b0:	mov	w8, #0x2d                  	// #45
 2b4:	strb	w8, [x19, #1]
 2b8:	b	160 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb0EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x160>
 2bc:	bl	0 <abort>

Disassembly of section .text._ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE11_M_add_charEc:

0000000000000000 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE11_M_add_charEc>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	add	x29, sp, #0x10
  10:	mov	x19, x0
  14:	ldr	x0, [x0, #104]
  18:	mov	w20, w1
  1c:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  20:	ldr	x8, [x0]
  24:	mov	w1, w20
  28:	ldr	x8, [x8, #32]
  2c:	blr	x8
  30:	sturb	w0, [x29, #-4]
  34:	ldp	x1, x8, [x19, #8]
  38:	cmp	x1, x8
  3c:	b.eq	54 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE11_M_add_charEc+0x54>  // b.none
  40:	strb	w0, [x1]
  44:	ldr	x8, [x19, #8]
  48:	add	x8, x8, #0x1
  4c:	str	x8, [x19, #8]
  50:	b	60 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE11_M_add_charEc+0x60>
  54:	sub	x2, x29, #0x4
  58:	mov	x0, x19
  5c:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE11_M_add_charEc>
  60:	ldp	x20, x19, [sp, #32]
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x30
  6c:	ret

Disassembly of section .text._ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE22_M_add_collate_elementERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE:

0000000000000000 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE22_M_add_collate_elementERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	add	x29, sp, #0x10
  10:	mov	x20, x8
  14:	ldp	x9, x8, [x1]
  18:	mov	x19, x0
  1c:	ldr	x0, [x0, #112]
  20:	add	x2, x9, x8
  24:	mov	x8, x20
  28:	mov	x1, x9
  2c:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE22_M_add_collate_elementERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE>
  30:	ldr	x8, [x20, #8]
  34:	cbz	x8, 98 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE22_M_add_collate_elementERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x98>
  38:	ldr	x8, [x20]
  3c:	ldr	x0, [x19, #104]
  40:	ldrb	w20, [x8]
  44:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  48:	ldr	x8, [x0]
  4c:	mov	w1, w20
  50:	ldr	x8, [x8, #32]
  54:	blr	x8
  58:	sturb	w0, [x29, #-4]
  5c:	ldp	x1, x8, [x19, #8]
  60:	cmp	x1, x8
  64:	b.eq	7c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE22_M_add_collate_elementERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x7c>  // b.none
  68:	strb	w0, [x1]
  6c:	ldr	x8, [x19, #8]
  70:	add	x8, x8, #0x1
  74:	str	x8, [x19, #8]
  78:	b	88 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE22_M_add_collate_elementERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x88>
  7c:	sub	x2, x29, #0x4
  80:	mov	x0, x19
  84:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE22_M_add_collate_elementERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE>
  88:	ldp	x20, x19, [sp, #32]
  8c:	ldp	x29, x30, [sp, #16]
  90:	add	sp, sp, #0x30
  94:	ret
  98:	bl	0 <abort>

Disassembly of section .text._ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE:

0000000000000000 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #64]
   8:	stp	x20, x19, [sp, #80]
   c:	add	x29, sp, #0x40
  10:	ldp	x9, x8, [x1]
  14:	mov	x19, x0
  18:	ldr	x0, [x0, #112]
  1c:	add	x2, x9, x8
  20:	add	x8, sp, #0x20
  24:	mov	x1, x9
  28:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE>
  2c:	ldr	x8, [sp, #40]
  30:	cbz	x8, 120 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x120>
  34:	ldr	x1, [sp, #32]
  38:	ldr	x0, [x19, #112]
  3c:	mov	x20, sp
  40:	add	x2, x1, x8
  44:	mov	x8, sp
  48:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE>
  4c:	ldr	x1, [sp]
  50:	add	x20, x20, #0x10
  54:	cmp	x1, x20
  58:	b.eq	90 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x90>  // b.none
  5c:	ldr	x10, [sp, #32]
  60:	add	x8, sp, #0x20
  64:	ldr	x9, [sp, #48]
  68:	ldur	q0, [sp, #8]
  6c:	add	x8, x8, #0x10
  70:	cmp	x10, x8
  74:	csel	x8, xzr, x10, eq  // eq = none
  78:	str	x1, [sp, #32]
  7c:	stur	q0, [sp, #40]
  80:	cbz	x8, b0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0xb0>
  84:	str	x8, [sp]
  88:	str	x9, [sp, #16]
  8c:	b	d4 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0xd4>
  90:	ldr	x2, [sp, #8]
  94:	cbz	x2, c0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0xc0>
  98:	ldr	x0, [sp, #32]
  9c:	cmp	x2, #0x1
  a0:	b.ne	bc <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0xbc>  // b.any
  a4:	ldrb	w8, [x1]
  a8:	strb	w8, [x0]
  ac:	b	c0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0xc0>
  b0:	mov	x8, x20
  b4:	str	x20, [sp]
  b8:	b	d4 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0xd4>
  bc:	bl	0 <memcpy>
  c0:	ldr	x8, [sp, #8]
  c4:	ldr	x9, [sp, #32]
  c8:	str	x8, [sp, #40]
  cc:	strb	wzr, [x9, x8]
  d0:	ldr	x8, [sp]
  d4:	str	xzr, [sp, #8]
  d8:	strb	wzr, [x8]
  dc:	ldr	x0, [sp]
  e0:	cmp	x0, x20
  e4:	b.eq	ec <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0xec>  // b.none
  e8:	bl	0 <_ZdlPv>
  ec:	add	x0, x19, #0x18
  f0:	add	x1, sp, #0x20
  f4:	add	x19, sp, #0x20
  f8:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE>
  fc:	ldr	x0, [sp, #32]
 100:	add	x8, x19, #0x10
 104:	cmp	x0, x8
 108:	b.eq	110 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x110>  // b.none
 10c:	bl	0 <_ZdlPv>
 110:	ldp	x20, x19, [sp, #80]
 114:	ldp	x29, x30, [sp, #64]
 118:	add	sp, sp, #0x60
 11c:	ret
 120:	bl	0 <abort>

Disassembly of section .text._ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE13_M_make_rangeEcc:

0000000000000000 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE13_M_make_rangeEcc>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	and	w8, w1, #0xff
  10:	cmp	w8, w2, uxtb
  14:	b.hi	5c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE13_M_make_rangeEcc+0x5c>  // b.pmore
  18:	bfi	w1, w2, #8, #24
  1c:	sturh	w1, [x29, #-4]
  20:	ldp	x8, x9, [x0, #56]
  24:	cmp	x8, x9
  28:	b.eq	40 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE13_M_make_rangeEcc+0x40>  // b.none
  2c:	strh	w1, [x8]
  30:	ldr	x8, [x0, #56]
  34:	add	x8, x8, #0x2
  38:	str	x8, [x0, #56]
  3c:	b	50 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE13_M_make_rangeEcc+0x50>
  40:	add	x0, x0, #0x30
  44:	sub	x2, x29, #0x4
  48:	mov	x1, x8
  4c:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb0EE13_M_make_rangeEcc>
  50:	ldp	x29, x30, [sp, #16]
  54:	add	sp, sp, #0x20
  58:	ret
  5c:	bl	0 <abort>

Disassembly of section .text._ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE:

0000000000000000 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #32]
   8:	str	x21, [sp, #48]
   c:	stp	x20, x19, [sp, #64]
  10:	add	x29, sp, #0x20
  14:	mov	x19, x1
  18:	mov	w1, #0xb                   	// #11
  1c:	mov	x20, x2
  20:	mov	x21, x0
  24:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
  28:	tbz	w0, #0, 34 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x34>
  2c:	mov	w0, wzr
  30:	b	164 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x164>
  34:	mov	w1, #0x10                  	// #16
  38:	mov	x0, x21
  3c:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
  40:	tbz	w0, #0, 80 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x80>
  44:	add	x1, x21, #0x110
  48:	mov	x8, sp
  4c:	mov	x0, x20
  50:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
  54:	ldr	x8, [sp, #8]
  58:	cmp	x8, #0x1
  5c:	b.ne	b8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xb8>  // b.any
  60:	ldr	x8, [sp]
  64:	ldrb	w9, [x19]
  68:	ldrb	w21, [x8]
  6c:	cbz	w9, 13c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x13c>
  70:	ldrb	w1, [x19, #1]
  74:	mov	x0, x20
  78:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
  7c:	b	144 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x144>
  80:	mov	w1, #0x11                  	// #17
  84:	mov	x0, x21
  88:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
  8c:	tbz	w0, #0, d4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xd4>
  90:	ldrb	w8, [x19]
  94:	cbz	w8, a8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xa8>
  98:	ldrb	w1, [x19, #1]
  9c:	mov	x0, x20
  a0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
  a4:	strb	wzr, [x19]
  a8:	add	x1, x21, #0x110
  ac:	mov	x0, x20
  b0:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
  b4:	b	160 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x160>
  b8:	ldrb	w8, [x19]
  bc:	cbz	w8, 148 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x148>
  c0:	ldrb	w1, [x19, #1]
  c4:	mov	x0, x20
  c8:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
  cc:	strb	wzr, [x19]
  d0:	b	148 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x148>
  d4:	mov	w1, #0xf                   	// #15
  d8:	mov	x0, x21
  dc:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
  e0:	tbz	w0, #0, 110 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x110>
  e4:	ldrb	w8, [x19]
  e8:	cbz	w8, fc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0xfc>
  ec:	ldrb	w1, [x19, #1]
  f0:	mov	x0, x20
  f4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
  f8:	strb	wzr, [x19]
  fc:	add	x1, x21, #0x110
 100:	mov	x0, x20
 104:	mov	w2, wzr
 108:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 10c:	b	160 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x160>
 110:	mov	x0, x21
 114:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 118:	tbz	w0, #0, 178 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x178>
 11c:	ldr	x8, [x21, #272]
 120:	ldrb	w9, [x19]
 124:	ldrb	w21, [x8]
 128:	cbz	w9, 1f8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x1f8>
 12c:	ldrb	w1, [x19, #1]
 130:	mov	x0, x20
 134:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 138:	b	200 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x200>
 13c:	mov	w8, #0x1                   	// #1
 140:	strb	w8, [x19]
 144:	strb	w21, [x19, #1]
 148:	ldr	x0, [sp]
 14c:	mov	x8, sp
 150:	add	x8, x8, #0x10
 154:	cmp	x0, x8
 158:	b.eq	160 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x160>  // b.none
 15c:	bl	0 <_ZdlPv>
 160:	mov	w0, #0x1                   	// #1
 164:	ldp	x20, x19, [sp, #64]
 168:	ldr	x21, [sp, #48]
 16c:	ldp	x29, x30, [sp, #32]
 170:	add	sp, sp, #0x50
 174:	ret
 178:	mov	w1, #0x1c                  	// #28
 17c:	mov	x0, x21
 180:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 184:	tbz	w0, #0, 1ac <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x1ac>
 188:	ldrb	w8, [x19]
 18c:	cbz	w8, 208 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x208>
 190:	mov	x0, x21
 194:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 198:	tbz	w0, #0, 238 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x238>
 19c:	ldr	x8, [x21, #272]
 1a0:	ldrb	w1, [x19, #1]
 1a4:	ldrb	w2, [x8]
 1a8:	b	250 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x250>
 1ac:	mov	w1, #0xe                   	// #14
 1b0:	mov	x0, x21
 1b4:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 1b8:	tbz	w0, #0, 2bc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x2bc>
 1bc:	ldrb	w8, [x19]
 1c0:	cbz	w8, 1d4 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x1d4>
 1c4:	ldrb	w1, [x19, #1]
 1c8:	mov	x0, x20
 1cc:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 1d0:	strb	wzr, [x19]
 1d4:	ldr	x8, [x21, #272]
 1d8:	ldr	x9, [x21, #392]
 1dc:	add	x1, x21, #0x110
 1e0:	mov	x0, x20
 1e4:	ldrb	w8, [x8]
 1e8:	ldr	x9, [x9, #48]
 1ec:	ldrh	w8, [x9, x8, lsl #1]
 1f0:	ubfx	w2, w8, #8, #1
 1f4:	b	108 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x108>
 1f8:	mov	w8, #0x1                   	// #1
 1fc:	strb	w8, [x19]
 200:	strb	w21, [x19, #1]
 204:	b	160 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x160>
 208:	ldrb	w8, [x21]
 20c:	tbnz	w8, #4, 260 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x260>
 210:	mov	w1, #0xb                   	// #11
 214:	mov	x0, x21
 218:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 21c:	tbz	w0, #0, 2bc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x2bc>
 220:	ldrb	w8, [x19]
 224:	cbz	w8, 290 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x290>
 228:	ldrb	w1, [x19, #1]
 22c:	mov	x0, x20
 230:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 234:	b	298 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x298>
 238:	mov	w1, #0x1c                  	// #28
 23c:	mov	x0, x21
 240:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 244:	tbz	w0, #0, 26c <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x26c>
 248:	ldrb	w1, [x19, #1]
 24c:	mov	w2, #0x2d                  	// #45
 250:	mov	x0, x20
 254:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 258:	strb	wzr, [x19]
 25c:	b	160 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x160>
 260:	mov	w8, #0x2d01                	// #11521
 264:	strh	w8, [x19]
 268:	b	160 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x160>
 26c:	ldr	w8, [x21, #152]
 270:	cmp	w8, #0xb
 274:	b.ne	2bc <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x2bc>  // b.any
 278:	ldrb	w8, [x19]
 27c:	cbz	w8, 2a8 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x2a8>
 280:	ldrb	w1, [x19, #1]
 284:	mov	x0, x20
 288:	bl	0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE>
 28c:	b	2b0 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x2b0>
 290:	mov	w8, #0x1                   	// #1
 294:	strb	w8, [x19]
 298:	mov	w0, wzr
 29c:	mov	w8, #0x2d                  	// #45
 2a0:	strb	w8, [x19, #1]
 2a4:	b	164 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x164>
 2a8:	mov	w8, #0x1                   	// #1
 2ac:	strb	w8, [x19]
 2b0:	mov	w8, #0x2d                  	// #45
 2b4:	strb	w8, [x19, #1]
 2b8:	b	160 <_ZNSt8__detail9_CompilerINSt7__cxx1112regex_traitsIcEEE18_M_expression_termILb1ELb1EEEbRSt4pairIbcERNS_15_BracketMatcherIS3_XT_EXT0_EEE+0x160>
 2bc:	bl	0 <abort>

Disassembly of section .text._ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE11_M_add_charEc:

0000000000000000 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE11_M_add_charEc>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	add	x29, sp, #0x10
  10:	mov	x19, x0
  14:	ldr	x0, [x0, #104]
  18:	mov	w20, w1
  1c:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  20:	ldr	x8, [x0]
  24:	mov	w1, w20
  28:	ldr	x8, [x8, #32]
  2c:	blr	x8
  30:	sturb	w0, [x29, #-4]
  34:	ldp	x1, x8, [x19, #8]
  38:	cmp	x1, x8
  3c:	b.eq	54 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE11_M_add_charEc+0x54>  // b.none
  40:	strb	w0, [x1]
  44:	ldr	x8, [x19, #8]
  48:	add	x8, x8, #0x1
  4c:	str	x8, [x19, #8]
  50:	b	60 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE11_M_add_charEc+0x60>
  54:	sub	x2, x29, #0x4
  58:	mov	x0, x19
  5c:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE11_M_add_charEc>
  60:	ldp	x20, x19, [sp, #32]
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x30
  6c:	ret

Disassembly of section .text._ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE22_M_add_collate_elementERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE:

0000000000000000 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE22_M_add_collate_elementERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	add	x29, sp, #0x10
  10:	mov	x20, x8
  14:	ldp	x9, x8, [x1]
  18:	mov	x19, x0
  1c:	ldr	x0, [x0, #112]
  20:	add	x2, x9, x8
  24:	mov	x8, x20
  28:	mov	x1, x9
  2c:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE22_M_add_collate_elementERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE>
  30:	ldr	x8, [x20, #8]
  34:	cbz	x8, 98 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE22_M_add_collate_elementERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x98>
  38:	ldr	x8, [x20]
  3c:	ldr	x0, [x19, #104]
  40:	ldrb	w20, [x8]
  44:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  48:	ldr	x8, [x0]
  4c:	mov	w1, w20
  50:	ldr	x8, [x8, #32]
  54:	blr	x8
  58:	sturb	w0, [x29, #-4]
  5c:	ldp	x1, x8, [x19, #8]
  60:	cmp	x1, x8
  64:	b.eq	7c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE22_M_add_collate_elementERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x7c>  // b.none
  68:	strb	w0, [x1]
  6c:	ldr	x8, [x19, #8]
  70:	add	x8, x8, #0x1
  74:	str	x8, [x19, #8]
  78:	b	88 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE22_M_add_collate_elementERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x88>
  7c:	sub	x2, x29, #0x4
  80:	mov	x0, x19
  84:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE22_M_add_collate_elementERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE>
  88:	ldp	x20, x19, [sp, #32]
  8c:	ldp	x29, x30, [sp, #16]
  90:	add	sp, sp, #0x30
  94:	ret
  98:	bl	0 <abort>

Disassembly of section .text._ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE:

0000000000000000 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #64]
   8:	stp	x20, x19, [sp, #80]
   c:	add	x29, sp, #0x40
  10:	ldp	x9, x8, [x1]
  14:	mov	x19, x0
  18:	ldr	x0, [x0, #112]
  1c:	add	x2, x9, x8
  20:	add	x8, sp, #0x20
  24:	mov	x1, x9
  28:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE>
  2c:	ldr	x8, [sp, #40]
  30:	cbz	x8, 120 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x120>
  34:	ldr	x1, [sp, #32]
  38:	ldr	x0, [x19, #112]
  3c:	mov	x20, sp
  40:	add	x2, x1, x8
  44:	mov	x8, sp
  48:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE>
  4c:	ldr	x1, [sp]
  50:	add	x20, x20, #0x10
  54:	cmp	x1, x20
  58:	b.eq	90 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x90>  // b.none
  5c:	ldr	x10, [sp, #32]
  60:	add	x8, sp, #0x20
  64:	ldr	x9, [sp, #48]
  68:	ldur	q0, [sp, #8]
  6c:	add	x8, x8, #0x10
  70:	cmp	x10, x8
  74:	csel	x8, xzr, x10, eq  // eq = none
  78:	str	x1, [sp, #32]
  7c:	stur	q0, [sp, #40]
  80:	cbz	x8, b0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0xb0>
  84:	str	x8, [sp]
  88:	str	x9, [sp, #16]
  8c:	b	d4 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0xd4>
  90:	ldr	x2, [sp, #8]
  94:	cbz	x2, c0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0xc0>
  98:	ldr	x0, [sp, #32]
  9c:	cmp	x2, #0x1
  a0:	b.ne	bc <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0xbc>  // b.any
  a4:	ldrb	w8, [x1]
  a8:	strb	w8, [x0]
  ac:	b	c0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0xc0>
  b0:	mov	x8, x20
  b4:	str	x20, [sp]
  b8:	b	d4 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0xd4>
  bc:	bl	0 <memcpy>
  c0:	ldr	x8, [sp, #8]
  c4:	ldr	x9, [sp, #32]
  c8:	str	x8, [sp, #40]
  cc:	strb	wzr, [x9, x8]
  d0:	ldr	x8, [sp]
  d4:	str	xzr, [sp, #8]
  d8:	strb	wzr, [x8]
  dc:	ldr	x0, [sp]
  e0:	cmp	x0, x20
  e4:	b.eq	ec <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0xec>  // b.none
  e8:	bl	0 <_ZdlPv>
  ec:	add	x0, x19, #0x18
  f0:	add	x1, sp, #0x20
  f4:	add	x19, sp, #0x20
  f8:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE>
  fc:	ldr	x0, [sp, #32]
 100:	add	x8, x19, #0x10
 104:	cmp	x0, x8
 108:	b.eq	110 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE24_M_add_equivalence_classERKNS1_12basic_stringIcSt11char_traitsIcESaIcEEE+0x110>  // b.none
 10c:	bl	0 <_ZdlPv>
 110:	ldp	x20, x19, [sp, #80]
 114:	ldp	x29, x30, [sp, #64]
 118:	add	sp, sp, #0x60
 11c:	ret
 120:	bl	0 <abort>

Disassembly of section .text._ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE13_M_make_rangeEcc:

0000000000000000 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE13_M_make_rangeEcc>:
   0:	sub	sp, sp, #0xc0
   4:	stp	x29, x30, [sp, #128]
   8:	str	x23, [sp, #144]
   c:	stp	x22, x21, [sp, #160]
  10:	stp	x20, x19, [sp, #176]
  14:	add	x29, sp, #0x80
  18:	and	w8, w1, #0xff
  1c:	cmp	w8, w2, uxtb
  20:	b.hi	140 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE13_M_make_rangeEcc+0x140>  // b.pmore
  24:	add	x21, x0, #0x68
  28:	add	x19, x0, #0x30
  2c:	add	x8, sp, #0x20
  30:	mov	x0, x21
  34:	mov	w20, w2
  38:	add	x22, sp, #0x20
  3c:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE13_M_make_rangeEcc>
  40:	mov	x8, sp
  44:	mov	x0, x21
  48:	mov	w1, w20
  4c:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE13_M_make_rangeEcc>
  50:	ldr	x8, [sp, #32]
  54:	add	x9, sp, #0x40
  58:	add	x20, x22, #0x10
  5c:	add	x21, x9, #0x10
  60:	cmp	x8, x20
  64:	str	x21, [sp, #64]
  68:	b.eq	7c <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE13_M_make_rangeEcc+0x7c>  // b.none
  6c:	ldr	x9, [sp, #48]
  70:	str	x8, [sp, #64]
  74:	str	x9, [sp, #80]
  78:	b	84 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE13_M_make_rangeEcc+0x84>
  7c:	ldr	q0, [x8]
  80:	str	q0, [x21]
  84:	ldr	x8, [sp]
  88:	ldr	x9, [sp, #40]
  8c:	mov	x11, sp
  90:	add	x10, sp, #0x40
  94:	add	x22, x11, #0x10
  98:	add	x23, x10, #0x30
  9c:	cmp	x8, x22
  a0:	stp	x20, xzr, [sp, #32]
  a4:	strb	wzr, [sp, #48]
  a8:	str	x9, [sp, #72]
  ac:	str	x23, [sp, #96]
  b0:	b.eq	c4 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE13_M_make_rangeEcc+0xc4>  // b.none
  b4:	ldr	x9, [sp, #16]
  b8:	str	x8, [sp, #96]
  bc:	str	x9, [sp, #112]
  c0:	b	cc <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE13_M_make_rangeEcc+0xcc>
  c4:	ldr	q0, [x8]
  c8:	str	q0, [x23]
  cc:	ldr	x8, [sp, #8]
  d0:	add	x1, sp, #0x40
  d4:	mov	x0, x19
  d8:	stp	x22, xzr, [sp]
  dc:	str	x8, [sp, #104]
  e0:	strb	wzr, [sp, #16]
  e4:	bl	0 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE13_M_make_rangeEcc>
  e8:	ldr	x0, [sp, #96]
  ec:	cmp	x0, x23
  f0:	b.eq	f8 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE13_M_make_rangeEcc+0xf8>  // b.none
  f4:	bl	0 <_ZdlPv>
  f8:	ldr	x0, [sp, #64]
  fc:	cmp	x0, x21
 100:	b.eq	108 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE13_M_make_rangeEcc+0x108>  // b.none
 104:	bl	0 <_ZdlPv>
 108:	ldr	x0, [sp]
 10c:	cmp	x0, x22
 110:	b.eq	118 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE13_M_make_rangeEcc+0x118>  // b.none
 114:	bl	0 <_ZdlPv>
 118:	ldr	x0, [sp, #32]
 11c:	cmp	x0, x20
 120:	b.eq	128 <_ZNSt8__detail15_BracketMatcherINSt7__cxx1112regex_traitsIcEELb1ELb1EE13_M_make_rangeEcc+0x128>  // b.none
 124:	bl	0 <_ZdlPv>
 128:	ldp	x20, x19, [sp, #176]
 12c:	ldp	x22, x21, [sp, #160]
 130:	ldr	x23, [sp, #144]
 134:	ldp	x29, x30, [sp, #128]
 138:	add	sp, sp, #0xc0
 13c:	ret
 140:	bl	0 <abort>

Disassembly of section .text._ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE16_M_insert_repeatEllb:

0000000000000000 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE16_M_insert_repeatEllb>:
   0:	sub	sp, sp, #0x80
   4:	stp	x29, x30, [sp, #96]
   8:	str	x19, [sp, #112]
   c:	add	x29, sp, #0x60
  10:	and	w8, w3, #0x1
  14:	mov	w9, #0x2                   	// #2
  18:	stp	x1, x2, [sp, #56]
  1c:	str	w9, [sp, #48]
  20:	strb	w8, [sp, #72]
  24:	ldr	q1, [sp, #48]
  28:	ldp	q2, q0, [sp, #64]
  2c:	mov	x1, sp
  30:	str	q1, [sp]
  34:	stp	q2, q0, [sp, #16]
  38:	bl	0 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE16_M_insert_repeatEllb>
  3c:	ldr	w8, [sp]
  40:	mov	x19, x0
  44:	cmp	w8, #0xb
  48:	b.ne	90 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE16_M_insert_repeatEllb+0x90>  // b.any
  4c:	ldr	x8, [sp, #32]
  50:	cbz	x8, 90 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE16_M_insert_repeatEllb+0x90>
  54:	mov	x9, sp
  58:	add	x0, x9, #0x10
  5c:	mov	w2, #0x3                   	// #3
  60:	mov	x1, x0
  64:	blr	x8
  68:	ldr	w8, [sp, #48]
  6c:	cmp	w8, #0xb
  70:	b.ne	90 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE16_M_insert_repeatEllb+0x90>  // b.any
  74:	ldr	x8, [sp, #80]
  78:	cbz	x8, 90 <_ZNSt8__detail4_NFAINSt7__cxx1112regex_traitsIcEEE16_M_insert_repeatEllb+0x90>
  7c:	add	x9, sp, #0x30
  80:	add	x0, x9, #0x10
  84:	mov	w2, #0x3                   	// #3
  88:	mov	x1, x0
  8c:	blr	x8
  90:	mov	x0, x19
  94:	ldr	x19, [sp, #112]
  98:	ldp	x29, x30, [sp, #96]
  9c:	add	sp, sp, #0x80
  a0:	ret

Disassembly of section .text._ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv:

0000000000000000 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv>:
   0:	sub	sp, sp, #0x180
   4:	stp	x29, x30, [sp, #288]
   8:	stp	x28, x27, [sp, #304]
   c:	stp	x26, x25, [sp, #320]
  10:	stp	x24, x23, [sp, #336]
  14:	stp	x22, x21, [sp, #352]
  18:	stp	x20, x19, [sp, #368]
  1c:	add	x29, sp, #0x120
  20:	mov	x19, x8
  24:	sub	x8, x29, #0x50
  28:	mov	x20, x0
  2c:	movi	v0.2d, #0x0
  30:	add	x26, x8, #0x8
  34:	add	x0, sp, #0x80
  38:	mov	x1, xzr
  3c:	stur	wzr, [x29, #-72]
  40:	stp	q0, q0, [sp, #176]
  44:	stp	q0, q0, [sp, #144]
  48:	stp	xzr, x26, [x29, #-64]
  4c:	stp	x26, xzr, [x29, #-48]
  50:	str	q0, [sp, #128]
  54:	bl	0 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv>
  58:	ldr	x8, [sp, #192]
  5c:	ldr	x0, [sp, #176]
  60:	add	x1, x20, #0x8
  64:	str	x1, [sp, #8]
  68:	sub	x8, x8, #0x8
  6c:	cmp	x0, x8
  70:	b.eq	84 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x84>  // b.none
  74:	ldr	x8, [x1]
  78:	str	x8, [x0], #8
  7c:	str	x0, [sp, #176]
  80:	b	90 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x90>
  84:	add	x0, sp, #0x80
  88:	bl	0 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv>
  8c:	ldr	x0, [sp, #176]
  90:	ldr	x8, [sp, #144]
  94:	cmp	x0, x8
  98:	b.eq	344 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x344>  // b.none
  9c:	add	x8, sp, #0x40
  a0:	add	x9, sp, #0x10
  a4:	mov	w27, #0x30                  	// #48
  a8:	mov	w28, #0x1                   	// #1
  ac:	add	x22, x8, #0x10
  b0:	add	x23, x9, #0x10
  b4:	add	x24, x8, #0x8
  b8:	mov	w21, #0x86                  	// #134
  bc:	ldr	x8, [sp, #184]
  c0:	cmp	x0, x8
  c4:	b.eq	d4 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0xd4>  // b.none
  c8:	ldr	x8, [x0, #-8]!
  cc:	str	x8, [sp, #120]
  d0:	b	108 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x108>
  d4:	ldr	x8, [sp, #200]
  d8:	ldur	x8, [x8, #-8]
  dc:	ldr	x8, [x8, #504]
  e0:	str	x8, [sp, #120]
  e4:	bl	0 <_ZdlPv>
  e8:	ldr	x8, [sp, #200]
  ec:	sub	x9, x8, #0x8
  f0:	str	x9, [sp, #200]
  f4:	ldur	x9, [x8, #-8]
  f8:	ldr	x8, [sp, #120]
  fc:	add	x10, x9, #0x200
 100:	add	x0, x9, #0x1f8
 104:	stp	x9, x10, [sp, #184]
 108:	str	x0, [sp, #176]
 10c:	ldr	x0, [x20]
 110:	ldr	x9, [x0, #56]
 114:	madd	x10, x8, x27, x9
 118:	ldp	q1, q0, [x10, #16]
 11c:	ldr	q2, [x10]
 120:	stp	q1, q0, [sp, #80]
 124:	str	q2, [sp, #64]
 128:	ldr	w10, [x10]
 12c:	cmp	w10, #0xb
 130:	b.ne	164 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x164>  // b.any
 134:	str	xzr, [sp, #96]
 138:	madd	x25, x8, x27, x9
 13c:	ldr	x10, [x25, #32]!
 140:	cbz	x10, 164 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x164>
 144:	madd	x8, x8, x27, x9
 148:	add	x1, x8, #0x10
 14c:	mov	w2, #0x2                   	// #2
 150:	mov	x0, x22
 154:	blr	x10
 158:	ldr	q0, [x25]
 15c:	str	q0, [sp, #96]
 160:	ldr	x0, [x20]
 164:	ldr	w8, [sp, #64]
 168:	ldp	q1, q0, [sp, #64]
 16c:	ldr	q2, [sp, #96]
 170:	cmp	w8, #0xb
 174:	stp	q1, q0, [sp, #16]
 178:	str	q2, [sp, #48]
 17c:	b.ne	1a8 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x1a8>  // b.any
 180:	ldr	q0, [x22]
 184:	ldr	q1, [x23]
 188:	stur	q0, [x29, #-32]
 18c:	ldur	q0, [x29, #-32]
 190:	str	q1, [x22]
 194:	str	q0, [x23]
 198:	ldr	x8, [sp, #56]
 19c:	ldr	q0, [sp, #96]
 1a0:	stp	xzr, x8, [sp, #96]
 1a4:	str	q0, [sp, #48]
 1a8:	add	x1, sp, #0x10
 1ac:	bl	0 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv>
 1b0:	ldr	w8, [sp, #16]
 1b4:	mov	x25, x0
 1b8:	cmp	w8, #0xb
 1bc:	b.ne	1d8 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x1d8>  // b.any
 1c0:	ldr	x8, [sp, #48]
 1c4:	cbz	x8, 1d8 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x1d8>
 1c8:	mov	w2, #0x3                   	// #3
 1cc:	mov	x0, x23
 1d0:	mov	x1, x23
 1d4:	blr	x8
 1d8:	sub	x0, x29, #0x50
 1dc:	add	x1, sp, #0x78
 1e0:	bl	0 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv>
 1e4:	str	x25, [x0]
 1e8:	ldr	w8, [sp, #64]
 1ec:	cmp	w8, #0x7
 1f0:	b.hi	280 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x280>  // b.pmore
 1f4:	lsl	w8, w28, w8
 1f8:	tst	w8, w21
 1fc:	b.eq	280 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x280>  // b.none
 200:	ldr	x8, [sp, #80]
 204:	cmn	x8, #0x1
 208:	b.eq	280 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x280>  // b.none
 20c:	ldur	x10, [x29, #-64]
 210:	cbz	x10, 254 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x254>
 214:	mov	x9, x26
 218:	ldr	x11, [x10, #32]
 21c:	add	x12, x10, #0x18
 220:	add	x13, x10, #0x10
 224:	cmp	x11, x8
 228:	csel	x9, x9, x10, lt  // lt = tstop
 22c:	csel	x10, x12, x13, lt  // lt = tstop
 230:	ldr	x10, [x10]
 234:	cbnz	x10, 218 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x218>
 238:	cmp	x9, x26
 23c:	b.eq	254 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x254>  // b.none
 240:	ldr	x10, [x9, #32]
 244:	cmp	x8, x10
 248:	csel	x9, x26, x9, lt  // lt = tstop
 24c:	cmp	x9, x26
 250:	b.ne	280 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x280>  // b.any
 254:	ldr	x10, [sp, #192]
 258:	ldr	x9, [sp, #176]
 25c:	sub	x10, x10, #0x8
 260:	cmp	x9, x10
 264:	b.eq	274 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x274>  // b.none
 268:	str	x8, [x9], #8
 26c:	str	x9, [sp, #176]
 270:	b	280 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x280>
 274:	add	x0, sp, #0x80
 278:	mov	x1, x22
 27c:	bl	0 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv>
 280:	ldr	x8, [sp, #120]
 284:	ldr	x9, [x20, #16]
 288:	cmp	x8, x9
 28c:	b.eq	310 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x310>  // b.none
 290:	ldr	x8, [sp, #72]
 294:	cmn	x8, #0x1
 298:	b.eq	310 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x310>  // b.none
 29c:	ldur	x10, [x29, #-64]
 2a0:	cbz	x10, 2e4 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x2e4>
 2a4:	mov	x9, x26
 2a8:	ldr	x11, [x10, #32]
 2ac:	add	x12, x10, #0x18
 2b0:	add	x13, x10, #0x10
 2b4:	cmp	x11, x8
 2b8:	csel	x9, x9, x10, lt  // lt = tstop
 2bc:	csel	x10, x12, x13, lt  // lt = tstop
 2c0:	ldr	x10, [x10]
 2c4:	cbnz	x10, 2a8 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x2a8>
 2c8:	cmp	x9, x26
 2cc:	b.eq	2e4 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x2e4>  // b.none
 2d0:	ldr	x10, [x9, #32]
 2d4:	cmp	x8, x10
 2d8:	csel	x9, x26, x9, lt  // lt = tstop
 2dc:	cmp	x9, x26
 2e0:	b.ne	310 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x310>  // b.any
 2e4:	ldr	x10, [sp, #192]
 2e8:	ldr	x9, [sp, #176]
 2ec:	sub	x10, x10, #0x8
 2f0:	cmp	x9, x10
 2f4:	b.eq	304 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x304>  // b.none
 2f8:	str	x8, [x9], #8
 2fc:	str	x9, [sp, #176]
 300:	b	310 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x310>
 304:	add	x0, sp, #0x80
 308:	mov	x1, x24
 30c:	bl	0 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv>
 310:	ldr	w8, [sp, #64]
 314:	cmp	w8, #0xb
 318:	b.ne	334 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x334>  // b.any
 31c:	ldr	x8, [sp, #96]
 320:	cbz	x8, 334 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x334>
 324:	mov	w2, #0x3                   	// #3
 328:	mov	x0, x22
 32c:	mov	x1, x22
 330:	blr	x8
 334:	ldr	x0, [sp, #176]
 338:	ldr	x8, [sp, #144]
 33c:	cmp	x0, x8
 340:	b.ne	bc <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0xbc>  // b.any
 344:	ldur	x0, [x29, #-56]
 348:	cmp	x0, x26
 34c:	b.eq	450 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x450>  // b.none
 350:	mov	w21, #0x30                  	// #48
 354:	mov	w22, #0x1                   	// #1
 358:	mov	w23, #0x86                  	// #134
 35c:	ldr	x9, [x20]
 360:	ldr	x8, [x0, #40]
 364:	ldr	x9, [x9, #56]
 368:	madd	x10, x8, x21, x9
 36c:	ldr	x11, [x10, #8]!
 370:	cmn	x11, #0x1
 374:	b.eq	3c8 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x3c8>  // b.none
 378:	ldur	x13, [x29, #-64]
 37c:	mov	x14, x26
 380:	cbz	x13, 3c0 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x3c0>
 384:	mov	x12, x26
 388:	ldr	x14, [x13, #32]
 38c:	add	x15, x13, #0x18
 390:	add	x16, x13, #0x10
 394:	cmp	x14, x11
 398:	csel	x12, x12, x13, lt  // lt = tstop
 39c:	csel	x13, x15, x16, lt  // lt = tstop
 3a0:	ldr	x13, [x13]
 3a4:	cbnz	x13, 388 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x388>
 3a8:	cmp	x12, x26
 3ac:	mov	x14, x26
 3b0:	b.eq	3c0 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x3c0>  // b.none
 3b4:	ldr	x13, [x12, #32]
 3b8:	cmp	x11, x13
 3bc:	csel	x14, x26, x12, lt  // lt = tstop
 3c0:	ldr	x11, [x14, #40]
 3c4:	str	x11, [x10]
 3c8:	mul	x10, x8, x21
 3cc:	ldr	w10, [x9, x10]
 3d0:	cmp	w10, #0x7
 3d4:	b.hi	444 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x444>  // b.pmore
 3d8:	lsl	w10, w22, w10
 3dc:	tst	w10, w23
 3e0:	b.eq	444 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x444>  // b.none
 3e4:	madd	x8, x8, x21, x9
 3e8:	ldr	x9, [x8, #16]!
 3ec:	cmn	x9, #0x1
 3f0:	b.eq	444 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x444>  // b.none
 3f4:	ldur	x11, [x29, #-64]
 3f8:	mov	x12, x26
 3fc:	cbz	x11, 43c <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x43c>
 400:	mov	x10, x26
 404:	ldr	x12, [x11, #32]
 408:	add	x13, x11, #0x18
 40c:	add	x14, x11, #0x10
 410:	cmp	x12, x9
 414:	csel	x10, x10, x11, lt  // lt = tstop
 418:	csel	x11, x13, x14, lt  // lt = tstop
 41c:	ldr	x11, [x11]
 420:	cbnz	x11, 404 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x404>
 424:	cmp	x10, x26
 428:	mov	x12, x26
 42c:	b.eq	43c <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x43c>  // b.none
 430:	ldr	x11, [x10, #32]
 434:	cmp	x9, x11
 438:	csel	x12, x26, x10, lt  // lt = tstop
 43c:	ldr	x9, [x12, #40]
 440:	str	x9, [x8]
 444:	bl	0 <_ZSt18_Rb_tree_incrementPSt18_Rb_tree_node_base>
 448:	cmp	x0, x26
 44c:	b.ne	35c <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv+0x35c>  // b.any
 450:	ldr	x21, [x20], #16
 454:	ldr	x1, [sp, #8]
 458:	sub	x0, x29, #0x50
 45c:	bl	0 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv>
 460:	ldr	x22, [x0]
 464:	sub	x0, x29, #0x50
 468:	mov	x1, x20
 46c:	bl	0 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv>
 470:	ldr	x8, [x0]
 474:	add	x0, sp, #0x80
 478:	stp	x21, x22, [x19]
 47c:	str	x8, [x19, #16]
 480:	bl	0 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv>
 484:	ldur	x1, [x29, #-64]
 488:	sub	x0, x29, #0x50
 48c:	bl	0 <_ZNSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEE8_M_cloneEv>
 490:	ldp	x20, x19, [sp, #368]
 494:	ldp	x22, x21, [sp, #352]
 498:	ldp	x24, x23, [sp, #336]
 49c:	ldp	x26, x25, [sp, #320]
 4a0:	ldp	x28, x27, [sp, #304]
 4a4:	ldp	x29, x30, [sp, #288]
 4a8:	add	sp, sp, #0x180
 4ac:	ret

Disassembly of section .text._ZNSt3mapIllSt4lessIlESaISt4pairIKllEEEixERS3_:

0000000000000000 <_ZNSt3mapIllSt4lessIlESaISt4pairIKllEEEixERS3_>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	ldr	x10, [x0, #16]
  10:	add	x9, x0, #0x8
  14:	cbz	x10, 5c <_ZNSt3mapIllSt4lessIlESaISt4pairIKllEEEixERS3_+0x5c>
  18:	ldr	x11, [x1]
  1c:	mov	x8, x9
  20:	ldr	x12, [x10, #32]
  24:	add	x13, x10, #0x18
  28:	add	x14, x10, #0x10
  2c:	cmp	x12, x11
  30:	csel	x8, x8, x10, lt  // lt = tstop
  34:	csel	x10, x13, x14, lt  // lt = tstop
  38:	ldr	x10, [x10]
  3c:	cbnz	x10, 20 <_ZNSt3mapIllSt4lessIlESaISt4pairIKllEEEixERS3_+0x20>
  40:	cmp	x8, x9
  44:	b.eq	60 <_ZNSt3mapIllSt4lessIlESaISt4pairIKllEEEixERS3_+0x60>  // b.none
  48:	ldr	x9, [x1]
  4c:	ldr	x10, [x8, #32]
  50:	cmp	x9, x10
  54:	b.lt	60 <_ZNSt3mapIllSt4lessIlESaISt4pairIKllEEEixERS3_+0x60>  // b.tstop
  58:	b	80 <_ZNSt3mapIllSt4lessIlESaISt4pairIKllEEEixERS3_+0x80>
  5c:	mov	x8, x9
  60:	adrp	x2, 0 <_ZNSt3mapIllSt4lessIlESaISt4pairIKllEEEixERS3_>
  64:	str	x1, [sp, #8]
  68:	add	x2, x2, #0x0
  6c:	add	x3, sp, #0x8
  70:	mov	x4, sp
  74:	mov	x1, x8
  78:	bl	0 <_ZNSt3mapIllSt4lessIlESaISt4pairIKllEEEixERS3_>
  7c:	mov	x8, x0
  80:	ldp	x29, x30, [sp, #16]
  84:	add	x0, x8, #0x28
  88:	add	sp, sp, #0x20
  8c:	ret

Disassembly of section .text._ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE22_M_emplace_hint_uniqueIJRKSt21piecewise_construct_tSt5tupleIJRS1_EESD_IJEEEEESt17_Rb_tree_iteratorIS2_ESt23_Rb_tree_const_iteratorIS2_EDpOT_:

0000000000000000 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE22_M_emplace_hint_uniqueIJRKSt21piecewise_construct_tSt5tupleIJRS1_EESD_IJEEEEESt17_Rb_tree_iteratorIS2_ESt23_Rb_tree_const_iteratorIS2_EDpOT_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x19, x0
  14:	mov	w0, #0x30                  	// #48
  18:	mov	x20, x3
  1c:	mov	x21, x1
  20:	bl	0 <_Znwm>
  24:	ldr	x8, [x20]
  28:	mov	x2, x0
  2c:	mov	x20, x0
  30:	mov	x1, x21
  34:	ldr	x8, [x8]
  38:	str	x8, [x2, #32]!
  3c:	str	xzr, [x0, #40]
  40:	mov	x0, x19
  44:	bl	0 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE22_M_emplace_hint_uniqueIJRKSt21piecewise_construct_tSt5tupleIJRS1_EESD_IJEEEEESt17_Rb_tree_iteratorIS2_ESt23_Rb_tree_const_iteratorIS2_EDpOT_>
  48:	mov	x21, x0
  4c:	cbz	x1, 70 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE22_M_emplace_hint_uniqueIJRKSt21piecewise_construct_tSt5tupleIJRS1_EESD_IJEEEEESt17_Rb_tree_iteratorIS2_ESt23_Rb_tree_const_iteratorIS2_EDpOT_+0x70>
  50:	mov	x2, x1
  54:	mov	x0, x19
  58:	mov	x1, x21
  5c:	mov	x3, x20
  60:	ldp	x20, x19, [sp, #32]
  64:	ldr	x21, [sp, #16]
  68:	ldp	x29, x30, [sp], #48
  6c:	b	0 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE22_M_emplace_hint_uniqueIJRKSt21piecewise_construct_tSt5tupleIJRS1_EESD_IJEEEEESt17_Rb_tree_iteratorIS2_ESt23_Rb_tree_const_iteratorIS2_EDpOT_>
  70:	mov	x0, x20
  74:	bl	0 <_ZdlPv>
  78:	mov	x0, x21
  7c:	ldp	x20, x19, [sp, #32]
  80:	ldr	x21, [sp, #16]
  84:	ldp	x29, x30, [sp], #48
  88:	ret

Disassembly of section .text._ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_:

0000000000000000 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	add	x8, x0, #0x8
  14:	mov	x21, x0
  18:	cmp	x8, x1
  1c:	mov	x20, x2
  20:	b.eq	6c <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_+0x6c>  // b.none
  24:	ldr	x22, [x20]
  28:	ldr	x8, [x1, #32]
  2c:	mov	x19, x1
  30:	cmp	x22, x8
  34:	b.ge	8c <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_+0x8c>  // b.tcont
  38:	ldr	x1, [x21, #24]
  3c:	cmp	x1, x19
  40:	b.eq	f0 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_+0xf0>  // b.none
  44:	mov	x0, x19
  48:	bl	0 <_ZSt18_Rb_tree_decrementPSt18_Rb_tree_node_base>
  4c:	ldr	x8, [x0, #32]
  50:	cmp	x8, x22
  54:	b.ge	cc <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_+0xcc>  // b.tcont
  58:	ldr	x8, [x0, #24]
  5c:	cmp	x8, #0x0
  60:	csel	x8, xzr, x19, eq  // eq = none
  64:	csel	x1, x0, x19, eq  // eq = none
  68:	b	c4 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_+0xc4>
  6c:	ldr	x8, [x21, #40]
  70:	cbz	x8, cc <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_+0xcc>
  74:	ldr	x1, [x21, #32]
  78:	ldr	x9, [x20]
  7c:	ldr	x8, [x1, #32]
  80:	cmp	x8, x9
  84:	b.lt	e0 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_+0xe0>  // b.tstop
  88:	b	cc <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_+0xcc>
  8c:	cmp	x8, x22
  90:	b.ge	e8 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_+0xe8>  // b.tcont
  94:	ldr	x1, [x21, #32]
  98:	cmp	x1, x19
  9c:	b.eq	e0 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_+0xe0>  // b.none
  a0:	mov	x0, x19
  a4:	bl	0 <_ZSt18_Rb_tree_incrementPSt18_Rb_tree_node_base>
  a8:	ldr	x8, [x0, #32]
  ac:	cmp	x22, x8
  b0:	b.ge	cc <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_+0xcc>  // b.tcont
  b4:	ldr	x8, [x19, #24]
  b8:	cmp	x8, #0x0
  bc:	csel	x8, xzr, x0, eq  // eq = none
  c0:	csel	x1, x19, x0, eq  // eq = none
  c4:	mov	x19, x8
  c8:	b	f4 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_+0xf4>
  cc:	mov	x0, x21
  d0:	mov	x1, x20
  d4:	bl	0 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_>
  d8:	mov	x19, x0
  dc:	b	f4 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_+0xf4>
  e0:	mov	x19, xzr
  e4:	b	f4 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_+0xf4>
  e8:	mov	x1, xzr
  ec:	b	f4 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE29_M_get_insert_hint_unique_posESt23_Rb_tree_const_iteratorIS2_ERS1_+0xf4>
  f0:	mov	x19, x1
  f4:	mov	x0, x19
  f8:	ldp	x20, x19, [sp, #32]
  fc:	ldp	x22, x21, [sp, #16]
 100:	ldp	x29, x30, [sp], #48
 104:	ret

Disassembly of section .text._ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE14_M_insert_nodeEPSt18_Rb_tree_node_baseSA_PSt13_Rb_tree_nodeIS2_E:

0000000000000000 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE14_M_insert_nodeEPSt18_Rb_tree_node_baseSA_PSt13_Rb_tree_nodeIS2_E>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	mov	x19, x3
  10:	mov	x20, x0
  14:	cbz	x1, 20 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE14_M_insert_nodeEPSt18_Rb_tree_node_baseSA_PSt13_Rb_tree_nodeIS2_E+0x20>
  18:	mov	w0, #0x1                   	// #1
  1c:	b	3c <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE14_M_insert_nodeEPSt18_Rb_tree_node_baseSA_PSt13_Rb_tree_nodeIS2_E+0x3c>
  20:	add	x8, x20, #0x8
  24:	cmp	x8, x2
  28:	b.eq	18 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE14_M_insert_nodeEPSt18_Rb_tree_node_baseSA_PSt13_Rb_tree_nodeIS2_E+0x18>  // b.none
  2c:	ldr	x8, [x19, #32]
  30:	ldr	x9, [x2, #32]
  34:	cmp	x8, x9
  38:	cset	w0, lt  // lt = tstop
  3c:	add	x3, x20, #0x8
  40:	mov	x1, x19
  44:	bl	0 <_ZSt29_Rb_tree_insert_and_rebalancebPSt18_Rb_tree_node_baseS0_RS_>
  48:	ldr	x8, [x20, #40]
  4c:	mov	x0, x19
  50:	add	x8, x8, #0x1
  54:	str	x8, [x20, #40]
  58:	ldp	x20, x19, [sp, #16]
  5c:	ldp	x29, x30, [sp], #32
  60:	ret

Disassembly of section .text._ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE24_M_get_insert_unique_posERS1_:

0000000000000000 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE24_M_get_insert_unique_posERS1_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldr	x9, [x0, #16]
  10:	mov	x20, x1
  14:	cbz	x9, 4c <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE24_M_get_insert_unique_posERS1_+0x4c>
  18:	ldr	x8, [x20]
  1c:	ldr	x10, [x9, #32]
  20:	mov	x19, x9
  24:	add	x9, x9, #0x10
  28:	add	x11, x19, #0x18
  2c:	cmp	x8, x10
  30:	csel	x9, x9, x11, lt  // lt = tstop
  34:	ldr	x9, [x9]
  38:	cbnz	x9, 1c <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE24_M_get_insert_unique_posERS1_+0x1c>
  3c:	cmp	x8, x10
  40:	mov	x8, x19
  44:	b.lt	50 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE24_M_get_insert_unique_posERS1_+0x50>  // b.tstop
  48:	b	68 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE24_M_get_insert_unique_posERS1_+0x68>
  4c:	add	x19, x0, #0x8
  50:	ldr	x8, [x0, #24]
  54:	cmp	x8, x19
  58:	b.eq	80 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE24_M_get_insert_unique_posERS1_+0x80>  // b.none
  5c:	mov	x0, x19
  60:	bl	0 <_ZSt18_Rb_tree_decrementPSt18_Rb_tree_node_base>
  64:	mov	x8, x0
  68:	ldr	x9, [x8, #32]
  6c:	ldr	x10, [x20]
  70:	cmp	x9, x10
  74:	csel	x0, xzr, x8, lt  // lt = tstop
  78:	csel	x19, x19, xzr, lt  // lt = tstop
  7c:	b	84 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE24_M_get_insert_unique_posERS1_+0x84>
  80:	mov	x0, xzr
  84:	mov	x1, x19
  88:	ldp	x20, x19, [sp, #16]
  8c:	ldp	x29, x30, [sp], #32
  90:	ret

Disassembly of section .text._ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE8_M_eraseEPSt13_Rb_tree_nodeIS2_E:

0000000000000000 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE8_M_eraseEPSt13_Rb_tree_nodeIS2_E>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	cbz	x1, 3c <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE8_M_eraseEPSt13_Rb_tree_nodeIS2_E+0x3c>
  14:	mov	x20, x1
  18:	mov	x19, x0
  1c:	ldr	x1, [x20, #24]
  20:	mov	x0, x19
  24:	bl	0 <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE8_M_eraseEPSt13_Rb_tree_nodeIS2_E>
  28:	ldr	x21, [x20, #16]
  2c:	mov	x0, x20
  30:	bl	0 <_ZdlPv>
  34:	mov	x20, x21
  38:	cbnz	x21, 1c <_ZNSt8_Rb_treeIlSt4pairIKllESt10_Select1stIS2_ESt4lessIlESaIS2_EE8_M_eraseEPSt13_Rb_tree_nodeIS2_E+0x1c>
  3c:	ldp	x20, x19, [sp, #32]
  40:	ldr	x21, [sp, #16]
  44:	ldp	x29, x30, [sp], #48
  48:	ret

Disassembly of section .text._ZNSt11_Deque_baseIlSaIlEE17_M_initialize_mapEm:

0000000000000000 <_ZNSt11_Deque_baseIlSaIlEE17_M_initialize_mapEm>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	str	x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	lsr	x8, x1, #6
  18:	mov	w9, #0x5                   	// #5
  1c:	cmp	x8, #0x5
  20:	add	x21, x8, #0x1
  24:	csel	x8, x8, x9, hi  // hi = pmore
  28:	add	x8, x8, #0x3
  2c:	mov	x19, x0
  30:	str	x8, [x0, #8]
  34:	lsl	x0, x8, #3
  38:	mov	x20, x1
  3c:	bl	0 <_Znwm>
  40:	ldr	x8, [x19, #8]
  44:	str	x0, [x19]
  48:	sub	x8, x8, x21
  4c:	lsl	x8, x8, #2
  50:	and	x8, x8, #0xfffffffffffffff8
  54:	add	x22, x0, x8
  58:	add	x21, x22, x21, lsl #3
  5c:	mov	x23, x22
  60:	mov	w0, #0x200                 	// #512
  64:	bl	0 <_Znwm>
  68:	str	x0, [x23], #8
  6c:	cmp	x23, x21
  70:	b.cc	60 <_ZNSt11_Deque_baseIlSaIlEE17_M_initialize_mapEm+0x60>  // b.lo, b.ul, b.last
  74:	ldr	x8, [x22]
  78:	sub	x9, x21, #0x8
  7c:	str	x9, [x19, #72]
  80:	and	x10, x20, #0x3f
  84:	add	x9, x8, #0x200
  88:	stp	x8, x8, [x19, #16]
  8c:	stp	x9, x22, [x19, #32]
  90:	ldur	x9, [x21, #-8]
  94:	add	x8, x9, #0x200
  98:	add	x10, x9, x10, lsl #3
  9c:	stp	x9, x8, [x19, #56]
  a0:	str	x10, [x19, #48]
  a4:	ldp	x20, x19, [sp, #48]
  a8:	ldp	x22, x21, [sp, #32]
  ac:	ldr	x23, [sp, #16]
  b0:	ldp	x29, x30, [sp], #64
  b4:	ret

Disassembly of section .text._ZNSt5dequeIlSaIlEE16_M_push_back_auxIJRKlEEEvDpOT_:

0000000000000000 <_ZNSt5dequeIlSaIlEE16_M_push_back_auxIJRKlEEEvDpOT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldp	x12, x11, [x0, #32]
  10:	ldr	x8, [x0, #72]
  14:	ldp	x9, x10, [x0, #48]
  18:	ldr	x13, [x0, #16]
  1c:	sub	x11, x8, x11
  20:	sub	x9, x9, x10
  24:	lsl	x11, x11, #3
  28:	sub	x10, x12, x13
  2c:	add	x9, x11, x9, asr #3
  30:	add	x9, x9, x10, asr #3
  34:	mov	x10, #0x3f                  	// #63
  38:	movk	x10, #0x1000, lsl #48
  3c:	cmp	x9, x10
  40:	b.eq	b4 <_ZNSt5dequeIlSaIlEE16_M_push_back_auxIJRKlEEEvDpOT_+0xb4>  // b.none
  44:	ldp	x9, x10, [x0]
  48:	mov	x19, x0
  4c:	mov	x20, x1
  50:	sub	x8, x8, x9
  54:	sub	x8, x10, x8, asr #3
  58:	cmp	x8, #0x1
  5c:	b.hi	70 <_ZNSt5dequeIlSaIlEE16_M_push_back_auxIJRKlEEEvDpOT_+0x70>  // b.pmore
  60:	mov	w1, #0x1                   	// #1
  64:	mov	x0, x19
  68:	mov	w2, wzr
  6c:	bl	0 <_ZNSt5dequeIlSaIlEE16_M_push_back_auxIJRKlEEEvDpOT_>
  70:	mov	w0, #0x200                 	// #512
  74:	bl	0 <_Znwm>
  78:	ldr	x8, [x19, #72]
  7c:	str	x0, [x8, #8]
  80:	ldr	x8, [x19, #48]
  84:	ldr	x9, [x20]
  88:	str	x9, [x8]
  8c:	ldr	x8, [x19, #72]
  90:	add	x9, x8, #0x8
  94:	str	x9, [x19, #72]
  98:	ldr	x8, [x8, #8]
  9c:	add	x9, x8, #0x200
  a0:	stp	x8, x9, [x19, #56]
  a4:	str	x8, [x19, #48]
  a8:	ldp	x20, x19, [sp, #16]
  ac:	ldp	x29, x30, [sp], #32
  b0:	ret
  b4:	adrp	x0, 0 <_ZNSt5dequeIlSaIlEE16_M_push_back_auxIJRKlEEEvDpOT_>
  b8:	add	x0, x0, #0x0
  bc:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZNSt5dequeIlSaIlEE17_M_reallocate_mapEmb:

0000000000000000 <_ZNSt5dequeIlSaIlEE17_M_reallocate_mapEmb>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	str	x25, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	mov	x29, sp
  18:	mov	x20, x1
  1c:	ldr	x8, [x0, #72]
  20:	ldr	x1, [x0, #40]
  24:	ldr	x10, [x0, #8]
  28:	mov	x19, x0
  2c:	mov	w22, w2
  30:	sub	x9, x8, x1
  34:	asr	x23, x9, #3
  38:	add	x8, x23, #0x1
  3c:	add	x25, x8, x20
  40:	cmp	x10, x25, lsl #1
  44:	b.ls	80 <_ZNSt5dequeIlSaIlEE17_M_reallocate_mapEmb+0x80>  // b.plast
  48:	ldr	x11, [x19]
  4c:	sub	x10, x10, x25
  50:	lsl	x10, x10, #2
  54:	tst	w22, #0x1
  58:	and	x10, x10, #0xfffffffffffffff8
  5c:	add	x10, x11, x10
  60:	csel	x11, x20, xzr, ne  // ne = any
  64:	add	x20, x10, x11, lsl #3
  68:	cmp	x20, x1
  6c:	add	x2, x9, #0x8
  70:	b.cs	ec <_ZNSt5dequeIlSaIlEE17_M_reallocate_mapEmb+0xec>  // b.hs, b.nlast
  74:	cbz	x2, fc <_ZNSt5dequeIlSaIlEE17_M_reallocate_mapEmb+0xfc>
  78:	mov	x0, x20
  7c:	b	f8 <_ZNSt5dequeIlSaIlEE17_M_reallocate_mapEmb+0xf8>
  80:	cmp	x10, x20
  84:	csel	x8, x20, x10, cc  // cc = lo, ul, last
  88:	add	x8, x10, x8
  8c:	add	x24, x8, #0x2
  90:	lsr	x8, x24, #60
  94:	cbnz	x8, 138 <_ZNSt5dequeIlSaIlEE17_M_reallocate_mapEmb+0x138>
  98:	lsl	x0, x24, #3
  9c:	bl	0 <_Znwm>
  a0:	ldr	x1, [x19, #40]
  a4:	ldr	x9, [x19, #72]
  a8:	sub	x8, x24, x25
  ac:	lsl	x8, x8, #2
  b0:	tst	w22, #0x1
  b4:	and	x8, x8, #0xfffffffffffffff8
  b8:	add	x8, x0, x8
  bc:	csel	x10, x20, xzr, ne  // ne = any
  c0:	sub	x9, x9, x1
  c4:	mov	x21, x0
  c8:	adds	x2, x9, #0x8
  cc:	add	x20, x8, x10, lsl #3
  d0:	b.eq	dc <_ZNSt5dequeIlSaIlEE17_M_reallocate_mapEmb+0xdc>  // b.none
  d4:	mov	x0, x20
  d8:	bl	0 <memmove>
  dc:	ldr	x0, [x19]
  e0:	bl	0 <_ZdlPv>
  e4:	stp	x21, x24, [x19]
  e8:	b	fc <_ZNSt5dequeIlSaIlEE17_M_reallocate_mapEmb+0xfc>
  ec:	cbz	x2, fc <_ZNSt5dequeIlSaIlEE17_M_reallocate_mapEmb+0xfc>
  f0:	add	x8, x20, x8, lsl #3
  f4:	sub	x0, x8, x2
  f8:	bl	0 <memmove>
  fc:	str	x20, [x19, #40]
 100:	ldr	x8, [x20]
 104:	add	x9, x20, x23, lsl #3
 108:	str	x9, [x19, #72]
 10c:	add	x9, x8, #0x200
 110:	stp	x8, x9, [x19, #24]
 114:	ldr	x8, [x20, x23, lsl #3]
 118:	add	x9, x8, #0x200
 11c:	stp	x8, x9, [x19, #56]
 120:	ldp	x20, x19, [sp, #64]
 124:	ldp	x22, x21, [sp, #48]
 128:	ldp	x24, x23, [sp, #32]
 12c:	ldr	x25, [sp, #16]
 130:	ldp	x29, x30, [sp], #80
 134:	ret
 138:	bl	0 <_ZSt17__throw_bad_allocv>

Disassembly of section .text._ZNSt11_Deque_baseIlSaIlEED2Ev:

0000000000000000 <_ZNSt11_Deque_baseIlSaIlEED2Ev>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x19, x0
  14:	ldr	x0, [x0]
  18:	cbz	x0, 58 <_ZNSt11_Deque_baseIlSaIlEED2Ev+0x58>
  1c:	ldr	x20, [x19, #72]
  20:	ldr	x8, [x19, #40]
  24:	add	x9, x20, #0x8
  28:	cmp	x8, x9
  2c:	b.cs	48 <_ZNSt11_Deque_baseIlSaIlEED2Ev+0x48>  // b.hs, b.nlast
  30:	sub	x21, x8, #0x8
  34:	ldr	x0, [x21, #8]!
  38:	bl	0 <_ZdlPv>
  3c:	cmp	x21, x20
  40:	b.cc	34 <_ZNSt11_Deque_baseIlSaIlEED2Ev+0x34>  // b.lo, b.ul, b.last
  44:	ldr	x0, [x19]
  48:	ldp	x20, x19, [sp, #32]
  4c:	ldr	x21, [sp, #16]
  50:	ldp	x29, x30, [sp], #48
  54:	b	0 <_ZdlPv>
  58:	ldp	x20, x19, [sp, #32]
  5c:	ldr	x21, [sp, #16]
  60:	ldp	x29, x30, [sp], #48
  64:	ret

Disassembly of section .text._ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE16_M_push_back_auxIJRKS5_EEEvDpOT_:

0000000000000000 <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE16_M_push_back_auxIJRKS5_EEEvDpOT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldp	x10, x11, [x0, #48]
  10:	ldr	x8, [x0, #72]
  14:	ldp	x14, x13, [x0, #32]
  18:	mov	x12, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  1c:	sub	x10, x10, x11
  20:	ldr	x11, [x0, #16]
  24:	movk	x12, #0xaaab
  28:	sub	x13, x8, x13
  2c:	asr	x10, x10, #3
  30:	mov	w9, #0x15                  	// #21
  34:	asr	x13, x13, #3
  38:	mul	x10, x10, x12
  3c:	madd	x9, x13, x9, x10
  40:	sub	x10, x14, x11
  44:	asr	x10, x10, #3
  48:	madd	x9, x10, x12, x9
  4c:	mov	x10, #0x5555555555555555    	// #6148914691236517205
  50:	movk	x10, #0x556a
  54:	movk	x10, #0x555, lsl #48
  58:	cmp	x9, x10
  5c:	b.eq	d8 <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE16_M_push_back_auxIJRKS5_EEEvDpOT_+0xd8>  // b.none
  60:	ldp	x9, x10, [x0]
  64:	mov	x19, x0
  68:	mov	x20, x1
  6c:	sub	x8, x8, x9
  70:	sub	x8, x10, x8, asr #3
  74:	cmp	x8, #0x1
  78:	b.hi	8c <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE16_M_push_back_auxIJRKS5_EEEvDpOT_+0x8c>  // b.pmore
  7c:	mov	w1, #0x1                   	// #1
  80:	mov	x0, x19
  84:	mov	w2, wzr
  88:	bl	0 <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE16_M_push_back_auxIJRKS5_EEEvDpOT_>
  8c:	mov	w0, #0x1f8                 	// #504
  90:	bl	0 <_Znwm>
  94:	ldr	x8, [x19, #72]
  98:	str	x0, [x8, #8]
  9c:	ldr	x8, [x19, #48]
  a0:	ldr	q0, [x20]
  a4:	ldr	x9, [x20, #16]
  a8:	str	q0, [x8]
  ac:	str	x9, [x8, #16]
  b0:	ldr	x8, [x19, #72]
  b4:	add	x9, x8, #0x8
  b8:	str	x9, [x19, #72]
  bc:	ldr	x8, [x8, #8]
  c0:	add	x9, x8, #0x1f8
  c4:	stp	x8, x9, [x19, #56]
  c8:	str	x8, [x19, #48]
  cc:	ldp	x20, x19, [sp, #16]
  d0:	ldp	x29, x30, [sp], #32
  d4:	ret
  d8:	adrp	x0, 0 <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE16_M_push_back_auxIJRKS5_EEEvDpOT_>
  dc:	add	x0, x0, #0x0
  e0:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE17_M_reallocate_mapEmb:

0000000000000000 <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE17_M_reallocate_mapEmb>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	str	x25, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	mov	x29, sp
  18:	mov	x20, x1
  1c:	ldr	x8, [x0, #72]
  20:	ldr	x1, [x0, #40]
  24:	ldr	x10, [x0, #8]
  28:	mov	x19, x0
  2c:	mov	w22, w2
  30:	sub	x9, x8, x1
  34:	asr	x23, x9, #3
  38:	add	x8, x23, #0x1
  3c:	add	x25, x8, x20
  40:	cmp	x10, x25, lsl #1
  44:	b.ls	80 <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE17_M_reallocate_mapEmb+0x80>  // b.plast
  48:	ldr	x11, [x19]
  4c:	sub	x10, x10, x25
  50:	lsl	x10, x10, #2
  54:	tst	w22, #0x1
  58:	and	x10, x10, #0xfffffffffffffff8
  5c:	add	x10, x11, x10
  60:	csel	x11, x20, xzr, ne  // ne = any
  64:	add	x20, x10, x11, lsl #3
  68:	cmp	x20, x1
  6c:	add	x2, x9, #0x8
  70:	b.cs	ec <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE17_M_reallocate_mapEmb+0xec>  // b.hs, b.nlast
  74:	cbz	x2, fc <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE17_M_reallocate_mapEmb+0xfc>
  78:	mov	x0, x20
  7c:	b	f8 <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE17_M_reallocate_mapEmb+0xf8>
  80:	cmp	x10, x20
  84:	csel	x8, x20, x10, cc  // cc = lo, ul, last
  88:	add	x8, x10, x8
  8c:	add	x24, x8, #0x2
  90:	lsr	x8, x24, #60
  94:	cbnz	x8, 138 <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE17_M_reallocate_mapEmb+0x138>
  98:	lsl	x0, x24, #3
  9c:	bl	0 <_Znwm>
  a0:	ldr	x1, [x19, #40]
  a4:	ldr	x9, [x19, #72]
  a8:	sub	x8, x24, x25
  ac:	lsl	x8, x8, #2
  b0:	tst	w22, #0x1
  b4:	and	x8, x8, #0xfffffffffffffff8
  b8:	add	x8, x0, x8
  bc:	csel	x10, x20, xzr, ne  // ne = any
  c0:	sub	x9, x9, x1
  c4:	mov	x21, x0
  c8:	adds	x2, x9, #0x8
  cc:	add	x20, x8, x10, lsl #3
  d0:	b.eq	dc <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE17_M_reallocate_mapEmb+0xdc>  // b.none
  d4:	mov	x0, x20
  d8:	bl	0 <memmove>
  dc:	ldr	x0, [x19]
  e0:	bl	0 <_ZdlPv>
  e4:	stp	x21, x24, [x19]
  e8:	b	fc <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE17_M_reallocate_mapEmb+0xfc>
  ec:	cbz	x2, fc <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE17_M_reallocate_mapEmb+0xfc>
  f0:	add	x8, x20, x8, lsl #3
  f4:	sub	x0, x8, x2
  f8:	bl	0 <memmove>
  fc:	str	x20, [x19, #40]
 100:	ldr	x8, [x20]
 104:	add	x9, x20, x23, lsl #3
 108:	str	x9, [x19, #72]
 10c:	add	x9, x8, #0x1f8
 110:	stp	x8, x9, [x19, #24]
 114:	ldr	x8, [x20, x23, lsl #3]
 118:	add	x9, x8, #0x1f8
 11c:	stp	x8, x9, [x19, #56]
 120:	ldp	x20, x19, [sp, #64]
 124:	ldp	x22, x21, [sp, #48]
 128:	ldp	x24, x23, [sp, #32]
 12c:	ldr	x25, [sp, #16]
 130:	ldp	x29, x30, [sp], #80
 134:	ret
 138:	bl	0 <_ZSt17__throw_bad_allocv>

Disassembly of section .text._ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE16_M_push_back_auxIJS5_EEEvDpOT_:

0000000000000000 <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE16_M_push_back_auxIJS5_EEEvDpOT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldp	x10, x11, [x0, #48]
  10:	ldr	x8, [x0, #72]
  14:	ldp	x14, x13, [x0, #32]
  18:	mov	x12, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  1c:	sub	x10, x10, x11
  20:	ldr	x11, [x0, #16]
  24:	movk	x12, #0xaaab
  28:	sub	x13, x8, x13
  2c:	asr	x10, x10, #3
  30:	mov	w9, #0x15                  	// #21
  34:	asr	x13, x13, #3
  38:	mul	x10, x10, x12
  3c:	madd	x9, x13, x9, x10
  40:	sub	x10, x14, x11
  44:	asr	x10, x10, #3
  48:	madd	x9, x10, x12, x9
  4c:	mov	x10, #0x5555555555555555    	// #6148914691236517205
  50:	movk	x10, #0x556a
  54:	movk	x10, #0x555, lsl #48
  58:	cmp	x9, x10
  5c:	b.eq	d8 <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE16_M_push_back_auxIJS5_EEEvDpOT_+0xd8>  // b.none
  60:	ldp	x9, x10, [x0]
  64:	mov	x19, x0
  68:	mov	x20, x1
  6c:	sub	x8, x8, x9
  70:	sub	x8, x10, x8, asr #3
  74:	cmp	x8, #0x1
  78:	b.hi	8c <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE16_M_push_back_auxIJS5_EEEvDpOT_+0x8c>  // b.pmore
  7c:	mov	w1, #0x1                   	// #1
  80:	mov	x0, x19
  84:	mov	w2, wzr
  88:	bl	0 <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE16_M_push_back_auxIJS5_EEEvDpOT_>
  8c:	mov	w0, #0x1f8                 	// #504
  90:	bl	0 <_Znwm>
  94:	ldr	x8, [x19, #72]
  98:	str	x0, [x8, #8]
  9c:	ldr	x8, [x19, #48]
  a0:	ldr	q0, [x20]
  a4:	ldr	x9, [x20, #16]
  a8:	str	q0, [x8]
  ac:	str	x9, [x8, #16]
  b0:	ldr	x8, [x19, #72]
  b4:	add	x9, x8, #0x8
  b8:	str	x9, [x19, #72]
  bc:	ldr	x8, [x8, #8]
  c0:	add	x9, x8, #0x1f8
  c4:	stp	x8, x9, [x19, #56]
  c8:	str	x8, [x19, #48]
  cc:	ldp	x20, x19, [sp, #16]
  d0:	ldp	x29, x30, [sp], #32
  d4:	ret
  d8:	adrp	x0, 0 <_ZNSt5dequeINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EE16_M_push_back_auxIJS5_EEEvDpOT_>
  dc:	add	x0, x0, #0x0
  e0:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZNSt11_Deque_baseINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EED2Ev:

0000000000000000 <_ZNSt11_Deque_baseINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EED2Ev>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x19, x0
  14:	ldr	x0, [x0]
  18:	cbz	x0, 58 <_ZNSt11_Deque_baseINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EED2Ev+0x58>
  1c:	ldr	x20, [x19, #72]
  20:	ldr	x8, [x19, #40]
  24:	add	x9, x20, #0x8
  28:	cmp	x8, x9
  2c:	b.cs	48 <_ZNSt11_Deque_baseINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EED2Ev+0x48>  // b.hs, b.nlast
  30:	sub	x21, x8, #0x8
  34:	ldr	x0, [x21, #8]!
  38:	bl	0 <_ZdlPv>
  3c:	cmp	x21, x20
  40:	b.cc	34 <_ZNSt11_Deque_baseINSt8__detail9_StateSeqINSt7__cxx1112regex_traitsIcEEEESaIS5_EED2Ev+0x34>  // b.lo, b.ul, b.last
  44:	ldr	x0, [x19]
  48:	ldp	x20, x19, [sp, #32]
  4c:	ldr	x21, [sp, #16]
  50:	ldp	x29, x30, [sp], #48
  54:	b	0 <_ZdlPv>
  58:	ldp	x20, x19, [sp, #32]
  5c:	ldr	x21, [sp, #16]
  60:	ldp	x29, x30, [sp], #48
  64:	ret

Disassembly of section .text._ZNSt16_Sp_counted_baseILN9__gnu_cxx12_Lock_policyE2EE10_M_releaseEv:

0000000000000000 <_ZNSt16_Sp_counted_baseILN9__gnu_cxx12_Lock_policyE2EE10_M_releaseEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	adrp	x20, 0 <__pthread_key_create>
  14:	ldr	x20, [x20]
  18:	mov	x19, x0
  1c:	add	x8, x0, #0x8
  20:	cbz	x20, 38 <_ZNSt16_Sp_counted_baseILN9__gnu_cxx12_Lock_policyE2EE10_M_releaseEv+0x38>
  24:	ldaxr	w9, [x8]
  28:	sub	w10, w9, #0x1
  2c:	stlxr	w11, w10, [x8]
  30:	cbnz	w11, 24 <_ZNSt16_Sp_counted_baseILN9__gnu_cxx12_Lock_policyE2EE10_M_releaseEv+0x24>
  34:	b	44 <_ZNSt16_Sp_counted_baseILN9__gnu_cxx12_Lock_policyE2EE10_M_releaseEv+0x44>
  38:	ldr	w9, [x8]
  3c:	sub	w10, w9, #0x1
  40:	str	w10, [x8]
  44:	cmp	w9, #0x1
  48:	b.ne	a8 <_ZNSt16_Sp_counted_baseILN9__gnu_cxx12_Lock_policyE2EE10_M_releaseEv+0xa8>  // b.any
  4c:	mov	x21, x19
  50:	ldr	x8, [x21], #12
  54:	mov	x0, x19
  58:	ldr	x8, [x8, #16]
  5c:	blr	x8
  60:	cbz	x20, 78 <_ZNSt16_Sp_counted_baseILN9__gnu_cxx12_Lock_policyE2EE10_M_releaseEv+0x78>
  64:	ldaxr	w8, [x21]
  68:	sub	w9, w8, #0x1
  6c:	stlxr	w10, w9, [x21]
  70:	cbnz	w10, 64 <_ZNSt16_Sp_counted_baseILN9__gnu_cxx12_Lock_policyE2EE10_M_releaseEv+0x64>
  74:	b	84 <_ZNSt16_Sp_counted_baseILN9__gnu_cxx12_Lock_policyE2EE10_M_releaseEv+0x84>
  78:	ldr	w8, [x21]
  7c:	sub	w9, w8, #0x1
  80:	str	w9, [x21]
  84:	cmp	w8, #0x1
  88:	b.ne	a8 <_ZNSt16_Sp_counted_baseILN9__gnu_cxx12_Lock_policyE2EE10_M_releaseEv+0xa8>  // b.any
  8c:	ldr	x8, [x19]
  90:	mov	x0, x19
  94:	ldp	x20, x19, [sp, #32]
  98:	ldr	x21, [sp, #16]
  9c:	ldr	x1, [x8, #24]
  a0:	ldp	x29, x30, [sp], #48
  a4:	br	x1
  a8:	ldp	x20, x19, [sp, #32]
  ac:	ldr	x21, [sp, #16]
  b0:	ldp	x29, x30, [sp], #48
  b4:	ret

Disassembly of section .text._ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE:

0000000000000000 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE>:
   0:	sub	sp, sp, #0xd0
   4:	stp	x29, x30, [sp, #144]
   8:	stp	x24, x23, [sp, #160]
   c:	stp	x22, x21, [sp, #176]
  10:	stp	x20, x19, [sp, #192]
  14:	add	x29, sp, #0x90
  18:	ldr	x8, [x3, #16]
  1c:	cbz	x8, 198 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x198>
  20:	str	x0, [x2, #24]
  24:	ldr	x8, [x3, #16]
  28:	mov	x19, x1
  2c:	mov	x21, x0
  30:	mov	x0, x2
  34:	ldr	w8, [x8, #40]
  38:	mov	w22, w4
  3c:	mov	x23, x3
  40:	mov	x20, x2
  44:	add	w1, w8, #0x3
  48:	bl	0 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE>
  4c:	ldp	x8, x9, [x20]
  50:	cmp	x8, x9
  54:	b.eq	68 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x68>  // b.none
  58:	strb	wzr, [x8, #16]
  5c:	add	x8, x8, #0x18
  60:	cmp	x9, x8
  64:	b.ne	58 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x58>  // b.any
  68:	ldrb	w8, [x23, #1]
  6c:	tbnz	w8, #2, a8 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0xa8>
  70:	mov	x0, sp
  74:	mov	x1, x21
  78:	mov	x2, x19
  7c:	mov	x3, x20
  80:	mov	x4, x23
  84:	mov	w5, w22
  88:	bl	0 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE>
  8c:	mov	x0, sp
  90:	bl	0 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE>
  94:	ldr	x8, [sp, #72]
  98:	mov	w22, w0
  9c:	cbz	x8, fc <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0xfc>
  a0:	mov	x0, x8
  a4:	b	f8 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0xf8>
  a8:	mov	x0, sp
  ac:	mov	x1, x21
  b0:	mov	x2, x19
  b4:	mov	x3, x20
  b8:	mov	x4, x23
  bc:	mov	w5, w22
  c0:	mov	x24, sp
  c4:	bl	0 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE>
  c8:	mov	x0, sp
  cc:	bl	0 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE>
  d0:	ldr	x8, [sp, #120]
  d4:	mov	w22, w0
  d8:	cbz	x8, e4 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0xe4>
  dc:	mov	x0, x8
  e0:	bl	0 <_ZdaPv>
  e4:	add	x0, x24, #0x60
  e8:	str	xzr, [sp, #120]
  ec:	bl	0 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE>
  f0:	ldr	x0, [sp, #72]
  f4:	cbz	x0, fc <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0xfc>
  f8:	bl	0 <_ZdlPv>
  fc:	ldr	x0, [sp]
 100:	cbz	x0, 108 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x108>
 104:	bl	0 <_ZdlPv>
 108:	tbz	w22, #0, 170 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x170>
 10c:	ldp	x9, x8, [x20]
 110:	cmp	x9, x8
 114:	b.eq	134 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x134>  // b.none
 118:	ldrb	w10, [x9, #16]
 11c:	cbnz	w10, 124 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x124>
 120:	stp	x19, x19, [x9]
 124:	add	x9, x9, #0x18
 128:	cmp	x8, x9
 12c:	b.ne	118 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x118>  // b.any
 130:	ldr	x8, [x20, #8]
 134:	stur	x21, [x8, #-48]
 138:	ldr	x9, [x20]
 13c:	mov	w0, #0x1                   	// #1
 140:	ldr	x9, [x9]
 144:	cmp	x21, x9
 148:	stur	x9, [x8, #-40]
 14c:	cset	w9, ne  // ne = any
 150:	sturb	w9, [x8, #-32]
 154:	ldr	x9, [x20]
 158:	ldr	x9, [x9, #8]
 15c:	cmp	x9, x19
 160:	stp	x9, x19, [x8, #-24]
 164:	cset	w9, ne  // ne = any
 168:	sturb	w9, [x8, #-8]
 16c:	b	19c <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x19c>
 170:	mov	w1, #0x3                   	// #3
 174:	mov	x0, x20
 178:	bl	0 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE>
 17c:	ldp	x8, x9, [x20]
 180:	cmp	x8, x9
 184:	b.eq	198 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x198>  // b.none
 188:	strb	wzr, [x8, #16]
 18c:	stp	x19, x19, [x8], #24
 190:	cmp	x9, x8
 194:	b.ne	188 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb0EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x188>  // b.any
 198:	mov	w0, wzr
 19c:	ldp	x20, x19, [sp, #192]
 1a0:	ldp	x22, x21, [sp, #176]
 1a4:	ldp	x24, x23, [sp, #160]
 1a8:	ldp	x29, x30, [sp, #144]
 1ac:	add	sp, sp, #0xd0
 1b0:	ret

Disassembly of section .text._ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EEC2ESB_SB_RSt6vectorISD_SE_ERKNS5_11basic_regexIcSG_EENSt15regex_constants15match_flag_typeE:

0000000000000000 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EEC2ESB_SB_RSt6vectorISD_SE_ERKNS5_11basic_regexIcSG_EENSt15regex_constants15match_flag_typeE>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	str	x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	movi	v0.2d, #0x0
  18:	stp	x1, x2, [x0, #32]
  1c:	str	x4, [x0, #48]
  20:	stp	q0, q0, [x0]
  24:	ldr	x8, [x4, #16]
  28:	mov	x21, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  2c:	movk	x21, #0xaaab
  30:	mov	x20, x0
  34:	stp	x8, x3, [x0, #56]
  38:	ldp	x8, x9, [x8, #56]
  3c:	add	x0, x0, #0x48
  40:	add	x2, x29, #0x18
  44:	mov	w19, w5
  48:	sub	x8, x9, x8
  4c:	asr	x8, x8, #4
  50:	mul	x1, x8, x21
  54:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EEC2ESB_SB_RSt6vectorISD_SE_ERKNS5_11basic_regexIcSG_EENSt15regex_constants15match_flag_typeE>
  58:	ldr	x8, [x20, #56]
  5c:	ldp	x10, x9, [x8, #56]
  60:	ldr	x23, [x8, #32]
  64:	stp	xzr, xzr, [x20, #104]
  68:	str	xzr, [x20, #96]
  6c:	sub	x8, x9, x10
  70:	asr	x8, x8, #4
  74:	mul	x21, x8, x21
  78:	mov	x0, x21
  7c:	bl	0 <_Znam>
  80:	mov	w1, wzr
  84:	mov	x2, x21
  88:	mov	x22, x0
  8c:	bl	0 <memset>
  90:	mov	w8, #0xfffffffa            	// #-6
  94:	and	w8, w19, w8
  98:	tst	w19, #0x80
  9c:	csel	w8, w19, w8, eq  // eq = none
  a0:	stp	x22, x23, [x20, #120]
  a4:	str	w8, [x20, #136]
  a8:	ldp	x20, x19, [sp, #48]
  ac:	ldp	x22, x21, [sp, #32]
  b0:	ldr	x23, [sp, #16]
  b4:	ldp	x29, x30, [sp], #64
  b8:	ret

Disassembly of section .text._ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE9_M_searchEv:

0000000000000000 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE9_M_searchEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldr	x8, [x0, #32]
  10:	mov	w1, #0x1                   	// #1
  14:	mov	x19, x0
  18:	mov	w20, #0x1                   	// #1
  1c:	str	x8, [x0, #24]
  20:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE9_M_searchEv>
  24:	tbnz	w0, #0, 68 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE9_M_searchEv+0x68>
  28:	ldr	w8, [x19, #136]
  2c:	tbnz	w8, #6, 64 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE9_M_searchEv+0x64>
  30:	orr	w8, w8, #0x80
  34:	mov	w20, #0x1                   	// #1
  38:	str	w8, [x19, #136]
  3c:	ldp	x8, x9, [x19, #32]
  40:	cmp	x8, x9
  44:	b.eq	64 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE9_M_searchEv+0x64>  // b.none
  48:	add	x8, x8, #0x1
  4c:	mov	w1, #0x1                   	// #1
  50:	mov	x0, x19
  54:	stp	x8, x8, [x19, #24]
  58:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE9_M_searchEv>
  5c:	tbz	w0, #0, 3c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE9_M_searchEv+0x3c>
  60:	b	68 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE9_M_searchEv+0x68>
  64:	mov	w20, wzr
  68:	mov	w0, w20
  6c:	ldp	x20, x19, [sp, #16]
  70:	ldp	x29, x30, [sp], #32
  74:	ret

Disassembly of section .text._ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EEC2ESB_SB_RSt6vectorISD_SE_ERKNS5_11basic_regexIcSG_EENSt15regex_constants15match_flag_typeE:

0000000000000000 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EEC2ESB_SB_RSt6vectorISD_SE_ERKNS5_11basic_regexIcSG_EENSt15regex_constants15match_flag_typeE>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	add	x29, sp, #0x10
  10:	movi	v0.2d, #0x0
  14:	stp	x1, x2, [x0, #32]
  18:	str	x4, [x0, #48]
  1c:	stp	q0, q0, [x0]
  20:	ldr	x8, [x4, #16]
  24:	mov	x20, x0
  28:	add	x2, sp, #0x8
  2c:	mov	w19, w5
  30:	stp	x8, x3, [x0, #56]
  34:	ldp	x8, x9, [x8, #56]
  38:	add	x0, x0, #0x48
  3c:	sub	x8, x9, x8
  40:	mov	x9, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  44:	asr	x8, x8, #4
  48:	movk	x9, #0xaaab
  4c:	mul	x1, x8, x9
  50:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EEC2ESB_SB_RSt6vectorISD_SE_ERKNS5_11basic_regexIcSG_EENSt15regex_constants15match_flag_typeE>
  54:	ldr	x8, [x20, #56]
  58:	mov	w9, #0xfffffffa            	// #-6
  5c:	tst	w19, #0x80
  60:	and	w9, w19, w9
  64:	ldr	x8, [x8, #32]
  68:	csel	w9, w19, w9, eq  // eq = none
  6c:	str	w9, [x20, #112]
  70:	stp	x8, xzr, [x20, #96]
  74:	ldp	x20, x19, [sp, #32]
  78:	ldp	x29, x30, [sp, #16]
  7c:	add	sp, sp, #0x30
  80:	ret

Disassembly of section .text._ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE9_M_searchEv:

0000000000000000 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE9_M_searchEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldr	x8, [x0, #32]
  10:	ldr	x1, [x0, #64]
  14:	mov	x19, x0
  18:	strb	wzr, [x0, #116]
  1c:	str	x8, [x0, #24]
  20:	str	xzr, [x0, #104]
  24:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE9_M_searchEv>
  28:	ldr	x2, [x19, #96]
  2c:	mov	w1, #0x1                   	// #1
  30:	mov	x0, x19
  34:	mov	w20, #0x1                   	// #1
  38:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE9_M_searchEv>
  3c:	ldrb	w8, [x19, #116]
  40:	cbnz	w8, a0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE9_M_searchEv+0xa0>
  44:	ldr	w8, [x19, #112]
  48:	tbnz	w8, #6, 9c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE9_M_searchEv+0x9c>
  4c:	orr	w8, w8, #0x80
  50:	mov	w20, #0x1                   	// #1
  54:	str	w8, [x19, #112]
  58:	ldp	x8, x9, [x19, #32]
  5c:	cmp	x8, x9
  60:	b.eq	9c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE9_M_searchEv+0x9c>  // b.none
  64:	ldr	x1, [x19, #64]
  68:	add	x8, x8, #0x1
  6c:	mov	x0, x19
  70:	stp	x8, x8, [x19, #24]
  74:	strb	wzr, [x19, #116]
  78:	str	xzr, [x19, #104]
  7c:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE9_M_searchEv>
  80:	ldr	x2, [x19, #96]
  84:	mov	w1, #0x1                   	// #1
  88:	mov	x0, x19
  8c:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE9_M_searchEv>
  90:	ldrb	w8, [x19, #116]
  94:	cbz	w8, 58 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE9_M_searchEv+0x58>
  98:	b	a0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE9_M_searchEv+0xa0>
  9c:	mov	w20, wzr
  a0:	mov	w0, w20
  a4:	ldp	x20, x19, [sp, #16]
  a8:	ldp	x29, x30, [sp], #32
  ac:	ret

Disassembly of section .text._ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EE6resizeEm:

0000000000000000 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EE6resizeEm>:
   0:	ldp	x9, x8, [x0]
   4:	mov	x11, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
   8:	movk	x11, #0xaaab
   c:	sub	x10, x8, x9
  10:	asr	x10, x10, #3
  14:	mul	x10, x10, x11
  18:	cmp	x10, x1
  1c:	b.cs	28 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EE6resizeEm+0x28>  // b.hs, b.nlast
  20:	sub	x1, x1, x10
  24:	b	0 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EE6resizeEm>
  28:	b.ls	40 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EE6resizeEm+0x40>  // b.plast
  2c:	mov	w10, #0x18                  	// #24
  30:	madd	x9, x1, x10, x9
  34:	cmp	x9, x8
  38:	b.eq	40 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EE6resizeEm+0x40>  // b.none
  3c:	str	x9, [x0, #8]
  40:	ret

Disassembly of section .text._ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EE17_M_default_appendEm:

0000000000000000 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EE17_M_default_appendEm>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	str	x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	cbz	x1, 104 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EE17_M_default_appendEm+0x104>
  18:	ldp	x8, x10, [x0, #8]
  1c:	mov	x9, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  20:	movk	x9, #0xaaab
  24:	mov	x20, x1
  28:	sub	x10, x10, x8
  2c:	asr	x10, x10, #3
  30:	mul	x10, x10, x9
  34:	mov	x19, x0
  38:	cmp	x10, x1
  3c:	b.cs	ec <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EE17_M_default_appendEm+0xec>  // b.hs, b.nlast
  40:	ldr	x10, [x19]
  44:	adrp	x2, 0 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EE17_M_default_appendEm>
  48:	add	x2, x2, #0x0
  4c:	mov	x0, x19
  50:	sub	x8, x8, x10
  54:	asr	x8, x8, #3
  58:	mov	x1, x20
  5c:	mul	x23, x8, x9
  60:	bl	0 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EE17_M_default_appendEm>
  64:	mov	x21, x0
  68:	mov	x0, x19
  6c:	mov	x1, x21
  70:	bl	0 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EE17_M_default_appendEm>
  74:	add	x8, x23, x23, lsl #1
  78:	mov	x22, x0
  7c:	add	x23, x0, x8, lsl #3
  80:	lsl	x8, x8, #3
  84:	mov	x9, x20
  88:	add	x10, x22, x8
  8c:	subs	x9, x9, #0x1
  90:	add	x8, x8, #0x18
  94:	stp	xzr, xzr, [x10]
  98:	strb	wzr, [x10, #16]
  9c:	b.ne	88 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EE17_M_default_appendEm+0x88>  // b.any
  a0:	ldp	x0, x8, [x19]
  a4:	cmp	x0, x8
  a8:	b.eq	cc <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EE17_M_default_appendEm+0xcc>  // b.none
  ac:	mov	x9, x22
  b0:	ldr	x10, [x0, #16]
  b4:	ldr	q0, [x0], #24
  b8:	str	x10, [x9, #16]
  bc:	cmp	x8, x0
  c0:	str	q0, [x9], #24
  c4:	b.ne	b0 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EE17_M_default_appendEm+0xb0>  // b.any
  c8:	ldr	x0, [x19]
  cc:	cbz	x0, d4 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EE17_M_default_appendEm+0xd4>
  d0:	bl	0 <_ZdlPv>
  d4:	mov	w8, #0x18                  	// #24
  d8:	madd	x9, x20, x8, x23
  dc:	madd	x8, x21, x8, x22
  e0:	stp	x22, x9, [x19]
  e4:	str	x8, [x19, #16]
  e8:	b	104 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EE17_M_default_appendEm+0x104>
  ec:	stp	xzr, xzr, [x8]
  f0:	strb	wzr, [x8, #16]
  f4:	subs	x20, x20, #0x1
  f8:	add	x8, x8, #0x18
  fc:	b.ne	ec <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EE17_M_default_appendEm+0xec>  // b.any
 100:	str	x8, [x19, #8]
 104:	ldp	x20, x19, [sp, #48]
 108:	ldp	x22, x21, [sp, #32]
 10c:	ldr	x23, [sp, #16]
 110:	ldp	x29, x30, [sp], #64
 114:	ret

Disassembly of section .text._ZNKSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EE12_M_check_lenEmS5_:

0000000000000000 <_ZNKSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EE12_M_check_lenEmS5_>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldp	x10, x9, [x0]
   c:	mov	x8, #0x5555555555555555    	// #6148914691236517205
  10:	movk	x8, #0x555, lsl #48
  14:	sub	x9, x9, x10
  18:	mov	x10, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  1c:	asr	x9, x9, #3
  20:	movk	x10, #0xaaab
  24:	mul	x9, x9, x10
  28:	sub	x10, x8, x9
  2c:	cmp	x10, x1
  30:	b.cc	60 <_ZNKSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EE12_M_check_lenEmS5_+0x60>  // b.lo, b.ul, b.last
  34:	cmp	x9, x1
  38:	csel	x10, x1, x9, cc  // cc = lo, ul, last
  3c:	adds	x9, x10, x9
  40:	cset	w10, cs  // cs = hs, nlast
  44:	cmp	x9, x8
  48:	cset	w11, hi  // hi = pmore
  4c:	orr	w10, w10, w11
  50:	cmp	w10, #0x0
  54:	csel	x0, x8, x9, ne  // ne = any
  58:	ldp	x29, x30, [sp], #16
  5c:	ret
  60:	mov	x0, x2
  64:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZNSt12_Vector_baseINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EE11_M_allocateEm:

0000000000000000 <_ZNSt12_Vector_baseINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EE11_M_allocateEm>:
   0:	cbz	x1, 24 <_ZNSt12_Vector_baseINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EE11_M_allocateEm+0x24>
   4:	mov	x8, #0x5555555555555555    	// #6148914691236517205
   8:	movk	x8, #0x5556
   c:	movk	x8, #0x555, lsl #48
  10:	cmp	x1, x8
  14:	b.cs	2c <_ZNSt12_Vector_baseINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EE11_M_allocateEm+0x2c>  // b.hs, b.nlast
  18:	add	x8, x1, x1, lsl #1
  1c:	lsl	x0, x8, #3
  20:	b	0 <_Znwm>
  24:	mov	x0, xzr
  28:	ret
  2c:	stp	x29, x30, [sp, #-16]!
  30:	mov	x29, sp
  34:	bl	0 <_ZSt17__throw_bad_allocv>

Disassembly of section .text._ZNSt6vectorISt4pairIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEiESaISC_EEC2EmRKSD_:

0000000000000000 <_ZNSt6vectorISt4pairIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEiESaISC_EEC2EmRKSD_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	lsr	x8, x1, #59
  10:	cbnz	x8, 5c <_ZNSt6vectorISt4pairIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEiESaISC_EEC2EmRKSD_+0x5c>
  14:	mov	x20, x1
  18:	mov	x19, x0
  1c:	stp	xzr, xzr, [x0]
  20:	str	xzr, [x0, #16]
  24:	bl	0 <_ZNSt6vectorISt4pairIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEiESaISC_EEC2EmRKSD_>
  28:	add	x8, x0, x20, lsl #4
  2c:	stp	x0, x0, [x19]
  30:	str	x8, [x19, #16]
  34:	cbz	x20, 4c <_ZNSt6vectorISt4pairIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEiESaISC_EEC2EmRKSD_+0x4c>
  38:	str	xzr, [x0]
  3c:	str	wzr, [x0, #8]
  40:	subs	x20, x20, #0x1
  44:	add	x0, x0, #0x10
  48:	b.ne	38 <_ZNSt6vectorISt4pairIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEiESaISC_EEC2EmRKSD_+0x38>  // b.any
  4c:	str	x0, [x19, #8]
  50:	ldp	x20, x19, [sp, #16]
  54:	ldp	x29, x30, [sp], #32
  58:	ret
  5c:	adrp	x0, 0 <_ZNSt6vectorISt4pairIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEiESaISC_EEC2EmRKSD_>
  60:	add	x0, x0, #0x0
  64:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZNSt12_Vector_baseISt4pairIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEiESaISC_EE11_M_allocateEm:

0000000000000000 <_ZNSt12_Vector_baseISt4pairIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEiESaISC_EE11_M_allocateEm>:
   0:	cbz	x1, 14 <_ZNSt12_Vector_baseISt4pairIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEiESaISC_EE11_M_allocateEm+0x14>
   4:	lsr	x8, x1, #59
   8:	cbnz	x8, 1c <_ZNSt12_Vector_baseISt4pairIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEEiESaISC_EE11_M_allocateEm+0x1c>
   c:	lsl	x0, x1, #4
  10:	b	0 <_Znwm>
  14:	mov	x0, xzr
  18:	ret
  1c:	stp	x29, x30, [sp, #-16]!
  20:	mov	x29, sp
  24:	bl	0 <_ZSt17__throw_bad_allocv>

Disassembly of section .text._ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE:

0000000000000000 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE>:
   0:	sub	sp, sp, #0x70
   4:	stp	x29, x30, [sp, #32]
   8:	str	x25, [sp, #48]
   c:	stp	x24, x23, [sp, #64]
  10:	stp	x22, x21, [sp, #80]
  14:	stp	x20, x19, [sp, #96]
  18:	add	x29, sp, #0x20
  1c:	ldr	x8, [x0, #128]
  20:	ldr	x2, [x0, #64]
  24:	add	x19, x0, #0x60
  28:	mov	w21, w1
  2c:	mov	x20, x0
  30:	add	x1, sp, #0x8
  34:	mov	x0, x19
  38:	str	x8, [sp, #8]
  3c:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE>
  40:	ldp	x24, x25, [x20, #96]
  44:	mov	w22, wzr
  48:	strb	wzr, [x20, #140]
  4c:	cmp	x24, x25
  50:	b.eq	138 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0x138>  // b.none
  54:	mov	x23, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  58:	movk	x23, #0xaaab
  5c:	ldr	x8, [x20, #56]
  60:	ldp	x8, x9, [x8, #56]
  64:	subs	x8, x9, x8
  68:	b.eq	84 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0x84>  // b.none
  6c:	ldr	x0, [x20, #120]
  70:	asr	x8, x8, #4
  74:	mul	x2, x8, x23
  78:	mov	w1, wzr
  7c:	bl	0 <memset>
  80:	ldp	x24, x25, [x20, #96]
  84:	stp	x24, x25, [sp, #8]
  88:	ldr	x8, [x20, #112]
  8c:	cmp	x24, x25
  90:	str	x8, [sp, #24]
  94:	stp	xzr, xzr, [x19]
  98:	str	xzr, [x19, #16]
  9c:	b.eq	dc <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0xdc>  // b.none
  a0:	ldur	q0, [x24, #8]
  a4:	ldr	x0, [x20]
  a8:	str	q0, [x20]
  ac:	ldr	x8, [x24, #24]
  b0:	str	x8, [x20, #16]
  b4:	stp	xzr, xzr, [x24, #8]
  b8:	str	xzr, [x24, #24]
  bc:	cbz	x0, c4 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0xc4>
  c0:	bl	0 <_ZdlPv>
  c4:	ldr	x2, [x24], #32
  c8:	mov	x0, x20
  cc:	mov	w1, w21
  d0:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE>
  d4:	cmp	x25, x24
  d8:	b.ne	a0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0xa0>  // b.any
  dc:	and	w8, w21, #0xff
  e0:	cmp	w8, #0x1
  e4:	b.ne	fc <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0xfc>  // b.any
  e8:	ldrb	w8, [x20, #140]
  ec:	and	w9, w22, #0x1
  f0:	orr	w8, w8, w9
  f4:	cmp	w8, #0x0
  f8:	cset	w22, ne  // ne = any
  fc:	ldr	x8, [x20, #24]
 100:	ldr	x9, [x20, #40]
 104:	cmp	x8, x9
 108:	b.eq	130 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0x130>  // b.none
 10c:	add	x8, x8, #0x1
 110:	add	x0, sp, #0x8
 114:	str	x8, [x20, #24]
 118:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE>
 11c:	ldp	x24, x25, [x20, #96]
 120:	strb	wzr, [x20, #140]
 124:	cmp	x24, x25
 128:	b.ne	5c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0x5c>  // b.any
 12c:	b	138 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0x138>
 130:	add	x0, sp, #0x8
 134:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE>
 138:	tst	w21, #0xff
 13c:	b.ne	14c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE+0x14c>  // b.any
 140:	ldrb	w8, [x20, #140]
 144:	cmp	w8, #0x0
 148:	cset	w22, ne  // ne = any
 14c:	mov	x0, x19
 150:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb0EE>
 154:	and	w0, w22, #0x1
 158:	ldp	x20, x19, [sp, #96]
 15c:	ldp	x22, x21, [sp, #80]
 160:	ldp	x24, x23, [sp, #64]
 164:	ldr	x25, [sp, #48]
 168:	ldp	x29, x30, [sp, #32]
 16c:	add	sp, sp, #0x70
 170:	ret

Disassembly of section .text._ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl:

0000000000000000 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	str	x25, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	mov	x29, sp
  18:	ldr	x8, [x0, #120]
  1c:	add	x9, x8, x2
  20:	ldrb	w10, [x9]
  24:	cbz	w10, 40 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x40>
  28:	ldp	x20, x19, [sp, #64]
  2c:	ldp	x22, x21, [sp, #48]
  30:	ldp	x24, x23, [sp, #32]
  34:	ldr	x25, [sp, #16]
  38:	ldp	x29, x30, [sp], #80
  3c:	ret
  40:	adrp	x24, 0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl>
  44:	mov	x21, x0
  48:	mov	x20, x2
  4c:	mov	w19, w1
  50:	mov	w22, #0x1                   	// #1
  54:	mov	w23, #0x30                  	// #48
  58:	add	x24, x24, #0x0
  5c:	strb	w22, [x9]
  60:	ldr	x9, [x21, #56]
  64:	ldr	x25, [x9, #56]
  68:	mul	x9, x20, x23
  6c:	ldr	w9, [x25, x9]
  70:	sub	w9, w9, #0x1
  74:	cmp	w9, #0xb
  78:	b.hi	28 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x28>  // b.pmore
  7c:	adr	x10, 28 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x28>
  80:	ldrb	w11, [x24, x9]
  84:	add	x10, x10, x11, lsl #2
  88:	br	x10
  8c:	ldp	x9, x10, [x21, #24]
  90:	cmp	x9, x10
  94:	b.ne	28 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x28>  // b.any
  98:	ldrb	w9, [x21, #136]
  9c:	tst	w9, #0xffffff81
  a0:	b.eq	e8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0xe8>  // b.none
  a4:	b	28 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x28>
  a8:	ldr	x9, [x21, #24]
  ac:	ldr	x10, [x21, #40]
  b0:	cmp	x9, x10
  b4:	b.ne	28 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x28>  // b.any
  b8:	ldrb	w9, [x21, #136]
  bc:	tbz	w9, #1, e8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0xe8>
  c0:	b	28 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x28>
  c4:	mov	x0, x21
  c8:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl>
  cc:	madd	x8, x20, x23, x25
  d0:	ldrb	w8, [x8, #24]
  d4:	and	w9, w0, #0x1
  d8:	eor	w8, w8, #0x1
  dc:	cmp	w8, w9
  e0:	b.ne	28 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x28>  // b.any
  e4:	ldr	x8, [x21, #120]
  e8:	madd	x9, x20, x23, x25
  ec:	ldr	x20, [x9, #8]
  f0:	add	x9, x8, x20
  f4:	ldrb	w10, [x9]
  f8:	cbz	w10, 5c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x5c>
  fc:	b	28 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x28>
 100:	mov	x0, x21
 104:	mov	w1, w19
 108:	mov	x2, x20
 10c:	ldp	x20, x19, [sp, #64]
 110:	ldp	x22, x21, [sp, #48]
 114:	ldp	x24, x23, [sp, #32]
 118:	ldr	x25, [sp, #16]
 11c:	ldp	x29, x30, [sp], #80
 120:	b	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl>
 124:	mov	x0, x21
 128:	mov	w1, w19
 12c:	mov	x2, x20
 130:	ldp	x20, x19, [sp, #64]
 134:	ldp	x22, x21, [sp, #48]
 138:	ldp	x24, x23, [sp, #32]
 13c:	ldr	x25, [sp, #16]
 140:	ldp	x29, x30, [sp], #80
 144:	b	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl>
 148:	mov	x0, x21
 14c:	mov	w1, w19
 150:	mov	x2, x20
 154:	ldp	x20, x19, [sp, #64]
 158:	ldp	x22, x21, [sp, #48]
 15c:	ldp	x24, x23, [sp, #32]
 160:	ldr	x25, [sp, #16]
 164:	ldp	x29, x30, [sp], #80
 168:	b	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl>
 16c:	mov	w8, #0x30                  	// #48
 170:	madd	x8, x20, x8, x25
 174:	ldr	x9, [x8, #16]
 178:	ldr	x20, [x21]
 17c:	ldr	x10, [x21, #24]
 180:	mov	w11, #0x18                  	// #24
 184:	mul	x22, x9, x11
 188:	ldr	x23, [x20, x22]
 18c:	str	x10, [x20, x22]
 190:	ldr	x2, [x8, #8]
 194:	mov	x0, x21
 198:	mov	w1, w19
 19c:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl>
 1a0:	str	x23, [x20, x22]
 1a4:	b	28 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl+0x28>
 1a8:	mov	x0, x21
 1ac:	mov	w1, w19
 1b0:	mov	x2, x20
 1b4:	ldp	x20, x19, [sp, #64]
 1b8:	ldp	x22, x21, [sp, #48]
 1bc:	ldp	x24, x23, [sp, #32]
 1c0:	ldr	x25, [sp, #16]
 1c4:	ldp	x29, x30, [sp], #80
 1c8:	b	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl>
 1cc:	mov	x0, x21
 1d0:	mov	w1, w19
 1d4:	mov	x2, x20
 1d8:	ldp	x20, x19, [sp, #64]
 1dc:	ldp	x22, x21, [sp, #48]
 1e0:	ldp	x24, x23, [sp, #32]
 1e4:	ldr	x25, [sp, #16]
 1e8:	ldp	x29, x30, [sp], #80
 1ec:	b	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl>
 1f0:	mov	x0, x21
 1f4:	mov	w1, w19
 1f8:	mov	x2, x20
 1fc:	ldp	x20, x19, [sp, #64]
 200:	ldp	x22, x21, [sp, #48]
 204:	ldp	x24, x23, [sp, #32]
 208:	ldr	x25, [sp, #16]
 20c:	ldp	x29, x30, [sp], #80
 210:	b	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl>
 214:	mov	x0, x21
 218:	mov	w1, w19
 21c:	mov	x2, x20
 220:	ldp	x20, x19, [sp, #64]
 224:	ldp	x22, x21, [sp, #48]
 228:	ldp	x24, x23, [sp, #32]
 22c:	ldr	x25, [sp, #16]
 230:	ldp	x29, x30, [sp], #80
 234:	b	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE6_M_dfsENSH_11_Match_modeEl>

Disassembly of section .text._ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EED2Ev:

0000000000000000 <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EED2Ev>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	ldp	x19, x21, [x0]
  14:	cmp	x19, x21
  18:	b.eq	3c <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EED2Ev+0x3c>  // b.none
  1c:	mov	x20, x0
  20:	ldr	x0, [x19, #8]
  24:	cbz	x0, 2c <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EED2Ev+0x2c>
  28:	bl	0 <_ZdlPv>
  2c:	add	x19, x19, #0x20
  30:	cmp	x21, x19
  34:	b.ne	20 <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EED2Ev+0x20>  // b.any
  38:	ldr	x19, [x20]
  3c:	cbz	x19, 54 <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EED2Ev+0x54>
  40:	mov	x0, x19
  44:	ldp	x20, x19, [sp, #32]
  48:	ldr	x21, [sp, #16]
  4c:	ldp	x29, x30, [sp], #48
  50:	b	0 <_ZdlPv>
  54:	ldp	x20, x19, [sp, #32]
  58:	ldr	x21, [sp, #16]
  5c:	ldp	x29, x30, [sp], #48
  60:	ret

Disassembly of section .text._ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE5clearEv:

0000000000000000 <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE5clearEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	ldp	x20, x21, [x0]
  14:	cmp	x21, x20
  18:	b.eq	40 <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE5clearEv+0x40>  // b.none
  1c:	mov	x19, x0
  20:	mov	x22, x20
  24:	ldr	x0, [x22, #8]
  28:	cbz	x0, 30 <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE5clearEv+0x30>
  2c:	bl	0 <_ZdlPv>
  30:	add	x22, x22, #0x20
  34:	cmp	x21, x22
  38:	b.ne	24 <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE5clearEv+0x24>  // b.any
  3c:	str	x20, [x19, #8]
  40:	ldp	x20, x19, [sp, #32]
  44:	ldp	x22, x21, [sp, #16]
  48:	ldp	x29, x30, [sp], #48
  4c:	ret

Disassembly of section .text._ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE12emplace_backIJRlRKSF_EEEvDpOT_:

0000000000000000 <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE12emplace_backIJRlRKSF_EEEvDpOT_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldp	x8, x9, [x0, #8]
  10:	mov	x3, x2
  14:	mov	x19, x0
  18:	mov	x2, x1
  1c:	cmp	x8, x9
  20:	b.eq	50 <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE12emplace_backIJRlRKSF_EEEvDpOT_+0x50>  // b.none
  24:	ldr	x9, [x2]
  28:	mov	x1, x3
  2c:	str	x9, [x8], #8
  30:	mov	x0, x8
  34:	bl	0 <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE12emplace_backIJRlRKSF_EEEvDpOT_>
  38:	ldr	x8, [x19, #8]
  3c:	add	x8, x8, #0x20
  40:	str	x8, [x19, #8]
  44:	ldr	x19, [sp, #16]
  48:	ldp	x29, x30, [sp], #32
  4c:	ret
  50:	mov	x0, x19
  54:	ldr	x19, [sp, #16]
  58:	mov	x1, x8
  5c:	ldp	x29, x30, [sp], #32
  60:	b	0 <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE12emplace_backIJRlRKSF_EEEvDpOT_>

Disassembly of section .text._ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE17_M_realloc_insertIJRlRKSF_EEEvNS4_IPSG_SI_EEDpOT_:

0000000000000000 <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE17_M_realloc_insertIJRlRKSF_EEEvNS4_IPSG_SI_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	stp	x26, x25, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	mov	x29, sp
  18:	mov	x23, x2
  1c:	adrp	x2, 0 <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE17_M_realloc_insertIJRlRKSF_EEEvNS4_IPSG_SI_EEDpOT_>
  20:	mov	x22, x1
  24:	add	x2, x2, #0x0
  28:	mov	w1, #0x1                   	// #1
  2c:	mov	x24, x3
  30:	mov	x19, x0
  34:	bl	0 <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE17_M_realloc_insertIJRlRKSF_EEEvNS4_IPSG_SI_EEDpOT_>
  38:	ldp	x21, x25, [x19]
  3c:	mov	x20, x0
  40:	mov	x0, x19
  44:	mov	x1, x20
  48:	subs	x26, x22, x21
  4c:	bl	0 <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE17_M_realloc_insertIJRlRKSF_EEEvNS4_IPSG_SI_EEDpOT_>
  50:	ldr	x8, [x23]
  54:	mov	x23, x0
  58:	add	x0, x0, x26
  5c:	mov	x1, x24
  60:	str	x8, [x0], #8
  64:	bl	0 <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE17_M_realloc_insertIJRlRKSF_EEEvNS4_IPSG_SI_EEDpOT_>
  68:	cmp	x22, x21
  6c:	mov	x8, x23
  70:	b.eq	a4 <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE17_M_realloc_insertIJRlRKSF_EEEvNS4_IPSG_SI_EEDpOT_+0xa4>  // b.none
  74:	mov	x8, x23
  78:	mov	x9, x21
  7c:	ldr	q0, [x9]
  80:	str	q0, [x8]
  84:	ldr	q0, [x9, #16]
  88:	str	q0, [x8, #16]
  8c:	stp	xzr, xzr, [x9, #8]
  90:	str	xzr, [x9, #24]
  94:	add	x9, x9, #0x20
  98:	cmp	x9, x22
  9c:	add	x8, x8, #0x20
  a0:	b.ne	7c <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE17_M_realloc_insertIJRlRKSF_EEEvNS4_IPSG_SI_EEDpOT_+0x7c>  // b.any
  a4:	cmp	x25, x22
  a8:	add	x24, x8, #0x20
  ac:	b.eq	d8 <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE17_M_realloc_insertIJRlRKSF_EEEvNS4_IPSG_SI_EEDpOT_+0xd8>  // b.none
  b0:	ldr	q0, [x22]
  b4:	str	q0, [x24]
  b8:	ldr	q0, [x22, #16]
  bc:	str	q0, [x24, #16]
  c0:	stp	xzr, xzr, [x22, #8]
  c4:	str	xzr, [x22, #24]
  c8:	add	x22, x22, #0x20
  cc:	cmp	x22, x25
  d0:	add	x24, x24, #0x20
  d4:	b.ne	b0 <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE17_M_realloc_insertIJRlRKSF_EEEvNS4_IPSG_SI_EEDpOT_+0xb0>  // b.any
  d8:	cbz	x21, e4 <_ZNSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE17_M_realloc_insertIJRlRKSF_EEEvNS4_IPSG_SI_EEDpOT_+0xe4>
  dc:	mov	x0, x21
  e0:	bl	0 <_ZdlPv>
  e4:	add	x8, x23, x20, lsl #5
  e8:	stp	x23, x24, [x19]
  ec:	str	x8, [x19, #16]
  f0:	ldp	x20, x19, [sp, #64]
  f4:	ldp	x22, x21, [sp, #48]
  f8:	ldp	x24, x23, [sp, #32]
  fc:	ldp	x26, x25, [sp, #16]
 100:	ldp	x29, x30, [sp], #80
 104:	ret

Disassembly of section .text._ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EEC2ERKSE_:

0000000000000000 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EEC2ERKSE_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	ldp	x9, x8, [x1]
  14:	mov	x10, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  18:	movk	x10, #0xaaab
  1c:	mov	x20, x1
  20:	sub	x21, x8, x9
  24:	asr	x8, x21, #3
  28:	mul	x1, x8, x10
  2c:	mov	x19, x0
  30:	stp	xzr, xzr, [x0]
  34:	str	xzr, [x0, #16]
  38:	bl	0 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EEC2ERKSE_>
  3c:	add	x8, x0, x21
  40:	stp	x0, x0, [x19]
  44:	str	x8, [x19, #16]
  48:	ldp	x8, x9, [x20]
  4c:	cmp	x8, x9
  50:	b.eq	6c <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EEC2ERKSE_+0x6c>  // b.none
  54:	ldr	x10, [x8, #16]
  58:	ldr	q0, [x8], #24
  5c:	str	x10, [x0, #16]
  60:	cmp	x9, x8
  64:	str	q0, [x0], #24
  68:	b.ne	54 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EEC2ERKSE_+0x54>  // b.any
  6c:	str	x0, [x19, #8]
  70:	ldp	x20, x19, [sp, #32]
  74:	ldr	x21, [sp, #16]
  78:	ldp	x29, x30, [sp], #48
  7c:	ret

Disassembly of section .text._ZNKSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE12_M_check_lenEmS6_:

0000000000000000 <_ZNKSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE12_M_check_lenEmS6_>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldp	x9, x8, [x0]
   c:	sub	x9, x8, x9
  10:	mov	x8, #0x3ffffffffffffff     	// #288230376151711743
  14:	sub	x10, x8, x9, asr #5
  18:	cmp	x10, x1
  1c:	b.cc	54 <_ZNKSt6vectorISt4pairIlS_INSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS1_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISD_EEESaISG_EE12_M_check_lenEmS6_+0x54>  // b.lo, b.ul, b.last
  20:	asr	x9, x9, #5
  24:	cmp	x9, x1
  28:	csel	x10, x1, x9, cc  // cc = lo, ul, last
  2c:	adds	x9, x10, x9
  30:	lsr	x11, x9, #58
  34:	cset	w10, cs  // cs = hs, nlast
  38:	cmp	x11, #0x0
  3c:	cset	w11, ne  // ne = any
  40:	orr	w10, w10, w11
  44:	cmp	w10, #0x0
  48:	csel	x0, x8, x9, ne  // ne = any
  4c:	ldp	x29, x30, [sp], #16
  50:	ret
  54:	mov	x0, x2
  58:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZNSt12_Vector_baseISt4pairIlSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS2_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISE_EEESaISH_EE11_M_allocateEm:

0000000000000000 <_ZNSt12_Vector_baseISt4pairIlSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS2_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISE_EEESaISH_EE11_M_allocateEm>:
   0:	cbz	x1, 14 <_ZNSt12_Vector_baseISt4pairIlSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS2_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISE_EEESaISH_EE11_M_allocateEm+0x14>
   4:	lsr	x8, x1, #58
   8:	cbnz	x8, 1c <_ZNSt12_Vector_baseISt4pairIlSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS2_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISE_EEESaISH_EE11_M_allocateEm+0x1c>
   c:	lsl	x0, x1, #5
  10:	b	0 <_Znwm>
  14:	mov	x0, xzr
  18:	ret
  1c:	stp	x29, x30, [sp, #-16]!
  20:	mov	x29, sp
  24:	bl	0 <_ZSt17__throw_bad_allocv>

Disassembly of section .text._ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_handle_repeatENSH_11_Match_modeEl:

0000000000000000 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_handle_repeatENSH_11_Match_modeEl>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	ldr	x8, [x0, #56]
  14:	mov	x19, x2
  18:	mov	x20, x0
  1c:	mov	w21, w1
  20:	ldr	x22, [x8, #56]
  24:	mov	w8, #0x30                  	// #48
  28:	madd	x8, x2, x8, x22
  2c:	ldrb	w8, [x8, #24]
  30:	cbz	w8, 6c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_handle_repeatENSH_11_Match_modeEl+0x6c>
  34:	ldrb	w8, [x20, #140]
  38:	cbnz	w8, 5c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_handle_repeatENSH_11_Match_modeEl+0x5c>
  3c:	mov	w8, #0x30                  	// #48
  40:	madd	x8, x19, x8, x22
  44:	ldr	x2, [x8, #8]
  48:	mov	x0, x20
  4c:	mov	w1, w21
  50:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_handle_repeatENSH_11_Match_modeEl>
  54:	ldrb	w8, [x20, #140]
  58:	cbz	w8, a0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_handle_repeatENSH_11_Match_modeEl+0xa0>
  5c:	ldp	x20, x19, [sp, #32]
  60:	ldp	x22, x21, [sp, #16]
  64:	ldp	x29, x30, [sp], #48
  68:	ret
  6c:	mov	x0, x20
  70:	mov	w1, w21
  74:	mov	x2, x19
  78:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_handle_repeatENSH_11_Match_modeEl>
  7c:	mov	w8, #0x30                  	// #48
  80:	madd	x8, x19, x8, x22
  84:	ldr	x2, [x8, #8]
  88:	mov	x0, x20
  8c:	mov	w1, w21
  90:	ldp	x20, x19, [sp, #32]
  94:	ldp	x22, x21, [sp, #16]
  98:	ldp	x29, x30, [sp], #48
  9c:	b	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_handle_repeatENSH_11_Match_modeEl>
  a0:	mov	x0, x20
  a4:	mov	w1, w21
  a8:	mov	x2, x19
  ac:	ldp	x20, x19, [sp, #32]
  b0:	ldp	x22, x21, [sp, #16]
  b4:	ldp	x29, x30, [sp], #48
  b8:	b	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_handle_repeatENSH_11_Match_modeEl>

Disassembly of section .text._ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE21_M_handle_subexpr_endENSH_11_Match_modeEl:

0000000000000000 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE21_M_handle_subexpr_endENSH_11_Match_modeEl>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	ldr	x8, [x0, #56]
  14:	mov	w9, #0x30                  	// #48
  18:	ldr	x10, [x0]
  1c:	ldr	x12, [x0, #24]
  20:	ldr	x8, [x8, #56]
  24:	mov	w11, #0x18                  	// #24
  28:	mov	w13, #0x1                   	// #1
  2c:	madd	x8, x2, x9, x8
  30:	ldr	x9, [x8, #16]
  34:	madd	x19, x9, x11, x10
  38:	ldp	x20, x21, [x19]
  3c:	str	x12, [x19, #8]
  40:	ldrb	w22, [x19, #16]
  44:	strb	w13, [x19, #16]
  48:	ldr	x2, [x8, #8]
  4c:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE21_M_handle_subexpr_endENSH_11_Match_modeEl>
  50:	stp	x20, x21, [x19]
  54:	strb	w22, [x19, #16]
  58:	ldp	x20, x19, [sp, #32]
  5c:	ldp	x22, x21, [sp, #16]
  60:	ldp	x29, x30, [sp], #48
  64:	ret

Disassembly of section .text._ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE27_M_handle_subexpr_lookaheadENSH_11_Match_modeEl:

0000000000000000 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE27_M_handle_subexpr_lookaheadENSH_11_Match_modeEl>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	str	x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	ldr	x8, [x0, #56]
  18:	mov	w21, w1
  1c:	mov	x20, x2
  20:	mov	x19, x0
  24:	ldr	x22, [x8, #56]
  28:	mov	w8, #0x30                  	// #48
  2c:	madd	x23, x2, x8, x22
  30:	ldr	x8, [x23, #16]
  34:	mov	x1, x8
  38:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE27_M_handle_subexpr_lookaheadENSH_11_Match_modeEl>
  3c:	ldrb	w8, [x23, #24]
  40:	and	w9, w0, #0x1
  44:	eor	w8, w8, #0x1
  48:	cmp	w8, w9
  4c:	b.ne	78 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE27_M_handle_subexpr_lookaheadENSH_11_Match_modeEl+0x78>  // b.any
  50:	mov	w8, #0x30                  	// #48
  54:	madd	x8, x20, x8, x22
  58:	ldr	x2, [x8, #8]
  5c:	mov	x0, x19
  60:	mov	w1, w21
  64:	ldp	x20, x19, [sp, #48]
  68:	ldp	x22, x21, [sp, #32]
  6c:	ldr	x23, [sp, #16]
  70:	ldp	x29, x30, [sp], #64
  74:	b	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE27_M_handle_subexpr_lookaheadENSH_11_Match_modeEl>
  78:	ldp	x20, x19, [sp, #48]
  7c:	ldp	x22, x21, [sp, #32]
  80:	ldr	x23, [sp, #16]
  84:	ldp	x29, x30, [sp], #64
  88:	ret

Disassembly of section .text._ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE15_M_handle_matchENSH_11_Match_modeEl:

0000000000000000 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE15_M_handle_matchENSH_11_Match_modeEl>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #16]
   8:	str	x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	add	x29, sp, #0x10
  14:	ldr	x8, [x0, #24]
  18:	ldr	x9, [x0, #40]
  1c:	cmp	x8, x9
  20:	b.eq	88 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE15_M_handle_matchENSH_11_Match_modeEl+0x88>  // b.none
  24:	ldr	x9, [x0, #56]
  28:	ldrb	w8, [x8]
  2c:	mov	x19, x0
  30:	mov	x20, x2
  34:	ldr	x21, [x9, #56]
  38:	strb	w8, [x29, #28]
  3c:	mov	w8, #0x30                  	// #48
  40:	madd	x8, x2, x8, x21
  44:	ldr	x8, [x8, #32]
  48:	cbz	x8, 9c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE15_M_handle_matchENSH_11_Match_modeEl+0x9c>
  4c:	mov	w8, #0x30                  	// #48
  50:	madd	x8, x20, x8, x21
  54:	ldr	x9, [x8, #40]
  58:	add	x0, x8, #0x10
  5c:	add	x1, x29, #0x1c
  60:	blr	x9
  64:	tbz	w0, #0, 88 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE15_M_handle_matchENSH_11_Match_modeEl+0x88>
  68:	mov	w8, #0x30                  	// #48
  6c:	madd	x8, x20, x8, x21
  70:	ldr	x8, [x8, #8]
  74:	add	x0, x19, #0x60
  78:	add	x1, sp, #0x8
  7c:	mov	x2, x19
  80:	str	x8, [sp, #8]
  84:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE15_M_handle_matchENSH_11_Match_modeEl>
  88:	ldp	x20, x19, [sp, #48]
  8c:	ldr	x21, [sp, #32]
  90:	ldp	x29, x30, [sp, #16]
  94:	add	sp, sp, #0x40
  98:	ret
  9c:	bl	0 <_ZSt25__throw_bad_function_callv>

Disassembly of section .text._ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE17_M_handle_backrefENSH_11_Match_modeEl:

0000000000000000 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE17_M_handle_backrefENSH_11_Match_modeEl>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #16]
   8:	str	x25, [sp, #32]
   c:	stp	x24, x23, [sp, #48]
  10:	stp	x22, x21, [sp, #64]
  14:	stp	x20, x19, [sp, #80]
  18:	add	x29, sp, #0x10
  1c:	ldr	x8, [x0, #56]
  20:	ldr	x9, [x0]
  24:	mov	w10, #0x18                  	// #24
  28:	ldr	x23, [x8, #56]
  2c:	mov	w8, #0x30                  	// #48
  30:	madd	x8, x2, x8, x23
  34:	ldr	x8, [x8, #16]
  38:	madd	x10, x8, x10, x9
  3c:	ldrb	w11, [x10, #16]
  40:	cbz	w11, 13c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE17_M_handle_backrefENSH_11_Match_modeEl+0x13c>
  44:	ldr	x3, [x0, #24]
  48:	ldr	x24, [x0, #40]
  4c:	mov	x20, x2
  50:	mov	x19, x0
  54:	mov	w21, w1
  58:	cmp	x24, x3
  5c:	b.eq	9c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE17_M_handle_backrefENSH_11_Match_modeEl+0x9c>  // b.none
  60:	mov	w11, #0x18                  	// #24
  64:	madd	x11, x8, x11, x9
  68:	ldr	x12, [x10]
  6c:	ldr	x11, [x11, #8]
  70:	subs	x12, x11, x12
  74:	add	x11, x3, x12
  78:	b.eq	a8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE17_M_handle_backrefENSH_11_Match_modeEl+0xa8>  // b.none
  7c:	sub	x13, x24, #0x1
  80:	mov	x22, x3
  84:	cmp	x13, x22
  88:	b.eq	b4 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE17_M_handle_backrefENSH_11_Match_modeEl+0xb4>  // b.none
  8c:	subs	x12, x12, #0x1
  90:	add	x22, x22, #0x1
  94:	b.ne	84 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE17_M_handle_backrefENSH_11_Match_modeEl+0x84>  // b.any
  98:	b	ac <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE17_M_handle_backrefENSH_11_Match_modeEl+0xac>
  9c:	mov	x22, x3
  a0:	mov	x24, x3
  a4:	b	b8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE17_M_handle_backrefENSH_11_Match_modeEl+0xb8>
  a8:	mov	x22, x3
  ac:	mov	x24, x11
  b0:	b	b8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE17_M_handle_backrefENSH_11_Match_modeEl+0xb8>
  b4:	mov	x22, x24
  b8:	ldr	x11, [x19, #48]
  bc:	mov	w13, #0x18                  	// #24
  c0:	madd	x8, x8, x13, x9
  c4:	mov	x0, sp
  c8:	ldr	x12, [x11, #16]
  cc:	ldrb	w11, [x11]
  d0:	mov	x4, x22
  d4:	add	x9, x12, #0x50
  d8:	and	w11, w11, #0x1
  dc:	strb	w11, [sp]
  e0:	str	x9, [sp, #8]
  e4:	ldr	x1, [x10]
  e8:	ldr	x2, [x8, #8]
  ec:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE17_M_handle_backrefENSH_11_Match_modeEl>
  f0:	tbz	w0, #0, 13c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE17_M_handle_backrefENSH_11_Match_modeEl+0x13c>
  f4:	ldr	x25, [x19, #24]
  f8:	cmp	x25, x24
  fc:	b.eq	124 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE17_M_handle_backrefENSH_11_Match_modeEl+0x124>  // b.none
 100:	mov	w8, #0x30                  	// #48
 104:	str	x22, [x19, #24]
 108:	madd	x8, x20, x8, x23
 10c:	ldr	x2, [x8, #8]
 110:	mov	x0, x19
 114:	mov	w1, w21
 118:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE17_M_handle_backrefENSH_11_Match_modeEl>
 11c:	str	x25, [x19, #24]
 120:	b	13c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE17_M_handle_backrefENSH_11_Match_modeEl+0x13c>
 124:	mov	w8, #0x30                  	// #48
 128:	madd	x8, x20, x8, x23
 12c:	ldr	x2, [x8, #8]
 130:	mov	x0, x19
 134:	mov	w1, w21
 138:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE17_M_handle_backrefENSH_11_Match_modeEl>
 13c:	ldp	x20, x19, [sp, #80]
 140:	ldp	x22, x21, [sp, #64]
 144:	ldp	x24, x23, [sp, #48]
 148:	ldr	x25, [sp, #32]
 14c:	ldp	x29, x30, [sp, #16]
 150:	add	sp, sp, #0x60
 154:	ret

Disassembly of section .text._ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_handle_acceptENSH_11_Match_modeEl:

0000000000000000 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_handle_acceptENSH_11_Match_modeEl>:
   0:	ldp	x9, x10, [x0, #24]
   4:	mov	x8, x0
   8:	cmp	x9, x10
   c:	b.ne	18 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_handle_acceptENSH_11_Match_modeEl+0x18>  // b.any
  10:	ldrb	w10, [x8, #136]
  14:	tbnz	w10, #5, 38 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_handle_acceptENSH_11_Match_modeEl+0x38>
  18:	and	w10, w1, #0xff
  1c:	cmp	w10, #0x1
  20:	b.eq	30 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_handle_acceptENSH_11_Match_modeEl+0x30>  // b.none
  24:	ldr	x10, [x8, #40]
  28:	cmp	x9, x10
  2c:	b.ne	38 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_handle_acceptENSH_11_Match_modeEl+0x38>  // b.any
  30:	ldrb	w9, [x8, #140]
  34:	cbz	w9, 3c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_handle_acceptENSH_11_Match_modeEl+0x3c>
  38:	ret
  3c:	ldr	x0, [x8, #64]
  40:	mov	w9, #0x1                   	// #1
  44:	mov	x1, x8
  48:	strb	w9, [x8, #140]
  4c:	b	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_handle_acceptENSH_11_Match_modeEl>

Disassembly of section .text._ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE21_M_handle_alternativeENSH_11_Match_modeEl:

0000000000000000 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE21_M_handle_alternativeENSH_11_Match_modeEl>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	stp	x24, x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	ldr	x8, [x0, #56]
  18:	mov	x20, x2
  1c:	mov	x19, x0
  20:	mov	w21, w1
  24:	ldr	x22, [x8, #56]
  28:	ldr	w24, [x8, #24]
  2c:	mov	w8, #0x30                  	// #48
  30:	madd	x8, x2, x8, x22
  34:	ldr	x2, [x8, #16]
  38:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE21_M_handle_alternativeENSH_11_Match_modeEl>
  3c:	ldrb	w23, [x19, #140]
  40:	tbnz	w24, #4, 70 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE21_M_handle_alternativeENSH_11_Match_modeEl+0x70>
  44:	mov	w8, #0x30                  	// #48
  48:	strb	wzr, [x19, #140]
  4c:	madd	x8, x20, x8, x22
  50:	ldr	x2, [x8, #8]
  54:	mov	x0, x19
  58:	mov	w1, w21
  5c:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE21_M_handle_alternativeENSH_11_Match_modeEl>
  60:	ldrb	w8, [x19, #140]
  64:	orr	w8, w8, w23
  68:	strb	w8, [x19, #140]
  6c:	b	74 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE21_M_handle_alternativeENSH_11_Match_modeEl+0x74>
  70:	cbz	w23, 88 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE21_M_handle_alternativeENSH_11_Match_modeEl+0x88>
  74:	ldp	x20, x19, [sp, #48]
  78:	ldp	x22, x21, [sp, #32]
  7c:	ldp	x24, x23, [sp, #16]
  80:	ldp	x29, x30, [sp], #64
  84:	ret
  88:	mov	w8, #0x30                  	// #48
  8c:	madd	x8, x20, x8, x22
  90:	ldr	x2, [x8, #8]
  94:	mov	x0, x19
  98:	mov	w1, w21
  9c:	ldp	x20, x19, [sp, #48]
  a0:	ldp	x22, x21, [sp, #32]
  a4:	ldp	x24, x23, [sp, #16]
  a8:	ldp	x29, x30, [sp], #64
  ac:	b	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE21_M_handle_alternativeENSH_11_Match_modeEl>

Disassembly of section .text._ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_rep_once_moreENSH_11_Match_modeEl:

0000000000000000 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_rep_once_moreENSH_11_Match_modeEl>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	ldr	x8, [x0, #72]
  14:	ldr	x9, [x0, #56]
  18:	add	x21, x8, x2, lsl #4
  1c:	mov	x19, x21
  20:	ldr	x8, [x9, #56]
  24:	ldr	w20, [x19, #8]!
  28:	cbz	w20, 68 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_rep_once_moreENSH_11_Match_modeEl+0x68>
  2c:	ldr	x22, [x21]
  30:	ldr	x9, [x0, #24]
  34:	cmp	x22, x9
  38:	b.ne	70 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_rep_once_moreENSH_11_Match_modeEl+0x70>  // b.any
  3c:	cmp	w20, #0x1
  40:	b.gt	94 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_rep_once_moreENSH_11_Match_modeEl+0x94>
  44:	add	w9, w20, #0x1
  48:	mov	w10, #0x30                  	// #48
  4c:	str	w9, [x19]
  50:	madd	x8, x2, x10, x8
  54:	ldr	x2, [x8, #16]
  58:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_rep_once_moreENSH_11_Match_modeEl>
  5c:	ldr	w8, [x19]
  60:	sub	w20, w8, #0x1
  64:	b	90 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_rep_once_moreENSH_11_Match_modeEl+0x90>
  68:	ldr	x22, [x21]
  6c:	ldr	x9, [x0, #24]
  70:	str	x9, [x21]
  74:	mov	w9, #0x1                   	// #1
  78:	mov	w10, #0x30                  	// #48
  7c:	str	w9, [x19]
  80:	madd	x8, x2, x10, x8
  84:	ldr	x2, [x8, #16]
  88:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_rep_once_moreENSH_11_Match_modeEl>
  8c:	str	x22, [x21]
  90:	str	w20, [x19]
  94:	ldp	x20, x19, [sp, #32]
  98:	ldp	x22, x21, [sp, #16]
  9c:	ldp	x29, x30, [sp], #48
  a0:	ret

Disassembly of section .text._ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_word_boundaryEv:

0000000000000000 <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_word_boundaryEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	ldp	x8, x10, [x0, #24]
  14:	mov	x19, x0
  18:	cmp	x8, x10
  1c:	b.ne	28 <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_word_boundaryEv+0x28>  // b.any
  20:	ldrb	w9, [x19, #136]
  24:	tbnz	w9, #2, e0 <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_word_boundaryEv+0xe0>
  28:	ldr	x9, [x19, #40]
  2c:	cmp	x8, x9
  30:	b.ne	3c <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_word_boundaryEv+0x3c>  // b.any
  34:	ldrb	w11, [x19, #136]
  38:	tbnz	w11, #3, e0 <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_word_boundaryEv+0xe0>
  3c:	adrp	x20, 0 <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_word_boundaryEv>
  40:	ldr	x20, [x20]
  44:	cmp	x8, x10
  48:	b.ne	5c <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_word_boundaryEv+0x5c>  // b.any
  4c:	ldrb	w10, [x19, #136]
  50:	tbnz	w10, #7, 5c <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_word_boundaryEv+0x5c>
  54:	mov	w22, wzr
  58:	b	9c <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_word_boundaryEv+0x9c>
  5c:	ldr	x9, [x19, #48]
  60:	ldurb	w21, [x8, #-1]
  64:	add	x2, x20, #0x1
  68:	mov	x1, x20
  6c:	ldr	x9, [x9, #16]
  70:	mov	w3, wzr
  74:	add	x22, x9, #0x50
  78:	mov	x0, x22
  7c:	bl	0 <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_word_boundaryEv>
  80:	and	x2, x0, #0xffffffff
  84:	mov	x0, x22
  88:	mov	w1, w21
  8c:	bl	0 <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_word_boundaryEv>
  90:	ldr	x8, [x19, #24]
  94:	ldr	x9, [x19, #40]
  98:	and	w22, w0, #0x1
  9c:	cmp	x8, x9
  a0:	b.eq	e8 <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_word_boundaryEv+0xe8>  // b.none
  a4:	ldr	x9, [x19, #48]
  a8:	ldrb	w19, [x8]
  ac:	add	x2, x20, #0x1
  b0:	mov	x1, x20
  b4:	ldr	x9, [x9, #16]
  b8:	mov	w3, wzr
  bc:	add	x21, x9, #0x50
  c0:	mov	x0, x21
  c4:	bl	0 <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_word_boundaryEv>
  c8:	and	x2, x0, #0xffffffff
  cc:	mov	x0, x21
  d0:	mov	w1, w19
  d4:	bl	0 <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_word_boundaryEv>
  d8:	and	w8, w0, #0x1
  dc:	b	ec <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_word_boundaryEv+0xec>
  e0:	mov	w0, wzr
  e4:	b	f4 <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE16_M_word_boundaryEv+0xf4>
  e8:	mov	w8, wzr
  ec:	cmp	w22, w8
  f0:	cset	w0, ne  // ne = any
  f4:	ldp	x20, x19, [sp, #32]
  f8:	ldp	x22, x21, [sp, #16]
  fc:	ldp	x29, x30, [sp], #48
 100:	ret

Disassembly of section .text._ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl:

0000000000000000 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl>:
   0:	sub	sp, sp, #0xd0
   4:	stp	x29, x30, [sp, #176]
   8:	stp	x20, x19, [sp, #192]
   c:	add	x29, sp, #0xb0
  10:	mov	x19, x0
  14:	mov	x20, x1
  18:	sub	x0, x29, #0x18
  1c:	mov	x1, x19
  20:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl>
  24:	ldr	x1, [x19, #24]
  28:	ldp	x2, x4, [x19, #40]
  2c:	ldr	w5, [x19, #136]
  30:	add	x0, sp, #0x8
  34:	sub	x3, x29, #0x18
  38:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl>
  3c:	ldr	x8, [sp, #40]
  40:	add	x0, sp, #0x8
  44:	mov	w1, #0x1                   	// #1
  48:	str	x20, [sp, #136]
  4c:	str	x8, [sp, #32]
  50:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl>
  54:	tbz	w0, #0, c4 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0xc4>
  58:	ldp	x12, x11, [x29, #-24]
  5c:	cmp	x11, x12
  60:	b.eq	bc <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0xbc>  // b.none
  64:	mov	x10, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  68:	mov	x8, xzr
  6c:	mov	x9, xzr
  70:	movk	x10, #0xaaab
  74:	add	x14, x12, x8
  78:	ldrb	w13, [x14, #16]
  7c:	cbz	w13, a0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0xa0>
  80:	ldr	x11, [x19]
  84:	ldr	x12, [x14]
  88:	add	x11, x11, x8
  8c:	str	x12, [x11]
  90:	ldr	x12, [x14, #8]
  94:	strb	w13, [x11, #16]
  98:	str	x12, [x11, #8]
  9c:	ldp	x12, x11, [x29, #-24]
  a0:	sub	x13, x11, x12
  a4:	asr	x13, x13, #3
  a8:	add	x9, x9, #0x1
  ac:	mul	x13, x13, x10
  b0:	cmp	x9, x13
  b4:	add	x8, x8, #0x18
  b8:	b.cc	74 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0x74>  // b.lo, b.ul, b.last
  bc:	mov	w19, #0x1                   	// #1
  c0:	b	c8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0xc8>
  c4:	mov	w19, wzr
  c8:	ldr	x0, [sp, #128]
  cc:	cbz	x0, d4 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0xd4>
  d0:	bl	0 <_ZdaPv>
  d4:	add	x8, sp, #0x8
  d8:	add	x0, x8, #0x60
  dc:	str	xzr, [sp, #128]
  e0:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl>
  e4:	ldr	x0, [sp, #80]
  e8:	cbz	x0, f0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0xf0>
  ec:	bl	0 <_ZdlPv>
  f0:	ldr	x0, [sp, #8]
  f4:	cbz	x0, fc <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0xfc>
  f8:	bl	0 <_ZdlPv>
  fc:	ldur	x0, [x29, #-24]
 100:	cbz	x0, 108 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb0EE12_M_lookaheadEl+0x108>
 104:	bl	0 <_ZdlPv>
 108:	mov	w0, w19
 10c:	ldp	x20, x19, [sp, #192]
 110:	ldp	x29, x30, [sp, #176]
 114:	add	sp, sp, #0xd0
 118:	ret

Disassembly of section .text._ZNSt8__detail16_Backref_matcherIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS5_12regex_traitsIcEEE8_M_applyESB_SB_SB_SB_:

0000000000000000 <_ZNSt8__detail16_Backref_matcherIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS5_12regex_traitsIcEEE8_M_applyESB_SB_SB_SB_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	add	x29, sp, #0x10
  18:	ldrb	w8, [x0]
  1c:	mov	x23, x4
  20:	mov	x19, x3
  24:	mov	x21, x2
  28:	mov	x20, x1
  2c:	cbz	w8, b4 <_ZNSt8__detail16_Backref_matcherIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS5_12regex_traitsIcEEE8_M_applyESB_SB_SB_SB_+0xb4>
  30:	ldr	x1, [x0, #8]
  34:	add	x0, sp, #0x8
  38:	bl	0 <_ZNSt6localeC1ERKS_>
  3c:	add	x0, sp, #0x8
  40:	bl	0 <_ZSt9use_facetISt5ctypeIcEERKT_RKSt6locale>
  44:	mov	x22, x0
  48:	add	x0, sp, #0x8
  4c:	bl	0 <_ZNSt6localeD1Ev>
  50:	sub	x8, x21, x20
  54:	sub	x9, x23, x19
  58:	cmp	x8, x9
  5c:	b.ne	e0 <_ZNSt8__detail16_Backref_matcherIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS5_12regex_traitsIcEEE8_M_applyESB_SB_SB_SB_+0xe0>  // b.any
  60:	cmp	x20, x21
  64:	b.eq	e8 <_ZNSt8__detail16_Backref_matcherIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS5_12regex_traitsIcEEE8_M_applyESB_SB_SB_SB_+0xe8>  // b.none
  68:	ldr	x8, [x22]
  6c:	ldrb	w1, [x20]
  70:	ldrb	w23, [x19]
  74:	mov	x0, x22
  78:	ldr	x8, [x8, #32]
  7c:	blr	x8
  80:	ldr	x8, [x22]
  84:	and	w24, w0, #0xff
  88:	mov	x0, x22
  8c:	mov	w1, w23
  90:	ldr	x8, [x8, #32]
  94:	blr	x8
  98:	cmp	w24, w0, uxtb
  9c:	b.ne	e0 <_ZNSt8__detail16_Backref_matcherIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS5_12regex_traitsIcEEE8_M_applyESB_SB_SB_SB_+0xe0>  // b.any
  a0:	add	x20, x20, #0x1
  a4:	cmp	x21, x20
  a8:	add	x19, x19, #0x1
  ac:	b.ne	68 <_ZNSt8__detail16_Backref_matcherIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS5_12regex_traitsIcEEE8_M_applyESB_SB_SB_SB_+0x68>  // b.any
  b0:	b	e8 <_ZNSt8__detail16_Backref_matcherIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS5_12regex_traitsIcEEE8_M_applyESB_SB_SB_SB_+0xe8>
  b4:	sub	x2, x21, x20
  b8:	sub	x8, x23, x19
  bc:	cmp	x2, x8
  c0:	b.ne	e0 <_ZNSt8__detail16_Backref_matcherIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS5_12regex_traitsIcEEE8_M_applyESB_SB_SB_SB_+0xe0>  // b.any
  c4:	cbz	x2, e8 <_ZNSt8__detail16_Backref_matcherIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS5_12regex_traitsIcEEE8_M_applyESB_SB_SB_SB_+0xe8>
  c8:	mov	x0, x20
  cc:	mov	x1, x19
  d0:	bl	0 <bcmp>
  d4:	cmp	w0, #0x0
  d8:	cset	w0, eq  // eq = none
  dc:	b	ec <_ZNSt8__detail16_Backref_matcherIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS5_12regex_traitsIcEEE8_M_applyESB_SB_SB_SB_+0xec>
  e0:	mov	w0, wzr
  e4:	b	ec <_ZNSt8__detail16_Backref_matcherIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEENS5_12regex_traitsIcEEE8_M_applyESB_SB_SB_SB_+0xec>
  e8:	mov	w0, #0x1                   	// #1
  ec:	ldp	x20, x19, [sp, #64]
  f0:	ldp	x22, x21, [sp, #48]
  f4:	ldp	x24, x23, [sp, #32]
  f8:	ldp	x29, x30, [sp, #16]
  fc:	add	sp, sp, #0x50
 100:	ret

Disassembly of section .text._ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EEaSERKSE_:

0000000000000000 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EEaSERKSE_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	str	x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	mov	x19, x0
  18:	cmp	x1, x0
  1c:	b.eq	1a8 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EEaSERKSE_+0x1a8>  // b.none
  20:	ldp	x22, x23, [x1]
  24:	ldr	x9, [x19, #16]
  28:	ldr	x8, [x19]
  2c:	mov	x10, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  30:	sub	x11, x23, x22
  34:	movk	x10, #0xaaab
  38:	sub	x9, x9, x8
  3c:	asr	x12, x11, #3
  40:	asr	x9, x9, #3
  44:	mul	x20, x12, x10
  48:	mul	x9, x9, x10
  4c:	cmp	x20, x9
  50:	b.ls	a8 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EEaSERKSE_+0xa8>  // b.plast
  54:	mov	x0, x19
  58:	mov	x1, x20
  5c:	bl	0 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EEaSERKSE_>
  60:	cmp	x22, x23
  64:	mov	x21, x0
  68:	b.eq	88 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EEaSERKSE_+0x88>  // b.none
  6c:	mov	x8, x21
  70:	ldr	x9, [x22, #16]
  74:	ldr	q0, [x22], #24
  78:	str	x9, [x8, #16]
  7c:	cmp	x23, x22
  80:	str	q0, [x8], #24
  84:	b.ne	70 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EEaSERKSE_+0x70>  // b.any
  88:	ldr	x0, [x19]
  8c:	cbz	x0, 94 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EEaSERKSE_+0x94>
  90:	bl	0 <_ZdlPv>
  94:	mov	w8, #0x18                  	// #24
  98:	madd	x8, x20, x8, x21
  9c:	str	x21, [x19]
  a0:	str	x8, [x19, #16]
  a4:	b	198 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EEaSERKSE_+0x198>
  a8:	ldr	x9, [x19, #8]
  ac:	sub	x12, x9, x8
  b0:	asr	x13, x12, #3
  b4:	mul	x10, x13, x10
  b8:	cmp	x10, x20
  bc:	b.cs	150 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EEaSERKSE_+0x150>  // b.hs, b.nlast
  c0:	cmp	x12, #0x1
  c4:	b.lt	124 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EEaSERKSE_+0x124>  // b.tstop
  c8:	mov	x9, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  cc:	movk	x9, #0xaaab
  d0:	umulh	x9, x12, x9
  d4:	lsr	x9, x9, #4
  d8:	add	x9, x9, #0x1
  dc:	ldr	x10, [x22]
  e0:	sub	x9, x9, #0x1
  e4:	cmp	x9, #0x1
  e8:	str	x10, [x8]
  ec:	ldr	x10, [x22, #8]
  f0:	str	x10, [x8, #8]
  f4:	ldrb	w10, [x22, #16]
  f8:	add	x22, x22, #0x18
  fc:	strb	w10, [x8, #16]
 100:	add	x8, x8, #0x18
 104:	b.gt	dc <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EEaSERKSE_+0xdc>
 108:	ldp	x8, x9, [x19]
 10c:	ldp	x22, x23, [x1]
 110:	mov	x10, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 114:	movk	x10, #0xaaab
 118:	sub	x8, x9, x8
 11c:	asr	x8, x8, #3
 120:	mul	x10, x8, x10
 124:	mov	w8, #0x18                  	// #24
 128:	madd	x8, x10, x8, x22
 12c:	cmp	x8, x23
 130:	b.eq	198 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EEaSERKSE_+0x198>  // b.none
 134:	ldr	x10, [x8, #16]
 138:	ldr	q0, [x8], #24
 13c:	str	x10, [x9, #16]
 140:	cmp	x23, x8
 144:	str	q0, [x9], #24
 148:	b.ne	134 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EEaSERKSE_+0x134>  // b.any
 14c:	b	198 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EEaSERKSE_+0x198>
 150:	cmp	x11, #0x1
 154:	b.lt	198 <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EEaSERKSE_+0x198>  // b.tstop
 158:	mov	x9, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
 15c:	movk	x9, #0xaaab
 160:	umulh	x9, x11, x9
 164:	lsr	x9, x9, #4
 168:	add	x9, x9, #0x1
 16c:	ldr	x10, [x22]
 170:	sub	x9, x9, #0x1
 174:	cmp	x9, #0x1
 178:	str	x10, [x8]
 17c:	ldr	x10, [x22, #8]
 180:	str	x10, [x8, #8]
 184:	ldrb	w10, [x22, #16]
 188:	add	x22, x22, #0x18
 18c:	strb	w10, [x8, #16]
 190:	add	x8, x8, #0x18
 194:	b.gt	16c <_ZNSt6vectorINSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS0_12basic_stringIcSt11char_traitsIcESaIcEEEEEEESaISC_EEaSERKSE_+0x16c>
 198:	ldr	x8, [x19]
 19c:	mov	w9, #0x18                  	// #24
 1a0:	madd	x8, x20, x9, x8
 1a4:	str	x8, [x19, #8]
 1a8:	mov	x0, x19
 1ac:	ldp	x20, x19, [sp, #48]
 1b0:	ldp	x22, x21, [sp, #32]
 1b4:	ldr	x23, [sp, #16]
 1b8:	ldp	x29, x30, [sp], #64
 1bc:	ret

Disassembly of section .text._ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb1EE:

0000000000000000 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb1EE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	mov	w19, w1
  10:	ldr	x1, [x0, #64]
  14:	mov	x20, x0
  18:	strb	wzr, [x0, #116]
  1c:	str	xzr, [x0, #104]
  20:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb1EE>
  24:	ldr	x2, [x20, #96]
  28:	mov	x0, x20
  2c:	mov	w1, w19
  30:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_main_dispatchENSH_11_Match_modeESt17integral_constantIbLb1EE>
  34:	ldrb	w0, [x20, #116]
  38:	ldp	x20, x19, [sp, #16]
  3c:	ldp	x29, x30, [sp], #32
  40:	ret

Disassembly of section .text._ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl:

0000000000000000 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	stp	x24, x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	adrp	x23, 0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl>
  18:	mov	x20, x2
  1c:	mov	w19, w1
  20:	mov	x21, x0
  24:	mov	w22, #0x30                  	// #48
  28:	add	x23, x23, #0x0
  2c:	ldr	x8, [x21, #56]
  30:	ldr	x24, [x8, #56]
  34:	mul	x8, x20, x22
  38:	ldr	w8, [x24, x8]
  3c:	sub	w8, w8, #0x1
  40:	cmp	w8, #0xb
  44:	b.hi	174 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x174>  // b.pmore
  48:	adr	x9, 58 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x58>
  4c:	ldrb	w10, [x23, x8]
  50:	add	x9, x9, x10, lsl #2
  54:	br	x9
  58:	ldp	x8, x9, [x21, #24]
  5c:	cmp	x8, x9
  60:	b.ne	174 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x174>  // b.any
  64:	ldrb	w8, [x21, #112]
  68:	tst	w8, #0xffffff81
  6c:	b.eq	b0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0xb0>  // b.none
  70:	b	174 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x174>
  74:	ldr	x8, [x21, #24]
  78:	ldr	x9, [x21, #40]
  7c:	cmp	x8, x9
  80:	b.ne	174 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x174>  // b.any
  84:	ldrb	w8, [x21, #112]
  88:	tbz	w8, #1, b0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0xb0>
  8c:	b	174 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x174>
  90:	mov	x0, x21
  94:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl>
  98:	madd	x8, x20, x22, x24
  9c:	ldrb	w8, [x8, #24]
  a0:	and	w9, w0, #0x1
  a4:	eor	w8, w8, #0x1
  a8:	cmp	w8, w9
  ac:	b.ne	174 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x174>  // b.any
  b0:	madd	x8, x20, x22, x24
  b4:	ldr	x20, [x8, #8]
  b8:	b	2c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl+0x2c>
  bc:	mov	x0, x21
  c0:	mov	w1, w19
  c4:	mov	x2, x20
  c8:	ldp	x20, x19, [sp, #48]
  cc:	ldp	x22, x21, [sp, #32]
  d0:	ldp	x24, x23, [sp, #16]
  d4:	ldp	x29, x30, [sp], #64
  d8:	b	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl>
  dc:	mov	x0, x21
  e0:	mov	w1, w19
  e4:	mov	x2, x20
  e8:	ldp	x20, x19, [sp, #48]
  ec:	ldp	x22, x21, [sp, #32]
  f0:	ldp	x24, x23, [sp, #16]
  f4:	ldp	x29, x30, [sp], #64
  f8:	b	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl>
  fc:	mov	x0, x21
 100:	mov	w1, w19
 104:	mov	x2, x20
 108:	ldp	x20, x19, [sp, #48]
 10c:	ldp	x22, x21, [sp, #32]
 110:	ldp	x24, x23, [sp, #16]
 114:	ldp	x29, x30, [sp], #64
 118:	b	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl>
 11c:	mov	x0, x21
 120:	mov	w1, w19
 124:	mov	x2, x20
 128:	ldp	x20, x19, [sp, #48]
 12c:	ldp	x22, x21, [sp, #32]
 130:	ldp	x24, x23, [sp, #16]
 134:	ldp	x29, x30, [sp], #64
 138:	b	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl>
 13c:	mov	w8, #0x30                  	// #48
 140:	madd	x8, x20, x8, x24
 144:	ldr	x9, [x8, #16]
 148:	ldr	x20, [x21]
 14c:	ldr	x10, [x21, #24]
 150:	mov	w11, #0x18                  	// #24
 154:	mul	x22, x9, x11
 158:	ldr	x23, [x20, x22]
 15c:	str	x10, [x20, x22]
 160:	ldr	x2, [x8, #8]
 164:	mov	x0, x21
 168:	mov	w1, w19
 16c:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl>
 170:	str	x23, [x20, x22]
 174:	ldp	x20, x19, [sp, #48]
 178:	ldp	x22, x21, [sp, #32]
 17c:	ldp	x24, x23, [sp, #16]
 180:	ldp	x29, x30, [sp], #64
 184:	ret
 188:	mov	x0, x21
 18c:	mov	w1, w19
 190:	mov	x2, x20
 194:	ldp	x20, x19, [sp, #48]
 198:	ldp	x22, x21, [sp, #32]
 19c:	ldp	x24, x23, [sp, #16]
 1a0:	ldp	x29, x30, [sp], #64
 1a4:	b	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl>
 1a8:	mov	x0, x21
 1ac:	mov	w1, w19
 1b0:	mov	x2, x20
 1b4:	ldp	x20, x19, [sp, #48]
 1b8:	ldp	x22, x21, [sp, #32]
 1bc:	ldp	x24, x23, [sp, #16]
 1c0:	ldp	x29, x30, [sp], #64
 1c4:	b	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl>
 1c8:	mov	x0, x21
 1cc:	mov	w1, w19
 1d0:	mov	x2, x20
 1d4:	ldp	x20, x19, [sp, #48]
 1d8:	ldp	x22, x21, [sp, #32]
 1dc:	ldp	x24, x23, [sp, #16]
 1e0:	ldp	x29, x30, [sp], #64
 1e4:	b	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE6_M_dfsENSH_11_Match_modeEl>

Disassembly of section .text._ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_handle_repeatENSH_11_Match_modeEl:

0000000000000000 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_handle_repeatENSH_11_Match_modeEl>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	ldr	x8, [x0, #56]
  14:	mov	x19, x2
  18:	mov	x20, x0
  1c:	mov	w21, w1
  20:	ldr	x22, [x8, #56]
  24:	mov	w8, #0x30                  	// #48
  28:	madd	x8, x2, x8, x22
  2c:	ldrb	w8, [x8, #24]
  30:	cbz	w8, 70 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_handle_repeatENSH_11_Match_modeEl+0x70>
  34:	mov	w8, #0x30                  	// #48
  38:	madd	x8, x19, x8, x22
  3c:	ldr	x2, [x8, #8]
  40:	mov	x0, x20
  44:	mov	w1, w21
  48:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_handle_repeatENSH_11_Match_modeEl>
  4c:	ldrb	w8, [x20, #116]
  50:	cbnz	w8, 88 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_handle_repeatENSH_11_Match_modeEl+0x88>
  54:	mov	x0, x20
  58:	mov	w1, w21
  5c:	mov	x2, x19
  60:	ldp	x20, x19, [sp, #32]
  64:	ldp	x22, x21, [sp, #16]
  68:	ldp	x29, x30, [sp], #48
  6c:	b	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_handle_repeatENSH_11_Match_modeEl>
  70:	mov	x0, x20
  74:	mov	w1, w21
  78:	mov	x2, x19
  7c:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_handle_repeatENSH_11_Match_modeEl>
  80:	ldrb	w8, [x20, #116]
  84:	cbz	w8, 98 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_handle_repeatENSH_11_Match_modeEl+0x98>
  88:	ldp	x20, x19, [sp, #32]
  8c:	ldp	x22, x21, [sp, #16]
  90:	ldp	x29, x30, [sp], #48
  94:	ret
  98:	mov	w8, #0x30                  	// #48
  9c:	madd	x8, x19, x8, x22
  a0:	ldr	x2, [x8, #8]
  a4:	mov	x0, x20
  a8:	mov	w1, w21
  ac:	ldp	x20, x19, [sp, #32]
  b0:	ldp	x22, x21, [sp, #16]
  b4:	ldp	x29, x30, [sp], #48
  b8:	b	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_handle_repeatENSH_11_Match_modeEl>

Disassembly of section .text._ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE21_M_handle_subexpr_endENSH_11_Match_modeEl:

0000000000000000 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE21_M_handle_subexpr_endENSH_11_Match_modeEl>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	ldr	x8, [x0, #56]
  14:	mov	w9, #0x30                  	// #48
  18:	ldr	x10, [x0]
  1c:	ldr	x12, [x0, #24]
  20:	ldr	x8, [x8, #56]
  24:	mov	w11, #0x18                  	// #24
  28:	mov	w13, #0x1                   	// #1
  2c:	madd	x8, x2, x9, x8
  30:	ldr	x9, [x8, #16]
  34:	madd	x19, x9, x11, x10
  38:	ldp	x20, x21, [x19]
  3c:	str	x12, [x19, #8]
  40:	ldrb	w22, [x19, #16]
  44:	strb	w13, [x19, #16]
  48:	ldr	x2, [x8, #8]
  4c:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE21_M_handle_subexpr_endENSH_11_Match_modeEl>
  50:	stp	x20, x21, [x19]
  54:	strb	w22, [x19, #16]
  58:	ldp	x20, x19, [sp, #32]
  5c:	ldp	x22, x21, [sp, #16]
  60:	ldp	x29, x30, [sp], #48
  64:	ret

Disassembly of section .text._ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE27_M_handle_subexpr_lookaheadENSH_11_Match_modeEl:

0000000000000000 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE27_M_handle_subexpr_lookaheadENSH_11_Match_modeEl>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	str	x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	ldr	x8, [x0, #56]
  18:	mov	w21, w1
  1c:	mov	x20, x2
  20:	mov	x19, x0
  24:	ldr	x22, [x8, #56]
  28:	mov	w8, #0x30                  	// #48
  2c:	madd	x23, x2, x8, x22
  30:	ldr	x8, [x23, #16]
  34:	mov	x1, x8
  38:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE27_M_handle_subexpr_lookaheadENSH_11_Match_modeEl>
  3c:	ldrb	w8, [x23, #24]
  40:	and	w9, w0, #0x1
  44:	eor	w8, w8, #0x1
  48:	cmp	w8, w9
  4c:	b.ne	78 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE27_M_handle_subexpr_lookaheadENSH_11_Match_modeEl+0x78>  // b.any
  50:	mov	w8, #0x30                  	// #48
  54:	madd	x8, x20, x8, x22
  58:	ldr	x2, [x8, #8]
  5c:	mov	x0, x19
  60:	mov	w1, w21
  64:	ldp	x20, x19, [sp, #48]
  68:	ldp	x22, x21, [sp, #32]
  6c:	ldr	x23, [sp, #16]
  70:	ldp	x29, x30, [sp], #64
  74:	b	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE27_M_handle_subexpr_lookaheadENSH_11_Match_modeEl>
  78:	ldp	x20, x19, [sp, #48]
  7c:	ldp	x22, x21, [sp, #32]
  80:	ldr	x23, [sp, #16]
  84:	ldp	x29, x30, [sp], #64
  88:	ret

Disassembly of section .text._ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE15_M_handle_matchENSH_11_Match_modeEl:

0000000000000000 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE15_M_handle_matchENSH_11_Match_modeEl>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	add	x29, sp, #0x10
  14:	ldr	x8, [x0, #24]
  18:	ldr	x9, [x0, #40]
  1c:	cmp	x8, x9
  20:	b.eq	9c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE15_M_handle_matchENSH_11_Match_modeEl+0x9c>  // b.none
  24:	ldr	x9, [x0, #56]
  28:	ldrb	w8, [x8]
  2c:	mov	x20, x2
  30:	mov	x19, x0
  34:	ldr	x22, [x9, #56]
  38:	sturb	w8, [x29, #-4]
  3c:	mov	w8, #0x30                  	// #48
  40:	madd	x8, x2, x8, x22
  44:	ldr	x8, [x8, #32]
  48:	cbz	x8, b0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE15_M_handle_matchENSH_11_Match_modeEl+0xb0>
  4c:	mov	w8, #0x30                  	// #48
  50:	madd	x8, x20, x8, x22
  54:	ldr	x9, [x8, #40]
  58:	mov	w21, w1
  5c:	add	x0, x8, #0x10
  60:	sub	x1, x29, #0x4
  64:	blr	x9
  68:	tbz	w0, #0, 9c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE15_M_handle_matchENSH_11_Match_modeEl+0x9c>
  6c:	ldr	x8, [x19, #24]
  70:	mov	w9, #0x30                  	// #48
  74:	mov	x0, x19
  78:	mov	w1, w21
  7c:	add	x8, x8, #0x1
  80:	str	x8, [x19, #24]
  84:	madd	x8, x20, x9, x22
  88:	ldr	x2, [x8, #8]
  8c:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE15_M_handle_matchENSH_11_Match_modeEl>
  90:	ldr	x8, [x19, #24]
  94:	sub	x8, x8, #0x1
  98:	str	x8, [x19, #24]
  9c:	ldp	x20, x19, [sp, #48]
  a0:	ldp	x22, x21, [sp, #32]
  a4:	ldp	x29, x30, [sp, #16]
  a8:	add	sp, sp, #0x40
  ac:	ret
  b0:	bl	0 <_ZSt25__throw_bad_function_callv>

Disassembly of section .text._ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE17_M_handle_backrefENSH_11_Match_modeEl:

0000000000000000 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE17_M_handle_backrefENSH_11_Match_modeEl>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #16]
   8:	str	x25, [sp, #32]
   c:	stp	x24, x23, [sp, #48]
  10:	stp	x22, x21, [sp, #64]
  14:	stp	x20, x19, [sp, #80]
  18:	add	x29, sp, #0x10
  1c:	ldr	x8, [x0, #56]
  20:	ldr	x9, [x0]
  24:	mov	w10, #0x18                  	// #24
  28:	ldr	x23, [x8, #56]
  2c:	mov	w8, #0x30                  	// #48
  30:	madd	x8, x2, x8, x23
  34:	ldr	x8, [x8, #16]
  38:	madd	x10, x8, x10, x9
  3c:	ldrb	w11, [x10, #16]
  40:	cbz	w11, 13c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE17_M_handle_backrefENSH_11_Match_modeEl+0x13c>
  44:	ldr	x3, [x0, #24]
  48:	ldr	x24, [x0, #40]
  4c:	mov	x20, x2
  50:	mov	x19, x0
  54:	mov	w21, w1
  58:	cmp	x24, x3
  5c:	b.eq	9c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE17_M_handle_backrefENSH_11_Match_modeEl+0x9c>  // b.none
  60:	mov	w11, #0x18                  	// #24
  64:	madd	x11, x8, x11, x9
  68:	ldr	x12, [x10]
  6c:	ldr	x11, [x11, #8]
  70:	subs	x12, x11, x12
  74:	add	x11, x3, x12
  78:	b.eq	a8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE17_M_handle_backrefENSH_11_Match_modeEl+0xa8>  // b.none
  7c:	sub	x13, x24, #0x1
  80:	mov	x22, x3
  84:	cmp	x13, x22
  88:	b.eq	b4 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE17_M_handle_backrefENSH_11_Match_modeEl+0xb4>  // b.none
  8c:	subs	x12, x12, #0x1
  90:	add	x22, x22, #0x1
  94:	b.ne	84 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE17_M_handle_backrefENSH_11_Match_modeEl+0x84>  // b.any
  98:	b	ac <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE17_M_handle_backrefENSH_11_Match_modeEl+0xac>
  9c:	mov	x22, x3
  a0:	mov	x24, x3
  a4:	b	b8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE17_M_handle_backrefENSH_11_Match_modeEl+0xb8>
  a8:	mov	x22, x3
  ac:	mov	x24, x11
  b0:	b	b8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE17_M_handle_backrefENSH_11_Match_modeEl+0xb8>
  b4:	mov	x22, x24
  b8:	ldr	x11, [x19, #48]
  bc:	mov	w13, #0x18                  	// #24
  c0:	madd	x8, x8, x13, x9
  c4:	mov	x0, sp
  c8:	ldr	x12, [x11, #16]
  cc:	ldrb	w11, [x11]
  d0:	mov	x4, x22
  d4:	add	x9, x12, #0x50
  d8:	and	w11, w11, #0x1
  dc:	strb	w11, [sp]
  e0:	str	x9, [sp, #8]
  e4:	ldr	x1, [x10]
  e8:	ldr	x2, [x8, #8]
  ec:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE17_M_handle_backrefENSH_11_Match_modeEl>
  f0:	tbz	w0, #0, 13c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE17_M_handle_backrefENSH_11_Match_modeEl+0x13c>
  f4:	ldr	x25, [x19, #24]
  f8:	cmp	x25, x24
  fc:	b.eq	124 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE17_M_handle_backrefENSH_11_Match_modeEl+0x124>  // b.none
 100:	mov	w8, #0x30                  	// #48
 104:	str	x22, [x19, #24]
 108:	madd	x8, x20, x8, x23
 10c:	ldr	x2, [x8, #8]
 110:	mov	x0, x19
 114:	mov	w1, w21
 118:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE17_M_handle_backrefENSH_11_Match_modeEl>
 11c:	str	x25, [x19, #24]
 120:	b	13c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE17_M_handle_backrefENSH_11_Match_modeEl+0x13c>
 124:	mov	w8, #0x30                  	// #48
 128:	madd	x8, x20, x8, x23
 12c:	ldr	x2, [x8, #8]
 130:	mov	x0, x19
 134:	mov	w1, w21
 138:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE17_M_handle_backrefENSH_11_Match_modeEl>
 13c:	ldp	x20, x19, [sp, #80]
 140:	ldp	x22, x21, [sp, #64]
 144:	ldp	x24, x23, [sp, #48]
 148:	ldr	x25, [sp, #32]
 14c:	ldp	x29, x30, [sp, #16]
 150:	add	sp, sp, #0x60
 154:	ret

Disassembly of section .text._ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_handle_acceptENSH_11_Match_modeEl:

0000000000000000 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_handle_acceptENSH_11_Match_modeEl>:
   0:	ldr	x9, [x0, #24]
   4:	mov	x8, x0
   8:	tst	w1, #0xff
   c:	b.eq	18 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_handle_acceptENSH_11_Match_modeEl+0x18>  // b.none
  10:	mov	w12, #0x1                   	// #1
  14:	b	24 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_handle_acceptENSH_11_Match_modeEl+0x24>
  18:	ldr	x10, [x8, #40]
  1c:	cmp	x9, x10
  20:	cset	w12, eq  // eq = none
  24:	ldr	x10, [x8, #32]
  28:	strb	w12, [x8, #116]
  2c:	subs	x11, x9, x10
  30:	b.ne	3c <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_handle_acceptENSH_11_Match_modeEl+0x3c>  // b.any
  34:	ldrb	w13, [x8, #112]
  38:	tbnz	w13, #5, 80 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_handle_acceptENSH_11_Match_modeEl+0x80>
  3c:	cbz	w12, 70 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_handle_acceptENSH_11_Match_modeEl+0x70>
  40:	ldr	x12, [x8, #56]
  44:	ldrb	w12, [x12, #24]
  48:	tbnz	w12, #4, 74 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_handle_acceptENSH_11_Match_modeEl+0x74>
  4c:	ldr	x12, [x8, #104]
  50:	cbz	x12, 60 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_handle_acceptENSH_11_Match_modeEl+0x60>
  54:	sub	x10, x12, x10
  58:	cmp	x10, x11
  5c:	b.ge	70 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_handle_acceptENSH_11_Match_modeEl+0x70>  // b.tcont
  60:	ldr	x0, [x8, #64]
  64:	mov	x1, x8
  68:	str	x9, [x8, #104]
  6c:	b	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_handle_acceptENSH_11_Match_modeEl>
  70:	ret
  74:	ldr	x0, [x8, #64]
  78:	mov	x1, x8
  7c:	b	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_handle_acceptENSH_11_Match_modeEl>
  80:	strb	wzr, [x8, #116]
  84:	ret

Disassembly of section .text._ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE21_M_handle_alternativeENSH_11_Match_modeEl:

0000000000000000 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE21_M_handle_alternativeENSH_11_Match_modeEl>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	stp	x24, x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	ldr	x8, [x0, #56]
  18:	mov	x20, x2
  1c:	mov	x19, x0
  20:	mov	w21, w1
  24:	ldr	x22, [x8, #56]
  28:	ldr	w24, [x8, #24]
  2c:	mov	w8, #0x30                  	// #48
  30:	madd	x8, x2, x8, x22
  34:	ldr	x2, [x8, #16]
  38:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE21_M_handle_alternativeENSH_11_Match_modeEl>
  3c:	ldrb	w23, [x19, #116]
  40:	tbnz	w24, #4, 70 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE21_M_handle_alternativeENSH_11_Match_modeEl+0x70>
  44:	mov	w8, #0x30                  	// #48
  48:	strb	wzr, [x19, #116]
  4c:	madd	x8, x20, x8, x22
  50:	ldr	x2, [x8, #8]
  54:	mov	x0, x19
  58:	mov	w1, w21
  5c:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE21_M_handle_alternativeENSH_11_Match_modeEl>
  60:	ldrb	w8, [x19, #116]
  64:	orr	w8, w8, w23
  68:	strb	w8, [x19, #116]
  6c:	b	74 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE21_M_handle_alternativeENSH_11_Match_modeEl+0x74>
  70:	cbz	w23, 88 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE21_M_handle_alternativeENSH_11_Match_modeEl+0x88>
  74:	ldp	x20, x19, [sp, #48]
  78:	ldp	x22, x21, [sp, #32]
  7c:	ldp	x24, x23, [sp, #16]
  80:	ldp	x29, x30, [sp], #64
  84:	ret
  88:	mov	w8, #0x30                  	// #48
  8c:	madd	x8, x20, x8, x22
  90:	ldr	x2, [x8, #8]
  94:	mov	x0, x19
  98:	mov	w1, w21
  9c:	ldp	x20, x19, [sp, #48]
  a0:	ldp	x22, x21, [sp, #32]
  a4:	ldp	x24, x23, [sp, #16]
  a8:	ldp	x29, x30, [sp], #64
  ac:	b	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE21_M_handle_alternativeENSH_11_Match_modeEl>

Disassembly of section .text._ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_rep_once_moreENSH_11_Match_modeEl:

0000000000000000 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_rep_once_moreENSH_11_Match_modeEl>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	ldr	x8, [x0, #72]
  14:	ldr	x9, [x0, #56]
  18:	add	x21, x8, x2, lsl #4
  1c:	mov	x19, x21
  20:	ldr	x8, [x9, #56]
  24:	ldr	w20, [x19, #8]!
  28:	cbz	w20, 68 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_rep_once_moreENSH_11_Match_modeEl+0x68>
  2c:	ldr	x22, [x21]
  30:	ldr	x9, [x0, #24]
  34:	cmp	x22, x9
  38:	b.ne	70 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_rep_once_moreENSH_11_Match_modeEl+0x70>  // b.any
  3c:	cmp	w20, #0x1
  40:	b.gt	94 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_rep_once_moreENSH_11_Match_modeEl+0x94>
  44:	add	w9, w20, #0x1
  48:	mov	w10, #0x30                  	// #48
  4c:	str	w9, [x19]
  50:	madd	x8, x2, x10, x8
  54:	ldr	x2, [x8, #16]
  58:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_rep_once_moreENSH_11_Match_modeEl>
  5c:	ldr	w8, [x19]
  60:	sub	w20, w8, #0x1
  64:	b	90 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_rep_once_moreENSH_11_Match_modeEl+0x90>
  68:	ldr	x22, [x21]
  6c:	ldr	x9, [x0, #24]
  70:	str	x9, [x21]
  74:	mov	w9, #0x1                   	// #1
  78:	mov	w10, #0x30                  	// #48
  7c:	str	w9, [x19]
  80:	madd	x8, x2, x10, x8
  84:	ldr	x2, [x8, #16]
  88:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_rep_once_moreENSH_11_Match_modeEl>
  8c:	str	x22, [x21]
  90:	str	w20, [x19]
  94:	ldp	x20, x19, [sp, #32]
  98:	ldp	x22, x21, [sp, #16]
  9c:	ldp	x29, x30, [sp], #48
  a0:	ret

Disassembly of section .text._ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_word_boundaryEv:

0000000000000000 <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_word_boundaryEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	ldp	x8, x10, [x0, #24]
  14:	mov	x19, x0
  18:	cmp	x8, x10
  1c:	b.ne	28 <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_word_boundaryEv+0x28>  // b.any
  20:	ldrb	w9, [x19, #112]
  24:	tbnz	w9, #2, e0 <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_word_boundaryEv+0xe0>
  28:	ldr	x9, [x19, #40]
  2c:	cmp	x8, x9
  30:	b.ne	3c <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_word_boundaryEv+0x3c>  // b.any
  34:	ldrb	w11, [x19, #112]
  38:	tbnz	w11, #3, e0 <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_word_boundaryEv+0xe0>
  3c:	adrp	x20, 0 <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_word_boundaryEv>
  40:	ldr	x20, [x20]
  44:	cmp	x8, x10
  48:	b.ne	5c <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_word_boundaryEv+0x5c>  // b.any
  4c:	ldrb	w10, [x19, #112]
  50:	tbnz	w10, #7, 5c <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_word_boundaryEv+0x5c>
  54:	mov	w22, wzr
  58:	b	9c <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_word_boundaryEv+0x9c>
  5c:	ldr	x9, [x19, #48]
  60:	ldurb	w21, [x8, #-1]
  64:	add	x2, x20, #0x1
  68:	mov	x1, x20
  6c:	ldr	x9, [x9, #16]
  70:	mov	w3, wzr
  74:	add	x22, x9, #0x50
  78:	mov	x0, x22
  7c:	bl	0 <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_word_boundaryEv>
  80:	and	x2, x0, #0xffffffff
  84:	mov	x0, x22
  88:	mov	w1, w21
  8c:	bl	0 <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_word_boundaryEv>
  90:	ldr	x8, [x19, #24]
  94:	ldr	x9, [x19, #40]
  98:	and	w22, w0, #0x1
  9c:	cmp	x8, x9
  a0:	b.eq	e8 <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_word_boundaryEv+0xe8>  // b.none
  a4:	ldr	x9, [x19, #48]
  a8:	ldrb	w19, [x8]
  ac:	add	x2, x20, #0x1
  b0:	mov	x1, x20
  b4:	ldr	x9, [x9, #16]
  b8:	mov	w3, wzr
  bc:	add	x21, x9, #0x50
  c0:	mov	x0, x21
  c4:	bl	0 <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_word_boundaryEv>
  c8:	and	x2, x0, #0xffffffff
  cc:	mov	x0, x21
  d0:	mov	w1, w19
  d4:	bl	0 <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_word_boundaryEv>
  d8:	and	w8, w0, #0x1
  dc:	b	ec <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_word_boundaryEv+0xec>
  e0:	mov	w0, wzr
  e4:	b	f4 <_ZNKSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE16_M_word_boundaryEv+0xf4>
  e8:	mov	w8, wzr
  ec:	cmp	w22, w8
  f0:	cset	w0, ne  // ne = any
  f4:	ldp	x20, x19, [sp, #32]
  f8:	ldp	x22, x21, [sp, #16]
  fc:	ldp	x29, x30, [sp], #48
 100:	ret

Disassembly of section .text._ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE12_M_lookaheadEl:

0000000000000000 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE12_M_lookaheadEl>:
   0:	sub	sp, sp, #0xb0
   4:	stp	x29, x30, [sp, #144]
   8:	stp	x20, x19, [sp, #160]
   c:	add	x29, sp, #0x90
  10:	mov	x19, x0
  14:	mov	x20, x1
  18:	sub	x0, x29, #0x18
  1c:	mov	x1, x19
  20:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE12_M_lookaheadEl>
  24:	ldr	x1, [x19, #24]
  28:	ldp	x2, x4, [x19, #40]
  2c:	ldr	w5, [x19, #112]
  30:	mov	x0, sp
  34:	sub	x3, x29, #0x18
  38:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE12_M_lookaheadEl>
  3c:	ldr	x8, [sp, #32]
  40:	mov	x0, sp
  44:	mov	w1, #0x1                   	// #1
  48:	str	x20, [sp, #96]
  4c:	str	x8, [sp, #24]
  50:	bl	0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE12_M_lookaheadEl>
  54:	tbz	w0, #0, c4 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE12_M_lookaheadEl+0xc4>
  58:	ldp	x12, x11, [x29, #-24]
  5c:	cmp	x11, x12
  60:	b.eq	bc <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE12_M_lookaheadEl+0xbc>  // b.none
  64:	mov	x10, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  68:	mov	x8, xzr
  6c:	mov	x9, xzr
  70:	movk	x10, #0xaaab
  74:	add	x14, x12, x8
  78:	ldrb	w13, [x14, #16]
  7c:	cbz	w13, a0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE12_M_lookaheadEl+0xa0>
  80:	ldr	x11, [x19]
  84:	ldr	x12, [x14]
  88:	add	x11, x11, x8
  8c:	str	x12, [x11]
  90:	ldr	x12, [x14, #8]
  94:	strb	w13, [x11, #16]
  98:	str	x12, [x11, #8]
  9c:	ldp	x12, x11, [x29, #-24]
  a0:	sub	x13, x11, x12
  a4:	asr	x13, x13, #3
  a8:	add	x9, x9, #0x1
  ac:	mul	x13, x13, x10
  b0:	cmp	x9, x13
  b4:	add	x8, x8, #0x18
  b8:	b.cc	74 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE12_M_lookaheadEl+0x74>  // b.lo, b.ul, b.last
  bc:	mov	w19, #0x1                   	// #1
  c0:	b	c8 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE12_M_lookaheadEl+0xc8>
  c4:	mov	w19, wzr
  c8:	ldr	x0, [sp, #72]
  cc:	cbz	x0, d4 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE12_M_lookaheadEl+0xd4>
  d0:	bl	0 <_ZdlPv>
  d4:	ldr	x0, [sp]
  d8:	cbz	x0, e0 <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE12_M_lookaheadEl+0xe0>
  dc:	bl	0 <_ZdlPv>
  e0:	ldur	x0, [x29, #-24]
  e4:	cbz	x0, ec <_ZNSt8__detail9_ExecutorIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEENS5_12regex_traitsIcEELb1EE12_M_lookaheadEl+0xec>
  e8:	bl	0 <_ZdlPv>
  ec:	mov	w0, w19
  f0:	ldp	x20, x19, [sp, #160]
  f4:	ldp	x29, x30, [sp, #144]
  f8:	add	sp, sp, #0xb0
  fc:	ret

Disassembly of section .text._ZNKSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS_12basic_stringIcSt11char_traitsIcESaIcEEEEEE3strEv:

0000000000000000 <_ZNKSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS_12basic_stringIcSt11char_traitsIcESaIcEEEEEE3strEv>:
   0:	ldrb	w9, [x0, #16]
   4:	cbz	w9, 1c <_ZNKSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS_12basic_stringIcSt11char_traitsIcESaIcEEEEEE3strEv+0x1c>
   8:	ldp	x1, x2, [x0]
   c:	add	x9, x8, #0x10
  10:	mov	x0, x8
  14:	str	x9, [x8]
  18:	b	0 <_ZNKSt7__cxx119sub_matchIN9__gnu_cxx17__normal_iteratorIPKcNS_12basic_stringIcSt11char_traitsIcESaIcEEEEEE3strEv>
  1c:	mov	x9, x8
  20:	strb	wzr, [x9, #16]!
  24:	stp	x9, xzr, [x8]
  28:	ret

Disassembly of section .text._ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIN9__gnu_cxx17__normal_iteratorIPKcS4_EEEEvT_SB_St20forward_iterator_tag:

0000000000000000 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIN9__gnu_cxx17__normal_iteratorIPKcS4_EEEEvT_SB_St20forward_iterator_tag>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	sub	x21, x2, x1
  14:	mov	x20, x1
  18:	mov	x19, x0
  1c:	cmp	x21, #0xf
  20:	str	x21, [x29, #24]
  24:	b.ls	4c <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIN9__gnu_cxx17__normal_iteratorIPKcS4_EEEEvT_SB_St20forward_iterator_tag+0x4c>  // b.plast
  28:	add	x1, x29, #0x18
  2c:	mov	x0, x19
  30:	mov	x2, xzr
  34:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
  38:	str	x0, [x19]
  3c:	ldr	x8, [x29, #24]
  40:	str	x8, [x19, #16]
  44:	cbnz	x21, 54 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIN9__gnu_cxx17__normal_iteratorIPKcS4_EEEEvT_SB_St20forward_iterator_tag+0x54>
  48:	b	74 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIN9__gnu_cxx17__normal_iteratorIPKcS4_EEEEvT_SB_St20forward_iterator_tag+0x74>
  4c:	ldr	x0, [x19]
  50:	cbz	x21, 74 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIN9__gnu_cxx17__normal_iteratorIPKcS4_EEEEvT_SB_St20forward_iterator_tag+0x74>
  54:	cmp	x21, #0x1
  58:	b.ne	68 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIN9__gnu_cxx17__normal_iteratorIPKcS4_EEEEvT_SB_St20forward_iterator_tag+0x68>  // b.any
  5c:	ldrb	w8, [x20]
  60:	strb	w8, [x0]
  64:	b	74 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIN9__gnu_cxx17__normal_iteratorIPKcS4_EEEEvT_SB_St20forward_iterator_tag+0x74>
  68:	mov	x1, x20
  6c:	mov	x2, x21
  70:	bl	0 <memcpy>
  74:	ldr	x8, [x29, #24]
  78:	ldr	x9, [x19]
  7c:	ldr	x21, [sp, #16]
  80:	str	x8, [x19, #8]
  84:	strb	wzr, [x9, x8]
  88:	ldp	x20, x19, [sp, #32]
  8c:	ldp	x29, x30, [sp], #48
  90:	ret

Disassembly of section .text._ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE:

0000000000000000 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE>:
   0:	sub	sp, sp, #0xd0
   4:	stp	x29, x30, [sp, #144]
   8:	stp	x24, x23, [sp, #160]
   c:	stp	x22, x21, [sp, #176]
  10:	stp	x20, x19, [sp, #192]
  14:	add	x29, sp, #0x90
  18:	ldr	x8, [x3, #16]
  1c:	cbz	x8, 1b0 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x1b0>
  20:	str	x0, [x2, #24]
  24:	ldr	x8, [x3, #16]
  28:	mov	x19, x1
  2c:	mov	x20, x0
  30:	mov	x0, x2
  34:	ldr	w8, [x8, #40]
  38:	mov	w22, w4
  3c:	mov	x23, x3
  40:	mov	x21, x2
  44:	add	w1, w8, #0x3
  48:	bl	0 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE>
  4c:	ldp	x8, x9, [x21]
  50:	cmp	x8, x9
  54:	b.eq	68 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x68>  // b.none
  58:	strb	wzr, [x8, #16]
  5c:	add	x8, x8, #0x18
  60:	cmp	x9, x8
  64:	b.ne	58 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x58>  // b.any
  68:	ldrb	w8, [x23, #1]
  6c:	tbnz	w8, #2, 118 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x118>
  70:	mov	x0, sp
  74:	mov	x1, x20
  78:	mov	x2, x19
  7c:	mov	x3, x21
  80:	mov	x4, x23
  84:	mov	w5, w22
  88:	bl	0 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE>
  8c:	ldr	x8, [sp, #32]
  90:	ldr	x1, [sp, #64]
  94:	mov	x0, sp
  98:	strb	wzr, [sp, #116]
  9c:	str	x8, [sp, #24]
  a0:	str	xzr, [sp, #104]
  a4:	bl	0 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE>
  a8:	ldr	x2, [sp, #96]
  ac:	mov	x0, sp
  b0:	mov	w1, wzr
  b4:	bl	0 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE>
  b8:	ldr	x0, [sp, #72]
  bc:	ldrb	w22, [sp, #116]
  c0:	cbz	x0, c8 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0xc8>
  c4:	bl	0 <_ZdlPv>
  c8:	ldr	x0, [sp]
  cc:	cbz	x0, d4 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0xd4>
  d0:	bl	0 <_ZdlPv>
  d4:	cbz	w22, 188 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x188>
  d8:	ldp	x9, x8, [x21]
  dc:	cmp	x9, x8
  e0:	b.eq	100 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x100>  // b.none
  e4:	ldrb	w10, [x9, #16]
  e8:	cbnz	w10, f0 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0xf0>
  ec:	stp	x19, x19, [x9]
  f0:	add	x9, x9, #0x18
  f4:	cmp	x8, x9
  f8:	b.ne	e4 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0xe4>  // b.any
  fc:	ldr	x8, [x21, #8]
 100:	mov	w0, #0x1                   	// #1
 104:	sturb	wzr, [x8, #-32]
 108:	stp	x20, x20, [x8, #-48]
 10c:	sturb	wzr, [x8, #-8]
 110:	stp	x19, x19, [x8, #-24]
 114:	b	1b4 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x1b4>
 118:	mov	x0, sp
 11c:	mov	x1, x20
 120:	mov	x2, x19
 124:	mov	x3, x21
 128:	mov	x4, x23
 12c:	mov	w5, w22
 130:	mov	x24, sp
 134:	bl	0 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE>
 138:	ldr	x8, [sp, #32]
 13c:	mov	x0, sp
 140:	mov	w1, wzr
 144:	str	x8, [sp, #24]
 148:	bl	0 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE>
 14c:	ldr	x8, [sp, #120]
 150:	mov	w22, w0
 154:	cbz	x8, 160 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x160>
 158:	mov	x0, x8
 15c:	bl	0 <_ZdaPv>
 160:	add	x0, x24, #0x60
 164:	str	xzr, [sp, #120]
 168:	bl	0 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE>
 16c:	ldr	x0, [sp, #72]
 170:	cbz	x0, 178 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x178>
 174:	bl	0 <_ZdlPv>
 178:	ldr	x0, [sp]
 17c:	cbz	x0, 184 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x184>
 180:	bl	0 <_ZdlPv>
 184:	tbnz	w22, #0, d8 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0xd8>
 188:	mov	w1, #0x3                   	// #3
 18c:	mov	x0, x21
 190:	bl	0 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE>
 194:	ldp	x8, x9, [x21]
 198:	cmp	x8, x9
 19c:	b.eq	1b0 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x1b0>  // b.none
 1a0:	strb	wzr, [x8, #16]
 1a4:	stp	x19, x19, [x8], #24
 1a8:	cmp	x9, x8
 1ac:	b.ne	1a0 <_ZNSt8__detail17__regex_algo_implIN9__gnu_cxx17__normal_iteratorIPKcNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEESaINS5_9sub_matchISB_EEEcNS5_12regex_traitsIcEELNS_20_RegexExecutorPolicyE0ELb1EEEbT_SI_RNS5_13match_resultsISI_T0_EERKNS5_11basic_regexIT1_T2_EENSt15regex_constants15match_flag_typeE+0x1a0>  // b.any
 1b0:	mov	w0, wzr
 1b4:	ldp	x20, x19, [sp, #192]
 1b8:	ldp	x22, x21, [sp, #176]
 1bc:	ldp	x24, x23, [sp, #160]
 1c0:	ldp	x29, x30, [sp, #144]
 1c4:	add	sp, sp, #0xd0
 1c8:	ret

Filesystem.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN3lld11unlinkAsyncEN4llvm9StringRefE>:
   0:	sub	sp, sp, #0xc0
   4:	stp	x29, x30, [sp, #144]
   8:	str	x21, [sp, #160]
   c:	stp	x20, x19, [sp, #176]
  10:	add	x29, sp, #0x90
  14:	adrp	x8, 0 <_ZN3lld14threadsEnabledE>
  18:	ldr	x8, [x8]
  1c:	stp	x0, x1, [x29, #-16]
  20:	ldrb	w8, [x8]
  24:	cbz	w8, 44 <_ZN3lld11unlinkAsyncEN4llvm9StringRefE+0x44>
  28:	sub	x0, x29, #0x40
  2c:	sub	x1, x29, #0x10
  30:	bl	0 <_ZN3lld11unlinkAsyncEN4llvm9StringRefE>
  34:	sub	x0, x29, #0x40
  38:	mov	w1, wzr
  3c:	bl	0 <_ZN4llvm3sys2fs6accessERKNS_5TwineENS1_10AccessModeE>
  40:	cbz	w0, 58 <_ZN3lld11unlinkAsyncEN4llvm9StringRefE+0x58>
  44:	ldp	x20, x19, [sp, #176]
  48:	ldr	x21, [sp, #160]
  4c:	ldp	x29, x30, [sp, #144]
  50:	add	sp, sp, #0xc0
  54:	ret
  58:	add	x0, sp, #0x20
  5c:	sub	x1, x29, #0x10
  60:	bl	0 <_ZN3lld11unlinkAsyncEN4llvm9StringRefE>
  64:	add	x0, sp, #0x20
  68:	add	x1, sp, #0x8
  6c:	bl	0 <_ZN4llvm3sys2fs15is_regular_fileERKNS_5TwineERb>
  70:	ldrb	w8, [sp, #8]
  74:	cbz	w8, 44 <_ZN3lld11unlinkAsyncEN4llvm9StringRefE+0x44>
  78:	cbnz	w0, 44 <_ZN3lld11unlinkAsyncEN4llvm9StringRefE+0x44>
  7c:	sub	x0, x29, #0x40
  80:	sub	x1, x29, #0x10
  84:	bl	0 <_ZN3lld11unlinkAsyncEN4llvm9StringRefE>
  88:	sub	x0, x29, #0x40
  8c:	add	x1, x29, #0x1c
  90:	mov	w2, wzr
  94:	mov	x3, xzr
  98:	bl	0 <_ZN4llvm3sys2fs15openFileForReadERKNS_5TwineERiNS1_9OpenFlagsEPNS_15SmallVectorImplIcEE>
  9c:	mov	x19, x0
  a0:	sub	x0, x29, #0x40
  a4:	sub	x1, x29, #0x10
  a8:	sub	x20, x29, #0x40
  ac:	bl	0 <_ZN3lld11unlinkAsyncEN4llvm9StringRefE>
  b0:	sub	x0, x29, #0x40
  b4:	mov	w1, #0x1                   	// #1
  b8:	bl	0 <_ZN4llvm3sys2fs6removeERKNS_5TwineEb>
  bc:	cbnz	w19, 44 <_ZN3lld11unlinkAsyncEN4llvm9StringRefE+0x44>
  c0:	movi	v0.2d, #0x0
  c4:	add	x0, sp, #0x20
  c8:	stur	xzr, [x29, #-32]
  cc:	stp	q0, q0, [x29, #-64]
  d0:	add	x19, sp, #0x20
  d4:	bl	0 <_ZNSt18condition_variableC1Ev>
  d8:	ldr	w21, [x29, #28]
  dc:	mov	w0, #0x28                  	// #40
  e0:	strb	wzr, [x29, #24]
  e4:	str	xzr, [sp, #24]
  e8:	bl	0 <_Znwm>
  ec:	adrp	x8, 0 <_ZN3lld11unlinkAsyncEN4llvm9StringRefE>
  f0:	add	x8, x8, #0x0
  f4:	add	x9, x29, #0x18
  f8:	str	w21, [x0, #8]
  fc:	stp	x9, x19, [x0, #24]
 100:	str	x8, [x0]
 104:	str	x20, [x0, #16]
 108:	str	x0, [sp, #8]
 10c:	adrp	x2, 0 <pthread_create>
 110:	ldr	x2, [x2]
 114:	add	x0, sp, #0x18
 118:	add	x1, sp, #0x8
 11c:	bl	0 <_ZNSt6thread15_M_start_threadESt10unique_ptrINS_6_StateESt14default_deleteIS1_EEPFvvE>
 120:	ldr	x0, [sp, #8]
 124:	cbz	x0, 134 <_ZN3lld11unlinkAsyncEN4llvm9StringRefE+0x134>
 128:	ldr	x8, [x0]
 12c:	ldr	x8, [x8, #8]
 130:	blr	x8
 134:	add	x0, sp, #0x18
 138:	bl	0 <_ZNSt6thread6detachEv>
 13c:	ldr	x8, [sp, #24]
 140:	cbnz	x8, 198 <_ZN3lld11unlinkAsyncEN4llvm9StringRefE+0x198>
 144:	sub	x8, x29, #0x40
 148:	add	x0, sp, #0x8
 14c:	str	x8, [sp, #8]
 150:	strb	wzr, [sp, #16]
 154:	bl	0 <_ZN3lld11unlinkAsyncEN4llvm9StringRefE>
 158:	ldrb	w8, [x29, #24]
 15c:	mov	w9, #0x1                   	// #1
 160:	strb	w9, [sp, #16]
 164:	cbnz	w8, 184 <_ZN3lld11unlinkAsyncEN4llvm9StringRefE+0x184>
 168:	add	x0, sp, #0x20
 16c:	add	x1, sp, #0x8
 170:	bl	0 <_ZNSt18condition_variable4waitERSt11unique_lockISt5mutexE>
 174:	ldrb	w8, [x29, #24]
 178:	cbz	w8, 168 <_ZN3lld11unlinkAsyncEN4llvm9StringRefE+0x168>
 17c:	ldrb	w8, [sp, #16]
 180:	cbz	w8, 18c <_ZN3lld11unlinkAsyncEN4llvm9StringRefE+0x18c>
 184:	add	x0, sp, #0x8
 188:	bl	0 <_ZN3lld11unlinkAsyncEN4llvm9StringRefE>
 18c:	add	x0, sp, #0x20
 190:	bl	0 <_ZNSt18condition_variableD1Ev>
 194:	b	44 <_ZN3lld11unlinkAsyncEN4llvm9StringRefE+0x44>
 198:	bl	0 <_ZSt9terminatev>

000000000000019c <_ZN3lld13tryCreateFileEN4llvm9StringRefE>:
 19c:	sub	sp, sp, #0x40
 1a0:	stp	x29, x30, [sp, #16]
 1a4:	str	x21, [sp, #32]
 1a8:	stp	x20, x19, [sp, #48]
 1ac:	add	x29, sp, #0x10
 1b0:	cmp	x1, #0x1
 1b4:	b.eq	1d0 <_ZN3lld13tryCreateFileEN4llvm9StringRefE+0x34>  // b.none
 1b8:	cbnz	x1, 1dc <_ZN3lld13tryCreateFileEN4llvm9StringRefE+0x40>
 1bc:	bl	0 <_ZNSt3_V215system_categoryEv>
 1c0:	mov	x19, x0
 1c4:	mov	x8, xzr
 1c8:	mov	x21, xzr
 1cc:	b	238 <_ZN3lld13tryCreateFileEN4llvm9StringRefE+0x9c>
 1d0:	ldrb	w8, [x0]
 1d4:	cmp	w8, #0x2d
 1d8:	b.eq	1bc <_ZN3lld13tryCreateFileEN4llvm9StringRefE+0x20>  // b.none
 1dc:	mov	x8, sp
 1e0:	mov	w2, #0x1                   	// #1
 1e4:	mov	w3, wzr
 1e8:	mov	w19, #0x1                   	// #1
 1ec:	bl	0 <_ZN4llvm16FileOutputBuffer6createENS_9StringRefEmj>
 1f0:	ldrb	w8, [sp, #8]
 1f4:	and	w9, w8, #0xfffffffd
 1f8:	strb	w9, [sp, #8]
 1fc:	tbz	w8, #0, 20c <_ZN3lld13tryCreateFileEN4llvm9StringRefE+0x70>
 200:	ldr	x8, [sp]
 204:	str	xzr, [sp]
 208:	orr	x19, x8, #0x1
 20c:	add	x0, x29, #0x18
 210:	str	x19, [x29, #24]
 214:	bl	0 <_ZN4llvm16errorToErrorCodeENS_5ErrorE>
 218:	ldr	x8, [x29, #24]
 21c:	cbnz	x8, 254 <_ZN3lld13tryCreateFileEN4llvm9StringRefE+0xb8>
 220:	mov	x20, x0
 224:	and	x21, x0, #0xffffffff00000000
 228:	mov	x0, sp
 22c:	mov	x19, x1
 230:	bl	0 <_ZN3lld11unlinkAsyncEN4llvm9StringRefE>
 234:	and	x8, x20, #0xffffffff
 238:	orr	x0, x21, x8
 23c:	mov	x1, x19
 240:	ldp	x20, x19, [sp, #48]
 244:	ldr	x21, [sp, #32]
 248:	ldp	x29, x30, [sp, #16]
 24c:	add	sp, sp, #0x40
 250:	ret
 254:	add	x0, x29, #0x18
 258:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>

000000000000025c <_ZNSt6thread11_State_implINS_8_InvokerISt5tupleIJZN3lld11unlinkAsyncEN4llvm9StringRefEE3$_0EEEEED0Ev>:
 25c:	stp	x29, x30, [sp, #-32]!
 260:	str	x19, [sp, #16]
 264:	mov	x29, sp
 268:	mov	x19, x0
 26c:	bl	0 <_ZNSt6thread6_StateD2Ev>
 270:	mov	x0, x19
 274:	ldr	x19, [sp, #16]
 278:	ldp	x29, x30, [sp], #32
 27c:	b	0 <_ZdlPv>

0000000000000280 <_ZNSt6thread11_State_implINS_8_InvokerISt5tupleIJZN3lld11unlinkAsyncEN4llvm9StringRefEE3$_0EEEEE6_M_runEv>:
 280:	stp	x29, x30, [sp, #-32]!
 284:	stp	x20, x19, [sp, #16]
 288:	mov	x29, sp
 28c:	ldr	x20, [x0, #16]
 290:	mov	x19, x0
 294:	mov	x0, x20
 298:	bl	0 <_ZN3lld11unlinkAsyncEN4llvm9StringRefE>
 29c:	ldr	x8, [x19, #24]
 2a0:	mov	w9, #0x1                   	// #1
 2a4:	strb	w9, [x8]
 2a8:	ldr	x0, [x19, #32]
 2ac:	bl	0 <_ZNSt18condition_variable10notify_allEv>
 2b0:	adrp	x8, 0 <__pthread_key_create>
 2b4:	ldr	x8, [x8]
 2b8:	cbz	x8, 2c4 <_ZNSt6thread11_State_implINS_8_InvokerISt5tupleIJZN3lld11unlinkAsyncEN4llvm9StringRefEE3$_0EEEEE6_M_runEv+0x44>
 2bc:	mov	x0, x20
 2c0:	bl	0 <pthread_mutex_unlock>
 2c4:	ldr	w0, [x19, #8]
 2c8:	ldp	x20, x19, [sp, #16]
 2cc:	ldp	x29, x30, [sp], #32
 2d0:	b	0 <close>

Disassembly of section .text._ZN4llvm5TwineC2ERKNS_9StringRefE:

0000000000000000 <_ZN4llvm5TwineC2ERKNS_9StringRefE>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	mov	w8, #0x105                 	// #261
   c:	strh	w8, [x0, #16]
  10:	stp	x1, xzr, [x0]
  14:	bl	0 <_ZN4llvm5TwineC2ERKNS_9StringRefE>
  18:	tbz	w0, #0, 24 <_ZN4llvm5TwineC2ERKNS_9StringRefE+0x24>
  1c:	ldp	x29, x30, [sp], #16
  20:	ret
  24:	adrp	x0, 0 <_ZN4llvm5TwineC2ERKNS_9StringRefE>
  28:	adrp	x1, 0 <_ZN4llvm5TwineC2ERKNS_9StringRefE>
  2c:	adrp	x3, 0 <_ZN4llvm5TwineC2ERKNS_9StringRefE>
  30:	add	x0, x0, #0x0
  34:	add	x1, x1, #0x0
  38:	add	x3, x3, #0x0
  3c:	mov	w2, #0x121                 	// #289
  40:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm8ExpectedISt10unique_ptrINS_16FileOutputBufferESt14default_deleteIS2_EEED2Ev:

0000000000000000 <_ZN4llvm8ExpectedISt10unique_ptrINS_16FileOutputBufferESt14default_deleteIS2_EEED2Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldrb	w8, [x0, #8]
  10:	mov	x19, x0
  14:	tbnz	w8, #1, 54 <_ZN4llvm8ExpectedISt10unique_ptrINS_16FileOutputBufferESt14default_deleteIS2_EEED2Ev+0x54>
  18:	tbnz	w8, #0, 30 <_ZN4llvm8ExpectedISt10unique_ptrINS_16FileOutputBufferESt14default_deleteIS2_EEED2Ev+0x30>
  1c:	ldr	x0, [x19]
  20:	cbz	x0, 44 <_ZN4llvm8ExpectedISt10unique_ptrINS_16FileOutputBufferESt14default_deleteIS2_EEED2Ev+0x44>
  24:	ldr	x8, [x0]
  28:	ldr	x8, [x8, #40]
  2c:	b	40 <_ZN4llvm8ExpectedISt10unique_ptrINS_16FileOutputBufferESt14default_deleteIS2_EEED2Ev+0x40>
  30:	ldr	x0, [x19]
  34:	cbz	x0, 44 <_ZN4llvm8ExpectedISt10unique_ptrINS_16FileOutputBufferESt14default_deleteIS2_EEED2Ev+0x44>
  38:	ldr	x8, [x0]
  3c:	ldr	x8, [x8, #8]
  40:	blr	x8
  44:	str	xzr, [x19]
  48:	ldr	x19, [sp, #16]
  4c:	ldp	x29, x30, [sp], #32
  50:	ret
  54:	mov	x0, x19
  58:	bl	0 <_ZN4llvm8ExpectedISt10unique_ptrINS_16FileOutputBufferESt14default_deleteIS2_EEED2Ev>

Disassembly of section .text._ZNK4llvm5Twine7isValidEv:

0000000000000000 <_ZNK4llvm5Twine7isValidEv>:
   0:	ldrb	w9, [x0, #16]
   4:	ldrb	w8, [x0, #17]
   8:	cmp	w9, #0x1
   c:	b.hi	1c <_ZNK4llvm5Twine7isValidEv+0x1c>  // b.pmore
  10:	cmp	w8, #0x1
  14:	b.ne	78 <_ZNK4llvm5Twine7isValidEv+0x78>  // b.any
  18:	b	80 <_ZNK4llvm5Twine7isValidEv+0x80>
  1c:	cbz	w8, 78 <_ZNK4llvm5Twine7isValidEv+0x78>
  20:	cmp	w8, #0x1
  24:	b.ne	38 <_ZNK4llvm5Twine7isValidEv+0x38>  // b.any
  28:	cmp	w9, #0x2
  2c:	b.ne	80 <_ZNK4llvm5Twine7isValidEv+0x80>  // b.any
  30:	mov	w8, #0x1                   	// #1
  34:	b	40 <_ZNK4llvm5Twine7isValidEv+0x40>
  38:	cmp	w9, #0x2
  3c:	b.ne	58 <_ZNK4llvm5Twine7isValidEv+0x58>  // b.any
  40:	ldr	x9, [x0]
  44:	ldrb	w10, [x9, #16]
  48:	cbz	w10, 78 <_ZNK4llvm5Twine7isValidEv+0x78>
  4c:	ldrb	w9, [x9, #17]
  50:	cmp	w9, #0x1
  54:	b.eq	78 <_ZNK4llvm5Twine7isValidEv+0x78>  // b.none
  58:	cmp	w8, #0x2
  5c:	b.ne	80 <_ZNK4llvm5Twine7isValidEv+0x80>  // b.any
  60:	ldr	x8, [x0, #8]
  64:	ldrb	w9, [x8, #16]
  68:	cbz	w9, 78 <_ZNK4llvm5Twine7isValidEv+0x78>
  6c:	ldrb	w8, [x8, #17]
  70:	cmp	w8, #0x1
  74:	b.ne	80 <_ZNK4llvm5Twine7isValidEv+0x80>  // b.any
  78:	mov	w0, wzr
  7c:	ret
  80:	mov	w0, #0x1                   	// #1
  84:	ret

Disassembly of section .text._ZNSt11unique_lockISt5mutexE4lockEv:

0000000000000000 <_ZNSt11unique_lockISt5mutexE4lockEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	mov	x19, x0
  10:	ldr	x0, [x0]
  14:	cbz	x0, 38 <_ZNSt11unique_lockISt5mutexE4lockEv+0x38>
  18:	ldrb	w8, [x19, #8]
  1c:	cbnz	w8, 40 <_ZNSt11unique_lockISt5mutexE4lockEv+0x40>
  20:	bl	0 <_ZNSt11unique_lockISt5mutexE4lockEv>
  24:	mov	w8, #0x1                   	// #1
  28:	strb	w8, [x19, #8]
  2c:	ldr	x19, [sp, #16]
  30:	ldp	x29, x30, [sp], #32
  34:	ret
  38:	mov	w0, #0x1                   	// #1
  3c:	bl	0 <_ZSt20__throw_system_errori>
  40:	mov	w0, #0x23                  	// #35
  44:	bl	0 <_ZSt20__throw_system_errori>

Disassembly of section .text._ZNSt5mutex4lockEv:

0000000000000000 <_ZNSt5mutex4lockEv>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	adrp	x8, 0 <__pthread_key_create>
   c:	ldr	x8, [x8]
  10:	cbz	x8, 1c <_ZNSt5mutex4lockEv+0x1c>
  14:	bl	0 <pthread_mutex_lock>
  18:	cbnz	w0, 24 <_ZNSt5mutex4lockEv+0x24>
  1c:	ldp	x29, x30, [sp], #16
  20:	ret
  24:	bl	0 <_ZSt20__throw_system_errori>

Disassembly of section .text._ZNSt11unique_lockISt5mutexE6unlockEv:

0000000000000000 <_ZNSt11unique_lockISt5mutexE6unlockEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldrb	w8, [x0, #8]
  10:	cbz	w8, 40 <_ZNSt11unique_lockISt5mutexE6unlockEv+0x40>
  14:	mov	x19, x0
  18:	ldr	x0, [x0]
  1c:	cbz	x0, 34 <_ZNSt11unique_lockISt5mutexE6unlockEv+0x34>
  20:	adrp	x8, 0 <__pthread_key_create>
  24:	ldr	x8, [x8]
  28:	cbz	x8, 30 <_ZNSt11unique_lockISt5mutexE6unlockEv+0x30>
  2c:	bl	0 <pthread_mutex_unlock>
  30:	strb	wzr, [x19, #8]
  34:	ldr	x19, [sp, #16]
  38:	ldp	x29, x30, [sp], #32
  3c:	ret
  40:	mov	w0, #0x1                   	// #1
  44:	bl	0 <_ZSt20__throw_system_errori>

Disassembly of section .text._ZNK4llvm8ExpectedISt10unique_ptrINS_16FileOutputBufferESt14default_deleteIS2_EEE22fatalUncheckedExpectedEv:

0000000000000000 <_ZNK4llvm8ExpectedISt10unique_ptrINS_16FileOutputBufferESt14default_deleteIS2_EEE22fatalUncheckedExpectedEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	mov	x19, x0
  10:	bl	0 <_ZN4llvm4dbgsEv>
  14:	adrp	x1, 0 <_ZNK4llvm8ExpectedISt10unique_ptrINS_16FileOutputBufferESt14default_deleteIS2_EEE22fatalUncheckedExpectedEv>
  18:	add	x1, x1, #0x0
  1c:	mov	w2, #0x3a                  	// #58
  20:	bl	0 <_ZNK4llvm8ExpectedISt10unique_ptrINS_16FileOutputBufferESt14default_deleteIS2_EEE22fatalUncheckedExpectedEv>
  24:	ldrb	w20, [x19, #8]
  28:	bl	0 <_ZN4llvm4dbgsEv>
  2c:	tbnz	w20, #0, 44 <_ZNK4llvm8ExpectedISt10unique_ptrINS_16FileOutputBufferESt14default_deleteIS2_EEE22fatalUncheckedExpectedEv+0x44>
  30:	adrp	x1, 0 <_ZNK4llvm8ExpectedISt10unique_ptrINS_16FileOutputBufferESt14default_deleteIS2_EEE22fatalUncheckedExpectedEv>
  34:	add	x1, x1, #0x0
  38:	mov	w2, #0x83                  	// #131
  3c:	bl	0 <_ZNK4llvm8ExpectedISt10unique_ptrINS_16FileOutputBufferESt14default_deleteIS2_EEE22fatalUncheckedExpectedEv>
  40:	bl	0 <abort>
  44:	adrp	x1, 0 <_ZNK4llvm8ExpectedISt10unique_ptrINS_16FileOutputBufferESt14default_deleteIS2_EEE22fatalUncheckedExpectedEv>
  48:	add	x1, x1, #0x0
  4c:	mov	w2, #0x27                  	// #39
  50:	bl	0 <_ZNK4llvm8ExpectedISt10unique_ptrINS_16FileOutputBufferESt14default_deleteIS2_EEE22fatalUncheckedExpectedEv>
  54:	ldrb	w8, [x19, #8]
  58:	tbnz	w8, #0, 7c <_ZNK4llvm8ExpectedISt10unique_ptrINS_16FileOutputBufferESt14default_deleteIS2_EEE22fatalUncheckedExpectedEv+0x7c>
  5c:	adrp	x0, 0 <_ZNK4llvm8ExpectedISt10unique_ptrINS_16FileOutputBufferESt14default_deleteIS2_EEE22fatalUncheckedExpectedEv>
  60:	adrp	x1, 0 <_ZNK4llvm8ExpectedISt10unique_ptrINS_16FileOutputBufferESt14default_deleteIS2_EEE22fatalUncheckedExpectedEv>
  64:	adrp	x3, 0 <_ZNK4llvm8ExpectedISt10unique_ptrINS_16FileOutputBufferESt14default_deleteIS2_EEE22fatalUncheckedExpectedEv>
  68:	add	x0, x0, #0x0
  6c:	add	x1, x1, #0x0
  70:	add	x3, x3, #0x0
  74:	mov	w2, #0x281                 	// #641
  78:	bl	0 <__assert_fail>
  7c:	ldr	x19, [x19]
  80:	bl	0 <_ZN4llvm4dbgsEv>
  84:	ldr	x8, [x19]
  88:	mov	x1, x0
  8c:	mov	x0, x19
  90:	ldr	x8, [x8, #16]
  94:	blr	x8
  98:	bl	0 <abort>

Disassembly of section .text._ZN4llvm11raw_ostreamlsENS_9StringRefE:

0000000000000000 <_ZN4llvm11raw_ostreamlsENS_9StringRefE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	mov	x20, x0
  10:	ldp	x8, x0, [x0, #16]
  14:	mov	x19, x2
  18:	sub	x8, x8, x0
  1c:	cmp	x2, x8
  20:	b.ls	38 <_ZN4llvm11raw_ostreamlsENS_9StringRefE+0x38>  // b.plast
  24:	mov	x0, x20
  28:	mov	x2, x19
  2c:	ldp	x20, x19, [sp, #16]
  30:	ldp	x29, x30, [sp], #32
  34:	b	0 <_ZN4llvm11raw_ostream5writeEPKcm>
  38:	cbz	x19, 50 <_ZN4llvm11raw_ostreamlsENS_9StringRefE+0x50>
  3c:	mov	x2, x19
  40:	bl	0 <memcpy>
  44:	ldr	x8, [x20, #24]
  48:	add	x8, x8, x19
  4c:	str	x8, [x20, #24]
  50:	mov	x0, x20
  54:	ldp	x20, x19, [sp, #16]
  58:	ldp	x29, x30, [sp], #32
  5c:	ret

Memory.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN3lld9freeArenaEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x8, 70 <_ZN3lld17SpecificAllocBase9instancesE>
  10:	ldr	x8, [x8]
  14:	ldp	x19, x20, [x8]
  18:	cmp	x19, x20
  1c:	b.eq	38 <_ZN3lld9freeArenaEv+0x38>  // b.none
  20:	ldr	x0, [x19], #8
  24:	ldr	x8, [x0]
  28:	ldr	x8, [x8, #16]
  2c:	blr	x8
  30:	cmp	x20, x19
  34:	b.ne	20 <_ZN3lld9freeArenaEv+0x20>  // b.any
  38:	adrp	x0, 0 <_ZN3lld9freeArenaEv>
  3c:	ldr	x0, [x0]
  40:	ldp	x20, x19, [sp, #16]
  44:	ldp	x29, x30, [sp], #32
  48:	b	0 <_ZN3lld9freeArenaEv>

Disassembly of section .text._ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EED2Ev:

0000000000000000 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EED2Ev>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x21, x0
  14:	ldr	x20, [x21, #16]!
  18:	mov	x19, x0
  1c:	ldr	w8, [x21, #8]
  20:	cbz	w8, 38 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EED2Ev+0x38>
  24:	lsl	x22, x8, #3
  28:	ldr	x0, [x20], #8
  2c:	bl	0 <free>
  30:	subs	x22, x22, #0x8
  34:	b.ne	28 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EED2Ev+0x28>  // b.any
  38:	ldr	w8, [x19, #72]
  3c:	ldr	x20, [x19, #64]
  40:	cbz	w8, 5c <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EED2Ev+0x5c>
  44:	lsl	x22, x8, #4
  48:	ldr	x0, [x20], #16
  4c:	bl	0 <free>
  50:	subs	x22, x22, #0x10
  54:	b.ne	48 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EED2Ev+0x48>  // b.any
  58:	ldr	x20, [x19, #64]
  5c:	add	x8, x19, #0x50
  60:	cmp	x20, x8
  64:	b.eq	70 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EED2Ev+0x70>  // b.none
  68:	mov	x0, x20
  6c:	bl	0 <free>
  70:	ldr	x0, [x21], #16
  74:	cmp	x0, x21
  78:	b.eq	8c <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EED2Ev+0x8c>  // b.none
  7c:	ldp	x20, x19, [sp, #32]
  80:	ldp	x22, x21, [sp, #16]
  84:	ldp	x29, x30, [sp], #48
  88:	b	0 <free>
  8c:	ldp	x20, x19, [sp, #32]
  90:	ldp	x22, x21, [sp, #16]
  94:	ldp	x29, x30, [sp], #48
  98:	ret

Disassembly of section .text._ZNSt6vectorIPN3lld17SpecificAllocBaseESaIS2_EED2Ev:

0000000000000000 <_ZNSt6vectorIPN3lld17SpecificAllocBaseESaIS2_EED2Ev>:
   0:	ldr	x0, [x0]
   4:	cbz	x0, c <_ZNSt6vectorIPN3lld17SpecificAllocBaseESaIS2_EED2Ev+0xc>
   8:	b	0 <_ZdlPv>
   c:	ret

Disassembly of section .text._ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE5ResetEv:

0000000000000000 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE5ResetEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	ldr	w8, [x0, #72]
  14:	mov	x19, x0
  18:	cbz	w8, 34 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE5ResetEv+0x34>
  1c:	ldr	x20, [x19, #64]
  20:	lsl	x21, x8, #4
  24:	ldr	x0, [x20], #16
  28:	bl	0 <free>
  2c:	subs	x21, x21, #0x10
  30:	b.ne	24 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE5ResetEv+0x24>  // b.any
  34:	ldr	w9, [x19, #24]
  38:	str	wzr, [x19, #72]
  3c:	cbz	w9, 68 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE5ResetEv+0x68>
  40:	ldr	x8, [x19, #16]
  44:	str	xzr, [x19, #80]
  48:	add	x20, x19, #0x10
  4c:	cmp	w9, #0x1
  50:	ldr	x10, [x8]
  54:	add	x11, x10, #0x1, lsl #12
  58:	stp	x10, x11, [x19]
  5c:	b.ne	78 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE5ResetEv+0x78>  // b.any
  60:	mov	w9, #0x1                   	// #1
  64:	b	9c <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE5ResetEv+0x9c>
  68:	ldp	x20, x19, [sp, #32]
  6c:	ldp	x22, x21, [sp, #16]
  70:	ldp	x29, x30, [sp], #48
  74:	ret
  78:	add	x21, x8, #0x8
  7c:	lsl	x8, x9, #3
  80:	sub	x22, x8, #0x8
  84:	ldr	x0, [x21], #8
  88:	bl	0 <free>
  8c:	subs	x22, x22, #0x8
  90:	b.ne	84 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE5ResetEv+0x84>  // b.any
  94:	ldr	x8, [x19, #16]
  98:	ldr	w9, [x19, #24]
  9c:	mov	x0, x20
  a0:	ldp	x20, x19, [sp, #32]
  a4:	ldp	x22, x21, [sp, #16]
  a8:	add	x1, x8, #0x8
  ac:	add	x2, x8, x9, lsl #3
  b0:	ldp	x29, x30, [sp], #48
  b4:	b	0 <_ZN4llvm20BumpPtrAllocatorImplINS_15MallocAllocatorELm4096ELm4096EE5ResetEv>

Disassembly of section .text._ZN4llvm15SmallVectorImplIPvE5eraseEPKS1_S4_:

0000000000000000 <_ZN4llvm15SmallVectorImplIPvE5eraseEPKS1_S4_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	ldr	x9, [x0]
  14:	cmp	x9, x1
  18:	b.hi	88 <_ZN4llvm15SmallVectorImplIPvE5eraseEPKS1_S4_+0x88>  // b.pmore
  1c:	mov	x20, x1
  20:	cmp	x1, x2
  24:	b.hi	a8 <_ZN4llvm15SmallVectorImplIPvE5eraseEPKS1_S4_+0xa8>  // b.pmore
  28:	ldr	w8, [x0, #8]
  2c:	mov	x19, x0
  30:	add	x8, x9, x8, lsl #3
  34:	subs	x8, x8, x2
  38:	b.cc	c8 <_ZN4llvm15SmallVectorImplIPvE5eraseEPKS1_S4_+0xc8>  // b.lo, b.ul, b.last
  3c:	asr	x21, x8, #3
  40:	b.eq	58 <_ZN4llvm15SmallVectorImplIPvE5eraseEPKS1_S4_+0x58>  // b.none
  44:	mov	x0, x20
  48:	mov	x1, x2
  4c:	mov	x2, x8
  50:	bl	0 <memmove>
  54:	ldr	x9, [x19]
  58:	ldr	w10, [x19, #12]
  5c:	add	x8, x20, x21, lsl #3
  60:	sub	x8, x8, x9
  64:	cmp	x10, x8, asr #3
  68:	b.cc	e8 <_ZN4llvm15SmallVectorImplIPvE5eraseEPKS1_S4_+0xe8>  // b.lo, b.ul, b.last
  6c:	lsr	x8, x8, #3
  70:	str	w8, [x19, #8]
  74:	mov	x0, x20
  78:	ldp	x20, x19, [sp, #32]
  7c:	ldr	x21, [sp, #16]
  80:	ldp	x29, x30, [sp], #48
  84:	ret
  88:	adrp	x0, 0 <_ZN4llvm15SmallVectorImplIPvE5eraseEPKS1_S4_>
  8c:	adrp	x1, 0 <_ZN4llvm15SmallVectorImplIPvE5eraseEPKS1_S4_>
  90:	adrp	x3, 0 <_ZN4llvm15SmallVectorImplIPvE5eraseEPKS1_S4_>
  94:	add	x0, x0, #0x0
  98:	add	x1, x1, #0x0
  9c:	add	x3, x3, #0x0
  a0:	mov	w2, #0x1c6                 	// #454
  a4:	bl	0 <__assert_fail>
  a8:	adrp	x0, 0 <_ZN4llvm15SmallVectorImplIPvE5eraseEPKS1_S4_>
  ac:	adrp	x1, 0 <_ZN4llvm15SmallVectorImplIPvE5eraseEPKS1_S4_>
  b0:	adrp	x3, 0 <_ZN4llvm15SmallVectorImplIPvE5eraseEPKS1_S4_>
  b4:	add	x0, x0, #0x0
  b8:	add	x1, x1, #0x0
  bc:	add	x3, x3, #0x0
  c0:	mov	w2, #0x1c7                 	// #455
  c4:	bl	0 <__assert_fail>
  c8:	adrp	x0, 0 <_ZN4llvm15SmallVectorImplIPvE5eraseEPKS1_S4_>
  cc:	adrp	x1, 0 <_ZN4llvm15SmallVectorImplIPvE5eraseEPKS1_S4_>
  d0:	adrp	x3, 0 <_ZN4llvm15SmallVectorImplIPvE5eraseEPKS1_S4_>
  d4:	add	x0, x0, #0x0
  d8:	add	x1, x1, #0x0
  dc:	add	x3, x3, #0x0
  e0:	mov	w2, #0x1c8                 	// #456
  e4:	bl	0 <__assert_fail>
  e8:	adrp	x0, 0 <_ZN4llvm15SmallVectorImplIPvE5eraseEPKS1_S4_>
  ec:	adrp	x1, 0 <_ZN4llvm15SmallVectorImplIPvE5eraseEPKS1_S4_>
  f0:	adrp	x3, 0 <_ZN4llvm15SmallVectorImplIPvE5eraseEPKS1_S4_>
  f4:	add	x0, x0, #0x0
  f8:	add	x1, x1, #0x0
  fc:	add	x3, x3, #0x0
 100:	mov	w2, #0x43                  	// #67
 104:	bl	0 <__assert_fail>

Disassembly of section .text.startup:

0000000000000000 <_GLOBAL__sub_I_Memory.cpp>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x19, 0 <_GLOBAL__sub_I_Memory.cpp>
  10:	ldr	x19, [x19]
  14:	adrp	x8, 0 <_GLOBAL__sub_I_Memory.cpp>
  18:	ldr	d0, [x8]
  1c:	adrp	x20, 0 <__dso_handle>
  20:	add	x8, x19, #0x20
  24:	mov	x10, x19
  28:	adrp	x0, 0 <_GLOBAL__sub_I_Memory.cpp>
  2c:	add	x20, x20, #0x0
  30:	mov	w9, #0x1                   	// #1
  34:	stp	xzr, xzr, [x19]
  38:	str	x8, [x19, #16]
  3c:	str	d0, [x19, #24]
  40:	str	xzr, [x10, #80]!
  44:	add	x0, x0, #0x0
  48:	mov	x1, x19
  4c:	mov	x2, x20
  50:	stp	x10, xzr, [x19, #64]
  54:	str	x9, [x19, #88]
  58:	bl	0 <__cxa_atexit>
  5c:	adrp	x8, 68 <_GLOBAL__sub_I_Memory.cpp+0x68>
  60:	adrp	x1, 70 <_GLOBAL__sub_I_Memory.cpp+0x70>
  64:	ldr	x8, [x8]
  68:	ldr	x1, [x1]
  6c:	mov	x2, x20
  70:	adrp	x0, 0 <_GLOBAL__sub_I_Memory.cpp>
  74:	str	x19, [x8]
  78:	stp	xzr, xzr, [x1, #8]
  7c:	str	xzr, [x1]
  80:	ldp	x20, x19, [sp, #16]
  84:	add	x0, x0, #0x0
  88:	ldp	x29, x30, [sp], #32
  8c:	b	0 <__cxa_atexit>

Reproduce.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE>:
   0:	sub	sp, sp, #0x1d0
   4:	str	d8, [sp, #400]
   8:	stp	x29, x30, [sp, #416]
   c:	stp	x28, x21, [sp, #432]
  10:	stp	x20, x19, [sp, #448]
  14:	add	x29, sp, #0x190
  18:	mov	x19, x8
  1c:	adrp	x8, 0 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE>
  20:	ldr	d8, [x8]
  24:	mov	x20, x0
  28:	add	x21, x0, x1
  2c:	sub	x8, x29, #0x90
  30:	add	x8, x8, #0x10
  34:	sub	x0, x29, #0x90
  38:	mov	x1, x20
  3c:	mov	x2, x21
  40:	stur	x8, [x29, #-144]
  44:	stur	d8, [x29, #-136]
  48:	bl	0 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE>
  4c:	sub	x0, x29, #0x90
  50:	bl	0 <_ZN4llvm3sys2fs13make_absoluteERNS_15SmallVectorImplIcEE>
  54:	cbz	w0, 78 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0x78>
  58:	add	x8, x19, #0x10
  5c:	str	x8, [x19]
  60:	cbz	x20, dc <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0xdc>
  64:	mov	x0, x19
  68:	mov	x1, x20
  6c:	mov	x2, x21
  70:	bl	0 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE>
  74:	b	188 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0x188>
  78:	sub	x0, x29, #0x90
  7c:	mov	w1, #0x1                   	// #1
  80:	mov	w2, #0x2                   	// #2
  84:	bl	0 <_ZN4llvm3sys4path11remove_dotsERNS_15SmallVectorImplIcEEbNS1_5StyleE>
  88:	ldur	x0, [x29, #-144]
  8c:	ldur	w1, [x29, #-136]
  90:	add	x8, sp, #0x70
  94:	add	x21, x8, #0x10
  98:	mov	w2, #0x2                   	// #2
  9c:	str	x21, [sp, #112]
  a0:	str	d8, [sp, #120]
  a4:	bl	0 <_ZN4llvm3sys4path9root_nameENS_9StringRefENS1_5StyleE>
  a8:	cbz	x1, 100 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0x100>
  ac:	add	x9, x0, x1
  b0:	ldurb	w9, [x9, #-1]
  b4:	mov	x8, x0
  b8:	cmp	w9, #0x3a
  bc:	b.ne	e8 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0xe8>  // b.any
  c0:	add	x9, x1, x8
  c4:	str	wzr, [sp, #120]
  c8:	sub	x2, x9, #0x1
  cc:	add	x0, sp, #0x70
  d0:	mov	x1, x8
  d4:	bl	0 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE>
  d8:	b	100 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0x100>
  dc:	str	xzr, [x19, #8]
  e0:	strb	wzr, [x19, #16]
  e4:	b	188 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0x188>
  e8:	cmp	x1, #0x2
  ec:	b.cc	100 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0x100>  // b.lo, b.ul, b.last
  f0:	ldrh	w9, [x8]
  f4:	mov	w10, #0x2f2f                	// #12079
  f8:	cmp	w9, w10
  fc:	b.eq	1b8 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0x1b8>  // b.none
 100:	ldur	x0, [x29, #-144]
 104:	ldur	w1, [x29, #-136]
 108:	mov	w2, #0x2                   	// #2
 10c:	bl	0 <_ZN4llvm3sys4path13relative_pathENS_9StringRefENS1_5StyleE>
 110:	stp	x0, x1, [sp, #72]
 114:	add	x0, sp, #0x58
 118:	add	x1, sp, #0x48
 11c:	bl	0 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE>
 120:	adrp	x20, 0 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE>
 124:	add	x20, x20, #0x0
 128:	add	x0, sp, #0x30
 12c:	mov	x1, x20
 130:	bl	0 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE>
 134:	add	x0, sp, #0x18
 138:	mov	x1, x20
 13c:	bl	0 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE>
 140:	mov	x0, sp
 144:	mov	x1, x20
 148:	bl	0 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE>
 14c:	add	x0, sp, #0x70
 150:	add	x1, sp, #0x58
 154:	add	x2, sp, #0x30
 158:	add	x3, sp, #0x18
 15c:	mov	x4, sp
 160:	bl	0 <_ZN4llvm3sys4path6appendERNS_15SmallVectorImplIcEERKNS_5TwineES7_S7_S7_>
 164:	ldr	x0, [sp, #112]
 168:	ldr	w1, [sp, #120]
 16c:	mov	w2, #0x2                   	// #2
 170:	mov	x8, x19
 174:	bl	0 <_ZN4llvm3sys4path16convert_to_slashB5cxx11ENS_9StringRefENS1_5StyleE>
 178:	ldr	x0, [sp, #112]
 17c:	cmp	x0, x21
 180:	b.eq	188 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0x188>  // b.none
 184:	bl	0 <free>
 188:	ldur	x0, [x29, #-144]
 18c:	sub	x8, x29, #0x90
 190:	add	x8, x8, #0x10
 194:	cmp	x0, x8
 198:	b.eq	1a0 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0x1a0>  // b.none
 19c:	bl	0 <free>
 1a0:	ldp	x20, x19, [sp, #448]
 1a4:	ldp	x28, x21, [sp, #432]
 1a8:	ldp	x29, x30, [sp, #416]
 1ac:	ldr	d8, [sp, #400]
 1b0:	add	sp, sp, #0x1d0
 1b4:	ret
 1b8:	add	x9, x8, #0x2
 1bc:	add	x2, x8, x1
 1c0:	add	x0, sp, #0x70
 1c4:	mov	x1, x9
 1c8:	str	wzr, [sp, #120]
 1cc:	b	d4 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE+0xd4>

00000000000001d0 <_ZN3lld5quoteB5cxx11EN4llvm9StringRefE>:
 1d0:	sub	sp, sp, #0x90
 1d4:	stp	x29, x30, [sp, #96]
 1d8:	str	x21, [sp, #112]
 1dc:	stp	x20, x19, [sp, #128]
 1e0:	add	x29, sp, #0x60
 1e4:	mov	x21, x1
 1e8:	mov	x20, x0
 1ec:	mov	x19, x8
 1f0:	stp	x0, x1, [x29, #-16]
 1f4:	cbz	x1, 260 <_ZN3lld5quoteB5cxx11EN4llvm9StringRefE+0x90>
 1f8:	mov	w1, #0x20                  	// #32
 1fc:	mov	x0, x20
 200:	mov	x2, x21
 204:	bl	0 <memchr>
 208:	cbz	x0, 260 <_ZN3lld5quoteB5cxx11EN4llvm9StringRefE+0x90>
 20c:	sub	x8, x0, x20
 210:	cmn	x8, #0x1
 214:	b.eq	260 <_ZN3lld5quoteB5cxx11EN4llvm9StringRefE+0x90>  // b.none
 218:	adrp	x20, 0 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE>
 21c:	add	x20, x20, #0x0
 220:	add	x0, sp, #0x18
 224:	sub	x2, x29, #0x10
 228:	mov	x1, x20
 22c:	bl	0 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE>
 230:	mov	x0, sp
 234:	mov	x1, x20
 238:	bl	0 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE>
 23c:	ldrb	w8, [sp, #40]
 240:	cbz	w8, 298 <_ZN3lld5quoteB5cxx11EN4llvm9StringRefE+0xc8>
 244:	ldrb	w9, [sp, #16]
 248:	cbz	w9, 298 <_ZN3lld5quoteB5cxx11EN4llvm9StringRefE+0xc8>
 24c:	cmp	w8, #0x1
 250:	b.ne	2a8 <_ZN3lld5quoteB5cxx11EN4llvm9StringRefE+0xd8>  // b.any
 254:	ldr	q0, [sp]
 258:	ldr	x8, [sp, #16]
 25c:	b	2b8 <_ZN3lld5quoteB5cxx11EN4llvm9StringRefE+0xe8>
 260:	add	x8, x19, #0x10
 264:	str	x8, [x19]
 268:	cbz	x20, 28c <_ZN3lld5quoteB5cxx11EN4llvm9StringRefE+0xbc>
 26c:	add	x2, x20, x21
 270:	mov	x0, x19
 274:	mov	x1, x20
 278:	ldp	x20, x19, [sp, #128]
 27c:	ldr	x21, [sp, #112]
 280:	ldp	x29, x30, [sp, #96]
 284:	add	sp, sp, #0x90
 288:	b	0 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE>
 28c:	str	xzr, [x19, #8]
 290:	strb	wzr, [x19, #16]
 294:	b	30c <_ZN3lld5quoteB5cxx11EN4llvm9StringRefE+0x13c>
 298:	mov	w8, #0x100                 	// #256
 29c:	stp	xzr, xzr, [sp, #48]
 2a0:	strh	w8, [sp, #64]
 2a4:	b	300 <_ZN3lld5quoteB5cxx11EN4llvm9StringRefE+0x130>
 2a8:	cmp	w9, #0x1
 2ac:	b.ne	2c4 <_ZN3lld5quoteB5cxx11EN4llvm9StringRefE+0xf4>  // b.any
 2b0:	ldur	q0, [sp, #24]
 2b4:	ldr	x8, [sp, #40]
 2b8:	str	q0, [sp, #48]
 2bc:	str	x8, [sp, #64]
 2c0:	b	300 <_ZN3lld5quoteB5cxx11EN4llvm9StringRefE+0x130>
 2c4:	ldrb	w10, [sp, #41]
 2c8:	ldr	x11, [sp, #24]
 2cc:	ldrb	w14, [sp, #17]
 2d0:	ldr	x15, [sp]
 2d4:	mov	w12, #0x2                   	// #2
 2d8:	add	x13, sp, #0x18
 2dc:	cmp	w10, #0x1
 2e0:	mov	x16, sp
 2e4:	csel	w2, w8, w12, eq  // eq = none
 2e8:	csel	x1, x11, x13, eq  // eq = none
 2ec:	cmp	w14, #0x1
 2f0:	csel	w4, w9, w12, eq  // eq = none
 2f4:	csel	x3, x15, x16, eq  // eq = none
 2f8:	add	x0, sp, #0x30
 2fc:	bl	0 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE>
 300:	add	x0, sp, #0x30
 304:	mov	x8, x19
 308:	bl	0 <_ZNK4llvm5Twine3strB5cxx11Ev>
 30c:	ldp	x20, x19, [sp, #128]
 310:	ldr	x21, [sp, #112]
 314:	ldp	x29, x30, [sp, #96]
 318:	add	sp, sp, #0x90
 31c:	ret

0000000000000320 <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE>:
 320:	sub	sp, sp, #0x90
 324:	stp	x29, x30, [sp, #96]
 328:	stp	x22, x21, [sp, #112]
 32c:	stp	x20, x19, [sp, #128]
 330:	add	x29, sp, #0x60
 334:	mov	x19, x8
 338:	ldp	x1, x8, [x0, #24]
 33c:	sub	x9, x29, #0x20
 340:	mov	x20, x0
 344:	add	x22, x9, #0x10
 348:	stur	x22, [x29, #-32]
 34c:	cbz	x1, 360 <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x40>
 350:	add	x2, x1, x8
 354:	sub	x0, x29, #0x20
 358:	bl	0 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE>
 35c:	b	368 <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x48>
 360:	stur	xzr, [x29, #-24]
 364:	sturb	wzr, [x29, #-16]
 368:	ldr	w8, [x20, #56]
 36c:	cbz	w8, 38c <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x6c>
 370:	ldr	x8, [x20, #48]
 374:	ldr	x21, [x8]
 378:	cbz	x21, 3b0 <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x90>
 37c:	mov	x0, x21
 380:	bl	0 <strlen>
 384:	mov	x1, x0
 388:	b	3b4 <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x94>
 38c:	ldur	x8, [x29, #-32]
 390:	add	x9, x19, #0x10
 394:	str	x9, [x19]
 398:	cmp	x8, x22
 39c:	b.eq	458 <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x138>  // b.none
 3a0:	ldur	x9, [x29, #-16]
 3a4:	str	x8, [x19]
 3a8:	str	x9, [x19, #16]
 3ac:	b	460 <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x140>
 3b0:	mov	x1, xzr
 3b4:	add	x8, sp, #0x20
 3b8:	mov	x0, x21
 3bc:	bl	1d0 <_ZN3lld5quoteB5cxx11EN4llvm9StringRefE>
 3c0:	mov	x0, x20
 3c4:	bl	0 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE>
 3c8:	cmp	w0, #0x1
 3cc:	b.ne	3f8 <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0xd8>  // b.any
 3d0:	ldp	x1, x8, [x29, #-32]
 3d4:	add	x9, x19, #0x10
 3d8:	mov	x0, x19
 3dc:	str	x9, [x19]
 3e0:	add	x2, x1, x8
 3e4:	bl	0 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE>
 3e8:	ldp	x1, x2, [sp, #32]
 3ec:	mov	x0, x19
 3f0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcm>
 3f4:	b	49c <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x17c>
 3f8:	ldp	x1, x8, [x29, #-32]
 3fc:	mov	x9, sp
 400:	add	x20, x9, #0x10
 404:	mov	x0, sp
 408:	add	x2, x1, x8
 40c:	str	x20, [sp]
 410:	bl	0 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE>
 414:	adrp	x1, 0 <_ZN3lld14relativeToRootB5cxx11EN4llvm9StringRefE>
 418:	add	x1, x1, #0x0
 41c:	mov	x0, sp
 420:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEPKc>
 424:	ldp	x1, x2, [sp, #32]
 428:	mov	x0, sp
 42c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcm>
 430:	add	x9, x19, #0x10
 434:	str	x9, [x19]
 438:	mov	x8, x0
 43c:	ldr	x10, [x8], #16
 440:	cmp	x10, x8
 444:	b.eq	474 <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x154>  // b.none
 448:	str	x10, [x19]
 44c:	ldr	x9, [x0, #16]
 450:	str	x9, [x19, #16]
 454:	b	47c <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x15c>
 458:	ldr	q0, [x22]
 45c:	str	q0, [x9]
 460:	ldur	x8, [x29, #-24]
 464:	stp	x22, xzr, [x29, #-32]
 468:	sturb	wzr, [x29, #-16]
 46c:	str	x8, [x19, #8]
 470:	b	4c4 <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x1a4>
 474:	ldr	q0, [x10]
 478:	str	q0, [x9]
 47c:	ldr	x9, [x0, #8]
 480:	str	x9, [x19, #8]
 484:	stp	x8, xzr, [x0]
 488:	strb	wzr, [x0, #16]
 48c:	ldr	x0, [sp]
 490:	cmp	x0, x20
 494:	b.eq	49c <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x17c>  // b.none
 498:	bl	0 <_ZdlPv>
 49c:	ldr	x0, [sp, #32]
 4a0:	add	x8, sp, #0x20
 4a4:	add	x8, x8, #0x10
 4a8:	cmp	x0, x8
 4ac:	b.eq	4b4 <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x194>  // b.none
 4b0:	bl	0 <_ZdlPv>
 4b4:	ldur	x0, [x29, #-32]
 4b8:	cmp	x0, x22
 4bc:	b.eq	4c4 <_ZN3lld8toStringB5cxx11ERKN4llvm3opt3ArgE+0x1a4>  // b.none
 4c0:	bl	0 <_ZdlPv>
 4c4:	ldp	x20, x19, [sp, #128]
 4c8:	ldp	x22, x21, [sp, #112]
 4cc:	ldp	x29, x30, [sp, #96]
 4d0:	add	sp, sp, #0x90
 4d4:	ret

Disassembly of section .text._ZN4llvm5TwineC2ERKNS_9StringRefE:

0000000000000000 <_ZN4llvm5TwineC2ERKNS_9StringRefE>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	mov	w8, #0x105                 	// #261
   c:	strh	w8, [x0, #16]
  10:	stp	x1, xzr, [x0]
  14:	bl	0 <_ZN4llvm5TwineC2ERKNS_9StringRefE>
  18:	tbz	w0, #0, 24 <_ZN4llvm5TwineC2ERKNS_9StringRefE+0x24>
  1c:	ldp	x29, x30, [sp], #16
  20:	ret
  24:	adrp	x0, 0 <_ZN4llvm5TwineC2ERKNS_9StringRefE>
  28:	adrp	x1, 0 <_ZN4llvm5TwineC2ERKNS_9StringRefE>
  2c:	adrp	x3, 0 <_ZN4llvm5TwineC2ERKNS_9StringRefE>
  30:	add	x0, x0, #0x0
  34:	add	x1, x1, #0x0
  38:	add	x3, x3, #0x0
  3c:	mov	w2, #0x121                 	// #289
  40:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm5TwineC2EPKc:

0000000000000000 <_ZN4llvm5TwineC2EPKc>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	mov	w8, #0x101                 	// #257
   c:	stp	xzr, xzr, [x0]
  10:	strh	w8, [x0, #16]
  14:	ldrb	w8, [x1]
  18:	cbz	w8, 28 <_ZN4llvm5TwineC2EPKc+0x28>
  1c:	mov	w8, #0x3                   	// #3
  20:	str	x1, [x0]
  24:	b	2c <_ZN4llvm5TwineC2EPKc+0x2c>
  28:	mov	w8, #0x1                   	// #1
  2c:	strb	w8, [x0, #16]
  30:	bl	0 <_ZN4llvm5TwineC2EPKc>
  34:	tbz	w0, #0, 40 <_ZN4llvm5TwineC2EPKc+0x40>
  38:	ldp	x29, x30, [sp], #16
  3c:	ret
  40:	adrp	x0, 0 <_ZN4llvm5TwineC2EPKc>
  44:	adrp	x1, 0 <_ZN4llvm5TwineC2EPKc>
  48:	adrp	x3, 0 <_ZN4llvm5TwineC2EPKc>
  4c:	add	x0, x0, #0x0
  50:	add	x1, x1, #0x0
  54:	add	x3, x3, #0x0
  58:	mov	w2, #0x112                 	// #274
  5c:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm3opt6Option14getRenderStyleEv:

0000000000000000 <_ZNK4llvm3opt6Option14getRenderStyleEv>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	x8, [x0]
   c:	ldrh	w9, [x8, #38]
  10:	tbnz	w9, #2, 38 <_ZNK4llvm3opt6Option14getRenderStyleEv+0x38>
  14:	tbnz	w9, #3, 40 <_ZNK4llvm3opt6Option14getRenderStyleEv+0x40>
  18:	cbz	x8, 4c <_ZNK4llvm3opt6Option14getRenderStyleEv+0x4c>
  1c:	ldrsb	x8, [x8, #36]
  20:	cmp	x8, #0xd
  24:	b.cs	6c <_ZNK4llvm3opt6Option14getRenderStyleEv+0x6c>  // b.hs, b.nlast
  28:	adrp	x9, 0 <_ZNK4llvm3opt6Option14getRenderStyleEv>
  2c:	add	x9, x9, #0x0
  30:	ldr	w0, [x9, x8, lsl #2]
  34:	b	44 <_ZNK4llvm3opt6Option14getRenderStyleEv+0x44>
  38:	mov	w0, #0x1                   	// #1
  3c:	b	44 <_ZNK4llvm3opt6Option14getRenderStyleEv+0x44>
  40:	mov	w0, #0x2                   	// #2
  44:	ldp	x29, x30, [sp], #16
  48:	ret
  4c:	adrp	x0, 0 <_ZNK4llvm3opt6Option14getRenderStyleEv>
  50:	adrp	x1, 0 <_ZNK4llvm3opt6Option14getRenderStyleEv>
  54:	adrp	x3, 0 <_ZNK4llvm3opt6Option14getRenderStyleEv>
  58:	add	x0, x0, #0x0
  5c:	add	x1, x1, #0x0
  60:	add	x3, x3, #0x0
  64:	mov	w2, #0x5d                  	// #93
  68:	bl	0 <__assert_fail>
  6c:	adrp	x0, 0 <_ZNK4llvm3opt6Option14getRenderStyleEv>
  70:	adrp	x1, 0 <_ZNK4llvm3opt6Option14getRenderStyleEv>
  74:	add	x0, x0, #0x0
  78:	add	x1, x1, #0x0
  7c:	mov	w2, #0xa6                  	// #166
  80:	bl	0 <_ZN4llvm25llvm_unreachable_internalEPKcS1_j>

Disassembly of section .text._ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag:

0000000000000000 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x20, x1
  14:	mov	x19, x0
  18:	cbnz	x1, 24 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x24>
  1c:	cmp	x20, x2
  20:	b.ne	a0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0xa0>  // b.any
  24:	sub	x21, x2, x20
  28:	cmp	x21, #0xf
  2c:	str	x21, [x29, #24]
  30:	b.ls	58 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x58>  // b.plast
  34:	add	x1, x29, #0x18
  38:	mov	x0, x19
  3c:	mov	x2, xzr
  40:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
  44:	str	x0, [x19]
  48:	ldr	x8, [x29, #24]
  4c:	str	x8, [x19, #16]
  50:	cbnz	x21, 60 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x60>
  54:	b	80 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x80>
  58:	ldr	x0, [x19]
  5c:	cbz	x21, 80 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x80>
  60:	cmp	x21, #0x1
  64:	b.ne	74 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x74>  // b.any
  68:	ldrb	w8, [x20]
  6c:	strb	w8, [x0]
  70:	b	80 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x80>
  74:	mov	x1, x20
  78:	mov	x2, x21
  7c:	bl	0 <memcpy>
  80:	ldr	x8, [x29, #24]
  84:	ldr	x9, [x19]
  88:	ldr	x21, [sp, #16]
  8c:	str	x8, [x19, #8]
  90:	strb	wzr, [x9, x8]
  94:	ldp	x20, x19, [sp, #32]
  98:	ldp	x29, x30, [sp], #48
  9c:	ret
  a0:	adrp	x0, 0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag>
  a4:	add	x0, x0, #0x0
  a8:	bl	0 <_ZSt19__throw_logic_errorPKc>

Disassembly of section .text._ZNK4llvm5Twine7isValidEv:

0000000000000000 <_ZNK4llvm5Twine7isValidEv>:
   0:	ldrb	w9, [x0, #16]
   4:	ldrb	w8, [x0, #17]
   8:	cmp	w9, #0x1
   c:	b.hi	1c <_ZNK4llvm5Twine7isValidEv+0x1c>  // b.pmore
  10:	cmp	w8, #0x1
  14:	b.ne	78 <_ZNK4llvm5Twine7isValidEv+0x78>  // b.any
  18:	b	80 <_ZNK4llvm5Twine7isValidEv+0x80>
  1c:	cbz	w8, 78 <_ZNK4llvm5Twine7isValidEv+0x78>
  20:	cmp	w8, #0x1
  24:	b.ne	38 <_ZNK4llvm5Twine7isValidEv+0x38>  // b.any
  28:	cmp	w9, #0x2
  2c:	b.ne	80 <_ZNK4llvm5Twine7isValidEv+0x80>  // b.any
  30:	mov	w8, #0x1                   	// #1
  34:	b	40 <_ZNK4llvm5Twine7isValidEv+0x40>
  38:	cmp	w9, #0x2
  3c:	b.ne	58 <_ZNK4llvm5Twine7isValidEv+0x58>  // b.any
  40:	ldr	x9, [x0]
  44:	ldrb	w10, [x9, #16]
  48:	cbz	w10, 78 <_ZNK4llvm5Twine7isValidEv+0x78>
  4c:	ldrb	w9, [x9, #17]
  50:	cmp	w9, #0x1
  54:	b.eq	78 <_ZNK4llvm5Twine7isValidEv+0x78>  // b.none
  58:	cmp	w8, #0x2
  5c:	b.ne	80 <_ZNK4llvm5Twine7isValidEv+0x80>  // b.any
  60:	ldr	x8, [x0, #8]
  64:	ldrb	w9, [x8, #16]
  68:	cbz	w9, 78 <_ZNK4llvm5Twine7isValidEv+0x78>
  6c:	ldrb	w8, [x8, #17]
  70:	cmp	w8, #0x1
  74:	b.ne	80 <_ZNK4llvm5Twine7isValidEv+0x80>  // b.any
  78:	mov	w0, wzr
  7c:	ret
  80:	mov	w0, #0x1                   	// #1
  84:	ret

Disassembly of section .text._ZN4llvm5TwineC2ENS0_5ChildENS0_8NodeKindES1_S2_:

0000000000000000 <_ZN4llvm5TwineC2ENS0_5ChildENS0_8NodeKindES1_S2_>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	stp	x1, x3, [x0]
   c:	strb	w2, [x0, #16]
  10:	strb	w4, [x0, #17]
  14:	bl	0 <_ZN4llvm5TwineC2ENS0_5ChildENS0_8NodeKindES1_S2_>
  18:	tbz	w0, #0, 24 <_ZN4llvm5TwineC2ENS0_5ChildENS0_8NodeKindES1_S2_+0x24>
  1c:	ldp	x29, x30, [sp], #16
  20:	ret
  24:	adrp	x0, 0 <_ZN4llvm5TwineC2ENS0_5ChildENS0_8NodeKindES1_S2_>
  28:	adrp	x1, 0 <_ZN4llvm5TwineC2ENS0_5ChildENS0_8NodeKindES1_S2_>
  2c:	adrp	x3, 0 <_ZN4llvm5TwineC2ENS0_5ChildENS0_8NodeKindES1_S2_>
  30:	add	x0, x0, #0x0
  34:	add	x1, x1, #0x0
  38:	add	x3, x3, #0x0
  3c:	mov	w2, #0xb8                  	// #184
  40:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm5TwineC2EPKcRKNS_9StringRefE:

0000000000000000 <_ZN4llvm5TwineC2EPKcRKNS_9StringRefE>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	mov	w8, #0x503                 	// #1283
   c:	strh	w8, [x0, #16]
  10:	stp	x1, x2, [x0]
  14:	bl	0 <_ZN4llvm5TwineC2EPKcRKNS_9StringRefE>
  18:	tbz	w0, #0, 24 <_ZN4llvm5TwineC2EPKcRKNS_9StringRefE+0x24>
  1c:	ldp	x29, x30, [sp], #16
  20:	ret
  24:	adrp	x0, 0 <_ZN4llvm5TwineC2EPKcRKNS_9StringRefE>
  28:	adrp	x1, 0 <_ZN4llvm5TwineC2EPKcRKNS_9StringRefE>
  2c:	adrp	x3, 0 <_ZN4llvm5TwineC2EPKcRKNS_9StringRefE>
  30:	add	x0, x0, #0x0
  34:	add	x1, x1, #0x0
  38:	add	x3, x3, #0x0
  3c:	mov	w2, #0x169                 	// #361
  40:	bl	0 <__assert_fail>

Disassembly of section .text._ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag:

0000000000000000 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x20, x1
  14:	mov	x19, x0
  18:	cbnz	x1, 24 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x24>
  1c:	cmp	x20, x2
  20:	b.ne	a0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0xa0>  // b.any
  24:	sub	x21, x2, x20
  28:	cmp	x21, #0xf
  2c:	str	x21, [x29, #24]
  30:	b.ls	58 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x58>  // b.plast
  34:	add	x1, x29, #0x18
  38:	mov	x0, x19
  3c:	mov	x2, xzr
  40:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
  44:	str	x0, [x19]
  48:	ldr	x8, [x29, #24]
  4c:	str	x8, [x19, #16]
  50:	cbnz	x21, 60 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x60>
  54:	b	80 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x80>
  58:	ldr	x0, [x19]
  5c:	cbz	x21, 80 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x80>
  60:	cmp	x21, #0x1
  64:	b.ne	74 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x74>  // b.any
  68:	ldrb	w8, [x20]
  6c:	strb	w8, [x0]
  70:	b	80 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x80>
  74:	mov	x1, x20
  78:	mov	x2, x21
  7c:	bl	0 <memcpy>
  80:	ldr	x8, [x29, #24]
  84:	ldr	x9, [x19]
  88:	ldr	x21, [sp, #16]
  8c:	str	x8, [x19, #8]
  90:	strb	wzr, [x9, x8]
  94:	ldp	x20, x19, [sp, #32]
  98:	ldp	x29, x30, [sp], #48
  9c:	ret
  a0:	adrp	x0, 0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag>
  a4:	add	x0, x0, #0x0
  a8:	bl	0 <_ZSt19__throw_logic_errorPKc>

Disassembly of section .text._ZN4llvm15SmallVectorImplIcE6appendIPKcvEEvT_S5_:

0000000000000000 <_ZN4llvm15SmallVectorImplIcE6appendIPKcvEEvT_S5_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	ldp	w8, w9, [x0, #8]
  14:	sub	x20, x2, x1
  18:	mov	x22, x2
  1c:	mov	x21, x1
  20:	sub	x9, x9, x8
  24:	mov	x19, x0
  28:	cmp	x20, x9
  2c:	b.ls	44 <_ZN4llvm15SmallVectorImplIcE6appendIPKcvEEvT_S5_+0x44>  // b.plast
  30:	add	x2, x20, x8
  34:	add	x1, x19, #0x10
  38:	mov	w3, #0x1                   	// #1
  3c:	mov	x0, x19
  40:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  44:	cmp	x21, x22
  48:	b.eq	64 <_ZN4llvm15SmallVectorImplIcE6appendIPKcvEEvT_S5_+0x64>  // b.none
  4c:	ldr	x8, [x19]
  50:	ldr	w9, [x19, #8]
  54:	mov	x1, x21
  58:	mov	x2, x20
  5c:	add	x0, x8, x9
  60:	bl	0 <memcpy>
  64:	ldp	w8, w9, [x19, #8]
  68:	add	x8, x20, x8
  6c:	cmp	x8, x9
  70:	b.hi	88 <_ZN4llvm15SmallVectorImplIcE6appendIPKcvEEvT_S5_+0x88>  // b.pmore
  74:	str	w8, [x19, #8]
  78:	ldp	x20, x19, [sp, #32]
  7c:	ldp	x22, x21, [sp, #16]
  80:	ldp	x29, x30, [sp], #48
  84:	ret
  88:	adrp	x0, 0 <_ZN4llvm15SmallVectorImplIcE6appendIPKcvEEvT_S5_>
  8c:	adrp	x1, 0 <_ZN4llvm15SmallVectorImplIcE6appendIPKcvEEvT_S5_>
  90:	adrp	x3, 0 <_ZN4llvm15SmallVectorImplIcE6appendIPKcvEEvT_S5_>
  94:	add	x0, x0, #0x0
  98:	add	x1, x1, #0x0
  9c:	add	x3, x3, #0x0
  a0:	mov	w2, #0x43                  	// #67
  a4:	bl	0 <__assert_fail>

Strings.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN3lld15demangleItaniumB5cxx11EN4llvm9StringRefE>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #32]
   8:	stp	x20, x19, [sp, #48]
   c:	add	x29, sp, #0x20
  10:	mov	x9, x0
  14:	cmp	x1, #0x2
  18:	mov	x19, x8
  1c:	b.cc	30 <_ZN3lld15demangleItaniumB5cxx11EN4llvm9StringRefE+0x30>  // b.lo, b.ul, b.last
  20:	ldrh	w8, [x9]
  24:	mov	w10, #0x5a5f                	// #23135
  28:	cmp	w8, w10
  2c:	b.eq	64 <_ZN3lld15demangleItaniumB5cxx11EN4llvm9StringRefE+0x64>  // b.none
  30:	add	x8, x19, #0x10
  34:	str	x8, [x19]
  38:	cbz	x9, 58 <_ZN3lld15demangleItaniumB5cxx11EN4llvm9StringRefE+0x58>
  3c:	mov	x0, x19
  40:	ldp	x20, x19, [sp, #48]
  44:	ldp	x29, x30, [sp, #32]
  48:	add	x2, x9, x1
  4c:	mov	x1, x9
  50:	add	sp, sp, #0x40
  54:	b	0 <_ZN3lld15demangleItaniumB5cxx11EN4llvm9StringRefE>
  58:	str	xzr, [x19, #8]
  5c:	strb	wzr, [x19, #16]
  60:	b	ac <_ZN3lld15demangleItaniumB5cxx11EN4llvm9StringRefE+0xac>
  64:	mov	x8, sp
  68:	add	x20, x8, #0x10
  6c:	str	x20, [sp]
  70:	cbz	x9, 88 <_ZN3lld15demangleItaniumB5cxx11EN4llvm9StringRefE+0x88>
  74:	add	x2, x9, x1
  78:	mov	x0, sp
  7c:	mov	x1, x9
  80:	bl	0 <_ZN3lld15demangleItaniumB5cxx11EN4llvm9StringRefE>
  84:	b	90 <_ZN3lld15demangleItaniumB5cxx11EN4llvm9StringRefE+0x90>
  88:	str	xzr, [sp, #8]
  8c:	strb	wzr, [sp, #16]
  90:	mov	x0, sp
  94:	mov	x8, x19
  98:	bl	0 <_ZN4llvm8demangleERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
  9c:	ldr	x0, [sp]
  a0:	cmp	x0, x20
  a4:	b.eq	ac <_ZN3lld15demangleItaniumB5cxx11EN4llvm9StringRefE+0xac>  // b.none
  a8:	bl	0 <_ZdlPv>
  ac:	ldp	x20, x19, [sp, #48]
  b0:	ldp	x29, x30, [sp, #32]
  b4:	add	sp, sp, #0x40
  b8:	ret

00000000000000bc <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE>:
  bc:	sub	sp, sp, #0xe0
  c0:	stp	x29, x30, [sp, #176]
  c4:	stp	x22, x21, [sp, #192]
  c8:	stp	x20, x19, [sp, #208]
  cc:	add	x29, sp, #0xb0
  d0:	stp	xzr, xzr, [x0]
  d4:	str	xzr, [x0, #16]
  d8:	cbz	x2, 190 <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0xd4>
  dc:	add	x8, sp, #0x10
  e0:	mov	x19, x1
  e4:	mov	x20, x0
  e8:	add	x21, x1, x2, lsl #4
  ec:	add	x22, x8, #0x10
  f0:	ldp	x0, x1, [x19]
  f4:	add	x8, sp, #0x48
  f8:	bl	0 <_ZN4llvm11GlobPattern6createENS_9StringRefE>
  fc:	ldrb	w9, [sp, #168]
 100:	ubfiz	w10, w9, #1, #1
 104:	and	w8, w9, #0xfffffffd
 108:	orr	w10, w10, w8
 10c:	strb	w10, [sp, #168]
 110:	tbnz	w9, #0, 12c <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x70>
 114:	add	x0, sp, #0x48
 118:	bl	0 <_ZN3lld15demangleItaniumB5cxx11EN4llvm9StringRefE>
 11c:	mov	x1, x0
 120:	mov	x0, x20
 124:	bl	0 <_ZN3lld15demangleItaniumB5cxx11EN4llvm9StringRefE>
 128:	b	17c <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0xc0>
 12c:	ldr	x9, [sp, #72]
 130:	strb	w8, [sp, #168]
 134:	add	x0, sp, #0x8
 138:	str	xzr, [sp, #72]
 13c:	orr	x8, x9, #0x1
 140:	str	x8, [sp, #8]
 144:	add	x8, sp, #0x10
 148:	bl	0 <_ZN3lld15demangleItaniumB5cxx11EN4llvm9StringRefE>
 14c:	add	x0, sp, #0x30
 150:	add	x1, sp, #0x10
 154:	bl	0 <_ZN3lld15demangleItaniumB5cxx11EN4llvm9StringRefE>
 158:	bl	0 <_ZN3lld12errorHandlerEv>
 15c:	add	x1, sp, #0x30
 160:	bl	0 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE>
 164:	ldr	x0, [sp, #16]
 168:	cmp	x0, x22
 16c:	b.eq	174 <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0xb8>  // b.none
 170:	bl	0 <_ZdlPv>
 174:	ldr	x8, [sp, #8]
 178:	cbnz	x8, 1a4 <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0xe8>
 17c:	add	x0, sp, #0x48
 180:	bl	0 <_ZN3lld15demangleItaniumB5cxx11EN4llvm9StringRefE>
 184:	add	x19, x19, #0x10
 188:	cmp	x19, x21
 18c:	b.ne	f0 <_ZN3lld13StringMatcherC1EN4llvm8ArrayRefINS1_9StringRefEEE+0x34>  // b.any
 190:	ldp	x20, x19, [sp, #208]
 194:	ldp	x22, x21, [sp, #192]
 198:	ldp	x29, x30, [sp, #176]
 19c:	add	sp, sp, #0xe0
 1a0:	ret
 1a4:	add	x0, sp, #0x8
 1a8:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>

00000000000001ac <_ZNK3lld13StringMatcher5matchEN4llvm9StringRefE>:
 1ac:	stp	x29, x30, [sp, #-48]!
 1b0:	stp	x22, x21, [sp, #16]
 1b4:	stp	x20, x19, [sp, #32]
 1b8:	mov	x29, sp
 1bc:	ldp	x20, x22, [x0]
 1c0:	cmp	x20, x22
 1c4:	b.eq	1f0 <_ZNK3lld13StringMatcher5matchEN4llvm9StringRefE+0x44>  // b.none
 1c8:	mov	x19, x2
 1cc:	mov	x21, x1
 1d0:	mov	x0, x20
 1d4:	mov	x1, x21
 1d8:	mov	x2, x19
 1dc:	bl	0 <_ZNK4llvm11GlobPattern5matchENS_9StringRefE>
 1e0:	tbnz	w0, #0, 1f8 <_ZNK3lld13StringMatcher5matchEN4llvm9StringRefE+0x4c>
 1e4:	add	x20, x20, #0x60
 1e8:	cmp	x22, x20
 1ec:	b.ne	1d0 <_ZNK3lld13StringMatcher5matchEN4llvm9StringRefE+0x24>  // b.any
 1f0:	mov	w0, wzr
 1f4:	b	1fc <_ZNK3lld13StringMatcher5matchEN4llvm9StringRefE+0x50>
 1f8:	mov	w0, #0x1                   	// #1
 1fc:	ldp	x20, x19, [sp, #32]
 200:	ldp	x22, x21, [sp, #16]
 204:	ldp	x29, x30, [sp], #48
 208:	ret

000000000000020c <_ZN3lld8parseHexEN4llvm9StringRefE>:
 20c:	sub	sp, sp, #0x90
 210:	stp	x29, x30, [sp, #80]
 214:	str	x23, [sp, #96]
 218:	stp	x22, x21, [sp, #112]
 21c:	stp	x20, x19, [sp, #128]
 220:	add	x29, sp, #0x50
 224:	mov	x19, x8
 228:	movi	v0.2d, #0x0
 22c:	stur	xzr, [x29, #-16]
 230:	stur	q0, [x29, #-32]
 234:	cbz	x1, 2f8 <_ZN3lld8parseHexEN4llvm9StringRefE+0xec>
 238:	mov	x20, x1
 23c:	mov	x21, x0
 240:	mov	w23, #0x1                   	// #1
 244:	cmp	x20, #0x1
 248:	cinc	x22, x23, ne  // ne = any
 24c:	add	x3, sp, #0x8
 250:	mov	w2, #0x10                  	// #16
 254:	mov	x0, x21
 258:	mov	x1, x22
 25c:	stp	x21, x22, [sp, #32]
 260:	bl	0 <_ZN4llvm20getAsUnsignedIntegerENS_9StringRefEjRy>
 264:	tbnz	w0, #0, 2c0 <_ZN3lld8parseHexEN4llvm9StringRefE+0xb4>
 268:	ldr	x8, [sp, #8]
 26c:	cmp	x8, #0xff
 270:	b.hi	2c0 <_ZN3lld8parseHexEN4llvm9StringRefE+0xb4>  // b.pmore
 274:	ldp	x1, x9, [x29, #-24]
 278:	add	x21, x21, x22
 27c:	sub	x20, x20, x22
 280:	strb	w8, [x29, #28]
 284:	cmp	x1, x9
 288:	b.eq	2a4 <_ZN3lld8parseHexEN4llvm9StringRefE+0x98>  // b.none
 28c:	strb	w8, [x1]
 290:	ldur	x8, [x29, #-24]
 294:	add	x8, x8, #0x1
 298:	stur	x8, [x29, #-24]
 29c:	cbnz	x20, 244 <_ZN3lld8parseHexEN4llvm9StringRefE+0x38>
 2a0:	b	2b4 <_ZN3lld8parseHexEN4llvm9StringRefE+0xa8>
 2a4:	sub	x0, x29, #0x20
 2a8:	add	x2, x29, #0x1c
 2ac:	bl	0 <_ZN3lld15demangleItaniumB5cxx11EN4llvm9StringRefE>
 2b0:	cbnz	x20, 244 <_ZN3lld8parseHexEN4llvm9StringRefE+0x38>
 2b4:	ldur	q0, [x29, #-32]
 2b8:	ldur	x8, [x29, #-16]
 2bc:	b	2fc <_ZN3lld8parseHexEN4llvm9StringRefE+0xf0>
 2c0:	adrp	x1, 0 <_ZN3lld15demangleItaniumB5cxx11EN4llvm9StringRefE>
 2c4:	add	x1, x1, #0x0
 2c8:	add	x0, sp, #0x8
 2cc:	add	x2, sp, #0x20
 2d0:	bl	0 <_ZN3lld15demangleItaniumB5cxx11EN4llvm9StringRefE>
 2d4:	bl	0 <_ZN3lld12errorHandlerEv>
 2d8:	add	x1, sp, #0x8
 2dc:	bl	0 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE>
 2e0:	ldur	x0, [x29, #-32]
 2e4:	stp	xzr, xzr, [x19]
 2e8:	str	xzr, [x19, #16]
 2ec:	cbz	x0, 30c <_ZN3lld8parseHexEN4llvm9StringRefE+0x100>
 2f0:	bl	0 <_ZdlPv>
 2f4:	b	30c <_ZN3lld8parseHexEN4llvm9StringRefE+0x100>
 2f8:	mov	x8, xzr
 2fc:	str	q0, [x19]
 300:	str	x8, [x19, #16]
 304:	stp	xzr, xzr, [x29, #-32]
 308:	stur	xzr, [x29, #-16]
 30c:	ldp	x20, x19, [sp, #128]
 310:	ldp	x22, x21, [sp, #112]
 314:	ldr	x23, [sp, #96]
 318:	ldp	x29, x30, [sp, #80]
 31c:	add	sp, sp, #0x90
 320:	ret

0000000000000324 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE>:
 324:	cbz	x1, 348 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x24>
 328:	ldrb	w8, [x0]
 32c:	cmp	w8, #0x5f
 330:	b.eq	350 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x2c>  // b.none
 334:	and	w8, w8, #0xffffffdf
 338:	sub	w8, w8, #0x41
 33c:	and	w8, w8, #0xff
 340:	cmp	w8, #0x19
 344:	b.ls	350 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x2c>  // b.plast
 348:	mov	w0, wzr
 34c:	ret
 350:	sub	x9, x1, #0x1
 354:	cmp	x9, #0x4
 358:	add	x8, x0, x1
 35c:	b.lt	434 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x110>  // b.tstop
 360:	lsr	x9, x9, #2
 364:	add	x10, x9, #0x1
 368:	add	x9, x0, #0x4
 36c:	ldurb	w11, [x9, #-3]
 370:	cmp	w11, #0x5f
 374:	b.eq	398 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x74>  // b.none
 378:	sub	w12, w11, #0x30
 37c:	cmp	w12, #0xa
 380:	b.cc	398 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x74>  // b.lo, b.ul, b.last
 384:	and	w11, w11, #0xffffffdf
 388:	sub	w11, w11, #0x41
 38c:	and	w11, w11, #0xff
 390:	cmp	w11, #0x19
 394:	b.hi	4d0 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x1ac>  // b.pmore
 398:	ldurb	w11, [x9, #-2]
 39c:	cmp	w11, #0x5f
 3a0:	b.eq	3c4 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0xa0>  // b.none
 3a4:	sub	w12, w11, #0x30
 3a8:	cmp	w12, #0xa
 3ac:	b.cc	3c4 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0xa0>  // b.lo, b.ul, b.last
 3b0:	and	w11, w11, #0xffffffdf
 3b4:	sub	w11, w11, #0x41
 3b8:	and	w11, w11, #0xff
 3bc:	cmp	w11, #0x19
 3c0:	b.hi	4d8 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x1b4>  // b.pmore
 3c4:	ldurb	w11, [x9, #-1]
 3c8:	cmp	w11, #0x5f
 3cc:	b.eq	3f0 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0xcc>  // b.none
 3d0:	sub	w12, w11, #0x30
 3d4:	cmp	w12, #0xa
 3d8:	b.cc	3f0 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0xcc>  // b.lo, b.ul, b.last
 3dc:	and	w11, w11, #0xffffffdf
 3e0:	sub	w11, w11, #0x41
 3e4:	and	w11, w11, #0xff
 3e8:	cmp	w11, #0x19
 3ec:	b.hi	4e0 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x1bc>  // b.pmore
 3f0:	ldrb	w11, [x9]
 3f4:	cmp	w11, #0x5f
 3f8:	b.eq	41c <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0xf8>  // b.none
 3fc:	sub	w12, w11, #0x30
 400:	cmp	w12, #0xa
 404:	b.cc	41c <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0xf8>  // b.lo, b.ul, b.last
 408:	and	w11, w11, #0xffffffdf
 40c:	sub	w11, w11, #0x41
 410:	and	w11, w11, #0xff
 414:	cmp	w11, #0x19
 418:	b.hi	4c4 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x1a0>  // b.pmore
 41c:	sub	x10, x10, #0x1
 420:	cmp	x10, #0x1
 424:	add	x9, x9, #0x4
 428:	b.gt	36c <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x48>
 42c:	sub	x9, x9, #0x3
 430:	b	438 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x114>
 434:	add	x9, x0, #0x1
 438:	sub	x10, x8, x9
 43c:	cmp	x10, #0x1
 440:	b.eq	494 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x170>  // b.none
 444:	cmp	x10, #0x2
 448:	b.eq	464 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x140>  // b.none
 44c:	cmp	x10, #0x3
 450:	b.ne	4c0 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x19c>  // b.any
 454:	ldrb	w10, [x9]
 458:	cmp	w10, #0x5f
 45c:	b.ne	4e8 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x1c4>  // b.any
 460:	add	x9, x9, #0x1
 464:	ldrb	w10, [x9]
 468:	cmp	w10, #0x5f
 46c:	b.eq	490 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x16c>  // b.none
 470:	sub	w11, w10, #0x30
 474:	cmp	w11, #0xa
 478:	b.cc	490 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x16c>  // b.lo, b.ul, b.last
 47c:	and	w10, w10, #0xffffffdf
 480:	sub	w10, w10, #0x41
 484:	and	w10, w10, #0xff
 488:	cmp	w10, #0x19
 48c:	b.hi	4c4 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x1a0>  // b.pmore
 490:	add	x9, x9, #0x1
 494:	ldrb	w10, [x9]
 498:	cmp	w10, #0x5f
 49c:	b.eq	4c0 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x19c>  // b.none
 4a0:	sub	w11, w10, #0x30
 4a4:	cmp	w11, #0xa
 4a8:	b.cc	4c0 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x19c>  // b.lo, b.ul, b.last
 4ac:	and	w10, w10, #0xffffffdf
 4b0:	sub	w10, w10, #0x41
 4b4:	and	w10, w10, #0xff
 4b8:	cmp	w10, #0x19
 4bc:	b.hi	4c4 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x1a0>  // b.pmore
 4c0:	mov	x9, x8
 4c4:	cmp	x9, x8
 4c8:	cset	w0, eq  // eq = none
 4cc:	ret
 4d0:	sub	x9, x9, #0x3
 4d4:	b	4c4 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x1a0>
 4d8:	sub	x9, x9, #0x2
 4dc:	b	4c4 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x1a0>
 4e0:	sub	x9, x9, #0x1
 4e4:	b	4c4 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x1a0>
 4e8:	sub	w11, w10, #0x30
 4ec:	cmp	w11, #0xa
 4f0:	b.cc	460 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x13c>  // b.lo, b.ul, b.last
 4f4:	and	w10, w10, #0xffffffdf
 4f8:	sub	w10, w10, #0x41
 4fc:	and	w10, w10, #0xff
 500:	cmp	w10, #0x19
 504:	b.hi	4c4 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x1a0>  // b.pmore
 508:	b	460 <_ZN3lld18isValidCIdentifierEN4llvm9StringRefE+0x13c>

000000000000050c <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE>:
 50c:	sub	sp, sp, #0x160
 510:	stp	x29, x30, [sp, #288]
 514:	str	x28, [sp, #304]
 518:	stp	x22, x21, [sp, #320]
 51c:	stp	x20, x19, [sp, #336]
 520:	add	x29, sp, #0x120
 524:	mov	x21, x2
 528:	mov	x19, x1
 52c:	mov	x20, x0
 530:	stur	wzr, [x29, #-16]
 534:	bl	0 <_ZNSt3_V215system_categoryEv>
 538:	stur	x0, [x29, #-8]
 53c:	sub	x8, x29, #0x78
 540:	mov	x0, x21
 544:	sub	x22, x29, #0x78
 548:	bl	0 <_ZNK4llvm5Twine3strB5cxx11Ev>
 54c:	ldp	x1, x2, [x29, #-120]
 550:	sub	x0, x29, #0x58
 554:	sub	x3, x29, #0x10
 558:	mov	w4, wzr
 55c:	bl	0 <_ZN4llvm14raw_fd_ostreamC1ENS_9StringRefERSt10error_codeNS_3sys2fs9OpenFlagsE>
 560:	ldur	x0, [x29, #-120]
 564:	add	x8, x22, #0x10
 568:	cmp	x0, x8
 56c:	b.eq	574 <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0x68>  // b.none
 570:	bl	0 <_ZdlPv>
 574:	ldur	w8, [x29, #-16]
 578:	cbz	w8, 794 <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0x288>
 57c:	adrp	x1, 0 <_ZN3lld15demangleItaniumB5cxx11EN4llvm9StringRefE>
 580:	add	x1, x1, #0x0
 584:	add	x0, sp, #0x38
 588:	bl	0 <_ZN3lld15demangleItaniumB5cxx11EN4llvm9StringRefE>
 58c:	ldrb	w9, [sp, #72]
 590:	cbz	w9, 5b8 <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0xac>
 594:	ldrb	w8, [x21, #16]
 598:	cbz	w8, 5b8 <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0xac>
 59c:	cmp	w9, #0x1
 5a0:	b.ne	608 <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0xfc>  // b.any
 5a4:	ldr	x8, [x21, #16]
 5a8:	ldr	q0, [x21]
 5ac:	str	x8, [sp, #96]
 5b0:	str	q0, [sp, #80]
 5b4:	b	5c4 <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0xb8>
 5b8:	mov	w8, #0x100                 	// #256
 5bc:	stp	xzr, xzr, [sp, #80]
 5c0:	strh	w8, [sp, #96]
 5c4:	adrp	x1, 0 <_ZN3lld15demangleItaniumB5cxx11EN4llvm9StringRefE>
 5c8:	add	x1, x1, #0x0
 5cc:	add	x0, sp, #0x20
 5d0:	bl	0 <_ZN3lld15demangleItaniumB5cxx11EN4llvm9StringRefE>
 5d4:	ldrb	w8, [sp, #96]
 5d8:	cbz	w8, 5f8 <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0xec>
 5dc:	ldrb	w9, [sp, #48]
 5e0:	cbz	w9, 5f8 <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0xec>
 5e4:	cmp	w8, #0x1
 5e8:	b.ne	624 <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0x118>  // b.any
 5ec:	ldr	q0, [sp, #32]
 5f0:	ldr	x8, [sp, #48]
 5f4:	b	634 <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0x128>
 5f8:	mov	w8, #0x100                 	// #256
 5fc:	stp	xzr, xzr, [sp, #112]
 600:	strh	w8, [sp, #128]
 604:	b	6bc <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0x1b0>
 608:	cmp	w8, #0x1
 60c:	b.ne	640 <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0x134>  // b.any
 610:	ldur	q0, [sp, #56]
 614:	ldr	x8, [sp, #72]
 618:	str	q0, [sp, #80]
 61c:	str	x8, [sp, #96]
 620:	b	5c4 <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0xb8>
 624:	cmp	w9, #0x1
 628:	b.ne	680 <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0x174>  // b.any
 62c:	ldr	q0, [sp, #80]
 630:	ldr	x8, [sp, #96]
 634:	str	q0, [sp, #112]
 638:	str	x8, [sp, #128]
 63c:	b	6bc <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0x1b0>
 640:	ldrb	w10, [sp, #73]
 644:	ldr	x11, [sp, #56]
 648:	ldrb	w13, [x21, #17]
 64c:	mov	w4, #0x2                   	// #2
 650:	add	x12, sp, #0x38
 654:	cmp	w10, #0x1
 658:	csel	w2, w9, w4, eq  // eq = none
 65c:	csel	x1, x11, x12, eq  // eq = none
 660:	cmp	w13, #0x1
 664:	b.ne	670 <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0x164>  // b.any
 668:	ldr	x21, [x21]
 66c:	mov	w4, w8
 670:	add	x0, sp, #0x50
 674:	mov	x3, x21
 678:	bl	0 <_ZN3lld15demangleItaniumB5cxx11EN4llvm9StringRefE>
 67c:	b	5c4 <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0xb8>
 680:	ldrb	w10, [sp, #97]
 684:	ldr	x11, [sp, #80]
 688:	ldrb	w14, [sp, #49]
 68c:	ldr	x15, [sp, #32]
 690:	mov	w12, #0x2                   	// #2
 694:	add	x13, sp, #0x50
 698:	cmp	w10, #0x1
 69c:	add	x16, sp, #0x20
 6a0:	csel	w2, w8, w12, eq  // eq = none
 6a4:	csel	x1, x11, x13, eq  // eq = none
 6a8:	cmp	w14, #0x1
 6ac:	csel	w4, w9, w12, eq  // eq = none
 6b0:	csel	x3, x15, x16, eq  // eq = none
 6b4:	add	x0, sp, #0x70
 6b8:	bl	0 <_ZN3lld15demangleItaniumB5cxx11EN4llvm9StringRefE>
 6bc:	ldur	x0, [x29, #-8]
 6c0:	ldur	w1, [x29, #-16]
 6c4:	ldr	x8, [x0]
 6c8:	ldr	x9, [x8, #32]
 6cc:	sub	x8, x29, #0x78
 6d0:	blr	x9
 6d4:	add	x0, sp, #0x8
 6d8:	sub	x1, x29, #0x78
 6dc:	bl	0 <_ZN3lld15demangleItaniumB5cxx11EN4llvm9StringRefE>
 6e0:	ldrb	w8, [sp, #128]
 6e4:	cbz	w8, 708 <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0x1fc>
 6e8:	ldrb	w9, [sp, #24]
 6ec:	cbz	w9, 708 <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0x1fc>
 6f0:	cmp	w8, #0x1
 6f4:	add	x10, sp, #0x90
 6f8:	b.ne	718 <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0x20c>  // b.any
 6fc:	ldur	q0, [sp, #8]
 700:	ldr	x8, [sp, #24]
 704:	b	728 <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0x21c>
 708:	mov	w8, #0x100                 	// #256
 70c:	stp	xzr, xzr, [sp, #144]
 710:	strh	w8, [sp, #160]
 714:	b	770 <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0x264>
 718:	cmp	w9, #0x1
 71c:	b.ne	734 <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0x228>  // b.any
 720:	ldr	q0, [sp, #112]
 724:	ldr	x8, [sp, #128]
 728:	str	q0, [x10]
 72c:	str	x8, [sp, #160]
 730:	b	770 <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0x264>
 734:	ldrb	w10, [sp, #129]
 738:	ldr	x11, [sp, #112]
 73c:	ldrb	w14, [sp, #25]
 740:	ldr	x15, [sp, #8]
 744:	mov	w12, #0x2                   	// #2
 748:	add	x13, sp, #0x70
 74c:	cmp	w10, #0x1
 750:	add	x16, sp, #0x8
 754:	csel	w2, w8, w12, eq  // eq = none
 758:	csel	x1, x11, x13, eq  // eq = none
 75c:	cmp	w14, #0x1
 760:	csel	w4, w9, w12, eq  // eq = none
 764:	csel	x3, x15, x16, eq  // eq = none
 768:	add	x0, sp, #0x90
 76c:	bl	0 <_ZN3lld15demangleItaniumB5cxx11EN4llvm9StringRefE>
 770:	bl	0 <_ZN3lld12errorHandlerEv>
 774:	add	x1, sp, #0x90
 778:	bl	0 <_ZN3lld12ErrorHandler5errorERKN4llvm5TwineE>
 77c:	ldur	x0, [x29, #-120]
 780:	sub	x8, x29, #0x78
 784:	add	x8, x8, #0x10
 788:	cmp	x0, x8
 78c:	b.eq	794 <_ZN3lld10saveBufferEN4llvm9StringRefERKNS0_5TwineE+0x288>  // b.none
 790:	bl	0 <_ZdlPv>
 794:	sub	x0, x29, #0x58
 798:	mov	x1, x20
 79c:	mov	x2, x19
 7a0:	bl	0 <_ZN3lld15demangleItaniumB5cxx11EN4llvm9StringRefE>
 7a4:	sub	x0, x29, #0x58
 7a8:	bl	0 <_ZN4llvm14raw_fd_ostreamD1Ev>
 7ac:	ldp	x20, x19, [sp, #336]
 7b0:	ldp	x22, x21, [sp, #320]
 7b4:	ldr	x28, [sp, #304]
 7b8:	ldp	x29, x30, [sp, #288]
 7bc:	add	sp, sp, #0x160
 7c0:	ret

Disassembly of section .text._ZN4llvm8toStringB5cxx11ENS_5ErrorE:

0000000000000000 <_ZN4llvm8toStringB5cxx11ENS_5ErrorE>:
   0:	sub	sp, sp, #0x90
   4:	stp	x29, x30, [sp, #96]
   8:	stp	x22, x21, [sp, #112]
   c:	stp	x20, x19, [sp, #128]
  10:	add	x29, sp, #0x60
  14:	mov	x19, x8
  18:	adrp	x8, 0 <_ZN4llvm8toStringB5cxx11ENS_5ErrorE>
  1c:	ldr	d0, [x8]
  20:	add	x8, sp, #0x10
  24:	add	x9, x8, #0x10
  28:	str	x9, [sp, #16]
  2c:	str	d0, [sp, #24]
  30:	ldr	x9, [x0]
  34:	mov	x1, sp
  38:	orr	x9, x9, #0x1
  3c:	stp	x8, x9, [sp]
  40:	str	xzr, [x0]
  44:	add	x0, sp, #0x8
  48:	bl	0 <_ZN4llvm8toStringB5cxx11ENS_5ErrorE>
  4c:	ldr	x8, [sp, #8]
  50:	cbnz	x8, f8 <_ZN4llvm8toStringB5cxx11ENS_5ErrorE+0xf8>
  54:	ldr	w22, [sp, #24]
  58:	ldr	x20, [sp, #16]
  5c:	mov	x8, x19
  60:	strb	wzr, [x8, #16]!
  64:	stp	x8, xzr, [x19]
  68:	cbz	w22, dc <_ZN4llvm8toStringB5cxx11ENS_5ErrorE+0xdc>
  6c:	add	x21, x20, x22, lsl #5
  70:	ldr	x8, [x20, #8]
  74:	sub	x9, x21, x20
  78:	sub	x9, x9, #0x20
  7c:	lsr	x9, x9, #5
  80:	add	x9, x9, #0x1
  84:	madd	x8, x8, x9, x22
  88:	sub	x1, x8, #0x1
  8c:	mov	x0, x19
  90:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7reserveEm>
  94:	ldp	x1, x2, [x20]
  98:	mov	x0, x19
  9c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcm>
  a0:	cmp	w22, #0x1
  a4:	b.eq	dc <_ZN4llvm8toStringB5cxx11ENS_5ErrorE+0xdc>  // b.none
  a8:	add	x22, x20, #0x20
  ac:	adrp	x20, 0 <_ZN4llvm8toStringB5cxx11ENS_5ErrorE>
  b0:	add	x20, x20, #0x0
  b4:	mov	w2, #0x1                   	// #1
  b8:	mov	x0, x19
  bc:	mov	x1, x20
  c0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE6appendEPKcm>
  c4:	ldp	x1, x2, [x22]
  c8:	mov	x0, x19
  cc:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcm>
  d0:	add	x22, x22, #0x20
  d4:	cmp	x22, x21
  d8:	b.ne	b4 <_ZN4llvm8toStringB5cxx11ENS_5ErrorE+0xb4>  // b.any
  dc:	add	x0, sp, #0x10
  e0:	bl	0 <_ZN4llvm8toStringB5cxx11ENS_5ErrorE>
  e4:	ldp	x20, x19, [sp, #128]
  e8:	ldp	x22, x21, [sp, #112]
  ec:	ldp	x29, x30, [sp, #96]
  f0:	add	sp, sp, #0x90
  f4:	ret
  f8:	add	x0, sp, #0x8
  fc:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>

Disassembly of section .text._ZN4llvm5TwineC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE:

0000000000000000 <_ZN4llvm5TwineC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	mov	w8, #0x104                 	// #260
   c:	strh	w8, [x0, #16]
  10:	stp	x1, xzr, [x0]
  14:	bl	0 <_ZN4llvm5TwineC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
  18:	tbz	w0, #0, 24 <_ZN4llvm5TwineC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x24>
  1c:	ldp	x29, x30, [sp], #16
  20:	ret
  24:	adrp	x0, 0 <_ZN4llvm5TwineC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
  28:	adrp	x1, 0 <_ZN4llvm5TwineC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
  2c:	adrp	x3, 0 <_ZN4llvm5TwineC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
  30:	add	x0, x0, #0x0
  34:	add	x1, x1, #0x0
  38:	add	x3, x3, #0x0
  3c:	mov	w2, #0x11b                 	// #283
  40:	bl	0 <__assert_fail>

Disassembly of section .text._ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE9push_backERKS1_:

0000000000000000 <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE9push_backERKS1_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	ldp	x20, x8, [x0, #8]
  14:	mov	x19, x0
  18:	mov	x21, x1
  1c:	cmp	x20, x8
  20:	b.eq	5c <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE9push_backERKS1_+0x5c>  // b.none
  24:	mov	x0, x20
  28:	mov	x1, x21
  2c:	bl	0 <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE9push_backERKS1_>
  30:	add	x0, x20, #0x18
  34:	add	x1, x21, #0x18
  38:	mov	w2, #0x48                  	// #72
  3c:	bl	0 <memcpy>
  40:	ldr	x8, [x19, #8]
  44:	ldr	x21, [sp, #16]
  48:	add	x8, x8, #0x60
  4c:	str	x8, [x19, #8]
  50:	ldp	x20, x19, [sp, #32]
  54:	ldp	x29, x30, [sp], #48
  58:	ret
  5c:	mov	x0, x19
  60:	mov	x1, x20
  64:	mov	x2, x21
  68:	ldp	x20, x19, [sp, #32]
  6c:	ldr	x21, [sp, #16]
  70:	ldp	x29, x30, [sp], #48
  74:	b	0 <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE9push_backERKS1_>

Disassembly of section .text._ZN4llvm8ExpectedINS_11GlobPatternEEdeEv:

0000000000000000 <_ZN4llvm8ExpectedINS_11GlobPatternEEdeEv>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldrb	w8, [x0, #96]
   c:	tbnz	w8, #1, 1c <_ZN4llvm8ExpectedINS_11GlobPatternEEdeEv+0x1c>
  10:	tbnz	w8, #0, 20 <_ZN4llvm8ExpectedINS_11GlobPatternEEdeEv+0x20>
  14:	ldp	x29, x30, [sp], #16
  18:	ret
  1c:	bl	0 <_ZN4llvm8ExpectedINS_11GlobPatternEEdeEv>
  20:	adrp	x0, 0 <_ZN4llvm8ExpectedINS_11GlobPatternEEdeEv>
  24:	adrp	x1, 0 <_ZN4llvm8ExpectedINS_11GlobPatternEEdeEv>
  28:	adrp	x3, 0 <_ZN4llvm8ExpectedINS_11GlobPatternEEdeEv>
  2c:	add	x0, x0, #0x0
  30:	add	x1, x1, #0x0
  34:	add	x3, x3, #0x0
  38:	mov	w2, #0x272                 	// #626
  3c:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm8ExpectedINS_11GlobPatternEED2Ev:

0000000000000000 <_ZN4llvm8ExpectedINS_11GlobPatternEED2Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldrb	w8, [x0, #96]
  10:	mov	x19, x0
  14:	tbnz	w8, #1, 50 <_ZN4llvm8ExpectedINS_11GlobPatternEED2Ev+0x50>
  18:	tbnz	w8, #0, 2c <_ZN4llvm8ExpectedINS_11GlobPatternEED2Ev+0x2c>
  1c:	mov	x0, x19
  20:	ldr	x19, [sp, #16]
  24:	ldp	x29, x30, [sp], #32
  28:	b	0 <_ZN4llvm8ExpectedINS_11GlobPatternEED2Ev>
  2c:	ldr	x0, [x19]
  30:	cbz	x0, 40 <_ZN4llvm8ExpectedINS_11GlobPatternEED2Ev+0x40>
  34:	ldr	x8, [x0]
  38:	ldr	x8, [x8, #8]
  3c:	blr	x8
  40:	str	xzr, [x19]
  44:	ldr	x19, [sp, #16]
  48:	ldp	x29, x30, [sp], #32
  4c:	ret
  50:	mov	x0, x19
  54:	bl	0 <_ZN4llvm8ExpectedINS_11GlobPatternEED2Ev>

Disassembly of section .text._ZN4llvm5TwineC2EPKc:

0000000000000000 <_ZN4llvm5TwineC2EPKc>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	mov	w8, #0x101                 	// #257
   c:	stp	xzr, xzr, [x0]
  10:	strh	w8, [x0, #16]
  14:	ldrb	w8, [x1]
  18:	cbz	w8, 28 <_ZN4llvm5TwineC2EPKc+0x28>
  1c:	mov	w8, #0x3                   	// #3
  20:	str	x1, [x0]
  24:	b	2c <_ZN4llvm5TwineC2EPKc+0x2c>
  28:	mov	w8, #0x1                   	// #1
  2c:	strb	w8, [x0, #16]
  30:	bl	0 <_ZN4llvm5TwineC2EPKc>
  34:	tbz	w0, #0, 40 <_ZN4llvm5TwineC2EPKc+0x40>
  38:	ldp	x29, x30, [sp], #16
  3c:	ret
  40:	adrp	x0, 0 <_ZN4llvm5TwineC2EPKc>
  44:	adrp	x1, 0 <_ZN4llvm5TwineC2EPKc>
  48:	adrp	x3, 0 <_ZN4llvm5TwineC2EPKc>
  4c:	add	x0, x0, #0x0
  50:	add	x1, x1, #0x0
  54:	add	x3, x3, #0x0
  58:	mov	w2, #0x112                 	// #274
  5c:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm11raw_ostreamlsENS_9StringRefE:

0000000000000000 <_ZN4llvm11raw_ostreamlsENS_9StringRefE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	mov	x20, x0
  10:	ldp	x8, x0, [x0, #16]
  14:	mov	x19, x2
  18:	sub	x8, x8, x0
  1c:	cmp	x2, x8
  20:	b.ls	38 <_ZN4llvm11raw_ostreamlsENS_9StringRefE+0x38>  // b.plast
  24:	mov	x0, x20
  28:	mov	x2, x19
  2c:	ldp	x20, x19, [sp, #16]
  30:	ldp	x29, x30, [sp], #32
  34:	b	0 <_ZN4llvm11raw_ostream5writeEPKcm>
  38:	cbz	x19, 50 <_ZN4llvm11raw_ostreamlsENS_9StringRefE+0x50>
  3c:	mov	x2, x19
  40:	bl	0 <memcpy>
  44:	ldr	x8, [x20, #24]
  48:	add	x8, x8, x19
  4c:	str	x8, [x20, #24]
  50:	mov	x0, x20
  54:	ldp	x20, x19, [sp, #16]
  58:	ldp	x29, x30, [sp], #32
  5c:	ret

Disassembly of section .text._ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag:

0000000000000000 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x20, x1
  14:	mov	x19, x0
  18:	cbnz	x1, 24 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x24>
  1c:	cmp	x20, x2
  20:	b.ne	a0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0xa0>  // b.any
  24:	sub	x21, x2, x20
  28:	cmp	x21, #0xf
  2c:	str	x21, [x29, #24]
  30:	b.ls	58 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x58>  // b.plast
  34:	add	x1, x29, #0x18
  38:	mov	x0, x19
  3c:	mov	x2, xzr
  40:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
  44:	str	x0, [x19]
  48:	ldr	x8, [x29, #24]
  4c:	str	x8, [x19, #16]
  50:	cbnz	x21, 60 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x60>
  54:	b	80 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x80>
  58:	ldr	x0, [x19]
  5c:	cbz	x21, 80 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x80>
  60:	cmp	x21, #0x1
  64:	b.ne	74 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x74>  // b.any
  68:	ldrb	w8, [x20]
  6c:	strb	w8, [x0]
  70:	b	80 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x80>
  74:	mov	x1, x20
  78:	mov	x2, x21
  7c:	bl	0 <memcpy>
  80:	ldr	x8, [x29, #24]
  84:	ldr	x9, [x19]
  88:	ldr	x21, [sp, #16]
  8c:	str	x8, [x19, #8]
  90:	strb	wzr, [x9, x8]
  94:	ldp	x20, x19, [sp, #32]
  98:	ldp	x29, x30, [sp], #48
  9c:	ret
  a0:	adrp	x0, 0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag>
  a4:	add	x0, x0, #0x0
  a8:	bl	0 <_ZSt19__throw_logic_errorPKc>

Disassembly of section .text._ZN4llvm15handleAllErrorsIJZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEEvS1_DpOT_:

0000000000000000 <_ZN4llvm15handleAllErrorsIJZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEEvS1_DpOT_>:
   0:	sub	sp, sp, #0x70
   4:	stp	x29, x30, [sp, #96]
   8:	add	x29, sp, #0x60
   c:	ldr	x8, [x0]
  10:	orr	x8, x8, #0x1
  14:	str	x8, [sp]
  18:	str	xzr, [x0]
  1c:	add	x8, sp, #0x8
  20:	mov	x0, sp
  24:	bl	0 <_ZN4llvm15handleAllErrorsIJZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEEvS1_DpOT_>
  28:	ldr	x8, [sp, #8]
  2c:	tst	x8, #0xfffffffffffffffe
  30:	and	x9, x8, #0xfffffffffffffffe
  34:	cset	w8, ne  // ne = any
  38:	orr	x8, x9, x8
  3c:	str	x8, [sp, #8]
  40:	cbnz	x9, 5c <_ZN4llvm15handleAllErrorsIJZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEEvS1_DpOT_+0x5c>
  44:	cbnz	x8, cc <_ZN4llvm15handleAllErrorsIJZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEEvS1_DpOT_+0xcc>
  48:	ldr	x8, [sp]
  4c:	cbnz	x8, d4 <_ZN4llvm15handleAllErrorsIJZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEEvS1_DpOT_+0xd4>
  50:	ldp	x29, x30, [sp, #96]
  54:	add	sp, sp, #0x70
  58:	ret
  5c:	sturb	wzr, [x29, #-16]
  60:	stp	xzr, xzr, [sp, #32]
  64:	adrp	x10, 0 <_ZTVN4llvm18raw_string_ostreamE>
  68:	ldr	x10, [x10]
  6c:	sub	x8, x29, #0x20
  70:	mov	w9, #0x1                   	// #1
  74:	adrp	x1, 0 <_ZN4llvm15handleAllErrorsIJZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEEvS1_DpOT_>
  78:	add	x11, x8, #0x10
  7c:	str	w9, [sp, #48]
  80:	add	x9, x10, #0x10
  84:	add	x1, x1, #0x0
  88:	add	x0, sp, #0x10
  8c:	stp	x11, xzr, [x29, #-32]
  90:	stp	x9, xzr, [sp, #16]
  94:	str	x8, [sp, #56]
  98:	bl	0 <_ZN4llvm15handleAllErrorsIJZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEEvS1_DpOT_>
  9c:	adrp	x1, 0 <_ZN4llvm15handleAllErrorsIJZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEEvS1_DpOT_>
  a0:	add	x1, x1, #0x0
  a4:	bl	0 <_ZN4llvm15handleAllErrorsIJZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEEvS1_DpOT_>
  a8:	add	x1, sp, #0x8
  ac:	bl	0 <_ZN4llvm15handleAllErrorsIJZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEEvS1_DpOT_>
  b0:	add	x0, sp, #0x10
  b4:	bl	0 <_ZN4llvm15handleAllErrorsIJZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEEvS1_DpOT_>
  b8:	ldr	x0, [x0]
  bc:	adrp	x1, 0 <_ZN4llvm15handleAllErrorsIJZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEEvS1_DpOT_>
  c0:	add	x1, x1, #0x0
  c4:	mov	w2, #0x2c9                 	// #713
  c8:	bl	0 <_ZN4llvm25llvm_unreachable_internalEPKcS1_j>
  cc:	add	x0, sp, #0x8
  d0:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>
  d4:	mov	x0, sp
  d8:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>

Disassembly of section .text._ZN4llvm11SmallVectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELj2EED2Ev:

0000000000000000 <_ZN4llvm11SmallVectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELj2EED2Ev>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	ldr	w8, [x0, #8]
  14:	ldr	x19, [x0]
  18:	mov	x20, x0
  1c:	cbz	w8, 48 <_ZN4llvm11SmallVectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELj2EED2Ev+0x48>
  20:	lsl	x21, x8, #5
  24:	add	x8, x19, x21
  28:	ldur	x0, [x8, #-32]
  2c:	sub	x8, x8, #0x10
  30:	cmp	x8, x0
  34:	b.eq	3c <_ZN4llvm11SmallVectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELj2EED2Ev+0x3c>  // b.none
  38:	bl	0 <_ZdlPv>
  3c:	subs	x21, x21, #0x20
  40:	b.ne	24 <_ZN4llvm11SmallVectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELj2EED2Ev+0x24>  // b.any
  44:	ldr	x19, [x20]
  48:	add	x8, x20, #0x10
  4c:	cmp	x19, x8
  50:	b.eq	68 <_ZN4llvm11SmallVectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELj2EED2Ev+0x68>  // b.none
  54:	mov	x0, x19
  58:	ldp	x20, x19, [sp, #32]
  5c:	ldr	x21, [sp, #16]
  60:	ldp	x29, x30, [sp], #48
  64:	b	0 <free>
  68:	ldp	x20, x19, [sp, #32]
  6c:	ldr	x21, [sp, #16]
  70:	ldp	x29, x30, [sp], #48
  74:	ret

Disassembly of section .text._ZN4llvm12handleErrorsIJZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_:

0000000000000000 <_ZN4llvm12handleErrorsIJZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #32]
   8:	str	x23, [sp, #48]
   c:	stp	x22, x21, [sp, #64]
  10:	stp	x20, x19, [sp, #80]
  14:	add	x29, sp, #0x20
  18:	mov	x19, x8
  1c:	ldr	x8, [x0]
  20:	tst	x8, #0xfffffffffffffffe
  24:	and	x21, x8, #0xfffffffffffffffe
  28:	cset	w8, ne  // ne = any
  2c:	orr	x8, x21, x8
  30:	str	x8, [x0]
  34:	cbz	x21, 104 <_ZN4llvm12handleErrorsIJZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x104>
  38:	str	xzr, [x0]
  3c:	ldr	x8, [x21]
  40:	mov	x20, x1
  44:	adrp	x1, 0 <_ZN4llvm9ErrorList2IDE>
  48:	mov	x0, x21
  4c:	ldr	x8, [x8, #48]
  50:	ldr	x1, [x1]
  54:	blr	x8
  58:	tbz	w0, #0, 110 <_ZN4llvm12handleErrorsIJZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x110>
  5c:	mov	w8, #0x1                   	// #1
  60:	str	x8, [x19]
  64:	ldp	x22, x8, [x21, #8]
  68:	cmp	x22, x8
  6c:	b.eq	140 <_ZN4llvm12handleErrorsIJZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x140>  // b.none
  70:	sub	x23, x8, #0x8
  74:	mov	w8, #0x1                   	// #1
  78:	orr	x8, x8, #0x1
  7c:	stur	x8, [x29, #-8]
  80:	str	xzr, [x19]
  84:	ldr	x8, [x22]
  88:	str	xzr, [x22]
  8c:	add	x0, sp, #0x8
  90:	mov	x1, x20
  94:	str	x8, [sp, #8]
  98:	add	x8, sp, #0x10
  9c:	bl	0 <_ZN4llvm12handleErrorsIJZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_>
  a0:	add	x8, x29, #0x18
  a4:	sub	x0, x29, #0x8
  a8:	add	x1, sp, #0x10
  ac:	bl	0 <_ZN4llvm12handleErrorsIJZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_>
  b0:	ldr	x8, [x19]
  b4:	cbnz	x8, 168 <_ZN4llvm12handleErrorsIJZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x168>
  b8:	ldr	x8, [x29, #24]
  bc:	ldr	x9, [sp, #16]
  c0:	str	xzr, [x29, #24]
  c4:	orr	x8, x8, #0x1
  c8:	str	x8, [x19]
  cc:	cbnz	x9, 170 <_ZN4llvm12handleErrorsIJZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x170>
  d0:	ldr	x0, [sp, #8]
  d4:	cbz	x0, e4 <_ZN4llvm12handleErrorsIJZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0xe4>
  d8:	ldr	x8, [x0]
  dc:	ldr	x8, [x8, #8]
  e0:	blr	x8
  e4:	ldur	x8, [x29, #-8]
  e8:	str	xzr, [sp, #8]
  ec:	cbnz	x8, 178 <_ZN4llvm12handleErrorsIJZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x178>
  f0:	cmp	x23, x22
  f4:	b.eq	140 <_ZN4llvm12handleErrorsIJZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x140>  // b.none
  f8:	ldr	x8, [x19]
  fc:	add	x22, x22, #0x8
 100:	b	78 <_ZN4llvm12handleErrorsIJZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x78>
 104:	mov	w8, #0x1                   	// #1
 108:	str	x8, [x19]
 10c:	b	150 <_ZN4llvm12handleErrorsIJZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x150>
 110:	mov	x0, sp
 114:	mov	x8, x19
 118:	mov	x1, x20
 11c:	str	x21, [sp]
 120:	bl	0 <_ZN4llvm12handleErrorsIJZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_>
 124:	ldr	x0, [sp]
 128:	cbz	x0, 138 <_ZN4llvm12handleErrorsIJZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x138>
 12c:	ldr	x8, [x0]
 130:	ldr	x8, [x8, #8]
 134:	blr	x8
 138:	str	xzr, [sp]
 13c:	b	150 <_ZN4llvm12handleErrorsIJZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_EEES1_S1_DpOT_+0x150>
 140:	ldr	x8, [x21]
 144:	mov	x0, x21
 148:	ldr	x8, [x8, #8]
 14c:	blr	x8
 150:	ldp	x20, x19, [sp, #80]
 154:	ldp	x22, x21, [sp, #64]
 158:	ldr	x23, [sp, #48]
 15c:	ldp	x29, x30, [sp, #32]
 160:	add	sp, sp, #0x60
 164:	ret
 168:	mov	x0, x19
 16c:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>
 170:	add	x0, sp, #0x10
 174:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>
 178:	sub	x0, x29, #0x8
 17c:	bl	0 <_ZNK4llvm5Error19fatalUncheckedErrorEv>

Disassembly of section .text._ZN4llvmlsERNS_11raw_ostreamERKNS_5ErrorE:

0000000000000000 <_ZN4llvmlsERNS_11raw_ostreamERKNS_5ErrorE>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldr	x8, [x1]
  10:	mov	x19, x0
  14:	ands	x8, x8, #0xfffffffffffffffe
  18:	b.eq	34 <_ZN4llvmlsERNS_11raw_ostreamERKNS_5ErrorE+0x34>  // b.none
  1c:	ldr	x9, [x8]
  20:	mov	x0, x8
  24:	mov	x1, x19
  28:	ldr	x9, [x9, #16]
  2c:	blr	x9
  30:	b	48 <_ZN4llvmlsERNS_11raw_ostreamERKNS_5ErrorE+0x48>
  34:	adrp	x1, 0 <_ZN4llvmlsERNS_11raw_ostreamERKNS_5ErrorE>
  38:	add	x1, x1, #0x0
  3c:	mov	w2, #0x7                   	// #7
  40:	mov	x0, x19
  44:	bl	0 <_ZN4llvmlsERNS_11raw_ostreamERKNS_5ErrorE>
  48:	mov	x0, x19
  4c:	ldr	x19, [sp, #16]
  50:	ldp	x29, x30, [sp], #32
  54:	ret

Disassembly of section .text._ZN4llvm11raw_ostreamlsEPKc:

0000000000000000 <_ZN4llvm11raw_ostreamlsEPKc>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	mov	x19, x1
  10:	mov	x20, x0
  14:	cbz	x1, 28 <_ZN4llvm11raw_ostreamlsEPKc+0x28>
  18:	mov	x0, x19
  1c:	bl	0 <strlen>
  20:	mov	x2, x0
  24:	b	2c <_ZN4llvm11raw_ostreamlsEPKc+0x2c>
  28:	mov	x2, xzr
  2c:	mov	x0, x20
  30:	mov	x1, x19
  34:	ldp	x20, x19, [sp, #16]
  38:	ldp	x29, x30, [sp], #32
  3c:	b	0 <_ZN4llvm11raw_ostreamlsEPKc>

Disassembly of section .text._ZN4llvm18raw_string_ostream3strB5cxx11Ev:

0000000000000000 <_ZN4llvm18raw_string_ostream3strB5cxx11Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldr	x8, [x0, #24]
  10:	ldr	x9, [x0, #8]
  14:	mov	x19, x0
  18:	cmp	x8, x9
  1c:	b.eq	28 <_ZN4llvm18raw_string_ostream3strB5cxx11Ev+0x28>  // b.none
  20:	mov	x0, x19
  24:	bl	0 <_ZN4llvm11raw_ostream14flush_nonemptyEv>
  28:	ldr	x0, [x19, #40]
  2c:	ldr	x19, [sp, #16]
  30:	ldp	x29, x30, [sp], #32
  34:	ret

Disassembly of section .text._ZN4llvm9ErrorList4joinENS_5ErrorES1_:

0000000000000000 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #32]
   8:	stp	x24, x23, [sp, #48]
   c:	stp	x22, x21, [sp, #64]
  10:	stp	x20, x19, [sp, #80]
  14:	add	x29, sp, #0x20
  18:	mov	x19, x8
  1c:	ldr	x8, [x0]
  20:	mov	x21, x1
  24:	tst	x8, #0xfffffffffffffffe
  28:	and	x9, x8, #0xfffffffffffffffe
  2c:	cset	w8, ne  // ne = any
  30:	orr	x8, x9, x8
  34:	str	x8, [x0]
  38:	cbz	x9, 14c <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x14c>
  3c:	ldr	x8, [x21]
  40:	mov	x20, x0
  44:	tst	x8, #0xfffffffffffffffe
  48:	and	x9, x8, #0xfffffffffffffffe
  4c:	cset	w8, ne  // ne = any
  50:	orr	x8, x9, x8
  54:	str	x8, [x21]
  58:	cbz	x9, 20c <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x20c>
  5c:	ldr	x9, [x20]
  60:	ands	x0, x9, #0xfffffffffffffffe
  64:	b.eq	f4 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0xf4>  // b.none
  68:	ldr	x8, [x0]
  6c:	adrp	x1, 0 <_ZN4llvm9ErrorList2IDE>
  70:	ldr	x8, [x8, #48]
  74:	ldr	x1, [x1]
  78:	blr	x8
  7c:	tbz	w0, #0, f0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0xf0>
  80:	ldr	x8, [x21]
  84:	ldr	x9, [x20]
  88:	ands	x0, x8, #0xfffffffffffffffe
  8c:	and	x23, x9, #0xfffffffffffffffe
  90:	b.eq	1e0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x1e0>  // b.none
  94:	ldr	x8, [x0]
  98:	adrp	x1, 0 <_ZN4llvm9ErrorList2IDE>
  9c:	ldr	x8, [x8, #48]
  a0:	ldr	x1, [x1]
  a4:	blr	x8
  a8:	ldr	x8, [x21]
  ac:	and	x22, x8, #0xfffffffffffffffe
  b0:	tbz	w0, #0, 1e4 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x1e4>
  b4:	str	xzr, [x21]
  b8:	ldp	x21, x24, [x22, #8]
  bc:	cmp	x21, x24
  c0:	b.eq	e0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0xe0>  // b.none
  c4:	add	x23, x23, #0x8
  c8:	mov	x0, x23
  cc:	mov	x1, x21
  d0:	bl	0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
  d4:	add	x21, x21, #0x8
  d8:	cmp	x24, x21
  dc:	b.ne	c8 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0xc8>  // b.any
  e0:	cbz	x22, 20c <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x20c>
  e4:	ldr	x8, [x22]
  e8:	mov	x0, x22
  ec:	b	204 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x204>
  f0:	ldr	x8, [x21]
  f4:	ands	x0, x8, #0xfffffffffffffffe
  f8:	b.eq	160 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x160>  // b.none
  fc:	ldr	x8, [x0]
 100:	adrp	x1, 0 <_ZN4llvm9ErrorList2IDE>
 104:	ldr	x8, [x8, #48]
 108:	ldr	x1, [x1]
 10c:	blr	x8
 110:	tbz	w0, #0, 160 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x160>
 114:	ldr	x8, [x21]
 118:	sub	x2, x29, #0x8
 11c:	and	x0, x8, #0xfffffffffffffffe
 120:	ldr	x1, [x0, #8]!
 124:	ldr	x8, [x20]
 128:	and	x8, x8, #0xfffffffffffffffe
 12c:	stur	x8, [x29, #-8]
 130:	str	xzr, [x20]
 134:	bl	0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
 138:	ldur	x0, [x29, #-8]
 13c:	cbz	x0, 14c <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x14c>
 140:	ldr	x8, [x0]
 144:	ldr	x8, [x8, #8]
 148:	blr	x8
 14c:	ldr	x8, [x21]
 150:	orr	x8, x8, #0x1
 154:	str	x8, [x19]
 158:	str	xzr, [x21]
 15c:	b	21c <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x21c>
 160:	mov	w0, #0x20                  	// #32
 164:	bl	0 <_Znwm>
 168:	ldr	x8, [x20]
 16c:	add	x1, sp, #0x10
 170:	add	x2, sp, #0x8
 174:	mov	x22, x0
 178:	and	x8, x8, #0xfffffffffffffffe
 17c:	str	x8, [sp, #16]
 180:	str	xzr, [x20]
 184:	ldr	x8, [x21]
 188:	and	x8, x8, #0xfffffffffffffffe
 18c:	str	x8, [sp, #8]
 190:	str	xzr, [x21]
 194:	bl	0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
 198:	orr	x8, x22, #0x1
 19c:	sub	x0, x29, #0x8
 1a0:	stur	xzr, [x29, #-8]
 1a4:	str	x8, [x19]
 1a8:	bl	0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
 1ac:	ldr	x0, [sp, #8]
 1b0:	cbz	x0, 1c0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x1c0>
 1b4:	ldr	x8, [x0]
 1b8:	ldr	x8, [x8, #8]
 1bc:	blr	x8
 1c0:	ldr	x0, [sp, #16]
 1c4:	str	xzr, [sp, #8]
 1c8:	cbz	x0, 1d8 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x1d8>
 1cc:	ldr	x8, [x0]
 1d0:	ldr	x8, [x8, #8]
 1d4:	blr	x8
 1d8:	str	xzr, [sp, #16]
 1dc:	b	21c <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x21c>
 1e0:	mov	x22, xzr
 1e4:	add	x0, x23, #0x8
 1e8:	sub	x1, x29, #0x8
 1ec:	stur	x22, [x29, #-8]
 1f0:	str	xzr, [x21]
 1f4:	bl	0 <_ZN4llvm9ErrorList4joinENS_5ErrorES1_>
 1f8:	ldur	x0, [x29, #-8]
 1fc:	cbz	x0, 20c <_ZN4llvm9ErrorList4joinENS_5ErrorES1_+0x20c>
 200:	ldr	x8, [x0]
 204:	ldr	x8, [x8, #8]
 208:	blr	x8
 20c:	ldr	x8, [x20]
 210:	orr	x8, x8, #0x1
 214:	str	x8, [x19]
 218:	str	xzr, [x20]
 21c:	ldp	x20, x19, [sp, #80]
 220:	ldp	x22, x21, [sp, #64]
 224:	ldp	x24, x23, [sp, #48]
 228:	ldp	x29, x30, [sp, #32]
 22c:	add	sp, sp, #0x60
 230:	ret

Disassembly of section .text._ZN4llvm15handleErrorImplIZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_JEEES1_St10unique_ptrIS2_St14default_deleteIS2_EEOT_DpOT0_:

0000000000000000 <_ZN4llvm15handleErrorImplIZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_JEEES1_St10unique_ptrIS2_St14default_deleteIS2_EEOT_DpOT0_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x21, x0
  14:	ldr	x0, [x0]
  18:	mov	x19, x1
  1c:	adrp	x1, 0 <_ZN4llvm13ErrorInfoBase2IDE>
  20:	mov	x20, x8
  24:	ldr	x9, [x0]
  28:	ldr	x9, [x9, #48]
  2c:	ldr	x1, [x1]
  30:	blr	x9
  34:	ldr	x8, [x21]
  38:	str	xzr, [x21]
  3c:	tbz	w0, #0, 70 <_ZN4llvm15handleErrorImplIZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_JEEES1_St10unique_ptrIS2_St14default_deleteIS2_EEOT_DpOT0_+0x70>
  40:	str	x8, [x29, #24]
  44:	add	x1, x29, #0x18
  48:	mov	x8, x20
  4c:	mov	x0, x19
  50:	bl	0 <_ZN4llvm15handleErrorImplIZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_JEEES1_St10unique_ptrIS2_St14default_deleteIS2_EEOT_DpOT0_>
  54:	ldr	x0, [x29, #24]
  58:	cbz	x0, 68 <_ZN4llvm15handleErrorImplIZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_JEEES1_St10unique_ptrIS2_St14default_deleteIS2_EEOT_DpOT0_+0x68>
  5c:	ldr	x8, [x0]
  60:	ldr	x8, [x8, #8]
  64:	blr	x8
  68:	str	xzr, [x29, #24]
  6c:	b	78 <_ZN4llvm15handleErrorImplIZNS_8toStringB5cxx11ENS_5ErrorEEUlRKNS_13ErrorInfoBaseEE_JEEES1_St10unique_ptrIS2_St14default_deleteIS2_EEOT_DpOT0_+0x78>
  70:	orr	x8, x8, #0x1
  74:	str	x8, [x20]
  78:	ldp	x20, x19, [sp, #32]
  7c:	ldr	x21, [sp, #16]
  80:	ldp	x29, x30, [sp], #48
  84:	ret

Disassembly of section .text._ZN4llvm9ErrorListC2ESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS2_EES5_:

0000000000000000 <_ZN4llvm9ErrorListC2ESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS2_EES5_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	adrp	x8, 0 <_ZTVN4llvm9ErrorListE>
  14:	ldr	x8, [x8]
  18:	mov	x20, x0
  1c:	stp	xzr, xzr, [x0, #16]
  20:	mov	x19, x1
  24:	add	x8, x8, #0x10
  28:	str	x8, [x0]
  2c:	str	xzr, [x20, #8]!
  30:	ldr	x0, [x1]
  34:	adrp	x1, 0 <_ZN4llvm9ErrorList2IDE>
  38:	mov	x21, x2
  3c:	ldr	x8, [x0]
  40:	ldr	x8, [x8, #48]
  44:	ldr	x1, [x1]
  48:	blr	x8
  4c:	tbnz	w0, #0, 90 <_ZN4llvm9ErrorListC2ESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS2_EES5_+0x90>
  50:	ldr	x0, [x21]
  54:	adrp	x1, 0 <_ZN4llvm9ErrorList2IDE>
  58:	ldr	x8, [x0]
  5c:	ldr	x8, [x8, #48]
  60:	ldr	x1, [x1]
  64:	blr	x8
  68:	tbnz	w0, #0, 90 <_ZN4llvm9ErrorListC2ESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS2_EES5_+0x90>
  6c:	mov	x0, x20
  70:	mov	x1, x19
  74:	bl	0 <_ZN4llvm9ErrorListC2ESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS2_EES5_>
  78:	mov	x0, x20
  7c:	mov	x1, x21
  80:	ldp	x20, x19, [sp, #32]
  84:	ldr	x21, [sp, #16]
  88:	ldp	x29, x30, [sp], #48
  8c:	b	0 <_ZN4llvm9ErrorListC2ESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS2_EES5_>
  90:	adrp	x0, 0 <_ZN4llvm9ErrorListC2ESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS2_EES5_>
  94:	adrp	x1, 0 <_ZN4llvm9ErrorListC2ESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS2_EES5_>
  98:	adrp	x3, 0 <_ZN4llvm9ErrorListC2ESt10unique_ptrINS_13ErrorInfoBaseESt14default_deleteIS2_EES5_>
  9c:	add	x0, x0, #0x0
  a0:	add	x1, x1, #0x0
  a4:	add	x3, x3, #0x0
  a8:	mov	w2, #0x182                 	// #386
  ac:	bl	0 <__assert_fail>

Disassembly of section .text._ZNSt10unique_ptrIN4llvm9ErrorListESt14default_deleteIS1_EED2Ev:

0000000000000000 <_ZNSt10unique_ptrIN4llvm9ErrorListESt14default_deleteIS1_EED2Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldr	x20, [x0]
  10:	mov	x19, x0
  14:	cbz	x20, 38 <_ZNSt10unique_ptrIN4llvm9ErrorListESt14default_deleteIS1_EED2Ev+0x38>
  18:	adrp	x8, 0 <_ZTVN4llvm9ErrorListE>
  1c:	ldr	x8, [x8]
  20:	mov	x0, x20
  24:	add	x8, x8, #0x10
  28:	str	x8, [x0], #8
  2c:	bl	0 <_ZNSt10unique_ptrIN4llvm9ErrorListESt14default_deleteIS1_EED2Ev>
  30:	mov	x0, x20
  34:	bl	0 <_ZdlPv>
  38:	str	xzr, [x19]
  3c:	ldp	x20, x19, [sp, #16]
  40:	ldp	x29, x30, [sp], #32
  44:	ret

Disassembly of section .text._ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE12emplace_backIJS5_EEEvDpOT_:

0000000000000000 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE12emplace_backIJS5_EEEvDpOT_>:
   0:	ldp	x8, x9, [x0, #8]
   4:	mov	x2, x1
   8:	cmp	x8, x9
   c:	b.eq	2c <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE12emplace_backIJS5_EEEvDpOT_+0x2c>  // b.none
  10:	ldr	x9, [x2]
  14:	str	xzr, [x2]
  18:	str	x9, [x8]
  1c:	ldr	x8, [x0, #8]
  20:	add	x8, x8, #0x8
  24:	str	x8, [x0, #8]
  28:	ret
  2c:	mov	x1, x8
  30:	b	0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE12emplace_backIJS5_EEEvDpOT_>

Disassembly of section .text._ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_:

0000000000000000 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	stp	x26, x25, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	mov	x29, sp
  18:	mov	x24, x2
  1c:	adrp	x2, 0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
  20:	mov	x21, x1
  24:	add	x2, x2, #0x0
  28:	mov	w1, #0x1                   	// #1
  2c:	mov	x19, x0
  30:	bl	0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
  34:	ldp	x22, x25, [x19]
  38:	mov	x20, x0
  3c:	mov	x0, x19
  40:	mov	x1, x20
  44:	bl	0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
  48:	ldr	x8, [x24]
  4c:	mov	x23, x0
  50:	subs	x9, x21, x22
  54:	str	xzr, [x24]
  58:	mov	x24, x0
  5c:	str	x8, [x0, x9]
  60:	b.eq	c4 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xc4>  // b.none
  64:	mov	x24, x23
  68:	mov	x26, x22
  6c:	ldr	x8, [x26]
  70:	str	xzr, [x26]
  74:	str	x8, [x24]
  78:	ldr	x0, [x26]
  7c:	cbz	x0, 8c <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x8c>
  80:	ldr	x8, [x0]
  84:	ldr	x8, [x8, #8]
  88:	blr	x8
  8c:	str	xzr, [x26], #8
  90:	cmp	x21, x26
  94:	add	x24, x24, #0x8
  98:	b.ne	6c <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x6c>  // b.any
  9c:	b	c4 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xc4>
  a0:	ldr	x8, [x21]
  a4:	str	xzr, [x21]
  a8:	str	x8, [x24]
  ac:	ldr	x0, [x21]
  b0:	cbz	x0, c0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xc0>
  b4:	ldr	x8, [x0]
  b8:	ldr	x8, [x8, #8]
  bc:	blr	x8
  c0:	str	xzr, [x21], #8
  c4:	cmp	x25, x21
  c8:	add	x24, x24, #0x8
  cc:	b.ne	a0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xa0>  // b.any
  d0:	cbz	x22, dc <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE17_M_realloc_insertIJS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xdc>
  d4:	mov	x0, x22
  d8:	bl	0 <_ZdlPv>
  dc:	add	x8, x23, x20, lsl #3
  e0:	stp	x23, x24, [x19]
  e4:	str	x8, [x19, #16]
  e8:	ldp	x20, x19, [sp, #64]
  ec:	ldp	x22, x21, [sp, #48]
  f0:	ldp	x24, x23, [sp, #32]
  f4:	ldp	x26, x25, [sp, #16]
  f8:	ldp	x29, x30, [sp], #80
  fc:	ret

Disassembly of section .text._ZNKSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE12_M_check_lenEmPKc:

0000000000000000 <_ZNKSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE12_M_check_lenEmPKc>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldp	x9, x8, [x0]
   c:	sub	x9, x8, x9
  10:	mov	x8, #0xfffffffffffffff     	// #1152921504606846975
  14:	sub	x10, x8, x9, asr #3
  18:	cmp	x10, x1
  1c:	b.cc	54 <_ZNKSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE12_M_check_lenEmPKc+0x54>  // b.lo, b.ul, b.last
  20:	asr	x9, x9, #3
  24:	cmp	x9, x1
  28:	csel	x10, x1, x9, cc  // cc = lo, ul, last
  2c:	adds	x9, x10, x9
  30:	lsr	x11, x9, #60
  34:	cset	w10, cs  // cs = hs, nlast
  38:	cmp	x11, #0x0
  3c:	cset	w11, ne  // ne = any
  40:	orr	w10, w10, w11
  44:	cmp	w10, #0x0
  48:	csel	x0, x8, x9, ne  // ne = any
  4c:	ldp	x29, x30, [sp], #16
  50:	ret
  54:	mov	x0, x2
  58:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZNSt12_Vector_baseISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE11_M_allocateEm:

0000000000000000 <_ZNSt12_Vector_baseISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE11_M_allocateEm>:
   0:	cbz	x1, 14 <_ZNSt12_Vector_baseISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE11_M_allocateEm+0x14>
   4:	lsr	x8, x1, #60
   8:	cbnz	x8, 1c <_ZNSt12_Vector_baseISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE11_M_allocateEm+0x1c>
   c:	lsl	x0, x1, #3
  10:	b	0 <_Znwm>
  14:	mov	x0, xzr
  18:	ret
  1c:	stp	x29, x30, [sp, #-16]!
  20:	mov	x29, sp
  24:	bl	0 <_ZSt17__throw_bad_allocv>

Disassembly of section .text._ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE14_M_insert_rvalEN9__gnu_cxx17__normal_iteratorIPKS5_S7_EEOS5_:

0000000000000000 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE14_M_insert_rvalEN9__gnu_cxx17__normal_iteratorIPKS5_S7_EEOS5_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldp	x8, x9, [x0]
  10:	ldr	x10, [x0, #16]
  14:	mov	x19, x0
  18:	sub	x11, x1, x8
  1c:	cmp	x9, x10
  20:	asr	x20, x11, #3
  24:	b.eq	40 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE14_M_insert_rvalEN9__gnu_cxx17__normal_iteratorIPKS5_S7_EEOS5_+0x40>  // b.none
  28:	cmp	x9, x1
  2c:	b.eq	50 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE14_M_insert_rvalEN9__gnu_cxx17__normal_iteratorIPKS5_S7_EEOS5_+0x50>  // b.none
  30:	add	x1, x8, x20, lsl #3
  34:	mov	x0, x19
  38:	bl	0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE14_M_insert_rvalEN9__gnu_cxx17__normal_iteratorIPKS5_S7_EEOS5_>
  3c:	b	68 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE14_M_insert_rvalEN9__gnu_cxx17__normal_iteratorIPKS5_S7_EEOS5_+0x68>
  40:	add	x1, x8, x20, lsl #3
  44:	mov	x0, x19
  48:	bl	0 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE14_M_insert_rvalEN9__gnu_cxx17__normal_iteratorIPKS5_S7_EEOS5_>
  4c:	b	68 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE14_M_insert_rvalEN9__gnu_cxx17__normal_iteratorIPKS5_S7_EEOS5_+0x68>
  50:	ldr	x8, [x2]
  54:	str	xzr, [x2]
  58:	str	x8, [x9]
  5c:	ldr	x8, [x19, #8]
  60:	add	x8, x8, #0x8
  64:	str	x8, [x19, #8]
  68:	ldr	x8, [x19]
  6c:	add	x0, x8, x20, lsl #3
  70:	ldp	x20, x19, [sp, #16]
  74:	ldp	x29, x30, [sp], #32
  78:	ret

Disassembly of section .text._ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE13_M_insert_auxIS5_EEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEOT_:

0000000000000000 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE13_M_insert_auxIS5_EEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEOT_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	ldr	x8, [x0, #8]
  14:	mov	x20, x2
  18:	mov	x19, x1
  1c:	ldur	x9, [x8, #-8]
  20:	stp	xzr, x9, [x8, #-8]
  24:	ldr	x8, [x0, #8]
  28:	add	x10, x8, #0x8
  2c:	sub	x8, x8, #0x8
  30:	sub	x9, x8, x1
  34:	cmp	x9, #0x1
  38:	str	x10, [x0, #8]
  3c:	b.lt	7c <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE13_M_insert_auxIS5_EEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEOT_+0x7c>  // b.tstop
  40:	lsr	x9, x9, #3
  44:	add	x21, x9, #0x1
  48:	mov	x22, x8
  4c:	ldr	x9, [x22, #-8]!
  50:	str	xzr, [x22]
  54:	ldr	x0, [x8]
  58:	str	x9, [x8]
  5c:	cbz	x0, 6c <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE13_M_insert_auxIS5_EEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEOT_+0x6c>
  60:	ldr	x8, [x0]
  64:	ldr	x8, [x8, #8]
  68:	blr	x8
  6c:	sub	x21, x21, #0x1
  70:	cmp	x21, #0x1
  74:	mov	x8, x22
  78:	b.gt	4c <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE13_M_insert_auxIS5_EEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEOT_+0x4c>
  7c:	ldr	x8, [x20]
  80:	str	xzr, [x20]
  84:	ldr	x0, [x19]
  88:	str	x8, [x19]
  8c:	cbz	x0, a8 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EE13_M_insert_auxIS5_EEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEOT_+0xa8>
  90:	ldr	x8, [x0]
  94:	ldp	x20, x19, [sp, #32]
  98:	ldp	x22, x21, [sp, #16]
  9c:	ldr	x1, [x8, #8]
  a0:	ldp	x29, x30, [sp], #48
  a4:	br	x1
  a8:	ldp	x20, x19, [sp, #32]
  ac:	ldp	x22, x21, [sp, #16]
  b0:	ldp	x29, x30, [sp], #48
  b4:	ret

Disassembly of section .text._ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EED2Ev:

0000000000000000 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EED2Ev>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	ldp	x19, x21, [x0]
  14:	cmp	x19, x21
  18:	b.eq	44 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EED2Ev+0x44>  // b.none
  1c:	mov	x20, x0
  20:	ldr	x0, [x19]
  24:	cbz	x0, 34 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EED2Ev+0x34>
  28:	ldr	x8, [x0]
  2c:	ldr	x8, [x8, #8]
  30:	blr	x8
  34:	str	xzr, [x19], #8
  38:	cmp	x21, x19
  3c:	b.ne	20 <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EED2Ev+0x20>  // b.any
  40:	ldr	x19, [x20]
  44:	cbz	x19, 5c <_ZNSt6vectorISt10unique_ptrIN4llvm13ErrorInfoBaseESt14default_deleteIS2_EESaIS5_EED2Ev+0x5c>
  48:	mov	x0, x19
  4c:	ldp	x20, x19, [sp, #32]
  50:	ldr	x21, [sp, #16]
  54:	ldp	x29, x30, [sp], #48
  58:	b	0 <_ZdlPv>
  5c:	ldp	x20, x19, [sp, #32]
  60:	ldr	x21, [sp, #16]
  64:	ldp	x29, x30, [sp], #48
  68:	ret

Disassembly of section .text._ZN4llvm18ErrorHandlerTraitsIRFvRNS_13ErrorInfoBaseEEE5applyIZNS_8toStringB5cxx11ENS_5ErrorEEUlRKS1_E_EES7_OT_St10unique_ptrIS1_St14default_deleteIS1_EE:

0000000000000000 <_ZN4llvm18ErrorHandlerTraitsIRFvRNS_13ErrorInfoBaseEEE5applyIZNS_8toStringB5cxx11ENS_5ErrorEEUlRKS1_E_EES7_OT_St10unique_ptrIS1_St14default_deleteIS1_EE>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #32]
   8:	str	x21, [sp, #48]
   c:	stp	x20, x19, [sp, #64]
  10:	add	x29, sp, #0x20
  14:	mov	x20, x0
  18:	ldr	x0, [x1]
  1c:	mov	x21, x1
  20:	adrp	x1, 0 <_ZN4llvm13ErrorInfoBase2IDE>
  24:	mov	x19, x8
  28:	ldr	x9, [x0]
  2c:	ldr	x9, [x9, #48]
  30:	ldr	x1, [x1]
  34:	blr	x9
  38:	tbz	w0, #0, 94 <_ZN4llvm18ErrorHandlerTraitsIRFvRNS_13ErrorInfoBaseEEE5applyIZNS_8toStringB5cxx11ENS_5ErrorEEUlRKS1_E_EES7_OT_St10unique_ptrIS1_St14default_deleteIS1_EE+0x94>
  3c:	ldr	x0, [x21]
  40:	ldr	x20, [x20]
  44:	mov	x21, sp
  48:	ldr	x8, [x0]
  4c:	ldr	x9, [x8, #24]
  50:	mov	x8, sp
  54:	blr	x9
  58:	mov	x1, sp
  5c:	mov	x0, x20
  60:	bl	0 <_ZN4llvm18ErrorHandlerTraitsIRFvRNS_13ErrorInfoBaseEEE5applyIZNS_8toStringB5cxx11ENS_5ErrorEEUlRKS1_E_EES7_OT_St10unique_ptrIS1_St14default_deleteIS1_EE>
  64:	ldr	x0, [sp]
  68:	add	x8, x21, #0x10
  6c:	cmp	x0, x8
  70:	b.eq	78 <_ZN4llvm18ErrorHandlerTraitsIRFvRNS_13ErrorInfoBaseEEE5applyIZNS_8toStringB5cxx11ENS_5ErrorEEUlRKS1_E_EES7_OT_St10unique_ptrIS1_St14default_deleteIS1_EE+0x78>  // b.none
  74:	bl	0 <_ZdlPv>
  78:	mov	w8, #0x1                   	// #1
  7c:	str	x8, [x19]
  80:	ldp	x20, x19, [sp, #64]
  84:	ldr	x21, [sp, #48]
  88:	ldp	x29, x30, [sp, #32]
  8c:	add	sp, sp, #0x50
  90:	ret
  94:	adrp	x0, 0 <_ZN4llvm18ErrorHandlerTraitsIRFvRNS_13ErrorInfoBaseEEE5applyIZNS_8toStringB5cxx11ENS_5ErrorEEUlRKS1_E_EES7_OT_St10unique_ptrIS1_St14default_deleteIS1_EE>
  98:	adrp	x1, 0 <_ZN4llvm18ErrorHandlerTraitsIRFvRNS_13ErrorInfoBaseEEE5applyIZNS_8toStringB5cxx11ENS_5ErrorEEUlRKS1_E_EES7_OT_St10unique_ptrIS1_St14default_deleteIS1_EE>
  9c:	adrp	x3, 0 <_ZN4llvm18ErrorHandlerTraitsIRFvRNS_13ErrorInfoBaseEEE5applyIZNS_8toStringB5cxx11ENS_5ErrorEEUlRKS1_E_EES7_OT_St10unique_ptrIS1_St14default_deleteIS1_EE>
  a0:	add	x0, x0, #0x0
  a4:	add	x1, x1, #0x0
  a8:	add	x3, x3, #0x0
  ac:	mov	w2, #0x329                 	// #809
  b0:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE9push_backEOS6_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE9push_backEOS6_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldp	w9, w8, [x0, #8]
  10:	mov	x19, x0
  14:	mov	x20, x1
  18:	cmp	w9, w8
  1c:	b.cs	90 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE9push_backEOS6_+0x90>  // b.hs, b.nlast
  20:	ldr	x8, [x19]
  24:	mov	w9, w9
  28:	mov	x10, x20
  2c:	add	x11, x8, x9, lsl #5
  30:	add	x12, x11, #0x10
  34:	str	x12, [x11]
  38:	ldr	x13, [x10], #16
  3c:	cmp	x13, x10
  40:	b.eq	54 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE9push_backEOS6_+0x54>  // b.none
  44:	str	x13, [x11]
  48:	ldr	x12, [x20, #16]
  4c:	str	x12, [x11, #16]
  50:	b	5c <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE9push_backEOS6_+0x5c>
  54:	ldr	q0, [x13]
  58:	str	q0, [x12]
  5c:	ldr	x11, [x20, #8]
  60:	add	x8, x8, x9, lsl #5
  64:	str	x11, [x8, #8]
  68:	stp	x10, xzr, [x20]
  6c:	strb	wzr, [x20, #16]
  70:	ldp	w8, w9, [x19, #8]
  74:	cmp	w8, w9
  78:	b.cs	a4 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE9push_backEOS6_+0xa4>  // b.hs, b.nlast
  7c:	add	w8, w8, #0x1
  80:	str	w8, [x19, #8]
  84:	ldp	x20, x19, [sp, #16]
  88:	ldp	x29, x30, [sp], #32
  8c:	ret
  90:	mov	x0, x19
  94:	mov	x1, xzr
  98:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE9push_backEOS6_>
  9c:	ldr	w9, [x19, #8]
  a0:	b	20 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE9push_backEOS6_+0x20>
  a4:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE9push_backEOS6_>
  a8:	adrp	x1, 0 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE9push_backEOS6_>
  ac:	adrp	x3, 0 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE9push_backEOS6_>
  b0:	add	x0, x0, #0x0
  b4:	add	x1, x1, #0x0
  b8:	add	x3, x3, #0x0
  bc:	mov	w2, #0x43                  	// #67
  c0:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	str	x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	mov	x20, x1
  18:	lsr	x8, x1, #32
  1c:	mov	x19, x0
  20:	cbz	x8, 34 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x34>
  24:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm>
  28:	add	x0, x0, #0x0
  2c:	mov	w1, #0x1                   	// #1
  30:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  34:	ldr	w8, [x19, #12]
  38:	add	x8, x8, #0x2
  3c:	orr	x8, x8, x8, lsr #1
  40:	orr	x8, x8, x8, lsr #2
  44:	orr	x8, x8, x8, lsr #4
  48:	orr	x8, x8, x8, lsr #8
  4c:	orr	x8, x8, x8, lsr #16
  50:	orr	x8, x8, x8, lsr #32
  54:	add	x9, x8, #0x1
  58:	cmp	x9, x20
  5c:	csinc	x8, x20, x8, cc  // cc = lo, ul, last
  60:	mov	w9, #0xffffffff            	// #-1
  64:	cmp	x8, x9
  68:	csel	x22, x8, x9, cc  // cc = lo, ul, last
  6c:	lsl	x0, x22, #5
  70:	bl	0 <malloc>
  74:	mov	x20, x0
  78:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0xb8>
  7c:	cbz	x22, 98 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x98>
  80:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm>
  84:	add	x0, x0, #0x0
  88:	mov	w1, #0x1                   	// #1
  8c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  90:	mov	x20, xzr
  94:	b	b8 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0xb8>
  98:	mov	w0, #0x1                   	// #1
  9c:	bl	0 <malloc>
  a0:	mov	x20, x0
  a4:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0xb8>
  a8:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm>
  ac:	add	x0, x0, #0x0
  b0:	mov	w1, #0x1                   	// #1
  b4:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  b8:	ldr	w8, [x19, #8]
  bc:	ldr	x21, [x19]
  c0:	cbz	w8, 14c <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x14c>
  c4:	add	x8, x21, x8, lsl #5
  c8:	add	x9, x20, #0x10
  cc:	add	x10, x21, #0x10
  d0:	stur	x9, [x9, #-16]
  d4:	ldur	x11, [x10, #-16]
  d8:	cmp	x11, x10
  dc:	b.eq	f0 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0xf0>  // b.none
  e0:	stur	x11, [x9, #-16]
  e4:	ldr	x11, [x10]
  e8:	str	x11, [x9]
  ec:	b	f8 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0xf8>
  f0:	ldr	q0, [x11]
  f4:	str	q0, [x9]
  f8:	ldur	x11, [x10, #-8]
  fc:	add	x12, x10, #0x10
 100:	cmp	x12, x8
 104:	stur	x11, [x9, #-8]
 108:	stp	x10, xzr, [x10, #-16]
 10c:	strb	wzr, [x10], #32
 110:	add	x9, x9, #0x20
 114:	b.ne	d0 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0xd0>  // b.any
 118:	ldr	w8, [x19, #8]
 11c:	ldr	x21, [x19]
 120:	cbz	w8, 14c <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x14c>
 124:	lsl	x23, x8, #5
 128:	add	x8, x21, x23
 12c:	ldur	x0, [x8, #-32]
 130:	sub	x8, x8, #0x10
 134:	cmp	x8, x0
 138:	b.eq	140 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x140>  // b.none
 13c:	bl	0 <_ZdlPv>
 140:	subs	x23, x23, #0x20
 144:	b.ne	128 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x128>  // b.any
 148:	ldr	x21, [x19]
 14c:	add	x8, x19, #0x10
 150:	cmp	x21, x8
 154:	b.eq	160 <_ZN4llvm23SmallVectorTemplateBaseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0EE4growEm+0x160>  // b.none
 158:	mov	x0, x21
 15c:	bl	0 <free>
 160:	str	x20, [x19]
 164:	str	w22, [x19, #12]
 168:	ldp	x20, x19, [sp, #48]
 16c:	ldp	x22, x21, [sp, #32]
 170:	ldr	x23, [sp, #16]
 174:	ldp	x29, x30, [sp], #64
 178:	ret

Disassembly of section .text._ZNK4llvm5Twine7isValidEv:

0000000000000000 <_ZNK4llvm5Twine7isValidEv>:
   0:	ldrb	w9, [x0, #16]
   4:	ldrb	w8, [x0, #17]
   8:	cmp	w9, #0x1
   c:	b.hi	1c <_ZNK4llvm5Twine7isValidEv+0x1c>  // b.pmore
  10:	cmp	w8, #0x1
  14:	b.ne	78 <_ZNK4llvm5Twine7isValidEv+0x78>  // b.any
  18:	b	80 <_ZNK4llvm5Twine7isValidEv+0x80>
  1c:	cbz	w8, 78 <_ZNK4llvm5Twine7isValidEv+0x78>
  20:	cmp	w8, #0x1
  24:	b.ne	38 <_ZNK4llvm5Twine7isValidEv+0x38>  // b.any
  28:	cmp	w9, #0x2
  2c:	b.ne	80 <_ZNK4llvm5Twine7isValidEv+0x80>  // b.any
  30:	mov	w8, #0x1                   	// #1
  34:	b	40 <_ZNK4llvm5Twine7isValidEv+0x40>
  38:	cmp	w9, #0x2
  3c:	b.ne	58 <_ZNK4llvm5Twine7isValidEv+0x58>  // b.any
  40:	ldr	x9, [x0]
  44:	ldrb	w10, [x9, #16]
  48:	cbz	w10, 78 <_ZNK4llvm5Twine7isValidEv+0x78>
  4c:	ldrb	w9, [x9, #17]
  50:	cmp	w9, #0x1
  54:	b.eq	78 <_ZNK4llvm5Twine7isValidEv+0x78>  // b.none
  58:	cmp	w8, #0x2
  5c:	b.ne	80 <_ZNK4llvm5Twine7isValidEv+0x80>  // b.any
  60:	ldr	x8, [x0, #8]
  64:	ldrb	w9, [x8, #16]
  68:	cbz	w9, 78 <_ZNK4llvm5Twine7isValidEv+0x78>
  6c:	ldrb	w8, [x8, #17]
  70:	cmp	w8, #0x1
  74:	b.ne	80 <_ZNK4llvm5Twine7isValidEv+0x80>  // b.any
  78:	mov	w0, wzr
  7c:	ret
  80:	mov	w0, #0x1                   	// #1
  84:	ret

Disassembly of section .text._ZN4llvm5TwineC2EPKcRKNS_9StringRefE:

0000000000000000 <_ZN4llvm5TwineC2EPKcRKNS_9StringRefE>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	mov	w8, #0x503                 	// #1283
   c:	strh	w8, [x0, #16]
  10:	stp	x1, x2, [x0]
  14:	bl	0 <_ZN4llvm5TwineC2EPKcRKNS_9StringRefE>
  18:	tbz	w0, #0, 24 <_ZN4llvm5TwineC2EPKcRKNS_9StringRefE+0x24>
  1c:	ldp	x29, x30, [sp], #16
  20:	ret
  24:	adrp	x0, 0 <_ZN4llvm5TwineC2EPKcRKNS_9StringRefE>
  28:	adrp	x1, 0 <_ZN4llvm5TwineC2EPKcRKNS_9StringRefE>
  2c:	adrp	x3, 0 <_ZN4llvm5TwineC2EPKcRKNS_9StringRefE>
  30:	add	x0, x0, #0x0
  34:	add	x1, x1, #0x0
  38:	add	x3, x3, #0x0
  3c:	mov	w2, #0x169                 	// #361
  40:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm5TwineC2ENS0_5ChildENS0_8NodeKindES1_S2_:

0000000000000000 <_ZN4llvm5TwineC2ENS0_5ChildENS0_8NodeKindES1_S2_>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	stp	x1, x3, [x0]
   c:	strb	w2, [x0, #16]
  10:	strb	w4, [x0, #17]
  14:	bl	0 <_ZN4llvm5TwineC2ENS0_5ChildENS0_8NodeKindES1_S2_>
  18:	tbz	w0, #0, 24 <_ZN4llvm5TwineC2ENS0_5ChildENS0_8NodeKindES1_S2_+0x24>
  1c:	ldp	x29, x30, [sp], #16
  20:	ret
  24:	adrp	x0, 0 <_ZN4llvm5TwineC2ENS0_5ChildENS0_8NodeKindES1_S2_>
  28:	adrp	x1, 0 <_ZN4llvm5TwineC2ENS0_5ChildENS0_8NodeKindES1_S2_>
  2c:	adrp	x3, 0 <_ZN4llvm5TwineC2ENS0_5ChildENS0_8NodeKindES1_S2_>
  30:	add	x0, x0, #0x0
  34:	add	x1, x1, #0x0
  38:	add	x3, x3, #0x0
  3c:	mov	w2, #0xb8                  	// #184
  40:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm8ExpectedINS_11GlobPatternEE22fatalUncheckedExpectedEv:

0000000000000000 <_ZNK4llvm8ExpectedINS_11GlobPatternEE22fatalUncheckedExpectedEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	mov	x19, x0
  10:	bl	0 <_ZN4llvm4dbgsEv>
  14:	adrp	x1, 0 <_ZNK4llvm8ExpectedINS_11GlobPatternEE22fatalUncheckedExpectedEv>
  18:	add	x1, x1, #0x0
  1c:	mov	w2, #0x3a                  	// #58
  20:	bl	0 <_ZNK4llvm8ExpectedINS_11GlobPatternEE22fatalUncheckedExpectedEv>
  24:	ldrb	w20, [x19, #96]
  28:	bl	0 <_ZN4llvm4dbgsEv>
  2c:	tbnz	w20, #0, 44 <_ZNK4llvm8ExpectedINS_11GlobPatternEE22fatalUncheckedExpectedEv+0x44>
  30:	adrp	x1, 0 <_ZNK4llvm8ExpectedINS_11GlobPatternEE22fatalUncheckedExpectedEv>
  34:	add	x1, x1, #0x0
  38:	mov	w2, #0x83                  	// #131
  3c:	bl	0 <_ZNK4llvm8ExpectedINS_11GlobPatternEE22fatalUncheckedExpectedEv>
  40:	bl	0 <abort>
  44:	adrp	x1, 0 <_ZNK4llvm8ExpectedINS_11GlobPatternEE22fatalUncheckedExpectedEv>
  48:	add	x1, x1, #0x0
  4c:	mov	w2, #0x27                  	// #39
  50:	bl	0 <_ZNK4llvm8ExpectedINS_11GlobPatternEE22fatalUncheckedExpectedEv>
  54:	ldrb	w8, [x19, #96]
  58:	tbnz	w8, #0, 7c <_ZNK4llvm8ExpectedINS_11GlobPatternEE22fatalUncheckedExpectedEv+0x7c>
  5c:	adrp	x0, 0 <_ZNK4llvm8ExpectedINS_11GlobPatternEE22fatalUncheckedExpectedEv>
  60:	adrp	x1, 0 <_ZNK4llvm8ExpectedINS_11GlobPatternEE22fatalUncheckedExpectedEv>
  64:	adrp	x3, 0 <_ZNK4llvm8ExpectedINS_11GlobPatternEE22fatalUncheckedExpectedEv>
  68:	add	x0, x0, #0x0
  6c:	add	x1, x1, #0x0
  70:	add	x3, x3, #0x0
  74:	mov	w2, #0x281                 	// #641
  78:	bl	0 <__assert_fail>
  7c:	ldr	x19, [x19]
  80:	bl	0 <_ZN4llvm4dbgsEv>
  84:	ldr	x8, [x19]
  88:	mov	x1, x0
  8c:	mov	x0, x19
  90:	ldr	x8, [x8, #16]
  94:	blr	x8
  98:	bl	0 <abort>

Disassembly of section .text._ZNSt6vectorIN4llvm9BitVectorESaIS1_EED2Ev:

0000000000000000 <_ZNSt6vectorIN4llvm9BitVectorESaIS1_EED2Ev>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	ldp	x19, x21, [x0]
  14:	cmp	x19, x21
  18:	b.eq	34 <_ZNSt6vectorIN4llvm9BitVectorESaIS1_EED2Ev+0x34>  // b.none
  1c:	mov	x20, x0
  20:	ldr	x0, [x19], #24
  24:	bl	0 <free>
  28:	cmp	x21, x19
  2c:	b.ne	20 <_ZNSt6vectorIN4llvm9BitVectorESaIS1_EED2Ev+0x20>  // b.any
  30:	ldr	x19, [x20]
  34:	cbz	x19, 4c <_ZNSt6vectorIN4llvm9BitVectorESaIS1_EED2Ev+0x4c>
  38:	mov	x0, x19
  3c:	ldp	x20, x19, [sp, #32]
  40:	ldr	x21, [sp, #16]
  44:	ldp	x29, x30, [sp], #48
  48:	b	0 <_ZdlPv>
  4c:	ldp	x20, x19, [sp, #32]
  50:	ldr	x21, [sp, #16]
  54:	ldp	x29, x30, [sp], #48
  58:	ret

Disassembly of section .text._ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_:

0000000000000000 <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	stp	x26, x25, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	mov	x29, sp
  18:	mov	x24, x2
  1c:	adrp	x2, 0 <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
  20:	mov	x23, x1
  24:	add	x2, x2, #0x0
  28:	mov	w1, #0x1                   	// #1
  2c:	mov	x19, x0
  30:	bl	0 <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
  34:	ldp	x21, x26, [x19]
  38:	mov	x20, x0
  3c:	mov	x0, x19
  40:	mov	x1, x20
  44:	subs	x25, x23, x21
  48:	bl	0 <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
  4c:	add	x25, x0, x25
  50:	mov	x22, x0
  54:	mov	x0, x25
  58:	mov	x1, x24
  5c:	bl	0 <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
  60:	add	x0, x25, #0x18
  64:	add	x1, x24, #0x18
  68:	mov	w2, #0x48                  	// #72
  6c:	bl	0 <memcpy>
  70:	cmp	x23, x21
  74:	mov	x25, x22
  78:	b.eq	c4 <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0xc4>  // b.none
  7c:	mov	x25, x22
  80:	mov	x24, x21
  84:	ldr	q0, [x24]
  88:	add	x1, x24, #0x18
  8c:	add	x0, x25, #0x18
  90:	mov	w2, #0x48                  	// #72
  94:	str	q0, [x25]
  98:	ldr	x8, [x24, #16]
  9c:	str	x8, [x25, #16]
  a0:	stp	xzr, xzr, [x24]
  a4:	str	xzr, [x24, #16]
  a8:	bl	0 <memcpy>
  ac:	mov	x0, x24
  b0:	bl	0 <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
  b4:	add	x24, x24, #0x60
  b8:	cmp	x24, x23
  bc:	add	x25, x25, #0x60
  c0:	b.ne	84 <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x84>  // b.any
  c4:	cmp	x26, x23
  c8:	add	x24, x25, #0x60
  cc:	b.eq	110 <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x110>  // b.none
  d0:	ldr	q0, [x23]
  d4:	add	x1, x23, #0x18
  d8:	add	x0, x24, #0x18
  dc:	mov	w2, #0x48                  	// #72
  e0:	str	q0, [x24]
  e4:	ldr	x8, [x23, #16]
  e8:	str	x8, [x24, #16]
  ec:	stp	xzr, xzr, [x23]
  f0:	str	xzr, [x23, #16]
  f4:	bl	0 <memcpy>
  f8:	mov	x0, x23
  fc:	bl	0 <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_>
 100:	add	x23, x23, #0x60
 104:	cmp	x23, x26
 108:	add	x24, x24, #0x60
 10c:	b.ne	d0 <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0xd0>  // b.any
 110:	cbz	x21, 11c <_ZNSt6vectorIN4llvm11GlobPatternESaIS1_EE17_M_realloc_insertIJRKS1_EEEvN9__gnu_cxx17__normal_iteratorIPS1_S3_EEDpOT_+0x11c>
 114:	mov	x0, x21
 118:	bl	0 <_ZdlPv>
 11c:	mov	w8, #0x60                  	// #96
 120:	madd	x8, x20, x8, x22
 124:	stp	x22, x24, [x19]
 128:	str	x8, [x19, #16]
 12c:	ldp	x20, x19, [sp, #64]
 130:	ldp	x22, x21, [sp, #48]
 134:	ldp	x24, x23, [sp, #32]
 138:	ldp	x26, x25, [sp, #16]
 13c:	ldp	x29, x30, [sp], #80
 140:	ret

Disassembly of section .text._ZNSt6vectorIN4llvm9BitVectorESaIS1_EEC2ERKS3_:

0000000000000000 <_ZNSt6vectorIN4llvm9BitVectorESaIS1_EEC2ERKS3_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	ldp	x9, x8, [x1]
  14:	mov	x10, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  18:	movk	x10, #0xaaab
  1c:	mov	x22, x1
  20:	sub	x21, x8, x9
  24:	asr	x8, x21, #3
  28:	mul	x1, x8, x10
  2c:	mov	x19, x0
  30:	stp	xzr, xzr, [x0]
  34:	str	xzr, [x0, #16]
  38:	bl	0 <_ZNSt6vectorIN4llvm9BitVectorESaIS1_EEC2ERKS3_>
  3c:	add	x8, x0, x21
  40:	stp	x0, x0, [x19]
  44:	str	x8, [x19, #16]
  48:	ldp	x21, x22, [x22]
  4c:	mov	x20, x0
  50:	cmp	x21, x22
  54:	b.eq	74 <_ZNSt6vectorIN4llvm9BitVectorESaIS1_EEC2ERKS3_+0x74>  // b.none
  58:	mov	x0, x20
  5c:	mov	x1, x21
  60:	bl	0 <_ZNSt6vectorIN4llvm9BitVectorESaIS1_EEC2ERKS3_>
  64:	add	x21, x21, #0x18
  68:	cmp	x22, x21
  6c:	add	x20, x20, #0x18
  70:	b.ne	58 <_ZNSt6vectorIN4llvm9BitVectorESaIS1_EEC2ERKS3_+0x58>  // b.any
  74:	str	x20, [x19, #8]
  78:	ldp	x20, x19, [sp, #32]
  7c:	ldp	x22, x21, [sp, #16]
  80:	ldp	x29, x30, [sp], #48
  84:	ret

Disassembly of section .text._ZNSt12_Vector_baseIN4llvm9BitVectorESaIS1_EE11_M_allocateEm:

0000000000000000 <_ZNSt12_Vector_baseIN4llvm9BitVectorESaIS1_EE11_M_allocateEm>:
   0:	cbz	x1, 24 <_ZNSt12_Vector_baseIN4llvm9BitVectorESaIS1_EE11_M_allocateEm+0x24>
   4:	mov	x8, #0x5555555555555555    	// #6148914691236517205
   8:	movk	x8, #0x5556
   c:	movk	x8, #0x555, lsl #48
  10:	cmp	x1, x8
  14:	b.cs	2c <_ZNSt12_Vector_baseIN4llvm9BitVectorESaIS1_EE11_M_allocateEm+0x2c>  // b.hs, b.nlast
  18:	add	x8, x1, x1, lsl #1
  1c:	lsl	x0, x8, #3
  20:	b	0 <_Znwm>
  24:	mov	x0, xzr
  28:	ret
  2c:	stp	x29, x30, [sp, #-16]!
  30:	mov	x29, sp
  34:	bl	0 <_ZSt17__throw_bad_allocv>

Disassembly of section .text._ZN4llvm9BitVectorC2ERKS0_:

0000000000000000 <_ZN4llvm9BitVectorC2ERKS0_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	stp	xzr, xzr, [x0]
  14:	ldr	w8, [x1, #16]
  18:	mov	x19, x0
  1c:	str	w8, [x0, #16]
  20:	cbz	w8, 60 <_ZN4llvm9BitVectorC2ERKS0_+0x60>
  24:	ldr	w8, [x1, #16]
  28:	mov	x20, x1
  2c:	add	w8, w8, #0x3f
  30:	lsr	w22, w8, #6
  34:	lsl	x21, x22, #3
  38:	mov	x0, x21
  3c:	bl	0 <malloc>
  40:	cbnz	x0, 80 <_ZN4llvm9BitVectorC2ERKS0_+0x80>
  44:	cbz	w22, 74 <_ZN4llvm9BitVectorC2ERKS0_+0x74>
  48:	adrp	x0, 0 <_ZN4llvm9BitVectorC2ERKS0_>
  4c:	add	x0, x0, #0x0
  50:	mov	w1, #0x1                   	// #1
  54:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  58:	mov	x0, xzr
  5c:	b	80 <_ZN4llvm9BitVectorC2ERKS0_+0x80>
  60:	stp	xzr, xzr, [x19]
  64:	ldp	x20, x19, [sp, #32]
  68:	ldp	x22, x21, [sp, #16]
  6c:	ldp	x29, x30, [sp], #48
  70:	ret
  74:	mov	w0, #0x1                   	// #1
  78:	bl	0 <malloc>
  7c:	cbz	x0, 48 <_ZN4llvm9BitVectorC2ERKS0_+0x48>
  80:	stp	x0, x22, [x19]
  84:	ldr	x1, [x20]
  88:	mov	x2, x21
  8c:	ldp	x20, x19, [sp, #32]
  90:	ldp	x22, x21, [sp, #16]
  94:	ldp	x29, x30, [sp], #48
  98:	b	0 <memcpy>

Disassembly of section .text._ZNKSt6vectorIN4llvm11GlobPatternESaIS1_EE12_M_check_lenEmPKc:

0000000000000000 <_ZNKSt6vectorIN4llvm11GlobPatternESaIS1_EE12_M_check_lenEmPKc>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldp	x10, x9, [x0]
   c:	mov	x8, #0x5555555555555555    	// #6148914691236517205
  10:	movk	x8, #0x155, lsl #48
  14:	sub	x9, x9, x10
  18:	mov	x10, #0xaaaaaaaaaaaaaaaa    	// #-6148914691236517206
  1c:	asr	x9, x9, #5
  20:	movk	x10, #0xaaab
  24:	mul	x9, x9, x10
  28:	sub	x10, x8, x9
  2c:	cmp	x10, x1
  30:	b.cc	60 <_ZNKSt6vectorIN4llvm11GlobPatternESaIS1_EE12_M_check_lenEmPKc+0x60>  // b.lo, b.ul, b.last
  34:	cmp	x9, x1
  38:	csel	x10, x1, x9, cc  // cc = lo, ul, last
  3c:	adds	x9, x10, x9
  40:	cset	w10, cs  // cs = hs, nlast
  44:	cmp	x9, x8
  48:	cset	w11, hi  // hi = pmore
  4c:	orr	w10, w10, w11
  50:	cmp	w10, #0x0
  54:	csel	x0, x8, x9, ne  // ne = any
  58:	ldp	x29, x30, [sp], #16
  5c:	ret
  60:	mov	x0, x2
  64:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZNSt12_Vector_baseIN4llvm11GlobPatternESaIS1_EE11_M_allocateEm:

0000000000000000 <_ZNSt12_Vector_baseIN4llvm11GlobPatternESaIS1_EE11_M_allocateEm>:
   0:	cbz	x1, 24 <_ZNSt12_Vector_baseIN4llvm11GlobPatternESaIS1_EE11_M_allocateEm+0x24>
   4:	mov	x8, #0x5555555555555555    	// #6148914691236517205
   8:	movk	x8, #0x5556
   c:	movk	x8, #0x155, lsl #48
  10:	cmp	x1, x8
  14:	b.cs	2c <_ZNSt12_Vector_baseIN4llvm11GlobPatternESaIS1_EE11_M_allocateEm+0x2c>  // b.hs, b.nlast
  18:	add	x8, x1, x1, lsl #1
  1c:	lsl	x0, x8, #5
  20:	b	0 <_Znwm>
  24:	mov	x0, xzr
  28:	ret
  2c:	stp	x29, x30, [sp, #-16]!
  30:	mov	x29, sp
  34:	bl	0 <_ZSt17__throw_bad_allocv>

Disassembly of section .text._ZNSt6vectorIhSaIhEE17_M_realloc_insertIJRKhEEEvN9__gnu_cxx17__normal_iteratorIPhS1_EEDpOT_:

0000000000000000 <_ZNSt6vectorIhSaIhEE17_M_realloc_insertIJRKhEEEvN9__gnu_cxx17__normal_iteratorIPhS1_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	stp	x26, x25, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	mov	x29, sp
  18:	mov	x24, x2
  1c:	adrp	x2, 0 <_ZNSt6vectorIhSaIhEE17_M_realloc_insertIJRKhEEEvN9__gnu_cxx17__normal_iteratorIPhS1_EEDpOT_>
  20:	mov	x21, x1
  24:	add	x2, x2, #0x0
  28:	mov	w1, #0x1                   	// #1
  2c:	mov	x19, x0
  30:	bl	0 <_ZNSt6vectorIhSaIhEE17_M_realloc_insertIJRKhEEEvN9__gnu_cxx17__normal_iteratorIPhS1_EEDpOT_>
  34:	ldp	x22, x25, [x19]
  38:	mov	x20, x0
  3c:	cbz	x0, 54 <_ZNSt6vectorIhSaIhEE17_M_realloc_insertIJRKhEEEvN9__gnu_cxx17__normal_iteratorIPhS1_EEDpOT_+0x54>
  40:	tbnz	x20, #63, d0 <_ZNSt6vectorIhSaIhEE17_M_realloc_insertIJRKhEEEvN9__gnu_cxx17__normal_iteratorIPhS1_EEDpOT_+0xd0>
  44:	mov	x0, x20
  48:	bl	0 <_Znwm>
  4c:	mov	x23, x0
  50:	b	58 <_ZNSt6vectorIhSaIhEE17_M_realloc_insertIJRKhEEEvN9__gnu_cxx17__normal_iteratorIPhS1_EEDpOT_+0x58>
  54:	mov	x23, xzr
  58:	ldrb	w8, [x24]
  5c:	sub	x2, x21, x22
  60:	add	x26, x23, x2
  64:	cmp	x2, #0x1
  68:	strb	w8, [x26]
  6c:	b.lt	7c <_ZNSt6vectorIhSaIhEE17_M_realloc_insertIJRKhEEEvN9__gnu_cxx17__normal_iteratorIPhS1_EEDpOT_+0x7c>  // b.tstop
  70:	mov	x0, x23
  74:	mov	x1, x22
  78:	bl	0 <memmove>
  7c:	sub	x24, x25, x21
  80:	cmp	x24, #0x1
  84:	add	x25, x26, #0x1
  88:	b.lt	9c <_ZNSt6vectorIhSaIhEE17_M_realloc_insertIJRKhEEEvN9__gnu_cxx17__normal_iteratorIPhS1_EEDpOT_+0x9c>  // b.tstop
  8c:	mov	x0, x25
  90:	mov	x1, x21
  94:	mov	x2, x24
  98:	bl	0 <memmove>
  9c:	add	x21, x25, x24
  a0:	cbz	x22, ac <_ZNSt6vectorIhSaIhEE17_M_realloc_insertIJRKhEEEvN9__gnu_cxx17__normal_iteratorIPhS1_EEDpOT_+0xac>
  a4:	mov	x0, x22
  a8:	bl	0 <_ZdlPv>
  ac:	add	x8, x23, x20
  b0:	stp	x23, x21, [x19]
  b4:	str	x8, [x19, #16]
  b8:	ldp	x20, x19, [sp, #64]
  bc:	ldp	x22, x21, [sp, #48]
  c0:	ldp	x24, x23, [sp, #32]
  c4:	ldp	x26, x25, [sp, #16]
  c8:	ldp	x29, x30, [sp], #80
  cc:	ret
  d0:	bl	0 <_ZSt17__throw_bad_allocv>

Disassembly of section .text._ZNKSt6vectorIhSaIhEE12_M_check_lenEmPKc:

0000000000000000 <_ZNKSt6vectorIhSaIhEE12_M_check_lenEmPKc>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldp	x9, x8, [x0]
   c:	sub	x9, x8, x9
  10:	mov	x8, #0x7fffffffffffffff    	// #9223372036854775807
  14:	sub	x10, x8, x9
  18:	cmp	x10, x1
  1c:	b.cc	4c <_ZNKSt6vectorIhSaIhEE12_M_check_lenEmPKc+0x4c>  // b.lo, b.ul, b.last
  20:	cmp	x9, x1
  24:	csel	x10, x1, x9, cc  // cc = lo, ul, last
  28:	adds	x9, x10, x9
  2c:	cset	w10, cs  // cs = hs, nlast
  30:	cmp	x9, #0x0
  34:	cset	w11, lt  // lt = tstop
  38:	orr	w10, w10, w11
  3c:	cmp	w10, #0x0
  40:	csel	x0, x8, x9, ne  // ne = any
  44:	ldp	x29, x30, [sp], #16
  48:	ret
  4c:	mov	x0, x2
  50:	bl	0 <_ZSt20__throw_length_errorPKc>

TargetOptionsCommandFlags.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>:
   0:	sub	sp, sp, #0xb0
   4:	stp	x29, x30, [sp, #128]
   8:	str	x21, [sp, #144]
   c:	stp	x20, x19, [sp, #160]
  10:	add	x29, sp, #0x80
  14:	mov	x0, x8
  18:	mov	x19, x8
  1c:	bl	0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
  20:	adrp	x8, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
  24:	ldr	w8, [x8]
  28:	adrp	x9, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
  2c:	ldrh	w10, [x19]
  30:	adrp	x11, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
  34:	ldrb	w9, [x9]
  38:	adrp	x12, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
  3c:	ldrb	w11, [x11]
  40:	str	w8, [x19, #32]
  44:	adrp	x8, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
  48:	ldrb	w12, [x12]
  4c:	and	w10, w10, #0xffffff81
  50:	ldrb	w8, [x8]
  54:	orr	w9, w10, w9, lsl #1
  58:	adrp	x10, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
  5c:	orr	w9, w9, w11, lsl #2
  60:	orr	w9, w9, w12, lsl #3
  64:	adrp	x12, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
  68:	ldrb	w10, [x10]
  6c:	adrp	x11, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
  70:	orr	w8, w9, w8, lsl #5
  74:	adrp	x9, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
  78:	ldrb	w12, [x12]
  7c:	ldr	w11, [x11]
  80:	ldr	w9, [x9]
  84:	orr	w8, w8, w10, lsl #4
  88:	orr	w8, w8, w12, lsl #6
  8c:	str	w11, [x19, #48]
  90:	strh	w8, [x19]
  94:	cbz	w9, 9c <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv+0x9c>
  98:	str	w9, [x19, #28]
  9c:	adrp	x9, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
  a0:	adrp	x11, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
  a4:	ldr	w13, [x19, #24]
  a8:	ldrb	w9, [x9]
  ac:	ldr	w11, [x11]
  b0:	adrp	x12, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
  b4:	ldrb	w14, [x19, #8]
  b8:	mov	w15, #0x30                  	// #48
  bc:	and	w8, w8, #0xfffffe7f
  c0:	movk	w15, #0xff8d, lsl #16
  c4:	ldrb	w12, [x12]
  c8:	and	w13, w13, w15
  cc:	adrp	x15, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
  d0:	orr	w8, w8, w9, lsl #7
  d4:	ldrb	w9, [x19, #16]
  d8:	str	w11, [x19, #4]
  dc:	adrp	x11, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
  e0:	ldrb	w15, [x15]
  e4:	ldrb	w11, [x11]
  e8:	and	w14, w14, #0xfe
  ec:	orr	w12, w14, w12
  f0:	adrp	x14, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
  f4:	add	x14, x14, #0x0
  f8:	and	w9, w9, #0xfe
  fc:	orr	w9, w9, w15
 100:	ldrh	w15, [x14]
 104:	orr	w11, w13, w11
 108:	adrp	x13, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
 10c:	adrp	x10, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
 110:	ldr	w13, [x13]
 114:	ldrb	w10, [x10]
 118:	cmp	w15, #0x0
 11c:	adrp	x15, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
 120:	str	w13, [x19, #52]
 124:	adrp	x13, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
 128:	ldrb	w15, [x15]
 12c:	orr	w8, w8, w10, lsl #8
 130:	adrp	x10, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
 134:	strb	w12, [x19, #8]
 138:	adrp	x12, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
 13c:	ldrb	w13, [x13]
 140:	ldrb	w10, [x10]
 144:	ldr	w12, [x12]
 148:	orr	w11, w11, w15, lsl #2
 14c:	ldrb	w14, [x14, #128]
 150:	adrp	x15, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
 154:	orr	w11, w11, w13, lsl #1
 158:	strh	w8, [x19]
 15c:	adrp	x8, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
 160:	eor	w9, w9, #0x1
 164:	ldrb	w15, [x15]
 168:	ubfiz	w12, w12, #6, #8
 16c:	orr	w10, w11, w10, lsl #3
 170:	strb	w9, [x19, #16]
 174:	adrp	x9, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
 178:	ldrb	w8, [x8]
 17c:	orr	w10, w10, w12
 180:	adrp	x13, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
 184:	ldrb	w9, [x9]
 188:	cset	w11, ne  // ne = any
 18c:	orr	w10, w10, w14, lsl #14
 190:	ldrb	w13, [x13]
 194:	orr	w10, w10, w11, lsl #15
 198:	orr	w10, w10, w15, lsl #17
 19c:	orr	w8, w10, w8, lsl #20
 1a0:	orr	w8, w8, w9, lsl #21
 1a4:	orr	w8, w8, w13, lsl #22
 1a8:	mov	x0, sp
 1ac:	str	w8, [x19, #24]
 1b0:	mov	x21, sp
 1b4:	bl	0 <_ZN4llvm15MCTargetOptionsC1Ev>
 1b8:	ldrh	w9, [sp]
 1bc:	adrp	x8, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
 1c0:	mov	w10, #0xfd7e                	// #64894
 1c4:	adrp	x11, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
 1c8:	ldrb	w8, [x8]
 1cc:	and	w9, w9, w10
 1d0:	adrp	x10, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
 1d4:	ldrb	w11, [x11]
 1d8:	adrp	x12, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
 1dc:	ldrb	w10, [x10]
 1e0:	ldr	w12, [x12]
 1e4:	orr	w8, w9, w8
 1e8:	orr	w8, w8, w11, lsl #7
 1ec:	add	x20, x21, #0x8
 1f0:	adrp	x1, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
 1f4:	orr	w8, w8, w10, lsl #9
 1f8:	add	x1, x1, #0x0
 1fc:	mov	x0, x20
 200:	str	w12, [sp, #4]
 204:	strh	w8, [sp]
 208:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
 20c:	adrp	x8, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
 210:	ldrh	w9, [sp]
 214:	adrp	x10, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
 218:	ldrb	w8, [x8]
 21c:	adrp	x11, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
 220:	ldrb	w10, [x10]
 224:	ldrb	w11, [x11]
 228:	and	w9, w9, #0xffffffe3
 22c:	orr	w8, w9, w8, lsl #2
 230:	orr	w8, w8, w10, lsl #3
 234:	orr	w8, w8, w11, lsl #4
 238:	strh	w8, [sp]
 23c:	ldr	x8, [sp]
 240:	add	x0, x19, #0x40
 244:	mov	x1, x20
 248:	str	x8, [x19, #56]
 24c:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSEOS4_>
 250:	add	x0, x19, #0x60
 254:	add	x1, x21, #0x28
 258:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSEOS4_>
 25c:	ldr	q0, [x19, #128]
 260:	ldur	q1, [sp, #72]
 264:	ldr	x8, [sp, #88]
 268:	ldr	x9, [x19, #144]
 26c:	sub	x0, x29, #0x20
 270:	add	x20, x21, #0x48
 274:	stp	xzr, xzr, [sp, #80]
 278:	str	q1, [x19, #128]
 27c:	str	x8, [x19, #144]
 280:	stur	q0, [x29, #-32]
 284:	stur	x9, [x29, #-16]
 288:	str	xzr, [sp, #72]
 28c:	bl	0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
 290:	mov	x0, x20
 294:	bl	0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
 298:	ldr	x0, [sp, #40]
 29c:	add	x8, x21, #0x38
 2a0:	cmp	x0, x8
 2a4:	b.eq	2ac <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv+0x2ac>  // b.none
 2a8:	bl	0 <_ZdlPv>
 2ac:	ldr	x0, [sp, #8]
 2b0:	add	x8, x21, #0x18
 2b4:	cmp	x0, x8
 2b8:	b.eq	2c0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv+0x2c0>  // b.none
 2bc:	bl	0 <_ZdlPv>
 2c0:	adrp	x8, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
 2c4:	adrp	x9, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
 2c8:	adrp	x10, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
 2cc:	ldr	w8, [x8]
 2d0:	ldr	w9, [x9]
 2d4:	ldr	w10, [x10]
 2d8:	ldr	x21, [sp, #144]
 2dc:	ldp	x29, x30, [sp, #128]
 2e0:	stp	w8, w9, [x19, #36]
 2e4:	str	w10, [x19, #44]
 2e8:	ldp	x20, x19, [sp, #160]
 2ec:	add	sp, sp, #0xb0
 2f0:	ret

00000000000002f4 <_ZN3lld24getRelocModelFromCMModelEv>:
 2f4:	adrp	x8, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
 2f8:	add	x8, x8, #0x0
 2fc:	ldrh	w9, [x8]
 300:	ldr	w8, [x8, #128]
 304:	cmp	w9, #0x0
 308:	and	x9, x8, #0xffffff00
 30c:	and	w8, w8, #0xff
 310:	csel	w8, wzr, w8, eq  // eq = none
 314:	cset	w10, ne  // ne = any
 318:	orr	x0, x8, x9
 31c:	bfi	x0, x10, #32, #1
 320:	ret

0000000000000324 <_ZN3lld23getCodeModelFromCMModelEv>:
 324:	adrp	x8, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
 328:	add	x8, x8, #0x0
 32c:	ldrh	w9, [x8]
 330:	ldr	w8, [x8, #128]
 334:	cmp	w9, #0x0
 338:	and	x9, x8, #0xffffff00
 33c:	and	w8, w8, #0xff
 340:	csel	w8, wzr, w8, eq  // eq = none
 344:	cset	w10, ne  // ne = any
 348:	orr	x0, x8, x9
 34c:	bfi	x0, x10, #32, #1
 350:	ret

0000000000000354 <_ZN3lld9getCPUStrB5cxx11Ev>:
 354:	stp	x29, x30, [sp, #-32]!
 358:	stp	x20, x19, [sp, #16]
 35c:	mov	x29, sp
 360:	adrp	x20, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
 364:	add	x20, x20, #0x0
 368:	adrp	x1, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
 36c:	add	x1, x1, #0x0
 370:	mov	x0, x20
 374:	mov	x19, x8
 378:	bl	0 <_ZNKSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7compareEPKc>
 37c:	cbz	w0, 3a0 <_ZN3lld9getCPUStrB5cxx11Ev+0x4c>
 380:	add	x9, x19, #0x10
 384:	ldp	x1, x8, [x20]
 388:	str	x9, [x19]
 38c:	mov	x0, x19
 390:	ldp	x20, x19, [sp, #16]
 394:	add	x2, x1, x8
 398:	ldp	x29, x30, [sp], #32
 39c:	b	0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
 3a0:	bl	0 <_ZN4llvm3sys14getHostCPUNameEv>
 3a4:	add	x9, x19, #0x10
 3a8:	str	x9, [x19]
 3ac:	cbz	x0, 3cc <_ZN3lld9getCPUStrB5cxx11Ev+0x78>
 3b0:	mov	x8, x0
 3b4:	add	x2, x0, x1
 3b8:	mov	x0, x19
 3bc:	ldp	x20, x19, [sp, #16]
 3c0:	mov	x1, x8
 3c4:	ldp	x29, x30, [sp], #32
 3c8:	b	0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
 3cc:	str	xzr, [x19, #8]
 3d0:	strb	wzr, [x19, #16]
 3d4:	ldp	x20, x19, [sp, #16]
 3d8:	ldp	x29, x30, [sp], #32
 3dc:	ret

00000000000003e0 <_ZN3lld9getMAttrsB5cxx11Ev>:
 3e0:	adrp	x1, 0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>
 3e4:	add	x1, x1, #0x0
 3e8:	mov	x0, x8
 3ec:	b	0 <_ZN3lld33initTargetOptionsFromCodeGenFlagsEv>

Disassembly of section .text._ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA13_cNS0_4descEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA13_cNS0_4descEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x19, x2
  14:	mov	x20, x1
  18:	mov	w1, wzr
  1c:	mov	w2, wzr
  20:	mov	x21, x0
  24:	bl	0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA13_cNS0_4descEEEEDpRKT_>
  28:	strb	wzr, [x21, #136]
  2c:	adrp	x8, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA13_cNS0_4descEEEEDpRKT_>
  30:	ldr	x8, [x8]
  34:	mov	w9, #0x100                 	// #256
  38:	strh	w9, [x21, #152]
  3c:	adrp	x9, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
  40:	add	x8, x8, #0x10
  44:	ldr	x9, [x9]
  48:	str	x8, [x21, #144]
  4c:	adrp	x8, 0 <_ZTVN4llvm2cl6parserIbEE>
  50:	ldr	x8, [x8]
  54:	add	x9, x9, #0x10
  58:	str	x9, [x21]
  5c:	adrp	x9, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA13_cNS0_4descEEEEDpRKT_>
  60:	add	x8, x8, #0x10
  64:	str	x8, [x21, #160]
  68:	adrp	x8, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA13_cNS0_4descEEEEDpRKT_>
  6c:	add	x9, x9, #0x0
  70:	add	x8, x8, #0x0
  74:	mov	x0, x20
  78:	stp	x8, x9, [x21, #184]
  7c:	bl	0 <strlen>
  80:	mov	x2, x0
  84:	mov	x0, x21
  88:	mov	x1, x20
  8c:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  90:	ldr	q0, [x19]
  94:	mov	x0, x21
  98:	str	q0, [x21, #32]
  9c:	ldp	x20, x19, [sp, #32]
  a0:	ldr	x21, [sp, #16]
  a4:	ldp	x29, x30, [sp], #48
  a8:	b	0 <_ZN4llvm2cl6Option11addArgumentEv>

Disassembly of section .text._ZN4llvm2cl3optIbLb0ENS0_6parserIbEEED2Ev:

0000000000000000 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEED2Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
  10:	ldr	x8, [x0, #184]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEED2Ev+0x38>
  28:	add	x0, x19, #0xa8
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	mov	x0, x19
  3c:	ldr	x19, [sp, #16]
  40:	ldp	x29, x30, [sp], #32
  44:	b	0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEED2Ev>

Disassembly of section .text._ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA30_cNS0_4descEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA30_cNS0_4descEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x19, x2
  14:	mov	x20, x1
  18:	mov	w1, wzr
  1c:	mov	w2, wzr
  20:	mov	x21, x0
  24:	bl	0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA30_cNS0_4descEEEEDpRKT_>
  28:	strb	wzr, [x21, #136]
  2c:	adrp	x8, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA30_cNS0_4descEEEEDpRKT_>
  30:	ldr	x8, [x8]
  34:	mov	w9, #0x100                 	// #256
  38:	strh	w9, [x21, #152]
  3c:	adrp	x9, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
  40:	add	x8, x8, #0x10
  44:	ldr	x9, [x9]
  48:	str	x8, [x21, #144]
  4c:	adrp	x8, 0 <_ZTVN4llvm2cl6parserIbEE>
  50:	ldr	x8, [x8]
  54:	add	x9, x9, #0x10
  58:	str	x9, [x21]
  5c:	adrp	x9, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA30_cNS0_4descEEEEDpRKT_>
  60:	add	x8, x8, #0x10
  64:	str	x8, [x21, #160]
  68:	adrp	x8, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA30_cNS0_4descEEEEDpRKT_>
  6c:	add	x9, x9, #0x0
  70:	add	x8, x8, #0x0
  74:	mov	x0, x20
  78:	stp	x8, x9, [x21, #184]
  7c:	bl	0 <strlen>
  80:	mov	x2, x0
  84:	mov	x0, x21
  88:	mov	x1, x20
  8c:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  90:	ldr	q0, [x19]
  94:	mov	x0, x21
  98:	str	q0, [x21, #32]
  9c:	ldp	x20, x19, [sp, #32]
  a0:	ldr	x21, [sp, #16]
  a4:	ldp	x29, x30, [sp], #48
  a8:	b	0 <_ZN4llvm2cl6Option11addArgumentEv>

Disassembly of section .text._ZN4llvm2cl3optIiLb0ENS0_6parserIiEEEC2IJA14_cNS0_4descENS0_11initializerIiEEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optIiLb0ENS0_6parserIiEEEC2IJA14_cNS0_4descENS0_11initializerIiEEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x20, x2
  14:	mov	x21, x1
  18:	mov	w1, wzr
  1c:	mov	w2, wzr
  20:	mov	x19, x3
  24:	mov	x22, x0
  28:	bl	0 <_ZN4llvm2cl3optIiLb0ENS0_6parserIiEEEC2IJA14_cNS0_4descENS0_11initializerIiEEEEEDpRKT_>
  2c:	str	wzr, [x22, #136]
  30:	adrp	x8, 0 <_ZN4llvm2cl3optIiLb0ENS0_6parserIiEEEC2IJA14_cNS0_4descENS0_11initializerIiEEEEEDpRKT_>
  34:	ldr	x8, [x8]
  38:	mov	w9, #0x1                   	// #1
  3c:	str	wzr, [x22, #152]
  40:	strb	w9, [x22, #156]
  44:	adrp	x9, 0 <_ZTVN4llvm2cl3optIiLb0ENS0_6parserIiEEEE>
  48:	add	x8, x8, #0x10
  4c:	ldr	x9, [x9]
  50:	str	x8, [x22, #144]
  54:	adrp	x8, 0 <_ZTVN4llvm2cl6parserIiEE>
  58:	ldr	x8, [x8]
  5c:	add	x9, x9, #0x10
  60:	str	x9, [x22]
  64:	adrp	x9, 0 <_ZN4llvm2cl3optIiLb0ENS0_6parserIiEEEC2IJA14_cNS0_4descENS0_11initializerIiEEEEEDpRKT_>
  68:	add	x8, x8, #0x10
  6c:	str	x8, [x22, #160]
  70:	adrp	x8, 0 <_ZN4llvm2cl3optIiLb0ENS0_6parserIiEEEC2IJA14_cNS0_4descENS0_11initializerIiEEEEEDpRKT_>
  74:	add	x9, x9, #0x0
  78:	add	x8, x8, #0x0
  7c:	mov	x0, x22
  80:	mov	x1, x21
  84:	mov	x2, x20
  88:	mov	x3, x19
  8c:	stp	x8, x9, [x22, #184]
  90:	bl	0 <_ZN4llvm2cl3optIiLb0ENS0_6parserIiEEEC2IJA14_cNS0_4descENS0_11initializerIiEEEEEDpRKT_>
  94:	mov	x0, x22
  98:	ldp	x20, x19, [sp, #32]
  9c:	ldp	x22, x21, [sp, #16]
  a0:	ldp	x29, x30, [sp], #48
  a4:	b	0 <_ZN4llvm2cl6Option11addArgumentEv>

Disassembly of section .text._ZN4llvm2cl3optIiLb0ENS0_6parserIiEEED2Ev:

0000000000000000 <_ZN4llvm2cl3optIiLb0ENS0_6parserIiEEED2Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZTVN4llvm2cl3optIiLb0ENS0_6parserIiEEEE>
  10:	ldr	x8, [x0, #184]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optIiLb0ENS0_6parserIiEEED2Ev+0x38>
  28:	add	x0, x19, #0xa8
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	mov	x0, x19
  3c:	ldr	x19, [sp, #16]
  40:	ldp	x29, x30, [sp], #32
  44:	b	0 <_ZN4llvm2cl3optIiLb0ENS0_6parserIiEEED2Ev>

Disassembly of section .text._ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA14_cNS0_4descEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA14_cNS0_4descEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x19, x2
  14:	mov	x20, x1
  18:	mov	w1, wzr
  1c:	mov	w2, wzr
  20:	mov	x21, x0
  24:	bl	0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA14_cNS0_4descEEEEDpRKT_>
  28:	strb	wzr, [x21, #136]
  2c:	adrp	x8, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA14_cNS0_4descEEEEDpRKT_>
  30:	ldr	x8, [x8]
  34:	mov	w9, #0x100                 	// #256
  38:	strh	w9, [x21, #152]
  3c:	adrp	x9, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
  40:	add	x8, x8, #0x10
  44:	ldr	x9, [x9]
  48:	str	x8, [x21, #144]
  4c:	adrp	x8, 0 <_ZTVN4llvm2cl6parserIbEE>
  50:	ldr	x8, [x8]
  54:	add	x9, x9, #0x10
  58:	str	x9, [x21]
  5c:	adrp	x9, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA14_cNS0_4descEEEEDpRKT_>
  60:	add	x8, x8, #0x10
  64:	str	x8, [x21, #160]
  68:	adrp	x8, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA14_cNS0_4descEEEEDpRKT_>
  6c:	add	x9, x9, #0x0
  70:	add	x8, x8, #0x0
  74:	mov	x0, x20
  78:	stp	x8, x9, [x21, #184]
  7c:	bl	0 <strlen>
  80:	mov	x2, x0
  84:	mov	x0, x21
  88:	mov	x1, x20
  8c:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  90:	ldr	q0, [x19]
  94:	mov	x0, x21
  98:	str	q0, [x21, #32]
  9c:	ldp	x20, x19, [sp, #32]
  a0:	ldr	x21, [sp, #16]
  a4:	ldp	x29, x30, [sp], #48
  a8:	b	0 <_ZN4llvm2cl6Option11addArgumentEv>

Disassembly of section .text._ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA15_cNS0_4descEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA15_cNS0_4descEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x19, x2
  14:	mov	x20, x1
  18:	mov	w1, wzr
  1c:	mov	w2, wzr
  20:	mov	x21, x0
  24:	bl	0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA15_cNS0_4descEEEEDpRKT_>
  28:	strb	wzr, [x21, #136]
  2c:	adrp	x8, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA15_cNS0_4descEEEEDpRKT_>
  30:	ldr	x8, [x8]
  34:	mov	w9, #0x100                 	// #256
  38:	strh	w9, [x21, #152]
  3c:	adrp	x9, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
  40:	add	x8, x8, #0x10
  44:	ldr	x9, [x9]
  48:	str	x8, [x21, #144]
  4c:	adrp	x8, 0 <_ZTVN4llvm2cl6parserIbEE>
  50:	ldr	x8, [x8]
  54:	add	x9, x9, #0x10
  58:	str	x9, [x21]
  5c:	adrp	x9, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA15_cNS0_4descEEEEDpRKT_>
  60:	add	x8, x8, #0x10
  64:	str	x8, [x21, #160]
  68:	adrp	x8, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA15_cNS0_4descEEEEDpRKT_>
  6c:	add	x9, x9, #0x0
  70:	add	x8, x8, #0x0
  74:	mov	x0, x20
  78:	stp	x8, x9, [x21, #184]
  7c:	bl	0 <strlen>
  80:	mov	x2, x0
  84:	mov	x0, x21
  88:	mov	x1, x20
  8c:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  90:	ldr	q0, [x19]
  94:	mov	x0, x21
  98:	str	q0, [x21, #32]
  9c:	ldp	x20, x19, [sp, #32]
  a0:	ldr	x21, [sp, #16]
  a4:	ldp	x29, x30, [sp], #48
  a8:	b	0 <_ZN4llvm2cl6Option11addArgumentEv>

Disassembly of section .text._ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA8_cNS0_4descEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA8_cNS0_4descEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x19, x2
  14:	mov	x20, x1
  18:	mov	w1, wzr
  1c:	mov	w2, wzr
  20:	mov	x21, x0
  24:	bl	0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA8_cNS0_4descEEEEDpRKT_>
  28:	strb	wzr, [x21, #136]
  2c:	adrp	x8, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA8_cNS0_4descEEEEDpRKT_>
  30:	ldr	x8, [x8]
  34:	mov	w9, #0x100                 	// #256
  38:	strh	w9, [x21, #152]
  3c:	adrp	x9, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
  40:	add	x8, x8, #0x10
  44:	ldr	x9, [x9]
  48:	str	x8, [x21, #144]
  4c:	adrp	x8, 0 <_ZTVN4llvm2cl6parserIbEE>
  50:	ldr	x8, [x8]
  54:	add	x9, x9, #0x10
  58:	str	x9, [x21]
  5c:	adrp	x9, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA8_cNS0_4descEEEEDpRKT_>
  60:	add	x8, x8, #0x10
  64:	str	x8, [x21, #160]
  68:	adrp	x8, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA8_cNS0_4descEEEEDpRKT_>
  6c:	add	x9, x9, #0x0
  70:	add	x8, x8, #0x0
  74:	mov	x0, x20
  78:	stp	x8, x9, [x21, #184]
  7c:	bl	0 <strlen>
  80:	mov	x2, x0
  84:	mov	x0, x21
  88:	mov	x1, x20
  8c:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  90:	ldr	q0, [x19]
  94:	mov	x0, x21
  98:	str	q0, [x21, #32]
  9c:	ldp	x20, x19, [sp, #32]
  a0:	ldr	x21, [sp, #16]
  a4:	ldp	x29, x30, [sp], #48
  a8:	b	0 <_ZN4llvm2cl6Option11addArgumentEv>

Disassembly of section .text._ZN4llvm2cl5aliasC2IJA2_cNS0_4descENS0_8aliasoptEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl5aliasC2IJA2_cNS0_4descENS0_8aliasoptEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x20, x2
  14:	mov	x21, x1
  18:	mov	w2, #0x1                   	// #1
  1c:	mov	w1, wzr
  20:	mov	x19, x3
  24:	mov	x22, x0
  28:	bl	0 <_ZN4llvm2cl5aliasC2IJA2_cNS0_4descENS0_8aliasoptEEEEDpRKT_>
  2c:	adrp	x8, 0 <_ZTVN4llvm2cl5aliasE>
  30:	ldr	x8, [x8]
  34:	mov	x0, x22
  38:	mov	x1, x21
  3c:	mov	x2, x20
  40:	add	x8, x8, #0x10
  44:	mov	x3, x19
  48:	str	x8, [x22]
  4c:	str	xzr, [x22, #136]
  50:	bl	0 <_ZN4llvm2cl5aliasC2IJA2_cNS0_4descENS0_8aliasoptEEEEDpRKT_>
  54:	mov	x0, x22
  58:	ldp	x20, x19, [sp, #32]
  5c:	ldp	x22, x21, [sp, #16]
  60:	ldp	x29, x30, [sp], #48
  64:	b	0 <_ZN4llvm2cl5aliasC2IJA2_cNS0_4descENS0_8aliasoptEEEEDpRKT_>

Disassembly of section .text._ZN4llvm2cl6OptionD2Ev:

0000000000000000 <_ZN4llvm2cl6OptionD2Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	mov	x19, x0
  10:	adrp	x9, 0 <_ZTVN4llvm2cl6OptionE>
  14:	ldr	x0, [x0, #104]
  18:	ldr	x8, [x19, #96]
  1c:	ldr	x9, [x9]
  20:	cmp	x0, x8
  24:	add	x9, x9, #0x10
  28:	str	x9, [x19]
  2c:	b.eq	34 <_ZN4llvm2cl6OptionD2Ev+0x34>  // b.none
  30:	bl	0 <free>
  34:	ldr	x8, [x19, #88]
  38:	ldr	x0, [x19, #64]
  3c:	add	x9, x19, #0x50
  40:	add	x8, x8, #0x1
  44:	cmp	x0, x9
  48:	str	x8, [x19, #88]
  4c:	b.eq	5c <_ZN4llvm2cl6OptionD2Ev+0x5c>  // b.none
  50:	ldr	x19, [sp, #16]
  54:	ldp	x29, x30, [sp], #32
  58:	b	0 <free>
  5c:	ldr	x19, [sp, #16]
  60:	ldp	x29, x30, [sp], #32
  64:	ret

Disassembly of section .text._ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA19_cNS0_4descEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA19_cNS0_4descEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x19, x2
  14:	mov	x20, x1
  18:	mov	w1, wzr
  1c:	mov	w2, wzr
  20:	mov	x21, x0
  24:	bl	0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA19_cNS0_4descEEEEDpRKT_>
  28:	strb	wzr, [x21, #136]
  2c:	adrp	x8, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA19_cNS0_4descEEEEDpRKT_>
  30:	ldr	x8, [x8]
  34:	mov	w9, #0x100                 	// #256
  38:	strh	w9, [x21, #152]
  3c:	adrp	x9, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
  40:	add	x8, x8, #0x10
  44:	ldr	x9, [x9]
  48:	str	x8, [x21, #144]
  4c:	adrp	x8, 0 <_ZTVN4llvm2cl6parserIbEE>
  50:	ldr	x8, [x8]
  54:	add	x9, x9, #0x10
  58:	str	x9, [x21]
  5c:	adrp	x9, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA19_cNS0_4descEEEEDpRKT_>
  60:	add	x8, x8, #0x10
  64:	str	x8, [x21, #160]
  68:	adrp	x8, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA19_cNS0_4descEEEEDpRKT_>
  6c:	add	x9, x9, #0x0
  70:	add	x8, x8, #0x0
  74:	mov	x0, x20
  78:	stp	x8, x9, [x21, #184]
  7c:	bl	0 <strlen>
  80:	mov	x2, x0
  84:	mov	x0, x21
  88:	mov	x1, x20
  8c:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  90:	ldr	q0, [x19]
  94:	mov	x0, x21
  98:	str	q0, [x21, #32]
  9c:	ldp	x20, x19, [sp, #32]
  a0:	ldr	x21, [sp, #16]
  a4:	ldp	x29, x30, [sp], #48
  a8:	b	0 <_ZN4llvm2cl6Option11addArgumentEv>

Disassembly of section .text._ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEEC2IJA11_cNS0_12OptionHiddenENS0_4descENS0_11initializerIA1_cEEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEEC2IJA11_cNS0_12OptionHiddenENS0_4descENS0_11initializerIA1_cEEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	str	x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	mov	x21, x2
  18:	mov	x22, x1
  1c:	mov	w1, wzr
  20:	mov	w2, wzr
  24:	mov	x19, x4
  28:	mov	x20, x3
  2c:	mov	x23, x0
  30:	bl	0 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEEC2IJA11_cNS0_12OptionHiddenENS0_4descENS0_11initializerIA1_cEEEEEDpRKT_>
  34:	adrp	x10, 0 <_ZTVN4llvm2cl11OptionValueINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE>
  38:	adrp	x11, 0 <_ZTVN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEEE>
  3c:	ldr	x10, [x10]
  40:	ldr	x11, [x11]
  44:	mov	x8, x23
  48:	mov	x9, x23
  4c:	strb	wzr, [x8, #152]!
  50:	add	x11, x11, #0x10
  54:	stp	x8, xzr, [x23, #136]
  58:	strb	wzr, [x9, #192]!
  5c:	str	x11, [x23]
  60:	adrp	x8, 0 <_ZTVN4llvm2cl6parserINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE>
  64:	ldr	x8, [x8]
  68:	add	x10, x10, #0x10
  6c:	stp	x10, x9, [x23, #168]
  70:	adrp	x9, 0 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEEC2IJA11_cNS0_12OptionHiddenENS0_4descENS0_11initializerIA1_cEEEEEDpRKT_>
  74:	add	x8, x8, #0x10
  78:	str	x8, [x23, #216]
  7c:	adrp	x8, 0 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEEC2IJA11_cNS0_12OptionHiddenENS0_4descENS0_11initializerIA1_cEEEEEDpRKT_>
  80:	add	x8, x8, #0x0
  84:	add	x9, x9, #0x0
  88:	mov	x0, x23
  8c:	mov	x1, x22
  90:	mov	x2, x21
  94:	mov	x3, x20
  98:	mov	x4, x19
  9c:	str	xzr, [x23, #184]
  a0:	strb	wzr, [x23, #208]
  a4:	stp	x9, x8, [x23, #240]
  a8:	bl	0 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEEC2IJA11_cNS0_12OptionHiddenENS0_4descENS0_11initializerIA1_cEEEEEDpRKT_>
  ac:	mov	x0, x23
  b0:	ldp	x20, x19, [sp, #48]
  b4:	ldp	x22, x21, [sp, #32]
  b8:	ldr	x23, [sp, #16]
  bc:	ldp	x29, x30, [sp], #64
  c0:	b	0 <_ZN4llvm2cl6Option11addArgumentEv>

Disassembly of section .text._ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED2Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZTVN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEEE>
  10:	ldr	x8, [x0, #240]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED2Ev+0x38>
  28:	add	x0, x19, #0xe0
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x8, 0 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED2Ev>
  3c:	ldr	x0, [x19, #176]
  40:	ldr	x8, [x8]
  44:	add	x9, x19, #0xc0
  48:	cmp	x0, x9
  4c:	add	x8, x8, #0x10
  50:	str	x8, [x19, #168]
  54:	b.eq	5c <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED2Ev+0x5c>  // b.none
  58:	bl	0 <_ZdlPv>
  5c:	ldr	x0, [x19, #136]
  60:	add	x8, x19, #0x98
  64:	cmp	x0, x8
  68:	b.eq	70 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED2Ev+0x70>  // b.none
  6c:	bl	0 <_ZdlPv>
  70:	mov	x0, x19
  74:	ldr	x19, [sp, #16]
  78:	ldp	x29, x30, [sp], #32
  7c:	b	0 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEED2Ev>

Disassembly of section .text._ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEEC2IJA6_cNS0_4descEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEEC2IJA6_cNS0_4descEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x19, x2
  14:	mov	x20, x1
  18:	mov	w1, wzr
  1c:	mov	w2, wzr
  20:	mov	x21, x0
  24:	bl	0 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEEC2IJA6_cNS0_4descEEEEDpRKT_>
  28:	adrp	x10, 0 <_ZTVN4llvm2cl11OptionValueINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE>
  2c:	adrp	x11, 0 <_ZTVN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEEE>
  30:	ldr	x10, [x10]
  34:	ldr	x11, [x11]
  38:	mov	x8, x21
  3c:	mov	x9, x21
  40:	strb	wzr, [x8, #152]!
  44:	add	x11, x11, #0x10
  48:	stp	x8, xzr, [x21, #136]
  4c:	strb	wzr, [x9, #192]!
  50:	str	x11, [x21]
  54:	adrp	x8, 0 <_ZTVN4llvm2cl6parserINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE>
  58:	ldr	x8, [x8]
  5c:	add	x10, x10, #0x10
  60:	stp	x10, x9, [x21, #168]
  64:	adrp	x9, 0 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEEC2IJA6_cNS0_4descEEEEDpRKT_>
  68:	add	x8, x8, #0x10
  6c:	str	x8, [x21, #216]
  70:	adrp	x8, 0 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEEC2IJA6_cNS0_4descEEEEDpRKT_>
  74:	add	x8, x8, #0x0
  78:	add	x9, x9, #0x0
  7c:	mov	x0, x20
  80:	str	xzr, [x21, #184]
  84:	strb	wzr, [x21, #208]
  88:	stp	x9, x8, [x21, #240]
  8c:	bl	0 <strlen>
  90:	mov	x2, x0
  94:	mov	x0, x21
  98:	mov	x1, x20
  9c:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  a0:	ldr	q0, [x19]
  a4:	mov	x0, x21
  a8:	str	q0, [x21, #32]
  ac:	ldp	x20, x19, [sp, #32]
  b0:	ldr	x21, [sp, #16]
  b4:	ldp	x29, x30, [sp], #48
  b8:	b	0 <_ZN4llvm2cl6Option11addArgumentEv>

Disassembly of section .text._ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEEC2IJA5_cNS0_4descENS0_10value_descENS0_11initializerIA1_cEEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEEC2IJA5_cNS0_4descENS0_10value_descENS0_11initializerIA1_cEEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	str	x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	mov	x21, x2
  18:	mov	x22, x1
  1c:	mov	w1, wzr
  20:	mov	w2, wzr
  24:	mov	x19, x4
  28:	mov	x20, x3
  2c:	mov	x23, x0
  30:	bl	0 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEEC2IJA5_cNS0_4descENS0_10value_descENS0_11initializerIA1_cEEEEEDpRKT_>
  34:	adrp	x10, 0 <_ZTVN4llvm2cl11OptionValueINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE>
  38:	adrp	x11, 0 <_ZTVN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEEE>
  3c:	ldr	x10, [x10]
  40:	ldr	x11, [x11]
  44:	mov	x8, x23
  48:	mov	x9, x23
  4c:	strb	wzr, [x8, #152]!
  50:	add	x11, x11, #0x10
  54:	stp	x8, xzr, [x23, #136]
  58:	strb	wzr, [x9, #192]!
  5c:	str	x11, [x23]
  60:	adrp	x8, 0 <_ZTVN4llvm2cl6parserINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE>
  64:	ldr	x8, [x8]
  68:	add	x10, x10, #0x10
  6c:	stp	x10, x9, [x23, #168]
  70:	adrp	x9, 0 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEEC2IJA5_cNS0_4descENS0_10value_descENS0_11initializerIA1_cEEEEEDpRKT_>
  74:	add	x8, x8, #0x10
  78:	str	x8, [x23, #216]
  7c:	adrp	x8, 0 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEEC2IJA5_cNS0_4descENS0_10value_descENS0_11initializerIA1_cEEEEEDpRKT_>
  80:	add	x8, x8, #0x0
  84:	add	x9, x9, #0x0
  88:	mov	x0, x23
  8c:	mov	x1, x22
  90:	mov	x2, x21
  94:	mov	x3, x20
  98:	mov	x4, x19
  9c:	str	xzr, [x23, #184]
  a0:	strb	wzr, [x23, #208]
  a4:	stp	x9, x8, [x23, #240]
  a8:	bl	0 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEEC2IJA5_cNS0_4descENS0_10value_descENS0_11initializerIA1_cEEEEEDpRKT_>
  ac:	mov	x0, x23
  b0:	ldp	x20, x19, [sp, #48]
  b4:	ldp	x22, x21, [sp, #32]
  b8:	ldr	x23, [sp, #16]
  bc:	ldp	x29, x30, [sp], #64
  c0:	b	0 <_ZN4llvm2cl6Option11addArgumentEv>

Disassembly of section .text._ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEEC2IJA6_cNS0_9MiscFlagsENS0_4descENS0_10value_descEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEEC2IJA6_cNS0_9MiscFlagsENS0_4descENS0_10value_descEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	str	x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	mov	x21, x2
  18:	mov	x22, x1
  1c:	mov	w1, #0x1                   	// #1
  20:	mov	w2, wzr
  24:	mov	x19, x4
  28:	mov	x20, x3
  2c:	mov	x23, x0
  30:	bl	0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEEC2IJA6_cNS0_9MiscFlagsENS0_4descENS0_10value_descEEEEDpRKT_>
  34:	stp	xzr, xzr, [x23, #136]
  38:	stp	xzr, xzr, [x23, #152]
  3c:	adrp	x8, 0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEEC2IJA6_cNS0_9MiscFlagsENS0_4descENS0_10value_descEEEEDpRKT_>
  40:	ldr	x8, [x8]
  44:	stp	xzr, xzr, [x23, #168]
  48:	adrp	x9, 0 <_ZTVN4llvm2cl6parserINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE>
  4c:	ldr	x9, [x9]
  50:	add	x8, x8, #0x10
  54:	str	x8, [x23]
  58:	adrp	x8, 0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEEC2IJA6_cNS0_9MiscFlagsENS0_4descENS0_10value_descEEEEDpRKT_>
  5c:	add	x9, x9, #0x10
  60:	str	x9, [x23, #184]
  64:	adrp	x9, 0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEEC2IJA6_cNS0_9MiscFlagsENS0_4descENS0_10value_descEEEEDpRKT_>
  68:	add	x8, x8, #0x0
  6c:	add	x9, x9, #0x0
  70:	mov	x0, x23
  74:	mov	x1, x22
  78:	mov	x2, x21
  7c:	mov	x3, x20
  80:	mov	x4, x19
  84:	stp	x9, x8, [x23, #208]
  88:	bl	0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEEC2IJA6_cNS0_9MiscFlagsENS0_4descENS0_10value_descEEEEDpRKT_>
  8c:	mov	x0, x23
  90:	ldp	x20, x19, [sp, #48]
  94:	ldp	x22, x21, [sp, #32]
  98:	ldr	x23, [sp, #16]
  9c:	ldp	x29, x30, [sp], #64
  a0:	b	0 <_ZN4llvm2cl6Option11addArgumentEv>

Disassembly of section .text._ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED2Ev:

0000000000000000 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED2Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED2Ev>
  10:	ldr	x8, [x0, #208]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED2Ev+0x38>
  28:	add	x0, x19, #0xc0
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	ldr	x0, [x19, #160]
  3c:	cbz	x0, 44 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED2Ev+0x44>
  40:	bl	0 <_ZdlPv>
  44:	add	x0, x19, #0x88
  48:	bl	0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED2Ev>
  4c:	mov	x0, x19
  50:	ldr	x19, [sp, #16]
  54:	ldp	x29, x30, [sp], #32
  58:	b	0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED2Ev>

Disassembly of section .text._ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC2IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC2IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x20, x2
  14:	mov	x21, x1
  18:	mov	w1, wzr
  1c:	mov	w2, wzr
  20:	mov	x19, x3
  24:	mov	x22, x0
  28:	bl	0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC2IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
  2c:	mov	w8, #0x1                   	// #1
  30:	strb	w8, [x22, #156]
  34:	add	x8, x22, #0xc0
  38:	str	x8, [x22, #176]
  3c:	adrp	x8, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC2IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
  40:	ldr	d0, [x8]
  44:	adrp	x8, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC2IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
  48:	add	x8, x8, #0x0
  4c:	str	wzr, [x22, #136]
  50:	str	x8, [x22, #600]
  54:	adrp	x8, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC2IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
  58:	ldr	x8, [x8]
  5c:	str	wzr, [x22, #152]
  60:	mov	x0, x22
  64:	mov	x1, x21
  68:	add	x8, x8, #0x10
  6c:	str	x8, [x22, #144]
  70:	adrp	x8, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC2IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
  74:	ldr	x8, [x8]
  78:	mov	x2, x20
  7c:	mov	x3, x19
  80:	add	x8, x8, #0x10
  84:	str	x8, [x22]
  88:	adrp	x8, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC2IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
  8c:	ldr	x8, [x8]
  90:	str	d0, [x22, #184]
  94:	add	x8, x8, #0x10
  98:	stp	x8, x22, [x22, #160]
  9c:	adrp	x8, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC2IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
  a0:	add	x8, x8, #0x0
  a4:	str	x8, [x22, #592]
  a8:	bl	0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEEC2IJA17_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
  ac:	mov	x0, x22
  b0:	ldp	x20, x19, [sp, #32]
  b4:	ldp	x22, x21, [sp, #16]
  b8:	ldp	x29, x30, [sp], #48
  bc:	b	0 <_ZN4llvm2cl6Option11addArgumentEv>

Disassembly of section .text._ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED2Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED2Ev>
  10:	ldr	x8, [x0, #592]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED2Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x8, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED2Ev>
  3c:	ldr	x0, [x19, #176]
  40:	ldr	x8, [x8]
  44:	add	x9, x19, #0xc0
  48:	cmp	x0, x9
  4c:	add	x8, x8, #0x10
  50:	str	x8, [x19, #160]
  54:	b.eq	5c <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED2Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	mov	x0, x19
  60:	ldr	x19, [sp, #16]
  64:	ldp	x29, x30, [sp], #32
  68:	b	0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED2Ev>

Disassembly of section .text._ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC2IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC2IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	str	x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	mov	x21, x2
  18:	mov	x22, x1
  1c:	mov	w1, wzr
  20:	mov	w2, wzr
  24:	mov	x19, x4
  28:	mov	x20, x3
  2c:	mov	x23, x0
  30:	bl	0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC2IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  34:	mov	w8, #0x1                   	// #1
  38:	strb	w8, [x23, #156]
  3c:	add	x8, x23, #0xc0
  40:	str	x8, [x23, #176]
  44:	adrp	x8, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC2IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  48:	ldr	d0, [x8]
  4c:	adrp	x8, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC2IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  50:	add	x8, x8, #0x0
  54:	str	wzr, [x23, #136]
  58:	str	x8, [x23, #600]
  5c:	adrp	x8, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC2IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  60:	ldr	x8, [x8]
  64:	str	wzr, [x23, #152]
  68:	mov	x0, x23
  6c:	mov	x1, x22
  70:	add	x8, x8, #0x10
  74:	str	x8, [x23, #144]
  78:	adrp	x8, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC2IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  7c:	ldr	x8, [x8]
  80:	mov	x2, x21
  84:	mov	x3, x20
  88:	mov	x4, x19
  8c:	add	x8, x8, #0x10
  90:	str	x8, [x23]
  94:	adrp	x8, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC2IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  98:	ldr	x8, [x8]
  9c:	str	d0, [x23, #184]
  a0:	add	x8, x8, #0x10
  a4:	stp	x8, x23, [x23, #160]
  a8:	adrp	x8, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC2IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  ac:	add	x8, x8, #0x0
  b0:	str	x8, [x23, #592]
  b4:	bl	0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEEC2IJA13_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  b8:	mov	x0, x23
  bc:	ldp	x20, x19, [sp, #48]
  c0:	ldp	x22, x21, [sp, #32]
  c4:	ldr	x23, [sp, #16]
  c8:	ldp	x29, x30, [sp], #64
  cc:	b	0 <_ZN4llvm2cl6Option11addArgumentEv>

Disassembly of section .text._ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED2Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED2Ev>
  10:	ldr	x8, [x0, #592]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED2Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x8, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED2Ev>
  3c:	ldr	x0, [x19, #176]
  40:	ldr	x8, [x8]
  44:	add	x9, x19, #0xc0
  48:	cmp	x0, x9
  4c:	add	x8, x8, #0x10
  50:	str	x8, [x19, #160]
  54:	b.eq	5c <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED2Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	mov	x0, x19
  60:	ldr	x19, [sp, #16]
  64:	ldp	x29, x30, [sp], #32
  68:	b	0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED2Ev>

Disassembly of section .text._ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC2IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC2IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x20, x2
  14:	mov	x21, x1
  18:	mov	w1, wzr
  1c:	mov	w2, wzr
  20:	mov	x19, x3
  24:	mov	x22, x0
  28:	bl	0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC2IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
  2c:	mov	w8, #0x1                   	// #1
  30:	strb	w8, [x22, #156]
  34:	add	x8, x22, #0xc0
  38:	str	x8, [x22, #176]
  3c:	adrp	x8, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC2IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
  40:	ldr	d0, [x8]
  44:	adrp	x8, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC2IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
  48:	add	x8, x8, #0x0
  4c:	str	wzr, [x22, #136]
  50:	str	x8, [x22, #600]
  54:	adrp	x8, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC2IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
  58:	ldr	x8, [x8]
  5c:	str	wzr, [x22, #152]
  60:	mov	x0, x22
  64:	mov	x1, x21
  68:	add	x8, x8, #0x10
  6c:	str	x8, [x22, #144]
  70:	adrp	x8, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC2IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
  74:	ldr	x8, [x8]
  78:	mov	x2, x20
  7c:	mov	x3, x19
  80:	add	x8, x8, #0x10
  84:	str	x8, [x22]
  88:	adrp	x8, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC2IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
  8c:	ldr	x8, [x8]
  90:	str	d0, [x22, #184]
  94:	add	x8, x8, #0x10
  98:	stp	x8, x22, [x22, #160]
  9c:	adrp	x8, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC2IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
  a0:	add	x8, x8, #0x0
  a4:	str	x8, [x22, #592]
  a8:	bl	0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEEC2IJA11_cNS0_4descENS0_11ValuesClassEEEEDpRKT_>
  ac:	mov	x0, x22
  b0:	ldp	x20, x19, [sp, #32]
  b4:	ldp	x22, x21, [sp, #16]
  b8:	ldp	x29, x30, [sp], #48
  bc:	b	0 <_ZN4llvm2cl6Option11addArgumentEv>

Disassembly of section .text._ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED2Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED2Ev>
  10:	ldr	x8, [x0, #592]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED2Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x8, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED2Ev>
  3c:	ldr	x0, [x19, #176]
  40:	ldr	x8, [x8]
  44:	add	x9, x19, #0xc0
  48:	cmp	x0, x9
  4c:	add	x8, x8, #0x10
  50:	str	x8, [x19, #160]
  54:	b.eq	5c <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED2Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	mov	x0, x19
  60:	ldr	x19, [sp, #16]
  64:	ldp	x29, x30, [sp], #32
  68:	b	0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED2Ev>

Disassembly of section .text._ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC2IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC2IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	str	x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	mov	x21, x2
  18:	mov	x22, x1
  1c:	mov	w1, wzr
  20:	mov	w2, wzr
  24:	mov	x19, x4
  28:	mov	x20, x3
  2c:	mov	x23, x0
  30:	bl	0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC2IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  34:	mov	w8, #0x1                   	// #1
  38:	strb	w8, [x23, #156]
  3c:	add	x8, x23, #0xc0
  40:	str	x8, [x23, #176]
  44:	adrp	x8, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC2IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  48:	ldr	d0, [x8]
  4c:	adrp	x8, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC2IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  50:	add	x8, x8, #0x0
  54:	str	wzr, [x23, #136]
  58:	str	x8, [x23, #600]
  5c:	adrp	x8, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC2IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  60:	ldr	x8, [x8]
  64:	str	wzr, [x23, #152]
  68:	mov	x0, x23
  6c:	mov	x1, x22
  70:	add	x8, x8, #0x10
  74:	str	x8, [x23, #144]
  78:	adrp	x8, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC2IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  7c:	ldr	x8, [x8]
  80:	mov	x2, x21
  84:	mov	x3, x20
  88:	mov	x4, x19
  8c:	add	x8, x8, #0x10
  90:	str	x8, [x23]
  94:	adrp	x8, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC2IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  98:	ldr	x8, [x8]
  9c:	str	d0, [x23, #184]
  a0:	add	x8, x8, #0x10
  a4:	stp	x8, x23, [x23, #160]
  a8:	adrp	x8, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC2IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  ac:	add	x8, x8, #0x0
  b0:	str	x8, [x23, #592]
  b4:	bl	0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEEC2IJA16_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  b8:	mov	x0, x23
  bc:	ldp	x20, x19, [sp, #48]
  c0:	ldp	x22, x21, [sp, #32]
  c4:	ldr	x23, [sp, #16]
  c8:	ldp	x29, x30, [sp], #64
  cc:	b	0 <_ZN4llvm2cl6Option11addArgumentEv>

Disassembly of section .text._ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED2Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED2Ev>
  10:	ldr	x8, [x0, #592]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED2Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x8, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED2Ev>
  3c:	ldr	x0, [x19, #176]
  40:	ldr	x8, [x8]
  44:	add	x9, x19, #0xc0
  48:	cmp	x0, x9
  4c:	add	x8, x8, #0x10
  50:	str	x8, [x19, #160]
  54:	b.eq	5c <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED2Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	mov	x0, x19
  60:	ldr	x19, [sp, #16]
  64:	ldp	x29, x30, [sp], #32
  68:	b	0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED2Ev>

Disassembly of section .text._ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC2IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC2IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	str	x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	mov	x21, x2
  18:	mov	x22, x1
  1c:	mov	w1, wzr
  20:	mov	w2, wzr
  24:	mov	x19, x4
  28:	mov	x20, x3
  2c:	mov	x23, x0
  30:	bl	0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC2IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_>
  34:	mov	w8, #0x1                   	// #1
  38:	strb	w8, [x23, #156]
  3c:	add	x8, x23, #0xc0
  40:	str	x8, [x23, #176]
  44:	adrp	x8, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC2IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_>
  48:	ldr	d0, [x8]
  4c:	adrp	x8, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC2IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_>
  50:	add	x8, x8, #0x0
  54:	str	wzr, [x23, #136]
  58:	str	x8, [x23, #600]
  5c:	adrp	x8, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC2IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_>
  60:	ldr	x8, [x8]
  64:	str	wzr, [x23, #152]
  68:	mov	x0, x23
  6c:	mov	x1, x22
  70:	add	x8, x8, #0x10
  74:	str	x8, [x23, #144]
  78:	adrp	x8, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC2IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_>
  7c:	ldr	x8, [x8]
  80:	mov	x2, x21
  84:	mov	x3, x20
  88:	mov	x4, x19
  8c:	add	x8, x8, #0x10
  90:	str	x8, [x23]
  94:	adrp	x8, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC2IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_>
  98:	ldr	x8, [x8]
  9c:	str	d0, [x23, #184]
  a0:	add	x8, x8, #0x10
  a4:	stp	x8, x23, [x23, #160]
  a8:	adrp	x8, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC2IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_>
  ac:	add	x8, x8, #0x0
  b0:	str	x8, [x23, #592]
  b4:	bl	0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEEC2IJA9_cNS0_11initializerIS2_EENS0_4descENS0_11ValuesClassEEEEDpRKT_>
  b8:	mov	x0, x23
  bc:	ldp	x20, x19, [sp, #48]
  c0:	ldp	x22, x21, [sp, #32]
  c4:	ldr	x23, [sp, #16]
  c8:	ldp	x29, x30, [sp], #64
  cc:	b	0 <_ZN4llvm2cl6Option11addArgumentEv>

Disassembly of section .text._ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED2Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED2Ev>
  10:	ldr	x8, [x0, #592]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED2Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x8, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED2Ev>
  3c:	ldr	x0, [x19, #176]
  40:	ldr	x8, [x8]
  44:	add	x9, x19, #0xc0
  48:	cmp	x0, x9
  4c:	add	x8, x8, #0x10
  50:	str	x8, [x19, #160]
  54:	b.eq	5c <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED2Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	mov	x0, x19
  60:	ldr	x19, [sp, #16]
  64:	ldp	x29, x30, [sp], #32
  68:	b	0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED2Ev>

Disassembly of section .text._ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC2IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC2IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	str	x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	mov	x21, x2
  18:	mov	x22, x1
  1c:	mov	w1, wzr
  20:	mov	w2, wzr
  24:	mov	x19, x4
  28:	mov	x20, x3
  2c:	mov	x23, x0
  30:	bl	0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC2IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  34:	mov	w8, #0x1                   	// #1
  38:	strb	w8, [x23, #156]
  3c:	add	x8, x23, #0xc0
  40:	str	x8, [x23, #176]
  44:	adrp	x8, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC2IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  48:	ldr	d0, [x8]
  4c:	adrp	x8, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC2IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  50:	add	x8, x8, #0x0
  54:	str	wzr, [x23, #136]
  58:	str	x8, [x23, #600]
  5c:	adrp	x8, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC2IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  60:	ldr	x8, [x8]
  64:	str	wzr, [x23, #152]
  68:	mov	x0, x23
  6c:	mov	x1, x22
  70:	add	x8, x8, #0x10
  74:	str	x8, [x23, #144]
  78:	adrp	x8, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC2IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  7c:	ldr	x8, [x8]
  80:	mov	x2, x21
  84:	mov	x3, x20
  88:	mov	x4, x19
  8c:	add	x8, x8, #0x10
  90:	str	x8, [x23]
  94:	adrp	x8, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC2IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  98:	ldr	x8, [x8]
  9c:	str	d0, [x23, #184]
  a0:	add	x8, x8, #0x10
  a4:	stp	x8, x23, [x23, #160]
  a8:	adrp	x8, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC2IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  ac:	add	x8, x8, #0x0
  b0:	str	x8, [x23, #592]
  b4:	bl	0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEEC2IJA14_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  b8:	mov	x0, x23
  bc:	ldp	x20, x19, [sp, #48]
  c0:	ldp	x22, x21, [sp, #32]
  c4:	ldr	x23, [sp, #16]
  c8:	ldp	x29, x30, [sp], #64
  cc:	b	0 <_ZN4llvm2cl6Option11addArgumentEv>

Disassembly of section .text._ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED2Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED2Ev>
  10:	ldr	x8, [x0, #592]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED2Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x8, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED2Ev>
  3c:	ldr	x0, [x19, #176]
  40:	ldr	x8, [x8]
  44:	add	x9, x19, #0xc0
  48:	cmp	x0, x9
  4c:	add	x8, x8, #0x10
  50:	str	x8, [x19, #160]
  54:	b.eq	5c <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED2Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	mov	x0, x19
  60:	ldr	x19, [sp, #16]
  64:	ldp	x29, x30, [sp], #32
  68:	b	0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED2Ev>

Disassembly of section .text._ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA22_cNS0_4descENS0_11initializerIbEEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA22_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x20, x2
  14:	mov	x21, x1
  18:	mov	w1, wzr
  1c:	mov	w2, wzr
  20:	mov	x19, x3
  24:	mov	x22, x0
  28:	bl	0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA22_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  2c:	strb	wzr, [x22, #136]
  30:	adrp	x8, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA22_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  34:	ldr	x8, [x8]
  38:	mov	w9, #0x100                 	// #256
  3c:	strh	w9, [x22, #152]
  40:	adrp	x9, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
  44:	add	x8, x8, #0x10
  48:	ldr	x9, [x9]
  4c:	str	x8, [x22, #144]
  50:	adrp	x8, 0 <_ZTVN4llvm2cl6parserIbEE>
  54:	ldr	x8, [x8]
  58:	add	x9, x9, #0x10
  5c:	str	x9, [x22]
  60:	adrp	x9, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA22_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  64:	add	x8, x8, #0x10
  68:	str	x8, [x22, #160]
  6c:	adrp	x8, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA22_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  70:	add	x9, x9, #0x0
  74:	add	x8, x8, #0x0
  78:	mov	x0, x22
  7c:	mov	x1, x21
  80:	mov	x2, x20
  84:	mov	x3, x19
  88:	stp	x8, x9, [x22, #184]
  8c:	bl	0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA22_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  90:	mov	x0, x22
  94:	ldp	x20, x19, [sp, #32]
  98:	ldp	x22, x21, [sp, #16]
  9c:	ldp	x29, x30, [sp], #48
  a0:	b	0 <_ZN4llvm2cl6Option11addArgumentEv>

Disassembly of section .text._ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA23_cNS0_4descENS0_11initializerIbEEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA23_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x20, x2
  14:	mov	x21, x1
  18:	mov	w1, wzr
  1c:	mov	w2, wzr
  20:	mov	x19, x3
  24:	mov	x22, x0
  28:	bl	0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA23_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  2c:	strb	wzr, [x22, #136]
  30:	adrp	x8, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA23_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  34:	ldr	x8, [x8]
  38:	mov	w9, #0x100                 	// #256
  3c:	strh	w9, [x22, #152]
  40:	adrp	x9, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
  44:	add	x8, x8, #0x10
  48:	ldr	x9, [x9]
  4c:	str	x8, [x22, #144]
  50:	adrp	x8, 0 <_ZTVN4llvm2cl6parserIbEE>
  54:	ldr	x8, [x8]
  58:	add	x9, x9, #0x10
  5c:	str	x9, [x22]
  60:	adrp	x9, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA23_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  64:	add	x8, x8, #0x10
  68:	str	x8, [x22, #160]
  6c:	adrp	x8, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA23_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  70:	add	x9, x9, #0x0
  74:	add	x8, x8, #0x0
  78:	mov	x0, x22
  7c:	mov	x1, x21
  80:	mov	x2, x20
  84:	mov	x3, x19
  88:	stp	x8, x9, [x22, #184]
  8c:	bl	0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA23_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  90:	mov	x0, x22
  94:	ldp	x20, x19, [sp, #32]
  98:	ldp	x22, x21, [sp, #16]
  9c:	ldp	x29, x30, [sp], #48
  a0:	b	0 <_ZN4llvm2cl6Option11addArgumentEv>

Disassembly of section .text._ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA31_cNS0_4descENS0_11initializerIbEEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA31_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x20, x2
  14:	mov	x21, x1
  18:	mov	w1, wzr
  1c:	mov	w2, wzr
  20:	mov	x19, x3
  24:	mov	x22, x0
  28:	bl	0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA31_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  2c:	strb	wzr, [x22, #136]
  30:	adrp	x8, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA31_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  34:	ldr	x8, [x8]
  38:	mov	w9, #0x100                 	// #256
  3c:	strh	w9, [x22, #152]
  40:	adrp	x9, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
  44:	add	x8, x8, #0x10
  48:	ldr	x9, [x9]
  4c:	str	x8, [x22, #144]
  50:	adrp	x8, 0 <_ZTVN4llvm2cl6parserIbEE>
  54:	ldr	x8, [x8]
  58:	add	x9, x9, #0x10
  5c:	str	x9, [x22]
  60:	adrp	x9, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA31_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  64:	add	x8, x8, #0x10
  68:	str	x8, [x22, #160]
  6c:	adrp	x8, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA31_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  70:	add	x9, x9, #0x0
  74:	add	x8, x8, #0x0
  78:	mov	x0, x22
  7c:	mov	x1, x21
  80:	mov	x2, x20
  84:	mov	x3, x19
  88:	stp	x8, x9, [x22, #184]
  8c:	bl	0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA31_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  90:	mov	x0, x22
  94:	ldp	x20, x19, [sp, #32]
  98:	ldp	x22, x21, [sp, #16]
  9c:	ldp	x29, x30, [sp], #48
  a0:	b	0 <_ZN4llvm2cl6Option11addArgumentEv>

Disassembly of section .text._ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA27_cNS0_4descENS0_11initializerIbEEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA27_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x20, x2
  14:	mov	x21, x1
  18:	mov	w1, wzr
  1c:	mov	w2, wzr
  20:	mov	x19, x3
  24:	mov	x22, x0
  28:	bl	0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA27_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  2c:	strb	wzr, [x22, #136]
  30:	adrp	x8, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA27_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  34:	ldr	x8, [x8]
  38:	mov	w9, #0x100                 	// #256
  3c:	strh	w9, [x22, #152]
  40:	adrp	x9, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
  44:	add	x8, x8, #0x10
  48:	ldr	x9, [x9]
  4c:	str	x8, [x22, #144]
  50:	adrp	x8, 0 <_ZTVN4llvm2cl6parserIbEE>
  54:	ldr	x8, [x8]
  58:	add	x9, x9, #0x10
  5c:	str	x9, [x22]
  60:	adrp	x9, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA27_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  64:	add	x8, x8, #0x10
  68:	str	x8, [x22, #160]
  6c:	adrp	x8, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA27_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  70:	add	x9, x9, #0x0
  74:	add	x8, x8, #0x0
  78:	mov	x0, x22
  7c:	mov	x1, x21
  80:	mov	x2, x20
  84:	mov	x3, x19
  88:	stp	x8, x9, [x22, #184]
  8c:	bl	0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA27_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  90:	mov	x0, x22
  94:	ldp	x20, x19, [sp, #32]
  98:	ldp	x22, x21, [sp, #16]
  9c:	ldp	x29, x30, [sp], #48
  a0:	b	0 <_ZN4llvm2cl6Option11addArgumentEv>

Disassembly of section .text._ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC2IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC2IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	str	x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	mov	x21, x2
  18:	mov	x22, x1
  1c:	mov	w1, wzr
  20:	mov	w2, wzr
  24:	mov	x19, x4
  28:	mov	x20, x3
  2c:	mov	x23, x0
  30:	bl	0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC2IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  34:	mov	w8, #0x1                   	// #1
  38:	strb	w8, [x23, #156]
  3c:	add	x8, x23, #0xc0
  40:	str	x8, [x23, #176]
  44:	adrp	x8, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC2IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  48:	ldr	d0, [x8]
  4c:	adrp	x8, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC2IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  50:	add	x8, x8, #0x0
  54:	str	wzr, [x23, #136]
  58:	str	x8, [x23, #600]
  5c:	adrp	x8, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC2IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  60:	ldr	x8, [x8]
  64:	str	wzr, [x23, #152]
  68:	mov	x0, x23
  6c:	mov	x1, x22
  70:	add	x8, x8, #0x10
  74:	str	x8, [x23, #144]
  78:	adrp	x8, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC2IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  7c:	ldr	x8, [x8]
  80:	mov	x2, x21
  84:	mov	x3, x20
  88:	mov	x4, x19
  8c:	add	x8, x8, #0x10
  90:	str	x8, [x23]
  94:	adrp	x8, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC2IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  98:	ldr	x8, [x8]
  9c:	str	d0, [x23, #184]
  a0:	add	x8, x8, #0x10
  a4:	stp	x8, x23, [x23, #160]
  a8:	adrp	x8, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC2IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  ac:	add	x8, x8, #0x0
  b0:	str	x8, [x23, #592]
  b4:	bl	0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEEC2IJA17_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  b8:	mov	x0, x23
  bc:	ldp	x20, x19, [sp, #48]
  c0:	ldp	x22, x21, [sp, #32]
  c4:	ldr	x23, [sp, #16]
  c8:	ldp	x29, x30, [sp], #64
  cc:	b	0 <_ZN4llvm2cl6Option11addArgumentEv>

Disassembly of section .text._ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED2Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED2Ev>
  10:	ldr	x8, [x0, #592]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED2Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x8, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED2Ev>
  3c:	ldr	x0, [x19, #176]
  40:	ldr	x8, [x8]
  44:	add	x9, x19, #0xc0
  48:	cmp	x0, x9
  4c:	add	x8, x8, #0x10
  50:	str	x8, [x19, #160]
  54:	b.eq	5c <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED2Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	mov	x0, x19
  60:	ldr	x19, [sp, #16]
  64:	ldp	x29, x30, [sp], #32
  68:	b	0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED2Ev>

Disassembly of section .text._ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA39_cNS0_12OptionHiddenENS0_4descENS0_11initializerIbEEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA39_cNS0_12OptionHiddenENS0_4descENS0_11initializerIbEEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	str	x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	mov	x21, x2
  18:	mov	x22, x1
  1c:	mov	w1, wzr
  20:	mov	w2, wzr
  24:	mov	x19, x4
  28:	mov	x20, x3
  2c:	mov	x23, x0
  30:	bl	0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA39_cNS0_12OptionHiddenENS0_4descENS0_11initializerIbEEEEEDpRKT_>
  34:	strb	wzr, [x23, #136]
  38:	adrp	x8, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA39_cNS0_12OptionHiddenENS0_4descENS0_11initializerIbEEEEEDpRKT_>
  3c:	ldr	x8, [x8]
  40:	mov	w9, #0x100                 	// #256
  44:	strh	w9, [x23, #152]
  48:	adrp	x9, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
  4c:	add	x8, x8, #0x10
  50:	ldr	x9, [x9]
  54:	str	x8, [x23, #144]
  58:	adrp	x8, 0 <_ZTVN4llvm2cl6parserIbEE>
  5c:	ldr	x8, [x8]
  60:	add	x9, x9, #0x10
  64:	str	x9, [x23]
  68:	adrp	x9, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA39_cNS0_12OptionHiddenENS0_4descENS0_11initializerIbEEEEEDpRKT_>
  6c:	add	x8, x8, #0x10
  70:	str	x8, [x23, #160]
  74:	adrp	x8, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA39_cNS0_12OptionHiddenENS0_4descENS0_11initializerIbEEEEEDpRKT_>
  78:	add	x9, x9, #0x0
  7c:	add	x8, x8, #0x0
  80:	mov	x0, x23
  84:	mov	x1, x22
  88:	mov	x2, x21
  8c:	mov	x3, x20
  90:	mov	x4, x19
  94:	stp	x8, x9, [x23, #184]
  98:	bl	0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA39_cNS0_12OptionHiddenENS0_4descENS0_11initializerIbEEEEEDpRKT_>
  9c:	mov	x0, x23
  a0:	ldp	x20, x19, [sp, #48]
  a4:	ldp	x22, x21, [sp, #32]
  a8:	ldr	x23, [sp, #16]
  ac:	ldp	x29, x30, [sp], #64
  b0:	b	0 <_ZN4llvm2cl6Option11addArgumentEv>

Disassembly of section .text._ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC2IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC2IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	str	x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	mov	x21, x2
  18:	mov	x22, x1
  1c:	mov	w1, wzr
  20:	mov	w2, wzr
  24:	mov	x19, x4
  28:	mov	x20, x3
  2c:	mov	x23, x0
  30:	bl	0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC2IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  34:	mov	w8, #0x1                   	// #1
  38:	strb	w8, [x23, #156]
  3c:	add	x8, x23, #0xc0
  40:	str	x8, [x23, #176]
  44:	adrp	x8, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC2IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  48:	ldr	d0, [x8]
  4c:	adrp	x8, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC2IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  50:	add	x8, x8, #0x0
  54:	str	wzr, [x23, #136]
  58:	str	x8, [x23, #600]
  5c:	adrp	x8, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC2IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  60:	ldr	x8, [x8]
  64:	str	wzr, [x23, #152]
  68:	mov	x0, x23
  6c:	mov	x1, x22
  70:	add	x8, x8, #0x10
  74:	str	x8, [x23, #144]
  78:	adrp	x8, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC2IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  7c:	ldr	x8, [x8]
  80:	mov	x2, x21
  84:	mov	x3, x20
  88:	mov	x4, x19
  8c:	add	x8, x8, #0x10
  90:	str	x8, [x23]
  94:	adrp	x8, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC2IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  98:	ldr	x8, [x8]
  9c:	str	d0, [x23, #184]
  a0:	add	x8, x8, #0x10
  a4:	stp	x8, x23, [x23, #160]
  a8:	adrp	x8, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC2IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  ac:	add	x8, x8, #0x0
  b0:	str	x8, [x23, #592]
  b4:	bl	0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEEC2IJA10_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  b8:	mov	x0, x23
  bc:	ldp	x20, x19, [sp, #48]
  c0:	ldp	x22, x21, [sp, #32]
  c4:	ldr	x23, [sp, #16]
  c8:	ldp	x29, x30, [sp], #64
  cc:	b	0 <_ZN4llvm2cl6Option11addArgumentEv>

Disassembly of section .text._ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED2Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED2Ev>
  10:	ldr	x8, [x0, #592]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED2Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x8, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED2Ev>
  3c:	ldr	x0, [x19, #176]
  40:	ldr	x8, [x8]
  44:	add	x9, x19, #0xc0
  48:	cmp	x0, x9
  4c:	add	x8, x8, #0x10
  50:	str	x8, [x19, #160]
  54:	b.eq	5c <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED2Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	mov	x0, x19
  60:	ldr	x19, [sp, #16]
  64:	ldp	x29, x30, [sp], #32
  68:	b	0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED2Ev>

Disassembly of section .text._ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC2IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC2IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	str	x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	mov	x21, x2
  18:	mov	x22, x1
  1c:	mov	w1, wzr
  20:	mov	w2, wzr
  24:	mov	x19, x4
  28:	mov	x20, x3
  2c:	mov	x23, x0
  30:	bl	0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC2IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  34:	mov	w8, #0x1                   	// #1
  38:	strb	w8, [x23, #156]
  3c:	add	x8, x23, #0xc0
  40:	str	x8, [x23, #176]
  44:	adrp	x8, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC2IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  48:	ldr	d0, [x8]
  4c:	adrp	x8, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC2IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  50:	add	x8, x8, #0x0
  54:	str	wzr, [x23, #136]
  58:	str	x8, [x23, #600]
  5c:	adrp	x8, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC2IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  60:	ldr	x8, [x8]
  64:	str	wzr, [x23, #152]
  68:	mov	x0, x23
  6c:	mov	x1, x22
  70:	add	x8, x8, #0x10
  74:	str	x8, [x23, #144]
  78:	adrp	x8, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC2IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  7c:	ldr	x8, [x8]
  80:	mov	x2, x21
  84:	mov	x3, x20
  88:	mov	x4, x19
  8c:	add	x8, x8, #0x10
  90:	str	x8, [x23]
  94:	adrp	x8, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC2IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  98:	ldr	x8, [x8]
  9c:	str	d0, [x23, #184]
  a0:	add	x8, x8, #0x10
  a4:	stp	x8, x23, [x23, #160]
  a8:	adrp	x8, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC2IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  ac:	add	x8, x8, #0x0
  b0:	str	x8, [x23, #592]
  b4:	bl	0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEEC2IJA12_cNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEDpRKT_>
  b8:	mov	x0, x23
  bc:	ldp	x20, x19, [sp, #48]
  c0:	ldp	x22, x21, [sp, #32]
  c4:	ldr	x23, [sp, #16]
  c8:	ldp	x29, x30, [sp], #64
  cc:	b	0 <_ZN4llvm2cl6Option11addArgumentEv>

Disassembly of section .text._ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED2Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED2Ev>
  10:	ldr	x8, [x0, #592]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED2Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x8, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED2Ev>
  3c:	ldr	x0, [x19, #176]
  40:	ldr	x8, [x8]
  44:	add	x9, x19, #0xc0
  48:	cmp	x0, x9
  4c:	add	x8, x8, #0x10
  50:	str	x8, [x19, #160]
  54:	b.eq	5c <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED2Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	mov	x0, x19
  60:	ldr	x19, [sp, #16]
  64:	ldp	x29, x30, [sp], #32
  68:	b	0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED2Ev>

Disassembly of section .text._ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA26_cNS0_4descENS0_11initializerIbEEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA26_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x20, x2
  14:	mov	x21, x1
  18:	mov	w1, wzr
  1c:	mov	w2, wzr
  20:	mov	x19, x3
  24:	mov	x22, x0
  28:	bl	0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA26_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  2c:	strb	wzr, [x22, #136]
  30:	adrp	x8, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA26_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  34:	ldr	x8, [x8]
  38:	mov	w9, #0x100                 	// #256
  3c:	strh	w9, [x22, #152]
  40:	adrp	x9, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
  44:	add	x8, x8, #0x10
  48:	ldr	x9, [x9]
  4c:	str	x8, [x22, #144]
  50:	adrp	x8, 0 <_ZTVN4llvm2cl6parserIbEE>
  54:	ldr	x8, [x8]
  58:	add	x9, x9, #0x10
  5c:	str	x9, [x22]
  60:	adrp	x9, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA26_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  64:	add	x8, x8, #0x10
  68:	str	x8, [x22, #160]
  6c:	adrp	x8, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA26_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  70:	add	x9, x9, #0x0
  74:	add	x8, x8, #0x0
  78:	mov	x0, x22
  7c:	mov	x1, x21
  80:	mov	x2, x20
  84:	mov	x3, x19
  88:	stp	x8, x9, [x22, #184]
  8c:	bl	0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA26_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  90:	mov	x0, x22
  94:	ldp	x20, x19, [sp, #32]
  98:	ldp	x22, x21, [sp, #16]
  9c:	ldp	x29, x30, [sp], #48
  a0:	b	0 <_ZN4llvm2cl6Option11addArgumentEv>

Disassembly of section .text._ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA12_cNS0_4descENS0_11initializerIbEEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA12_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x20, x2
  14:	mov	x21, x1
  18:	mov	w1, wzr
  1c:	mov	w2, wzr
  20:	mov	x19, x3
  24:	mov	x22, x0
  28:	bl	0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA12_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  2c:	strb	wzr, [x22, #136]
  30:	adrp	x8, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA12_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  34:	ldr	x8, [x8]
  38:	mov	w9, #0x100                 	// #256
  3c:	strh	w9, [x22, #152]
  40:	adrp	x9, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
  44:	add	x8, x8, #0x10
  48:	ldr	x9, [x9]
  4c:	str	x8, [x22, #144]
  50:	adrp	x8, 0 <_ZTVN4llvm2cl6parserIbEE>
  54:	ldr	x8, [x8]
  58:	add	x9, x9, #0x10
  5c:	str	x9, [x22]
  60:	adrp	x9, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA12_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  64:	add	x8, x8, #0x10
  68:	str	x8, [x22, #160]
  6c:	adrp	x8, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA12_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  70:	add	x9, x9, #0x0
  74:	add	x8, x8, #0x0
  78:	mov	x0, x22
  7c:	mov	x1, x21
  80:	mov	x2, x20
  84:	mov	x3, x19
  88:	stp	x8, x9, [x22, #184]
  8c:	bl	0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA12_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  90:	mov	x0, x22
  94:	ldp	x20, x19, [sp, #32]
  98:	ldp	x22, x21, [sp, #16]
  9c:	ldp	x29, x30, [sp], #48
  a0:	b	0 <_ZN4llvm2cl6Option11addArgumentEv>

Disassembly of section .text._ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA19_cNS0_4descENS0_11initializerIbEEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA19_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x20, x2
  14:	mov	x21, x1
  18:	mov	w1, wzr
  1c:	mov	w2, wzr
  20:	mov	x19, x3
  24:	mov	x22, x0
  28:	bl	0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA19_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  2c:	strb	wzr, [x22, #136]
  30:	adrp	x8, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA19_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  34:	ldr	x8, [x8]
  38:	mov	w9, #0x100                 	// #256
  3c:	strh	w9, [x22, #152]
  40:	adrp	x9, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
  44:	add	x8, x8, #0x10
  48:	ldr	x9, [x9]
  4c:	str	x8, [x22, #144]
  50:	adrp	x8, 0 <_ZTVN4llvm2cl6parserIbEE>
  54:	ldr	x8, [x8]
  58:	add	x9, x9, #0x10
  5c:	str	x9, [x22]
  60:	adrp	x9, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA19_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  64:	add	x8, x8, #0x10
  68:	str	x8, [x22, #160]
  6c:	adrp	x8, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA19_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  70:	add	x9, x9, #0x0
  74:	add	x8, x8, #0x0
  78:	mov	x0, x22
  7c:	mov	x1, x21
  80:	mov	x2, x20
  84:	mov	x3, x19
  88:	stp	x8, x9, [x22, #184]
  8c:	bl	0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA19_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  90:	mov	x0, x22
  94:	ldp	x20, x19, [sp, #32]
  98:	ldp	x22, x21, [sp, #16]
  9c:	ldp	x29, x30, [sp], #48
  a0:	b	0 <_ZN4llvm2cl6Option11addArgumentEv>

Disassembly of section .text._ZN4llvm2cl3optIjLb0ENS0_6parserIjEEEC2IJA16_cNS0_4descENS0_11initializerIiEEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optIjLb0ENS0_6parserIjEEEC2IJA16_cNS0_4descENS0_11initializerIiEEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x20, x2
  14:	mov	x21, x1
  18:	mov	w1, wzr
  1c:	mov	w2, wzr
  20:	mov	x19, x3
  24:	mov	x22, x0
  28:	bl	0 <_ZN4llvm2cl3optIjLb0ENS0_6parserIjEEEC2IJA16_cNS0_4descENS0_11initializerIiEEEEEDpRKT_>
  2c:	str	wzr, [x22, #136]
  30:	adrp	x8, 0 <_ZN4llvm2cl3optIjLb0ENS0_6parserIjEEEC2IJA16_cNS0_4descENS0_11initializerIiEEEEEDpRKT_>
  34:	ldr	x8, [x8]
  38:	mov	w9, #0x1                   	// #1
  3c:	str	wzr, [x22, #152]
  40:	strb	w9, [x22, #156]
  44:	adrp	x9, 0 <_ZTVN4llvm2cl3optIjLb0ENS0_6parserIjEEEE>
  48:	add	x8, x8, #0x10
  4c:	ldr	x9, [x9]
  50:	str	x8, [x22, #144]
  54:	adrp	x8, 0 <_ZTVN4llvm2cl6parserIjEE>
  58:	ldr	x8, [x8]
  5c:	add	x9, x9, #0x10
  60:	str	x9, [x22]
  64:	adrp	x9, 0 <_ZN4llvm2cl3optIjLb0ENS0_6parserIjEEEC2IJA16_cNS0_4descENS0_11initializerIiEEEEEDpRKT_>
  68:	add	x8, x8, #0x10
  6c:	str	x8, [x22, #160]
  70:	adrp	x8, 0 <_ZN4llvm2cl3optIjLb0ENS0_6parserIjEEEC2IJA16_cNS0_4descENS0_11initializerIiEEEEEDpRKT_>
  74:	add	x9, x9, #0x0
  78:	add	x8, x8, #0x0
  7c:	mov	x0, x22
  80:	mov	x1, x21
  84:	mov	x2, x20
  88:	mov	x3, x19
  8c:	stp	x8, x9, [x22, #184]
  90:	bl	0 <_ZN4llvm2cl3optIjLb0ENS0_6parserIjEEEC2IJA16_cNS0_4descENS0_11initializerIiEEEEEDpRKT_>
  94:	mov	x0, x22
  98:	ldp	x20, x19, [sp, #32]
  9c:	ldp	x22, x21, [sp, #16]
  a0:	ldp	x29, x30, [sp], #48
  a4:	b	0 <_ZN4llvm2cl6Option11addArgumentEv>

Disassembly of section .text._ZN4llvm2cl3optIjLb0ENS0_6parserIjEEED2Ev:

0000000000000000 <_ZN4llvm2cl3optIjLb0ENS0_6parserIjEEED2Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZTVN4llvm2cl3optIjLb0ENS0_6parserIjEEEE>
  10:	ldr	x8, [x0, #184]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optIjLb0ENS0_6parserIjEEED2Ev+0x38>
  28:	add	x0, x19, #0xa8
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	mov	x0, x19
  3c:	ldr	x19, [sp, #16]
  40:	ldp	x29, x30, [sp], #32
  44:	b	0 <_ZN4llvm2cl3optIjLb0ENS0_6parserIjEEED2Ev>

Disassembly of section .text._ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA13_cNS0_4descENS0_11initializerIbEEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA13_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x20, x2
  14:	mov	x21, x1
  18:	mov	w1, wzr
  1c:	mov	w2, wzr
  20:	mov	x19, x3
  24:	mov	x22, x0
  28:	bl	0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA13_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  2c:	strb	wzr, [x22, #136]
  30:	adrp	x8, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA13_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  34:	ldr	x8, [x8]
  38:	mov	w9, #0x100                 	// #256
  3c:	strh	w9, [x22, #152]
  40:	adrp	x9, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
  44:	add	x8, x8, #0x10
  48:	ldr	x9, [x9]
  4c:	str	x8, [x22, #144]
  50:	adrp	x8, 0 <_ZTVN4llvm2cl6parserIbEE>
  54:	ldr	x8, [x8]
  58:	add	x9, x9, #0x10
  5c:	str	x9, [x22]
  60:	adrp	x9, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA13_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  64:	add	x8, x8, #0x10
  68:	str	x8, [x22, #160]
  6c:	adrp	x8, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA13_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  70:	add	x9, x9, #0x0
  74:	add	x8, x8, #0x0
  78:	mov	x0, x22
  7c:	mov	x1, x21
  80:	mov	x2, x20
  84:	mov	x3, x19
  88:	stp	x8, x9, [x22, #184]
  8c:	bl	0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA13_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  90:	mov	x0, x22
  94:	ldp	x20, x19, [sp, #32]
  98:	ldp	x22, x21, [sp, #16]
  9c:	ldp	x29, x30, [sp], #48
  a0:	b	0 <_ZN4llvm2cl6Option11addArgumentEv>

Disassembly of section .text._ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEEC2IJA10_cNS0_12OptionHiddenENS0_4descENS0_11initializerIA1_cEEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEEC2IJA10_cNS0_12OptionHiddenENS0_4descENS0_11initializerIA1_cEEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	str	x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	mov	x21, x2
  18:	mov	x22, x1
  1c:	mov	w1, wzr
  20:	mov	w2, wzr
  24:	mov	x19, x4
  28:	mov	x20, x3
  2c:	mov	x23, x0
  30:	bl	0 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEEC2IJA10_cNS0_12OptionHiddenENS0_4descENS0_11initializerIA1_cEEEEEDpRKT_>
  34:	adrp	x10, 0 <_ZTVN4llvm2cl11OptionValueINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE>
  38:	adrp	x11, 0 <_ZTVN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEEE>
  3c:	ldr	x10, [x10]
  40:	ldr	x11, [x11]
  44:	mov	x8, x23
  48:	mov	x9, x23
  4c:	strb	wzr, [x8, #152]!
  50:	add	x11, x11, #0x10
  54:	stp	x8, xzr, [x23, #136]
  58:	strb	wzr, [x9, #192]!
  5c:	str	x11, [x23]
  60:	adrp	x8, 0 <_ZTVN4llvm2cl6parserINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEE>
  64:	ldr	x8, [x8]
  68:	add	x10, x10, #0x10
  6c:	stp	x10, x9, [x23, #168]
  70:	adrp	x9, 0 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEEC2IJA10_cNS0_12OptionHiddenENS0_4descENS0_11initializerIA1_cEEEEEDpRKT_>
  74:	add	x8, x8, #0x10
  78:	str	x8, [x23, #216]
  7c:	adrp	x8, 0 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEEC2IJA10_cNS0_12OptionHiddenENS0_4descENS0_11initializerIA1_cEEEEEDpRKT_>
  80:	add	x8, x8, #0x0
  84:	add	x9, x9, #0x0
  88:	mov	x0, x23
  8c:	mov	x1, x22
  90:	mov	x2, x21
  94:	mov	x3, x20
  98:	mov	x4, x19
  9c:	str	xzr, [x23, #184]
  a0:	strb	wzr, [x23, #208]
  a4:	stp	x9, x8, [x23, #240]
  a8:	bl	0 <_ZN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS7_EEEC2IJA10_cNS0_12OptionHiddenENS0_4descENS0_11initializerIA1_cEEEEEDpRKT_>
  ac:	mov	x0, x23
  b0:	ldp	x20, x19, [sp, #48]
  b4:	ldp	x22, x21, [sp, #32]
  b8:	ldr	x23, [sp, #16]
  bc:	ldp	x29, x30, [sp], #64
  c0:	b	0 <_ZN4llvm2cl6Option11addArgumentEv>

Disassembly of section .text._ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA10_cNS0_4descENS0_11initializerIbEEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA10_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x20, x2
  14:	mov	x21, x1
  18:	mov	w1, wzr
  1c:	mov	w2, wzr
  20:	mov	x19, x3
  24:	mov	x22, x0
  28:	bl	0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA10_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  2c:	strb	wzr, [x22, #136]
  30:	adrp	x8, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA10_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  34:	ldr	x8, [x8]
  38:	mov	w9, #0x100                 	// #256
  3c:	strh	w9, [x22, #152]
  40:	adrp	x9, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
  44:	add	x8, x8, #0x10
  48:	ldr	x9, [x9]
  4c:	str	x8, [x22, #144]
  50:	adrp	x8, 0 <_ZTVN4llvm2cl6parserIbEE>
  54:	ldr	x8, [x8]
  58:	add	x9, x9, #0x10
  5c:	str	x9, [x22]
  60:	adrp	x9, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA10_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  64:	add	x8, x8, #0x10
  68:	str	x8, [x22, #160]
  6c:	adrp	x8, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA10_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  70:	add	x9, x9, #0x0
  74:	add	x8, x8, #0x0
  78:	mov	x0, x22
  7c:	mov	x1, x21
  80:	mov	x2, x20
  84:	mov	x3, x19
  88:	stp	x8, x9, [x22, #184]
  8c:	bl	0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA10_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  90:	mov	x0, x22
  94:	ldp	x20, x19, [sp, #32]
  98:	ldp	x22, x21, [sp, #16]
  9c:	ldp	x29, x30, [sp], #48
  a0:	b	0 <_ZN4llvm2cl6Option11addArgumentEv>

Disassembly of section .text._ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA14_cNS0_4descENS0_11initializerIbEEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA14_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x20, x2
  14:	mov	x21, x1
  18:	mov	w1, wzr
  1c:	mov	w2, wzr
  20:	mov	x19, x3
  24:	mov	x22, x0
  28:	bl	0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA14_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  2c:	strb	wzr, [x22, #136]
  30:	adrp	x8, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA14_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  34:	ldr	x8, [x8]
  38:	mov	w9, #0x100                 	// #256
  3c:	strh	w9, [x22, #152]
  40:	adrp	x9, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
  44:	add	x8, x8, #0x10
  48:	ldr	x9, [x9]
  4c:	str	x8, [x22, #144]
  50:	adrp	x8, 0 <_ZTVN4llvm2cl6parserIbEE>
  54:	ldr	x8, [x8]
  58:	add	x9, x9, #0x10
  5c:	str	x9, [x22]
  60:	adrp	x9, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA14_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  64:	add	x8, x8, #0x10
  68:	str	x8, [x22, #160]
  6c:	adrp	x8, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA14_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  70:	add	x9, x9, #0x0
  74:	add	x8, x8, #0x0
  78:	mov	x0, x22
  7c:	mov	x1, x21
  80:	mov	x2, x20
  84:	mov	x3, x19
  88:	stp	x8, x9, [x22, #184]
  8c:	bl	0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA14_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  90:	mov	x0, x22
  94:	ldp	x20, x19, [sp, #32]
  98:	ldp	x22, x21, [sp, #16]
  9c:	ldp	x29, x30, [sp], #48
  a0:	b	0 <_ZN4llvm2cl6Option11addArgumentEv>

Disassembly of section .text._ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA18_cNS0_4descENS0_11initializerIbEEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA18_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x20, x2
  14:	mov	x21, x1
  18:	mov	w1, wzr
  1c:	mov	w2, wzr
  20:	mov	x19, x3
  24:	mov	x22, x0
  28:	bl	0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA18_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  2c:	strb	wzr, [x22, #136]
  30:	adrp	x8, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA18_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  34:	ldr	x8, [x8]
  38:	mov	w9, #0x100                 	// #256
  3c:	strh	w9, [x22, #152]
  40:	adrp	x9, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
  44:	add	x8, x8, #0x10
  48:	ldr	x9, [x9]
  4c:	str	x8, [x22, #144]
  50:	adrp	x8, 0 <_ZTVN4llvm2cl6parserIbEE>
  54:	ldr	x8, [x8]
  58:	add	x9, x9, #0x10
  5c:	str	x9, [x22]
  60:	adrp	x9, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA18_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  64:	add	x8, x8, #0x10
  68:	str	x8, [x22, #160]
  6c:	adrp	x8, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA18_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  70:	add	x9, x9, #0x0
  74:	add	x8, x8, #0x0
  78:	mov	x0, x22
  7c:	mov	x1, x21
  80:	mov	x2, x20
  84:	mov	x3, x19
  88:	stp	x8, x9, [x22, #184]
  8c:	bl	0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA18_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  90:	mov	x0, x22
  94:	ldp	x20, x19, [sp, #32]
  98:	ldp	x22, x21, [sp, #16]
  9c:	ldp	x29, x30, [sp], #48
  a0:	b	0 <_ZN4llvm2cl6Option11addArgumentEv>

Disassembly of section .text._ZN4llvm2cl3optIjLb0ENS0_6parserIjEEEC2IJA9_cNS0_4descENS0_11initializerIiEEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optIjLb0ENS0_6parserIjEEEC2IJA9_cNS0_4descENS0_11initializerIiEEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x20, x2
  14:	mov	x21, x1
  18:	mov	w1, wzr
  1c:	mov	w2, wzr
  20:	mov	x19, x3
  24:	mov	x22, x0
  28:	bl	0 <_ZN4llvm2cl3optIjLb0ENS0_6parserIjEEEC2IJA9_cNS0_4descENS0_11initializerIiEEEEEDpRKT_>
  2c:	str	wzr, [x22, #136]
  30:	adrp	x8, 0 <_ZN4llvm2cl3optIjLb0ENS0_6parserIjEEEC2IJA9_cNS0_4descENS0_11initializerIiEEEEEDpRKT_>
  34:	ldr	x8, [x8]
  38:	mov	w9, #0x1                   	// #1
  3c:	str	wzr, [x22, #152]
  40:	strb	w9, [x22, #156]
  44:	adrp	x9, 0 <_ZTVN4llvm2cl3optIjLb0ENS0_6parserIjEEEE>
  48:	add	x8, x8, #0x10
  4c:	ldr	x9, [x9]
  50:	str	x8, [x22, #144]
  54:	adrp	x8, 0 <_ZTVN4llvm2cl6parserIjEE>
  58:	ldr	x8, [x8]
  5c:	add	x9, x9, #0x10
  60:	str	x9, [x22]
  64:	adrp	x9, 0 <_ZN4llvm2cl3optIjLb0ENS0_6parserIjEEEC2IJA9_cNS0_4descENS0_11initializerIiEEEEEDpRKT_>
  68:	add	x8, x8, #0x10
  6c:	str	x8, [x22, #160]
  70:	adrp	x8, 0 <_ZN4llvm2cl3optIjLb0ENS0_6parserIjEEEC2IJA9_cNS0_4descENS0_11initializerIiEEEEEDpRKT_>
  74:	add	x9, x9, #0x0
  78:	add	x8, x8, #0x0
  7c:	mov	x0, x22
  80:	mov	x1, x21
  84:	mov	x2, x20
  88:	mov	x3, x19
  8c:	stp	x8, x9, [x22, #184]
  90:	bl	0 <_ZN4llvm2cl3optIjLb0ENS0_6parserIjEEEC2IJA9_cNS0_4descENS0_11initializerIiEEEEEDpRKT_>
  94:	mov	x0, x22
  98:	ldp	x20, x19, [sp, #32]
  9c:	ldp	x22, x21, [sp, #16]
  a0:	ldp	x29, x30, [sp], #48
  a4:	b	0 <_ZN4llvm2cl6Option11addArgumentEv>

Disassembly of section .text._ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA21_cNS0_4descENS0_11initializerIbEEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA21_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x20, x2
  14:	mov	x21, x1
  18:	mov	w1, wzr
  1c:	mov	w2, wzr
  20:	mov	x19, x3
  24:	mov	x22, x0
  28:	bl	0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA21_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  2c:	strb	wzr, [x22, #136]
  30:	adrp	x8, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA21_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  34:	ldr	x8, [x8]
  38:	mov	w9, #0x100                 	// #256
  3c:	strh	w9, [x22, #152]
  40:	adrp	x9, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
  44:	add	x8, x8, #0x10
  48:	ldr	x9, [x9]
  4c:	str	x8, [x22, #144]
  50:	adrp	x8, 0 <_ZTVN4llvm2cl6parserIbEE>
  54:	ldr	x8, [x8]
  58:	add	x9, x9, #0x10
  5c:	str	x9, [x22]
  60:	adrp	x9, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA21_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  64:	add	x8, x8, #0x10
  68:	str	x8, [x22, #160]
  6c:	adrp	x8, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA21_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  70:	add	x9, x9, #0x0
  74:	add	x8, x8, #0x0
  78:	mov	x0, x22
  7c:	mov	x1, x21
  80:	mov	x2, x20
  84:	mov	x3, x19
  88:	stp	x8, x9, [x22, #184]
  8c:	bl	0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA21_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  90:	mov	x0, x22
  94:	ldp	x20, x19, [sp, #32]
  98:	ldp	x22, x21, [sp, #16]
  9c:	ldp	x29, x30, [sp], #48
  a0:	b	0 <_ZN4llvm2cl6Option11addArgumentEv>

Disassembly of section .text._ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC2IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC2IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	str	x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	mov	x21, x2
  18:	mov	x22, x1
  1c:	mov	w1, wzr
  20:	mov	w2, wzr
  24:	mov	x19, x4
  28:	mov	x20, x3
  2c:	mov	x23, x0
  30:	bl	0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC2IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  34:	mov	w8, #0x1                   	// #1
  38:	strb	w8, [x23, #156]
  3c:	add	x8, x23, #0xc0
  40:	str	x8, [x23, #176]
  44:	adrp	x8, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC2IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  48:	ldr	d0, [x8]
  4c:	adrp	x8, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC2IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  50:	add	x8, x8, #0x0
  54:	str	wzr, [x23, #136]
  58:	str	x8, [x23, #600]
  5c:	adrp	x8, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC2IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  60:	ldr	x8, [x8]
  64:	str	wzr, [x23, #152]
  68:	mov	x0, x23
  6c:	mov	x1, x22
  70:	add	x8, x8, #0x10
  74:	str	x8, [x23, #144]
  78:	adrp	x8, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC2IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  7c:	ldr	x8, [x8]
  80:	mov	x2, x21
  84:	mov	x3, x20
  88:	mov	x4, x19
  8c:	add	x8, x8, #0x10
  90:	str	x8, [x23]
  94:	adrp	x8, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC2IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  98:	ldr	x8, [x8]
  9c:	str	d0, [x23, #184]
  a0:	add	x8, x8, #0x10
  a4:	stp	x8, x23, [x23, #160]
  a8:	adrp	x8, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC2IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  ac:	add	x8, x8, #0x0
  b0:	str	x8, [x23, #592]
  b4:	bl	0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEEC2IJA6_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  b8:	mov	x0, x23
  bc:	ldp	x20, x19, [sp, #48]
  c0:	ldp	x22, x21, [sp, #32]
  c4:	ldr	x23, [sp, #16]
  c8:	ldp	x29, x30, [sp], #64
  cc:	b	0 <_ZN4llvm2cl6Option11addArgumentEv>

Disassembly of section .text._ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED2Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED2Ev>
  10:	ldr	x8, [x0, #592]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED2Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x8, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED2Ev>
  3c:	ldr	x0, [x19, #176]
  40:	ldr	x8, [x8]
  44:	add	x9, x19, #0xc0
  48:	cmp	x0, x9
  4c:	add	x8, x8, #0x10
  50:	str	x8, [x19, #160]
  54:	b.eq	5c <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED2Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	mov	x0, x19
  60:	ldr	x19, [sp, #16]
  64:	ldp	x29, x30, [sp], #32
  68:	b	0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED2Ev>

Disassembly of section .text._ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC2IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC2IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	str	x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	mov	x21, x2
  18:	mov	x22, x1
  1c:	mov	w1, wzr
  20:	mov	w2, wzr
  24:	mov	x19, x4
  28:	mov	x20, x3
  2c:	mov	x23, x0
  30:	bl	0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC2IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  34:	mov	w8, #0x1                   	// #1
  38:	strb	w8, [x23, #156]
  3c:	add	x8, x23, #0xc0
  40:	str	x8, [x23, #176]
  44:	adrp	x8, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC2IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  48:	ldr	d0, [x8]
  4c:	adrp	x8, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC2IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  50:	add	x8, x8, #0x0
  54:	str	wzr, [x23, #136]
  58:	str	x8, [x23, #600]
  5c:	adrp	x8, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC2IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  60:	ldr	x8, [x8]
  64:	str	wzr, [x23, #152]
  68:	mov	x0, x23
  6c:	mov	x1, x22
  70:	add	x8, x8, #0x10
  74:	str	x8, [x23, #144]
  78:	adrp	x8, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC2IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  7c:	ldr	x8, [x8]
  80:	mov	x2, x21
  84:	mov	x3, x20
  88:	mov	x4, x19
  8c:	add	x8, x8, #0x10
  90:	str	x8, [x23]
  94:	adrp	x8, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC2IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  98:	ldr	x8, [x8]
  9c:	str	d0, [x23, #184]
  a0:	add	x8, x8, #0x10
  a4:	stp	x8, x23, [x23, #160]
  a8:	adrp	x8, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC2IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  ac:	add	x8, x8, #0x0
  b0:	str	x8, [x23, #592]
  b4:	bl	0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEEC2IJA14_cNS0_4descENS0_11initializerIS2_EENS0_11ValuesClassEEEEDpRKT_>
  b8:	mov	x0, x23
  bc:	ldp	x20, x19, [sp, #48]
  c0:	ldp	x22, x21, [sp, #32]
  c4:	ldr	x23, [sp, #16]
  c8:	ldp	x29, x30, [sp], #64
  cc:	b	0 <_ZN4llvm2cl6Option11addArgumentEv>

Disassembly of section .text._ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED2Ev:

0000000000000000 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED2Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED2Ev>
  10:	ldr	x8, [x0, #592]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED2Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x8, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED2Ev>
  3c:	ldr	x0, [x19, #176]
  40:	ldr	x8, [x8]
  44:	add	x9, x19, #0xc0
  48:	cmp	x0, x9
  4c:	add	x8, x8, #0x10
  50:	str	x8, [x19, #160]
  54:	b.eq	5c <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED2Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	mov	x0, x19
  60:	ldr	x19, [sp, #16]
  64:	ldp	x29, x30, [sp], #32
  68:	b	0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED2Ev>

Disassembly of section .text._ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA8_cNS0_4descENS0_11initializerIbEEEEEDpRKT_:

0000000000000000 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA8_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x20, x2
  14:	mov	x21, x1
  18:	mov	w1, wzr
  1c:	mov	w2, wzr
  20:	mov	x19, x3
  24:	mov	x22, x0
  28:	bl	0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA8_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  2c:	strb	wzr, [x22, #136]
  30:	adrp	x8, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA8_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  34:	ldr	x8, [x8]
  38:	mov	w9, #0x100                 	// #256
  3c:	strh	w9, [x22, #152]
  40:	adrp	x9, 0 <_ZTVN4llvm2cl3optIbLb0ENS0_6parserIbEEEE>
  44:	add	x8, x8, #0x10
  48:	ldr	x9, [x9]
  4c:	str	x8, [x22, #144]
  50:	adrp	x8, 0 <_ZTVN4llvm2cl6parserIbEE>
  54:	ldr	x8, [x8]
  58:	add	x9, x9, #0x10
  5c:	str	x9, [x22]
  60:	adrp	x9, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA8_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  64:	add	x8, x8, #0x10
  68:	str	x8, [x22, #160]
  6c:	adrp	x8, 0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA8_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  70:	add	x9, x9, #0x0
  74:	add	x8, x8, #0x0
  78:	mov	x0, x22
  7c:	mov	x1, x21
  80:	mov	x2, x20
  84:	mov	x3, x19
  88:	stp	x8, x9, [x22, #184]
  8c:	bl	0 <_ZN4llvm2cl3optIbLb0ENS0_6parserIbEEEC2IJA8_cNS0_4descENS0_11initializerIbEEEEEDpRKT_>
  90:	mov	x0, x22
  94:	ldp	x20, x19, [sp, #32]
  98:	ldp	x22, x21, [sp, #16]
  9c:	ldp	x29, x30, [sp], #48
  a0:	b	0 <_ZN4llvm2cl6Option11addArgumentEv>

Disassembly of section .text._ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2ERKS7_:

0000000000000000 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2ERKS7_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	ldp	x9, x8, [x1]
  14:	mov	x20, x1
  18:	mov	x19, x0
  1c:	stp	xzr, xzr, [x0]
  20:	sub	x21, x8, x9
  24:	asr	x1, x21, #5
  28:	str	xzr, [x0, #16]
  2c:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2ERKS7_>
  30:	add	x8, x0, x21
  34:	stp	x0, x0, [x19]
  38:	str	x8, [x19, #16]
  3c:	ldp	x21, x22, [x20]
  40:	cmp	x21, x22
  44:	b.eq	74 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2ERKS7_+0x74>  // b.none
  48:	mov	x20, x0
  4c:	add	x8, x0, #0x10
  50:	str	x8, [x20], #32
  54:	ldp	x1, x8, [x21]
  58:	add	x2, x1, x8
  5c:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2ERKS7_>
  60:	add	x21, x21, #0x20
  64:	cmp	x21, x22
  68:	mov	x0, x20
  6c:	b.ne	4c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2ERKS7_+0x4c>  // b.any
  70:	b	78 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EEC2ERKS7_+0x78>
  74:	mov	x20, x0
  78:	str	x20, [x19, #8]
  7c:	ldp	x20, x19, [sp, #32]
  80:	ldp	x22, x21, [sp, #16]
  84:	ldp	x29, x30, [sp], #48
  88:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE7compareERKNS0_18GenericOptionValueE>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldrb	w8, [x1, #40]
   c:	cbz	w8, 44 <_ZNK4llvm2cl15OptionValueCopyINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE7compareERKNS0_18GenericOptionValueE+0x44>
  10:	ldrb	w8, [x0, #40]
  14:	cbz	w8, 44 <_ZNK4llvm2cl15OptionValueCopyINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE7compareERKNS0_18GenericOptionValueE+0x44>
  18:	ldr	x2, [x0, #16]
  1c:	ldr	x8, [x1, #16]
  20:	cmp	x2, x8
  24:	b.ne	4c <_ZNK4llvm2cl15OptionValueCopyINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE7compareERKNS0_18GenericOptionValueE+0x4c>  // b.any
  28:	cbz	x2, 44 <_ZNK4llvm2cl15OptionValueCopyINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE7compareERKNS0_18GenericOptionValueE+0x44>
  2c:	ldr	x1, [x1, #8]
  30:	ldr	x0, [x0, #8]
  34:	bl	0 <bcmp>
  38:	cmp	w0, #0x0
  3c:	cset	w0, ne  // ne = any
  40:	b	50 <_ZNK4llvm2cl15OptionValueCopyINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE7compareERKNS0_18GenericOptionValueE+0x50>
  44:	mov	w0, wzr
  48:	b	50 <_ZNK4llvm2cl15OptionValueCopyINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE7compareERKNS0_18GenericOptionValueE+0x50>
  4c:	mov	w0, #0x1                   	// #1
  50:	ldp	x29, x30, [sp], #16
  54:	ret

Disassembly of section .text._ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_:

0000000000000000 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #32]
   8:	str	x21, [sp, #48]
   c:	stp	x20, x19, [sp, #64]
  10:	add	x29, sp, #0x20
  14:	mov	x19, x0
  18:	mov	x8, sp
  1c:	mov	w20, w1
  20:	str	w1, [x29, #28]
  24:	add	x21, x8, #0x10
  28:	add	x0, x0, #0xb8
  2c:	mov	x6, sp
  30:	mov	x1, x19
  34:	strb	wzr, [sp, #16]
  38:	stp	x21, xzr, [sp]
  3c:	bl	0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_>
  40:	tbz	w0, #0, 4c <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x4c>
  44:	mov	w19, #0x1                   	// #1
  48:	b	9c <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x9c>
  4c:	add	x0, x19, #0x88
  50:	mov	x1, sp
  54:	bl	0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_>
  58:	ldp	x1, x8, [x19, #168]
  5c:	strh	w20, [x19, #12]
  60:	cmp	x1, x8
  64:	b.eq	74 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x74>  // b.none
  68:	str	w20, [x1], #4
  6c:	str	x1, [x19, #168]
  70:	b	80 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0x80>
  74:	add	x0, x19, #0xa0
  78:	add	x2, x29, #0x1c
  7c:	bl	0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_>
  80:	ldr	x8, [x19, #208]
  84:	cbz	x8, c4 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0xc4>
  88:	ldr	x8, [x19, #216]
  8c:	add	x0, x19, #0xc0
  90:	mov	x1, sp
  94:	blr	x8
  98:	mov	w19, wzr
  9c:	ldr	x0, [sp]
  a0:	cmp	x0, x21
  a4:	b.eq	ac <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16handleOccurrenceEjNS_9StringRefESB_+0xac>  // b.none
  a8:	bl	0 <_ZdlPv>
  ac:	mov	w0, w19
  b0:	ldp	x20, x19, [sp, #64]
  b4:	ldr	x21, [sp, #48]
  b8:	ldp	x29, x30, [sp, #32]
  bc:	add	sp, sp, #0x50
  c0:	ret
  c4:	bl	0 <_ZSt25__throw_bad_function_callv>

Disassembly of section .text._ZNK4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE27getValueExpectedFlagDefaultEv>:
   0:	mov	w0, #0x2                   	// #2
   4:	ret

Disassembly of section .text._ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev:

0000000000000000 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev>
  10:	ldr	x8, [x0, #208]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev+0x38>
  28:	add	x0, x19, #0xc0
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	ldr	x0, [x19, #160]
  3c:	cbz	x0, 44 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev+0x44>
  40:	bl	0 <_ZdlPv>
  44:	add	x0, x19, #0x88
  48:	bl	0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev>
  4c:	mov	x0, x19
  50:	bl	0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEED0Ev>
  54:	mov	x0, x19
  58:	ldr	x19, [sp, #16]
  5c:	ldp	x29, x30, [sp], #32
  60:	b	0 <_ZdlPv>

Disassembly of section .text._ZNK4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE14getOptionWidthEv>:
   0:	mov	x1, x0
   4:	add	x0, x0, #0xb8
   8:	b	0 <_ZNK4llvm2cl17basic_parser_impl14getOptionWidthERKNS0_6OptionE>

Disassembly of section .text._ZNK4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE15printOptionInfoEm>:
   0:	mov	x8, x0
   4:	add	x0, x0, #0xb8
   8:	mov	x2, x1
   c:	mov	x1, x8
  10:	b	0 <_ZNK4llvm2cl17basic_parser_impl15printOptionInfoERKNS0_6OptionEm>

Disassembly of section .text._ZNK4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE16printOptionValueEmb>:
   0:	ret

Disassembly of section .text._ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE10setDefaultEv>:
   0:	ldp	x8, x9, [x0, #160]
   4:	cmp	x9, x8
   8:	b.eq	10 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE10setDefaultEv+0x10>  // b.none
   c:	str	x8, [x0, #168]
  10:	add	x0, x0, #0x88
  14:	b	0 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE10setDefaultEv>

Disassembly of section .text._ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS7_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	ret

Disassembly of section .text._ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED2Ev:

0000000000000000 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED2Ev>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	ldp	x19, x21, [x0]
  14:	cmp	x19, x21
  18:	b.eq	40 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED2Ev+0x40>  // b.none
  1c:	mov	x20, x0
  20:	ldr	x0, [x19], #16
  24:	cmp	x0, x19
  28:	b.eq	30 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED2Ev+0x30>  // b.none
  2c:	bl	0 <_ZdlPv>
  30:	add	x19, x19, #0x10
  34:	cmp	x19, x21
  38:	b.ne	20 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED2Ev+0x20>  // b.any
  3c:	ldr	x19, [x20]
  40:	cbz	x19, 58 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EED2Ev+0x58>
  44:	mov	x0, x19
  48:	ldp	x20, x19, [sp, #32]
  4c:	ldr	x21, [sp, #16]
  50:	ldp	x29, x30, [sp], #48
  54:	b	0 <_ZdlPv>
  58:	ldp	x20, x19, [sp, #32]
  5c:	ldr	x21, [sp, #16]
  60:	ldp	x29, x30, [sp], #48
  64:	ret

Disassembly of section .text._ZN4llvm2cl6parserINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE5parseERNS0_6OptionENS_9StringRefESB_RS7_:

0000000000000000 <_ZN4llvm2cl6parserINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE5parseERNS0_6OptionENS_9StringRefESB_RS7_>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #32]
   8:	stp	x20, x19, [sp, #48]
   c:	add	x29, sp, #0x20
  10:	mov	x8, sp
  14:	mov	x19, x6
  18:	add	x20, x8, #0x10
  1c:	str	x20, [sp]
  20:	cbz	x4, 38 <_ZN4llvm2cl6parserINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE5parseERNS0_6OptionENS_9StringRefESB_RS7_+0x38>
  24:	add	x2, x4, x5
  28:	mov	x0, sp
  2c:	mov	x1, x4
  30:	bl	0 <_ZN4llvm2cl6parserINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE5parseERNS0_6OptionENS_9StringRefESB_RS7_>
  34:	b	40 <_ZN4llvm2cl6parserINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE5parseERNS0_6OptionENS_9StringRefESB_RS7_+0x40>
  38:	str	xzr, [sp, #8]
  3c:	strb	wzr, [sp, #16]
  40:	mov	x1, sp
  44:	mov	x0, x19
  48:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEaSEOS4_>
  4c:	ldr	x0, [sp]
  50:	cmp	x0, x20
  54:	b.eq	5c <_ZN4llvm2cl6parserINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEE5parseERNS0_6OptionENS_9StringRefESB_RS7_+0x5c>  // b.none
  58:	bl	0 <_ZdlPv>
  5c:	ldp	x20, x19, [sp, #48]
  60:	ldp	x29, x30, [sp, #32]
  64:	mov	w0, wzr
  68:	add	sp, sp, #0x40
  6c:	ret

Disassembly of section .text._ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag:

0000000000000000 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x20, x1
  14:	mov	x19, x0
  18:	cbnz	x1, 24 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x24>
  1c:	cmp	x20, x2
  20:	b.ne	a0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0xa0>  // b.any
  24:	sub	x21, x2, x20
  28:	cmp	x21, #0xf
  2c:	str	x21, [x29, #24]
  30:	b.ls	58 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x58>  // b.plast
  34:	add	x1, x29, #0x18
  38:	mov	x0, x19
  3c:	mov	x2, xzr
  40:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
  44:	str	x0, [x19]
  48:	ldr	x8, [x29, #24]
  4c:	str	x8, [x19, #16]
  50:	cbnz	x21, 60 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x60>
  54:	b	80 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x80>
  58:	ldr	x0, [x19]
  5c:	cbz	x21, 80 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x80>
  60:	cmp	x21, #0x1
  64:	b.ne	74 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x74>  // b.any
  68:	ldrb	w8, [x20]
  6c:	strb	w8, [x0]
  70:	b	80 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x80>
  74:	mov	x1, x20
  78:	mov	x2, x21
  7c:	bl	0 <memcpy>
  80:	ldr	x8, [x29, #24]
  84:	ldr	x9, [x19]
  88:	ldr	x21, [sp, #16]
  8c:	str	x8, [x19, #8]
  90:	strb	wzr, [x9, x8]
  94:	ldp	x20, x19, [sp, #32]
  98:	ldp	x29, x30, [sp], #48
  9c:	ret
  a0:	adrp	x0, 0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag>
  a4:	add	x0, x0, #0x0
  a8:	bl	0 <_ZSt19__throw_logic_errorPKc>

Disassembly of section .text._ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE9push_backERKS5_:

0000000000000000 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE9push_backERKS5_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldp	x8, x9, [x0, #8]
  10:	mov	x19, x0
  14:	mov	x2, x1
  18:	cmp	x8, x9
  1c:	b.eq	50 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE9push_backERKS5_+0x50>  // b.none
  20:	add	x9, x8, #0x10
  24:	str	x9, [x8]
  28:	ldp	x1, x9, [x2]
  2c:	mov	x0, x8
  30:	add	x2, x1, x9
  34:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE9push_backERKS5_>
  38:	ldr	x8, [x19, #8]
  3c:	add	x8, x8, #0x20
  40:	str	x8, [x19, #8]
  44:	ldr	x19, [sp, #16]
  48:	ldp	x29, x30, [sp], #32
  4c:	ret
  50:	mov	x0, x19
  54:	ldr	x19, [sp, #16]
  58:	mov	x1, x8
  5c:	ldp	x29, x30, [sp], #32
  60:	b	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE9push_backERKS5_>

Disassembly of section .text._ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_:

0000000000000000 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	stp	x26, x25, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	mov	x29, sp
  18:	mov	x24, x2
  1c:	adrp	x2, 0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
  20:	mov	x23, x1
  24:	add	x2, x2, #0x0
  28:	mov	w1, #0x1                   	// #1
  2c:	mov	x19, x0
  30:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
  34:	ldp	x21, x25, [x19]
  38:	mov	x20, x0
  3c:	mov	x0, x19
  40:	mov	x1, x20
  44:	subs	x26, x23, x21
  48:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
  4c:	mov	x22, x0
  50:	add	x0, x0, x26
  54:	add	x8, x0, #0x10
  58:	str	x8, [x0]
  5c:	ldp	x1, x8, [x24]
  60:	add	x2, x1, x8
  64:	bl	0 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_>
  68:	cmp	x23, x21
  6c:	mov	x8, x22
  70:	b.eq	c8 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xc8>  // b.none
  74:	add	x8, x22, #0x10
  78:	add	x9, x21, #0x10
  7c:	stur	x8, [x8, #-16]
  80:	ldur	x10, [x9, #-16]
  84:	cmp	x10, x9
  88:	b.eq	9c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x9c>  // b.none
  8c:	stur	x10, [x8, #-16]
  90:	ldr	x10, [x9]
  94:	str	x10, [x8]
  98:	b	a4 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xa4>
  9c:	ldr	q0, [x10]
  a0:	str	q0, [x8]
  a4:	ldur	x10, [x9, #-8]
  a8:	add	x11, x9, #0x10
  ac:	cmp	x11, x23
  b0:	stur	x10, [x8, #-8]
  b4:	stp	x9, xzr, [x9, #-16]
  b8:	strb	wzr, [x9], #32
  bc:	add	x8, x8, #0x20
  c0:	b.ne	7c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x7c>  // b.any
  c4:	sub	x8, x8, #0x10
  c8:	cmp	x25, x23
  cc:	b.eq	134 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x134>  // b.none
  d0:	mov	x9, xzr
  d4:	add	x11, x8, x9
  d8:	add	x10, x11, #0x30
  dc:	add	x12, x23, x9
  e0:	str	x10, [x11, #32]
  e4:	mov	x10, x12
  e8:	ldr	x13, [x10], #16
  ec:	cmp	x13, x10
  f0:	b.eq	104 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x104>  // b.none
  f4:	str	x13, [x11, #32]
  f8:	ldr	x12, [x12, #16]
  fc:	str	x12, [x11, #48]
 100:	b	10c <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x10c>
 104:	ldr	q0, [x13]
 108:	str	q0, [x11, #48]
 10c:	ldur	x11, [x10, #-8]
 110:	add	x13, x10, #0x10
 114:	add	x12, x8, x9
 118:	cmp	x13, x25
 11c:	add	x9, x9, #0x20
 120:	str	x11, [x12, #40]
 124:	stp	x10, xzr, [x10, #-16]
 128:	strb	wzr, [x10]
 12c:	b.ne	d4 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0xd4>  // b.any
 130:	add	x8, x8, x9
 134:	add	x23, x8, #0x20
 138:	cbz	x21, 144 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE17_M_realloc_insertIJRKS5_EEEvN9__gnu_cxx17__normal_iteratorIPS5_S7_EEDpOT_+0x144>
 13c:	mov	x0, x21
 140:	bl	0 <_ZdlPv>
 144:	add	x8, x22, x20, lsl #5
 148:	stp	x22, x23, [x19]
 14c:	str	x8, [x19, #16]
 150:	ldp	x20, x19, [sp, #64]
 154:	ldp	x22, x21, [sp, #48]
 158:	ldp	x24, x23, [sp, #32]
 15c:	ldp	x26, x25, [sp, #16]
 160:	ldp	x29, x30, [sp], #80
 164:	ret

Disassembly of section .text._ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag:

0000000000000000 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x20, x1
  14:	mov	x19, x0
  18:	cbnz	x1, 24 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x24>
  1c:	cmp	x20, x2
  20:	b.ne	a0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0xa0>  // b.any
  24:	sub	x21, x2, x20
  28:	cmp	x21, #0xf
  2c:	str	x21, [x29, #24]
  30:	b.ls	58 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x58>  // b.plast
  34:	add	x1, x29, #0x18
  38:	mov	x0, x19
  3c:	mov	x2, xzr
  40:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
  44:	str	x0, [x19]
  48:	ldr	x8, [x29, #24]
  4c:	str	x8, [x19, #16]
  50:	cbnz	x21, 60 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x60>
  54:	b	80 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x80>
  58:	ldr	x0, [x19]
  5c:	cbz	x21, 80 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x80>
  60:	cmp	x21, #0x1
  64:	b.ne	74 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x74>  // b.any
  68:	ldrb	w8, [x20]
  6c:	strb	w8, [x0]
  70:	b	80 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag+0x80>
  74:	mov	x1, x20
  78:	mov	x2, x21
  7c:	bl	0 <memcpy>
  80:	ldr	x8, [x29, #24]
  84:	ldr	x9, [x19]
  88:	ldr	x21, [sp, #16]
  8c:	str	x8, [x19, #8]
  90:	strb	wzr, [x9, x8]
  94:	ldp	x20, x19, [sp, #32]
  98:	ldp	x29, x30, [sp], #48
  9c:	ret
  a0:	adrp	x0, 0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPcEEvT_S7_St20forward_iterator_tag>
  a4:	add	x0, x0, #0x0
  a8:	bl	0 <_ZSt19__throw_logic_errorPKc>

Disassembly of section .text._ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_M_check_lenEmPKc:

0000000000000000 <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_M_check_lenEmPKc>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldp	x9, x8, [x0]
   c:	sub	x9, x8, x9
  10:	mov	x8, #0x3ffffffffffffff     	// #288230376151711743
  14:	sub	x10, x8, x9, asr #5
  18:	cmp	x10, x1
  1c:	b.cc	54 <_ZNKSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE12_M_check_lenEmPKc+0x54>  // b.lo, b.ul, b.last
  20:	asr	x9, x9, #5
  24:	cmp	x9, x1
  28:	csel	x10, x1, x9, cc  // cc = lo, ul, last
  2c:	adds	x9, x10, x9
  30:	lsr	x11, x9, #58
  34:	cset	w10, cs  // cs = hs, nlast
  38:	cmp	x11, #0x0
  3c:	cset	w11, ne  // ne = any
  40:	orr	w10, w10, w11
  44:	cmp	w10, #0x0
  48:	csel	x0, x8, x9, ne  // ne = any
  4c:	ldp	x29, x30, [sp], #16
  50:	ret
  54:	mov	x0, x2
  58:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_M_allocateEm:

0000000000000000 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_M_allocateEm>:
   0:	cbz	x1, 14 <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_M_allocateEm+0x14>
   4:	lsr	x8, x1, #58
   8:	cbnz	x8, 1c <_ZNSt12_Vector_baseINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE11_M_allocateEm+0x1c>
   c:	lsl	x0, x1, #5
  10:	b	0 <_Znwm>
  14:	mov	x0, xzr
  18:	ret
  1c:	stp	x29, x30, [sp, #-16]!
  20:	mov	x29, sp
  24:	bl	0 <_ZSt17__throw_bad_allocv>

Disassembly of section .text._ZNSt6vectorIjSaIjEE17_M_realloc_insertIJRKjEEEvN9__gnu_cxx17__normal_iteratorIPjS1_EEDpOT_:

0000000000000000 <_ZNSt6vectorIjSaIjEE17_M_realloc_insertIJRKjEEEvN9__gnu_cxx17__normal_iteratorIPjS1_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	stp	x26, x25, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	mov	x29, sp
  18:	mov	x25, x2
  1c:	adrp	x2, 0 <_ZNSt6vectorIjSaIjEE17_M_realloc_insertIJRKjEEEvN9__gnu_cxx17__normal_iteratorIPjS1_EEDpOT_>
  20:	mov	x21, x1
  24:	add	x2, x2, #0x0
  28:	mov	w1, #0x1                   	// #1
  2c:	mov	x19, x0
  30:	bl	0 <_ZNSt6vectorIjSaIjEE17_M_realloc_insertIJRKjEEEvN9__gnu_cxx17__normal_iteratorIPjS1_EEDpOT_>
  34:	ldp	x22, x26, [x19]
  38:	mov	x20, x0
  3c:	mov	x0, x19
  40:	mov	x1, x20
  44:	sub	x24, x21, x22
  48:	bl	0 <_ZNSt6vectorIjSaIjEE17_M_realloc_insertIJRKjEEEvN9__gnu_cxx17__normal_iteratorIPjS1_EEDpOT_>
  4c:	ldr	w8, [x25]
  50:	mov	x23, x0
  54:	add	x25, x0, x24
  58:	cmp	x24, #0x1
  5c:	str	w8, [x25]
  60:	b.lt	74 <_ZNSt6vectorIjSaIjEE17_M_realloc_insertIJRKjEEEvN9__gnu_cxx17__normal_iteratorIPjS1_EEDpOT_+0x74>  // b.tstop
  64:	mov	x0, x23
  68:	mov	x1, x22
  6c:	mov	x2, x24
  70:	bl	0 <memmove>
  74:	sub	x2, x26, x21
  78:	add	x24, x25, #0x4
  7c:	cmp	x2, #0x1
  80:	asr	x25, x2, #2
  84:	b.lt	94 <_ZNSt6vectorIjSaIjEE17_M_realloc_insertIJRKjEEEvN9__gnu_cxx17__normal_iteratorIPjS1_EEDpOT_+0x94>  // b.tstop
  88:	mov	x0, x24
  8c:	mov	x1, x21
  90:	bl	0 <memmove>
  94:	add	x21, x24, x25, lsl #2
  98:	cbz	x22, a4 <_ZNSt6vectorIjSaIjEE17_M_realloc_insertIJRKjEEEvN9__gnu_cxx17__normal_iteratorIPjS1_EEDpOT_+0xa4>
  9c:	mov	x0, x22
  a0:	bl	0 <_ZdlPv>
  a4:	add	x8, x23, x20, lsl #2
  a8:	stp	x23, x21, [x19]
  ac:	str	x8, [x19, #16]
  b0:	ldp	x20, x19, [sp, #64]
  b4:	ldp	x22, x21, [sp, #48]
  b8:	ldp	x24, x23, [sp, #32]
  bc:	ldp	x26, x25, [sp, #16]
  c0:	ldp	x29, x30, [sp], #80
  c4:	ret

Disassembly of section .text._ZNKSt6vectorIjSaIjEE12_M_check_lenEmPKc:

0000000000000000 <_ZNKSt6vectorIjSaIjEE12_M_check_lenEmPKc>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldp	x9, x8, [x0]
   c:	sub	x9, x8, x9
  10:	mov	x8, #0x1fffffffffffffff    	// #2305843009213693951
  14:	sub	x10, x8, x9, asr #2
  18:	cmp	x10, x1
  1c:	b.cc	54 <_ZNKSt6vectorIjSaIjEE12_M_check_lenEmPKc+0x54>  // b.lo, b.ul, b.last
  20:	asr	x9, x9, #2
  24:	cmp	x9, x1
  28:	csel	x10, x1, x9, cc  // cc = lo, ul, last
  2c:	adds	x9, x10, x9
  30:	lsr	x11, x9, #61
  34:	cset	w10, cs  // cs = hs, nlast
  38:	cmp	x11, #0x0
  3c:	cset	w11, ne  // ne = any
  40:	orr	w10, w10, w11
  44:	cmp	w10, #0x0
  48:	csel	x0, x8, x9, ne  // ne = any
  4c:	ldp	x29, x30, [sp], #16
  50:	ret
  54:	mov	x0, x2
  58:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZNSt12_Vector_baseIjSaIjEE11_M_allocateEm:

0000000000000000 <_ZNSt12_Vector_baseIjSaIjEE11_M_allocateEm>:
   0:	cbz	x1, 14 <_ZNSt12_Vector_baseIjSaIjEE11_M_allocateEm+0x14>
   4:	lsr	x8, x1, #61
   8:	cbnz	x8, 1c <_ZNSt12_Vector_baseIjSaIjEE11_M_allocateEm+0x1c>
   c:	lsl	x0, x1, #2
  10:	b	0 <_Znwm>
  14:	mov	x0, xzr
  18:	ret
  1c:	stp	x29, x30, [sp, #-16]!
  20:	mov	x29, sp
  24:	bl	0 <_ZSt17__throw_bad_allocv>

Disassembly of section .text._ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE5clearEv:

0000000000000000 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE5clearEv>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	ldp	x20, x21, [x0]
  14:	cmp	x21, x20
  18:	b.eq	44 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE5clearEv+0x44>  // b.none
  1c:	mov	x19, x0
  20:	mov	x22, x20
  24:	ldr	x0, [x22], #16
  28:	cmp	x0, x22
  2c:	b.eq	34 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE5clearEv+0x34>  // b.none
  30:	bl	0 <_ZdlPv>
  34:	add	x22, x22, #0x10
  38:	cmp	x22, x21
  3c:	b.ne	24 <_ZNSt6vectorINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEESaIS5_EE5clearEv+0x24>  // b.any
  40:	str	x20, [x19, #8]
  44:	ldp	x20, x19, [sp, #32]
  48:	ldp	x22, x21, [sp, #16]
  4c:	ldp	x29, x30, [sp], #48
  50:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_5Reloc5ModelEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_5Reloc5ModelEED2Ev>:
   0:	adrp	x9, 0 <_ZN4llvm2cl6parserINS_5Reloc5ModelEED2Ev>
   4:	mov	x8, x0
   8:	ldr	x0, [x0, #16]
   c:	ldr	x9, [x9]
  10:	add	x10, x8, #0x20
  14:	cmp	x0, x10
  18:	add	x9, x9, #0x10
  1c:	str	x9, [x8]
  20:	b.eq	28 <_ZN4llvm2cl6parserINS_5Reloc5ModelEED2Ev+0x28>  // b.none
  24:	b	0 <free>
  28:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_:

0000000000000000 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	add	x29, sp, #0x10
  10:	mov	x19, x0
  14:	mov	w20, w1
  18:	add	x0, x0, #0xa0
  1c:	sub	x6, x29, #0x4
  20:	mov	x1, x19
  24:	stur	wzr, [x29, #-4]
  28:	bl	0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  2c:	tbz	w0, #0, 38 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x38>
  30:	mov	w0, #0x1                   	// #1
  34:	b	60 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x60>
  38:	ldur	w8, [x29, #-4]
  3c:	ldr	x9, [x19, #592]
  40:	strh	w20, [x19, #12]
  44:	str	w8, [x19, #136]
  48:	cbz	x9, 70 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x70>
  4c:	ldr	x8, [x19, #600]
  50:	add	x0, x19, #0x240
  54:	sub	x1, x29, #0x4
  58:	blr	x8
  5c:	mov	w0, wzr
  60:	ldp	x20, x19, [sp, #32]
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x30
  6c:	ret
  70:	bl	0 <_ZSt25__throw_bad_function_callv>

Disassembly of section .text._ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x8, [x0, #168]
   4:	ldr	x8, [x8, #24]
   8:	cmp	x8, #0x0
   c:	mov	w8, #0x2                   	// #2
  10:	cinc	w0, w8, eq  // eq = none
  14:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED0Ev>
  10:	ldr	x8, [x0, #592]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED0Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x8, 0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED0Ev>
  3c:	ldr	x0, [x19, #176]
  40:	ldr	x8, [x8]
  44:	add	x9, x19, #0xc0
  48:	cmp	x0, x9
  4c:	add	x8, x8, #0x10
  50:	str	x8, [x19, #160]
  54:	b.eq	5c <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED0Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	mov	x0, x19
  60:	bl	0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEED0Ev>
  64:	mov	x0, x19
  68:	ldr	x19, [sp, #16]
  6c:	ldp	x29, x30, [sp], #32
  70:	b	0 <_ZdlPv>

Disassembly of section .text._ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE14getOptionWidthEv>:
   0:	mov	x1, x0
   4:	add	x0, x0, #0xa0
   8:	b	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>

Disassembly of section .text._ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE15printOptionInfoEm>:
   0:	mov	x8, x0
   4:	add	x0, x0, #0xa0
   8:	mov	x2, x1
   c:	mov	x1, x8
  10:	b	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>

Disassembly of section .text._ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x4, x1
  10:	mov	x1, x0
  14:	tbz	w2, #0, 20 <_ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x20>
  18:	ldr	w8, [x1, #136]
  1c:	b	38 <_ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x38>
  20:	ldrb	w8, [x1, #156]
  24:	cbz	w8, 64 <_ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x64>
  28:	ldr	w8, [x1, #136]
  2c:	ldr	w9, [x1, #152]
  30:	cmp	w9, w8
  34:	b.eq	64 <_ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x64>  // b.none
  38:	adrp	x9, 0 <_ZNK4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb>
  3c:	ldr	x9, [x9]
  40:	add	x0, x1, #0xa0
  44:	mov	w10, #0x1                   	// #1
  48:	str	w8, [sp, #8]
  4c:	add	x8, x9, #0x10
  50:	add	x3, x1, #0x90
  54:	mov	x2, sp
  58:	strb	w10, [sp, #12]
  5c:	str	x8, [sp]
  60:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x20
  6c:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE10setDefaultEv>:
   0:	ldrb	w8, [x0, #156]
   4:	cbz	w8, 10 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE10setDefaultEv+0x10>
   8:	ldr	w8, [x0, #152]
   c:	str	w8, [x0, #136]
  10:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	add	x0, x0, #0xa0
   4:	b	0 <_ZN4llvm2cl3optINS_5Reloc5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>

Disassembly of section .text._ZN4llvm2cl6parserINS_5Reloc5ModelEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_5Reloc5ModelEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x8, 0 <_ZN4llvm2cl6parserINS_5Reloc5ModelEED0Ev>
  10:	mov	x19, x0
  14:	ldr	x0, [x0, #16]
  18:	ldr	x8, [x8]
  1c:	add	x9, x19, #0x20
  20:	cmp	x0, x9
  24:	add	x8, x8, #0x10
  28:	str	x8, [x19]
  2c:	b.eq	34 <_ZN4llvm2cl6parserINS_5Reloc5ModelEED0Ev+0x34>  // b.none
  30:	bl	0 <free>
  34:	mov	x0, x19
  38:	ldr	x19, [sp, #16]
  3c:	ldp	x29, x30, [sp], #32
  40:	b	0 <_ZdlPv>

Disassembly of section .text._ZNK4llvm2cl6parserINS_5Reloc5ModelEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_5Reloc5ModelEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE9getOptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE9getOptionEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	ldp	x0, x1, [x8]
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE9getOptionEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE9getOptionEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE9getOptionEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getDescriptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getDescriptionEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	ldp	x0, x1, [x8, #16]
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getDescriptionEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getDescriptionEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getDescriptionEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getOptionValueEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getOptionValueEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	add	x0, x8, #0x20
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getOptionValueEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getOptionValueEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_5Reloc5ModelEE14getOptionValueEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_:

0000000000000000 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>:
   0:	sub	sp, sp, #0xa0
   4:	stp	x29, x30, [sp, #96]
   8:	stp	x24, x23, [sp, #112]
   c:	stp	x22, x21, [sp, #128]
  10:	stp	x20, x19, [sp, #144]
  14:	add	x29, sp, #0x60
  18:	stp	xzr, xzr, [x29, #-16]
  1c:	ldr	x8, [x0, #8]
  20:	mov	x20, x6
  24:	mov	x19, x1
  28:	ldr	x8, [x8, #24]
  2c:	cbz	x8, 40 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x40>
  30:	mov	x22, x5
  34:	mov	x21, x4
  38:	stur	x4, [x29, #-16]
  3c:	b	4c <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x4c>
  40:	mov	x21, x2
  44:	mov	x22, x3
  48:	stur	x2, [x29, #-16]
  4c:	stur	x22, [x29, #-8]
  50:	ldr	w23, [x0, #24]
  54:	cbz	w23, 94 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x94>
  58:	ldr	x8, [x0, #16]
  5c:	add	x24, x8, #0x28
  60:	cbz	x23, 194 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x194>
  64:	ldur	x8, [x24, #-32]
  68:	cmp	x8, x22
  6c:	b.ne	88 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x88>  // b.any
  70:	cbz	x22, ec <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xec>
  74:	ldur	x0, [x24, #-40]
  78:	mov	x1, x21
  7c:	mov	x2, x22
  80:	bl	0 <bcmp>
  84:	cbz	w0, ec <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xec>
  88:	subs	x23, x23, #0x1
  8c:	add	x24, x24, #0x30
  90:	b.ne	60 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x60>  // b.any
  94:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  98:	add	x1, x1, #0x0
  9c:	add	x0, sp, #0x18
  a0:	sub	x2, x29, #0x10
  a4:	bl	0 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  a8:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  ac:	add	x1, x1, #0x0
  b0:	mov	x0, sp
  b4:	bl	0 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  b8:	ldrb	w8, [sp, #40]
  bc:	cbz	w8, dc <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xdc>
  c0:	ldrb	w9, [sp, #16]
  c4:	cbz	w9, dc <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xdc>
  c8:	cmp	w8, #0x1
  cc:	b.ne	104 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x104>  // b.any
  d0:	ldr	q0, [sp]
  d4:	ldr	x8, [sp, #16]
  d8:	b	114 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x114>
  dc:	mov	w8, #0x100                 	// #256
  e0:	stp	xzr, xzr, [sp, #48]
  e4:	strh	w8, [sp, #64]
  e8:	b	15c <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x15c>
  ec:	ldrb	w8, [x24, #4]
  f0:	cbz	w8, 1b4 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x1b4>
  f4:	ldr	w8, [x24]
  f8:	mov	w0, wzr
  fc:	str	w8, [x20]
 100:	b	178 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x178>
 104:	cmp	w9, #0x1
 108:	b.ne	120 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x120>  // b.any
 10c:	ldur	q0, [sp, #24]
 110:	ldr	x8, [sp, #40]
 114:	str	q0, [sp, #48]
 118:	str	x8, [sp, #64]
 11c:	b	15c <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x15c>
 120:	ldrb	w10, [sp, #41]
 124:	ldr	x11, [sp, #24]
 128:	ldrb	w14, [sp, #17]
 12c:	ldr	x15, [sp]
 130:	mov	w12, #0x2                   	// #2
 134:	add	x13, sp, #0x18
 138:	cmp	w10, #0x1
 13c:	mov	x16, sp
 140:	csel	w2, w8, w12, eq  // eq = none
 144:	csel	x1, x11, x13, eq  // eq = none
 148:	cmp	w14, #0x1
 14c:	csel	w4, w9, w12, eq  // eq = none
 150:	csel	x3, x15, x16, eq  // eq = none
 154:	add	x0, sp, #0x30
 158:	bl	0 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 15c:	bl	0 <_ZN4llvm4errsEv>
 160:	mov	x4, x0
 164:	add	x1, sp, #0x30
 168:	mov	x0, x19
 16c:	mov	x2, xzr
 170:	mov	x3, xzr
 174:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 178:	ldp	x20, x19, [sp, #144]
 17c:	ldp	x22, x21, [sp, #128]
 180:	ldp	x24, x23, [sp, #112]
 184:	ldp	x29, x30, [sp, #96]
 188:	and	w0, w0, #0x1
 18c:	add	sp, sp, #0xa0
 190:	ret
 194:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 198:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 19c:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 1a0:	add	x0, x0, #0x0
 1a4:	add	x1, x1, #0x0
 1a8:	add	x3, x3, #0x0
 1ac:	mov	w2, #0x95                  	// #149
 1b0:	bl	0 <__assert_fail>
 1b4:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 1b8:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 1bc:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 1c0:	add	x0, x0, #0x0
 1c4:	add	x1, x1, #0x0
 1c8:	add	x3, x3, #0x0
 1cc:	mov	w2, #0x23a                 	// #570
 1d0:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm5TwineC2EPKc:

0000000000000000 <_ZN4llvm5TwineC2EPKc>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	mov	w8, #0x101                 	// #257
   c:	stp	xzr, xzr, [x0]
  10:	strh	w8, [x0, #16]
  14:	ldrb	w8, [x1]
  18:	cbz	w8, 28 <_ZN4llvm5TwineC2EPKc+0x28>
  1c:	mov	w8, #0x3                   	// #3
  20:	str	x1, [x0]
  24:	b	2c <_ZN4llvm5TwineC2EPKc+0x2c>
  28:	mov	w8, #0x1                   	// #1
  2c:	strb	w8, [x0, #16]
  30:	bl	0 <_ZN4llvm5TwineC2EPKc>
  34:	tbz	w0, #0, 40 <_ZN4llvm5TwineC2EPKc+0x40>
  38:	ldp	x29, x30, [sp], #16
  3c:	ret
  40:	adrp	x0, 0 <_ZN4llvm5TwineC2EPKc>
  44:	adrp	x1, 0 <_ZN4llvm5TwineC2EPKc>
  48:	adrp	x3, 0 <_ZN4llvm5TwineC2EPKc>
  4c:	add	x0, x0, #0x0
  50:	add	x1, x1, #0x0
  54:	add	x3, x3, #0x0
  58:	mov	w2, #0x112                 	// #274
  5c:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm5TwineC2ENS0_5ChildENS0_8NodeKindES1_S2_:

0000000000000000 <_ZN4llvm5TwineC2ENS0_5ChildENS0_8NodeKindES1_S2_>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	stp	x1, x3, [x0]
   c:	strb	w2, [x0, #16]
  10:	strb	w4, [x0, #17]
  14:	bl	0 <_ZN4llvm5TwineC2ENS0_5ChildENS0_8NodeKindES1_S2_>
  18:	tbz	w0, #0, 24 <_ZN4llvm5TwineC2ENS0_5ChildENS0_8NodeKindES1_S2_+0x24>
  1c:	ldp	x29, x30, [sp], #16
  20:	ret
  24:	adrp	x0, 0 <_ZN4llvm5TwineC2ENS0_5ChildENS0_8NodeKindES1_S2_>
  28:	adrp	x1, 0 <_ZN4llvm5TwineC2ENS0_5ChildENS0_8NodeKindES1_S2_>
  2c:	adrp	x3, 0 <_ZN4llvm5TwineC2ENS0_5ChildENS0_8NodeKindES1_S2_>
  30:	add	x0, x0, #0x0
  34:	add	x1, x1, #0x0
  38:	add	x3, x3, #0x0
  3c:	mov	w2, #0xb8                  	// #184
  40:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm5Twine7isValidEv:

0000000000000000 <_ZNK4llvm5Twine7isValidEv>:
   0:	ldrb	w9, [x0, #16]
   4:	ldrb	w8, [x0, #17]
   8:	cmp	w9, #0x1
   c:	b.hi	1c <_ZNK4llvm5Twine7isValidEv+0x1c>  // b.pmore
  10:	cmp	w8, #0x1
  14:	b.ne	78 <_ZNK4llvm5Twine7isValidEv+0x78>  // b.any
  18:	b	80 <_ZNK4llvm5Twine7isValidEv+0x80>
  1c:	cbz	w8, 78 <_ZNK4llvm5Twine7isValidEv+0x78>
  20:	cmp	w8, #0x1
  24:	b.ne	38 <_ZNK4llvm5Twine7isValidEv+0x38>  // b.any
  28:	cmp	w9, #0x2
  2c:	b.ne	80 <_ZNK4llvm5Twine7isValidEv+0x80>  // b.any
  30:	mov	w8, #0x1                   	// #1
  34:	b	40 <_ZNK4llvm5Twine7isValidEv+0x40>
  38:	cmp	w9, #0x2
  3c:	b.ne	58 <_ZNK4llvm5Twine7isValidEv+0x58>  // b.any
  40:	ldr	x9, [x0]
  44:	ldrb	w10, [x9, #16]
  48:	cbz	w10, 78 <_ZNK4llvm5Twine7isValidEv+0x78>
  4c:	ldrb	w9, [x9, #17]
  50:	cmp	w9, #0x1
  54:	b.eq	78 <_ZNK4llvm5Twine7isValidEv+0x78>  // b.none
  58:	cmp	w8, #0x2
  5c:	b.ne	80 <_ZNK4llvm5Twine7isValidEv+0x80>  // b.any
  60:	ldr	x8, [x0, #8]
  64:	ldrb	w9, [x8, #16]
  68:	cbz	w9, 78 <_ZNK4llvm5Twine7isValidEv+0x78>
  6c:	ldrb	w8, [x8, #17]
  70:	cmp	w8, #0x1
  74:	b.ne	80 <_ZNK4llvm5Twine7isValidEv+0x80>  // b.any
  78:	mov	w0, wzr
  7c:	ret
  80:	mov	w0, #0x1                   	// #1
  84:	ret

Disassembly of section .text._ZN4llvm5TwineC2EPKcRKNS_9StringRefE:

0000000000000000 <_ZN4llvm5TwineC2EPKcRKNS_9StringRefE>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	mov	w8, #0x503                 	// #1283
   c:	strh	w8, [x0, #16]
  10:	stp	x1, x2, [x0]
  14:	bl	0 <_ZN4llvm5TwineC2EPKcRKNS_9StringRefE>
  18:	tbz	w0, #0, 24 <_ZN4llvm5TwineC2EPKcRKNS_9StringRefE+0x24>
  1c:	ldp	x29, x30, [sp], #16
  20:	ret
  24:	adrp	x0, 0 <_ZN4llvm5TwineC2EPKcRKNS_9StringRefE>
  28:	adrp	x1, 0 <_ZN4llvm5TwineC2EPKcRKNS_9StringRefE>
  2c:	adrp	x3, 0 <_ZN4llvm5TwineC2EPKcRKNS_9StringRefE>
  30:	add	x0, x0, #0x0
  34:	add	x1, x1, #0x0
  38:	add	x3, x3, #0x0
  3c:	mov	w2, #0x169                 	// #361
  40:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_5Reloc5ModelEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_5Reloc5ModelEE7compareERKNS0_18GenericOptionValueE>:
   0:	ldrb	w8, [x1, #12]
   4:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyINS_5Reloc5ModelEE7compareERKNS0_18GenericOptionValueE+0x24>
   8:	ldrb	w8, [x0, #12]
   c:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyINS_5Reloc5ModelEE7compareERKNS0_18GenericOptionValueE+0x24>
  10:	ldr	w8, [x0, #8]
  14:	ldr	w9, [x1, #8]
  18:	cmp	w8, w9
  1c:	cset	w0, ne  // ne = any
  20:	ret
  24:	mov	w0, wzr
  28:	ret

Disassembly of section .text._ZN4llvm2cl19generic_parser_base19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl19generic_parser_base19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	add	x29, sp, #0x10
  14:	ldr	x8, [x0, #8]
  18:	ldr	x8, [x8, #24]
  1c:	cbnz	x8, 70 <_ZN4llvm2cl19generic_parser_base19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x70>
  20:	ldr	x8, [x0]
  24:	mov	x19, x0
  28:	mov	x20, x1
  2c:	ldr	x8, [x8, #16]
  30:	blr	x8
  34:	cbz	w0, 70 <_ZN4llvm2cl19generic_parser_base19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x70>
  38:	mov	w21, w0
  3c:	mov	w22, wzr
  40:	ldr	x8, [x19]
  44:	mov	x0, x19
  48:	mov	w1, w22
  4c:	ldr	x8, [x8, #24]
  50:	blr	x8
  54:	stp	x0, x1, [sp]
  58:	mov	x1, sp
  5c:	mov	x0, x20
  60:	bl	0 <_ZN4llvm2cl19generic_parser_base19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>
  64:	add	w22, w22, #0x1
  68:	cmp	w21, w22
  6c:	b.ne	40 <_ZN4llvm2cl19generic_parser_base19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE+0x40>  // b.any
  70:	ldp	x20, x19, [sp, #48]
  74:	ldp	x22, x21, [sp, #32]
  78:	ldp	x29, x30, [sp, #16]
  7c:	add	sp, sp, #0x40
  80:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_9StringRefELb1EE9push_backERKS1_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_9StringRefELb1EE9push_backERKS1_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldp	w8, w9, [x0, #8]
  10:	mov	x19, x0
  14:	mov	x20, x1
  18:	cmp	w8, w9
  1c:	b.cs	4c <_ZN4llvm23SmallVectorTemplateBaseINS_9StringRefELb1EE9push_backERKS1_+0x4c>  // b.hs, b.nlast
  20:	ldr	x9, [x19]
  24:	ldr	q0, [x20]
  28:	str	q0, [x9, w8, uxtw #4]
  2c:	ldp	w8, w9, [x19, #8]
  30:	cmp	w8, w9
  34:	b.cs	68 <_ZN4llvm23SmallVectorTemplateBaseINS_9StringRefELb1EE9push_backERKS1_+0x68>  // b.hs, b.nlast
  38:	add	w8, w8, #0x1
  3c:	str	w8, [x19, #8]
  40:	ldp	x20, x19, [sp, #16]
  44:	ldp	x29, x30, [sp], #32
  48:	ret
  4c:	add	x1, x19, #0x10
  50:	mov	w3, #0x10                  	// #16
  54:	mov	x0, x19
  58:	mov	x2, xzr
  5c:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  60:	ldr	w8, [x19, #8]
  64:	b	20 <_ZN4llvm23SmallVectorTemplateBaseINS_9StringRefELb1EE9push_backERKS1_+0x20>
  68:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_9StringRefELb1EE9push_backERKS1_>
  6c:	adrp	x1, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_9StringRefELb1EE9push_backERKS1_>
  70:	adrp	x3, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_9StringRefELb1EE9push_backERKS1_>
  74:	add	x0, x0, #0x0
  78:	add	x1, x1, #0x0
  7c:	add	x3, x3, #0x0
  80:	mov	w2, #0x43                  	// #67
  84:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl6parserINS_11ThreadModel5ModelEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEED2Ev>:
   0:	adrp	x9, 0 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEED2Ev>
   4:	mov	x8, x0
   8:	ldr	x0, [x0, #16]
   c:	ldr	x9, [x9]
  10:	add	x10, x8, #0x20
  14:	cmp	x0, x10
  18:	add	x9, x9, #0x10
  1c:	str	x9, [x8]
  20:	b.eq	28 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEED2Ev+0x28>  // b.none
  24:	b	0 <free>
  28:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_:

0000000000000000 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	add	x29, sp, #0x10
  10:	mov	x19, x0
  14:	mov	w20, w1
  18:	add	x0, x0, #0xa0
  1c:	sub	x6, x29, #0x4
  20:	mov	x1, x19
  24:	stur	wzr, [x29, #-4]
  28:	bl	0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  2c:	tbz	w0, #0, 38 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x38>
  30:	mov	w0, #0x1                   	// #1
  34:	b	60 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x60>
  38:	ldur	w8, [x29, #-4]
  3c:	ldr	x9, [x19, #592]
  40:	strh	w20, [x19, #12]
  44:	str	w8, [x19, #136]
  48:	cbz	x9, 70 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x70>
  4c:	ldr	x8, [x19, #600]
  50:	add	x0, x19, #0x240
  54:	sub	x1, x29, #0x4
  58:	blr	x8
  5c:	mov	w0, wzr
  60:	ldp	x20, x19, [sp, #32]
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x30
  6c:	ret
  70:	bl	0 <_ZSt25__throw_bad_function_callv>

Disassembly of section .text._ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x8, [x0, #168]
   4:	ldr	x8, [x8, #24]
   8:	cmp	x8, #0x0
   c:	mov	w8, #0x2                   	// #2
  10:	cinc	w0, w8, eq  // eq = none
  14:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED0Ev>
  10:	ldr	x8, [x0, #592]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED0Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x8, 0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED0Ev>
  3c:	ldr	x0, [x19, #176]
  40:	ldr	x8, [x8]
  44:	add	x9, x19, #0xc0
  48:	cmp	x0, x9
  4c:	add	x8, x8, #0x10
  50:	str	x8, [x19, #160]
  54:	b.eq	5c <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED0Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	mov	x0, x19
  60:	bl	0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEED0Ev>
  64:	mov	x0, x19
  68:	ldr	x19, [sp, #16]
  6c:	ldp	x29, x30, [sp], #32
  70:	b	0 <_ZdlPv>

Disassembly of section .text._ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE14getOptionWidthEv>:
   0:	mov	x1, x0
   4:	add	x0, x0, #0xa0
   8:	b	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>

Disassembly of section .text._ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE15printOptionInfoEm>:
   0:	mov	x8, x0
   4:	add	x0, x0, #0xa0
   8:	mov	x2, x1
   c:	mov	x1, x8
  10:	b	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>

Disassembly of section .text._ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x4, x1
  10:	mov	x1, x0
  14:	tbz	w2, #0, 20 <_ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x20>
  18:	ldr	w8, [x1, #136]
  1c:	b	38 <_ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x38>
  20:	ldrb	w8, [x1, #156]
  24:	cbz	w8, 64 <_ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x64>
  28:	ldr	w8, [x1, #136]
  2c:	ldr	w9, [x1, #152]
  30:	cmp	w9, w8
  34:	b.eq	64 <_ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x64>  // b.none
  38:	adrp	x9, 0 <_ZNK4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb>
  3c:	ldr	x9, [x9]
  40:	add	x0, x1, #0xa0
  44:	mov	w10, #0x1                   	// #1
  48:	str	w8, [sp, #8]
  4c:	add	x8, x9, #0x10
  50:	add	x3, x1, #0x90
  54:	mov	x2, sp
  58:	strb	w10, [sp, #12]
  5c:	str	x8, [sp]
  60:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x20
  6c:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE10setDefaultEv>:
   0:	ldrb	w8, [x0, #156]
   4:	cbz	w8, 10 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE10setDefaultEv+0x10>
   8:	ldr	w8, [x0, #152]
   c:	str	w8, [x0, #136]
  10:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	add	x0, x0, #0xa0
   4:	b	0 <_ZN4llvm2cl3optINS_11ThreadModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>

Disassembly of section .text._ZN4llvm2cl6parserINS_11ThreadModel5ModelEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x8, 0 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEED0Ev>
  10:	mov	x19, x0
  14:	ldr	x0, [x0, #16]
  18:	ldr	x8, [x8]
  1c:	add	x9, x19, #0x20
  20:	cmp	x0, x9
  24:	add	x8, x8, #0x10
  28:	str	x8, [x19]
  2c:	b.eq	34 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEED0Ev+0x34>  // b.none
  30:	bl	0 <free>
  34:	mov	x0, x19
  38:	ldr	x19, [sp, #16]
  3c:	ldp	x29, x30, [sp], #32
  40:	b	0 <_ZdlPv>

Disassembly of section .text._ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE9getOptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE9getOptionEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	ldp	x0, x1, [x8]
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE9getOptionEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE9getOptionEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE9getOptionEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getDescriptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getDescriptionEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	ldp	x0, x1, [x8, #16]
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getDescriptionEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getDescriptionEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getDescriptionEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getOptionValueEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getOptionValueEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	add	x0, x8, #0x20
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getOptionValueEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getOptionValueEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_11ThreadModel5ModelEE14getOptionValueEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_:

0000000000000000 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>:
   0:	sub	sp, sp, #0xa0
   4:	stp	x29, x30, [sp, #96]
   8:	stp	x24, x23, [sp, #112]
   c:	stp	x22, x21, [sp, #128]
  10:	stp	x20, x19, [sp, #144]
  14:	add	x29, sp, #0x60
  18:	stp	xzr, xzr, [x29, #-16]
  1c:	ldr	x8, [x0, #8]
  20:	mov	x20, x6
  24:	mov	x19, x1
  28:	ldr	x8, [x8, #24]
  2c:	cbz	x8, 40 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x40>
  30:	mov	x22, x5
  34:	mov	x21, x4
  38:	stur	x4, [x29, #-16]
  3c:	b	4c <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x4c>
  40:	mov	x21, x2
  44:	mov	x22, x3
  48:	stur	x2, [x29, #-16]
  4c:	stur	x22, [x29, #-8]
  50:	ldr	w23, [x0, #24]
  54:	cbz	w23, 94 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x94>
  58:	ldr	x8, [x0, #16]
  5c:	add	x24, x8, #0x28
  60:	cbz	x23, 194 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x194>
  64:	ldur	x8, [x24, #-32]
  68:	cmp	x8, x22
  6c:	b.ne	88 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x88>  // b.any
  70:	cbz	x22, ec <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xec>
  74:	ldur	x0, [x24, #-40]
  78:	mov	x1, x21
  7c:	mov	x2, x22
  80:	bl	0 <bcmp>
  84:	cbz	w0, ec <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xec>
  88:	subs	x23, x23, #0x1
  8c:	add	x24, x24, #0x30
  90:	b.ne	60 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x60>  // b.any
  94:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  98:	add	x1, x1, #0x0
  9c:	add	x0, sp, #0x18
  a0:	sub	x2, x29, #0x10
  a4:	bl	0 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  a8:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  ac:	add	x1, x1, #0x0
  b0:	mov	x0, sp
  b4:	bl	0 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  b8:	ldrb	w8, [sp, #40]
  bc:	cbz	w8, dc <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xdc>
  c0:	ldrb	w9, [sp, #16]
  c4:	cbz	w9, dc <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xdc>
  c8:	cmp	w8, #0x1
  cc:	b.ne	104 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x104>  // b.any
  d0:	ldr	q0, [sp]
  d4:	ldr	x8, [sp, #16]
  d8:	b	114 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x114>
  dc:	mov	w8, #0x100                 	// #256
  e0:	stp	xzr, xzr, [sp, #48]
  e4:	strh	w8, [sp, #64]
  e8:	b	15c <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x15c>
  ec:	ldrb	w8, [x24, #4]
  f0:	cbz	w8, 1b4 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x1b4>
  f4:	ldr	w8, [x24]
  f8:	mov	w0, wzr
  fc:	str	w8, [x20]
 100:	b	178 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x178>
 104:	cmp	w9, #0x1
 108:	b.ne	120 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x120>  // b.any
 10c:	ldur	q0, [sp, #24]
 110:	ldr	x8, [sp, #40]
 114:	str	q0, [sp, #48]
 118:	str	x8, [sp, #64]
 11c:	b	15c <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x15c>
 120:	ldrb	w10, [sp, #41]
 124:	ldr	x11, [sp, #24]
 128:	ldrb	w14, [sp, #17]
 12c:	ldr	x15, [sp]
 130:	mov	w12, #0x2                   	// #2
 134:	add	x13, sp, #0x18
 138:	cmp	w10, #0x1
 13c:	mov	x16, sp
 140:	csel	w2, w8, w12, eq  // eq = none
 144:	csel	x1, x11, x13, eq  // eq = none
 148:	cmp	w14, #0x1
 14c:	csel	w4, w9, w12, eq  // eq = none
 150:	csel	x3, x15, x16, eq  // eq = none
 154:	add	x0, sp, #0x30
 158:	bl	0 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 15c:	bl	0 <_ZN4llvm4errsEv>
 160:	mov	x4, x0
 164:	add	x1, sp, #0x30
 168:	mov	x0, x19
 16c:	mov	x2, xzr
 170:	mov	x3, xzr
 174:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 178:	ldp	x20, x19, [sp, #144]
 17c:	ldp	x22, x21, [sp, #128]
 180:	ldp	x24, x23, [sp, #112]
 184:	ldp	x29, x30, [sp, #96]
 188:	and	w0, w0, #0x1
 18c:	add	sp, sp, #0xa0
 190:	ret
 194:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 198:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 19c:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 1a0:	add	x0, x0, #0x0
 1a4:	add	x1, x1, #0x0
 1a8:	add	x3, x3, #0x0
 1ac:	mov	w2, #0x95                  	// #149
 1b0:	bl	0 <__assert_fail>
 1b4:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 1b8:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 1bc:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 1c0:	add	x0, x0, #0x0
 1c4:	add	x1, x1, #0x0
 1c8:	add	x3, x3, #0x0
 1cc:	mov	w2, #0x23a                 	// #570
 1d0:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_11ThreadModel5ModelEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_11ThreadModel5ModelEE7compareERKNS0_18GenericOptionValueE>:
   0:	ldrb	w8, [x1, #12]
   4:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyINS_11ThreadModel5ModelEE7compareERKNS0_18GenericOptionValueE+0x24>
   8:	ldrb	w8, [x0, #12]
   c:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyINS_11ThreadModel5ModelEE7compareERKNS0_18GenericOptionValueE+0x24>
  10:	ldr	w8, [x0, #8]
  14:	ldr	w9, [x1, #8]
  18:	cmp	w8, w9
  1c:	cset	w0, ne  // ne = any
  20:	ret
  24:	mov	w0, wzr
  28:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_9CodeModel5ModelEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEED2Ev>:
   0:	adrp	x9, 0 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEED2Ev>
   4:	mov	x8, x0
   8:	ldr	x0, [x0, #16]
   c:	ldr	x9, [x9]
  10:	add	x10, x8, #0x20
  14:	cmp	x0, x10
  18:	add	x9, x9, #0x10
  1c:	str	x9, [x8]
  20:	b.eq	28 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEED2Ev+0x28>  // b.none
  24:	b	0 <free>
  28:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_:

0000000000000000 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	add	x29, sp, #0x10
  10:	mov	x19, x0
  14:	mov	w20, w1
  18:	add	x0, x0, #0xa0
  1c:	sub	x6, x29, #0x4
  20:	mov	x1, x19
  24:	stur	wzr, [x29, #-4]
  28:	bl	0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  2c:	tbz	w0, #0, 38 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x38>
  30:	mov	w0, #0x1                   	// #1
  34:	b	60 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x60>
  38:	ldur	w8, [x29, #-4]
  3c:	ldr	x9, [x19, #592]
  40:	strh	w20, [x19, #12]
  44:	str	w8, [x19, #136]
  48:	cbz	x9, 70 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x70>
  4c:	ldr	x8, [x19, #600]
  50:	add	x0, x19, #0x240
  54:	sub	x1, x29, #0x4
  58:	blr	x8
  5c:	mov	w0, wzr
  60:	ldp	x20, x19, [sp, #32]
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x30
  6c:	ret
  70:	bl	0 <_ZSt25__throw_bad_function_callv>

Disassembly of section .text._ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x8, [x0, #168]
   4:	ldr	x8, [x8, #24]
   8:	cmp	x8, #0x0
   c:	mov	w8, #0x2                   	// #2
  10:	cinc	w0, w8, eq  // eq = none
  14:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED0Ev>
  10:	ldr	x8, [x0, #592]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED0Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x8, 0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED0Ev>
  3c:	ldr	x0, [x19, #176]
  40:	ldr	x8, [x8]
  44:	add	x9, x19, #0xc0
  48:	cmp	x0, x9
  4c:	add	x8, x8, #0x10
  50:	str	x8, [x19, #160]
  54:	b.eq	5c <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED0Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	mov	x0, x19
  60:	bl	0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEED0Ev>
  64:	mov	x0, x19
  68:	ldr	x19, [sp, #16]
  6c:	ldp	x29, x30, [sp], #32
  70:	b	0 <_ZdlPv>

Disassembly of section .text._ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE14getOptionWidthEv>:
   0:	mov	x1, x0
   4:	add	x0, x0, #0xa0
   8:	b	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>

Disassembly of section .text._ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE15printOptionInfoEm>:
   0:	mov	x8, x0
   4:	add	x0, x0, #0xa0
   8:	mov	x2, x1
   c:	mov	x1, x8
  10:	b	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>

Disassembly of section .text._ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x4, x1
  10:	mov	x1, x0
  14:	tbz	w2, #0, 20 <_ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x20>
  18:	ldr	w8, [x1, #136]
  1c:	b	38 <_ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x38>
  20:	ldrb	w8, [x1, #156]
  24:	cbz	w8, 64 <_ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x64>
  28:	ldr	w8, [x1, #136]
  2c:	ldr	w9, [x1, #152]
  30:	cmp	w9, w8
  34:	b.eq	64 <_ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x64>  // b.none
  38:	adrp	x9, 0 <_ZNK4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE16printOptionValueEmb>
  3c:	ldr	x9, [x9]
  40:	add	x0, x1, #0xa0
  44:	mov	w10, #0x1                   	// #1
  48:	str	w8, [sp, #8]
  4c:	add	x8, x9, #0x10
  50:	add	x3, x1, #0x90
  54:	mov	x2, sp
  58:	strb	w10, [sp, #12]
  5c:	str	x8, [sp]
  60:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x20
  6c:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE10setDefaultEv>:
   0:	ldrb	w8, [x0, #156]
   4:	cbz	w8, 10 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE10setDefaultEv+0x10>
   8:	ldr	w8, [x0, #152]
   c:	str	w8, [x0, #136]
  10:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	add	x0, x0, #0xa0
   4:	b	0 <_ZN4llvm2cl3optINS_9CodeModel5ModelELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>

Disassembly of section .text._ZN4llvm2cl6parserINS_9CodeModel5ModelEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x8, 0 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEED0Ev>
  10:	mov	x19, x0
  14:	ldr	x0, [x0, #16]
  18:	ldr	x8, [x8]
  1c:	add	x9, x19, #0x20
  20:	cmp	x0, x9
  24:	add	x8, x8, #0x10
  28:	str	x8, [x19]
  2c:	b.eq	34 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEED0Ev+0x34>  // b.none
  30:	bl	0 <free>
  34:	mov	x0, x19
  38:	ldr	x19, [sp, #16]
  3c:	ldp	x29, x30, [sp], #32
  40:	b	0 <_ZdlPv>

Disassembly of section .text._ZNK4llvm2cl6parserINS_9CodeModel5ModelEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_9CodeModel5ModelEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE9getOptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE9getOptionEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	ldp	x0, x1, [x8]
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE9getOptionEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE9getOptionEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE9getOptionEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getDescriptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getDescriptionEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	ldp	x0, x1, [x8, #16]
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getDescriptionEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getDescriptionEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getDescriptionEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getOptionValueEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getOptionValueEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	add	x0, x8, #0x20
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getOptionValueEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getOptionValueEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_9CodeModel5ModelEE14getOptionValueEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_:

0000000000000000 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>:
   0:	sub	sp, sp, #0xa0
   4:	stp	x29, x30, [sp, #96]
   8:	stp	x24, x23, [sp, #112]
   c:	stp	x22, x21, [sp, #128]
  10:	stp	x20, x19, [sp, #144]
  14:	add	x29, sp, #0x60
  18:	stp	xzr, xzr, [x29, #-16]
  1c:	ldr	x8, [x0, #8]
  20:	mov	x20, x6
  24:	mov	x19, x1
  28:	ldr	x8, [x8, #24]
  2c:	cbz	x8, 40 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x40>
  30:	mov	x22, x5
  34:	mov	x21, x4
  38:	stur	x4, [x29, #-16]
  3c:	b	4c <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x4c>
  40:	mov	x21, x2
  44:	mov	x22, x3
  48:	stur	x2, [x29, #-16]
  4c:	stur	x22, [x29, #-8]
  50:	ldr	w23, [x0, #24]
  54:	cbz	w23, 94 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x94>
  58:	ldr	x8, [x0, #16]
  5c:	add	x24, x8, #0x28
  60:	cbz	x23, 194 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x194>
  64:	ldur	x8, [x24, #-32]
  68:	cmp	x8, x22
  6c:	b.ne	88 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x88>  // b.any
  70:	cbz	x22, ec <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xec>
  74:	ldur	x0, [x24, #-40]
  78:	mov	x1, x21
  7c:	mov	x2, x22
  80:	bl	0 <bcmp>
  84:	cbz	w0, ec <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xec>
  88:	subs	x23, x23, #0x1
  8c:	add	x24, x24, #0x30
  90:	b.ne	60 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x60>  // b.any
  94:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  98:	add	x1, x1, #0x0
  9c:	add	x0, sp, #0x18
  a0:	sub	x2, x29, #0x10
  a4:	bl	0 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  a8:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  ac:	add	x1, x1, #0x0
  b0:	mov	x0, sp
  b4:	bl	0 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  b8:	ldrb	w8, [sp, #40]
  bc:	cbz	w8, dc <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xdc>
  c0:	ldrb	w9, [sp, #16]
  c4:	cbz	w9, dc <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xdc>
  c8:	cmp	w8, #0x1
  cc:	b.ne	104 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x104>  // b.any
  d0:	ldr	q0, [sp]
  d4:	ldr	x8, [sp, #16]
  d8:	b	114 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x114>
  dc:	mov	w8, #0x100                 	// #256
  e0:	stp	xzr, xzr, [sp, #48]
  e4:	strh	w8, [sp, #64]
  e8:	b	15c <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x15c>
  ec:	ldrb	w8, [x24, #4]
  f0:	cbz	w8, 1b4 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x1b4>
  f4:	ldr	w8, [x24]
  f8:	mov	w0, wzr
  fc:	str	w8, [x20]
 100:	b	178 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x178>
 104:	cmp	w9, #0x1
 108:	b.ne	120 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x120>  // b.any
 10c:	ldur	q0, [sp, #24]
 110:	ldr	x8, [sp, #40]
 114:	str	q0, [sp, #48]
 118:	str	x8, [sp, #64]
 11c:	b	15c <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x15c>
 120:	ldrb	w10, [sp, #41]
 124:	ldr	x11, [sp, #24]
 128:	ldrb	w14, [sp, #17]
 12c:	ldr	x15, [sp]
 130:	mov	w12, #0x2                   	// #2
 134:	add	x13, sp, #0x18
 138:	cmp	w10, #0x1
 13c:	mov	x16, sp
 140:	csel	w2, w8, w12, eq  // eq = none
 144:	csel	x1, x11, x13, eq  // eq = none
 148:	cmp	w14, #0x1
 14c:	csel	w4, w9, w12, eq  // eq = none
 150:	csel	x3, x15, x16, eq  // eq = none
 154:	add	x0, sp, #0x30
 158:	bl	0 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 15c:	bl	0 <_ZN4llvm4errsEv>
 160:	mov	x4, x0
 164:	add	x1, sp, #0x30
 168:	mov	x0, x19
 16c:	mov	x2, xzr
 170:	mov	x3, xzr
 174:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 178:	ldp	x20, x19, [sp, #144]
 17c:	ldp	x22, x21, [sp, #128]
 180:	ldp	x24, x23, [sp, #112]
 184:	ldp	x29, x30, [sp, #96]
 188:	and	w0, w0, #0x1
 18c:	add	sp, sp, #0xa0
 190:	ret
 194:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 198:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 19c:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 1a0:	add	x0, x0, #0x0
 1a4:	add	x1, x1, #0x0
 1a8:	add	x3, x3, #0x0
 1ac:	mov	w2, #0x95                  	// #149
 1b0:	bl	0 <__assert_fail>
 1b4:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 1b8:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 1bc:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 1c0:	add	x0, x0, #0x0
 1c4:	add	x1, x1, #0x0
 1c8:	add	x3, x3, #0x0
 1cc:	mov	w2, #0x23a                 	// #570
 1d0:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_9CodeModel5ModelEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_9CodeModel5ModelEE7compareERKNS0_18GenericOptionValueE>:
   0:	ldrb	w8, [x1, #12]
   4:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyINS_9CodeModel5ModelEE7compareERKNS0_18GenericOptionValueE+0x24>
   8:	ldrb	w8, [x0, #12]
   c:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyINS_9CodeModel5ModelEE7compareERKNS0_18GenericOptionValueE+0x24>
  10:	ldr	w8, [x0, #8]
  14:	ldr	w9, [x1, #8]
  18:	cmp	w8, w9
  1c:	cset	w0, ne  // ne = any
  20:	ret
  24:	mov	w0, wzr
  28:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_17ExceptionHandlingEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEED2Ev>:
   0:	adrp	x9, 0 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEED2Ev>
   4:	mov	x8, x0
   8:	ldr	x0, [x0, #16]
   c:	ldr	x9, [x9]
  10:	add	x10, x8, #0x20
  14:	cmp	x0, x10
  18:	add	x9, x9, #0x10
  1c:	str	x9, [x8]
  20:	b.eq	28 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEED2Ev+0x28>  // b.none
  24:	b	0 <free>
  28:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_:

0000000000000000 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	add	x29, sp, #0x10
  10:	mov	x19, x0
  14:	mov	w20, w1
  18:	add	x0, x0, #0xa0
  1c:	sub	x6, x29, #0x4
  20:	mov	x1, x19
  24:	stur	wzr, [x29, #-4]
  28:	bl	0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
  2c:	tbz	w0, #0, 38 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x38>
  30:	mov	w0, #0x1                   	// #1
  34:	b	60 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x60>
  38:	ldur	w8, [x29, #-4]
  3c:	ldr	x9, [x19, #592]
  40:	strh	w20, [x19, #12]
  44:	str	w8, [x19, #136]
  48:	cbz	x9, 70 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x70>
  4c:	ldr	x8, [x19, #600]
  50:	add	x0, x19, #0x240
  54:	sub	x1, x29, #0x4
  58:	blr	x8
  5c:	mov	w0, wzr
  60:	ldp	x20, x19, [sp, #32]
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x30
  6c:	ret
  70:	bl	0 <_ZSt25__throw_bad_function_callv>

Disassembly of section .text._ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x8, [x0, #168]
   4:	ldr	x8, [x8, #24]
   8:	cmp	x8, #0x0
   c:	mov	w8, #0x2                   	// #2
  10:	cinc	w0, w8, eq  // eq = none
  14:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED0Ev>
  10:	ldr	x8, [x0, #592]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED0Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x8, 0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED0Ev>
  3c:	ldr	x0, [x19, #176]
  40:	ldr	x8, [x8]
  44:	add	x9, x19, #0xc0
  48:	cmp	x0, x9
  4c:	add	x8, x8, #0x10
  50:	str	x8, [x19, #160]
  54:	b.eq	5c <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED0Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	mov	x0, x19
  60:	bl	0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEED0Ev>
  64:	mov	x0, x19
  68:	ldr	x19, [sp, #16]
  6c:	ldp	x29, x30, [sp], #32
  70:	b	0 <_ZdlPv>

Disassembly of section .text._ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE14getOptionWidthEv>:
   0:	mov	x1, x0
   4:	add	x0, x0, #0xa0
   8:	b	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>

Disassembly of section .text._ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE15printOptionInfoEm>:
   0:	mov	x8, x0
   4:	add	x0, x0, #0xa0
   8:	mov	x2, x1
   c:	mov	x1, x8
  10:	b	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>

Disassembly of section .text._ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16printOptionValueEmb>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x4, x1
  10:	mov	x1, x0
  14:	tbz	w2, #0, 20 <_ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x20>
  18:	ldr	w8, [x1, #136]
  1c:	b	38 <_ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x38>
  20:	ldrb	w8, [x1, #156]
  24:	cbz	w8, 64 <_ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x64>
  28:	ldr	w8, [x1, #136]
  2c:	ldr	w9, [x1, #152]
  30:	cmp	w9, w8
  34:	b.eq	64 <_ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x64>  // b.none
  38:	adrp	x9, 0 <_ZNK4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE16printOptionValueEmb>
  3c:	ldr	x9, [x9]
  40:	add	x0, x1, #0xa0
  44:	mov	w10, #0x1                   	// #1
  48:	str	w8, [sp, #8]
  4c:	add	x8, x9, #0x10
  50:	add	x3, x1, #0x90
  54:	mov	x2, sp
  58:	strb	w10, [sp, #12]
  5c:	str	x8, [sp]
  60:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x20
  6c:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE10setDefaultEv>:
   0:	ldrb	w8, [x0, #156]
   4:	cbz	w8, 10 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE10setDefaultEv+0x10>
   8:	ldr	w8, [x0, #152]
   c:	str	w8, [x0, #136]
  10:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	add	x0, x0, #0xa0
   4:	b	0 <_ZN4llvm2cl3optINS_17ExceptionHandlingELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>

Disassembly of section .text._ZN4llvm2cl6parserINS_17ExceptionHandlingEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x8, 0 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEED0Ev>
  10:	mov	x19, x0
  14:	ldr	x0, [x0, #16]
  18:	ldr	x8, [x8]
  1c:	add	x9, x19, #0x20
  20:	cmp	x0, x9
  24:	add	x8, x8, #0x10
  28:	str	x8, [x19]
  2c:	b.eq	34 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEED0Ev+0x34>  // b.none
  30:	bl	0 <free>
  34:	mov	x0, x19
  38:	ldr	x19, [sp, #16]
  3c:	ldp	x29, x30, [sp], #32
  40:	b	0 <_ZdlPv>

Disassembly of section .text._ZNK4llvm2cl6parserINS_17ExceptionHandlingEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_17ExceptionHandlingEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE9getOptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE9getOptionEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	ldp	x0, x1, [x8]
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE9getOptionEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE9getOptionEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE9getOptionEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getDescriptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getDescriptionEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	ldp	x0, x1, [x8, #16]
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getDescriptionEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getDescriptionEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getDescriptionEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getOptionValueEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getOptionValueEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	add	x0, x8, #0x20
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getOptionValueEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getOptionValueEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_17ExceptionHandlingEE14getOptionValueEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_:

0000000000000000 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>:
   0:	sub	sp, sp, #0xa0
   4:	stp	x29, x30, [sp, #96]
   8:	stp	x24, x23, [sp, #112]
   c:	stp	x22, x21, [sp, #128]
  10:	stp	x20, x19, [sp, #144]
  14:	add	x29, sp, #0x60
  18:	stp	xzr, xzr, [x29, #-16]
  1c:	ldr	x8, [x0, #8]
  20:	mov	x20, x6
  24:	mov	x19, x1
  28:	ldr	x8, [x8, #24]
  2c:	cbz	x8, 40 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x40>
  30:	mov	x22, x5
  34:	mov	x21, x4
  38:	stur	x4, [x29, #-16]
  3c:	b	4c <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x4c>
  40:	mov	x21, x2
  44:	mov	x22, x3
  48:	stur	x2, [x29, #-16]
  4c:	stur	x22, [x29, #-8]
  50:	ldr	w23, [x0, #24]
  54:	cbz	w23, 94 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x94>
  58:	ldr	x8, [x0, #16]
  5c:	add	x24, x8, #0x28
  60:	cbz	x23, 194 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x194>
  64:	ldur	x8, [x24, #-32]
  68:	cmp	x8, x22
  6c:	b.ne	88 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x88>  // b.any
  70:	cbz	x22, ec <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0xec>
  74:	ldur	x0, [x24, #-40]
  78:	mov	x1, x21
  7c:	mov	x2, x22
  80:	bl	0 <bcmp>
  84:	cbz	w0, ec <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0xec>
  88:	subs	x23, x23, #0x1
  8c:	add	x24, x24, #0x30
  90:	b.ne	60 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x60>  // b.any
  94:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
  98:	add	x1, x1, #0x0
  9c:	add	x0, sp, #0x18
  a0:	sub	x2, x29, #0x10
  a4:	bl	0 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
  a8:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
  ac:	add	x1, x1, #0x0
  b0:	mov	x0, sp
  b4:	bl	0 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
  b8:	ldrb	w8, [sp, #40]
  bc:	cbz	w8, dc <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0xdc>
  c0:	ldrb	w9, [sp, #16]
  c4:	cbz	w9, dc <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0xdc>
  c8:	cmp	w8, #0x1
  cc:	b.ne	104 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x104>  // b.any
  d0:	ldr	q0, [sp]
  d4:	ldr	x8, [sp, #16]
  d8:	b	114 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x114>
  dc:	mov	w8, #0x100                 	// #256
  e0:	stp	xzr, xzr, [sp, #48]
  e4:	strh	w8, [sp, #64]
  e8:	b	15c <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x15c>
  ec:	ldrb	w8, [x24, #4]
  f0:	cbz	w8, 1b4 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x1b4>
  f4:	ldr	w8, [x24]
  f8:	mov	w0, wzr
  fc:	str	w8, [x20]
 100:	b	178 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x178>
 104:	cmp	w9, #0x1
 108:	b.ne	120 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x120>  // b.any
 10c:	ldur	q0, [sp, #24]
 110:	ldr	x8, [sp, #40]
 114:	str	q0, [sp, #48]
 118:	str	x8, [sp, #64]
 11c:	b	15c <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x15c>
 120:	ldrb	w10, [sp, #41]
 124:	ldr	x11, [sp, #24]
 128:	ldrb	w14, [sp, #17]
 12c:	ldr	x15, [sp]
 130:	mov	w12, #0x2                   	// #2
 134:	add	x13, sp, #0x18
 138:	cmp	w10, #0x1
 13c:	mov	x16, sp
 140:	csel	w2, w8, w12, eq  // eq = none
 144:	csel	x1, x11, x13, eq  // eq = none
 148:	cmp	w14, #0x1
 14c:	csel	w4, w9, w12, eq  // eq = none
 150:	csel	x3, x15, x16, eq  // eq = none
 154:	add	x0, sp, #0x30
 158:	bl	0 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 15c:	bl	0 <_ZN4llvm4errsEv>
 160:	mov	x4, x0
 164:	add	x1, sp, #0x30
 168:	mov	x0, x19
 16c:	mov	x2, xzr
 170:	mov	x3, xzr
 174:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 178:	ldp	x20, x19, [sp, #144]
 17c:	ldp	x22, x21, [sp, #128]
 180:	ldp	x24, x23, [sp, #112]
 184:	ldp	x29, x30, [sp, #96]
 188:	and	w0, w0, #0x1
 18c:	add	sp, sp, #0xa0
 190:	ret
 194:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 198:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 19c:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 1a0:	add	x0, x0, #0x0
 1a4:	add	x1, x1, #0x0
 1a8:	add	x3, x3, #0x0
 1ac:	mov	w2, #0x95                  	// #149
 1b0:	bl	0 <__assert_fail>
 1b4:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 1b8:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 1bc:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 1c0:	add	x0, x0, #0x0
 1c4:	add	x1, x1, #0x0
 1c8:	add	x3, x3, #0x0
 1cc:	mov	w2, #0x23a                 	// #570
 1d0:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_17ExceptionHandlingEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_17ExceptionHandlingEE7compareERKNS0_18GenericOptionValueE>:
   0:	ldrb	w8, [x1, #12]
   4:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyINS_17ExceptionHandlingEE7compareERKNS0_18GenericOptionValueE+0x24>
   8:	ldrb	w8, [x0, #12]
   c:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyINS_17ExceptionHandlingEE7compareERKNS0_18GenericOptionValueE+0x24>
  10:	ldr	w8, [x0, #8]
  14:	ldr	w9, [x1, #8]
  18:	cmp	w8, w9
  1c:	cset	w0, ne  // ne = any
  20:	ret
  24:	mov	w0, wzr
  28:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_15CodeGenFileTypeEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEED2Ev>:
   0:	adrp	x9, 0 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEED2Ev>
   4:	mov	x8, x0
   8:	ldr	x0, [x0, #16]
   c:	ldr	x9, [x9]
  10:	add	x10, x8, #0x20
  14:	cmp	x0, x10
  18:	add	x9, x9, #0x10
  1c:	str	x9, [x8]
  20:	b.eq	28 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEED2Ev+0x28>  // b.none
  24:	b	0 <free>
  28:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_:

0000000000000000 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	add	x29, sp, #0x10
  10:	mov	x19, x0
  14:	mov	w20, w1
  18:	add	x0, x0, #0xa0
  1c:	sub	x6, x29, #0x4
  20:	mov	x1, x19
  24:	stur	wzr, [x29, #-4]
  28:	bl	0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
  2c:	tbz	w0, #0, 38 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x38>
  30:	mov	w0, #0x1                   	// #1
  34:	b	60 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x60>
  38:	ldur	w8, [x29, #-4]
  3c:	ldr	x9, [x19, #592]
  40:	strh	w20, [x19, #12]
  44:	str	w8, [x19, #136]
  48:	cbz	x9, 70 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x70>
  4c:	ldr	x8, [x19, #600]
  50:	add	x0, x19, #0x240
  54:	sub	x1, x29, #0x4
  58:	blr	x8
  5c:	mov	w0, wzr
  60:	ldp	x20, x19, [sp, #32]
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x30
  6c:	ret
  70:	bl	0 <_ZSt25__throw_bad_function_callv>

Disassembly of section .text._ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x8, [x0, #168]
   4:	ldr	x8, [x8, #24]
   8:	cmp	x8, #0x0
   c:	mov	w8, #0x2                   	// #2
  10:	cinc	w0, w8, eq  // eq = none
  14:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED0Ev>
  10:	ldr	x8, [x0, #592]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED0Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x8, 0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED0Ev>
  3c:	ldr	x0, [x19, #176]
  40:	ldr	x8, [x8]
  44:	add	x9, x19, #0xc0
  48:	cmp	x0, x9
  4c:	add	x8, x8, #0x10
  50:	str	x8, [x19, #160]
  54:	b.eq	5c <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED0Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	mov	x0, x19
  60:	bl	0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEED0Ev>
  64:	mov	x0, x19
  68:	ldr	x19, [sp, #16]
  6c:	ldp	x29, x30, [sp], #32
  70:	b	0 <_ZdlPv>

Disassembly of section .text._ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE14getOptionWidthEv>:
   0:	mov	x1, x0
   4:	add	x0, x0, #0xa0
   8:	b	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>

Disassembly of section .text._ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE15printOptionInfoEm>:
   0:	mov	x8, x0
   4:	add	x0, x0, #0xa0
   8:	mov	x2, x1
   c:	mov	x1, x8
  10:	b	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>

Disassembly of section .text._ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16printOptionValueEmb>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x4, x1
  10:	mov	x1, x0
  14:	tbz	w2, #0, 20 <_ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x20>
  18:	ldr	w8, [x1, #136]
  1c:	b	38 <_ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x38>
  20:	ldrb	w8, [x1, #156]
  24:	cbz	w8, 64 <_ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x64>
  28:	ldr	w8, [x1, #136]
  2c:	ldr	w9, [x1, #152]
  30:	cmp	w9, w8
  34:	b.eq	64 <_ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x64>  // b.none
  38:	adrp	x9, 0 <_ZNK4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE16printOptionValueEmb>
  3c:	ldr	x9, [x9]
  40:	add	x0, x1, #0xa0
  44:	mov	w10, #0x1                   	// #1
  48:	str	w8, [sp, #8]
  4c:	add	x8, x9, #0x10
  50:	add	x3, x1, #0x90
  54:	mov	x2, sp
  58:	strb	w10, [sp, #12]
  5c:	str	x8, [sp]
  60:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x20
  6c:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE10setDefaultEv>:
   0:	ldrb	w8, [x0, #156]
   4:	cbz	w8, 10 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE10setDefaultEv+0x10>
   8:	ldr	w8, [x0, #152]
   c:	str	w8, [x0, #136]
  10:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	add	x0, x0, #0xa0
   4:	b	0 <_ZN4llvm2cl3optINS_15CodeGenFileTypeELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>

Disassembly of section .text._ZN4llvm2cl6parserINS_15CodeGenFileTypeEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x8, 0 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEED0Ev>
  10:	mov	x19, x0
  14:	ldr	x0, [x0, #16]
  18:	ldr	x8, [x8]
  1c:	add	x9, x19, #0x20
  20:	cmp	x0, x9
  24:	add	x8, x8, #0x10
  28:	str	x8, [x19]
  2c:	b.eq	34 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEED0Ev+0x34>  // b.none
  30:	bl	0 <free>
  34:	mov	x0, x19
  38:	ldr	x19, [sp, #16]
  3c:	ldp	x29, x30, [sp], #32
  40:	b	0 <_ZdlPv>

Disassembly of section .text._ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE9getOptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE9getOptionEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	ldp	x0, x1, [x8]
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE9getOptionEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE9getOptionEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE9getOptionEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getDescriptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getDescriptionEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	ldp	x0, x1, [x8, #16]
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getDescriptionEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getDescriptionEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getDescriptionEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getOptionValueEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getOptionValueEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	add	x0, x8, #0x20
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getOptionValueEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getOptionValueEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_15CodeGenFileTypeEE14getOptionValueEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_:

0000000000000000 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>:
   0:	sub	sp, sp, #0xa0
   4:	stp	x29, x30, [sp, #96]
   8:	stp	x24, x23, [sp, #112]
   c:	stp	x22, x21, [sp, #128]
  10:	stp	x20, x19, [sp, #144]
  14:	add	x29, sp, #0x60
  18:	stp	xzr, xzr, [x29, #-16]
  1c:	ldr	x8, [x0, #8]
  20:	mov	x20, x6
  24:	mov	x19, x1
  28:	ldr	x8, [x8, #24]
  2c:	cbz	x8, 40 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x40>
  30:	mov	x22, x5
  34:	mov	x21, x4
  38:	stur	x4, [x29, #-16]
  3c:	b	4c <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x4c>
  40:	mov	x21, x2
  44:	mov	x22, x3
  48:	stur	x2, [x29, #-16]
  4c:	stur	x22, [x29, #-8]
  50:	ldr	w23, [x0, #24]
  54:	cbz	w23, 94 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x94>
  58:	ldr	x8, [x0, #16]
  5c:	add	x24, x8, #0x28
  60:	cbz	x23, 194 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x194>
  64:	ldur	x8, [x24, #-32]
  68:	cmp	x8, x22
  6c:	b.ne	88 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x88>  // b.any
  70:	cbz	x22, ec <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0xec>
  74:	ldur	x0, [x24, #-40]
  78:	mov	x1, x21
  7c:	mov	x2, x22
  80:	bl	0 <bcmp>
  84:	cbz	w0, ec <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0xec>
  88:	subs	x23, x23, #0x1
  8c:	add	x24, x24, #0x30
  90:	b.ne	60 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x60>  // b.any
  94:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
  98:	add	x1, x1, #0x0
  9c:	add	x0, sp, #0x18
  a0:	sub	x2, x29, #0x10
  a4:	bl	0 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
  a8:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
  ac:	add	x1, x1, #0x0
  b0:	mov	x0, sp
  b4:	bl	0 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
  b8:	ldrb	w8, [sp, #40]
  bc:	cbz	w8, dc <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0xdc>
  c0:	ldrb	w9, [sp, #16]
  c4:	cbz	w9, dc <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0xdc>
  c8:	cmp	w8, #0x1
  cc:	b.ne	104 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x104>  // b.any
  d0:	ldr	q0, [sp]
  d4:	ldr	x8, [sp, #16]
  d8:	b	114 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x114>
  dc:	mov	w8, #0x100                 	// #256
  e0:	stp	xzr, xzr, [sp, #48]
  e4:	strh	w8, [sp, #64]
  e8:	b	15c <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x15c>
  ec:	ldrb	w8, [x24, #4]
  f0:	cbz	w8, 1b4 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x1b4>
  f4:	ldr	w8, [x24]
  f8:	mov	w0, wzr
  fc:	str	w8, [x20]
 100:	b	178 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x178>
 104:	cmp	w9, #0x1
 108:	b.ne	120 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x120>  // b.any
 10c:	ldur	q0, [sp, #24]
 110:	ldr	x8, [sp, #40]
 114:	str	q0, [sp, #48]
 118:	str	x8, [sp, #64]
 11c:	b	15c <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x15c>
 120:	ldrb	w10, [sp, #41]
 124:	ldr	x11, [sp, #24]
 128:	ldrb	w14, [sp, #17]
 12c:	ldr	x15, [sp]
 130:	mov	w12, #0x2                   	// #2
 134:	add	x13, sp, #0x18
 138:	cmp	w10, #0x1
 13c:	mov	x16, sp
 140:	csel	w2, w8, w12, eq  // eq = none
 144:	csel	x1, x11, x13, eq  // eq = none
 148:	cmp	w14, #0x1
 14c:	csel	w4, w9, w12, eq  // eq = none
 150:	csel	x3, x15, x16, eq  // eq = none
 154:	add	x0, sp, #0x30
 158:	bl	0 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 15c:	bl	0 <_ZN4llvm4errsEv>
 160:	mov	x4, x0
 164:	add	x1, sp, #0x30
 168:	mov	x0, x19
 16c:	mov	x2, xzr
 170:	mov	x3, xzr
 174:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 178:	ldp	x20, x19, [sp, #144]
 17c:	ldp	x22, x21, [sp, #128]
 180:	ldp	x24, x23, [sp, #112]
 184:	ldp	x29, x30, [sp, #96]
 188:	and	w0, w0, #0x1
 18c:	add	sp, sp, #0xa0
 190:	ret
 194:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 198:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 19c:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 1a0:	add	x0, x0, #0x0
 1a4:	add	x1, x1, #0x0
 1a8:	add	x3, x3, #0x0
 1ac:	mov	w2, #0x95                  	// #149
 1b0:	bl	0 <__assert_fail>
 1b4:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 1b8:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 1bc:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 1c0:	add	x0, x0, #0x0
 1c4:	add	x1, x1, #0x0
 1c8:	add	x3, x3, #0x0
 1cc:	mov	w2, #0x23a                 	// #570
 1d0:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_15CodeGenFileTypeEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_15CodeGenFileTypeEE7compareERKNS0_18GenericOptionValueE>:
   0:	ldrb	w8, [x1, #12]
   4:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyINS_15CodeGenFileTypeEE7compareERKNS0_18GenericOptionValueE+0x24>
   8:	ldrb	w8, [x0, #12]
   c:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyINS_15CodeGenFileTypeEE7compareERKNS0_18GenericOptionValueE+0x24>
  10:	ldr	w8, [x0, #8]
  14:	ldr	w9, [x1, #8]
  18:	cmp	w8, w9
  1c:	cset	w0, ne  // ne = any
  20:	ret
  24:	mov	w0, wzr
  28:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_12FramePointer2FPEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_12FramePointer2FPEED2Ev>:
   0:	adrp	x9, 0 <_ZN4llvm2cl6parserINS_12FramePointer2FPEED2Ev>
   4:	mov	x8, x0
   8:	ldr	x0, [x0, #16]
   c:	ldr	x9, [x9]
  10:	add	x10, x8, #0x20
  14:	cmp	x0, x10
  18:	add	x9, x9, #0x10
  1c:	str	x9, [x8]
  20:	b.eq	28 <_ZN4llvm2cl6parserINS_12FramePointer2FPEED2Ev+0x28>  // b.none
  24:	b	0 <free>
  28:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_:

0000000000000000 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	add	x29, sp, #0x10
  10:	mov	x19, x0
  14:	mov	w20, w1
  18:	add	x0, x0, #0xa0
  1c:	sub	x6, x29, #0x4
  20:	mov	x1, x19
  24:	stur	wzr, [x29, #-4]
  28:	bl	0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  2c:	tbz	w0, #0, 38 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x38>
  30:	mov	w0, #0x1                   	// #1
  34:	b	60 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x60>
  38:	ldur	w8, [x29, #-4]
  3c:	ldr	x9, [x19, #592]
  40:	strh	w20, [x19, #12]
  44:	str	w8, [x19, #136]
  48:	cbz	x9, 70 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x70>
  4c:	ldr	x8, [x19, #600]
  50:	add	x0, x19, #0x240
  54:	sub	x1, x29, #0x4
  58:	blr	x8
  5c:	mov	w0, wzr
  60:	ldp	x20, x19, [sp, #32]
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x30
  6c:	ret
  70:	bl	0 <_ZSt25__throw_bad_function_callv>

Disassembly of section .text._ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x8, [x0, #168]
   4:	ldr	x8, [x8, #24]
   8:	cmp	x8, #0x0
   c:	mov	w8, #0x2                   	// #2
  10:	cinc	w0, w8, eq  // eq = none
  14:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED0Ev>
  10:	ldr	x8, [x0, #592]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED0Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x8, 0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED0Ev>
  3c:	ldr	x0, [x19, #176]
  40:	ldr	x8, [x8]
  44:	add	x9, x19, #0xc0
  48:	cmp	x0, x9
  4c:	add	x8, x8, #0x10
  50:	str	x8, [x19, #160]
  54:	b.eq	5c <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED0Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	mov	x0, x19
  60:	bl	0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEED0Ev>
  64:	mov	x0, x19
  68:	ldr	x19, [sp, #16]
  6c:	ldp	x29, x30, [sp], #32
  70:	b	0 <_ZdlPv>

Disassembly of section .text._ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE14getOptionWidthEv>:
   0:	mov	x1, x0
   4:	add	x0, x0, #0xa0
   8:	b	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>

Disassembly of section .text._ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE15printOptionInfoEm>:
   0:	mov	x8, x0
   4:	add	x0, x0, #0xa0
   8:	mov	x2, x1
   c:	mov	x1, x8
  10:	b	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>

Disassembly of section .text._ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16printOptionValueEmb>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x4, x1
  10:	mov	x1, x0
  14:	tbz	w2, #0, 20 <_ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x20>
  18:	ldr	w8, [x1, #136]
  1c:	b	38 <_ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x38>
  20:	ldrb	w8, [x1, #156]
  24:	cbz	w8, 64 <_ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x64>
  28:	ldr	w8, [x1, #136]
  2c:	ldr	w9, [x1, #152]
  30:	cmp	w9, w8
  34:	b.eq	64 <_ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x64>  // b.none
  38:	adrp	x9, 0 <_ZNK4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE16printOptionValueEmb>
  3c:	ldr	x9, [x9]
  40:	add	x0, x1, #0xa0
  44:	mov	w10, #0x1                   	// #1
  48:	str	w8, [sp, #8]
  4c:	add	x8, x9, #0x10
  50:	add	x3, x1, #0x90
  54:	mov	x2, sp
  58:	strb	w10, [sp, #12]
  5c:	str	x8, [sp]
  60:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x20
  6c:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE10setDefaultEv>:
   0:	ldrb	w8, [x0, #156]
   4:	cbz	w8, 10 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE10setDefaultEv+0x10>
   8:	ldr	w8, [x0, #152]
   c:	str	w8, [x0, #136]
  10:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	add	x0, x0, #0xa0
   4:	b	0 <_ZN4llvm2cl3optINS_12FramePointer2FPELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>

Disassembly of section .text._ZN4llvm2cl6parserINS_12FramePointer2FPEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_12FramePointer2FPEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x8, 0 <_ZN4llvm2cl6parserINS_12FramePointer2FPEED0Ev>
  10:	mov	x19, x0
  14:	ldr	x0, [x0, #16]
  18:	ldr	x8, [x8]
  1c:	add	x9, x19, #0x20
  20:	cmp	x0, x9
  24:	add	x8, x8, #0x10
  28:	str	x8, [x19]
  2c:	b.eq	34 <_ZN4llvm2cl6parserINS_12FramePointer2FPEED0Ev+0x34>  // b.none
  30:	bl	0 <free>
  34:	mov	x0, x19
  38:	ldr	x19, [sp, #16]
  3c:	ldp	x29, x30, [sp], #32
  40:	b	0 <_ZdlPv>

Disassembly of section .text._ZNK4llvm2cl6parserINS_12FramePointer2FPEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_12FramePointer2FPEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE9getOptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE9getOptionEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	ldp	x0, x1, [x8]
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE9getOptionEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE9getOptionEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE9getOptionEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getDescriptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getDescriptionEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	ldp	x0, x1, [x8, #16]
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getDescriptionEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getDescriptionEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getDescriptionEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getOptionValueEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getOptionValueEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	add	x0, x8, #0x20
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getOptionValueEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getOptionValueEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_12FramePointer2FPEE14getOptionValueEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_:

0000000000000000 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>:
   0:	sub	sp, sp, #0xa0
   4:	stp	x29, x30, [sp, #96]
   8:	stp	x24, x23, [sp, #112]
   c:	stp	x22, x21, [sp, #128]
  10:	stp	x20, x19, [sp, #144]
  14:	add	x29, sp, #0x60
  18:	stp	xzr, xzr, [x29, #-16]
  1c:	ldr	x8, [x0, #8]
  20:	mov	x20, x6
  24:	mov	x19, x1
  28:	ldr	x8, [x8, #24]
  2c:	cbz	x8, 40 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x40>
  30:	mov	x22, x5
  34:	mov	x21, x4
  38:	stur	x4, [x29, #-16]
  3c:	b	4c <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x4c>
  40:	mov	x21, x2
  44:	mov	x22, x3
  48:	stur	x2, [x29, #-16]
  4c:	stur	x22, [x29, #-8]
  50:	ldr	w23, [x0, #24]
  54:	cbz	w23, 94 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x94>
  58:	ldr	x8, [x0, #16]
  5c:	add	x24, x8, #0x28
  60:	cbz	x23, 194 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x194>
  64:	ldur	x8, [x24, #-32]
  68:	cmp	x8, x22
  6c:	b.ne	88 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x88>  // b.any
  70:	cbz	x22, ec <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xec>
  74:	ldur	x0, [x24, #-40]
  78:	mov	x1, x21
  7c:	mov	x2, x22
  80:	bl	0 <bcmp>
  84:	cbz	w0, ec <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xec>
  88:	subs	x23, x23, #0x1
  8c:	add	x24, x24, #0x30
  90:	b.ne	60 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x60>  // b.any
  94:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  98:	add	x1, x1, #0x0
  9c:	add	x0, sp, #0x18
  a0:	sub	x2, x29, #0x10
  a4:	bl	0 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  a8:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  ac:	add	x1, x1, #0x0
  b0:	mov	x0, sp
  b4:	bl	0 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  b8:	ldrb	w8, [sp, #40]
  bc:	cbz	w8, dc <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xdc>
  c0:	ldrb	w9, [sp, #16]
  c4:	cbz	w9, dc <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xdc>
  c8:	cmp	w8, #0x1
  cc:	b.ne	104 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x104>  // b.any
  d0:	ldr	q0, [sp]
  d4:	ldr	x8, [sp, #16]
  d8:	b	114 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x114>
  dc:	mov	w8, #0x100                 	// #256
  e0:	stp	xzr, xzr, [sp, #48]
  e4:	strh	w8, [sp, #64]
  e8:	b	15c <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x15c>
  ec:	ldrb	w8, [x24, #4]
  f0:	cbz	w8, 1b4 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x1b4>
  f4:	ldr	w8, [x24]
  f8:	mov	w0, wzr
  fc:	str	w8, [x20]
 100:	b	178 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x178>
 104:	cmp	w9, #0x1
 108:	b.ne	120 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x120>  // b.any
 10c:	ldur	q0, [sp, #24]
 110:	ldr	x8, [sp, #40]
 114:	str	q0, [sp, #48]
 118:	str	x8, [sp, #64]
 11c:	b	15c <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x15c>
 120:	ldrb	w10, [sp, #41]
 124:	ldr	x11, [sp, #24]
 128:	ldrb	w14, [sp, #17]
 12c:	ldr	x15, [sp]
 130:	mov	w12, #0x2                   	// #2
 134:	add	x13, sp, #0x18
 138:	cmp	w10, #0x1
 13c:	mov	x16, sp
 140:	csel	w2, w8, w12, eq  // eq = none
 144:	csel	x1, x11, x13, eq  // eq = none
 148:	cmp	w14, #0x1
 14c:	csel	w4, w9, w12, eq  // eq = none
 150:	csel	x3, x15, x16, eq  // eq = none
 154:	add	x0, sp, #0x30
 158:	bl	0 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 15c:	bl	0 <_ZN4llvm4errsEv>
 160:	mov	x4, x0
 164:	add	x1, sp, #0x30
 168:	mov	x0, x19
 16c:	mov	x2, xzr
 170:	mov	x3, xzr
 174:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 178:	ldp	x20, x19, [sp, #144]
 17c:	ldp	x22, x21, [sp, #128]
 180:	ldp	x24, x23, [sp, #112]
 184:	ldp	x29, x30, [sp, #96]
 188:	and	w0, w0, #0x1
 18c:	add	sp, sp, #0xa0
 190:	ret
 194:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 198:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 19c:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 1a0:	add	x0, x0, #0x0
 1a4:	add	x1, x1, #0x0
 1a8:	add	x3, x3, #0x0
 1ac:	mov	w2, #0x95                  	// #149
 1b0:	bl	0 <__assert_fail>
 1b4:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 1b8:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 1bc:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 1c0:	add	x0, x0, #0x0
 1c4:	add	x1, x1, #0x0
 1c8:	add	x3, x3, #0x0
 1cc:	mov	w2, #0x23a                 	// #570
 1d0:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_12FramePointer2FPEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_12FramePointer2FPEE7compareERKNS0_18GenericOptionValueE>:
   0:	ldrb	w8, [x1, #12]
   4:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyINS_12FramePointer2FPEE7compareERKNS0_18GenericOptionValueE+0x24>
   8:	ldrb	w8, [x0, #12]
   c:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyINS_12FramePointer2FPEE7compareERKNS0_18GenericOptionValueE+0x24>
  10:	ldr	w8, [x0, #8]
  14:	ldr	w9, [x1, #8]
  18:	cmp	w8, w9
  1c:	cset	w0, ne  // ne = any
  20:	ret
  24:	mov	w0, wzr
  28:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEED2Ev>:
   0:	adrp	x9, 0 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEED2Ev>
   4:	mov	x8, x0
   8:	ldr	x0, [x0, #16]
   c:	ldr	x9, [x9]
  10:	add	x10, x8, #0x20
  14:	cmp	x0, x10
  18:	add	x9, x9, #0x10
  1c:	str	x9, [x8]
  20:	b.eq	28 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEED2Ev+0x28>  // b.none
  24:	b	0 <free>
  28:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_:

0000000000000000 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	add	x29, sp, #0x10
  10:	mov	x19, x0
  14:	mov	w20, w1
  18:	add	x0, x0, #0xa0
  1c:	sub	x6, x29, #0x4
  20:	mov	x1, x19
  24:	stur	wzr, [x29, #-4]
  28:	bl	0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  2c:	tbz	w0, #0, 38 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x38>
  30:	mov	w0, #0x1                   	// #1
  34:	b	60 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x60>
  38:	ldur	w8, [x29, #-4]
  3c:	ldr	x9, [x19, #592]
  40:	strh	w20, [x19, #12]
  44:	str	w8, [x19, #136]
  48:	cbz	x9, 70 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x70>
  4c:	ldr	x8, [x19, #600]
  50:	add	x0, x19, #0x240
  54:	sub	x1, x29, #0x4
  58:	blr	x8
  5c:	mov	w0, wzr
  60:	ldp	x20, x19, [sp, #32]
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x30
  6c:	ret
  70:	bl	0 <_ZSt25__throw_bad_function_callv>

Disassembly of section .text._ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x8, [x0, #168]
   4:	ldr	x8, [x8, #24]
   8:	cmp	x8, #0x0
   c:	mov	w8, #0x2                   	// #2
  10:	cinc	w0, w8, eq  // eq = none
  14:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED0Ev>
  10:	ldr	x8, [x0, #592]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED0Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x8, 0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED0Ev>
  3c:	ldr	x0, [x19, #176]
  40:	ldr	x8, [x8]
  44:	add	x9, x19, #0xc0
  48:	cmp	x0, x9
  4c:	add	x8, x8, #0x10
  50:	str	x8, [x19, #160]
  54:	b.eq	5c <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED0Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	mov	x0, x19
  60:	bl	0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEED0Ev>
  64:	mov	x0, x19
  68:	ldr	x19, [sp, #16]
  6c:	ldp	x29, x30, [sp], #32
  70:	b	0 <_ZdlPv>

Disassembly of section .text._ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE14getOptionWidthEv>:
   0:	mov	x1, x0
   4:	add	x0, x0, #0xa0
   8:	b	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>

Disassembly of section .text._ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE15printOptionInfoEm>:
   0:	mov	x8, x0
   4:	add	x0, x0, #0xa0
   8:	mov	x2, x1
   c:	mov	x1, x8
  10:	b	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>

Disassembly of section .text._ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x4, x1
  10:	mov	x1, x0
  14:	tbz	w2, #0, 20 <_ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x20>
  18:	ldr	w8, [x1, #136]
  1c:	b	38 <_ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x38>
  20:	ldrb	w8, [x1, #156]
  24:	cbz	w8, 64 <_ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x64>
  28:	ldr	w8, [x1, #136]
  2c:	ldr	w9, [x1, #152]
  30:	cmp	w9, w8
  34:	b.eq	64 <_ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x64>  // b.none
  38:	adrp	x9, 0 <_ZNK4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb>
  3c:	ldr	x9, [x9]
  40:	add	x0, x1, #0xa0
  44:	mov	w10, #0x1                   	// #1
  48:	str	w8, [sp, #8]
  4c:	add	x8, x9, #0x10
  50:	add	x3, x1, #0x90
  54:	mov	x2, sp
  58:	strb	w10, [sp, #12]
  5c:	str	x8, [sp]
  60:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x20
  6c:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE10setDefaultEv>:
   0:	ldrb	w8, [x0, #156]
   4:	cbz	w8, 10 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE10setDefaultEv+0x10>
   8:	ldr	w8, [x0, #152]
   c:	str	w8, [x0, #136]
  10:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	add	x0, x0, #0xa0
   4:	b	0 <_ZN4llvm2cl3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>

Disassembly of section .text._ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x8, 0 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEED0Ev>
  10:	mov	x19, x0
  14:	ldr	x0, [x0, #16]
  18:	ldr	x8, [x8]
  1c:	add	x9, x19, #0x20
  20:	cmp	x0, x9
  24:	add	x8, x8, #0x10
  28:	str	x8, [x19]
  2c:	b.eq	34 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEED0Ev+0x34>  // b.none
  30:	bl	0 <free>
  34:	mov	x0, x19
  38:	ldr	x19, [sp, #16]
  3c:	ldp	x29, x30, [sp], #32
  40:	b	0 <_ZdlPv>

Disassembly of section .text._ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE9getOptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE9getOptionEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	ldp	x0, x1, [x8]
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE9getOptionEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE9getOptionEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE9getOptionEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getDescriptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getDescriptionEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	ldp	x0, x1, [x8, #16]
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getDescriptionEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getDescriptionEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getDescriptionEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getOptionValueEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getOptionValueEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	add	x0, x8, #0x20
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getOptionValueEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getOptionValueEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_10FPDenormal12DenormalModeEE14getOptionValueEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_:

0000000000000000 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>:
   0:	sub	sp, sp, #0xa0
   4:	stp	x29, x30, [sp, #96]
   8:	stp	x24, x23, [sp, #112]
   c:	stp	x22, x21, [sp, #128]
  10:	stp	x20, x19, [sp, #144]
  14:	add	x29, sp, #0x60
  18:	stp	xzr, xzr, [x29, #-16]
  1c:	ldr	x8, [x0, #8]
  20:	mov	x20, x6
  24:	mov	x19, x1
  28:	ldr	x8, [x8, #24]
  2c:	cbz	x8, 40 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x40>
  30:	mov	x22, x5
  34:	mov	x21, x4
  38:	stur	x4, [x29, #-16]
  3c:	b	4c <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x4c>
  40:	mov	x21, x2
  44:	mov	x22, x3
  48:	stur	x2, [x29, #-16]
  4c:	stur	x22, [x29, #-8]
  50:	ldr	w23, [x0, #24]
  54:	cbz	w23, 94 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x94>
  58:	ldr	x8, [x0, #16]
  5c:	add	x24, x8, #0x28
  60:	cbz	x23, 194 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x194>
  64:	ldur	x8, [x24, #-32]
  68:	cmp	x8, x22
  6c:	b.ne	88 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x88>  // b.any
  70:	cbz	x22, ec <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xec>
  74:	ldur	x0, [x24, #-40]
  78:	mov	x1, x21
  7c:	mov	x2, x22
  80:	bl	0 <bcmp>
  84:	cbz	w0, ec <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xec>
  88:	subs	x23, x23, #0x1
  8c:	add	x24, x24, #0x30
  90:	b.ne	60 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x60>  // b.any
  94:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  98:	add	x1, x1, #0x0
  9c:	add	x0, sp, #0x18
  a0:	sub	x2, x29, #0x10
  a4:	bl	0 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  a8:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  ac:	add	x1, x1, #0x0
  b0:	mov	x0, sp
  b4:	bl	0 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  b8:	ldrb	w8, [sp, #40]
  bc:	cbz	w8, dc <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xdc>
  c0:	ldrb	w9, [sp, #16]
  c4:	cbz	w9, dc <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xdc>
  c8:	cmp	w8, #0x1
  cc:	b.ne	104 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x104>  // b.any
  d0:	ldr	q0, [sp]
  d4:	ldr	x8, [sp, #16]
  d8:	b	114 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x114>
  dc:	mov	w8, #0x100                 	// #256
  e0:	stp	xzr, xzr, [sp, #48]
  e4:	strh	w8, [sp, #64]
  e8:	b	15c <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x15c>
  ec:	ldrb	w8, [x24, #4]
  f0:	cbz	w8, 1b4 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x1b4>
  f4:	ldr	w8, [x24]
  f8:	mov	w0, wzr
  fc:	str	w8, [x20]
 100:	b	178 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x178>
 104:	cmp	w9, #0x1
 108:	b.ne	120 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x120>  // b.any
 10c:	ldur	q0, [sp, #24]
 110:	ldr	x8, [sp, #40]
 114:	str	q0, [sp, #48]
 118:	str	x8, [sp, #64]
 11c:	b	15c <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x15c>
 120:	ldrb	w10, [sp, #41]
 124:	ldr	x11, [sp, #24]
 128:	ldrb	w14, [sp, #17]
 12c:	ldr	x15, [sp]
 130:	mov	w12, #0x2                   	// #2
 134:	add	x13, sp, #0x18
 138:	cmp	w10, #0x1
 13c:	mov	x16, sp
 140:	csel	w2, w8, w12, eq  // eq = none
 144:	csel	x1, x11, x13, eq  // eq = none
 148:	cmp	w14, #0x1
 14c:	csel	w4, w9, w12, eq  // eq = none
 150:	csel	x3, x15, x16, eq  // eq = none
 154:	add	x0, sp, #0x30
 158:	bl	0 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 15c:	bl	0 <_ZN4llvm4errsEv>
 160:	mov	x4, x0
 164:	add	x1, sp, #0x30
 168:	mov	x0, x19
 16c:	mov	x2, xzr
 170:	mov	x3, xzr
 174:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 178:	ldp	x20, x19, [sp, #144]
 17c:	ldp	x22, x21, [sp, #128]
 180:	ldp	x24, x23, [sp, #112]
 184:	ldp	x29, x30, [sp, #96]
 188:	and	w0, w0, #0x1
 18c:	add	sp, sp, #0xa0
 190:	ret
 194:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 198:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 19c:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 1a0:	add	x0, x0, #0x0
 1a4:	add	x1, x1, #0x0
 1a8:	add	x3, x3, #0x0
 1ac:	mov	w2, #0x95                  	// #149
 1b0:	bl	0 <__assert_fail>
 1b4:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 1b8:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 1bc:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 1c0:	add	x0, x0, #0x0
 1c4:	add	x1, x1, #0x0
 1c8:	add	x3, x3, #0x0
 1cc:	mov	w2, #0x23a                 	// #570
 1d0:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_10FPDenormal12DenormalModeEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_10FPDenormal12DenormalModeEE7compareERKNS0_18GenericOptionValueE>:
   0:	ldrb	w8, [x1, #12]
   4:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyINS_10FPDenormal12DenormalModeEE7compareERKNS0_18GenericOptionValueE+0x24>
   8:	ldrb	w8, [x0, #12]
   c:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyINS_10FPDenormal12DenormalModeEE7compareERKNS0_18GenericOptionValueE+0x24>
  10:	ldr	w8, [x0, #8]
  14:	ldr	w9, [x1, #8]
  18:	cmp	w8, w9
  1c:	cset	w0, ne  // ne = any
  20:	ret
  24:	mov	w0, wzr
  28:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_8FloatABI7ABITypeEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEED2Ev>:
   0:	adrp	x9, 0 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEED2Ev>
   4:	mov	x8, x0
   8:	ldr	x0, [x0, #16]
   c:	ldr	x9, [x9]
  10:	add	x10, x8, #0x20
  14:	cmp	x0, x10
  18:	add	x9, x9, #0x10
  1c:	str	x9, [x8]
  20:	b.eq	28 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEED2Ev+0x28>  // b.none
  24:	b	0 <free>
  28:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_:

0000000000000000 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	add	x29, sp, #0x10
  10:	mov	x19, x0
  14:	mov	w20, w1
  18:	add	x0, x0, #0xa0
  1c:	sub	x6, x29, #0x4
  20:	mov	x1, x19
  24:	stur	wzr, [x29, #-4]
  28:	bl	0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  2c:	tbz	w0, #0, 38 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x38>
  30:	mov	w0, #0x1                   	// #1
  34:	b	60 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x60>
  38:	ldur	w8, [x29, #-4]
  3c:	ldr	x9, [x19, #592]
  40:	strh	w20, [x19, #12]
  44:	str	w8, [x19, #136]
  48:	cbz	x9, 70 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x70>
  4c:	ldr	x8, [x19, #600]
  50:	add	x0, x19, #0x240
  54:	sub	x1, x29, #0x4
  58:	blr	x8
  5c:	mov	w0, wzr
  60:	ldp	x20, x19, [sp, #32]
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x30
  6c:	ret
  70:	bl	0 <_ZSt25__throw_bad_function_callv>

Disassembly of section .text._ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x8, [x0, #168]
   4:	ldr	x8, [x8, #24]
   8:	cmp	x8, #0x0
   c:	mov	w8, #0x2                   	// #2
  10:	cinc	w0, w8, eq  // eq = none
  14:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED0Ev>
  10:	ldr	x8, [x0, #592]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED0Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x8, 0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED0Ev>
  3c:	ldr	x0, [x19, #176]
  40:	ldr	x8, [x8]
  44:	add	x9, x19, #0xc0
  48:	cmp	x0, x9
  4c:	add	x8, x8, #0x10
  50:	str	x8, [x19, #160]
  54:	b.eq	5c <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED0Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	mov	x0, x19
  60:	bl	0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEED0Ev>
  64:	mov	x0, x19
  68:	ldr	x19, [sp, #16]
  6c:	ldp	x29, x30, [sp], #32
  70:	b	0 <_ZdlPv>

Disassembly of section .text._ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE14getOptionWidthEv>:
   0:	mov	x1, x0
   4:	add	x0, x0, #0xa0
   8:	b	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>

Disassembly of section .text._ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE15printOptionInfoEm>:
   0:	mov	x8, x0
   4:	add	x0, x0, #0xa0
   8:	mov	x2, x1
   c:	mov	x1, x8
  10:	b	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>

Disassembly of section .text._ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16printOptionValueEmb>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x4, x1
  10:	mov	x1, x0
  14:	tbz	w2, #0, 20 <_ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x20>
  18:	ldr	w8, [x1, #136]
  1c:	b	38 <_ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x38>
  20:	ldrb	w8, [x1, #156]
  24:	cbz	w8, 64 <_ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x64>
  28:	ldr	w8, [x1, #136]
  2c:	ldr	w9, [x1, #152]
  30:	cmp	w9, w8
  34:	b.eq	64 <_ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x64>  // b.none
  38:	adrp	x9, 0 <_ZNK4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE16printOptionValueEmb>
  3c:	ldr	x9, [x9]
  40:	add	x0, x1, #0xa0
  44:	mov	w10, #0x1                   	// #1
  48:	str	w8, [sp, #8]
  4c:	add	x8, x9, #0x10
  50:	add	x3, x1, #0x90
  54:	mov	x2, sp
  58:	strb	w10, [sp, #12]
  5c:	str	x8, [sp]
  60:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x20
  6c:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE10setDefaultEv>:
   0:	ldrb	w8, [x0, #156]
   4:	cbz	w8, 10 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE10setDefaultEv+0x10>
   8:	ldr	w8, [x0, #152]
   c:	str	w8, [x0, #136]
  10:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	add	x0, x0, #0xa0
   4:	b	0 <_ZN4llvm2cl3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>

Disassembly of section .text._ZN4llvm2cl6parserINS_8FloatABI7ABITypeEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x8, 0 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEED0Ev>
  10:	mov	x19, x0
  14:	ldr	x0, [x0, #16]
  18:	ldr	x8, [x8]
  1c:	add	x9, x19, #0x20
  20:	cmp	x0, x9
  24:	add	x8, x8, #0x10
  28:	str	x8, [x19]
  2c:	b.eq	34 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEED0Ev+0x34>  // b.none
  30:	bl	0 <free>
  34:	mov	x0, x19
  38:	ldr	x19, [sp, #16]
  3c:	ldp	x29, x30, [sp], #32
  40:	b	0 <_ZdlPv>

Disassembly of section .text._ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE9getOptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE9getOptionEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	ldp	x0, x1, [x8]
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE9getOptionEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE9getOptionEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE9getOptionEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getDescriptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getDescriptionEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	ldp	x0, x1, [x8, #16]
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getDescriptionEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getDescriptionEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getDescriptionEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getOptionValueEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getOptionValueEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	add	x0, x8, #0x20
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getOptionValueEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getOptionValueEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_8FloatABI7ABITypeEE14getOptionValueEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_:

0000000000000000 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>:
   0:	sub	sp, sp, #0xa0
   4:	stp	x29, x30, [sp, #96]
   8:	stp	x24, x23, [sp, #112]
   c:	stp	x22, x21, [sp, #128]
  10:	stp	x20, x19, [sp, #144]
  14:	add	x29, sp, #0x60
  18:	stp	xzr, xzr, [x29, #-16]
  1c:	ldr	x8, [x0, #8]
  20:	mov	x20, x6
  24:	mov	x19, x1
  28:	ldr	x8, [x8, #24]
  2c:	cbz	x8, 40 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x40>
  30:	mov	x22, x5
  34:	mov	x21, x4
  38:	stur	x4, [x29, #-16]
  3c:	b	4c <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x4c>
  40:	mov	x21, x2
  44:	mov	x22, x3
  48:	stur	x2, [x29, #-16]
  4c:	stur	x22, [x29, #-8]
  50:	ldr	w23, [x0, #24]
  54:	cbz	w23, 94 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x94>
  58:	ldr	x8, [x0, #16]
  5c:	add	x24, x8, #0x28
  60:	cbz	x23, 194 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x194>
  64:	ldur	x8, [x24, #-32]
  68:	cmp	x8, x22
  6c:	b.ne	88 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x88>  // b.any
  70:	cbz	x22, ec <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xec>
  74:	ldur	x0, [x24, #-40]
  78:	mov	x1, x21
  7c:	mov	x2, x22
  80:	bl	0 <bcmp>
  84:	cbz	w0, ec <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xec>
  88:	subs	x23, x23, #0x1
  8c:	add	x24, x24, #0x30
  90:	b.ne	60 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x60>  // b.any
  94:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  98:	add	x1, x1, #0x0
  9c:	add	x0, sp, #0x18
  a0:	sub	x2, x29, #0x10
  a4:	bl	0 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  a8:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  ac:	add	x1, x1, #0x0
  b0:	mov	x0, sp
  b4:	bl	0 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  b8:	ldrb	w8, [sp, #40]
  bc:	cbz	w8, dc <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xdc>
  c0:	ldrb	w9, [sp, #16]
  c4:	cbz	w9, dc <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xdc>
  c8:	cmp	w8, #0x1
  cc:	b.ne	104 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x104>  // b.any
  d0:	ldr	q0, [sp]
  d4:	ldr	x8, [sp, #16]
  d8:	b	114 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x114>
  dc:	mov	w8, #0x100                 	// #256
  e0:	stp	xzr, xzr, [sp, #48]
  e4:	strh	w8, [sp, #64]
  e8:	b	15c <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x15c>
  ec:	ldrb	w8, [x24, #4]
  f0:	cbz	w8, 1b4 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x1b4>
  f4:	ldr	w8, [x24]
  f8:	mov	w0, wzr
  fc:	str	w8, [x20]
 100:	b	178 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x178>
 104:	cmp	w9, #0x1
 108:	b.ne	120 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x120>  // b.any
 10c:	ldur	q0, [sp, #24]
 110:	ldr	x8, [sp, #40]
 114:	str	q0, [sp, #48]
 118:	str	x8, [sp, #64]
 11c:	b	15c <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x15c>
 120:	ldrb	w10, [sp, #41]
 124:	ldr	x11, [sp, #24]
 128:	ldrb	w14, [sp, #17]
 12c:	ldr	x15, [sp]
 130:	mov	w12, #0x2                   	// #2
 134:	add	x13, sp, #0x18
 138:	cmp	w10, #0x1
 13c:	mov	x16, sp
 140:	csel	w2, w8, w12, eq  // eq = none
 144:	csel	x1, x11, x13, eq  // eq = none
 148:	cmp	w14, #0x1
 14c:	csel	w4, w9, w12, eq  // eq = none
 150:	csel	x3, x15, x16, eq  // eq = none
 154:	add	x0, sp, #0x30
 158:	bl	0 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 15c:	bl	0 <_ZN4llvm4errsEv>
 160:	mov	x4, x0
 164:	add	x1, sp, #0x30
 168:	mov	x0, x19
 16c:	mov	x2, xzr
 170:	mov	x3, xzr
 174:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 178:	ldp	x20, x19, [sp, #144]
 17c:	ldp	x22, x21, [sp, #128]
 180:	ldp	x24, x23, [sp, #112]
 184:	ldp	x29, x30, [sp, #96]
 188:	and	w0, w0, #0x1
 18c:	add	sp, sp, #0xa0
 190:	ret
 194:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 198:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 19c:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 1a0:	add	x0, x0, #0x0
 1a4:	add	x1, x1, #0x0
 1a8:	add	x3, x3, #0x0
 1ac:	mov	w2, #0x95                  	// #149
 1b0:	bl	0 <__assert_fail>
 1b4:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 1b8:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 1bc:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 1c0:	add	x0, x0, #0x0
 1c4:	add	x1, x1, #0x0
 1c8:	add	x3, x3, #0x0
 1cc:	mov	w2, #0x23a                 	// #570
 1d0:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_8FloatABI7ABITypeEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_8FloatABI7ABITypeEE7compareERKNS0_18GenericOptionValueE>:
   0:	ldrb	w8, [x1, #12]
   4:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyINS_8FloatABI7ABITypeEE7compareERKNS0_18GenericOptionValueE+0x24>
   8:	ldrb	w8, [x0, #12]
   c:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyINS_8FloatABI7ABITypeEE7compareERKNS0_18GenericOptionValueE+0x24>
  10:	ldr	w8, [x0, #8]
  14:	ldr	w9, [x1, #8]
  18:	cmp	w8, w9
  1c:	cset	w0, ne  // ne = any
  20:	ret
  24:	mov	w0, wzr
  28:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEED2Ev>:
   0:	adrp	x9, 0 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEED2Ev>
   4:	mov	x8, x0
   8:	ldr	x0, [x0, #16]
   c:	ldr	x9, [x9]
  10:	add	x10, x8, #0x20
  14:	cmp	x0, x10
  18:	add	x9, x9, #0x10
  1c:	str	x9, [x8]
  20:	b.eq	28 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEED2Ev+0x28>  // b.none
  24:	b	0 <free>
  28:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_:

0000000000000000 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	add	x29, sp, #0x10
  10:	mov	x19, x0
  14:	mov	w20, w1
  18:	add	x0, x0, #0xa0
  1c:	sub	x6, x29, #0x4
  20:	mov	x1, x19
  24:	stur	wzr, [x29, #-4]
  28:	bl	0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_>
  2c:	tbz	w0, #0, 38 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x38>
  30:	mov	w0, #0x1                   	// #1
  34:	b	60 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x60>
  38:	ldur	w8, [x29, #-4]
  3c:	ldr	x9, [x19, #592]
  40:	strh	w20, [x19, #12]
  44:	str	w8, [x19, #136]
  48:	cbz	x9, 70 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16handleOccurrenceEjNS_9StringRefES7_+0x70>
  4c:	ldr	x8, [x19, #600]
  50:	add	x0, x19, #0x240
  54:	sub	x1, x29, #0x4
  58:	blr	x8
  5c:	mov	w0, wzr
  60:	ldp	x20, x19, [sp, #32]
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x30
  6c:	ret
  70:	bl	0 <_ZSt25__throw_bad_function_callv>

Disassembly of section .text._ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x8, [x0, #168]
   4:	ldr	x8, [x8, #24]
   8:	cmp	x8, #0x0
   c:	mov	w8, #0x2                   	// #2
  10:	cinc	w0, w8, eq  // eq = none
  14:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED0Ev>
  10:	ldr	x8, [x0, #592]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED0Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x8, 0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED0Ev>
  3c:	ldr	x0, [x19, #176]
  40:	ldr	x8, [x8]
  44:	add	x9, x19, #0xc0
  48:	cmp	x0, x9
  4c:	add	x8, x8, #0x10
  50:	str	x8, [x19, #160]
  54:	b.eq	5c <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED0Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	mov	x0, x19
  60:	bl	0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEED0Ev>
  64:	mov	x0, x19
  68:	ldr	x19, [sp, #16]
  6c:	ldp	x29, x30, [sp], #32
  70:	b	0 <_ZdlPv>

Disassembly of section .text._ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE14getOptionWidthEv>:
   0:	mov	x1, x0
   4:	add	x0, x0, #0xa0
   8:	b	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>

Disassembly of section .text._ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE15printOptionInfoEm>:
   0:	mov	x8, x0
   4:	add	x0, x0, #0xa0
   8:	mov	x2, x1
   c:	mov	x1, x8
  10:	b	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>

Disassembly of section .text._ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x4, x1
  10:	mov	x1, x0
  14:	tbz	w2, #0, 20 <_ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x20>
  18:	ldr	w8, [x1, #136]
  1c:	b	38 <_ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x38>
  20:	ldrb	w8, [x1, #156]
  24:	cbz	w8, 64 <_ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x64>
  28:	ldr	w8, [x1, #136]
  2c:	ldr	w9, [x1, #152]
  30:	cmp	w9, w8
  34:	b.eq	64 <_ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb+0x64>  // b.none
  38:	adrp	x9, 0 <_ZNK4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE16printOptionValueEmb>
  3c:	ldr	x9, [x9]
  40:	add	x0, x1, #0xa0
  44:	mov	w10, #0x1                   	// #1
  48:	str	w8, [sp, #8]
  4c:	add	x8, x9, #0x10
  50:	add	x3, x1, #0x90
  54:	mov	x2, sp
  58:	strb	w10, [sp, #12]
  5c:	str	x8, [sp]
  60:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x20
  6c:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE10setDefaultEv>:
   0:	ldrb	w8, [x0, #156]
   4:	cbz	w8, 10 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE10setDefaultEv+0x10>
   8:	ldr	w8, [x0, #152]
   c:	str	w8, [x0, #136]
  10:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	add	x0, x0, #0xa0
   4:	b	0 <_ZN4llvm2cl3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS3_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>

Disassembly of section .text._ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x8, 0 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEED0Ev>
  10:	mov	x19, x0
  14:	ldr	x0, [x0, #16]
  18:	ldr	x8, [x8]
  1c:	add	x9, x19, #0x20
  20:	cmp	x0, x9
  24:	add	x8, x8, #0x10
  28:	str	x8, [x19]
  2c:	b.eq	34 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEED0Ev+0x34>  // b.none
  30:	bl	0 <free>
  34:	mov	x0, x19
  38:	ldr	x19, [sp, #16]
  3c:	ldp	x29, x30, [sp], #32
  40:	b	0 <_ZdlPv>

Disassembly of section .text._ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE9getOptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE9getOptionEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	ldp	x0, x1, [x8]
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE9getOptionEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE9getOptionEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE9getOptionEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getDescriptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getDescriptionEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	ldp	x0, x1, [x8, #16]
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getDescriptionEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getDescriptionEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getDescriptionEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getOptionValueEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getOptionValueEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	add	x0, x8, #0x20
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getOptionValueEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getOptionValueEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE14getOptionValueEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_:

0000000000000000 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>:
   0:	sub	sp, sp, #0xa0
   4:	stp	x29, x30, [sp, #96]
   8:	stp	x24, x23, [sp, #112]
   c:	stp	x22, x21, [sp, #128]
  10:	stp	x20, x19, [sp, #144]
  14:	add	x29, sp, #0x60
  18:	stp	xzr, xzr, [x29, #-16]
  1c:	ldr	x8, [x0, #8]
  20:	mov	x20, x6
  24:	mov	x19, x1
  28:	ldr	x8, [x8, #24]
  2c:	cbz	x8, 40 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x40>
  30:	mov	x22, x5
  34:	mov	x21, x4
  38:	stur	x4, [x29, #-16]
  3c:	b	4c <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x4c>
  40:	mov	x21, x2
  44:	mov	x22, x3
  48:	stur	x2, [x29, #-16]
  4c:	stur	x22, [x29, #-8]
  50:	ldr	w23, [x0, #24]
  54:	cbz	w23, 94 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x94>
  58:	ldr	x8, [x0, #16]
  5c:	add	x24, x8, #0x28
  60:	cbz	x23, 194 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x194>
  64:	ldur	x8, [x24, #-32]
  68:	cmp	x8, x22
  6c:	b.ne	88 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x88>  // b.any
  70:	cbz	x22, ec <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xec>
  74:	ldur	x0, [x24, #-40]
  78:	mov	x1, x21
  7c:	mov	x2, x22
  80:	bl	0 <bcmp>
  84:	cbz	w0, ec <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xec>
  88:	subs	x23, x23, #0x1
  8c:	add	x24, x24, #0x30
  90:	b.ne	60 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x60>  // b.any
  94:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  98:	add	x1, x1, #0x0
  9c:	add	x0, sp, #0x18
  a0:	sub	x2, x29, #0x10
  a4:	bl	0 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  a8:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  ac:	add	x1, x1, #0x0
  b0:	mov	x0, sp
  b4:	bl	0 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
  b8:	ldrb	w8, [sp, #40]
  bc:	cbz	w8, dc <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xdc>
  c0:	ldrb	w9, [sp, #16]
  c4:	cbz	w9, dc <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0xdc>
  c8:	cmp	w8, #0x1
  cc:	b.ne	104 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x104>  // b.any
  d0:	ldr	q0, [sp]
  d4:	ldr	x8, [sp, #16]
  d8:	b	114 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x114>
  dc:	mov	w8, #0x100                 	// #256
  e0:	stp	xzr, xzr, [sp, #48]
  e4:	strh	w8, [sp, #64]
  e8:	b	15c <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x15c>
  ec:	ldrb	w8, [x24, #4]
  f0:	cbz	w8, 1b4 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x1b4>
  f4:	ldr	w8, [x24]
  f8:	mov	w0, wzr
  fc:	str	w8, [x20]
 100:	b	178 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x178>
 104:	cmp	w9, #0x1
 108:	b.ne	120 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x120>  // b.any
 10c:	ldur	q0, [sp, #24]
 110:	ldr	x8, [sp, #40]
 114:	str	q0, [sp, #48]
 118:	str	x8, [sp, #64]
 11c:	b	15c <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_+0x15c>
 120:	ldrb	w10, [sp, #41]
 124:	ldr	x11, [sp, #24]
 128:	ldrb	w14, [sp, #17]
 12c:	ldr	x15, [sp]
 130:	mov	w12, #0x2                   	// #2
 134:	add	x13, sp, #0x18
 138:	cmp	w10, #0x1
 13c:	mov	x16, sp
 140:	csel	w2, w8, w12, eq  // eq = none
 144:	csel	x1, x11, x13, eq  // eq = none
 148:	cmp	w14, #0x1
 14c:	csel	w4, w9, w12, eq  // eq = none
 150:	csel	x3, x15, x16, eq  // eq = none
 154:	add	x0, sp, #0x30
 158:	bl	0 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 15c:	bl	0 <_ZN4llvm4errsEv>
 160:	mov	x4, x0
 164:	add	x1, sp, #0x30
 168:	mov	x0, x19
 16c:	mov	x2, xzr
 170:	mov	x3, xzr
 174:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 178:	ldp	x20, x19, [sp, #144]
 17c:	ldp	x22, x21, [sp, #128]
 180:	ldp	x24, x23, [sp, #112]
 184:	ldp	x29, x30, [sp, #96]
 188:	and	w0, w0, #0x1
 18c:	add	sp, sp, #0xa0
 190:	ret
 194:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 198:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 19c:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 1a0:	add	x0, x0, #0x0
 1a4:	add	x1, x1, #0x0
 1a8:	add	x3, x3, #0x0
 1ac:	mov	w2, #0x95                  	// #149
 1b0:	bl	0 <__assert_fail>
 1b4:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 1b8:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 1bc:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE5parseERNS0_6OptionENS_9StringRefES7_RS3_>
 1c0:	add	x0, x0, #0x0
 1c4:	add	x1, x1, #0x0
 1c8:	add	x3, x3, #0x0
 1cc:	mov	w2, #0x23a                 	// #570
 1d0:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_10FPOpFusion14FPOpFusionModeEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_10FPOpFusion14FPOpFusionModeEE7compareERKNS0_18GenericOptionValueE>:
   0:	ldrb	w8, [x1, #12]
   4:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyINS_10FPOpFusion14FPOpFusionModeEE7compareERKNS0_18GenericOptionValueE+0x24>
   8:	ldrb	w8, [x0, #12]
   c:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyINS_10FPOpFusion14FPOpFusionModeEE7compareERKNS0_18GenericOptionValueE+0x24>
  10:	ldr	w8, [x0, #8]
  14:	ldr	w9, [x1, #8]
  18:	cmp	w8, w9
  1c:	cset	w0, ne  // ne = any
  20:	ret
  24:	mov	w0, wzr
  28:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_4EABIEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_4EABIEED2Ev>:
   0:	adrp	x9, 0 <_ZN4llvm2cl6parserINS_4EABIEED2Ev>
   4:	mov	x8, x0
   8:	ldr	x0, [x0, #16]
   c:	ldr	x9, [x9]
  10:	add	x10, x8, #0x20
  14:	cmp	x0, x10
  18:	add	x9, x9, #0x10
  1c:	str	x9, [x8]
  20:	b.eq	28 <_ZN4llvm2cl6parserINS_4EABIEED2Ev+0x28>  // b.none
  24:	b	0 <free>
  28:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_:

0000000000000000 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	add	x29, sp, #0x10
  10:	mov	x19, x0
  14:	mov	w20, w1
  18:	add	x0, x0, #0xa0
  1c:	sub	x6, x29, #0x4
  20:	mov	x1, x19
  24:	stur	wzr, [x29, #-4]
  28:	bl	0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
  2c:	tbz	w0, #0, 38 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x38>
  30:	mov	w0, #0x1                   	// #1
  34:	b	60 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x60>
  38:	ldur	w8, [x29, #-4]
  3c:	ldr	x9, [x19, #592]
  40:	strh	w20, [x19, #12]
  44:	str	w8, [x19, #136]
  48:	cbz	x9, 70 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x70>
  4c:	ldr	x8, [x19, #600]
  50:	add	x0, x19, #0x240
  54:	sub	x1, x29, #0x4
  58:	blr	x8
  5c:	mov	w0, wzr
  60:	ldp	x20, x19, [sp, #32]
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x30
  6c:	ret
  70:	bl	0 <_ZSt25__throw_bad_function_callv>

Disassembly of section .text._ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x8, [x0, #168]
   4:	ldr	x8, [x8, #24]
   8:	cmp	x8, #0x0
   c:	mov	w8, #0x2                   	// #2
  10:	cinc	w0, w8, eq  // eq = none
  14:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED0Ev>
  10:	ldr	x8, [x0, #592]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED0Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x8, 0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED0Ev>
  3c:	ldr	x0, [x19, #176]
  40:	ldr	x8, [x8]
  44:	add	x9, x19, #0xc0
  48:	cmp	x0, x9
  4c:	add	x8, x8, #0x10
  50:	str	x8, [x19, #160]
  54:	b.eq	5c <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED0Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	mov	x0, x19
  60:	bl	0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEED0Ev>
  64:	mov	x0, x19
  68:	ldr	x19, [sp, #16]
  6c:	ldp	x29, x30, [sp], #32
  70:	b	0 <_ZdlPv>

Disassembly of section .text._ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE14getOptionWidthEv>:
   0:	mov	x1, x0
   4:	add	x0, x0, #0xa0
   8:	b	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>

Disassembly of section .text._ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE15printOptionInfoEm>:
   0:	mov	x8, x0
   4:	add	x0, x0, #0xa0
   8:	mov	x2, x1
   c:	mov	x1, x8
  10:	b	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>

Disassembly of section .text._ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16printOptionValueEmb>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x4, x1
  10:	mov	x1, x0
  14:	tbz	w2, #0, 20 <_ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x20>
  18:	ldr	w8, [x1, #136]
  1c:	b	38 <_ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x38>
  20:	ldrb	w8, [x1, #156]
  24:	cbz	w8, 64 <_ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x64>
  28:	ldr	w8, [x1, #136]
  2c:	ldr	w9, [x1, #152]
  30:	cmp	w9, w8
  34:	b.eq	64 <_ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x64>  // b.none
  38:	adrp	x9, 0 <_ZNK4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE16printOptionValueEmb>
  3c:	ldr	x9, [x9]
  40:	add	x0, x1, #0xa0
  44:	mov	w10, #0x1                   	// #1
  48:	str	w8, [sp, #8]
  4c:	add	x8, x9, #0x10
  50:	add	x3, x1, #0x90
  54:	mov	x2, sp
  58:	strb	w10, [sp, #12]
  5c:	str	x8, [sp]
  60:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x20
  6c:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE10setDefaultEv>:
   0:	ldrb	w8, [x0, #156]
   4:	cbz	w8, 10 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE10setDefaultEv+0x10>
   8:	ldr	w8, [x0, #152]
   c:	str	w8, [x0, #136]
  10:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	add	x0, x0, #0xa0
   4:	b	0 <_ZN4llvm2cl3optINS_4EABIELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>

Disassembly of section .text._ZN4llvm2cl6parserINS_4EABIEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_4EABIEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x8, 0 <_ZN4llvm2cl6parserINS_4EABIEED0Ev>
  10:	mov	x19, x0
  14:	ldr	x0, [x0, #16]
  18:	ldr	x8, [x8]
  1c:	add	x9, x19, #0x20
  20:	cmp	x0, x9
  24:	add	x8, x8, #0x10
  28:	str	x8, [x19]
  2c:	b.eq	34 <_ZN4llvm2cl6parserINS_4EABIEED0Ev+0x34>  // b.none
  30:	bl	0 <free>
  34:	mov	x0, x19
  38:	ldr	x19, [sp, #16]
  3c:	ldp	x29, x30, [sp], #32
  40:	b	0 <_ZdlPv>

Disassembly of section .text._ZNK4llvm2cl6parserINS_4EABIEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_4EABIEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_4EABIEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_4EABIEE9getOptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_4EABIEE9getOptionEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	ldp	x0, x1, [x8]
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_4EABIEE9getOptionEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_4EABIEE9getOptionEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_4EABIEE9getOptionEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_4EABIEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_4EABIEE14getDescriptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_4EABIEE14getDescriptionEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	ldp	x0, x1, [x8, #16]
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_4EABIEE14getDescriptionEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_4EABIEE14getDescriptionEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_4EABIEE14getDescriptionEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_4EABIEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_4EABIEE14getOptionValueEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_4EABIEE14getOptionValueEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	add	x0, x8, #0x20
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_4EABIEE14getOptionValueEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_4EABIEE14getOptionValueEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_4EABIEE14getOptionValueEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_:

0000000000000000 <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>:
   0:	sub	sp, sp, #0xa0
   4:	stp	x29, x30, [sp, #96]
   8:	stp	x24, x23, [sp, #112]
   c:	stp	x22, x21, [sp, #128]
  10:	stp	x20, x19, [sp, #144]
  14:	add	x29, sp, #0x60
  18:	stp	xzr, xzr, [x29, #-16]
  1c:	ldr	x8, [x0, #8]
  20:	mov	x20, x6
  24:	mov	x19, x1
  28:	ldr	x8, [x8, #24]
  2c:	cbz	x8, 40 <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x40>
  30:	mov	x22, x5
  34:	mov	x21, x4
  38:	stur	x4, [x29, #-16]
  3c:	b	4c <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x4c>
  40:	mov	x21, x2
  44:	mov	x22, x3
  48:	stur	x2, [x29, #-16]
  4c:	stur	x22, [x29, #-8]
  50:	ldr	w23, [x0, #24]
  54:	cbz	w23, 94 <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x94>
  58:	ldr	x8, [x0, #16]
  5c:	add	x24, x8, #0x28
  60:	cbz	x23, 194 <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x194>
  64:	ldur	x8, [x24, #-32]
  68:	cmp	x8, x22
  6c:	b.ne	88 <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x88>  // b.any
  70:	cbz	x22, ec <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0xec>
  74:	ldur	x0, [x24, #-40]
  78:	mov	x1, x21
  7c:	mov	x2, x22
  80:	bl	0 <bcmp>
  84:	cbz	w0, ec <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0xec>
  88:	subs	x23, x23, #0x1
  8c:	add	x24, x24, #0x30
  90:	b.ne	60 <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x60>  // b.any
  94:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
  98:	add	x1, x1, #0x0
  9c:	add	x0, sp, #0x18
  a0:	sub	x2, x29, #0x10
  a4:	bl	0 <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
  a8:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
  ac:	add	x1, x1, #0x0
  b0:	mov	x0, sp
  b4:	bl	0 <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
  b8:	ldrb	w8, [sp, #40]
  bc:	cbz	w8, dc <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0xdc>
  c0:	ldrb	w9, [sp, #16]
  c4:	cbz	w9, dc <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0xdc>
  c8:	cmp	w8, #0x1
  cc:	b.ne	104 <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x104>  // b.any
  d0:	ldr	q0, [sp]
  d4:	ldr	x8, [sp, #16]
  d8:	b	114 <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x114>
  dc:	mov	w8, #0x100                 	// #256
  e0:	stp	xzr, xzr, [sp, #48]
  e4:	strh	w8, [sp, #64]
  e8:	b	15c <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x15c>
  ec:	ldrb	w8, [x24, #4]
  f0:	cbz	w8, 1b4 <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x1b4>
  f4:	ldr	w8, [x24]
  f8:	mov	w0, wzr
  fc:	str	w8, [x20]
 100:	b	178 <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x178>
 104:	cmp	w9, #0x1
 108:	b.ne	120 <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x120>  // b.any
 10c:	ldur	q0, [sp, #24]
 110:	ldr	x8, [sp, #40]
 114:	str	q0, [sp, #48]
 118:	str	x8, [sp, #64]
 11c:	b	15c <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x15c>
 120:	ldrb	w10, [sp, #41]
 124:	ldr	x11, [sp, #24]
 128:	ldrb	w14, [sp, #17]
 12c:	ldr	x15, [sp]
 130:	mov	w12, #0x2                   	// #2
 134:	add	x13, sp, #0x18
 138:	cmp	w10, #0x1
 13c:	mov	x16, sp
 140:	csel	w2, w8, w12, eq  // eq = none
 144:	csel	x1, x11, x13, eq  // eq = none
 148:	cmp	w14, #0x1
 14c:	csel	w4, w9, w12, eq  // eq = none
 150:	csel	x3, x15, x16, eq  // eq = none
 154:	add	x0, sp, #0x30
 158:	bl	0 <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 15c:	bl	0 <_ZN4llvm4errsEv>
 160:	mov	x4, x0
 164:	add	x1, sp, #0x30
 168:	mov	x0, x19
 16c:	mov	x2, xzr
 170:	mov	x3, xzr
 174:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 178:	ldp	x20, x19, [sp, #144]
 17c:	ldp	x22, x21, [sp, #128]
 180:	ldp	x24, x23, [sp, #112]
 184:	ldp	x29, x30, [sp, #96]
 188:	and	w0, w0, #0x1
 18c:	add	sp, sp, #0xa0
 190:	ret
 194:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 198:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 19c:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 1a0:	add	x0, x0, #0x0
 1a4:	add	x1, x1, #0x0
 1a8:	add	x3, x3, #0x0
 1ac:	mov	w2, #0x95                  	// #149
 1b0:	bl	0 <__assert_fail>
 1b4:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 1b8:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 1bc:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_4EABIEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 1c0:	add	x0, x0, #0x0
 1c4:	add	x1, x1, #0x0
 1c8:	add	x3, x3, #0x0
 1cc:	mov	w2, #0x23a                 	// #570
 1d0:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_4EABIEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_4EABIEE7compareERKNS0_18GenericOptionValueE>:
   0:	ldrb	w8, [x1, #12]
   4:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyINS_4EABIEE7compareERKNS0_18GenericOptionValueE+0x24>
   8:	ldrb	w8, [x0, #12]
   c:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyINS_4EABIEE7compareERKNS0_18GenericOptionValueE+0x24>
  10:	ldr	w8, [x0, #8]
  14:	ldr	w9, [x1, #8]
  18:	cmp	w8, w9
  1c:	cset	w0, ne  // ne = any
  20:	ret
  24:	mov	w0, wzr
  28:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_12DebuggerKindEED2Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_12DebuggerKindEED2Ev>:
   0:	adrp	x9, 0 <_ZN4llvm2cl6parserINS_12DebuggerKindEED2Ev>
   4:	mov	x8, x0
   8:	ldr	x0, [x0, #16]
   c:	ldr	x9, [x9]
  10:	add	x10, x8, #0x20
  14:	cmp	x0, x10
  18:	add	x9, x9, #0x10
  1c:	str	x9, [x8]
  20:	b.eq	28 <_ZN4llvm2cl6parserINS_12DebuggerKindEED2Ev+0x28>  // b.none
  24:	b	0 <free>
  28:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_:

0000000000000000 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>:
   0:	sub	sp, sp, #0x30
   4:	stp	x29, x30, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	add	x29, sp, #0x10
  10:	mov	x19, x0
  14:	mov	w20, w1
  18:	add	x0, x0, #0xa0
  1c:	sub	x6, x29, #0x4
  20:	mov	x1, x19
  24:	stur	wzr, [x29, #-4]
  28:	bl	0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_>
  2c:	tbz	w0, #0, 38 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x38>
  30:	mov	w0, #0x1                   	// #1
  34:	b	60 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x60>
  38:	ldur	w8, [x29, #-4]
  3c:	ldr	x9, [x19, #592]
  40:	strh	w20, [x19, #12]
  44:	str	w8, [x19, #136]
  48:	cbz	x9, 70 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16handleOccurrenceEjNS_9StringRefES6_+0x70>
  4c:	ldr	x8, [x19, #600]
  50:	add	x0, x19, #0x240
  54:	sub	x1, x29, #0x4
  58:	blr	x8
  5c:	mov	w0, wzr
  60:	ldp	x20, x19, [sp, #32]
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x30
  6c:	ret
  70:	bl	0 <_ZSt25__throw_bad_function_callv>

Disassembly of section .text._ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE27getValueExpectedFlagDefaultEv:

0000000000000000 <_ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE27getValueExpectedFlagDefaultEv>:
   0:	ldr	x8, [x0, #168]
   4:	ldr	x8, [x8, #24]
   8:	cmp	x8, #0x0
   c:	mov	w8, #0x2                   	// #2
  10:	cinc	w0, w8, eq  // eq = none
  14:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED0Ev:

0000000000000000 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x9, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED0Ev>
  10:	ldr	x8, [x0, #592]
  14:	ldr	x9, [x9]
  18:	mov	x19, x0
  1c:	add	x9, x9, #0x10
  20:	str	x9, [x0]
  24:	cbz	x8, 38 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED0Ev+0x38>
  28:	add	x0, x19, #0x240
  2c:	mov	w2, #0x3                   	// #3
  30:	mov	x1, x0
  34:	blr	x8
  38:	adrp	x8, 0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED0Ev>
  3c:	ldr	x0, [x19, #176]
  40:	ldr	x8, [x8]
  44:	add	x9, x19, #0xc0
  48:	cmp	x0, x9
  4c:	add	x8, x8, #0x10
  50:	str	x8, [x19, #160]
  54:	b.eq	5c <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED0Ev+0x5c>  // b.none
  58:	bl	0 <free>
  5c:	mov	x0, x19
  60:	bl	0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEED0Ev>
  64:	mov	x0, x19
  68:	ldr	x19, [sp, #16]
  6c:	ldp	x29, x30, [sp], #32
  70:	b	0 <_ZdlPv>

Disassembly of section .text._ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE14getOptionWidthEv:

0000000000000000 <_ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE14getOptionWidthEv>:
   0:	mov	x1, x0
   4:	add	x0, x0, #0xa0
   8:	b	0 <_ZNK4llvm2cl19generic_parser_base14getOptionWidthERKNS0_6OptionE>

Disassembly of section .text._ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE15printOptionInfoEm:

0000000000000000 <_ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE15printOptionInfoEm>:
   0:	mov	x8, x0
   4:	add	x0, x0, #0xa0
   8:	mov	x2, x1
   c:	mov	x1, x8
  10:	b	0 <_ZNK4llvm2cl19generic_parser_base15printOptionInfoERKNS0_6OptionEm>

Disassembly of section .text._ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16printOptionValueEmb:

0000000000000000 <_ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16printOptionValueEmb>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	mov	x4, x1
  10:	mov	x1, x0
  14:	tbz	w2, #0, 20 <_ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x20>
  18:	ldr	w8, [x1, #136]
  1c:	b	38 <_ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x38>
  20:	ldrb	w8, [x1, #156]
  24:	cbz	w8, 64 <_ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x64>
  28:	ldr	w8, [x1, #136]
  2c:	ldr	w9, [x1, #152]
  30:	cmp	w9, w8
  34:	b.eq	64 <_ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16printOptionValueEmb+0x64>  // b.none
  38:	adrp	x9, 0 <_ZNK4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE16printOptionValueEmb>
  3c:	ldr	x9, [x9]
  40:	add	x0, x1, #0xa0
  44:	mov	w10, #0x1                   	// #1
  48:	str	w8, [sp, #8]
  4c:	add	x8, x9, #0x10
  50:	add	x3, x1, #0x90
  54:	mov	x2, sp
  58:	strb	w10, [sp, #12]
  5c:	str	x8, [sp]
  60:	bl	0 <_ZNK4llvm2cl19generic_parser_base22printGenericOptionDiffERKNS0_6OptionERKNS0_18GenericOptionValueES7_m>
  64:	ldp	x29, x30, [sp, #16]
  68:	add	sp, sp, #0x20
  6c:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE10setDefaultEv:

0000000000000000 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE10setDefaultEv>:
   0:	ldrb	w8, [x0, #156]
   4:	cbz	w8, 10 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE10setDefaultEv+0x10>
   8:	ldr	w8, [x0, #152]
   c:	str	w8, [x0, #136]
  10:	ret

Disassembly of section .text._ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE:

0000000000000000 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>:
   0:	add	x0, x0, #0xa0
   4:	b	0 <_ZN4llvm2cl3optINS_12DebuggerKindELb0ENS0_6parserIS2_EEE19getExtraOptionNamesERNS_15SmallVectorImplINS_9StringRefEEE>

Disassembly of section .text._ZN4llvm2cl6parserINS_12DebuggerKindEED0Ev:

0000000000000000 <_ZN4llvm2cl6parserINS_12DebuggerKindEED0Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	adrp	x8, 0 <_ZN4llvm2cl6parserINS_12DebuggerKindEED0Ev>
  10:	mov	x19, x0
  14:	ldr	x0, [x0, #16]
  18:	ldr	x8, [x8]
  1c:	add	x9, x19, #0x20
  20:	cmp	x0, x9
  24:	add	x8, x8, #0x10
  28:	str	x8, [x19]
  2c:	b.eq	34 <_ZN4llvm2cl6parserINS_12DebuggerKindEED0Ev+0x34>  // b.none
  30:	bl	0 <free>
  34:	mov	x0, x19
  38:	ldr	x19, [sp, #16]
  3c:	ldp	x29, x30, [sp], #32
  40:	b	0 <_ZdlPv>

Disassembly of section .text._ZNK4llvm2cl6parserINS_12DebuggerKindEE13getNumOptionsEv:

0000000000000000 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE13getNumOptionsEv>:
   0:	ldr	w0, [x0, #24]
   4:	ret

Disassembly of section .text._ZNK4llvm2cl6parserINS_12DebuggerKindEE9getOptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE9getOptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_12DebuggerKindEE9getOptionEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	ldp	x0, x1, [x8]
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE9getOptionEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE9getOptionEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE9getOptionEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_12DebuggerKindEE14getDescriptionEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE14getDescriptionEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_12DebuggerKindEE14getDescriptionEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	ldp	x0, x1, [x8, #16]
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE14getDescriptionEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE14getDescriptionEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE14getDescriptionEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl6parserINS_12DebuggerKindEE14getOptionValueEj:

0000000000000000 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE14getOptionValueEj>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldr	w8, [x0, #24]
   c:	cmp	w8, w1
  10:	b.ls	2c <_ZNK4llvm2cl6parserINS_12DebuggerKindEE14getOptionValueEj+0x2c>  // b.plast
  14:	ldr	x8, [x0, #16]
  18:	mov	w9, #0x30                  	// #48
  1c:	umaddl	x8, w1, w9, x8
  20:	add	x0, x8, #0x20
  24:	ldp	x29, x30, [sp], #16
  28:	ret
  2c:	adrp	x0, 0 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE14getOptionValueEj>
  30:	adrp	x1, 0 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE14getOptionValueEj>
  34:	adrp	x3, 0 <_ZNK4llvm2cl6parserINS_12DebuggerKindEE14getOptionValueEj>
  38:	add	x0, x0, #0x0
  3c:	add	x1, x1, #0x0
  40:	add	x3, x3, #0x0
  44:	mov	w2, #0x99                  	// #153
  48:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_:

0000000000000000 <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>:
   0:	sub	sp, sp, #0xa0
   4:	stp	x29, x30, [sp, #96]
   8:	stp	x24, x23, [sp, #112]
   c:	stp	x22, x21, [sp, #128]
  10:	stp	x20, x19, [sp, #144]
  14:	add	x29, sp, #0x60
  18:	stp	xzr, xzr, [x29, #-16]
  1c:	ldr	x8, [x0, #8]
  20:	mov	x20, x6
  24:	mov	x19, x1
  28:	ldr	x8, [x8, #24]
  2c:	cbz	x8, 40 <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x40>
  30:	mov	x22, x5
  34:	mov	x21, x4
  38:	stur	x4, [x29, #-16]
  3c:	b	4c <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x4c>
  40:	mov	x21, x2
  44:	mov	x22, x3
  48:	stur	x2, [x29, #-16]
  4c:	stur	x22, [x29, #-8]
  50:	ldr	w23, [x0, #24]
  54:	cbz	w23, 94 <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x94>
  58:	ldr	x8, [x0, #16]
  5c:	add	x24, x8, #0x28
  60:	cbz	x23, 194 <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x194>
  64:	ldur	x8, [x24, #-32]
  68:	cmp	x8, x22
  6c:	b.ne	88 <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x88>  // b.any
  70:	cbz	x22, ec <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0xec>
  74:	ldur	x0, [x24, #-40]
  78:	mov	x1, x21
  7c:	mov	x2, x22
  80:	bl	0 <bcmp>
  84:	cbz	w0, ec <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0xec>
  88:	subs	x23, x23, #0x1
  8c:	add	x24, x24, #0x30
  90:	b.ne	60 <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x60>  // b.any
  94:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
  98:	add	x1, x1, #0x0
  9c:	add	x0, sp, #0x18
  a0:	sub	x2, x29, #0x10
  a4:	bl	0 <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
  a8:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
  ac:	add	x1, x1, #0x0
  b0:	mov	x0, sp
  b4:	bl	0 <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
  b8:	ldrb	w8, [sp, #40]
  bc:	cbz	w8, dc <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0xdc>
  c0:	ldrb	w9, [sp, #16]
  c4:	cbz	w9, dc <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0xdc>
  c8:	cmp	w8, #0x1
  cc:	b.ne	104 <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x104>  // b.any
  d0:	ldr	q0, [sp]
  d4:	ldr	x8, [sp, #16]
  d8:	b	114 <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x114>
  dc:	mov	w8, #0x100                 	// #256
  e0:	stp	xzr, xzr, [sp, #48]
  e4:	strh	w8, [sp, #64]
  e8:	b	15c <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x15c>
  ec:	ldrb	w8, [x24, #4]
  f0:	cbz	w8, 1b4 <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x1b4>
  f4:	ldr	w8, [x24]
  f8:	mov	w0, wzr
  fc:	str	w8, [x20]
 100:	b	178 <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x178>
 104:	cmp	w9, #0x1
 108:	b.ne	120 <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x120>  // b.any
 10c:	ldur	q0, [sp, #24]
 110:	ldr	x8, [sp, #40]
 114:	str	q0, [sp, #48]
 118:	str	x8, [sp, #64]
 11c:	b	15c <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_+0x15c>
 120:	ldrb	w10, [sp, #41]
 124:	ldr	x11, [sp, #24]
 128:	ldrb	w14, [sp, #17]
 12c:	ldr	x15, [sp]
 130:	mov	w12, #0x2                   	// #2
 134:	add	x13, sp, #0x18
 138:	cmp	w10, #0x1
 13c:	mov	x16, sp
 140:	csel	w2, w8, w12, eq  // eq = none
 144:	csel	x1, x11, x13, eq  // eq = none
 148:	cmp	w14, #0x1
 14c:	csel	w4, w9, w12, eq  // eq = none
 150:	csel	x3, x15, x16, eq  // eq = none
 154:	add	x0, sp, #0x30
 158:	bl	0 <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 15c:	bl	0 <_ZN4llvm4errsEv>
 160:	mov	x4, x0
 164:	add	x1, sp, #0x30
 168:	mov	x0, x19
 16c:	mov	x2, xzr
 170:	mov	x3, xzr
 174:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
 178:	ldp	x20, x19, [sp, #144]
 17c:	ldp	x22, x21, [sp, #128]
 180:	ldp	x24, x23, [sp, #112]
 184:	ldp	x29, x30, [sp, #96]
 188:	and	w0, w0, #0x1
 18c:	add	sp, sp, #0xa0
 190:	ret
 194:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 198:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 19c:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 1a0:	add	x0, x0, #0x0
 1a4:	add	x1, x1, #0x0
 1a8:	add	x3, x3, #0x0
 1ac:	mov	w2, #0x95                  	// #149
 1b0:	bl	0 <__assert_fail>
 1b4:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 1b8:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 1bc:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_12DebuggerKindEE5parseERNS0_6OptionENS_9StringRefES6_RS2_>
 1c0:	add	x0, x0, #0x0
 1c4:	add	x1, x1, #0x0
 1c8:	add	x3, x3, #0x0
 1cc:	mov	w2, #0x23a                 	// #570
 1d0:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyINS_12DebuggerKindEE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyINS_12DebuggerKindEE7compareERKNS0_18GenericOptionValueE>:
   0:	ldrb	w8, [x1, #12]
   4:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyINS_12DebuggerKindEE7compareERKNS0_18GenericOptionValueE+0x24>
   8:	ldrb	w8, [x0, #12]
   c:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyINS_12DebuggerKindEE7compareERKNS0_18GenericOptionValueE+0x24>
  10:	ldr	w8, [x0, #8]
  14:	ldr	w9, [x1, #8]
  18:	cmp	w8, w9
  1c:	cset	w0, ne  // ne = any
  20:	ret
  24:	mov	w0, wzr
  28:	ret

Disassembly of section .text._ZN4llvm13TargetOptionsC2Ev:

0000000000000000 <_ZN4llvm13TargetOptionsC2Ev>:
   0:	ldrb	w9, [x0, #16]
   4:	mov	w8, #0x1                   	// #1
   8:	str	w8, [x0, #12]
   c:	adrp	x8, 0 <_ZN4llvm13TargetOptionsC2Ev>
  10:	ldr	q0, [x8]
  14:	ldrh	w8, [x0]
  18:	and	w9, w9, #0xfc
  1c:	strb	w9, [x0, #16]
  20:	ldrb	w9, [x0, #8]
  24:	and	w8, w8, #0xfe00
  28:	orr	w8, w8, #0x10
  2c:	strh	w8, [x0]
  30:	and	w8, w9, #0xf8
  34:	orr	w8, w8, #0x1
  38:	strb	w8, [x0, #8]
  3c:	ldr	w8, [x0, #24]
  40:	str	wzr, [x0, #4]
  44:	str	xzr, [x0, #48]
  48:	str	wzr, [x0, #44]
  4c:	and	w8, w8, #0xff800000
  50:	orr	w8, w8, #0x8
  54:	stp	wzr, w8, [x0, #20]
  58:	add	x8, x0, #0x38
  5c:	stur	q0, [x0, #28]
  60:	mov	x0, x8
  64:	b	0 <_ZN4llvm15MCTargetOptionsC1Ev>

Disassembly of section .text._ZN4llvm2cl6OptionC2ENS0_18NumOccurrencesFlagENS0_12OptionHiddenE:

0000000000000000 <_ZN4llvm2cl6OptionC2ENS0_18NumOccurrencesFlagENS0_12OptionHiddenE>:
   0:	sub	sp, sp, #0x20
   4:	stp	x29, x30, [sp, #16]
   8:	add	x29, sp, #0x10
   c:	adrp	x8, 0 <_ZTVN4llvm2cl6OptionE>
  10:	ldr	x8, [x8]
  14:	movi	v0.2d, #0x0
  18:	adrp	x10, 0 <_ZN4llvm2cl6OptionC2ENS0_18NumOccurrencesFlagENS0_12OptionHiddenE>
  1c:	stur	q0, [x0, #12]
  20:	stur	q0, [x0, #28]
  24:	stur	q0, [x0, #44]
  28:	ldr	d0, [x10]
  2c:	ldrh	w10, [x0, #10]
  30:	and	w9, w1, #0x7
  34:	add	x8, x8, #0x10
  38:	bfi	w9, w2, #5, #2
  3c:	str	x8, [x0]
  40:	and	w8, w10, #0x8000
  44:	add	x11, x0, #0x50
  48:	orr	w9, w9, w8
  4c:	mov	x8, x0
  50:	adrp	x10, 0 <_ZN4llvm2cl6OptionC2ENS0_18NumOccurrencesFlagENS0_12OptionHiddenE>
  54:	strh	wzr, [x0, #8]
  58:	str	wzr, [x0, #60]
  5c:	strh	w9, [x0, #10]
  60:	str	x11, [x8, #64]!
  64:	str	d0, [x0, #72]
  68:	ldr	d0, [x10]
  6c:	adrp	x10, 0 <_ZN4llvm2cl15GeneralCategoryE>
  70:	ldr	x10, [x10]
  74:	add	x9, x0, #0x80
  78:	stp	xzr, x9, [x0, #88]
  7c:	str	x9, [x0, #104]
  80:	str	d0, [x0, #112]
  84:	str	wzr, [x0, #120]
  88:	add	x1, sp, #0x8
  8c:	mov	x0, x8
  90:	str	x10, [sp, #8]
  94:	bl	0 <_ZN4llvm2cl6OptionC2ENS0_18NumOccurrencesFlagENS0_12OptionHiddenE>
  98:	ldp	x29, x30, [sp, #16]
  9c:	add	sp, sp, #0x20
  a0:	ret

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseIPNS_2cl14OptionCategoryELb1EE9push_backERKS3_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseIPNS_2cl14OptionCategoryELb1EE9push_backERKS3_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldp	w8, w9, [x0, #8]
  10:	mov	x19, x0
  14:	mov	x20, x1
  18:	cmp	w8, w9
  1c:	b.cs	4c <_ZN4llvm23SmallVectorTemplateBaseIPNS_2cl14OptionCategoryELb1EE9push_backERKS3_+0x4c>  // b.hs, b.nlast
  20:	ldr	x9, [x19]
  24:	ldr	x10, [x20]
  28:	str	x10, [x9, w8, uxtw #3]
  2c:	ldp	w8, w9, [x19, #8]
  30:	cmp	w8, w9
  34:	b.cs	68 <_ZN4llvm23SmallVectorTemplateBaseIPNS_2cl14OptionCategoryELb1EE9push_backERKS3_+0x68>  // b.hs, b.nlast
  38:	add	w8, w8, #0x1
  3c:	str	w8, [x19, #8]
  40:	ldp	x20, x19, [sp, #16]
  44:	ldp	x29, x30, [sp], #32
  48:	ret
  4c:	add	x1, x19, #0x10
  50:	mov	w3, #0x8                   	// #8
  54:	mov	x0, x19
  58:	mov	x2, xzr
  5c:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  60:	ldr	w8, [x19, #8]
  64:	b	20 <_ZN4llvm23SmallVectorTemplateBaseIPNS_2cl14OptionCategoryELb1EE9push_backERKS3_+0x20>
  68:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseIPNS_2cl14OptionCategoryELb1EE9push_backERKS3_>
  6c:	adrp	x1, 0 <_ZN4llvm23SmallVectorTemplateBaseIPNS_2cl14OptionCategoryELb1EE9push_backERKS3_>
  70:	adrp	x3, 0 <_ZN4llvm23SmallVectorTemplateBaseIPNS_2cl14OptionCategoryELb1EE9push_backERKS3_>
  74:	add	x0, x0, #0x0
  78:	add	x1, x1, #0x0
  7c:	add	x3, x3, #0x0
  80:	mov	w2, #0x43                  	// #67
  84:	bl	0 <__assert_fail>

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyIbE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyIbE7compareERKNS0_18GenericOptionValueE>:
   0:	ldrb	w8, [x1, #9]
   4:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyIbE7compareERKNS0_18GenericOptionValueE+0x24>
   8:	ldrb	w8, [x0, #9]
   c:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyIbE7compareERKNS0_18GenericOptionValueE+0x24>
  10:	ldrb	w8, [x0, #8]
  14:	ldrb	w9, [x1, #8]
  18:	cmp	w8, w9
  1c:	cset	w0, ne  // ne = any
  20:	ret
  24:	mov	w0, wzr
  28:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKbEN4llvm2cl3optIbLb0ENS4_6parserIbEEEUlS1_E_EE9_M_invokeERKSt9_Any_dataS1_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKbEN4llvm2cl3optIbLb0ENS4_6parserIbEEEUlS1_E_EE9_M_invokeERKSt9_Any_dataS1_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIbLb0ENS2_6parserIbEEEUlRKbE_EE10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIbLb0ENS2_6parserIbEEEUlRKbE_EE10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.ne	c <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIbLb0ENS2_6parserIbEEEUlRKbE_EE10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation+0xc>  // b.any
   8:	str	x1, [x0]
   c:	mov	w0, wzr
  10:	ret

Disassembly of section .text._ZN4llvm2cl5applyINS0_3optIiLb0ENS0_6parserIiEEEEA14_cJNS0_4descENS0_11initializerIiEEEEEvPT_RKT0_DpRKT1_:

0000000000000000 <_ZN4llvm2cl5applyINS0_3optIiLb0ENS0_6parserIiEEEEA14_cJNS0_4descENS0_11initializerIiEEEEEvPT_RKT0_DpRKT1_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x22, x0
  14:	mov	x0, x1
  18:	mov	x19, x3
  1c:	mov	x20, x2
  20:	mov	x21, x1
  24:	bl	0 <strlen>
  28:	mov	x2, x0
  2c:	mov	x0, x22
  30:	mov	x1, x21
  34:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  38:	ldr	q0, [x20]
  3c:	mov	w10, #0x1                   	// #1
  40:	str	q0, [x22, #32]
  44:	ldr	x8, [x19]
  48:	ldr	w9, [x8]
  4c:	strb	w10, [x22, #156]
  50:	str	w9, [x22, #136]
  54:	ldr	w8, [x8]
  58:	str	w8, [x22, #152]
  5c:	ldp	x20, x19, [sp, #32]
  60:	ldp	x22, x21, [sp, #16]
  64:	ldp	x29, x30, [sp], #48
  68:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyIiE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyIiE7compareERKNS0_18GenericOptionValueE>:
   0:	ldrb	w8, [x1, #12]
   4:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyIiE7compareERKNS0_18GenericOptionValueE+0x24>
   8:	ldrb	w8, [x0, #12]
   c:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyIiE7compareERKNS0_18GenericOptionValueE+0x24>
  10:	ldr	w8, [x0, #8]
  14:	ldr	w9, [x1, #8]
  18:	cmp	w8, w9
  1c:	cset	w0, ne  // ne = any
  20:	ret
  24:	mov	w0, wzr
  28:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKiEN4llvm2cl3optIiLb0ENS4_6parserIiEEEUlS1_E_EE9_M_invokeERKSt9_Any_dataS1_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKiEN4llvm2cl3optIiLb0ENS4_6parserIiEEEUlS1_E_EE9_M_invokeERKSt9_Any_dataS1_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIiLb0ENS2_6parserIiEEEUlRKiE_EE10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIiLb0ENS2_6parserIiEEEUlRKiE_EE10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.ne	c <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIiLb0ENS2_6parserIiEEEUlRKiE_EE10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation+0xc>  // b.any
   8:	str	x1, [x0]
   c:	mov	w0, wzr
  10:	ret

Disassembly of section .text._ZN4llvm2cl5applyINS0_5aliasEA2_cJNS0_4descENS0_8aliasoptEEEEvPT_RKT0_DpRKT1_:

0000000000000000 <_ZN4llvm2cl5applyINS0_5aliasEA2_cJNS0_4descENS0_8aliasoptEEEEvPT_RKT0_DpRKT1_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x22, x0
  14:	mov	x0, x1
  18:	mov	x19, x3
  1c:	mov	x20, x2
  20:	mov	x21, x1
  24:	bl	0 <strlen>
  28:	mov	x2, x0
  2c:	mov	x0, x22
  30:	mov	x1, x21
  34:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  38:	ldr	q0, [x20]
  3c:	mov	x0, x22
  40:	str	q0, [x22, #32]
  44:	ldr	x1, [x19]
  48:	ldp	x20, x19, [sp, #32]
  4c:	ldp	x22, x21, [sp, #16]
  50:	ldp	x29, x30, [sp], #48
  54:	b	0 <_ZN4llvm2cl5applyINS0_5aliasEA2_cJNS0_4descENS0_8aliasoptEEEEvPT_RKT0_DpRKT1_>

Disassembly of section .text._ZN4llvm2cl5alias4doneEv:

0000000000000000 <_ZN4llvm2cl5alias4doneEv>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #32]
   8:	stp	x20, x19, [sp, #48]
   c:	add	x29, sp, #0x20
  10:	ldr	x8, [x0, #24]
  14:	mov	x19, x0
  18:	cbnz	x8, 48 <_ZN4llvm2cl5alias4doneEv+0x48>
  1c:	adrp	x1, 0 <_ZN4llvm2cl5alias4doneEv>
  20:	add	x1, x1, #0x0
  24:	add	x0, sp, #0x8
  28:	bl	0 <_ZN4llvm2cl5alias4doneEv>
  2c:	bl	0 <_ZN4llvm4errsEv>
  30:	mov	x4, x0
  34:	add	x1, sp, #0x8
  38:	mov	x0, x19
  3c:	mov	x2, xzr
  40:	mov	x3, xzr
  44:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
  48:	ldr	x8, [x19, #136]
  4c:	cbnz	x8, 7c <_ZN4llvm2cl5alias4doneEv+0x7c>
  50:	adrp	x1, 0 <_ZN4llvm2cl5alias4doneEv>
  54:	add	x1, x1, #0x0
  58:	add	x0, sp, #0x8
  5c:	bl	0 <_ZN4llvm2cl5alias4doneEv>
  60:	bl	0 <_ZN4llvm4errsEv>
  64:	mov	x4, x0
  68:	add	x1, sp, #0x8
  6c:	mov	x0, x19
  70:	mov	x2, xzr
  74:	mov	x3, xzr
  78:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
  7c:	ldp	w8, w9, [x19, #116]
  80:	add	x20, x19, #0x58
  84:	cmp	w8, w9
  88:	b.eq	b8 <_ZN4llvm2cl5alias4doneEv+0xb8>  // b.none
  8c:	adrp	x1, 0 <_ZN4llvm2cl5alias4doneEv>
  90:	add	x1, x1, #0x0
  94:	add	x0, sp, #0x8
  98:	bl	0 <_ZN4llvm2cl5alias4doneEv>
  9c:	bl	0 <_ZN4llvm4errsEv>
  a0:	mov	x4, x0
  a4:	add	x1, sp, #0x8
  a8:	mov	x0, x19
  ac:	mov	x2, xzr
  b0:	mov	x3, xzr
  b4:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
  b8:	ldr	x8, [x19, #136]
  bc:	add	x1, x8, #0x58
  c0:	cmp	x1, x20
  c4:	b.eq	d4 <_ZN4llvm2cl5alias4doneEv+0xd4>  // b.none
  c8:	mov	x0, x20
  cc:	bl	0 <_ZN4llvm19SmallPtrSetImplBase8CopyFromERKS0_>
  d0:	ldr	x8, [x19, #136]
  d4:	add	x0, x19, #0x40
  d8:	add	x1, x8, #0x40
  dc:	bl	0 <_ZN4llvm2cl5alias4doneEv>
  e0:	mov	x0, x19
  e4:	bl	0 <_ZN4llvm2cl6Option11addArgumentEv>
  e8:	ldp	x20, x19, [sp, #48]
  ec:	ldp	x29, x30, [sp, #32]
  f0:	add	sp, sp, #0x40
  f4:	ret

Disassembly of section .text._ZN4llvm2cl5alias11setAliasForERNS0_6OptionE:

0000000000000000 <_ZN4llvm2cl5alias11setAliasForERNS0_6OptionE>:
   0:	sub	sp, sp, #0x40
   4:	stp	x29, x30, [sp, #32]
   8:	stp	x20, x19, [sp, #48]
   c:	add	x29, sp, #0x20
  10:	ldr	x8, [x0, #136]
  14:	mov	x19, x0
  18:	mov	x20, x1
  1c:	cbz	x8, 4c <_ZN4llvm2cl5alias11setAliasForERNS0_6OptionE+0x4c>
  20:	adrp	x1, 0 <_ZN4llvm2cl5alias11setAliasForERNS0_6OptionE>
  24:	add	x1, x1, #0x0
  28:	add	x0, sp, #0x8
  2c:	bl	0 <_ZN4llvm2cl5alias11setAliasForERNS0_6OptionE>
  30:	bl	0 <_ZN4llvm4errsEv>
  34:	mov	x4, x0
  38:	add	x1, sp, #0x8
  3c:	mov	x0, x19
  40:	mov	x2, xzr
  44:	mov	x3, xzr
  48:	bl	0 <_ZN4llvm2cl6Option5errorERKNS_5TwineENS_9StringRefERNS_11raw_ostreamE>
  4c:	str	x20, [x19, #136]
  50:	ldp	x20, x19, [sp, #48]
  54:	ldp	x29, x30, [sp, #32]
  58:	add	sp, sp, #0x40
  5c:	ret

Disassembly of section .text._ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_:

0000000000000000 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x19, x0
  14:	cmp	x0, x1
  18:	b.eq	c4 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_+0xc4>  // b.none
  1c:	ldr	w20, [x1, #8]
  20:	ldr	w22, [x19, #8]
  24:	mov	x21, x1
  28:	cmp	w22, w20
  2c:	b.cs	58 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_+0x58>  // b.hs, b.nlast
  30:	ldr	w8, [x19, #12]
  34:	cmp	w8, w20
  38:	b.cs	70 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_+0x70>  // b.hs, b.nlast
  3c:	add	x1, x19, #0x10
  40:	mov	w3, #0x8                   	// #8
  44:	mov	x0, x19
  48:	mov	x2, x20
  4c:	str	wzr, [x19, #8]
  50:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  54:	b	88 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_+0x88>
  58:	cbz	w20, b4 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_+0xb4>
  5c:	ldr	x1, [x21]
  60:	ldr	x0, [x19]
  64:	lsl	x2, x20, #3
  68:	bl	0 <memmove>
  6c:	b	b4 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_+0xb4>
  70:	cbz	w22, 88 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_+0x88>
  74:	ldr	x1, [x21]
  78:	ldr	x0, [x19]
  7c:	lsl	x2, x22, #3
  80:	bl	0 <memmove>
  84:	b	8c <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_+0x8c>
  88:	mov	x22, xzr
  8c:	ldr	w8, [x21, #8]
  90:	cmp	x22, x8
  94:	b.eq	b4 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_+0xb4>  // b.none
  98:	ldr	x9, [x21]
  9c:	ldr	x10, [x19]
  a0:	add	x1, x9, x22, lsl #3
  a4:	add	x8, x9, x8, lsl #3
  a8:	add	x0, x10, x22, lsl #3
  ac:	sub	x2, x8, x1
  b0:	bl	0 <memcpy>
  b4:	ldr	w8, [x19, #12]
  b8:	cmp	w8, w20
  bc:	b.cc	d8 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_+0xd8>  // b.lo, b.ul, b.last
  c0:	str	w20, [x19, #8]
  c4:	mov	x0, x19
  c8:	ldp	x20, x19, [sp, #32]
  cc:	ldp	x22, x21, [sp, #16]
  d0:	ldp	x29, x30, [sp], #48
  d4:	ret
  d8:	adrp	x0, 0 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_>
  dc:	adrp	x1, 0 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_>
  e0:	adrp	x3, 0 <_ZN4llvm15SmallVectorImplIPNS_2cl14OptionCategoryEEaSERKS4_>
  e4:	add	x0, x0, #0x0
  e8:	add	x1, x1, #0x0
  ec:	add	x3, x3, #0x0
  f0:	mov	w2, #0x43                  	// #67
  f4:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl5applyINS0_3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS8_EEEEA11_cJNS0_12OptionHiddenENS0_4descENS0_11initializerIA1_cEEEEEvPT_RKT0_DpRKT1_:

0000000000000000 <_ZN4llvm2cl5applyINS0_3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS8_EEEEA11_cJNS0_12OptionHiddenENS0_4descENS0_11initializerIA1_cEEEEEvPT_RKT0_DpRKT1_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	str	x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	mov	x23, x0
  18:	mov	x0, x1
  1c:	mov	x19, x4
  20:	mov	x20, x3
  24:	mov	x21, x2
  28:	mov	x22, x1
  2c:	bl	0 <strlen>
  30:	mov	x2, x0
  34:	mov	x0, x23
  38:	mov	x1, x22
  3c:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  40:	ldrh	w8, [x21]
  44:	ldrh	w9, [x23, #10]
  48:	mov	x0, x19
  4c:	mov	x1, x23
  50:	ubfiz	w8, w8, #5, #2
  54:	and	w9, w9, #0xffffff9f
  58:	orr	w8, w8, w9
  5c:	strh	w8, [x23, #10]
  60:	ldr	q0, [x20]
  64:	str	q0, [x23, #32]
  68:	ldp	x20, x19, [sp, #48]
  6c:	ldp	x22, x21, [sp, #32]
  70:	ldr	x23, [sp, #16]
  74:	ldp	x29, x30, [sp], #64
  78:	b	0 <_ZN4llvm2cl5applyINS0_3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS8_EEEEA11_cJNS0_12OptionHiddenENS0_4descENS0_11initializerIA1_cEEEEEvPT_RKT0_DpRKT1_>

Disassembly of section .text._ZNSt17_Function_handlerIFvRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEN4llvm2cl3optIS5_Lb0ENSA_6parserIS5_EEEUlS7_E_EE9_M_invokeERKSt9_Any_dataS7_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEN4llvm2cl3optIS5_Lb0ENSA_6parserIS5_EEEUlS7_E_EE9_M_invokeERKSt9_Any_dataS7_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS2_6parserIS9_EEEUlRKS9_E_EE10_M_managerERSt9_Any_dataRKSH_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS2_6parserIS9_EEEUlRKS9_E_EE10_M_managerERSt9_Any_dataRKSH_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.ne	c <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS2_6parserIS9_EEEUlRKS9_E_EE10_M_managerERSt9_Any_dataRKSH_St18_Manager_operation+0xc>  // b.any
   8:	str	x1, [x0]
   c:	mov	w0, wzr
  10:	ret

Disassembly of section .text._ZNK4llvm2cl11initializerIA1_cE5applyINS0_3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserISB_EEEEEEvRT_:

0000000000000000 <_ZNK4llvm2cl11initializerIA1_cE5applyINS0_3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserISB_EEEEEEvRT_>:
   0:	sub	sp, sp, #0x50
   4:	stp	x29, x30, [sp, #48]
   8:	stp	x20, x19, [sp, #64]
   c:	add	x29, sp, #0x30
  10:	ldr	x8, [x0]
  14:	mov	x19, x1
  18:	add	x0, sp, #0x10
  1c:	add	x2, sp, #0x8
  20:	mov	x1, x8
  24:	add	x20, sp, #0x10
  28:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEC2EPKcRKS3_>
  2c:	add	x0, x19, #0x88
  30:	add	x1, sp, #0x10
  34:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
  38:	mov	w8, #0x1                   	// #1
  3c:	add	x0, x19, #0xb0
  40:	add	x1, sp, #0x10
  44:	strb	w8, [x19, #208]
  48:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_assignERKS4_>
  4c:	ldr	x0, [sp, #16]
  50:	add	x8, x20, #0x10
  54:	cmp	x0, x8
  58:	b.eq	60 <_ZNK4llvm2cl11initializerIA1_cE5applyINS0_3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserISB_EEEEEEvRT_+0x60>  // b.none
  5c:	bl	0 <_ZdlPv>
  60:	ldp	x20, x19, [sp, #64]
  64:	ldp	x29, x30, [sp, #48]
  68:	add	sp, sp, #0x50
  6c:	ret

Disassembly of section .text._ZN4llvm2cl5applyINS0_3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS8_EEEEA5_cJNS0_4descENS0_10value_descENS0_11initializerIA1_cEEEEEvPT_RKT0_DpRKT1_:

0000000000000000 <_ZN4llvm2cl5applyINS0_3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS8_EEEEA5_cJNS0_4descENS0_10value_descENS0_11initializerIA1_cEEEEEvPT_RKT0_DpRKT1_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	str	x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	mov	x23, x0
  18:	mov	x0, x1
  1c:	mov	x19, x4
  20:	mov	x20, x3
  24:	mov	x21, x2
  28:	mov	x22, x1
  2c:	bl	0 <strlen>
  30:	mov	x2, x0
  34:	mov	x0, x23
  38:	mov	x1, x22
  3c:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  40:	ldr	q0, [x21]
  44:	mov	x0, x19
  48:	mov	x1, x23
  4c:	str	q0, [x23, #32]
  50:	ldr	q0, [x20]
  54:	str	q0, [x23, #48]
  58:	ldp	x20, x19, [sp, #48]
  5c:	ldp	x22, x21, [sp, #32]
  60:	ldr	x23, [sp, #16]
  64:	ldp	x29, x30, [sp], #64
  68:	b	0 <_ZN4llvm2cl5applyINS0_3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS8_EEEEA5_cJNS0_4descENS0_10value_descENS0_11initializerIA1_cEEEEEvPT_RKT0_DpRKT1_>

Disassembly of section .text._ZN4llvm2cl5applyINS0_4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS8_EEEEA6_cJNS0_9MiscFlagsENS0_4descENS0_10value_descEEEEvPT_RKT0_DpRKT1_:

0000000000000000 <_ZN4llvm2cl5applyINS0_4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS8_EEEEA6_cJNS0_9MiscFlagsENS0_4descENS0_10value_descEEEEvPT_RKT0_DpRKT1_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	str	x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	mov	x23, x0
  18:	mov	x0, x1
  1c:	mov	x19, x4
  20:	mov	x20, x3
  24:	mov	x21, x2
  28:	mov	x22, x1
  2c:	bl	0 <strlen>
  30:	mov	x2, x0
  34:	mov	x0, x23
  38:	mov	x1, x22
  3c:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  40:	ldr	w0, [x21]
  44:	mov	x1, x23
  48:	bl	0 <_ZN4llvm2cl5applyINS0_4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS0_6parserIS8_EEEEA6_cJNS0_9MiscFlagsENS0_4descENS0_10value_descEEEEvPT_RKT0_DpRKT1_>
  4c:	ldr	q0, [x20]
  50:	str	q0, [x23, #32]
  54:	ldr	q0, [x19]
  58:	str	q0, [x23, #48]
  5c:	ldp	x20, x19, [sp, #48]
  60:	ldp	x22, x21, [sp, #32]
  64:	ldr	x23, [sp, #16]
  68:	ldp	x29, x30, [sp], #64
  6c:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEN4llvm2cl4listIS5_bNSA_6parserIS5_EEEUlS7_E_EE9_M_invokeERKSt9_Any_dataS7_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEEN4llvm2cl4listIS5_bNSA_6parserIS5_EEEUlS7_E_EE9_M_invokeERKSt9_Any_dataS7_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS2_6parserIS9_EEEUlRKS9_E_EE10_M_managerERSt9_Any_dataRKSH_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS2_6parserIS9_EEEUlRKS9_E_EE10_M_managerERSt9_Any_dataRKSH_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.ne	c <_ZNSt14_Function_base13_Base_managerIN4llvm2cl4listINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEEbNS2_6parserIS9_EEEUlRKS9_E_EE10_M_managerERSt9_Any_dataRKSH_St18_Manager_operation+0xc>  // b.any
   8:	str	x1, [x0]
   c:	mov	w0, wzr
  10:	ret

Disassembly of section .text._ZN4llvm2cl10applicatorINS0_9MiscFlagsEE3optES2_RNS0_6OptionE:

0000000000000000 <_ZN4llvm2cl10applicatorINS0_9MiscFlagsEE3optES2_RNS0_6OptionE>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	cmp	w0, #0x8
   c:	b.ne	1c <_ZN4llvm2cl10applicatorINS0_9MiscFlagsEE3optES2_RNS0_6OptionE+0x1c>  // b.any
  10:	ldr	x8, [x1, #24]
  14:	cmp	x8, #0x1
  18:	b.ne	34 <_ZN4llvm2cl10applicatorINS0_9MiscFlagsEE3optES2_RNS0_6OptionE+0x34>  // b.any
  1c:	ldrh	w8, [x1, #10]
  20:	ubfiz	w9, w0, #9, #5
  24:	orr	w8, w8, w9
  28:	strh	w8, [x1, #10]
  2c:	ldp	x29, x30, [sp], #16
  30:	ret
  34:	adrp	x0, 0 <_ZN4llvm2cl10applicatorINS0_9MiscFlagsEE3optES2_RNS0_6OptionE>
  38:	adrp	x1, 0 <_ZN4llvm2cl10applicatorINS0_9MiscFlagsEE3optES2_RNS0_6OptionE>
  3c:	adrp	x3, 0 <_ZN4llvm2cl10applicatorINS0_9MiscFlagsEE3optES2_RNS0_6OptionE>
  40:	add	x0, x0, #0x0
  44:	add	x1, x1, #0x0
  48:	add	x3, x3, #0x0
  4c:	mov	w2, #0x50e                 	// #1294
  50:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm15SmallVectorImplINS_2cl15OptionEnumValueEE6appendIPKS2_vEEvT_S7_:

0000000000000000 <_ZN4llvm15SmallVectorImplINS_2cl15OptionEnumValueEE6appendIPKS2_vEEvT_S7_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	str	x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	ldp	w8, w9, [x0, #8]
  18:	sub	x21, x2, x1
  1c:	mov	x11, #0xcccccccccccccccc    	// #-3689348814741910324
  20:	asr	x10, x21, #3
  24:	movk	x11, #0xcccd
  28:	mul	x23, x10, x11
  2c:	sub	x9, x9, x8
  30:	mov	x22, x2
  34:	mov	x20, x1
  38:	mov	x19, x0
  3c:	cmp	x23, x9
  40:	b.ls	58 <_ZN4llvm15SmallVectorImplINS_2cl15OptionEnumValueEE6appendIPKS2_vEEvT_S7_+0x58>  // b.plast
  44:	add	x2, x23, x8
  48:	add	x1, x19, #0x10
  4c:	mov	w3, #0x28                  	// #40
  50:	mov	x0, x19
  54:	bl	0 <_ZN4llvm15SmallVectorBase8grow_podEPvmm>
  58:	cmp	x20, x22
  5c:	b.eq	7c <_ZN4llvm15SmallVectorImplINS_2cl15OptionEnumValueEE6appendIPKS2_vEEvT_S7_+0x7c>  // b.none
  60:	ldr	x8, [x19]
  64:	ldr	w9, [x19, #8]
  68:	mov	w10, #0x28                  	// #40
  6c:	mov	x1, x20
  70:	mov	x2, x21
  74:	madd	x0, x9, x10, x8
  78:	bl	0 <memcpy>
  7c:	ldp	w8, w9, [x19, #8]
  80:	add	x8, x23, x8
  84:	cmp	x8, x9
  88:	b.hi	a4 <_ZN4llvm15SmallVectorImplINS_2cl15OptionEnumValueEE6appendIPKS2_vEEvT_S7_+0xa4>  // b.pmore
  8c:	str	w8, [x19, #8]
  90:	ldp	x20, x19, [sp, #48]
  94:	ldp	x22, x21, [sp, #32]
  98:	ldr	x23, [sp, #16]
  9c:	ldp	x29, x30, [sp], #64
  a0:	ret
  a4:	adrp	x0, 0 <_ZN4llvm15SmallVectorImplINS_2cl15OptionEnumValueEE6appendIPKS2_vEEvT_S7_>
  a8:	adrp	x1, 0 <_ZN4llvm15SmallVectorImplINS_2cl15OptionEnumValueEE6appendIPKS2_vEEvT_S7_>
  ac:	adrp	x3, 0 <_ZN4llvm15SmallVectorImplINS_2cl15OptionEnumValueEE6appendIPKS2_vEEvT_S7_>
  b0:	add	x0, x0, #0x0
  b4:	add	x1, x1, #0x0
  b8:	add	x3, x3, #0x0
  bc:	mov	w2, #0x43                  	// #67
  c0:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm2cl5applyINS0_3optINS_5Reloc5ModelELb0ENS0_6parserIS4_EEEEA17_cJNS0_4descENS0_11ValuesClassEEEEvPT_RKT0_DpRKT1_:

0000000000000000 <_ZN4llvm2cl5applyINS0_3optINS_5Reloc5ModelELb0ENS0_6parserIS4_EEEEA17_cJNS0_4descENS0_11ValuesClassEEEEvPT_RKT0_DpRKT1_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x22, x0
  14:	mov	x0, x1
  18:	mov	x19, x3
  1c:	mov	x20, x2
  20:	mov	x21, x1
  24:	bl	0 <strlen>
  28:	mov	x2, x0
  2c:	mov	x0, x22
  30:	mov	x1, x21
  34:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  38:	ldr	q0, [x20]
  3c:	mov	x0, x19
  40:	mov	x1, x22
  44:	str	q0, [x22, #32]
  48:	ldp	x20, x19, [sp, #32]
  4c:	ldp	x22, x21, [sp, #16]
  50:	ldp	x29, x30, [sp], #48
  54:	b	0 <_ZN4llvm2cl5applyINS0_3optINS_5Reloc5ModelELb0ENS0_6parserIS4_EEEEA17_cJNS0_4descENS0_11ValuesClassEEEEvPT_RKT0_DpRKT1_>

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm5Reloc5ModelEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEEUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm5Reloc5ModelEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEEUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_5Reloc5ModelELb0ENS2_6parserIS5_EEEUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_5Reloc5ModelELb0ENS2_6parserIS5_EEEUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.ne	c <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_5Reloc5ModelELb0ENS2_6parserIS5_EEEUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation+0xc>  // b.any
   8:	str	x1, [x0]
   c:	mov	w0, wzr
  10:	ret

Disassembly of section .text._ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_5Reloc5ModelELb0ENS0_6parserIS5_EEEEEEvRT_:

0000000000000000 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_5Reloc5ModelELb0ENS0_6parserIS5_EEEEEEvRT_>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #48]
   8:	stp	x22, x21, [sp, #64]
   c:	stp	x20, x19, [sp, #80]
  10:	add	x29, sp, #0x30
  14:	ldr	w8, [x0, #8]
  18:	cbz	w8, 64 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_5Reloc5ModelELb0ENS0_6parserIS5_EEEEEEvRT_+0x64>
  1c:	ldr	x21, [x0]
  20:	mov	x9, sp
  24:	add	x8, x8, x8, lsl #2
  28:	add	x19, x1, #0xa0
  2c:	add	x20, x9, #0x10
  30:	lsl	x22, x8, #3
  34:	ldp	q0, q1, [x21]
  38:	ldr	x5, [x21, #32]
  3c:	mov	x0, x19
  40:	mov	x3, x20
  44:	stp	q0, q1, [sp]
  48:	ldp	x1, x2, [sp]
  4c:	ldr	x4, [sp, #24]
  50:	str	x5, [sp, #32]
  54:	bl	0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_5Reloc5ModelELb0ENS0_6parserIS5_EEEEEEvRT_>
  58:	subs	x22, x22, #0x28
  5c:	add	x21, x21, #0x28
  60:	b.ne	34 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_5Reloc5ModelELb0ENS0_6parserIS5_EEEEEEvRT_+0x34>  // b.any
  64:	ldp	x20, x19, [sp, #80]
  68:	ldp	x22, x21, [sp, #64]
  6c:	ldp	x29, x30, [sp, #48]
  70:	add	sp, sp, #0x60
  74:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_5Reloc5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_:

0000000000000000 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>:
   0:	sub	sp, sp, #0x70
   4:	stp	x29, x30, [sp, #48]
   8:	stp	x24, x23, [sp, #64]
   c:	stp	x22, x21, [sp, #80]
  10:	stp	x20, x19, [sp, #96]
  14:	add	x29, sp, #0x30
  18:	mov	x22, x5
  1c:	mov	x23, x4
  20:	mov	x24, x3
  24:	mov	x19, x2
  28:	mov	x20, x1
  2c:	mov	x21, x0
  30:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
  34:	ldr	w8, [x21, #24]
  38:	cmp	w8, w0
  3c:	b.ne	9c <_ZN4llvm2cl6parserINS_5Reloc5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_+0x9c>  // b.any
  40:	ldr	w8, [x24]
  44:	stp	x20, x19, [sp]
  48:	stp	x23, x22, [sp, #16]
  4c:	adrp	x9, 0 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  50:	ldr	x9, [x9]
  54:	mov	w10, #0x1                   	// #1
  58:	add	x0, x21, #0x10
  5c:	mov	x1, sp
  60:	add	x9, x9, #0x10
  64:	strb	w10, [sp, #44]
  68:	str	x9, [sp, #32]
  6c:	str	w8, [sp, #40]
  70:	bl	0 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  74:	ldr	x0, [x21, #8]
  78:	mov	x1, x20
  7c:	mov	x2, x19
  80:	bl	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
  84:	ldp	x20, x19, [sp, #96]
  88:	ldp	x22, x21, [sp, #80]
  8c:	ldp	x24, x23, [sp, #64]
  90:	ldp	x29, x30, [sp, #48]
  94:	add	sp, sp, #0x70
  98:	ret
  9c:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  a0:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  a4:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_5Reloc5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  a8:	add	x0, x0, #0x0
  ac:	add	x1, x1, #0x0
  b0:	add	x3, x3, #0x0
  b4:	mov	w2, #0x355                 	// #853
  b8:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_5Reloc5ModelEE10OptionInfoELb0EE9push_backERKS6_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_5Reloc5ModelEE10OptionInfoELb0EE9push_backERKS6_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldp	w8, w9, [x0, #8]
  10:	mov	x19, x0
  14:	mov	x20, x1
  18:	cmp	w8, w9
  1c:	b.cs	84 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_5Reloc5ModelEE10OptionInfoELb0EE9push_backERKS6_+0x84>  // b.hs, b.nlast
  20:	ldr	x9, [x19]
  24:	mov	w10, #0x30                  	// #48
  28:	ldp	q0, q1, [x20]
  2c:	umaddl	x8, w8, w10, x9
  30:	adrp	x9, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_5Reloc5ModelEE10OptionInfoELb0EE9push_backERKS6_>
  34:	ldr	x9, [x9]
  38:	adrp	x10, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_5Reloc5ModelEE10OptionInfoELb0EE9push_backERKS6_>
  3c:	ldr	x10, [x10]
  40:	stp	q0, q1, [x8]
  44:	add	x9, x9, #0x10
  48:	str	x9, [x8, #32]
  4c:	ldrb	w9, [x20, #44]
  50:	ldr	w11, [x20, #40]
  54:	add	x10, x10, #0x10
  58:	str	x10, [x8, #32]
  5c:	strb	w9, [x8, #44]
  60:	str	w11, [x8, #40]
  64:	ldp	w8, w9, [x19, #8]
  68:	cmp	w8, w9
  6c:	b.cs	98 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_5Reloc5ModelEE10OptionInfoELb0EE9push_backERKS6_+0x98>  // b.hs, b.nlast
  70:	add	w8, w8, #0x1
  74:	str	w8, [x19, #8]
  78:	ldp	x20, x19, [sp, #16]
  7c:	ldp	x29, x30, [sp], #32
  80:	ret
  84:	mov	x0, x19
  88:	mov	x1, xzr
  8c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_5Reloc5ModelEE10OptionInfoELb0EE9push_backERKS6_>
  90:	ldr	w8, [x19, #8]
  94:	b	20 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_5Reloc5ModelEE10OptionInfoELb0EE9push_backERKS6_+0x20>
  98:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_5Reloc5ModelEE10OptionInfoELb0EE9push_backERKS6_>
  9c:	adrp	x1, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_5Reloc5ModelEE10OptionInfoELb0EE9push_backERKS6_>
  a0:	adrp	x3, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_5Reloc5ModelEE10OptionInfoELb0EE9push_backERKS6_>
  a4:	add	x0, x0, #0x0
  a8:	add	x1, x1, #0x0
  ac:	add	x3, x3, #0x0
  b0:	mov	w2, #0x43                  	// #67
  b4:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_5Reloc5ModelEE10OptionInfoELb0EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_5Reloc5ModelEE10OptionInfoELb0EE4growEm>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x20, x1
  14:	lsr	x8, x1, #32
  18:	mov	x19, x0
  1c:	cbz	x8, 30 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_5Reloc5ModelEE10OptionInfoELb0EE4growEm+0x30>
  20:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_5Reloc5ModelEE10OptionInfoELb0EE4growEm>
  24:	add	x0, x0, #0x0
  28:	mov	w1, #0x1                   	// #1
  2c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  30:	ldr	w8, [x19, #12]
  34:	add	x8, x8, #0x2
  38:	orr	x8, x8, x8, lsr #1
  3c:	orr	x8, x8, x8, lsr #2
  40:	orr	x8, x8, x8, lsr #4
  44:	orr	x8, x8, x8, lsr #8
  48:	orr	x8, x8, x8, lsr #16
  4c:	orr	x8, x8, x8, lsr #32
  50:	add	x9, x8, #0x1
  54:	cmp	x9, x20
  58:	csinc	x8, x20, x8, cc  // cc = lo, ul, last
  5c:	mov	w9, #0xffffffff            	// #-1
  60:	cmp	x8, x9
  64:	csel	x21, x8, x9, cc  // cc = lo, ul, last
  68:	add	x8, x21, x21, lsl #1
  6c:	lsl	x0, x8, #4
  70:	bl	0 <malloc>
  74:	mov	x20, x0
  78:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_5Reloc5ModelEE10OptionInfoELb0EE4growEm+0xb8>
  7c:	cbz	x21, 98 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_5Reloc5ModelEE10OptionInfoELb0EE4growEm+0x98>
  80:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_5Reloc5ModelEE10OptionInfoELb0EE4growEm>
  84:	add	x0, x0, #0x0
  88:	mov	w1, #0x1                   	// #1
  8c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  90:	mov	x20, xzr
  94:	b	b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_5Reloc5ModelEE10OptionInfoELb0EE4growEm+0xb8>
  98:	mov	w0, #0x1                   	// #1
  9c:	bl	0 <malloc>
  a0:	mov	x20, x0
  a4:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_5Reloc5ModelEE10OptionInfoELb0EE4growEm+0xb8>
  a8:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_5Reloc5ModelEE10OptionInfoELb0EE4growEm>
  ac:	add	x0, x0, #0x0
  b0:	mov	w1, #0x1                   	// #1
  b4:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  b8:	ldr	w8, [x19, #8]
  bc:	ldr	x0, [x19]
  c0:	cbz	w8, 11c <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_5Reloc5ModelEE10OptionInfoELb0EE4growEm+0x11c>
  c4:	adrp	x10, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_5Reloc5ModelEE10OptionInfoELb0EE4growEm>
  c8:	adrp	x11, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_5Reloc5ModelEE10OptionInfoELb0EE4growEm>
  cc:	ldr	x10, [x10]
  d0:	ldr	x11, [x11]
  d4:	mov	w9, #0x30                  	// #48
  d8:	madd	x8, x8, x9, x0
  dc:	add	x9, x10, #0x10
  e0:	add	x10, x11, #0x10
  e4:	mov	x11, x20
  e8:	ldp	q1, q0, [x0]
  ec:	str	x9, [x11, #32]
  f0:	stp	q1, q0, [x11]
  f4:	ldr	w12, [x0, #40]
  f8:	ldrb	w13, [x0, #44]
  fc:	add	x0, x0, #0x30
 100:	str	x10, [x11, #32]
 104:	cmp	x0, x8
 108:	strb	w13, [x11, #44]
 10c:	str	w12, [x11, #40]
 110:	add	x11, x11, #0x30
 114:	b.ne	e8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_5Reloc5ModelEE10OptionInfoELb0EE4growEm+0xe8>  // b.any
 118:	ldr	x0, [x19]
 11c:	add	x8, x19, #0x10
 120:	cmp	x0, x8
 124:	b.eq	12c <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_5Reloc5ModelEE10OptionInfoELb0EE4growEm+0x12c>  // b.none
 128:	bl	0 <free>
 12c:	str	x20, [x19]
 130:	str	w21, [x19, #12]
 134:	ldp	x20, x19, [sp, #32]
 138:	ldr	x21, [sp, #16]
 13c:	ldp	x29, x30, [sp], #48
 140:	ret

Disassembly of section .text._ZN4llvm2cl5applyINS0_3optINS_11ThreadModel5ModelELb0ENS0_6parserIS4_EEEEA13_cJNS0_4descENS0_11initializerIS4_EENS0_11ValuesClassEEEEvPT_RKT0_DpRKT1_:

0000000000000000 <_ZN4llvm2cl5applyINS0_3optINS_11ThreadModel5ModelELb0ENS0_6parserIS4_EEEEA13_cJNS0_4descENS0_11initializerIS4_EENS0_11ValuesClassEEEEvPT_RKT0_DpRKT1_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	str	x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	mov	x23, x0
  18:	mov	x0, x1
  1c:	mov	x19, x4
  20:	mov	x20, x3
  24:	mov	x21, x2
  28:	mov	x22, x1
  2c:	bl	0 <strlen>
  30:	mov	x2, x0
  34:	mov	x0, x23
  38:	mov	x1, x22
  3c:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  40:	ldr	q0, [x21]
  44:	mov	w10, #0x1                   	// #1
  48:	mov	x0, x19
  4c:	mov	x1, x23
  50:	str	q0, [x23, #32]
  54:	ldr	x8, [x20]
  58:	ldr	w9, [x8]
  5c:	strb	w10, [x23, #156]
  60:	str	w9, [x23, #136]
  64:	ldr	w8, [x8]
  68:	str	w8, [x23, #152]
  6c:	ldp	x20, x19, [sp, #48]
  70:	ldp	x22, x21, [sp, #32]
  74:	ldr	x23, [sp, #16]
  78:	ldp	x29, x30, [sp], #64
  7c:	b	0 <_ZN4llvm2cl5applyINS0_3optINS_11ThreadModel5ModelELb0ENS0_6parserIS4_EEEEA13_cJNS0_4descENS0_11initializerIS4_EENS0_11ValuesClassEEEEvPT_RKT0_DpRKT1_>

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm11ThreadModel5ModelEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEEUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm11ThreadModel5ModelEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEEUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_11ThreadModel5ModelELb0ENS2_6parserIS5_EEEUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_11ThreadModel5ModelELb0ENS2_6parserIS5_EEEUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.ne	c <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_11ThreadModel5ModelELb0ENS2_6parserIS5_EEEUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation+0xc>  // b.any
   8:	str	x1, [x0]
   c:	mov	w0, wzr
  10:	ret

Disassembly of section .text._ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_11ThreadModel5ModelELb0ENS0_6parserIS5_EEEEEEvRT_:

0000000000000000 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_11ThreadModel5ModelELb0ENS0_6parserIS5_EEEEEEvRT_>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #48]
   8:	stp	x22, x21, [sp, #64]
   c:	stp	x20, x19, [sp, #80]
  10:	add	x29, sp, #0x30
  14:	ldr	w8, [x0, #8]
  18:	cbz	w8, 64 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_11ThreadModel5ModelELb0ENS0_6parserIS5_EEEEEEvRT_+0x64>
  1c:	ldr	x21, [x0]
  20:	mov	x9, sp
  24:	add	x8, x8, x8, lsl #2
  28:	add	x19, x1, #0xa0
  2c:	add	x20, x9, #0x10
  30:	lsl	x22, x8, #3
  34:	ldp	q0, q1, [x21]
  38:	ldr	x5, [x21, #32]
  3c:	mov	x0, x19
  40:	mov	x3, x20
  44:	stp	q0, q1, [sp]
  48:	ldp	x1, x2, [sp]
  4c:	ldr	x4, [sp, #24]
  50:	str	x5, [sp, #32]
  54:	bl	0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_11ThreadModel5ModelELb0ENS0_6parserIS5_EEEEEEvRT_>
  58:	subs	x22, x22, #0x28
  5c:	add	x21, x21, #0x28
  60:	b.ne	34 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_11ThreadModel5ModelELb0ENS0_6parserIS5_EEEEEEvRT_+0x34>  // b.any
  64:	ldp	x20, x19, [sp, #80]
  68:	ldp	x22, x21, [sp, #64]
  6c:	ldp	x29, x30, [sp, #48]
  70:	add	sp, sp, #0x60
  74:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_11ThreadModel5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_:

0000000000000000 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>:
   0:	sub	sp, sp, #0x70
   4:	stp	x29, x30, [sp, #48]
   8:	stp	x24, x23, [sp, #64]
   c:	stp	x22, x21, [sp, #80]
  10:	stp	x20, x19, [sp, #96]
  14:	add	x29, sp, #0x30
  18:	mov	x22, x5
  1c:	mov	x23, x4
  20:	mov	x24, x3
  24:	mov	x19, x2
  28:	mov	x20, x1
  2c:	mov	x21, x0
  30:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
  34:	ldr	w8, [x21, #24]
  38:	cmp	w8, w0
  3c:	b.ne	9c <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_+0x9c>  // b.any
  40:	ldr	w8, [x24]
  44:	stp	x20, x19, [sp]
  48:	stp	x23, x22, [sp, #16]
  4c:	adrp	x9, 0 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  50:	ldr	x9, [x9]
  54:	mov	w10, #0x1                   	// #1
  58:	add	x0, x21, #0x10
  5c:	mov	x1, sp
  60:	add	x9, x9, #0x10
  64:	strb	w10, [sp, #44]
  68:	str	x9, [sp, #32]
  6c:	str	w8, [sp, #40]
  70:	bl	0 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  74:	ldr	x0, [x21, #8]
  78:	mov	x1, x20
  7c:	mov	x2, x19
  80:	bl	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
  84:	ldp	x20, x19, [sp, #96]
  88:	ldp	x22, x21, [sp, #80]
  8c:	ldp	x24, x23, [sp, #64]
  90:	ldp	x29, x30, [sp, #48]
  94:	add	sp, sp, #0x70
  98:	ret
  9c:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  a0:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  a4:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_11ThreadModel5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  a8:	add	x0, x0, #0x0
  ac:	add	x1, x1, #0x0
  b0:	add	x3, x3, #0x0
  b4:	mov	w2, #0x355                 	// #853
  b8:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_11ThreadModel5ModelEE10OptionInfoELb0EE9push_backERKS6_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_11ThreadModel5ModelEE10OptionInfoELb0EE9push_backERKS6_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldp	w8, w9, [x0, #8]
  10:	mov	x19, x0
  14:	mov	x20, x1
  18:	cmp	w8, w9
  1c:	b.cs	84 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_11ThreadModel5ModelEE10OptionInfoELb0EE9push_backERKS6_+0x84>  // b.hs, b.nlast
  20:	ldr	x9, [x19]
  24:	mov	w10, #0x30                  	// #48
  28:	ldp	q0, q1, [x20]
  2c:	umaddl	x8, w8, w10, x9
  30:	adrp	x9, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_11ThreadModel5ModelEE10OptionInfoELb0EE9push_backERKS6_>
  34:	ldr	x9, [x9]
  38:	adrp	x10, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_11ThreadModel5ModelEE10OptionInfoELb0EE9push_backERKS6_>
  3c:	ldr	x10, [x10]
  40:	stp	q0, q1, [x8]
  44:	add	x9, x9, #0x10
  48:	str	x9, [x8, #32]
  4c:	ldrb	w9, [x20, #44]
  50:	ldr	w11, [x20, #40]
  54:	add	x10, x10, #0x10
  58:	str	x10, [x8, #32]
  5c:	strb	w9, [x8, #44]
  60:	str	w11, [x8, #40]
  64:	ldp	w8, w9, [x19, #8]
  68:	cmp	w8, w9
  6c:	b.cs	98 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_11ThreadModel5ModelEE10OptionInfoELb0EE9push_backERKS6_+0x98>  // b.hs, b.nlast
  70:	add	w8, w8, #0x1
  74:	str	w8, [x19, #8]
  78:	ldp	x20, x19, [sp, #16]
  7c:	ldp	x29, x30, [sp], #32
  80:	ret
  84:	mov	x0, x19
  88:	mov	x1, xzr
  8c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_11ThreadModel5ModelEE10OptionInfoELb0EE9push_backERKS6_>
  90:	ldr	w8, [x19, #8]
  94:	b	20 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_11ThreadModel5ModelEE10OptionInfoELb0EE9push_backERKS6_+0x20>
  98:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_11ThreadModel5ModelEE10OptionInfoELb0EE9push_backERKS6_>
  9c:	adrp	x1, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_11ThreadModel5ModelEE10OptionInfoELb0EE9push_backERKS6_>
  a0:	adrp	x3, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_11ThreadModel5ModelEE10OptionInfoELb0EE9push_backERKS6_>
  a4:	add	x0, x0, #0x0
  a8:	add	x1, x1, #0x0
  ac:	add	x3, x3, #0x0
  b0:	mov	w2, #0x43                  	// #67
  b4:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_11ThreadModel5ModelEE10OptionInfoELb0EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_11ThreadModel5ModelEE10OptionInfoELb0EE4growEm>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x20, x1
  14:	lsr	x8, x1, #32
  18:	mov	x19, x0
  1c:	cbz	x8, 30 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_11ThreadModel5ModelEE10OptionInfoELb0EE4growEm+0x30>
  20:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_11ThreadModel5ModelEE10OptionInfoELb0EE4growEm>
  24:	add	x0, x0, #0x0
  28:	mov	w1, #0x1                   	// #1
  2c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  30:	ldr	w8, [x19, #12]
  34:	add	x8, x8, #0x2
  38:	orr	x8, x8, x8, lsr #1
  3c:	orr	x8, x8, x8, lsr #2
  40:	orr	x8, x8, x8, lsr #4
  44:	orr	x8, x8, x8, lsr #8
  48:	orr	x8, x8, x8, lsr #16
  4c:	orr	x8, x8, x8, lsr #32
  50:	add	x9, x8, #0x1
  54:	cmp	x9, x20
  58:	csinc	x8, x20, x8, cc  // cc = lo, ul, last
  5c:	mov	w9, #0xffffffff            	// #-1
  60:	cmp	x8, x9
  64:	csel	x21, x8, x9, cc  // cc = lo, ul, last
  68:	add	x8, x21, x21, lsl #1
  6c:	lsl	x0, x8, #4
  70:	bl	0 <malloc>
  74:	mov	x20, x0
  78:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_11ThreadModel5ModelEE10OptionInfoELb0EE4growEm+0xb8>
  7c:	cbz	x21, 98 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_11ThreadModel5ModelEE10OptionInfoELb0EE4growEm+0x98>
  80:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_11ThreadModel5ModelEE10OptionInfoELb0EE4growEm>
  84:	add	x0, x0, #0x0
  88:	mov	w1, #0x1                   	// #1
  8c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  90:	mov	x20, xzr
  94:	b	b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_11ThreadModel5ModelEE10OptionInfoELb0EE4growEm+0xb8>
  98:	mov	w0, #0x1                   	// #1
  9c:	bl	0 <malloc>
  a0:	mov	x20, x0
  a4:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_11ThreadModel5ModelEE10OptionInfoELb0EE4growEm+0xb8>
  a8:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_11ThreadModel5ModelEE10OptionInfoELb0EE4growEm>
  ac:	add	x0, x0, #0x0
  b0:	mov	w1, #0x1                   	// #1
  b4:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  b8:	ldr	w8, [x19, #8]
  bc:	ldr	x0, [x19]
  c0:	cbz	w8, 11c <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_11ThreadModel5ModelEE10OptionInfoELb0EE4growEm+0x11c>
  c4:	adrp	x10, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_11ThreadModel5ModelEE10OptionInfoELb0EE4growEm>
  c8:	adrp	x11, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_11ThreadModel5ModelEE10OptionInfoELb0EE4growEm>
  cc:	ldr	x10, [x10]
  d0:	ldr	x11, [x11]
  d4:	mov	w9, #0x30                  	// #48
  d8:	madd	x8, x8, x9, x0
  dc:	add	x9, x10, #0x10
  e0:	add	x10, x11, #0x10
  e4:	mov	x11, x20
  e8:	ldp	q1, q0, [x0]
  ec:	str	x9, [x11, #32]
  f0:	stp	q1, q0, [x11]
  f4:	ldr	w12, [x0, #40]
  f8:	ldrb	w13, [x0, #44]
  fc:	add	x0, x0, #0x30
 100:	str	x10, [x11, #32]
 104:	cmp	x0, x8
 108:	strb	w13, [x11, #44]
 10c:	str	w12, [x11, #40]
 110:	add	x11, x11, #0x30
 114:	b.ne	e8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_11ThreadModel5ModelEE10OptionInfoELb0EE4growEm+0xe8>  // b.any
 118:	ldr	x0, [x19]
 11c:	add	x8, x19, #0x10
 120:	cmp	x0, x8
 124:	b.eq	12c <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_11ThreadModel5ModelEE10OptionInfoELb0EE4growEm+0x12c>  // b.none
 128:	bl	0 <free>
 12c:	str	x20, [x19]
 130:	str	w21, [x19, #12]
 134:	ldp	x20, x19, [sp, #32]
 138:	ldr	x21, [sp, #16]
 13c:	ldp	x29, x30, [sp], #48
 140:	ret

Disassembly of section .text._ZN4llvm2cl5applyINS0_3optINS_9CodeModel5ModelELb0ENS0_6parserIS4_EEEEA11_cJNS0_4descENS0_11ValuesClassEEEEvPT_RKT0_DpRKT1_:

0000000000000000 <_ZN4llvm2cl5applyINS0_3optINS_9CodeModel5ModelELb0ENS0_6parserIS4_EEEEA11_cJNS0_4descENS0_11ValuesClassEEEEvPT_RKT0_DpRKT1_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x22, x0
  14:	mov	x0, x1
  18:	mov	x19, x3
  1c:	mov	x20, x2
  20:	mov	x21, x1
  24:	bl	0 <strlen>
  28:	mov	x2, x0
  2c:	mov	x0, x22
  30:	mov	x1, x21
  34:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  38:	ldr	q0, [x20]
  3c:	mov	x0, x19
  40:	mov	x1, x22
  44:	str	q0, [x22, #32]
  48:	ldp	x20, x19, [sp, #32]
  4c:	ldp	x22, x21, [sp, #16]
  50:	ldp	x29, x30, [sp], #48
  54:	b	0 <_ZN4llvm2cl5applyINS0_3optINS_9CodeModel5ModelELb0ENS0_6parserIS4_EEEEA11_cJNS0_4descENS0_11ValuesClassEEEEvPT_RKT0_DpRKT1_>

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm9CodeModel5ModelEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEEUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm9CodeModel5ModelEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEEUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_9CodeModel5ModelELb0ENS2_6parserIS5_EEEUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_9CodeModel5ModelELb0ENS2_6parserIS5_EEEUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.ne	c <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_9CodeModel5ModelELb0ENS2_6parserIS5_EEEUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation+0xc>  // b.any
   8:	str	x1, [x0]
   c:	mov	w0, wzr
  10:	ret

Disassembly of section .text._ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_9CodeModel5ModelELb0ENS0_6parserIS5_EEEEEEvRT_:

0000000000000000 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_9CodeModel5ModelELb0ENS0_6parserIS5_EEEEEEvRT_>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #48]
   8:	stp	x22, x21, [sp, #64]
   c:	stp	x20, x19, [sp, #80]
  10:	add	x29, sp, #0x30
  14:	ldr	w8, [x0, #8]
  18:	cbz	w8, 64 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_9CodeModel5ModelELb0ENS0_6parserIS5_EEEEEEvRT_+0x64>
  1c:	ldr	x21, [x0]
  20:	mov	x9, sp
  24:	add	x8, x8, x8, lsl #2
  28:	add	x19, x1, #0xa0
  2c:	add	x20, x9, #0x10
  30:	lsl	x22, x8, #3
  34:	ldp	q0, q1, [x21]
  38:	ldr	x5, [x21, #32]
  3c:	mov	x0, x19
  40:	mov	x3, x20
  44:	stp	q0, q1, [sp]
  48:	ldp	x1, x2, [sp]
  4c:	ldr	x4, [sp, #24]
  50:	str	x5, [sp, #32]
  54:	bl	0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_9CodeModel5ModelELb0ENS0_6parserIS5_EEEEEEvRT_>
  58:	subs	x22, x22, #0x28
  5c:	add	x21, x21, #0x28
  60:	b.ne	34 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_9CodeModel5ModelELb0ENS0_6parserIS5_EEEEEEvRT_+0x34>  // b.any
  64:	ldp	x20, x19, [sp, #80]
  68:	ldp	x22, x21, [sp, #64]
  6c:	ldp	x29, x30, [sp, #48]
  70:	add	sp, sp, #0x60
  74:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_9CodeModel5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_:

0000000000000000 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>:
   0:	sub	sp, sp, #0x70
   4:	stp	x29, x30, [sp, #48]
   8:	stp	x24, x23, [sp, #64]
   c:	stp	x22, x21, [sp, #80]
  10:	stp	x20, x19, [sp, #96]
  14:	add	x29, sp, #0x30
  18:	mov	x22, x5
  1c:	mov	x23, x4
  20:	mov	x24, x3
  24:	mov	x19, x2
  28:	mov	x20, x1
  2c:	mov	x21, x0
  30:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
  34:	ldr	w8, [x21, #24]
  38:	cmp	w8, w0
  3c:	b.ne	9c <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_+0x9c>  // b.any
  40:	ldr	w8, [x24]
  44:	stp	x20, x19, [sp]
  48:	stp	x23, x22, [sp, #16]
  4c:	adrp	x9, 0 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  50:	ldr	x9, [x9]
  54:	mov	w10, #0x1                   	// #1
  58:	add	x0, x21, #0x10
  5c:	mov	x1, sp
  60:	add	x9, x9, #0x10
  64:	strb	w10, [sp, #44]
  68:	str	x9, [sp, #32]
  6c:	str	w8, [sp, #40]
  70:	bl	0 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  74:	ldr	x0, [x21, #8]
  78:	mov	x1, x20
  7c:	mov	x2, x19
  80:	bl	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
  84:	ldp	x20, x19, [sp, #96]
  88:	ldp	x22, x21, [sp, #80]
  8c:	ldp	x24, x23, [sp, #64]
  90:	ldp	x29, x30, [sp, #48]
  94:	add	sp, sp, #0x70
  98:	ret
  9c:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  a0:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  a4:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_9CodeModel5ModelEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  a8:	add	x0, x0, #0x0
  ac:	add	x1, x1, #0x0
  b0:	add	x3, x3, #0x0
  b4:	mov	w2, #0x355                 	// #853
  b8:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_9CodeModel5ModelEE10OptionInfoELb0EE9push_backERKS6_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_9CodeModel5ModelEE10OptionInfoELb0EE9push_backERKS6_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldp	w8, w9, [x0, #8]
  10:	mov	x19, x0
  14:	mov	x20, x1
  18:	cmp	w8, w9
  1c:	b.cs	84 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_9CodeModel5ModelEE10OptionInfoELb0EE9push_backERKS6_+0x84>  // b.hs, b.nlast
  20:	ldr	x9, [x19]
  24:	mov	w10, #0x30                  	// #48
  28:	ldp	q0, q1, [x20]
  2c:	umaddl	x8, w8, w10, x9
  30:	adrp	x9, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_9CodeModel5ModelEE10OptionInfoELb0EE9push_backERKS6_>
  34:	ldr	x9, [x9]
  38:	adrp	x10, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_9CodeModel5ModelEE10OptionInfoELb0EE9push_backERKS6_>
  3c:	ldr	x10, [x10]
  40:	stp	q0, q1, [x8]
  44:	add	x9, x9, #0x10
  48:	str	x9, [x8, #32]
  4c:	ldrb	w9, [x20, #44]
  50:	ldr	w11, [x20, #40]
  54:	add	x10, x10, #0x10
  58:	str	x10, [x8, #32]
  5c:	strb	w9, [x8, #44]
  60:	str	w11, [x8, #40]
  64:	ldp	w8, w9, [x19, #8]
  68:	cmp	w8, w9
  6c:	b.cs	98 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_9CodeModel5ModelEE10OptionInfoELb0EE9push_backERKS6_+0x98>  // b.hs, b.nlast
  70:	add	w8, w8, #0x1
  74:	str	w8, [x19, #8]
  78:	ldp	x20, x19, [sp, #16]
  7c:	ldp	x29, x30, [sp], #32
  80:	ret
  84:	mov	x0, x19
  88:	mov	x1, xzr
  8c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_9CodeModel5ModelEE10OptionInfoELb0EE9push_backERKS6_>
  90:	ldr	w8, [x19, #8]
  94:	b	20 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_9CodeModel5ModelEE10OptionInfoELb0EE9push_backERKS6_+0x20>
  98:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_9CodeModel5ModelEE10OptionInfoELb0EE9push_backERKS6_>
  9c:	adrp	x1, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_9CodeModel5ModelEE10OptionInfoELb0EE9push_backERKS6_>
  a0:	adrp	x3, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_9CodeModel5ModelEE10OptionInfoELb0EE9push_backERKS6_>
  a4:	add	x0, x0, #0x0
  a8:	add	x1, x1, #0x0
  ac:	add	x3, x3, #0x0
  b0:	mov	w2, #0x43                  	// #67
  b4:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_9CodeModel5ModelEE10OptionInfoELb0EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_9CodeModel5ModelEE10OptionInfoELb0EE4growEm>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x20, x1
  14:	lsr	x8, x1, #32
  18:	mov	x19, x0
  1c:	cbz	x8, 30 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_9CodeModel5ModelEE10OptionInfoELb0EE4growEm+0x30>
  20:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_9CodeModel5ModelEE10OptionInfoELb0EE4growEm>
  24:	add	x0, x0, #0x0
  28:	mov	w1, #0x1                   	// #1
  2c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  30:	ldr	w8, [x19, #12]
  34:	add	x8, x8, #0x2
  38:	orr	x8, x8, x8, lsr #1
  3c:	orr	x8, x8, x8, lsr #2
  40:	orr	x8, x8, x8, lsr #4
  44:	orr	x8, x8, x8, lsr #8
  48:	orr	x8, x8, x8, lsr #16
  4c:	orr	x8, x8, x8, lsr #32
  50:	add	x9, x8, #0x1
  54:	cmp	x9, x20
  58:	csinc	x8, x20, x8, cc  // cc = lo, ul, last
  5c:	mov	w9, #0xffffffff            	// #-1
  60:	cmp	x8, x9
  64:	csel	x21, x8, x9, cc  // cc = lo, ul, last
  68:	add	x8, x21, x21, lsl #1
  6c:	lsl	x0, x8, #4
  70:	bl	0 <malloc>
  74:	mov	x20, x0
  78:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_9CodeModel5ModelEE10OptionInfoELb0EE4growEm+0xb8>
  7c:	cbz	x21, 98 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_9CodeModel5ModelEE10OptionInfoELb0EE4growEm+0x98>
  80:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_9CodeModel5ModelEE10OptionInfoELb0EE4growEm>
  84:	add	x0, x0, #0x0
  88:	mov	w1, #0x1                   	// #1
  8c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  90:	mov	x20, xzr
  94:	b	b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_9CodeModel5ModelEE10OptionInfoELb0EE4growEm+0xb8>
  98:	mov	w0, #0x1                   	// #1
  9c:	bl	0 <malloc>
  a0:	mov	x20, x0
  a4:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_9CodeModel5ModelEE10OptionInfoELb0EE4growEm+0xb8>
  a8:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_9CodeModel5ModelEE10OptionInfoELb0EE4growEm>
  ac:	add	x0, x0, #0x0
  b0:	mov	w1, #0x1                   	// #1
  b4:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  b8:	ldr	w8, [x19, #8]
  bc:	ldr	x0, [x19]
  c0:	cbz	w8, 11c <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_9CodeModel5ModelEE10OptionInfoELb0EE4growEm+0x11c>
  c4:	adrp	x10, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_9CodeModel5ModelEE10OptionInfoELb0EE4growEm>
  c8:	adrp	x11, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_9CodeModel5ModelEE10OptionInfoELb0EE4growEm>
  cc:	ldr	x10, [x10]
  d0:	ldr	x11, [x11]
  d4:	mov	w9, #0x30                  	// #48
  d8:	madd	x8, x8, x9, x0
  dc:	add	x9, x10, #0x10
  e0:	add	x10, x11, #0x10
  e4:	mov	x11, x20
  e8:	ldp	q1, q0, [x0]
  ec:	str	x9, [x11, #32]
  f0:	stp	q1, q0, [x11]
  f4:	ldr	w12, [x0, #40]
  f8:	ldrb	w13, [x0, #44]
  fc:	add	x0, x0, #0x30
 100:	str	x10, [x11, #32]
 104:	cmp	x0, x8
 108:	strb	w13, [x11, #44]
 10c:	str	w12, [x11, #40]
 110:	add	x11, x11, #0x30
 114:	b.ne	e8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_9CodeModel5ModelEE10OptionInfoELb0EE4growEm+0xe8>  // b.any
 118:	ldr	x0, [x19]
 11c:	add	x8, x19, #0x10
 120:	cmp	x0, x8
 124:	b.eq	12c <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_9CodeModel5ModelEE10OptionInfoELb0EE4growEm+0x12c>  // b.none
 128:	bl	0 <free>
 12c:	str	x20, [x19]
 130:	str	w21, [x19, #12]
 134:	ldp	x20, x19, [sp, #32]
 138:	ldr	x21, [sp, #16]
 13c:	ldp	x29, x30, [sp], #48
 140:	ret

Disassembly of section .text._ZN4llvm2cl5applyINS0_3optINS_17ExceptionHandlingELb0ENS0_6parserIS3_EEEEA16_cJNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEvPT_RKT0_DpRKT1_:

0000000000000000 <_ZN4llvm2cl5applyINS0_3optINS_17ExceptionHandlingELb0ENS0_6parserIS3_EEEEA16_cJNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEvPT_RKT0_DpRKT1_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	str	x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	mov	x23, x0
  18:	mov	x0, x1
  1c:	mov	x19, x4
  20:	mov	x20, x3
  24:	mov	x21, x2
  28:	mov	x22, x1
  2c:	bl	0 <strlen>
  30:	mov	x2, x0
  34:	mov	x0, x23
  38:	mov	x1, x22
  3c:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  40:	ldr	q0, [x21]
  44:	mov	w10, #0x1                   	// #1
  48:	mov	x0, x19
  4c:	mov	x1, x23
  50:	str	q0, [x23, #32]
  54:	ldr	x8, [x20]
  58:	ldr	w9, [x8]
  5c:	strb	w10, [x23, #156]
  60:	str	w9, [x23, #136]
  64:	ldr	w8, [x8]
  68:	str	w8, [x23, #152]
  6c:	ldp	x20, x19, [sp, #48]
  70:	ldp	x22, x21, [sp, #32]
  74:	ldr	x23, [sp, #16]
  78:	ldp	x29, x30, [sp], #64
  7c:	b	0 <_ZN4llvm2cl5applyINS0_3optINS_17ExceptionHandlingELb0ENS0_6parserIS3_EEEEA16_cJNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEvPT_RKT0_DpRKT1_>

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm17ExceptionHandlingEENS0_2cl3optIS1_Lb0ENS5_6parserIS1_EEEUlS3_E_EE9_M_invokeERKSt9_Any_dataS3_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm17ExceptionHandlingEENS0_2cl3optIS1_Lb0ENS5_6parserIS1_EEEUlS3_E_EE9_M_invokeERKSt9_Any_dataS3_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_17ExceptionHandlingELb0ENS2_6parserIS4_EEEUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_17ExceptionHandlingELb0ENS2_6parserIS4_EEEUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.ne	c <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_17ExceptionHandlingELb0ENS2_6parserIS4_EEEUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation+0xc>  // b.any
   8:	str	x1, [x0]
   c:	mov	w0, wzr
  10:	ret

Disassembly of section .text._ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_17ExceptionHandlingELb0ENS0_6parserIS4_EEEEEEvRT_:

0000000000000000 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_17ExceptionHandlingELb0ENS0_6parserIS4_EEEEEEvRT_>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #48]
   8:	stp	x22, x21, [sp, #64]
   c:	stp	x20, x19, [sp, #80]
  10:	add	x29, sp, #0x30
  14:	ldr	w8, [x0, #8]
  18:	cbz	w8, 64 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_17ExceptionHandlingELb0ENS0_6parserIS4_EEEEEEvRT_+0x64>
  1c:	ldr	x21, [x0]
  20:	mov	x9, sp
  24:	add	x8, x8, x8, lsl #2
  28:	add	x19, x1, #0xa0
  2c:	add	x20, x9, #0x10
  30:	lsl	x22, x8, #3
  34:	ldp	q0, q1, [x21]
  38:	ldr	x5, [x21, #32]
  3c:	mov	x0, x19
  40:	mov	x3, x20
  44:	stp	q0, q1, [sp]
  48:	ldp	x1, x2, [sp]
  4c:	ldr	x4, [sp, #24]
  50:	str	x5, [sp, #32]
  54:	bl	0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_17ExceptionHandlingELb0ENS0_6parserIS4_EEEEEEvRT_>
  58:	subs	x22, x22, #0x28
  5c:	add	x21, x21, #0x28
  60:	b.ne	34 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_17ExceptionHandlingELb0ENS0_6parserIS4_EEEEEEvRT_+0x34>  // b.any
  64:	ldp	x20, x19, [sp, #80]
  68:	ldp	x22, x21, [sp, #64]
  6c:	ldp	x29, x30, [sp, #48]
  70:	add	sp, sp, #0x60
  74:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_17ExceptionHandlingEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_:

0000000000000000 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>:
   0:	sub	sp, sp, #0x70
   4:	stp	x29, x30, [sp, #48]
   8:	stp	x24, x23, [sp, #64]
   c:	stp	x22, x21, [sp, #80]
  10:	stp	x20, x19, [sp, #96]
  14:	add	x29, sp, #0x30
  18:	mov	x22, x5
  1c:	mov	x23, x4
  20:	mov	x24, x3
  24:	mov	x19, x2
  28:	mov	x20, x1
  2c:	mov	x21, x0
  30:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
  34:	ldr	w8, [x21, #24]
  38:	cmp	w8, w0
  3c:	b.ne	9c <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_+0x9c>  // b.any
  40:	ldr	w8, [x24]
  44:	stp	x20, x19, [sp]
  48:	stp	x23, x22, [sp, #16]
  4c:	adrp	x9, 0 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  50:	ldr	x9, [x9]
  54:	mov	w10, #0x1                   	// #1
  58:	add	x0, x21, #0x10
  5c:	mov	x1, sp
  60:	add	x9, x9, #0x10
  64:	strb	w10, [sp, #44]
  68:	str	x9, [sp, #32]
  6c:	str	w8, [sp, #40]
  70:	bl	0 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  74:	ldr	x0, [x21, #8]
  78:	mov	x1, x20
  7c:	mov	x2, x19
  80:	bl	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
  84:	ldp	x20, x19, [sp, #96]
  88:	ldp	x22, x21, [sp, #80]
  8c:	ldp	x24, x23, [sp, #64]
  90:	ldp	x29, x30, [sp, #48]
  94:	add	sp, sp, #0x70
  98:	ret
  9c:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  a0:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  a4:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_17ExceptionHandlingEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  a8:	add	x0, x0, #0x0
  ac:	add	x1, x1, #0x0
  b0:	add	x3, x3, #0x0
  b4:	mov	w2, #0x355                 	// #853
  b8:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_17ExceptionHandlingEE10OptionInfoELb0EE9push_backERKS5_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_17ExceptionHandlingEE10OptionInfoELb0EE9push_backERKS5_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldp	w8, w9, [x0, #8]
  10:	mov	x19, x0
  14:	mov	x20, x1
  18:	cmp	w8, w9
  1c:	b.cs	84 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_17ExceptionHandlingEE10OptionInfoELb0EE9push_backERKS5_+0x84>  // b.hs, b.nlast
  20:	ldr	x9, [x19]
  24:	mov	w10, #0x30                  	// #48
  28:	ldp	q0, q1, [x20]
  2c:	umaddl	x8, w8, w10, x9
  30:	adrp	x9, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_17ExceptionHandlingEE10OptionInfoELb0EE9push_backERKS5_>
  34:	ldr	x9, [x9]
  38:	adrp	x10, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_17ExceptionHandlingEE10OptionInfoELb0EE9push_backERKS5_>
  3c:	ldr	x10, [x10]
  40:	stp	q0, q1, [x8]
  44:	add	x9, x9, #0x10
  48:	str	x9, [x8, #32]
  4c:	ldrb	w9, [x20, #44]
  50:	ldr	w11, [x20, #40]
  54:	add	x10, x10, #0x10
  58:	str	x10, [x8, #32]
  5c:	strb	w9, [x8, #44]
  60:	str	w11, [x8, #40]
  64:	ldp	w8, w9, [x19, #8]
  68:	cmp	w8, w9
  6c:	b.cs	98 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_17ExceptionHandlingEE10OptionInfoELb0EE9push_backERKS5_+0x98>  // b.hs, b.nlast
  70:	add	w8, w8, #0x1
  74:	str	w8, [x19, #8]
  78:	ldp	x20, x19, [sp, #16]
  7c:	ldp	x29, x30, [sp], #32
  80:	ret
  84:	mov	x0, x19
  88:	mov	x1, xzr
  8c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_17ExceptionHandlingEE10OptionInfoELb0EE9push_backERKS5_>
  90:	ldr	w8, [x19, #8]
  94:	b	20 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_17ExceptionHandlingEE10OptionInfoELb0EE9push_backERKS5_+0x20>
  98:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_17ExceptionHandlingEE10OptionInfoELb0EE9push_backERKS5_>
  9c:	adrp	x1, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_17ExceptionHandlingEE10OptionInfoELb0EE9push_backERKS5_>
  a0:	adrp	x3, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_17ExceptionHandlingEE10OptionInfoELb0EE9push_backERKS5_>
  a4:	add	x0, x0, #0x0
  a8:	add	x1, x1, #0x0
  ac:	add	x3, x3, #0x0
  b0:	mov	w2, #0x43                  	// #67
  b4:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_17ExceptionHandlingEE10OptionInfoELb0EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_17ExceptionHandlingEE10OptionInfoELb0EE4growEm>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x20, x1
  14:	lsr	x8, x1, #32
  18:	mov	x19, x0
  1c:	cbz	x8, 30 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_17ExceptionHandlingEE10OptionInfoELb0EE4growEm+0x30>
  20:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_17ExceptionHandlingEE10OptionInfoELb0EE4growEm>
  24:	add	x0, x0, #0x0
  28:	mov	w1, #0x1                   	// #1
  2c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  30:	ldr	w8, [x19, #12]
  34:	add	x8, x8, #0x2
  38:	orr	x8, x8, x8, lsr #1
  3c:	orr	x8, x8, x8, lsr #2
  40:	orr	x8, x8, x8, lsr #4
  44:	orr	x8, x8, x8, lsr #8
  48:	orr	x8, x8, x8, lsr #16
  4c:	orr	x8, x8, x8, lsr #32
  50:	add	x9, x8, #0x1
  54:	cmp	x9, x20
  58:	csinc	x8, x20, x8, cc  // cc = lo, ul, last
  5c:	mov	w9, #0xffffffff            	// #-1
  60:	cmp	x8, x9
  64:	csel	x21, x8, x9, cc  // cc = lo, ul, last
  68:	add	x8, x21, x21, lsl #1
  6c:	lsl	x0, x8, #4
  70:	bl	0 <malloc>
  74:	mov	x20, x0
  78:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_17ExceptionHandlingEE10OptionInfoELb0EE4growEm+0xb8>
  7c:	cbz	x21, 98 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_17ExceptionHandlingEE10OptionInfoELb0EE4growEm+0x98>
  80:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_17ExceptionHandlingEE10OptionInfoELb0EE4growEm>
  84:	add	x0, x0, #0x0
  88:	mov	w1, #0x1                   	// #1
  8c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  90:	mov	x20, xzr
  94:	b	b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_17ExceptionHandlingEE10OptionInfoELb0EE4growEm+0xb8>
  98:	mov	w0, #0x1                   	// #1
  9c:	bl	0 <malloc>
  a0:	mov	x20, x0
  a4:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_17ExceptionHandlingEE10OptionInfoELb0EE4growEm+0xb8>
  a8:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_17ExceptionHandlingEE10OptionInfoELb0EE4growEm>
  ac:	add	x0, x0, #0x0
  b0:	mov	w1, #0x1                   	// #1
  b4:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  b8:	ldr	w8, [x19, #8]
  bc:	ldr	x0, [x19]
  c0:	cbz	w8, 11c <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_17ExceptionHandlingEE10OptionInfoELb0EE4growEm+0x11c>
  c4:	adrp	x10, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_17ExceptionHandlingEE10OptionInfoELb0EE4growEm>
  c8:	adrp	x11, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_17ExceptionHandlingEE10OptionInfoELb0EE4growEm>
  cc:	ldr	x10, [x10]
  d0:	ldr	x11, [x11]
  d4:	mov	w9, #0x30                  	// #48
  d8:	madd	x8, x8, x9, x0
  dc:	add	x9, x10, #0x10
  e0:	add	x10, x11, #0x10
  e4:	mov	x11, x20
  e8:	ldp	q1, q0, [x0]
  ec:	str	x9, [x11, #32]
  f0:	stp	q1, q0, [x11]
  f4:	ldr	w12, [x0, #40]
  f8:	ldrb	w13, [x0, #44]
  fc:	add	x0, x0, #0x30
 100:	str	x10, [x11, #32]
 104:	cmp	x0, x8
 108:	strb	w13, [x11, #44]
 10c:	str	w12, [x11, #40]
 110:	add	x11, x11, #0x30
 114:	b.ne	e8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_17ExceptionHandlingEE10OptionInfoELb0EE4growEm+0xe8>  // b.any
 118:	ldr	x0, [x19]
 11c:	add	x8, x19, #0x10
 120:	cmp	x0, x8
 124:	b.eq	12c <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_17ExceptionHandlingEE10OptionInfoELb0EE4growEm+0x12c>  // b.none
 128:	bl	0 <free>
 12c:	str	x20, [x19]
 130:	str	w21, [x19, #12]
 134:	ldp	x20, x19, [sp, #32]
 138:	ldr	x21, [sp, #16]
 13c:	ldp	x29, x30, [sp], #48
 140:	ret

Disassembly of section .text._ZN4llvm2cl5applyINS0_3optINS_15CodeGenFileTypeELb0ENS0_6parserIS3_EEEEA9_cJNS0_11initializerIS3_EENS0_4descENS0_11ValuesClassEEEEvPT_RKT0_DpRKT1_:

0000000000000000 <_ZN4llvm2cl5applyINS0_3optINS_15CodeGenFileTypeELb0ENS0_6parserIS3_EEEEA9_cJNS0_11initializerIS3_EENS0_4descENS0_11ValuesClassEEEEvPT_RKT0_DpRKT1_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	str	x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	mov	x23, x0
  18:	mov	x0, x1
  1c:	mov	x19, x4
  20:	mov	x20, x3
  24:	mov	x21, x2
  28:	mov	x22, x1
  2c:	bl	0 <strlen>
  30:	mov	x2, x0
  34:	mov	x0, x23
  38:	mov	x1, x22
  3c:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  40:	ldr	x8, [x21]
  44:	mov	w10, #0x1                   	// #1
  48:	mov	x0, x19
  4c:	mov	x1, x23
  50:	ldr	w9, [x8]
  54:	strb	w10, [x23, #156]
  58:	str	w9, [x23, #136]
  5c:	ldr	w8, [x8]
  60:	str	w8, [x23, #152]
  64:	ldr	q0, [x20]
  68:	str	q0, [x23, #32]
  6c:	ldp	x20, x19, [sp, #48]
  70:	ldp	x22, x21, [sp, #32]
  74:	ldr	x23, [sp, #16]
  78:	ldp	x29, x30, [sp], #64
  7c:	b	0 <_ZN4llvm2cl5applyINS0_3optINS_15CodeGenFileTypeELb0ENS0_6parserIS3_EEEEA9_cJNS0_11initializerIS3_EENS0_4descENS0_11ValuesClassEEEEvPT_RKT0_DpRKT1_>

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm15CodeGenFileTypeEENS0_2cl3optIS1_Lb0ENS5_6parserIS1_EEEUlS3_E_EE9_M_invokeERKSt9_Any_dataS3_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm15CodeGenFileTypeEENS0_2cl3optIS1_Lb0ENS5_6parserIS1_EEEUlS3_E_EE9_M_invokeERKSt9_Any_dataS3_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_15CodeGenFileTypeELb0ENS2_6parserIS4_EEEUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_15CodeGenFileTypeELb0ENS2_6parserIS4_EEEUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.ne	c <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_15CodeGenFileTypeELb0ENS2_6parserIS4_EEEUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation+0xc>  // b.any
   8:	str	x1, [x0]
   c:	mov	w0, wzr
  10:	ret

Disassembly of section .text._ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_15CodeGenFileTypeELb0ENS0_6parserIS4_EEEEEEvRT_:

0000000000000000 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_15CodeGenFileTypeELb0ENS0_6parserIS4_EEEEEEvRT_>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #48]
   8:	stp	x22, x21, [sp, #64]
   c:	stp	x20, x19, [sp, #80]
  10:	add	x29, sp, #0x30
  14:	ldr	w8, [x0, #8]
  18:	cbz	w8, 64 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_15CodeGenFileTypeELb0ENS0_6parserIS4_EEEEEEvRT_+0x64>
  1c:	ldr	x21, [x0]
  20:	mov	x9, sp
  24:	add	x8, x8, x8, lsl #2
  28:	add	x19, x1, #0xa0
  2c:	add	x20, x9, #0x10
  30:	lsl	x22, x8, #3
  34:	ldp	q0, q1, [x21]
  38:	ldr	x5, [x21, #32]
  3c:	mov	x0, x19
  40:	mov	x3, x20
  44:	stp	q0, q1, [sp]
  48:	ldp	x1, x2, [sp]
  4c:	ldr	x4, [sp, #24]
  50:	str	x5, [sp, #32]
  54:	bl	0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_15CodeGenFileTypeELb0ENS0_6parserIS4_EEEEEEvRT_>
  58:	subs	x22, x22, #0x28
  5c:	add	x21, x21, #0x28
  60:	b.ne	34 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_15CodeGenFileTypeELb0ENS0_6parserIS4_EEEEEEvRT_+0x34>  // b.any
  64:	ldp	x20, x19, [sp, #80]
  68:	ldp	x22, x21, [sp, #64]
  6c:	ldp	x29, x30, [sp, #48]
  70:	add	sp, sp, #0x60
  74:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_15CodeGenFileTypeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_:

0000000000000000 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>:
   0:	sub	sp, sp, #0x70
   4:	stp	x29, x30, [sp, #48]
   8:	stp	x24, x23, [sp, #64]
   c:	stp	x22, x21, [sp, #80]
  10:	stp	x20, x19, [sp, #96]
  14:	add	x29, sp, #0x30
  18:	mov	x22, x5
  1c:	mov	x23, x4
  20:	mov	x24, x3
  24:	mov	x19, x2
  28:	mov	x20, x1
  2c:	mov	x21, x0
  30:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
  34:	ldr	w8, [x21, #24]
  38:	cmp	w8, w0
  3c:	b.ne	9c <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_+0x9c>  // b.any
  40:	ldr	w8, [x24]
  44:	stp	x20, x19, [sp]
  48:	stp	x23, x22, [sp, #16]
  4c:	adrp	x9, 0 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  50:	ldr	x9, [x9]
  54:	mov	w10, #0x1                   	// #1
  58:	add	x0, x21, #0x10
  5c:	mov	x1, sp
  60:	add	x9, x9, #0x10
  64:	strb	w10, [sp, #44]
  68:	str	x9, [sp, #32]
  6c:	str	w8, [sp, #40]
  70:	bl	0 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  74:	ldr	x0, [x21, #8]
  78:	mov	x1, x20
  7c:	mov	x2, x19
  80:	bl	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
  84:	ldp	x20, x19, [sp, #96]
  88:	ldp	x22, x21, [sp, #80]
  8c:	ldp	x24, x23, [sp, #64]
  90:	ldp	x29, x30, [sp, #48]
  94:	add	sp, sp, #0x70
  98:	ret
  9c:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  a0:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  a4:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_15CodeGenFileTypeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  a8:	add	x0, x0, #0x0
  ac:	add	x1, x1, #0x0
  b0:	add	x3, x3, #0x0
  b4:	mov	w2, #0x355                 	// #853
  b8:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_15CodeGenFileTypeEE10OptionInfoELb0EE9push_backERKS5_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_15CodeGenFileTypeEE10OptionInfoELb0EE9push_backERKS5_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldp	w8, w9, [x0, #8]
  10:	mov	x19, x0
  14:	mov	x20, x1
  18:	cmp	w8, w9
  1c:	b.cs	84 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_15CodeGenFileTypeEE10OptionInfoELb0EE9push_backERKS5_+0x84>  // b.hs, b.nlast
  20:	ldr	x9, [x19]
  24:	mov	w10, #0x30                  	// #48
  28:	ldp	q0, q1, [x20]
  2c:	umaddl	x8, w8, w10, x9
  30:	adrp	x9, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_15CodeGenFileTypeEE10OptionInfoELb0EE9push_backERKS5_>
  34:	ldr	x9, [x9]
  38:	adrp	x10, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_15CodeGenFileTypeEE10OptionInfoELb0EE9push_backERKS5_>
  3c:	ldr	x10, [x10]
  40:	stp	q0, q1, [x8]
  44:	add	x9, x9, #0x10
  48:	str	x9, [x8, #32]
  4c:	ldrb	w9, [x20, #44]
  50:	ldr	w11, [x20, #40]
  54:	add	x10, x10, #0x10
  58:	str	x10, [x8, #32]
  5c:	strb	w9, [x8, #44]
  60:	str	w11, [x8, #40]
  64:	ldp	w8, w9, [x19, #8]
  68:	cmp	w8, w9
  6c:	b.cs	98 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_15CodeGenFileTypeEE10OptionInfoELb0EE9push_backERKS5_+0x98>  // b.hs, b.nlast
  70:	add	w8, w8, #0x1
  74:	str	w8, [x19, #8]
  78:	ldp	x20, x19, [sp, #16]
  7c:	ldp	x29, x30, [sp], #32
  80:	ret
  84:	mov	x0, x19
  88:	mov	x1, xzr
  8c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_15CodeGenFileTypeEE10OptionInfoELb0EE9push_backERKS5_>
  90:	ldr	w8, [x19, #8]
  94:	b	20 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_15CodeGenFileTypeEE10OptionInfoELb0EE9push_backERKS5_+0x20>
  98:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_15CodeGenFileTypeEE10OptionInfoELb0EE9push_backERKS5_>
  9c:	adrp	x1, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_15CodeGenFileTypeEE10OptionInfoELb0EE9push_backERKS5_>
  a0:	adrp	x3, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_15CodeGenFileTypeEE10OptionInfoELb0EE9push_backERKS5_>
  a4:	add	x0, x0, #0x0
  a8:	add	x1, x1, #0x0
  ac:	add	x3, x3, #0x0
  b0:	mov	w2, #0x43                  	// #67
  b4:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_15CodeGenFileTypeEE10OptionInfoELb0EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_15CodeGenFileTypeEE10OptionInfoELb0EE4growEm>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x20, x1
  14:	lsr	x8, x1, #32
  18:	mov	x19, x0
  1c:	cbz	x8, 30 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_15CodeGenFileTypeEE10OptionInfoELb0EE4growEm+0x30>
  20:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_15CodeGenFileTypeEE10OptionInfoELb0EE4growEm>
  24:	add	x0, x0, #0x0
  28:	mov	w1, #0x1                   	// #1
  2c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  30:	ldr	w8, [x19, #12]
  34:	add	x8, x8, #0x2
  38:	orr	x8, x8, x8, lsr #1
  3c:	orr	x8, x8, x8, lsr #2
  40:	orr	x8, x8, x8, lsr #4
  44:	orr	x8, x8, x8, lsr #8
  48:	orr	x8, x8, x8, lsr #16
  4c:	orr	x8, x8, x8, lsr #32
  50:	add	x9, x8, #0x1
  54:	cmp	x9, x20
  58:	csinc	x8, x20, x8, cc  // cc = lo, ul, last
  5c:	mov	w9, #0xffffffff            	// #-1
  60:	cmp	x8, x9
  64:	csel	x21, x8, x9, cc  // cc = lo, ul, last
  68:	add	x8, x21, x21, lsl #1
  6c:	lsl	x0, x8, #4
  70:	bl	0 <malloc>
  74:	mov	x20, x0
  78:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_15CodeGenFileTypeEE10OptionInfoELb0EE4growEm+0xb8>
  7c:	cbz	x21, 98 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_15CodeGenFileTypeEE10OptionInfoELb0EE4growEm+0x98>
  80:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_15CodeGenFileTypeEE10OptionInfoELb0EE4growEm>
  84:	add	x0, x0, #0x0
  88:	mov	w1, #0x1                   	// #1
  8c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  90:	mov	x20, xzr
  94:	b	b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_15CodeGenFileTypeEE10OptionInfoELb0EE4growEm+0xb8>
  98:	mov	w0, #0x1                   	// #1
  9c:	bl	0 <malloc>
  a0:	mov	x20, x0
  a4:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_15CodeGenFileTypeEE10OptionInfoELb0EE4growEm+0xb8>
  a8:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_15CodeGenFileTypeEE10OptionInfoELb0EE4growEm>
  ac:	add	x0, x0, #0x0
  b0:	mov	w1, #0x1                   	// #1
  b4:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  b8:	ldr	w8, [x19, #8]
  bc:	ldr	x0, [x19]
  c0:	cbz	w8, 11c <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_15CodeGenFileTypeEE10OptionInfoELb0EE4growEm+0x11c>
  c4:	adrp	x10, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_15CodeGenFileTypeEE10OptionInfoELb0EE4growEm>
  c8:	adrp	x11, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_15CodeGenFileTypeEE10OptionInfoELb0EE4growEm>
  cc:	ldr	x10, [x10]
  d0:	ldr	x11, [x11]
  d4:	mov	w9, #0x30                  	// #48
  d8:	madd	x8, x8, x9, x0
  dc:	add	x9, x10, #0x10
  e0:	add	x10, x11, #0x10
  e4:	mov	x11, x20
  e8:	ldp	q1, q0, [x0]
  ec:	str	x9, [x11, #32]
  f0:	stp	q1, q0, [x11]
  f4:	ldr	w12, [x0, #40]
  f8:	ldrb	w13, [x0, #44]
  fc:	add	x0, x0, #0x30
 100:	str	x10, [x11, #32]
 104:	cmp	x0, x8
 108:	strb	w13, [x11, #44]
 10c:	str	w12, [x11, #40]
 110:	add	x11, x11, #0x30
 114:	b.ne	e8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_15CodeGenFileTypeEE10OptionInfoELb0EE4growEm+0xe8>  // b.any
 118:	ldr	x0, [x19]
 11c:	add	x8, x19, #0x10
 120:	cmp	x0, x8
 124:	b.eq	12c <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_15CodeGenFileTypeEE10OptionInfoELb0EE4growEm+0x12c>  // b.none
 128:	bl	0 <free>
 12c:	str	x20, [x19]
 130:	str	w21, [x19, #12]
 134:	ldp	x20, x19, [sp, #32]
 138:	ldr	x21, [sp, #16]
 13c:	ldp	x29, x30, [sp], #48
 140:	ret

Disassembly of section .text._ZN4llvm2cl5applyINS0_3optINS_12FramePointer2FPELb0ENS0_6parserIS4_EEEEA14_cJNS0_4descENS0_11initializerIS4_EENS0_11ValuesClassEEEEvPT_RKT0_DpRKT1_:

0000000000000000 <_ZN4llvm2cl5applyINS0_3optINS_12FramePointer2FPELb0ENS0_6parserIS4_EEEEA14_cJNS0_4descENS0_11initializerIS4_EENS0_11ValuesClassEEEEvPT_RKT0_DpRKT1_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	str	x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	mov	x23, x0
  18:	mov	x0, x1
  1c:	mov	x19, x4
  20:	mov	x20, x3
  24:	mov	x21, x2
  28:	mov	x22, x1
  2c:	bl	0 <strlen>
  30:	mov	x2, x0
  34:	mov	x0, x23
  38:	mov	x1, x22
  3c:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  40:	ldr	q0, [x21]
  44:	mov	w10, #0x1                   	// #1
  48:	mov	x0, x19
  4c:	mov	x1, x23
  50:	str	q0, [x23, #32]
  54:	ldr	x8, [x20]
  58:	ldr	w9, [x8]
  5c:	strb	w10, [x23, #156]
  60:	str	w9, [x23, #136]
  64:	ldr	w8, [x8]
  68:	str	w8, [x23, #152]
  6c:	ldp	x20, x19, [sp, #48]
  70:	ldp	x22, x21, [sp, #32]
  74:	ldr	x23, [sp, #16]
  78:	ldp	x29, x30, [sp], #64
  7c:	b	0 <_ZN4llvm2cl5applyINS0_3optINS_12FramePointer2FPELb0ENS0_6parserIS4_EEEEA14_cJNS0_4descENS0_11initializerIS4_EENS0_11ValuesClassEEEEvPT_RKT0_DpRKT1_>

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm12FramePointer2FPEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEEUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm12FramePointer2FPEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEEUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_12FramePointer2FPELb0ENS2_6parserIS5_EEEUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_12FramePointer2FPELb0ENS2_6parserIS5_EEEUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.ne	c <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_12FramePointer2FPELb0ENS2_6parserIS5_EEEUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation+0xc>  // b.any
   8:	str	x1, [x0]
   c:	mov	w0, wzr
  10:	ret

Disassembly of section .text._ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_12FramePointer2FPELb0ENS0_6parserIS5_EEEEEEvRT_:

0000000000000000 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_12FramePointer2FPELb0ENS0_6parserIS5_EEEEEEvRT_>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #48]
   8:	stp	x22, x21, [sp, #64]
   c:	stp	x20, x19, [sp, #80]
  10:	add	x29, sp, #0x30
  14:	ldr	w8, [x0, #8]
  18:	cbz	w8, 64 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_12FramePointer2FPELb0ENS0_6parserIS5_EEEEEEvRT_+0x64>
  1c:	ldr	x21, [x0]
  20:	mov	x9, sp
  24:	add	x8, x8, x8, lsl #2
  28:	add	x19, x1, #0xa0
  2c:	add	x20, x9, #0x10
  30:	lsl	x22, x8, #3
  34:	ldp	q0, q1, [x21]
  38:	ldr	x5, [x21, #32]
  3c:	mov	x0, x19
  40:	mov	x3, x20
  44:	stp	q0, q1, [sp]
  48:	ldp	x1, x2, [sp]
  4c:	ldr	x4, [sp, #24]
  50:	str	x5, [sp, #32]
  54:	bl	0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_12FramePointer2FPELb0ENS0_6parserIS5_EEEEEEvRT_>
  58:	subs	x22, x22, #0x28
  5c:	add	x21, x21, #0x28
  60:	b.ne	34 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_12FramePointer2FPELb0ENS0_6parserIS5_EEEEEEvRT_+0x34>  // b.any
  64:	ldp	x20, x19, [sp, #80]
  68:	ldp	x22, x21, [sp, #64]
  6c:	ldp	x29, x30, [sp, #48]
  70:	add	sp, sp, #0x60
  74:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_12FramePointer2FPEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_:

0000000000000000 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>:
   0:	sub	sp, sp, #0x70
   4:	stp	x29, x30, [sp, #48]
   8:	stp	x24, x23, [sp, #64]
   c:	stp	x22, x21, [sp, #80]
  10:	stp	x20, x19, [sp, #96]
  14:	add	x29, sp, #0x30
  18:	mov	x22, x5
  1c:	mov	x23, x4
  20:	mov	x24, x3
  24:	mov	x19, x2
  28:	mov	x20, x1
  2c:	mov	x21, x0
  30:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
  34:	ldr	w8, [x21, #24]
  38:	cmp	w8, w0
  3c:	b.ne	9c <_ZN4llvm2cl6parserINS_12FramePointer2FPEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_+0x9c>  // b.any
  40:	ldr	w8, [x24]
  44:	stp	x20, x19, [sp]
  48:	stp	x23, x22, [sp, #16]
  4c:	adrp	x9, 0 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  50:	ldr	x9, [x9]
  54:	mov	w10, #0x1                   	// #1
  58:	add	x0, x21, #0x10
  5c:	mov	x1, sp
  60:	add	x9, x9, #0x10
  64:	strb	w10, [sp, #44]
  68:	str	x9, [sp, #32]
  6c:	str	w8, [sp, #40]
  70:	bl	0 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  74:	ldr	x0, [x21, #8]
  78:	mov	x1, x20
  7c:	mov	x2, x19
  80:	bl	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
  84:	ldp	x20, x19, [sp, #96]
  88:	ldp	x22, x21, [sp, #80]
  8c:	ldp	x24, x23, [sp, #64]
  90:	ldp	x29, x30, [sp, #48]
  94:	add	sp, sp, #0x70
  98:	ret
  9c:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  a0:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  a4:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_12FramePointer2FPEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  a8:	add	x0, x0, #0x0
  ac:	add	x1, x1, #0x0
  b0:	add	x3, x3, #0x0
  b4:	mov	w2, #0x355                 	// #853
  b8:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12FramePointer2FPEE10OptionInfoELb0EE9push_backERKS6_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12FramePointer2FPEE10OptionInfoELb0EE9push_backERKS6_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldp	w8, w9, [x0, #8]
  10:	mov	x19, x0
  14:	mov	x20, x1
  18:	cmp	w8, w9
  1c:	b.cs	84 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12FramePointer2FPEE10OptionInfoELb0EE9push_backERKS6_+0x84>  // b.hs, b.nlast
  20:	ldr	x9, [x19]
  24:	mov	w10, #0x30                  	// #48
  28:	ldp	q0, q1, [x20]
  2c:	umaddl	x8, w8, w10, x9
  30:	adrp	x9, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12FramePointer2FPEE10OptionInfoELb0EE9push_backERKS6_>
  34:	ldr	x9, [x9]
  38:	adrp	x10, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12FramePointer2FPEE10OptionInfoELb0EE9push_backERKS6_>
  3c:	ldr	x10, [x10]
  40:	stp	q0, q1, [x8]
  44:	add	x9, x9, #0x10
  48:	str	x9, [x8, #32]
  4c:	ldrb	w9, [x20, #44]
  50:	ldr	w11, [x20, #40]
  54:	add	x10, x10, #0x10
  58:	str	x10, [x8, #32]
  5c:	strb	w9, [x8, #44]
  60:	str	w11, [x8, #40]
  64:	ldp	w8, w9, [x19, #8]
  68:	cmp	w8, w9
  6c:	b.cs	98 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12FramePointer2FPEE10OptionInfoELb0EE9push_backERKS6_+0x98>  // b.hs, b.nlast
  70:	add	w8, w8, #0x1
  74:	str	w8, [x19, #8]
  78:	ldp	x20, x19, [sp, #16]
  7c:	ldp	x29, x30, [sp], #32
  80:	ret
  84:	mov	x0, x19
  88:	mov	x1, xzr
  8c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12FramePointer2FPEE10OptionInfoELb0EE9push_backERKS6_>
  90:	ldr	w8, [x19, #8]
  94:	b	20 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12FramePointer2FPEE10OptionInfoELb0EE9push_backERKS6_+0x20>
  98:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12FramePointer2FPEE10OptionInfoELb0EE9push_backERKS6_>
  9c:	adrp	x1, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12FramePointer2FPEE10OptionInfoELb0EE9push_backERKS6_>
  a0:	adrp	x3, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12FramePointer2FPEE10OptionInfoELb0EE9push_backERKS6_>
  a4:	add	x0, x0, #0x0
  a8:	add	x1, x1, #0x0
  ac:	add	x3, x3, #0x0
  b0:	mov	w2, #0x43                  	// #67
  b4:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12FramePointer2FPEE10OptionInfoELb0EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12FramePointer2FPEE10OptionInfoELb0EE4growEm>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x20, x1
  14:	lsr	x8, x1, #32
  18:	mov	x19, x0
  1c:	cbz	x8, 30 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12FramePointer2FPEE10OptionInfoELb0EE4growEm+0x30>
  20:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12FramePointer2FPEE10OptionInfoELb0EE4growEm>
  24:	add	x0, x0, #0x0
  28:	mov	w1, #0x1                   	// #1
  2c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  30:	ldr	w8, [x19, #12]
  34:	add	x8, x8, #0x2
  38:	orr	x8, x8, x8, lsr #1
  3c:	orr	x8, x8, x8, lsr #2
  40:	orr	x8, x8, x8, lsr #4
  44:	orr	x8, x8, x8, lsr #8
  48:	orr	x8, x8, x8, lsr #16
  4c:	orr	x8, x8, x8, lsr #32
  50:	add	x9, x8, #0x1
  54:	cmp	x9, x20
  58:	csinc	x8, x20, x8, cc  // cc = lo, ul, last
  5c:	mov	w9, #0xffffffff            	// #-1
  60:	cmp	x8, x9
  64:	csel	x21, x8, x9, cc  // cc = lo, ul, last
  68:	add	x8, x21, x21, lsl #1
  6c:	lsl	x0, x8, #4
  70:	bl	0 <malloc>
  74:	mov	x20, x0
  78:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12FramePointer2FPEE10OptionInfoELb0EE4growEm+0xb8>
  7c:	cbz	x21, 98 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12FramePointer2FPEE10OptionInfoELb0EE4growEm+0x98>
  80:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12FramePointer2FPEE10OptionInfoELb0EE4growEm>
  84:	add	x0, x0, #0x0
  88:	mov	w1, #0x1                   	// #1
  8c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  90:	mov	x20, xzr
  94:	b	b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12FramePointer2FPEE10OptionInfoELb0EE4growEm+0xb8>
  98:	mov	w0, #0x1                   	// #1
  9c:	bl	0 <malloc>
  a0:	mov	x20, x0
  a4:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12FramePointer2FPEE10OptionInfoELb0EE4growEm+0xb8>
  a8:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12FramePointer2FPEE10OptionInfoELb0EE4growEm>
  ac:	add	x0, x0, #0x0
  b0:	mov	w1, #0x1                   	// #1
  b4:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  b8:	ldr	w8, [x19, #8]
  bc:	ldr	x0, [x19]
  c0:	cbz	w8, 11c <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12FramePointer2FPEE10OptionInfoELb0EE4growEm+0x11c>
  c4:	adrp	x10, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12FramePointer2FPEE10OptionInfoELb0EE4growEm>
  c8:	adrp	x11, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12FramePointer2FPEE10OptionInfoELb0EE4growEm>
  cc:	ldr	x10, [x10]
  d0:	ldr	x11, [x11]
  d4:	mov	w9, #0x30                  	// #48
  d8:	madd	x8, x8, x9, x0
  dc:	add	x9, x10, #0x10
  e0:	add	x10, x11, #0x10
  e4:	mov	x11, x20
  e8:	ldp	q1, q0, [x0]
  ec:	str	x9, [x11, #32]
  f0:	stp	q1, q0, [x11]
  f4:	ldr	w12, [x0, #40]
  f8:	ldrb	w13, [x0, #44]
  fc:	add	x0, x0, #0x30
 100:	str	x10, [x11, #32]
 104:	cmp	x0, x8
 108:	strb	w13, [x11, #44]
 10c:	str	w12, [x11, #40]
 110:	add	x11, x11, #0x30
 114:	b.ne	e8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12FramePointer2FPEE10OptionInfoELb0EE4growEm+0xe8>  // b.any
 118:	ldr	x0, [x19]
 11c:	add	x8, x19, #0x10
 120:	cmp	x0, x8
 124:	b.eq	12c <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12FramePointer2FPEE10OptionInfoELb0EE4growEm+0x12c>  // b.none
 128:	bl	0 <free>
 12c:	str	x20, [x19]
 130:	str	w21, [x19, #12]
 134:	ldp	x20, x19, [sp, #32]
 138:	ldr	x21, [sp, #16]
 13c:	ldp	x29, x30, [sp], #48
 140:	ret

Disassembly of section .text._ZN4llvm2cl5applyINS0_3optIbLb0ENS0_6parserIbEEEEA22_cJNS0_4descENS0_11initializerIbEEEEEvPT_RKT0_DpRKT1_:

0000000000000000 <_ZN4llvm2cl5applyINS0_3optIbLb0ENS0_6parserIbEEEEA22_cJNS0_4descENS0_11initializerIbEEEEEvPT_RKT0_DpRKT1_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x22, x0
  14:	mov	x0, x1
  18:	mov	x19, x3
  1c:	mov	x20, x2
  20:	mov	x21, x1
  24:	bl	0 <strlen>
  28:	mov	x2, x0
  2c:	mov	x0, x22
  30:	mov	x1, x21
  34:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  38:	ldr	q0, [x20]
  3c:	mov	w10, #0x1                   	// #1
  40:	str	q0, [x22, #32]
  44:	ldr	x8, [x19]
  48:	ldrb	w9, [x8]
  4c:	strb	w10, [x22, #153]
  50:	strb	w9, [x22, #136]
  54:	ldrb	w8, [x8]
  58:	strb	w8, [x22, #152]
  5c:	ldp	x20, x19, [sp, #32]
  60:	ldp	x22, x21, [sp, #16]
  64:	ldp	x29, x30, [sp], #48
  68:	ret

Disassembly of section .text._ZN4llvm2cl5applyINS0_3optIbLb0ENS0_6parserIbEEEEA23_cJNS0_4descENS0_11initializerIbEEEEEvPT_RKT0_DpRKT1_:

0000000000000000 <_ZN4llvm2cl5applyINS0_3optIbLb0ENS0_6parserIbEEEEA23_cJNS0_4descENS0_11initializerIbEEEEEvPT_RKT0_DpRKT1_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x22, x0
  14:	mov	x0, x1
  18:	mov	x19, x3
  1c:	mov	x20, x2
  20:	mov	x21, x1
  24:	bl	0 <strlen>
  28:	mov	x2, x0
  2c:	mov	x0, x22
  30:	mov	x1, x21
  34:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  38:	ldr	q0, [x20]
  3c:	mov	w10, #0x1                   	// #1
  40:	str	q0, [x22, #32]
  44:	ldr	x8, [x19]
  48:	ldrb	w9, [x8]
  4c:	strb	w10, [x22, #153]
  50:	strb	w9, [x22, #136]
  54:	ldrb	w8, [x8]
  58:	strb	w8, [x22, #152]
  5c:	ldp	x20, x19, [sp, #32]
  60:	ldp	x22, x21, [sp, #16]
  64:	ldp	x29, x30, [sp], #48
  68:	ret

Disassembly of section .text._ZN4llvm2cl5applyINS0_3optIbLb0ENS0_6parserIbEEEEA31_cJNS0_4descENS0_11initializerIbEEEEEvPT_RKT0_DpRKT1_:

0000000000000000 <_ZN4llvm2cl5applyINS0_3optIbLb0ENS0_6parserIbEEEEA31_cJNS0_4descENS0_11initializerIbEEEEEvPT_RKT0_DpRKT1_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x22, x0
  14:	mov	x0, x1
  18:	mov	x19, x3
  1c:	mov	x20, x2
  20:	mov	x21, x1
  24:	bl	0 <strlen>
  28:	mov	x2, x0
  2c:	mov	x0, x22
  30:	mov	x1, x21
  34:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  38:	ldr	q0, [x20]
  3c:	mov	w10, #0x1                   	// #1
  40:	str	q0, [x22, #32]
  44:	ldr	x8, [x19]
  48:	ldrb	w9, [x8]
  4c:	strb	w10, [x22, #153]
  50:	strb	w9, [x22, #136]
  54:	ldrb	w8, [x8]
  58:	strb	w8, [x22, #152]
  5c:	ldp	x20, x19, [sp, #32]
  60:	ldp	x22, x21, [sp, #16]
  64:	ldp	x29, x30, [sp], #48
  68:	ret

Disassembly of section .text._ZN4llvm2cl5applyINS0_3optIbLb0ENS0_6parserIbEEEEA27_cJNS0_4descENS0_11initializerIbEEEEEvPT_RKT0_DpRKT1_:

0000000000000000 <_ZN4llvm2cl5applyINS0_3optIbLb0ENS0_6parserIbEEEEA27_cJNS0_4descENS0_11initializerIbEEEEEvPT_RKT0_DpRKT1_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x22, x0
  14:	mov	x0, x1
  18:	mov	x19, x3
  1c:	mov	x20, x2
  20:	mov	x21, x1
  24:	bl	0 <strlen>
  28:	mov	x2, x0
  2c:	mov	x0, x22
  30:	mov	x1, x21
  34:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  38:	ldr	q0, [x20]
  3c:	mov	w10, #0x1                   	// #1
  40:	str	q0, [x22, #32]
  44:	ldr	x8, [x19]
  48:	ldrb	w9, [x8]
  4c:	strb	w10, [x22, #153]
  50:	strb	w9, [x22, #136]
  54:	ldrb	w8, [x8]
  58:	strb	w8, [x22, #152]
  5c:	ldp	x20, x19, [sp, #32]
  60:	ldp	x22, x21, [sp, #16]
  64:	ldp	x29, x30, [sp], #48
  68:	ret

Disassembly of section .text._ZN4llvm2cl5applyINS0_3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS4_EEEEA17_cJNS0_4descENS0_11initializerIS4_EENS0_11ValuesClassEEEEvPT_RKT0_DpRKT1_:

0000000000000000 <_ZN4llvm2cl5applyINS0_3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS4_EEEEA17_cJNS0_4descENS0_11initializerIS4_EENS0_11ValuesClassEEEEvPT_RKT0_DpRKT1_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	str	x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	mov	x23, x0
  18:	mov	x0, x1
  1c:	mov	x19, x4
  20:	mov	x20, x3
  24:	mov	x21, x2
  28:	mov	x22, x1
  2c:	bl	0 <strlen>
  30:	mov	x2, x0
  34:	mov	x0, x23
  38:	mov	x1, x22
  3c:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  40:	ldr	q0, [x21]
  44:	mov	w10, #0x1                   	// #1
  48:	mov	x0, x19
  4c:	mov	x1, x23
  50:	str	q0, [x23, #32]
  54:	ldr	x8, [x20]
  58:	ldr	w9, [x8]
  5c:	strb	w10, [x23, #156]
  60:	str	w9, [x23, #136]
  64:	ldr	w8, [x8]
  68:	str	w8, [x23, #152]
  6c:	ldp	x20, x19, [sp, #48]
  70:	ldp	x22, x21, [sp, #32]
  74:	ldr	x23, [sp, #16]
  78:	ldp	x29, x30, [sp], #64
  7c:	b	0 <_ZN4llvm2cl5applyINS0_3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS4_EEEEA17_cJNS0_4descENS0_11initializerIS4_EENS0_11ValuesClassEEEEvPT_RKT0_DpRKT1_>

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm10FPDenormal12DenormalModeEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEEUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm10FPDenormal12DenormalModeEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEEUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_10FPDenormal12DenormalModeELb0ENS2_6parserIS5_EEEUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_10FPDenormal12DenormalModeELb0ENS2_6parserIS5_EEEUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.ne	c <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_10FPDenormal12DenormalModeELb0ENS2_6parserIS5_EEEUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation+0xc>  // b.any
   8:	str	x1, [x0]
   c:	mov	w0, wzr
  10:	ret

Disassembly of section .text._ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS5_EEEEEEvRT_:

0000000000000000 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS5_EEEEEEvRT_>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #48]
   8:	stp	x22, x21, [sp, #64]
   c:	stp	x20, x19, [sp, #80]
  10:	add	x29, sp, #0x30
  14:	ldr	w8, [x0, #8]
  18:	cbz	w8, 64 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS5_EEEEEEvRT_+0x64>
  1c:	ldr	x21, [x0]
  20:	mov	x9, sp
  24:	add	x8, x8, x8, lsl #2
  28:	add	x19, x1, #0xa0
  2c:	add	x20, x9, #0x10
  30:	lsl	x22, x8, #3
  34:	ldp	q0, q1, [x21]
  38:	ldr	x5, [x21, #32]
  3c:	mov	x0, x19
  40:	mov	x3, x20
  44:	stp	q0, q1, [sp]
  48:	ldp	x1, x2, [sp]
  4c:	ldr	x4, [sp, #24]
  50:	str	x5, [sp, #32]
  54:	bl	0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS5_EEEEEEvRT_>
  58:	subs	x22, x22, #0x28
  5c:	add	x21, x21, #0x28
  60:	b.ne	34 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_10FPDenormal12DenormalModeELb0ENS0_6parserIS5_EEEEEEvRT_+0x34>  // b.any
  64:	ldp	x20, x19, [sp, #80]
  68:	ldp	x22, x21, [sp, #64]
  6c:	ldp	x29, x30, [sp, #48]
  70:	add	sp, sp, #0x60
  74:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_:

0000000000000000 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>:
   0:	sub	sp, sp, #0x70
   4:	stp	x29, x30, [sp, #48]
   8:	stp	x24, x23, [sp, #64]
   c:	stp	x22, x21, [sp, #80]
  10:	stp	x20, x19, [sp, #96]
  14:	add	x29, sp, #0x30
  18:	mov	x22, x5
  1c:	mov	x23, x4
  20:	mov	x24, x3
  24:	mov	x19, x2
  28:	mov	x20, x1
  2c:	mov	x21, x0
  30:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
  34:	ldr	w8, [x21, #24]
  38:	cmp	w8, w0
  3c:	b.ne	9c <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_+0x9c>  // b.any
  40:	ldr	w8, [x24]
  44:	stp	x20, x19, [sp]
  48:	stp	x23, x22, [sp, #16]
  4c:	adrp	x9, 0 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  50:	ldr	x9, [x9]
  54:	mov	w10, #0x1                   	// #1
  58:	add	x0, x21, #0x10
  5c:	mov	x1, sp
  60:	add	x9, x9, #0x10
  64:	strb	w10, [sp, #44]
  68:	str	x9, [sp, #32]
  6c:	str	w8, [sp, #40]
  70:	bl	0 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  74:	ldr	x0, [x21, #8]
  78:	mov	x1, x20
  7c:	mov	x2, x19
  80:	bl	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
  84:	ldp	x20, x19, [sp, #96]
  88:	ldp	x22, x21, [sp, #80]
  8c:	ldp	x24, x23, [sp, #64]
  90:	ldp	x29, x30, [sp, #48]
  94:	add	sp, sp, #0x70
  98:	ret
  9c:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  a0:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  a4:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_10FPDenormal12DenormalModeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  a8:	add	x0, x0, #0x0
  ac:	add	x1, x1, #0x0
  b0:	add	x3, x3, #0x0
  b4:	mov	w2, #0x355                 	// #853
  b8:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPDenormal12DenormalModeEE10OptionInfoELb0EE9push_backERKS6_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPDenormal12DenormalModeEE10OptionInfoELb0EE9push_backERKS6_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldp	w8, w9, [x0, #8]
  10:	mov	x19, x0
  14:	mov	x20, x1
  18:	cmp	w8, w9
  1c:	b.cs	84 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPDenormal12DenormalModeEE10OptionInfoELb0EE9push_backERKS6_+0x84>  // b.hs, b.nlast
  20:	ldr	x9, [x19]
  24:	mov	w10, #0x30                  	// #48
  28:	ldp	q0, q1, [x20]
  2c:	umaddl	x8, w8, w10, x9
  30:	adrp	x9, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPDenormal12DenormalModeEE10OptionInfoELb0EE9push_backERKS6_>
  34:	ldr	x9, [x9]
  38:	adrp	x10, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPDenormal12DenormalModeEE10OptionInfoELb0EE9push_backERKS6_>
  3c:	ldr	x10, [x10]
  40:	stp	q0, q1, [x8]
  44:	add	x9, x9, #0x10
  48:	str	x9, [x8, #32]
  4c:	ldrb	w9, [x20, #44]
  50:	ldr	w11, [x20, #40]
  54:	add	x10, x10, #0x10
  58:	str	x10, [x8, #32]
  5c:	strb	w9, [x8, #44]
  60:	str	w11, [x8, #40]
  64:	ldp	w8, w9, [x19, #8]
  68:	cmp	w8, w9
  6c:	b.cs	98 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPDenormal12DenormalModeEE10OptionInfoELb0EE9push_backERKS6_+0x98>  // b.hs, b.nlast
  70:	add	w8, w8, #0x1
  74:	str	w8, [x19, #8]
  78:	ldp	x20, x19, [sp, #16]
  7c:	ldp	x29, x30, [sp], #32
  80:	ret
  84:	mov	x0, x19
  88:	mov	x1, xzr
  8c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPDenormal12DenormalModeEE10OptionInfoELb0EE9push_backERKS6_>
  90:	ldr	w8, [x19, #8]
  94:	b	20 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPDenormal12DenormalModeEE10OptionInfoELb0EE9push_backERKS6_+0x20>
  98:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPDenormal12DenormalModeEE10OptionInfoELb0EE9push_backERKS6_>
  9c:	adrp	x1, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPDenormal12DenormalModeEE10OptionInfoELb0EE9push_backERKS6_>
  a0:	adrp	x3, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPDenormal12DenormalModeEE10OptionInfoELb0EE9push_backERKS6_>
  a4:	add	x0, x0, #0x0
  a8:	add	x1, x1, #0x0
  ac:	add	x3, x3, #0x0
  b0:	mov	w2, #0x43                  	// #67
  b4:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPDenormal12DenormalModeEE10OptionInfoELb0EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPDenormal12DenormalModeEE10OptionInfoELb0EE4growEm>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x20, x1
  14:	lsr	x8, x1, #32
  18:	mov	x19, x0
  1c:	cbz	x8, 30 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPDenormal12DenormalModeEE10OptionInfoELb0EE4growEm+0x30>
  20:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPDenormal12DenormalModeEE10OptionInfoELb0EE4growEm>
  24:	add	x0, x0, #0x0
  28:	mov	w1, #0x1                   	// #1
  2c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  30:	ldr	w8, [x19, #12]
  34:	add	x8, x8, #0x2
  38:	orr	x8, x8, x8, lsr #1
  3c:	orr	x8, x8, x8, lsr #2
  40:	orr	x8, x8, x8, lsr #4
  44:	orr	x8, x8, x8, lsr #8
  48:	orr	x8, x8, x8, lsr #16
  4c:	orr	x8, x8, x8, lsr #32
  50:	add	x9, x8, #0x1
  54:	cmp	x9, x20
  58:	csinc	x8, x20, x8, cc  // cc = lo, ul, last
  5c:	mov	w9, #0xffffffff            	// #-1
  60:	cmp	x8, x9
  64:	csel	x21, x8, x9, cc  // cc = lo, ul, last
  68:	add	x8, x21, x21, lsl #1
  6c:	lsl	x0, x8, #4
  70:	bl	0 <malloc>
  74:	mov	x20, x0
  78:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPDenormal12DenormalModeEE10OptionInfoELb0EE4growEm+0xb8>
  7c:	cbz	x21, 98 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPDenormal12DenormalModeEE10OptionInfoELb0EE4growEm+0x98>
  80:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPDenormal12DenormalModeEE10OptionInfoELb0EE4growEm>
  84:	add	x0, x0, #0x0
  88:	mov	w1, #0x1                   	// #1
  8c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  90:	mov	x20, xzr
  94:	b	b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPDenormal12DenormalModeEE10OptionInfoELb0EE4growEm+0xb8>
  98:	mov	w0, #0x1                   	// #1
  9c:	bl	0 <malloc>
  a0:	mov	x20, x0
  a4:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPDenormal12DenormalModeEE10OptionInfoELb0EE4growEm+0xb8>
  a8:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPDenormal12DenormalModeEE10OptionInfoELb0EE4growEm>
  ac:	add	x0, x0, #0x0
  b0:	mov	w1, #0x1                   	// #1
  b4:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  b8:	ldr	w8, [x19, #8]
  bc:	ldr	x0, [x19]
  c0:	cbz	w8, 11c <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPDenormal12DenormalModeEE10OptionInfoELb0EE4growEm+0x11c>
  c4:	adrp	x10, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPDenormal12DenormalModeEE10OptionInfoELb0EE4growEm>
  c8:	adrp	x11, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPDenormal12DenormalModeEE10OptionInfoELb0EE4growEm>
  cc:	ldr	x10, [x10]
  d0:	ldr	x11, [x11]
  d4:	mov	w9, #0x30                  	// #48
  d8:	madd	x8, x8, x9, x0
  dc:	add	x9, x10, #0x10
  e0:	add	x10, x11, #0x10
  e4:	mov	x11, x20
  e8:	ldp	q1, q0, [x0]
  ec:	str	x9, [x11, #32]
  f0:	stp	q1, q0, [x11]
  f4:	ldr	w12, [x0, #40]
  f8:	ldrb	w13, [x0, #44]
  fc:	add	x0, x0, #0x30
 100:	str	x10, [x11, #32]
 104:	cmp	x0, x8
 108:	strb	w13, [x11, #44]
 10c:	str	w12, [x11, #40]
 110:	add	x11, x11, #0x30
 114:	b.ne	e8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPDenormal12DenormalModeEE10OptionInfoELb0EE4growEm+0xe8>  // b.any
 118:	ldr	x0, [x19]
 11c:	add	x8, x19, #0x10
 120:	cmp	x0, x8
 124:	b.eq	12c <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPDenormal12DenormalModeEE10OptionInfoELb0EE4growEm+0x12c>  // b.none
 128:	bl	0 <free>
 12c:	str	x20, [x19]
 130:	str	w21, [x19, #12]
 134:	ldp	x20, x19, [sp, #32]
 138:	ldr	x21, [sp, #16]
 13c:	ldp	x29, x30, [sp], #48
 140:	ret

Disassembly of section .text._ZN4llvm2cl5applyINS0_3optIbLb0ENS0_6parserIbEEEEA39_cJNS0_12OptionHiddenENS0_4descENS0_11initializerIbEEEEEvPT_RKT0_DpRKT1_:

0000000000000000 <_ZN4llvm2cl5applyINS0_3optIbLb0ENS0_6parserIbEEEEA39_cJNS0_12OptionHiddenENS0_4descENS0_11initializerIbEEEEEvPT_RKT0_DpRKT1_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	str	x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	mov	x23, x0
  18:	mov	x0, x1
  1c:	mov	x19, x4
  20:	mov	x20, x3
  24:	mov	x21, x2
  28:	mov	x22, x1
  2c:	bl	0 <strlen>
  30:	mov	x2, x0
  34:	mov	x0, x23
  38:	mov	x1, x22
  3c:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  40:	ldrh	w8, [x21]
  44:	ldrh	w9, [x23, #10]
  48:	mov	w10, #0x1                   	// #1
  4c:	ubfiz	w8, w8, #5, #2
  50:	and	w9, w9, #0xffffff9f
  54:	orr	w8, w8, w9
  58:	strh	w8, [x23, #10]
  5c:	ldr	q0, [x20]
  60:	str	q0, [x23, #32]
  64:	ldr	x8, [x19]
  68:	ldrb	w9, [x8]
  6c:	strb	w10, [x23, #153]
  70:	strb	w9, [x23, #136]
  74:	ldrb	w8, [x8]
  78:	strb	w8, [x23, #152]
  7c:	ldp	x20, x19, [sp, #48]
  80:	ldp	x22, x21, [sp, #32]
  84:	ldr	x23, [sp, #16]
  88:	ldp	x29, x30, [sp], #64
  8c:	ret

Disassembly of section .text._ZN4llvm2cl5applyINS0_3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS4_EEEEA10_cJNS0_4descENS0_11initializerIS4_EENS0_11ValuesClassEEEEvPT_RKT0_DpRKT1_:

0000000000000000 <_ZN4llvm2cl5applyINS0_3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS4_EEEEA10_cJNS0_4descENS0_11initializerIS4_EENS0_11ValuesClassEEEEvPT_RKT0_DpRKT1_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	str	x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	mov	x23, x0
  18:	mov	x0, x1
  1c:	mov	x19, x4
  20:	mov	x20, x3
  24:	mov	x21, x2
  28:	mov	x22, x1
  2c:	bl	0 <strlen>
  30:	mov	x2, x0
  34:	mov	x0, x23
  38:	mov	x1, x22
  3c:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  40:	ldr	q0, [x21]
  44:	mov	w10, #0x1                   	// #1
  48:	mov	x0, x19
  4c:	mov	x1, x23
  50:	str	q0, [x23, #32]
  54:	ldr	x8, [x20]
  58:	ldr	w9, [x8]
  5c:	strb	w10, [x23, #156]
  60:	str	w9, [x23, #136]
  64:	ldr	w8, [x8]
  68:	str	w8, [x23, #152]
  6c:	ldp	x20, x19, [sp, #48]
  70:	ldp	x22, x21, [sp, #32]
  74:	ldr	x23, [sp, #16]
  78:	ldp	x29, x30, [sp], #64
  7c:	b	0 <_ZN4llvm2cl5applyINS0_3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS4_EEEEA10_cJNS0_4descENS0_11initializerIS4_EENS0_11ValuesClassEEEEvPT_RKT0_DpRKT1_>

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm8FloatABI7ABITypeEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEEUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm8FloatABI7ABITypeEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEEUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_8FloatABI7ABITypeELb0ENS2_6parserIS5_EEEUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_8FloatABI7ABITypeELb0ENS2_6parserIS5_EEEUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.ne	c <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_8FloatABI7ABITypeELb0ENS2_6parserIS5_EEEUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation+0xc>  // b.any
   8:	str	x1, [x0]
   c:	mov	w0, wzr
  10:	ret

Disassembly of section .text._ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS5_EEEEEEvRT_:

0000000000000000 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS5_EEEEEEvRT_>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #48]
   8:	stp	x22, x21, [sp, #64]
   c:	stp	x20, x19, [sp, #80]
  10:	add	x29, sp, #0x30
  14:	ldr	w8, [x0, #8]
  18:	cbz	w8, 64 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS5_EEEEEEvRT_+0x64>
  1c:	ldr	x21, [x0]
  20:	mov	x9, sp
  24:	add	x8, x8, x8, lsl #2
  28:	add	x19, x1, #0xa0
  2c:	add	x20, x9, #0x10
  30:	lsl	x22, x8, #3
  34:	ldp	q0, q1, [x21]
  38:	ldr	x5, [x21, #32]
  3c:	mov	x0, x19
  40:	mov	x3, x20
  44:	stp	q0, q1, [sp]
  48:	ldp	x1, x2, [sp]
  4c:	ldr	x4, [sp, #24]
  50:	str	x5, [sp, #32]
  54:	bl	0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS5_EEEEEEvRT_>
  58:	subs	x22, x22, #0x28
  5c:	add	x21, x21, #0x28
  60:	b.ne	34 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_8FloatABI7ABITypeELb0ENS0_6parserIS5_EEEEEEvRT_+0x34>  // b.any
  64:	ldp	x20, x19, [sp, #80]
  68:	ldp	x22, x21, [sp, #64]
  6c:	ldp	x29, x30, [sp, #48]
  70:	add	sp, sp, #0x60
  74:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_:

0000000000000000 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>:
   0:	sub	sp, sp, #0x70
   4:	stp	x29, x30, [sp, #48]
   8:	stp	x24, x23, [sp, #64]
   c:	stp	x22, x21, [sp, #80]
  10:	stp	x20, x19, [sp, #96]
  14:	add	x29, sp, #0x30
  18:	mov	x22, x5
  1c:	mov	x23, x4
  20:	mov	x24, x3
  24:	mov	x19, x2
  28:	mov	x20, x1
  2c:	mov	x21, x0
  30:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
  34:	ldr	w8, [x21, #24]
  38:	cmp	w8, w0
  3c:	b.ne	9c <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_+0x9c>  // b.any
  40:	ldr	w8, [x24]
  44:	stp	x20, x19, [sp]
  48:	stp	x23, x22, [sp, #16]
  4c:	adrp	x9, 0 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  50:	ldr	x9, [x9]
  54:	mov	w10, #0x1                   	// #1
  58:	add	x0, x21, #0x10
  5c:	mov	x1, sp
  60:	add	x9, x9, #0x10
  64:	strb	w10, [sp, #44]
  68:	str	x9, [sp, #32]
  6c:	str	w8, [sp, #40]
  70:	bl	0 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  74:	ldr	x0, [x21, #8]
  78:	mov	x1, x20
  7c:	mov	x2, x19
  80:	bl	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
  84:	ldp	x20, x19, [sp, #96]
  88:	ldp	x22, x21, [sp, #80]
  8c:	ldp	x24, x23, [sp, #64]
  90:	ldp	x29, x30, [sp, #48]
  94:	add	sp, sp, #0x70
  98:	ret
  9c:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  a0:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  a4:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_8FloatABI7ABITypeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  a8:	add	x0, x0, #0x0
  ac:	add	x1, x1, #0x0
  b0:	add	x3, x3, #0x0
  b4:	mov	w2, #0x355                 	// #853
  b8:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_8FloatABI7ABITypeEE10OptionInfoELb0EE9push_backERKS6_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_8FloatABI7ABITypeEE10OptionInfoELb0EE9push_backERKS6_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldp	w8, w9, [x0, #8]
  10:	mov	x19, x0
  14:	mov	x20, x1
  18:	cmp	w8, w9
  1c:	b.cs	84 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_8FloatABI7ABITypeEE10OptionInfoELb0EE9push_backERKS6_+0x84>  // b.hs, b.nlast
  20:	ldr	x9, [x19]
  24:	mov	w10, #0x30                  	// #48
  28:	ldp	q0, q1, [x20]
  2c:	umaddl	x8, w8, w10, x9
  30:	adrp	x9, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_8FloatABI7ABITypeEE10OptionInfoELb0EE9push_backERKS6_>
  34:	ldr	x9, [x9]
  38:	adrp	x10, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_8FloatABI7ABITypeEE10OptionInfoELb0EE9push_backERKS6_>
  3c:	ldr	x10, [x10]
  40:	stp	q0, q1, [x8]
  44:	add	x9, x9, #0x10
  48:	str	x9, [x8, #32]
  4c:	ldrb	w9, [x20, #44]
  50:	ldr	w11, [x20, #40]
  54:	add	x10, x10, #0x10
  58:	str	x10, [x8, #32]
  5c:	strb	w9, [x8, #44]
  60:	str	w11, [x8, #40]
  64:	ldp	w8, w9, [x19, #8]
  68:	cmp	w8, w9
  6c:	b.cs	98 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_8FloatABI7ABITypeEE10OptionInfoELb0EE9push_backERKS6_+0x98>  // b.hs, b.nlast
  70:	add	w8, w8, #0x1
  74:	str	w8, [x19, #8]
  78:	ldp	x20, x19, [sp, #16]
  7c:	ldp	x29, x30, [sp], #32
  80:	ret
  84:	mov	x0, x19
  88:	mov	x1, xzr
  8c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_8FloatABI7ABITypeEE10OptionInfoELb0EE9push_backERKS6_>
  90:	ldr	w8, [x19, #8]
  94:	b	20 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_8FloatABI7ABITypeEE10OptionInfoELb0EE9push_backERKS6_+0x20>
  98:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_8FloatABI7ABITypeEE10OptionInfoELb0EE9push_backERKS6_>
  9c:	adrp	x1, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_8FloatABI7ABITypeEE10OptionInfoELb0EE9push_backERKS6_>
  a0:	adrp	x3, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_8FloatABI7ABITypeEE10OptionInfoELb0EE9push_backERKS6_>
  a4:	add	x0, x0, #0x0
  a8:	add	x1, x1, #0x0
  ac:	add	x3, x3, #0x0
  b0:	mov	w2, #0x43                  	// #67
  b4:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_8FloatABI7ABITypeEE10OptionInfoELb0EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_8FloatABI7ABITypeEE10OptionInfoELb0EE4growEm>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x20, x1
  14:	lsr	x8, x1, #32
  18:	mov	x19, x0
  1c:	cbz	x8, 30 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_8FloatABI7ABITypeEE10OptionInfoELb0EE4growEm+0x30>
  20:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_8FloatABI7ABITypeEE10OptionInfoELb0EE4growEm>
  24:	add	x0, x0, #0x0
  28:	mov	w1, #0x1                   	// #1
  2c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  30:	ldr	w8, [x19, #12]
  34:	add	x8, x8, #0x2
  38:	orr	x8, x8, x8, lsr #1
  3c:	orr	x8, x8, x8, lsr #2
  40:	orr	x8, x8, x8, lsr #4
  44:	orr	x8, x8, x8, lsr #8
  48:	orr	x8, x8, x8, lsr #16
  4c:	orr	x8, x8, x8, lsr #32
  50:	add	x9, x8, #0x1
  54:	cmp	x9, x20
  58:	csinc	x8, x20, x8, cc  // cc = lo, ul, last
  5c:	mov	w9, #0xffffffff            	// #-1
  60:	cmp	x8, x9
  64:	csel	x21, x8, x9, cc  // cc = lo, ul, last
  68:	add	x8, x21, x21, lsl #1
  6c:	lsl	x0, x8, #4
  70:	bl	0 <malloc>
  74:	mov	x20, x0
  78:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_8FloatABI7ABITypeEE10OptionInfoELb0EE4growEm+0xb8>
  7c:	cbz	x21, 98 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_8FloatABI7ABITypeEE10OptionInfoELb0EE4growEm+0x98>
  80:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_8FloatABI7ABITypeEE10OptionInfoELb0EE4growEm>
  84:	add	x0, x0, #0x0
  88:	mov	w1, #0x1                   	// #1
  8c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  90:	mov	x20, xzr
  94:	b	b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_8FloatABI7ABITypeEE10OptionInfoELb0EE4growEm+0xb8>
  98:	mov	w0, #0x1                   	// #1
  9c:	bl	0 <malloc>
  a0:	mov	x20, x0
  a4:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_8FloatABI7ABITypeEE10OptionInfoELb0EE4growEm+0xb8>
  a8:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_8FloatABI7ABITypeEE10OptionInfoELb0EE4growEm>
  ac:	add	x0, x0, #0x0
  b0:	mov	w1, #0x1                   	// #1
  b4:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  b8:	ldr	w8, [x19, #8]
  bc:	ldr	x0, [x19]
  c0:	cbz	w8, 11c <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_8FloatABI7ABITypeEE10OptionInfoELb0EE4growEm+0x11c>
  c4:	adrp	x10, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_8FloatABI7ABITypeEE10OptionInfoELb0EE4growEm>
  c8:	adrp	x11, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_8FloatABI7ABITypeEE10OptionInfoELb0EE4growEm>
  cc:	ldr	x10, [x10]
  d0:	ldr	x11, [x11]
  d4:	mov	w9, #0x30                  	// #48
  d8:	madd	x8, x8, x9, x0
  dc:	add	x9, x10, #0x10
  e0:	add	x10, x11, #0x10
  e4:	mov	x11, x20
  e8:	ldp	q1, q0, [x0]
  ec:	str	x9, [x11, #32]
  f0:	stp	q1, q0, [x11]
  f4:	ldr	w12, [x0, #40]
  f8:	ldrb	w13, [x0, #44]
  fc:	add	x0, x0, #0x30
 100:	str	x10, [x11, #32]
 104:	cmp	x0, x8
 108:	strb	w13, [x11, #44]
 10c:	str	w12, [x11, #40]
 110:	add	x11, x11, #0x30
 114:	b.ne	e8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_8FloatABI7ABITypeEE10OptionInfoELb0EE4growEm+0xe8>  // b.any
 118:	ldr	x0, [x19]
 11c:	add	x8, x19, #0x10
 120:	cmp	x0, x8
 124:	b.eq	12c <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_8FloatABI7ABITypeEE10OptionInfoELb0EE4growEm+0x12c>  // b.none
 128:	bl	0 <free>
 12c:	str	x20, [x19]
 130:	str	w21, [x19, #12]
 134:	ldp	x20, x19, [sp, #32]
 138:	ldr	x21, [sp, #16]
 13c:	ldp	x29, x30, [sp], #48
 140:	ret

Disassembly of section .text._ZN4llvm2cl5applyINS0_3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS4_EEEEA12_cJNS0_4descENS0_11initializerIS4_EENS0_11ValuesClassEEEEvPT_RKT0_DpRKT1_:

0000000000000000 <_ZN4llvm2cl5applyINS0_3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS4_EEEEA12_cJNS0_4descENS0_11initializerIS4_EENS0_11ValuesClassEEEEvPT_RKT0_DpRKT1_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	str	x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	mov	x23, x0
  18:	mov	x0, x1
  1c:	mov	x19, x4
  20:	mov	x20, x3
  24:	mov	x21, x2
  28:	mov	x22, x1
  2c:	bl	0 <strlen>
  30:	mov	x2, x0
  34:	mov	x0, x23
  38:	mov	x1, x22
  3c:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  40:	ldr	q0, [x21]
  44:	mov	w10, #0x1                   	// #1
  48:	mov	x0, x19
  4c:	mov	x1, x23
  50:	str	q0, [x23, #32]
  54:	ldr	x8, [x20]
  58:	ldr	w9, [x8]
  5c:	strb	w10, [x23, #156]
  60:	str	w9, [x23, #136]
  64:	ldr	w8, [x8]
  68:	str	w8, [x23, #152]
  6c:	ldp	x20, x19, [sp, #48]
  70:	ldp	x22, x21, [sp, #32]
  74:	ldr	x23, [sp, #16]
  78:	ldp	x29, x30, [sp], #64
  7c:	b	0 <_ZN4llvm2cl5applyINS0_3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS4_EEEEA12_cJNS0_4descENS0_11initializerIS4_EENS0_11ValuesClassEEEEvPT_RKT0_DpRKT1_>

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm10FPOpFusion14FPOpFusionModeEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEEUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm10FPOpFusion14FPOpFusionModeEENS0_2cl3optIS2_Lb0ENS6_6parserIS2_EEEUlS4_E_EE9_M_invokeERKSt9_Any_dataS4_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_10FPOpFusion14FPOpFusionModeELb0ENS2_6parserIS5_EEEUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_10FPOpFusion14FPOpFusionModeELb0ENS2_6parserIS5_EEEUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.ne	c <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_10FPOpFusion14FPOpFusionModeELb0ENS2_6parserIS5_EEEUlRKS5_E_EE10_M_managerERSt9_Any_dataRKSD_St18_Manager_operation+0xc>  // b.any
   8:	str	x1, [x0]
   c:	mov	w0, wzr
  10:	ret

Disassembly of section .text._ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS5_EEEEEEvRT_:

0000000000000000 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS5_EEEEEEvRT_>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #48]
   8:	stp	x22, x21, [sp, #64]
   c:	stp	x20, x19, [sp, #80]
  10:	add	x29, sp, #0x30
  14:	ldr	w8, [x0, #8]
  18:	cbz	w8, 64 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS5_EEEEEEvRT_+0x64>
  1c:	ldr	x21, [x0]
  20:	mov	x9, sp
  24:	add	x8, x8, x8, lsl #2
  28:	add	x19, x1, #0xa0
  2c:	add	x20, x9, #0x10
  30:	lsl	x22, x8, #3
  34:	ldp	q0, q1, [x21]
  38:	ldr	x5, [x21, #32]
  3c:	mov	x0, x19
  40:	mov	x3, x20
  44:	stp	q0, q1, [sp]
  48:	ldp	x1, x2, [sp]
  4c:	ldr	x4, [sp, #24]
  50:	str	x5, [sp, #32]
  54:	bl	0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS5_EEEEEEvRT_>
  58:	subs	x22, x22, #0x28
  5c:	add	x21, x21, #0x28
  60:	b.ne	34 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_10FPOpFusion14FPOpFusionModeELb0ENS0_6parserIS5_EEEEEEvRT_+0x34>  // b.any
  64:	ldp	x20, x19, [sp, #80]
  68:	ldp	x22, x21, [sp, #64]
  6c:	ldp	x29, x30, [sp, #48]
  70:	add	sp, sp, #0x60
  74:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_:

0000000000000000 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>:
   0:	sub	sp, sp, #0x70
   4:	stp	x29, x30, [sp, #48]
   8:	stp	x24, x23, [sp, #64]
   c:	stp	x22, x21, [sp, #80]
  10:	stp	x20, x19, [sp, #96]
  14:	add	x29, sp, #0x30
  18:	mov	x22, x5
  1c:	mov	x23, x4
  20:	mov	x24, x3
  24:	mov	x19, x2
  28:	mov	x20, x1
  2c:	mov	x21, x0
  30:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
  34:	ldr	w8, [x21, #24]
  38:	cmp	w8, w0
  3c:	b.ne	9c <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_+0x9c>  // b.any
  40:	ldr	w8, [x24]
  44:	stp	x20, x19, [sp]
  48:	stp	x23, x22, [sp, #16]
  4c:	adrp	x9, 0 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  50:	ldr	x9, [x9]
  54:	mov	w10, #0x1                   	// #1
  58:	add	x0, x21, #0x10
  5c:	mov	x1, sp
  60:	add	x9, x9, #0x10
  64:	strb	w10, [sp, #44]
  68:	str	x9, [sp, #32]
  6c:	str	w8, [sp, #40]
  70:	bl	0 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  74:	ldr	x0, [x21, #8]
  78:	mov	x1, x20
  7c:	mov	x2, x19
  80:	bl	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
  84:	ldp	x20, x19, [sp, #96]
  88:	ldp	x22, x21, [sp, #80]
  8c:	ldp	x24, x23, [sp, #64]
  90:	ldp	x29, x30, [sp, #48]
  94:	add	sp, sp, #0x70
  98:	ret
  9c:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  a0:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  a4:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_10FPOpFusion14FPOpFusionModeEE16addLiteralOptionIiEEvNS_9StringRefERKT_S6_>
  a8:	add	x0, x0, #0x0
  ac:	add	x1, x1, #0x0
  b0:	add	x3, x3, #0x0
  b4:	mov	w2, #0x355                 	// #853
  b8:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPOpFusion14FPOpFusionModeEE10OptionInfoELb0EE9push_backERKS6_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPOpFusion14FPOpFusionModeEE10OptionInfoELb0EE9push_backERKS6_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldp	w8, w9, [x0, #8]
  10:	mov	x19, x0
  14:	mov	x20, x1
  18:	cmp	w8, w9
  1c:	b.cs	84 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPOpFusion14FPOpFusionModeEE10OptionInfoELb0EE9push_backERKS6_+0x84>  // b.hs, b.nlast
  20:	ldr	x9, [x19]
  24:	mov	w10, #0x30                  	// #48
  28:	ldp	q0, q1, [x20]
  2c:	umaddl	x8, w8, w10, x9
  30:	adrp	x9, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPOpFusion14FPOpFusionModeEE10OptionInfoELb0EE9push_backERKS6_>
  34:	ldr	x9, [x9]
  38:	adrp	x10, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPOpFusion14FPOpFusionModeEE10OptionInfoELb0EE9push_backERKS6_>
  3c:	ldr	x10, [x10]
  40:	stp	q0, q1, [x8]
  44:	add	x9, x9, #0x10
  48:	str	x9, [x8, #32]
  4c:	ldrb	w9, [x20, #44]
  50:	ldr	w11, [x20, #40]
  54:	add	x10, x10, #0x10
  58:	str	x10, [x8, #32]
  5c:	strb	w9, [x8, #44]
  60:	str	w11, [x8, #40]
  64:	ldp	w8, w9, [x19, #8]
  68:	cmp	w8, w9
  6c:	b.cs	98 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPOpFusion14FPOpFusionModeEE10OptionInfoELb0EE9push_backERKS6_+0x98>  // b.hs, b.nlast
  70:	add	w8, w8, #0x1
  74:	str	w8, [x19, #8]
  78:	ldp	x20, x19, [sp, #16]
  7c:	ldp	x29, x30, [sp], #32
  80:	ret
  84:	mov	x0, x19
  88:	mov	x1, xzr
  8c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPOpFusion14FPOpFusionModeEE10OptionInfoELb0EE9push_backERKS6_>
  90:	ldr	w8, [x19, #8]
  94:	b	20 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPOpFusion14FPOpFusionModeEE10OptionInfoELb0EE9push_backERKS6_+0x20>
  98:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPOpFusion14FPOpFusionModeEE10OptionInfoELb0EE9push_backERKS6_>
  9c:	adrp	x1, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPOpFusion14FPOpFusionModeEE10OptionInfoELb0EE9push_backERKS6_>
  a0:	adrp	x3, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPOpFusion14FPOpFusionModeEE10OptionInfoELb0EE9push_backERKS6_>
  a4:	add	x0, x0, #0x0
  a8:	add	x1, x1, #0x0
  ac:	add	x3, x3, #0x0
  b0:	mov	w2, #0x43                  	// #67
  b4:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPOpFusion14FPOpFusionModeEE10OptionInfoELb0EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPOpFusion14FPOpFusionModeEE10OptionInfoELb0EE4growEm>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x20, x1
  14:	lsr	x8, x1, #32
  18:	mov	x19, x0
  1c:	cbz	x8, 30 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPOpFusion14FPOpFusionModeEE10OptionInfoELb0EE4growEm+0x30>
  20:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPOpFusion14FPOpFusionModeEE10OptionInfoELb0EE4growEm>
  24:	add	x0, x0, #0x0
  28:	mov	w1, #0x1                   	// #1
  2c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  30:	ldr	w8, [x19, #12]
  34:	add	x8, x8, #0x2
  38:	orr	x8, x8, x8, lsr #1
  3c:	orr	x8, x8, x8, lsr #2
  40:	orr	x8, x8, x8, lsr #4
  44:	orr	x8, x8, x8, lsr #8
  48:	orr	x8, x8, x8, lsr #16
  4c:	orr	x8, x8, x8, lsr #32
  50:	add	x9, x8, #0x1
  54:	cmp	x9, x20
  58:	csinc	x8, x20, x8, cc  // cc = lo, ul, last
  5c:	mov	w9, #0xffffffff            	// #-1
  60:	cmp	x8, x9
  64:	csel	x21, x8, x9, cc  // cc = lo, ul, last
  68:	add	x8, x21, x21, lsl #1
  6c:	lsl	x0, x8, #4
  70:	bl	0 <malloc>
  74:	mov	x20, x0
  78:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPOpFusion14FPOpFusionModeEE10OptionInfoELb0EE4growEm+0xb8>
  7c:	cbz	x21, 98 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPOpFusion14FPOpFusionModeEE10OptionInfoELb0EE4growEm+0x98>
  80:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPOpFusion14FPOpFusionModeEE10OptionInfoELb0EE4growEm>
  84:	add	x0, x0, #0x0
  88:	mov	w1, #0x1                   	// #1
  8c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  90:	mov	x20, xzr
  94:	b	b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPOpFusion14FPOpFusionModeEE10OptionInfoELb0EE4growEm+0xb8>
  98:	mov	w0, #0x1                   	// #1
  9c:	bl	0 <malloc>
  a0:	mov	x20, x0
  a4:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPOpFusion14FPOpFusionModeEE10OptionInfoELb0EE4growEm+0xb8>
  a8:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPOpFusion14FPOpFusionModeEE10OptionInfoELb0EE4growEm>
  ac:	add	x0, x0, #0x0
  b0:	mov	w1, #0x1                   	// #1
  b4:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  b8:	ldr	w8, [x19, #8]
  bc:	ldr	x0, [x19]
  c0:	cbz	w8, 11c <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPOpFusion14FPOpFusionModeEE10OptionInfoELb0EE4growEm+0x11c>
  c4:	adrp	x10, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPOpFusion14FPOpFusionModeEE10OptionInfoELb0EE4growEm>
  c8:	adrp	x11, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPOpFusion14FPOpFusionModeEE10OptionInfoELb0EE4growEm>
  cc:	ldr	x10, [x10]
  d0:	ldr	x11, [x11]
  d4:	mov	w9, #0x30                  	// #48
  d8:	madd	x8, x8, x9, x0
  dc:	add	x9, x10, #0x10
  e0:	add	x10, x11, #0x10
  e4:	mov	x11, x20
  e8:	ldp	q1, q0, [x0]
  ec:	str	x9, [x11, #32]
  f0:	stp	q1, q0, [x11]
  f4:	ldr	w12, [x0, #40]
  f8:	ldrb	w13, [x0, #44]
  fc:	add	x0, x0, #0x30
 100:	str	x10, [x11, #32]
 104:	cmp	x0, x8
 108:	strb	w13, [x11, #44]
 10c:	str	w12, [x11, #40]
 110:	add	x11, x11, #0x30
 114:	b.ne	e8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPOpFusion14FPOpFusionModeEE10OptionInfoELb0EE4growEm+0xe8>  // b.any
 118:	ldr	x0, [x19]
 11c:	add	x8, x19, #0x10
 120:	cmp	x0, x8
 124:	b.eq	12c <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_10FPOpFusion14FPOpFusionModeEE10OptionInfoELb0EE4growEm+0x12c>  // b.none
 128:	bl	0 <free>
 12c:	str	x20, [x19]
 130:	str	w21, [x19, #12]
 134:	ldp	x20, x19, [sp, #32]
 138:	ldr	x21, [sp, #16]
 13c:	ldp	x29, x30, [sp], #48
 140:	ret

Disassembly of section .text._ZN4llvm2cl5applyINS0_3optIbLb0ENS0_6parserIbEEEEA26_cJNS0_4descENS0_11initializerIbEEEEEvPT_RKT0_DpRKT1_:

0000000000000000 <_ZN4llvm2cl5applyINS0_3optIbLb0ENS0_6parserIbEEEEA26_cJNS0_4descENS0_11initializerIbEEEEEvPT_RKT0_DpRKT1_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x22, x0
  14:	mov	x0, x1
  18:	mov	x19, x3
  1c:	mov	x20, x2
  20:	mov	x21, x1
  24:	bl	0 <strlen>
  28:	mov	x2, x0
  2c:	mov	x0, x22
  30:	mov	x1, x21
  34:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  38:	ldr	q0, [x20]
  3c:	mov	w10, #0x1                   	// #1
  40:	str	q0, [x22, #32]
  44:	ldr	x8, [x19]
  48:	ldrb	w9, [x8]
  4c:	strb	w10, [x22, #153]
  50:	strb	w9, [x22, #136]
  54:	ldrb	w8, [x8]
  58:	strb	w8, [x22, #152]
  5c:	ldp	x20, x19, [sp, #32]
  60:	ldp	x22, x21, [sp, #16]
  64:	ldp	x29, x30, [sp], #48
  68:	ret

Disassembly of section .text._ZN4llvm2cl5applyINS0_3optIbLb0ENS0_6parserIbEEEEA12_cJNS0_4descENS0_11initializerIbEEEEEvPT_RKT0_DpRKT1_:

0000000000000000 <_ZN4llvm2cl5applyINS0_3optIbLb0ENS0_6parserIbEEEEA12_cJNS0_4descENS0_11initializerIbEEEEEvPT_RKT0_DpRKT1_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x22, x0
  14:	mov	x0, x1
  18:	mov	x19, x3
  1c:	mov	x20, x2
  20:	mov	x21, x1
  24:	bl	0 <strlen>
  28:	mov	x2, x0
  2c:	mov	x0, x22
  30:	mov	x1, x21
  34:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  38:	ldr	q0, [x20]
  3c:	mov	w10, #0x1                   	// #1
  40:	str	q0, [x22, #32]
  44:	ldr	x8, [x19]
  48:	ldrb	w9, [x8]
  4c:	strb	w10, [x22, #153]
  50:	strb	w9, [x22, #136]
  54:	ldrb	w8, [x8]
  58:	strb	w8, [x22, #152]
  5c:	ldp	x20, x19, [sp, #32]
  60:	ldp	x22, x21, [sp, #16]
  64:	ldp	x29, x30, [sp], #48
  68:	ret

Disassembly of section .text._ZN4llvm2cl5applyINS0_3optIbLb0ENS0_6parserIbEEEEA19_cJNS0_4descENS0_11initializerIbEEEEEvPT_RKT0_DpRKT1_:

0000000000000000 <_ZN4llvm2cl5applyINS0_3optIbLb0ENS0_6parserIbEEEEA19_cJNS0_4descENS0_11initializerIbEEEEEvPT_RKT0_DpRKT1_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x22, x0
  14:	mov	x0, x1
  18:	mov	x19, x3
  1c:	mov	x20, x2
  20:	mov	x21, x1
  24:	bl	0 <strlen>
  28:	mov	x2, x0
  2c:	mov	x0, x22
  30:	mov	x1, x21
  34:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  38:	ldr	q0, [x20]
  3c:	mov	w10, #0x1                   	// #1
  40:	str	q0, [x22, #32]
  44:	ldr	x8, [x19]
  48:	ldrb	w9, [x8]
  4c:	strb	w10, [x22, #153]
  50:	strb	w9, [x22, #136]
  54:	ldrb	w8, [x8]
  58:	strb	w8, [x22, #152]
  5c:	ldp	x20, x19, [sp, #32]
  60:	ldp	x22, x21, [sp, #16]
  64:	ldp	x29, x30, [sp], #48
  68:	ret

Disassembly of section .text._ZN4llvm2cl5applyINS0_3optIjLb0ENS0_6parserIjEEEEA16_cJNS0_4descENS0_11initializerIiEEEEEvPT_RKT0_DpRKT1_:

0000000000000000 <_ZN4llvm2cl5applyINS0_3optIjLb0ENS0_6parserIjEEEEA16_cJNS0_4descENS0_11initializerIiEEEEEvPT_RKT0_DpRKT1_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x22, x0
  14:	mov	x0, x1
  18:	mov	x19, x3
  1c:	mov	x20, x2
  20:	mov	x21, x1
  24:	bl	0 <strlen>
  28:	mov	x2, x0
  2c:	mov	x0, x22
  30:	mov	x1, x21
  34:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  38:	ldr	q0, [x20]
  3c:	mov	w9, #0x1                   	// #1
  40:	str	q0, [x22, #32]
  44:	ldr	x8, [x19]
  48:	ldr	w8, [x8]
  4c:	strb	w9, [x22, #156]
  50:	str	w8, [x22, #136]
  54:	str	w8, [x22, #152]
  58:	ldp	x20, x19, [sp, #32]
  5c:	ldp	x22, x21, [sp, #16]
  60:	ldp	x29, x30, [sp], #48
  64:	ret

Disassembly of section .text._ZNK4llvm2cl15OptionValueCopyIjE7compareERKNS0_18GenericOptionValueE:

0000000000000000 <_ZNK4llvm2cl15OptionValueCopyIjE7compareERKNS0_18GenericOptionValueE>:
   0:	ldrb	w8, [x1, #12]
   4:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyIjE7compareERKNS0_18GenericOptionValueE+0x24>
   8:	ldrb	w8, [x0, #12]
   c:	cbz	w8, 24 <_ZNK4llvm2cl15OptionValueCopyIjE7compareERKNS0_18GenericOptionValueE+0x24>
  10:	ldr	w8, [x0, #8]
  14:	ldr	w9, [x1, #8]
  18:	cmp	w8, w9
  1c:	cset	w0, ne  // ne = any
  20:	ret
  24:	mov	w0, wzr
  28:	ret

Disassembly of section .text._ZNSt17_Function_handlerIFvRKjEN4llvm2cl3optIjLb0ENS4_6parserIjEEEUlS1_E_EE9_M_invokeERKSt9_Any_dataS1_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKjEN4llvm2cl3optIjLb0ENS4_6parserIjEEEUlS1_E_EE9_M_invokeERKSt9_Any_dataS1_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIjLb0ENS2_6parserIjEEEUlRKjE_EE10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIjLb0ENS2_6parserIjEEEUlRKjE_EE10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.ne	c <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optIjLb0ENS2_6parserIjEEEUlRKjE_EE10_M_managerERSt9_Any_dataRKSB_St18_Manager_operation+0xc>  // b.any
   8:	str	x1, [x0]
   c:	mov	w0, wzr
  10:	ret

Disassembly of section .text._ZN4llvm2cl5applyINS0_3optIbLb0ENS0_6parserIbEEEEA13_cJNS0_4descENS0_11initializerIbEEEEEvPT_RKT0_DpRKT1_:

0000000000000000 <_ZN4llvm2cl5applyINS0_3optIbLb0ENS0_6parserIbEEEEA13_cJNS0_4descENS0_11initializerIbEEEEEvPT_RKT0_DpRKT1_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x22, x0
  14:	mov	x0, x1
  18:	mov	x19, x3
  1c:	mov	x20, x2
  20:	mov	x21, x1
  24:	bl	0 <strlen>
  28:	mov	x2, x0
  2c:	mov	x0, x22
  30:	mov	x1, x21
  34:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  38:	ldr	q0, [x20]
  3c:	mov	w10, #0x1                   	// #1
  40:	str	q0, [x22, #32]
  44:	ldr	x8, [x19]
  48:	ldrb	w9, [x8]
  4c:	strb	w10, [x22, #153]
  50:	strb	w9, [x22, #136]
  54:	ldrb	w8, [x8]
  58:	strb	w8, [x22, #152]
  5c:	ldp	x20, x19, [sp, #32]
  60:	ldp	x22, x21, [sp, #16]
  64:	ldp	x29, x30, [sp], #48
  68:	ret

Disassembly of section .text._ZN4llvm2cl5applyINS0_3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS8_EEEEA10_cJNS0_12OptionHiddenENS0_4descENS0_11initializerIA1_cEEEEEvPT_RKT0_DpRKT1_:

0000000000000000 <_ZN4llvm2cl5applyINS0_3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS8_EEEEA10_cJNS0_12OptionHiddenENS0_4descENS0_11initializerIA1_cEEEEEvPT_RKT0_DpRKT1_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	str	x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	mov	x23, x0
  18:	mov	x0, x1
  1c:	mov	x19, x4
  20:	mov	x20, x3
  24:	mov	x21, x2
  28:	mov	x22, x1
  2c:	bl	0 <strlen>
  30:	mov	x2, x0
  34:	mov	x0, x23
  38:	mov	x1, x22
  3c:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  40:	ldrh	w8, [x21]
  44:	ldrh	w9, [x23, #10]
  48:	mov	x0, x19
  4c:	mov	x1, x23
  50:	ubfiz	w8, w8, #5, #2
  54:	and	w9, w9, #0xffffff9f
  58:	orr	w8, w8, w9
  5c:	strh	w8, [x23, #10]
  60:	ldr	q0, [x20]
  64:	str	q0, [x23, #32]
  68:	ldp	x20, x19, [sp, #48]
  6c:	ldp	x22, x21, [sp, #32]
  70:	ldr	x23, [sp, #16]
  74:	ldp	x29, x30, [sp], #64
  78:	b	0 <_ZN4llvm2cl5applyINS0_3optINSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEELb0ENS0_6parserIS8_EEEEA10_cJNS0_12OptionHiddenENS0_4descENS0_11initializerIA1_cEEEEEvPT_RKT0_DpRKT1_>

Disassembly of section .text._ZN4llvm2cl5applyINS0_3optIbLb0ENS0_6parserIbEEEEA10_cJNS0_4descENS0_11initializerIbEEEEEvPT_RKT0_DpRKT1_:

0000000000000000 <_ZN4llvm2cl5applyINS0_3optIbLb0ENS0_6parserIbEEEEA10_cJNS0_4descENS0_11initializerIbEEEEEvPT_RKT0_DpRKT1_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x22, x0
  14:	mov	x0, x1
  18:	mov	x19, x3
  1c:	mov	x20, x2
  20:	mov	x21, x1
  24:	bl	0 <strlen>
  28:	mov	x2, x0
  2c:	mov	x0, x22
  30:	mov	x1, x21
  34:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  38:	ldr	q0, [x20]
  3c:	mov	w10, #0x1                   	// #1
  40:	str	q0, [x22, #32]
  44:	ldr	x8, [x19]
  48:	ldrb	w9, [x8]
  4c:	strb	w10, [x22, #153]
  50:	strb	w9, [x22, #136]
  54:	ldrb	w8, [x8]
  58:	strb	w8, [x22, #152]
  5c:	ldp	x20, x19, [sp, #32]
  60:	ldp	x22, x21, [sp, #16]
  64:	ldp	x29, x30, [sp], #48
  68:	ret

Disassembly of section .text._ZN4llvm2cl5applyINS0_3optIbLb0ENS0_6parserIbEEEEA14_cJNS0_4descENS0_11initializerIbEEEEEvPT_RKT0_DpRKT1_:

0000000000000000 <_ZN4llvm2cl5applyINS0_3optIbLb0ENS0_6parserIbEEEEA14_cJNS0_4descENS0_11initializerIbEEEEEvPT_RKT0_DpRKT1_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x22, x0
  14:	mov	x0, x1
  18:	mov	x19, x3
  1c:	mov	x20, x2
  20:	mov	x21, x1
  24:	bl	0 <strlen>
  28:	mov	x2, x0
  2c:	mov	x0, x22
  30:	mov	x1, x21
  34:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  38:	ldr	q0, [x20]
  3c:	mov	w10, #0x1                   	// #1
  40:	str	q0, [x22, #32]
  44:	ldr	x8, [x19]
  48:	ldrb	w9, [x8]
  4c:	strb	w10, [x22, #153]
  50:	strb	w9, [x22, #136]
  54:	ldrb	w8, [x8]
  58:	strb	w8, [x22, #152]
  5c:	ldp	x20, x19, [sp, #32]
  60:	ldp	x22, x21, [sp, #16]
  64:	ldp	x29, x30, [sp], #48
  68:	ret

Disassembly of section .text._ZN4llvm2cl5applyINS0_3optIbLb0ENS0_6parserIbEEEEA18_cJNS0_4descENS0_11initializerIbEEEEEvPT_RKT0_DpRKT1_:

0000000000000000 <_ZN4llvm2cl5applyINS0_3optIbLb0ENS0_6parserIbEEEEA18_cJNS0_4descENS0_11initializerIbEEEEEvPT_RKT0_DpRKT1_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x22, x0
  14:	mov	x0, x1
  18:	mov	x19, x3
  1c:	mov	x20, x2
  20:	mov	x21, x1
  24:	bl	0 <strlen>
  28:	mov	x2, x0
  2c:	mov	x0, x22
  30:	mov	x1, x21
  34:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  38:	ldr	q0, [x20]
  3c:	mov	w10, #0x1                   	// #1
  40:	str	q0, [x22, #32]
  44:	ldr	x8, [x19]
  48:	ldrb	w9, [x8]
  4c:	strb	w10, [x22, #153]
  50:	strb	w9, [x22, #136]
  54:	ldrb	w8, [x8]
  58:	strb	w8, [x22, #152]
  5c:	ldp	x20, x19, [sp, #32]
  60:	ldp	x22, x21, [sp, #16]
  64:	ldp	x29, x30, [sp], #48
  68:	ret

Disassembly of section .text._ZN4llvm2cl5applyINS0_3optIjLb0ENS0_6parserIjEEEEA9_cJNS0_4descENS0_11initializerIiEEEEEvPT_RKT0_DpRKT1_:

0000000000000000 <_ZN4llvm2cl5applyINS0_3optIjLb0ENS0_6parserIjEEEEA9_cJNS0_4descENS0_11initializerIiEEEEEvPT_RKT0_DpRKT1_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x22, x0
  14:	mov	x0, x1
  18:	mov	x19, x3
  1c:	mov	x20, x2
  20:	mov	x21, x1
  24:	bl	0 <strlen>
  28:	mov	x2, x0
  2c:	mov	x0, x22
  30:	mov	x1, x21
  34:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  38:	ldr	q0, [x20]
  3c:	mov	w9, #0x1                   	// #1
  40:	str	q0, [x22, #32]
  44:	ldr	x8, [x19]
  48:	ldr	w8, [x8]
  4c:	strb	w9, [x22, #156]
  50:	str	w8, [x22, #136]
  54:	str	w8, [x22, #152]
  58:	ldp	x20, x19, [sp, #32]
  5c:	ldp	x22, x21, [sp, #16]
  60:	ldp	x29, x30, [sp], #48
  64:	ret

Disassembly of section .text._ZN4llvm2cl5applyINS0_3optIbLb0ENS0_6parserIbEEEEA21_cJNS0_4descENS0_11initializerIbEEEEEvPT_RKT0_DpRKT1_:

0000000000000000 <_ZN4llvm2cl5applyINS0_3optIbLb0ENS0_6parserIbEEEEA21_cJNS0_4descENS0_11initializerIbEEEEEvPT_RKT0_DpRKT1_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x22, x0
  14:	mov	x0, x1
  18:	mov	x19, x3
  1c:	mov	x20, x2
  20:	mov	x21, x1
  24:	bl	0 <strlen>
  28:	mov	x2, x0
  2c:	mov	x0, x22
  30:	mov	x1, x21
  34:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  38:	ldr	q0, [x20]
  3c:	mov	w10, #0x1                   	// #1
  40:	str	q0, [x22, #32]
  44:	ldr	x8, [x19]
  48:	ldrb	w9, [x8]
  4c:	strb	w10, [x22, #153]
  50:	strb	w9, [x22, #136]
  54:	ldrb	w8, [x8]
  58:	strb	w8, [x22, #152]
  5c:	ldp	x20, x19, [sp, #32]
  60:	ldp	x22, x21, [sp, #16]
  64:	ldp	x29, x30, [sp], #48
  68:	ret

Disassembly of section .text._ZN4llvm2cl5applyINS0_3optINS_4EABIELb0ENS0_6parserIS3_EEEEA6_cJNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEvPT_RKT0_DpRKT1_:

0000000000000000 <_ZN4llvm2cl5applyINS0_3optINS_4EABIELb0ENS0_6parserIS3_EEEEA6_cJNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEvPT_RKT0_DpRKT1_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	str	x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	mov	x23, x0
  18:	mov	x0, x1
  1c:	mov	x19, x4
  20:	mov	x20, x3
  24:	mov	x21, x2
  28:	mov	x22, x1
  2c:	bl	0 <strlen>
  30:	mov	x2, x0
  34:	mov	x0, x23
  38:	mov	x1, x22
  3c:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  40:	ldr	q0, [x21]
  44:	mov	w10, #0x1                   	// #1
  48:	mov	x0, x19
  4c:	mov	x1, x23
  50:	str	q0, [x23, #32]
  54:	ldr	x8, [x20]
  58:	ldr	w9, [x8]
  5c:	strb	w10, [x23, #156]
  60:	str	w9, [x23, #136]
  64:	ldr	w8, [x8]
  68:	str	w8, [x23, #152]
  6c:	ldp	x20, x19, [sp, #48]
  70:	ldp	x22, x21, [sp, #32]
  74:	ldr	x23, [sp, #16]
  78:	ldp	x29, x30, [sp], #64
  7c:	b	0 <_ZN4llvm2cl5applyINS0_3optINS_4EABIELb0ENS0_6parserIS3_EEEEA6_cJNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEvPT_RKT0_DpRKT1_>

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm4EABIEENS0_2cl3optIS1_Lb0ENS5_6parserIS1_EEEUlS3_E_EE9_M_invokeERKSt9_Any_dataS3_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm4EABIEENS0_2cl3optIS1_Lb0ENS5_6parserIS1_EEEUlS3_E_EE9_M_invokeERKSt9_Any_dataS3_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_4EABIELb0ENS2_6parserIS4_EEEUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_4EABIELb0ENS2_6parserIS4_EEEUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.ne	c <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_4EABIELb0ENS2_6parserIS4_EEEUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation+0xc>  // b.any
   8:	str	x1, [x0]
   c:	mov	w0, wzr
  10:	ret

Disassembly of section .text._ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_4EABIELb0ENS0_6parserIS4_EEEEEEvRT_:

0000000000000000 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_4EABIELb0ENS0_6parserIS4_EEEEEEvRT_>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #48]
   8:	stp	x22, x21, [sp, #64]
   c:	stp	x20, x19, [sp, #80]
  10:	add	x29, sp, #0x30
  14:	ldr	w8, [x0, #8]
  18:	cbz	w8, 64 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_4EABIELb0ENS0_6parserIS4_EEEEEEvRT_+0x64>
  1c:	ldr	x21, [x0]
  20:	mov	x9, sp
  24:	add	x8, x8, x8, lsl #2
  28:	add	x19, x1, #0xa0
  2c:	add	x20, x9, #0x10
  30:	lsl	x22, x8, #3
  34:	ldp	q0, q1, [x21]
  38:	ldr	x5, [x21, #32]
  3c:	mov	x0, x19
  40:	mov	x3, x20
  44:	stp	q0, q1, [sp]
  48:	ldp	x1, x2, [sp]
  4c:	ldr	x4, [sp, #24]
  50:	str	x5, [sp, #32]
  54:	bl	0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_4EABIELb0ENS0_6parserIS4_EEEEEEvRT_>
  58:	subs	x22, x22, #0x28
  5c:	add	x21, x21, #0x28
  60:	b.ne	34 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_4EABIELb0ENS0_6parserIS4_EEEEEEvRT_+0x34>  // b.any
  64:	ldp	x20, x19, [sp, #80]
  68:	ldp	x22, x21, [sp, #64]
  6c:	ldp	x29, x30, [sp, #48]
  70:	add	sp, sp, #0x60
  74:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_4EABIEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_:

0000000000000000 <_ZN4llvm2cl6parserINS_4EABIEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>:
   0:	sub	sp, sp, #0x70
   4:	stp	x29, x30, [sp, #48]
   8:	stp	x24, x23, [sp, #64]
   c:	stp	x22, x21, [sp, #80]
  10:	stp	x20, x19, [sp, #96]
  14:	add	x29, sp, #0x30
  18:	mov	x22, x5
  1c:	mov	x23, x4
  20:	mov	x24, x3
  24:	mov	x19, x2
  28:	mov	x20, x1
  2c:	mov	x21, x0
  30:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
  34:	ldr	w8, [x21, #24]
  38:	cmp	w8, w0
  3c:	b.ne	9c <_ZN4llvm2cl6parserINS_4EABIEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_+0x9c>  // b.any
  40:	ldr	w8, [x24]
  44:	stp	x20, x19, [sp]
  48:	stp	x23, x22, [sp, #16]
  4c:	adrp	x9, 0 <_ZN4llvm2cl6parserINS_4EABIEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  50:	ldr	x9, [x9]
  54:	mov	w10, #0x1                   	// #1
  58:	add	x0, x21, #0x10
  5c:	mov	x1, sp
  60:	add	x9, x9, #0x10
  64:	strb	w10, [sp, #44]
  68:	str	x9, [sp, #32]
  6c:	str	w8, [sp, #40]
  70:	bl	0 <_ZN4llvm2cl6parserINS_4EABIEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  74:	ldr	x0, [x21, #8]
  78:	mov	x1, x20
  7c:	mov	x2, x19
  80:	bl	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
  84:	ldp	x20, x19, [sp, #96]
  88:	ldp	x22, x21, [sp, #80]
  8c:	ldp	x24, x23, [sp, #64]
  90:	ldp	x29, x30, [sp, #48]
  94:	add	sp, sp, #0x70
  98:	ret
  9c:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_4EABIEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  a0:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_4EABIEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  a4:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_4EABIEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  a8:	add	x0, x0, #0x0
  ac:	add	x1, x1, #0x0
  b0:	add	x3, x3, #0x0
  b4:	mov	w2, #0x355                 	// #853
  b8:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_4EABIEE10OptionInfoELb0EE9push_backERKS5_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_4EABIEE10OptionInfoELb0EE9push_backERKS5_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldp	w8, w9, [x0, #8]
  10:	mov	x19, x0
  14:	mov	x20, x1
  18:	cmp	w8, w9
  1c:	b.cs	84 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_4EABIEE10OptionInfoELb0EE9push_backERKS5_+0x84>  // b.hs, b.nlast
  20:	ldr	x9, [x19]
  24:	mov	w10, #0x30                  	// #48
  28:	ldp	q0, q1, [x20]
  2c:	umaddl	x8, w8, w10, x9
  30:	adrp	x9, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_4EABIEE10OptionInfoELb0EE9push_backERKS5_>
  34:	ldr	x9, [x9]
  38:	adrp	x10, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_4EABIEE10OptionInfoELb0EE9push_backERKS5_>
  3c:	ldr	x10, [x10]
  40:	stp	q0, q1, [x8]
  44:	add	x9, x9, #0x10
  48:	str	x9, [x8, #32]
  4c:	ldrb	w9, [x20, #44]
  50:	ldr	w11, [x20, #40]
  54:	add	x10, x10, #0x10
  58:	str	x10, [x8, #32]
  5c:	strb	w9, [x8, #44]
  60:	str	w11, [x8, #40]
  64:	ldp	w8, w9, [x19, #8]
  68:	cmp	w8, w9
  6c:	b.cs	98 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_4EABIEE10OptionInfoELb0EE9push_backERKS5_+0x98>  // b.hs, b.nlast
  70:	add	w8, w8, #0x1
  74:	str	w8, [x19, #8]
  78:	ldp	x20, x19, [sp, #16]
  7c:	ldp	x29, x30, [sp], #32
  80:	ret
  84:	mov	x0, x19
  88:	mov	x1, xzr
  8c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_4EABIEE10OptionInfoELb0EE9push_backERKS5_>
  90:	ldr	w8, [x19, #8]
  94:	b	20 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_4EABIEE10OptionInfoELb0EE9push_backERKS5_+0x20>
  98:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_4EABIEE10OptionInfoELb0EE9push_backERKS5_>
  9c:	adrp	x1, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_4EABIEE10OptionInfoELb0EE9push_backERKS5_>
  a0:	adrp	x3, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_4EABIEE10OptionInfoELb0EE9push_backERKS5_>
  a4:	add	x0, x0, #0x0
  a8:	add	x1, x1, #0x0
  ac:	add	x3, x3, #0x0
  b0:	mov	w2, #0x43                  	// #67
  b4:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_4EABIEE10OptionInfoELb0EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_4EABIEE10OptionInfoELb0EE4growEm>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x20, x1
  14:	lsr	x8, x1, #32
  18:	mov	x19, x0
  1c:	cbz	x8, 30 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_4EABIEE10OptionInfoELb0EE4growEm+0x30>
  20:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_4EABIEE10OptionInfoELb0EE4growEm>
  24:	add	x0, x0, #0x0
  28:	mov	w1, #0x1                   	// #1
  2c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  30:	ldr	w8, [x19, #12]
  34:	add	x8, x8, #0x2
  38:	orr	x8, x8, x8, lsr #1
  3c:	orr	x8, x8, x8, lsr #2
  40:	orr	x8, x8, x8, lsr #4
  44:	orr	x8, x8, x8, lsr #8
  48:	orr	x8, x8, x8, lsr #16
  4c:	orr	x8, x8, x8, lsr #32
  50:	add	x9, x8, #0x1
  54:	cmp	x9, x20
  58:	csinc	x8, x20, x8, cc  // cc = lo, ul, last
  5c:	mov	w9, #0xffffffff            	// #-1
  60:	cmp	x8, x9
  64:	csel	x21, x8, x9, cc  // cc = lo, ul, last
  68:	add	x8, x21, x21, lsl #1
  6c:	lsl	x0, x8, #4
  70:	bl	0 <malloc>
  74:	mov	x20, x0
  78:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_4EABIEE10OptionInfoELb0EE4growEm+0xb8>
  7c:	cbz	x21, 98 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_4EABIEE10OptionInfoELb0EE4growEm+0x98>
  80:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_4EABIEE10OptionInfoELb0EE4growEm>
  84:	add	x0, x0, #0x0
  88:	mov	w1, #0x1                   	// #1
  8c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  90:	mov	x20, xzr
  94:	b	b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_4EABIEE10OptionInfoELb0EE4growEm+0xb8>
  98:	mov	w0, #0x1                   	// #1
  9c:	bl	0 <malloc>
  a0:	mov	x20, x0
  a4:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_4EABIEE10OptionInfoELb0EE4growEm+0xb8>
  a8:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_4EABIEE10OptionInfoELb0EE4growEm>
  ac:	add	x0, x0, #0x0
  b0:	mov	w1, #0x1                   	// #1
  b4:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  b8:	ldr	w8, [x19, #8]
  bc:	ldr	x0, [x19]
  c0:	cbz	w8, 11c <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_4EABIEE10OptionInfoELb0EE4growEm+0x11c>
  c4:	adrp	x10, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_4EABIEE10OptionInfoELb0EE4growEm>
  c8:	adrp	x11, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_4EABIEE10OptionInfoELb0EE4growEm>
  cc:	ldr	x10, [x10]
  d0:	ldr	x11, [x11]
  d4:	mov	w9, #0x30                  	// #48
  d8:	madd	x8, x8, x9, x0
  dc:	add	x9, x10, #0x10
  e0:	add	x10, x11, #0x10
  e4:	mov	x11, x20
  e8:	ldp	q1, q0, [x0]
  ec:	str	x9, [x11, #32]
  f0:	stp	q1, q0, [x11]
  f4:	ldr	w12, [x0, #40]
  f8:	ldrb	w13, [x0, #44]
  fc:	add	x0, x0, #0x30
 100:	str	x10, [x11, #32]
 104:	cmp	x0, x8
 108:	strb	w13, [x11, #44]
 10c:	str	w12, [x11, #40]
 110:	add	x11, x11, #0x30
 114:	b.ne	e8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_4EABIEE10OptionInfoELb0EE4growEm+0xe8>  // b.any
 118:	ldr	x0, [x19]
 11c:	add	x8, x19, #0x10
 120:	cmp	x0, x8
 124:	b.eq	12c <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_4EABIEE10OptionInfoELb0EE4growEm+0x12c>  // b.none
 128:	bl	0 <free>
 12c:	str	x20, [x19]
 130:	str	w21, [x19, #12]
 134:	ldp	x20, x19, [sp, #32]
 138:	ldr	x21, [sp, #16]
 13c:	ldp	x29, x30, [sp], #48
 140:	ret

Disassembly of section .text._ZN4llvm2cl5applyINS0_3optINS_12DebuggerKindELb0ENS0_6parserIS3_EEEEA14_cJNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEvPT_RKT0_DpRKT1_:

0000000000000000 <_ZN4llvm2cl5applyINS0_3optINS_12DebuggerKindELb0ENS0_6parserIS3_EEEEA14_cJNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEvPT_RKT0_DpRKT1_>:
   0:	stp	x29, x30, [sp, #-64]!
   4:	str	x23, [sp, #16]
   8:	stp	x22, x21, [sp, #32]
   c:	stp	x20, x19, [sp, #48]
  10:	mov	x29, sp
  14:	mov	x23, x0
  18:	mov	x0, x1
  1c:	mov	x19, x4
  20:	mov	x20, x3
  24:	mov	x21, x2
  28:	mov	x22, x1
  2c:	bl	0 <strlen>
  30:	mov	x2, x0
  34:	mov	x0, x23
  38:	mov	x1, x22
  3c:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  40:	ldr	q0, [x21]
  44:	mov	w10, #0x1                   	// #1
  48:	mov	x0, x19
  4c:	mov	x1, x23
  50:	str	q0, [x23, #32]
  54:	ldr	x8, [x20]
  58:	ldr	w9, [x8]
  5c:	strb	w10, [x23, #156]
  60:	str	w9, [x23, #136]
  64:	ldr	w8, [x8]
  68:	str	w8, [x23, #152]
  6c:	ldp	x20, x19, [sp, #48]
  70:	ldp	x22, x21, [sp, #32]
  74:	ldr	x23, [sp, #16]
  78:	ldp	x29, x30, [sp], #64
  7c:	b	0 <_ZN4llvm2cl5applyINS0_3optINS_12DebuggerKindELb0ENS0_6parserIS3_EEEEA14_cJNS0_4descENS0_11initializerIS3_EENS0_11ValuesClassEEEEvPT_RKT0_DpRKT1_>

Disassembly of section .text._ZNSt17_Function_handlerIFvRKN4llvm12DebuggerKindEENS0_2cl3optIS1_Lb0ENS5_6parserIS1_EEEUlS3_E_EE9_M_invokeERKSt9_Any_dataS3_:

0000000000000000 <_ZNSt17_Function_handlerIFvRKN4llvm12DebuggerKindEENS0_2cl3optIS1_Lb0ENS5_6parserIS1_EEEUlS3_E_EE9_M_invokeERKSt9_Any_dataS3_>:
   0:	ret

Disassembly of section .text._ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_12DebuggerKindELb0ENS2_6parserIS4_EEEUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation:

0000000000000000 <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_12DebuggerKindELb0ENS2_6parserIS4_EEEUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation>:
   0:	cmp	w2, #0x1
   4:	b.ne	c <_ZNSt14_Function_base13_Base_managerIN4llvm2cl3optINS1_12DebuggerKindELb0ENS2_6parserIS4_EEEUlRKS4_E_EE10_M_managerERSt9_Any_dataRKSC_St18_Manager_operation+0xc>  // b.any
   8:	str	x1, [x0]
   c:	mov	w0, wzr
  10:	ret

Disassembly of section .text._ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_12DebuggerKindELb0ENS0_6parserIS4_EEEEEEvRT_:

0000000000000000 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_12DebuggerKindELb0ENS0_6parserIS4_EEEEEEvRT_>:
   0:	sub	sp, sp, #0x60
   4:	stp	x29, x30, [sp, #48]
   8:	stp	x22, x21, [sp, #64]
   c:	stp	x20, x19, [sp, #80]
  10:	add	x29, sp, #0x30
  14:	ldr	w8, [x0, #8]
  18:	cbz	w8, 64 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_12DebuggerKindELb0ENS0_6parserIS4_EEEEEEvRT_+0x64>
  1c:	ldr	x21, [x0]
  20:	mov	x9, sp
  24:	add	x8, x8, x8, lsl #2
  28:	add	x19, x1, #0xa0
  2c:	add	x20, x9, #0x10
  30:	lsl	x22, x8, #3
  34:	ldp	q0, q1, [x21]
  38:	ldr	x5, [x21, #32]
  3c:	mov	x0, x19
  40:	mov	x3, x20
  44:	stp	q0, q1, [sp]
  48:	ldp	x1, x2, [sp]
  4c:	ldr	x4, [sp, #24]
  50:	str	x5, [sp, #32]
  54:	bl	0 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_12DebuggerKindELb0ENS0_6parserIS4_EEEEEEvRT_>
  58:	subs	x22, x22, #0x28
  5c:	add	x21, x21, #0x28
  60:	b.ne	34 <_ZNK4llvm2cl11ValuesClass5applyINS0_3optINS_12DebuggerKindELb0ENS0_6parserIS4_EEEEEEvRT_+0x34>  // b.any
  64:	ldp	x20, x19, [sp, #80]
  68:	ldp	x22, x21, [sp, #64]
  6c:	ldp	x29, x30, [sp, #48]
  70:	add	sp, sp, #0x60
  74:	ret

Disassembly of section .text._ZN4llvm2cl6parserINS_12DebuggerKindEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_:

0000000000000000 <_ZN4llvm2cl6parserINS_12DebuggerKindEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>:
   0:	sub	sp, sp, #0x70
   4:	stp	x29, x30, [sp, #48]
   8:	stp	x24, x23, [sp, #64]
   c:	stp	x22, x21, [sp, #80]
  10:	stp	x20, x19, [sp, #96]
  14:	add	x29, sp, #0x30
  18:	mov	x22, x5
  1c:	mov	x23, x4
  20:	mov	x24, x3
  24:	mov	x19, x2
  28:	mov	x20, x1
  2c:	mov	x21, x0
  30:	bl	0 <_ZN4llvm2cl19generic_parser_base10findOptionENS_9StringRefE>
  34:	ldr	w8, [x21, #24]
  38:	cmp	w8, w0
  3c:	b.ne	9c <_ZN4llvm2cl6parserINS_12DebuggerKindEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_+0x9c>  // b.any
  40:	ldr	w8, [x24]
  44:	stp	x20, x19, [sp]
  48:	stp	x23, x22, [sp, #16]
  4c:	adrp	x9, 0 <_ZN4llvm2cl6parserINS_12DebuggerKindEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  50:	ldr	x9, [x9]
  54:	mov	w10, #0x1                   	// #1
  58:	add	x0, x21, #0x10
  5c:	mov	x1, sp
  60:	add	x9, x9, #0x10
  64:	strb	w10, [sp, #44]
  68:	str	x9, [sp, #32]
  6c:	str	w8, [sp, #40]
  70:	bl	0 <_ZN4llvm2cl6parserINS_12DebuggerKindEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  74:	ldr	x0, [x21, #8]
  78:	mov	x1, x20
  7c:	mov	x2, x19
  80:	bl	0 <_ZN4llvm2cl16AddLiteralOptionERNS0_6OptionENS_9StringRefE>
  84:	ldp	x20, x19, [sp, #96]
  88:	ldp	x22, x21, [sp, #80]
  8c:	ldp	x24, x23, [sp, #64]
  90:	ldp	x29, x30, [sp, #48]
  94:	add	sp, sp, #0x70
  98:	ret
  9c:	adrp	x0, 0 <_ZN4llvm2cl6parserINS_12DebuggerKindEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  a0:	adrp	x1, 0 <_ZN4llvm2cl6parserINS_12DebuggerKindEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  a4:	adrp	x3, 0 <_ZN4llvm2cl6parserINS_12DebuggerKindEE16addLiteralOptionIiEEvNS_9StringRefERKT_S5_>
  a8:	add	x0, x0, #0x0
  ac:	add	x1, x1, #0x0
  b0:	add	x3, x3, #0x0
  b4:	mov	w2, #0x355                 	// #853
  b8:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12DebuggerKindEE10OptionInfoELb0EE9push_backERKS5_:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12DebuggerKindEE10OptionInfoELb0EE9push_backERKS5_>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	stp	x20, x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldp	w8, w9, [x0, #8]
  10:	mov	x19, x0
  14:	mov	x20, x1
  18:	cmp	w8, w9
  1c:	b.cs	84 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12DebuggerKindEE10OptionInfoELb0EE9push_backERKS5_+0x84>  // b.hs, b.nlast
  20:	ldr	x9, [x19]
  24:	mov	w10, #0x30                  	// #48
  28:	ldp	q0, q1, [x20]
  2c:	umaddl	x8, w8, w10, x9
  30:	adrp	x9, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12DebuggerKindEE10OptionInfoELb0EE9push_backERKS5_>
  34:	ldr	x9, [x9]
  38:	adrp	x10, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12DebuggerKindEE10OptionInfoELb0EE9push_backERKS5_>
  3c:	ldr	x10, [x10]
  40:	stp	q0, q1, [x8]
  44:	add	x9, x9, #0x10
  48:	str	x9, [x8, #32]
  4c:	ldrb	w9, [x20, #44]
  50:	ldr	w11, [x20, #40]
  54:	add	x10, x10, #0x10
  58:	str	x10, [x8, #32]
  5c:	strb	w9, [x8, #44]
  60:	str	w11, [x8, #40]
  64:	ldp	w8, w9, [x19, #8]
  68:	cmp	w8, w9
  6c:	b.cs	98 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12DebuggerKindEE10OptionInfoELb0EE9push_backERKS5_+0x98>  // b.hs, b.nlast
  70:	add	w8, w8, #0x1
  74:	str	w8, [x19, #8]
  78:	ldp	x20, x19, [sp, #16]
  7c:	ldp	x29, x30, [sp], #32
  80:	ret
  84:	mov	x0, x19
  88:	mov	x1, xzr
  8c:	bl	0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12DebuggerKindEE10OptionInfoELb0EE9push_backERKS5_>
  90:	ldr	w8, [x19, #8]
  94:	b	20 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12DebuggerKindEE10OptionInfoELb0EE9push_backERKS5_+0x20>
  98:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12DebuggerKindEE10OptionInfoELb0EE9push_backERKS5_>
  9c:	adrp	x1, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12DebuggerKindEE10OptionInfoELb0EE9push_backERKS5_>
  a0:	adrp	x3, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12DebuggerKindEE10OptionInfoELb0EE9push_backERKS5_>
  a4:	add	x0, x0, #0x0
  a8:	add	x1, x1, #0x0
  ac:	add	x3, x3, #0x0
  b0:	mov	w2, #0x43                  	// #67
  b4:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12DebuggerKindEE10OptionInfoELb0EE4growEm:

0000000000000000 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12DebuggerKindEE10OptionInfoELb0EE4growEm>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x20, x1
  14:	lsr	x8, x1, #32
  18:	mov	x19, x0
  1c:	cbz	x8, 30 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12DebuggerKindEE10OptionInfoELb0EE4growEm+0x30>
  20:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12DebuggerKindEE10OptionInfoELb0EE4growEm>
  24:	add	x0, x0, #0x0
  28:	mov	w1, #0x1                   	// #1
  2c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  30:	ldr	w8, [x19, #12]
  34:	add	x8, x8, #0x2
  38:	orr	x8, x8, x8, lsr #1
  3c:	orr	x8, x8, x8, lsr #2
  40:	orr	x8, x8, x8, lsr #4
  44:	orr	x8, x8, x8, lsr #8
  48:	orr	x8, x8, x8, lsr #16
  4c:	orr	x8, x8, x8, lsr #32
  50:	add	x9, x8, #0x1
  54:	cmp	x9, x20
  58:	csinc	x8, x20, x8, cc  // cc = lo, ul, last
  5c:	mov	w9, #0xffffffff            	// #-1
  60:	cmp	x8, x9
  64:	csel	x21, x8, x9, cc  // cc = lo, ul, last
  68:	add	x8, x21, x21, lsl #1
  6c:	lsl	x0, x8, #4
  70:	bl	0 <malloc>
  74:	mov	x20, x0
  78:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12DebuggerKindEE10OptionInfoELb0EE4growEm+0xb8>
  7c:	cbz	x21, 98 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12DebuggerKindEE10OptionInfoELb0EE4growEm+0x98>
  80:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12DebuggerKindEE10OptionInfoELb0EE4growEm>
  84:	add	x0, x0, #0x0
  88:	mov	w1, #0x1                   	// #1
  8c:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  90:	mov	x20, xzr
  94:	b	b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12DebuggerKindEE10OptionInfoELb0EE4growEm+0xb8>
  98:	mov	w0, #0x1                   	// #1
  9c:	bl	0 <malloc>
  a0:	mov	x20, x0
  a4:	cbnz	x0, b8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12DebuggerKindEE10OptionInfoELb0EE4growEm+0xb8>
  a8:	adrp	x0, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12DebuggerKindEE10OptionInfoELb0EE4growEm>
  ac:	add	x0, x0, #0x0
  b0:	mov	w1, #0x1                   	// #1
  b4:	bl	0 <_ZN4llvm22report_bad_alloc_errorEPKcb>
  b8:	ldr	w8, [x19, #8]
  bc:	ldr	x0, [x19]
  c0:	cbz	w8, 11c <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12DebuggerKindEE10OptionInfoELb0EE4growEm+0x11c>
  c4:	adrp	x10, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12DebuggerKindEE10OptionInfoELb0EE4growEm>
  c8:	adrp	x11, 0 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12DebuggerKindEE10OptionInfoELb0EE4growEm>
  cc:	ldr	x10, [x10]
  d0:	ldr	x11, [x11]
  d4:	mov	w9, #0x30                  	// #48
  d8:	madd	x8, x8, x9, x0
  dc:	add	x9, x10, #0x10
  e0:	add	x10, x11, #0x10
  e4:	mov	x11, x20
  e8:	ldp	q1, q0, [x0]
  ec:	str	x9, [x11, #32]
  f0:	stp	q1, q0, [x11]
  f4:	ldr	w12, [x0, #40]
  f8:	ldrb	w13, [x0, #44]
  fc:	add	x0, x0, #0x30
 100:	str	x10, [x11, #32]
 104:	cmp	x0, x8
 108:	strb	w13, [x11, #44]
 10c:	str	w12, [x11, #40]
 110:	add	x11, x11, #0x30
 114:	b.ne	e8 <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12DebuggerKindEE10OptionInfoELb0EE4growEm+0xe8>  // b.any
 118:	ldr	x0, [x19]
 11c:	add	x8, x19, #0x10
 120:	cmp	x0, x8
 124:	b.eq	12c <_ZN4llvm23SmallVectorTemplateBaseINS_2cl6parserINS_12DebuggerKindEE10OptionInfoELb0EE4growEm+0x12c>  // b.none
 128:	bl	0 <free>
 12c:	str	x20, [x19]
 130:	str	w21, [x19, #12]
 134:	ldp	x20, x19, [sp, #32]
 138:	ldr	x21, [sp, #16]
 13c:	ldp	x29, x30, [sp], #48
 140:	ret

Disassembly of section .text._ZN4llvm2cl5applyINS0_3optIbLb0ENS0_6parserIbEEEEA8_cJNS0_4descENS0_11initializerIbEEEEEvPT_RKT0_DpRKT1_:

0000000000000000 <_ZN4llvm2cl5applyINS0_3optIbLb0ENS0_6parserIbEEEEA8_cJNS0_4descENS0_11initializerIbEEEEEvPT_RKT0_DpRKT1_>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	stp	x22, x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x22, x0
  14:	mov	x0, x1
  18:	mov	x19, x3
  1c:	mov	x20, x2
  20:	mov	x21, x1
  24:	bl	0 <strlen>
  28:	mov	x2, x0
  2c:	mov	x0, x22
  30:	mov	x1, x21
  34:	bl	0 <_ZN4llvm2cl6Option9setArgStrENS_9StringRefE>
  38:	ldr	q0, [x20]
  3c:	mov	w10, #0x1                   	// #1
  40:	str	q0, [x22, #32]
  44:	ldr	x8, [x19]
  48:	ldrb	w9, [x8]
  4c:	strb	w10, [x22, #153]
  50:	strb	w9, [x22, #136]
  54:	ldrb	w8, [x8]
  58:	strb	w8, [x22, #152]
  5c:	ldp	x20, x19, [sp, #32]
  60:	ldp	x22, x21, [sp, #16]
  64:	ldp	x29, x30, [sp], #48
  68:	ret

Disassembly of section .text.startup:

0000000000000000 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>:
       0:	str	d8, [sp, #-112]!
       4:	stp	x29, x30, [sp, #16]
       8:	stp	x28, x27, [sp, #32]
       c:	stp	x26, x25, [sp, #48]
      10:	stp	x24, x23, [sp, #64]
      14:	stp	x22, x21, [sp, #80]
      18:	stp	x20, x19, [sp, #96]
      1c:	mov	x29, sp
      20:	sub	sp, sp, #0x1c0
      24:	adrp	x21, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
      28:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
      2c:	add	x21, x21, #0x0
      30:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
      34:	add	x8, x8, #0x0
      38:	mov	w9, #0x48                  	// #72
      3c:	add	x1, x1, #0x0
      40:	mov	x2, sp
      44:	mov	x0, x21
      48:	stp	x8, x9, [sp]
      4c:	bl	0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
      50:	adrp	x20, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
      54:	adrp	x19, 0 <__dso_handle>
      58:	add	x20, x20, #0x0
      5c:	add	x19, x19, #0x0
      60:	mov	x0, x20
      64:	mov	x1, x21
      68:	mov	x2, x19
      6c:	bl	0 <__cxa_atexit>
      70:	adrp	x21, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
      74:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
      78:	add	x21, x21, #0x0
      7c:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
      80:	add	x8, x8, #0x0
      84:	mov	w9, #0x5d                  	// #93
      88:	add	x1, x1, #0x0
      8c:	mov	x2, sp
      90:	mov	x0, x21
      94:	stp	x8, x9, [sp]
      98:	bl	0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
      9c:	mov	x0, x20
      a0:	mov	x1, x21
      a4:	mov	x2, x19
      a8:	bl	0 <__cxa_atexit>
      ac:	adrp	x21, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
      b0:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
      b4:	add	x21, x21, #0x0
      b8:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
      bc:	add	x8, x8, #0x0
      c0:	mov	w9, #0xd                   	// #13
      c4:	sub	x10, x29, #0x18
      c8:	add	x1, x1, #0x0
      cc:	mov	x2, sp
      d0:	sub	x3, x29, #0xd0
      d4:	mov	x0, x21
      d8:	stur	wzr, [x29, #-24]
      dc:	stp	x8, x9, [sp]
      e0:	stur	x10, [x29, #-208]
      e4:	bl	0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
      e8:	adrp	x0, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
      ec:	add	x0, x0, #0x0
      f0:	mov	x1, x21
      f4:	mov	x2, x19
      f8:	bl	0 <__cxa_atexit>
      fc:	adrp	x21, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     100:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     104:	add	x21, x21, #0x0
     108:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     10c:	add	x8, x8, #0x0
     110:	mov	w22, #0x39                  	// #57
     114:	add	x1, x1, #0x0
     118:	mov	x2, sp
     11c:	mov	x0, x21
     120:	stp	x8, x22, [sp]
     124:	bl	0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     128:	mov	x0, x20
     12c:	mov	x1, x21
     130:	mov	x2, x19
     134:	bl	0 <__cxa_atexit>
     138:	adrp	x21, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     13c:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     140:	add	x21, x21, #0x0
     144:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     148:	add	x8, x8, #0x0
     14c:	mov	w9, #0x18                  	// #24
     150:	add	x1, x1, #0x0
     154:	mov	x2, sp
     158:	mov	x0, x21
     15c:	stp	x8, x9, [sp]
     160:	bl	0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     164:	mov	x0, x20
     168:	mov	x1, x21
     16c:	mov	x2, x19
     170:	bl	0 <__cxa_atexit>
     174:	adrp	x21, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     178:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     17c:	add	x21, x21, #0x0
     180:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     184:	add	x8, x8, #0x0
     188:	mov	w9, #0x15                  	// #21
     18c:	add	x1, x1, #0x0
     190:	mov	x2, sp
     194:	mov	x0, x21
     198:	stp	x8, x9, [sp]
     19c:	bl	0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     1a0:	mov	x0, x20
     1a4:	mov	x1, x21
     1a8:	mov	x2, x19
     1ac:	bl	0 <__cxa_atexit>
     1b0:	stur	x21, [x29, #-208]
     1b4:	adrp	x21, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     1b8:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     1bc:	add	x21, x21, #0x0
     1c0:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     1c4:	add	x8, x8, #0x0
     1c8:	mov	w9, #0x13                  	// #19
     1cc:	add	x1, x1, #0x0
     1d0:	mov	x2, sp
     1d4:	sub	x3, x29, #0xd0
     1d8:	mov	x0, x21
     1dc:	stp	x8, x9, [sp]
     1e0:	bl	0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     1e4:	adrp	x0, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     1e8:	add	x0, x0, #0x0
     1ec:	mov	x1, x21
     1f0:	mov	x2, x19
     1f4:	bl	0 <__cxa_atexit>
     1f8:	adrp	x21, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     1fc:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     200:	add	x21, x21, #0x0
     204:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     208:	add	x8, x8, #0x0
     20c:	mov	w9, #0x20                  	// #32
     210:	add	x1, x1, #0x0
     214:	mov	x2, sp
     218:	mov	x0, x21
     21c:	stp	x8, x9, [sp]
     220:	bl	0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     224:	mov	x0, x20
     228:	mov	x1, x21
     22c:	mov	x2, x19
     230:	bl	0 <__cxa_atexit>
     234:	adrp	x20, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     238:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     23c:	adrp	x27, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     240:	add	x20, x20, #0x0
     244:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     248:	mov	w23, #0x1                   	// #1
     24c:	add	x8, x8, #0x0
     250:	mov	w24, #0x34                  	// #52
     254:	add	x27, x27, #0x0
     258:	add	x1, x1, #0x0
     25c:	sub	x2, x29, #0x18
     260:	mov	x3, sp
     264:	sub	x4, x29, #0xd0
     268:	mov	x0, x20
     26c:	stur	w23, [x29, #-24]
     270:	stp	x8, x24, [sp]
     274:	stur	x27, [x29, #-208]
     278:	bl	0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     27c:	adrp	x21, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     280:	add	x21, x21, #0x0
     284:	mov	x0, x21
     288:	mov	x1, x20
     28c:	mov	x2, x19
     290:	bl	0 <__cxa_atexit>
     294:	adrp	x20, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     298:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     29c:	add	x20, x20, #0x0
     2a0:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     2a4:	add	x8, x8, #0x0
     2a8:	mov	w9, #0x31                  	// #49
     2ac:	add	x1, x1, #0x0
     2b0:	mov	x2, sp
     2b4:	mov	x0, x20
     2b8:	stp	x8, x9, [sp]
     2bc:	bl	0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     2c0:	mov	x0, x21
     2c4:	mov	x1, x20
     2c8:	mov	x2, x19
     2cc:	bl	0 <__cxa_atexit>
     2d0:	adrp	x20, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     2d4:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     2d8:	adrp	x10, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     2dc:	add	x20, x20, #0x0
     2e0:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     2e4:	add	x8, x8, #0x0
     2e8:	mov	w9, #0x33                  	// #51
     2ec:	add	x10, x10, #0x0
     2f0:	mov	w11, #0x8                   	// #8
     2f4:	add	x1, x1, #0x0
     2f8:	mov	x2, sp
     2fc:	sub	x3, x29, #0xd0
     300:	sub	x4, x29, #0x18
     304:	mov	x0, x20
     308:	stp	x8, x9, [sp]
     30c:	stp	x10, x11, [x29, #-208]
     310:	stur	x27, [x29, #-24]
     314:	bl	0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     318:	mov	x0, x21
     31c:	mov	x1, x20
     320:	mov	x2, x19
     324:	bl	0 <__cxa_atexit>
     328:	adrp	x20, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     32c:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     330:	adrp	x9, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     334:	add	x20, x20, #0x0
     338:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     33c:	add	x8, x8, #0x0
     340:	add	x9, x9, #0x0
     344:	mov	w25, #0xe                   	// #14
     348:	add	x1, x1, #0x0
     34c:	sub	x2, x29, #0x18
     350:	mov	x3, sp
     354:	sub	x4, x29, #0xd0
     358:	mov	x0, x20
     35c:	stur	w23, [x29, #-24]
     360:	stp	x8, x24, [sp]
     364:	stp	x9, x25, [x29, #-208]
     368:	mov	x21, sp
     36c:	sub	x24, x29, #0xd0
     370:	bl	0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     374:	adrp	x0, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     378:	add	x0, x0, #0x0
     37c:	mov	x1, x20
     380:	mov	x2, x19
     384:	bl	0 <__cxa_atexit>
     388:	adrp	x10, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     38c:	add	x10, x10, #0x0
     390:	mov	w11, #0x6                   	// #6
     394:	stp	x10, x11, [sp]
     398:	adrp	x10, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     39c:	add	x10, x10, #0x0
     3a0:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     3a4:	stp	x10, x22, [sp, #144]
     3a8:	mov	w10, #0x5                   	// #5
     3ac:	add	x8, x8, #0x0
     3b0:	mov	w9, #0x17                  	// #23
     3b4:	str	w10, [sp, #216]
     3b8:	adrp	x10, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     3bc:	adrp	x12, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     3c0:	adrp	x16, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     3c4:	stp	x8, x9, [x29, #-24]
     3c8:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     3cc:	ldr	d8, [x10]
     3d0:	add	x12, x12, #0x0
     3d4:	mov	w13, #0x14                  	// #20
     3d8:	adrp	x14, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     3dc:	add	x16, x16, #0x0
     3e0:	mov	w17, #0x2c                  	// #44
     3e4:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     3e8:	add	x8, x8, #0x0
     3ec:	mov	w9, #0x4                   	// #4
     3f0:	adrp	x11, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     3f4:	add	x14, x14, #0x0
     3f8:	mov	w15, #0x3                   	// #3
     3fc:	adrp	x18, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     400:	mov	w0, #0x2                   	// #2
     404:	add	x1, x1, #0x0
     408:	mov	w2, #0x35                  	// #53
     40c:	stp	x12, x13, [sp, #24]
     410:	stp	x16, x17, [sp, #64]
     414:	add	x11, x11, #0x0
     418:	adrp	x12, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     41c:	adrp	x16, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     420:	stp	x8, x9, [sp, #120]
     424:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     428:	add	x19, x21, #0xf0
     42c:	add	x18, x18, #0x0
     430:	add	x12, x12, #0x0
     434:	str	w0, [sp, #96]
     438:	mov	w13, #0x3d                  	// #61
     43c:	stp	x1, x2, [sp, #104]
     440:	add	x16, x16, #0x0
     444:	stp	x14, x15, [sp, #40]
     448:	mov	w14, #0x9                   	// #9
     44c:	stp	x11, x9, [sp, #160]
     450:	str	w9, [sp, #176]
     454:	add	x8, x8, #0x0
     458:	mov	w9, #0x1c                  	// #28
     45c:	add	x20, x24, #0x10
     460:	sub	x0, x29, #0xd0
     464:	mov	x1, sp
     468:	mov	x2, x19
     46c:	str	wzr, [sp, #16]
     470:	str	w23, [sp, #56]
     474:	stp	x18, x25, [sp, #80]
     478:	str	w15, [sp, #136]
     47c:	stp	x12, x13, [sp, #184]
     480:	stp	x16, x14, [sp, #200]
     484:	stp	x8, x9, [sp, #224]
     488:	stur	x20, [x29, #-208]
     48c:	stur	d8, [x29, #-200]
     490:	bl	0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     494:	adrp	x0, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     498:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     49c:	add	x0, x0, #0x0
     4a0:	add	x1, x1, #0x0
     4a4:	sub	x2, x29, #0x18
     4a8:	sub	x3, x29, #0xd0
     4ac:	bl	0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     4b0:	ldur	x0, [x29, #-208]
     4b4:	cmp	x0, x20
     4b8:	b.eq	4c0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp+0x4c0>  // b.none
     4bc:	bl	0 <free>
     4c0:	adrp	x0, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     4c4:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     4c8:	adrp	x2, 0 <__dso_handle>
     4cc:	add	x0, x0, #0x0
     4d0:	add	x1, x1, #0x0
     4d4:	add	x2, x2, #0x0
     4d8:	bl	0 <__cxa_atexit>
     4dc:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     4e0:	add	x8, x8, #0x0
     4e4:	mov	w9, #0x16                  	// #22
     4e8:	adrp	x13, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     4ec:	sub	x10, x29, #0x1c
     4f0:	add	x13, x13, #0x0
     4f4:	stp	x8, x9, [x29, #-24]
     4f8:	mov	w8, #0x12                  	// #18
     4fc:	adrp	x9, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     500:	adrp	x11, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     504:	str	x10, [x29, #8]
     508:	add	x9, x9, #0x0
     50c:	mov	w10, #0x6                   	// #6
     510:	stp	x13, x8, [x29, #-184]
     514:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     518:	add	x11, x11, #0x0
     51c:	mov	w12, #0x5                   	// #5
     520:	add	x8, x8, #0x0
     524:	stp	x9, x10, [x29, #-168]
     528:	mov	w9, #0x13                  	// #19
     52c:	add	x20, x21, #0x10
     530:	add	x2, x24, #0x50
     534:	mov	x0, sp
     538:	sub	x1, x29, #0xd0
     53c:	stur	wzr, [x29, #-28]
     540:	stur	wzr, [x29, #-192]
     544:	stur	w23, [x29, #-152]
     548:	stp	x11, x12, [x29, #-208]
     54c:	str	d8, [sp, #8]
     550:	stp	x8, x9, [x29, #-144]
     554:	str	x20, [sp]
     558:	bl	0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     55c:	adrp	x0, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     560:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     564:	add	x0, x0, #0x0
     568:	add	x1, x1, #0x0
     56c:	sub	x2, x29, #0x18
     570:	add	x3, x29, #0x8
     574:	mov	x4, sp
     578:	bl	0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     57c:	ldr	x0, [sp]
     580:	cmp	x0, x20
     584:	b.eq	58c <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp+0x58c>  // b.none
     588:	bl	0 <free>
     58c:	adrp	x0, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     590:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     594:	adrp	x2, 0 <__dso_handle>
     598:	add	x0, x0, #0x0
     59c:	add	x1, x1, #0x0
     5a0:	add	x2, x2, #0x0
     5a4:	bl	0 <__cxa_atexit>
     5a8:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     5ac:	adrp	x11, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     5b0:	add	x8, x8, #0x0
     5b4:	mov	w9, #0x11                  	// #17
     5b8:	add	x11, x11, #0x0
     5bc:	mov	w12, #0xf                   	// #15
     5c0:	adrp	x0, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     5c4:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     5c8:	adrp	x2, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     5cc:	adrp	x10, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     5d0:	adrp	x13, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     5d4:	mov	w21, #0x5                   	// #5
     5d8:	adrp	x14, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     5dc:	adrp	x16, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     5e0:	mov	w17, #0x6                   	// #6
     5e4:	adrp	x18, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     5e8:	add	x0, x0, #0x0
     5ec:	add	x1, x1, #0x0
     5f0:	add	x2, x2, #0x0
     5f4:	stp	x11, x12, [sp, #24]
     5f8:	adrp	x11, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     5fc:	sub	x12, x29, #0xd0
     600:	stp	x8, x9, [x29, #-24]
     604:	mov	x8, sp
     608:	add	x10, x10, #0x0
     60c:	mov	w20, #0x4                   	// #4
     610:	add	x13, x13, #0x0
     614:	mov	w25, #0x1                   	// #1
     618:	add	x14, x14, #0x0
     61c:	mov	w15, #0x10                  	// #16
     620:	add	x16, x16, #0x0
     624:	mov	w26, #0x2                   	// #2
     628:	add	x18, x18, #0x0
     62c:	mov	w23, #0x3                   	// #3
     630:	add	x11, x11, #0x0
     634:	stp	x0, x17, [sp, #120]
     638:	stp	x1, x9, [sp, #144]
     63c:	stp	x2, x21, [sp, #160]
     640:	add	x22, x12, #0x10
     644:	add	x2, x8, #0xc8
     648:	sub	x0, x29, #0xd0
     64c:	mov	x1, sp
     650:	str	wzr, [sp, #16]
     654:	stp	x16, x17, [sp, #80]
     658:	stur	d8, [x29, #-200]
     65c:	stp	x18, x9, [sp, #104]
     660:	stp	x10, x20, [sp]
     664:	stp	x13, x21, [sp, #40]
     668:	str	w25, [sp, #56]
     66c:	stp	x14, x15, [sp, #64]
     670:	str	w26, [sp, #96]
     674:	str	w23, [sp, #136]
     678:	str	w20, [sp, #176]
     67c:	stp	x11, x15, [sp, #184]
     680:	stur	x22, [x29, #-208]
     684:	bl	0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     688:	adrp	x0, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     68c:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     690:	add	x0, x0, #0x0
     694:	add	x1, x1, #0x0
     698:	sub	x2, x29, #0x18
     69c:	sub	x3, x29, #0xd0
     6a0:	bl	0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     6a4:	ldur	x0, [x29, #-208]
     6a8:	cmp	x0, x22
     6ac:	b.eq	6b4 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp+0x6b4>  // b.none
     6b0:	bl	0 <free>
     6b4:	adrp	x0, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     6b8:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     6bc:	adrp	x2, 0 <__dso_handle>
     6c0:	add	x0, x0, #0x0
     6c4:	add	x1, x1, #0x0
     6c8:	add	x2, x2, #0x0
     6cc:	bl	0 <__cxa_atexit>
     6d0:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     6d4:	add	x8, x8, #0x0
     6d8:	mov	w9, #0xf                   	// #15
     6dc:	adrp	x28, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     6e0:	adrp	x11, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     6e4:	stp	x8, x9, [x29, #-24]
     6e8:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     6ec:	add	x28, x28, #0x0
     6f0:	mov	w10, #0x7                   	// #7
     6f4:	add	x11, x11, #0x0
     6f8:	mov	w12, #0x20                  	// #32
     6fc:	adrp	x0, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     700:	add	x8, x8, #0x0
     704:	mov	w9, #0x14                  	// #20
     708:	adrp	x13, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     70c:	adrp	x14, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     710:	adrp	x16, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     714:	adrp	x17, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     718:	add	x0, x0, #0x0
     71c:	stp	x28, x10, [sp]
     720:	stp	x11, x12, [sp, #24]
     724:	adrp	x10, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     728:	adrp	x11, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     72c:	adrp	x12, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     730:	stp	x8, x9, [sp, #144]
     734:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     738:	sub	x24, x29, #0x1c
     73c:	add	x13, x13, #0x0
     740:	add	x14, x14, #0x0
     744:	mov	w15, #0x27                  	// #39
     748:	add	x16, x16, #0x0
     74c:	add	x17, x17, #0x0
     750:	mov	w18, #0x17                  	// #23
     754:	add	x10, x10, #0x0
     758:	add	x11, x11, #0x0
     75c:	stp	x0, x23, [sp, #120]
     760:	add	x12, x12, #0x0
     764:	add	x8, x8, #0x0
     768:	mov	w9, #0x1e                  	// #30
     76c:	sub	x0, x29, #0xd0
     770:	mov	x1, sp
     774:	mov	x2, x19
     778:	stur	wzr, [x29, #-28]
     77c:	str	wzr, [sp, #16]
     780:	str	w25, [sp, #56]
     784:	str	w26, [sp, #96]
     788:	str	w23, [sp, #136]
     78c:	str	w20, [sp, #176]
     790:	stp	x14, x15, [sp, #64]
     794:	str	w21, [sp, #216]
     798:	stp	x13, x21, [sp, #40]
     79c:	stp	x10, x21, [sp, #160]
     7a0:	stur	x22, [x29, #-208]
     7a4:	str	x24, [x29, #8]
     7a8:	stp	x16, x20, [sp, #80]
     7ac:	stp	x17, x18, [sp, #104]
     7b0:	stp	x11, x18, [sp, #184]
     7b4:	stp	x12, x20, [sp, #200]
     7b8:	stp	x8, x9, [sp, #224]
     7bc:	stur	d8, [x29, #-200]
     7c0:	mov	x23, sp
     7c4:	bl	0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     7c8:	adrp	x0, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     7cc:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     7d0:	add	x0, x0, #0x0
     7d4:	add	x1, x1, #0x0
     7d8:	sub	x2, x29, #0x18
     7dc:	add	x3, x29, #0x8
     7e0:	sub	x4, x29, #0xd0
     7e4:	bl	0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     7e8:	ldur	x0, [x29, #-208]
     7ec:	cmp	x0, x22
     7f0:	b.eq	7f8 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp+0x7f8>  // b.none
     7f4:	bl	0 <free>
     7f8:	adrp	x0, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     7fc:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     800:	adrp	x2, 0 <__dso_handle>
     804:	add	x0, x0, #0x0
     808:	add	x1, x1, #0x0
     80c:	add	x2, x2, #0x0
     810:	bl	0 <__cxa_atexit>
     814:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     818:	add	x8, x8, #0x0
     81c:	mov	w9, #0x40                  	// #64
     820:	adrp	x10, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     824:	add	x10, x10, #0x0
     828:	mov	w11, #0x3                   	// #3
     82c:	stp	x8, x9, [x29, #-24]
     830:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     834:	add	x8, x8, #0x0
     838:	mov	w9, #0x4                   	// #4
     83c:	stp	x10, x11, [x29, #-208]
     840:	adrp	x10, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     844:	add	x10, x10, #0x0
     848:	stp	x8, x9, [x29, #-128]
     84c:	mov	w8, #0x25                  	// #37
     850:	stp	x10, x8, [x29, #-104]
     854:	sub	x8, x29, #0xd0
     858:	adrp	x12, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     85c:	adrp	x14, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     860:	adrp	x15, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     864:	add	x19, x8, #0x78
     868:	add	x12, x12, #0x0
     86c:	mov	w13, #0x1c                  	// #28
     870:	add	x14, x14, #0x0
     874:	mov	w20, #0x1                   	// #1
     878:	add	x15, x15, #0x0
     87c:	mov	w16, #0x20                  	// #32
     880:	mov	w21, #0x2                   	// #2
     884:	add	x22, x23, #0x10
     888:	mov	x0, sp
     88c:	sub	x1, x29, #0xd0
     890:	mov	x2, x19
     894:	stur	wzr, [x29, #-28]
     898:	str	x24, [x29, #8]
     89c:	stur	wzr, [x29, #-192]
     8a0:	stp	x12, x13, [x29, #-184]
     8a4:	stp	x14, x11, [x29, #-168]
     8a8:	stp	x15, x16, [x29, #-144]
     8ac:	str	d8, [sp, #8]
     8b0:	stur	w20, [x29, #-152]
     8b4:	stur	w21, [x29, #-112]
     8b8:	str	x22, [sp]
     8bc:	bl	0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     8c0:	adrp	x0, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     8c4:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     8c8:	add	x0, x0, #0x0
     8cc:	add	x1, x1, #0x0
     8d0:	add	x2, x29, #0x8
     8d4:	sub	x3, x29, #0x18
     8d8:	mov	x4, sp
     8dc:	bl	0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     8e0:	ldr	x0, [sp]
     8e4:	cmp	x0, x22
     8e8:	b.eq	8f0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp+0x8f0>  // b.none
     8ec:	bl	0 <free>
     8f0:	adrp	x0, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     8f4:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     8f8:	adrp	x2, 0 <__dso_handle>
     8fc:	add	x0, x0, #0x0
     900:	add	x1, x1, #0x0
     904:	add	x2, x2, #0x0
     908:	bl	0 <__cxa_atexit>
     90c:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     910:	add	x8, x8, #0x0
     914:	mov	w9, #0x2e                  	// #46
     918:	adrp	x10, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     91c:	add	x10, x10, #0x0
     920:	mov	w11, #0x3                   	// #3
     924:	stp	x8, x9, [x29, #-24]
     928:	adrp	x9, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     92c:	adrp	x16, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     930:	stp	x10, x11, [x29, #-208]
     934:	add	x9, x9, #0x0
     938:	mov	w10, #0x4                   	// #4
     93c:	adrp	x12, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     940:	adrp	x14, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     944:	add	x16, x16, #0x0
     948:	mov	w8, #0x34                  	// #52
     94c:	adrp	x11, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     950:	stp	x9, x10, [x29, #-128]
     954:	mov	x9, sp
     958:	sub	x23, x29, #0x1c
     95c:	add	x12, x12, #0x0
     960:	mov	w13, #0x21                  	// #33
     964:	add	x14, x14, #0x0
     968:	stur	w20, [x29, #-152]
     96c:	mov	w15, #0x8                   	// #8
     970:	add	x11, x11, #0x0
     974:	stp	x16, x8, [x29, #-144]
     978:	mov	w8, #0x20                  	// #32
     97c:	add	x20, x9, #0x10
     980:	mov	x0, sp
     984:	sub	x1, x29, #0xd0
     988:	mov	x2, x19
     98c:	stur	w21, [x29, #-28]
     990:	stur	wzr, [x29, #-192]
     994:	stur	w21, [x29, #-112]
     998:	stp	x12, x13, [x29, #-184]
     99c:	stp	x14, x15, [x29, #-168]
     9a0:	str	x23, [x29, #8]
     9a4:	stp	x11, x8, [x29, #-104]
     9a8:	str	x20, [sp]
     9ac:	str	d8, [sp, #8]
     9b0:	bl	0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     9b4:	adrp	x0, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     9b8:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     9bc:	add	x0, x0, #0x0
     9c0:	add	x1, x1, #0x0
     9c4:	sub	x2, x29, #0x18
     9c8:	add	x3, x29, #0x8
     9cc:	mov	x4, sp
     9d0:	sub	x24, x29, #0x18
     9d4:	bl	0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     9d8:	ldr	x0, [sp]
     9dc:	cmp	x0, x20
     9e0:	b.eq	9e8 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp+0x9e8>  // b.none
     9e4:	bl	0 <free>
     9e8:	adrp	x20, 0 <__dso_handle>
     9ec:	adrp	x0, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     9f0:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     9f4:	add	x20, x20, #0x0
     9f8:	add	x0, x0, #0x0
     9fc:	add	x1, x1, #0x0
     a00:	mov	x2, x20
     a04:	bl	0 <__cxa_atexit>
     a08:	adrp	x22, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     a0c:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     a10:	add	x22, x22, #0x0
     a14:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     a18:	add	x8, x8, #0x0
     a1c:	mov	w9, #0x33                  	// #51
     a20:	add	x1, x1, #0x0
     a24:	mov	x2, sp
     a28:	sub	x3, x29, #0xd0
     a2c:	mov	x0, x22
     a30:	sturb	wzr, [x29, #-24]
     a34:	stp	x8, x9, [sp]
     a38:	stur	x24, [x29, #-208]
     a3c:	bl	0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     a40:	adrp	x21, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     a44:	add	x21, x21, #0x0
     a48:	mov	x0, x21
     a4c:	mov	x1, x22
     a50:	mov	x2, x20
     a54:	bl	0 <__cxa_atexit>
     a58:	adrp	x22, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     a5c:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     a60:	add	x22, x22, #0x0
     a64:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     a68:	add	x8, x8, #0x0
     a6c:	mov	w9, #0x32                  	// #50
     a70:	add	x1, x1, #0x0
     a74:	mov	x2, sp
     a78:	sub	x3, x29, #0xd0
     a7c:	mov	x0, x22
     a80:	sturb	wzr, [x29, #-24]
     a84:	stp	x8, x9, [sp]
     a88:	stur	x24, [x29, #-208]
     a8c:	bl	0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     a90:	mov	x0, x21
     a94:	mov	x1, x22
     a98:	mov	x2, x20
     a9c:	bl	0 <__cxa_atexit>
     aa0:	adrp	x22, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     aa4:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     aa8:	add	x22, x22, #0x0
     aac:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     ab0:	add	x8, x8, #0x0
     ab4:	mov	w9, #0x30                  	// #48
     ab8:	add	x1, x1, #0x0
     abc:	mov	x2, sp
     ac0:	sub	x3, x29, #0xd0
     ac4:	mov	x0, x22
     ac8:	sturb	wzr, [x29, #-24]
     acc:	stp	x8, x9, [sp]
     ad0:	stur	x24, [x29, #-208]
     ad4:	bl	0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     ad8:	mov	x0, x21
     adc:	mov	x1, x22
     ae0:	mov	x2, x20
     ae4:	bl	0 <__cxa_atexit>
     ae8:	adrp	x22, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     aec:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     af0:	add	x22, x22, #0x0
     af4:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     af8:	add	x8, x8, #0x0
     afc:	mov	w9, #0x47                  	// #71
     b00:	add	x1, x1, #0x0
     b04:	mov	x2, sp
     b08:	sub	x3, x29, #0xd0
     b0c:	mov	x0, x22
     b10:	sturb	wzr, [x29, #-24]
     b14:	stp	x8, x9, [sp]
     b18:	stur	x24, [x29, #-208]
     b1c:	bl	0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     b20:	mov	x0, x21
     b24:	mov	x1, x22
     b28:	mov	x2, x20
     b2c:	bl	0 <__cxa_atexit>
     b30:	adrp	x22, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     b34:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     b38:	add	x22, x22, #0x0
     b3c:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     b40:	add	x8, x8, #0x0
     b44:	mov	w9, #0x46                  	// #70
     b48:	add	x1, x1, #0x0
     b4c:	mov	x2, sp
     b50:	sub	x3, x29, #0xd0
     b54:	mov	x0, x22
     b58:	sturb	wzr, [x29, #-24]
     b5c:	stp	x8, x9, [sp]
     b60:	stur	x24, [x29, #-208]
     b64:	mov	x24, sp
     b68:	bl	0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     b6c:	mov	x0, x21
     b70:	mov	x1, x22
     b74:	mov	x2, x20
     b78:	bl	0 <__cxa_atexit>
     b7c:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     b80:	add	x8, x8, #0x0
     b84:	mov	w9, #0x3e                  	// #62
     b88:	adrp	x16, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     b8c:	add	x16, x16, #0x0
     b90:	stp	x8, x9, [x29, #-24]
     b94:	mov	w8, #0x43                  	// #67
     b98:	adrp	x9, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     b9c:	adrp	x10, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     ba0:	adrp	x12, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     ba4:	adrp	x14, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     ba8:	mov	w15, #0xd                   	// #13
     bac:	add	x9, x9, #0x0
     bb0:	stp	x16, x8, [x29, #-144]
     bb4:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     bb8:	str	x23, [x29, #8]
     bbc:	add	x10, x10, #0x0
     bc0:	mov	w11, #0x4                   	// #4
     bc4:	add	x12, x12, #0x0
     bc8:	mov	w13, #0x19                  	// #25
     bcc:	add	x14, x14, #0x0
     bd0:	mov	w22, #0x1                   	// #1
     bd4:	mov	w23, #0x2                   	// #2
     bd8:	add	x8, x8, #0x0
     bdc:	stp	x9, x15, [x29, #-128]
     be0:	mov	w9, #0x26                  	// #38
     be4:	add	x20, x24, #0x10
     be8:	mov	x0, sp
     bec:	sub	x1, x29, #0xd0
     bf0:	mov	x2, x19
     bf4:	stur	wzr, [x29, #-28]
     bf8:	stur	wzr, [x29, #-192]
     bfc:	stp	x10, x11, [x29, #-208]
     c00:	stp	x12, x13, [x29, #-184]
     c04:	stp	x14, x15, [x29, #-168]
     c08:	stur	w22, [x29, #-152]
     c0c:	stur	w23, [x29, #-112]
     c10:	stp	x8, x9, [x29, #-104]
     c14:	str	x20, [sp]
     c18:	str	d8, [sp, #8]
     c1c:	bl	0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     c20:	adrp	x0, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     c24:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     c28:	add	x0, x0, #0x0
     c2c:	add	x1, x1, #0x0
     c30:	sub	x2, x29, #0x18
     c34:	add	x3, x29, #0x8
     c38:	mov	x4, sp
     c3c:	add	x21, x29, #0x8
     c40:	bl	0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     c44:	ldr	x0, [sp]
     c48:	cmp	x0, x20
     c4c:	b.eq	c54 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp+0xc54>  // b.none
     c50:	bl	0 <free>
     c54:	adrp	x20, 0 <__dso_handle>
     c58:	adrp	x0, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     c5c:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     c60:	add	x20, x20, #0x0
     c64:	add	x0, x0, #0x0
     c68:	add	x1, x1, #0x0
     c6c:	mov	x2, x20
     c70:	bl	0 <__cxa_atexit>
     c74:	stur	x21, [x29, #-208]
     c78:	adrp	x21, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     c7c:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     c80:	add	x21, x21, #0x0
     c84:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     c88:	add	x8, x8, #0x0
     c8c:	mov	w9, #0x3c                  	// #60
     c90:	add	x1, x1, #0x0
     c94:	sub	x2, x29, #0x18
     c98:	mov	x3, sp
     c9c:	sub	x4, x29, #0xd0
     ca0:	mov	x0, x21
     ca4:	stur	w22, [x29, #-24]
     ca8:	strb	wzr, [x29, #8]
     cac:	stp	x8, x9, [sp]
     cb0:	mov	x24, sp
     cb4:	bl	0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     cb8:	adrp	x0, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     cbc:	add	x0, x0, #0x0
     cc0:	mov	x1, x21
     cc4:	mov	x2, x20
     cc8:	bl	0 <__cxa_atexit>
     ccc:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     cd0:	add	x8, x8, #0x0
     cd4:	mov	w9, #0x15                  	// #21
     cd8:	mov	w10, #0x7                   	// #7
     cdc:	adrp	x15, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     ce0:	adrp	x11, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     ce4:	adrp	x13, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     ce8:	add	x15, x15, #0x0
     cec:	stp	x8, x9, [x29, #-24]
     cf0:	mov	w8, #0x27                  	// #39
     cf4:	stp	x28, x10, [x29, #-208]
     cf8:	adrp	x9, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     cfc:	adrp	x10, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     d00:	sub	x21, x29, #0x1c
     d04:	add	x11, x11, #0x0
     d08:	mov	w12, #0x1d                  	// #29
     d0c:	add	x13, x13, #0x0
     d10:	mov	w14, #0x4                   	// #4
     d14:	add	x9, x9, #0x0
     d18:	add	x10, x10, #0x0
     d1c:	stp	x15, x8, [x29, #-144]
     d20:	mov	w8, #0x22                  	// #34
     d24:	add	x20, x24, #0x10
     d28:	mov	x0, sp
     d2c:	sub	x1, x29, #0xd0
     d30:	mov	x2, x19
     d34:	stur	wzr, [x29, #-28]
     d38:	stur	wzr, [x29, #-192]
     d3c:	stur	w22, [x29, #-152]
     d40:	stur	w23, [x29, #-112]
     d44:	stp	x11, x12, [x29, #-184]
     d48:	str	x21, [x29, #8]
     d4c:	stp	x13, x14, [x29, #-168]
     d50:	stp	x9, x14, [x29, #-128]
     d54:	stp	x10, x8, [x29, #-104]
     d58:	str	x20, [sp]
     d5c:	str	d8, [sp, #8]
     d60:	bl	0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     d64:	adrp	x0, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     d68:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     d6c:	add	x0, x0, #0x0
     d70:	add	x1, x1, #0x0
     d74:	sub	x2, x29, #0x18
     d78:	add	x3, x29, #0x8
     d7c:	mov	x4, sp
     d80:	bl	0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     d84:	ldr	x0, [sp]
     d88:	cmp	x0, x20
     d8c:	b.eq	d94 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp+0xd94>  // b.none
     d90:	bl	0 <free>
     d94:	adrp	x0, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     d98:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     d9c:	adrp	x2, 0 <__dso_handle>
     da0:	add	x0, x0, #0x0
     da4:	add	x1, x1, #0x0
     da8:	add	x2, x2, #0x0
     dac:	bl	0 <__cxa_atexit>
     db0:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     db4:	add	x8, x8, #0x0
     db8:	mov	w9, #0x2b                  	// #43
     dbc:	adrp	x10, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     dc0:	adrp	x11, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     dc4:	adrp	x13, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     dc8:	adrp	x14, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     dcc:	adrp	x16, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     dd0:	stp	x8, x9, [x29, #-24]
     dd4:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     dd8:	mov	w26, #0x1                   	// #1
     ddc:	add	x10, x10, #0x0
     de0:	mov	w17, #0x4                   	// #4
     de4:	add	x11, x11, #0x0
     de8:	mov	w12, #0x1f                  	// #31
     dec:	add	x13, x13, #0x0
     df0:	mov	w24, #0x2                   	// #2
     df4:	add	x14, x14, #0x0
     df8:	mov	w15, #0x1b                  	// #27
     dfc:	add	x16, x16, #0x0
     e00:	mov	w18, #0x3                   	// #3
     e04:	add	x8, x8, #0x0
     e08:	mov	w9, #0x33                  	// #51
     e0c:	mov	x0, sp
     e10:	sub	x1, x29, #0xd0
     e14:	mov	x2, x19
     e18:	str	x21, [x29, #8]
     e1c:	stur	wzr, [x29, #-192]
     e20:	stp	x11, x12, [x29, #-184]
     e24:	stp	x14, x15, [x29, #-144]
     e28:	str	x20, [sp]
     e2c:	stur	w26, [x29, #-28]
     e30:	stp	x10, x17, [x29, #-208]
     e34:	stp	x13, x24, [x29, #-168]
     e38:	stur	w26, [x29, #-152]
     e3c:	stp	x16, x18, [x29, #-128]
     e40:	stur	w24, [x29, #-112]
     e44:	stp	x8, x9, [x29, #-104]
     e48:	str	d8, [sp, #8]
     e4c:	bl	0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     e50:	adrp	x0, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     e54:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     e58:	add	x0, x0, #0x0
     e5c:	add	x1, x1, #0x0
     e60:	sub	x2, x29, #0x18
     e64:	add	x3, x29, #0x8
     e68:	mov	x4, sp
     e6c:	sub	x25, x29, #0x18
     e70:	bl	0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     e74:	ldr	x0, [sp]
     e78:	cmp	x0, x20
     e7c:	b.eq	e84 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp+0xe84>  // b.none
     e80:	bl	0 <free>
     e84:	adrp	x20, 0 <__dso_handle>
     e88:	adrp	x0, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     e8c:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     e90:	add	x20, x20, #0x0
     e94:	add	x0, x0, #0x0
     e98:	add	x1, x1, #0x0
     e9c:	mov	x2, x20
     ea0:	bl	0 <__cxa_atexit>
     ea4:	adrp	x22, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     ea8:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     eac:	add	x22, x22, #0x0
     eb0:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     eb4:	add	x8, x8, #0x0
     eb8:	mov	w9, #0x35                  	// #53
     ebc:	add	x1, x1, #0x0
     ec0:	mov	x2, sp
     ec4:	sub	x3, x29, #0xd0
     ec8:	mov	x0, x22
     ecc:	sturb	wzr, [x29, #-24]
     ed0:	stp	x8, x9, [sp]
     ed4:	stur	x25, [x29, #-208]
     ed8:	bl	0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     edc:	adrp	x21, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     ee0:	add	x21, x21, #0x0
     ee4:	mov	x0, x21
     ee8:	mov	x1, x22
     eec:	mov	x2, x20
     ef0:	bl	0 <__cxa_atexit>
     ef4:	adrp	x22, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     ef8:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     efc:	add	x22, x22, #0x0
     f00:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     f04:	add	x8, x8, #0x0
     f08:	mov	w9, #0x40                  	// #64
     f0c:	add	x1, x1, #0x0
     f10:	mov	x2, sp
     f14:	sub	x3, x29, #0xd0
     f18:	mov	x0, x22
     f1c:	sturb	wzr, [x29, #-24]
     f20:	stp	x8, x9, [sp]
     f24:	stur	x25, [x29, #-208]
     f28:	bl	0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     f2c:	mov	x0, x21
     f30:	mov	x1, x22
     f34:	mov	x2, x20
     f38:	bl	0 <__cxa_atexit>
     f3c:	adrp	x22, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     f40:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     f44:	add	x22, x22, #0x0
     f48:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     f4c:	add	x8, x8, #0x0
     f50:	mov	w9, #0x15                  	// #21
     f54:	add	x1, x1, #0x0
     f58:	mov	x2, sp
     f5c:	sub	x3, x29, #0xd0
     f60:	mov	x0, x22
     f64:	sturb	wzr, [x29, #-24]
     f68:	stp	x8, x9, [sp]
     f6c:	stur	x25, [x29, #-208]
     f70:	bl	0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     f74:	mov	x0, x21
     f78:	mov	x1, x22
     f7c:	mov	x2, x20
     f80:	bl	0 <__cxa_atexit>
     f84:	adrp	x22, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     f88:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     f8c:	add	x22, x22, #0x0
     f90:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     f94:	add	x8, x8, #0x0
     f98:	mov	w9, #0x1a                  	// #26
     f9c:	add	x1, x1, #0x0
     fa0:	mov	x2, sp
     fa4:	sub	x3, x29, #0xd0
     fa8:	mov	x0, x22
     fac:	sturb	w26, [x29, #-24]
     fb0:	stp	x8, x9, [sp]
     fb4:	stur	x25, [x29, #-208]
     fb8:	bl	0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     fbc:	mov	x0, x21
     fc0:	mov	x1, x22
     fc4:	mov	x2, x20
     fc8:	bl	0 <__cxa_atexit>
     fcc:	adrp	x23, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     fd0:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     fd4:	add	x23, x23, #0x0
     fd8:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
     fdc:	add	x8, x8, #0x0
     fe0:	mov	w28, #0x20                  	// #32
     fe4:	add	x1, x1, #0x0
     fe8:	mov	x2, sp
     fec:	sub	x3, x29, #0xd0
     ff0:	mov	x0, x23
     ff4:	stur	wzr, [x29, #-24]
     ff8:	stp	x8, x28, [sp]
     ffc:	stur	x25, [x29, #-208]
    1000:	bl	0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1004:	adrp	x22, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1008:	add	x22, x22, #0x0
    100c:	mov	x0, x22
    1010:	mov	x1, x23
    1014:	mov	x2, x20
    1018:	bl	0 <__cxa_atexit>
    101c:	adrp	x23, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1020:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1024:	add	x23, x23, #0x0
    1028:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    102c:	add	x8, x8, #0x0
    1030:	mov	w9, #0x2e                  	// #46
    1034:	add	x1, x1, #0x0
    1038:	mov	x2, sp
    103c:	sub	x3, x29, #0xd0
    1040:	mov	x0, x23
    1044:	sturb	wzr, [x29, #-24]
    1048:	stp	x8, x9, [sp]
    104c:	stur	x25, [x29, #-208]
    1050:	bl	0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1054:	mov	x0, x21
    1058:	mov	x1, x23
    105c:	mov	x2, x20
    1060:	bl	0 <__cxa_atexit>
    1064:	adrp	x23, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1068:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    106c:	add	x23, x23, #0x0
    1070:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1074:	add	x8, x8, #0x0
    1078:	mov	w9, #0x3b                  	// #59
    107c:	add	x1, x1, #0x0
    1080:	sub	x2, x29, #0x18
    1084:	mov	x3, sp
    1088:	sub	x4, x29, #0xd0
    108c:	mov	x0, x23
    1090:	stur	w26, [x29, #-24]
    1094:	stp	x8, x9, [sp]
    1098:	stur	x27, [x29, #-208]
    109c:	sub	x25, x29, #0x18
    10a0:	bl	0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    10a4:	adrp	x0, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    10a8:	add	x0, x0, #0x0
    10ac:	mov	x1, x23
    10b0:	mov	x2, x20
    10b4:	bl	0 <__cxa_atexit>
    10b8:	adrp	x23, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    10bc:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    10c0:	add	x23, x23, #0x0
    10c4:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    10c8:	add	x8, x8, #0x0
    10cc:	mov	w27, #0x22                  	// #34
    10d0:	add	x1, x1, #0x0
    10d4:	mov	x2, sp
    10d8:	sub	x3, x29, #0xd0
    10dc:	mov	x0, x23
    10e0:	sturb	wzr, [x29, #-24]
    10e4:	stp	x8, x27, [sp]
    10e8:	stur	x25, [x29, #-208]
    10ec:	bl	0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    10f0:	mov	x0, x21
    10f4:	mov	x1, x23
    10f8:	mov	x2, x20
    10fc:	bl	0 <__cxa_atexit>
    1100:	adrp	x23, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1104:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1108:	add	x23, x23, #0x0
    110c:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1110:	add	x8, x8, #0x0
    1114:	mov	w9, #0x3e                  	// #62
    1118:	add	x1, x1, #0x0
    111c:	mov	x2, sp
    1120:	sub	x3, x29, #0xd0
    1124:	mov	x0, x23
    1128:	sturb	wzr, [x29, #-24]
    112c:	stp	x8, x9, [sp]
    1130:	stur	x25, [x29, #-208]
    1134:	bl	0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1138:	mov	x0, x21
    113c:	mov	x1, x23
    1140:	mov	x2, x20
    1144:	bl	0 <__cxa_atexit>
    1148:	adrp	x23, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    114c:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1150:	add	x23, x23, #0x0
    1154:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1158:	add	x8, x8, #0x0
    115c:	add	x1, x1, #0x0
    1160:	mov	x2, sp
    1164:	sub	x3, x29, #0xd0
    1168:	mov	x0, x23
    116c:	sturb	wzr, [x29, #-24]
    1170:	stp	x8, x28, [sp]
    1174:	stur	x25, [x29, #-208]
    1178:	bl	0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    117c:	mov	x0, x21
    1180:	mov	x1, x23
    1184:	mov	x2, x20
    1188:	bl	0 <__cxa_atexit>
    118c:	adrp	x23, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1190:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1194:	add	x23, x23, #0x0
    1198:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    119c:	add	x8, x8, #0x0
    11a0:	mov	w9, #0x25                  	// #37
    11a4:	add	x1, x1, #0x0
    11a8:	mov	x2, sp
    11ac:	sub	x3, x29, #0xd0
    11b0:	mov	x0, x23
    11b4:	sturb	wzr, [x29, #-24]
    11b8:	stp	x8, x9, [sp]
    11bc:	stur	x25, [x29, #-208]
    11c0:	bl	0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    11c4:	mov	x0, x21
    11c8:	mov	x1, x23
    11cc:	mov	x2, x20
    11d0:	bl	0 <__cxa_atexit>
    11d4:	adrp	x23, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    11d8:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    11dc:	add	x23, x23, #0x0
    11e0:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    11e4:	add	x8, x8, #0x0
    11e8:	mov	w9, #0x21                  	// #33
    11ec:	add	x1, x1, #0x0
    11f0:	mov	x2, sp
    11f4:	sub	x3, x29, #0xd0
    11f8:	mov	x0, x23
    11fc:	stur	wzr, [x29, #-24]
    1200:	stp	x8, x9, [sp]
    1204:	stur	x25, [x29, #-208]
    1208:	bl	0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    120c:	mov	x0, x22
    1210:	mov	x1, x23
    1214:	mov	x2, x20
    1218:	bl	0 <__cxa_atexit>
    121c:	adrp	x22, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1220:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1224:	add	x22, x22, #0x0
    1228:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    122c:	add	x8, x8, #0x0
    1230:	mov	w9, #0x16                  	// #22
    1234:	add	x1, x1, #0x0
    1238:	mov	x2, sp
    123c:	sub	x3, x29, #0xd0
    1240:	mov	x0, x22
    1244:	sturb	wzr, [x29, #-24]
    1248:	stp	x8, x9, [sp]
    124c:	stur	x25, [x29, #-208]
    1250:	bl	0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1254:	mov	x0, x21
    1258:	mov	x1, x22
    125c:	mov	x2, x20
    1260:	bl	0 <__cxa_atexit>
    1264:	adrp	x22, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1268:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    126c:	add	x22, x22, #0x0
    1270:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1274:	add	x8, x8, #0x0
    1278:	add	x1, x1, #0x0
    127c:	mov	x2, sp
    1280:	sub	x3, x29, #0xd0
    1284:	mov	x0, x22
    1288:	sturb	w26, [x29, #-24]
    128c:	stp	x8, x27, [sp]
    1290:	stur	x25, [x29, #-208]
    1294:	mov	x23, sp
    1298:	sub	x25, x29, #0xd0
    129c:	bl	0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    12a0:	mov	x0, x21
    12a4:	mov	x1, x22
    12a8:	mov	x2, x20
    12ac:	bl	0 <__cxa_atexit>
    12b0:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    12b4:	add	x8, x8, #0x0
    12b8:	mov	w9, #0x2a                  	// #42
    12bc:	stp	x8, x9, [x29, #-24]
    12c0:	adrp	x9, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    12c4:	mov	w10, #0x7                   	// #7
    12c8:	adrp	x11, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    12cc:	mov	w16, #0x4                   	// #4
    12d0:	add	x9, x9, #0x0
    12d4:	add	x11, x11, #0x0
    12d8:	mov	w12, #0x1b                  	// #27
    12dc:	adrp	x13, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    12e0:	adrp	x14, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    12e4:	stur	w16, [x29, #-72]
    12e8:	adrp	x16, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    12ec:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    12f0:	stp	x9, x10, [x29, #-208]
    12f4:	adrp	x9, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    12f8:	adrp	x10, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    12fc:	sub	x21, x29, #0x1c
    1300:	add	x13, x13, #0x0
    1304:	add	x14, x14, #0x0
    1308:	mov	w15, #0xe                   	// #14
    130c:	add	x16, x16, #0x0
    1310:	mov	w17, #0x3                   	// #3
    1314:	add	x8, x8, #0x0
    1318:	add	x9, x9, #0x0
    131c:	stp	x11, x12, [x29, #-184]
    1320:	add	x10, x10, #0x0
    1324:	mov	w11, #0x8                   	// #8
    1328:	add	x20, x23, #0x10
    132c:	add	x2, x25, #0xa0
    1330:	mov	x0, sp
    1334:	sub	x1, x29, #0xd0
    1338:	stur	w26, [x29, #-28]
    133c:	stur	w26, [x29, #-192]
    1340:	stur	w24, [x29, #-152]
    1344:	stur	w17, [x29, #-112]
    1348:	stp	x13, x26, [x29, #-168]
    134c:	stp	x16, x26, [x29, #-128]
    1350:	str	d8, [sp, #8]
    1354:	str	x21, [x29, #8]
    1358:	stp	x14, x15, [x29, #-144]
    135c:	stp	x8, x15, [x29, #-104]
    1360:	stp	x9, x17, [x29, #-88]
    1364:	stp	x10, x11, [x29, #-64]
    1368:	str	x20, [sp]
    136c:	bl	0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1370:	adrp	x0, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1374:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1378:	add	x0, x0, #0x0
    137c:	add	x1, x1, #0x0
    1380:	sub	x2, x29, #0x18
    1384:	add	x3, x29, #0x8
    1388:	mov	x4, sp
    138c:	bl	0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1390:	ldr	x0, [sp]
    1394:	cmp	x0, x20
    1398:	b.eq	13a0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp+0x13a0>  // b.none
    139c:	bl	0 <free>
    13a0:	adrp	x0, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    13a4:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    13a8:	adrp	x2, 0 <__dso_handle>
    13ac:	add	x0, x0, #0x0
    13b0:	add	x1, x1, #0x0
    13b4:	add	x2, x2, #0x0
    13b8:	bl	0 <__cxa_atexit>
    13bc:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    13c0:	add	x8, x8, #0x0
    13c4:	mov	w9, #0x29                  	// #41
    13c8:	stp	x8, x9, [x29, #-24]
    13cc:	mov	w8, #0x2                   	// #2
    13d0:	adrp	x10, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    13d4:	mov	w12, #0x1                   	// #1
    13d8:	adrp	x13, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    13dc:	adrp	x9, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    13e0:	stur	w8, [x29, #-152]
    13e4:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    13e8:	add	x10, x10, #0x0
    13ec:	mov	w11, #0x3                   	// #3
    13f0:	add	x13, x13, #0x0
    13f4:	mov	w14, #0x4                   	// #4
    13f8:	stur	w12, [x29, #-192]
    13fc:	add	x9, x9, #0x0
    1400:	add	x8, x8, #0x0
    1404:	mov	w12, #0x16                  	// #22
    1408:	mov	x0, sp
    140c:	sub	x1, x29, #0xd0
    1410:	mov	x2, x19
    1414:	stur	wzr, [x29, #-28]
    1418:	str	x21, [x29, #8]
    141c:	stp	x13, x14, [x29, #-168]
    1420:	stp	x13, x14, [x29, #-144]
    1424:	str	x20, [sp]
    1428:	stp	x10, x11, [x29, #-208]
    142c:	stp	x10, x11, [x29, #-184]
    1430:	stp	x9, x11, [x29, #-128]
    1434:	stur	w11, [x29, #-112]
    1438:	stp	x8, x12, [x29, #-104]
    143c:	str	d8, [sp, #8]
    1440:	bl	0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1444:	adrp	x0, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1448:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    144c:	add	x0, x0, #0x0
    1450:	add	x1, x1, #0x0
    1454:	sub	x2, x29, #0x18
    1458:	add	x3, x29, #0x8
    145c:	mov	x4, sp
    1460:	sub	x22, x29, #0x18
    1464:	bl	0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1468:	ldr	x0, [sp]
    146c:	cmp	x0, x20
    1470:	b.eq	1478 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp+0x1478>  // b.none
    1474:	bl	0 <free>
    1478:	adrp	x19, 0 <__dso_handle>
    147c:	adrp	x0, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1480:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1484:	add	x19, x19, #0x0
    1488:	add	x0, x0, #0x0
    148c:	add	x1, x1, #0x0
    1490:	mov	x2, x19
    1494:	bl	0 <__cxa_atexit>
    1498:	adrp	x21, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    149c:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    14a0:	add	x21, x21, #0x0
    14a4:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    14a8:	add	x8, x8, #0x0
    14ac:	mov	w9, #0x2d                  	// #45
    14b0:	add	x1, x1, #0x0
    14b4:	mov	x2, sp
    14b8:	sub	x3, x29, #0xd0
    14bc:	mov	x0, x21
    14c0:	sturb	wzr, [x29, #-24]
    14c4:	stp	x8, x9, [sp]
    14c8:	stur	x22, [x29, #-208]
    14cc:	bl	0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    14d0:	adrp	x20, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    14d4:	add	x20, x20, #0x0
    14d8:	mov	x0, x20
    14dc:	mov	x1, x21
    14e0:	mov	x2, x19
    14e4:	bl	0 <__cxa_atexit>
    14e8:	adrp	x21, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    14ec:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    14f0:	add	x21, x21, #0x0
    14f4:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    14f8:	add	x8, x8, #0x0
    14fc:	mov	w23, #0x22                  	// #34
    1500:	add	x1, x1, #0x0
    1504:	mov	x2, sp
    1508:	sub	x3, x29, #0xd0
    150c:	mov	x0, x21
    1510:	sturb	wzr, [x29, #-24]
    1514:	stp	x8, x23, [sp]
    1518:	stur	x22, [x29, #-208]
    151c:	bl	0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1520:	mov	x0, x20
    1524:	mov	x1, x21
    1528:	mov	x2, x19
    152c:	bl	0 <__cxa_atexit>
    1530:	adrp	x21, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1534:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1538:	add	x21, x21, #0x0
    153c:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1540:	add	x8, x8, #0x0
    1544:	mov	w9, #0x2e                  	// #46
    1548:	add	x1, x1, #0x0
    154c:	mov	x2, sp
    1550:	sub	x3, x29, #0xd0
    1554:	mov	x0, x21
    1558:	sturb	wzr, [x29, #-24]
    155c:	stp	x8, x9, [sp]
    1560:	stur	x22, [x29, #-208]
    1564:	bl	0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1568:	mov	x0, x20
    156c:	mov	x1, x21
    1570:	mov	x2, x19
    1574:	bl	0 <__cxa_atexit>
    1578:	adrp	x21, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    157c:	adrp	x8, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1580:	add	x21, x21, #0x0
    1584:	adrp	x1, 0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    1588:	add	x8, x8, #0x0
    158c:	add	x1, x1, #0x0
    1590:	mov	x2, sp
    1594:	sub	x3, x29, #0xd0
    1598:	mov	x0, x21
    159c:	sturb	wzr, [x29, #-24]
    15a0:	stp	x8, x23, [sp]
    15a4:	stur	x22, [x29, #-208]
    15a8:	bl	0 <_GLOBAL__sub_I_TargetOptionsCommandFlags.cpp>
    15ac:	mov	x0, x20
    15b0:	mov	x1, x21
    15b4:	mov	x2, x19
    15b8:	bl	0 <__cxa_atexit>
    15bc:	add	sp, sp, #0x1c0
    15c0:	ldp	x20, x19, [sp, #96]
    15c4:	ldp	x22, x21, [sp, #80]
    15c8:	ldp	x24, x23, [sp, #64]
    15cc:	ldp	x26, x25, [sp, #48]
    15d0:	ldp	x28, x27, [sp, #32]
    15d4:	ldp	x29, x30, [sp, #16]
    15d8:	ldr	d8, [sp], #112
    15dc:	ret

Threads.cpp.o:     file format elf64-littleaarch64


Timer.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN3lld11ScopedTimerC1ERNS_5TimerE>:
   0:	str	x1, [x0]
   4:	mov	x0, x1
   8:	b	c <_ZN3lld5Timer5startEv>

000000000000000c <_ZN3lld5Timer5startEv>:
   c:	stp	x29, x30, [sp, #-32]!
  10:	str	x19, [sp, #16]
  14:	mov	x29, sp
  18:	ldr	x8, [x0, #72]
  1c:	mov	x19, x0
  20:	cbz	x8, 5c <_ZN3lld5Timer5startEv+0x50>
  24:	ldr	x9, [x19, #8]
  28:	cbnz	x9, 5c <_ZN3lld5Timer5startEv+0x50>
  2c:	str	x19, [x29, #24]
  30:	ldp	x1, x9, [x8, #24]
  34:	cmp	x1, x9
  38:	b.eq	50 <_ZN3lld5Timer5startEv+0x44>  // b.none
  3c:	str	x19, [x1]
  40:	ldr	x9, [x8, #24]
  44:	add	x9, x9, #0x8
  48:	str	x9, [x8, #24]
  4c:	b	5c <_ZN3lld5Timer5startEv+0x50>
  50:	add	x0, x8, #0x10
  54:	add	x2, x29, #0x18
  58:	bl	0 <_ZN3lld11ScopedTimerC1ERNS_5TimerE>
  5c:	bl	0 <_ZNSt6chrono3_V212system_clock3nowEv>
  60:	str	x0, [x19]
  64:	ldr	x19, [sp, #16]
  68:	ldp	x29, x30, [sp], #32
  6c:	ret

0000000000000070 <_ZN3lld11ScopedTimer4stopEv>:
  70:	stp	x29, x30, [sp, #-32]!
  74:	stp	x20, x19, [sp, #16]
  78:	mov	x29, sp
  7c:	ldr	x20, [x0]
  80:	cbz	x20, a0 <_ZN3lld11ScopedTimer4stopEv+0x30>
  84:	mov	x19, x0
  88:	bl	0 <_ZNSt6chrono3_V212system_clock3nowEv>
  8c:	ldp	x8, x9, [x20]
  90:	sub	x8, x0, x8
  94:	add	x8, x8, x9
  98:	str	x8, [x20, #8]
  9c:	str	xzr, [x19]
  a0:	ldp	x20, x19, [sp, #16]
  a4:	ldp	x29, x30, [sp], #32
  a8:	ret

00000000000000ac <_ZN3lld5Timer4stopEv>:
  ac:	stp	x29, x30, [sp, #-32]!
  b0:	str	x19, [sp, #16]
  b4:	mov	x29, sp
  b8:	mov	x19, x0
  bc:	bl	0 <_ZNSt6chrono3_V212system_clock3nowEv>
  c0:	ldp	x8, x9, [x19]
  c4:	sub	x8, x0, x8
  c8:	add	x8, x8, x9
  cc:	str	x8, [x19, #8]
  d0:	ldr	x19, [sp, #16]
  d4:	ldp	x29, x30, [sp], #32
  d8:	ret

00000000000000dc <_ZN3lld11ScopedTimerD1Ev>:
  dc:	stp	x29, x30, [sp, #-32]!
  e0:	stp	x20, x19, [sp, #16]
  e4:	mov	x29, sp
  e8:	ldr	x20, [x0]
  ec:	cbz	x20, 10c <_ZN3lld11ScopedTimerD1Ev+0x30>
  f0:	mov	x19, x0
  f4:	bl	0 <_ZNSt6chrono3_V212system_clock3nowEv>
  f8:	ldp	x8, x9, [x20]
  fc:	sub	x8, x0, x8
 100:	add	x8, x8, x9
 104:	str	x8, [x20, #8]
 108:	str	xzr, [x19]
 10c:	ldp	x20, x19, [sp, #16]
 110:	ldp	x29, x30, [sp], #32
 114:	ret

0000000000000118 <_ZN3lld5TimerC1EN4llvm9StringRefE>:
 118:	stp	x29, x30, [sp, #-32]!
 11c:	str	x19, [sp, #16]
 120:	mov	x29, sp
 124:	add	x8, x0, #0x38
 128:	mov	x19, x0
 12c:	str	xzr, [x0]
 130:	stp	xzr, xzr, [x0, #24]
 134:	str	xzr, [x0, #16]
 138:	str	x8, [x0, #40]!
 13c:	cbz	x1, 14c <_ZN3lld5TimerC1EN4llvm9StringRefE+0x34>
 140:	add	x2, x1, x2
 144:	bl	0 <_ZN3lld11ScopedTimerC1ERNS_5TimerE>
 148:	b	154 <_ZN3lld5TimerC1EN4llvm9StringRefE+0x3c>
 14c:	str	xzr, [x19, #48]
 150:	strb	wzr, [x19, #56]
 154:	str	xzr, [x19, #72]
 158:	ldr	x19, [sp, #16]
 15c:	ldp	x29, x30, [sp], #32
 160:	ret

0000000000000164 <_ZN3lld5TimerC1EN4llvm9StringRefERS0_>:
 164:	stp	x29, x30, [sp, #-32]!
 168:	stp	x20, x19, [sp, #16]
 16c:	mov	x29, sp
 170:	add	x8, x0, #0x38
 174:	mov	x19, x3
 178:	mov	x20, x0
 17c:	str	xzr, [x0]
 180:	stp	xzr, xzr, [x0, #24]
 184:	str	xzr, [x0, #16]
 188:	str	x8, [x0, #40]!
 18c:	cbz	x1, 19c <_ZN3lld5TimerC1EN4llvm9StringRefERS0_+0x38>
 190:	add	x2, x1, x2
 194:	bl	0 <_ZN3lld11ScopedTimerC1ERNS_5TimerE>
 198:	b	1a4 <_ZN3lld5TimerC1EN4llvm9StringRefERS0_+0x40>
 19c:	str	xzr, [x20, #48]
 1a0:	strb	wzr, [x20, #56]
 1a4:	str	x19, [x20, #72]
 1a8:	ldp	x20, x19, [sp, #16]
 1ac:	ldp	x29, x30, [sp], #32
 1b0:	ret

00000000000001b4 <_ZN3lld5Timer4rootEv>:
 1b4:	stp	x29, x30, [sp, #-32]!
 1b8:	str	x19, [sp, #16]
 1bc:	mov	x29, sp
 1c0:	adrp	x8, 0 <_ZN3lld11ScopedTimerC1ERNS_5TimerE>
 1c4:	add	x8, x8, #0x0
 1c8:	ldarb	w8, [x8]
 1cc:	tbz	w8, #0, 1e4 <_ZN3lld5Timer4rootEv+0x30>
 1d0:	ldr	x19, [sp, #16]
 1d4:	adrp	x0, 0 <_ZN3lld11ScopedTimerC1ERNS_5TimerE>
 1d8:	add	x0, x0, #0x0
 1dc:	ldp	x29, x30, [sp], #32
 1e0:	ret
 1e4:	adrp	x0, 0 <_ZN3lld11ScopedTimerC1ERNS_5TimerE>
 1e8:	add	x0, x0, #0x0
 1ec:	bl	0 <__cxa_guard_acquire>
 1f0:	cbz	w0, 1d0 <_ZN3lld5Timer4rootEv+0x1c>
 1f4:	adrp	x19, 0 <_ZN3lld11ScopedTimerC1ERNS_5TimerE>
 1f8:	add	x19, x19, #0x0
 1fc:	adrp	x1, 0 <_ZN3lld11ScopedTimerC1ERNS_5TimerE>
 200:	add	x1, x1, #0x0
 204:	mov	w2, #0xf                   	// #15
 208:	mov	x0, x19
 20c:	bl	118 <_ZN3lld5TimerC1EN4llvm9StringRefE>
 210:	adrp	x0, 0 <_ZN3lld11ScopedTimerC1ERNS_5TimerE>
 214:	adrp	x2, 0 <__dso_handle>
 218:	add	x0, x0, #0x0
 21c:	add	x2, x2, #0x0
 220:	mov	x1, x19
 224:	bl	0 <__cxa_atexit>
 228:	adrp	x0, 0 <_ZN3lld11ScopedTimerC1ERNS_5TimerE>
 22c:	add	x0, x0, #0x0
 230:	bl	0 <__cxa_guard_release>
 234:	b	1d0 <_ZN3lld5Timer4rootEv+0x1c>

0000000000000238 <_ZN3lld5Timer5printEv>:
 238:	sub	sp, sp, #0x70
 23c:	stp	d9, d8, [sp, #64]
 240:	stp	x29, x30, [sp, #80]
 244:	stp	x20, x19, [sp, #96]
 248:	add	x29, sp, #0x40
 24c:	mov	x19, x0
 250:	bl	1b4 <_ZN3lld5Timer4rootEv>
 254:	ldr	x20, [x19, #16]
 258:	ldr	x19, [x19, #24]
 25c:	adrp	x8, 0 <_ZN3lld11ScopedTimerC1ERNS_5TimerE>
 260:	ldr	d9, [x8]
 264:	cmp	x20, x19
 268:	b.eq	298 <_ZN3lld5Timer5printEv+0x60>  // b.none
 26c:	adrp	x8, 0 <_ZN3lld11ScopedTimerC1ERNS_5TimerE>
 270:	ldr	d0, [x8]
 274:	scvtf	d0, d0
 278:	fdiv	d8, d0, d9
 27c:	ldr	x0, [x20], #8
 280:	mov	w1, #0x1                   	// #1
 284:	mov	w2, #0x1                   	// #1
 288:	mov	v0.16b, v8.16b
 28c:	bl	330 <_ZNK3lld5Timer5printEidb>
 290:	cmp	x19, x20
 294:	b.ne	27c <_ZN3lld5Timer5printEv+0x44>  // b.any
 298:	add	x8, sp, #0x8
 29c:	add	x19, x8, #0x10
 2a0:	add	x0, sp, #0x8
 2a4:	mov	w1, #0x31                  	// #49
 2a8:	mov	w2, #0x2d                  	// #45
 2ac:	str	x19, [sp, #8]
 2b0:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructEmc>
 2b4:	sub	x0, x29, #0x18
 2b8:	add	x1, sp, #0x8
 2bc:	bl	0 <_ZN3lld11ScopedTimerC1ERNS_5TimerE>
 2c0:	bl	0 <_ZN3lld12errorHandlerEv>
 2c4:	sub	x1, x29, #0x18
 2c8:	bl	0 <_ZN3lld12ErrorHandler7messageERKN4llvm5TwineE>
 2cc:	ldr	x0, [sp, #8]
 2d0:	cmp	x0, x19
 2d4:	b.eq	2dc <_ZN3lld5Timer5printEv+0xa4>  // b.none
 2d8:	bl	0 <_ZdlPv>
 2dc:	bl	1b4 <_ZN3lld5Timer4rootEv>
 2e0:	bl	1b4 <_ZN3lld5Timer4rootEv>
 2e4:	adrp	x0, 0 <_ZN3lld11ScopedTimerC1ERNS_5TimerE>
 2e8:	add	x0, x0, #0x0
 2ec:	ldr	d0, [x0, #8]
 2f0:	mov	w1, wzr
 2f4:	mov	w2, wzr
 2f8:	scvtf	d0, d0
 2fc:	fdiv	d0, d0, d9
 300:	bl	330 <_ZNK3lld5Timer5printEidb>
 304:	ldp	x20, x19, [sp, #96]
 308:	ldp	x29, x30, [sp, #80]
 30c:	ldp	d9, d8, [sp, #64]
 310:	add	sp, sp, #0x70
 314:	ret

0000000000000318 <_ZNK3lld5Timer6millisEv>:
 318:	ldr	d0, [x0, #8]
 31c:	adrp	x8, 0 <_ZN3lld11ScopedTimerC1ERNS_5TimerE>
 320:	ldr	d1, [x8]
 324:	scvtf	d0, d0
 328:	fdiv	d0, d0, d1
 32c:	ret

0000000000000330 <_ZNK3lld5Timer5printEidb>:
 330:	sub	sp, sp, #0x170
 334:	stp	d11, d10, [sp, #240]
 338:	stp	d9, d8, [sp, #256]
 33c:	stp	x29, x30, [sp, #272]
 340:	str	x28, [sp, #288]
 344:	stp	x26, x25, [sp, #304]
 348:	stp	x24, x23, [sp, #320]
 34c:	stp	x22, x21, [sp, #336]
 350:	stp	x20, x19, [sp, #352]
 354:	add	x29, sp, #0xf0
 358:	adrp	x9, 0 <_ZN3lld11ScopedTimerC1ERNS_5TimerE>
 35c:	mov	v8.16b, v0.16b
 360:	sub	x8, x29, #0x30
 364:	ldr	d0, [x9]
 368:	mov	w9, #0x1                   	// #1
 36c:	ldr	d9, [x0, #8]
 370:	stur	w9, [x29, #-64]
 374:	add	x9, x8, #0x10
 378:	stp	xzr, xzr, [x29, #-80]
 37c:	stur	x9, [x29, #-48]
 380:	adrp	x9, 0 <_ZTVN4llvm19raw_svector_ostreamE>
 384:	ldr	x9, [x9]
 388:	mov	x20, x0
 38c:	sub	x0, x29, #0x60
 390:	mov	w21, w2
 394:	add	x9, x9, #0x10
 398:	mov	w19, w1
 39c:	stp	x9, xzr, [x29, #-96]
 3a0:	stur	d0, [x29, #-40]
 3a4:	stur	x8, [x29, #-56]
 3a8:	bl	0 <_ZN3lld11ScopedTimerC1ERNS_5TimerE>
 3ac:	lsl	w8, w19, #1
 3b0:	add	x9, sp, #0x50
 3b4:	sxtw	x1, w8
 3b8:	add	x22, x9, #0x10
 3bc:	add	x0, sp, #0x50
 3c0:	mov	w2, #0x20                  	// #32
 3c4:	str	x22, [sp, #80]
 3c8:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructEmc>
 3cc:	ldp	x1, x2, [x20, #40]
 3d0:	add	x0, sp, #0x50
 3d4:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcm>
 3d8:	add	x8, sp, #0x8
 3dc:	add	x23, x8, #0x10
 3e0:	str	x23, [sp, #8]
 3e4:	mov	x8, x0
 3e8:	ldr	x9, [x8], #16
 3ec:	cmp	x9, x8
 3f0:	b.eq	404 <_ZNK3lld5Timer5printEidb+0xd4>  // b.none
 3f4:	str	x9, [sp, #8]
 3f8:	ldr	x9, [x0, #16]
 3fc:	str	x9, [sp, #24]
 400:	b	40c <_ZNK3lld5Timer5printEidb+0xdc>
 404:	ldr	q0, [x9]
 408:	str	q0, [x23]
 40c:	ldr	x9, [x0, #8]
 410:	adrp	x1, 0 <_ZN3lld11ScopedTimerC1ERNS_5TimerE>
 414:	add	x10, sp, #0x30
 418:	add	x1, x1, #0x0
 41c:	add	x25, x10, #0x10
 420:	str	x9, [sp, #16]
 424:	stp	x8, xzr, [x0]
 428:	strb	wzr, [x0, #16]
 42c:	add	x2, x1, #0x1
 430:	add	x0, sp, #0x30
 434:	adrp	x26, 0 <_ZN3lld11ScopedTimerC1ERNS_5TimerE>
 438:	str	x25, [sp, #48]
 43c:	bl	0 <_ZN3lld11ScopedTimerC1ERNS_5TimerE>
 440:	ldp	x3, x4, [sp, #8]
 444:	ldp	x1, x2, [sp, #48]
 448:	ldr	x9, [sp, #24]
 44c:	mov	w10, #0xf                   	// #15
 450:	cmp	x3, x23
 454:	add	x8, x2, x4
 458:	csel	x9, x10, x9, eq  // eq = none
 45c:	cmp	x8, x9
 460:	b.ls	47c <_ZNK3lld5Timer5printEidb+0x14c>  // b.plast
 464:	ldr	x9, [sp, #64]
 468:	cmp	x1, x25
 46c:	mov	w10, #0xf                   	// #15
 470:	csel	x9, x10, x9, eq  // eq = none
 474:	cmp	x8, x9
 478:	b.ls	488 <_ZNK3lld5Timer5printEidb+0x158>  // b.plast
 47c:	add	x0, sp, #0x8
 480:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_appendEPKcm>
 484:	b	498 <_ZNK3lld5Timer5printEidb+0x168>
 488:	add	x0, sp, #0x30
 48c:	mov	x1, xzr
 490:	mov	x2, xzr
 494:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE7replaceEmmPKcm>
 498:	add	x8, sp, #0x70
 49c:	add	x24, x8, #0x10
 4a0:	str	x24, [sp, #112]
 4a4:	mov	x9, x0
 4a8:	ldr	x10, [x9], #16
 4ac:	ldr	d10, [x26]
 4b0:	scvtf	d0, d9
 4b4:	mov	x8, #0x4059000000000000    	// #4636737291354636288
 4b8:	cmp	x10, x9
 4bc:	b.eq	4d0 <_ZNK3lld5Timer5printEidb+0x1a0>  // b.none
 4c0:	str	x10, [sp, #112]
 4c4:	ldr	x10, [x0, #16]
 4c8:	str	x10, [sp, #128]
 4cc:	b	4d8 <_ZNK3lld5Timer5printEidb+0x1a8>
 4d0:	ldr	q1, [x10]
 4d4:	str	q1, [x24]
 4d8:	ldr	x10, [x0, #8]
 4dc:	fdiv	d9, d0, d10
 4e0:	fmov	d11, x8
 4e4:	str	x10, [sp, #120]
 4e8:	stp	x9, xzr, [x0]
 4ec:	strb	wzr, [x0, #16]
 4f0:	ldr	x0, [sp, #48]
 4f4:	cmp	x0, x25
 4f8:	b.eq	500 <_ZNK3lld5Timer5printEidb+0x1d0>  // b.none
 4fc:	bl	0 <_ZdlPv>
 500:	ldr	x0, [sp, #8]
 504:	fmul	d9, d9, d11
 508:	cmp	x0, x23
 50c:	b.eq	514 <_ZNK3lld5Timer5printEidb+0x1e4>  // b.none
 510:	bl	0 <_ZdlPv>
 514:	ldr	x0, [sp, #80]
 518:	fdiv	d9, d9, d8
 51c:	cmp	x0, x22
 520:	b.eq	528 <_ZNK3lld5Timer5printEidb+0x1f8>  // b.none
 524:	bl	0 <_ZdlPv>
 528:	ldr	d0, [x20, #8]
 52c:	adrp	x10, 0 <_ZN3lld11ScopedTimerC1ERNS_5TimerE>
 530:	ldr	x8, [sp, #112]
 534:	ldr	x10, [x10]
 538:	adrp	x9, 0 <_ZN3lld11ScopedTimerC1ERNS_5TimerE>
 53c:	scvtf	d0, d0
 540:	add	x9, x9, #0x0
 544:	add	x10, x10, #0x10
 548:	fdiv	d0, d0, d10
 54c:	stp	x10, x9, [sp, #8]
 550:	fcvtzs	w9, d0
 554:	sub	x0, x29, #0x60
 558:	add	x1, sp, #0x8
 55c:	str	d9, [sp, #24]
 560:	str	w9, [sp, #32]
 564:	str	x8, [sp, #40]
 568:	bl	0 <_ZN4llvm11raw_ostreamlsERKNS_18format_object_baseE>
 56c:	add	x0, sp, #0x8
 570:	sub	x1, x29, #0x30
 574:	bl	0 <_ZN3lld11ScopedTimerC1ERNS_5TimerE>
 578:	bl	0 <_ZN3lld12errorHandlerEv>
 57c:	add	x1, sp, #0x8
 580:	bl	0 <_ZN3lld12ErrorHandler7messageERKN4llvm5TwineE>
 584:	tbz	w21, #0, 5b8 <_ZNK3lld5Timer5printEidb+0x288>
 588:	ldr	x21, [x20, #16]
 58c:	ldr	x20, [x20, #24]
 590:	cmp	x21, x20
 594:	b.eq	5b8 <_ZNK3lld5Timer5printEidb+0x288>  // b.none
 598:	add	w19, w19, #0x1
 59c:	ldr	x0, [x21], #8
 5a0:	mov	w2, #0x1                   	// #1
 5a4:	mov	w1, w19
 5a8:	mov	v0.16b, v8.16b
 5ac:	bl	330 <_ZNK3lld5Timer5printEidb>
 5b0:	cmp	x20, x21
 5b4:	b.ne	59c <_ZNK3lld5Timer5printEidb+0x26c>  // b.any
 5b8:	ldr	x0, [sp, #112]
 5bc:	cmp	x0, x24
 5c0:	b.eq	5c8 <_ZNK3lld5Timer5printEidb+0x298>  // b.none
 5c4:	bl	0 <_ZdlPv>
 5c8:	sub	x0, x29, #0x60
 5cc:	bl	0 <_ZN4llvm11raw_ostreamD2Ev>
 5d0:	ldur	x0, [x29, #-48]
 5d4:	sub	x8, x29, #0x30
 5d8:	add	x8, x8, #0x10
 5dc:	cmp	x0, x8
 5e0:	b.eq	5e8 <_ZNK3lld5Timer5printEidb+0x2b8>  // b.none
 5e4:	bl	0 <free>
 5e8:	ldp	x20, x19, [sp, #352]
 5ec:	ldp	x22, x21, [sp, #336]
 5f0:	ldp	x24, x23, [sp, #320]
 5f4:	ldp	x26, x25, [sp, #304]
 5f8:	ldr	x28, [sp, #288]
 5fc:	ldp	x29, x30, [sp, #272]
 600:	ldp	d9, d8, [sp, #256]
 604:	ldp	d11, d10, [sp, #240]
 608:	add	sp, sp, #0x170
 60c:	ret

Disassembly of section .text._ZN3lld5TimerD2Ev:

0000000000000000 <_ZN3lld5TimerD2Ev>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	mov	x19, x0
  10:	ldr	x0, [x0, #40]
  14:	add	x8, x19, #0x38
  18:	cmp	x0, x8
  1c:	b.eq	24 <_ZN3lld5TimerD2Ev+0x24>  // b.none
  20:	bl	0 <_ZdlPv>
  24:	ldr	x0, [x19, #16]
  28:	cbz	x0, 38 <_ZN3lld5TimerD2Ev+0x38>
  2c:	ldr	x19, [sp, #16]
  30:	ldp	x29, x30, [sp], #32
  34:	b	0 <_ZdlPv>
  38:	ldr	x19, [sp, #16]
  3c:	ldp	x29, x30, [sp], #32
  40:	ret

Disassembly of section .text._ZN4llvm5TwineC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE:

0000000000000000 <_ZN4llvm5TwineC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	mov	w8, #0x104                 	// #260
   c:	strh	w8, [x0, #16]
  10:	stp	x1, xzr, [x0]
  14:	bl	0 <_ZN4llvm5TwineC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
  18:	tbz	w0, #0, 24 <_ZN4llvm5TwineC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE+0x24>
  1c:	ldp	x29, x30, [sp], #16
  20:	ret
  24:	adrp	x0, 0 <_ZN4llvm5TwineC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
  28:	adrp	x1, 0 <_ZN4llvm5TwineC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
  2c:	adrp	x3, 0 <_ZN4llvm5TwineC2ERKNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEEE>
  30:	add	x0, x0, #0x0
  34:	add	x1, x1, #0x0
  38:	add	x3, x3, #0x0
  3c:	mov	w2, #0x11b                 	// #283
  40:	bl	0 <__assert_fail>

Disassembly of section .text._ZN4llvm5TwineC2ERKNS_15SmallVectorImplIcEE:

0000000000000000 <_ZN4llvm5TwineC2ERKNS_15SmallVectorImplIcEE>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	mov	w8, #0x106                 	// #262
   c:	strh	w8, [x0, #16]
  10:	stp	x1, xzr, [x0]
  14:	bl	0 <_ZN4llvm5TwineC2ERKNS_15SmallVectorImplIcEE>
  18:	tbz	w0, #0, 24 <_ZN4llvm5TwineC2ERKNS_15SmallVectorImplIcEE+0x24>
  1c:	ldp	x29, x30, [sp], #16
  20:	ret
  24:	adrp	x0, 0 <_ZN4llvm5TwineC2ERKNS_15SmallVectorImplIcEE>
  28:	adrp	x1, 0 <_ZN4llvm5TwineC2ERKNS_15SmallVectorImplIcEE>
  2c:	adrp	x3, 0 <_ZN4llvm5TwineC2ERKNS_15SmallVectorImplIcEE>
  30:	add	x0, x0, #0x0
  34:	add	x1, x1, #0x0
  38:	add	x3, x3, #0x0
  3c:	mov	w2, #0x128                 	// #296
  40:	bl	0 <__assert_fail>

Disassembly of section .text._ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag:

0000000000000000 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x20, x1
  14:	mov	x19, x0
  18:	cbnz	x1, 24 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x24>
  1c:	cmp	x20, x2
  20:	b.ne	a0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0xa0>  // b.any
  24:	sub	x21, x2, x20
  28:	cmp	x21, #0xf
  2c:	str	x21, [x29, #24]
  30:	b.ls	58 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x58>  // b.plast
  34:	add	x1, x29, #0x18
  38:	mov	x0, x19
  3c:	mov	x2, xzr
  40:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
  44:	str	x0, [x19]
  48:	ldr	x8, [x29, #24]
  4c:	str	x8, [x19, #16]
  50:	cbnz	x21, 60 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x60>
  54:	b	80 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x80>
  58:	ldr	x0, [x19]
  5c:	cbz	x21, 80 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x80>
  60:	cmp	x21, #0x1
  64:	b.ne	74 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x74>  // b.any
  68:	ldrb	w8, [x20]
  6c:	strb	w8, [x0]
  70:	b	80 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x80>
  74:	mov	x1, x20
  78:	mov	x2, x21
  7c:	bl	0 <memcpy>
  80:	ldr	x8, [x29, #24]
  84:	ldr	x9, [x19]
  88:	ldr	x21, [sp, #16]
  8c:	str	x8, [x19, #8]
  90:	strb	wzr, [x9, x8]
  94:	ldp	x20, x19, [sp, #32]
  98:	ldp	x29, x30, [sp], #48
  9c:	ret
  a0:	adrp	x0, 0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag>
  a4:	add	x0, x0, #0x0
  a8:	bl	0 <_ZSt19__throw_logic_errorPKc>

Disassembly of section .text._ZNK4llvm5Twine7isValidEv:

0000000000000000 <_ZNK4llvm5Twine7isValidEv>:
   0:	ldrb	w9, [x0, #16]
   4:	ldrb	w8, [x0, #17]
   8:	cmp	w9, #0x1
   c:	b.hi	1c <_ZNK4llvm5Twine7isValidEv+0x1c>  // b.pmore
  10:	cmp	w8, #0x1
  14:	b.ne	78 <_ZNK4llvm5Twine7isValidEv+0x78>  // b.any
  18:	b	80 <_ZNK4llvm5Twine7isValidEv+0x80>
  1c:	cbz	w8, 78 <_ZNK4llvm5Twine7isValidEv+0x78>
  20:	cmp	w8, #0x1
  24:	b.ne	38 <_ZNK4llvm5Twine7isValidEv+0x38>  // b.any
  28:	cmp	w9, #0x2
  2c:	b.ne	80 <_ZNK4llvm5Twine7isValidEv+0x80>  // b.any
  30:	mov	w8, #0x1                   	// #1
  34:	b	40 <_ZNK4llvm5Twine7isValidEv+0x40>
  38:	cmp	w9, #0x2
  3c:	b.ne	58 <_ZNK4llvm5Twine7isValidEv+0x58>  // b.any
  40:	ldr	x9, [x0]
  44:	ldrb	w10, [x9, #16]
  48:	cbz	w10, 78 <_ZNK4llvm5Twine7isValidEv+0x78>
  4c:	ldrb	w9, [x9, #17]
  50:	cmp	w9, #0x1
  54:	b.eq	78 <_ZNK4llvm5Twine7isValidEv+0x78>  // b.none
  58:	cmp	w8, #0x2
  5c:	b.ne	80 <_ZNK4llvm5Twine7isValidEv+0x80>  // b.any
  60:	ldr	x8, [x0, #8]
  64:	ldrb	w9, [x8, #16]
  68:	cbz	w9, 78 <_ZNK4llvm5Twine7isValidEv+0x78>
  6c:	ldrb	w8, [x8, #17]
  70:	cmp	w8, #0x1
  74:	b.ne	80 <_ZNK4llvm5Twine7isValidEv+0x80>  // b.any
  78:	mov	w0, wzr
  7c:	ret
  80:	mov	w0, #0x1                   	// #1
  84:	ret

Disassembly of section .text._ZN4llvm11raw_ostream13SetUnbufferedEv:

0000000000000000 <_ZN4llvm11raw_ostream13SetUnbufferedEv>:
   0:	stp	x29, x30, [sp, #-32]!
   4:	str	x19, [sp, #16]
   8:	mov	x29, sp
   c:	ldr	x8, [x0, #24]
  10:	ldr	x9, [x0, #8]
  14:	mov	x19, x0
  18:	cmp	x8, x9
  1c:	b.eq	28 <_ZN4llvm11raw_ostream13SetUnbufferedEv+0x28>  // b.none
  20:	mov	x0, x19
  24:	bl	0 <_ZN4llvm11raw_ostream14flush_nonemptyEv>
  28:	mov	x0, x19
  2c:	ldr	x19, [sp, #16]
  30:	mov	x1, xzr
  34:	mov	x2, xzr
  38:	mov	w3, wzr
  3c:	ldp	x29, x30, [sp], #32
  40:	b	0 <_ZN4llvm11raw_ostream16SetBufferAndModeEPcmNS0_10BufferKindE>

Disassembly of section .text._ZNSt6vectorIPN3lld5TimerESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_:

0000000000000000 <_ZNSt6vectorIPN3lld5TimerESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>:
   0:	stp	x29, x30, [sp, #-80]!
   4:	stp	x26, x25, [sp, #16]
   8:	stp	x24, x23, [sp, #32]
   c:	stp	x22, x21, [sp, #48]
  10:	stp	x20, x19, [sp, #64]
  14:	mov	x29, sp
  18:	mov	x25, x2
  1c:	adrp	x2, 0 <_ZNSt6vectorIPN3lld5TimerESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
  20:	mov	x21, x1
  24:	add	x2, x2, #0x0
  28:	mov	w1, #0x1                   	// #1
  2c:	mov	x19, x0
  30:	bl	0 <_ZNSt6vectorIPN3lld5TimerESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
  34:	ldp	x22, x26, [x19]
  38:	mov	x20, x0
  3c:	mov	x0, x19
  40:	mov	x1, x20
  44:	sub	x24, x21, x22
  48:	bl	0 <_ZNSt6vectorIPN3lld5TimerESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_>
  4c:	ldr	x8, [x25]
  50:	mov	x23, x0
  54:	add	x25, x0, x24
  58:	cmp	x24, #0x1
  5c:	str	x8, [x25]
  60:	b.lt	74 <_ZNSt6vectorIPN3lld5TimerESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x74>  // b.tstop
  64:	mov	x0, x23
  68:	mov	x1, x22
  6c:	mov	x2, x24
  70:	bl	0 <memmove>
  74:	sub	x2, x26, x21
  78:	add	x24, x25, #0x8
  7c:	cmp	x2, #0x1
  80:	asr	x25, x2, #3
  84:	b.lt	94 <_ZNSt6vectorIPN3lld5TimerESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0x94>  // b.tstop
  88:	mov	x0, x24
  8c:	mov	x1, x21
  90:	bl	0 <memmove>
  94:	add	x21, x24, x25, lsl #3
  98:	cbz	x22, a4 <_ZNSt6vectorIPN3lld5TimerESaIS2_EE17_M_realloc_insertIJS2_EEEvN9__gnu_cxx17__normal_iteratorIPS2_S4_EEDpOT_+0xa4>
  9c:	mov	x0, x22
  a0:	bl	0 <_ZdlPv>
  a4:	add	x8, x23, x20, lsl #3
  a8:	stp	x23, x21, [x19]
  ac:	str	x8, [x19, #16]
  b0:	ldp	x20, x19, [sp, #64]
  b4:	ldp	x22, x21, [sp, #48]
  b8:	ldp	x24, x23, [sp, #32]
  bc:	ldp	x26, x25, [sp, #16]
  c0:	ldp	x29, x30, [sp], #80
  c4:	ret

Disassembly of section .text._ZNKSt6vectorIPN3lld5TimerESaIS2_EE12_M_check_lenEmPKc:

0000000000000000 <_ZNKSt6vectorIPN3lld5TimerESaIS2_EE12_M_check_lenEmPKc>:
   0:	stp	x29, x30, [sp, #-16]!
   4:	mov	x29, sp
   8:	ldp	x9, x8, [x0]
   c:	sub	x9, x8, x9
  10:	mov	x8, #0xfffffffffffffff     	// #1152921504606846975
  14:	sub	x10, x8, x9, asr #3
  18:	cmp	x10, x1
  1c:	b.cc	54 <_ZNKSt6vectorIPN3lld5TimerESaIS2_EE12_M_check_lenEmPKc+0x54>  // b.lo, b.ul, b.last
  20:	asr	x9, x9, #3
  24:	cmp	x9, x1
  28:	csel	x10, x1, x9, cc  // cc = lo, ul, last
  2c:	adds	x9, x10, x9
  30:	lsr	x11, x9, #60
  34:	cset	w10, cs  // cs = hs, nlast
  38:	cmp	x11, #0x0
  3c:	cset	w11, ne  // ne = any
  40:	orr	w10, w10, w11
  44:	cmp	w10, #0x0
  48:	csel	x0, x8, x9, ne  // ne = any
  4c:	ldp	x29, x30, [sp], #16
  50:	ret
  54:	mov	x0, x2
  58:	bl	0 <_ZSt20__throw_length_errorPKc>

Disassembly of section .text._ZNSt12_Vector_baseIPN3lld5TimerESaIS2_EE11_M_allocateEm:

0000000000000000 <_ZNSt12_Vector_baseIPN3lld5TimerESaIS2_EE11_M_allocateEm>:
   0:	cbz	x1, 14 <_ZNSt12_Vector_baseIPN3lld5TimerESaIS2_EE11_M_allocateEm+0x14>
   4:	lsr	x8, x1, #60
   8:	cbnz	x8, 1c <_ZNSt12_Vector_baseIPN3lld5TimerESaIS2_EE11_M_allocateEm+0x1c>
   c:	lsl	x0, x1, #3
  10:	b	0 <_Znwm>
  14:	mov	x0, xzr
  18:	ret
  1c:	stp	x29, x30, [sp, #-16]!
  20:	mov	x29, sp
  24:	bl	0 <_ZSt17__throw_bad_allocv>

Disassembly of section .text._ZNK4llvm13format_objectIJPKcidEE7snprintEPcj:

0000000000000000 <_ZNK4llvm13format_objectIJPKcidEE7snprintEPcj>:
   0:	ldr	x8, [x0, #8]
   4:	ldr	x3, [x0, #32]
   8:	ldr	w4, [x0, #24]
   c:	ldr	d0, [x0, #16]
  10:	mov	w9, w2
  14:	mov	x0, x1
  18:	mov	x1, x9
  1c:	mov	x2, x8
  20:	b	0 <snprintf>

Version.cpp.o:     file format elf64-littleaarch64


Disassembly of section .text:

0000000000000000 <_ZN3lld13getLLDVersionB5cxx11Ev>:
   0:	adrp	x1, 0 <_ZN3lld13getLLDVersionB5cxx11Ev>
   4:	add	x1, x1, #0x0
   8:	mov	x0, x8
   c:	add	x8, x8, #0x10
  10:	add	x2, x1, #0xa
  14:	str	x8, [x0]
  18:	b	0 <_ZN3lld13getLLDVersionB5cxx11Ev>

Disassembly of section .text._ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag:

0000000000000000 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag>:
   0:	stp	x29, x30, [sp, #-48]!
   4:	str	x21, [sp, #16]
   8:	stp	x20, x19, [sp, #32]
   c:	mov	x29, sp
  10:	mov	x20, x1
  14:	mov	x19, x0
  18:	cbnz	x1, 24 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x24>
  1c:	cmp	x20, x2
  20:	b.ne	a0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0xa0>  // b.any
  24:	sub	x21, x2, x20
  28:	cmp	x21, #0xf
  2c:	str	x21, [x29, #24]
  30:	b.ls	58 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x58>  // b.plast
  34:	add	x1, x29, #0x18
  38:	mov	x0, x19
  3c:	mov	x2, xzr
  40:	bl	0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE9_M_createERmm>
  44:	str	x0, [x19]
  48:	ldr	x8, [x29, #24]
  4c:	str	x8, [x19, #16]
  50:	cbnz	x21, 60 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x60>
  54:	b	80 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x80>
  58:	ldr	x0, [x19]
  5c:	cbz	x21, 80 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x80>
  60:	cmp	x21, #0x1
  64:	b.ne	74 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x74>  // b.any
  68:	ldrb	w8, [x20]
  6c:	strb	w8, [x0]
  70:	b	80 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag+0x80>
  74:	mov	x1, x20
  78:	mov	x2, x21
  7c:	bl	0 <memcpy>
  80:	ldr	x8, [x29, #24]
  84:	ldr	x9, [x19]
  88:	ldr	x21, [sp, #16]
  8c:	str	x8, [x19, #8]
  90:	strb	wzr, [x9, x8]
  94:	ldp	x20, x19, [sp, #32]
  98:	ldp	x29, x30, [sp], #48
  9c:	ret
  a0:	adrp	x0, 0 <_ZNSt7__cxx1112basic_stringIcSt11char_traitsIcESaIcEE12_M_constructIPKcEEvT_S8_St20forward_iterator_tag>
  a4:	add	x0, x0, #0x0
  a8:	bl	0 <_ZSt19__throw_logic_errorPKc>
