{"vcs1":{"timestamp_begin":1708702966.833553533, "rt":4.35, "ut":0.26, "st":1.34}}
{"vcselab":{"timestamp_begin":1708702971.277240842, "rt":2.57, "ut":0.24, "st":0.52}}
{"link":{"timestamp_begin":1708702973.937625544, "rt":0.53, "ut":0.22, "st":0.25}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1708702966.100965869}
{"VCS_COMP_START_TIME": 1708702966.100965869}
{"VCS_COMP_END_TIME": 1708702976.131259842}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a -v /RAID2/COURSE/BackUp/2023_Spring/iclab/iclabta01/umc018/Verilog/umc18_neg.v +define+GATE +neg_tchk"}
{"vcs1": {"peak_mem": 349148}}
{"stitch_vcselab": {"peak_mem": 225796}}
