
F407ZGT6_freertos_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006660  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000a0  080067f0  080067f0  000077f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006890  08006890  0000806c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08006890  08006890  00007890  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006898  08006898  0000806c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006898  08006898  00007898  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800689c  0800689c  0000789c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  080068a0  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000806c  2**0
                  CONTENTS
 10 .bss          00004bf4  2000006c  2000006c  0000806c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20004c60  20004c60  0000806c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000806c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00019273  00000000  00000000  0000809c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003930  00000000  00000000  0002130f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001580  00000000  00000000  00024c40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000109d  00000000  00000000  000261c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00024861  00000000  00000000  0002725d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00018b1e  00000000  00000000  0004babe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d7b9d  00000000  00000000  000645dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0013c179  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005fe8  00000000  00000000  0013c1bc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000058  00000000  00000000  001421a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000006c 	.word	0x2000006c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080067d8 	.word	0x080067d8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000070 	.word	0x20000070
 80001cc:	080067d8 	.word	0x080067d8

080001d0 <__aeabi_uldivmod>:
 80001d0:	b953      	cbnz	r3, 80001e8 <__aeabi_uldivmod+0x18>
 80001d2:	b94a      	cbnz	r2, 80001e8 <__aeabi_uldivmod+0x18>
 80001d4:	2900      	cmp	r1, #0
 80001d6:	bf08      	it	eq
 80001d8:	2800      	cmpeq	r0, #0
 80001da:	bf1c      	itt	ne
 80001dc:	f04f 31ff 	movne.w	r1, #4294967295
 80001e0:	f04f 30ff 	movne.w	r0, #4294967295
 80001e4:	f000 b988 	b.w	80004f8 <__aeabi_idiv0>
 80001e8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001ec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f0:	f000 f806 	bl	8000200 <__udivmoddi4>
 80001f4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001fc:	b004      	add	sp, #16
 80001fe:	4770      	bx	lr

08000200 <__udivmoddi4>:
 8000200:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000204:	9d08      	ldr	r5, [sp, #32]
 8000206:	468e      	mov	lr, r1
 8000208:	4604      	mov	r4, r0
 800020a:	4688      	mov	r8, r1
 800020c:	2b00      	cmp	r3, #0
 800020e:	d14a      	bne.n	80002a6 <__udivmoddi4+0xa6>
 8000210:	428a      	cmp	r2, r1
 8000212:	4617      	mov	r7, r2
 8000214:	d962      	bls.n	80002dc <__udivmoddi4+0xdc>
 8000216:	fab2 f682 	clz	r6, r2
 800021a:	b14e      	cbz	r6, 8000230 <__udivmoddi4+0x30>
 800021c:	f1c6 0320 	rsb	r3, r6, #32
 8000220:	fa01 f806 	lsl.w	r8, r1, r6
 8000224:	fa20 f303 	lsr.w	r3, r0, r3
 8000228:	40b7      	lsls	r7, r6
 800022a:	ea43 0808 	orr.w	r8, r3, r8
 800022e:	40b4      	lsls	r4, r6
 8000230:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000234:	fa1f fc87 	uxth.w	ip, r7
 8000238:	fbb8 f1fe 	udiv	r1, r8, lr
 800023c:	0c23      	lsrs	r3, r4, #16
 800023e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000242:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000246:	fb01 f20c 	mul.w	r2, r1, ip
 800024a:	429a      	cmp	r2, r3
 800024c:	d909      	bls.n	8000262 <__udivmoddi4+0x62>
 800024e:	18fb      	adds	r3, r7, r3
 8000250:	f101 30ff 	add.w	r0, r1, #4294967295
 8000254:	f080 80ea 	bcs.w	800042c <__udivmoddi4+0x22c>
 8000258:	429a      	cmp	r2, r3
 800025a:	f240 80e7 	bls.w	800042c <__udivmoddi4+0x22c>
 800025e:	3902      	subs	r1, #2
 8000260:	443b      	add	r3, r7
 8000262:	1a9a      	subs	r2, r3, r2
 8000264:	b2a3      	uxth	r3, r4
 8000266:	fbb2 f0fe 	udiv	r0, r2, lr
 800026a:	fb0e 2210 	mls	r2, lr, r0, r2
 800026e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000272:	fb00 fc0c 	mul.w	ip, r0, ip
 8000276:	459c      	cmp	ip, r3
 8000278:	d909      	bls.n	800028e <__udivmoddi4+0x8e>
 800027a:	18fb      	adds	r3, r7, r3
 800027c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000280:	f080 80d6 	bcs.w	8000430 <__udivmoddi4+0x230>
 8000284:	459c      	cmp	ip, r3
 8000286:	f240 80d3 	bls.w	8000430 <__udivmoddi4+0x230>
 800028a:	443b      	add	r3, r7
 800028c:	3802      	subs	r0, #2
 800028e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000292:	eba3 030c 	sub.w	r3, r3, ip
 8000296:	2100      	movs	r1, #0
 8000298:	b11d      	cbz	r5, 80002a2 <__udivmoddi4+0xa2>
 800029a:	40f3      	lsrs	r3, r6
 800029c:	2200      	movs	r2, #0
 800029e:	e9c5 3200 	strd	r3, r2, [r5]
 80002a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002a6:	428b      	cmp	r3, r1
 80002a8:	d905      	bls.n	80002b6 <__udivmoddi4+0xb6>
 80002aa:	b10d      	cbz	r5, 80002b0 <__udivmoddi4+0xb0>
 80002ac:	e9c5 0100 	strd	r0, r1, [r5]
 80002b0:	2100      	movs	r1, #0
 80002b2:	4608      	mov	r0, r1
 80002b4:	e7f5      	b.n	80002a2 <__udivmoddi4+0xa2>
 80002b6:	fab3 f183 	clz	r1, r3
 80002ba:	2900      	cmp	r1, #0
 80002bc:	d146      	bne.n	800034c <__udivmoddi4+0x14c>
 80002be:	4573      	cmp	r3, lr
 80002c0:	d302      	bcc.n	80002c8 <__udivmoddi4+0xc8>
 80002c2:	4282      	cmp	r2, r0
 80002c4:	f200 8105 	bhi.w	80004d2 <__udivmoddi4+0x2d2>
 80002c8:	1a84      	subs	r4, r0, r2
 80002ca:	eb6e 0203 	sbc.w	r2, lr, r3
 80002ce:	2001      	movs	r0, #1
 80002d0:	4690      	mov	r8, r2
 80002d2:	2d00      	cmp	r5, #0
 80002d4:	d0e5      	beq.n	80002a2 <__udivmoddi4+0xa2>
 80002d6:	e9c5 4800 	strd	r4, r8, [r5]
 80002da:	e7e2      	b.n	80002a2 <__udivmoddi4+0xa2>
 80002dc:	2a00      	cmp	r2, #0
 80002de:	f000 8090 	beq.w	8000402 <__udivmoddi4+0x202>
 80002e2:	fab2 f682 	clz	r6, r2
 80002e6:	2e00      	cmp	r6, #0
 80002e8:	f040 80a4 	bne.w	8000434 <__udivmoddi4+0x234>
 80002ec:	1a8a      	subs	r2, r1, r2
 80002ee:	0c03      	lsrs	r3, r0, #16
 80002f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002f4:	b280      	uxth	r0, r0
 80002f6:	b2bc      	uxth	r4, r7
 80002f8:	2101      	movs	r1, #1
 80002fa:	fbb2 fcfe 	udiv	ip, r2, lr
 80002fe:	fb0e 221c 	mls	r2, lr, ip, r2
 8000302:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000306:	fb04 f20c 	mul.w	r2, r4, ip
 800030a:	429a      	cmp	r2, r3
 800030c:	d907      	bls.n	800031e <__udivmoddi4+0x11e>
 800030e:	18fb      	adds	r3, r7, r3
 8000310:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000314:	d202      	bcs.n	800031c <__udivmoddi4+0x11c>
 8000316:	429a      	cmp	r2, r3
 8000318:	f200 80e0 	bhi.w	80004dc <__udivmoddi4+0x2dc>
 800031c:	46c4      	mov	ip, r8
 800031e:	1a9b      	subs	r3, r3, r2
 8000320:	fbb3 f2fe 	udiv	r2, r3, lr
 8000324:	fb0e 3312 	mls	r3, lr, r2, r3
 8000328:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800032c:	fb02 f404 	mul.w	r4, r2, r4
 8000330:	429c      	cmp	r4, r3
 8000332:	d907      	bls.n	8000344 <__udivmoddi4+0x144>
 8000334:	18fb      	adds	r3, r7, r3
 8000336:	f102 30ff 	add.w	r0, r2, #4294967295
 800033a:	d202      	bcs.n	8000342 <__udivmoddi4+0x142>
 800033c:	429c      	cmp	r4, r3
 800033e:	f200 80ca 	bhi.w	80004d6 <__udivmoddi4+0x2d6>
 8000342:	4602      	mov	r2, r0
 8000344:	1b1b      	subs	r3, r3, r4
 8000346:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800034a:	e7a5      	b.n	8000298 <__udivmoddi4+0x98>
 800034c:	f1c1 0620 	rsb	r6, r1, #32
 8000350:	408b      	lsls	r3, r1
 8000352:	fa22 f706 	lsr.w	r7, r2, r6
 8000356:	431f      	orrs	r7, r3
 8000358:	fa0e f401 	lsl.w	r4, lr, r1
 800035c:	fa20 f306 	lsr.w	r3, r0, r6
 8000360:	fa2e fe06 	lsr.w	lr, lr, r6
 8000364:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000368:	4323      	orrs	r3, r4
 800036a:	fa00 f801 	lsl.w	r8, r0, r1
 800036e:	fa1f fc87 	uxth.w	ip, r7
 8000372:	fbbe f0f9 	udiv	r0, lr, r9
 8000376:	0c1c      	lsrs	r4, r3, #16
 8000378:	fb09 ee10 	mls	lr, r9, r0, lr
 800037c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000380:	fb00 fe0c 	mul.w	lr, r0, ip
 8000384:	45a6      	cmp	lr, r4
 8000386:	fa02 f201 	lsl.w	r2, r2, r1
 800038a:	d909      	bls.n	80003a0 <__udivmoddi4+0x1a0>
 800038c:	193c      	adds	r4, r7, r4
 800038e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000392:	f080 809c 	bcs.w	80004ce <__udivmoddi4+0x2ce>
 8000396:	45a6      	cmp	lr, r4
 8000398:	f240 8099 	bls.w	80004ce <__udivmoddi4+0x2ce>
 800039c:	3802      	subs	r0, #2
 800039e:	443c      	add	r4, r7
 80003a0:	eba4 040e 	sub.w	r4, r4, lr
 80003a4:	fa1f fe83 	uxth.w	lr, r3
 80003a8:	fbb4 f3f9 	udiv	r3, r4, r9
 80003ac:	fb09 4413 	mls	r4, r9, r3, r4
 80003b0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003b4:	fb03 fc0c 	mul.w	ip, r3, ip
 80003b8:	45a4      	cmp	ip, r4
 80003ba:	d908      	bls.n	80003ce <__udivmoddi4+0x1ce>
 80003bc:	193c      	adds	r4, r7, r4
 80003be:	f103 3eff 	add.w	lr, r3, #4294967295
 80003c2:	f080 8082 	bcs.w	80004ca <__udivmoddi4+0x2ca>
 80003c6:	45a4      	cmp	ip, r4
 80003c8:	d97f      	bls.n	80004ca <__udivmoddi4+0x2ca>
 80003ca:	3b02      	subs	r3, #2
 80003cc:	443c      	add	r4, r7
 80003ce:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80003d2:	eba4 040c 	sub.w	r4, r4, ip
 80003d6:	fba0 ec02 	umull	lr, ip, r0, r2
 80003da:	4564      	cmp	r4, ip
 80003dc:	4673      	mov	r3, lr
 80003de:	46e1      	mov	r9, ip
 80003e0:	d362      	bcc.n	80004a8 <__udivmoddi4+0x2a8>
 80003e2:	d05f      	beq.n	80004a4 <__udivmoddi4+0x2a4>
 80003e4:	b15d      	cbz	r5, 80003fe <__udivmoddi4+0x1fe>
 80003e6:	ebb8 0203 	subs.w	r2, r8, r3
 80003ea:	eb64 0409 	sbc.w	r4, r4, r9
 80003ee:	fa04 f606 	lsl.w	r6, r4, r6
 80003f2:	fa22 f301 	lsr.w	r3, r2, r1
 80003f6:	431e      	orrs	r6, r3
 80003f8:	40cc      	lsrs	r4, r1
 80003fa:	e9c5 6400 	strd	r6, r4, [r5]
 80003fe:	2100      	movs	r1, #0
 8000400:	e74f      	b.n	80002a2 <__udivmoddi4+0xa2>
 8000402:	fbb1 fcf2 	udiv	ip, r1, r2
 8000406:	0c01      	lsrs	r1, r0, #16
 8000408:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800040c:	b280      	uxth	r0, r0
 800040e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000412:	463b      	mov	r3, r7
 8000414:	4638      	mov	r0, r7
 8000416:	463c      	mov	r4, r7
 8000418:	46b8      	mov	r8, r7
 800041a:	46be      	mov	lr, r7
 800041c:	2620      	movs	r6, #32
 800041e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000422:	eba2 0208 	sub.w	r2, r2, r8
 8000426:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800042a:	e766      	b.n	80002fa <__udivmoddi4+0xfa>
 800042c:	4601      	mov	r1, r0
 800042e:	e718      	b.n	8000262 <__udivmoddi4+0x62>
 8000430:	4610      	mov	r0, r2
 8000432:	e72c      	b.n	800028e <__udivmoddi4+0x8e>
 8000434:	f1c6 0220 	rsb	r2, r6, #32
 8000438:	fa2e f302 	lsr.w	r3, lr, r2
 800043c:	40b7      	lsls	r7, r6
 800043e:	40b1      	lsls	r1, r6
 8000440:	fa20 f202 	lsr.w	r2, r0, r2
 8000444:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000448:	430a      	orrs	r2, r1
 800044a:	fbb3 f8fe 	udiv	r8, r3, lr
 800044e:	b2bc      	uxth	r4, r7
 8000450:	fb0e 3318 	mls	r3, lr, r8, r3
 8000454:	0c11      	lsrs	r1, r2, #16
 8000456:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800045a:	fb08 f904 	mul.w	r9, r8, r4
 800045e:	40b0      	lsls	r0, r6
 8000460:	4589      	cmp	r9, r1
 8000462:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000466:	b280      	uxth	r0, r0
 8000468:	d93e      	bls.n	80004e8 <__udivmoddi4+0x2e8>
 800046a:	1879      	adds	r1, r7, r1
 800046c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000470:	d201      	bcs.n	8000476 <__udivmoddi4+0x276>
 8000472:	4589      	cmp	r9, r1
 8000474:	d81f      	bhi.n	80004b6 <__udivmoddi4+0x2b6>
 8000476:	eba1 0109 	sub.w	r1, r1, r9
 800047a:	fbb1 f9fe 	udiv	r9, r1, lr
 800047e:	fb09 f804 	mul.w	r8, r9, r4
 8000482:	fb0e 1119 	mls	r1, lr, r9, r1
 8000486:	b292      	uxth	r2, r2
 8000488:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800048c:	4542      	cmp	r2, r8
 800048e:	d229      	bcs.n	80004e4 <__udivmoddi4+0x2e4>
 8000490:	18ba      	adds	r2, r7, r2
 8000492:	f109 31ff 	add.w	r1, r9, #4294967295
 8000496:	d2c4      	bcs.n	8000422 <__udivmoddi4+0x222>
 8000498:	4542      	cmp	r2, r8
 800049a:	d2c2      	bcs.n	8000422 <__udivmoddi4+0x222>
 800049c:	f1a9 0102 	sub.w	r1, r9, #2
 80004a0:	443a      	add	r2, r7
 80004a2:	e7be      	b.n	8000422 <__udivmoddi4+0x222>
 80004a4:	45f0      	cmp	r8, lr
 80004a6:	d29d      	bcs.n	80003e4 <__udivmoddi4+0x1e4>
 80004a8:	ebbe 0302 	subs.w	r3, lr, r2
 80004ac:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004b0:	3801      	subs	r0, #1
 80004b2:	46e1      	mov	r9, ip
 80004b4:	e796      	b.n	80003e4 <__udivmoddi4+0x1e4>
 80004b6:	eba7 0909 	sub.w	r9, r7, r9
 80004ba:	4449      	add	r1, r9
 80004bc:	f1a8 0c02 	sub.w	ip, r8, #2
 80004c0:	fbb1 f9fe 	udiv	r9, r1, lr
 80004c4:	fb09 f804 	mul.w	r8, r9, r4
 80004c8:	e7db      	b.n	8000482 <__udivmoddi4+0x282>
 80004ca:	4673      	mov	r3, lr
 80004cc:	e77f      	b.n	80003ce <__udivmoddi4+0x1ce>
 80004ce:	4650      	mov	r0, sl
 80004d0:	e766      	b.n	80003a0 <__udivmoddi4+0x1a0>
 80004d2:	4608      	mov	r0, r1
 80004d4:	e6fd      	b.n	80002d2 <__udivmoddi4+0xd2>
 80004d6:	443b      	add	r3, r7
 80004d8:	3a02      	subs	r2, #2
 80004da:	e733      	b.n	8000344 <__udivmoddi4+0x144>
 80004dc:	f1ac 0c02 	sub.w	ip, ip, #2
 80004e0:	443b      	add	r3, r7
 80004e2:	e71c      	b.n	800031e <__udivmoddi4+0x11e>
 80004e4:	4649      	mov	r1, r9
 80004e6:	e79c      	b.n	8000422 <__udivmoddi4+0x222>
 80004e8:	eba1 0109 	sub.w	r1, r1, r9
 80004ec:	46c4      	mov	ip, r8
 80004ee:	fbb1 f9fe 	udiv	r9, r1, lr
 80004f2:	fb09 f804 	mul.w	r8, r9, r4
 80004f6:	e7c4      	b.n	8000482 <__udivmoddi4+0x282>

080004f8 <__aeabi_idiv0>:
 80004f8:	4770      	bx	lr
 80004fa:	bf00      	nop

080004fc <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80004fc:	b580      	push	{r7, lr}
 80004fe:	b092      	sub	sp, #72	@ 0x48
 8000500:	af00      	add	r7, sp, #0

  /* USER CODE END Init */

  /* USER CODE BEGIN RTOS_MUTEX */
	/* add mutexes, ... */
	const osThreadAttr_t fast_attr = { .name = "fastTask", .priority =
 8000502:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000506:	2224      	movs	r2, #36	@ 0x24
 8000508:	2100      	movs	r1, #0
 800050a:	4618      	mov	r0, r3
 800050c:	f005 fe44 	bl	8006198 <memset>
 8000510:	4b19      	ldr	r3, [pc, #100]	@ (8000578 <MX_FREERTOS_Init+0x7c>)
 8000512:	627b      	str	r3, [r7, #36]	@ 0x24
 8000514:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000518:	63bb      	str	r3, [r7, #56]	@ 0x38
 800051a:	2328      	movs	r3, #40	@ 0x28
 800051c:	63fb      	str	r3, [r7, #60]	@ 0x3c
			osPriorityHigh, .stack_size = 512 };

	const osThreadAttr_t slow_attr = { .name = "slowTask", .priority =
 800051e:	463b      	mov	r3, r7
 8000520:	2224      	movs	r2, #36	@ 0x24
 8000522:	2100      	movs	r1, #0
 8000524:	4618      	mov	r0, r3
 8000526:	f005 fe37 	bl	8006198 <memset>
 800052a:	4b14      	ldr	r3, [pc, #80]	@ (800057c <MX_FREERTOS_Init+0x80>)
 800052c:	603b      	str	r3, [r7, #0]
 800052e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000532:	617b      	str	r3, [r7, #20]
 8000534:	2308      	movs	r3, #8
 8000536:	61bb      	str	r3, [r7, #24]
			osPriorityLow, .stack_size = 512 };

	taskFastHandle = osThreadNew(task_fast, NULL, &fast_attr);
 8000538:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800053c:	461a      	mov	r2, r3
 800053e:	2100      	movs	r1, #0
 8000540:	480f      	ldr	r0, [pc, #60]	@ (8000580 <MX_FREERTOS_Init+0x84>)
 8000542:	f002 fecd 	bl	80032e0 <osThreadNew>
 8000546:	4603      	mov	r3, r0
 8000548:	4a0e      	ldr	r2, [pc, #56]	@ (8000584 <MX_FREERTOS_Init+0x88>)
 800054a:	6013      	str	r3, [r2, #0]
	taskSlowHandle = osThreadNew(task_slow, NULL, &slow_attr);
 800054c:	463b      	mov	r3, r7
 800054e:	461a      	mov	r2, r3
 8000550:	2100      	movs	r1, #0
 8000552:	480d      	ldr	r0, [pc, #52]	@ (8000588 <MX_FREERTOS_Init+0x8c>)
 8000554:	f002 fec4 	bl	80032e0 <osThreadNew>
 8000558:	4603      	mov	r3, r0
 800055a:	4a0c      	ldr	r2, [pc, #48]	@ (800058c <MX_FREERTOS_Init+0x90>)
 800055c:	6013      	str	r3, [r2, #0]
	/* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 800055e:	4a0c      	ldr	r2, [pc, #48]	@ (8000590 <MX_FREERTOS_Init+0x94>)
 8000560:	2100      	movs	r1, #0
 8000562:	480c      	ldr	r0, [pc, #48]	@ (8000594 <MX_FREERTOS_Init+0x98>)
 8000564:	f002 febc 	bl	80032e0 <osThreadNew>
 8000568:	4603      	mov	r3, r0
 800056a:	4a0b      	ldr	r2, [pc, #44]	@ (8000598 <MX_FREERTOS_Init+0x9c>)
 800056c:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
	/* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 800056e:	bf00      	nop
 8000570:	3748      	adds	r7, #72	@ 0x48
 8000572:	46bd      	mov	sp, r7
 8000574:	bd80      	pop	{r7, pc}
 8000576:	bf00      	nop
 8000578:	080067fc 	.word	0x080067fc
 800057c:	08006808 	.word	0x08006808
 8000580:	080005ad 	.word	0x080005ad
 8000584:	20000088 	.word	0x20000088
 8000588:	080005c9 	.word	0x080005c9
 800058c:	2000008c 	.word	0x2000008c
 8000590:	08006854 	.word	0x08006854
 8000594:	0800059d 	.word	0x0800059d
 8000598:	20000090 	.word	0x20000090

0800059c <StartDefaultTask>:
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 800059c:	b580      	push	{r7, lr}
 800059e:	b082      	sub	sp, #8
 80005a0:	af00      	add	r7, sp, #0
 80005a2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
	/* Infinite loop */
	for (;;) {
		osDelay(1);
 80005a4:	2001      	movs	r0, #1
 80005a6:	f002 ff2d 	bl	8003404 <osDelay>
 80005aa:	e7fb      	b.n	80005a4 <StartDefaultTask+0x8>

080005ac <task_fast>:
  /* USER CODE END StartDefaultTask */
}

/* Private application code --------------------------------------------------*/
/* USER CODE BEGIN Application */
void task_fast(void *argument) {
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b082      	sub	sp, #8
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	6078      	str	r0, [r7, #4]
	for (;;) {
		printf("task_fast\r\n");
 80005b4:	4803      	ldr	r0, [pc, #12]	@ (80005c4 <task_fast+0x18>)
 80005b6:	f005 fd0f 	bl	8005fd8 <puts>
		osDelay(100);
 80005ba:	2064      	movs	r0, #100	@ 0x64
 80005bc:	f002 ff22 	bl	8003404 <osDelay>
		printf("task_fast\r\n");
 80005c0:	bf00      	nop
 80005c2:	e7f7      	b.n	80005b4 <task_fast+0x8>
 80005c4:	08006814 	.word	0x08006814

080005c8 <task_slow>:
	}
}

void task_slow(void *argument) {
 80005c8:	b580      	push	{r7, lr}
 80005ca:	b082      	sub	sp, #8
 80005cc:	af00      	add	r7, sp, #0
 80005ce:	6078      	str	r0, [r7, #4]
	for (;;) {
		printf("task_slow\r\n");
 80005d0:	4804      	ldr	r0, [pc, #16]	@ (80005e4 <task_slow+0x1c>)
 80005d2:	f005 fd01 	bl	8005fd8 <puts>
		osDelay(1000);
 80005d6:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80005da:	f002 ff13 	bl	8003404 <osDelay>
		printf("task_slow\r\n");
 80005de:	bf00      	nop
 80005e0:	e7f6      	b.n	80005d0 <task_slow+0x8>
 80005e2:	bf00      	nop
 80005e4:	08006820 	.word	0x08006820

080005e8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80005e8:	b480      	push	{r7}
 80005ea:	b085      	sub	sp, #20
 80005ec:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80005ee:	2300      	movs	r3, #0
 80005f0:	60fb      	str	r3, [r7, #12]
 80005f2:	4b17      	ldr	r3, [pc, #92]	@ (8000650 <MX_GPIO_Init+0x68>)
 80005f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005f6:	4a16      	ldr	r2, [pc, #88]	@ (8000650 <MX_GPIO_Init+0x68>)
 80005f8:	f043 0304 	orr.w	r3, r3, #4
 80005fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80005fe:	4b14      	ldr	r3, [pc, #80]	@ (8000650 <MX_GPIO_Init+0x68>)
 8000600:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000602:	f003 0304 	and.w	r3, r3, #4
 8000606:	60fb      	str	r3, [r7, #12]
 8000608:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800060a:	2300      	movs	r3, #0
 800060c:	60bb      	str	r3, [r7, #8]
 800060e:	4b10      	ldr	r3, [pc, #64]	@ (8000650 <MX_GPIO_Init+0x68>)
 8000610:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000612:	4a0f      	ldr	r2, [pc, #60]	@ (8000650 <MX_GPIO_Init+0x68>)
 8000614:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000618:	6313      	str	r3, [r2, #48]	@ 0x30
 800061a:	4b0d      	ldr	r3, [pc, #52]	@ (8000650 <MX_GPIO_Init+0x68>)
 800061c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800061e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000622:	60bb      	str	r3, [r7, #8]
 8000624:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000626:	2300      	movs	r3, #0
 8000628:	607b      	str	r3, [r7, #4]
 800062a:	4b09      	ldr	r3, [pc, #36]	@ (8000650 <MX_GPIO_Init+0x68>)
 800062c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800062e:	4a08      	ldr	r2, [pc, #32]	@ (8000650 <MX_GPIO_Init+0x68>)
 8000630:	f043 0301 	orr.w	r3, r3, #1
 8000634:	6313      	str	r3, [r2, #48]	@ 0x30
 8000636:	4b06      	ldr	r3, [pc, #24]	@ (8000650 <MX_GPIO_Init+0x68>)
 8000638:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800063a:	f003 0301 	and.w	r3, r3, #1
 800063e:	607b      	str	r3, [r7, #4]
 8000640:	687b      	ldr	r3, [r7, #4]

}
 8000642:	bf00      	nop
 8000644:	3714      	adds	r7, #20
 8000646:	46bd      	mov	sp, r7
 8000648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800064c:	4770      	bx	lr
 800064e:	bf00      	nop
 8000650:	40023800 	.word	0x40023800

08000654 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000654:	b580      	push	{r7, lr}
 8000656:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000658:	f000 fabe 	bl	8000bd8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800065c:	f000 f80c 	bl	8000678 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000660:	f7ff ffc2 	bl	80005e8 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000664:	f000 fa14 	bl	8000a90 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in cmsis_os2.c) */
 8000668:	f002 fdf0 	bl	800324c <osKernelInitialize>
  MX_FREERTOS_Init();
 800066c:	f7ff ff46 	bl	80004fc <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8000670:	f002 fe10 	bl	8003294 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000674:	bf00      	nop
 8000676:	e7fd      	b.n	8000674 <main+0x20>

08000678 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000678:	b580      	push	{r7, lr}
 800067a:	b094      	sub	sp, #80	@ 0x50
 800067c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800067e:	f107 0320 	add.w	r3, r7, #32
 8000682:	2230      	movs	r2, #48	@ 0x30
 8000684:	2100      	movs	r1, #0
 8000686:	4618      	mov	r0, r3
 8000688:	f005 fd86 	bl	8006198 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800068c:	f107 030c 	add.w	r3, r7, #12
 8000690:	2200      	movs	r2, #0
 8000692:	601a      	str	r2, [r3, #0]
 8000694:	605a      	str	r2, [r3, #4]
 8000696:	609a      	str	r2, [r3, #8]
 8000698:	60da      	str	r2, [r3, #12]
 800069a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800069c:	2300      	movs	r3, #0
 800069e:	60bb      	str	r3, [r7, #8]
 80006a0:	4b29      	ldr	r3, [pc, #164]	@ (8000748 <SystemClock_Config+0xd0>)
 80006a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006a4:	4a28      	ldr	r2, [pc, #160]	@ (8000748 <SystemClock_Config+0xd0>)
 80006a6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80006aa:	6413      	str	r3, [r2, #64]	@ 0x40
 80006ac:	4b26      	ldr	r3, [pc, #152]	@ (8000748 <SystemClock_Config+0xd0>)
 80006ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80006b0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80006b4:	60bb      	str	r3, [r7, #8]
 80006b6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80006b8:	2300      	movs	r3, #0
 80006ba:	607b      	str	r3, [r7, #4]
 80006bc:	4b23      	ldr	r3, [pc, #140]	@ (800074c <SystemClock_Config+0xd4>)
 80006be:	681b      	ldr	r3, [r3, #0]
 80006c0:	4a22      	ldr	r2, [pc, #136]	@ (800074c <SystemClock_Config+0xd4>)
 80006c2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80006c6:	6013      	str	r3, [r2, #0]
 80006c8:	4b20      	ldr	r3, [pc, #128]	@ (800074c <SystemClock_Config+0xd4>)
 80006ca:	681b      	ldr	r3, [r3, #0]
 80006cc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80006d0:	607b      	str	r3, [r7, #4]
 80006d2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80006d4:	2301      	movs	r3, #1
 80006d6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80006d8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80006dc:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006de:	2302      	movs	r3, #2
 80006e0:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80006e2:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80006e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80006e8:	2304      	movs	r3, #4
 80006ea:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80006ec:	23a8      	movs	r3, #168	@ 0xa8
 80006ee:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80006f0:	2302      	movs	r3, #2
 80006f2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80006f4:	2304      	movs	r3, #4
 80006f6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006f8:	f107 0320 	add.w	r3, r7, #32
 80006fc:	4618      	mov	r0, r3
 80006fe:	f000 fdbd 	bl	800127c <HAL_RCC_OscConfig>
 8000702:	4603      	mov	r3, r0
 8000704:	2b00      	cmp	r3, #0
 8000706:	d001      	beq.n	800070c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000708:	f000 f847 	bl	800079a <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800070c:	230f      	movs	r3, #15
 800070e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000710:	2302      	movs	r3, #2
 8000712:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000714:	2300      	movs	r3, #0
 8000716:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000718:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800071c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800071e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000722:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000724:	f107 030c 	add.w	r3, r7, #12
 8000728:	2105      	movs	r1, #5
 800072a:	4618      	mov	r0, r3
 800072c:	f001 f81e 	bl	800176c <HAL_RCC_ClockConfig>
 8000730:	4603      	mov	r3, r0
 8000732:	2b00      	cmp	r3, #0
 8000734:	d001      	beq.n	800073a <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000736:	f000 f830 	bl	800079a <Error_Handler>
  }

  /** Enables the Clock Security System
  */
  HAL_RCC_EnableCSS();
 800073a:	f001 f8fd 	bl	8001938 <HAL_RCC_EnableCSS>
}
 800073e:	bf00      	nop
 8000740:	3750      	adds	r7, #80	@ 0x50
 8000742:	46bd      	mov	sp, r7
 8000744:	bd80      	pop	{r7, pc}
 8000746:	bf00      	nop
 8000748:	40023800 	.word	0x40023800
 800074c:	40007000 	.word	0x40007000

08000750 <_write>:

/* USER CODE BEGIN 4 */
int _write(int file, char *ptr, int len) {
 8000750:	b580      	push	{r7, lr}
 8000752:	b084      	sub	sp, #16
 8000754:	af00      	add	r7, sp, #0
 8000756:	60f8      	str	r0, [r7, #12]
 8000758:	60b9      	str	r1, [r7, #8]
 800075a:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t*) ptr, len, HAL_MAX_DELAY);
 800075c:	687b      	ldr	r3, [r7, #4]
 800075e:	b29a      	uxth	r2, r3
 8000760:	f04f 33ff 	mov.w	r3, #4294967295
 8000764:	68b9      	ldr	r1, [r7, #8]
 8000766:	4804      	ldr	r0, [pc, #16]	@ (8000778 <_write+0x28>)
 8000768:	f001 fd64 	bl	8002234 <HAL_UART_Transmit>
	return len;
 800076c:	687b      	ldr	r3, [r7, #4]
}
 800076e:	4618      	mov	r0, r3
 8000770:	3710      	adds	r7, #16
 8000772:	46bd      	mov	sp, r7
 8000774:	bd80      	pop	{r7, pc}
 8000776:	bf00      	nop
 8000778:	200000e0 	.word	0x200000e0

0800077c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800077c:	b580      	push	{r7, lr}
 800077e:	b082      	sub	sp, #8
 8000780:	af00      	add	r7, sp, #0
 8000782:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM2)
 8000784:	687b      	ldr	r3, [r7, #4]
 8000786:	681b      	ldr	r3, [r3, #0]
 8000788:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800078c:	d101      	bne.n	8000792 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 800078e:	f000 fa45 	bl	8000c1c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000792:	bf00      	nop
 8000794:	3708      	adds	r7, #8
 8000796:	46bd      	mov	sp, r7
 8000798:	bd80      	pop	{r7, pc}

0800079a <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800079a:	b480      	push	{r7}
 800079c:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800079e:	b672      	cpsid	i
}
 80007a0:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80007a2:	bf00      	nop
 80007a4:	e7fd      	b.n	80007a2 <Error_Handler+0x8>
	...

080007a8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80007a8:	b580      	push	{r7, lr}
 80007aa:	b082      	sub	sp, #8
 80007ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80007ae:	2300      	movs	r3, #0
 80007b0:	607b      	str	r3, [r7, #4]
 80007b2:	4b12      	ldr	r3, [pc, #72]	@ (80007fc <HAL_MspInit+0x54>)
 80007b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80007b6:	4a11      	ldr	r2, [pc, #68]	@ (80007fc <HAL_MspInit+0x54>)
 80007b8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80007bc:	6453      	str	r3, [r2, #68]	@ 0x44
 80007be:	4b0f      	ldr	r3, [pc, #60]	@ (80007fc <HAL_MspInit+0x54>)
 80007c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80007c2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80007c6:	607b      	str	r3, [r7, #4]
 80007c8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80007ca:	2300      	movs	r3, #0
 80007cc:	603b      	str	r3, [r7, #0]
 80007ce:	4b0b      	ldr	r3, [pc, #44]	@ (80007fc <HAL_MspInit+0x54>)
 80007d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80007d2:	4a0a      	ldr	r2, [pc, #40]	@ (80007fc <HAL_MspInit+0x54>)
 80007d4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80007d8:	6413      	str	r3, [r2, #64]	@ 0x40
 80007da:	4b08      	ldr	r3, [pc, #32]	@ (80007fc <HAL_MspInit+0x54>)
 80007dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80007de:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80007e2:	603b      	str	r3, [r7, #0]
 80007e4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80007e6:	2200      	movs	r2, #0
 80007e8:	210f      	movs	r1, #15
 80007ea:	f06f 0001 	mvn.w	r0, #1
 80007ee:	f000 faed 	bl	8000dcc <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80007f2:	bf00      	nop
 80007f4:	3708      	adds	r7, #8
 80007f6:	46bd      	mov	sp, r7
 80007f8:	bd80      	pop	{r7, pc}
 80007fa:	bf00      	nop
 80007fc:	40023800 	.word	0x40023800

08000800 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000800:	b580      	push	{r7, lr}
 8000802:	b08e      	sub	sp, #56	@ 0x38
 8000804:	af00      	add	r7, sp, #0
 8000806:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8000808:	2300      	movs	r3, #0
 800080a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 800080c:	2300      	movs	r3, #0
 800080e:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM2 clock */
  __HAL_RCC_TIM2_CLK_ENABLE();
 8000810:	2300      	movs	r3, #0
 8000812:	60fb      	str	r3, [r7, #12]
 8000814:	4b34      	ldr	r3, [pc, #208]	@ (80008e8 <HAL_InitTick+0xe8>)
 8000816:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000818:	4a33      	ldr	r2, [pc, #204]	@ (80008e8 <HAL_InitTick+0xe8>)
 800081a:	f043 0301 	orr.w	r3, r3, #1
 800081e:	6413      	str	r3, [r2, #64]	@ 0x40
 8000820:	4b31      	ldr	r3, [pc, #196]	@ (80008e8 <HAL_InitTick+0xe8>)
 8000822:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000824:	f003 0301 	and.w	r3, r3, #1
 8000828:	60fb      	str	r3, [r7, #12]
 800082a:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800082c:	f107 0210 	add.w	r2, r7, #16
 8000830:	f107 0314 	add.w	r3, r7, #20
 8000834:	4611      	mov	r1, r2
 8000836:	4618      	mov	r0, r3
 8000838:	f001 f9c4 	bl	8001bc4 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 800083c:	6a3b      	ldr	r3, [r7, #32]
 800083e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM2 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000840:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000842:	2b00      	cmp	r3, #0
 8000844:	d103      	bne.n	800084e <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000846:	f001 f995 	bl	8001b74 <HAL_RCC_GetPCLK1Freq>
 800084a:	6378      	str	r0, [r7, #52]	@ 0x34
 800084c:	e004      	b.n	8000858 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 800084e:	f001 f991 	bl	8001b74 <HAL_RCC_GetPCLK1Freq>
 8000852:	4603      	mov	r3, r0
 8000854:	005b      	lsls	r3, r3, #1
 8000856:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM2 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000858:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800085a:	4a24      	ldr	r2, [pc, #144]	@ (80008ec <HAL_InitTick+0xec>)
 800085c:	fba2 2303 	umull	r2, r3, r2, r3
 8000860:	0c9b      	lsrs	r3, r3, #18
 8000862:	3b01      	subs	r3, #1
 8000864:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM2 */
  htim2.Instance = TIM2;
 8000866:	4b22      	ldr	r3, [pc, #136]	@ (80008f0 <HAL_InitTick+0xf0>)
 8000868:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800086c:	601a      	str	r2, [r3, #0]
   * Period = [(TIM2CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim2.Init.Period = (1000000U / 1000U) - 1U;
 800086e:	4b20      	ldr	r3, [pc, #128]	@ (80008f0 <HAL_InitTick+0xf0>)
 8000870:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000874:	60da      	str	r2, [r3, #12]
  htim2.Init.Prescaler = uwPrescalerValue;
 8000876:	4a1e      	ldr	r2, [pc, #120]	@ (80008f0 <HAL_InitTick+0xf0>)
 8000878:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800087a:	6053      	str	r3, [r2, #4]
  htim2.Init.ClockDivision = 0;
 800087c:	4b1c      	ldr	r3, [pc, #112]	@ (80008f0 <HAL_InitTick+0xf0>)
 800087e:	2200      	movs	r2, #0
 8000880:	611a      	str	r2, [r3, #16]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000882:	4b1b      	ldr	r3, [pc, #108]	@ (80008f0 <HAL_InitTick+0xf0>)
 8000884:	2200      	movs	r2, #0
 8000886:	609a      	str	r2, [r3, #8]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000888:	4b19      	ldr	r3, [pc, #100]	@ (80008f0 <HAL_InitTick+0xf0>)
 800088a:	2200      	movs	r2, #0
 800088c:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim2);
 800088e:	4818      	ldr	r0, [pc, #96]	@ (80008f0 <HAL_InitTick+0xf0>)
 8000890:	f001 f9e5 	bl	8001c5e <HAL_TIM_Base_Init>
 8000894:	4603      	mov	r3, r0
 8000896:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 800089a:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800089e:	2b00      	cmp	r3, #0
 80008a0:	d11b      	bne.n	80008da <HAL_InitTick+0xda>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim2);
 80008a2:	4813      	ldr	r0, [pc, #76]	@ (80008f0 <HAL_InitTick+0xf0>)
 80008a4:	f001 fa34 	bl	8001d10 <HAL_TIM_Base_Start_IT>
 80008a8:	4603      	mov	r3, r0
 80008aa:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 80008ae:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80008b2:	2b00      	cmp	r3, #0
 80008b4:	d111      	bne.n	80008da <HAL_InitTick+0xda>
    {
    /* Enable the TIM2 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80008b6:	201c      	movs	r0, #28
 80008b8:	f000 faa4 	bl	8000e04 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80008bc:	687b      	ldr	r3, [r7, #4]
 80008be:	2b0f      	cmp	r3, #15
 80008c0:	d808      	bhi.n	80008d4 <HAL_InitTick+0xd4>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM2_IRQn, TickPriority, 0U);
 80008c2:	2200      	movs	r2, #0
 80008c4:	6879      	ldr	r1, [r7, #4]
 80008c6:	201c      	movs	r0, #28
 80008c8:	f000 fa80 	bl	8000dcc <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80008cc:	4a09      	ldr	r2, [pc, #36]	@ (80008f4 <HAL_InitTick+0xf4>)
 80008ce:	687b      	ldr	r3, [r7, #4]
 80008d0:	6013      	str	r3, [r2, #0]
 80008d2:	e002      	b.n	80008da <HAL_InitTick+0xda>
      }
      else
      {
        status = HAL_ERROR;
 80008d4:	2301      	movs	r3, #1
 80008d6:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 80008da:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 80008de:	4618      	mov	r0, r3
 80008e0:	3738      	adds	r7, #56	@ 0x38
 80008e2:	46bd      	mov	sp, r7
 80008e4:	bd80      	pop	{r7, pc}
 80008e6:	bf00      	nop
 80008e8:	40023800 	.word	0x40023800
 80008ec:	431bde83 	.word	0x431bde83
 80008f0:	20000094 	.word	0x20000094
 80008f4:	20000004 	.word	0x20000004

080008f8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80008f8:	b580      	push	{r7, lr}
 80008fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  HAL_RCC_NMI_IRQHandler();
 80008fc:	f001 f994 	bl	8001c28 <HAL_RCC_NMI_IRQHandler>
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000900:	bf00      	nop
 8000902:	e7fd      	b.n	8000900 <NMI_Handler+0x8>

08000904 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000904:	b480      	push	{r7}
 8000906:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000908:	bf00      	nop
 800090a:	e7fd      	b.n	8000908 <HardFault_Handler+0x4>

0800090c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800090c:	b480      	push	{r7}
 800090e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000910:	bf00      	nop
 8000912:	e7fd      	b.n	8000910 <MemManage_Handler+0x4>

08000914 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000914:	b480      	push	{r7}
 8000916:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000918:	bf00      	nop
 800091a:	e7fd      	b.n	8000918 <BusFault_Handler+0x4>

0800091c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800091c:	b480      	push	{r7}
 800091e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000920:	bf00      	nop
 8000922:	e7fd      	b.n	8000920 <UsageFault_Handler+0x4>

08000924 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000924:	b480      	push	{r7}
 8000926:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000928:	bf00      	nop
 800092a:	46bd      	mov	sp, r7
 800092c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000930:	4770      	bx	lr
	...

08000934 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000934:	b580      	push	{r7, lr}
 8000936:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000938:	4802      	ldr	r0, [pc, #8]	@ (8000944 <TIM2_IRQHandler+0x10>)
 800093a:	f001 fa59 	bl	8001df0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800093e:	bf00      	nop
 8000940:	bd80      	pop	{r7, pc}
 8000942:	bf00      	nop
 8000944:	20000094 	.word	0x20000094

08000948 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8000948:	b580      	push	{r7, lr}
 800094a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800094c:	4802      	ldr	r0, [pc, #8]	@ (8000958 <USART1_IRQHandler+0x10>)
 800094e:	f001 fcfd 	bl	800234c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000952:	bf00      	nop
 8000954:	bd80      	pop	{r7, pc}
 8000956:	bf00      	nop
 8000958:	200000e0 	.word	0x200000e0

0800095c <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800095c:	b580      	push	{r7, lr}
 800095e:	b086      	sub	sp, #24
 8000960:	af00      	add	r7, sp, #0
 8000962:	60f8      	str	r0, [r7, #12]
 8000964:	60b9      	str	r1, [r7, #8]
 8000966:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000968:	2300      	movs	r3, #0
 800096a:	617b      	str	r3, [r7, #20]
 800096c:	e00a      	b.n	8000984 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800096e:	f3af 8000 	nop.w
 8000972:	4601      	mov	r1, r0
 8000974:	68bb      	ldr	r3, [r7, #8]
 8000976:	1c5a      	adds	r2, r3, #1
 8000978:	60ba      	str	r2, [r7, #8]
 800097a:	b2ca      	uxtb	r2, r1
 800097c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800097e:	697b      	ldr	r3, [r7, #20]
 8000980:	3301      	adds	r3, #1
 8000982:	617b      	str	r3, [r7, #20]
 8000984:	697a      	ldr	r2, [r7, #20]
 8000986:	687b      	ldr	r3, [r7, #4]
 8000988:	429a      	cmp	r2, r3
 800098a:	dbf0      	blt.n	800096e <_read+0x12>
  }

  return len;
 800098c:	687b      	ldr	r3, [r7, #4]
}
 800098e:	4618      	mov	r0, r3
 8000990:	3718      	adds	r7, #24
 8000992:	46bd      	mov	sp, r7
 8000994:	bd80      	pop	{r7, pc}

08000996 <_close>:
  }
  return len;
}

int _close(int file)
{
 8000996:	b480      	push	{r7}
 8000998:	b083      	sub	sp, #12
 800099a:	af00      	add	r7, sp, #0
 800099c:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800099e:	f04f 33ff 	mov.w	r3, #4294967295
}
 80009a2:	4618      	mov	r0, r3
 80009a4:	370c      	adds	r7, #12
 80009a6:	46bd      	mov	sp, r7
 80009a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ac:	4770      	bx	lr

080009ae <_fstat>:


int _fstat(int file, struct stat *st)
{
 80009ae:	b480      	push	{r7}
 80009b0:	b083      	sub	sp, #12
 80009b2:	af00      	add	r7, sp, #0
 80009b4:	6078      	str	r0, [r7, #4]
 80009b6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80009b8:	683b      	ldr	r3, [r7, #0]
 80009ba:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80009be:	605a      	str	r2, [r3, #4]
  return 0;
 80009c0:	2300      	movs	r3, #0
}
 80009c2:	4618      	mov	r0, r3
 80009c4:	370c      	adds	r7, #12
 80009c6:	46bd      	mov	sp, r7
 80009c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009cc:	4770      	bx	lr

080009ce <_isatty>:

int _isatty(int file)
{
 80009ce:	b480      	push	{r7}
 80009d0:	b083      	sub	sp, #12
 80009d2:	af00      	add	r7, sp, #0
 80009d4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80009d6:	2301      	movs	r3, #1
}
 80009d8:	4618      	mov	r0, r3
 80009da:	370c      	adds	r7, #12
 80009dc:	46bd      	mov	sp, r7
 80009de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009e2:	4770      	bx	lr

080009e4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80009e4:	b480      	push	{r7}
 80009e6:	b085      	sub	sp, #20
 80009e8:	af00      	add	r7, sp, #0
 80009ea:	60f8      	str	r0, [r7, #12]
 80009ec:	60b9      	str	r1, [r7, #8]
 80009ee:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80009f0:	2300      	movs	r3, #0
}
 80009f2:	4618      	mov	r0, r3
 80009f4:	3714      	adds	r7, #20
 80009f6:	46bd      	mov	sp, r7
 80009f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009fc:	4770      	bx	lr
	...

08000a00 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000a00:	b580      	push	{r7, lr}
 8000a02:	b086      	sub	sp, #24
 8000a04:	af00      	add	r7, sp, #0
 8000a06:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000a08:	4a14      	ldr	r2, [pc, #80]	@ (8000a5c <_sbrk+0x5c>)
 8000a0a:	4b15      	ldr	r3, [pc, #84]	@ (8000a60 <_sbrk+0x60>)
 8000a0c:	1ad3      	subs	r3, r2, r3
 8000a0e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000a10:	697b      	ldr	r3, [r7, #20]
 8000a12:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000a14:	4b13      	ldr	r3, [pc, #76]	@ (8000a64 <_sbrk+0x64>)
 8000a16:	681b      	ldr	r3, [r3, #0]
 8000a18:	2b00      	cmp	r3, #0
 8000a1a:	d102      	bne.n	8000a22 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000a1c:	4b11      	ldr	r3, [pc, #68]	@ (8000a64 <_sbrk+0x64>)
 8000a1e:	4a12      	ldr	r2, [pc, #72]	@ (8000a68 <_sbrk+0x68>)
 8000a20:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000a22:	4b10      	ldr	r3, [pc, #64]	@ (8000a64 <_sbrk+0x64>)
 8000a24:	681a      	ldr	r2, [r3, #0]
 8000a26:	687b      	ldr	r3, [r7, #4]
 8000a28:	4413      	add	r3, r2
 8000a2a:	693a      	ldr	r2, [r7, #16]
 8000a2c:	429a      	cmp	r2, r3
 8000a2e:	d207      	bcs.n	8000a40 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000a30:	f005 fc5e 	bl	80062f0 <__errno>
 8000a34:	4603      	mov	r3, r0
 8000a36:	220c      	movs	r2, #12
 8000a38:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000a3a:	f04f 33ff 	mov.w	r3, #4294967295
 8000a3e:	e009      	b.n	8000a54 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000a40:	4b08      	ldr	r3, [pc, #32]	@ (8000a64 <_sbrk+0x64>)
 8000a42:	681b      	ldr	r3, [r3, #0]
 8000a44:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000a46:	4b07      	ldr	r3, [pc, #28]	@ (8000a64 <_sbrk+0x64>)
 8000a48:	681a      	ldr	r2, [r3, #0]
 8000a4a:	687b      	ldr	r3, [r7, #4]
 8000a4c:	4413      	add	r3, r2
 8000a4e:	4a05      	ldr	r2, [pc, #20]	@ (8000a64 <_sbrk+0x64>)
 8000a50:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000a52:	68fb      	ldr	r3, [r7, #12]
}
 8000a54:	4618      	mov	r0, r3
 8000a56:	3718      	adds	r7, #24
 8000a58:	46bd      	mov	sp, r7
 8000a5a:	bd80      	pop	{r7, pc}
 8000a5c:	20020000 	.word	0x20020000
 8000a60:	00000400 	.word	0x00000400
 8000a64:	200000dc 	.word	0x200000dc
 8000a68:	20004c60 	.word	0x20004c60

08000a6c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000a6c:	b480      	push	{r7}
 8000a6e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000a70:	4b06      	ldr	r3, [pc, #24]	@ (8000a8c <SystemInit+0x20>)
 8000a72:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000a76:	4a05      	ldr	r2, [pc, #20]	@ (8000a8c <SystemInit+0x20>)
 8000a78:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000a7c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000a80:	bf00      	nop
 8000a82:	46bd      	mov	sp, r7
 8000a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a88:	4770      	bx	lr
 8000a8a:	bf00      	nop
 8000a8c:	e000ed00 	.word	0xe000ed00

08000a90 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8000a90:	b580      	push	{r7, lr}
 8000a92:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000a94:	4b11      	ldr	r3, [pc, #68]	@ (8000adc <MX_USART1_UART_Init+0x4c>)
 8000a96:	4a12      	ldr	r2, [pc, #72]	@ (8000ae0 <MX_USART1_UART_Init+0x50>)
 8000a98:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000a9a:	4b10      	ldr	r3, [pc, #64]	@ (8000adc <MX_USART1_UART_Init+0x4c>)
 8000a9c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000aa0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000aa2:	4b0e      	ldr	r3, [pc, #56]	@ (8000adc <MX_USART1_UART_Init+0x4c>)
 8000aa4:	2200      	movs	r2, #0
 8000aa6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000aa8:	4b0c      	ldr	r3, [pc, #48]	@ (8000adc <MX_USART1_UART_Init+0x4c>)
 8000aaa:	2200      	movs	r2, #0
 8000aac:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000aae:	4b0b      	ldr	r3, [pc, #44]	@ (8000adc <MX_USART1_UART_Init+0x4c>)
 8000ab0:	2200      	movs	r2, #0
 8000ab2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000ab4:	4b09      	ldr	r3, [pc, #36]	@ (8000adc <MX_USART1_UART_Init+0x4c>)
 8000ab6:	220c      	movs	r2, #12
 8000ab8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000aba:	4b08      	ldr	r3, [pc, #32]	@ (8000adc <MX_USART1_UART_Init+0x4c>)
 8000abc:	2200      	movs	r2, #0
 8000abe:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000ac0:	4b06      	ldr	r3, [pc, #24]	@ (8000adc <MX_USART1_UART_Init+0x4c>)
 8000ac2:	2200      	movs	r2, #0
 8000ac4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000ac6:	4805      	ldr	r0, [pc, #20]	@ (8000adc <MX_USART1_UART_Init+0x4c>)
 8000ac8:	f001 fb64 	bl	8002194 <HAL_UART_Init>
 8000acc:	4603      	mov	r3, r0
 8000ace:	2b00      	cmp	r3, #0
 8000ad0:	d001      	beq.n	8000ad6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000ad2:	f7ff fe62 	bl	800079a <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000ad6:	bf00      	nop
 8000ad8:	bd80      	pop	{r7, pc}
 8000ada:	bf00      	nop
 8000adc:	200000e0 	.word	0x200000e0
 8000ae0:	40011000 	.word	0x40011000

08000ae4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000ae4:	b580      	push	{r7, lr}
 8000ae6:	b08a      	sub	sp, #40	@ 0x28
 8000ae8:	af00      	add	r7, sp, #0
 8000aea:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000aec:	f107 0314 	add.w	r3, r7, #20
 8000af0:	2200      	movs	r2, #0
 8000af2:	601a      	str	r2, [r3, #0]
 8000af4:	605a      	str	r2, [r3, #4]
 8000af6:	609a      	str	r2, [r3, #8]
 8000af8:	60da      	str	r2, [r3, #12]
 8000afa:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	681b      	ldr	r3, [r3, #0]
 8000b00:	4a1d      	ldr	r2, [pc, #116]	@ (8000b78 <HAL_UART_MspInit+0x94>)
 8000b02:	4293      	cmp	r3, r2
 8000b04:	d134      	bne.n	8000b70 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000b06:	2300      	movs	r3, #0
 8000b08:	613b      	str	r3, [r7, #16]
 8000b0a:	4b1c      	ldr	r3, [pc, #112]	@ (8000b7c <HAL_UART_MspInit+0x98>)
 8000b0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b0e:	4a1b      	ldr	r2, [pc, #108]	@ (8000b7c <HAL_UART_MspInit+0x98>)
 8000b10:	f043 0310 	orr.w	r3, r3, #16
 8000b14:	6453      	str	r3, [r2, #68]	@ 0x44
 8000b16:	4b19      	ldr	r3, [pc, #100]	@ (8000b7c <HAL_UART_MspInit+0x98>)
 8000b18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000b1a:	f003 0310 	and.w	r3, r3, #16
 8000b1e:	613b      	str	r3, [r7, #16]
 8000b20:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b22:	2300      	movs	r3, #0
 8000b24:	60fb      	str	r3, [r7, #12]
 8000b26:	4b15      	ldr	r3, [pc, #84]	@ (8000b7c <HAL_UART_MspInit+0x98>)
 8000b28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b2a:	4a14      	ldr	r2, [pc, #80]	@ (8000b7c <HAL_UART_MspInit+0x98>)
 8000b2c:	f043 0301 	orr.w	r3, r3, #1
 8000b30:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b32:	4b12      	ldr	r3, [pc, #72]	@ (8000b7c <HAL_UART_MspInit+0x98>)
 8000b34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b36:	f003 0301 	and.w	r3, r3, #1
 8000b3a:	60fb      	str	r3, [r7, #12]
 8000b3c:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000b3e:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8000b42:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b44:	2302      	movs	r3, #2
 8000b46:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b48:	2300      	movs	r3, #0
 8000b4a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b4c:	2303      	movs	r3, #3
 8000b4e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000b50:	2307      	movs	r3, #7
 8000b52:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b54:	f107 0314 	add.w	r3, r7, #20
 8000b58:	4619      	mov	r1, r3
 8000b5a:	4809      	ldr	r0, [pc, #36]	@ (8000b80 <HAL_UART_MspInit+0x9c>)
 8000b5c:	f000 f9f2 	bl	8000f44 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8000b60:	2200      	movs	r2, #0
 8000b62:	2105      	movs	r1, #5
 8000b64:	2025      	movs	r0, #37	@ 0x25
 8000b66:	f000 f931 	bl	8000dcc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000b6a:	2025      	movs	r0, #37	@ 0x25
 8000b6c:	f000 f94a 	bl	8000e04 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8000b70:	bf00      	nop
 8000b72:	3728      	adds	r7, #40	@ 0x28
 8000b74:	46bd      	mov	sp, r7
 8000b76:	bd80      	pop	{r7, pc}
 8000b78:	40011000 	.word	0x40011000
 8000b7c:	40023800 	.word	0x40023800
 8000b80:	40020000 	.word	0x40020000

08000b84 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000b84:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000bbc <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000b88:	f7ff ff70 	bl	8000a6c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000b8c:	480c      	ldr	r0, [pc, #48]	@ (8000bc0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000b8e:	490d      	ldr	r1, [pc, #52]	@ (8000bc4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000b90:	4a0d      	ldr	r2, [pc, #52]	@ (8000bc8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000b92:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000b94:	e002      	b.n	8000b9c <LoopCopyDataInit>

08000b96 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b96:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b98:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b9a:	3304      	adds	r3, #4

08000b9c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b9c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b9e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ba0:	d3f9      	bcc.n	8000b96 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000ba2:	4a0a      	ldr	r2, [pc, #40]	@ (8000bcc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000ba4:	4c0a      	ldr	r4, [pc, #40]	@ (8000bd0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000ba6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ba8:	e001      	b.n	8000bae <LoopFillZerobss>

08000baa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000baa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000bac:	3204      	adds	r2, #4

08000bae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000bae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000bb0:	d3fb      	bcc.n	8000baa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000bb2:	f005 fba3 	bl	80062fc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000bb6:	f7ff fd4d 	bl	8000654 <main>
  bx  lr    
 8000bba:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000bbc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000bc0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000bc4:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8000bc8:	080068a0 	.word	0x080068a0
  ldr r2, =_sbss
 8000bcc:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8000bd0:	20004c60 	.word	0x20004c60

08000bd4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000bd4:	e7fe      	b.n	8000bd4 <ADC_IRQHandler>
	...

08000bd8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000bd8:	b580      	push	{r7, lr}
 8000bda:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000bdc:	4b0e      	ldr	r3, [pc, #56]	@ (8000c18 <HAL_Init+0x40>)
 8000bde:	681b      	ldr	r3, [r3, #0]
 8000be0:	4a0d      	ldr	r2, [pc, #52]	@ (8000c18 <HAL_Init+0x40>)
 8000be2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000be6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000be8:	4b0b      	ldr	r3, [pc, #44]	@ (8000c18 <HAL_Init+0x40>)
 8000bea:	681b      	ldr	r3, [r3, #0]
 8000bec:	4a0a      	ldr	r2, [pc, #40]	@ (8000c18 <HAL_Init+0x40>)
 8000bee:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000bf2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000bf4:	4b08      	ldr	r3, [pc, #32]	@ (8000c18 <HAL_Init+0x40>)
 8000bf6:	681b      	ldr	r3, [r3, #0]
 8000bf8:	4a07      	ldr	r2, [pc, #28]	@ (8000c18 <HAL_Init+0x40>)
 8000bfa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000bfe:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c00:	2003      	movs	r0, #3
 8000c02:	f000 f8d8 	bl	8000db6 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000c06:	200f      	movs	r0, #15
 8000c08:	f7ff fdfa 	bl	8000800 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000c0c:	f7ff fdcc 	bl	80007a8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000c10:	2300      	movs	r3, #0
}
 8000c12:	4618      	mov	r0, r3
 8000c14:	bd80      	pop	{r7, pc}
 8000c16:	bf00      	nop
 8000c18:	40023c00 	.word	0x40023c00

08000c1c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c1c:	b480      	push	{r7}
 8000c1e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000c20:	4b06      	ldr	r3, [pc, #24]	@ (8000c3c <HAL_IncTick+0x20>)
 8000c22:	781b      	ldrb	r3, [r3, #0]
 8000c24:	461a      	mov	r2, r3
 8000c26:	4b06      	ldr	r3, [pc, #24]	@ (8000c40 <HAL_IncTick+0x24>)
 8000c28:	681b      	ldr	r3, [r3, #0]
 8000c2a:	4413      	add	r3, r2
 8000c2c:	4a04      	ldr	r2, [pc, #16]	@ (8000c40 <HAL_IncTick+0x24>)
 8000c2e:	6013      	str	r3, [r2, #0]
}
 8000c30:	bf00      	nop
 8000c32:	46bd      	mov	sp, r7
 8000c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c38:	4770      	bx	lr
 8000c3a:	bf00      	nop
 8000c3c:	20000008 	.word	0x20000008
 8000c40:	20000128 	.word	0x20000128

08000c44 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000c44:	b480      	push	{r7}
 8000c46:	af00      	add	r7, sp, #0
  return uwTick;
 8000c48:	4b03      	ldr	r3, [pc, #12]	@ (8000c58 <HAL_GetTick+0x14>)
 8000c4a:	681b      	ldr	r3, [r3, #0]
}
 8000c4c:	4618      	mov	r0, r3
 8000c4e:	46bd      	mov	sp, r7
 8000c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop
 8000c58:	20000128 	.word	0x20000128

08000c5c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c5c:	b480      	push	{r7}
 8000c5e:	b085      	sub	sp, #20
 8000c60:	af00      	add	r7, sp, #0
 8000c62:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000c64:	687b      	ldr	r3, [r7, #4]
 8000c66:	f003 0307 	and.w	r3, r3, #7
 8000c6a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000c6c:	4b0c      	ldr	r3, [pc, #48]	@ (8000ca0 <__NVIC_SetPriorityGrouping+0x44>)
 8000c6e:	68db      	ldr	r3, [r3, #12]
 8000c70:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000c72:	68ba      	ldr	r2, [r7, #8]
 8000c74:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000c78:	4013      	ands	r3, r2
 8000c7a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000c7c:	68fb      	ldr	r3, [r7, #12]
 8000c7e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000c80:	68bb      	ldr	r3, [r7, #8]
 8000c82:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000c84:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000c88:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000c8c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000c8e:	4a04      	ldr	r2, [pc, #16]	@ (8000ca0 <__NVIC_SetPriorityGrouping+0x44>)
 8000c90:	68bb      	ldr	r3, [r7, #8]
 8000c92:	60d3      	str	r3, [r2, #12]
}
 8000c94:	bf00      	nop
 8000c96:	3714      	adds	r7, #20
 8000c98:	46bd      	mov	sp, r7
 8000c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c9e:	4770      	bx	lr
 8000ca0:	e000ed00 	.word	0xe000ed00

08000ca4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000ca4:	b480      	push	{r7}
 8000ca6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000ca8:	4b04      	ldr	r3, [pc, #16]	@ (8000cbc <__NVIC_GetPriorityGrouping+0x18>)
 8000caa:	68db      	ldr	r3, [r3, #12]
 8000cac:	0a1b      	lsrs	r3, r3, #8
 8000cae:	f003 0307 	and.w	r3, r3, #7
}
 8000cb2:	4618      	mov	r0, r3
 8000cb4:	46bd      	mov	sp, r7
 8000cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cba:	4770      	bx	lr
 8000cbc:	e000ed00 	.word	0xe000ed00

08000cc0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000cc0:	b480      	push	{r7}
 8000cc2:	b083      	sub	sp, #12
 8000cc4:	af00      	add	r7, sp, #0
 8000cc6:	4603      	mov	r3, r0
 8000cc8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000cca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cce:	2b00      	cmp	r3, #0
 8000cd0:	db0b      	blt.n	8000cea <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000cd2:	79fb      	ldrb	r3, [r7, #7]
 8000cd4:	f003 021f 	and.w	r2, r3, #31
 8000cd8:	4907      	ldr	r1, [pc, #28]	@ (8000cf8 <__NVIC_EnableIRQ+0x38>)
 8000cda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cde:	095b      	lsrs	r3, r3, #5
 8000ce0:	2001      	movs	r0, #1
 8000ce2:	fa00 f202 	lsl.w	r2, r0, r2
 8000ce6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000cea:	bf00      	nop
 8000cec:	370c      	adds	r7, #12
 8000cee:	46bd      	mov	sp, r7
 8000cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf4:	4770      	bx	lr
 8000cf6:	bf00      	nop
 8000cf8:	e000e100 	.word	0xe000e100

08000cfc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000cfc:	b480      	push	{r7}
 8000cfe:	b083      	sub	sp, #12
 8000d00:	af00      	add	r7, sp, #0
 8000d02:	4603      	mov	r3, r0
 8000d04:	6039      	str	r1, [r7, #0]
 8000d06:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d08:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d0c:	2b00      	cmp	r3, #0
 8000d0e:	db0a      	blt.n	8000d26 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d10:	683b      	ldr	r3, [r7, #0]
 8000d12:	b2da      	uxtb	r2, r3
 8000d14:	490c      	ldr	r1, [pc, #48]	@ (8000d48 <__NVIC_SetPriority+0x4c>)
 8000d16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d1a:	0112      	lsls	r2, r2, #4
 8000d1c:	b2d2      	uxtb	r2, r2
 8000d1e:	440b      	add	r3, r1
 8000d20:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000d24:	e00a      	b.n	8000d3c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d26:	683b      	ldr	r3, [r7, #0]
 8000d28:	b2da      	uxtb	r2, r3
 8000d2a:	4908      	ldr	r1, [pc, #32]	@ (8000d4c <__NVIC_SetPriority+0x50>)
 8000d2c:	79fb      	ldrb	r3, [r7, #7]
 8000d2e:	f003 030f 	and.w	r3, r3, #15
 8000d32:	3b04      	subs	r3, #4
 8000d34:	0112      	lsls	r2, r2, #4
 8000d36:	b2d2      	uxtb	r2, r2
 8000d38:	440b      	add	r3, r1
 8000d3a:	761a      	strb	r2, [r3, #24]
}
 8000d3c:	bf00      	nop
 8000d3e:	370c      	adds	r7, #12
 8000d40:	46bd      	mov	sp, r7
 8000d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d46:	4770      	bx	lr
 8000d48:	e000e100 	.word	0xe000e100
 8000d4c:	e000ed00 	.word	0xe000ed00

08000d50 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d50:	b480      	push	{r7}
 8000d52:	b089      	sub	sp, #36	@ 0x24
 8000d54:	af00      	add	r7, sp, #0
 8000d56:	60f8      	str	r0, [r7, #12]
 8000d58:	60b9      	str	r1, [r7, #8]
 8000d5a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000d5c:	68fb      	ldr	r3, [r7, #12]
 8000d5e:	f003 0307 	and.w	r3, r3, #7
 8000d62:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000d64:	69fb      	ldr	r3, [r7, #28]
 8000d66:	f1c3 0307 	rsb	r3, r3, #7
 8000d6a:	2b04      	cmp	r3, #4
 8000d6c:	bf28      	it	cs
 8000d6e:	2304      	movcs	r3, #4
 8000d70:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000d72:	69fb      	ldr	r3, [r7, #28]
 8000d74:	3304      	adds	r3, #4
 8000d76:	2b06      	cmp	r3, #6
 8000d78:	d902      	bls.n	8000d80 <NVIC_EncodePriority+0x30>
 8000d7a:	69fb      	ldr	r3, [r7, #28]
 8000d7c:	3b03      	subs	r3, #3
 8000d7e:	e000      	b.n	8000d82 <NVIC_EncodePriority+0x32>
 8000d80:	2300      	movs	r3, #0
 8000d82:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d84:	f04f 32ff 	mov.w	r2, #4294967295
 8000d88:	69bb      	ldr	r3, [r7, #24]
 8000d8a:	fa02 f303 	lsl.w	r3, r2, r3
 8000d8e:	43da      	mvns	r2, r3
 8000d90:	68bb      	ldr	r3, [r7, #8]
 8000d92:	401a      	ands	r2, r3
 8000d94:	697b      	ldr	r3, [r7, #20]
 8000d96:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000d98:	f04f 31ff 	mov.w	r1, #4294967295
 8000d9c:	697b      	ldr	r3, [r7, #20]
 8000d9e:	fa01 f303 	lsl.w	r3, r1, r3
 8000da2:	43d9      	mvns	r1, r3
 8000da4:	687b      	ldr	r3, [r7, #4]
 8000da6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000da8:	4313      	orrs	r3, r2
         );
}
 8000daa:	4618      	mov	r0, r3
 8000dac:	3724      	adds	r7, #36	@ 0x24
 8000dae:	46bd      	mov	sp, r7
 8000db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db4:	4770      	bx	lr

08000db6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000db6:	b580      	push	{r7, lr}
 8000db8:	b082      	sub	sp, #8
 8000dba:	af00      	add	r7, sp, #0
 8000dbc:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000dbe:	6878      	ldr	r0, [r7, #4]
 8000dc0:	f7ff ff4c 	bl	8000c5c <__NVIC_SetPriorityGrouping>
}
 8000dc4:	bf00      	nop
 8000dc6:	3708      	adds	r7, #8
 8000dc8:	46bd      	mov	sp, r7
 8000dca:	bd80      	pop	{r7, pc}

08000dcc <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000dcc:	b580      	push	{r7, lr}
 8000dce:	b086      	sub	sp, #24
 8000dd0:	af00      	add	r7, sp, #0
 8000dd2:	4603      	mov	r3, r0
 8000dd4:	60b9      	str	r1, [r7, #8]
 8000dd6:	607a      	str	r2, [r7, #4]
 8000dd8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000dda:	2300      	movs	r3, #0
 8000ddc:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000dde:	f7ff ff61 	bl	8000ca4 <__NVIC_GetPriorityGrouping>
 8000de2:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000de4:	687a      	ldr	r2, [r7, #4]
 8000de6:	68b9      	ldr	r1, [r7, #8]
 8000de8:	6978      	ldr	r0, [r7, #20]
 8000dea:	f7ff ffb1 	bl	8000d50 <NVIC_EncodePriority>
 8000dee:	4602      	mov	r2, r0
 8000df0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000df4:	4611      	mov	r1, r2
 8000df6:	4618      	mov	r0, r3
 8000df8:	f7ff ff80 	bl	8000cfc <__NVIC_SetPriority>
}
 8000dfc:	bf00      	nop
 8000dfe:	3718      	adds	r7, #24
 8000e00:	46bd      	mov	sp, r7
 8000e02:	bd80      	pop	{r7, pc}

08000e04 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e04:	b580      	push	{r7, lr}
 8000e06:	b082      	sub	sp, #8
 8000e08:	af00      	add	r7, sp, #0
 8000e0a:	4603      	mov	r3, r0
 8000e0c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000e0e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e12:	4618      	mov	r0, r3
 8000e14:	f7ff ff54 	bl	8000cc0 <__NVIC_EnableIRQ>
}
 8000e18:	bf00      	nop
 8000e1a:	3708      	adds	r7, #8
 8000e1c:	46bd      	mov	sp, r7
 8000e1e:	bd80      	pop	{r7, pc}

08000e20 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000e20:	b580      	push	{r7, lr}
 8000e22:	b084      	sub	sp, #16
 8000e24:	af00      	add	r7, sp, #0
 8000e26:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000e2c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8000e2e:	f7ff ff09 	bl	8000c44 <HAL_GetTick>
 8000e32:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8000e3a:	b2db      	uxtb	r3, r3
 8000e3c:	2b02      	cmp	r3, #2
 8000e3e:	d008      	beq.n	8000e52 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	2280      	movs	r2, #128	@ 0x80
 8000e44:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	2200      	movs	r2, #0
 8000e4a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8000e4e:	2301      	movs	r3, #1
 8000e50:	e052      	b.n	8000ef8 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	681b      	ldr	r3, [r3, #0]
 8000e56:	681a      	ldr	r2, [r3, #0]
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	681b      	ldr	r3, [r3, #0]
 8000e5c:	f022 0216 	bic.w	r2, r2, #22
 8000e60:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8000e62:	687b      	ldr	r3, [r7, #4]
 8000e64:	681b      	ldr	r3, [r3, #0]
 8000e66:	695a      	ldr	r2, [r3, #20]
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	681b      	ldr	r3, [r3, #0]
 8000e6c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8000e70:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8000e72:	687b      	ldr	r3, [r7, #4]
 8000e74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e76:	2b00      	cmp	r3, #0
 8000e78:	d103      	bne.n	8000e82 <HAL_DMA_Abort+0x62>
 8000e7a:	687b      	ldr	r3, [r7, #4]
 8000e7c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000e7e:	2b00      	cmp	r3, #0
 8000e80:	d007      	beq.n	8000e92 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	681b      	ldr	r3, [r3, #0]
 8000e86:	681a      	ldr	r2, [r3, #0]
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	681b      	ldr	r3, [r3, #0]
 8000e8c:	f022 0208 	bic.w	r2, r2, #8
 8000e90:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	681b      	ldr	r3, [r3, #0]
 8000e96:	681a      	ldr	r2, [r3, #0]
 8000e98:	687b      	ldr	r3, [r7, #4]
 8000e9a:	681b      	ldr	r3, [r3, #0]
 8000e9c:	f022 0201 	bic.w	r2, r2, #1
 8000ea0:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8000ea2:	e013      	b.n	8000ecc <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8000ea4:	f7ff fece 	bl	8000c44 <HAL_GetTick>
 8000ea8:	4602      	mov	r2, r0
 8000eaa:	68bb      	ldr	r3, [r7, #8]
 8000eac:	1ad3      	subs	r3, r2, r3
 8000eae:	2b05      	cmp	r3, #5
 8000eb0:	d90c      	bls.n	8000ecc <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	2220      	movs	r2, #32
 8000eb6:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	2203      	movs	r2, #3
 8000ebc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	2200      	movs	r2, #0
 8000ec4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8000ec8:	2303      	movs	r3, #3
 8000eca:	e015      	b.n	8000ef8 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	681b      	ldr	r3, [r3, #0]
 8000ed0:	681b      	ldr	r3, [r3, #0]
 8000ed2:	f003 0301 	and.w	r3, r3, #1
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	d1e4      	bne.n	8000ea4 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000ede:	223f      	movs	r2, #63	@ 0x3f
 8000ee0:	409a      	lsls	r2, r3
 8000ee2:	68fb      	ldr	r3, [r7, #12]
 8000ee4:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	2201      	movs	r2, #1
 8000eea:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000eee:	687b      	ldr	r3, [r7, #4]
 8000ef0:	2200      	movs	r2, #0
 8000ef2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8000ef6:	2300      	movs	r3, #0
}
 8000ef8:	4618      	mov	r0, r3
 8000efa:	3710      	adds	r7, #16
 8000efc:	46bd      	mov	sp, r7
 8000efe:	bd80      	pop	{r7, pc}

08000f00 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8000f00:	b480      	push	{r7}
 8000f02:	b083      	sub	sp, #12
 8000f04:	af00      	add	r7, sp, #0
 8000f06:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8000f0e:	b2db      	uxtb	r3, r3
 8000f10:	2b02      	cmp	r3, #2
 8000f12:	d004      	beq.n	8000f1e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	2280      	movs	r2, #128	@ 0x80
 8000f18:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8000f1a:	2301      	movs	r3, #1
 8000f1c:	e00c      	b.n	8000f38 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	2205      	movs	r2, #5
 8000f22:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	681b      	ldr	r3, [r3, #0]
 8000f2a:	681a      	ldr	r2, [r3, #0]
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	f022 0201 	bic.w	r2, r2, #1
 8000f34:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8000f36:	2300      	movs	r3, #0
}
 8000f38:	4618      	mov	r0, r3
 8000f3a:	370c      	adds	r7, #12
 8000f3c:	46bd      	mov	sp, r7
 8000f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f42:	4770      	bx	lr

08000f44 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000f44:	b480      	push	{r7}
 8000f46:	b089      	sub	sp, #36	@ 0x24
 8000f48:	af00      	add	r7, sp, #0
 8000f4a:	6078      	str	r0, [r7, #4]
 8000f4c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000f4e:	2300      	movs	r3, #0
 8000f50:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000f52:	2300      	movs	r3, #0
 8000f54:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000f56:	2300      	movs	r3, #0
 8000f58:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000f5a:	2300      	movs	r3, #0
 8000f5c:	61fb      	str	r3, [r7, #28]
 8000f5e:	e16b      	b.n	8001238 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000f60:	2201      	movs	r2, #1
 8000f62:	69fb      	ldr	r3, [r7, #28]
 8000f64:	fa02 f303 	lsl.w	r3, r2, r3
 8000f68:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000f6a:	683b      	ldr	r3, [r7, #0]
 8000f6c:	681b      	ldr	r3, [r3, #0]
 8000f6e:	697a      	ldr	r2, [r7, #20]
 8000f70:	4013      	ands	r3, r2
 8000f72:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000f74:	693a      	ldr	r2, [r7, #16]
 8000f76:	697b      	ldr	r3, [r7, #20]
 8000f78:	429a      	cmp	r2, r3
 8000f7a:	f040 815a 	bne.w	8001232 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000f7e:	683b      	ldr	r3, [r7, #0]
 8000f80:	685b      	ldr	r3, [r3, #4]
 8000f82:	f003 0303 	and.w	r3, r3, #3
 8000f86:	2b01      	cmp	r3, #1
 8000f88:	d005      	beq.n	8000f96 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000f8a:	683b      	ldr	r3, [r7, #0]
 8000f8c:	685b      	ldr	r3, [r3, #4]
 8000f8e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000f92:	2b02      	cmp	r3, #2
 8000f94:	d130      	bne.n	8000ff8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	689b      	ldr	r3, [r3, #8]
 8000f9a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000f9c:	69fb      	ldr	r3, [r7, #28]
 8000f9e:	005b      	lsls	r3, r3, #1
 8000fa0:	2203      	movs	r2, #3
 8000fa2:	fa02 f303 	lsl.w	r3, r2, r3
 8000fa6:	43db      	mvns	r3, r3
 8000fa8:	69ba      	ldr	r2, [r7, #24]
 8000faa:	4013      	ands	r3, r2
 8000fac:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000fae:	683b      	ldr	r3, [r7, #0]
 8000fb0:	68da      	ldr	r2, [r3, #12]
 8000fb2:	69fb      	ldr	r3, [r7, #28]
 8000fb4:	005b      	lsls	r3, r3, #1
 8000fb6:	fa02 f303 	lsl.w	r3, r2, r3
 8000fba:	69ba      	ldr	r2, [r7, #24]
 8000fbc:	4313      	orrs	r3, r2
 8000fbe:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	69ba      	ldr	r2, [r7, #24]
 8000fc4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	685b      	ldr	r3, [r3, #4]
 8000fca:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000fcc:	2201      	movs	r2, #1
 8000fce:	69fb      	ldr	r3, [r7, #28]
 8000fd0:	fa02 f303 	lsl.w	r3, r2, r3
 8000fd4:	43db      	mvns	r3, r3
 8000fd6:	69ba      	ldr	r2, [r7, #24]
 8000fd8:	4013      	ands	r3, r2
 8000fda:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000fdc:	683b      	ldr	r3, [r7, #0]
 8000fde:	685b      	ldr	r3, [r3, #4]
 8000fe0:	091b      	lsrs	r3, r3, #4
 8000fe2:	f003 0201 	and.w	r2, r3, #1
 8000fe6:	69fb      	ldr	r3, [r7, #28]
 8000fe8:	fa02 f303 	lsl.w	r3, r2, r3
 8000fec:	69ba      	ldr	r2, [r7, #24]
 8000fee:	4313      	orrs	r3, r2
 8000ff0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	69ba      	ldr	r2, [r7, #24]
 8000ff6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000ff8:	683b      	ldr	r3, [r7, #0]
 8000ffa:	685b      	ldr	r3, [r3, #4]
 8000ffc:	f003 0303 	and.w	r3, r3, #3
 8001000:	2b03      	cmp	r3, #3
 8001002:	d017      	beq.n	8001034 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	68db      	ldr	r3, [r3, #12]
 8001008:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800100a:	69fb      	ldr	r3, [r7, #28]
 800100c:	005b      	lsls	r3, r3, #1
 800100e:	2203      	movs	r2, #3
 8001010:	fa02 f303 	lsl.w	r3, r2, r3
 8001014:	43db      	mvns	r3, r3
 8001016:	69ba      	ldr	r2, [r7, #24]
 8001018:	4013      	ands	r3, r2
 800101a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800101c:	683b      	ldr	r3, [r7, #0]
 800101e:	689a      	ldr	r2, [r3, #8]
 8001020:	69fb      	ldr	r3, [r7, #28]
 8001022:	005b      	lsls	r3, r3, #1
 8001024:	fa02 f303 	lsl.w	r3, r2, r3
 8001028:	69ba      	ldr	r2, [r7, #24]
 800102a:	4313      	orrs	r3, r2
 800102c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	69ba      	ldr	r2, [r7, #24]
 8001032:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001034:	683b      	ldr	r3, [r7, #0]
 8001036:	685b      	ldr	r3, [r3, #4]
 8001038:	f003 0303 	and.w	r3, r3, #3
 800103c:	2b02      	cmp	r3, #2
 800103e:	d123      	bne.n	8001088 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001040:	69fb      	ldr	r3, [r7, #28]
 8001042:	08da      	lsrs	r2, r3, #3
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	3208      	adds	r2, #8
 8001048:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800104c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800104e:	69fb      	ldr	r3, [r7, #28]
 8001050:	f003 0307 	and.w	r3, r3, #7
 8001054:	009b      	lsls	r3, r3, #2
 8001056:	220f      	movs	r2, #15
 8001058:	fa02 f303 	lsl.w	r3, r2, r3
 800105c:	43db      	mvns	r3, r3
 800105e:	69ba      	ldr	r2, [r7, #24]
 8001060:	4013      	ands	r3, r2
 8001062:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001064:	683b      	ldr	r3, [r7, #0]
 8001066:	691a      	ldr	r2, [r3, #16]
 8001068:	69fb      	ldr	r3, [r7, #28]
 800106a:	f003 0307 	and.w	r3, r3, #7
 800106e:	009b      	lsls	r3, r3, #2
 8001070:	fa02 f303 	lsl.w	r3, r2, r3
 8001074:	69ba      	ldr	r2, [r7, #24]
 8001076:	4313      	orrs	r3, r2
 8001078:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800107a:	69fb      	ldr	r3, [r7, #28]
 800107c:	08da      	lsrs	r2, r3, #3
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	3208      	adds	r2, #8
 8001082:	69b9      	ldr	r1, [r7, #24]
 8001084:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	681b      	ldr	r3, [r3, #0]
 800108c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800108e:	69fb      	ldr	r3, [r7, #28]
 8001090:	005b      	lsls	r3, r3, #1
 8001092:	2203      	movs	r2, #3
 8001094:	fa02 f303 	lsl.w	r3, r2, r3
 8001098:	43db      	mvns	r3, r3
 800109a:	69ba      	ldr	r2, [r7, #24]
 800109c:	4013      	ands	r3, r2
 800109e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80010a0:	683b      	ldr	r3, [r7, #0]
 80010a2:	685b      	ldr	r3, [r3, #4]
 80010a4:	f003 0203 	and.w	r2, r3, #3
 80010a8:	69fb      	ldr	r3, [r7, #28]
 80010aa:	005b      	lsls	r3, r3, #1
 80010ac:	fa02 f303 	lsl.w	r3, r2, r3
 80010b0:	69ba      	ldr	r2, [r7, #24]
 80010b2:	4313      	orrs	r3, r2
 80010b4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	69ba      	ldr	r2, [r7, #24]
 80010ba:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80010bc:	683b      	ldr	r3, [r7, #0]
 80010be:	685b      	ldr	r3, [r3, #4]
 80010c0:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	f000 80b4 	beq.w	8001232 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80010ca:	2300      	movs	r3, #0
 80010cc:	60fb      	str	r3, [r7, #12]
 80010ce:	4b60      	ldr	r3, [pc, #384]	@ (8001250 <HAL_GPIO_Init+0x30c>)
 80010d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80010d2:	4a5f      	ldr	r2, [pc, #380]	@ (8001250 <HAL_GPIO_Init+0x30c>)
 80010d4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80010d8:	6453      	str	r3, [r2, #68]	@ 0x44
 80010da:	4b5d      	ldr	r3, [pc, #372]	@ (8001250 <HAL_GPIO_Init+0x30c>)
 80010dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80010de:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80010e2:	60fb      	str	r3, [r7, #12]
 80010e4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80010e6:	4a5b      	ldr	r2, [pc, #364]	@ (8001254 <HAL_GPIO_Init+0x310>)
 80010e8:	69fb      	ldr	r3, [r7, #28]
 80010ea:	089b      	lsrs	r3, r3, #2
 80010ec:	3302      	adds	r3, #2
 80010ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80010f2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80010f4:	69fb      	ldr	r3, [r7, #28]
 80010f6:	f003 0303 	and.w	r3, r3, #3
 80010fa:	009b      	lsls	r3, r3, #2
 80010fc:	220f      	movs	r2, #15
 80010fe:	fa02 f303 	lsl.w	r3, r2, r3
 8001102:	43db      	mvns	r3, r3
 8001104:	69ba      	ldr	r2, [r7, #24]
 8001106:	4013      	ands	r3, r2
 8001108:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	4a52      	ldr	r2, [pc, #328]	@ (8001258 <HAL_GPIO_Init+0x314>)
 800110e:	4293      	cmp	r3, r2
 8001110:	d02b      	beq.n	800116a <HAL_GPIO_Init+0x226>
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	4a51      	ldr	r2, [pc, #324]	@ (800125c <HAL_GPIO_Init+0x318>)
 8001116:	4293      	cmp	r3, r2
 8001118:	d025      	beq.n	8001166 <HAL_GPIO_Init+0x222>
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	4a50      	ldr	r2, [pc, #320]	@ (8001260 <HAL_GPIO_Init+0x31c>)
 800111e:	4293      	cmp	r3, r2
 8001120:	d01f      	beq.n	8001162 <HAL_GPIO_Init+0x21e>
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	4a4f      	ldr	r2, [pc, #316]	@ (8001264 <HAL_GPIO_Init+0x320>)
 8001126:	4293      	cmp	r3, r2
 8001128:	d019      	beq.n	800115e <HAL_GPIO_Init+0x21a>
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	4a4e      	ldr	r2, [pc, #312]	@ (8001268 <HAL_GPIO_Init+0x324>)
 800112e:	4293      	cmp	r3, r2
 8001130:	d013      	beq.n	800115a <HAL_GPIO_Init+0x216>
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	4a4d      	ldr	r2, [pc, #308]	@ (800126c <HAL_GPIO_Init+0x328>)
 8001136:	4293      	cmp	r3, r2
 8001138:	d00d      	beq.n	8001156 <HAL_GPIO_Init+0x212>
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	4a4c      	ldr	r2, [pc, #304]	@ (8001270 <HAL_GPIO_Init+0x32c>)
 800113e:	4293      	cmp	r3, r2
 8001140:	d007      	beq.n	8001152 <HAL_GPIO_Init+0x20e>
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	4a4b      	ldr	r2, [pc, #300]	@ (8001274 <HAL_GPIO_Init+0x330>)
 8001146:	4293      	cmp	r3, r2
 8001148:	d101      	bne.n	800114e <HAL_GPIO_Init+0x20a>
 800114a:	2307      	movs	r3, #7
 800114c:	e00e      	b.n	800116c <HAL_GPIO_Init+0x228>
 800114e:	2308      	movs	r3, #8
 8001150:	e00c      	b.n	800116c <HAL_GPIO_Init+0x228>
 8001152:	2306      	movs	r3, #6
 8001154:	e00a      	b.n	800116c <HAL_GPIO_Init+0x228>
 8001156:	2305      	movs	r3, #5
 8001158:	e008      	b.n	800116c <HAL_GPIO_Init+0x228>
 800115a:	2304      	movs	r3, #4
 800115c:	e006      	b.n	800116c <HAL_GPIO_Init+0x228>
 800115e:	2303      	movs	r3, #3
 8001160:	e004      	b.n	800116c <HAL_GPIO_Init+0x228>
 8001162:	2302      	movs	r3, #2
 8001164:	e002      	b.n	800116c <HAL_GPIO_Init+0x228>
 8001166:	2301      	movs	r3, #1
 8001168:	e000      	b.n	800116c <HAL_GPIO_Init+0x228>
 800116a:	2300      	movs	r3, #0
 800116c:	69fa      	ldr	r2, [r7, #28]
 800116e:	f002 0203 	and.w	r2, r2, #3
 8001172:	0092      	lsls	r2, r2, #2
 8001174:	4093      	lsls	r3, r2
 8001176:	69ba      	ldr	r2, [r7, #24]
 8001178:	4313      	orrs	r3, r2
 800117a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800117c:	4935      	ldr	r1, [pc, #212]	@ (8001254 <HAL_GPIO_Init+0x310>)
 800117e:	69fb      	ldr	r3, [r7, #28]
 8001180:	089b      	lsrs	r3, r3, #2
 8001182:	3302      	adds	r3, #2
 8001184:	69ba      	ldr	r2, [r7, #24]
 8001186:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800118a:	4b3b      	ldr	r3, [pc, #236]	@ (8001278 <HAL_GPIO_Init+0x334>)
 800118c:	689b      	ldr	r3, [r3, #8]
 800118e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001190:	693b      	ldr	r3, [r7, #16]
 8001192:	43db      	mvns	r3, r3
 8001194:	69ba      	ldr	r2, [r7, #24]
 8001196:	4013      	ands	r3, r2
 8001198:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800119a:	683b      	ldr	r3, [r7, #0]
 800119c:	685b      	ldr	r3, [r3, #4]
 800119e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80011a2:	2b00      	cmp	r3, #0
 80011a4:	d003      	beq.n	80011ae <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80011a6:	69ba      	ldr	r2, [r7, #24]
 80011a8:	693b      	ldr	r3, [r7, #16]
 80011aa:	4313      	orrs	r3, r2
 80011ac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80011ae:	4a32      	ldr	r2, [pc, #200]	@ (8001278 <HAL_GPIO_Init+0x334>)
 80011b0:	69bb      	ldr	r3, [r7, #24]
 80011b2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80011b4:	4b30      	ldr	r3, [pc, #192]	@ (8001278 <HAL_GPIO_Init+0x334>)
 80011b6:	68db      	ldr	r3, [r3, #12]
 80011b8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011ba:	693b      	ldr	r3, [r7, #16]
 80011bc:	43db      	mvns	r3, r3
 80011be:	69ba      	ldr	r2, [r7, #24]
 80011c0:	4013      	ands	r3, r2
 80011c2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80011c4:	683b      	ldr	r3, [r7, #0]
 80011c6:	685b      	ldr	r3, [r3, #4]
 80011c8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80011cc:	2b00      	cmp	r3, #0
 80011ce:	d003      	beq.n	80011d8 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80011d0:	69ba      	ldr	r2, [r7, #24]
 80011d2:	693b      	ldr	r3, [r7, #16]
 80011d4:	4313      	orrs	r3, r2
 80011d6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80011d8:	4a27      	ldr	r2, [pc, #156]	@ (8001278 <HAL_GPIO_Init+0x334>)
 80011da:	69bb      	ldr	r3, [r7, #24]
 80011dc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80011de:	4b26      	ldr	r3, [pc, #152]	@ (8001278 <HAL_GPIO_Init+0x334>)
 80011e0:	685b      	ldr	r3, [r3, #4]
 80011e2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011e4:	693b      	ldr	r3, [r7, #16]
 80011e6:	43db      	mvns	r3, r3
 80011e8:	69ba      	ldr	r2, [r7, #24]
 80011ea:	4013      	ands	r3, r2
 80011ec:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80011ee:	683b      	ldr	r3, [r7, #0]
 80011f0:	685b      	ldr	r3, [r3, #4]
 80011f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d003      	beq.n	8001202 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80011fa:	69ba      	ldr	r2, [r7, #24]
 80011fc:	693b      	ldr	r3, [r7, #16]
 80011fe:	4313      	orrs	r3, r2
 8001200:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001202:	4a1d      	ldr	r2, [pc, #116]	@ (8001278 <HAL_GPIO_Init+0x334>)
 8001204:	69bb      	ldr	r3, [r7, #24]
 8001206:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001208:	4b1b      	ldr	r3, [pc, #108]	@ (8001278 <HAL_GPIO_Init+0x334>)
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800120e:	693b      	ldr	r3, [r7, #16]
 8001210:	43db      	mvns	r3, r3
 8001212:	69ba      	ldr	r2, [r7, #24]
 8001214:	4013      	ands	r3, r2
 8001216:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001218:	683b      	ldr	r3, [r7, #0]
 800121a:	685b      	ldr	r3, [r3, #4]
 800121c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001220:	2b00      	cmp	r3, #0
 8001222:	d003      	beq.n	800122c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001224:	69ba      	ldr	r2, [r7, #24]
 8001226:	693b      	ldr	r3, [r7, #16]
 8001228:	4313      	orrs	r3, r2
 800122a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800122c:	4a12      	ldr	r2, [pc, #72]	@ (8001278 <HAL_GPIO_Init+0x334>)
 800122e:	69bb      	ldr	r3, [r7, #24]
 8001230:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001232:	69fb      	ldr	r3, [r7, #28]
 8001234:	3301      	adds	r3, #1
 8001236:	61fb      	str	r3, [r7, #28]
 8001238:	69fb      	ldr	r3, [r7, #28]
 800123a:	2b0f      	cmp	r3, #15
 800123c:	f67f ae90 	bls.w	8000f60 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001240:	bf00      	nop
 8001242:	bf00      	nop
 8001244:	3724      	adds	r7, #36	@ 0x24
 8001246:	46bd      	mov	sp, r7
 8001248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800124c:	4770      	bx	lr
 800124e:	bf00      	nop
 8001250:	40023800 	.word	0x40023800
 8001254:	40013800 	.word	0x40013800
 8001258:	40020000 	.word	0x40020000
 800125c:	40020400 	.word	0x40020400
 8001260:	40020800 	.word	0x40020800
 8001264:	40020c00 	.word	0x40020c00
 8001268:	40021000 	.word	0x40021000
 800126c:	40021400 	.word	0x40021400
 8001270:	40021800 	.word	0x40021800
 8001274:	40021c00 	.word	0x40021c00
 8001278:	40013c00 	.word	0x40013c00

0800127c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800127c:	b580      	push	{r7, lr}
 800127e:	b086      	sub	sp, #24
 8001280:	af00      	add	r7, sp, #0
 8001282:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	2b00      	cmp	r3, #0
 8001288:	d101      	bne.n	800128e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800128a:	2301      	movs	r3, #1
 800128c:	e267      	b.n	800175e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	f003 0301 	and.w	r3, r3, #1
 8001296:	2b00      	cmp	r3, #0
 8001298:	d075      	beq.n	8001386 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800129a:	4b88      	ldr	r3, [pc, #544]	@ (80014bc <HAL_RCC_OscConfig+0x240>)
 800129c:	689b      	ldr	r3, [r3, #8]
 800129e:	f003 030c 	and.w	r3, r3, #12
 80012a2:	2b04      	cmp	r3, #4
 80012a4:	d00c      	beq.n	80012c0 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80012a6:	4b85      	ldr	r3, [pc, #532]	@ (80014bc <HAL_RCC_OscConfig+0x240>)
 80012a8:	689b      	ldr	r3, [r3, #8]
 80012aa:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80012ae:	2b08      	cmp	r3, #8
 80012b0:	d112      	bne.n	80012d8 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80012b2:	4b82      	ldr	r3, [pc, #520]	@ (80014bc <HAL_RCC_OscConfig+0x240>)
 80012b4:	685b      	ldr	r3, [r3, #4]
 80012b6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80012ba:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80012be:	d10b      	bne.n	80012d8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80012c0:	4b7e      	ldr	r3, [pc, #504]	@ (80014bc <HAL_RCC_OscConfig+0x240>)
 80012c2:	681b      	ldr	r3, [r3, #0]
 80012c4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	d05b      	beq.n	8001384 <HAL_RCC_OscConfig+0x108>
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	685b      	ldr	r3, [r3, #4]
 80012d0:	2b00      	cmp	r3, #0
 80012d2:	d157      	bne.n	8001384 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80012d4:	2301      	movs	r3, #1
 80012d6:	e242      	b.n	800175e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	685b      	ldr	r3, [r3, #4]
 80012dc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80012e0:	d106      	bne.n	80012f0 <HAL_RCC_OscConfig+0x74>
 80012e2:	4b76      	ldr	r3, [pc, #472]	@ (80014bc <HAL_RCC_OscConfig+0x240>)
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	4a75      	ldr	r2, [pc, #468]	@ (80014bc <HAL_RCC_OscConfig+0x240>)
 80012e8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80012ec:	6013      	str	r3, [r2, #0]
 80012ee:	e01d      	b.n	800132c <HAL_RCC_OscConfig+0xb0>
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	685b      	ldr	r3, [r3, #4]
 80012f4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80012f8:	d10c      	bne.n	8001314 <HAL_RCC_OscConfig+0x98>
 80012fa:	4b70      	ldr	r3, [pc, #448]	@ (80014bc <HAL_RCC_OscConfig+0x240>)
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	4a6f      	ldr	r2, [pc, #444]	@ (80014bc <HAL_RCC_OscConfig+0x240>)
 8001300:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001304:	6013      	str	r3, [r2, #0]
 8001306:	4b6d      	ldr	r3, [pc, #436]	@ (80014bc <HAL_RCC_OscConfig+0x240>)
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	4a6c      	ldr	r2, [pc, #432]	@ (80014bc <HAL_RCC_OscConfig+0x240>)
 800130c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001310:	6013      	str	r3, [r2, #0]
 8001312:	e00b      	b.n	800132c <HAL_RCC_OscConfig+0xb0>
 8001314:	4b69      	ldr	r3, [pc, #420]	@ (80014bc <HAL_RCC_OscConfig+0x240>)
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	4a68      	ldr	r2, [pc, #416]	@ (80014bc <HAL_RCC_OscConfig+0x240>)
 800131a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800131e:	6013      	str	r3, [r2, #0]
 8001320:	4b66      	ldr	r3, [pc, #408]	@ (80014bc <HAL_RCC_OscConfig+0x240>)
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	4a65      	ldr	r2, [pc, #404]	@ (80014bc <HAL_RCC_OscConfig+0x240>)
 8001326:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800132a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	685b      	ldr	r3, [r3, #4]
 8001330:	2b00      	cmp	r3, #0
 8001332:	d013      	beq.n	800135c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001334:	f7ff fc86 	bl	8000c44 <HAL_GetTick>
 8001338:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800133a:	e008      	b.n	800134e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800133c:	f7ff fc82 	bl	8000c44 <HAL_GetTick>
 8001340:	4602      	mov	r2, r0
 8001342:	693b      	ldr	r3, [r7, #16]
 8001344:	1ad3      	subs	r3, r2, r3
 8001346:	2b64      	cmp	r3, #100	@ 0x64
 8001348:	d901      	bls.n	800134e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800134a:	2303      	movs	r3, #3
 800134c:	e207      	b.n	800175e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800134e:	4b5b      	ldr	r3, [pc, #364]	@ (80014bc <HAL_RCC_OscConfig+0x240>)
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001356:	2b00      	cmp	r3, #0
 8001358:	d0f0      	beq.n	800133c <HAL_RCC_OscConfig+0xc0>
 800135a:	e014      	b.n	8001386 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800135c:	f7ff fc72 	bl	8000c44 <HAL_GetTick>
 8001360:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001362:	e008      	b.n	8001376 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001364:	f7ff fc6e 	bl	8000c44 <HAL_GetTick>
 8001368:	4602      	mov	r2, r0
 800136a:	693b      	ldr	r3, [r7, #16]
 800136c:	1ad3      	subs	r3, r2, r3
 800136e:	2b64      	cmp	r3, #100	@ 0x64
 8001370:	d901      	bls.n	8001376 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001372:	2303      	movs	r3, #3
 8001374:	e1f3      	b.n	800175e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001376:	4b51      	ldr	r3, [pc, #324]	@ (80014bc <HAL_RCC_OscConfig+0x240>)
 8001378:	681b      	ldr	r3, [r3, #0]
 800137a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800137e:	2b00      	cmp	r3, #0
 8001380:	d1f0      	bne.n	8001364 <HAL_RCC_OscConfig+0xe8>
 8001382:	e000      	b.n	8001386 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001384:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001386:	687b      	ldr	r3, [r7, #4]
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	f003 0302 	and.w	r3, r3, #2
 800138e:	2b00      	cmp	r3, #0
 8001390:	d063      	beq.n	800145a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8001392:	4b4a      	ldr	r3, [pc, #296]	@ (80014bc <HAL_RCC_OscConfig+0x240>)
 8001394:	689b      	ldr	r3, [r3, #8]
 8001396:	f003 030c 	and.w	r3, r3, #12
 800139a:	2b00      	cmp	r3, #0
 800139c:	d00b      	beq.n	80013b6 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800139e:	4b47      	ldr	r3, [pc, #284]	@ (80014bc <HAL_RCC_OscConfig+0x240>)
 80013a0:	689b      	ldr	r3, [r3, #8]
 80013a2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80013a6:	2b08      	cmp	r3, #8
 80013a8:	d11c      	bne.n	80013e4 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80013aa:	4b44      	ldr	r3, [pc, #272]	@ (80014bc <HAL_RCC_OscConfig+0x240>)
 80013ac:	685b      	ldr	r3, [r3, #4]
 80013ae:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d116      	bne.n	80013e4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80013b6:	4b41      	ldr	r3, [pc, #260]	@ (80014bc <HAL_RCC_OscConfig+0x240>)
 80013b8:	681b      	ldr	r3, [r3, #0]
 80013ba:	f003 0302 	and.w	r3, r3, #2
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d005      	beq.n	80013ce <HAL_RCC_OscConfig+0x152>
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	68db      	ldr	r3, [r3, #12]
 80013c6:	2b01      	cmp	r3, #1
 80013c8:	d001      	beq.n	80013ce <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80013ca:	2301      	movs	r3, #1
 80013cc:	e1c7      	b.n	800175e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80013ce:	4b3b      	ldr	r3, [pc, #236]	@ (80014bc <HAL_RCC_OscConfig+0x240>)
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	691b      	ldr	r3, [r3, #16]
 80013da:	00db      	lsls	r3, r3, #3
 80013dc:	4937      	ldr	r1, [pc, #220]	@ (80014bc <HAL_RCC_OscConfig+0x240>)
 80013de:	4313      	orrs	r3, r2
 80013e0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80013e2:	e03a      	b.n	800145a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	68db      	ldr	r3, [r3, #12]
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d020      	beq.n	800142e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80013ec:	4b34      	ldr	r3, [pc, #208]	@ (80014c0 <HAL_RCC_OscConfig+0x244>)
 80013ee:	2201      	movs	r2, #1
 80013f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80013f2:	f7ff fc27 	bl	8000c44 <HAL_GetTick>
 80013f6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80013f8:	e008      	b.n	800140c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80013fa:	f7ff fc23 	bl	8000c44 <HAL_GetTick>
 80013fe:	4602      	mov	r2, r0
 8001400:	693b      	ldr	r3, [r7, #16]
 8001402:	1ad3      	subs	r3, r2, r3
 8001404:	2b02      	cmp	r3, #2
 8001406:	d901      	bls.n	800140c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001408:	2303      	movs	r3, #3
 800140a:	e1a8      	b.n	800175e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800140c:	4b2b      	ldr	r3, [pc, #172]	@ (80014bc <HAL_RCC_OscConfig+0x240>)
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	f003 0302 	and.w	r3, r3, #2
 8001414:	2b00      	cmp	r3, #0
 8001416:	d0f0      	beq.n	80013fa <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001418:	4b28      	ldr	r3, [pc, #160]	@ (80014bc <HAL_RCC_OscConfig+0x240>)
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	691b      	ldr	r3, [r3, #16]
 8001424:	00db      	lsls	r3, r3, #3
 8001426:	4925      	ldr	r1, [pc, #148]	@ (80014bc <HAL_RCC_OscConfig+0x240>)
 8001428:	4313      	orrs	r3, r2
 800142a:	600b      	str	r3, [r1, #0]
 800142c:	e015      	b.n	800145a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800142e:	4b24      	ldr	r3, [pc, #144]	@ (80014c0 <HAL_RCC_OscConfig+0x244>)
 8001430:	2200      	movs	r2, #0
 8001432:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001434:	f7ff fc06 	bl	8000c44 <HAL_GetTick>
 8001438:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800143a:	e008      	b.n	800144e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800143c:	f7ff fc02 	bl	8000c44 <HAL_GetTick>
 8001440:	4602      	mov	r2, r0
 8001442:	693b      	ldr	r3, [r7, #16]
 8001444:	1ad3      	subs	r3, r2, r3
 8001446:	2b02      	cmp	r3, #2
 8001448:	d901      	bls.n	800144e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800144a:	2303      	movs	r3, #3
 800144c:	e187      	b.n	800175e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800144e:	4b1b      	ldr	r3, [pc, #108]	@ (80014bc <HAL_RCC_OscConfig+0x240>)
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	f003 0302 	and.w	r3, r3, #2
 8001456:	2b00      	cmp	r3, #0
 8001458:	d1f0      	bne.n	800143c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	f003 0308 	and.w	r3, r3, #8
 8001462:	2b00      	cmp	r3, #0
 8001464:	d036      	beq.n	80014d4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	695b      	ldr	r3, [r3, #20]
 800146a:	2b00      	cmp	r3, #0
 800146c:	d016      	beq.n	800149c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800146e:	4b15      	ldr	r3, [pc, #84]	@ (80014c4 <HAL_RCC_OscConfig+0x248>)
 8001470:	2201      	movs	r2, #1
 8001472:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001474:	f7ff fbe6 	bl	8000c44 <HAL_GetTick>
 8001478:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800147a:	e008      	b.n	800148e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800147c:	f7ff fbe2 	bl	8000c44 <HAL_GetTick>
 8001480:	4602      	mov	r2, r0
 8001482:	693b      	ldr	r3, [r7, #16]
 8001484:	1ad3      	subs	r3, r2, r3
 8001486:	2b02      	cmp	r3, #2
 8001488:	d901      	bls.n	800148e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800148a:	2303      	movs	r3, #3
 800148c:	e167      	b.n	800175e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800148e:	4b0b      	ldr	r3, [pc, #44]	@ (80014bc <HAL_RCC_OscConfig+0x240>)
 8001490:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001492:	f003 0302 	and.w	r3, r3, #2
 8001496:	2b00      	cmp	r3, #0
 8001498:	d0f0      	beq.n	800147c <HAL_RCC_OscConfig+0x200>
 800149a:	e01b      	b.n	80014d4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800149c:	4b09      	ldr	r3, [pc, #36]	@ (80014c4 <HAL_RCC_OscConfig+0x248>)
 800149e:	2200      	movs	r2, #0
 80014a0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80014a2:	f7ff fbcf 	bl	8000c44 <HAL_GetTick>
 80014a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80014a8:	e00e      	b.n	80014c8 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80014aa:	f7ff fbcb 	bl	8000c44 <HAL_GetTick>
 80014ae:	4602      	mov	r2, r0
 80014b0:	693b      	ldr	r3, [r7, #16]
 80014b2:	1ad3      	subs	r3, r2, r3
 80014b4:	2b02      	cmp	r3, #2
 80014b6:	d907      	bls.n	80014c8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80014b8:	2303      	movs	r3, #3
 80014ba:	e150      	b.n	800175e <HAL_RCC_OscConfig+0x4e2>
 80014bc:	40023800 	.word	0x40023800
 80014c0:	42470000 	.word	0x42470000
 80014c4:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80014c8:	4b88      	ldr	r3, [pc, #544]	@ (80016ec <HAL_RCC_OscConfig+0x470>)
 80014ca:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80014cc:	f003 0302 	and.w	r3, r3, #2
 80014d0:	2b00      	cmp	r3, #0
 80014d2:	d1ea      	bne.n	80014aa <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80014d4:	687b      	ldr	r3, [r7, #4]
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	f003 0304 	and.w	r3, r3, #4
 80014dc:	2b00      	cmp	r3, #0
 80014de:	f000 8097 	beq.w	8001610 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80014e2:	2300      	movs	r3, #0
 80014e4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80014e6:	4b81      	ldr	r3, [pc, #516]	@ (80016ec <HAL_RCC_OscConfig+0x470>)
 80014e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014ea:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d10f      	bne.n	8001512 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80014f2:	2300      	movs	r3, #0
 80014f4:	60bb      	str	r3, [r7, #8]
 80014f6:	4b7d      	ldr	r3, [pc, #500]	@ (80016ec <HAL_RCC_OscConfig+0x470>)
 80014f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014fa:	4a7c      	ldr	r2, [pc, #496]	@ (80016ec <HAL_RCC_OscConfig+0x470>)
 80014fc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001500:	6413      	str	r3, [r2, #64]	@ 0x40
 8001502:	4b7a      	ldr	r3, [pc, #488]	@ (80016ec <HAL_RCC_OscConfig+0x470>)
 8001504:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001506:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800150a:	60bb      	str	r3, [r7, #8]
 800150c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800150e:	2301      	movs	r3, #1
 8001510:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001512:	4b77      	ldr	r3, [pc, #476]	@ (80016f0 <HAL_RCC_OscConfig+0x474>)
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800151a:	2b00      	cmp	r3, #0
 800151c:	d118      	bne.n	8001550 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800151e:	4b74      	ldr	r3, [pc, #464]	@ (80016f0 <HAL_RCC_OscConfig+0x474>)
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	4a73      	ldr	r2, [pc, #460]	@ (80016f0 <HAL_RCC_OscConfig+0x474>)
 8001524:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001528:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800152a:	f7ff fb8b 	bl	8000c44 <HAL_GetTick>
 800152e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001530:	e008      	b.n	8001544 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001532:	f7ff fb87 	bl	8000c44 <HAL_GetTick>
 8001536:	4602      	mov	r2, r0
 8001538:	693b      	ldr	r3, [r7, #16]
 800153a:	1ad3      	subs	r3, r2, r3
 800153c:	2b02      	cmp	r3, #2
 800153e:	d901      	bls.n	8001544 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001540:	2303      	movs	r3, #3
 8001542:	e10c      	b.n	800175e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001544:	4b6a      	ldr	r3, [pc, #424]	@ (80016f0 <HAL_RCC_OscConfig+0x474>)
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800154c:	2b00      	cmp	r3, #0
 800154e:	d0f0      	beq.n	8001532 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	689b      	ldr	r3, [r3, #8]
 8001554:	2b01      	cmp	r3, #1
 8001556:	d106      	bne.n	8001566 <HAL_RCC_OscConfig+0x2ea>
 8001558:	4b64      	ldr	r3, [pc, #400]	@ (80016ec <HAL_RCC_OscConfig+0x470>)
 800155a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800155c:	4a63      	ldr	r2, [pc, #396]	@ (80016ec <HAL_RCC_OscConfig+0x470>)
 800155e:	f043 0301 	orr.w	r3, r3, #1
 8001562:	6713      	str	r3, [r2, #112]	@ 0x70
 8001564:	e01c      	b.n	80015a0 <HAL_RCC_OscConfig+0x324>
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	689b      	ldr	r3, [r3, #8]
 800156a:	2b05      	cmp	r3, #5
 800156c:	d10c      	bne.n	8001588 <HAL_RCC_OscConfig+0x30c>
 800156e:	4b5f      	ldr	r3, [pc, #380]	@ (80016ec <HAL_RCC_OscConfig+0x470>)
 8001570:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001572:	4a5e      	ldr	r2, [pc, #376]	@ (80016ec <HAL_RCC_OscConfig+0x470>)
 8001574:	f043 0304 	orr.w	r3, r3, #4
 8001578:	6713      	str	r3, [r2, #112]	@ 0x70
 800157a:	4b5c      	ldr	r3, [pc, #368]	@ (80016ec <HAL_RCC_OscConfig+0x470>)
 800157c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800157e:	4a5b      	ldr	r2, [pc, #364]	@ (80016ec <HAL_RCC_OscConfig+0x470>)
 8001580:	f043 0301 	orr.w	r3, r3, #1
 8001584:	6713      	str	r3, [r2, #112]	@ 0x70
 8001586:	e00b      	b.n	80015a0 <HAL_RCC_OscConfig+0x324>
 8001588:	4b58      	ldr	r3, [pc, #352]	@ (80016ec <HAL_RCC_OscConfig+0x470>)
 800158a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800158c:	4a57      	ldr	r2, [pc, #348]	@ (80016ec <HAL_RCC_OscConfig+0x470>)
 800158e:	f023 0301 	bic.w	r3, r3, #1
 8001592:	6713      	str	r3, [r2, #112]	@ 0x70
 8001594:	4b55      	ldr	r3, [pc, #340]	@ (80016ec <HAL_RCC_OscConfig+0x470>)
 8001596:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001598:	4a54      	ldr	r2, [pc, #336]	@ (80016ec <HAL_RCC_OscConfig+0x470>)
 800159a:	f023 0304 	bic.w	r3, r3, #4
 800159e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	689b      	ldr	r3, [r3, #8]
 80015a4:	2b00      	cmp	r3, #0
 80015a6:	d015      	beq.n	80015d4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80015a8:	f7ff fb4c 	bl	8000c44 <HAL_GetTick>
 80015ac:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80015ae:	e00a      	b.n	80015c6 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80015b0:	f7ff fb48 	bl	8000c44 <HAL_GetTick>
 80015b4:	4602      	mov	r2, r0
 80015b6:	693b      	ldr	r3, [r7, #16]
 80015b8:	1ad3      	subs	r3, r2, r3
 80015ba:	f241 3288 	movw	r2, #5000	@ 0x1388
 80015be:	4293      	cmp	r3, r2
 80015c0:	d901      	bls.n	80015c6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80015c2:	2303      	movs	r3, #3
 80015c4:	e0cb      	b.n	800175e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80015c6:	4b49      	ldr	r3, [pc, #292]	@ (80016ec <HAL_RCC_OscConfig+0x470>)
 80015c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80015ca:	f003 0302 	and.w	r3, r3, #2
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d0ee      	beq.n	80015b0 <HAL_RCC_OscConfig+0x334>
 80015d2:	e014      	b.n	80015fe <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80015d4:	f7ff fb36 	bl	8000c44 <HAL_GetTick>
 80015d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80015da:	e00a      	b.n	80015f2 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80015dc:	f7ff fb32 	bl	8000c44 <HAL_GetTick>
 80015e0:	4602      	mov	r2, r0
 80015e2:	693b      	ldr	r3, [r7, #16]
 80015e4:	1ad3      	subs	r3, r2, r3
 80015e6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80015ea:	4293      	cmp	r3, r2
 80015ec:	d901      	bls.n	80015f2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80015ee:	2303      	movs	r3, #3
 80015f0:	e0b5      	b.n	800175e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80015f2:	4b3e      	ldr	r3, [pc, #248]	@ (80016ec <HAL_RCC_OscConfig+0x470>)
 80015f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80015f6:	f003 0302 	and.w	r3, r3, #2
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d1ee      	bne.n	80015dc <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80015fe:	7dfb      	ldrb	r3, [r7, #23]
 8001600:	2b01      	cmp	r3, #1
 8001602:	d105      	bne.n	8001610 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001604:	4b39      	ldr	r3, [pc, #228]	@ (80016ec <HAL_RCC_OscConfig+0x470>)
 8001606:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001608:	4a38      	ldr	r2, [pc, #224]	@ (80016ec <HAL_RCC_OscConfig+0x470>)
 800160a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800160e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	699b      	ldr	r3, [r3, #24]
 8001614:	2b00      	cmp	r3, #0
 8001616:	f000 80a1 	beq.w	800175c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800161a:	4b34      	ldr	r3, [pc, #208]	@ (80016ec <HAL_RCC_OscConfig+0x470>)
 800161c:	689b      	ldr	r3, [r3, #8]
 800161e:	f003 030c 	and.w	r3, r3, #12
 8001622:	2b08      	cmp	r3, #8
 8001624:	d05c      	beq.n	80016e0 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	699b      	ldr	r3, [r3, #24]
 800162a:	2b02      	cmp	r3, #2
 800162c:	d141      	bne.n	80016b2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800162e:	4b31      	ldr	r3, [pc, #196]	@ (80016f4 <HAL_RCC_OscConfig+0x478>)
 8001630:	2200      	movs	r2, #0
 8001632:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001634:	f7ff fb06 	bl	8000c44 <HAL_GetTick>
 8001638:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800163a:	e008      	b.n	800164e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800163c:	f7ff fb02 	bl	8000c44 <HAL_GetTick>
 8001640:	4602      	mov	r2, r0
 8001642:	693b      	ldr	r3, [r7, #16]
 8001644:	1ad3      	subs	r3, r2, r3
 8001646:	2b02      	cmp	r3, #2
 8001648:	d901      	bls.n	800164e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800164a:	2303      	movs	r3, #3
 800164c:	e087      	b.n	800175e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800164e:	4b27      	ldr	r3, [pc, #156]	@ (80016ec <HAL_RCC_OscConfig+0x470>)
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001656:	2b00      	cmp	r3, #0
 8001658:	d1f0      	bne.n	800163c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	69da      	ldr	r2, [r3, #28]
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	6a1b      	ldr	r3, [r3, #32]
 8001662:	431a      	orrs	r2, r3
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001668:	019b      	lsls	r3, r3, #6
 800166a:	431a      	orrs	r2, r3
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001670:	085b      	lsrs	r3, r3, #1
 8001672:	3b01      	subs	r3, #1
 8001674:	041b      	lsls	r3, r3, #16
 8001676:	431a      	orrs	r2, r3
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800167c:	061b      	lsls	r3, r3, #24
 800167e:	491b      	ldr	r1, [pc, #108]	@ (80016ec <HAL_RCC_OscConfig+0x470>)
 8001680:	4313      	orrs	r3, r2
 8001682:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001684:	4b1b      	ldr	r3, [pc, #108]	@ (80016f4 <HAL_RCC_OscConfig+0x478>)
 8001686:	2201      	movs	r2, #1
 8001688:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800168a:	f7ff fadb 	bl	8000c44 <HAL_GetTick>
 800168e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001690:	e008      	b.n	80016a4 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001692:	f7ff fad7 	bl	8000c44 <HAL_GetTick>
 8001696:	4602      	mov	r2, r0
 8001698:	693b      	ldr	r3, [r7, #16]
 800169a:	1ad3      	subs	r3, r2, r3
 800169c:	2b02      	cmp	r3, #2
 800169e:	d901      	bls.n	80016a4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80016a0:	2303      	movs	r3, #3
 80016a2:	e05c      	b.n	800175e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80016a4:	4b11      	ldr	r3, [pc, #68]	@ (80016ec <HAL_RCC_OscConfig+0x470>)
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d0f0      	beq.n	8001692 <HAL_RCC_OscConfig+0x416>
 80016b0:	e054      	b.n	800175c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80016b2:	4b10      	ldr	r3, [pc, #64]	@ (80016f4 <HAL_RCC_OscConfig+0x478>)
 80016b4:	2200      	movs	r2, #0
 80016b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016b8:	f7ff fac4 	bl	8000c44 <HAL_GetTick>
 80016bc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80016be:	e008      	b.n	80016d2 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80016c0:	f7ff fac0 	bl	8000c44 <HAL_GetTick>
 80016c4:	4602      	mov	r2, r0
 80016c6:	693b      	ldr	r3, [r7, #16]
 80016c8:	1ad3      	subs	r3, r2, r3
 80016ca:	2b02      	cmp	r3, #2
 80016cc:	d901      	bls.n	80016d2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80016ce:	2303      	movs	r3, #3
 80016d0:	e045      	b.n	800175e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80016d2:	4b06      	ldr	r3, [pc, #24]	@ (80016ec <HAL_RCC_OscConfig+0x470>)
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d1f0      	bne.n	80016c0 <HAL_RCC_OscConfig+0x444>
 80016de:	e03d      	b.n	800175c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	699b      	ldr	r3, [r3, #24]
 80016e4:	2b01      	cmp	r3, #1
 80016e6:	d107      	bne.n	80016f8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80016e8:	2301      	movs	r3, #1
 80016ea:	e038      	b.n	800175e <HAL_RCC_OscConfig+0x4e2>
 80016ec:	40023800 	.word	0x40023800
 80016f0:	40007000 	.word	0x40007000
 80016f4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80016f8:	4b1b      	ldr	r3, [pc, #108]	@ (8001768 <HAL_RCC_OscConfig+0x4ec>)
 80016fa:	685b      	ldr	r3, [r3, #4]
 80016fc:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	699b      	ldr	r3, [r3, #24]
 8001702:	2b01      	cmp	r3, #1
 8001704:	d028      	beq.n	8001758 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001706:	68fb      	ldr	r3, [r7, #12]
 8001708:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001710:	429a      	cmp	r2, r3
 8001712:	d121      	bne.n	8001758 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001714:	68fb      	ldr	r3, [r7, #12]
 8001716:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800171e:	429a      	cmp	r2, r3
 8001720:	d11a      	bne.n	8001758 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001722:	68fa      	ldr	r2, [r7, #12]
 8001724:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8001728:	4013      	ands	r3, r2
 800172a:	687a      	ldr	r2, [r7, #4]
 800172c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800172e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001730:	4293      	cmp	r3, r2
 8001732:	d111      	bne.n	8001758 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001734:	68fb      	ldr	r3, [r7, #12]
 8001736:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800173e:	085b      	lsrs	r3, r3, #1
 8001740:	3b01      	subs	r3, #1
 8001742:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001744:	429a      	cmp	r2, r3
 8001746:	d107      	bne.n	8001758 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001748:	68fb      	ldr	r3, [r7, #12]
 800174a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001752:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001754:	429a      	cmp	r2, r3
 8001756:	d001      	beq.n	800175c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8001758:	2301      	movs	r3, #1
 800175a:	e000      	b.n	800175e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800175c:	2300      	movs	r3, #0
}
 800175e:	4618      	mov	r0, r3
 8001760:	3718      	adds	r7, #24
 8001762:	46bd      	mov	sp, r7
 8001764:	bd80      	pop	{r7, pc}
 8001766:	bf00      	nop
 8001768:	40023800 	.word	0x40023800

0800176c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800176c:	b580      	push	{r7, lr}
 800176e:	b084      	sub	sp, #16
 8001770:	af00      	add	r7, sp, #0
 8001772:	6078      	str	r0, [r7, #4]
 8001774:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	2b00      	cmp	r3, #0
 800177a:	d101      	bne.n	8001780 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800177c:	2301      	movs	r3, #1
 800177e:	e0cc      	b.n	800191a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001780:	4b68      	ldr	r3, [pc, #416]	@ (8001924 <HAL_RCC_ClockConfig+0x1b8>)
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	f003 0307 	and.w	r3, r3, #7
 8001788:	683a      	ldr	r2, [r7, #0]
 800178a:	429a      	cmp	r2, r3
 800178c:	d90c      	bls.n	80017a8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800178e:	4b65      	ldr	r3, [pc, #404]	@ (8001924 <HAL_RCC_ClockConfig+0x1b8>)
 8001790:	683a      	ldr	r2, [r7, #0]
 8001792:	b2d2      	uxtb	r2, r2
 8001794:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001796:	4b63      	ldr	r3, [pc, #396]	@ (8001924 <HAL_RCC_ClockConfig+0x1b8>)
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	f003 0307 	and.w	r3, r3, #7
 800179e:	683a      	ldr	r2, [r7, #0]
 80017a0:	429a      	cmp	r2, r3
 80017a2:	d001      	beq.n	80017a8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80017a4:	2301      	movs	r3, #1
 80017a6:	e0b8      	b.n	800191a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	f003 0302 	and.w	r3, r3, #2
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d020      	beq.n	80017f6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	f003 0304 	and.w	r3, r3, #4
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d005      	beq.n	80017cc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80017c0:	4b59      	ldr	r3, [pc, #356]	@ (8001928 <HAL_RCC_ClockConfig+0x1bc>)
 80017c2:	689b      	ldr	r3, [r3, #8]
 80017c4:	4a58      	ldr	r2, [pc, #352]	@ (8001928 <HAL_RCC_ClockConfig+0x1bc>)
 80017c6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80017ca:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	f003 0308 	and.w	r3, r3, #8
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d005      	beq.n	80017e4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80017d8:	4b53      	ldr	r3, [pc, #332]	@ (8001928 <HAL_RCC_ClockConfig+0x1bc>)
 80017da:	689b      	ldr	r3, [r3, #8]
 80017dc:	4a52      	ldr	r2, [pc, #328]	@ (8001928 <HAL_RCC_ClockConfig+0x1bc>)
 80017de:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80017e2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80017e4:	4b50      	ldr	r3, [pc, #320]	@ (8001928 <HAL_RCC_ClockConfig+0x1bc>)
 80017e6:	689b      	ldr	r3, [r3, #8]
 80017e8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	689b      	ldr	r3, [r3, #8]
 80017f0:	494d      	ldr	r1, [pc, #308]	@ (8001928 <HAL_RCC_ClockConfig+0x1bc>)
 80017f2:	4313      	orrs	r3, r2
 80017f4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	f003 0301 	and.w	r3, r3, #1
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d044      	beq.n	800188c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	685b      	ldr	r3, [r3, #4]
 8001806:	2b01      	cmp	r3, #1
 8001808:	d107      	bne.n	800181a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800180a:	4b47      	ldr	r3, [pc, #284]	@ (8001928 <HAL_RCC_ClockConfig+0x1bc>)
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001812:	2b00      	cmp	r3, #0
 8001814:	d119      	bne.n	800184a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001816:	2301      	movs	r3, #1
 8001818:	e07f      	b.n	800191a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	685b      	ldr	r3, [r3, #4]
 800181e:	2b02      	cmp	r3, #2
 8001820:	d003      	beq.n	800182a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001826:	2b03      	cmp	r3, #3
 8001828:	d107      	bne.n	800183a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800182a:	4b3f      	ldr	r3, [pc, #252]	@ (8001928 <HAL_RCC_ClockConfig+0x1bc>)
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001832:	2b00      	cmp	r3, #0
 8001834:	d109      	bne.n	800184a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001836:	2301      	movs	r3, #1
 8001838:	e06f      	b.n	800191a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800183a:	4b3b      	ldr	r3, [pc, #236]	@ (8001928 <HAL_RCC_ClockConfig+0x1bc>)
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	f003 0302 	and.w	r3, r3, #2
 8001842:	2b00      	cmp	r3, #0
 8001844:	d101      	bne.n	800184a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001846:	2301      	movs	r3, #1
 8001848:	e067      	b.n	800191a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800184a:	4b37      	ldr	r3, [pc, #220]	@ (8001928 <HAL_RCC_ClockConfig+0x1bc>)
 800184c:	689b      	ldr	r3, [r3, #8]
 800184e:	f023 0203 	bic.w	r2, r3, #3
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	685b      	ldr	r3, [r3, #4]
 8001856:	4934      	ldr	r1, [pc, #208]	@ (8001928 <HAL_RCC_ClockConfig+0x1bc>)
 8001858:	4313      	orrs	r3, r2
 800185a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800185c:	f7ff f9f2 	bl	8000c44 <HAL_GetTick>
 8001860:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001862:	e00a      	b.n	800187a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001864:	f7ff f9ee 	bl	8000c44 <HAL_GetTick>
 8001868:	4602      	mov	r2, r0
 800186a:	68fb      	ldr	r3, [r7, #12]
 800186c:	1ad3      	subs	r3, r2, r3
 800186e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001872:	4293      	cmp	r3, r2
 8001874:	d901      	bls.n	800187a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001876:	2303      	movs	r3, #3
 8001878:	e04f      	b.n	800191a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800187a:	4b2b      	ldr	r3, [pc, #172]	@ (8001928 <HAL_RCC_ClockConfig+0x1bc>)
 800187c:	689b      	ldr	r3, [r3, #8]
 800187e:	f003 020c 	and.w	r2, r3, #12
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	685b      	ldr	r3, [r3, #4]
 8001886:	009b      	lsls	r3, r3, #2
 8001888:	429a      	cmp	r2, r3
 800188a:	d1eb      	bne.n	8001864 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800188c:	4b25      	ldr	r3, [pc, #148]	@ (8001924 <HAL_RCC_ClockConfig+0x1b8>)
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	f003 0307 	and.w	r3, r3, #7
 8001894:	683a      	ldr	r2, [r7, #0]
 8001896:	429a      	cmp	r2, r3
 8001898:	d20c      	bcs.n	80018b4 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800189a:	4b22      	ldr	r3, [pc, #136]	@ (8001924 <HAL_RCC_ClockConfig+0x1b8>)
 800189c:	683a      	ldr	r2, [r7, #0]
 800189e:	b2d2      	uxtb	r2, r2
 80018a0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80018a2:	4b20      	ldr	r3, [pc, #128]	@ (8001924 <HAL_RCC_ClockConfig+0x1b8>)
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	f003 0307 	and.w	r3, r3, #7
 80018aa:	683a      	ldr	r2, [r7, #0]
 80018ac:	429a      	cmp	r2, r3
 80018ae:	d001      	beq.n	80018b4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80018b0:	2301      	movs	r3, #1
 80018b2:	e032      	b.n	800191a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	f003 0304 	and.w	r3, r3, #4
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d008      	beq.n	80018d2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80018c0:	4b19      	ldr	r3, [pc, #100]	@ (8001928 <HAL_RCC_ClockConfig+0x1bc>)
 80018c2:	689b      	ldr	r3, [r3, #8]
 80018c4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	68db      	ldr	r3, [r3, #12]
 80018cc:	4916      	ldr	r1, [pc, #88]	@ (8001928 <HAL_RCC_ClockConfig+0x1bc>)
 80018ce:	4313      	orrs	r3, r2
 80018d0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	f003 0308 	and.w	r3, r3, #8
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d009      	beq.n	80018f2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80018de:	4b12      	ldr	r3, [pc, #72]	@ (8001928 <HAL_RCC_ClockConfig+0x1bc>)
 80018e0:	689b      	ldr	r3, [r3, #8]
 80018e2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	691b      	ldr	r3, [r3, #16]
 80018ea:	00db      	lsls	r3, r3, #3
 80018ec:	490e      	ldr	r1, [pc, #56]	@ (8001928 <HAL_RCC_ClockConfig+0x1bc>)
 80018ee:	4313      	orrs	r3, r2
 80018f0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80018f2:	f000 f82d 	bl	8001950 <HAL_RCC_GetSysClockFreq>
 80018f6:	4602      	mov	r2, r0
 80018f8:	4b0b      	ldr	r3, [pc, #44]	@ (8001928 <HAL_RCC_ClockConfig+0x1bc>)
 80018fa:	689b      	ldr	r3, [r3, #8]
 80018fc:	091b      	lsrs	r3, r3, #4
 80018fe:	f003 030f 	and.w	r3, r3, #15
 8001902:	490a      	ldr	r1, [pc, #40]	@ (800192c <HAL_RCC_ClockConfig+0x1c0>)
 8001904:	5ccb      	ldrb	r3, [r1, r3]
 8001906:	fa22 f303 	lsr.w	r3, r2, r3
 800190a:	4a09      	ldr	r2, [pc, #36]	@ (8001930 <HAL_RCC_ClockConfig+0x1c4>)
 800190c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800190e:	4b09      	ldr	r3, [pc, #36]	@ (8001934 <HAL_RCC_ClockConfig+0x1c8>)
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	4618      	mov	r0, r3
 8001914:	f7fe ff74 	bl	8000800 <HAL_InitTick>

  return HAL_OK;
 8001918:	2300      	movs	r3, #0
}
 800191a:	4618      	mov	r0, r3
 800191c:	3710      	adds	r7, #16
 800191e:	46bd      	mov	sp, r7
 8001920:	bd80      	pop	{r7, pc}
 8001922:	bf00      	nop
 8001924:	40023c00 	.word	0x40023c00
 8001928:	40023800 	.word	0x40023800
 800192c:	08006878 	.word	0x08006878
 8001930:	20000000 	.word	0x20000000
 8001934:	20000004 	.word	0x20000004

08001938 <HAL_RCC_EnableCSS>:
  *         allowing the MCU to perform rescue operations. The CSSI is linked to
  *         the Cortex-M4 NMI (Non-Maskable Interrupt) exception vector.
  * @retval None
  */
void HAL_RCC_EnableCSS(void)
{
 8001938:	b480      	push	{r7}
 800193a:	af00      	add	r7, sp, #0
  *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)ENABLE;
 800193c:	4b03      	ldr	r3, [pc, #12]	@ (800194c <HAL_RCC_EnableCSS+0x14>)
 800193e:	2201      	movs	r2, #1
 8001940:	601a      	str	r2, [r3, #0]
}
 8001942:	bf00      	nop
 8001944:	46bd      	mov	sp, r7
 8001946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800194a:	4770      	bx	lr
 800194c:	4247004c 	.word	0x4247004c

08001950 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001950:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001954:	b094      	sub	sp, #80	@ 0x50
 8001956:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001958:	2300      	movs	r3, #0
 800195a:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 800195c:	2300      	movs	r3, #0
 800195e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8001960:	2300      	movs	r3, #0
 8001962:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8001964:	2300      	movs	r3, #0
 8001966:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001968:	4b79      	ldr	r3, [pc, #484]	@ (8001b50 <HAL_RCC_GetSysClockFreq+0x200>)
 800196a:	689b      	ldr	r3, [r3, #8]
 800196c:	f003 030c 	and.w	r3, r3, #12
 8001970:	2b08      	cmp	r3, #8
 8001972:	d00d      	beq.n	8001990 <HAL_RCC_GetSysClockFreq+0x40>
 8001974:	2b08      	cmp	r3, #8
 8001976:	f200 80e1 	bhi.w	8001b3c <HAL_RCC_GetSysClockFreq+0x1ec>
 800197a:	2b00      	cmp	r3, #0
 800197c:	d002      	beq.n	8001984 <HAL_RCC_GetSysClockFreq+0x34>
 800197e:	2b04      	cmp	r3, #4
 8001980:	d003      	beq.n	800198a <HAL_RCC_GetSysClockFreq+0x3a>
 8001982:	e0db      	b.n	8001b3c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001984:	4b73      	ldr	r3, [pc, #460]	@ (8001b54 <HAL_RCC_GetSysClockFreq+0x204>)
 8001986:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001988:	e0db      	b.n	8001b42 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800198a:	4b73      	ldr	r3, [pc, #460]	@ (8001b58 <HAL_RCC_GetSysClockFreq+0x208>)
 800198c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800198e:	e0d8      	b.n	8001b42 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001990:	4b6f      	ldr	r3, [pc, #444]	@ (8001b50 <HAL_RCC_GetSysClockFreq+0x200>)
 8001992:	685b      	ldr	r3, [r3, #4]
 8001994:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001998:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800199a:	4b6d      	ldr	r3, [pc, #436]	@ (8001b50 <HAL_RCC_GetSysClockFreq+0x200>)
 800199c:	685b      	ldr	r3, [r3, #4]
 800199e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d063      	beq.n	8001a6e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80019a6:	4b6a      	ldr	r3, [pc, #424]	@ (8001b50 <HAL_RCC_GetSysClockFreq+0x200>)
 80019a8:	685b      	ldr	r3, [r3, #4]
 80019aa:	099b      	lsrs	r3, r3, #6
 80019ac:	2200      	movs	r2, #0
 80019ae:	63bb      	str	r3, [r7, #56]	@ 0x38
 80019b0:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80019b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80019b4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80019b8:	633b      	str	r3, [r7, #48]	@ 0x30
 80019ba:	2300      	movs	r3, #0
 80019bc:	637b      	str	r3, [r7, #52]	@ 0x34
 80019be:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80019c2:	4622      	mov	r2, r4
 80019c4:	462b      	mov	r3, r5
 80019c6:	f04f 0000 	mov.w	r0, #0
 80019ca:	f04f 0100 	mov.w	r1, #0
 80019ce:	0159      	lsls	r1, r3, #5
 80019d0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80019d4:	0150      	lsls	r0, r2, #5
 80019d6:	4602      	mov	r2, r0
 80019d8:	460b      	mov	r3, r1
 80019da:	4621      	mov	r1, r4
 80019dc:	1a51      	subs	r1, r2, r1
 80019de:	6139      	str	r1, [r7, #16]
 80019e0:	4629      	mov	r1, r5
 80019e2:	eb63 0301 	sbc.w	r3, r3, r1
 80019e6:	617b      	str	r3, [r7, #20]
 80019e8:	f04f 0200 	mov.w	r2, #0
 80019ec:	f04f 0300 	mov.w	r3, #0
 80019f0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80019f4:	4659      	mov	r1, fp
 80019f6:	018b      	lsls	r3, r1, #6
 80019f8:	4651      	mov	r1, sl
 80019fa:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80019fe:	4651      	mov	r1, sl
 8001a00:	018a      	lsls	r2, r1, #6
 8001a02:	4651      	mov	r1, sl
 8001a04:	ebb2 0801 	subs.w	r8, r2, r1
 8001a08:	4659      	mov	r1, fp
 8001a0a:	eb63 0901 	sbc.w	r9, r3, r1
 8001a0e:	f04f 0200 	mov.w	r2, #0
 8001a12:	f04f 0300 	mov.w	r3, #0
 8001a16:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001a1a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001a1e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001a22:	4690      	mov	r8, r2
 8001a24:	4699      	mov	r9, r3
 8001a26:	4623      	mov	r3, r4
 8001a28:	eb18 0303 	adds.w	r3, r8, r3
 8001a2c:	60bb      	str	r3, [r7, #8]
 8001a2e:	462b      	mov	r3, r5
 8001a30:	eb49 0303 	adc.w	r3, r9, r3
 8001a34:	60fb      	str	r3, [r7, #12]
 8001a36:	f04f 0200 	mov.w	r2, #0
 8001a3a:	f04f 0300 	mov.w	r3, #0
 8001a3e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001a42:	4629      	mov	r1, r5
 8001a44:	024b      	lsls	r3, r1, #9
 8001a46:	4621      	mov	r1, r4
 8001a48:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001a4c:	4621      	mov	r1, r4
 8001a4e:	024a      	lsls	r2, r1, #9
 8001a50:	4610      	mov	r0, r2
 8001a52:	4619      	mov	r1, r3
 8001a54:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001a56:	2200      	movs	r2, #0
 8001a58:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001a5a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001a5c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8001a60:	f7fe fbb6 	bl	80001d0 <__aeabi_uldivmod>
 8001a64:	4602      	mov	r2, r0
 8001a66:	460b      	mov	r3, r1
 8001a68:	4613      	mov	r3, r2
 8001a6a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001a6c:	e058      	b.n	8001b20 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001a6e:	4b38      	ldr	r3, [pc, #224]	@ (8001b50 <HAL_RCC_GetSysClockFreq+0x200>)
 8001a70:	685b      	ldr	r3, [r3, #4]
 8001a72:	099b      	lsrs	r3, r3, #6
 8001a74:	2200      	movs	r2, #0
 8001a76:	4618      	mov	r0, r3
 8001a78:	4611      	mov	r1, r2
 8001a7a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001a7e:	623b      	str	r3, [r7, #32]
 8001a80:	2300      	movs	r3, #0
 8001a82:	627b      	str	r3, [r7, #36]	@ 0x24
 8001a84:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001a88:	4642      	mov	r2, r8
 8001a8a:	464b      	mov	r3, r9
 8001a8c:	f04f 0000 	mov.w	r0, #0
 8001a90:	f04f 0100 	mov.w	r1, #0
 8001a94:	0159      	lsls	r1, r3, #5
 8001a96:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001a9a:	0150      	lsls	r0, r2, #5
 8001a9c:	4602      	mov	r2, r0
 8001a9e:	460b      	mov	r3, r1
 8001aa0:	4641      	mov	r1, r8
 8001aa2:	ebb2 0a01 	subs.w	sl, r2, r1
 8001aa6:	4649      	mov	r1, r9
 8001aa8:	eb63 0b01 	sbc.w	fp, r3, r1
 8001aac:	f04f 0200 	mov.w	r2, #0
 8001ab0:	f04f 0300 	mov.w	r3, #0
 8001ab4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001ab8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8001abc:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001ac0:	ebb2 040a 	subs.w	r4, r2, sl
 8001ac4:	eb63 050b 	sbc.w	r5, r3, fp
 8001ac8:	f04f 0200 	mov.w	r2, #0
 8001acc:	f04f 0300 	mov.w	r3, #0
 8001ad0:	00eb      	lsls	r3, r5, #3
 8001ad2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001ad6:	00e2      	lsls	r2, r4, #3
 8001ad8:	4614      	mov	r4, r2
 8001ada:	461d      	mov	r5, r3
 8001adc:	4643      	mov	r3, r8
 8001ade:	18e3      	adds	r3, r4, r3
 8001ae0:	603b      	str	r3, [r7, #0]
 8001ae2:	464b      	mov	r3, r9
 8001ae4:	eb45 0303 	adc.w	r3, r5, r3
 8001ae8:	607b      	str	r3, [r7, #4]
 8001aea:	f04f 0200 	mov.w	r2, #0
 8001aee:	f04f 0300 	mov.w	r3, #0
 8001af2:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001af6:	4629      	mov	r1, r5
 8001af8:	028b      	lsls	r3, r1, #10
 8001afa:	4621      	mov	r1, r4
 8001afc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001b00:	4621      	mov	r1, r4
 8001b02:	028a      	lsls	r2, r1, #10
 8001b04:	4610      	mov	r0, r2
 8001b06:	4619      	mov	r1, r3
 8001b08:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001b0a:	2200      	movs	r2, #0
 8001b0c:	61bb      	str	r3, [r7, #24]
 8001b0e:	61fa      	str	r2, [r7, #28]
 8001b10:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001b14:	f7fe fb5c 	bl	80001d0 <__aeabi_uldivmod>
 8001b18:	4602      	mov	r2, r0
 8001b1a:	460b      	mov	r3, r1
 8001b1c:	4613      	mov	r3, r2
 8001b1e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8001b20:	4b0b      	ldr	r3, [pc, #44]	@ (8001b50 <HAL_RCC_GetSysClockFreq+0x200>)
 8001b22:	685b      	ldr	r3, [r3, #4]
 8001b24:	0c1b      	lsrs	r3, r3, #16
 8001b26:	f003 0303 	and.w	r3, r3, #3
 8001b2a:	3301      	adds	r3, #1
 8001b2c:	005b      	lsls	r3, r3, #1
 8001b2e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8001b30:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001b32:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001b34:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b38:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001b3a:	e002      	b.n	8001b42 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001b3c:	4b05      	ldr	r3, [pc, #20]	@ (8001b54 <HAL_RCC_GetSysClockFreq+0x204>)
 8001b3e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001b40:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001b42:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8001b44:	4618      	mov	r0, r3
 8001b46:	3750      	adds	r7, #80	@ 0x50
 8001b48:	46bd      	mov	sp, r7
 8001b4a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001b4e:	bf00      	nop
 8001b50:	40023800 	.word	0x40023800
 8001b54:	00f42400 	.word	0x00f42400
 8001b58:	007a1200 	.word	0x007a1200

08001b5c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001b5c:	b480      	push	{r7}
 8001b5e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001b60:	4b03      	ldr	r3, [pc, #12]	@ (8001b70 <HAL_RCC_GetHCLKFreq+0x14>)
 8001b62:	681b      	ldr	r3, [r3, #0]
}
 8001b64:	4618      	mov	r0, r3
 8001b66:	46bd      	mov	sp, r7
 8001b68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b6c:	4770      	bx	lr
 8001b6e:	bf00      	nop
 8001b70:	20000000 	.word	0x20000000

08001b74 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001b74:	b580      	push	{r7, lr}
 8001b76:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001b78:	f7ff fff0 	bl	8001b5c <HAL_RCC_GetHCLKFreq>
 8001b7c:	4602      	mov	r2, r0
 8001b7e:	4b05      	ldr	r3, [pc, #20]	@ (8001b94 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001b80:	689b      	ldr	r3, [r3, #8]
 8001b82:	0a9b      	lsrs	r3, r3, #10
 8001b84:	f003 0307 	and.w	r3, r3, #7
 8001b88:	4903      	ldr	r1, [pc, #12]	@ (8001b98 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001b8a:	5ccb      	ldrb	r3, [r1, r3]
 8001b8c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001b90:	4618      	mov	r0, r3
 8001b92:	bd80      	pop	{r7, pc}
 8001b94:	40023800 	.word	0x40023800
 8001b98:	08006888 	.word	0x08006888

08001b9c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001b9c:	b580      	push	{r7, lr}
 8001b9e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001ba0:	f7ff ffdc 	bl	8001b5c <HAL_RCC_GetHCLKFreq>
 8001ba4:	4602      	mov	r2, r0
 8001ba6:	4b05      	ldr	r3, [pc, #20]	@ (8001bbc <HAL_RCC_GetPCLK2Freq+0x20>)
 8001ba8:	689b      	ldr	r3, [r3, #8]
 8001baa:	0b5b      	lsrs	r3, r3, #13
 8001bac:	f003 0307 	and.w	r3, r3, #7
 8001bb0:	4903      	ldr	r1, [pc, #12]	@ (8001bc0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001bb2:	5ccb      	ldrb	r3, [r1, r3]
 8001bb4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001bb8:	4618      	mov	r0, r3
 8001bba:	bd80      	pop	{r7, pc}
 8001bbc:	40023800 	.word	0x40023800
 8001bc0:	08006888 	.word	0x08006888

08001bc4 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001bc4:	b480      	push	{r7}
 8001bc6:	b083      	sub	sp, #12
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	6078      	str	r0, [r7, #4]
 8001bcc:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	220f      	movs	r2, #15
 8001bd2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001bd4:	4b12      	ldr	r3, [pc, #72]	@ (8001c20 <HAL_RCC_GetClockConfig+0x5c>)
 8001bd6:	689b      	ldr	r3, [r3, #8]
 8001bd8:	f003 0203 	and.w	r2, r3, #3
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001be0:	4b0f      	ldr	r3, [pc, #60]	@ (8001c20 <HAL_RCC_GetClockConfig+0x5c>)
 8001be2:	689b      	ldr	r3, [r3, #8]
 8001be4:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8001be8:	687b      	ldr	r3, [r7, #4]
 8001bea:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001bec:	4b0c      	ldr	r3, [pc, #48]	@ (8001c20 <HAL_RCC_GetClockConfig+0x5c>)
 8001bee:	689b      	ldr	r3, [r3, #8]
 8001bf0:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001bf8:	4b09      	ldr	r3, [pc, #36]	@ (8001c20 <HAL_RCC_GetClockConfig+0x5c>)
 8001bfa:	689b      	ldr	r3, [r3, #8]
 8001bfc:	08db      	lsrs	r3, r3, #3
 8001bfe:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001c06:	4b07      	ldr	r3, [pc, #28]	@ (8001c24 <HAL_RCC_GetClockConfig+0x60>)
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	f003 0207 	and.w	r2, r3, #7
 8001c0e:	683b      	ldr	r3, [r7, #0]
 8001c10:	601a      	str	r2, [r3, #0]
}
 8001c12:	bf00      	nop
 8001c14:	370c      	adds	r7, #12
 8001c16:	46bd      	mov	sp, r7
 8001c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c1c:	4770      	bx	lr
 8001c1e:	bf00      	nop
 8001c20:	40023800 	.word	0x40023800
 8001c24:	40023c00 	.word	0x40023c00

08001c28 <HAL_RCC_NMI_IRQHandler>:
  * @brief This function handles the RCC CSS interrupt request.
  * @note This API should be called under the NMI_Handler().
  * @retval None
  */
void HAL_RCC_NMI_IRQHandler(void)
{
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	af00      	add	r7, sp, #0
  /* Check RCC CSSF flag  */
  if (__HAL_RCC_GET_IT(RCC_IT_CSS))
 8001c2c:	4b06      	ldr	r3, [pc, #24]	@ (8001c48 <HAL_RCC_NMI_IRQHandler+0x20>)
 8001c2e:	68db      	ldr	r3, [r3, #12]
 8001c30:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001c34:	2b80      	cmp	r3, #128	@ 0x80
 8001c36:	d104      	bne.n	8001c42 <HAL_RCC_NMI_IRQHandler+0x1a>
  {
    /* RCC Clock Security System interrupt user callback */
    HAL_RCC_CSSCallback();
 8001c38:	f000 f80a 	bl	8001c50 <HAL_RCC_CSSCallback>

    /* Clear RCC CSS pending bit */
    __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
 8001c3c:	4b03      	ldr	r3, [pc, #12]	@ (8001c4c <HAL_RCC_NMI_IRQHandler+0x24>)
 8001c3e:	2280      	movs	r2, #128	@ 0x80
 8001c40:	701a      	strb	r2, [r3, #0]
  }
}
 8001c42:	bf00      	nop
 8001c44:	bd80      	pop	{r7, pc}
 8001c46:	bf00      	nop
 8001c48:	40023800 	.word	0x40023800
 8001c4c:	4002380e 	.word	0x4002380e

08001c50 <HAL_RCC_CSSCallback>:
/**
  * @brief  RCC Clock Security System interrupt callback
  * @retval None
  */
__weak void HAL_RCC_CSSCallback(void)
{
 8001c50:	b480      	push	{r7}
 8001c52:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RCC_CSSCallback could be implemented in the user file
   */
}
 8001c54:	bf00      	nop
 8001c56:	46bd      	mov	sp, r7
 8001c58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c5c:	4770      	bx	lr

08001c5e <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001c5e:	b580      	push	{r7, lr}
 8001c60:	b082      	sub	sp, #8
 8001c62:	af00      	add	r7, sp, #0
 8001c64:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	d101      	bne.n	8001c70 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001c6c:	2301      	movs	r3, #1
 8001c6e:	e041      	b.n	8001cf4 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001c76:	b2db      	uxtb	r3, r3
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d106      	bne.n	8001c8a <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	2200      	movs	r2, #0
 8001c80:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001c84:	6878      	ldr	r0, [r7, #4]
 8001c86:	f000 f839 	bl	8001cfc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	2202      	movs	r2, #2
 8001c8e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	681a      	ldr	r2, [r3, #0]
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	3304      	adds	r3, #4
 8001c9a:	4619      	mov	r1, r3
 8001c9c:	4610      	mov	r0, r2
 8001c9e:	f000 f9bf 	bl	8002020 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	2201      	movs	r2, #1
 8001ca6:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	2201      	movs	r2, #1
 8001cae:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	2201      	movs	r2, #1
 8001cb6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	2201      	movs	r2, #1
 8001cbe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	2201      	movs	r2, #1
 8001cc6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	2201      	movs	r2, #1
 8001cce:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	2201      	movs	r2, #1
 8001cd6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	2201      	movs	r2, #1
 8001cde:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	2201      	movs	r2, #1
 8001ce6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	2201      	movs	r2, #1
 8001cee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8001cf2:	2300      	movs	r3, #0
}
 8001cf4:	4618      	mov	r0, r3
 8001cf6:	3708      	adds	r7, #8
 8001cf8:	46bd      	mov	sp, r7
 8001cfa:	bd80      	pop	{r7, pc}

08001cfc <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001cfc:	b480      	push	{r7}
 8001cfe:	b083      	sub	sp, #12
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001d04:	bf00      	nop
 8001d06:	370c      	adds	r7, #12
 8001d08:	46bd      	mov	sp, r7
 8001d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d0e:	4770      	bx	lr

08001d10 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001d10:	b480      	push	{r7}
 8001d12:	b085      	sub	sp, #20
 8001d14:	af00      	add	r7, sp, #0
 8001d16:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001d1e:	b2db      	uxtb	r3, r3
 8001d20:	2b01      	cmp	r3, #1
 8001d22:	d001      	beq.n	8001d28 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001d24:	2301      	movs	r3, #1
 8001d26:	e04e      	b.n	8001dc6 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	2202      	movs	r2, #2
 8001d2c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	68da      	ldr	r2, [r3, #12]
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	681b      	ldr	r3, [r3, #0]
 8001d3a:	f042 0201 	orr.w	r2, r2, #1
 8001d3e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	4a23      	ldr	r2, [pc, #140]	@ (8001dd4 <HAL_TIM_Base_Start_IT+0xc4>)
 8001d46:	4293      	cmp	r3, r2
 8001d48:	d022      	beq.n	8001d90 <HAL_TIM_Base_Start_IT+0x80>
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001d52:	d01d      	beq.n	8001d90 <HAL_TIM_Base_Start_IT+0x80>
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	4a1f      	ldr	r2, [pc, #124]	@ (8001dd8 <HAL_TIM_Base_Start_IT+0xc8>)
 8001d5a:	4293      	cmp	r3, r2
 8001d5c:	d018      	beq.n	8001d90 <HAL_TIM_Base_Start_IT+0x80>
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	4a1e      	ldr	r2, [pc, #120]	@ (8001ddc <HAL_TIM_Base_Start_IT+0xcc>)
 8001d64:	4293      	cmp	r3, r2
 8001d66:	d013      	beq.n	8001d90 <HAL_TIM_Base_Start_IT+0x80>
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	4a1c      	ldr	r2, [pc, #112]	@ (8001de0 <HAL_TIM_Base_Start_IT+0xd0>)
 8001d6e:	4293      	cmp	r3, r2
 8001d70:	d00e      	beq.n	8001d90 <HAL_TIM_Base_Start_IT+0x80>
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	4a1b      	ldr	r2, [pc, #108]	@ (8001de4 <HAL_TIM_Base_Start_IT+0xd4>)
 8001d78:	4293      	cmp	r3, r2
 8001d7a:	d009      	beq.n	8001d90 <HAL_TIM_Base_Start_IT+0x80>
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	4a19      	ldr	r2, [pc, #100]	@ (8001de8 <HAL_TIM_Base_Start_IT+0xd8>)
 8001d82:	4293      	cmp	r3, r2
 8001d84:	d004      	beq.n	8001d90 <HAL_TIM_Base_Start_IT+0x80>
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	4a18      	ldr	r2, [pc, #96]	@ (8001dec <HAL_TIM_Base_Start_IT+0xdc>)
 8001d8c:	4293      	cmp	r3, r2
 8001d8e:	d111      	bne.n	8001db4 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	689b      	ldr	r3, [r3, #8]
 8001d96:	f003 0307 	and.w	r3, r3, #7
 8001d9a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001d9c:	68fb      	ldr	r3, [r7, #12]
 8001d9e:	2b06      	cmp	r3, #6
 8001da0:	d010      	beq.n	8001dc4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	681a      	ldr	r2, [r3, #0]
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	f042 0201 	orr.w	r2, r2, #1
 8001db0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001db2:	e007      	b.n	8001dc4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	681a      	ldr	r2, [r3, #0]
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	f042 0201 	orr.w	r2, r2, #1
 8001dc2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001dc4:	2300      	movs	r3, #0
}
 8001dc6:	4618      	mov	r0, r3
 8001dc8:	3714      	adds	r7, #20
 8001dca:	46bd      	mov	sp, r7
 8001dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd0:	4770      	bx	lr
 8001dd2:	bf00      	nop
 8001dd4:	40010000 	.word	0x40010000
 8001dd8:	40000400 	.word	0x40000400
 8001ddc:	40000800 	.word	0x40000800
 8001de0:	40000c00 	.word	0x40000c00
 8001de4:	40010400 	.word	0x40010400
 8001de8:	40014000 	.word	0x40014000
 8001dec:	40001800 	.word	0x40001800

08001df0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001df0:	b580      	push	{r7, lr}
 8001df2:	b084      	sub	sp, #16
 8001df4:	af00      	add	r7, sp, #0
 8001df6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	681b      	ldr	r3, [r3, #0]
 8001dfc:	68db      	ldr	r3, [r3, #12]
 8001dfe:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	691b      	ldr	r3, [r3, #16]
 8001e06:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8001e08:	68bb      	ldr	r3, [r7, #8]
 8001e0a:	f003 0302 	and.w	r3, r3, #2
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d020      	beq.n	8001e54 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8001e12:	68fb      	ldr	r3, [r7, #12]
 8001e14:	f003 0302 	and.w	r3, r3, #2
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d01b      	beq.n	8001e54 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	f06f 0202 	mvn.w	r2, #2
 8001e24:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	2201      	movs	r2, #1
 8001e2a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	699b      	ldr	r3, [r3, #24]
 8001e32:	f003 0303 	and.w	r3, r3, #3
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d003      	beq.n	8001e42 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001e3a:	6878      	ldr	r0, [r7, #4]
 8001e3c:	f000 f8d2 	bl	8001fe4 <HAL_TIM_IC_CaptureCallback>
 8001e40:	e005      	b.n	8001e4e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001e42:	6878      	ldr	r0, [r7, #4]
 8001e44:	f000 f8c4 	bl	8001fd0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001e48:	6878      	ldr	r0, [r7, #4]
 8001e4a:	f000 f8d5 	bl	8001ff8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	2200      	movs	r2, #0
 8001e52:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8001e54:	68bb      	ldr	r3, [r7, #8]
 8001e56:	f003 0304 	and.w	r3, r3, #4
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d020      	beq.n	8001ea0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8001e5e:	68fb      	ldr	r3, [r7, #12]
 8001e60:	f003 0304 	and.w	r3, r3, #4
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d01b      	beq.n	8001ea0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	f06f 0204 	mvn.w	r2, #4
 8001e70:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	2202      	movs	r2, #2
 8001e76:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	699b      	ldr	r3, [r3, #24]
 8001e7e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d003      	beq.n	8001e8e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001e86:	6878      	ldr	r0, [r7, #4]
 8001e88:	f000 f8ac 	bl	8001fe4 <HAL_TIM_IC_CaptureCallback>
 8001e8c:	e005      	b.n	8001e9a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001e8e:	6878      	ldr	r0, [r7, #4]
 8001e90:	f000 f89e 	bl	8001fd0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001e94:	6878      	ldr	r0, [r7, #4]
 8001e96:	f000 f8af 	bl	8001ff8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	2200      	movs	r2, #0
 8001e9e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8001ea0:	68bb      	ldr	r3, [r7, #8]
 8001ea2:	f003 0308 	and.w	r3, r3, #8
 8001ea6:	2b00      	cmp	r3, #0
 8001ea8:	d020      	beq.n	8001eec <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8001eaa:	68fb      	ldr	r3, [r7, #12]
 8001eac:	f003 0308 	and.w	r3, r3, #8
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	d01b      	beq.n	8001eec <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	f06f 0208 	mvn.w	r2, #8
 8001ebc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	2204      	movs	r2, #4
 8001ec2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	69db      	ldr	r3, [r3, #28]
 8001eca:	f003 0303 	and.w	r3, r3, #3
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d003      	beq.n	8001eda <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001ed2:	6878      	ldr	r0, [r7, #4]
 8001ed4:	f000 f886 	bl	8001fe4 <HAL_TIM_IC_CaptureCallback>
 8001ed8:	e005      	b.n	8001ee6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001eda:	6878      	ldr	r0, [r7, #4]
 8001edc:	f000 f878 	bl	8001fd0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001ee0:	6878      	ldr	r0, [r7, #4]
 8001ee2:	f000 f889 	bl	8001ff8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	2200      	movs	r2, #0
 8001eea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8001eec:	68bb      	ldr	r3, [r7, #8]
 8001eee:	f003 0310 	and.w	r3, r3, #16
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d020      	beq.n	8001f38 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8001ef6:	68fb      	ldr	r3, [r7, #12]
 8001ef8:	f003 0310 	and.w	r3, r3, #16
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d01b      	beq.n	8001f38 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	f06f 0210 	mvn.w	r2, #16
 8001f08:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	2208      	movs	r2, #8
 8001f0e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	69db      	ldr	r3, [r3, #28]
 8001f16:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d003      	beq.n	8001f26 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001f1e:	6878      	ldr	r0, [r7, #4]
 8001f20:	f000 f860 	bl	8001fe4 <HAL_TIM_IC_CaptureCallback>
 8001f24:	e005      	b.n	8001f32 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001f26:	6878      	ldr	r0, [r7, #4]
 8001f28:	f000 f852 	bl	8001fd0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001f2c:	6878      	ldr	r0, [r7, #4]
 8001f2e:	f000 f863 	bl	8001ff8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	2200      	movs	r2, #0
 8001f36:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8001f38:	68bb      	ldr	r3, [r7, #8]
 8001f3a:	f003 0301 	and.w	r3, r3, #1
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d00c      	beq.n	8001f5c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8001f42:	68fb      	ldr	r3, [r7, #12]
 8001f44:	f003 0301 	and.w	r3, r3, #1
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d007      	beq.n	8001f5c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	f06f 0201 	mvn.w	r2, #1
 8001f54:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001f56:	6878      	ldr	r0, [r7, #4]
 8001f58:	f7fe fc10 	bl	800077c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8001f5c:	68bb      	ldr	r3, [r7, #8]
 8001f5e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d00c      	beq.n	8001f80 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8001f66:	68fb      	ldr	r3, [r7, #12]
 8001f68:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d007      	beq.n	8001f80 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8001f78:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001f7a:	6878      	ldr	r0, [r7, #4]
 8001f7c:	f000 f900 	bl	8002180 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8001f80:	68bb      	ldr	r3, [r7, #8]
 8001f82:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d00c      	beq.n	8001fa4 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8001f8a:	68fb      	ldr	r3, [r7, #12]
 8001f8c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d007      	beq.n	8001fa4 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8001f9c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001f9e:	6878      	ldr	r0, [r7, #4]
 8001fa0:	f000 f834 	bl	800200c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8001fa4:	68bb      	ldr	r3, [r7, #8]
 8001fa6:	f003 0320 	and.w	r3, r3, #32
 8001faa:	2b00      	cmp	r3, #0
 8001fac:	d00c      	beq.n	8001fc8 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8001fae:	68fb      	ldr	r3, [r7, #12]
 8001fb0:	f003 0320 	and.w	r3, r3, #32
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d007      	beq.n	8001fc8 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	f06f 0220 	mvn.w	r2, #32
 8001fc0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001fc2:	6878      	ldr	r0, [r7, #4]
 8001fc4:	f000 f8d2 	bl	800216c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001fc8:	bf00      	nop
 8001fca:	3710      	adds	r7, #16
 8001fcc:	46bd      	mov	sp, r7
 8001fce:	bd80      	pop	{r7, pc}

08001fd0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001fd0:	b480      	push	{r7}
 8001fd2:	b083      	sub	sp, #12
 8001fd4:	af00      	add	r7, sp, #0
 8001fd6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001fd8:	bf00      	nop
 8001fda:	370c      	adds	r7, #12
 8001fdc:	46bd      	mov	sp, r7
 8001fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe2:	4770      	bx	lr

08001fe4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001fe4:	b480      	push	{r7}
 8001fe6:	b083      	sub	sp, #12
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001fec:	bf00      	nop
 8001fee:	370c      	adds	r7, #12
 8001ff0:	46bd      	mov	sp, r7
 8001ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff6:	4770      	bx	lr

08001ff8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001ff8:	b480      	push	{r7}
 8001ffa:	b083      	sub	sp, #12
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002000:	bf00      	nop
 8002002:	370c      	adds	r7, #12
 8002004:	46bd      	mov	sp, r7
 8002006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800200a:	4770      	bx	lr

0800200c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800200c:	b480      	push	{r7}
 800200e:	b083      	sub	sp, #12
 8002010:	af00      	add	r7, sp, #0
 8002012:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002014:	bf00      	nop
 8002016:	370c      	adds	r7, #12
 8002018:	46bd      	mov	sp, r7
 800201a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800201e:	4770      	bx	lr

08002020 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002020:	b480      	push	{r7}
 8002022:	b085      	sub	sp, #20
 8002024:	af00      	add	r7, sp, #0
 8002026:	6078      	str	r0, [r7, #4]
 8002028:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	4a43      	ldr	r2, [pc, #268]	@ (8002140 <TIM_Base_SetConfig+0x120>)
 8002034:	4293      	cmp	r3, r2
 8002036:	d013      	beq.n	8002060 <TIM_Base_SetConfig+0x40>
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800203e:	d00f      	beq.n	8002060 <TIM_Base_SetConfig+0x40>
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	4a40      	ldr	r2, [pc, #256]	@ (8002144 <TIM_Base_SetConfig+0x124>)
 8002044:	4293      	cmp	r3, r2
 8002046:	d00b      	beq.n	8002060 <TIM_Base_SetConfig+0x40>
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	4a3f      	ldr	r2, [pc, #252]	@ (8002148 <TIM_Base_SetConfig+0x128>)
 800204c:	4293      	cmp	r3, r2
 800204e:	d007      	beq.n	8002060 <TIM_Base_SetConfig+0x40>
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	4a3e      	ldr	r2, [pc, #248]	@ (800214c <TIM_Base_SetConfig+0x12c>)
 8002054:	4293      	cmp	r3, r2
 8002056:	d003      	beq.n	8002060 <TIM_Base_SetConfig+0x40>
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	4a3d      	ldr	r2, [pc, #244]	@ (8002150 <TIM_Base_SetConfig+0x130>)
 800205c:	4293      	cmp	r3, r2
 800205e:	d108      	bne.n	8002072 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002060:	68fb      	ldr	r3, [r7, #12]
 8002062:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002066:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002068:	683b      	ldr	r3, [r7, #0]
 800206a:	685b      	ldr	r3, [r3, #4]
 800206c:	68fa      	ldr	r2, [r7, #12]
 800206e:	4313      	orrs	r3, r2
 8002070:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	4a32      	ldr	r2, [pc, #200]	@ (8002140 <TIM_Base_SetConfig+0x120>)
 8002076:	4293      	cmp	r3, r2
 8002078:	d02b      	beq.n	80020d2 <TIM_Base_SetConfig+0xb2>
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002080:	d027      	beq.n	80020d2 <TIM_Base_SetConfig+0xb2>
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	4a2f      	ldr	r2, [pc, #188]	@ (8002144 <TIM_Base_SetConfig+0x124>)
 8002086:	4293      	cmp	r3, r2
 8002088:	d023      	beq.n	80020d2 <TIM_Base_SetConfig+0xb2>
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	4a2e      	ldr	r2, [pc, #184]	@ (8002148 <TIM_Base_SetConfig+0x128>)
 800208e:	4293      	cmp	r3, r2
 8002090:	d01f      	beq.n	80020d2 <TIM_Base_SetConfig+0xb2>
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	4a2d      	ldr	r2, [pc, #180]	@ (800214c <TIM_Base_SetConfig+0x12c>)
 8002096:	4293      	cmp	r3, r2
 8002098:	d01b      	beq.n	80020d2 <TIM_Base_SetConfig+0xb2>
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	4a2c      	ldr	r2, [pc, #176]	@ (8002150 <TIM_Base_SetConfig+0x130>)
 800209e:	4293      	cmp	r3, r2
 80020a0:	d017      	beq.n	80020d2 <TIM_Base_SetConfig+0xb2>
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	4a2b      	ldr	r2, [pc, #172]	@ (8002154 <TIM_Base_SetConfig+0x134>)
 80020a6:	4293      	cmp	r3, r2
 80020a8:	d013      	beq.n	80020d2 <TIM_Base_SetConfig+0xb2>
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	4a2a      	ldr	r2, [pc, #168]	@ (8002158 <TIM_Base_SetConfig+0x138>)
 80020ae:	4293      	cmp	r3, r2
 80020b0:	d00f      	beq.n	80020d2 <TIM_Base_SetConfig+0xb2>
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	4a29      	ldr	r2, [pc, #164]	@ (800215c <TIM_Base_SetConfig+0x13c>)
 80020b6:	4293      	cmp	r3, r2
 80020b8:	d00b      	beq.n	80020d2 <TIM_Base_SetConfig+0xb2>
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	4a28      	ldr	r2, [pc, #160]	@ (8002160 <TIM_Base_SetConfig+0x140>)
 80020be:	4293      	cmp	r3, r2
 80020c0:	d007      	beq.n	80020d2 <TIM_Base_SetConfig+0xb2>
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	4a27      	ldr	r2, [pc, #156]	@ (8002164 <TIM_Base_SetConfig+0x144>)
 80020c6:	4293      	cmp	r3, r2
 80020c8:	d003      	beq.n	80020d2 <TIM_Base_SetConfig+0xb2>
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	4a26      	ldr	r2, [pc, #152]	@ (8002168 <TIM_Base_SetConfig+0x148>)
 80020ce:	4293      	cmp	r3, r2
 80020d0:	d108      	bne.n	80020e4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80020d2:	68fb      	ldr	r3, [r7, #12]
 80020d4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80020d8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80020da:	683b      	ldr	r3, [r7, #0]
 80020dc:	68db      	ldr	r3, [r3, #12]
 80020de:	68fa      	ldr	r2, [r7, #12]
 80020e0:	4313      	orrs	r3, r2
 80020e2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80020e4:	68fb      	ldr	r3, [r7, #12]
 80020e6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80020ea:	683b      	ldr	r3, [r7, #0]
 80020ec:	695b      	ldr	r3, [r3, #20]
 80020ee:	4313      	orrs	r3, r2
 80020f0:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80020f2:	683b      	ldr	r3, [r7, #0]
 80020f4:	689a      	ldr	r2, [r3, #8]
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80020fa:	683b      	ldr	r3, [r7, #0]
 80020fc:	681a      	ldr	r2, [r3, #0]
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	4a0e      	ldr	r2, [pc, #56]	@ (8002140 <TIM_Base_SetConfig+0x120>)
 8002106:	4293      	cmp	r3, r2
 8002108:	d003      	beq.n	8002112 <TIM_Base_SetConfig+0xf2>
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	4a10      	ldr	r2, [pc, #64]	@ (8002150 <TIM_Base_SetConfig+0x130>)
 800210e:	4293      	cmp	r3, r2
 8002110:	d103      	bne.n	800211a <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002112:	683b      	ldr	r3, [r7, #0]
 8002114:	691a      	ldr	r2, [r3, #16]
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	f043 0204 	orr.w	r2, r3, #4
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	2201      	movs	r2, #1
 800212a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	68fa      	ldr	r2, [r7, #12]
 8002130:	601a      	str	r2, [r3, #0]
}
 8002132:	bf00      	nop
 8002134:	3714      	adds	r7, #20
 8002136:	46bd      	mov	sp, r7
 8002138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800213c:	4770      	bx	lr
 800213e:	bf00      	nop
 8002140:	40010000 	.word	0x40010000
 8002144:	40000400 	.word	0x40000400
 8002148:	40000800 	.word	0x40000800
 800214c:	40000c00 	.word	0x40000c00
 8002150:	40010400 	.word	0x40010400
 8002154:	40014000 	.word	0x40014000
 8002158:	40014400 	.word	0x40014400
 800215c:	40014800 	.word	0x40014800
 8002160:	40001800 	.word	0x40001800
 8002164:	40001c00 	.word	0x40001c00
 8002168:	40002000 	.word	0x40002000

0800216c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800216c:	b480      	push	{r7}
 800216e:	b083      	sub	sp, #12
 8002170:	af00      	add	r7, sp, #0
 8002172:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002174:	bf00      	nop
 8002176:	370c      	adds	r7, #12
 8002178:	46bd      	mov	sp, r7
 800217a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800217e:	4770      	bx	lr

08002180 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002180:	b480      	push	{r7}
 8002182:	b083      	sub	sp, #12
 8002184:	af00      	add	r7, sp, #0
 8002186:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002188:	bf00      	nop
 800218a:	370c      	adds	r7, #12
 800218c:	46bd      	mov	sp, r7
 800218e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002192:	4770      	bx	lr

08002194 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002194:	b580      	push	{r7, lr}
 8002196:	b082      	sub	sp, #8
 8002198:	af00      	add	r7, sp, #0
 800219a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d101      	bne.n	80021a6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80021a2:	2301      	movs	r3, #1
 80021a4:	e042      	b.n	800222c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80021ac:	b2db      	uxtb	r3, r3
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d106      	bne.n	80021c0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	2200      	movs	r2, #0
 80021b6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80021ba:	6878      	ldr	r0, [r7, #4]
 80021bc:	f7fe fc92 	bl	8000ae4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	2224      	movs	r2, #36	@ 0x24
 80021c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	68da      	ldr	r2, [r3, #12]
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80021d6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80021d8:	6878      	ldr	r0, [r7, #4]
 80021da:	f000 fd7f 	bl	8002cdc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	691a      	ldr	r2, [r3, #16]
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80021ec:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	695a      	ldr	r2, [r3, #20]
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80021fc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	68da      	ldr	r2, [r3, #12]
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800220c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	2200      	movs	r2, #0
 8002212:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	2220      	movs	r2, #32
 8002218:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	2220      	movs	r2, #32
 8002220:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	2200      	movs	r2, #0
 8002228:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800222a:	2300      	movs	r3, #0
}
 800222c:	4618      	mov	r0, r3
 800222e:	3708      	adds	r7, #8
 8002230:	46bd      	mov	sp, r7
 8002232:	bd80      	pop	{r7, pc}

08002234 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002234:	b580      	push	{r7, lr}
 8002236:	b08a      	sub	sp, #40	@ 0x28
 8002238:	af02      	add	r7, sp, #8
 800223a:	60f8      	str	r0, [r7, #12]
 800223c:	60b9      	str	r1, [r7, #8]
 800223e:	603b      	str	r3, [r7, #0]
 8002240:	4613      	mov	r3, r2
 8002242:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002244:	2300      	movs	r3, #0
 8002246:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800224e:	b2db      	uxtb	r3, r3
 8002250:	2b20      	cmp	r3, #32
 8002252:	d175      	bne.n	8002340 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002254:	68bb      	ldr	r3, [r7, #8]
 8002256:	2b00      	cmp	r3, #0
 8002258:	d002      	beq.n	8002260 <HAL_UART_Transmit+0x2c>
 800225a:	88fb      	ldrh	r3, [r7, #6]
 800225c:	2b00      	cmp	r3, #0
 800225e:	d101      	bne.n	8002264 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002260:	2301      	movs	r3, #1
 8002262:	e06e      	b.n	8002342 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	2200      	movs	r2, #0
 8002268:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800226a:	68fb      	ldr	r3, [r7, #12]
 800226c:	2221      	movs	r2, #33	@ 0x21
 800226e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002272:	f7fe fce7 	bl	8000c44 <HAL_GetTick>
 8002276:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002278:	68fb      	ldr	r3, [r7, #12]
 800227a:	88fa      	ldrh	r2, [r7, #6]
 800227c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800227e:	68fb      	ldr	r3, [r7, #12]
 8002280:	88fa      	ldrh	r2, [r7, #6]
 8002282:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	689b      	ldr	r3, [r3, #8]
 8002288:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800228c:	d108      	bne.n	80022a0 <HAL_UART_Transmit+0x6c>
 800228e:	68fb      	ldr	r3, [r7, #12]
 8002290:	691b      	ldr	r3, [r3, #16]
 8002292:	2b00      	cmp	r3, #0
 8002294:	d104      	bne.n	80022a0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002296:	2300      	movs	r3, #0
 8002298:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800229a:	68bb      	ldr	r3, [r7, #8]
 800229c:	61bb      	str	r3, [r7, #24]
 800229e:	e003      	b.n	80022a8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80022a0:	68bb      	ldr	r3, [r7, #8]
 80022a2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80022a4:	2300      	movs	r3, #0
 80022a6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80022a8:	e02e      	b.n	8002308 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80022aa:	683b      	ldr	r3, [r7, #0]
 80022ac:	9300      	str	r3, [sp, #0]
 80022ae:	697b      	ldr	r3, [r7, #20]
 80022b0:	2200      	movs	r2, #0
 80022b2:	2180      	movs	r1, #128	@ 0x80
 80022b4:	68f8      	ldr	r0, [r7, #12]
 80022b6:	f000 fb1d 	bl	80028f4 <UART_WaitOnFlagUntilTimeout>
 80022ba:	4603      	mov	r3, r0
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d005      	beq.n	80022cc <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	2220      	movs	r2, #32
 80022c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80022c8:	2303      	movs	r3, #3
 80022ca:	e03a      	b.n	8002342 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80022cc:	69fb      	ldr	r3, [r7, #28]
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d10b      	bne.n	80022ea <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80022d2:	69bb      	ldr	r3, [r7, #24]
 80022d4:	881b      	ldrh	r3, [r3, #0]
 80022d6:	461a      	mov	r2, r3
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80022e0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80022e2:	69bb      	ldr	r3, [r7, #24]
 80022e4:	3302      	adds	r3, #2
 80022e6:	61bb      	str	r3, [r7, #24]
 80022e8:	e007      	b.n	80022fa <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80022ea:	69fb      	ldr	r3, [r7, #28]
 80022ec:	781a      	ldrb	r2, [r3, #0]
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80022f4:	69fb      	ldr	r3, [r7, #28]
 80022f6:	3301      	adds	r3, #1
 80022f8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80022fe:	b29b      	uxth	r3, r3
 8002300:	3b01      	subs	r3, #1
 8002302:	b29a      	uxth	r2, r3
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800230c:	b29b      	uxth	r3, r3
 800230e:	2b00      	cmp	r3, #0
 8002310:	d1cb      	bne.n	80022aa <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002312:	683b      	ldr	r3, [r7, #0]
 8002314:	9300      	str	r3, [sp, #0]
 8002316:	697b      	ldr	r3, [r7, #20]
 8002318:	2200      	movs	r2, #0
 800231a:	2140      	movs	r1, #64	@ 0x40
 800231c:	68f8      	ldr	r0, [r7, #12]
 800231e:	f000 fae9 	bl	80028f4 <UART_WaitOnFlagUntilTimeout>
 8002322:	4603      	mov	r3, r0
 8002324:	2b00      	cmp	r3, #0
 8002326:	d005      	beq.n	8002334 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	2220      	movs	r2, #32
 800232c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8002330:	2303      	movs	r3, #3
 8002332:	e006      	b.n	8002342 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	2220      	movs	r2, #32
 8002338:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800233c:	2300      	movs	r3, #0
 800233e:	e000      	b.n	8002342 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8002340:	2302      	movs	r3, #2
  }
}
 8002342:	4618      	mov	r0, r3
 8002344:	3720      	adds	r7, #32
 8002346:	46bd      	mov	sp, r7
 8002348:	bd80      	pop	{r7, pc}
	...

0800234c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800234c:	b580      	push	{r7, lr}
 800234e:	b0ba      	sub	sp, #232	@ 0xe8
 8002350:	af00      	add	r7, sp, #0
 8002352:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	68db      	ldr	r3, [r3, #12]
 8002364:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	695b      	ldr	r3, [r3, #20]
 800236e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8002372:	2300      	movs	r3, #0
 8002374:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8002378:	2300      	movs	r3, #0
 800237a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800237e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002382:	f003 030f 	and.w	r3, r3, #15
 8002386:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800238a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800238e:	2b00      	cmp	r3, #0
 8002390:	d10f      	bne.n	80023b2 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002392:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002396:	f003 0320 	and.w	r3, r3, #32
 800239a:	2b00      	cmp	r3, #0
 800239c:	d009      	beq.n	80023b2 <HAL_UART_IRQHandler+0x66>
 800239e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80023a2:	f003 0320 	and.w	r3, r3, #32
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d003      	beq.n	80023b2 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80023aa:	6878      	ldr	r0, [r7, #4]
 80023ac:	f000 fbd7 	bl	8002b5e <UART_Receive_IT>
      return;
 80023b0:	e273      	b.n	800289a <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80023b2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	f000 80de 	beq.w	8002578 <HAL_UART_IRQHandler+0x22c>
 80023bc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80023c0:	f003 0301 	and.w	r3, r3, #1
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d106      	bne.n	80023d6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80023c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80023cc:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	f000 80d1 	beq.w	8002578 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80023d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80023da:	f003 0301 	and.w	r3, r3, #1
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d00b      	beq.n	80023fa <HAL_UART_IRQHandler+0xae>
 80023e2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80023e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	d005      	beq.n	80023fa <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023f2:	f043 0201 	orr.w	r2, r3, #1
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80023fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80023fe:	f003 0304 	and.w	r3, r3, #4
 8002402:	2b00      	cmp	r3, #0
 8002404:	d00b      	beq.n	800241e <HAL_UART_IRQHandler+0xd2>
 8002406:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800240a:	f003 0301 	and.w	r3, r3, #1
 800240e:	2b00      	cmp	r3, #0
 8002410:	d005      	beq.n	800241e <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002416:	f043 0202 	orr.w	r2, r3, #2
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800241e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002422:	f003 0302 	and.w	r3, r3, #2
 8002426:	2b00      	cmp	r3, #0
 8002428:	d00b      	beq.n	8002442 <HAL_UART_IRQHandler+0xf6>
 800242a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800242e:	f003 0301 	and.w	r3, r3, #1
 8002432:	2b00      	cmp	r3, #0
 8002434:	d005      	beq.n	8002442 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800243a:	f043 0204 	orr.w	r2, r3, #4
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8002442:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002446:	f003 0308 	and.w	r3, r3, #8
 800244a:	2b00      	cmp	r3, #0
 800244c:	d011      	beq.n	8002472 <HAL_UART_IRQHandler+0x126>
 800244e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002452:	f003 0320 	and.w	r3, r3, #32
 8002456:	2b00      	cmp	r3, #0
 8002458:	d105      	bne.n	8002466 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800245a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800245e:	f003 0301 	and.w	r3, r3, #1
 8002462:	2b00      	cmp	r3, #0
 8002464:	d005      	beq.n	8002472 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800246a:	f043 0208 	orr.w	r2, r3, #8
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002476:	2b00      	cmp	r3, #0
 8002478:	f000 820a 	beq.w	8002890 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800247c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002480:	f003 0320 	and.w	r3, r3, #32
 8002484:	2b00      	cmp	r3, #0
 8002486:	d008      	beq.n	800249a <HAL_UART_IRQHandler+0x14e>
 8002488:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800248c:	f003 0320 	and.w	r3, r3, #32
 8002490:	2b00      	cmp	r3, #0
 8002492:	d002      	beq.n	800249a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8002494:	6878      	ldr	r0, [r7, #4]
 8002496:	f000 fb62 	bl	8002b5e <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	695b      	ldr	r3, [r3, #20]
 80024a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80024a4:	2b40      	cmp	r3, #64	@ 0x40
 80024a6:	bf0c      	ite	eq
 80024a8:	2301      	moveq	r3, #1
 80024aa:	2300      	movne	r3, #0
 80024ac:	b2db      	uxtb	r3, r3
 80024ae:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024b6:	f003 0308 	and.w	r3, r3, #8
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d103      	bne.n	80024c6 <HAL_UART_IRQHandler+0x17a>
 80024be:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d04f      	beq.n	8002566 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80024c6:	6878      	ldr	r0, [r7, #4]
 80024c8:	f000 fa6d 	bl	80029a6 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	695b      	ldr	r3, [r3, #20]
 80024d2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80024d6:	2b40      	cmp	r3, #64	@ 0x40
 80024d8:	d141      	bne.n	800255e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	3314      	adds	r3, #20
 80024e0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80024e4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80024e8:	e853 3f00 	ldrex	r3, [r3]
 80024ec:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80024f0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80024f4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80024f8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	3314      	adds	r3, #20
 8002502:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8002506:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800250a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800250e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8002512:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8002516:	e841 2300 	strex	r3, r2, [r1]
 800251a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800251e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002522:	2b00      	cmp	r3, #0
 8002524:	d1d9      	bne.n	80024da <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800252a:	2b00      	cmp	r3, #0
 800252c:	d013      	beq.n	8002556 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002532:	4a8a      	ldr	r2, [pc, #552]	@ (800275c <HAL_UART_IRQHandler+0x410>)
 8002534:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800253a:	4618      	mov	r0, r3
 800253c:	f7fe fce0 	bl	8000f00 <HAL_DMA_Abort_IT>
 8002540:	4603      	mov	r3, r0
 8002542:	2b00      	cmp	r3, #0
 8002544:	d016      	beq.n	8002574 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800254a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800254c:	687a      	ldr	r2, [r7, #4]
 800254e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002550:	4610      	mov	r0, r2
 8002552:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002554:	e00e      	b.n	8002574 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8002556:	6878      	ldr	r0, [r7, #4]
 8002558:	f000 f9b6 	bl	80028c8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800255c:	e00a      	b.n	8002574 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800255e:	6878      	ldr	r0, [r7, #4]
 8002560:	f000 f9b2 	bl	80028c8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002564:	e006      	b.n	8002574 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002566:	6878      	ldr	r0, [r7, #4]
 8002568:	f000 f9ae 	bl	80028c8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	2200      	movs	r2, #0
 8002570:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8002572:	e18d      	b.n	8002890 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002574:	bf00      	nop
    return;
 8002576:	e18b      	b.n	8002890 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800257c:	2b01      	cmp	r3, #1
 800257e:	f040 8167 	bne.w	8002850 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8002582:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002586:	f003 0310 	and.w	r3, r3, #16
 800258a:	2b00      	cmp	r3, #0
 800258c:	f000 8160 	beq.w	8002850 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8002590:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002594:	f003 0310 	and.w	r3, r3, #16
 8002598:	2b00      	cmp	r3, #0
 800259a:	f000 8159 	beq.w	8002850 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800259e:	2300      	movs	r3, #0
 80025a0:	60bb      	str	r3, [r7, #8]
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	681b      	ldr	r3, [r3, #0]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	60bb      	str	r3, [r7, #8]
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	685b      	ldr	r3, [r3, #4]
 80025b0:	60bb      	str	r3, [r7, #8]
 80025b2:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	695b      	ldr	r3, [r3, #20]
 80025ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80025be:	2b40      	cmp	r3, #64	@ 0x40
 80025c0:	f040 80ce 	bne.w	8002760 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	685b      	ldr	r3, [r3, #4]
 80025cc:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80025d0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	f000 80a9 	beq.w	800272c <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80025de:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80025e2:	429a      	cmp	r2, r3
 80025e4:	f080 80a2 	bcs.w	800272c <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80025ee:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80025f4:	69db      	ldr	r3, [r3, #28]
 80025f6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80025fa:	f000 8088 	beq.w	800270e <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	330c      	adds	r3, #12
 8002604:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002608:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800260c:	e853 3f00 	ldrex	r3, [r3]
 8002610:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8002614:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002618:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800261c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	330c      	adds	r3, #12
 8002626:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800262a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800262e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002632:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8002636:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800263a:	e841 2300 	strex	r3, r2, [r1]
 800263e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8002642:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002646:	2b00      	cmp	r3, #0
 8002648:	d1d9      	bne.n	80025fe <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	3314      	adds	r3, #20
 8002650:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002652:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002654:	e853 3f00 	ldrex	r3, [r3]
 8002658:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800265a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800265c:	f023 0301 	bic.w	r3, r3, #1
 8002660:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	3314      	adds	r3, #20
 800266a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800266e:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8002672:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002674:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8002676:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800267a:	e841 2300 	strex	r3, r2, [r1]
 800267e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8002680:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002682:	2b00      	cmp	r3, #0
 8002684:	d1e1      	bne.n	800264a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	3314      	adds	r3, #20
 800268c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800268e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002690:	e853 3f00 	ldrex	r3, [r3]
 8002694:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8002696:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002698:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800269c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	3314      	adds	r3, #20
 80026a6:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80026aa:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80026ac:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80026ae:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80026b0:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80026b2:	e841 2300 	strex	r3, r2, [r1]
 80026b6:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80026b8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d1e3      	bne.n	8002686 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	2220      	movs	r2, #32
 80026c2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	2200      	movs	r2, #0
 80026ca:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	330c      	adds	r3, #12
 80026d2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80026d4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80026d6:	e853 3f00 	ldrex	r3, [r3]
 80026da:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80026dc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80026de:	f023 0310 	bic.w	r3, r3, #16
 80026e2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	330c      	adds	r3, #12
 80026ec:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 80026f0:	65ba      	str	r2, [r7, #88]	@ 0x58
 80026f2:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80026f4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80026f6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80026f8:	e841 2300 	strex	r3, r2, [r1]
 80026fc:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80026fe:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002700:	2b00      	cmp	r3, #0
 8002702:	d1e3      	bne.n	80026cc <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002708:	4618      	mov	r0, r3
 800270a:	f7fe fb89 	bl	8000e20 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	2202      	movs	r2, #2
 8002712:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800271c:	b29b      	uxth	r3, r3
 800271e:	1ad3      	subs	r3, r2, r3
 8002720:	b29b      	uxth	r3, r3
 8002722:	4619      	mov	r1, r3
 8002724:	6878      	ldr	r0, [r7, #4]
 8002726:	f000 f8d9 	bl	80028dc <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800272a:	e0b3      	b.n	8002894 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8002730:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002734:	429a      	cmp	r2, r3
 8002736:	f040 80ad 	bne.w	8002894 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800273e:	69db      	ldr	r3, [r3, #28]
 8002740:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002744:	f040 80a6 	bne.w	8002894 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	2202      	movs	r2, #2
 800274c:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8002752:	4619      	mov	r1, r3
 8002754:	6878      	ldr	r0, [r7, #4]
 8002756:	f000 f8c1 	bl	80028dc <HAL_UARTEx_RxEventCallback>
      return;
 800275a:	e09b      	b.n	8002894 <HAL_UART_IRQHandler+0x548>
 800275c:	08002a6d 	.word	0x08002a6d
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002768:	b29b      	uxth	r3, r3
 800276a:	1ad3      	subs	r3, r2, r3
 800276c:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002774:	b29b      	uxth	r3, r3
 8002776:	2b00      	cmp	r3, #0
 8002778:	f000 808e 	beq.w	8002898 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 800277c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8002780:	2b00      	cmp	r3, #0
 8002782:	f000 8089 	beq.w	8002898 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	330c      	adds	r3, #12
 800278c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800278e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002790:	e853 3f00 	ldrex	r3, [r3]
 8002794:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8002796:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002798:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800279c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	330c      	adds	r3, #12
 80027a6:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80027aa:	647a      	str	r2, [r7, #68]	@ 0x44
 80027ac:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80027ae:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80027b0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80027b2:	e841 2300 	strex	r3, r2, [r1]
 80027b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80027b8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d1e3      	bne.n	8002786 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	3314      	adds	r3, #20
 80027c4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80027c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027c8:	e853 3f00 	ldrex	r3, [r3]
 80027cc:	623b      	str	r3, [r7, #32]
   return(result);
 80027ce:	6a3b      	ldr	r3, [r7, #32]
 80027d0:	f023 0301 	bic.w	r3, r3, #1
 80027d4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	3314      	adds	r3, #20
 80027de:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80027e2:	633a      	str	r2, [r7, #48]	@ 0x30
 80027e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80027e6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80027e8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80027ea:	e841 2300 	strex	r3, r2, [r1]
 80027ee:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80027f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80027f2:	2b00      	cmp	r3, #0
 80027f4:	d1e3      	bne.n	80027be <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	2220      	movs	r2, #32
 80027fa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	2200      	movs	r2, #0
 8002802:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	330c      	adds	r3, #12
 800280a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800280c:	693b      	ldr	r3, [r7, #16]
 800280e:	e853 3f00 	ldrex	r3, [r3]
 8002812:	60fb      	str	r3, [r7, #12]
   return(result);
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	f023 0310 	bic.w	r3, r3, #16
 800281a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	330c      	adds	r3, #12
 8002824:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8002828:	61fa      	str	r2, [r7, #28]
 800282a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800282c:	69b9      	ldr	r1, [r7, #24]
 800282e:	69fa      	ldr	r2, [r7, #28]
 8002830:	e841 2300 	strex	r3, r2, [r1]
 8002834:	617b      	str	r3, [r7, #20]
   return(result);
 8002836:	697b      	ldr	r3, [r7, #20]
 8002838:	2b00      	cmp	r3, #0
 800283a:	d1e3      	bne.n	8002804 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	2202      	movs	r2, #2
 8002840:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002842:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8002846:	4619      	mov	r1, r3
 8002848:	6878      	ldr	r0, [r7, #4]
 800284a:	f000 f847 	bl	80028dc <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800284e:	e023      	b.n	8002898 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002850:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002854:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002858:	2b00      	cmp	r3, #0
 800285a:	d009      	beq.n	8002870 <HAL_UART_IRQHandler+0x524>
 800285c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002860:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002864:	2b00      	cmp	r3, #0
 8002866:	d003      	beq.n	8002870 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8002868:	6878      	ldr	r0, [r7, #4]
 800286a:	f000 f910 	bl	8002a8e <UART_Transmit_IT>
    return;
 800286e:	e014      	b.n	800289a <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002870:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8002874:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002878:	2b00      	cmp	r3, #0
 800287a:	d00e      	beq.n	800289a <HAL_UART_IRQHandler+0x54e>
 800287c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002880:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002884:	2b00      	cmp	r3, #0
 8002886:	d008      	beq.n	800289a <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8002888:	6878      	ldr	r0, [r7, #4]
 800288a:	f000 f950 	bl	8002b2e <UART_EndTransmit_IT>
    return;
 800288e:	e004      	b.n	800289a <HAL_UART_IRQHandler+0x54e>
    return;
 8002890:	bf00      	nop
 8002892:	e002      	b.n	800289a <HAL_UART_IRQHandler+0x54e>
      return;
 8002894:	bf00      	nop
 8002896:	e000      	b.n	800289a <HAL_UART_IRQHandler+0x54e>
      return;
 8002898:	bf00      	nop
  }
}
 800289a:	37e8      	adds	r7, #232	@ 0xe8
 800289c:	46bd      	mov	sp, r7
 800289e:	bd80      	pop	{r7, pc}

080028a0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80028a0:	b480      	push	{r7}
 80028a2:	b083      	sub	sp, #12
 80028a4:	af00      	add	r7, sp, #0
 80028a6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80028a8:	bf00      	nop
 80028aa:	370c      	adds	r7, #12
 80028ac:	46bd      	mov	sp, r7
 80028ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b2:	4770      	bx	lr

080028b4 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80028b4:	b480      	push	{r7}
 80028b6:	b083      	sub	sp, #12
 80028b8:	af00      	add	r7, sp, #0
 80028ba:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80028bc:	bf00      	nop
 80028be:	370c      	adds	r7, #12
 80028c0:	46bd      	mov	sp, r7
 80028c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c6:	4770      	bx	lr

080028c8 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80028c8:	b480      	push	{r7}
 80028ca:	b083      	sub	sp, #12
 80028cc:	af00      	add	r7, sp, #0
 80028ce:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80028d0:	bf00      	nop
 80028d2:	370c      	adds	r7, #12
 80028d4:	46bd      	mov	sp, r7
 80028d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028da:	4770      	bx	lr

080028dc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80028dc:	b480      	push	{r7}
 80028de:	b083      	sub	sp, #12
 80028e0:	af00      	add	r7, sp, #0
 80028e2:	6078      	str	r0, [r7, #4]
 80028e4:	460b      	mov	r3, r1
 80028e6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80028e8:	bf00      	nop
 80028ea:	370c      	adds	r7, #12
 80028ec:	46bd      	mov	sp, r7
 80028ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f2:	4770      	bx	lr

080028f4 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80028f4:	b580      	push	{r7, lr}
 80028f6:	b086      	sub	sp, #24
 80028f8:	af00      	add	r7, sp, #0
 80028fa:	60f8      	str	r0, [r7, #12]
 80028fc:	60b9      	str	r1, [r7, #8]
 80028fe:	603b      	str	r3, [r7, #0]
 8002900:	4613      	mov	r3, r2
 8002902:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002904:	e03b      	b.n	800297e <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002906:	6a3b      	ldr	r3, [r7, #32]
 8002908:	f1b3 3fff 	cmp.w	r3, #4294967295
 800290c:	d037      	beq.n	800297e <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800290e:	f7fe f999 	bl	8000c44 <HAL_GetTick>
 8002912:	4602      	mov	r2, r0
 8002914:	683b      	ldr	r3, [r7, #0]
 8002916:	1ad3      	subs	r3, r2, r3
 8002918:	6a3a      	ldr	r2, [r7, #32]
 800291a:	429a      	cmp	r2, r3
 800291c:	d302      	bcc.n	8002924 <UART_WaitOnFlagUntilTimeout+0x30>
 800291e:	6a3b      	ldr	r3, [r7, #32]
 8002920:	2b00      	cmp	r3, #0
 8002922:	d101      	bne.n	8002928 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002924:	2303      	movs	r3, #3
 8002926:	e03a      	b.n	800299e <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	68db      	ldr	r3, [r3, #12]
 800292e:	f003 0304 	and.w	r3, r3, #4
 8002932:	2b00      	cmp	r3, #0
 8002934:	d023      	beq.n	800297e <UART_WaitOnFlagUntilTimeout+0x8a>
 8002936:	68bb      	ldr	r3, [r7, #8]
 8002938:	2b80      	cmp	r3, #128	@ 0x80
 800293a:	d020      	beq.n	800297e <UART_WaitOnFlagUntilTimeout+0x8a>
 800293c:	68bb      	ldr	r3, [r7, #8]
 800293e:	2b40      	cmp	r3, #64	@ 0x40
 8002940:	d01d      	beq.n	800297e <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	f003 0308 	and.w	r3, r3, #8
 800294c:	2b08      	cmp	r3, #8
 800294e:	d116      	bne.n	800297e <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8002950:	2300      	movs	r3, #0
 8002952:	617b      	str	r3, [r7, #20]
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	617b      	str	r3, [r7, #20]
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	685b      	ldr	r3, [r3, #4]
 8002962:	617b      	str	r3, [r7, #20]
 8002964:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002966:	68f8      	ldr	r0, [r7, #12]
 8002968:	f000 f81d 	bl	80029a6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800296c:	68fb      	ldr	r3, [r7, #12]
 800296e:	2208      	movs	r2, #8
 8002970:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	2200      	movs	r2, #0
 8002976:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800297a:	2301      	movs	r3, #1
 800297c:	e00f      	b.n	800299e <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	681a      	ldr	r2, [r3, #0]
 8002984:	68bb      	ldr	r3, [r7, #8]
 8002986:	4013      	ands	r3, r2
 8002988:	68ba      	ldr	r2, [r7, #8]
 800298a:	429a      	cmp	r2, r3
 800298c:	bf0c      	ite	eq
 800298e:	2301      	moveq	r3, #1
 8002990:	2300      	movne	r3, #0
 8002992:	b2db      	uxtb	r3, r3
 8002994:	461a      	mov	r2, r3
 8002996:	79fb      	ldrb	r3, [r7, #7]
 8002998:	429a      	cmp	r2, r3
 800299a:	d0b4      	beq.n	8002906 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800299c:	2300      	movs	r3, #0
}
 800299e:	4618      	mov	r0, r3
 80029a0:	3718      	adds	r7, #24
 80029a2:	46bd      	mov	sp, r7
 80029a4:	bd80      	pop	{r7, pc}

080029a6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80029a6:	b480      	push	{r7}
 80029a8:	b095      	sub	sp, #84	@ 0x54
 80029aa:	af00      	add	r7, sp, #0
 80029ac:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	330c      	adds	r3, #12
 80029b4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80029b6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80029b8:	e853 3f00 	ldrex	r3, [r3]
 80029bc:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80029be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80029c0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80029c4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	330c      	adds	r3, #12
 80029cc:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80029ce:	643a      	str	r2, [r7, #64]	@ 0x40
 80029d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80029d2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80029d4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80029d6:	e841 2300 	strex	r3, r2, [r1]
 80029da:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80029dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80029de:	2b00      	cmp	r3, #0
 80029e0:	d1e5      	bne.n	80029ae <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	3314      	adds	r3, #20
 80029e8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80029ea:	6a3b      	ldr	r3, [r7, #32]
 80029ec:	e853 3f00 	ldrex	r3, [r3]
 80029f0:	61fb      	str	r3, [r7, #28]
   return(result);
 80029f2:	69fb      	ldr	r3, [r7, #28]
 80029f4:	f023 0301 	bic.w	r3, r3, #1
 80029f8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	3314      	adds	r3, #20
 8002a00:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002a02:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002a04:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a06:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002a08:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002a0a:	e841 2300 	strex	r3, r2, [r1]
 8002a0e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002a10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d1e5      	bne.n	80029e2 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a1a:	2b01      	cmp	r3, #1
 8002a1c:	d119      	bne.n	8002a52 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	330c      	adds	r3, #12
 8002a24:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	e853 3f00 	ldrex	r3, [r3]
 8002a2c:	60bb      	str	r3, [r7, #8]
   return(result);
 8002a2e:	68bb      	ldr	r3, [r7, #8]
 8002a30:	f023 0310 	bic.w	r3, r3, #16
 8002a34:	647b      	str	r3, [r7, #68]	@ 0x44
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	330c      	adds	r3, #12
 8002a3c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002a3e:	61ba      	str	r2, [r7, #24]
 8002a40:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002a42:	6979      	ldr	r1, [r7, #20]
 8002a44:	69ba      	ldr	r2, [r7, #24]
 8002a46:	e841 2300 	strex	r3, r2, [r1]
 8002a4a:	613b      	str	r3, [r7, #16]
   return(result);
 8002a4c:	693b      	ldr	r3, [r7, #16]
 8002a4e:	2b00      	cmp	r3, #0
 8002a50:	d1e5      	bne.n	8002a1e <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	2220      	movs	r2, #32
 8002a56:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	2200      	movs	r2, #0
 8002a5e:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8002a60:	bf00      	nop
 8002a62:	3754      	adds	r7, #84	@ 0x54
 8002a64:	46bd      	mov	sp, r7
 8002a66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a6a:	4770      	bx	lr

08002a6c <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002a6c:	b580      	push	{r7, lr}
 8002a6e:	b084      	sub	sp, #16
 8002a70:	af00      	add	r7, sp, #0
 8002a72:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002a78:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	2200      	movs	r2, #0
 8002a7e:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002a80:	68f8      	ldr	r0, [r7, #12]
 8002a82:	f7ff ff21 	bl	80028c8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002a86:	bf00      	nop
 8002a88:	3710      	adds	r7, #16
 8002a8a:	46bd      	mov	sp, r7
 8002a8c:	bd80      	pop	{r7, pc}

08002a8e <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8002a8e:	b480      	push	{r7}
 8002a90:	b085      	sub	sp, #20
 8002a92:	af00      	add	r7, sp, #0
 8002a94:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002a9c:	b2db      	uxtb	r3, r3
 8002a9e:	2b21      	cmp	r3, #33	@ 0x21
 8002aa0:	d13e      	bne.n	8002b20 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	689b      	ldr	r3, [r3, #8]
 8002aa6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002aaa:	d114      	bne.n	8002ad6 <UART_Transmit_IT+0x48>
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	691b      	ldr	r3, [r3, #16]
 8002ab0:	2b00      	cmp	r3, #0
 8002ab2:	d110      	bne.n	8002ad6 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	6a1b      	ldr	r3, [r3, #32]
 8002ab8:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	881b      	ldrh	r3, [r3, #0]
 8002abe:	461a      	mov	r2, r3
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002ac8:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	6a1b      	ldr	r3, [r3, #32]
 8002ace:	1c9a      	adds	r2, r3, #2
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	621a      	str	r2, [r3, #32]
 8002ad4:	e008      	b.n	8002ae8 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	6a1b      	ldr	r3, [r3, #32]
 8002ada:	1c59      	adds	r1, r3, #1
 8002adc:	687a      	ldr	r2, [r7, #4]
 8002ade:	6211      	str	r1, [r2, #32]
 8002ae0:	781a      	ldrb	r2, [r3, #0]
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002aec:	b29b      	uxth	r3, r3
 8002aee:	3b01      	subs	r3, #1
 8002af0:	b29b      	uxth	r3, r3
 8002af2:	687a      	ldr	r2, [r7, #4]
 8002af4:	4619      	mov	r1, r3
 8002af6:	84d1      	strh	r1, [r2, #38]	@ 0x26
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d10f      	bne.n	8002b1c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	68da      	ldr	r2, [r3, #12]
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002b0a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	68da      	ldr	r2, [r3, #12]
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002b1a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8002b1c:	2300      	movs	r3, #0
 8002b1e:	e000      	b.n	8002b22 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8002b20:	2302      	movs	r3, #2
  }
}
 8002b22:	4618      	mov	r0, r3
 8002b24:	3714      	adds	r7, #20
 8002b26:	46bd      	mov	sp, r7
 8002b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b2c:	4770      	bx	lr

08002b2e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8002b2e:	b580      	push	{r7, lr}
 8002b30:	b082      	sub	sp, #8
 8002b32:	af00      	add	r7, sp, #0
 8002b34:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	68da      	ldr	r2, [r3, #12]
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002b44:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	2220      	movs	r2, #32
 8002b4a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8002b4e:	6878      	ldr	r0, [r7, #4]
 8002b50:	f7ff fea6 	bl	80028a0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8002b54:	2300      	movs	r3, #0
}
 8002b56:	4618      	mov	r0, r3
 8002b58:	3708      	adds	r7, #8
 8002b5a:	46bd      	mov	sp, r7
 8002b5c:	bd80      	pop	{r7, pc}

08002b5e <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8002b5e:	b580      	push	{r7, lr}
 8002b60:	b08c      	sub	sp, #48	@ 0x30
 8002b62:	af00      	add	r7, sp, #0
 8002b64:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8002b66:	2300      	movs	r3, #0
 8002b68:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8002b6a:	2300      	movs	r3, #0
 8002b6c:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002b74:	b2db      	uxtb	r3, r3
 8002b76:	2b22      	cmp	r3, #34	@ 0x22
 8002b78:	f040 80aa 	bne.w	8002cd0 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	689b      	ldr	r3, [r3, #8]
 8002b80:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002b84:	d115      	bne.n	8002bb2 <UART_Receive_IT+0x54>
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	691b      	ldr	r3, [r3, #16]
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d111      	bne.n	8002bb2 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b92:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	685b      	ldr	r3, [r3, #4]
 8002b9a:	b29b      	uxth	r3, r3
 8002b9c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002ba0:	b29a      	uxth	r2, r3
 8002ba2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ba4:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002baa:	1c9a      	adds	r2, r3, #2
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	629a      	str	r2, [r3, #40]	@ 0x28
 8002bb0:	e024      	b.n	8002bfc <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002bb6:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	689b      	ldr	r3, [r3, #8]
 8002bbc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002bc0:	d007      	beq.n	8002bd2 <UART_Receive_IT+0x74>
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	689b      	ldr	r3, [r3, #8]
 8002bc6:	2b00      	cmp	r3, #0
 8002bc8:	d10a      	bne.n	8002be0 <UART_Receive_IT+0x82>
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	691b      	ldr	r3, [r3, #16]
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d106      	bne.n	8002be0 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	685b      	ldr	r3, [r3, #4]
 8002bd8:	b2da      	uxtb	r2, r3
 8002bda:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002bdc:	701a      	strb	r2, [r3, #0]
 8002bde:	e008      	b.n	8002bf2 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	685b      	ldr	r3, [r3, #4]
 8002be6:	b2db      	uxtb	r3, r3
 8002be8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002bec:	b2da      	uxtb	r2, r3
 8002bee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002bf0:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002bf6:	1c5a      	adds	r2, r3, #1
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002c00:	b29b      	uxth	r3, r3
 8002c02:	3b01      	subs	r3, #1
 8002c04:	b29b      	uxth	r3, r3
 8002c06:	687a      	ldr	r2, [r7, #4]
 8002c08:	4619      	mov	r1, r3
 8002c0a:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d15d      	bne.n	8002ccc <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	68da      	ldr	r2, [r3, #12]
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	f022 0220 	bic.w	r2, r2, #32
 8002c1e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	68da      	ldr	r2, [r3, #12]
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002c2e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	695a      	ldr	r2, [r3, #20]
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	f022 0201 	bic.w	r2, r2, #1
 8002c3e:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	2220      	movs	r2, #32
 8002c44:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	2200      	movs	r2, #0
 8002c4c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c52:	2b01      	cmp	r3, #1
 8002c54:	d135      	bne.n	8002cc2 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	2200      	movs	r2, #0
 8002c5a:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	330c      	adds	r3, #12
 8002c62:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002c64:	697b      	ldr	r3, [r7, #20]
 8002c66:	e853 3f00 	ldrex	r3, [r3]
 8002c6a:	613b      	str	r3, [r7, #16]
   return(result);
 8002c6c:	693b      	ldr	r3, [r7, #16]
 8002c6e:	f023 0310 	bic.w	r3, r3, #16
 8002c72:	627b      	str	r3, [r7, #36]	@ 0x24
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	330c      	adds	r3, #12
 8002c7a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002c7c:	623a      	str	r2, [r7, #32]
 8002c7e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002c80:	69f9      	ldr	r1, [r7, #28]
 8002c82:	6a3a      	ldr	r2, [r7, #32]
 8002c84:	e841 2300 	strex	r3, r2, [r1]
 8002c88:	61bb      	str	r3, [r7, #24]
   return(result);
 8002c8a:	69bb      	ldr	r3, [r7, #24]
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d1e5      	bne.n	8002c5c <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	f003 0310 	and.w	r3, r3, #16
 8002c9a:	2b10      	cmp	r3, #16
 8002c9c:	d10a      	bne.n	8002cb4 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002c9e:	2300      	movs	r3, #0
 8002ca0:	60fb      	str	r3, [r7, #12]
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	60fb      	str	r3, [r7, #12]
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	685b      	ldr	r3, [r3, #4]
 8002cb0:	60fb      	str	r3, [r7, #12]
 8002cb2:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8002cb8:	4619      	mov	r1, r3
 8002cba:	6878      	ldr	r0, [r7, #4]
 8002cbc:	f7ff fe0e 	bl	80028dc <HAL_UARTEx_RxEventCallback>
 8002cc0:	e002      	b.n	8002cc8 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8002cc2:	6878      	ldr	r0, [r7, #4]
 8002cc4:	f7ff fdf6 	bl	80028b4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8002cc8:	2300      	movs	r3, #0
 8002cca:	e002      	b.n	8002cd2 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8002ccc:	2300      	movs	r3, #0
 8002cce:	e000      	b.n	8002cd2 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8002cd0:	2302      	movs	r3, #2
  }
}
 8002cd2:	4618      	mov	r0, r3
 8002cd4:	3730      	adds	r7, #48	@ 0x30
 8002cd6:	46bd      	mov	sp, r7
 8002cd8:	bd80      	pop	{r7, pc}
	...

08002cdc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002cdc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002ce0:	b0c0      	sub	sp, #256	@ 0x100
 8002ce2:	af00      	add	r7, sp, #0
 8002ce4:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002ce8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	691b      	ldr	r3, [r3, #16]
 8002cf0:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8002cf4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002cf8:	68d9      	ldr	r1, [r3, #12]
 8002cfa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002cfe:	681a      	ldr	r2, [r3, #0]
 8002d00:	ea40 0301 	orr.w	r3, r0, r1
 8002d04:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002d06:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002d0a:	689a      	ldr	r2, [r3, #8]
 8002d0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002d10:	691b      	ldr	r3, [r3, #16]
 8002d12:	431a      	orrs	r2, r3
 8002d14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002d18:	695b      	ldr	r3, [r3, #20]
 8002d1a:	431a      	orrs	r2, r3
 8002d1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002d20:	69db      	ldr	r3, [r3, #28]
 8002d22:	4313      	orrs	r3, r2
 8002d24:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002d28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	68db      	ldr	r3, [r3, #12]
 8002d30:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8002d34:	f021 010c 	bic.w	r1, r1, #12
 8002d38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002d3c:	681a      	ldr	r2, [r3, #0]
 8002d3e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8002d42:	430b      	orrs	r3, r1
 8002d44:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002d46:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	695b      	ldr	r3, [r3, #20]
 8002d4e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8002d52:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002d56:	6999      	ldr	r1, [r3, #24]
 8002d58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002d5c:	681a      	ldr	r2, [r3, #0]
 8002d5e:	ea40 0301 	orr.w	r3, r0, r1
 8002d62:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002d64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002d68:	681a      	ldr	r2, [r3, #0]
 8002d6a:	4b8f      	ldr	r3, [pc, #572]	@ (8002fa8 <UART_SetConfig+0x2cc>)
 8002d6c:	429a      	cmp	r2, r3
 8002d6e:	d005      	beq.n	8002d7c <UART_SetConfig+0xa0>
 8002d70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002d74:	681a      	ldr	r2, [r3, #0]
 8002d76:	4b8d      	ldr	r3, [pc, #564]	@ (8002fac <UART_SetConfig+0x2d0>)
 8002d78:	429a      	cmp	r2, r3
 8002d7a:	d104      	bne.n	8002d86 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002d7c:	f7fe ff0e 	bl	8001b9c <HAL_RCC_GetPCLK2Freq>
 8002d80:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8002d84:	e003      	b.n	8002d8e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002d86:	f7fe fef5 	bl	8001b74 <HAL_RCC_GetPCLK1Freq>
 8002d8a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002d8e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002d92:	69db      	ldr	r3, [r3, #28]
 8002d94:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002d98:	f040 810c 	bne.w	8002fb4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002d9c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002da0:	2200      	movs	r2, #0
 8002da2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8002da6:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8002daa:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8002dae:	4622      	mov	r2, r4
 8002db0:	462b      	mov	r3, r5
 8002db2:	1891      	adds	r1, r2, r2
 8002db4:	65b9      	str	r1, [r7, #88]	@ 0x58
 8002db6:	415b      	adcs	r3, r3
 8002db8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002dba:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8002dbe:	4621      	mov	r1, r4
 8002dc0:	eb12 0801 	adds.w	r8, r2, r1
 8002dc4:	4629      	mov	r1, r5
 8002dc6:	eb43 0901 	adc.w	r9, r3, r1
 8002dca:	f04f 0200 	mov.w	r2, #0
 8002dce:	f04f 0300 	mov.w	r3, #0
 8002dd2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002dd6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002dda:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002dde:	4690      	mov	r8, r2
 8002de0:	4699      	mov	r9, r3
 8002de2:	4623      	mov	r3, r4
 8002de4:	eb18 0303 	adds.w	r3, r8, r3
 8002de8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8002dec:	462b      	mov	r3, r5
 8002dee:	eb49 0303 	adc.w	r3, r9, r3
 8002df2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8002df6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002dfa:	685b      	ldr	r3, [r3, #4]
 8002dfc:	2200      	movs	r2, #0
 8002dfe:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8002e02:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8002e06:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8002e0a:	460b      	mov	r3, r1
 8002e0c:	18db      	adds	r3, r3, r3
 8002e0e:	653b      	str	r3, [r7, #80]	@ 0x50
 8002e10:	4613      	mov	r3, r2
 8002e12:	eb42 0303 	adc.w	r3, r2, r3
 8002e16:	657b      	str	r3, [r7, #84]	@ 0x54
 8002e18:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8002e1c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8002e20:	f7fd f9d6 	bl	80001d0 <__aeabi_uldivmod>
 8002e24:	4602      	mov	r2, r0
 8002e26:	460b      	mov	r3, r1
 8002e28:	4b61      	ldr	r3, [pc, #388]	@ (8002fb0 <UART_SetConfig+0x2d4>)
 8002e2a:	fba3 2302 	umull	r2, r3, r3, r2
 8002e2e:	095b      	lsrs	r3, r3, #5
 8002e30:	011c      	lsls	r4, r3, #4
 8002e32:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002e36:	2200      	movs	r2, #0
 8002e38:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002e3c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8002e40:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8002e44:	4642      	mov	r2, r8
 8002e46:	464b      	mov	r3, r9
 8002e48:	1891      	adds	r1, r2, r2
 8002e4a:	64b9      	str	r1, [r7, #72]	@ 0x48
 8002e4c:	415b      	adcs	r3, r3
 8002e4e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002e50:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8002e54:	4641      	mov	r1, r8
 8002e56:	eb12 0a01 	adds.w	sl, r2, r1
 8002e5a:	4649      	mov	r1, r9
 8002e5c:	eb43 0b01 	adc.w	fp, r3, r1
 8002e60:	f04f 0200 	mov.w	r2, #0
 8002e64:	f04f 0300 	mov.w	r3, #0
 8002e68:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002e6c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002e70:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002e74:	4692      	mov	sl, r2
 8002e76:	469b      	mov	fp, r3
 8002e78:	4643      	mov	r3, r8
 8002e7a:	eb1a 0303 	adds.w	r3, sl, r3
 8002e7e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002e82:	464b      	mov	r3, r9
 8002e84:	eb4b 0303 	adc.w	r3, fp, r3
 8002e88:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8002e8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002e90:	685b      	ldr	r3, [r3, #4]
 8002e92:	2200      	movs	r2, #0
 8002e94:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002e98:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8002e9c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8002ea0:	460b      	mov	r3, r1
 8002ea2:	18db      	adds	r3, r3, r3
 8002ea4:	643b      	str	r3, [r7, #64]	@ 0x40
 8002ea6:	4613      	mov	r3, r2
 8002ea8:	eb42 0303 	adc.w	r3, r2, r3
 8002eac:	647b      	str	r3, [r7, #68]	@ 0x44
 8002eae:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8002eb2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8002eb6:	f7fd f98b 	bl	80001d0 <__aeabi_uldivmod>
 8002eba:	4602      	mov	r2, r0
 8002ebc:	460b      	mov	r3, r1
 8002ebe:	4611      	mov	r1, r2
 8002ec0:	4b3b      	ldr	r3, [pc, #236]	@ (8002fb0 <UART_SetConfig+0x2d4>)
 8002ec2:	fba3 2301 	umull	r2, r3, r3, r1
 8002ec6:	095b      	lsrs	r3, r3, #5
 8002ec8:	2264      	movs	r2, #100	@ 0x64
 8002eca:	fb02 f303 	mul.w	r3, r2, r3
 8002ece:	1acb      	subs	r3, r1, r3
 8002ed0:	00db      	lsls	r3, r3, #3
 8002ed2:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8002ed6:	4b36      	ldr	r3, [pc, #216]	@ (8002fb0 <UART_SetConfig+0x2d4>)
 8002ed8:	fba3 2302 	umull	r2, r3, r3, r2
 8002edc:	095b      	lsrs	r3, r3, #5
 8002ede:	005b      	lsls	r3, r3, #1
 8002ee0:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8002ee4:	441c      	add	r4, r3
 8002ee6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002eea:	2200      	movs	r2, #0
 8002eec:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002ef0:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8002ef4:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8002ef8:	4642      	mov	r2, r8
 8002efa:	464b      	mov	r3, r9
 8002efc:	1891      	adds	r1, r2, r2
 8002efe:	63b9      	str	r1, [r7, #56]	@ 0x38
 8002f00:	415b      	adcs	r3, r3
 8002f02:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002f04:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8002f08:	4641      	mov	r1, r8
 8002f0a:	1851      	adds	r1, r2, r1
 8002f0c:	6339      	str	r1, [r7, #48]	@ 0x30
 8002f0e:	4649      	mov	r1, r9
 8002f10:	414b      	adcs	r3, r1
 8002f12:	637b      	str	r3, [r7, #52]	@ 0x34
 8002f14:	f04f 0200 	mov.w	r2, #0
 8002f18:	f04f 0300 	mov.w	r3, #0
 8002f1c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8002f20:	4659      	mov	r1, fp
 8002f22:	00cb      	lsls	r3, r1, #3
 8002f24:	4651      	mov	r1, sl
 8002f26:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002f2a:	4651      	mov	r1, sl
 8002f2c:	00ca      	lsls	r2, r1, #3
 8002f2e:	4610      	mov	r0, r2
 8002f30:	4619      	mov	r1, r3
 8002f32:	4603      	mov	r3, r0
 8002f34:	4642      	mov	r2, r8
 8002f36:	189b      	adds	r3, r3, r2
 8002f38:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002f3c:	464b      	mov	r3, r9
 8002f3e:	460a      	mov	r2, r1
 8002f40:	eb42 0303 	adc.w	r3, r2, r3
 8002f44:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002f48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f4c:	685b      	ldr	r3, [r3, #4]
 8002f4e:	2200      	movs	r2, #0
 8002f50:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8002f54:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8002f58:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8002f5c:	460b      	mov	r3, r1
 8002f5e:	18db      	adds	r3, r3, r3
 8002f60:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002f62:	4613      	mov	r3, r2
 8002f64:	eb42 0303 	adc.w	r3, r2, r3
 8002f68:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002f6a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002f6e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8002f72:	f7fd f92d 	bl	80001d0 <__aeabi_uldivmod>
 8002f76:	4602      	mov	r2, r0
 8002f78:	460b      	mov	r3, r1
 8002f7a:	4b0d      	ldr	r3, [pc, #52]	@ (8002fb0 <UART_SetConfig+0x2d4>)
 8002f7c:	fba3 1302 	umull	r1, r3, r3, r2
 8002f80:	095b      	lsrs	r3, r3, #5
 8002f82:	2164      	movs	r1, #100	@ 0x64
 8002f84:	fb01 f303 	mul.w	r3, r1, r3
 8002f88:	1ad3      	subs	r3, r2, r3
 8002f8a:	00db      	lsls	r3, r3, #3
 8002f8c:	3332      	adds	r3, #50	@ 0x32
 8002f8e:	4a08      	ldr	r2, [pc, #32]	@ (8002fb0 <UART_SetConfig+0x2d4>)
 8002f90:	fba2 2303 	umull	r2, r3, r2, r3
 8002f94:	095b      	lsrs	r3, r3, #5
 8002f96:	f003 0207 	and.w	r2, r3, #7
 8002f9a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	4422      	add	r2, r4
 8002fa2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002fa4:	e106      	b.n	80031b4 <UART_SetConfig+0x4d8>
 8002fa6:	bf00      	nop
 8002fa8:	40011000 	.word	0x40011000
 8002fac:	40011400 	.word	0x40011400
 8002fb0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002fb4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002fb8:	2200      	movs	r2, #0
 8002fba:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8002fbe:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8002fc2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8002fc6:	4642      	mov	r2, r8
 8002fc8:	464b      	mov	r3, r9
 8002fca:	1891      	adds	r1, r2, r2
 8002fcc:	6239      	str	r1, [r7, #32]
 8002fce:	415b      	adcs	r3, r3
 8002fd0:	627b      	str	r3, [r7, #36]	@ 0x24
 8002fd2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002fd6:	4641      	mov	r1, r8
 8002fd8:	1854      	adds	r4, r2, r1
 8002fda:	4649      	mov	r1, r9
 8002fdc:	eb43 0501 	adc.w	r5, r3, r1
 8002fe0:	f04f 0200 	mov.w	r2, #0
 8002fe4:	f04f 0300 	mov.w	r3, #0
 8002fe8:	00eb      	lsls	r3, r5, #3
 8002fea:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002fee:	00e2      	lsls	r2, r4, #3
 8002ff0:	4614      	mov	r4, r2
 8002ff2:	461d      	mov	r5, r3
 8002ff4:	4643      	mov	r3, r8
 8002ff6:	18e3      	adds	r3, r4, r3
 8002ff8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8002ffc:	464b      	mov	r3, r9
 8002ffe:	eb45 0303 	adc.w	r3, r5, r3
 8003002:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003006:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800300a:	685b      	ldr	r3, [r3, #4]
 800300c:	2200      	movs	r2, #0
 800300e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003012:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003016:	f04f 0200 	mov.w	r2, #0
 800301a:	f04f 0300 	mov.w	r3, #0
 800301e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003022:	4629      	mov	r1, r5
 8003024:	008b      	lsls	r3, r1, #2
 8003026:	4621      	mov	r1, r4
 8003028:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800302c:	4621      	mov	r1, r4
 800302e:	008a      	lsls	r2, r1, #2
 8003030:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8003034:	f7fd f8cc 	bl	80001d0 <__aeabi_uldivmod>
 8003038:	4602      	mov	r2, r0
 800303a:	460b      	mov	r3, r1
 800303c:	4b60      	ldr	r3, [pc, #384]	@ (80031c0 <UART_SetConfig+0x4e4>)
 800303e:	fba3 2302 	umull	r2, r3, r3, r2
 8003042:	095b      	lsrs	r3, r3, #5
 8003044:	011c      	lsls	r4, r3, #4
 8003046:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800304a:	2200      	movs	r2, #0
 800304c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003050:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003054:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8003058:	4642      	mov	r2, r8
 800305a:	464b      	mov	r3, r9
 800305c:	1891      	adds	r1, r2, r2
 800305e:	61b9      	str	r1, [r7, #24]
 8003060:	415b      	adcs	r3, r3
 8003062:	61fb      	str	r3, [r7, #28]
 8003064:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003068:	4641      	mov	r1, r8
 800306a:	1851      	adds	r1, r2, r1
 800306c:	6139      	str	r1, [r7, #16]
 800306e:	4649      	mov	r1, r9
 8003070:	414b      	adcs	r3, r1
 8003072:	617b      	str	r3, [r7, #20]
 8003074:	f04f 0200 	mov.w	r2, #0
 8003078:	f04f 0300 	mov.w	r3, #0
 800307c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003080:	4659      	mov	r1, fp
 8003082:	00cb      	lsls	r3, r1, #3
 8003084:	4651      	mov	r1, sl
 8003086:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800308a:	4651      	mov	r1, sl
 800308c:	00ca      	lsls	r2, r1, #3
 800308e:	4610      	mov	r0, r2
 8003090:	4619      	mov	r1, r3
 8003092:	4603      	mov	r3, r0
 8003094:	4642      	mov	r2, r8
 8003096:	189b      	adds	r3, r3, r2
 8003098:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800309c:	464b      	mov	r3, r9
 800309e:	460a      	mov	r2, r1
 80030a0:	eb42 0303 	adc.w	r3, r2, r3
 80030a4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80030a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80030ac:	685b      	ldr	r3, [r3, #4]
 80030ae:	2200      	movs	r2, #0
 80030b0:	67bb      	str	r3, [r7, #120]	@ 0x78
 80030b2:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80030b4:	f04f 0200 	mov.w	r2, #0
 80030b8:	f04f 0300 	mov.w	r3, #0
 80030bc:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80030c0:	4649      	mov	r1, r9
 80030c2:	008b      	lsls	r3, r1, #2
 80030c4:	4641      	mov	r1, r8
 80030c6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80030ca:	4641      	mov	r1, r8
 80030cc:	008a      	lsls	r2, r1, #2
 80030ce:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80030d2:	f7fd f87d 	bl	80001d0 <__aeabi_uldivmod>
 80030d6:	4602      	mov	r2, r0
 80030d8:	460b      	mov	r3, r1
 80030da:	4611      	mov	r1, r2
 80030dc:	4b38      	ldr	r3, [pc, #224]	@ (80031c0 <UART_SetConfig+0x4e4>)
 80030de:	fba3 2301 	umull	r2, r3, r3, r1
 80030e2:	095b      	lsrs	r3, r3, #5
 80030e4:	2264      	movs	r2, #100	@ 0x64
 80030e6:	fb02 f303 	mul.w	r3, r2, r3
 80030ea:	1acb      	subs	r3, r1, r3
 80030ec:	011b      	lsls	r3, r3, #4
 80030ee:	3332      	adds	r3, #50	@ 0x32
 80030f0:	4a33      	ldr	r2, [pc, #204]	@ (80031c0 <UART_SetConfig+0x4e4>)
 80030f2:	fba2 2303 	umull	r2, r3, r2, r3
 80030f6:	095b      	lsrs	r3, r3, #5
 80030f8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80030fc:	441c      	add	r4, r3
 80030fe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003102:	2200      	movs	r2, #0
 8003104:	673b      	str	r3, [r7, #112]	@ 0x70
 8003106:	677a      	str	r2, [r7, #116]	@ 0x74
 8003108:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800310c:	4642      	mov	r2, r8
 800310e:	464b      	mov	r3, r9
 8003110:	1891      	adds	r1, r2, r2
 8003112:	60b9      	str	r1, [r7, #8]
 8003114:	415b      	adcs	r3, r3
 8003116:	60fb      	str	r3, [r7, #12]
 8003118:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800311c:	4641      	mov	r1, r8
 800311e:	1851      	adds	r1, r2, r1
 8003120:	6039      	str	r1, [r7, #0]
 8003122:	4649      	mov	r1, r9
 8003124:	414b      	adcs	r3, r1
 8003126:	607b      	str	r3, [r7, #4]
 8003128:	f04f 0200 	mov.w	r2, #0
 800312c:	f04f 0300 	mov.w	r3, #0
 8003130:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003134:	4659      	mov	r1, fp
 8003136:	00cb      	lsls	r3, r1, #3
 8003138:	4651      	mov	r1, sl
 800313a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800313e:	4651      	mov	r1, sl
 8003140:	00ca      	lsls	r2, r1, #3
 8003142:	4610      	mov	r0, r2
 8003144:	4619      	mov	r1, r3
 8003146:	4603      	mov	r3, r0
 8003148:	4642      	mov	r2, r8
 800314a:	189b      	adds	r3, r3, r2
 800314c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800314e:	464b      	mov	r3, r9
 8003150:	460a      	mov	r2, r1
 8003152:	eb42 0303 	adc.w	r3, r2, r3
 8003156:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003158:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800315c:	685b      	ldr	r3, [r3, #4]
 800315e:	2200      	movs	r2, #0
 8003160:	663b      	str	r3, [r7, #96]	@ 0x60
 8003162:	667a      	str	r2, [r7, #100]	@ 0x64
 8003164:	f04f 0200 	mov.w	r2, #0
 8003168:	f04f 0300 	mov.w	r3, #0
 800316c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8003170:	4649      	mov	r1, r9
 8003172:	008b      	lsls	r3, r1, #2
 8003174:	4641      	mov	r1, r8
 8003176:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800317a:	4641      	mov	r1, r8
 800317c:	008a      	lsls	r2, r1, #2
 800317e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8003182:	f7fd f825 	bl	80001d0 <__aeabi_uldivmod>
 8003186:	4602      	mov	r2, r0
 8003188:	460b      	mov	r3, r1
 800318a:	4b0d      	ldr	r3, [pc, #52]	@ (80031c0 <UART_SetConfig+0x4e4>)
 800318c:	fba3 1302 	umull	r1, r3, r3, r2
 8003190:	095b      	lsrs	r3, r3, #5
 8003192:	2164      	movs	r1, #100	@ 0x64
 8003194:	fb01 f303 	mul.w	r3, r1, r3
 8003198:	1ad3      	subs	r3, r2, r3
 800319a:	011b      	lsls	r3, r3, #4
 800319c:	3332      	adds	r3, #50	@ 0x32
 800319e:	4a08      	ldr	r2, [pc, #32]	@ (80031c0 <UART_SetConfig+0x4e4>)
 80031a0:	fba2 2303 	umull	r2, r3, r2, r3
 80031a4:	095b      	lsrs	r3, r3, #5
 80031a6:	f003 020f 	and.w	r2, r3, #15
 80031aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	4422      	add	r2, r4
 80031b2:	609a      	str	r2, [r3, #8]
}
 80031b4:	bf00      	nop
 80031b6:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80031ba:	46bd      	mov	sp, r7
 80031bc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80031c0:	51eb851f 	.word	0x51eb851f

080031c4 <__NVIC_SetPriority>:
{
 80031c4:	b480      	push	{r7}
 80031c6:	b083      	sub	sp, #12
 80031c8:	af00      	add	r7, sp, #0
 80031ca:	4603      	mov	r3, r0
 80031cc:	6039      	str	r1, [r7, #0]
 80031ce:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80031d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031d4:	2b00      	cmp	r3, #0
 80031d6:	db0a      	blt.n	80031ee <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80031d8:	683b      	ldr	r3, [r7, #0]
 80031da:	b2da      	uxtb	r2, r3
 80031dc:	490c      	ldr	r1, [pc, #48]	@ (8003210 <__NVIC_SetPriority+0x4c>)
 80031de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80031e2:	0112      	lsls	r2, r2, #4
 80031e4:	b2d2      	uxtb	r2, r2
 80031e6:	440b      	add	r3, r1
 80031e8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80031ec:	e00a      	b.n	8003204 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80031ee:	683b      	ldr	r3, [r7, #0]
 80031f0:	b2da      	uxtb	r2, r3
 80031f2:	4908      	ldr	r1, [pc, #32]	@ (8003214 <__NVIC_SetPriority+0x50>)
 80031f4:	79fb      	ldrb	r3, [r7, #7]
 80031f6:	f003 030f 	and.w	r3, r3, #15
 80031fa:	3b04      	subs	r3, #4
 80031fc:	0112      	lsls	r2, r2, #4
 80031fe:	b2d2      	uxtb	r2, r2
 8003200:	440b      	add	r3, r1
 8003202:	761a      	strb	r2, [r3, #24]
}
 8003204:	bf00      	nop
 8003206:	370c      	adds	r7, #12
 8003208:	46bd      	mov	sp, r7
 800320a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800320e:	4770      	bx	lr
 8003210:	e000e100 	.word	0xe000e100
 8003214:	e000ed00 	.word	0xe000ed00

08003218 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8003218:	b580      	push	{r7, lr}
 800321a:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 800321c:	4b05      	ldr	r3, [pc, #20]	@ (8003234 <SysTick_Handler+0x1c>)
 800321e:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8003220:	f001 fd46 	bl	8004cb0 <xTaskGetSchedulerState>
 8003224:	4603      	mov	r3, r0
 8003226:	2b01      	cmp	r3, #1
 8003228:	d001      	beq.n	800322e <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800322a:	f002 fb3d 	bl	80058a8 <xPortSysTickHandler>
  }
}
 800322e:	bf00      	nop
 8003230:	bd80      	pop	{r7, pc}
 8003232:	bf00      	nop
 8003234:	e000e010 	.word	0xe000e010

08003238 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8003238:	b580      	push	{r7, lr}
 800323a:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800323c:	2100      	movs	r1, #0
 800323e:	f06f 0004 	mvn.w	r0, #4
 8003242:	f7ff ffbf 	bl	80031c4 <__NVIC_SetPriority>
#endif
}
 8003246:	bf00      	nop
 8003248:	bd80      	pop	{r7, pc}
	...

0800324c <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800324c:	b480      	push	{r7}
 800324e:	b083      	sub	sp, #12
 8003250:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003252:	f3ef 8305 	mrs	r3, IPSR
 8003256:	603b      	str	r3, [r7, #0]
  return(result);
 8003258:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800325a:	2b00      	cmp	r3, #0
 800325c:	d003      	beq.n	8003266 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800325e:	f06f 0305 	mvn.w	r3, #5
 8003262:	607b      	str	r3, [r7, #4]
 8003264:	e00c      	b.n	8003280 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8003266:	4b0a      	ldr	r3, [pc, #40]	@ (8003290 <osKernelInitialize+0x44>)
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	2b00      	cmp	r3, #0
 800326c:	d105      	bne.n	800327a <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800326e:	4b08      	ldr	r3, [pc, #32]	@ (8003290 <osKernelInitialize+0x44>)
 8003270:	2201      	movs	r2, #1
 8003272:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8003274:	2300      	movs	r3, #0
 8003276:	607b      	str	r3, [r7, #4]
 8003278:	e002      	b.n	8003280 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 800327a:	f04f 33ff 	mov.w	r3, #4294967295
 800327e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8003280:	687b      	ldr	r3, [r7, #4]
}
 8003282:	4618      	mov	r0, r3
 8003284:	370c      	adds	r7, #12
 8003286:	46bd      	mov	sp, r7
 8003288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800328c:	4770      	bx	lr
 800328e:	bf00      	nop
 8003290:	2000012c 	.word	0x2000012c

08003294 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8003294:	b580      	push	{r7, lr}
 8003296:	b082      	sub	sp, #8
 8003298:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800329a:	f3ef 8305 	mrs	r3, IPSR
 800329e:	603b      	str	r3, [r7, #0]
  return(result);
 80032a0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d003      	beq.n	80032ae <osKernelStart+0x1a>
    stat = osErrorISR;
 80032a6:	f06f 0305 	mvn.w	r3, #5
 80032aa:	607b      	str	r3, [r7, #4]
 80032ac:	e010      	b.n	80032d0 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80032ae:	4b0b      	ldr	r3, [pc, #44]	@ (80032dc <osKernelStart+0x48>)
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	2b01      	cmp	r3, #1
 80032b4:	d109      	bne.n	80032ca <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80032b6:	f7ff ffbf 	bl	8003238 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80032ba:	4b08      	ldr	r3, [pc, #32]	@ (80032dc <osKernelStart+0x48>)
 80032bc:	2202      	movs	r2, #2
 80032be:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80032c0:	f001 f892 	bl	80043e8 <vTaskStartScheduler>
      stat = osOK;
 80032c4:	2300      	movs	r3, #0
 80032c6:	607b      	str	r3, [r7, #4]
 80032c8:	e002      	b.n	80032d0 <osKernelStart+0x3c>
    } else {
      stat = osError;
 80032ca:	f04f 33ff 	mov.w	r3, #4294967295
 80032ce:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80032d0:	687b      	ldr	r3, [r7, #4]
}
 80032d2:	4618      	mov	r0, r3
 80032d4:	3708      	adds	r7, #8
 80032d6:	46bd      	mov	sp, r7
 80032d8:	bd80      	pop	{r7, pc}
 80032da:	bf00      	nop
 80032dc:	2000012c 	.word	0x2000012c

080032e0 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80032e0:	b580      	push	{r7, lr}
 80032e2:	b08e      	sub	sp, #56	@ 0x38
 80032e4:	af04      	add	r7, sp, #16
 80032e6:	60f8      	str	r0, [r7, #12]
 80032e8:	60b9      	str	r1, [r7, #8]
 80032ea:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80032ec:	2300      	movs	r3, #0
 80032ee:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80032f0:	f3ef 8305 	mrs	r3, IPSR
 80032f4:	617b      	str	r3, [r7, #20]
  return(result);
 80032f6:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	d17e      	bne.n	80033fa <osThreadNew+0x11a>
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d07b      	beq.n	80033fa <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8003302:	2380      	movs	r3, #128	@ 0x80
 8003304:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8003306:	2318      	movs	r3, #24
 8003308:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800330a:	2300      	movs	r3, #0
 800330c:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800330e:	f04f 33ff 	mov.w	r3, #4294967295
 8003312:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	2b00      	cmp	r3, #0
 8003318:	d045      	beq.n	80033a6 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	2b00      	cmp	r3, #0
 8003320:	d002      	beq.n	8003328 <osThreadNew+0x48>
        name = attr->name;
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	699b      	ldr	r3, [r3, #24]
 800332c:	2b00      	cmp	r3, #0
 800332e:	d002      	beq.n	8003336 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	699b      	ldr	r3, [r3, #24]
 8003334:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8003336:	69fb      	ldr	r3, [r7, #28]
 8003338:	2b00      	cmp	r3, #0
 800333a:	d008      	beq.n	800334e <osThreadNew+0x6e>
 800333c:	69fb      	ldr	r3, [r7, #28]
 800333e:	2b38      	cmp	r3, #56	@ 0x38
 8003340:	d805      	bhi.n	800334e <osThreadNew+0x6e>
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	685b      	ldr	r3, [r3, #4]
 8003346:	f003 0301 	and.w	r3, r3, #1
 800334a:	2b00      	cmp	r3, #0
 800334c:	d001      	beq.n	8003352 <osThreadNew+0x72>
        return (NULL);
 800334e:	2300      	movs	r3, #0
 8003350:	e054      	b.n	80033fc <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	695b      	ldr	r3, [r3, #20]
 8003356:	2b00      	cmp	r3, #0
 8003358:	d003      	beq.n	8003362 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	695b      	ldr	r3, [r3, #20]
 800335e:	089b      	lsrs	r3, r3, #2
 8003360:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	689b      	ldr	r3, [r3, #8]
 8003366:	2b00      	cmp	r3, #0
 8003368:	d00e      	beq.n	8003388 <osThreadNew+0xa8>
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	68db      	ldr	r3, [r3, #12]
 800336e:	2ba7      	cmp	r3, #167	@ 0xa7
 8003370:	d90a      	bls.n	8003388 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8003376:	2b00      	cmp	r3, #0
 8003378:	d006      	beq.n	8003388 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	695b      	ldr	r3, [r3, #20]
 800337e:	2b00      	cmp	r3, #0
 8003380:	d002      	beq.n	8003388 <osThreadNew+0xa8>
        mem = 1;
 8003382:	2301      	movs	r3, #1
 8003384:	61bb      	str	r3, [r7, #24]
 8003386:	e010      	b.n	80033aa <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	689b      	ldr	r3, [r3, #8]
 800338c:	2b00      	cmp	r3, #0
 800338e:	d10c      	bne.n	80033aa <osThreadNew+0xca>
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	68db      	ldr	r3, [r3, #12]
 8003394:	2b00      	cmp	r3, #0
 8003396:	d108      	bne.n	80033aa <osThreadNew+0xca>
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	691b      	ldr	r3, [r3, #16]
 800339c:	2b00      	cmp	r3, #0
 800339e:	d104      	bne.n	80033aa <osThreadNew+0xca>
          mem = 0;
 80033a0:	2300      	movs	r3, #0
 80033a2:	61bb      	str	r3, [r7, #24]
 80033a4:	e001      	b.n	80033aa <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 80033a6:	2300      	movs	r3, #0
 80033a8:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80033aa:	69bb      	ldr	r3, [r7, #24]
 80033ac:	2b01      	cmp	r3, #1
 80033ae:	d110      	bne.n	80033d2 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 80033b4:	687a      	ldr	r2, [r7, #4]
 80033b6:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80033b8:	9202      	str	r2, [sp, #8]
 80033ba:	9301      	str	r3, [sp, #4]
 80033bc:	69fb      	ldr	r3, [r7, #28]
 80033be:	9300      	str	r3, [sp, #0]
 80033c0:	68bb      	ldr	r3, [r7, #8]
 80033c2:	6a3a      	ldr	r2, [r7, #32]
 80033c4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80033c6:	68f8      	ldr	r0, [r7, #12]
 80033c8:	f000 fe1a 	bl	8004000 <xTaskCreateStatic>
 80033cc:	4603      	mov	r3, r0
 80033ce:	613b      	str	r3, [r7, #16]
 80033d0:	e013      	b.n	80033fa <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 80033d2:	69bb      	ldr	r3, [r7, #24]
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d110      	bne.n	80033fa <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80033d8:	6a3b      	ldr	r3, [r7, #32]
 80033da:	b29a      	uxth	r2, r3
 80033dc:	f107 0310 	add.w	r3, r7, #16
 80033e0:	9301      	str	r3, [sp, #4]
 80033e2:	69fb      	ldr	r3, [r7, #28]
 80033e4:	9300      	str	r3, [sp, #0]
 80033e6:	68bb      	ldr	r3, [r7, #8]
 80033e8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80033ea:	68f8      	ldr	r0, [r7, #12]
 80033ec:	f000 fe68 	bl	80040c0 <xTaskCreate>
 80033f0:	4603      	mov	r3, r0
 80033f2:	2b01      	cmp	r3, #1
 80033f4:	d001      	beq.n	80033fa <osThreadNew+0x11a>
            hTask = NULL;
 80033f6:	2300      	movs	r3, #0
 80033f8:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 80033fa:	693b      	ldr	r3, [r7, #16]
}
 80033fc:	4618      	mov	r0, r3
 80033fe:	3728      	adds	r7, #40	@ 0x28
 8003400:	46bd      	mov	sp, r7
 8003402:	bd80      	pop	{r7, pc}

08003404 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8003404:	b580      	push	{r7, lr}
 8003406:	b084      	sub	sp, #16
 8003408:	af00      	add	r7, sp, #0
 800340a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800340c:	f3ef 8305 	mrs	r3, IPSR
 8003410:	60bb      	str	r3, [r7, #8]
  return(result);
 8003412:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8003414:	2b00      	cmp	r3, #0
 8003416:	d003      	beq.n	8003420 <osDelay+0x1c>
    stat = osErrorISR;
 8003418:	f06f 0305 	mvn.w	r3, #5
 800341c:	60fb      	str	r3, [r7, #12]
 800341e:	e007      	b.n	8003430 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8003420:	2300      	movs	r3, #0
 8003422:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	2b00      	cmp	r3, #0
 8003428:	d002      	beq.n	8003430 <osDelay+0x2c>
      vTaskDelay(ticks);
 800342a:	6878      	ldr	r0, [r7, #4]
 800342c:	f000 ffa6 	bl	800437c <vTaskDelay>
    }
  }

  return (stat);
 8003430:	68fb      	ldr	r3, [r7, #12]
}
 8003432:	4618      	mov	r0, r3
 8003434:	3710      	adds	r7, #16
 8003436:	46bd      	mov	sp, r7
 8003438:	bd80      	pop	{r7, pc}
	...

0800343c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800343c:	b480      	push	{r7}
 800343e:	b085      	sub	sp, #20
 8003440:	af00      	add	r7, sp, #0
 8003442:	60f8      	str	r0, [r7, #12]
 8003444:	60b9      	str	r1, [r7, #8]
 8003446:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	4a07      	ldr	r2, [pc, #28]	@ (8003468 <vApplicationGetIdleTaskMemory+0x2c>)
 800344c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800344e:	68bb      	ldr	r3, [r7, #8]
 8003450:	4a06      	ldr	r2, [pc, #24]	@ (800346c <vApplicationGetIdleTaskMemory+0x30>)
 8003452:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	2280      	movs	r2, #128	@ 0x80
 8003458:	601a      	str	r2, [r3, #0]
}
 800345a:	bf00      	nop
 800345c:	3714      	adds	r7, #20
 800345e:	46bd      	mov	sp, r7
 8003460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003464:	4770      	bx	lr
 8003466:	bf00      	nop
 8003468:	20000130 	.word	0x20000130
 800346c:	200001d8 	.word	0x200001d8

08003470 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8003470:	b480      	push	{r7}
 8003472:	b085      	sub	sp, #20
 8003474:	af00      	add	r7, sp, #0
 8003476:	60f8      	str	r0, [r7, #12]
 8003478:	60b9      	str	r1, [r7, #8]
 800347a:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	4a07      	ldr	r2, [pc, #28]	@ (800349c <vApplicationGetTimerTaskMemory+0x2c>)
 8003480:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8003482:	68bb      	ldr	r3, [r7, #8]
 8003484:	4a06      	ldr	r2, [pc, #24]	@ (80034a0 <vApplicationGetTimerTaskMemory+0x30>)
 8003486:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800348e:	601a      	str	r2, [r3, #0]
}
 8003490:	bf00      	nop
 8003492:	3714      	adds	r7, #20
 8003494:	46bd      	mov	sp, r7
 8003496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800349a:	4770      	bx	lr
 800349c:	200003d8 	.word	0x200003d8
 80034a0:	20000480 	.word	0x20000480

080034a4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80034a4:	b480      	push	{r7}
 80034a6:	b083      	sub	sp, #12
 80034a8:	af00      	add	r7, sp, #0
 80034aa:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	f103 0208 	add.w	r2, r3, #8
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	f04f 32ff 	mov.w	r2, #4294967295
 80034bc:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	f103 0208 	add.w	r2, r3, #8
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	f103 0208 	add.w	r2, r3, #8
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	2200      	movs	r2, #0
 80034d6:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80034d8:	bf00      	nop
 80034da:	370c      	adds	r7, #12
 80034dc:	46bd      	mov	sp, r7
 80034de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e2:	4770      	bx	lr

080034e4 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80034e4:	b480      	push	{r7}
 80034e6:	b083      	sub	sp, #12
 80034e8:	af00      	add	r7, sp, #0
 80034ea:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	2200      	movs	r2, #0
 80034f0:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80034f2:	bf00      	nop
 80034f4:	370c      	adds	r7, #12
 80034f6:	46bd      	mov	sp, r7
 80034f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034fc:	4770      	bx	lr

080034fe <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80034fe:	b480      	push	{r7}
 8003500:	b085      	sub	sp, #20
 8003502:	af00      	add	r7, sp, #0
 8003504:	6078      	str	r0, [r7, #4]
 8003506:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	685b      	ldr	r3, [r3, #4]
 800350c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800350e:	683b      	ldr	r3, [r7, #0]
 8003510:	68fa      	ldr	r2, [r7, #12]
 8003512:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	689a      	ldr	r2, [r3, #8]
 8003518:	683b      	ldr	r3, [r7, #0]
 800351a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	689b      	ldr	r3, [r3, #8]
 8003520:	683a      	ldr	r2, [r7, #0]
 8003522:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	683a      	ldr	r2, [r7, #0]
 8003528:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800352a:	683b      	ldr	r3, [r7, #0]
 800352c:	687a      	ldr	r2, [r7, #4]
 800352e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	1c5a      	adds	r2, r3, #1
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	601a      	str	r2, [r3, #0]
}
 800353a:	bf00      	nop
 800353c:	3714      	adds	r7, #20
 800353e:	46bd      	mov	sp, r7
 8003540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003544:	4770      	bx	lr

08003546 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003546:	b480      	push	{r7}
 8003548:	b085      	sub	sp, #20
 800354a:	af00      	add	r7, sp, #0
 800354c:	6078      	str	r0, [r7, #4]
 800354e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8003550:	683b      	ldr	r3, [r7, #0]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8003556:	68bb      	ldr	r3, [r7, #8]
 8003558:	f1b3 3fff 	cmp.w	r3, #4294967295
 800355c:	d103      	bne.n	8003566 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	691b      	ldr	r3, [r3, #16]
 8003562:	60fb      	str	r3, [r7, #12]
 8003564:	e00c      	b.n	8003580 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	3308      	adds	r3, #8
 800356a:	60fb      	str	r3, [r7, #12]
 800356c:	e002      	b.n	8003574 <vListInsert+0x2e>
 800356e:	68fb      	ldr	r3, [r7, #12]
 8003570:	685b      	ldr	r3, [r3, #4]
 8003572:	60fb      	str	r3, [r7, #12]
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	685b      	ldr	r3, [r3, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	68ba      	ldr	r2, [r7, #8]
 800357c:	429a      	cmp	r2, r3
 800357e:	d2f6      	bcs.n	800356e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8003580:	68fb      	ldr	r3, [r7, #12]
 8003582:	685a      	ldr	r2, [r3, #4]
 8003584:	683b      	ldr	r3, [r7, #0]
 8003586:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8003588:	683b      	ldr	r3, [r7, #0]
 800358a:	685b      	ldr	r3, [r3, #4]
 800358c:	683a      	ldr	r2, [r7, #0]
 800358e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8003590:	683b      	ldr	r3, [r7, #0]
 8003592:	68fa      	ldr	r2, [r7, #12]
 8003594:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	683a      	ldr	r2, [r7, #0]
 800359a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800359c:	683b      	ldr	r3, [r7, #0]
 800359e:	687a      	ldr	r2, [r7, #4]
 80035a0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	1c5a      	adds	r2, r3, #1
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	601a      	str	r2, [r3, #0]
}
 80035ac:	bf00      	nop
 80035ae:	3714      	adds	r7, #20
 80035b0:	46bd      	mov	sp, r7
 80035b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b6:	4770      	bx	lr

080035b8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80035b8:	b480      	push	{r7}
 80035ba:	b085      	sub	sp, #20
 80035bc:	af00      	add	r7, sp, #0
 80035be:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	691b      	ldr	r3, [r3, #16]
 80035c4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	685b      	ldr	r3, [r3, #4]
 80035ca:	687a      	ldr	r2, [r7, #4]
 80035cc:	6892      	ldr	r2, [r2, #8]
 80035ce:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	689b      	ldr	r3, [r3, #8]
 80035d4:	687a      	ldr	r2, [r7, #4]
 80035d6:	6852      	ldr	r2, [r2, #4]
 80035d8:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	685b      	ldr	r3, [r3, #4]
 80035de:	687a      	ldr	r2, [r7, #4]
 80035e0:	429a      	cmp	r2, r3
 80035e2:	d103      	bne.n	80035ec <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	689a      	ldr	r2, [r3, #8]
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	2200      	movs	r2, #0
 80035f0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	1e5a      	subs	r2, r3, #1
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	681b      	ldr	r3, [r3, #0]
}
 8003600:	4618      	mov	r0, r3
 8003602:	3714      	adds	r7, #20
 8003604:	46bd      	mov	sp, r7
 8003606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800360a:	4770      	bx	lr

0800360c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800360c:	b580      	push	{r7, lr}
 800360e:	b084      	sub	sp, #16
 8003610:	af00      	add	r7, sp, #0
 8003612:	6078      	str	r0, [r7, #4]
 8003614:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800361a:	68fb      	ldr	r3, [r7, #12]
 800361c:	2b00      	cmp	r3, #0
 800361e:	d10b      	bne.n	8003638 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8003620:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003624:	f383 8811 	msr	BASEPRI, r3
 8003628:	f3bf 8f6f 	isb	sy
 800362c:	f3bf 8f4f 	dsb	sy
 8003630:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8003632:	bf00      	nop
 8003634:	bf00      	nop
 8003636:	e7fd      	b.n	8003634 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8003638:	f002 f8a6 	bl	8005788 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	681a      	ldr	r2, [r3, #0]
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003644:	68f9      	ldr	r1, [r7, #12]
 8003646:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8003648:	fb01 f303 	mul.w	r3, r1, r3
 800364c:	441a      	add	r2, r3
 800364e:	68fb      	ldr	r3, [r7, #12]
 8003650:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	2200      	movs	r2, #0
 8003656:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	681a      	ldr	r2, [r3, #0]
 800365c:	68fb      	ldr	r3, [r7, #12]
 800365e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	681a      	ldr	r2, [r3, #0]
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003668:	3b01      	subs	r3, #1
 800366a:	68f9      	ldr	r1, [r7, #12]
 800366c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800366e:	fb01 f303 	mul.w	r3, r1, r3
 8003672:	441a      	add	r2, r3
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	22ff      	movs	r2, #255	@ 0xff
 800367c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8003680:	68fb      	ldr	r3, [r7, #12]
 8003682:	22ff      	movs	r2, #255	@ 0xff
 8003684:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8003688:	683b      	ldr	r3, [r7, #0]
 800368a:	2b00      	cmp	r3, #0
 800368c:	d114      	bne.n	80036b8 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	691b      	ldr	r3, [r3, #16]
 8003692:	2b00      	cmp	r3, #0
 8003694:	d01a      	beq.n	80036cc <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	3310      	adds	r3, #16
 800369a:	4618      	mov	r0, r3
 800369c:	f001 f942 	bl	8004924 <xTaskRemoveFromEventList>
 80036a0:	4603      	mov	r3, r0
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d012      	beq.n	80036cc <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80036a6:	4b0d      	ldr	r3, [pc, #52]	@ (80036dc <xQueueGenericReset+0xd0>)
 80036a8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80036ac:	601a      	str	r2, [r3, #0]
 80036ae:	f3bf 8f4f 	dsb	sy
 80036b2:	f3bf 8f6f 	isb	sy
 80036b6:	e009      	b.n	80036cc <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	3310      	adds	r3, #16
 80036bc:	4618      	mov	r0, r3
 80036be:	f7ff fef1 	bl	80034a4 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	3324      	adds	r3, #36	@ 0x24
 80036c6:	4618      	mov	r0, r3
 80036c8:	f7ff feec 	bl	80034a4 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80036cc:	f002 f88e 	bl	80057ec <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80036d0:	2301      	movs	r3, #1
}
 80036d2:	4618      	mov	r0, r3
 80036d4:	3710      	adds	r7, #16
 80036d6:	46bd      	mov	sp, r7
 80036d8:	bd80      	pop	{r7, pc}
 80036da:	bf00      	nop
 80036dc:	e000ed04 	.word	0xe000ed04

080036e0 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80036e0:	b580      	push	{r7, lr}
 80036e2:	b08e      	sub	sp, #56	@ 0x38
 80036e4:	af02      	add	r7, sp, #8
 80036e6:	60f8      	str	r0, [r7, #12]
 80036e8:	60b9      	str	r1, [r7, #8]
 80036ea:	607a      	str	r2, [r7, #4]
 80036ec:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d10b      	bne.n	800370c <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 80036f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80036f8:	f383 8811 	msr	BASEPRI, r3
 80036fc:	f3bf 8f6f 	isb	sy
 8003700:	f3bf 8f4f 	dsb	sy
 8003704:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8003706:	bf00      	nop
 8003708:	bf00      	nop
 800370a:	e7fd      	b.n	8003708 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800370c:	683b      	ldr	r3, [r7, #0]
 800370e:	2b00      	cmp	r3, #0
 8003710:	d10b      	bne.n	800372a <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8003712:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003716:	f383 8811 	msr	BASEPRI, r3
 800371a:	f3bf 8f6f 	isb	sy
 800371e:	f3bf 8f4f 	dsb	sy
 8003722:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8003724:	bf00      	nop
 8003726:	bf00      	nop
 8003728:	e7fd      	b.n	8003726 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	2b00      	cmp	r3, #0
 800372e:	d002      	beq.n	8003736 <xQueueGenericCreateStatic+0x56>
 8003730:	68bb      	ldr	r3, [r7, #8]
 8003732:	2b00      	cmp	r3, #0
 8003734:	d001      	beq.n	800373a <xQueueGenericCreateStatic+0x5a>
 8003736:	2301      	movs	r3, #1
 8003738:	e000      	b.n	800373c <xQueueGenericCreateStatic+0x5c>
 800373a:	2300      	movs	r3, #0
 800373c:	2b00      	cmp	r3, #0
 800373e:	d10b      	bne.n	8003758 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8003740:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003744:	f383 8811 	msr	BASEPRI, r3
 8003748:	f3bf 8f6f 	isb	sy
 800374c:	f3bf 8f4f 	dsb	sy
 8003750:	623b      	str	r3, [r7, #32]
}
 8003752:	bf00      	nop
 8003754:	bf00      	nop
 8003756:	e7fd      	b.n	8003754 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	2b00      	cmp	r3, #0
 800375c:	d102      	bne.n	8003764 <xQueueGenericCreateStatic+0x84>
 800375e:	68bb      	ldr	r3, [r7, #8]
 8003760:	2b00      	cmp	r3, #0
 8003762:	d101      	bne.n	8003768 <xQueueGenericCreateStatic+0x88>
 8003764:	2301      	movs	r3, #1
 8003766:	e000      	b.n	800376a <xQueueGenericCreateStatic+0x8a>
 8003768:	2300      	movs	r3, #0
 800376a:	2b00      	cmp	r3, #0
 800376c:	d10b      	bne.n	8003786 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800376e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003772:	f383 8811 	msr	BASEPRI, r3
 8003776:	f3bf 8f6f 	isb	sy
 800377a:	f3bf 8f4f 	dsb	sy
 800377e:	61fb      	str	r3, [r7, #28]
}
 8003780:	bf00      	nop
 8003782:	bf00      	nop
 8003784:	e7fd      	b.n	8003782 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8003786:	2350      	movs	r3, #80	@ 0x50
 8003788:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800378a:	697b      	ldr	r3, [r7, #20]
 800378c:	2b50      	cmp	r3, #80	@ 0x50
 800378e:	d00b      	beq.n	80037a8 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8003790:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003794:	f383 8811 	msr	BASEPRI, r3
 8003798:	f3bf 8f6f 	isb	sy
 800379c:	f3bf 8f4f 	dsb	sy
 80037a0:	61bb      	str	r3, [r7, #24]
}
 80037a2:	bf00      	nop
 80037a4:	bf00      	nop
 80037a6:	e7fd      	b.n	80037a4 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80037a8:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80037aa:	683b      	ldr	r3, [r7, #0]
 80037ac:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 80037ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d00d      	beq.n	80037d0 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80037b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80037b6:	2201      	movs	r2, #1
 80037b8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80037bc:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 80037c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80037c2:	9300      	str	r3, [sp, #0]
 80037c4:	4613      	mov	r3, r2
 80037c6:	687a      	ldr	r2, [r7, #4]
 80037c8:	68b9      	ldr	r1, [r7, #8]
 80037ca:	68f8      	ldr	r0, [r7, #12]
 80037cc:	f000 f805 	bl	80037da <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80037d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 80037d2:	4618      	mov	r0, r3
 80037d4:	3730      	adds	r7, #48	@ 0x30
 80037d6:	46bd      	mov	sp, r7
 80037d8:	bd80      	pop	{r7, pc}

080037da <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80037da:	b580      	push	{r7, lr}
 80037dc:	b084      	sub	sp, #16
 80037de:	af00      	add	r7, sp, #0
 80037e0:	60f8      	str	r0, [r7, #12]
 80037e2:	60b9      	str	r1, [r7, #8]
 80037e4:	607a      	str	r2, [r7, #4]
 80037e6:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80037e8:	68bb      	ldr	r3, [r7, #8]
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d103      	bne.n	80037f6 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80037ee:	69bb      	ldr	r3, [r7, #24]
 80037f0:	69ba      	ldr	r2, [r7, #24]
 80037f2:	601a      	str	r2, [r3, #0]
 80037f4:	e002      	b.n	80037fc <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80037f6:	69bb      	ldr	r3, [r7, #24]
 80037f8:	687a      	ldr	r2, [r7, #4]
 80037fa:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80037fc:	69bb      	ldr	r3, [r7, #24]
 80037fe:	68fa      	ldr	r2, [r7, #12]
 8003800:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8003802:	69bb      	ldr	r3, [r7, #24]
 8003804:	68ba      	ldr	r2, [r7, #8]
 8003806:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8003808:	2101      	movs	r1, #1
 800380a:	69b8      	ldr	r0, [r7, #24]
 800380c:	f7ff fefe 	bl	800360c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8003810:	69bb      	ldr	r3, [r7, #24]
 8003812:	78fa      	ldrb	r2, [r7, #3]
 8003814:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8003818:	bf00      	nop
 800381a:	3710      	adds	r7, #16
 800381c:	46bd      	mov	sp, r7
 800381e:	bd80      	pop	{r7, pc}

08003820 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8003820:	b580      	push	{r7, lr}
 8003822:	b08e      	sub	sp, #56	@ 0x38
 8003824:	af00      	add	r7, sp, #0
 8003826:	60f8      	str	r0, [r7, #12]
 8003828:	60b9      	str	r1, [r7, #8]
 800382a:	607a      	str	r2, [r7, #4]
 800382c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800382e:	2300      	movs	r3, #0
 8003830:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8003836:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003838:	2b00      	cmp	r3, #0
 800383a:	d10b      	bne.n	8003854 <xQueueGenericSend+0x34>
	__asm volatile
 800383c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003840:	f383 8811 	msr	BASEPRI, r3
 8003844:	f3bf 8f6f 	isb	sy
 8003848:	f3bf 8f4f 	dsb	sy
 800384c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800384e:	bf00      	nop
 8003850:	bf00      	nop
 8003852:	e7fd      	b.n	8003850 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003854:	68bb      	ldr	r3, [r7, #8]
 8003856:	2b00      	cmp	r3, #0
 8003858:	d103      	bne.n	8003862 <xQueueGenericSend+0x42>
 800385a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800385c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800385e:	2b00      	cmp	r3, #0
 8003860:	d101      	bne.n	8003866 <xQueueGenericSend+0x46>
 8003862:	2301      	movs	r3, #1
 8003864:	e000      	b.n	8003868 <xQueueGenericSend+0x48>
 8003866:	2300      	movs	r3, #0
 8003868:	2b00      	cmp	r3, #0
 800386a:	d10b      	bne.n	8003884 <xQueueGenericSend+0x64>
	__asm volatile
 800386c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003870:	f383 8811 	msr	BASEPRI, r3
 8003874:	f3bf 8f6f 	isb	sy
 8003878:	f3bf 8f4f 	dsb	sy
 800387c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800387e:	bf00      	nop
 8003880:	bf00      	nop
 8003882:	e7fd      	b.n	8003880 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003884:	683b      	ldr	r3, [r7, #0]
 8003886:	2b02      	cmp	r3, #2
 8003888:	d103      	bne.n	8003892 <xQueueGenericSend+0x72>
 800388a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800388c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800388e:	2b01      	cmp	r3, #1
 8003890:	d101      	bne.n	8003896 <xQueueGenericSend+0x76>
 8003892:	2301      	movs	r3, #1
 8003894:	e000      	b.n	8003898 <xQueueGenericSend+0x78>
 8003896:	2300      	movs	r3, #0
 8003898:	2b00      	cmp	r3, #0
 800389a:	d10b      	bne.n	80038b4 <xQueueGenericSend+0x94>
	__asm volatile
 800389c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80038a0:	f383 8811 	msr	BASEPRI, r3
 80038a4:	f3bf 8f6f 	isb	sy
 80038a8:	f3bf 8f4f 	dsb	sy
 80038ac:	623b      	str	r3, [r7, #32]
}
 80038ae:	bf00      	nop
 80038b0:	bf00      	nop
 80038b2:	e7fd      	b.n	80038b0 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80038b4:	f001 f9fc 	bl	8004cb0 <xTaskGetSchedulerState>
 80038b8:	4603      	mov	r3, r0
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d102      	bne.n	80038c4 <xQueueGenericSend+0xa4>
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	2b00      	cmp	r3, #0
 80038c2:	d101      	bne.n	80038c8 <xQueueGenericSend+0xa8>
 80038c4:	2301      	movs	r3, #1
 80038c6:	e000      	b.n	80038ca <xQueueGenericSend+0xaa>
 80038c8:	2300      	movs	r3, #0
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d10b      	bne.n	80038e6 <xQueueGenericSend+0xc6>
	__asm volatile
 80038ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80038d2:	f383 8811 	msr	BASEPRI, r3
 80038d6:	f3bf 8f6f 	isb	sy
 80038da:	f3bf 8f4f 	dsb	sy
 80038de:	61fb      	str	r3, [r7, #28]
}
 80038e0:	bf00      	nop
 80038e2:	bf00      	nop
 80038e4:	e7fd      	b.n	80038e2 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80038e6:	f001 ff4f 	bl	8005788 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80038ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80038ec:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80038ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80038f0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80038f2:	429a      	cmp	r2, r3
 80038f4:	d302      	bcc.n	80038fc <xQueueGenericSend+0xdc>
 80038f6:	683b      	ldr	r3, [r7, #0]
 80038f8:	2b02      	cmp	r3, #2
 80038fa:	d129      	bne.n	8003950 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80038fc:	683a      	ldr	r2, [r7, #0]
 80038fe:	68b9      	ldr	r1, [r7, #8]
 8003900:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003902:	f000 fa0f 	bl	8003d24 <prvCopyDataToQueue>
 8003906:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003908:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800390a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800390c:	2b00      	cmp	r3, #0
 800390e:	d010      	beq.n	8003932 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003910:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003912:	3324      	adds	r3, #36	@ 0x24
 8003914:	4618      	mov	r0, r3
 8003916:	f001 f805 	bl	8004924 <xTaskRemoveFromEventList>
 800391a:	4603      	mov	r3, r0
 800391c:	2b00      	cmp	r3, #0
 800391e:	d013      	beq.n	8003948 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8003920:	4b3f      	ldr	r3, [pc, #252]	@ (8003a20 <xQueueGenericSend+0x200>)
 8003922:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003926:	601a      	str	r2, [r3, #0]
 8003928:	f3bf 8f4f 	dsb	sy
 800392c:	f3bf 8f6f 	isb	sy
 8003930:	e00a      	b.n	8003948 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8003932:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003934:	2b00      	cmp	r3, #0
 8003936:	d007      	beq.n	8003948 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8003938:	4b39      	ldr	r3, [pc, #228]	@ (8003a20 <xQueueGenericSend+0x200>)
 800393a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800393e:	601a      	str	r2, [r3, #0]
 8003940:	f3bf 8f4f 	dsb	sy
 8003944:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8003948:	f001 ff50 	bl	80057ec <vPortExitCritical>
				return pdPASS;
 800394c:	2301      	movs	r3, #1
 800394e:	e063      	b.n	8003a18 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	2b00      	cmp	r3, #0
 8003954:	d103      	bne.n	800395e <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8003956:	f001 ff49 	bl	80057ec <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800395a:	2300      	movs	r3, #0
 800395c:	e05c      	b.n	8003a18 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800395e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003960:	2b00      	cmp	r3, #0
 8003962:	d106      	bne.n	8003972 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003964:	f107 0314 	add.w	r3, r7, #20
 8003968:	4618      	mov	r0, r3
 800396a:	f001 f83f 	bl	80049ec <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800396e:	2301      	movs	r3, #1
 8003970:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003972:	f001 ff3b 	bl	80057ec <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003976:	f000 fda7 	bl	80044c8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800397a:	f001 ff05 	bl	8005788 <vPortEnterCritical>
 800397e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003980:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003984:	b25b      	sxtb	r3, r3
 8003986:	f1b3 3fff 	cmp.w	r3, #4294967295
 800398a:	d103      	bne.n	8003994 <xQueueGenericSend+0x174>
 800398c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800398e:	2200      	movs	r2, #0
 8003990:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003994:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003996:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800399a:	b25b      	sxtb	r3, r3
 800399c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80039a0:	d103      	bne.n	80039aa <xQueueGenericSend+0x18a>
 80039a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039a4:	2200      	movs	r2, #0
 80039a6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80039aa:	f001 ff1f 	bl	80057ec <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80039ae:	1d3a      	adds	r2, r7, #4
 80039b0:	f107 0314 	add.w	r3, r7, #20
 80039b4:	4611      	mov	r1, r2
 80039b6:	4618      	mov	r0, r3
 80039b8:	f001 f82e 	bl	8004a18 <xTaskCheckForTimeOut>
 80039bc:	4603      	mov	r3, r0
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d124      	bne.n	8003a0c <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80039c2:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80039c4:	f000 faa6 	bl	8003f14 <prvIsQueueFull>
 80039c8:	4603      	mov	r3, r0
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d018      	beq.n	8003a00 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80039ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80039d0:	3310      	adds	r3, #16
 80039d2:	687a      	ldr	r2, [r7, #4]
 80039d4:	4611      	mov	r1, r2
 80039d6:	4618      	mov	r0, r3
 80039d8:	f000 ff52 	bl	8004880 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80039dc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80039de:	f000 fa31 	bl	8003e44 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80039e2:	f000 fd7f 	bl	80044e4 <xTaskResumeAll>
 80039e6:	4603      	mov	r3, r0
 80039e8:	2b00      	cmp	r3, #0
 80039ea:	f47f af7c 	bne.w	80038e6 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 80039ee:	4b0c      	ldr	r3, [pc, #48]	@ (8003a20 <xQueueGenericSend+0x200>)
 80039f0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80039f4:	601a      	str	r2, [r3, #0]
 80039f6:	f3bf 8f4f 	dsb	sy
 80039fa:	f3bf 8f6f 	isb	sy
 80039fe:	e772      	b.n	80038e6 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8003a00:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003a02:	f000 fa1f 	bl	8003e44 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003a06:	f000 fd6d 	bl	80044e4 <xTaskResumeAll>
 8003a0a:	e76c      	b.n	80038e6 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8003a0c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003a0e:	f000 fa19 	bl	8003e44 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003a12:	f000 fd67 	bl	80044e4 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8003a16:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8003a18:	4618      	mov	r0, r3
 8003a1a:	3738      	adds	r7, #56	@ 0x38
 8003a1c:	46bd      	mov	sp, r7
 8003a1e:	bd80      	pop	{r7, pc}
 8003a20:	e000ed04 	.word	0xe000ed04

08003a24 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8003a24:	b580      	push	{r7, lr}
 8003a26:	b090      	sub	sp, #64	@ 0x40
 8003a28:	af00      	add	r7, sp, #0
 8003a2a:	60f8      	str	r0, [r7, #12]
 8003a2c:	60b9      	str	r1, [r7, #8]
 8003a2e:	607a      	str	r2, [r7, #4]
 8003a30:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8003a36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d10b      	bne.n	8003a54 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8003a3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003a40:	f383 8811 	msr	BASEPRI, r3
 8003a44:	f3bf 8f6f 	isb	sy
 8003a48:	f3bf 8f4f 	dsb	sy
 8003a4c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8003a4e:	bf00      	nop
 8003a50:	bf00      	nop
 8003a52:	e7fd      	b.n	8003a50 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003a54:	68bb      	ldr	r3, [r7, #8]
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d103      	bne.n	8003a62 <xQueueGenericSendFromISR+0x3e>
 8003a5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003a5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d101      	bne.n	8003a66 <xQueueGenericSendFromISR+0x42>
 8003a62:	2301      	movs	r3, #1
 8003a64:	e000      	b.n	8003a68 <xQueueGenericSendFromISR+0x44>
 8003a66:	2300      	movs	r3, #0
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d10b      	bne.n	8003a84 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8003a6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003a70:	f383 8811 	msr	BASEPRI, r3
 8003a74:	f3bf 8f6f 	isb	sy
 8003a78:	f3bf 8f4f 	dsb	sy
 8003a7c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8003a7e:	bf00      	nop
 8003a80:	bf00      	nop
 8003a82:	e7fd      	b.n	8003a80 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003a84:	683b      	ldr	r3, [r7, #0]
 8003a86:	2b02      	cmp	r3, #2
 8003a88:	d103      	bne.n	8003a92 <xQueueGenericSendFromISR+0x6e>
 8003a8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003a8c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a8e:	2b01      	cmp	r3, #1
 8003a90:	d101      	bne.n	8003a96 <xQueueGenericSendFromISR+0x72>
 8003a92:	2301      	movs	r3, #1
 8003a94:	e000      	b.n	8003a98 <xQueueGenericSendFromISR+0x74>
 8003a96:	2300      	movs	r3, #0
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d10b      	bne.n	8003ab4 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8003a9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003aa0:	f383 8811 	msr	BASEPRI, r3
 8003aa4:	f3bf 8f6f 	isb	sy
 8003aa8:	f3bf 8f4f 	dsb	sy
 8003aac:	623b      	str	r3, [r7, #32]
}
 8003aae:	bf00      	nop
 8003ab0:	bf00      	nop
 8003ab2:	e7fd      	b.n	8003ab0 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8003ab4:	f001 ff48 	bl	8005948 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8003ab8:	f3ef 8211 	mrs	r2, BASEPRI
 8003abc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ac0:	f383 8811 	msr	BASEPRI, r3
 8003ac4:	f3bf 8f6f 	isb	sy
 8003ac8:	f3bf 8f4f 	dsb	sy
 8003acc:	61fa      	str	r2, [r7, #28]
 8003ace:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8003ad0:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8003ad2:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003ad4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003ad6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003ad8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003ada:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003adc:	429a      	cmp	r2, r3
 8003ade:	d302      	bcc.n	8003ae6 <xQueueGenericSendFromISR+0xc2>
 8003ae0:	683b      	ldr	r3, [r7, #0]
 8003ae2:	2b02      	cmp	r3, #2
 8003ae4:	d12f      	bne.n	8003b46 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8003ae6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003ae8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003aec:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003af0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003af2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003af4:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003af6:	683a      	ldr	r2, [r7, #0]
 8003af8:	68b9      	ldr	r1, [r7, #8]
 8003afa:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8003afc:	f000 f912 	bl	8003d24 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8003b00:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8003b04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b08:	d112      	bne.n	8003b30 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003b0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003b0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d016      	beq.n	8003b40 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003b12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003b14:	3324      	adds	r3, #36	@ 0x24
 8003b16:	4618      	mov	r0, r3
 8003b18:	f000 ff04 	bl	8004924 <xTaskRemoveFromEventList>
 8003b1c:	4603      	mov	r3, r0
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d00e      	beq.n	8003b40 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	2b00      	cmp	r3, #0
 8003b26:	d00b      	beq.n	8003b40 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	2201      	movs	r2, #1
 8003b2c:	601a      	str	r2, [r3, #0]
 8003b2e:	e007      	b.n	8003b40 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8003b30:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8003b34:	3301      	adds	r3, #1
 8003b36:	b2db      	uxtb	r3, r3
 8003b38:	b25a      	sxtb	r2, r3
 8003b3a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003b3c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8003b40:	2301      	movs	r3, #1
 8003b42:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8003b44:	e001      	b.n	8003b4a <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8003b46:	2300      	movs	r3, #0
 8003b48:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003b4a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003b4c:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8003b4e:	697b      	ldr	r3, [r7, #20]
 8003b50:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8003b54:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8003b56:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8003b58:	4618      	mov	r0, r3
 8003b5a:	3740      	adds	r7, #64	@ 0x40
 8003b5c:	46bd      	mov	sp, r7
 8003b5e:	bd80      	pop	{r7, pc}

08003b60 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8003b60:	b580      	push	{r7, lr}
 8003b62:	b08c      	sub	sp, #48	@ 0x30
 8003b64:	af00      	add	r7, sp, #0
 8003b66:	60f8      	str	r0, [r7, #12]
 8003b68:	60b9      	str	r1, [r7, #8]
 8003b6a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8003b6c:	2300      	movs	r3, #0
 8003b6e:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8003b74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d10b      	bne.n	8003b92 <xQueueReceive+0x32>
	__asm volatile
 8003b7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003b7e:	f383 8811 	msr	BASEPRI, r3
 8003b82:	f3bf 8f6f 	isb	sy
 8003b86:	f3bf 8f4f 	dsb	sy
 8003b8a:	623b      	str	r3, [r7, #32]
}
 8003b8c:	bf00      	nop
 8003b8e:	bf00      	nop
 8003b90:	e7fd      	b.n	8003b8e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003b92:	68bb      	ldr	r3, [r7, #8]
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d103      	bne.n	8003ba0 <xQueueReceive+0x40>
 8003b98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003b9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d101      	bne.n	8003ba4 <xQueueReceive+0x44>
 8003ba0:	2301      	movs	r3, #1
 8003ba2:	e000      	b.n	8003ba6 <xQueueReceive+0x46>
 8003ba4:	2300      	movs	r3, #0
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d10b      	bne.n	8003bc2 <xQueueReceive+0x62>
	__asm volatile
 8003baa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003bae:	f383 8811 	msr	BASEPRI, r3
 8003bb2:	f3bf 8f6f 	isb	sy
 8003bb6:	f3bf 8f4f 	dsb	sy
 8003bba:	61fb      	str	r3, [r7, #28]
}
 8003bbc:	bf00      	nop
 8003bbe:	bf00      	nop
 8003bc0:	e7fd      	b.n	8003bbe <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003bc2:	f001 f875 	bl	8004cb0 <xTaskGetSchedulerState>
 8003bc6:	4603      	mov	r3, r0
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d102      	bne.n	8003bd2 <xQueueReceive+0x72>
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d101      	bne.n	8003bd6 <xQueueReceive+0x76>
 8003bd2:	2301      	movs	r3, #1
 8003bd4:	e000      	b.n	8003bd8 <xQueueReceive+0x78>
 8003bd6:	2300      	movs	r3, #0
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d10b      	bne.n	8003bf4 <xQueueReceive+0x94>
	__asm volatile
 8003bdc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003be0:	f383 8811 	msr	BASEPRI, r3
 8003be4:	f3bf 8f6f 	isb	sy
 8003be8:	f3bf 8f4f 	dsb	sy
 8003bec:	61bb      	str	r3, [r7, #24]
}
 8003bee:	bf00      	nop
 8003bf0:	bf00      	nop
 8003bf2:	e7fd      	b.n	8003bf0 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8003bf4:	f001 fdc8 	bl	8005788 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003bf8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003bfa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003bfc:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003bfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d01f      	beq.n	8003c44 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8003c04:	68b9      	ldr	r1, [r7, #8]
 8003c06:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003c08:	f000 f8f6 	bl	8003df8 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8003c0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c0e:	1e5a      	subs	r2, r3, #1
 8003c10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c12:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003c14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c16:	691b      	ldr	r3, [r3, #16]
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d00f      	beq.n	8003c3c <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003c1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c1e:	3310      	adds	r3, #16
 8003c20:	4618      	mov	r0, r3
 8003c22:	f000 fe7f 	bl	8004924 <xTaskRemoveFromEventList>
 8003c26:	4603      	mov	r3, r0
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d007      	beq.n	8003c3c <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8003c2c:	4b3c      	ldr	r3, [pc, #240]	@ (8003d20 <xQueueReceive+0x1c0>)
 8003c2e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003c32:	601a      	str	r2, [r3, #0]
 8003c34:	f3bf 8f4f 	dsb	sy
 8003c38:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8003c3c:	f001 fdd6 	bl	80057ec <vPortExitCritical>
				return pdPASS;
 8003c40:	2301      	movs	r3, #1
 8003c42:	e069      	b.n	8003d18 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d103      	bne.n	8003c52 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8003c4a:	f001 fdcf 	bl	80057ec <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8003c4e:	2300      	movs	r3, #0
 8003c50:	e062      	b.n	8003d18 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003c52:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d106      	bne.n	8003c66 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003c58:	f107 0310 	add.w	r3, r7, #16
 8003c5c:	4618      	mov	r0, r3
 8003c5e:	f000 fec5 	bl	80049ec <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003c62:	2301      	movs	r3, #1
 8003c64:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003c66:	f001 fdc1 	bl	80057ec <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003c6a:	f000 fc2d 	bl	80044c8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003c6e:	f001 fd8b 	bl	8005788 <vPortEnterCritical>
 8003c72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c74:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003c78:	b25b      	sxtb	r3, r3
 8003c7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c7e:	d103      	bne.n	8003c88 <xQueueReceive+0x128>
 8003c80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c82:	2200      	movs	r2, #0
 8003c84:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003c88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c8a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003c8e:	b25b      	sxtb	r3, r3
 8003c90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c94:	d103      	bne.n	8003c9e <xQueueReceive+0x13e>
 8003c96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003c98:	2200      	movs	r2, #0
 8003c9a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003c9e:	f001 fda5 	bl	80057ec <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003ca2:	1d3a      	adds	r2, r7, #4
 8003ca4:	f107 0310 	add.w	r3, r7, #16
 8003ca8:	4611      	mov	r1, r2
 8003caa:	4618      	mov	r0, r3
 8003cac:	f000 feb4 	bl	8004a18 <xTaskCheckForTimeOut>
 8003cb0:	4603      	mov	r3, r0
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d123      	bne.n	8003cfe <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003cb6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003cb8:	f000 f916 	bl	8003ee8 <prvIsQueueEmpty>
 8003cbc:	4603      	mov	r3, r0
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d017      	beq.n	8003cf2 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8003cc2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003cc4:	3324      	adds	r3, #36	@ 0x24
 8003cc6:	687a      	ldr	r2, [r7, #4]
 8003cc8:	4611      	mov	r1, r2
 8003cca:	4618      	mov	r0, r3
 8003ccc:	f000 fdd8 	bl	8004880 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8003cd0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003cd2:	f000 f8b7 	bl	8003e44 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8003cd6:	f000 fc05 	bl	80044e4 <xTaskResumeAll>
 8003cda:	4603      	mov	r3, r0
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d189      	bne.n	8003bf4 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8003ce0:	4b0f      	ldr	r3, [pc, #60]	@ (8003d20 <xQueueReceive+0x1c0>)
 8003ce2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003ce6:	601a      	str	r2, [r3, #0]
 8003ce8:	f3bf 8f4f 	dsb	sy
 8003cec:	f3bf 8f6f 	isb	sy
 8003cf0:	e780      	b.n	8003bf4 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8003cf2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003cf4:	f000 f8a6 	bl	8003e44 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003cf8:	f000 fbf4 	bl	80044e4 <xTaskResumeAll>
 8003cfc:	e77a      	b.n	8003bf4 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8003cfe:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003d00:	f000 f8a0 	bl	8003e44 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003d04:	f000 fbee 	bl	80044e4 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003d08:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003d0a:	f000 f8ed 	bl	8003ee8 <prvIsQueueEmpty>
 8003d0e:	4603      	mov	r3, r0
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	f43f af6f 	beq.w	8003bf4 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8003d16:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8003d18:	4618      	mov	r0, r3
 8003d1a:	3730      	adds	r7, #48	@ 0x30
 8003d1c:	46bd      	mov	sp, r7
 8003d1e:	bd80      	pop	{r7, pc}
 8003d20:	e000ed04 	.word	0xe000ed04

08003d24 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8003d24:	b580      	push	{r7, lr}
 8003d26:	b086      	sub	sp, #24
 8003d28:	af00      	add	r7, sp, #0
 8003d2a:	60f8      	str	r0, [r7, #12]
 8003d2c:	60b9      	str	r1, [r7, #8]
 8003d2e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8003d30:	2300      	movs	r3, #0
 8003d32:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d38:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d10d      	bne.n	8003d5e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d14d      	bne.n	8003de6 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	689b      	ldr	r3, [r3, #8]
 8003d4e:	4618      	mov	r0, r3
 8003d50:	f000 ffcc 	bl	8004cec <xTaskPriorityDisinherit>
 8003d54:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	2200      	movs	r2, #0
 8003d5a:	609a      	str	r2, [r3, #8]
 8003d5c:	e043      	b.n	8003de6 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d119      	bne.n	8003d98 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	6858      	ldr	r0, [r3, #4]
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d6c:	461a      	mov	r2, r3
 8003d6e:	68b9      	ldr	r1, [r7, #8]
 8003d70:	f002 faeb 	bl	800634a <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	685a      	ldr	r2, [r3, #4]
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d7c:	441a      	add	r2, r3
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	685a      	ldr	r2, [r3, #4]
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	689b      	ldr	r3, [r3, #8]
 8003d8a:	429a      	cmp	r2, r3
 8003d8c:	d32b      	bcc.n	8003de6 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	681a      	ldr	r2, [r3, #0]
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	605a      	str	r2, [r3, #4]
 8003d96:	e026      	b.n	8003de6 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	68d8      	ldr	r0, [r3, #12]
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003da0:	461a      	mov	r2, r3
 8003da2:	68b9      	ldr	r1, [r7, #8]
 8003da4:	f002 fad1 	bl	800634a <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	68da      	ldr	r2, [r3, #12]
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003db0:	425b      	negs	r3, r3
 8003db2:	441a      	add	r2, r3
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	68da      	ldr	r2, [r3, #12]
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	429a      	cmp	r2, r3
 8003dc2:	d207      	bcs.n	8003dd4 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	689a      	ldr	r2, [r3, #8]
 8003dc8:	68fb      	ldr	r3, [r7, #12]
 8003dca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dcc:	425b      	negs	r3, r3
 8003dce:	441a      	add	r2, r3
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	2b02      	cmp	r3, #2
 8003dd8:	d105      	bne.n	8003de6 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003dda:	693b      	ldr	r3, [r7, #16]
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d002      	beq.n	8003de6 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8003de0:	693b      	ldr	r3, [r7, #16]
 8003de2:	3b01      	subs	r3, #1
 8003de4:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8003de6:	693b      	ldr	r3, [r7, #16]
 8003de8:	1c5a      	adds	r2, r3, #1
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8003dee:	697b      	ldr	r3, [r7, #20]
}
 8003df0:	4618      	mov	r0, r3
 8003df2:	3718      	adds	r7, #24
 8003df4:	46bd      	mov	sp, r7
 8003df6:	bd80      	pop	{r7, pc}

08003df8 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8003df8:	b580      	push	{r7, lr}
 8003dfa:	b082      	sub	sp, #8
 8003dfc:	af00      	add	r7, sp, #0
 8003dfe:	6078      	str	r0, [r7, #4]
 8003e00:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e06:	2b00      	cmp	r3, #0
 8003e08:	d018      	beq.n	8003e3c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	68da      	ldr	r2, [r3, #12]
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e12:	441a      	add	r2, r3
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	68da      	ldr	r2, [r3, #12]
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	689b      	ldr	r3, [r3, #8]
 8003e20:	429a      	cmp	r2, r3
 8003e22:	d303      	bcc.n	8003e2c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681a      	ldr	r2, [r3, #0]
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	68d9      	ldr	r1, [r3, #12]
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e34:	461a      	mov	r2, r3
 8003e36:	6838      	ldr	r0, [r7, #0]
 8003e38:	f002 fa87 	bl	800634a <memcpy>
	}
}
 8003e3c:	bf00      	nop
 8003e3e:	3708      	adds	r7, #8
 8003e40:	46bd      	mov	sp, r7
 8003e42:	bd80      	pop	{r7, pc}

08003e44 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8003e44:	b580      	push	{r7, lr}
 8003e46:	b084      	sub	sp, #16
 8003e48:	af00      	add	r7, sp, #0
 8003e4a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8003e4c:	f001 fc9c 	bl	8005788 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003e56:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003e58:	e011      	b.n	8003e7e <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d012      	beq.n	8003e88 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	3324      	adds	r3, #36	@ 0x24
 8003e66:	4618      	mov	r0, r3
 8003e68:	f000 fd5c 	bl	8004924 <xTaskRemoveFromEventList>
 8003e6c:	4603      	mov	r3, r0
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d001      	beq.n	8003e76 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8003e72:	f000 fe35 	bl	8004ae0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8003e76:	7bfb      	ldrb	r3, [r7, #15]
 8003e78:	3b01      	subs	r3, #1
 8003e7a:	b2db      	uxtb	r3, r3
 8003e7c:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8003e7e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003e82:	2b00      	cmp	r3, #0
 8003e84:	dce9      	bgt.n	8003e5a <prvUnlockQueue+0x16>
 8003e86:	e000      	b.n	8003e8a <prvUnlockQueue+0x46>
					break;
 8003e88:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	22ff      	movs	r2, #255	@ 0xff
 8003e8e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8003e92:	f001 fcab 	bl	80057ec <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8003e96:	f001 fc77 	bl	8005788 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003ea0:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003ea2:	e011      	b.n	8003ec8 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	691b      	ldr	r3, [r3, #16]
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d012      	beq.n	8003ed2 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	3310      	adds	r3, #16
 8003eb0:	4618      	mov	r0, r3
 8003eb2:	f000 fd37 	bl	8004924 <xTaskRemoveFromEventList>
 8003eb6:	4603      	mov	r3, r0
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d001      	beq.n	8003ec0 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8003ebc:	f000 fe10 	bl	8004ae0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8003ec0:	7bbb      	ldrb	r3, [r7, #14]
 8003ec2:	3b01      	subs	r3, #1
 8003ec4:	b2db      	uxtb	r3, r3
 8003ec6:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8003ec8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	dce9      	bgt.n	8003ea4 <prvUnlockQueue+0x60>
 8003ed0:	e000      	b.n	8003ed4 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8003ed2:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	22ff      	movs	r2, #255	@ 0xff
 8003ed8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8003edc:	f001 fc86 	bl	80057ec <vPortExitCritical>
}
 8003ee0:	bf00      	nop
 8003ee2:	3710      	adds	r7, #16
 8003ee4:	46bd      	mov	sp, r7
 8003ee6:	bd80      	pop	{r7, pc}

08003ee8 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8003ee8:	b580      	push	{r7, lr}
 8003eea:	b084      	sub	sp, #16
 8003eec:	af00      	add	r7, sp, #0
 8003eee:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003ef0:	f001 fc4a 	bl	8005788 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d102      	bne.n	8003f02 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8003efc:	2301      	movs	r3, #1
 8003efe:	60fb      	str	r3, [r7, #12]
 8003f00:	e001      	b.n	8003f06 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8003f02:	2300      	movs	r3, #0
 8003f04:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8003f06:	f001 fc71 	bl	80057ec <vPortExitCritical>

	return xReturn;
 8003f0a:	68fb      	ldr	r3, [r7, #12]
}
 8003f0c:	4618      	mov	r0, r3
 8003f0e:	3710      	adds	r7, #16
 8003f10:	46bd      	mov	sp, r7
 8003f12:	bd80      	pop	{r7, pc}

08003f14 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8003f14:	b580      	push	{r7, lr}
 8003f16:	b084      	sub	sp, #16
 8003f18:	af00      	add	r7, sp, #0
 8003f1a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8003f1c:	f001 fc34 	bl	8005788 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f28:	429a      	cmp	r2, r3
 8003f2a:	d102      	bne.n	8003f32 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8003f2c:	2301      	movs	r3, #1
 8003f2e:	60fb      	str	r3, [r7, #12]
 8003f30:	e001      	b.n	8003f36 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8003f32:	2300      	movs	r3, #0
 8003f34:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8003f36:	f001 fc59 	bl	80057ec <vPortExitCritical>

	return xReturn;
 8003f3a:	68fb      	ldr	r3, [r7, #12]
}
 8003f3c:	4618      	mov	r0, r3
 8003f3e:	3710      	adds	r7, #16
 8003f40:	46bd      	mov	sp, r7
 8003f42:	bd80      	pop	{r7, pc}

08003f44 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8003f44:	b480      	push	{r7}
 8003f46:	b085      	sub	sp, #20
 8003f48:	af00      	add	r7, sp, #0
 8003f4a:	6078      	str	r0, [r7, #4]
 8003f4c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003f4e:	2300      	movs	r3, #0
 8003f50:	60fb      	str	r3, [r7, #12]
 8003f52:	e014      	b.n	8003f7e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8003f54:	4a0f      	ldr	r2, [pc, #60]	@ (8003f94 <vQueueAddToRegistry+0x50>)
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d10b      	bne.n	8003f78 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8003f60:	490c      	ldr	r1, [pc, #48]	@ (8003f94 <vQueueAddToRegistry+0x50>)
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	683a      	ldr	r2, [r7, #0]
 8003f66:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8003f6a:	4a0a      	ldr	r2, [pc, #40]	@ (8003f94 <vQueueAddToRegistry+0x50>)
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	00db      	lsls	r3, r3, #3
 8003f70:	4413      	add	r3, r2
 8003f72:	687a      	ldr	r2, [r7, #4]
 8003f74:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8003f76:	e006      	b.n	8003f86 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	3301      	adds	r3, #1
 8003f7c:	60fb      	str	r3, [r7, #12]
 8003f7e:	68fb      	ldr	r3, [r7, #12]
 8003f80:	2b07      	cmp	r3, #7
 8003f82:	d9e7      	bls.n	8003f54 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8003f84:	bf00      	nop
 8003f86:	bf00      	nop
 8003f88:	3714      	adds	r7, #20
 8003f8a:	46bd      	mov	sp, r7
 8003f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f90:	4770      	bx	lr
 8003f92:	bf00      	nop
 8003f94:	20000880 	.word	0x20000880

08003f98 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8003f98:	b580      	push	{r7, lr}
 8003f9a:	b086      	sub	sp, #24
 8003f9c:	af00      	add	r7, sp, #0
 8003f9e:	60f8      	str	r0, [r7, #12]
 8003fa0:	60b9      	str	r1, [r7, #8]
 8003fa2:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8003fa8:	f001 fbee 	bl	8005788 <vPortEnterCritical>
 8003fac:	697b      	ldr	r3, [r7, #20]
 8003fae:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003fb2:	b25b      	sxtb	r3, r3
 8003fb4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003fb8:	d103      	bne.n	8003fc2 <vQueueWaitForMessageRestricted+0x2a>
 8003fba:	697b      	ldr	r3, [r7, #20]
 8003fbc:	2200      	movs	r2, #0
 8003fbe:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003fc2:	697b      	ldr	r3, [r7, #20]
 8003fc4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003fc8:	b25b      	sxtb	r3, r3
 8003fca:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003fce:	d103      	bne.n	8003fd8 <vQueueWaitForMessageRestricted+0x40>
 8003fd0:	697b      	ldr	r3, [r7, #20]
 8003fd2:	2200      	movs	r2, #0
 8003fd4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003fd8:	f001 fc08 	bl	80057ec <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8003fdc:	697b      	ldr	r3, [r7, #20]
 8003fde:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d106      	bne.n	8003ff2 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8003fe4:	697b      	ldr	r3, [r7, #20]
 8003fe6:	3324      	adds	r3, #36	@ 0x24
 8003fe8:	687a      	ldr	r2, [r7, #4]
 8003fea:	68b9      	ldr	r1, [r7, #8]
 8003fec:	4618      	mov	r0, r3
 8003fee:	f000 fc6d 	bl	80048cc <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8003ff2:	6978      	ldr	r0, [r7, #20]
 8003ff4:	f7ff ff26 	bl	8003e44 <prvUnlockQueue>
	}
 8003ff8:	bf00      	nop
 8003ffa:	3718      	adds	r7, #24
 8003ffc:	46bd      	mov	sp, r7
 8003ffe:	bd80      	pop	{r7, pc}

08004000 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8004000:	b580      	push	{r7, lr}
 8004002:	b08e      	sub	sp, #56	@ 0x38
 8004004:	af04      	add	r7, sp, #16
 8004006:	60f8      	str	r0, [r7, #12]
 8004008:	60b9      	str	r1, [r7, #8]
 800400a:	607a      	str	r2, [r7, #4]
 800400c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800400e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004010:	2b00      	cmp	r3, #0
 8004012:	d10b      	bne.n	800402c <xTaskCreateStatic+0x2c>
	__asm volatile
 8004014:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004018:	f383 8811 	msr	BASEPRI, r3
 800401c:	f3bf 8f6f 	isb	sy
 8004020:	f3bf 8f4f 	dsb	sy
 8004024:	623b      	str	r3, [r7, #32]
}
 8004026:	bf00      	nop
 8004028:	bf00      	nop
 800402a:	e7fd      	b.n	8004028 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800402c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800402e:	2b00      	cmp	r3, #0
 8004030:	d10b      	bne.n	800404a <xTaskCreateStatic+0x4a>
	__asm volatile
 8004032:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004036:	f383 8811 	msr	BASEPRI, r3
 800403a:	f3bf 8f6f 	isb	sy
 800403e:	f3bf 8f4f 	dsb	sy
 8004042:	61fb      	str	r3, [r7, #28]
}
 8004044:	bf00      	nop
 8004046:	bf00      	nop
 8004048:	e7fd      	b.n	8004046 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800404a:	23a8      	movs	r3, #168	@ 0xa8
 800404c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800404e:	693b      	ldr	r3, [r7, #16]
 8004050:	2ba8      	cmp	r3, #168	@ 0xa8
 8004052:	d00b      	beq.n	800406c <xTaskCreateStatic+0x6c>
	__asm volatile
 8004054:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004058:	f383 8811 	msr	BASEPRI, r3
 800405c:	f3bf 8f6f 	isb	sy
 8004060:	f3bf 8f4f 	dsb	sy
 8004064:	61bb      	str	r3, [r7, #24]
}
 8004066:	bf00      	nop
 8004068:	bf00      	nop
 800406a:	e7fd      	b.n	8004068 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800406c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800406e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004070:	2b00      	cmp	r3, #0
 8004072:	d01e      	beq.n	80040b2 <xTaskCreateStatic+0xb2>
 8004074:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004076:	2b00      	cmp	r3, #0
 8004078:	d01b      	beq.n	80040b2 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800407a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800407c:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800407e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004080:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004082:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8004084:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004086:	2202      	movs	r2, #2
 8004088:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 800408c:	2300      	movs	r3, #0
 800408e:	9303      	str	r3, [sp, #12]
 8004090:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004092:	9302      	str	r3, [sp, #8]
 8004094:	f107 0314 	add.w	r3, r7, #20
 8004098:	9301      	str	r3, [sp, #4]
 800409a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800409c:	9300      	str	r3, [sp, #0]
 800409e:	683b      	ldr	r3, [r7, #0]
 80040a0:	687a      	ldr	r2, [r7, #4]
 80040a2:	68b9      	ldr	r1, [r7, #8]
 80040a4:	68f8      	ldr	r0, [r7, #12]
 80040a6:	f000 f851 	bl	800414c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80040aa:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80040ac:	f000 f8f6 	bl	800429c <prvAddNewTaskToReadyList>
 80040b0:	e001      	b.n	80040b6 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80040b2:	2300      	movs	r3, #0
 80040b4:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80040b6:	697b      	ldr	r3, [r7, #20]
	}
 80040b8:	4618      	mov	r0, r3
 80040ba:	3728      	adds	r7, #40	@ 0x28
 80040bc:	46bd      	mov	sp, r7
 80040be:	bd80      	pop	{r7, pc}

080040c0 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80040c0:	b580      	push	{r7, lr}
 80040c2:	b08c      	sub	sp, #48	@ 0x30
 80040c4:	af04      	add	r7, sp, #16
 80040c6:	60f8      	str	r0, [r7, #12]
 80040c8:	60b9      	str	r1, [r7, #8]
 80040ca:	603b      	str	r3, [r7, #0]
 80040cc:	4613      	mov	r3, r2
 80040ce:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80040d0:	88fb      	ldrh	r3, [r7, #6]
 80040d2:	009b      	lsls	r3, r3, #2
 80040d4:	4618      	mov	r0, r3
 80040d6:	f001 fc79 	bl	80059cc <pvPortMalloc>
 80040da:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80040dc:	697b      	ldr	r3, [r7, #20]
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d00e      	beq.n	8004100 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80040e2:	20a8      	movs	r0, #168	@ 0xa8
 80040e4:	f001 fc72 	bl	80059cc <pvPortMalloc>
 80040e8:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80040ea:	69fb      	ldr	r3, [r7, #28]
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d003      	beq.n	80040f8 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80040f0:	69fb      	ldr	r3, [r7, #28]
 80040f2:	697a      	ldr	r2, [r7, #20]
 80040f4:	631a      	str	r2, [r3, #48]	@ 0x30
 80040f6:	e005      	b.n	8004104 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80040f8:	6978      	ldr	r0, [r7, #20]
 80040fa:	f001 fd35 	bl	8005b68 <vPortFree>
 80040fe:	e001      	b.n	8004104 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8004100:	2300      	movs	r3, #0
 8004102:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8004104:	69fb      	ldr	r3, [r7, #28]
 8004106:	2b00      	cmp	r3, #0
 8004108:	d017      	beq.n	800413a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800410a:	69fb      	ldr	r3, [r7, #28]
 800410c:	2200      	movs	r2, #0
 800410e:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8004112:	88fa      	ldrh	r2, [r7, #6]
 8004114:	2300      	movs	r3, #0
 8004116:	9303      	str	r3, [sp, #12]
 8004118:	69fb      	ldr	r3, [r7, #28]
 800411a:	9302      	str	r3, [sp, #8]
 800411c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800411e:	9301      	str	r3, [sp, #4]
 8004120:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004122:	9300      	str	r3, [sp, #0]
 8004124:	683b      	ldr	r3, [r7, #0]
 8004126:	68b9      	ldr	r1, [r7, #8]
 8004128:	68f8      	ldr	r0, [r7, #12]
 800412a:	f000 f80f 	bl	800414c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800412e:	69f8      	ldr	r0, [r7, #28]
 8004130:	f000 f8b4 	bl	800429c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8004134:	2301      	movs	r3, #1
 8004136:	61bb      	str	r3, [r7, #24]
 8004138:	e002      	b.n	8004140 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800413a:	f04f 33ff 	mov.w	r3, #4294967295
 800413e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8004140:	69bb      	ldr	r3, [r7, #24]
	}
 8004142:	4618      	mov	r0, r3
 8004144:	3720      	adds	r7, #32
 8004146:	46bd      	mov	sp, r7
 8004148:	bd80      	pop	{r7, pc}
	...

0800414c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800414c:	b580      	push	{r7, lr}
 800414e:	b088      	sub	sp, #32
 8004150:	af00      	add	r7, sp, #0
 8004152:	60f8      	str	r0, [r7, #12]
 8004154:	60b9      	str	r1, [r7, #8]
 8004156:	607a      	str	r2, [r7, #4]
 8004158:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800415a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800415c:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	009b      	lsls	r3, r3, #2
 8004162:	461a      	mov	r2, r3
 8004164:	21a5      	movs	r1, #165	@ 0xa5
 8004166:	f002 f817 	bl	8006198 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800416a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800416c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8004174:	3b01      	subs	r3, #1
 8004176:	009b      	lsls	r3, r3, #2
 8004178:	4413      	add	r3, r2
 800417a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800417c:	69bb      	ldr	r3, [r7, #24]
 800417e:	f023 0307 	bic.w	r3, r3, #7
 8004182:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8004184:	69bb      	ldr	r3, [r7, #24]
 8004186:	f003 0307 	and.w	r3, r3, #7
 800418a:	2b00      	cmp	r3, #0
 800418c:	d00b      	beq.n	80041a6 <prvInitialiseNewTask+0x5a>
	__asm volatile
 800418e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004192:	f383 8811 	msr	BASEPRI, r3
 8004196:	f3bf 8f6f 	isb	sy
 800419a:	f3bf 8f4f 	dsb	sy
 800419e:	617b      	str	r3, [r7, #20]
}
 80041a0:	bf00      	nop
 80041a2:	bf00      	nop
 80041a4:	e7fd      	b.n	80041a2 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80041a6:	68bb      	ldr	r3, [r7, #8]
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d01f      	beq.n	80041ec <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80041ac:	2300      	movs	r3, #0
 80041ae:	61fb      	str	r3, [r7, #28]
 80041b0:	e012      	b.n	80041d8 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80041b2:	68ba      	ldr	r2, [r7, #8]
 80041b4:	69fb      	ldr	r3, [r7, #28]
 80041b6:	4413      	add	r3, r2
 80041b8:	7819      	ldrb	r1, [r3, #0]
 80041ba:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80041bc:	69fb      	ldr	r3, [r7, #28]
 80041be:	4413      	add	r3, r2
 80041c0:	3334      	adds	r3, #52	@ 0x34
 80041c2:	460a      	mov	r2, r1
 80041c4:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80041c6:	68ba      	ldr	r2, [r7, #8]
 80041c8:	69fb      	ldr	r3, [r7, #28]
 80041ca:	4413      	add	r3, r2
 80041cc:	781b      	ldrb	r3, [r3, #0]
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d006      	beq.n	80041e0 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80041d2:	69fb      	ldr	r3, [r7, #28]
 80041d4:	3301      	adds	r3, #1
 80041d6:	61fb      	str	r3, [r7, #28]
 80041d8:	69fb      	ldr	r3, [r7, #28]
 80041da:	2b0f      	cmp	r3, #15
 80041dc:	d9e9      	bls.n	80041b2 <prvInitialiseNewTask+0x66>
 80041de:	e000      	b.n	80041e2 <prvInitialiseNewTask+0x96>
			{
				break;
 80041e0:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80041e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80041e4:	2200      	movs	r2, #0
 80041e6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80041ea:	e003      	b.n	80041f4 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80041ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80041ee:	2200      	movs	r2, #0
 80041f0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80041f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80041f6:	2b37      	cmp	r3, #55	@ 0x37
 80041f8:	d901      	bls.n	80041fe <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80041fa:	2337      	movs	r3, #55	@ 0x37
 80041fc:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80041fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004200:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004202:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8004204:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004206:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004208:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800420a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800420c:	2200      	movs	r2, #0
 800420e:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8004210:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004212:	3304      	adds	r3, #4
 8004214:	4618      	mov	r0, r3
 8004216:	f7ff f965 	bl	80034e4 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800421a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800421c:	3318      	adds	r3, #24
 800421e:	4618      	mov	r0, r3
 8004220:	f7ff f960 	bl	80034e4 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8004224:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004226:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004228:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800422a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800422c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8004230:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004232:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8004234:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004236:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004238:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800423a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800423c:	2200      	movs	r2, #0
 800423e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8004242:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004244:	2200      	movs	r2, #0
 8004246:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800424a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800424c:	3354      	adds	r3, #84	@ 0x54
 800424e:	224c      	movs	r2, #76	@ 0x4c
 8004250:	2100      	movs	r1, #0
 8004252:	4618      	mov	r0, r3
 8004254:	f001 ffa0 	bl	8006198 <memset>
 8004258:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800425a:	4a0d      	ldr	r2, [pc, #52]	@ (8004290 <prvInitialiseNewTask+0x144>)
 800425c:	659a      	str	r2, [r3, #88]	@ 0x58
 800425e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004260:	4a0c      	ldr	r2, [pc, #48]	@ (8004294 <prvInitialiseNewTask+0x148>)
 8004262:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004264:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004266:	4a0c      	ldr	r2, [pc, #48]	@ (8004298 <prvInitialiseNewTask+0x14c>)
 8004268:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800426a:	683a      	ldr	r2, [r7, #0]
 800426c:	68f9      	ldr	r1, [r7, #12]
 800426e:	69b8      	ldr	r0, [r7, #24]
 8004270:	f001 f95a 	bl	8005528 <pxPortInitialiseStack>
 8004274:	4602      	mov	r2, r0
 8004276:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004278:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800427a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800427c:	2b00      	cmp	r3, #0
 800427e:	d002      	beq.n	8004286 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8004280:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004282:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004284:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004286:	bf00      	nop
 8004288:	3720      	adds	r7, #32
 800428a:	46bd      	mov	sp, r7
 800428c:	bd80      	pop	{r7, pc}
 800428e:	bf00      	nop
 8004290:	20004b14 	.word	0x20004b14
 8004294:	20004b7c 	.word	0x20004b7c
 8004298:	20004be4 	.word	0x20004be4

0800429c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800429c:	b580      	push	{r7, lr}
 800429e:	b082      	sub	sp, #8
 80042a0:	af00      	add	r7, sp, #0
 80042a2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80042a4:	f001 fa70 	bl	8005788 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80042a8:	4b2d      	ldr	r3, [pc, #180]	@ (8004360 <prvAddNewTaskToReadyList+0xc4>)
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	3301      	adds	r3, #1
 80042ae:	4a2c      	ldr	r2, [pc, #176]	@ (8004360 <prvAddNewTaskToReadyList+0xc4>)
 80042b0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80042b2:	4b2c      	ldr	r3, [pc, #176]	@ (8004364 <prvAddNewTaskToReadyList+0xc8>)
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d109      	bne.n	80042ce <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80042ba:	4a2a      	ldr	r2, [pc, #168]	@ (8004364 <prvAddNewTaskToReadyList+0xc8>)
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80042c0:	4b27      	ldr	r3, [pc, #156]	@ (8004360 <prvAddNewTaskToReadyList+0xc4>)
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	2b01      	cmp	r3, #1
 80042c6:	d110      	bne.n	80042ea <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80042c8:	f000 fc2e 	bl	8004b28 <prvInitialiseTaskLists>
 80042cc:	e00d      	b.n	80042ea <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80042ce:	4b26      	ldr	r3, [pc, #152]	@ (8004368 <prvAddNewTaskToReadyList+0xcc>)
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d109      	bne.n	80042ea <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80042d6:	4b23      	ldr	r3, [pc, #140]	@ (8004364 <prvAddNewTaskToReadyList+0xc8>)
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042e0:	429a      	cmp	r2, r3
 80042e2:	d802      	bhi.n	80042ea <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80042e4:	4a1f      	ldr	r2, [pc, #124]	@ (8004364 <prvAddNewTaskToReadyList+0xc8>)
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80042ea:	4b20      	ldr	r3, [pc, #128]	@ (800436c <prvAddNewTaskToReadyList+0xd0>)
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	3301      	adds	r3, #1
 80042f0:	4a1e      	ldr	r2, [pc, #120]	@ (800436c <prvAddNewTaskToReadyList+0xd0>)
 80042f2:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80042f4:	4b1d      	ldr	r3, [pc, #116]	@ (800436c <prvAddNewTaskToReadyList+0xd0>)
 80042f6:	681a      	ldr	r2, [r3, #0]
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004300:	4b1b      	ldr	r3, [pc, #108]	@ (8004370 <prvAddNewTaskToReadyList+0xd4>)
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	429a      	cmp	r2, r3
 8004306:	d903      	bls.n	8004310 <prvAddNewTaskToReadyList+0x74>
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800430c:	4a18      	ldr	r2, [pc, #96]	@ (8004370 <prvAddNewTaskToReadyList+0xd4>)
 800430e:	6013      	str	r3, [r2, #0]
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004314:	4613      	mov	r3, r2
 8004316:	009b      	lsls	r3, r3, #2
 8004318:	4413      	add	r3, r2
 800431a:	009b      	lsls	r3, r3, #2
 800431c:	4a15      	ldr	r2, [pc, #84]	@ (8004374 <prvAddNewTaskToReadyList+0xd8>)
 800431e:	441a      	add	r2, r3
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	3304      	adds	r3, #4
 8004324:	4619      	mov	r1, r3
 8004326:	4610      	mov	r0, r2
 8004328:	f7ff f8e9 	bl	80034fe <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800432c:	f001 fa5e 	bl	80057ec <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8004330:	4b0d      	ldr	r3, [pc, #52]	@ (8004368 <prvAddNewTaskToReadyList+0xcc>)
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	2b00      	cmp	r3, #0
 8004336:	d00e      	beq.n	8004356 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8004338:	4b0a      	ldr	r3, [pc, #40]	@ (8004364 <prvAddNewTaskToReadyList+0xc8>)
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004342:	429a      	cmp	r2, r3
 8004344:	d207      	bcs.n	8004356 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8004346:	4b0c      	ldr	r3, [pc, #48]	@ (8004378 <prvAddNewTaskToReadyList+0xdc>)
 8004348:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800434c:	601a      	str	r2, [r3, #0]
 800434e:	f3bf 8f4f 	dsb	sy
 8004352:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004356:	bf00      	nop
 8004358:	3708      	adds	r7, #8
 800435a:	46bd      	mov	sp, r7
 800435c:	bd80      	pop	{r7, pc}
 800435e:	bf00      	nop
 8004360:	20000d94 	.word	0x20000d94
 8004364:	200008c0 	.word	0x200008c0
 8004368:	20000da0 	.word	0x20000da0
 800436c:	20000db0 	.word	0x20000db0
 8004370:	20000d9c 	.word	0x20000d9c
 8004374:	200008c4 	.word	0x200008c4
 8004378:	e000ed04 	.word	0xe000ed04

0800437c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800437c:	b580      	push	{r7, lr}
 800437e:	b084      	sub	sp, #16
 8004380:	af00      	add	r7, sp, #0
 8004382:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8004384:	2300      	movs	r3, #0
 8004386:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	2b00      	cmp	r3, #0
 800438c:	d018      	beq.n	80043c0 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800438e:	4b14      	ldr	r3, [pc, #80]	@ (80043e0 <vTaskDelay+0x64>)
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	2b00      	cmp	r3, #0
 8004394:	d00b      	beq.n	80043ae <vTaskDelay+0x32>
	__asm volatile
 8004396:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800439a:	f383 8811 	msr	BASEPRI, r3
 800439e:	f3bf 8f6f 	isb	sy
 80043a2:	f3bf 8f4f 	dsb	sy
 80043a6:	60bb      	str	r3, [r7, #8]
}
 80043a8:	bf00      	nop
 80043aa:	bf00      	nop
 80043ac:	e7fd      	b.n	80043aa <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80043ae:	f000 f88b 	bl	80044c8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80043b2:	2100      	movs	r1, #0
 80043b4:	6878      	ldr	r0, [r7, #4]
 80043b6:	f000 fd09 	bl	8004dcc <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80043ba:	f000 f893 	bl	80044e4 <xTaskResumeAll>
 80043be:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d107      	bne.n	80043d6 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 80043c6:	4b07      	ldr	r3, [pc, #28]	@ (80043e4 <vTaskDelay+0x68>)
 80043c8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80043cc:	601a      	str	r2, [r3, #0]
 80043ce:	f3bf 8f4f 	dsb	sy
 80043d2:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80043d6:	bf00      	nop
 80043d8:	3710      	adds	r7, #16
 80043da:	46bd      	mov	sp, r7
 80043dc:	bd80      	pop	{r7, pc}
 80043de:	bf00      	nop
 80043e0:	20000dbc 	.word	0x20000dbc
 80043e4:	e000ed04 	.word	0xe000ed04

080043e8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80043e8:	b580      	push	{r7, lr}
 80043ea:	b08a      	sub	sp, #40	@ 0x28
 80043ec:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80043ee:	2300      	movs	r3, #0
 80043f0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80043f2:	2300      	movs	r3, #0
 80043f4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80043f6:	463a      	mov	r2, r7
 80043f8:	1d39      	adds	r1, r7, #4
 80043fa:	f107 0308 	add.w	r3, r7, #8
 80043fe:	4618      	mov	r0, r3
 8004400:	f7ff f81c 	bl	800343c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8004404:	6839      	ldr	r1, [r7, #0]
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	68ba      	ldr	r2, [r7, #8]
 800440a:	9202      	str	r2, [sp, #8]
 800440c:	9301      	str	r3, [sp, #4]
 800440e:	2300      	movs	r3, #0
 8004410:	9300      	str	r3, [sp, #0]
 8004412:	2300      	movs	r3, #0
 8004414:	460a      	mov	r2, r1
 8004416:	4924      	ldr	r1, [pc, #144]	@ (80044a8 <vTaskStartScheduler+0xc0>)
 8004418:	4824      	ldr	r0, [pc, #144]	@ (80044ac <vTaskStartScheduler+0xc4>)
 800441a:	f7ff fdf1 	bl	8004000 <xTaskCreateStatic>
 800441e:	4603      	mov	r3, r0
 8004420:	4a23      	ldr	r2, [pc, #140]	@ (80044b0 <vTaskStartScheduler+0xc8>)
 8004422:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8004424:	4b22      	ldr	r3, [pc, #136]	@ (80044b0 <vTaskStartScheduler+0xc8>)
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	2b00      	cmp	r3, #0
 800442a:	d002      	beq.n	8004432 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800442c:	2301      	movs	r3, #1
 800442e:	617b      	str	r3, [r7, #20]
 8004430:	e001      	b.n	8004436 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8004432:	2300      	movs	r3, #0
 8004434:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8004436:	697b      	ldr	r3, [r7, #20]
 8004438:	2b01      	cmp	r3, #1
 800443a:	d102      	bne.n	8004442 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800443c:	f000 fd1a 	bl	8004e74 <xTimerCreateTimerTask>
 8004440:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8004442:	697b      	ldr	r3, [r7, #20]
 8004444:	2b01      	cmp	r3, #1
 8004446:	d11b      	bne.n	8004480 <vTaskStartScheduler+0x98>
	__asm volatile
 8004448:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800444c:	f383 8811 	msr	BASEPRI, r3
 8004450:	f3bf 8f6f 	isb	sy
 8004454:	f3bf 8f4f 	dsb	sy
 8004458:	613b      	str	r3, [r7, #16]
}
 800445a:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 800445c:	4b15      	ldr	r3, [pc, #84]	@ (80044b4 <vTaskStartScheduler+0xcc>)
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	3354      	adds	r3, #84	@ 0x54
 8004462:	4a15      	ldr	r2, [pc, #84]	@ (80044b8 <vTaskStartScheduler+0xd0>)
 8004464:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8004466:	4b15      	ldr	r3, [pc, #84]	@ (80044bc <vTaskStartScheduler+0xd4>)
 8004468:	f04f 32ff 	mov.w	r2, #4294967295
 800446c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800446e:	4b14      	ldr	r3, [pc, #80]	@ (80044c0 <vTaskStartScheduler+0xd8>)
 8004470:	2201      	movs	r2, #1
 8004472:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8004474:	4b13      	ldr	r3, [pc, #76]	@ (80044c4 <vTaskStartScheduler+0xdc>)
 8004476:	2200      	movs	r2, #0
 8004478:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800447a:	f001 f8e1 	bl	8005640 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800447e:	e00f      	b.n	80044a0 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8004480:	697b      	ldr	r3, [r7, #20]
 8004482:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004486:	d10b      	bne.n	80044a0 <vTaskStartScheduler+0xb8>
	__asm volatile
 8004488:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800448c:	f383 8811 	msr	BASEPRI, r3
 8004490:	f3bf 8f6f 	isb	sy
 8004494:	f3bf 8f4f 	dsb	sy
 8004498:	60fb      	str	r3, [r7, #12]
}
 800449a:	bf00      	nop
 800449c:	bf00      	nop
 800449e:	e7fd      	b.n	800449c <vTaskStartScheduler+0xb4>
}
 80044a0:	bf00      	nop
 80044a2:	3718      	adds	r7, #24
 80044a4:	46bd      	mov	sp, r7
 80044a6:	bd80      	pop	{r7, pc}
 80044a8:	0800682c 	.word	0x0800682c
 80044ac:	08004af9 	.word	0x08004af9
 80044b0:	20000db8 	.word	0x20000db8
 80044b4:	200008c0 	.word	0x200008c0
 80044b8:	2000001c 	.word	0x2000001c
 80044bc:	20000db4 	.word	0x20000db4
 80044c0:	20000da0 	.word	0x20000da0
 80044c4:	20000d98 	.word	0x20000d98

080044c8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80044c8:	b480      	push	{r7}
 80044ca:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80044cc:	4b04      	ldr	r3, [pc, #16]	@ (80044e0 <vTaskSuspendAll+0x18>)
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	3301      	adds	r3, #1
 80044d2:	4a03      	ldr	r2, [pc, #12]	@ (80044e0 <vTaskSuspendAll+0x18>)
 80044d4:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80044d6:	bf00      	nop
 80044d8:	46bd      	mov	sp, r7
 80044da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044de:	4770      	bx	lr
 80044e0:	20000dbc 	.word	0x20000dbc

080044e4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80044e4:	b580      	push	{r7, lr}
 80044e6:	b084      	sub	sp, #16
 80044e8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80044ea:	2300      	movs	r3, #0
 80044ec:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80044ee:	2300      	movs	r3, #0
 80044f0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80044f2:	4b42      	ldr	r3, [pc, #264]	@ (80045fc <xTaskResumeAll+0x118>)
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d10b      	bne.n	8004512 <xTaskResumeAll+0x2e>
	__asm volatile
 80044fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80044fe:	f383 8811 	msr	BASEPRI, r3
 8004502:	f3bf 8f6f 	isb	sy
 8004506:	f3bf 8f4f 	dsb	sy
 800450a:	603b      	str	r3, [r7, #0]
}
 800450c:	bf00      	nop
 800450e:	bf00      	nop
 8004510:	e7fd      	b.n	800450e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8004512:	f001 f939 	bl	8005788 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8004516:	4b39      	ldr	r3, [pc, #228]	@ (80045fc <xTaskResumeAll+0x118>)
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	3b01      	subs	r3, #1
 800451c:	4a37      	ldr	r2, [pc, #220]	@ (80045fc <xTaskResumeAll+0x118>)
 800451e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004520:	4b36      	ldr	r3, [pc, #216]	@ (80045fc <xTaskResumeAll+0x118>)
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	2b00      	cmp	r3, #0
 8004526:	d162      	bne.n	80045ee <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8004528:	4b35      	ldr	r3, [pc, #212]	@ (8004600 <xTaskResumeAll+0x11c>)
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	2b00      	cmp	r3, #0
 800452e:	d05e      	beq.n	80045ee <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004530:	e02f      	b.n	8004592 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004532:	4b34      	ldr	r3, [pc, #208]	@ (8004604 <xTaskResumeAll+0x120>)
 8004534:	68db      	ldr	r3, [r3, #12]
 8004536:	68db      	ldr	r3, [r3, #12]
 8004538:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	3318      	adds	r3, #24
 800453e:	4618      	mov	r0, r3
 8004540:	f7ff f83a 	bl	80035b8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	3304      	adds	r3, #4
 8004548:	4618      	mov	r0, r3
 800454a:	f7ff f835 	bl	80035b8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004552:	4b2d      	ldr	r3, [pc, #180]	@ (8004608 <xTaskResumeAll+0x124>)
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	429a      	cmp	r2, r3
 8004558:	d903      	bls.n	8004562 <xTaskResumeAll+0x7e>
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800455e:	4a2a      	ldr	r2, [pc, #168]	@ (8004608 <xTaskResumeAll+0x124>)
 8004560:	6013      	str	r3, [r2, #0]
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004566:	4613      	mov	r3, r2
 8004568:	009b      	lsls	r3, r3, #2
 800456a:	4413      	add	r3, r2
 800456c:	009b      	lsls	r3, r3, #2
 800456e:	4a27      	ldr	r2, [pc, #156]	@ (800460c <xTaskResumeAll+0x128>)
 8004570:	441a      	add	r2, r3
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	3304      	adds	r3, #4
 8004576:	4619      	mov	r1, r3
 8004578:	4610      	mov	r0, r2
 800457a:	f7fe ffc0 	bl	80034fe <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004582:	4b23      	ldr	r3, [pc, #140]	@ (8004610 <xTaskResumeAll+0x12c>)
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004588:	429a      	cmp	r2, r3
 800458a:	d302      	bcc.n	8004592 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800458c:	4b21      	ldr	r3, [pc, #132]	@ (8004614 <xTaskResumeAll+0x130>)
 800458e:	2201      	movs	r2, #1
 8004590:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004592:	4b1c      	ldr	r3, [pc, #112]	@ (8004604 <xTaskResumeAll+0x120>)
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	2b00      	cmp	r3, #0
 8004598:	d1cb      	bne.n	8004532 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800459a:	68fb      	ldr	r3, [r7, #12]
 800459c:	2b00      	cmp	r3, #0
 800459e:	d001      	beq.n	80045a4 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80045a0:	f000 fb66 	bl	8004c70 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80045a4:	4b1c      	ldr	r3, [pc, #112]	@ (8004618 <xTaskResumeAll+0x134>)
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d010      	beq.n	80045d2 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80045b0:	f000 f846 	bl	8004640 <xTaskIncrementTick>
 80045b4:	4603      	mov	r3, r0
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d002      	beq.n	80045c0 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 80045ba:	4b16      	ldr	r3, [pc, #88]	@ (8004614 <xTaskResumeAll+0x130>)
 80045bc:	2201      	movs	r2, #1
 80045be:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	3b01      	subs	r3, #1
 80045c4:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d1f1      	bne.n	80045b0 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 80045cc:	4b12      	ldr	r3, [pc, #72]	@ (8004618 <xTaskResumeAll+0x134>)
 80045ce:	2200      	movs	r2, #0
 80045d0:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80045d2:	4b10      	ldr	r3, [pc, #64]	@ (8004614 <xTaskResumeAll+0x130>)
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d009      	beq.n	80045ee <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80045da:	2301      	movs	r3, #1
 80045dc:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80045de:	4b0f      	ldr	r3, [pc, #60]	@ (800461c <xTaskResumeAll+0x138>)
 80045e0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80045e4:	601a      	str	r2, [r3, #0]
 80045e6:	f3bf 8f4f 	dsb	sy
 80045ea:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80045ee:	f001 f8fd 	bl	80057ec <vPortExitCritical>

	return xAlreadyYielded;
 80045f2:	68bb      	ldr	r3, [r7, #8]
}
 80045f4:	4618      	mov	r0, r3
 80045f6:	3710      	adds	r7, #16
 80045f8:	46bd      	mov	sp, r7
 80045fa:	bd80      	pop	{r7, pc}
 80045fc:	20000dbc 	.word	0x20000dbc
 8004600:	20000d94 	.word	0x20000d94
 8004604:	20000d54 	.word	0x20000d54
 8004608:	20000d9c 	.word	0x20000d9c
 800460c:	200008c4 	.word	0x200008c4
 8004610:	200008c0 	.word	0x200008c0
 8004614:	20000da8 	.word	0x20000da8
 8004618:	20000da4 	.word	0x20000da4
 800461c:	e000ed04 	.word	0xe000ed04

08004620 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8004620:	b480      	push	{r7}
 8004622:	b083      	sub	sp, #12
 8004624:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8004626:	4b05      	ldr	r3, [pc, #20]	@ (800463c <xTaskGetTickCount+0x1c>)
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800462c:	687b      	ldr	r3, [r7, #4]
}
 800462e:	4618      	mov	r0, r3
 8004630:	370c      	adds	r7, #12
 8004632:	46bd      	mov	sp, r7
 8004634:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004638:	4770      	bx	lr
 800463a:	bf00      	nop
 800463c:	20000d98 	.word	0x20000d98

08004640 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8004640:	b580      	push	{r7, lr}
 8004642:	b086      	sub	sp, #24
 8004644:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8004646:	2300      	movs	r3, #0
 8004648:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800464a:	4b4f      	ldr	r3, [pc, #316]	@ (8004788 <xTaskIncrementTick+0x148>)
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	2b00      	cmp	r3, #0
 8004650:	f040 8090 	bne.w	8004774 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8004654:	4b4d      	ldr	r3, [pc, #308]	@ (800478c <xTaskIncrementTick+0x14c>)
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	3301      	adds	r3, #1
 800465a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800465c:	4a4b      	ldr	r2, [pc, #300]	@ (800478c <xTaskIncrementTick+0x14c>)
 800465e:	693b      	ldr	r3, [r7, #16]
 8004660:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8004662:	693b      	ldr	r3, [r7, #16]
 8004664:	2b00      	cmp	r3, #0
 8004666:	d121      	bne.n	80046ac <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8004668:	4b49      	ldr	r3, [pc, #292]	@ (8004790 <xTaskIncrementTick+0x150>)
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	2b00      	cmp	r3, #0
 8004670:	d00b      	beq.n	800468a <xTaskIncrementTick+0x4a>
	__asm volatile
 8004672:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004676:	f383 8811 	msr	BASEPRI, r3
 800467a:	f3bf 8f6f 	isb	sy
 800467e:	f3bf 8f4f 	dsb	sy
 8004682:	603b      	str	r3, [r7, #0]
}
 8004684:	bf00      	nop
 8004686:	bf00      	nop
 8004688:	e7fd      	b.n	8004686 <xTaskIncrementTick+0x46>
 800468a:	4b41      	ldr	r3, [pc, #260]	@ (8004790 <xTaskIncrementTick+0x150>)
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	60fb      	str	r3, [r7, #12]
 8004690:	4b40      	ldr	r3, [pc, #256]	@ (8004794 <xTaskIncrementTick+0x154>)
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	4a3e      	ldr	r2, [pc, #248]	@ (8004790 <xTaskIncrementTick+0x150>)
 8004696:	6013      	str	r3, [r2, #0]
 8004698:	4a3e      	ldr	r2, [pc, #248]	@ (8004794 <xTaskIncrementTick+0x154>)
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	6013      	str	r3, [r2, #0]
 800469e:	4b3e      	ldr	r3, [pc, #248]	@ (8004798 <xTaskIncrementTick+0x158>)
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	3301      	adds	r3, #1
 80046a4:	4a3c      	ldr	r2, [pc, #240]	@ (8004798 <xTaskIncrementTick+0x158>)
 80046a6:	6013      	str	r3, [r2, #0]
 80046a8:	f000 fae2 	bl	8004c70 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80046ac:	4b3b      	ldr	r3, [pc, #236]	@ (800479c <xTaskIncrementTick+0x15c>)
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	693a      	ldr	r2, [r7, #16]
 80046b2:	429a      	cmp	r2, r3
 80046b4:	d349      	bcc.n	800474a <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80046b6:	4b36      	ldr	r3, [pc, #216]	@ (8004790 <xTaskIncrementTick+0x150>)
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	2b00      	cmp	r3, #0
 80046be:	d104      	bne.n	80046ca <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80046c0:	4b36      	ldr	r3, [pc, #216]	@ (800479c <xTaskIncrementTick+0x15c>)
 80046c2:	f04f 32ff 	mov.w	r2, #4294967295
 80046c6:	601a      	str	r2, [r3, #0]
					break;
 80046c8:	e03f      	b.n	800474a <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80046ca:	4b31      	ldr	r3, [pc, #196]	@ (8004790 <xTaskIncrementTick+0x150>)
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	68db      	ldr	r3, [r3, #12]
 80046d0:	68db      	ldr	r3, [r3, #12]
 80046d2:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80046d4:	68bb      	ldr	r3, [r7, #8]
 80046d6:	685b      	ldr	r3, [r3, #4]
 80046d8:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80046da:	693a      	ldr	r2, [r7, #16]
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	429a      	cmp	r2, r3
 80046e0:	d203      	bcs.n	80046ea <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80046e2:	4a2e      	ldr	r2, [pc, #184]	@ (800479c <xTaskIncrementTick+0x15c>)
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80046e8:	e02f      	b.n	800474a <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80046ea:	68bb      	ldr	r3, [r7, #8]
 80046ec:	3304      	adds	r3, #4
 80046ee:	4618      	mov	r0, r3
 80046f0:	f7fe ff62 	bl	80035b8 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80046f4:	68bb      	ldr	r3, [r7, #8]
 80046f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d004      	beq.n	8004706 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80046fc:	68bb      	ldr	r3, [r7, #8]
 80046fe:	3318      	adds	r3, #24
 8004700:	4618      	mov	r0, r3
 8004702:	f7fe ff59 	bl	80035b8 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8004706:	68bb      	ldr	r3, [r7, #8]
 8004708:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800470a:	4b25      	ldr	r3, [pc, #148]	@ (80047a0 <xTaskIncrementTick+0x160>)
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	429a      	cmp	r2, r3
 8004710:	d903      	bls.n	800471a <xTaskIncrementTick+0xda>
 8004712:	68bb      	ldr	r3, [r7, #8]
 8004714:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004716:	4a22      	ldr	r2, [pc, #136]	@ (80047a0 <xTaskIncrementTick+0x160>)
 8004718:	6013      	str	r3, [r2, #0]
 800471a:	68bb      	ldr	r3, [r7, #8]
 800471c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800471e:	4613      	mov	r3, r2
 8004720:	009b      	lsls	r3, r3, #2
 8004722:	4413      	add	r3, r2
 8004724:	009b      	lsls	r3, r3, #2
 8004726:	4a1f      	ldr	r2, [pc, #124]	@ (80047a4 <xTaskIncrementTick+0x164>)
 8004728:	441a      	add	r2, r3
 800472a:	68bb      	ldr	r3, [r7, #8]
 800472c:	3304      	adds	r3, #4
 800472e:	4619      	mov	r1, r3
 8004730:	4610      	mov	r0, r2
 8004732:	f7fe fee4 	bl	80034fe <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004736:	68bb      	ldr	r3, [r7, #8]
 8004738:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800473a:	4b1b      	ldr	r3, [pc, #108]	@ (80047a8 <xTaskIncrementTick+0x168>)
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004740:	429a      	cmp	r2, r3
 8004742:	d3b8      	bcc.n	80046b6 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8004744:	2301      	movs	r3, #1
 8004746:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004748:	e7b5      	b.n	80046b6 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800474a:	4b17      	ldr	r3, [pc, #92]	@ (80047a8 <xTaskIncrementTick+0x168>)
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004750:	4914      	ldr	r1, [pc, #80]	@ (80047a4 <xTaskIncrementTick+0x164>)
 8004752:	4613      	mov	r3, r2
 8004754:	009b      	lsls	r3, r3, #2
 8004756:	4413      	add	r3, r2
 8004758:	009b      	lsls	r3, r3, #2
 800475a:	440b      	add	r3, r1
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	2b01      	cmp	r3, #1
 8004760:	d901      	bls.n	8004766 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8004762:	2301      	movs	r3, #1
 8004764:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8004766:	4b11      	ldr	r3, [pc, #68]	@ (80047ac <xTaskIncrementTick+0x16c>)
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	2b00      	cmp	r3, #0
 800476c:	d007      	beq.n	800477e <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800476e:	2301      	movs	r3, #1
 8004770:	617b      	str	r3, [r7, #20]
 8004772:	e004      	b.n	800477e <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8004774:	4b0e      	ldr	r3, [pc, #56]	@ (80047b0 <xTaskIncrementTick+0x170>)
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	3301      	adds	r3, #1
 800477a:	4a0d      	ldr	r2, [pc, #52]	@ (80047b0 <xTaskIncrementTick+0x170>)
 800477c:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800477e:	697b      	ldr	r3, [r7, #20]
}
 8004780:	4618      	mov	r0, r3
 8004782:	3718      	adds	r7, #24
 8004784:	46bd      	mov	sp, r7
 8004786:	bd80      	pop	{r7, pc}
 8004788:	20000dbc 	.word	0x20000dbc
 800478c:	20000d98 	.word	0x20000d98
 8004790:	20000d4c 	.word	0x20000d4c
 8004794:	20000d50 	.word	0x20000d50
 8004798:	20000dac 	.word	0x20000dac
 800479c:	20000db4 	.word	0x20000db4
 80047a0:	20000d9c 	.word	0x20000d9c
 80047a4:	200008c4 	.word	0x200008c4
 80047a8:	200008c0 	.word	0x200008c0
 80047ac:	20000da8 	.word	0x20000da8
 80047b0:	20000da4 	.word	0x20000da4

080047b4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80047b4:	b480      	push	{r7}
 80047b6:	b085      	sub	sp, #20
 80047b8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80047ba:	4b2b      	ldr	r3, [pc, #172]	@ (8004868 <vTaskSwitchContext+0xb4>)
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d003      	beq.n	80047ca <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80047c2:	4b2a      	ldr	r3, [pc, #168]	@ (800486c <vTaskSwitchContext+0xb8>)
 80047c4:	2201      	movs	r2, #1
 80047c6:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80047c8:	e047      	b.n	800485a <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 80047ca:	4b28      	ldr	r3, [pc, #160]	@ (800486c <vTaskSwitchContext+0xb8>)
 80047cc:	2200      	movs	r2, #0
 80047ce:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80047d0:	4b27      	ldr	r3, [pc, #156]	@ (8004870 <vTaskSwitchContext+0xbc>)
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	60fb      	str	r3, [r7, #12]
 80047d6:	e011      	b.n	80047fc <vTaskSwitchContext+0x48>
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d10b      	bne.n	80047f6 <vTaskSwitchContext+0x42>
	__asm volatile
 80047de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80047e2:	f383 8811 	msr	BASEPRI, r3
 80047e6:	f3bf 8f6f 	isb	sy
 80047ea:	f3bf 8f4f 	dsb	sy
 80047ee:	607b      	str	r3, [r7, #4]
}
 80047f0:	bf00      	nop
 80047f2:	bf00      	nop
 80047f4:	e7fd      	b.n	80047f2 <vTaskSwitchContext+0x3e>
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	3b01      	subs	r3, #1
 80047fa:	60fb      	str	r3, [r7, #12]
 80047fc:	491d      	ldr	r1, [pc, #116]	@ (8004874 <vTaskSwitchContext+0xc0>)
 80047fe:	68fa      	ldr	r2, [r7, #12]
 8004800:	4613      	mov	r3, r2
 8004802:	009b      	lsls	r3, r3, #2
 8004804:	4413      	add	r3, r2
 8004806:	009b      	lsls	r3, r3, #2
 8004808:	440b      	add	r3, r1
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	2b00      	cmp	r3, #0
 800480e:	d0e3      	beq.n	80047d8 <vTaskSwitchContext+0x24>
 8004810:	68fa      	ldr	r2, [r7, #12]
 8004812:	4613      	mov	r3, r2
 8004814:	009b      	lsls	r3, r3, #2
 8004816:	4413      	add	r3, r2
 8004818:	009b      	lsls	r3, r3, #2
 800481a:	4a16      	ldr	r2, [pc, #88]	@ (8004874 <vTaskSwitchContext+0xc0>)
 800481c:	4413      	add	r3, r2
 800481e:	60bb      	str	r3, [r7, #8]
 8004820:	68bb      	ldr	r3, [r7, #8]
 8004822:	685b      	ldr	r3, [r3, #4]
 8004824:	685a      	ldr	r2, [r3, #4]
 8004826:	68bb      	ldr	r3, [r7, #8]
 8004828:	605a      	str	r2, [r3, #4]
 800482a:	68bb      	ldr	r3, [r7, #8]
 800482c:	685a      	ldr	r2, [r3, #4]
 800482e:	68bb      	ldr	r3, [r7, #8]
 8004830:	3308      	adds	r3, #8
 8004832:	429a      	cmp	r2, r3
 8004834:	d104      	bne.n	8004840 <vTaskSwitchContext+0x8c>
 8004836:	68bb      	ldr	r3, [r7, #8]
 8004838:	685b      	ldr	r3, [r3, #4]
 800483a:	685a      	ldr	r2, [r3, #4]
 800483c:	68bb      	ldr	r3, [r7, #8]
 800483e:	605a      	str	r2, [r3, #4]
 8004840:	68bb      	ldr	r3, [r7, #8]
 8004842:	685b      	ldr	r3, [r3, #4]
 8004844:	68db      	ldr	r3, [r3, #12]
 8004846:	4a0c      	ldr	r2, [pc, #48]	@ (8004878 <vTaskSwitchContext+0xc4>)
 8004848:	6013      	str	r3, [r2, #0]
 800484a:	4a09      	ldr	r2, [pc, #36]	@ (8004870 <vTaskSwitchContext+0xbc>)
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8004850:	4b09      	ldr	r3, [pc, #36]	@ (8004878 <vTaskSwitchContext+0xc4>)
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	3354      	adds	r3, #84	@ 0x54
 8004856:	4a09      	ldr	r2, [pc, #36]	@ (800487c <vTaskSwitchContext+0xc8>)
 8004858:	6013      	str	r3, [r2, #0]
}
 800485a:	bf00      	nop
 800485c:	3714      	adds	r7, #20
 800485e:	46bd      	mov	sp, r7
 8004860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004864:	4770      	bx	lr
 8004866:	bf00      	nop
 8004868:	20000dbc 	.word	0x20000dbc
 800486c:	20000da8 	.word	0x20000da8
 8004870:	20000d9c 	.word	0x20000d9c
 8004874:	200008c4 	.word	0x200008c4
 8004878:	200008c0 	.word	0x200008c0
 800487c:	2000001c 	.word	0x2000001c

08004880 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8004880:	b580      	push	{r7, lr}
 8004882:	b084      	sub	sp, #16
 8004884:	af00      	add	r7, sp, #0
 8004886:	6078      	str	r0, [r7, #4]
 8004888:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	2b00      	cmp	r3, #0
 800488e:	d10b      	bne.n	80048a8 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8004890:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004894:	f383 8811 	msr	BASEPRI, r3
 8004898:	f3bf 8f6f 	isb	sy
 800489c:	f3bf 8f4f 	dsb	sy
 80048a0:	60fb      	str	r3, [r7, #12]
}
 80048a2:	bf00      	nop
 80048a4:	bf00      	nop
 80048a6:	e7fd      	b.n	80048a4 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80048a8:	4b07      	ldr	r3, [pc, #28]	@ (80048c8 <vTaskPlaceOnEventList+0x48>)
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	3318      	adds	r3, #24
 80048ae:	4619      	mov	r1, r3
 80048b0:	6878      	ldr	r0, [r7, #4]
 80048b2:	f7fe fe48 	bl	8003546 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80048b6:	2101      	movs	r1, #1
 80048b8:	6838      	ldr	r0, [r7, #0]
 80048ba:	f000 fa87 	bl	8004dcc <prvAddCurrentTaskToDelayedList>
}
 80048be:	bf00      	nop
 80048c0:	3710      	adds	r7, #16
 80048c2:	46bd      	mov	sp, r7
 80048c4:	bd80      	pop	{r7, pc}
 80048c6:	bf00      	nop
 80048c8:	200008c0 	.word	0x200008c0

080048cc <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80048cc:	b580      	push	{r7, lr}
 80048ce:	b086      	sub	sp, #24
 80048d0:	af00      	add	r7, sp, #0
 80048d2:	60f8      	str	r0, [r7, #12]
 80048d4:	60b9      	str	r1, [r7, #8]
 80048d6:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d10b      	bne.n	80048f6 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 80048de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80048e2:	f383 8811 	msr	BASEPRI, r3
 80048e6:	f3bf 8f6f 	isb	sy
 80048ea:	f3bf 8f4f 	dsb	sy
 80048ee:	617b      	str	r3, [r7, #20]
}
 80048f0:	bf00      	nop
 80048f2:	bf00      	nop
 80048f4:	e7fd      	b.n	80048f2 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80048f6:	4b0a      	ldr	r3, [pc, #40]	@ (8004920 <vTaskPlaceOnEventListRestricted+0x54>)
 80048f8:	681b      	ldr	r3, [r3, #0]
 80048fa:	3318      	adds	r3, #24
 80048fc:	4619      	mov	r1, r3
 80048fe:	68f8      	ldr	r0, [r7, #12]
 8004900:	f7fe fdfd 	bl	80034fe <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	2b00      	cmp	r3, #0
 8004908:	d002      	beq.n	8004910 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 800490a:	f04f 33ff 	mov.w	r3, #4294967295
 800490e:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8004910:	6879      	ldr	r1, [r7, #4]
 8004912:	68b8      	ldr	r0, [r7, #8]
 8004914:	f000 fa5a 	bl	8004dcc <prvAddCurrentTaskToDelayedList>
	}
 8004918:	bf00      	nop
 800491a:	3718      	adds	r7, #24
 800491c:	46bd      	mov	sp, r7
 800491e:	bd80      	pop	{r7, pc}
 8004920:	200008c0 	.word	0x200008c0

08004924 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8004924:	b580      	push	{r7, lr}
 8004926:	b086      	sub	sp, #24
 8004928:	af00      	add	r7, sp, #0
 800492a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	68db      	ldr	r3, [r3, #12]
 8004930:	68db      	ldr	r3, [r3, #12]
 8004932:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8004934:	693b      	ldr	r3, [r7, #16]
 8004936:	2b00      	cmp	r3, #0
 8004938:	d10b      	bne.n	8004952 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 800493a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800493e:	f383 8811 	msr	BASEPRI, r3
 8004942:	f3bf 8f6f 	isb	sy
 8004946:	f3bf 8f4f 	dsb	sy
 800494a:	60fb      	str	r3, [r7, #12]
}
 800494c:	bf00      	nop
 800494e:	bf00      	nop
 8004950:	e7fd      	b.n	800494e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8004952:	693b      	ldr	r3, [r7, #16]
 8004954:	3318      	adds	r3, #24
 8004956:	4618      	mov	r0, r3
 8004958:	f7fe fe2e 	bl	80035b8 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800495c:	4b1d      	ldr	r3, [pc, #116]	@ (80049d4 <xTaskRemoveFromEventList+0xb0>)
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	2b00      	cmp	r3, #0
 8004962:	d11d      	bne.n	80049a0 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8004964:	693b      	ldr	r3, [r7, #16]
 8004966:	3304      	adds	r3, #4
 8004968:	4618      	mov	r0, r3
 800496a:	f7fe fe25 	bl	80035b8 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800496e:	693b      	ldr	r3, [r7, #16]
 8004970:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004972:	4b19      	ldr	r3, [pc, #100]	@ (80049d8 <xTaskRemoveFromEventList+0xb4>)
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	429a      	cmp	r2, r3
 8004978:	d903      	bls.n	8004982 <xTaskRemoveFromEventList+0x5e>
 800497a:	693b      	ldr	r3, [r7, #16]
 800497c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800497e:	4a16      	ldr	r2, [pc, #88]	@ (80049d8 <xTaskRemoveFromEventList+0xb4>)
 8004980:	6013      	str	r3, [r2, #0]
 8004982:	693b      	ldr	r3, [r7, #16]
 8004984:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004986:	4613      	mov	r3, r2
 8004988:	009b      	lsls	r3, r3, #2
 800498a:	4413      	add	r3, r2
 800498c:	009b      	lsls	r3, r3, #2
 800498e:	4a13      	ldr	r2, [pc, #76]	@ (80049dc <xTaskRemoveFromEventList+0xb8>)
 8004990:	441a      	add	r2, r3
 8004992:	693b      	ldr	r3, [r7, #16]
 8004994:	3304      	adds	r3, #4
 8004996:	4619      	mov	r1, r3
 8004998:	4610      	mov	r0, r2
 800499a:	f7fe fdb0 	bl	80034fe <vListInsertEnd>
 800499e:	e005      	b.n	80049ac <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80049a0:	693b      	ldr	r3, [r7, #16]
 80049a2:	3318      	adds	r3, #24
 80049a4:	4619      	mov	r1, r3
 80049a6:	480e      	ldr	r0, [pc, #56]	@ (80049e0 <xTaskRemoveFromEventList+0xbc>)
 80049a8:	f7fe fda9 	bl	80034fe <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80049ac:	693b      	ldr	r3, [r7, #16]
 80049ae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80049b0:	4b0c      	ldr	r3, [pc, #48]	@ (80049e4 <xTaskRemoveFromEventList+0xc0>)
 80049b2:	681b      	ldr	r3, [r3, #0]
 80049b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049b6:	429a      	cmp	r2, r3
 80049b8:	d905      	bls.n	80049c6 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80049ba:	2301      	movs	r3, #1
 80049bc:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80049be:	4b0a      	ldr	r3, [pc, #40]	@ (80049e8 <xTaskRemoveFromEventList+0xc4>)
 80049c0:	2201      	movs	r2, #1
 80049c2:	601a      	str	r2, [r3, #0]
 80049c4:	e001      	b.n	80049ca <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 80049c6:	2300      	movs	r3, #0
 80049c8:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80049ca:	697b      	ldr	r3, [r7, #20]
}
 80049cc:	4618      	mov	r0, r3
 80049ce:	3718      	adds	r7, #24
 80049d0:	46bd      	mov	sp, r7
 80049d2:	bd80      	pop	{r7, pc}
 80049d4:	20000dbc 	.word	0x20000dbc
 80049d8:	20000d9c 	.word	0x20000d9c
 80049dc:	200008c4 	.word	0x200008c4
 80049e0:	20000d54 	.word	0x20000d54
 80049e4:	200008c0 	.word	0x200008c0
 80049e8:	20000da8 	.word	0x20000da8

080049ec <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80049ec:	b480      	push	{r7}
 80049ee:	b083      	sub	sp, #12
 80049f0:	af00      	add	r7, sp, #0
 80049f2:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80049f4:	4b06      	ldr	r3, [pc, #24]	@ (8004a10 <vTaskInternalSetTimeOutState+0x24>)
 80049f6:	681a      	ldr	r2, [r3, #0]
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80049fc:	4b05      	ldr	r3, [pc, #20]	@ (8004a14 <vTaskInternalSetTimeOutState+0x28>)
 80049fe:	681a      	ldr	r2, [r3, #0]
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	605a      	str	r2, [r3, #4]
}
 8004a04:	bf00      	nop
 8004a06:	370c      	adds	r7, #12
 8004a08:	46bd      	mov	sp, r7
 8004a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a0e:	4770      	bx	lr
 8004a10:	20000dac 	.word	0x20000dac
 8004a14:	20000d98 	.word	0x20000d98

08004a18 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8004a18:	b580      	push	{r7, lr}
 8004a1a:	b088      	sub	sp, #32
 8004a1c:	af00      	add	r7, sp, #0
 8004a1e:	6078      	str	r0, [r7, #4]
 8004a20:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d10b      	bne.n	8004a40 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8004a28:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a2c:	f383 8811 	msr	BASEPRI, r3
 8004a30:	f3bf 8f6f 	isb	sy
 8004a34:	f3bf 8f4f 	dsb	sy
 8004a38:	613b      	str	r3, [r7, #16]
}
 8004a3a:	bf00      	nop
 8004a3c:	bf00      	nop
 8004a3e:	e7fd      	b.n	8004a3c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8004a40:	683b      	ldr	r3, [r7, #0]
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d10b      	bne.n	8004a5e <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8004a46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a4a:	f383 8811 	msr	BASEPRI, r3
 8004a4e:	f3bf 8f6f 	isb	sy
 8004a52:	f3bf 8f4f 	dsb	sy
 8004a56:	60fb      	str	r3, [r7, #12]
}
 8004a58:	bf00      	nop
 8004a5a:	bf00      	nop
 8004a5c:	e7fd      	b.n	8004a5a <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8004a5e:	f000 fe93 	bl	8005788 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8004a62:	4b1d      	ldr	r3, [pc, #116]	@ (8004ad8 <xTaskCheckForTimeOut+0xc0>)
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	685b      	ldr	r3, [r3, #4]
 8004a6c:	69ba      	ldr	r2, [r7, #24]
 8004a6e:	1ad3      	subs	r3, r2, r3
 8004a70:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8004a72:	683b      	ldr	r3, [r7, #0]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a7a:	d102      	bne.n	8004a82 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8004a7c:	2300      	movs	r3, #0
 8004a7e:	61fb      	str	r3, [r7, #28]
 8004a80:	e023      	b.n	8004aca <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	681a      	ldr	r2, [r3, #0]
 8004a86:	4b15      	ldr	r3, [pc, #84]	@ (8004adc <xTaskCheckForTimeOut+0xc4>)
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	429a      	cmp	r2, r3
 8004a8c:	d007      	beq.n	8004a9e <xTaskCheckForTimeOut+0x86>
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	685b      	ldr	r3, [r3, #4]
 8004a92:	69ba      	ldr	r2, [r7, #24]
 8004a94:	429a      	cmp	r2, r3
 8004a96:	d302      	bcc.n	8004a9e <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8004a98:	2301      	movs	r3, #1
 8004a9a:	61fb      	str	r3, [r7, #28]
 8004a9c:	e015      	b.n	8004aca <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8004a9e:	683b      	ldr	r3, [r7, #0]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	697a      	ldr	r2, [r7, #20]
 8004aa4:	429a      	cmp	r2, r3
 8004aa6:	d20b      	bcs.n	8004ac0 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8004aa8:	683b      	ldr	r3, [r7, #0]
 8004aaa:	681a      	ldr	r2, [r3, #0]
 8004aac:	697b      	ldr	r3, [r7, #20]
 8004aae:	1ad2      	subs	r2, r2, r3
 8004ab0:	683b      	ldr	r3, [r7, #0]
 8004ab2:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8004ab4:	6878      	ldr	r0, [r7, #4]
 8004ab6:	f7ff ff99 	bl	80049ec <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8004aba:	2300      	movs	r3, #0
 8004abc:	61fb      	str	r3, [r7, #28]
 8004abe:	e004      	b.n	8004aca <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8004ac0:	683b      	ldr	r3, [r7, #0]
 8004ac2:	2200      	movs	r2, #0
 8004ac4:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8004ac6:	2301      	movs	r3, #1
 8004ac8:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8004aca:	f000 fe8f 	bl	80057ec <vPortExitCritical>

	return xReturn;
 8004ace:	69fb      	ldr	r3, [r7, #28]
}
 8004ad0:	4618      	mov	r0, r3
 8004ad2:	3720      	adds	r7, #32
 8004ad4:	46bd      	mov	sp, r7
 8004ad6:	bd80      	pop	{r7, pc}
 8004ad8:	20000d98 	.word	0x20000d98
 8004adc:	20000dac 	.word	0x20000dac

08004ae0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8004ae0:	b480      	push	{r7}
 8004ae2:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8004ae4:	4b03      	ldr	r3, [pc, #12]	@ (8004af4 <vTaskMissedYield+0x14>)
 8004ae6:	2201      	movs	r2, #1
 8004ae8:	601a      	str	r2, [r3, #0]
}
 8004aea:	bf00      	nop
 8004aec:	46bd      	mov	sp, r7
 8004aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004af2:	4770      	bx	lr
 8004af4:	20000da8 	.word	0x20000da8

08004af8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8004af8:	b580      	push	{r7, lr}
 8004afa:	b082      	sub	sp, #8
 8004afc:	af00      	add	r7, sp, #0
 8004afe:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8004b00:	f000 f852 	bl	8004ba8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8004b04:	4b06      	ldr	r3, [pc, #24]	@ (8004b20 <prvIdleTask+0x28>)
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	2b01      	cmp	r3, #1
 8004b0a:	d9f9      	bls.n	8004b00 <prvIdleTask+0x8>
			{
				taskYIELD();
 8004b0c:	4b05      	ldr	r3, [pc, #20]	@ (8004b24 <prvIdleTask+0x2c>)
 8004b0e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004b12:	601a      	str	r2, [r3, #0]
 8004b14:	f3bf 8f4f 	dsb	sy
 8004b18:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8004b1c:	e7f0      	b.n	8004b00 <prvIdleTask+0x8>
 8004b1e:	bf00      	nop
 8004b20:	200008c4 	.word	0x200008c4
 8004b24:	e000ed04 	.word	0xe000ed04

08004b28 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8004b28:	b580      	push	{r7, lr}
 8004b2a:	b082      	sub	sp, #8
 8004b2c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004b2e:	2300      	movs	r3, #0
 8004b30:	607b      	str	r3, [r7, #4]
 8004b32:	e00c      	b.n	8004b4e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8004b34:	687a      	ldr	r2, [r7, #4]
 8004b36:	4613      	mov	r3, r2
 8004b38:	009b      	lsls	r3, r3, #2
 8004b3a:	4413      	add	r3, r2
 8004b3c:	009b      	lsls	r3, r3, #2
 8004b3e:	4a12      	ldr	r2, [pc, #72]	@ (8004b88 <prvInitialiseTaskLists+0x60>)
 8004b40:	4413      	add	r3, r2
 8004b42:	4618      	mov	r0, r3
 8004b44:	f7fe fcae 	bl	80034a4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	3301      	adds	r3, #1
 8004b4c:	607b      	str	r3, [r7, #4]
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	2b37      	cmp	r3, #55	@ 0x37
 8004b52:	d9ef      	bls.n	8004b34 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8004b54:	480d      	ldr	r0, [pc, #52]	@ (8004b8c <prvInitialiseTaskLists+0x64>)
 8004b56:	f7fe fca5 	bl	80034a4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8004b5a:	480d      	ldr	r0, [pc, #52]	@ (8004b90 <prvInitialiseTaskLists+0x68>)
 8004b5c:	f7fe fca2 	bl	80034a4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8004b60:	480c      	ldr	r0, [pc, #48]	@ (8004b94 <prvInitialiseTaskLists+0x6c>)
 8004b62:	f7fe fc9f 	bl	80034a4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8004b66:	480c      	ldr	r0, [pc, #48]	@ (8004b98 <prvInitialiseTaskLists+0x70>)
 8004b68:	f7fe fc9c 	bl	80034a4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8004b6c:	480b      	ldr	r0, [pc, #44]	@ (8004b9c <prvInitialiseTaskLists+0x74>)
 8004b6e:	f7fe fc99 	bl	80034a4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8004b72:	4b0b      	ldr	r3, [pc, #44]	@ (8004ba0 <prvInitialiseTaskLists+0x78>)
 8004b74:	4a05      	ldr	r2, [pc, #20]	@ (8004b8c <prvInitialiseTaskLists+0x64>)
 8004b76:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8004b78:	4b0a      	ldr	r3, [pc, #40]	@ (8004ba4 <prvInitialiseTaskLists+0x7c>)
 8004b7a:	4a05      	ldr	r2, [pc, #20]	@ (8004b90 <prvInitialiseTaskLists+0x68>)
 8004b7c:	601a      	str	r2, [r3, #0]
}
 8004b7e:	bf00      	nop
 8004b80:	3708      	adds	r7, #8
 8004b82:	46bd      	mov	sp, r7
 8004b84:	bd80      	pop	{r7, pc}
 8004b86:	bf00      	nop
 8004b88:	200008c4 	.word	0x200008c4
 8004b8c:	20000d24 	.word	0x20000d24
 8004b90:	20000d38 	.word	0x20000d38
 8004b94:	20000d54 	.word	0x20000d54
 8004b98:	20000d68 	.word	0x20000d68
 8004b9c:	20000d80 	.word	0x20000d80
 8004ba0:	20000d4c 	.word	0x20000d4c
 8004ba4:	20000d50 	.word	0x20000d50

08004ba8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8004ba8:	b580      	push	{r7, lr}
 8004baa:	b082      	sub	sp, #8
 8004bac:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004bae:	e019      	b.n	8004be4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8004bb0:	f000 fdea 	bl	8005788 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004bb4:	4b10      	ldr	r3, [pc, #64]	@ (8004bf8 <prvCheckTasksWaitingTermination+0x50>)
 8004bb6:	68db      	ldr	r3, [r3, #12]
 8004bb8:	68db      	ldr	r3, [r3, #12]
 8004bba:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	3304      	adds	r3, #4
 8004bc0:	4618      	mov	r0, r3
 8004bc2:	f7fe fcf9 	bl	80035b8 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8004bc6:	4b0d      	ldr	r3, [pc, #52]	@ (8004bfc <prvCheckTasksWaitingTermination+0x54>)
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	3b01      	subs	r3, #1
 8004bcc:	4a0b      	ldr	r2, [pc, #44]	@ (8004bfc <prvCheckTasksWaitingTermination+0x54>)
 8004bce:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8004bd0:	4b0b      	ldr	r3, [pc, #44]	@ (8004c00 <prvCheckTasksWaitingTermination+0x58>)
 8004bd2:	681b      	ldr	r3, [r3, #0]
 8004bd4:	3b01      	subs	r3, #1
 8004bd6:	4a0a      	ldr	r2, [pc, #40]	@ (8004c00 <prvCheckTasksWaitingTermination+0x58>)
 8004bd8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8004bda:	f000 fe07 	bl	80057ec <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8004bde:	6878      	ldr	r0, [r7, #4]
 8004be0:	f000 f810 	bl	8004c04 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004be4:	4b06      	ldr	r3, [pc, #24]	@ (8004c00 <prvCheckTasksWaitingTermination+0x58>)
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	2b00      	cmp	r3, #0
 8004bea:	d1e1      	bne.n	8004bb0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8004bec:	bf00      	nop
 8004bee:	bf00      	nop
 8004bf0:	3708      	adds	r7, #8
 8004bf2:	46bd      	mov	sp, r7
 8004bf4:	bd80      	pop	{r7, pc}
 8004bf6:	bf00      	nop
 8004bf8:	20000d68 	.word	0x20000d68
 8004bfc:	20000d94 	.word	0x20000d94
 8004c00:	20000d7c 	.word	0x20000d7c

08004c04 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8004c04:	b580      	push	{r7, lr}
 8004c06:	b084      	sub	sp, #16
 8004c08:	af00      	add	r7, sp, #0
 8004c0a:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	3354      	adds	r3, #84	@ 0x54
 8004c10:	4618      	mov	r0, r3
 8004c12:	f001 fad9 	bl	80061c8 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8004c1c:	2b00      	cmp	r3, #0
 8004c1e:	d108      	bne.n	8004c32 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004c24:	4618      	mov	r0, r3
 8004c26:	f000 ff9f 	bl	8005b68 <vPortFree>
				vPortFree( pxTCB );
 8004c2a:	6878      	ldr	r0, [r7, #4]
 8004c2c:	f000 ff9c 	bl	8005b68 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8004c30:	e019      	b.n	8004c66 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8004c38:	2b01      	cmp	r3, #1
 8004c3a:	d103      	bne.n	8004c44 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8004c3c:	6878      	ldr	r0, [r7, #4]
 8004c3e:	f000 ff93 	bl	8005b68 <vPortFree>
	}
 8004c42:	e010      	b.n	8004c66 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8004c4a:	2b02      	cmp	r3, #2
 8004c4c:	d00b      	beq.n	8004c66 <prvDeleteTCB+0x62>
	__asm volatile
 8004c4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c52:	f383 8811 	msr	BASEPRI, r3
 8004c56:	f3bf 8f6f 	isb	sy
 8004c5a:	f3bf 8f4f 	dsb	sy
 8004c5e:	60fb      	str	r3, [r7, #12]
}
 8004c60:	bf00      	nop
 8004c62:	bf00      	nop
 8004c64:	e7fd      	b.n	8004c62 <prvDeleteTCB+0x5e>
	}
 8004c66:	bf00      	nop
 8004c68:	3710      	adds	r7, #16
 8004c6a:	46bd      	mov	sp, r7
 8004c6c:	bd80      	pop	{r7, pc}
	...

08004c70 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8004c70:	b480      	push	{r7}
 8004c72:	b083      	sub	sp, #12
 8004c74:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004c76:	4b0c      	ldr	r3, [pc, #48]	@ (8004ca8 <prvResetNextTaskUnblockTime+0x38>)
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d104      	bne.n	8004c8a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8004c80:	4b0a      	ldr	r3, [pc, #40]	@ (8004cac <prvResetNextTaskUnblockTime+0x3c>)
 8004c82:	f04f 32ff 	mov.w	r2, #4294967295
 8004c86:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8004c88:	e008      	b.n	8004c9c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004c8a:	4b07      	ldr	r3, [pc, #28]	@ (8004ca8 <prvResetNextTaskUnblockTime+0x38>)
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	68db      	ldr	r3, [r3, #12]
 8004c90:	68db      	ldr	r3, [r3, #12]
 8004c92:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	685b      	ldr	r3, [r3, #4]
 8004c98:	4a04      	ldr	r2, [pc, #16]	@ (8004cac <prvResetNextTaskUnblockTime+0x3c>)
 8004c9a:	6013      	str	r3, [r2, #0]
}
 8004c9c:	bf00      	nop
 8004c9e:	370c      	adds	r7, #12
 8004ca0:	46bd      	mov	sp, r7
 8004ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ca6:	4770      	bx	lr
 8004ca8:	20000d4c 	.word	0x20000d4c
 8004cac:	20000db4 	.word	0x20000db4

08004cb0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8004cb0:	b480      	push	{r7}
 8004cb2:	b083      	sub	sp, #12
 8004cb4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8004cb6:	4b0b      	ldr	r3, [pc, #44]	@ (8004ce4 <xTaskGetSchedulerState+0x34>)
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d102      	bne.n	8004cc4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8004cbe:	2301      	movs	r3, #1
 8004cc0:	607b      	str	r3, [r7, #4]
 8004cc2:	e008      	b.n	8004cd6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004cc4:	4b08      	ldr	r3, [pc, #32]	@ (8004ce8 <xTaskGetSchedulerState+0x38>)
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	d102      	bne.n	8004cd2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8004ccc:	2302      	movs	r3, #2
 8004cce:	607b      	str	r3, [r7, #4]
 8004cd0:	e001      	b.n	8004cd6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8004cd2:	2300      	movs	r3, #0
 8004cd4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8004cd6:	687b      	ldr	r3, [r7, #4]
	}
 8004cd8:	4618      	mov	r0, r3
 8004cda:	370c      	adds	r7, #12
 8004cdc:	46bd      	mov	sp, r7
 8004cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ce2:	4770      	bx	lr
 8004ce4:	20000da0 	.word	0x20000da0
 8004ce8:	20000dbc 	.word	0x20000dbc

08004cec <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8004cec:	b580      	push	{r7, lr}
 8004cee:	b086      	sub	sp, #24
 8004cf0:	af00      	add	r7, sp, #0
 8004cf2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8004cf8:	2300      	movs	r3, #0
 8004cfa:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	2b00      	cmp	r3, #0
 8004d00:	d058      	beq.n	8004db4 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8004d02:	4b2f      	ldr	r3, [pc, #188]	@ (8004dc0 <xTaskPriorityDisinherit+0xd4>)
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	693a      	ldr	r2, [r7, #16]
 8004d08:	429a      	cmp	r2, r3
 8004d0a:	d00b      	beq.n	8004d24 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8004d0c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d10:	f383 8811 	msr	BASEPRI, r3
 8004d14:	f3bf 8f6f 	isb	sy
 8004d18:	f3bf 8f4f 	dsb	sy
 8004d1c:	60fb      	str	r3, [r7, #12]
}
 8004d1e:	bf00      	nop
 8004d20:	bf00      	nop
 8004d22:	e7fd      	b.n	8004d20 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8004d24:	693b      	ldr	r3, [r7, #16]
 8004d26:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	d10b      	bne.n	8004d44 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8004d2c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d30:	f383 8811 	msr	BASEPRI, r3
 8004d34:	f3bf 8f6f 	isb	sy
 8004d38:	f3bf 8f4f 	dsb	sy
 8004d3c:	60bb      	str	r3, [r7, #8]
}
 8004d3e:	bf00      	nop
 8004d40:	bf00      	nop
 8004d42:	e7fd      	b.n	8004d40 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8004d44:	693b      	ldr	r3, [r7, #16]
 8004d46:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004d48:	1e5a      	subs	r2, r3, #1
 8004d4a:	693b      	ldr	r3, [r7, #16]
 8004d4c:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8004d4e:	693b      	ldr	r3, [r7, #16]
 8004d50:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004d52:	693b      	ldr	r3, [r7, #16]
 8004d54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004d56:	429a      	cmp	r2, r3
 8004d58:	d02c      	beq.n	8004db4 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8004d5a:	693b      	ldr	r3, [r7, #16]
 8004d5c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d128      	bne.n	8004db4 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004d62:	693b      	ldr	r3, [r7, #16]
 8004d64:	3304      	adds	r3, #4
 8004d66:	4618      	mov	r0, r3
 8004d68:	f7fe fc26 	bl	80035b8 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8004d6c:	693b      	ldr	r3, [r7, #16]
 8004d6e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004d70:	693b      	ldr	r3, [r7, #16]
 8004d72:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004d74:	693b      	ldr	r3, [r7, #16]
 8004d76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d78:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8004d7c:	693b      	ldr	r3, [r7, #16]
 8004d7e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8004d80:	693b      	ldr	r3, [r7, #16]
 8004d82:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004d84:	4b0f      	ldr	r3, [pc, #60]	@ (8004dc4 <xTaskPriorityDisinherit+0xd8>)
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	429a      	cmp	r2, r3
 8004d8a:	d903      	bls.n	8004d94 <xTaskPriorityDisinherit+0xa8>
 8004d8c:	693b      	ldr	r3, [r7, #16]
 8004d8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d90:	4a0c      	ldr	r2, [pc, #48]	@ (8004dc4 <xTaskPriorityDisinherit+0xd8>)
 8004d92:	6013      	str	r3, [r2, #0]
 8004d94:	693b      	ldr	r3, [r7, #16]
 8004d96:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004d98:	4613      	mov	r3, r2
 8004d9a:	009b      	lsls	r3, r3, #2
 8004d9c:	4413      	add	r3, r2
 8004d9e:	009b      	lsls	r3, r3, #2
 8004da0:	4a09      	ldr	r2, [pc, #36]	@ (8004dc8 <xTaskPriorityDisinherit+0xdc>)
 8004da2:	441a      	add	r2, r3
 8004da4:	693b      	ldr	r3, [r7, #16]
 8004da6:	3304      	adds	r3, #4
 8004da8:	4619      	mov	r1, r3
 8004daa:	4610      	mov	r0, r2
 8004dac:	f7fe fba7 	bl	80034fe <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8004db0:	2301      	movs	r3, #1
 8004db2:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8004db4:	697b      	ldr	r3, [r7, #20]
	}
 8004db6:	4618      	mov	r0, r3
 8004db8:	3718      	adds	r7, #24
 8004dba:	46bd      	mov	sp, r7
 8004dbc:	bd80      	pop	{r7, pc}
 8004dbe:	bf00      	nop
 8004dc0:	200008c0 	.word	0x200008c0
 8004dc4:	20000d9c 	.word	0x20000d9c
 8004dc8:	200008c4 	.word	0x200008c4

08004dcc <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8004dcc:	b580      	push	{r7, lr}
 8004dce:	b084      	sub	sp, #16
 8004dd0:	af00      	add	r7, sp, #0
 8004dd2:	6078      	str	r0, [r7, #4]
 8004dd4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8004dd6:	4b21      	ldr	r3, [pc, #132]	@ (8004e5c <prvAddCurrentTaskToDelayedList+0x90>)
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004ddc:	4b20      	ldr	r3, [pc, #128]	@ (8004e60 <prvAddCurrentTaskToDelayedList+0x94>)
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	3304      	adds	r3, #4
 8004de2:	4618      	mov	r0, r3
 8004de4:	f7fe fbe8 	bl	80035b8 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004dee:	d10a      	bne.n	8004e06 <prvAddCurrentTaskToDelayedList+0x3a>
 8004df0:	683b      	ldr	r3, [r7, #0]
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d007      	beq.n	8004e06 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004df6:	4b1a      	ldr	r3, [pc, #104]	@ (8004e60 <prvAddCurrentTaskToDelayedList+0x94>)
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	3304      	adds	r3, #4
 8004dfc:	4619      	mov	r1, r3
 8004dfe:	4819      	ldr	r0, [pc, #100]	@ (8004e64 <prvAddCurrentTaskToDelayedList+0x98>)
 8004e00:	f7fe fb7d 	bl	80034fe <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8004e04:	e026      	b.n	8004e54 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8004e06:	68fa      	ldr	r2, [r7, #12]
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	4413      	add	r3, r2
 8004e0c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8004e0e:	4b14      	ldr	r3, [pc, #80]	@ (8004e60 <prvAddCurrentTaskToDelayedList+0x94>)
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	68ba      	ldr	r2, [r7, #8]
 8004e14:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8004e16:	68ba      	ldr	r2, [r7, #8]
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	429a      	cmp	r2, r3
 8004e1c:	d209      	bcs.n	8004e32 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004e1e:	4b12      	ldr	r3, [pc, #72]	@ (8004e68 <prvAddCurrentTaskToDelayedList+0x9c>)
 8004e20:	681a      	ldr	r2, [r3, #0]
 8004e22:	4b0f      	ldr	r3, [pc, #60]	@ (8004e60 <prvAddCurrentTaskToDelayedList+0x94>)
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	3304      	adds	r3, #4
 8004e28:	4619      	mov	r1, r3
 8004e2a:	4610      	mov	r0, r2
 8004e2c:	f7fe fb8b 	bl	8003546 <vListInsert>
}
 8004e30:	e010      	b.n	8004e54 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004e32:	4b0e      	ldr	r3, [pc, #56]	@ (8004e6c <prvAddCurrentTaskToDelayedList+0xa0>)
 8004e34:	681a      	ldr	r2, [r3, #0]
 8004e36:	4b0a      	ldr	r3, [pc, #40]	@ (8004e60 <prvAddCurrentTaskToDelayedList+0x94>)
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	3304      	adds	r3, #4
 8004e3c:	4619      	mov	r1, r3
 8004e3e:	4610      	mov	r0, r2
 8004e40:	f7fe fb81 	bl	8003546 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8004e44:	4b0a      	ldr	r3, [pc, #40]	@ (8004e70 <prvAddCurrentTaskToDelayedList+0xa4>)
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	68ba      	ldr	r2, [r7, #8]
 8004e4a:	429a      	cmp	r2, r3
 8004e4c:	d202      	bcs.n	8004e54 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8004e4e:	4a08      	ldr	r2, [pc, #32]	@ (8004e70 <prvAddCurrentTaskToDelayedList+0xa4>)
 8004e50:	68bb      	ldr	r3, [r7, #8]
 8004e52:	6013      	str	r3, [r2, #0]
}
 8004e54:	bf00      	nop
 8004e56:	3710      	adds	r7, #16
 8004e58:	46bd      	mov	sp, r7
 8004e5a:	bd80      	pop	{r7, pc}
 8004e5c:	20000d98 	.word	0x20000d98
 8004e60:	200008c0 	.word	0x200008c0
 8004e64:	20000d80 	.word	0x20000d80
 8004e68:	20000d50 	.word	0x20000d50
 8004e6c:	20000d4c 	.word	0x20000d4c
 8004e70:	20000db4 	.word	0x20000db4

08004e74 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8004e74:	b580      	push	{r7, lr}
 8004e76:	b08a      	sub	sp, #40	@ 0x28
 8004e78:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8004e7a:	2300      	movs	r3, #0
 8004e7c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8004e7e:	f000 fb13 	bl	80054a8 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8004e82:	4b1d      	ldr	r3, [pc, #116]	@ (8004ef8 <xTimerCreateTimerTask+0x84>)
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d021      	beq.n	8004ece <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8004e8a:	2300      	movs	r3, #0
 8004e8c:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8004e8e:	2300      	movs	r3, #0
 8004e90:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8004e92:	1d3a      	adds	r2, r7, #4
 8004e94:	f107 0108 	add.w	r1, r7, #8
 8004e98:	f107 030c 	add.w	r3, r7, #12
 8004e9c:	4618      	mov	r0, r3
 8004e9e:	f7fe fae7 	bl	8003470 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8004ea2:	6879      	ldr	r1, [r7, #4]
 8004ea4:	68bb      	ldr	r3, [r7, #8]
 8004ea6:	68fa      	ldr	r2, [r7, #12]
 8004ea8:	9202      	str	r2, [sp, #8]
 8004eaa:	9301      	str	r3, [sp, #4]
 8004eac:	2302      	movs	r3, #2
 8004eae:	9300      	str	r3, [sp, #0]
 8004eb0:	2300      	movs	r3, #0
 8004eb2:	460a      	mov	r2, r1
 8004eb4:	4911      	ldr	r1, [pc, #68]	@ (8004efc <xTimerCreateTimerTask+0x88>)
 8004eb6:	4812      	ldr	r0, [pc, #72]	@ (8004f00 <xTimerCreateTimerTask+0x8c>)
 8004eb8:	f7ff f8a2 	bl	8004000 <xTaskCreateStatic>
 8004ebc:	4603      	mov	r3, r0
 8004ebe:	4a11      	ldr	r2, [pc, #68]	@ (8004f04 <xTimerCreateTimerTask+0x90>)
 8004ec0:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8004ec2:	4b10      	ldr	r3, [pc, #64]	@ (8004f04 <xTimerCreateTimerTask+0x90>)
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d001      	beq.n	8004ece <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8004eca:	2301      	movs	r3, #1
 8004ecc:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8004ece:	697b      	ldr	r3, [r7, #20]
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	d10b      	bne.n	8004eec <xTimerCreateTimerTask+0x78>
	__asm volatile
 8004ed4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ed8:	f383 8811 	msr	BASEPRI, r3
 8004edc:	f3bf 8f6f 	isb	sy
 8004ee0:	f3bf 8f4f 	dsb	sy
 8004ee4:	613b      	str	r3, [r7, #16]
}
 8004ee6:	bf00      	nop
 8004ee8:	bf00      	nop
 8004eea:	e7fd      	b.n	8004ee8 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8004eec:	697b      	ldr	r3, [r7, #20]
}
 8004eee:	4618      	mov	r0, r3
 8004ef0:	3718      	adds	r7, #24
 8004ef2:	46bd      	mov	sp, r7
 8004ef4:	bd80      	pop	{r7, pc}
 8004ef6:	bf00      	nop
 8004ef8:	20000df0 	.word	0x20000df0
 8004efc:	08006844 	.word	0x08006844
 8004f00:	08005041 	.word	0x08005041
 8004f04:	20000df4 	.word	0x20000df4

08004f08 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8004f08:	b580      	push	{r7, lr}
 8004f0a:	b08a      	sub	sp, #40	@ 0x28
 8004f0c:	af00      	add	r7, sp, #0
 8004f0e:	60f8      	str	r0, [r7, #12]
 8004f10:	60b9      	str	r1, [r7, #8]
 8004f12:	607a      	str	r2, [r7, #4]
 8004f14:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8004f16:	2300      	movs	r3, #0
 8004f18:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d10b      	bne.n	8004f38 <xTimerGenericCommand+0x30>
	__asm volatile
 8004f20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f24:	f383 8811 	msr	BASEPRI, r3
 8004f28:	f3bf 8f6f 	isb	sy
 8004f2c:	f3bf 8f4f 	dsb	sy
 8004f30:	623b      	str	r3, [r7, #32]
}
 8004f32:	bf00      	nop
 8004f34:	bf00      	nop
 8004f36:	e7fd      	b.n	8004f34 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8004f38:	4b19      	ldr	r3, [pc, #100]	@ (8004fa0 <xTimerGenericCommand+0x98>)
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	d02a      	beq.n	8004f96 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8004f40:	68bb      	ldr	r3, [r7, #8]
 8004f42:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8004f4c:	68bb      	ldr	r3, [r7, #8]
 8004f4e:	2b05      	cmp	r3, #5
 8004f50:	dc18      	bgt.n	8004f84 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8004f52:	f7ff fead 	bl	8004cb0 <xTaskGetSchedulerState>
 8004f56:	4603      	mov	r3, r0
 8004f58:	2b02      	cmp	r3, #2
 8004f5a:	d109      	bne.n	8004f70 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8004f5c:	4b10      	ldr	r3, [pc, #64]	@ (8004fa0 <xTimerGenericCommand+0x98>)
 8004f5e:	6818      	ldr	r0, [r3, #0]
 8004f60:	f107 0110 	add.w	r1, r7, #16
 8004f64:	2300      	movs	r3, #0
 8004f66:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004f68:	f7fe fc5a 	bl	8003820 <xQueueGenericSend>
 8004f6c:	6278      	str	r0, [r7, #36]	@ 0x24
 8004f6e:	e012      	b.n	8004f96 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8004f70:	4b0b      	ldr	r3, [pc, #44]	@ (8004fa0 <xTimerGenericCommand+0x98>)
 8004f72:	6818      	ldr	r0, [r3, #0]
 8004f74:	f107 0110 	add.w	r1, r7, #16
 8004f78:	2300      	movs	r3, #0
 8004f7a:	2200      	movs	r2, #0
 8004f7c:	f7fe fc50 	bl	8003820 <xQueueGenericSend>
 8004f80:	6278      	str	r0, [r7, #36]	@ 0x24
 8004f82:	e008      	b.n	8004f96 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8004f84:	4b06      	ldr	r3, [pc, #24]	@ (8004fa0 <xTimerGenericCommand+0x98>)
 8004f86:	6818      	ldr	r0, [r3, #0]
 8004f88:	f107 0110 	add.w	r1, r7, #16
 8004f8c:	2300      	movs	r3, #0
 8004f8e:	683a      	ldr	r2, [r7, #0]
 8004f90:	f7fe fd48 	bl	8003a24 <xQueueGenericSendFromISR>
 8004f94:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8004f96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8004f98:	4618      	mov	r0, r3
 8004f9a:	3728      	adds	r7, #40	@ 0x28
 8004f9c:	46bd      	mov	sp, r7
 8004f9e:	bd80      	pop	{r7, pc}
 8004fa0:	20000df0 	.word	0x20000df0

08004fa4 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8004fa4:	b580      	push	{r7, lr}
 8004fa6:	b088      	sub	sp, #32
 8004fa8:	af02      	add	r7, sp, #8
 8004faa:	6078      	str	r0, [r7, #4]
 8004fac:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004fae:	4b23      	ldr	r3, [pc, #140]	@ (800503c <prvProcessExpiredTimer+0x98>)
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	68db      	ldr	r3, [r3, #12]
 8004fb4:	68db      	ldr	r3, [r3, #12]
 8004fb6:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8004fb8:	697b      	ldr	r3, [r7, #20]
 8004fba:	3304      	adds	r3, #4
 8004fbc:	4618      	mov	r0, r3
 8004fbe:	f7fe fafb 	bl	80035b8 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8004fc2:	697b      	ldr	r3, [r7, #20]
 8004fc4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8004fc8:	f003 0304 	and.w	r3, r3, #4
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	d023      	beq.n	8005018 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8004fd0:	697b      	ldr	r3, [r7, #20]
 8004fd2:	699a      	ldr	r2, [r3, #24]
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	18d1      	adds	r1, r2, r3
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	683a      	ldr	r2, [r7, #0]
 8004fdc:	6978      	ldr	r0, [r7, #20]
 8004fde:	f000 f8d5 	bl	800518c <prvInsertTimerInActiveList>
 8004fe2:	4603      	mov	r3, r0
 8004fe4:	2b00      	cmp	r3, #0
 8004fe6:	d020      	beq.n	800502a <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8004fe8:	2300      	movs	r3, #0
 8004fea:	9300      	str	r3, [sp, #0]
 8004fec:	2300      	movs	r3, #0
 8004fee:	687a      	ldr	r2, [r7, #4]
 8004ff0:	2100      	movs	r1, #0
 8004ff2:	6978      	ldr	r0, [r7, #20]
 8004ff4:	f7ff ff88 	bl	8004f08 <xTimerGenericCommand>
 8004ff8:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8004ffa:	693b      	ldr	r3, [r7, #16]
 8004ffc:	2b00      	cmp	r3, #0
 8004ffe:	d114      	bne.n	800502a <prvProcessExpiredTimer+0x86>
	__asm volatile
 8005000:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005004:	f383 8811 	msr	BASEPRI, r3
 8005008:	f3bf 8f6f 	isb	sy
 800500c:	f3bf 8f4f 	dsb	sy
 8005010:	60fb      	str	r3, [r7, #12]
}
 8005012:	bf00      	nop
 8005014:	bf00      	nop
 8005016:	e7fd      	b.n	8005014 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005018:	697b      	ldr	r3, [r7, #20]
 800501a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800501e:	f023 0301 	bic.w	r3, r3, #1
 8005022:	b2da      	uxtb	r2, r3
 8005024:	697b      	ldr	r3, [r7, #20]
 8005026:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800502a:	697b      	ldr	r3, [r7, #20]
 800502c:	6a1b      	ldr	r3, [r3, #32]
 800502e:	6978      	ldr	r0, [r7, #20]
 8005030:	4798      	blx	r3
}
 8005032:	bf00      	nop
 8005034:	3718      	adds	r7, #24
 8005036:	46bd      	mov	sp, r7
 8005038:	bd80      	pop	{r7, pc}
 800503a:	bf00      	nop
 800503c:	20000de8 	.word	0x20000de8

08005040 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8005040:	b580      	push	{r7, lr}
 8005042:	b084      	sub	sp, #16
 8005044:	af00      	add	r7, sp, #0
 8005046:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8005048:	f107 0308 	add.w	r3, r7, #8
 800504c:	4618      	mov	r0, r3
 800504e:	f000 f859 	bl	8005104 <prvGetNextExpireTime>
 8005052:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8005054:	68bb      	ldr	r3, [r7, #8]
 8005056:	4619      	mov	r1, r3
 8005058:	68f8      	ldr	r0, [r7, #12]
 800505a:	f000 f805 	bl	8005068 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800505e:	f000 f8d7 	bl	8005210 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8005062:	bf00      	nop
 8005064:	e7f0      	b.n	8005048 <prvTimerTask+0x8>
	...

08005068 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8005068:	b580      	push	{r7, lr}
 800506a:	b084      	sub	sp, #16
 800506c:	af00      	add	r7, sp, #0
 800506e:	6078      	str	r0, [r7, #4]
 8005070:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8005072:	f7ff fa29 	bl	80044c8 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8005076:	f107 0308 	add.w	r3, r7, #8
 800507a:	4618      	mov	r0, r3
 800507c:	f000 f866 	bl	800514c <prvSampleTimeNow>
 8005080:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8005082:	68bb      	ldr	r3, [r7, #8]
 8005084:	2b00      	cmp	r3, #0
 8005086:	d130      	bne.n	80050ea <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8005088:	683b      	ldr	r3, [r7, #0]
 800508a:	2b00      	cmp	r3, #0
 800508c:	d10a      	bne.n	80050a4 <prvProcessTimerOrBlockTask+0x3c>
 800508e:	687a      	ldr	r2, [r7, #4]
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	429a      	cmp	r2, r3
 8005094:	d806      	bhi.n	80050a4 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8005096:	f7ff fa25 	bl	80044e4 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800509a:	68f9      	ldr	r1, [r7, #12]
 800509c:	6878      	ldr	r0, [r7, #4]
 800509e:	f7ff ff81 	bl	8004fa4 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80050a2:	e024      	b.n	80050ee <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80050a4:	683b      	ldr	r3, [r7, #0]
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	d008      	beq.n	80050bc <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80050aa:	4b13      	ldr	r3, [pc, #76]	@ (80050f8 <prvProcessTimerOrBlockTask+0x90>)
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d101      	bne.n	80050b8 <prvProcessTimerOrBlockTask+0x50>
 80050b4:	2301      	movs	r3, #1
 80050b6:	e000      	b.n	80050ba <prvProcessTimerOrBlockTask+0x52>
 80050b8:	2300      	movs	r3, #0
 80050ba:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80050bc:	4b0f      	ldr	r3, [pc, #60]	@ (80050fc <prvProcessTimerOrBlockTask+0x94>)
 80050be:	6818      	ldr	r0, [r3, #0]
 80050c0:	687a      	ldr	r2, [r7, #4]
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	1ad3      	subs	r3, r2, r3
 80050c6:	683a      	ldr	r2, [r7, #0]
 80050c8:	4619      	mov	r1, r3
 80050ca:	f7fe ff65 	bl	8003f98 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80050ce:	f7ff fa09 	bl	80044e4 <xTaskResumeAll>
 80050d2:	4603      	mov	r3, r0
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	d10a      	bne.n	80050ee <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80050d8:	4b09      	ldr	r3, [pc, #36]	@ (8005100 <prvProcessTimerOrBlockTask+0x98>)
 80050da:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80050de:	601a      	str	r2, [r3, #0]
 80050e0:	f3bf 8f4f 	dsb	sy
 80050e4:	f3bf 8f6f 	isb	sy
}
 80050e8:	e001      	b.n	80050ee <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80050ea:	f7ff f9fb 	bl	80044e4 <xTaskResumeAll>
}
 80050ee:	bf00      	nop
 80050f0:	3710      	adds	r7, #16
 80050f2:	46bd      	mov	sp, r7
 80050f4:	bd80      	pop	{r7, pc}
 80050f6:	bf00      	nop
 80050f8:	20000dec 	.word	0x20000dec
 80050fc:	20000df0 	.word	0x20000df0
 8005100:	e000ed04 	.word	0xe000ed04

08005104 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8005104:	b480      	push	{r7}
 8005106:	b085      	sub	sp, #20
 8005108:	af00      	add	r7, sp, #0
 800510a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800510c:	4b0e      	ldr	r3, [pc, #56]	@ (8005148 <prvGetNextExpireTime+0x44>)
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	2b00      	cmp	r3, #0
 8005114:	d101      	bne.n	800511a <prvGetNextExpireTime+0x16>
 8005116:	2201      	movs	r2, #1
 8005118:	e000      	b.n	800511c <prvGetNextExpireTime+0x18>
 800511a:	2200      	movs	r2, #0
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	2b00      	cmp	r3, #0
 8005126:	d105      	bne.n	8005134 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005128:	4b07      	ldr	r3, [pc, #28]	@ (8005148 <prvGetNextExpireTime+0x44>)
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	68db      	ldr	r3, [r3, #12]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	60fb      	str	r3, [r7, #12]
 8005132:	e001      	b.n	8005138 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8005134:	2300      	movs	r3, #0
 8005136:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8005138:	68fb      	ldr	r3, [r7, #12]
}
 800513a:	4618      	mov	r0, r3
 800513c:	3714      	adds	r7, #20
 800513e:	46bd      	mov	sp, r7
 8005140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005144:	4770      	bx	lr
 8005146:	bf00      	nop
 8005148:	20000de8 	.word	0x20000de8

0800514c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800514c:	b580      	push	{r7, lr}
 800514e:	b084      	sub	sp, #16
 8005150:	af00      	add	r7, sp, #0
 8005152:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8005154:	f7ff fa64 	bl	8004620 <xTaskGetTickCount>
 8005158:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800515a:	4b0b      	ldr	r3, [pc, #44]	@ (8005188 <prvSampleTimeNow+0x3c>)
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	68fa      	ldr	r2, [r7, #12]
 8005160:	429a      	cmp	r2, r3
 8005162:	d205      	bcs.n	8005170 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8005164:	f000 f93a 	bl	80053dc <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	2201      	movs	r2, #1
 800516c:	601a      	str	r2, [r3, #0]
 800516e:	e002      	b.n	8005176 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	2200      	movs	r2, #0
 8005174:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8005176:	4a04      	ldr	r2, [pc, #16]	@ (8005188 <prvSampleTimeNow+0x3c>)
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800517c:	68fb      	ldr	r3, [r7, #12]
}
 800517e:	4618      	mov	r0, r3
 8005180:	3710      	adds	r7, #16
 8005182:	46bd      	mov	sp, r7
 8005184:	bd80      	pop	{r7, pc}
 8005186:	bf00      	nop
 8005188:	20000df8 	.word	0x20000df8

0800518c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800518c:	b580      	push	{r7, lr}
 800518e:	b086      	sub	sp, #24
 8005190:	af00      	add	r7, sp, #0
 8005192:	60f8      	str	r0, [r7, #12]
 8005194:	60b9      	str	r1, [r7, #8]
 8005196:	607a      	str	r2, [r7, #4]
 8005198:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800519a:	2300      	movs	r3, #0
 800519c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	68ba      	ldr	r2, [r7, #8]
 80051a2:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	68fa      	ldr	r2, [r7, #12]
 80051a8:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80051aa:	68ba      	ldr	r2, [r7, #8]
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	429a      	cmp	r2, r3
 80051b0:	d812      	bhi.n	80051d8 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80051b2:	687a      	ldr	r2, [r7, #4]
 80051b4:	683b      	ldr	r3, [r7, #0]
 80051b6:	1ad2      	subs	r2, r2, r3
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	699b      	ldr	r3, [r3, #24]
 80051bc:	429a      	cmp	r2, r3
 80051be:	d302      	bcc.n	80051c6 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80051c0:	2301      	movs	r3, #1
 80051c2:	617b      	str	r3, [r7, #20]
 80051c4:	e01b      	b.n	80051fe <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80051c6:	4b10      	ldr	r3, [pc, #64]	@ (8005208 <prvInsertTimerInActiveList+0x7c>)
 80051c8:	681a      	ldr	r2, [r3, #0]
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	3304      	adds	r3, #4
 80051ce:	4619      	mov	r1, r3
 80051d0:	4610      	mov	r0, r2
 80051d2:	f7fe f9b8 	bl	8003546 <vListInsert>
 80051d6:	e012      	b.n	80051fe <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80051d8:	687a      	ldr	r2, [r7, #4]
 80051da:	683b      	ldr	r3, [r7, #0]
 80051dc:	429a      	cmp	r2, r3
 80051de:	d206      	bcs.n	80051ee <prvInsertTimerInActiveList+0x62>
 80051e0:	68ba      	ldr	r2, [r7, #8]
 80051e2:	683b      	ldr	r3, [r7, #0]
 80051e4:	429a      	cmp	r2, r3
 80051e6:	d302      	bcc.n	80051ee <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80051e8:	2301      	movs	r3, #1
 80051ea:	617b      	str	r3, [r7, #20]
 80051ec:	e007      	b.n	80051fe <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80051ee:	4b07      	ldr	r3, [pc, #28]	@ (800520c <prvInsertTimerInActiveList+0x80>)
 80051f0:	681a      	ldr	r2, [r3, #0]
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	3304      	adds	r3, #4
 80051f6:	4619      	mov	r1, r3
 80051f8:	4610      	mov	r0, r2
 80051fa:	f7fe f9a4 	bl	8003546 <vListInsert>
		}
	}

	return xProcessTimerNow;
 80051fe:	697b      	ldr	r3, [r7, #20]
}
 8005200:	4618      	mov	r0, r3
 8005202:	3718      	adds	r7, #24
 8005204:	46bd      	mov	sp, r7
 8005206:	bd80      	pop	{r7, pc}
 8005208:	20000dec 	.word	0x20000dec
 800520c:	20000de8 	.word	0x20000de8

08005210 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8005210:	b580      	push	{r7, lr}
 8005212:	b08e      	sub	sp, #56	@ 0x38
 8005214:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8005216:	e0ce      	b.n	80053b6 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	2b00      	cmp	r3, #0
 800521c:	da19      	bge.n	8005252 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800521e:	1d3b      	adds	r3, r7, #4
 8005220:	3304      	adds	r3, #4
 8005222:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8005224:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005226:	2b00      	cmp	r3, #0
 8005228:	d10b      	bne.n	8005242 <prvProcessReceivedCommands+0x32>
	__asm volatile
 800522a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800522e:	f383 8811 	msr	BASEPRI, r3
 8005232:	f3bf 8f6f 	isb	sy
 8005236:	f3bf 8f4f 	dsb	sy
 800523a:	61fb      	str	r3, [r7, #28]
}
 800523c:	bf00      	nop
 800523e:	bf00      	nop
 8005240:	e7fd      	b.n	800523e <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8005242:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005248:	6850      	ldr	r0, [r2, #4]
 800524a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800524c:	6892      	ldr	r2, [r2, #8]
 800524e:	4611      	mov	r1, r2
 8005250:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	2b00      	cmp	r3, #0
 8005256:	f2c0 80ae 	blt.w	80053b6 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800525e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005260:	695b      	ldr	r3, [r3, #20]
 8005262:	2b00      	cmp	r3, #0
 8005264:	d004      	beq.n	8005270 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005266:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005268:	3304      	adds	r3, #4
 800526a:	4618      	mov	r0, r3
 800526c:	f7fe f9a4 	bl	80035b8 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8005270:	463b      	mov	r3, r7
 8005272:	4618      	mov	r0, r3
 8005274:	f7ff ff6a 	bl	800514c <prvSampleTimeNow>
 8005278:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	2b09      	cmp	r3, #9
 800527e:	f200 8097 	bhi.w	80053b0 <prvProcessReceivedCommands+0x1a0>
 8005282:	a201      	add	r2, pc, #4	@ (adr r2, 8005288 <prvProcessReceivedCommands+0x78>)
 8005284:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005288:	080052b1 	.word	0x080052b1
 800528c:	080052b1 	.word	0x080052b1
 8005290:	080052b1 	.word	0x080052b1
 8005294:	08005327 	.word	0x08005327
 8005298:	0800533b 	.word	0x0800533b
 800529c:	08005387 	.word	0x08005387
 80052a0:	080052b1 	.word	0x080052b1
 80052a4:	080052b1 	.word	0x080052b1
 80052a8:	08005327 	.word	0x08005327
 80052ac:	0800533b 	.word	0x0800533b
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80052b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052b2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80052b6:	f043 0301 	orr.w	r3, r3, #1
 80052ba:	b2da      	uxtb	r2, r3
 80052bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052be:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80052c2:	68ba      	ldr	r2, [r7, #8]
 80052c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052c6:	699b      	ldr	r3, [r3, #24]
 80052c8:	18d1      	adds	r1, r2, r3
 80052ca:	68bb      	ldr	r3, [r7, #8]
 80052cc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80052ce:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80052d0:	f7ff ff5c 	bl	800518c <prvInsertTimerInActiveList>
 80052d4:	4603      	mov	r3, r0
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d06c      	beq.n	80053b4 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80052da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052dc:	6a1b      	ldr	r3, [r3, #32]
 80052de:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80052e0:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80052e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052e4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80052e8:	f003 0304 	and.w	r3, r3, #4
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	d061      	beq.n	80053b4 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80052f0:	68ba      	ldr	r2, [r7, #8]
 80052f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052f4:	699b      	ldr	r3, [r3, #24]
 80052f6:	441a      	add	r2, r3
 80052f8:	2300      	movs	r3, #0
 80052fa:	9300      	str	r3, [sp, #0]
 80052fc:	2300      	movs	r3, #0
 80052fe:	2100      	movs	r1, #0
 8005300:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005302:	f7ff fe01 	bl	8004f08 <xTimerGenericCommand>
 8005306:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8005308:	6a3b      	ldr	r3, [r7, #32]
 800530a:	2b00      	cmp	r3, #0
 800530c:	d152      	bne.n	80053b4 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800530e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005312:	f383 8811 	msr	BASEPRI, r3
 8005316:	f3bf 8f6f 	isb	sy
 800531a:	f3bf 8f4f 	dsb	sy
 800531e:	61bb      	str	r3, [r7, #24]
}
 8005320:	bf00      	nop
 8005322:	bf00      	nop
 8005324:	e7fd      	b.n	8005322 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005326:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005328:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800532c:	f023 0301 	bic.w	r3, r3, #1
 8005330:	b2da      	uxtb	r2, r3
 8005332:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005334:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8005338:	e03d      	b.n	80053b6 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800533a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800533c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005340:	f043 0301 	orr.w	r3, r3, #1
 8005344:	b2da      	uxtb	r2, r3
 8005346:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005348:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800534c:	68ba      	ldr	r2, [r7, #8]
 800534e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005350:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8005352:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005354:	699b      	ldr	r3, [r3, #24]
 8005356:	2b00      	cmp	r3, #0
 8005358:	d10b      	bne.n	8005372 <prvProcessReceivedCommands+0x162>
	__asm volatile
 800535a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800535e:	f383 8811 	msr	BASEPRI, r3
 8005362:	f3bf 8f6f 	isb	sy
 8005366:	f3bf 8f4f 	dsb	sy
 800536a:	617b      	str	r3, [r7, #20]
}
 800536c:	bf00      	nop
 800536e:	bf00      	nop
 8005370:	e7fd      	b.n	800536e <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8005372:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005374:	699a      	ldr	r2, [r3, #24]
 8005376:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005378:	18d1      	adds	r1, r2, r3
 800537a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800537c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800537e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005380:	f7ff ff04 	bl	800518c <prvInsertTimerInActiveList>
					break;
 8005384:	e017      	b.n	80053b6 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8005386:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005388:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800538c:	f003 0302 	and.w	r3, r3, #2
 8005390:	2b00      	cmp	r3, #0
 8005392:	d103      	bne.n	800539c <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8005394:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005396:	f000 fbe7 	bl	8005b68 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800539a:	e00c      	b.n	80053b6 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800539c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800539e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80053a2:	f023 0301 	bic.w	r3, r3, #1
 80053a6:	b2da      	uxtb	r2, r3
 80053a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80053aa:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80053ae:	e002      	b.n	80053b6 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 80053b0:	bf00      	nop
 80053b2:	e000      	b.n	80053b6 <prvProcessReceivedCommands+0x1a6>
					break;
 80053b4:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80053b6:	4b08      	ldr	r3, [pc, #32]	@ (80053d8 <prvProcessReceivedCommands+0x1c8>)
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	1d39      	adds	r1, r7, #4
 80053bc:	2200      	movs	r2, #0
 80053be:	4618      	mov	r0, r3
 80053c0:	f7fe fbce 	bl	8003b60 <xQueueReceive>
 80053c4:	4603      	mov	r3, r0
 80053c6:	2b00      	cmp	r3, #0
 80053c8:	f47f af26 	bne.w	8005218 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 80053cc:	bf00      	nop
 80053ce:	bf00      	nop
 80053d0:	3730      	adds	r7, #48	@ 0x30
 80053d2:	46bd      	mov	sp, r7
 80053d4:	bd80      	pop	{r7, pc}
 80053d6:	bf00      	nop
 80053d8:	20000df0 	.word	0x20000df0

080053dc <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80053dc:	b580      	push	{r7, lr}
 80053de:	b088      	sub	sp, #32
 80053e0:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80053e2:	e049      	b.n	8005478 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80053e4:	4b2e      	ldr	r3, [pc, #184]	@ (80054a0 <prvSwitchTimerLists+0xc4>)
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	68db      	ldr	r3, [r3, #12]
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80053ee:	4b2c      	ldr	r3, [pc, #176]	@ (80054a0 <prvSwitchTimerLists+0xc4>)
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	68db      	ldr	r3, [r3, #12]
 80053f4:	68db      	ldr	r3, [r3, #12]
 80053f6:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	3304      	adds	r3, #4
 80053fc:	4618      	mov	r0, r3
 80053fe:	f7fe f8db 	bl	80035b8 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	6a1b      	ldr	r3, [r3, #32]
 8005406:	68f8      	ldr	r0, [r7, #12]
 8005408:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005410:	f003 0304 	and.w	r3, r3, #4
 8005414:	2b00      	cmp	r3, #0
 8005416:	d02f      	beq.n	8005478 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	699b      	ldr	r3, [r3, #24]
 800541c:	693a      	ldr	r2, [r7, #16]
 800541e:	4413      	add	r3, r2
 8005420:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8005422:	68ba      	ldr	r2, [r7, #8]
 8005424:	693b      	ldr	r3, [r7, #16]
 8005426:	429a      	cmp	r2, r3
 8005428:	d90e      	bls.n	8005448 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	68ba      	ldr	r2, [r7, #8]
 800542e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	68fa      	ldr	r2, [r7, #12]
 8005434:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8005436:	4b1a      	ldr	r3, [pc, #104]	@ (80054a0 <prvSwitchTimerLists+0xc4>)
 8005438:	681a      	ldr	r2, [r3, #0]
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	3304      	adds	r3, #4
 800543e:	4619      	mov	r1, r3
 8005440:	4610      	mov	r0, r2
 8005442:	f7fe f880 	bl	8003546 <vListInsert>
 8005446:	e017      	b.n	8005478 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8005448:	2300      	movs	r3, #0
 800544a:	9300      	str	r3, [sp, #0]
 800544c:	2300      	movs	r3, #0
 800544e:	693a      	ldr	r2, [r7, #16]
 8005450:	2100      	movs	r1, #0
 8005452:	68f8      	ldr	r0, [r7, #12]
 8005454:	f7ff fd58 	bl	8004f08 <xTimerGenericCommand>
 8005458:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	2b00      	cmp	r3, #0
 800545e:	d10b      	bne.n	8005478 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8005460:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005464:	f383 8811 	msr	BASEPRI, r3
 8005468:	f3bf 8f6f 	isb	sy
 800546c:	f3bf 8f4f 	dsb	sy
 8005470:	603b      	str	r3, [r7, #0]
}
 8005472:	bf00      	nop
 8005474:	bf00      	nop
 8005476:	e7fd      	b.n	8005474 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8005478:	4b09      	ldr	r3, [pc, #36]	@ (80054a0 <prvSwitchTimerLists+0xc4>)
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	2b00      	cmp	r3, #0
 8005480:	d1b0      	bne.n	80053e4 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8005482:	4b07      	ldr	r3, [pc, #28]	@ (80054a0 <prvSwitchTimerLists+0xc4>)
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8005488:	4b06      	ldr	r3, [pc, #24]	@ (80054a4 <prvSwitchTimerLists+0xc8>)
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	4a04      	ldr	r2, [pc, #16]	@ (80054a0 <prvSwitchTimerLists+0xc4>)
 800548e:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8005490:	4a04      	ldr	r2, [pc, #16]	@ (80054a4 <prvSwitchTimerLists+0xc8>)
 8005492:	697b      	ldr	r3, [r7, #20]
 8005494:	6013      	str	r3, [r2, #0]
}
 8005496:	bf00      	nop
 8005498:	3718      	adds	r7, #24
 800549a:	46bd      	mov	sp, r7
 800549c:	bd80      	pop	{r7, pc}
 800549e:	bf00      	nop
 80054a0:	20000de8 	.word	0x20000de8
 80054a4:	20000dec 	.word	0x20000dec

080054a8 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80054a8:	b580      	push	{r7, lr}
 80054aa:	b082      	sub	sp, #8
 80054ac:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80054ae:	f000 f96b 	bl	8005788 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80054b2:	4b15      	ldr	r3, [pc, #84]	@ (8005508 <prvCheckForValidListAndQueue+0x60>)
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d120      	bne.n	80054fc <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80054ba:	4814      	ldr	r0, [pc, #80]	@ (800550c <prvCheckForValidListAndQueue+0x64>)
 80054bc:	f7fd fff2 	bl	80034a4 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80054c0:	4813      	ldr	r0, [pc, #76]	@ (8005510 <prvCheckForValidListAndQueue+0x68>)
 80054c2:	f7fd ffef 	bl	80034a4 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80054c6:	4b13      	ldr	r3, [pc, #76]	@ (8005514 <prvCheckForValidListAndQueue+0x6c>)
 80054c8:	4a10      	ldr	r2, [pc, #64]	@ (800550c <prvCheckForValidListAndQueue+0x64>)
 80054ca:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80054cc:	4b12      	ldr	r3, [pc, #72]	@ (8005518 <prvCheckForValidListAndQueue+0x70>)
 80054ce:	4a10      	ldr	r2, [pc, #64]	@ (8005510 <prvCheckForValidListAndQueue+0x68>)
 80054d0:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80054d2:	2300      	movs	r3, #0
 80054d4:	9300      	str	r3, [sp, #0]
 80054d6:	4b11      	ldr	r3, [pc, #68]	@ (800551c <prvCheckForValidListAndQueue+0x74>)
 80054d8:	4a11      	ldr	r2, [pc, #68]	@ (8005520 <prvCheckForValidListAndQueue+0x78>)
 80054da:	2110      	movs	r1, #16
 80054dc:	200a      	movs	r0, #10
 80054de:	f7fe f8ff 	bl	80036e0 <xQueueGenericCreateStatic>
 80054e2:	4603      	mov	r3, r0
 80054e4:	4a08      	ldr	r2, [pc, #32]	@ (8005508 <prvCheckForValidListAndQueue+0x60>)
 80054e6:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80054e8:	4b07      	ldr	r3, [pc, #28]	@ (8005508 <prvCheckForValidListAndQueue+0x60>)
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d005      	beq.n	80054fc <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80054f0:	4b05      	ldr	r3, [pc, #20]	@ (8005508 <prvCheckForValidListAndQueue+0x60>)
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	490b      	ldr	r1, [pc, #44]	@ (8005524 <prvCheckForValidListAndQueue+0x7c>)
 80054f6:	4618      	mov	r0, r3
 80054f8:	f7fe fd24 	bl	8003f44 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80054fc:	f000 f976 	bl	80057ec <vPortExitCritical>
}
 8005500:	bf00      	nop
 8005502:	46bd      	mov	sp, r7
 8005504:	bd80      	pop	{r7, pc}
 8005506:	bf00      	nop
 8005508:	20000df0 	.word	0x20000df0
 800550c:	20000dc0 	.word	0x20000dc0
 8005510:	20000dd4 	.word	0x20000dd4
 8005514:	20000de8 	.word	0x20000de8
 8005518:	20000dec 	.word	0x20000dec
 800551c:	20000e9c 	.word	0x20000e9c
 8005520:	20000dfc 	.word	0x20000dfc
 8005524:	0800684c 	.word	0x0800684c

08005528 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8005528:	b480      	push	{r7}
 800552a:	b085      	sub	sp, #20
 800552c:	af00      	add	r7, sp, #0
 800552e:	60f8      	str	r0, [r7, #12]
 8005530:	60b9      	str	r1, [r7, #8]
 8005532:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	3b04      	subs	r3, #4
 8005538:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800553a:	68fb      	ldr	r3, [r7, #12]
 800553c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8005540:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	3b04      	subs	r3, #4
 8005546:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8005548:	68bb      	ldr	r3, [r7, #8]
 800554a:	f023 0201 	bic.w	r2, r3, #1
 800554e:	68fb      	ldr	r3, [r7, #12]
 8005550:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	3b04      	subs	r3, #4
 8005556:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8005558:	4a0c      	ldr	r2, [pc, #48]	@ (800558c <pxPortInitialiseStack+0x64>)
 800555a:	68fb      	ldr	r3, [r7, #12]
 800555c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	3b14      	subs	r3, #20
 8005562:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8005564:	687a      	ldr	r2, [r7, #4]
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	3b04      	subs	r3, #4
 800556e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	f06f 0202 	mvn.w	r2, #2
 8005576:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	3b20      	subs	r3, #32
 800557c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800557e:	68fb      	ldr	r3, [r7, #12]
}
 8005580:	4618      	mov	r0, r3
 8005582:	3714      	adds	r7, #20
 8005584:	46bd      	mov	sp, r7
 8005586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800558a:	4770      	bx	lr
 800558c:	08005591 	.word	0x08005591

08005590 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8005590:	b480      	push	{r7}
 8005592:	b085      	sub	sp, #20
 8005594:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8005596:	2300      	movs	r3, #0
 8005598:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800559a:	4b13      	ldr	r3, [pc, #76]	@ (80055e8 <prvTaskExitError+0x58>)
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80055a2:	d00b      	beq.n	80055bc <prvTaskExitError+0x2c>
	__asm volatile
 80055a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80055a8:	f383 8811 	msr	BASEPRI, r3
 80055ac:	f3bf 8f6f 	isb	sy
 80055b0:	f3bf 8f4f 	dsb	sy
 80055b4:	60fb      	str	r3, [r7, #12]
}
 80055b6:	bf00      	nop
 80055b8:	bf00      	nop
 80055ba:	e7fd      	b.n	80055b8 <prvTaskExitError+0x28>
	__asm volatile
 80055bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80055c0:	f383 8811 	msr	BASEPRI, r3
 80055c4:	f3bf 8f6f 	isb	sy
 80055c8:	f3bf 8f4f 	dsb	sy
 80055cc:	60bb      	str	r3, [r7, #8]
}
 80055ce:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80055d0:	bf00      	nop
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d0fc      	beq.n	80055d2 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80055d8:	bf00      	nop
 80055da:	bf00      	nop
 80055dc:	3714      	adds	r7, #20
 80055de:	46bd      	mov	sp, r7
 80055e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055e4:	4770      	bx	lr
 80055e6:	bf00      	nop
 80055e8:	2000000c 	.word	0x2000000c
 80055ec:	00000000 	.word	0x00000000

080055f0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80055f0:	4b07      	ldr	r3, [pc, #28]	@ (8005610 <pxCurrentTCBConst2>)
 80055f2:	6819      	ldr	r1, [r3, #0]
 80055f4:	6808      	ldr	r0, [r1, #0]
 80055f6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80055fa:	f380 8809 	msr	PSP, r0
 80055fe:	f3bf 8f6f 	isb	sy
 8005602:	f04f 0000 	mov.w	r0, #0
 8005606:	f380 8811 	msr	BASEPRI, r0
 800560a:	4770      	bx	lr
 800560c:	f3af 8000 	nop.w

08005610 <pxCurrentTCBConst2>:
 8005610:	200008c0 	.word	0x200008c0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8005614:	bf00      	nop
 8005616:	bf00      	nop

08005618 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8005618:	4808      	ldr	r0, [pc, #32]	@ (800563c <prvPortStartFirstTask+0x24>)
 800561a:	6800      	ldr	r0, [r0, #0]
 800561c:	6800      	ldr	r0, [r0, #0]
 800561e:	f380 8808 	msr	MSP, r0
 8005622:	f04f 0000 	mov.w	r0, #0
 8005626:	f380 8814 	msr	CONTROL, r0
 800562a:	b662      	cpsie	i
 800562c:	b661      	cpsie	f
 800562e:	f3bf 8f4f 	dsb	sy
 8005632:	f3bf 8f6f 	isb	sy
 8005636:	df00      	svc	0
 8005638:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800563a:	bf00      	nop
 800563c:	e000ed08 	.word	0xe000ed08

08005640 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8005640:	b580      	push	{r7, lr}
 8005642:	b086      	sub	sp, #24
 8005644:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8005646:	4b47      	ldr	r3, [pc, #284]	@ (8005764 <xPortStartScheduler+0x124>)
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	4a47      	ldr	r2, [pc, #284]	@ (8005768 <xPortStartScheduler+0x128>)
 800564c:	4293      	cmp	r3, r2
 800564e:	d10b      	bne.n	8005668 <xPortStartScheduler+0x28>
	__asm volatile
 8005650:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005654:	f383 8811 	msr	BASEPRI, r3
 8005658:	f3bf 8f6f 	isb	sy
 800565c:	f3bf 8f4f 	dsb	sy
 8005660:	60fb      	str	r3, [r7, #12]
}
 8005662:	bf00      	nop
 8005664:	bf00      	nop
 8005666:	e7fd      	b.n	8005664 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8005668:	4b3e      	ldr	r3, [pc, #248]	@ (8005764 <xPortStartScheduler+0x124>)
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	4a3f      	ldr	r2, [pc, #252]	@ (800576c <xPortStartScheduler+0x12c>)
 800566e:	4293      	cmp	r3, r2
 8005670:	d10b      	bne.n	800568a <xPortStartScheduler+0x4a>
	__asm volatile
 8005672:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005676:	f383 8811 	msr	BASEPRI, r3
 800567a:	f3bf 8f6f 	isb	sy
 800567e:	f3bf 8f4f 	dsb	sy
 8005682:	613b      	str	r3, [r7, #16]
}
 8005684:	bf00      	nop
 8005686:	bf00      	nop
 8005688:	e7fd      	b.n	8005686 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800568a:	4b39      	ldr	r3, [pc, #228]	@ (8005770 <xPortStartScheduler+0x130>)
 800568c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800568e:	697b      	ldr	r3, [r7, #20]
 8005690:	781b      	ldrb	r3, [r3, #0]
 8005692:	b2db      	uxtb	r3, r3
 8005694:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8005696:	697b      	ldr	r3, [r7, #20]
 8005698:	22ff      	movs	r2, #255	@ 0xff
 800569a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800569c:	697b      	ldr	r3, [r7, #20]
 800569e:	781b      	ldrb	r3, [r3, #0]
 80056a0:	b2db      	uxtb	r3, r3
 80056a2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80056a4:	78fb      	ldrb	r3, [r7, #3]
 80056a6:	b2db      	uxtb	r3, r3
 80056a8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80056ac:	b2da      	uxtb	r2, r3
 80056ae:	4b31      	ldr	r3, [pc, #196]	@ (8005774 <xPortStartScheduler+0x134>)
 80056b0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80056b2:	4b31      	ldr	r3, [pc, #196]	@ (8005778 <xPortStartScheduler+0x138>)
 80056b4:	2207      	movs	r2, #7
 80056b6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80056b8:	e009      	b.n	80056ce <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 80056ba:	4b2f      	ldr	r3, [pc, #188]	@ (8005778 <xPortStartScheduler+0x138>)
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	3b01      	subs	r3, #1
 80056c0:	4a2d      	ldr	r2, [pc, #180]	@ (8005778 <xPortStartScheduler+0x138>)
 80056c2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80056c4:	78fb      	ldrb	r3, [r7, #3]
 80056c6:	b2db      	uxtb	r3, r3
 80056c8:	005b      	lsls	r3, r3, #1
 80056ca:	b2db      	uxtb	r3, r3
 80056cc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80056ce:	78fb      	ldrb	r3, [r7, #3]
 80056d0:	b2db      	uxtb	r3, r3
 80056d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80056d6:	2b80      	cmp	r3, #128	@ 0x80
 80056d8:	d0ef      	beq.n	80056ba <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80056da:	4b27      	ldr	r3, [pc, #156]	@ (8005778 <xPortStartScheduler+0x138>)
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	f1c3 0307 	rsb	r3, r3, #7
 80056e2:	2b04      	cmp	r3, #4
 80056e4:	d00b      	beq.n	80056fe <xPortStartScheduler+0xbe>
	__asm volatile
 80056e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80056ea:	f383 8811 	msr	BASEPRI, r3
 80056ee:	f3bf 8f6f 	isb	sy
 80056f2:	f3bf 8f4f 	dsb	sy
 80056f6:	60bb      	str	r3, [r7, #8]
}
 80056f8:	bf00      	nop
 80056fa:	bf00      	nop
 80056fc:	e7fd      	b.n	80056fa <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80056fe:	4b1e      	ldr	r3, [pc, #120]	@ (8005778 <xPortStartScheduler+0x138>)
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	021b      	lsls	r3, r3, #8
 8005704:	4a1c      	ldr	r2, [pc, #112]	@ (8005778 <xPortStartScheduler+0x138>)
 8005706:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8005708:	4b1b      	ldr	r3, [pc, #108]	@ (8005778 <xPortStartScheduler+0x138>)
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8005710:	4a19      	ldr	r2, [pc, #100]	@ (8005778 <xPortStartScheduler+0x138>)
 8005712:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	b2da      	uxtb	r2, r3
 8005718:	697b      	ldr	r3, [r7, #20]
 800571a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800571c:	4b17      	ldr	r3, [pc, #92]	@ (800577c <xPortStartScheduler+0x13c>)
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	4a16      	ldr	r2, [pc, #88]	@ (800577c <xPortStartScheduler+0x13c>)
 8005722:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8005726:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8005728:	4b14      	ldr	r3, [pc, #80]	@ (800577c <xPortStartScheduler+0x13c>)
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	4a13      	ldr	r2, [pc, #76]	@ (800577c <xPortStartScheduler+0x13c>)
 800572e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8005732:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8005734:	f000 f8da 	bl	80058ec <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8005738:	4b11      	ldr	r3, [pc, #68]	@ (8005780 <xPortStartScheduler+0x140>)
 800573a:	2200      	movs	r2, #0
 800573c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800573e:	f000 f8f9 	bl	8005934 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8005742:	4b10      	ldr	r3, [pc, #64]	@ (8005784 <xPortStartScheduler+0x144>)
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	4a0f      	ldr	r2, [pc, #60]	@ (8005784 <xPortStartScheduler+0x144>)
 8005748:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800574c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800574e:	f7ff ff63 	bl	8005618 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8005752:	f7ff f82f 	bl	80047b4 <vTaskSwitchContext>
	prvTaskExitError();
 8005756:	f7ff ff1b 	bl	8005590 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800575a:	2300      	movs	r3, #0
}
 800575c:	4618      	mov	r0, r3
 800575e:	3718      	adds	r7, #24
 8005760:	46bd      	mov	sp, r7
 8005762:	bd80      	pop	{r7, pc}
 8005764:	e000ed00 	.word	0xe000ed00
 8005768:	410fc271 	.word	0x410fc271
 800576c:	410fc270 	.word	0x410fc270
 8005770:	e000e400 	.word	0xe000e400
 8005774:	20000eec 	.word	0x20000eec
 8005778:	20000ef0 	.word	0x20000ef0
 800577c:	e000ed20 	.word	0xe000ed20
 8005780:	2000000c 	.word	0x2000000c
 8005784:	e000ef34 	.word	0xe000ef34

08005788 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8005788:	b480      	push	{r7}
 800578a:	b083      	sub	sp, #12
 800578c:	af00      	add	r7, sp, #0
	__asm volatile
 800578e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005792:	f383 8811 	msr	BASEPRI, r3
 8005796:	f3bf 8f6f 	isb	sy
 800579a:	f3bf 8f4f 	dsb	sy
 800579e:	607b      	str	r3, [r7, #4]
}
 80057a0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80057a2:	4b10      	ldr	r3, [pc, #64]	@ (80057e4 <vPortEnterCritical+0x5c>)
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	3301      	adds	r3, #1
 80057a8:	4a0e      	ldr	r2, [pc, #56]	@ (80057e4 <vPortEnterCritical+0x5c>)
 80057aa:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80057ac:	4b0d      	ldr	r3, [pc, #52]	@ (80057e4 <vPortEnterCritical+0x5c>)
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	2b01      	cmp	r3, #1
 80057b2:	d110      	bne.n	80057d6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80057b4:	4b0c      	ldr	r3, [pc, #48]	@ (80057e8 <vPortEnterCritical+0x60>)
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	b2db      	uxtb	r3, r3
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d00b      	beq.n	80057d6 <vPortEnterCritical+0x4e>
	__asm volatile
 80057be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80057c2:	f383 8811 	msr	BASEPRI, r3
 80057c6:	f3bf 8f6f 	isb	sy
 80057ca:	f3bf 8f4f 	dsb	sy
 80057ce:	603b      	str	r3, [r7, #0]
}
 80057d0:	bf00      	nop
 80057d2:	bf00      	nop
 80057d4:	e7fd      	b.n	80057d2 <vPortEnterCritical+0x4a>
	}
}
 80057d6:	bf00      	nop
 80057d8:	370c      	adds	r7, #12
 80057da:	46bd      	mov	sp, r7
 80057dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057e0:	4770      	bx	lr
 80057e2:	bf00      	nop
 80057e4:	2000000c 	.word	0x2000000c
 80057e8:	e000ed04 	.word	0xe000ed04

080057ec <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80057ec:	b480      	push	{r7}
 80057ee:	b083      	sub	sp, #12
 80057f0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80057f2:	4b12      	ldr	r3, [pc, #72]	@ (800583c <vPortExitCritical+0x50>)
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d10b      	bne.n	8005812 <vPortExitCritical+0x26>
	__asm volatile
 80057fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80057fe:	f383 8811 	msr	BASEPRI, r3
 8005802:	f3bf 8f6f 	isb	sy
 8005806:	f3bf 8f4f 	dsb	sy
 800580a:	607b      	str	r3, [r7, #4]
}
 800580c:	bf00      	nop
 800580e:	bf00      	nop
 8005810:	e7fd      	b.n	800580e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8005812:	4b0a      	ldr	r3, [pc, #40]	@ (800583c <vPortExitCritical+0x50>)
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	3b01      	subs	r3, #1
 8005818:	4a08      	ldr	r2, [pc, #32]	@ (800583c <vPortExitCritical+0x50>)
 800581a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800581c:	4b07      	ldr	r3, [pc, #28]	@ (800583c <vPortExitCritical+0x50>)
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	2b00      	cmp	r3, #0
 8005822:	d105      	bne.n	8005830 <vPortExitCritical+0x44>
 8005824:	2300      	movs	r3, #0
 8005826:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005828:	683b      	ldr	r3, [r7, #0]
 800582a:	f383 8811 	msr	BASEPRI, r3
}
 800582e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8005830:	bf00      	nop
 8005832:	370c      	adds	r7, #12
 8005834:	46bd      	mov	sp, r7
 8005836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800583a:	4770      	bx	lr
 800583c:	2000000c 	.word	0x2000000c

08005840 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8005840:	f3ef 8009 	mrs	r0, PSP
 8005844:	f3bf 8f6f 	isb	sy
 8005848:	4b15      	ldr	r3, [pc, #84]	@ (80058a0 <pxCurrentTCBConst>)
 800584a:	681a      	ldr	r2, [r3, #0]
 800584c:	f01e 0f10 	tst.w	lr, #16
 8005850:	bf08      	it	eq
 8005852:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8005856:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800585a:	6010      	str	r0, [r2, #0]
 800585c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8005860:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8005864:	f380 8811 	msr	BASEPRI, r0
 8005868:	f3bf 8f4f 	dsb	sy
 800586c:	f3bf 8f6f 	isb	sy
 8005870:	f7fe ffa0 	bl	80047b4 <vTaskSwitchContext>
 8005874:	f04f 0000 	mov.w	r0, #0
 8005878:	f380 8811 	msr	BASEPRI, r0
 800587c:	bc09      	pop	{r0, r3}
 800587e:	6819      	ldr	r1, [r3, #0]
 8005880:	6808      	ldr	r0, [r1, #0]
 8005882:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005886:	f01e 0f10 	tst.w	lr, #16
 800588a:	bf08      	it	eq
 800588c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8005890:	f380 8809 	msr	PSP, r0
 8005894:	f3bf 8f6f 	isb	sy
 8005898:	4770      	bx	lr
 800589a:	bf00      	nop
 800589c:	f3af 8000 	nop.w

080058a0 <pxCurrentTCBConst>:
 80058a0:	200008c0 	.word	0x200008c0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80058a4:	bf00      	nop
 80058a6:	bf00      	nop

080058a8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80058a8:	b580      	push	{r7, lr}
 80058aa:	b082      	sub	sp, #8
 80058ac:	af00      	add	r7, sp, #0
	__asm volatile
 80058ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80058b2:	f383 8811 	msr	BASEPRI, r3
 80058b6:	f3bf 8f6f 	isb	sy
 80058ba:	f3bf 8f4f 	dsb	sy
 80058be:	607b      	str	r3, [r7, #4]
}
 80058c0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80058c2:	f7fe febd 	bl	8004640 <xTaskIncrementTick>
 80058c6:	4603      	mov	r3, r0
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d003      	beq.n	80058d4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80058cc:	4b06      	ldr	r3, [pc, #24]	@ (80058e8 <xPortSysTickHandler+0x40>)
 80058ce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80058d2:	601a      	str	r2, [r3, #0]
 80058d4:	2300      	movs	r3, #0
 80058d6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80058d8:	683b      	ldr	r3, [r7, #0]
 80058da:	f383 8811 	msr	BASEPRI, r3
}
 80058de:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80058e0:	bf00      	nop
 80058e2:	3708      	adds	r7, #8
 80058e4:	46bd      	mov	sp, r7
 80058e6:	bd80      	pop	{r7, pc}
 80058e8:	e000ed04 	.word	0xe000ed04

080058ec <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80058ec:	b480      	push	{r7}
 80058ee:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80058f0:	4b0b      	ldr	r3, [pc, #44]	@ (8005920 <vPortSetupTimerInterrupt+0x34>)
 80058f2:	2200      	movs	r2, #0
 80058f4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80058f6:	4b0b      	ldr	r3, [pc, #44]	@ (8005924 <vPortSetupTimerInterrupt+0x38>)
 80058f8:	2200      	movs	r2, #0
 80058fa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80058fc:	4b0a      	ldr	r3, [pc, #40]	@ (8005928 <vPortSetupTimerInterrupt+0x3c>)
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	4a0a      	ldr	r2, [pc, #40]	@ (800592c <vPortSetupTimerInterrupt+0x40>)
 8005902:	fba2 2303 	umull	r2, r3, r2, r3
 8005906:	099b      	lsrs	r3, r3, #6
 8005908:	4a09      	ldr	r2, [pc, #36]	@ (8005930 <vPortSetupTimerInterrupt+0x44>)
 800590a:	3b01      	subs	r3, #1
 800590c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800590e:	4b04      	ldr	r3, [pc, #16]	@ (8005920 <vPortSetupTimerInterrupt+0x34>)
 8005910:	2207      	movs	r2, #7
 8005912:	601a      	str	r2, [r3, #0]
}
 8005914:	bf00      	nop
 8005916:	46bd      	mov	sp, r7
 8005918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800591c:	4770      	bx	lr
 800591e:	bf00      	nop
 8005920:	e000e010 	.word	0xe000e010
 8005924:	e000e018 	.word	0xe000e018
 8005928:	20000000 	.word	0x20000000
 800592c:	10624dd3 	.word	0x10624dd3
 8005930:	e000e014 	.word	0xe000e014

08005934 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8005934:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8005944 <vPortEnableVFP+0x10>
 8005938:	6801      	ldr	r1, [r0, #0]
 800593a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800593e:	6001      	str	r1, [r0, #0]
 8005940:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8005942:	bf00      	nop
 8005944:	e000ed88 	.word	0xe000ed88

08005948 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8005948:	b480      	push	{r7}
 800594a:	b085      	sub	sp, #20
 800594c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800594e:	f3ef 8305 	mrs	r3, IPSR
 8005952:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	2b0f      	cmp	r3, #15
 8005958:	d915      	bls.n	8005986 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800595a:	4a18      	ldr	r2, [pc, #96]	@ (80059bc <vPortValidateInterruptPriority+0x74>)
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	4413      	add	r3, r2
 8005960:	781b      	ldrb	r3, [r3, #0]
 8005962:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8005964:	4b16      	ldr	r3, [pc, #88]	@ (80059c0 <vPortValidateInterruptPriority+0x78>)
 8005966:	781b      	ldrb	r3, [r3, #0]
 8005968:	7afa      	ldrb	r2, [r7, #11]
 800596a:	429a      	cmp	r2, r3
 800596c:	d20b      	bcs.n	8005986 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800596e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005972:	f383 8811 	msr	BASEPRI, r3
 8005976:	f3bf 8f6f 	isb	sy
 800597a:	f3bf 8f4f 	dsb	sy
 800597e:	607b      	str	r3, [r7, #4]
}
 8005980:	bf00      	nop
 8005982:	bf00      	nop
 8005984:	e7fd      	b.n	8005982 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8005986:	4b0f      	ldr	r3, [pc, #60]	@ (80059c4 <vPortValidateInterruptPriority+0x7c>)
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800598e:	4b0e      	ldr	r3, [pc, #56]	@ (80059c8 <vPortValidateInterruptPriority+0x80>)
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	429a      	cmp	r2, r3
 8005994:	d90b      	bls.n	80059ae <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8005996:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800599a:	f383 8811 	msr	BASEPRI, r3
 800599e:	f3bf 8f6f 	isb	sy
 80059a2:	f3bf 8f4f 	dsb	sy
 80059a6:	603b      	str	r3, [r7, #0]
}
 80059a8:	bf00      	nop
 80059aa:	bf00      	nop
 80059ac:	e7fd      	b.n	80059aa <vPortValidateInterruptPriority+0x62>
	}
 80059ae:	bf00      	nop
 80059b0:	3714      	adds	r7, #20
 80059b2:	46bd      	mov	sp, r7
 80059b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059b8:	4770      	bx	lr
 80059ba:	bf00      	nop
 80059bc:	e000e3f0 	.word	0xe000e3f0
 80059c0:	20000eec 	.word	0x20000eec
 80059c4:	e000ed0c 	.word	0xe000ed0c
 80059c8:	20000ef0 	.word	0x20000ef0

080059cc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80059cc:	b580      	push	{r7, lr}
 80059ce:	b08a      	sub	sp, #40	@ 0x28
 80059d0:	af00      	add	r7, sp, #0
 80059d2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80059d4:	2300      	movs	r3, #0
 80059d6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80059d8:	f7fe fd76 	bl	80044c8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80059dc:	4b5c      	ldr	r3, [pc, #368]	@ (8005b50 <pvPortMalloc+0x184>)
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	d101      	bne.n	80059e8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80059e4:	f000 f924 	bl	8005c30 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80059e8:	4b5a      	ldr	r3, [pc, #360]	@ (8005b54 <pvPortMalloc+0x188>)
 80059ea:	681a      	ldr	r2, [r3, #0]
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	4013      	ands	r3, r2
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	f040 8095 	bne.w	8005b20 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	d01e      	beq.n	8005a3a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 80059fc:	2208      	movs	r2, #8
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	4413      	add	r3, r2
 8005a02:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	f003 0307 	and.w	r3, r3, #7
 8005a0a:	2b00      	cmp	r3, #0
 8005a0c:	d015      	beq.n	8005a3a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	f023 0307 	bic.w	r3, r3, #7
 8005a14:	3308      	adds	r3, #8
 8005a16:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	f003 0307 	and.w	r3, r3, #7
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	d00b      	beq.n	8005a3a <pvPortMalloc+0x6e>
	__asm volatile
 8005a22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a26:	f383 8811 	msr	BASEPRI, r3
 8005a2a:	f3bf 8f6f 	isb	sy
 8005a2e:	f3bf 8f4f 	dsb	sy
 8005a32:	617b      	str	r3, [r7, #20]
}
 8005a34:	bf00      	nop
 8005a36:	bf00      	nop
 8005a38:	e7fd      	b.n	8005a36 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	2b00      	cmp	r3, #0
 8005a3e:	d06f      	beq.n	8005b20 <pvPortMalloc+0x154>
 8005a40:	4b45      	ldr	r3, [pc, #276]	@ (8005b58 <pvPortMalloc+0x18c>)
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	687a      	ldr	r2, [r7, #4]
 8005a46:	429a      	cmp	r2, r3
 8005a48:	d86a      	bhi.n	8005b20 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8005a4a:	4b44      	ldr	r3, [pc, #272]	@ (8005b5c <pvPortMalloc+0x190>)
 8005a4c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8005a4e:	4b43      	ldr	r3, [pc, #268]	@ (8005b5c <pvPortMalloc+0x190>)
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005a54:	e004      	b.n	8005a60 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8005a56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a58:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8005a5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005a60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a62:	685b      	ldr	r3, [r3, #4]
 8005a64:	687a      	ldr	r2, [r7, #4]
 8005a66:	429a      	cmp	r2, r3
 8005a68:	d903      	bls.n	8005a72 <pvPortMalloc+0xa6>
 8005a6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	d1f1      	bne.n	8005a56 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8005a72:	4b37      	ldr	r3, [pc, #220]	@ (8005b50 <pvPortMalloc+0x184>)
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005a78:	429a      	cmp	r2, r3
 8005a7a:	d051      	beq.n	8005b20 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8005a7c:	6a3b      	ldr	r3, [r7, #32]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	2208      	movs	r2, #8
 8005a82:	4413      	add	r3, r2
 8005a84:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8005a86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a88:	681a      	ldr	r2, [r3, #0]
 8005a8a:	6a3b      	ldr	r3, [r7, #32]
 8005a8c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8005a8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a90:	685a      	ldr	r2, [r3, #4]
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	1ad2      	subs	r2, r2, r3
 8005a96:	2308      	movs	r3, #8
 8005a98:	005b      	lsls	r3, r3, #1
 8005a9a:	429a      	cmp	r2, r3
 8005a9c:	d920      	bls.n	8005ae0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8005a9e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	4413      	add	r3, r2
 8005aa4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005aa6:	69bb      	ldr	r3, [r7, #24]
 8005aa8:	f003 0307 	and.w	r3, r3, #7
 8005aac:	2b00      	cmp	r3, #0
 8005aae:	d00b      	beq.n	8005ac8 <pvPortMalloc+0xfc>
	__asm volatile
 8005ab0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ab4:	f383 8811 	msr	BASEPRI, r3
 8005ab8:	f3bf 8f6f 	isb	sy
 8005abc:	f3bf 8f4f 	dsb	sy
 8005ac0:	613b      	str	r3, [r7, #16]
}
 8005ac2:	bf00      	nop
 8005ac4:	bf00      	nop
 8005ac6:	e7fd      	b.n	8005ac4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8005ac8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005aca:	685a      	ldr	r2, [r3, #4]
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	1ad2      	subs	r2, r2, r3
 8005ad0:	69bb      	ldr	r3, [r7, #24]
 8005ad2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8005ad4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ad6:	687a      	ldr	r2, [r7, #4]
 8005ad8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8005ada:	69b8      	ldr	r0, [r7, #24]
 8005adc:	f000 f90a 	bl	8005cf4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8005ae0:	4b1d      	ldr	r3, [pc, #116]	@ (8005b58 <pvPortMalloc+0x18c>)
 8005ae2:	681a      	ldr	r2, [r3, #0]
 8005ae4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ae6:	685b      	ldr	r3, [r3, #4]
 8005ae8:	1ad3      	subs	r3, r2, r3
 8005aea:	4a1b      	ldr	r2, [pc, #108]	@ (8005b58 <pvPortMalloc+0x18c>)
 8005aec:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8005aee:	4b1a      	ldr	r3, [pc, #104]	@ (8005b58 <pvPortMalloc+0x18c>)
 8005af0:	681a      	ldr	r2, [r3, #0]
 8005af2:	4b1b      	ldr	r3, [pc, #108]	@ (8005b60 <pvPortMalloc+0x194>)
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	429a      	cmp	r2, r3
 8005af8:	d203      	bcs.n	8005b02 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8005afa:	4b17      	ldr	r3, [pc, #92]	@ (8005b58 <pvPortMalloc+0x18c>)
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	4a18      	ldr	r2, [pc, #96]	@ (8005b60 <pvPortMalloc+0x194>)
 8005b00:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8005b02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b04:	685a      	ldr	r2, [r3, #4]
 8005b06:	4b13      	ldr	r3, [pc, #76]	@ (8005b54 <pvPortMalloc+0x188>)
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	431a      	orrs	r2, r3
 8005b0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b0e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8005b10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b12:	2200      	movs	r2, #0
 8005b14:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8005b16:	4b13      	ldr	r3, [pc, #76]	@ (8005b64 <pvPortMalloc+0x198>)
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	3301      	adds	r3, #1
 8005b1c:	4a11      	ldr	r2, [pc, #68]	@ (8005b64 <pvPortMalloc+0x198>)
 8005b1e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8005b20:	f7fe fce0 	bl	80044e4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8005b24:	69fb      	ldr	r3, [r7, #28]
 8005b26:	f003 0307 	and.w	r3, r3, #7
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d00b      	beq.n	8005b46 <pvPortMalloc+0x17a>
	__asm volatile
 8005b2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b32:	f383 8811 	msr	BASEPRI, r3
 8005b36:	f3bf 8f6f 	isb	sy
 8005b3a:	f3bf 8f4f 	dsb	sy
 8005b3e:	60fb      	str	r3, [r7, #12]
}
 8005b40:	bf00      	nop
 8005b42:	bf00      	nop
 8005b44:	e7fd      	b.n	8005b42 <pvPortMalloc+0x176>
	return pvReturn;
 8005b46:	69fb      	ldr	r3, [r7, #28]
}
 8005b48:	4618      	mov	r0, r3
 8005b4a:	3728      	adds	r7, #40	@ 0x28
 8005b4c:	46bd      	mov	sp, r7
 8005b4e:	bd80      	pop	{r7, pc}
 8005b50:	20004afc 	.word	0x20004afc
 8005b54:	20004b10 	.word	0x20004b10
 8005b58:	20004b00 	.word	0x20004b00
 8005b5c:	20004af4 	.word	0x20004af4
 8005b60:	20004b04 	.word	0x20004b04
 8005b64:	20004b08 	.word	0x20004b08

08005b68 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8005b68:	b580      	push	{r7, lr}
 8005b6a:	b086      	sub	sp, #24
 8005b6c:	af00      	add	r7, sp, #0
 8005b6e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	d04f      	beq.n	8005c1a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8005b7a:	2308      	movs	r3, #8
 8005b7c:	425b      	negs	r3, r3
 8005b7e:	697a      	ldr	r2, [r7, #20]
 8005b80:	4413      	add	r3, r2
 8005b82:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8005b84:	697b      	ldr	r3, [r7, #20]
 8005b86:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8005b88:	693b      	ldr	r3, [r7, #16]
 8005b8a:	685a      	ldr	r2, [r3, #4]
 8005b8c:	4b25      	ldr	r3, [pc, #148]	@ (8005c24 <vPortFree+0xbc>)
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	4013      	ands	r3, r2
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	d10b      	bne.n	8005bae <vPortFree+0x46>
	__asm volatile
 8005b96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b9a:	f383 8811 	msr	BASEPRI, r3
 8005b9e:	f3bf 8f6f 	isb	sy
 8005ba2:	f3bf 8f4f 	dsb	sy
 8005ba6:	60fb      	str	r3, [r7, #12]
}
 8005ba8:	bf00      	nop
 8005baa:	bf00      	nop
 8005bac:	e7fd      	b.n	8005baa <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8005bae:	693b      	ldr	r3, [r7, #16]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d00b      	beq.n	8005bce <vPortFree+0x66>
	__asm volatile
 8005bb6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005bba:	f383 8811 	msr	BASEPRI, r3
 8005bbe:	f3bf 8f6f 	isb	sy
 8005bc2:	f3bf 8f4f 	dsb	sy
 8005bc6:	60bb      	str	r3, [r7, #8]
}
 8005bc8:	bf00      	nop
 8005bca:	bf00      	nop
 8005bcc:	e7fd      	b.n	8005bca <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8005bce:	693b      	ldr	r3, [r7, #16]
 8005bd0:	685a      	ldr	r2, [r3, #4]
 8005bd2:	4b14      	ldr	r3, [pc, #80]	@ (8005c24 <vPortFree+0xbc>)
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	4013      	ands	r3, r2
 8005bd8:	2b00      	cmp	r3, #0
 8005bda:	d01e      	beq.n	8005c1a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8005bdc:	693b      	ldr	r3, [r7, #16]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	d11a      	bne.n	8005c1a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8005be4:	693b      	ldr	r3, [r7, #16]
 8005be6:	685a      	ldr	r2, [r3, #4]
 8005be8:	4b0e      	ldr	r3, [pc, #56]	@ (8005c24 <vPortFree+0xbc>)
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	43db      	mvns	r3, r3
 8005bee:	401a      	ands	r2, r3
 8005bf0:	693b      	ldr	r3, [r7, #16]
 8005bf2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8005bf4:	f7fe fc68 	bl	80044c8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8005bf8:	693b      	ldr	r3, [r7, #16]
 8005bfa:	685a      	ldr	r2, [r3, #4]
 8005bfc:	4b0a      	ldr	r3, [pc, #40]	@ (8005c28 <vPortFree+0xc0>)
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	4413      	add	r3, r2
 8005c02:	4a09      	ldr	r2, [pc, #36]	@ (8005c28 <vPortFree+0xc0>)
 8005c04:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8005c06:	6938      	ldr	r0, [r7, #16]
 8005c08:	f000 f874 	bl	8005cf4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8005c0c:	4b07      	ldr	r3, [pc, #28]	@ (8005c2c <vPortFree+0xc4>)
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	3301      	adds	r3, #1
 8005c12:	4a06      	ldr	r2, [pc, #24]	@ (8005c2c <vPortFree+0xc4>)
 8005c14:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8005c16:	f7fe fc65 	bl	80044e4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8005c1a:	bf00      	nop
 8005c1c:	3718      	adds	r7, #24
 8005c1e:	46bd      	mov	sp, r7
 8005c20:	bd80      	pop	{r7, pc}
 8005c22:	bf00      	nop
 8005c24:	20004b10 	.word	0x20004b10
 8005c28:	20004b00 	.word	0x20004b00
 8005c2c:	20004b0c 	.word	0x20004b0c

08005c30 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8005c30:	b480      	push	{r7}
 8005c32:	b085      	sub	sp, #20
 8005c34:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8005c36:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8005c3a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8005c3c:	4b27      	ldr	r3, [pc, #156]	@ (8005cdc <prvHeapInit+0xac>)
 8005c3e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	f003 0307 	and.w	r3, r3, #7
 8005c46:	2b00      	cmp	r3, #0
 8005c48:	d00c      	beq.n	8005c64 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	3307      	adds	r3, #7
 8005c4e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	f023 0307 	bic.w	r3, r3, #7
 8005c56:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8005c58:	68ba      	ldr	r2, [r7, #8]
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	1ad3      	subs	r3, r2, r3
 8005c5e:	4a1f      	ldr	r2, [pc, #124]	@ (8005cdc <prvHeapInit+0xac>)
 8005c60:	4413      	add	r3, r2
 8005c62:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8005c68:	4a1d      	ldr	r2, [pc, #116]	@ (8005ce0 <prvHeapInit+0xb0>)
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8005c6e:	4b1c      	ldr	r3, [pc, #112]	@ (8005ce0 <prvHeapInit+0xb0>)
 8005c70:	2200      	movs	r2, #0
 8005c72:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	68ba      	ldr	r2, [r7, #8]
 8005c78:	4413      	add	r3, r2
 8005c7a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8005c7c:	2208      	movs	r2, #8
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	1a9b      	subs	r3, r3, r2
 8005c82:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005c84:	68fb      	ldr	r3, [r7, #12]
 8005c86:	f023 0307 	bic.w	r3, r3, #7
 8005c8a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	4a15      	ldr	r2, [pc, #84]	@ (8005ce4 <prvHeapInit+0xb4>)
 8005c90:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8005c92:	4b14      	ldr	r3, [pc, #80]	@ (8005ce4 <prvHeapInit+0xb4>)
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	2200      	movs	r2, #0
 8005c98:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8005c9a:	4b12      	ldr	r3, [pc, #72]	@ (8005ce4 <prvHeapInit+0xb4>)
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	2200      	movs	r2, #0
 8005ca0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8005ca6:	683b      	ldr	r3, [r7, #0]
 8005ca8:	68fa      	ldr	r2, [r7, #12]
 8005caa:	1ad2      	subs	r2, r2, r3
 8005cac:	683b      	ldr	r3, [r7, #0]
 8005cae:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8005cb0:	4b0c      	ldr	r3, [pc, #48]	@ (8005ce4 <prvHeapInit+0xb4>)
 8005cb2:	681a      	ldr	r2, [r3, #0]
 8005cb4:	683b      	ldr	r3, [r7, #0]
 8005cb6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005cb8:	683b      	ldr	r3, [r7, #0]
 8005cba:	685b      	ldr	r3, [r3, #4]
 8005cbc:	4a0a      	ldr	r2, [pc, #40]	@ (8005ce8 <prvHeapInit+0xb8>)
 8005cbe:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005cc0:	683b      	ldr	r3, [r7, #0]
 8005cc2:	685b      	ldr	r3, [r3, #4]
 8005cc4:	4a09      	ldr	r2, [pc, #36]	@ (8005cec <prvHeapInit+0xbc>)
 8005cc6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8005cc8:	4b09      	ldr	r3, [pc, #36]	@ (8005cf0 <prvHeapInit+0xc0>)
 8005cca:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8005cce:	601a      	str	r2, [r3, #0]
}
 8005cd0:	bf00      	nop
 8005cd2:	3714      	adds	r7, #20
 8005cd4:	46bd      	mov	sp, r7
 8005cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cda:	4770      	bx	lr
 8005cdc:	20000ef4 	.word	0x20000ef4
 8005ce0:	20004af4 	.word	0x20004af4
 8005ce4:	20004afc 	.word	0x20004afc
 8005ce8:	20004b04 	.word	0x20004b04
 8005cec:	20004b00 	.word	0x20004b00
 8005cf0:	20004b10 	.word	0x20004b10

08005cf4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8005cf4:	b480      	push	{r7}
 8005cf6:	b085      	sub	sp, #20
 8005cf8:	af00      	add	r7, sp, #0
 8005cfa:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8005cfc:	4b28      	ldr	r3, [pc, #160]	@ (8005da0 <prvInsertBlockIntoFreeList+0xac>)
 8005cfe:	60fb      	str	r3, [r7, #12]
 8005d00:	e002      	b.n	8005d08 <prvInsertBlockIntoFreeList+0x14>
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	60fb      	str	r3, [r7, #12]
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	687a      	ldr	r2, [r7, #4]
 8005d0e:	429a      	cmp	r2, r3
 8005d10:	d8f7      	bhi.n	8005d02 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	685b      	ldr	r3, [r3, #4]
 8005d1a:	68ba      	ldr	r2, [r7, #8]
 8005d1c:	4413      	add	r3, r2
 8005d1e:	687a      	ldr	r2, [r7, #4]
 8005d20:	429a      	cmp	r2, r3
 8005d22:	d108      	bne.n	8005d36 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	685a      	ldr	r2, [r3, #4]
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	685b      	ldr	r3, [r3, #4]
 8005d2c:	441a      	add	r2, r3
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8005d32:	68fb      	ldr	r3, [r7, #12]
 8005d34:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	685b      	ldr	r3, [r3, #4]
 8005d3e:	68ba      	ldr	r2, [r7, #8]
 8005d40:	441a      	add	r2, r3
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	429a      	cmp	r2, r3
 8005d48:	d118      	bne.n	8005d7c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8005d4a:	68fb      	ldr	r3, [r7, #12]
 8005d4c:	681a      	ldr	r2, [r3, #0]
 8005d4e:	4b15      	ldr	r3, [pc, #84]	@ (8005da4 <prvInsertBlockIntoFreeList+0xb0>)
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	429a      	cmp	r2, r3
 8005d54:	d00d      	beq.n	8005d72 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	685a      	ldr	r2, [r3, #4]
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	685b      	ldr	r3, [r3, #4]
 8005d60:	441a      	add	r2, r3
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	681a      	ldr	r2, [r3, #0]
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	601a      	str	r2, [r3, #0]
 8005d70:	e008      	b.n	8005d84 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8005d72:	4b0c      	ldr	r3, [pc, #48]	@ (8005da4 <prvInsertBlockIntoFreeList+0xb0>)
 8005d74:	681a      	ldr	r2, [r3, #0]
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	601a      	str	r2, [r3, #0]
 8005d7a:	e003      	b.n	8005d84 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	681a      	ldr	r2, [r3, #0]
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8005d84:	68fa      	ldr	r2, [r7, #12]
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	429a      	cmp	r2, r3
 8005d8a:	d002      	beq.n	8005d92 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	687a      	ldr	r2, [r7, #4]
 8005d90:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005d92:	bf00      	nop
 8005d94:	3714      	adds	r7, #20
 8005d96:	46bd      	mov	sp, r7
 8005d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d9c:	4770      	bx	lr
 8005d9e:	bf00      	nop
 8005da0:	20004af4 	.word	0x20004af4
 8005da4:	20004afc 	.word	0x20004afc

08005da8 <std>:
 8005da8:	2300      	movs	r3, #0
 8005daa:	b510      	push	{r4, lr}
 8005dac:	4604      	mov	r4, r0
 8005dae:	e9c0 3300 	strd	r3, r3, [r0]
 8005db2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005db6:	6083      	str	r3, [r0, #8]
 8005db8:	8181      	strh	r1, [r0, #12]
 8005dba:	6643      	str	r3, [r0, #100]	@ 0x64
 8005dbc:	81c2      	strh	r2, [r0, #14]
 8005dbe:	6183      	str	r3, [r0, #24]
 8005dc0:	4619      	mov	r1, r3
 8005dc2:	2208      	movs	r2, #8
 8005dc4:	305c      	adds	r0, #92	@ 0x5c
 8005dc6:	f000 f9e7 	bl	8006198 <memset>
 8005dca:	4b0d      	ldr	r3, [pc, #52]	@ (8005e00 <std+0x58>)
 8005dcc:	6263      	str	r3, [r4, #36]	@ 0x24
 8005dce:	4b0d      	ldr	r3, [pc, #52]	@ (8005e04 <std+0x5c>)
 8005dd0:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005dd2:	4b0d      	ldr	r3, [pc, #52]	@ (8005e08 <std+0x60>)
 8005dd4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005dd6:	4b0d      	ldr	r3, [pc, #52]	@ (8005e0c <std+0x64>)
 8005dd8:	6323      	str	r3, [r4, #48]	@ 0x30
 8005dda:	4b0d      	ldr	r3, [pc, #52]	@ (8005e10 <std+0x68>)
 8005ddc:	6224      	str	r4, [r4, #32]
 8005dde:	429c      	cmp	r4, r3
 8005de0:	d006      	beq.n	8005df0 <std+0x48>
 8005de2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005de6:	4294      	cmp	r4, r2
 8005de8:	d002      	beq.n	8005df0 <std+0x48>
 8005dea:	33d0      	adds	r3, #208	@ 0xd0
 8005dec:	429c      	cmp	r4, r3
 8005dee:	d105      	bne.n	8005dfc <std+0x54>
 8005df0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005df4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005df8:	f000 baa4 	b.w	8006344 <__retarget_lock_init_recursive>
 8005dfc:	bd10      	pop	{r4, pc}
 8005dfe:	bf00      	nop
 8005e00:	08005fe9 	.word	0x08005fe9
 8005e04:	0800600b 	.word	0x0800600b
 8005e08:	08006043 	.word	0x08006043
 8005e0c:	08006067 	.word	0x08006067
 8005e10:	20004b14 	.word	0x20004b14

08005e14 <stdio_exit_handler>:
 8005e14:	4a02      	ldr	r2, [pc, #8]	@ (8005e20 <stdio_exit_handler+0xc>)
 8005e16:	4903      	ldr	r1, [pc, #12]	@ (8005e24 <stdio_exit_handler+0x10>)
 8005e18:	4803      	ldr	r0, [pc, #12]	@ (8005e28 <stdio_exit_handler+0x14>)
 8005e1a:	f000 b869 	b.w	8005ef0 <_fwalk_sglue>
 8005e1e:	bf00      	nop
 8005e20:	20000010 	.word	0x20000010
 8005e24:	08006661 	.word	0x08006661
 8005e28:	20000020 	.word	0x20000020

08005e2c <cleanup_stdio>:
 8005e2c:	6841      	ldr	r1, [r0, #4]
 8005e2e:	4b0c      	ldr	r3, [pc, #48]	@ (8005e60 <cleanup_stdio+0x34>)
 8005e30:	4299      	cmp	r1, r3
 8005e32:	b510      	push	{r4, lr}
 8005e34:	4604      	mov	r4, r0
 8005e36:	d001      	beq.n	8005e3c <cleanup_stdio+0x10>
 8005e38:	f000 fc12 	bl	8006660 <_fflush_r>
 8005e3c:	68a1      	ldr	r1, [r4, #8]
 8005e3e:	4b09      	ldr	r3, [pc, #36]	@ (8005e64 <cleanup_stdio+0x38>)
 8005e40:	4299      	cmp	r1, r3
 8005e42:	d002      	beq.n	8005e4a <cleanup_stdio+0x1e>
 8005e44:	4620      	mov	r0, r4
 8005e46:	f000 fc0b 	bl	8006660 <_fflush_r>
 8005e4a:	68e1      	ldr	r1, [r4, #12]
 8005e4c:	4b06      	ldr	r3, [pc, #24]	@ (8005e68 <cleanup_stdio+0x3c>)
 8005e4e:	4299      	cmp	r1, r3
 8005e50:	d004      	beq.n	8005e5c <cleanup_stdio+0x30>
 8005e52:	4620      	mov	r0, r4
 8005e54:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005e58:	f000 bc02 	b.w	8006660 <_fflush_r>
 8005e5c:	bd10      	pop	{r4, pc}
 8005e5e:	bf00      	nop
 8005e60:	20004b14 	.word	0x20004b14
 8005e64:	20004b7c 	.word	0x20004b7c
 8005e68:	20004be4 	.word	0x20004be4

08005e6c <global_stdio_init.part.0>:
 8005e6c:	b510      	push	{r4, lr}
 8005e6e:	4b0b      	ldr	r3, [pc, #44]	@ (8005e9c <global_stdio_init.part.0+0x30>)
 8005e70:	4c0b      	ldr	r4, [pc, #44]	@ (8005ea0 <global_stdio_init.part.0+0x34>)
 8005e72:	4a0c      	ldr	r2, [pc, #48]	@ (8005ea4 <global_stdio_init.part.0+0x38>)
 8005e74:	601a      	str	r2, [r3, #0]
 8005e76:	4620      	mov	r0, r4
 8005e78:	2200      	movs	r2, #0
 8005e7a:	2104      	movs	r1, #4
 8005e7c:	f7ff ff94 	bl	8005da8 <std>
 8005e80:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005e84:	2201      	movs	r2, #1
 8005e86:	2109      	movs	r1, #9
 8005e88:	f7ff ff8e 	bl	8005da8 <std>
 8005e8c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005e90:	2202      	movs	r2, #2
 8005e92:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005e96:	2112      	movs	r1, #18
 8005e98:	f7ff bf86 	b.w	8005da8 <std>
 8005e9c:	20004c4c 	.word	0x20004c4c
 8005ea0:	20004b14 	.word	0x20004b14
 8005ea4:	08005e15 	.word	0x08005e15

08005ea8 <__sfp_lock_acquire>:
 8005ea8:	4801      	ldr	r0, [pc, #4]	@ (8005eb0 <__sfp_lock_acquire+0x8>)
 8005eaa:	f000 ba4c 	b.w	8006346 <__retarget_lock_acquire_recursive>
 8005eae:	bf00      	nop
 8005eb0:	20004c55 	.word	0x20004c55

08005eb4 <__sfp_lock_release>:
 8005eb4:	4801      	ldr	r0, [pc, #4]	@ (8005ebc <__sfp_lock_release+0x8>)
 8005eb6:	f000 ba47 	b.w	8006348 <__retarget_lock_release_recursive>
 8005eba:	bf00      	nop
 8005ebc:	20004c55 	.word	0x20004c55

08005ec0 <__sinit>:
 8005ec0:	b510      	push	{r4, lr}
 8005ec2:	4604      	mov	r4, r0
 8005ec4:	f7ff fff0 	bl	8005ea8 <__sfp_lock_acquire>
 8005ec8:	6a23      	ldr	r3, [r4, #32]
 8005eca:	b11b      	cbz	r3, 8005ed4 <__sinit+0x14>
 8005ecc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005ed0:	f7ff bff0 	b.w	8005eb4 <__sfp_lock_release>
 8005ed4:	4b04      	ldr	r3, [pc, #16]	@ (8005ee8 <__sinit+0x28>)
 8005ed6:	6223      	str	r3, [r4, #32]
 8005ed8:	4b04      	ldr	r3, [pc, #16]	@ (8005eec <__sinit+0x2c>)
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	2b00      	cmp	r3, #0
 8005ede:	d1f5      	bne.n	8005ecc <__sinit+0xc>
 8005ee0:	f7ff ffc4 	bl	8005e6c <global_stdio_init.part.0>
 8005ee4:	e7f2      	b.n	8005ecc <__sinit+0xc>
 8005ee6:	bf00      	nop
 8005ee8:	08005e2d 	.word	0x08005e2d
 8005eec:	20004c4c 	.word	0x20004c4c

08005ef0 <_fwalk_sglue>:
 8005ef0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005ef4:	4607      	mov	r7, r0
 8005ef6:	4688      	mov	r8, r1
 8005ef8:	4614      	mov	r4, r2
 8005efa:	2600      	movs	r6, #0
 8005efc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005f00:	f1b9 0901 	subs.w	r9, r9, #1
 8005f04:	d505      	bpl.n	8005f12 <_fwalk_sglue+0x22>
 8005f06:	6824      	ldr	r4, [r4, #0]
 8005f08:	2c00      	cmp	r4, #0
 8005f0a:	d1f7      	bne.n	8005efc <_fwalk_sglue+0xc>
 8005f0c:	4630      	mov	r0, r6
 8005f0e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005f12:	89ab      	ldrh	r3, [r5, #12]
 8005f14:	2b01      	cmp	r3, #1
 8005f16:	d907      	bls.n	8005f28 <_fwalk_sglue+0x38>
 8005f18:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005f1c:	3301      	adds	r3, #1
 8005f1e:	d003      	beq.n	8005f28 <_fwalk_sglue+0x38>
 8005f20:	4629      	mov	r1, r5
 8005f22:	4638      	mov	r0, r7
 8005f24:	47c0      	blx	r8
 8005f26:	4306      	orrs	r6, r0
 8005f28:	3568      	adds	r5, #104	@ 0x68
 8005f2a:	e7e9      	b.n	8005f00 <_fwalk_sglue+0x10>

08005f2c <_puts_r>:
 8005f2c:	6a03      	ldr	r3, [r0, #32]
 8005f2e:	b570      	push	{r4, r5, r6, lr}
 8005f30:	6884      	ldr	r4, [r0, #8]
 8005f32:	4605      	mov	r5, r0
 8005f34:	460e      	mov	r6, r1
 8005f36:	b90b      	cbnz	r3, 8005f3c <_puts_r+0x10>
 8005f38:	f7ff ffc2 	bl	8005ec0 <__sinit>
 8005f3c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005f3e:	07db      	lsls	r3, r3, #31
 8005f40:	d405      	bmi.n	8005f4e <_puts_r+0x22>
 8005f42:	89a3      	ldrh	r3, [r4, #12]
 8005f44:	0598      	lsls	r0, r3, #22
 8005f46:	d402      	bmi.n	8005f4e <_puts_r+0x22>
 8005f48:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005f4a:	f000 f9fc 	bl	8006346 <__retarget_lock_acquire_recursive>
 8005f4e:	89a3      	ldrh	r3, [r4, #12]
 8005f50:	0719      	lsls	r1, r3, #28
 8005f52:	d502      	bpl.n	8005f5a <_puts_r+0x2e>
 8005f54:	6923      	ldr	r3, [r4, #16]
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d135      	bne.n	8005fc6 <_puts_r+0x9a>
 8005f5a:	4621      	mov	r1, r4
 8005f5c:	4628      	mov	r0, r5
 8005f5e:	f000 f8c5 	bl	80060ec <__swsetup_r>
 8005f62:	b380      	cbz	r0, 8005fc6 <_puts_r+0x9a>
 8005f64:	f04f 35ff 	mov.w	r5, #4294967295
 8005f68:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005f6a:	07da      	lsls	r2, r3, #31
 8005f6c:	d405      	bmi.n	8005f7a <_puts_r+0x4e>
 8005f6e:	89a3      	ldrh	r3, [r4, #12]
 8005f70:	059b      	lsls	r3, r3, #22
 8005f72:	d402      	bmi.n	8005f7a <_puts_r+0x4e>
 8005f74:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005f76:	f000 f9e7 	bl	8006348 <__retarget_lock_release_recursive>
 8005f7a:	4628      	mov	r0, r5
 8005f7c:	bd70      	pop	{r4, r5, r6, pc}
 8005f7e:	2b00      	cmp	r3, #0
 8005f80:	da04      	bge.n	8005f8c <_puts_r+0x60>
 8005f82:	69a2      	ldr	r2, [r4, #24]
 8005f84:	429a      	cmp	r2, r3
 8005f86:	dc17      	bgt.n	8005fb8 <_puts_r+0x8c>
 8005f88:	290a      	cmp	r1, #10
 8005f8a:	d015      	beq.n	8005fb8 <_puts_r+0x8c>
 8005f8c:	6823      	ldr	r3, [r4, #0]
 8005f8e:	1c5a      	adds	r2, r3, #1
 8005f90:	6022      	str	r2, [r4, #0]
 8005f92:	7019      	strb	r1, [r3, #0]
 8005f94:	68a3      	ldr	r3, [r4, #8]
 8005f96:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8005f9a:	3b01      	subs	r3, #1
 8005f9c:	60a3      	str	r3, [r4, #8]
 8005f9e:	2900      	cmp	r1, #0
 8005fa0:	d1ed      	bne.n	8005f7e <_puts_r+0x52>
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	da11      	bge.n	8005fca <_puts_r+0x9e>
 8005fa6:	4622      	mov	r2, r4
 8005fa8:	210a      	movs	r1, #10
 8005faa:	4628      	mov	r0, r5
 8005fac:	f000 f85f 	bl	800606e <__swbuf_r>
 8005fb0:	3001      	adds	r0, #1
 8005fb2:	d0d7      	beq.n	8005f64 <_puts_r+0x38>
 8005fb4:	250a      	movs	r5, #10
 8005fb6:	e7d7      	b.n	8005f68 <_puts_r+0x3c>
 8005fb8:	4622      	mov	r2, r4
 8005fba:	4628      	mov	r0, r5
 8005fbc:	f000 f857 	bl	800606e <__swbuf_r>
 8005fc0:	3001      	adds	r0, #1
 8005fc2:	d1e7      	bne.n	8005f94 <_puts_r+0x68>
 8005fc4:	e7ce      	b.n	8005f64 <_puts_r+0x38>
 8005fc6:	3e01      	subs	r6, #1
 8005fc8:	e7e4      	b.n	8005f94 <_puts_r+0x68>
 8005fca:	6823      	ldr	r3, [r4, #0]
 8005fcc:	1c5a      	adds	r2, r3, #1
 8005fce:	6022      	str	r2, [r4, #0]
 8005fd0:	220a      	movs	r2, #10
 8005fd2:	701a      	strb	r2, [r3, #0]
 8005fd4:	e7ee      	b.n	8005fb4 <_puts_r+0x88>
	...

08005fd8 <puts>:
 8005fd8:	4b02      	ldr	r3, [pc, #8]	@ (8005fe4 <puts+0xc>)
 8005fda:	4601      	mov	r1, r0
 8005fdc:	6818      	ldr	r0, [r3, #0]
 8005fde:	f7ff bfa5 	b.w	8005f2c <_puts_r>
 8005fe2:	bf00      	nop
 8005fe4:	2000001c 	.word	0x2000001c

08005fe8 <__sread>:
 8005fe8:	b510      	push	{r4, lr}
 8005fea:	460c      	mov	r4, r1
 8005fec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005ff0:	f000 f95a 	bl	80062a8 <_read_r>
 8005ff4:	2800      	cmp	r0, #0
 8005ff6:	bfab      	itete	ge
 8005ff8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005ffa:	89a3      	ldrhlt	r3, [r4, #12]
 8005ffc:	181b      	addge	r3, r3, r0
 8005ffe:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006002:	bfac      	ite	ge
 8006004:	6563      	strge	r3, [r4, #84]	@ 0x54
 8006006:	81a3      	strhlt	r3, [r4, #12]
 8006008:	bd10      	pop	{r4, pc}

0800600a <__swrite>:
 800600a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800600e:	461f      	mov	r7, r3
 8006010:	898b      	ldrh	r3, [r1, #12]
 8006012:	05db      	lsls	r3, r3, #23
 8006014:	4605      	mov	r5, r0
 8006016:	460c      	mov	r4, r1
 8006018:	4616      	mov	r6, r2
 800601a:	d505      	bpl.n	8006028 <__swrite+0x1e>
 800601c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006020:	2302      	movs	r3, #2
 8006022:	2200      	movs	r2, #0
 8006024:	f000 f92e 	bl	8006284 <_lseek_r>
 8006028:	89a3      	ldrh	r3, [r4, #12]
 800602a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800602e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006032:	81a3      	strh	r3, [r4, #12]
 8006034:	4632      	mov	r2, r6
 8006036:	463b      	mov	r3, r7
 8006038:	4628      	mov	r0, r5
 800603a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800603e:	f000 b945 	b.w	80062cc <_write_r>

08006042 <__sseek>:
 8006042:	b510      	push	{r4, lr}
 8006044:	460c      	mov	r4, r1
 8006046:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800604a:	f000 f91b 	bl	8006284 <_lseek_r>
 800604e:	1c43      	adds	r3, r0, #1
 8006050:	89a3      	ldrh	r3, [r4, #12]
 8006052:	bf15      	itete	ne
 8006054:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006056:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800605a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800605e:	81a3      	strheq	r3, [r4, #12]
 8006060:	bf18      	it	ne
 8006062:	81a3      	strhne	r3, [r4, #12]
 8006064:	bd10      	pop	{r4, pc}

08006066 <__sclose>:
 8006066:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800606a:	f000 b89d 	b.w	80061a8 <_close_r>

0800606e <__swbuf_r>:
 800606e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006070:	460e      	mov	r6, r1
 8006072:	4614      	mov	r4, r2
 8006074:	4605      	mov	r5, r0
 8006076:	b118      	cbz	r0, 8006080 <__swbuf_r+0x12>
 8006078:	6a03      	ldr	r3, [r0, #32]
 800607a:	b90b      	cbnz	r3, 8006080 <__swbuf_r+0x12>
 800607c:	f7ff ff20 	bl	8005ec0 <__sinit>
 8006080:	69a3      	ldr	r3, [r4, #24]
 8006082:	60a3      	str	r3, [r4, #8]
 8006084:	89a3      	ldrh	r3, [r4, #12]
 8006086:	071a      	lsls	r2, r3, #28
 8006088:	d501      	bpl.n	800608e <__swbuf_r+0x20>
 800608a:	6923      	ldr	r3, [r4, #16]
 800608c:	b943      	cbnz	r3, 80060a0 <__swbuf_r+0x32>
 800608e:	4621      	mov	r1, r4
 8006090:	4628      	mov	r0, r5
 8006092:	f000 f82b 	bl	80060ec <__swsetup_r>
 8006096:	b118      	cbz	r0, 80060a0 <__swbuf_r+0x32>
 8006098:	f04f 37ff 	mov.w	r7, #4294967295
 800609c:	4638      	mov	r0, r7
 800609e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80060a0:	6823      	ldr	r3, [r4, #0]
 80060a2:	6922      	ldr	r2, [r4, #16]
 80060a4:	1a98      	subs	r0, r3, r2
 80060a6:	6963      	ldr	r3, [r4, #20]
 80060a8:	b2f6      	uxtb	r6, r6
 80060aa:	4283      	cmp	r3, r0
 80060ac:	4637      	mov	r7, r6
 80060ae:	dc05      	bgt.n	80060bc <__swbuf_r+0x4e>
 80060b0:	4621      	mov	r1, r4
 80060b2:	4628      	mov	r0, r5
 80060b4:	f000 fad4 	bl	8006660 <_fflush_r>
 80060b8:	2800      	cmp	r0, #0
 80060ba:	d1ed      	bne.n	8006098 <__swbuf_r+0x2a>
 80060bc:	68a3      	ldr	r3, [r4, #8]
 80060be:	3b01      	subs	r3, #1
 80060c0:	60a3      	str	r3, [r4, #8]
 80060c2:	6823      	ldr	r3, [r4, #0]
 80060c4:	1c5a      	adds	r2, r3, #1
 80060c6:	6022      	str	r2, [r4, #0]
 80060c8:	701e      	strb	r6, [r3, #0]
 80060ca:	6962      	ldr	r2, [r4, #20]
 80060cc:	1c43      	adds	r3, r0, #1
 80060ce:	429a      	cmp	r2, r3
 80060d0:	d004      	beq.n	80060dc <__swbuf_r+0x6e>
 80060d2:	89a3      	ldrh	r3, [r4, #12]
 80060d4:	07db      	lsls	r3, r3, #31
 80060d6:	d5e1      	bpl.n	800609c <__swbuf_r+0x2e>
 80060d8:	2e0a      	cmp	r6, #10
 80060da:	d1df      	bne.n	800609c <__swbuf_r+0x2e>
 80060dc:	4621      	mov	r1, r4
 80060de:	4628      	mov	r0, r5
 80060e0:	f000 fabe 	bl	8006660 <_fflush_r>
 80060e4:	2800      	cmp	r0, #0
 80060e6:	d0d9      	beq.n	800609c <__swbuf_r+0x2e>
 80060e8:	e7d6      	b.n	8006098 <__swbuf_r+0x2a>
	...

080060ec <__swsetup_r>:
 80060ec:	b538      	push	{r3, r4, r5, lr}
 80060ee:	4b29      	ldr	r3, [pc, #164]	@ (8006194 <__swsetup_r+0xa8>)
 80060f0:	4605      	mov	r5, r0
 80060f2:	6818      	ldr	r0, [r3, #0]
 80060f4:	460c      	mov	r4, r1
 80060f6:	b118      	cbz	r0, 8006100 <__swsetup_r+0x14>
 80060f8:	6a03      	ldr	r3, [r0, #32]
 80060fa:	b90b      	cbnz	r3, 8006100 <__swsetup_r+0x14>
 80060fc:	f7ff fee0 	bl	8005ec0 <__sinit>
 8006100:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006104:	0719      	lsls	r1, r3, #28
 8006106:	d422      	bmi.n	800614e <__swsetup_r+0x62>
 8006108:	06da      	lsls	r2, r3, #27
 800610a:	d407      	bmi.n	800611c <__swsetup_r+0x30>
 800610c:	2209      	movs	r2, #9
 800610e:	602a      	str	r2, [r5, #0]
 8006110:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006114:	81a3      	strh	r3, [r4, #12]
 8006116:	f04f 30ff 	mov.w	r0, #4294967295
 800611a:	e033      	b.n	8006184 <__swsetup_r+0x98>
 800611c:	0758      	lsls	r0, r3, #29
 800611e:	d512      	bpl.n	8006146 <__swsetup_r+0x5a>
 8006120:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006122:	b141      	cbz	r1, 8006136 <__swsetup_r+0x4a>
 8006124:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006128:	4299      	cmp	r1, r3
 800612a:	d002      	beq.n	8006132 <__swsetup_r+0x46>
 800612c:	4628      	mov	r0, r5
 800612e:	f000 f91b 	bl	8006368 <_free_r>
 8006132:	2300      	movs	r3, #0
 8006134:	6363      	str	r3, [r4, #52]	@ 0x34
 8006136:	89a3      	ldrh	r3, [r4, #12]
 8006138:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800613c:	81a3      	strh	r3, [r4, #12]
 800613e:	2300      	movs	r3, #0
 8006140:	6063      	str	r3, [r4, #4]
 8006142:	6923      	ldr	r3, [r4, #16]
 8006144:	6023      	str	r3, [r4, #0]
 8006146:	89a3      	ldrh	r3, [r4, #12]
 8006148:	f043 0308 	orr.w	r3, r3, #8
 800614c:	81a3      	strh	r3, [r4, #12]
 800614e:	6923      	ldr	r3, [r4, #16]
 8006150:	b94b      	cbnz	r3, 8006166 <__swsetup_r+0x7a>
 8006152:	89a3      	ldrh	r3, [r4, #12]
 8006154:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8006158:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800615c:	d003      	beq.n	8006166 <__swsetup_r+0x7a>
 800615e:	4621      	mov	r1, r4
 8006160:	4628      	mov	r0, r5
 8006162:	f000 facb 	bl	80066fc <__smakebuf_r>
 8006166:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800616a:	f013 0201 	ands.w	r2, r3, #1
 800616e:	d00a      	beq.n	8006186 <__swsetup_r+0x9a>
 8006170:	2200      	movs	r2, #0
 8006172:	60a2      	str	r2, [r4, #8]
 8006174:	6962      	ldr	r2, [r4, #20]
 8006176:	4252      	negs	r2, r2
 8006178:	61a2      	str	r2, [r4, #24]
 800617a:	6922      	ldr	r2, [r4, #16]
 800617c:	b942      	cbnz	r2, 8006190 <__swsetup_r+0xa4>
 800617e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8006182:	d1c5      	bne.n	8006110 <__swsetup_r+0x24>
 8006184:	bd38      	pop	{r3, r4, r5, pc}
 8006186:	0799      	lsls	r1, r3, #30
 8006188:	bf58      	it	pl
 800618a:	6962      	ldrpl	r2, [r4, #20]
 800618c:	60a2      	str	r2, [r4, #8]
 800618e:	e7f4      	b.n	800617a <__swsetup_r+0x8e>
 8006190:	2000      	movs	r0, #0
 8006192:	e7f7      	b.n	8006184 <__swsetup_r+0x98>
 8006194:	2000001c 	.word	0x2000001c

08006198 <memset>:
 8006198:	4402      	add	r2, r0
 800619a:	4603      	mov	r3, r0
 800619c:	4293      	cmp	r3, r2
 800619e:	d100      	bne.n	80061a2 <memset+0xa>
 80061a0:	4770      	bx	lr
 80061a2:	f803 1b01 	strb.w	r1, [r3], #1
 80061a6:	e7f9      	b.n	800619c <memset+0x4>

080061a8 <_close_r>:
 80061a8:	b538      	push	{r3, r4, r5, lr}
 80061aa:	4d06      	ldr	r5, [pc, #24]	@ (80061c4 <_close_r+0x1c>)
 80061ac:	2300      	movs	r3, #0
 80061ae:	4604      	mov	r4, r0
 80061b0:	4608      	mov	r0, r1
 80061b2:	602b      	str	r3, [r5, #0]
 80061b4:	f7fa fbef 	bl	8000996 <_close>
 80061b8:	1c43      	adds	r3, r0, #1
 80061ba:	d102      	bne.n	80061c2 <_close_r+0x1a>
 80061bc:	682b      	ldr	r3, [r5, #0]
 80061be:	b103      	cbz	r3, 80061c2 <_close_r+0x1a>
 80061c0:	6023      	str	r3, [r4, #0]
 80061c2:	bd38      	pop	{r3, r4, r5, pc}
 80061c4:	20004c50 	.word	0x20004c50

080061c8 <_reclaim_reent>:
 80061c8:	4b2d      	ldr	r3, [pc, #180]	@ (8006280 <_reclaim_reent+0xb8>)
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	4283      	cmp	r3, r0
 80061ce:	b570      	push	{r4, r5, r6, lr}
 80061d0:	4604      	mov	r4, r0
 80061d2:	d053      	beq.n	800627c <_reclaim_reent+0xb4>
 80061d4:	69c3      	ldr	r3, [r0, #28]
 80061d6:	b31b      	cbz	r3, 8006220 <_reclaim_reent+0x58>
 80061d8:	68db      	ldr	r3, [r3, #12]
 80061da:	b163      	cbz	r3, 80061f6 <_reclaim_reent+0x2e>
 80061dc:	2500      	movs	r5, #0
 80061de:	69e3      	ldr	r3, [r4, #28]
 80061e0:	68db      	ldr	r3, [r3, #12]
 80061e2:	5959      	ldr	r1, [r3, r5]
 80061e4:	b9b1      	cbnz	r1, 8006214 <_reclaim_reent+0x4c>
 80061e6:	3504      	adds	r5, #4
 80061e8:	2d80      	cmp	r5, #128	@ 0x80
 80061ea:	d1f8      	bne.n	80061de <_reclaim_reent+0x16>
 80061ec:	69e3      	ldr	r3, [r4, #28]
 80061ee:	4620      	mov	r0, r4
 80061f0:	68d9      	ldr	r1, [r3, #12]
 80061f2:	f000 f8b9 	bl	8006368 <_free_r>
 80061f6:	69e3      	ldr	r3, [r4, #28]
 80061f8:	6819      	ldr	r1, [r3, #0]
 80061fa:	b111      	cbz	r1, 8006202 <_reclaim_reent+0x3a>
 80061fc:	4620      	mov	r0, r4
 80061fe:	f000 f8b3 	bl	8006368 <_free_r>
 8006202:	69e3      	ldr	r3, [r4, #28]
 8006204:	689d      	ldr	r5, [r3, #8]
 8006206:	b15d      	cbz	r5, 8006220 <_reclaim_reent+0x58>
 8006208:	4629      	mov	r1, r5
 800620a:	4620      	mov	r0, r4
 800620c:	682d      	ldr	r5, [r5, #0]
 800620e:	f000 f8ab 	bl	8006368 <_free_r>
 8006212:	e7f8      	b.n	8006206 <_reclaim_reent+0x3e>
 8006214:	680e      	ldr	r6, [r1, #0]
 8006216:	4620      	mov	r0, r4
 8006218:	f000 f8a6 	bl	8006368 <_free_r>
 800621c:	4631      	mov	r1, r6
 800621e:	e7e1      	b.n	80061e4 <_reclaim_reent+0x1c>
 8006220:	6961      	ldr	r1, [r4, #20]
 8006222:	b111      	cbz	r1, 800622a <_reclaim_reent+0x62>
 8006224:	4620      	mov	r0, r4
 8006226:	f000 f89f 	bl	8006368 <_free_r>
 800622a:	69e1      	ldr	r1, [r4, #28]
 800622c:	b111      	cbz	r1, 8006234 <_reclaim_reent+0x6c>
 800622e:	4620      	mov	r0, r4
 8006230:	f000 f89a 	bl	8006368 <_free_r>
 8006234:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8006236:	b111      	cbz	r1, 800623e <_reclaim_reent+0x76>
 8006238:	4620      	mov	r0, r4
 800623a:	f000 f895 	bl	8006368 <_free_r>
 800623e:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006240:	b111      	cbz	r1, 8006248 <_reclaim_reent+0x80>
 8006242:	4620      	mov	r0, r4
 8006244:	f000 f890 	bl	8006368 <_free_r>
 8006248:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800624a:	b111      	cbz	r1, 8006252 <_reclaim_reent+0x8a>
 800624c:	4620      	mov	r0, r4
 800624e:	f000 f88b 	bl	8006368 <_free_r>
 8006252:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8006254:	b111      	cbz	r1, 800625c <_reclaim_reent+0x94>
 8006256:	4620      	mov	r0, r4
 8006258:	f000 f886 	bl	8006368 <_free_r>
 800625c:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800625e:	b111      	cbz	r1, 8006266 <_reclaim_reent+0x9e>
 8006260:	4620      	mov	r0, r4
 8006262:	f000 f881 	bl	8006368 <_free_r>
 8006266:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8006268:	b111      	cbz	r1, 8006270 <_reclaim_reent+0xa8>
 800626a:	4620      	mov	r0, r4
 800626c:	f000 f87c 	bl	8006368 <_free_r>
 8006270:	6a23      	ldr	r3, [r4, #32]
 8006272:	b11b      	cbz	r3, 800627c <_reclaim_reent+0xb4>
 8006274:	4620      	mov	r0, r4
 8006276:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800627a:	4718      	bx	r3
 800627c:	bd70      	pop	{r4, r5, r6, pc}
 800627e:	bf00      	nop
 8006280:	2000001c 	.word	0x2000001c

08006284 <_lseek_r>:
 8006284:	b538      	push	{r3, r4, r5, lr}
 8006286:	4d07      	ldr	r5, [pc, #28]	@ (80062a4 <_lseek_r+0x20>)
 8006288:	4604      	mov	r4, r0
 800628a:	4608      	mov	r0, r1
 800628c:	4611      	mov	r1, r2
 800628e:	2200      	movs	r2, #0
 8006290:	602a      	str	r2, [r5, #0]
 8006292:	461a      	mov	r2, r3
 8006294:	f7fa fba6 	bl	80009e4 <_lseek>
 8006298:	1c43      	adds	r3, r0, #1
 800629a:	d102      	bne.n	80062a2 <_lseek_r+0x1e>
 800629c:	682b      	ldr	r3, [r5, #0]
 800629e:	b103      	cbz	r3, 80062a2 <_lseek_r+0x1e>
 80062a0:	6023      	str	r3, [r4, #0]
 80062a2:	bd38      	pop	{r3, r4, r5, pc}
 80062a4:	20004c50 	.word	0x20004c50

080062a8 <_read_r>:
 80062a8:	b538      	push	{r3, r4, r5, lr}
 80062aa:	4d07      	ldr	r5, [pc, #28]	@ (80062c8 <_read_r+0x20>)
 80062ac:	4604      	mov	r4, r0
 80062ae:	4608      	mov	r0, r1
 80062b0:	4611      	mov	r1, r2
 80062b2:	2200      	movs	r2, #0
 80062b4:	602a      	str	r2, [r5, #0]
 80062b6:	461a      	mov	r2, r3
 80062b8:	f7fa fb50 	bl	800095c <_read>
 80062bc:	1c43      	adds	r3, r0, #1
 80062be:	d102      	bne.n	80062c6 <_read_r+0x1e>
 80062c0:	682b      	ldr	r3, [r5, #0]
 80062c2:	b103      	cbz	r3, 80062c6 <_read_r+0x1e>
 80062c4:	6023      	str	r3, [r4, #0]
 80062c6:	bd38      	pop	{r3, r4, r5, pc}
 80062c8:	20004c50 	.word	0x20004c50

080062cc <_write_r>:
 80062cc:	b538      	push	{r3, r4, r5, lr}
 80062ce:	4d07      	ldr	r5, [pc, #28]	@ (80062ec <_write_r+0x20>)
 80062d0:	4604      	mov	r4, r0
 80062d2:	4608      	mov	r0, r1
 80062d4:	4611      	mov	r1, r2
 80062d6:	2200      	movs	r2, #0
 80062d8:	602a      	str	r2, [r5, #0]
 80062da:	461a      	mov	r2, r3
 80062dc:	f7fa fa38 	bl	8000750 <_write>
 80062e0:	1c43      	adds	r3, r0, #1
 80062e2:	d102      	bne.n	80062ea <_write_r+0x1e>
 80062e4:	682b      	ldr	r3, [r5, #0]
 80062e6:	b103      	cbz	r3, 80062ea <_write_r+0x1e>
 80062e8:	6023      	str	r3, [r4, #0]
 80062ea:	bd38      	pop	{r3, r4, r5, pc}
 80062ec:	20004c50 	.word	0x20004c50

080062f0 <__errno>:
 80062f0:	4b01      	ldr	r3, [pc, #4]	@ (80062f8 <__errno+0x8>)
 80062f2:	6818      	ldr	r0, [r3, #0]
 80062f4:	4770      	bx	lr
 80062f6:	bf00      	nop
 80062f8:	2000001c 	.word	0x2000001c

080062fc <__libc_init_array>:
 80062fc:	b570      	push	{r4, r5, r6, lr}
 80062fe:	4d0d      	ldr	r5, [pc, #52]	@ (8006334 <__libc_init_array+0x38>)
 8006300:	4c0d      	ldr	r4, [pc, #52]	@ (8006338 <__libc_init_array+0x3c>)
 8006302:	1b64      	subs	r4, r4, r5
 8006304:	10a4      	asrs	r4, r4, #2
 8006306:	2600      	movs	r6, #0
 8006308:	42a6      	cmp	r6, r4
 800630a:	d109      	bne.n	8006320 <__libc_init_array+0x24>
 800630c:	4d0b      	ldr	r5, [pc, #44]	@ (800633c <__libc_init_array+0x40>)
 800630e:	4c0c      	ldr	r4, [pc, #48]	@ (8006340 <__libc_init_array+0x44>)
 8006310:	f000 fa62 	bl	80067d8 <_init>
 8006314:	1b64      	subs	r4, r4, r5
 8006316:	10a4      	asrs	r4, r4, #2
 8006318:	2600      	movs	r6, #0
 800631a:	42a6      	cmp	r6, r4
 800631c:	d105      	bne.n	800632a <__libc_init_array+0x2e>
 800631e:	bd70      	pop	{r4, r5, r6, pc}
 8006320:	f855 3b04 	ldr.w	r3, [r5], #4
 8006324:	4798      	blx	r3
 8006326:	3601      	adds	r6, #1
 8006328:	e7ee      	b.n	8006308 <__libc_init_array+0xc>
 800632a:	f855 3b04 	ldr.w	r3, [r5], #4
 800632e:	4798      	blx	r3
 8006330:	3601      	adds	r6, #1
 8006332:	e7f2      	b.n	800631a <__libc_init_array+0x1e>
 8006334:	08006898 	.word	0x08006898
 8006338:	08006898 	.word	0x08006898
 800633c:	08006898 	.word	0x08006898
 8006340:	0800689c 	.word	0x0800689c

08006344 <__retarget_lock_init_recursive>:
 8006344:	4770      	bx	lr

08006346 <__retarget_lock_acquire_recursive>:
 8006346:	4770      	bx	lr

08006348 <__retarget_lock_release_recursive>:
 8006348:	4770      	bx	lr

0800634a <memcpy>:
 800634a:	440a      	add	r2, r1
 800634c:	4291      	cmp	r1, r2
 800634e:	f100 33ff 	add.w	r3, r0, #4294967295
 8006352:	d100      	bne.n	8006356 <memcpy+0xc>
 8006354:	4770      	bx	lr
 8006356:	b510      	push	{r4, lr}
 8006358:	f811 4b01 	ldrb.w	r4, [r1], #1
 800635c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006360:	4291      	cmp	r1, r2
 8006362:	d1f9      	bne.n	8006358 <memcpy+0xe>
 8006364:	bd10      	pop	{r4, pc}
	...

08006368 <_free_r>:
 8006368:	b538      	push	{r3, r4, r5, lr}
 800636a:	4605      	mov	r5, r0
 800636c:	2900      	cmp	r1, #0
 800636e:	d041      	beq.n	80063f4 <_free_r+0x8c>
 8006370:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006374:	1f0c      	subs	r4, r1, #4
 8006376:	2b00      	cmp	r3, #0
 8006378:	bfb8      	it	lt
 800637a:	18e4      	addlt	r4, r4, r3
 800637c:	f000 f8e0 	bl	8006540 <__malloc_lock>
 8006380:	4a1d      	ldr	r2, [pc, #116]	@ (80063f8 <_free_r+0x90>)
 8006382:	6813      	ldr	r3, [r2, #0]
 8006384:	b933      	cbnz	r3, 8006394 <_free_r+0x2c>
 8006386:	6063      	str	r3, [r4, #4]
 8006388:	6014      	str	r4, [r2, #0]
 800638a:	4628      	mov	r0, r5
 800638c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006390:	f000 b8dc 	b.w	800654c <__malloc_unlock>
 8006394:	42a3      	cmp	r3, r4
 8006396:	d908      	bls.n	80063aa <_free_r+0x42>
 8006398:	6820      	ldr	r0, [r4, #0]
 800639a:	1821      	adds	r1, r4, r0
 800639c:	428b      	cmp	r3, r1
 800639e:	bf01      	itttt	eq
 80063a0:	6819      	ldreq	r1, [r3, #0]
 80063a2:	685b      	ldreq	r3, [r3, #4]
 80063a4:	1809      	addeq	r1, r1, r0
 80063a6:	6021      	streq	r1, [r4, #0]
 80063a8:	e7ed      	b.n	8006386 <_free_r+0x1e>
 80063aa:	461a      	mov	r2, r3
 80063ac:	685b      	ldr	r3, [r3, #4]
 80063ae:	b10b      	cbz	r3, 80063b4 <_free_r+0x4c>
 80063b0:	42a3      	cmp	r3, r4
 80063b2:	d9fa      	bls.n	80063aa <_free_r+0x42>
 80063b4:	6811      	ldr	r1, [r2, #0]
 80063b6:	1850      	adds	r0, r2, r1
 80063b8:	42a0      	cmp	r0, r4
 80063ba:	d10b      	bne.n	80063d4 <_free_r+0x6c>
 80063bc:	6820      	ldr	r0, [r4, #0]
 80063be:	4401      	add	r1, r0
 80063c0:	1850      	adds	r0, r2, r1
 80063c2:	4283      	cmp	r3, r0
 80063c4:	6011      	str	r1, [r2, #0]
 80063c6:	d1e0      	bne.n	800638a <_free_r+0x22>
 80063c8:	6818      	ldr	r0, [r3, #0]
 80063ca:	685b      	ldr	r3, [r3, #4]
 80063cc:	6053      	str	r3, [r2, #4]
 80063ce:	4408      	add	r0, r1
 80063d0:	6010      	str	r0, [r2, #0]
 80063d2:	e7da      	b.n	800638a <_free_r+0x22>
 80063d4:	d902      	bls.n	80063dc <_free_r+0x74>
 80063d6:	230c      	movs	r3, #12
 80063d8:	602b      	str	r3, [r5, #0]
 80063da:	e7d6      	b.n	800638a <_free_r+0x22>
 80063dc:	6820      	ldr	r0, [r4, #0]
 80063de:	1821      	adds	r1, r4, r0
 80063e0:	428b      	cmp	r3, r1
 80063e2:	bf04      	itt	eq
 80063e4:	6819      	ldreq	r1, [r3, #0]
 80063e6:	685b      	ldreq	r3, [r3, #4]
 80063e8:	6063      	str	r3, [r4, #4]
 80063ea:	bf04      	itt	eq
 80063ec:	1809      	addeq	r1, r1, r0
 80063ee:	6021      	streq	r1, [r4, #0]
 80063f0:	6054      	str	r4, [r2, #4]
 80063f2:	e7ca      	b.n	800638a <_free_r+0x22>
 80063f4:	bd38      	pop	{r3, r4, r5, pc}
 80063f6:	bf00      	nop
 80063f8:	20004c5c 	.word	0x20004c5c

080063fc <sbrk_aligned>:
 80063fc:	b570      	push	{r4, r5, r6, lr}
 80063fe:	4e0f      	ldr	r6, [pc, #60]	@ (800643c <sbrk_aligned+0x40>)
 8006400:	460c      	mov	r4, r1
 8006402:	6831      	ldr	r1, [r6, #0]
 8006404:	4605      	mov	r5, r0
 8006406:	b911      	cbnz	r1, 800640e <sbrk_aligned+0x12>
 8006408:	f000 f9d6 	bl	80067b8 <_sbrk_r>
 800640c:	6030      	str	r0, [r6, #0]
 800640e:	4621      	mov	r1, r4
 8006410:	4628      	mov	r0, r5
 8006412:	f000 f9d1 	bl	80067b8 <_sbrk_r>
 8006416:	1c43      	adds	r3, r0, #1
 8006418:	d103      	bne.n	8006422 <sbrk_aligned+0x26>
 800641a:	f04f 34ff 	mov.w	r4, #4294967295
 800641e:	4620      	mov	r0, r4
 8006420:	bd70      	pop	{r4, r5, r6, pc}
 8006422:	1cc4      	adds	r4, r0, #3
 8006424:	f024 0403 	bic.w	r4, r4, #3
 8006428:	42a0      	cmp	r0, r4
 800642a:	d0f8      	beq.n	800641e <sbrk_aligned+0x22>
 800642c:	1a21      	subs	r1, r4, r0
 800642e:	4628      	mov	r0, r5
 8006430:	f000 f9c2 	bl	80067b8 <_sbrk_r>
 8006434:	3001      	adds	r0, #1
 8006436:	d1f2      	bne.n	800641e <sbrk_aligned+0x22>
 8006438:	e7ef      	b.n	800641a <sbrk_aligned+0x1e>
 800643a:	bf00      	nop
 800643c:	20004c58 	.word	0x20004c58

08006440 <_malloc_r>:
 8006440:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006444:	1ccd      	adds	r5, r1, #3
 8006446:	f025 0503 	bic.w	r5, r5, #3
 800644a:	3508      	adds	r5, #8
 800644c:	2d0c      	cmp	r5, #12
 800644e:	bf38      	it	cc
 8006450:	250c      	movcc	r5, #12
 8006452:	2d00      	cmp	r5, #0
 8006454:	4606      	mov	r6, r0
 8006456:	db01      	blt.n	800645c <_malloc_r+0x1c>
 8006458:	42a9      	cmp	r1, r5
 800645a:	d904      	bls.n	8006466 <_malloc_r+0x26>
 800645c:	230c      	movs	r3, #12
 800645e:	6033      	str	r3, [r6, #0]
 8006460:	2000      	movs	r0, #0
 8006462:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006466:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800653c <_malloc_r+0xfc>
 800646a:	f000 f869 	bl	8006540 <__malloc_lock>
 800646e:	f8d8 3000 	ldr.w	r3, [r8]
 8006472:	461c      	mov	r4, r3
 8006474:	bb44      	cbnz	r4, 80064c8 <_malloc_r+0x88>
 8006476:	4629      	mov	r1, r5
 8006478:	4630      	mov	r0, r6
 800647a:	f7ff ffbf 	bl	80063fc <sbrk_aligned>
 800647e:	1c43      	adds	r3, r0, #1
 8006480:	4604      	mov	r4, r0
 8006482:	d158      	bne.n	8006536 <_malloc_r+0xf6>
 8006484:	f8d8 4000 	ldr.w	r4, [r8]
 8006488:	4627      	mov	r7, r4
 800648a:	2f00      	cmp	r7, #0
 800648c:	d143      	bne.n	8006516 <_malloc_r+0xd6>
 800648e:	2c00      	cmp	r4, #0
 8006490:	d04b      	beq.n	800652a <_malloc_r+0xea>
 8006492:	6823      	ldr	r3, [r4, #0]
 8006494:	4639      	mov	r1, r7
 8006496:	4630      	mov	r0, r6
 8006498:	eb04 0903 	add.w	r9, r4, r3
 800649c:	f000 f98c 	bl	80067b8 <_sbrk_r>
 80064a0:	4581      	cmp	r9, r0
 80064a2:	d142      	bne.n	800652a <_malloc_r+0xea>
 80064a4:	6821      	ldr	r1, [r4, #0]
 80064a6:	1a6d      	subs	r5, r5, r1
 80064a8:	4629      	mov	r1, r5
 80064aa:	4630      	mov	r0, r6
 80064ac:	f7ff ffa6 	bl	80063fc <sbrk_aligned>
 80064b0:	3001      	adds	r0, #1
 80064b2:	d03a      	beq.n	800652a <_malloc_r+0xea>
 80064b4:	6823      	ldr	r3, [r4, #0]
 80064b6:	442b      	add	r3, r5
 80064b8:	6023      	str	r3, [r4, #0]
 80064ba:	f8d8 3000 	ldr.w	r3, [r8]
 80064be:	685a      	ldr	r2, [r3, #4]
 80064c0:	bb62      	cbnz	r2, 800651c <_malloc_r+0xdc>
 80064c2:	f8c8 7000 	str.w	r7, [r8]
 80064c6:	e00f      	b.n	80064e8 <_malloc_r+0xa8>
 80064c8:	6822      	ldr	r2, [r4, #0]
 80064ca:	1b52      	subs	r2, r2, r5
 80064cc:	d420      	bmi.n	8006510 <_malloc_r+0xd0>
 80064ce:	2a0b      	cmp	r2, #11
 80064d0:	d917      	bls.n	8006502 <_malloc_r+0xc2>
 80064d2:	1961      	adds	r1, r4, r5
 80064d4:	42a3      	cmp	r3, r4
 80064d6:	6025      	str	r5, [r4, #0]
 80064d8:	bf18      	it	ne
 80064da:	6059      	strne	r1, [r3, #4]
 80064dc:	6863      	ldr	r3, [r4, #4]
 80064de:	bf08      	it	eq
 80064e0:	f8c8 1000 	streq.w	r1, [r8]
 80064e4:	5162      	str	r2, [r4, r5]
 80064e6:	604b      	str	r3, [r1, #4]
 80064e8:	4630      	mov	r0, r6
 80064ea:	f000 f82f 	bl	800654c <__malloc_unlock>
 80064ee:	f104 000b 	add.w	r0, r4, #11
 80064f2:	1d23      	adds	r3, r4, #4
 80064f4:	f020 0007 	bic.w	r0, r0, #7
 80064f8:	1ac2      	subs	r2, r0, r3
 80064fa:	bf1c      	itt	ne
 80064fc:	1a1b      	subne	r3, r3, r0
 80064fe:	50a3      	strne	r3, [r4, r2]
 8006500:	e7af      	b.n	8006462 <_malloc_r+0x22>
 8006502:	6862      	ldr	r2, [r4, #4]
 8006504:	42a3      	cmp	r3, r4
 8006506:	bf0c      	ite	eq
 8006508:	f8c8 2000 	streq.w	r2, [r8]
 800650c:	605a      	strne	r2, [r3, #4]
 800650e:	e7eb      	b.n	80064e8 <_malloc_r+0xa8>
 8006510:	4623      	mov	r3, r4
 8006512:	6864      	ldr	r4, [r4, #4]
 8006514:	e7ae      	b.n	8006474 <_malloc_r+0x34>
 8006516:	463c      	mov	r4, r7
 8006518:	687f      	ldr	r7, [r7, #4]
 800651a:	e7b6      	b.n	800648a <_malloc_r+0x4a>
 800651c:	461a      	mov	r2, r3
 800651e:	685b      	ldr	r3, [r3, #4]
 8006520:	42a3      	cmp	r3, r4
 8006522:	d1fb      	bne.n	800651c <_malloc_r+0xdc>
 8006524:	2300      	movs	r3, #0
 8006526:	6053      	str	r3, [r2, #4]
 8006528:	e7de      	b.n	80064e8 <_malloc_r+0xa8>
 800652a:	230c      	movs	r3, #12
 800652c:	6033      	str	r3, [r6, #0]
 800652e:	4630      	mov	r0, r6
 8006530:	f000 f80c 	bl	800654c <__malloc_unlock>
 8006534:	e794      	b.n	8006460 <_malloc_r+0x20>
 8006536:	6005      	str	r5, [r0, #0]
 8006538:	e7d6      	b.n	80064e8 <_malloc_r+0xa8>
 800653a:	bf00      	nop
 800653c:	20004c5c 	.word	0x20004c5c

08006540 <__malloc_lock>:
 8006540:	4801      	ldr	r0, [pc, #4]	@ (8006548 <__malloc_lock+0x8>)
 8006542:	f7ff bf00 	b.w	8006346 <__retarget_lock_acquire_recursive>
 8006546:	bf00      	nop
 8006548:	20004c54 	.word	0x20004c54

0800654c <__malloc_unlock>:
 800654c:	4801      	ldr	r0, [pc, #4]	@ (8006554 <__malloc_unlock+0x8>)
 800654e:	f7ff befb 	b.w	8006348 <__retarget_lock_release_recursive>
 8006552:	bf00      	nop
 8006554:	20004c54 	.word	0x20004c54

08006558 <__sflush_r>:
 8006558:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800655c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006560:	0716      	lsls	r6, r2, #28
 8006562:	4605      	mov	r5, r0
 8006564:	460c      	mov	r4, r1
 8006566:	d454      	bmi.n	8006612 <__sflush_r+0xba>
 8006568:	684b      	ldr	r3, [r1, #4]
 800656a:	2b00      	cmp	r3, #0
 800656c:	dc02      	bgt.n	8006574 <__sflush_r+0x1c>
 800656e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8006570:	2b00      	cmp	r3, #0
 8006572:	dd48      	ble.n	8006606 <__sflush_r+0xae>
 8006574:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006576:	2e00      	cmp	r6, #0
 8006578:	d045      	beq.n	8006606 <__sflush_r+0xae>
 800657a:	2300      	movs	r3, #0
 800657c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8006580:	682f      	ldr	r7, [r5, #0]
 8006582:	6a21      	ldr	r1, [r4, #32]
 8006584:	602b      	str	r3, [r5, #0]
 8006586:	d030      	beq.n	80065ea <__sflush_r+0x92>
 8006588:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800658a:	89a3      	ldrh	r3, [r4, #12]
 800658c:	0759      	lsls	r1, r3, #29
 800658e:	d505      	bpl.n	800659c <__sflush_r+0x44>
 8006590:	6863      	ldr	r3, [r4, #4]
 8006592:	1ad2      	subs	r2, r2, r3
 8006594:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006596:	b10b      	cbz	r3, 800659c <__sflush_r+0x44>
 8006598:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800659a:	1ad2      	subs	r2, r2, r3
 800659c:	2300      	movs	r3, #0
 800659e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80065a0:	6a21      	ldr	r1, [r4, #32]
 80065a2:	4628      	mov	r0, r5
 80065a4:	47b0      	blx	r6
 80065a6:	1c43      	adds	r3, r0, #1
 80065a8:	89a3      	ldrh	r3, [r4, #12]
 80065aa:	d106      	bne.n	80065ba <__sflush_r+0x62>
 80065ac:	6829      	ldr	r1, [r5, #0]
 80065ae:	291d      	cmp	r1, #29
 80065b0:	d82b      	bhi.n	800660a <__sflush_r+0xb2>
 80065b2:	4a2a      	ldr	r2, [pc, #168]	@ (800665c <__sflush_r+0x104>)
 80065b4:	40ca      	lsrs	r2, r1
 80065b6:	07d6      	lsls	r6, r2, #31
 80065b8:	d527      	bpl.n	800660a <__sflush_r+0xb2>
 80065ba:	2200      	movs	r2, #0
 80065bc:	6062      	str	r2, [r4, #4]
 80065be:	04d9      	lsls	r1, r3, #19
 80065c0:	6922      	ldr	r2, [r4, #16]
 80065c2:	6022      	str	r2, [r4, #0]
 80065c4:	d504      	bpl.n	80065d0 <__sflush_r+0x78>
 80065c6:	1c42      	adds	r2, r0, #1
 80065c8:	d101      	bne.n	80065ce <__sflush_r+0x76>
 80065ca:	682b      	ldr	r3, [r5, #0]
 80065cc:	b903      	cbnz	r3, 80065d0 <__sflush_r+0x78>
 80065ce:	6560      	str	r0, [r4, #84]	@ 0x54
 80065d0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80065d2:	602f      	str	r7, [r5, #0]
 80065d4:	b1b9      	cbz	r1, 8006606 <__sflush_r+0xae>
 80065d6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80065da:	4299      	cmp	r1, r3
 80065dc:	d002      	beq.n	80065e4 <__sflush_r+0x8c>
 80065de:	4628      	mov	r0, r5
 80065e0:	f7ff fec2 	bl	8006368 <_free_r>
 80065e4:	2300      	movs	r3, #0
 80065e6:	6363      	str	r3, [r4, #52]	@ 0x34
 80065e8:	e00d      	b.n	8006606 <__sflush_r+0xae>
 80065ea:	2301      	movs	r3, #1
 80065ec:	4628      	mov	r0, r5
 80065ee:	47b0      	blx	r6
 80065f0:	4602      	mov	r2, r0
 80065f2:	1c50      	adds	r0, r2, #1
 80065f4:	d1c9      	bne.n	800658a <__sflush_r+0x32>
 80065f6:	682b      	ldr	r3, [r5, #0]
 80065f8:	2b00      	cmp	r3, #0
 80065fa:	d0c6      	beq.n	800658a <__sflush_r+0x32>
 80065fc:	2b1d      	cmp	r3, #29
 80065fe:	d001      	beq.n	8006604 <__sflush_r+0xac>
 8006600:	2b16      	cmp	r3, #22
 8006602:	d11e      	bne.n	8006642 <__sflush_r+0xea>
 8006604:	602f      	str	r7, [r5, #0]
 8006606:	2000      	movs	r0, #0
 8006608:	e022      	b.n	8006650 <__sflush_r+0xf8>
 800660a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800660e:	b21b      	sxth	r3, r3
 8006610:	e01b      	b.n	800664a <__sflush_r+0xf2>
 8006612:	690f      	ldr	r7, [r1, #16]
 8006614:	2f00      	cmp	r7, #0
 8006616:	d0f6      	beq.n	8006606 <__sflush_r+0xae>
 8006618:	0793      	lsls	r3, r2, #30
 800661a:	680e      	ldr	r6, [r1, #0]
 800661c:	bf08      	it	eq
 800661e:	694b      	ldreq	r3, [r1, #20]
 8006620:	600f      	str	r7, [r1, #0]
 8006622:	bf18      	it	ne
 8006624:	2300      	movne	r3, #0
 8006626:	eba6 0807 	sub.w	r8, r6, r7
 800662a:	608b      	str	r3, [r1, #8]
 800662c:	f1b8 0f00 	cmp.w	r8, #0
 8006630:	dde9      	ble.n	8006606 <__sflush_r+0xae>
 8006632:	6a21      	ldr	r1, [r4, #32]
 8006634:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8006636:	4643      	mov	r3, r8
 8006638:	463a      	mov	r2, r7
 800663a:	4628      	mov	r0, r5
 800663c:	47b0      	blx	r6
 800663e:	2800      	cmp	r0, #0
 8006640:	dc08      	bgt.n	8006654 <__sflush_r+0xfc>
 8006642:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006646:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800664a:	81a3      	strh	r3, [r4, #12]
 800664c:	f04f 30ff 	mov.w	r0, #4294967295
 8006650:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006654:	4407      	add	r7, r0
 8006656:	eba8 0800 	sub.w	r8, r8, r0
 800665a:	e7e7      	b.n	800662c <__sflush_r+0xd4>
 800665c:	20400001 	.word	0x20400001

08006660 <_fflush_r>:
 8006660:	b538      	push	{r3, r4, r5, lr}
 8006662:	690b      	ldr	r3, [r1, #16]
 8006664:	4605      	mov	r5, r0
 8006666:	460c      	mov	r4, r1
 8006668:	b913      	cbnz	r3, 8006670 <_fflush_r+0x10>
 800666a:	2500      	movs	r5, #0
 800666c:	4628      	mov	r0, r5
 800666e:	bd38      	pop	{r3, r4, r5, pc}
 8006670:	b118      	cbz	r0, 800667a <_fflush_r+0x1a>
 8006672:	6a03      	ldr	r3, [r0, #32]
 8006674:	b90b      	cbnz	r3, 800667a <_fflush_r+0x1a>
 8006676:	f7ff fc23 	bl	8005ec0 <__sinit>
 800667a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800667e:	2b00      	cmp	r3, #0
 8006680:	d0f3      	beq.n	800666a <_fflush_r+0xa>
 8006682:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8006684:	07d0      	lsls	r0, r2, #31
 8006686:	d404      	bmi.n	8006692 <_fflush_r+0x32>
 8006688:	0599      	lsls	r1, r3, #22
 800668a:	d402      	bmi.n	8006692 <_fflush_r+0x32>
 800668c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800668e:	f7ff fe5a 	bl	8006346 <__retarget_lock_acquire_recursive>
 8006692:	4628      	mov	r0, r5
 8006694:	4621      	mov	r1, r4
 8006696:	f7ff ff5f 	bl	8006558 <__sflush_r>
 800669a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800669c:	07da      	lsls	r2, r3, #31
 800669e:	4605      	mov	r5, r0
 80066a0:	d4e4      	bmi.n	800666c <_fflush_r+0xc>
 80066a2:	89a3      	ldrh	r3, [r4, #12]
 80066a4:	059b      	lsls	r3, r3, #22
 80066a6:	d4e1      	bmi.n	800666c <_fflush_r+0xc>
 80066a8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80066aa:	f7ff fe4d 	bl	8006348 <__retarget_lock_release_recursive>
 80066ae:	e7dd      	b.n	800666c <_fflush_r+0xc>

080066b0 <__swhatbuf_r>:
 80066b0:	b570      	push	{r4, r5, r6, lr}
 80066b2:	460c      	mov	r4, r1
 80066b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80066b8:	2900      	cmp	r1, #0
 80066ba:	b096      	sub	sp, #88	@ 0x58
 80066bc:	4615      	mov	r5, r2
 80066be:	461e      	mov	r6, r3
 80066c0:	da0d      	bge.n	80066de <__swhatbuf_r+0x2e>
 80066c2:	89a3      	ldrh	r3, [r4, #12]
 80066c4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80066c8:	f04f 0100 	mov.w	r1, #0
 80066cc:	bf14      	ite	ne
 80066ce:	2340      	movne	r3, #64	@ 0x40
 80066d0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80066d4:	2000      	movs	r0, #0
 80066d6:	6031      	str	r1, [r6, #0]
 80066d8:	602b      	str	r3, [r5, #0]
 80066da:	b016      	add	sp, #88	@ 0x58
 80066dc:	bd70      	pop	{r4, r5, r6, pc}
 80066de:	466a      	mov	r2, sp
 80066e0:	f000 f848 	bl	8006774 <_fstat_r>
 80066e4:	2800      	cmp	r0, #0
 80066e6:	dbec      	blt.n	80066c2 <__swhatbuf_r+0x12>
 80066e8:	9901      	ldr	r1, [sp, #4]
 80066ea:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80066ee:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 80066f2:	4259      	negs	r1, r3
 80066f4:	4159      	adcs	r1, r3
 80066f6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80066fa:	e7eb      	b.n	80066d4 <__swhatbuf_r+0x24>

080066fc <__smakebuf_r>:
 80066fc:	898b      	ldrh	r3, [r1, #12]
 80066fe:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006700:	079d      	lsls	r5, r3, #30
 8006702:	4606      	mov	r6, r0
 8006704:	460c      	mov	r4, r1
 8006706:	d507      	bpl.n	8006718 <__smakebuf_r+0x1c>
 8006708:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800670c:	6023      	str	r3, [r4, #0]
 800670e:	6123      	str	r3, [r4, #16]
 8006710:	2301      	movs	r3, #1
 8006712:	6163      	str	r3, [r4, #20]
 8006714:	b003      	add	sp, #12
 8006716:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006718:	ab01      	add	r3, sp, #4
 800671a:	466a      	mov	r2, sp
 800671c:	f7ff ffc8 	bl	80066b0 <__swhatbuf_r>
 8006720:	9f00      	ldr	r7, [sp, #0]
 8006722:	4605      	mov	r5, r0
 8006724:	4639      	mov	r1, r7
 8006726:	4630      	mov	r0, r6
 8006728:	f7ff fe8a 	bl	8006440 <_malloc_r>
 800672c:	b948      	cbnz	r0, 8006742 <__smakebuf_r+0x46>
 800672e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006732:	059a      	lsls	r2, r3, #22
 8006734:	d4ee      	bmi.n	8006714 <__smakebuf_r+0x18>
 8006736:	f023 0303 	bic.w	r3, r3, #3
 800673a:	f043 0302 	orr.w	r3, r3, #2
 800673e:	81a3      	strh	r3, [r4, #12]
 8006740:	e7e2      	b.n	8006708 <__smakebuf_r+0xc>
 8006742:	89a3      	ldrh	r3, [r4, #12]
 8006744:	6020      	str	r0, [r4, #0]
 8006746:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800674a:	81a3      	strh	r3, [r4, #12]
 800674c:	9b01      	ldr	r3, [sp, #4]
 800674e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8006752:	b15b      	cbz	r3, 800676c <__smakebuf_r+0x70>
 8006754:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006758:	4630      	mov	r0, r6
 800675a:	f000 f81d 	bl	8006798 <_isatty_r>
 800675e:	b128      	cbz	r0, 800676c <__smakebuf_r+0x70>
 8006760:	89a3      	ldrh	r3, [r4, #12]
 8006762:	f023 0303 	bic.w	r3, r3, #3
 8006766:	f043 0301 	orr.w	r3, r3, #1
 800676a:	81a3      	strh	r3, [r4, #12]
 800676c:	89a3      	ldrh	r3, [r4, #12]
 800676e:	431d      	orrs	r5, r3
 8006770:	81a5      	strh	r5, [r4, #12]
 8006772:	e7cf      	b.n	8006714 <__smakebuf_r+0x18>

08006774 <_fstat_r>:
 8006774:	b538      	push	{r3, r4, r5, lr}
 8006776:	4d07      	ldr	r5, [pc, #28]	@ (8006794 <_fstat_r+0x20>)
 8006778:	2300      	movs	r3, #0
 800677a:	4604      	mov	r4, r0
 800677c:	4608      	mov	r0, r1
 800677e:	4611      	mov	r1, r2
 8006780:	602b      	str	r3, [r5, #0]
 8006782:	f7fa f914 	bl	80009ae <_fstat>
 8006786:	1c43      	adds	r3, r0, #1
 8006788:	d102      	bne.n	8006790 <_fstat_r+0x1c>
 800678a:	682b      	ldr	r3, [r5, #0]
 800678c:	b103      	cbz	r3, 8006790 <_fstat_r+0x1c>
 800678e:	6023      	str	r3, [r4, #0]
 8006790:	bd38      	pop	{r3, r4, r5, pc}
 8006792:	bf00      	nop
 8006794:	20004c50 	.word	0x20004c50

08006798 <_isatty_r>:
 8006798:	b538      	push	{r3, r4, r5, lr}
 800679a:	4d06      	ldr	r5, [pc, #24]	@ (80067b4 <_isatty_r+0x1c>)
 800679c:	2300      	movs	r3, #0
 800679e:	4604      	mov	r4, r0
 80067a0:	4608      	mov	r0, r1
 80067a2:	602b      	str	r3, [r5, #0]
 80067a4:	f7fa f913 	bl	80009ce <_isatty>
 80067a8:	1c43      	adds	r3, r0, #1
 80067aa:	d102      	bne.n	80067b2 <_isatty_r+0x1a>
 80067ac:	682b      	ldr	r3, [r5, #0]
 80067ae:	b103      	cbz	r3, 80067b2 <_isatty_r+0x1a>
 80067b0:	6023      	str	r3, [r4, #0]
 80067b2:	bd38      	pop	{r3, r4, r5, pc}
 80067b4:	20004c50 	.word	0x20004c50

080067b8 <_sbrk_r>:
 80067b8:	b538      	push	{r3, r4, r5, lr}
 80067ba:	4d06      	ldr	r5, [pc, #24]	@ (80067d4 <_sbrk_r+0x1c>)
 80067bc:	2300      	movs	r3, #0
 80067be:	4604      	mov	r4, r0
 80067c0:	4608      	mov	r0, r1
 80067c2:	602b      	str	r3, [r5, #0]
 80067c4:	f7fa f91c 	bl	8000a00 <_sbrk>
 80067c8:	1c43      	adds	r3, r0, #1
 80067ca:	d102      	bne.n	80067d2 <_sbrk_r+0x1a>
 80067cc:	682b      	ldr	r3, [r5, #0]
 80067ce:	b103      	cbz	r3, 80067d2 <_sbrk_r+0x1a>
 80067d0:	6023      	str	r3, [r4, #0]
 80067d2:	bd38      	pop	{r3, r4, r5, pc}
 80067d4:	20004c50 	.word	0x20004c50

080067d8 <_init>:
 80067d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80067da:	bf00      	nop
 80067dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80067de:	bc08      	pop	{r3}
 80067e0:	469e      	mov	lr, r3
 80067e2:	4770      	bx	lr

080067e4 <_fini>:
 80067e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80067e6:	bf00      	nop
 80067e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80067ea:	bc08      	pop	{r3}
 80067ec:	469e      	mov	lr, r3
 80067ee:	4770      	bx	lr
