#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Fri Apr 21 17:42:09 2023
# Process ID: 72250
# Current directory: /media/jeffee/T7/vivado/Final/Final.runs/synth_1
# Command line: vivado -log mp_adder.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source mp_adder.tcl
# Log file: /media/jeffee/T7/vivado/Final/Final.runs/synth_1/mp_adder.vds
# Journal file: /media/jeffee/T7/vivado/Final/Final.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source mp_adder.tcl -notrace
Command: synth_design -top mp_adder -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 72292
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2135.805 ; gain = 0.000 ; free physical = 729 ; free virtual = 955
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mp_adder' [/media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/mp_adder.v:3]
	Parameter OPERAND_WIDTH bound to: 512 - type: integer 
	Parameter ADDER_WIDTH bound to: 32 - type: integer 
	Parameter N_ITERATIONS bound to: 16 - type: integer 
	Parameter s_IDLE bound to: 3'b000 
	Parameter s_STORE_OPS bound to: 3'b001 
	Parameter s_ADD_FIRST bound to: 3'b010 
	Parameter s_ADD_WORDS bound to: 3'b011 
	Parameter s_DONE bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'CSA_MUX_512bit' [/media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/CSA_MUX_512bit.v:23]
INFO: [Synth 8-6157] synthesizing module 'CLA_32bit' [/media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/CLA_32bit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CLA_32bit' (1#1) [/media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/CLA_32bit.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'cin' does not match port width (1) of module 'CLA_32bit' [/media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/CSA_MUX_512bit.v:55]
WARNING: [Synth 8-689] width (32) of port connection 'cout' does not match port width (1) of module 'CLA_32bit' [/media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/CSA_MUX_512bit.v:57]
WARNING: [Synth 8-689] width (32) of port connection 'cin' does not match port width (1) of module 'CLA_32bit' [/media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/CSA_MUX_512bit.v:55]
WARNING: [Synth 8-689] width (32) of port connection 'cout' does not match port width (1) of module 'CLA_32bit' [/media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/CSA_MUX_512bit.v:57]
WARNING: [Synth 8-689] width (32) of port connection 'cin' does not match port width (1) of module 'CLA_32bit' [/media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/CSA_MUX_512bit.v:55]
WARNING: [Synth 8-689] width (32) of port connection 'cout' does not match port width (1) of module 'CLA_32bit' [/media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/CSA_MUX_512bit.v:57]
WARNING: [Synth 8-689] width (32) of port connection 'cin' does not match port width (1) of module 'CLA_32bit' [/media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/CSA_MUX_512bit.v:55]
WARNING: [Synth 8-689] width (32) of port connection 'cout' does not match port width (1) of module 'CLA_32bit' [/media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/CSA_MUX_512bit.v:57]
WARNING: [Synth 8-689] width (32) of port connection 'cin' does not match port width (1) of module 'CLA_32bit' [/media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/CSA_MUX_512bit.v:55]
WARNING: [Synth 8-689] width (32) of port connection 'cout' does not match port width (1) of module 'CLA_32bit' [/media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/CSA_MUX_512bit.v:57]
WARNING: [Synth 8-689] width (32) of port connection 'cin' does not match port width (1) of module 'CLA_32bit' [/media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/CSA_MUX_512bit.v:55]
WARNING: [Synth 8-689] width (32) of port connection 'cout' does not match port width (1) of module 'CLA_32bit' [/media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/CSA_MUX_512bit.v:57]
WARNING: [Synth 8-689] width (32) of port connection 'cin' does not match port width (1) of module 'CLA_32bit' [/media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/CSA_MUX_512bit.v:55]
WARNING: [Synth 8-689] width (32) of port connection 'cout' does not match port width (1) of module 'CLA_32bit' [/media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/CSA_MUX_512bit.v:57]
WARNING: [Synth 8-689] width (32) of port connection 'cin' does not match port width (1) of module 'CLA_32bit' [/media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/CSA_MUX_512bit.v:55]
WARNING: [Synth 8-689] width (32) of port connection 'cout' does not match port width (1) of module 'CLA_32bit' [/media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/CSA_MUX_512bit.v:57]
WARNING: [Synth 8-689] width (32) of port connection 'cin' does not match port width (1) of module 'CLA_32bit' [/media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/CSA_MUX_512bit.v:55]
WARNING: [Synth 8-689] width (32) of port connection 'cout' does not match port width (1) of module 'CLA_32bit' [/media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/CSA_MUX_512bit.v:57]
WARNING: [Synth 8-689] width (32) of port connection 'cin' does not match port width (1) of module 'CLA_32bit' [/media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/CSA_MUX_512bit.v:55]
WARNING: [Synth 8-689] width (32) of port connection 'cout' does not match port width (1) of module 'CLA_32bit' [/media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/CSA_MUX_512bit.v:57]
WARNING: [Synth 8-689] width (32) of port connection 'cin' does not match port width (1) of module 'CLA_32bit' [/media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/CSA_MUX_512bit.v:55]
WARNING: [Synth 8-689] width (32) of port connection 'cout' does not match port width (1) of module 'CLA_32bit' [/media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/CSA_MUX_512bit.v:57]
WARNING: [Synth 8-689] width (32) of port connection 'cin' does not match port width (1) of module 'CLA_32bit' [/media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/CSA_MUX_512bit.v:55]
WARNING: [Synth 8-689] width (32) of port connection 'cout' does not match port width (1) of module 'CLA_32bit' [/media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/CSA_MUX_512bit.v:57]
WARNING: [Synth 8-689] width (32) of port connection 'cin' does not match port width (1) of module 'CLA_32bit' [/media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/CSA_MUX_512bit.v:55]
WARNING: [Synth 8-689] width (32) of port connection 'cout' does not match port width (1) of module 'CLA_32bit' [/media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/CSA_MUX_512bit.v:57]
WARNING: [Synth 8-689] width (32) of port connection 'cin' does not match port width (1) of module 'CLA_32bit' [/media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/CSA_MUX_512bit.v:55]
WARNING: [Synth 8-689] width (32) of port connection 'cout' does not match port width (1) of module 'CLA_32bit' [/media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/CSA_MUX_512bit.v:57]
WARNING: [Synth 8-689] width (32) of port connection 'cin' does not match port width (1) of module 'CLA_32bit' [/media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/CSA_MUX_512bit.v:55]
WARNING: [Synth 8-689] width (32) of port connection 'cout' does not match port width (1) of module 'CLA_32bit' [/media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/CSA_MUX_512bit.v:57]
INFO: [Synth 8-6157] synthesizing module 'mux2to1' [/media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/mux2to1.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mux2to1' (2#1) [/media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/mux2to1.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'sel' does not match port width (1) of module 'mux2to1' [/media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/CSA_MUX_512bit.v:71]
WARNING: [Synth 8-689] width (32) of port connection 'sel' does not match port width (1) of module 'mux2to1' [/media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/CSA_MUX_512bit.v:71]
WARNING: [Synth 8-689] width (32) of port connection 'sel' does not match port width (1) of module 'mux2to1' [/media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/CSA_MUX_512bit.v:71]
WARNING: [Synth 8-689] width (32) of port connection 'sel' does not match port width (1) of module 'mux2to1' [/media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/CSA_MUX_512bit.v:71]
WARNING: [Synth 8-689] width (32) of port connection 'sel' does not match port width (1) of module 'mux2to1' [/media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/CSA_MUX_512bit.v:71]
WARNING: [Synth 8-689] width (32) of port connection 'sel' does not match port width (1) of module 'mux2to1' [/media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/CSA_MUX_512bit.v:71]
WARNING: [Synth 8-689] width (32) of port connection 'sel' does not match port width (1) of module 'mux2to1' [/media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/CSA_MUX_512bit.v:71]
WARNING: [Synth 8-689] width (32) of port connection 'sel' does not match port width (1) of module 'mux2to1' [/media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/CSA_MUX_512bit.v:71]
WARNING: [Synth 8-689] width (32) of port connection 'sel' does not match port width (1) of module 'mux2to1' [/media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/CSA_MUX_512bit.v:71]
WARNING: [Synth 8-689] width (32) of port connection 'sel' does not match port width (1) of module 'mux2to1' [/media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/CSA_MUX_512bit.v:71]
WARNING: [Synth 8-689] width (32) of port connection 'sel' does not match port width (1) of module 'mux2to1' [/media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/CSA_MUX_512bit.v:71]
WARNING: [Synth 8-689] width (32) of port connection 'sel' does not match port width (1) of module 'mux2to1' [/media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/CSA_MUX_512bit.v:71]
WARNING: [Synth 8-689] width (32) of port connection 'sel' does not match port width (1) of module 'mux2to1' [/media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/CSA_MUX_512bit.v:71]
WARNING: [Synth 8-689] width (32) of port connection 'sel' does not match port width (1) of module 'mux2to1' [/media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/CSA_MUX_512bit.v:71]
WARNING: [Synth 8-689] width (32) of port connection 'sel' does not match port width (1) of module 'mux2to1' [/media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/CSA_MUX_512bit.v:71]
WARNING: [Synth 8-689] width (32) of port connection 'sel' does not match port width (1) of module 'mux2to1' [/media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/CSA_MUX_512bit.v:71]
WARNING: [Synth 8-689] width (32) of port connection 'cout' does not match port width (1) of module 'CLA_32bit' [/media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/CSA_MUX_512bit.v:42]
INFO: [Synth 8-6155] done synthesizing module 'CSA_MUX_512bit' (3#1) [/media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/CSA_MUX_512bit.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'sum' does not match port width (512) of module 'CSA_MUX_512bit' [/media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/mp_adder.v:90]
INFO: [Synth 8-6155] done synthesizing module 'mp_adder' (4#1) [/media/jeffee/T7/vivado/Final/Final.srcs/sources_1/new/mp_adder.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2135.805 ; gain = 0.000 ; free physical = 594 ; free virtual = 973
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2135.805 ; gain = 0.000 ; free physical = 588 ; free virtual = 970
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2135.805 ; gain = 0.000 ; free physical = 588 ; free virtual = 970
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2135.805 ; gain = 0.000 ; free physical = 574 ; free virtual = 962
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/media/jeffee/T7/vivado/Final/Final.srcs/constrs_1/new/pynq-z2.xdc]
Finished Parsing XDC File [/media/jeffee/T7/vivado/Final/Final.srcs/constrs_1/new/pynq-z2.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/media/jeffee/T7/vivado/Final/Final.srcs/constrs_1/new/pynq-z2.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mp_adder_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mp_adder_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2254.438 ; gain = 0.000 ; free physical = 437 ; free virtual = 868
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2254.438 ; gain = 0.000 ; free physical = 436 ; free virtual = 868
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 2254.438 ; gain = 118.633 ; free physical = 460 ; free virtual = 938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 2254.438 ; gain = 118.633 ; free physical = 459 ; free virtual = 938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 2254.438 ; gain = 118.633 ; free physical = 459 ; free virtual = 938
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'rFSM_current_reg' in module 'mp_adder'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  s_IDLE |                              000 |                              000
             s_STORE_OPS |                              001 |                              001
             s_ADD_FIRST |                              010 |                              010
             s_ADD_WORDS |                              011 |                              011
                  s_DONE |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rFSM_current_reg' using encoding 'sequential' in module 'mp_adder'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 2254.438 ; gain = 118.633 ; free physical = 446 ; free virtual = 929
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    5 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 32    
+---Registers : 
	              512 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input  512 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 16    
	   5 Input    5 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 2     
	   5 Input    1 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 2254.438 ; gain = 118.633 ; free physical = 431 ; free virtual = 921
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 2254.438 ; gain = 118.633 ; free physical = 307 ; free virtual = 809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 2254.438 ; gain = 118.633 ; free physical = 306 ; free virtual = 807
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 2254.438 ; gain = 118.633 ; free physical = 305 ; free virtual = 807
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 2254.438 ; gain = 118.633 ; free physical = 305 ; free virtual = 807
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 2254.438 ; gain = 118.633 ; free physical = 305 ; free virtual = 807
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 2254.438 ; gain = 118.633 ; free physical = 305 ; free virtual = 807
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 2254.438 ; gain = 118.633 ; free physical = 305 ; free virtual = 807
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 2254.438 ; gain = 118.633 ; free physical = 305 ; free virtual = 807
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 2254.438 ; gain = 118.633 ; free physical = 305 ; free virtual = 807
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT3 |     2|
|3     |LUT4 |     2|
|4     |LUT5 |     4|
|5     |LUT6 |     3|
|6     |FDRE |     9|
|7     |IBUF |     3|
|8     |OBUF |   514|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 2254.438 ; gain = 118.633 ; free physical = 305 ; free virtual = 807
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:26 . Memory (MB): peak = 2254.438 ; gain = 0.000 ; free physical = 361 ; free virtual = 863
Synthesis Optimization Complete : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 2254.445 ; gain = 118.633 ; free physical = 361 ; free virtual = 863
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2254.445 ; gain = 0.000 ; free physical = 406 ; free virtual = 932
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2254.445 ; gain = 0.000 ; free physical = 350 ; free virtual = 877
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 48 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:37 . Memory (MB): peak = 2254.445 ; gain = 118.742 ; free physical = 488 ; free virtual = 1015
INFO: [Common 17-1381] The checkpoint '/media/jeffee/T7/vivado/Final/Final.runs/synth_1/mp_adder.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file mp_adder_utilization_synth.rpt -pb mp_adder_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Apr 21 17:42:59 2023...
