// Seed: 1329604643
module module_0;
  logic [7:0] id_1 = ~id_1[1 : 1];
endmodule
module module_1 (
    output wand id_0,
    input tri id_1,
    input tri1 id_2,
    output supply1 id_3
);
  assign id_3 = id_1;
  module_0();
  assign id_3 = id_2;
endmodule
module module_2 (
    input uwire id_0,
    input wire id_1,
    output logic id_2,
    output supply0 id_3,
    input wire id_4,
    output wand id_5,
    input supply0 id_6,
    input logic id_7,
    output logic id_8
    , id_10
);
  initial begin
    id_8 <= id_7;
    id_2 = #id_11 id_11;
  end
  module_0();
endmodule
