{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1449191966671 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 178 05/31/2012 SJ Web Edition " "Version 12.0 Build 178 05/31/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1449191966671 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 03 19:19:26 2015 " "Processing started: Thu Dec 03 19:19:26 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1449191966671 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1449191966671 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off project -c project " "Command: quartus_map --read_settings_files=on --write_settings_files=off project -c project" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1449191966671 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1449191967133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "variouslogic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file variouslogic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 variousLogic-Behavioral " "Found design unit 1: variousLogic-Behavioral" {  } { { "variousLogic.vhd" "" { Text "D:/github/csce230/variousLogic.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1449191967468 ""} { "Info" "ISGN_ENTITY_NAME" "1 variousLogic " "Found entity 1: variousLogic" {  } { { "variousLogic.vhd" "" { Text "D:/github/csce230/variousLogic.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1449191967468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1449191967468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multi4to1.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file multi4to1.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multi4to1-behavior " "Found design unit 1: multi4to1-behavior" {  } { { "multi4to1.vhdl" "" { Text "D:/github/csce230/multi4to1.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1449191967470 ""} { "Info" "ISGN_ENTITY_NAME" "1 multi4to1 " "Found entity 1: multi4to1" {  } { { "multi4to1.vhdl" "" { Text "D:/github/csce230/multi4to1.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1449191967470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1449191967470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multi2to1.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file multi2to1.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multi2to1-behavior " "Found design unit 1: multi2to1-behavior" {  } { { "multi2to1.vhdl" "" { Text "D:/github/csce230/multi2to1.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1449191967471 ""} { "Info" "ISGN_ENTITY_NAME" "1 multi2to1 " "Found entity 1: multi2to1" {  } { { "multi2to1.vhdl" "" { Text "D:/github/csce230/multi2to1.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1449191967471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1449191967471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitadder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file bitadder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bitAdder-behavior " "Found design unit 1: bitAdder-behavior" {  } { { "bitAdder.vhdl" "" { Text "D:/github/csce230/bitAdder.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1449191967472 ""} { "Info" "ISGN_ENTITY_NAME" "1 bitAdder " "Found entity 1: bitAdder" {  } { { "bitAdder.vhdl" "" { Text "D:/github/csce230/bitAdder.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1449191967472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1449191967472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit16xor.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file bit16xor.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit16xor-Behavioral " "Found design unit 1: bit16xor-Behavioral" {  } { { "bit16xor.vhdl" "" { Text "D:/github/csce230/bit16xor.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1449191967474 ""} { "Info" "ISGN_ENTITY_NAME" "1 bit16xor " "Found entity 1: bit16xor" {  } { { "bit16xor.vhdl" "" { Text "D:/github/csce230/bit16xor.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1449191967474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1449191967474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit16or.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file bit16or.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit16or-Behavioral " "Found design unit 1: bit16or-Behavioral" {  } { { "bit16or.vhdl" "" { Text "D:/github/csce230/bit16or.vhdl" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1449191967475 ""} { "Info" "ISGN_ENTITY_NAME" "1 bit16or " "Found entity 1: bit16or" {  } { { "bit16or.vhdl" "" { Text "D:/github/csce230/bit16or.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1449191967475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1449191967475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit16and.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file bit16and.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit16and-Behavioral " "Found design unit 1: bit16and-Behavioral" {  } { { "bit16and.vhdl" "" { Text "D:/github/csce230/bit16and.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1449191967477 ""} { "Info" "ISGN_ENTITY_NAME" "1 bit16and " "Found entity 1: bit16and" {  } { { "bit16and.vhdl" "" { Text "D:/github/csce230/bit16and.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1449191967477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1449191967477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit16add.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file bit16add.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit16add-behavior " "Found design unit 1: bit16add-behavior" {  } { { "bit16add.vhdl" "" { Text "D:/github/csce230/bit16add.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1449191967478 ""} { "Info" "ISGN_ENTITY_NAME" "1 bit16add " "Found entity 1: bit16add" {  } { { "bit16add.vhdl" "" { Text "D:/github/csce230/bit16add.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1449191967478 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1449191967478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memfilesprocessor/memoryinterface.bdf 1 1 " "Found 1 design units, including 1 entities, in source file memfilesprocessor/memoryinterface.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MemoryInterface " "Found entity 1: MemoryInterface" {  } { { "memFilesProcessor/MemoryInterface.bdf" "" { Schematic "D:/github/csce230/memFilesProcessor/MemoryInterface.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1449191967479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1449191967479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memfilesprocessor/mainmemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memfilesprocessor/mainmemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mainmemory-SYN " "Found design unit 1: mainmemory-SYN" {  } { { "memFilesProcessor/MainMemory.vhd" "" { Text "D:/github/csce230/memFilesProcessor/MainMemory.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1449191967481 ""} { "Info" "ISGN_ENTITY_NAME" "1 MainMemory " "Found entity 1: MainMemory" {  } { { "memFilesProcessor/MainMemory.vhd" "" { Text "D:/github/csce230/memFilesProcessor/MainMemory.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1449191967481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1449191967481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memfilesprocessor/pc_temp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memfilesprocessor/pc_temp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc_temp-SYN " "Found design unit 1: pc_temp-SYN" {  } { { "memFilesProcessor/PC_Temp.vhd" "" { Text "D:/github/csce230/memFilesProcessor/PC_Temp.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1449191967482 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC_Temp " "Found entity 1: PC_Temp" {  } { { "memFilesProcessor/PC_Temp.vhd" "" { Text "D:/github/csce230/memFilesProcessor/PC_Temp.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1449191967482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1449191967482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memfilesprocessor/pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memfilesprocessor/pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-SYN " "Found design unit 1: pc-SYN" {  } { { "memFilesProcessor/PC.vhd" "" { Text "D:/github/csce230/memFilesProcessor/PC.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1449191967484 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "memFilesProcessor/PC.vhd" "" { Text "D:/github/csce230/memFilesProcessor/PC.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1449191967484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1449191967484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memfilesprocessor/muxpc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memfilesprocessor/muxpc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxpc-SYN " "Found design unit 1: muxpc-SYN" {  } { { "memFilesProcessor/MuxPC.vhd" "" { Text "D:/github/csce230/memFilesProcessor/MuxPC.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1449191967486 ""} { "Info" "ISGN_ENTITY_NAME" "1 MuxPC " "Found entity 1: MuxPC" {  } { { "memFilesProcessor/MuxPC.vhd" "" { Text "D:/github/csce230/memFilesProcessor/MuxPC.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1449191967486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1449191967486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memfilesprocessor/muxinc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memfilesprocessor/muxinc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxinc-SYN " "Found design unit 1: muxinc-SYN" {  } { { "memFilesProcessor/MuxINC.vhd" "" { Text "D:/github/csce230/memFilesProcessor/MuxINC.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1449191967487 ""} { "Info" "ISGN_ENTITY_NAME" "1 MuxINC " "Found entity 1: MuxINC" {  } { { "memFilesProcessor/MuxINC.vhd" "" { Text "D:/github/csce230/memFilesProcessor/MuxINC.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1449191967487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1449191967487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memfilesprocessor/instructionaddressgenerator.bdf 1 1 " "Found 1 design units, including 1 entities, in source file memfilesprocessor/instructionaddressgenerator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionAddressGenerator " "Found entity 1: InstructionAddressGenerator" {  } { { "memFilesProcessor/InstructionAddressGenerator.bdf" "" { Schematic "D:/github/csce230/memFilesProcessor/InstructionAddressGenerator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1449191967489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1449191967489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memfilesprocessor/const.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memfilesprocessor/const.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 const-SYN " "Found design unit 1: const-SYN" {  } { { "memFilesProcessor/Const.vhd" "" { Text "D:/github/csce230/memFilesProcessor/Const.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1449191967490 ""} { "Info" "ISGN_ENTITY_NAME" "1 Const " "Found entity 1: Const" {  } { { "memFilesProcessor/Const.vhd" "" { Text "D:/github/csce230/memFilesProcessor/Const.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1449191967490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1449191967490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memfilesprocessor/adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memfilesprocessor/adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-SYN " "Found design unit 1: adder-SYN" {  } { { "memFilesProcessor/Adder.vhd" "" { Text "D:/github/csce230/memFilesProcessor/Adder.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1449191967492 ""} { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "memFilesProcessor/Adder.vhd" "" { Text "D:/github/csce230/memFilesProcessor/Adder.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1449191967492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1449191967492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-behavior " "Found design unit 1: alu-behavior" {  } { { "alu.vhdl" "" { Text "D:/github/csce230/alu.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1449191967493 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhdl" "" { Text "D:/github/csce230/alu.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1449191967493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1449191967493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir24.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ir24.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IR24-behavior " "Found design unit 1: IR24-behavior" {  } { { "IR24.vhd" "" { Text "D:/github/csce230/IR24.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1449191967495 ""} { "Info" "ISGN_ENTITY_NAME" "1 IR24 " "Found entity 1: IR24" {  } { { "IR24.vhd" "" { Text "D:/github/csce230/IR24.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1449191967495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1449191967495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "immediate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file immediate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 immediate-arch " "Found design unit 1: immediate-arch" {  } { { "immediate.vhd" "" { Text "D:/github/csce230/immediate.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1449191967496 ""} { "Info" "ISGN_ENTITY_NAME" "1 immediate " "Found entity 1: immediate" {  } { { "immediate.vhd" "" { Text "D:/github/csce230/immediate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1449191967496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1449191967496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffreg16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file buffreg16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BuffReg16-behavior " "Found design unit 1: BuffReg16-behavior" {  } { { "BuffReg16.vhd" "" { Text "D:/github/csce230/BuffReg16.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1449191967497 ""} { "Info" "ISGN_ENTITY_NAME" "1 BuffReg16 " "Found entity 1: BuffReg16" {  } { { "BuffReg16.vhd" "" { Text "D:/github/csce230/BuffReg16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1449191967497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1449191967497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registerfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registerFile-behavior " "Found design unit 1: registerFile-behavior" {  } { { "registerFile.vhd" "" { Text "D:/github/csce230/registerFile.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1449191967499 ""} { "Info" "ISGN_ENTITY_NAME" "1 registerFile " "Found entity 1: registerFile" {  } { { "registerFile.vhd" "" { Text "D:/github/csce230/registerFile.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1449191967499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1449191967499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg16-behavior " "Found design unit 1: Reg16-behavior" {  } { { "reg16.vhd" "" { Text "D:/github/csce230/reg16.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1449191967500 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg16 " "Found entity 1: Reg16" {  } { { "reg16.vhd" "" { Text "D:/github/csce230/reg16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1449191967500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1449191967500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file controlunit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlUnit-behavior " "Found design unit 1: ControlUnit-behavior" {  } { { "controlUnit.vhdl" "" { Text "D:/github/csce230/controlUnit.vhdl" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1449191967502 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "controlUnit.vhdl" "" { Text "D:/github/csce230/controlUnit.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1449191967502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1449191967502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit16multi4to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bit16multi4to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit16multi4to1-behavior " "Found design unit 1: bit16multi4to1-behavior" {  } { { "bit16multi4to1.vhd" "" { Text "D:/github/csce230/bit16multi4to1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1449191967503 ""} { "Info" "ISGN_ENTITY_NAME" "1 bit16multi4to1 " "Found entity 1: bit16multi4to1" {  } { { "bit16multi4to1.vhd" "" { Text "D:/github/csce230/bit16multi4to1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1449191967503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1449191967503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit16multi2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bit16multi2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit16multi2to1-behavior " "Found design unit 1: bit16multi2to1-behavior" {  } { { "bit16multi2to1.vhd" "" { Text "D:/github/csce230/bit16multi2to1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1449191967505 ""} { "Info" "ISGN_ENTITY_NAME" "1 bit16multi2to1 " "Found entity 1: bit16multi2to1" {  } { { "bit16multi2to1.vhd" "" { Text "D:/github/csce230/bit16multi2to1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1449191967505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1449191967505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project.bdf 1 1 " "Found 1 design units, including 1 entities, in source file project.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 project " "Found entity 1: project" {  } { { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1449191967506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1449191967506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxy.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxy.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxy-SYN " "Found design unit 1: muxy-SYN" {  } { { "muxy.vhd" "" { Text "D:/github/csce230/muxy.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1449191967507 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxy " "Found entity 1: muxy" {  } { { "muxy.vhd" "" { Text "D:/github/csce230/muxy.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1449191967507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1449191967507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_constant0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant0-SYN " "Found design unit 1: lpm_constant0-SYN" {  } { { "lpm_constant0.vhd" "" { Text "D:/github/csce230/lpm_constant0.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1449191967509 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant0 " "Found entity 1: lpm_constant0" {  } { { "lpm_constant0.vhd" "" { Text "D:/github/csce230/lpm_constant0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1449191967509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1449191967509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_ma.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_ma.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_ma-SYN " "Found design unit 1: mux_ma-SYN" {  } { { "mux_ma.vhd" "" { Text "D:/github/csce230/mux_ma.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1449191967511 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_ma " "Found entity 1: mux_ma" {  } { { "mux_ma.vhd" "" { Text "D:/github/csce230/mux_ma.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1449191967511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1449191967511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_constant1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant1-SYN " "Found design unit 1: lpm_constant1-SYN" {  } { { "lpm_constant1.vhd" "" { Text "D:/github/csce230/lpm_constant1.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1449191967512 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant1 " "Found entity 1: lpm_constant1" {  } { { "lpm_constant1.vhd" "" { Text "D:/github/csce230/lpm_constant1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1449191967512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1449191967512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxc-SYN " "Found design unit 1: muxc-SYN" {  } { { "muxc.vhd" "" { Text "D:/github/csce230/muxc.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1449191967514 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxc " "Found entity 1: muxc" {  } { { "muxc.vhd" "" { Text "D:/github/csce230/muxc.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1449191967514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1449191967514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "const15.vhd 2 1 " "Found 2 design units, including 1 entities, in source file const15.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 const15-SYN " "Found design unit 1: const15-SYN" {  } { { "const15.vhd" "" { Text "D:/github/csce230/const15.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1449191967515 ""} { "Info" "ISGN_ENTITY_NAME" "1 const15 " "Found entity 1: const15" {  } { { "const15.vhd" "" { Text "D:/github/csce230/const15.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1449191967515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1449191967515 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "project " "Elaborating entity \"project\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1449191967709 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "ncvz " "Found inconsistent dimensions for element \"ncvz\"" {  } { { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -824 104 264 -808 "ncvz\[15..0\]" "" } { -216 576 620 -200 "ncvz\[3\]" "" } { -200 576 624 -184 "ncvz\[2\]" "" } { -168 544 620 -152 "ncvz\[0\]" "" } { -184 576 620 -168 "ncvz\[1\]" "" } { -192 848 1024 -176 "ncvz" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "" 0 -1 1449191967711 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "ncvz " "Converted elements in bus name \"ncvz\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "ncvz\[15..0\] ncvz15..0 " "Converted element name(s) from \"ncvz\[15..0\]\" to \"ncvz15..0\"" {  } { { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -824 104 264 -808 "ncvz\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "" 0 -1 1449191967711 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "ncvz\[3\] ncvz3 " "Converted element name(s) from \"ncvz\[3\]\" to \"ncvz3\"" {  } { { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -216 576 620 -200 "ncvz\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "" 0 -1 1449191967711 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "ncvz\[2\] ncvz2 " "Converted element name(s) from \"ncvz\[2\]\" to \"ncvz2\"" {  } { { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -200 576 624 -184 "ncvz\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "" 0 -1 1449191967711 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "ncvz\[0\] ncvz0 " "Converted element name(s) from \"ncvz\[0\]\" to \"ncvz0\"" {  } { { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -168 544 620 -152 "ncvz\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "" 0 -1 1449191967711 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "ncvz\[1\] ncvz1 " "Converted element name(s) from \"ncvz\[1\]\" to \"ncvz1\"" {  } { { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -184 576 620 -168 "ncvz\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "" 0 -1 1449191967711 ""}  } { { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -824 104 264 -808 "ncvz\[15..0\]" "" } { -216 576 620 -200 "ncvz\[3\]" "" } { -200 576 624 -184 "ncvz\[2\]" "" } { -168 544 620 -152 "ncvz\[0\]" "" } { -184 576 620 -168 "ncvz\[1\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "" 0 -1 1449191967711 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "pin_name1 " "Pin \"pin_name1\" is missing source" {  } { { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -576 696 872 -560 "pin_name1" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1 1449191967711 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "pin_name7 " "Pin \"pin_name7\" is missing source" {  } { { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 1016 920 1096 1032 "pin_name7" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1 1449191967711 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "ncvz " "Pin \"ncvz\" is missing source" {  } { { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -192 848 1024 -176 "ncvz" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1 1449191967711 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "raout\[15..0\] " "Pin \"raout\[15..0\]\" is missing source" {  } { { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 176 816 992 192 "raout\[15..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1 1449191967711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ControlUnit:inst2 " "Elaborating entity \"ControlUnit\" for hierarchy \"ControlUnit:inst2\"" {  } { { "project.bdf" "inst2" { Schematic "D:/github/csce230/project.bdf" { { 256 264 504 544 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1449191967712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant0 lpm_constant0:inst5 " "Elaborating entity \"lpm_constant0\" for hierarchy \"lpm_constant0:inst5\"" {  } { { "project.bdf" "inst5" { Schematic "D:/github/csce230/project.bdf" { { 312 -112 0 360 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1449191967714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant lpm_constant0:inst5\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"lpm_constant0:inst5\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "lpm_constant0.vhd" "LPM_CONSTANT_component" { Text "D:/github/csce230/lpm_constant0.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1449191967759 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_constant0:inst5\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"lpm_constant0:inst5\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "lpm_constant0.vhd" "" { Text "D:/github/csce230/lpm_constant0.vhd" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1449191967760 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_constant0:inst5\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"lpm_constant0:inst5\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 1 " "Parameter \"lpm_cvalue\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1449191967761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1449191967761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1449191967761 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Parameter \"lpm_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1449191967761 ""}  } { { "lpm_constant0.vhd" "" { Text "D:/github/csce230/lpm_constant0.vhd" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1449191967761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BuffReg16 BuffReg16:PS " "Elaborating entity \"BuffReg16\" for hierarchy \"BuffReg16:PS\"" {  } { { "project.bdf" "PS" { Schematic "D:/github/csce230/project.bdf" { { -832 272 496 -736 "PS" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1449191967762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:inst9 " "Elaborating entity \"alu\" for hierarchy \"alu:inst9\"" {  } { { "project.bdf" "inst9" { Schematic "D:/github/csce230/project.bdf" { { -248 336 576 -120 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1449191967769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit16multi2to1 alu:inst9\|bit16multi2to1:multa " "Elaborating entity \"bit16multi2to1\" for hierarchy \"alu:inst9\|bit16multi2to1:multa\"" {  } { { "alu.vhdl" "multa" { Text "D:/github/csce230/alu.vhdl" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1449191967784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multi2to1 alu:inst9\|bit16multi2to1:multa\|multi2to1:mult0 " "Elaborating entity \"multi2to1\" for hierarchy \"alu:inst9\|bit16multi2to1:multa\|multi2to1:mult0\"" {  } { { "bit16multi2to1.vhd" "mult0" { Text "D:/github/csce230/bit16multi2to1.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1449191967801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit16add alu:inst9\|bit16add:FA " "Elaborating entity \"bit16add\" for hierarchy \"alu:inst9\|bit16add:FA\"" {  } { { "alu.vhdl" "FA" { Text "D:/github/csce230/alu.vhdl" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1449191967824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitAdder alu:inst9\|bit16add:FA\|bitAdder:add0 " "Elaborating entity \"bitAdder\" for hierarchy \"alu:inst9\|bit16add:FA\|bitAdder:add0\"" {  } { { "bit16add.vhdl" "add0" { Text "D:/github/csce230/bit16add.vhdl" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1449191967830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "variousLogic alu:inst9\|variousLogic:flags " "Elaborating entity \"variousLogic\" for hierarchy \"alu:inst9\|variousLogic:flags\"" {  } { { "alu.vhdl" "flags" { Text "D:/github/csce230/alu.vhdl" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1449191967841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit16and alu:inst9\|bit16and:and1 " "Elaborating entity \"bit16and\" for hierarchy \"alu:inst9\|bit16and:and1\"" {  } { { "alu.vhdl" "and1" { Text "D:/github/csce230/alu.vhdl" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1449191967844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit16or alu:inst9\|bit16or:or1 " "Elaborating entity \"bit16or\" for hierarchy \"alu:inst9\|bit16or:or1\"" {  } { { "alu.vhdl" "or1" { Text "D:/github/csce230/alu.vhdl" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1449191967848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit16xor alu:inst9\|bit16xor:xor1 " "Elaborating entity \"bit16xor\" for hierarchy \"alu:inst9\|bit16xor:xor1\"" {  } { { "alu.vhdl" "xor1" { Text "D:/github/csce230/alu.vhdl" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1449191967851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit16multi4to1 alu:inst9\|bit16multi4to1:multfin " "Elaborating entity \"bit16multi4to1\" for hierarchy \"alu:inst9\|bit16multi4to1:multfin\"" {  } { { "alu.vhdl" "multfin" { Text "D:/github/csce230/alu.vhdl" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1449191967855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multi4to1 alu:inst9\|bit16multi4to1:multfin\|multi4to1:mult0 " "Elaborating entity \"multi4to1\" for hierarchy \"alu:inst9\|bit16multi4to1:multfin\|multi4to1:mult0\"" {  } { { "bit16multi4to1.vhd" "mult0" { Text "D:/github/csce230/bit16multi4to1.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1449191967857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerFile registerFile:inst8 " "Elaborating entity \"registerFile\" for hierarchy \"registerFile:inst8\"" {  } { { "project.bdf" "inst8" { Schematic "D:/github/csce230/project.bdf" { { -88 288 512 72 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1449191967877 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decoder16.vhd 2 1 " "Using design file decoder16.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder16-behavior " "Found design unit 1: decoder16-behavior" {  } { { "decoder16.vhd" "" { Text "D:/github/csce230/decoder16.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1449191967900 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder16 " "Found entity 1: decoder16" {  } { { "decoder16.vhd" "" { Text "D:/github/csce230/decoder16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1449191967900 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1449191967900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder16 registerFile:inst8\|decoder16:decode " "Elaborating entity \"decoder16\" for hierarchy \"registerFile:inst8\|decoder16:decode\"" {  } { { "registerFile.vhd" "decode" { Text "D:/github/csce230/registerFile.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1449191967900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg16 registerFile:inst8\|Reg16:reg1 " "Elaborating entity \"Reg16\" for hierarchy \"registerFile:inst8\|Reg16:reg1\"" {  } { { "registerFile.vhd" "reg1" { Text "D:/github/csce230/registerFile.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1449191967904 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux16.vhd 2 1 " "Using design file mux16.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux16-behavior " "Found design unit 1: mux16-behavior" {  } { { "mux16.vhd" "" { Text "D:/github/csce230/mux16.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1449191967925 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux16 " "Found entity 1: mux16" {  } { { "mux16.vhd" "" { Text "D:/github/csce230/mux16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1449191967925 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1 1449191967925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux16 registerFile:inst8\|mux16:mux1 " "Elaborating entity \"mux16\" for hierarchy \"registerFile:inst8\|mux16:mux1\"" {  } { { "registerFile.vhd" "mux1" { Text "D:/github/csce230/registerFile.vhd" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1449191967926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxy muxy:inst " "Elaborating entity \"muxy\" for hierarchy \"muxy:inst\"" {  } { { "project.bdf" "inst" { Schematic "D:/github/csce230/project.bdf" { { 1288 280 424 1384 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1449191967934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX muxy:inst\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"muxy:inst\|LPM_MUX:LPM_MUX_component\"" {  } { { "muxy.vhd" "LPM_MUX_component" { Text "D:/github/csce230/muxy.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1449191967967 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "muxy:inst\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"muxy:inst\|LPM_MUX:LPM_MUX_component\"" {  } { { "muxy.vhd" "" { Text "D:/github/csce230/muxy.vhd" 118 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1449191967968 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "muxy:inst\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"muxy:inst\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1449191967968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 3 " "Parameter \"LPM_SIZE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1449191967968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1449191967968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1449191967968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1449191967968 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1449191967968 ""}  } { { "muxy.vhd" "" { Text "D:/github/csce230/muxy.vhd" 118 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1449191967968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_o4e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_o4e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_o4e " "Found entity 1: mux_o4e" {  } { { "db/mux_o4e.tdf" "" { Text "D:/github/csce230/db/mux_o4e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1449191968010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1449191968010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_o4e muxy:inst\|LPM_MUX:LPM_MUX_component\|mux_o4e:auto_generated " "Elaborating entity \"mux_o4e\" for hierarchy \"muxy:inst\|LPM_MUX:LPM_MUX_component\|mux_o4e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/12.0/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1449191968010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemoryInterface MemoryInterface:suckmydick " "Elaborating entity \"MemoryInterface\" for hierarchy \"MemoryInterface:suckmydick\"" {  } { { "project.bdf" "suckmydick" { Schematic "D:/github/csce230/project.bdf" { { -1024 1024 1240 -896 "suckmydick" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1449191968014 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "MEM_read " "Pin \"MEM_read\" not connected" {  } { { "memFilesProcessor/MemoryInterface.bdf" "" { Schematic "D:/github/csce230/memFilesProcessor/MemoryInterface.bdf" { { 136 192 360 152 "MEM_read" "" } { 128 360 418 144 "MEM_read" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1449191968014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Const MemoryInterface:suckmydick\|Const:inst3 " "Elaborating entity \"Const\" for hierarchy \"MemoryInterface:suckmydick\|Const:inst3\"" {  } { { "memFilesProcessor/MemoryInterface.bdf" "inst3" { Schematic "D:/github/csce230/memFilesProcessor/MemoryInterface.bdf" { { 120 592 656 168 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1449191968015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant MemoryInterface:suckmydick\|Const:inst3\|lpm_constant:lpm_constant_component " "Elaborating entity \"lpm_constant\" for hierarchy \"MemoryInterface:suckmydick\|Const:inst3\|lpm_constant:lpm_constant_component\"" {  } { { "memFilesProcessor/Const.vhd" "lpm_constant_component" { Text "D:/github/csce230/memFilesProcessor/Const.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1449191968022 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MemoryInterface:suckmydick\|Const:inst3\|lpm_constant:lpm_constant_component " "Elaborated megafunction instantiation \"MemoryInterface:suckmydick\|Const:inst3\|lpm_constant:lpm_constant_component\"" {  } { { "memFilesProcessor/Const.vhd" "" { Text "D:/github/csce230/memFilesProcessor/Const.vhd" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1449191968022 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MemoryInterface:suckmydick\|Const:inst3\|lpm_constant:lpm_constant_component " "Instantiated megafunction \"MemoryInterface:suckmydick\|Const:inst3\|lpm_constant:lpm_constant_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 1 " "Parameter \"lpm_cvalue\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1449191968022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1449191968022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1449191968022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1449191968022 ""}  } { { "memFilesProcessor/Const.vhd" "" { Text "D:/github/csce230/memFilesProcessor/Const.vhd" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1449191968022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MainMemory MemoryInterface:suckmydick\|MainMemory:inst " "Elaborating entity \"MainMemory\" for hierarchy \"MemoryInterface:suckmydick\|MainMemory:inst\"" {  } { { "memFilesProcessor/MemoryInterface.bdf" "inst" { Schematic "D:/github/csce230/memFilesProcessor/MemoryInterface.bdf" { { 264 416 632 392 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1449191968023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MemoryInterface:suckmydick\|MainMemory:inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"MemoryInterface:suckmydick\|MainMemory:inst\|altsyncram:altsyncram_component\"" {  } { { "memFilesProcessor/MainMemory.vhd" "altsyncram_component" { Text "D:/github/csce230/memFilesProcessor/MainMemory.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1449191968090 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MemoryInterface:suckmydick\|MainMemory:inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"MemoryInterface:suckmydick\|MainMemory:inst\|altsyncram:altsyncram_component\"" {  } { { "memFilesProcessor/MainMemory.vhd" "" { Text "D:/github/csce230/memFilesProcessor/MainMemory.vhd" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1449191968091 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MemoryInterface:suckmydick\|MainMemory:inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"MemoryInterface:suckmydick\|MainMemory:inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1449191968091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1449191968091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./memFilesProcessor/MemoryInitialization.mif " "Parameter \"init_file\" = \"./memFilesProcessor/MemoryInitialization.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1449191968091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1449191968091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1449191968091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1449191968091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1449191968091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1449191968091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1449191968091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1449191968091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1449191968091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1449191968091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1449191968091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1449191968091 ""}  } { { "memFilesProcessor/MainMemory.vhd" "" { Text "D:/github/csce230/memFilesProcessor/MainMemory.vhd" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1449191968091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_efg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_efg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_efg1 " "Found entity 1: altsyncram_efg1" {  } { { "db/altsyncram_efg1.tdf" "" { Text "D:/github/csce230/db/altsyncram_efg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1449191968135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1449191968135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_efg1 MemoryInterface:suckmydick\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_efg1:auto_generated " "Elaborating entity \"altsyncram_efg1\" for hierarchy \"MemoryInterface:suckmydick\|MainMemory:inst\|altsyncram:altsyncram_component\|altsyncram_efg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/12.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1449191968136 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ma mux_ma:inst6 " "Elaborating entity \"mux_ma\" for hierarchy \"mux_ma:inst6\"" {  } { { "project.bdf" "inst6" { Schematic "D:/github/csce230/project.bdf" { { -976 728 872 -896 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1449191968140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX mux_ma:inst6\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"mux_ma:inst6\|LPM_MUX:LPM_MUX_component\"" {  } { { "mux_ma.vhd" "LPM_MUX_component" { Text "D:/github/csce230/mux_ma.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1449191968148 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mux_ma:inst6\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"mux_ma:inst6\|LPM_MUX:LPM_MUX_component\"" {  } { { "mux_ma.vhd" "" { Text "D:/github/csce230/mux_ma.vhd" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1449191968148 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mux_ma:inst6\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"mux_ma:inst6\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1449191968148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1449191968148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1449191968148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1449191968148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1449191968148 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1449191968148 ""}  } { { "mux_ma.vhd" "" { Text "D:/github/csce230/mux_ma.vhd" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1449191968148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_m4e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_m4e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_m4e " "Found entity 1: mux_m4e" {  } { { "db/mux_m4e.tdf" "" { Text "D:/github/csce230/db/mux_m4e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1449191968186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1449191968186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_m4e mux_ma:inst6\|LPM_MUX:LPM_MUX_component\|mux_m4e:auto_generated " "Elaborating entity \"mux_m4e\" for hierarchy \"mux_ma:inst6\|LPM_MUX:LPM_MUX_component\|mux_m4e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/12.0/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1449191968187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionAddressGenerator InstructionAddressGenerator:inst1 " "Elaborating entity \"InstructionAddressGenerator\" for hierarchy \"InstructionAddressGenerator:inst1\"" {  } { { "project.bdf" "inst1" { Schematic "D:/github/csce230/project.bdf" { { -1000 232 464 -840 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1449191968189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC InstructionAddressGenerator:inst1\|PC:inst2 " "Elaborating entity \"PC\" for hierarchy \"InstructionAddressGenerator:inst1\|PC:inst2\"" {  } { { "memFilesProcessor/InstructionAddressGenerator.bdf" "inst2" { Schematic "D:/github/csce230/memFilesProcessor/InstructionAddressGenerator.bdf" { { 184 232 376 280 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1449191968190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff InstructionAddressGenerator:inst1\|PC:inst2\|lpm_ff:lpm_ff_component " "Elaborating entity \"lpm_ff\" for hierarchy \"InstructionAddressGenerator:inst1\|PC:inst2\|lpm_ff:lpm_ff_component\"" {  } { { "memFilesProcessor/PC.vhd" "lpm_ff_component" { Text "D:/github/csce230/memFilesProcessor/PC.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1449191968213 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "InstructionAddressGenerator:inst1\|PC:inst2\|lpm_ff:lpm_ff_component " "Elaborated megafunction instantiation \"InstructionAddressGenerator:inst1\|PC:inst2\|lpm_ff:lpm_ff_component\"" {  } { { "memFilesProcessor/PC.vhd" "" { Text "D:/github/csce230/memFilesProcessor/PC.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1449191968213 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "InstructionAddressGenerator:inst1\|PC:inst2\|lpm_ff:lpm_ff_component " "Instantiated megafunction \"InstructionAddressGenerator:inst1\|PC:inst2\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_fftype DFF " "Parameter \"lpm_fftype\" = \"DFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1449191968213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_FF " "Parameter \"lpm_type\" = \"LPM_FF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1449191968213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1449191968213 ""}  } { { "memFilesProcessor/PC.vhd" "" { Text "D:/github/csce230/memFilesProcessor/PC.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1449191968213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxPC InstructionAddressGenerator:inst1\|MuxPC:inst3 " "Elaborating entity \"MuxPC\" for hierarchy \"InstructionAddressGenerator:inst1\|MuxPC:inst3\"" {  } { { "memFilesProcessor/InstructionAddressGenerator.bdf" "inst3" { Schematic "D:/github/csce230/memFilesProcessor/InstructionAddressGenerator.bdf" { { 168 -16 136 248 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1449191968215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder InstructionAddressGenerator:inst1\|Adder:inst1 " "Elaborating entity \"Adder\" for hierarchy \"InstructionAddressGenerator:inst1\|Adder:inst1\"" {  } { { "memFilesProcessor/InstructionAddressGenerator.bdf" "inst1" { Schematic "D:/github/csce230/memFilesProcessor/InstructionAddressGenerator.bdf" { { 240 552 712 336 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1449191968221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub InstructionAddressGenerator:inst1\|Adder:inst1\|lpm_add_sub:lpm_add_sub_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"InstructionAddressGenerator:inst1\|Adder:inst1\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "memFilesProcessor/Adder.vhd" "lpm_add_sub_component" { Text "D:/github/csce230/memFilesProcessor/Adder.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1449191968252 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "InstructionAddressGenerator:inst1\|Adder:inst1\|lpm_add_sub:lpm_add_sub_component " "Elaborated megafunction instantiation \"InstructionAddressGenerator:inst1\|Adder:inst1\|lpm_add_sub:lpm_add_sub_component\"" {  } { { "memFilesProcessor/Adder.vhd" "" { Text "D:/github/csce230/memFilesProcessor/Adder.vhd" 76 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1449191968253 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "InstructionAddressGenerator:inst1\|Adder:inst1\|lpm_add_sub:lpm_add_sub_component " "Instantiated megafunction \"InstructionAddressGenerator:inst1\|Adder:inst1\|lpm_add_sub:lpm_add_sub_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1449191968253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1449191968253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1449191968253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1449191968253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1449191968253 ""}  } { { "memFilesProcessor/Adder.vhd" "" { Text "D:/github/csce230/memFilesProcessor/Adder.vhd" 76 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1449191968253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_rlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_rlh " "Found entity 1: add_sub_rlh" {  } { { "db/add_sub_rlh.tdf" "" { Text "D:/github/csce230/db/add_sub_rlh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1449191968294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1449191968294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_rlh InstructionAddressGenerator:inst1\|Adder:inst1\|lpm_add_sub:lpm_add_sub_component\|add_sub_rlh:auto_generated " "Elaborating entity \"add_sub_rlh\" for hierarchy \"InstructionAddressGenerator:inst1\|Adder:inst1\|lpm_add_sub:lpm_add_sub_component\|add_sub_rlh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/altera/12.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1449191968295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MuxINC InstructionAddressGenerator:inst1\|MuxINC:inst " "Elaborating entity \"MuxINC\" for hierarchy \"InstructionAddressGenerator:inst1\|MuxINC:inst\"" {  } { { "memFilesProcessor/InstructionAddressGenerator.bdf" "inst" { Schematic "D:/github/csce230/memFilesProcessor/InstructionAddressGenerator.bdf" { { 352 232 384 432 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1449191968298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_Temp InstructionAddressGenerator:inst1\|PC_Temp:inst4 " "Elaborating entity \"PC_Temp\" for hierarchy \"InstructionAddressGenerator:inst1\|PC_Temp:inst4\"" {  } { { "memFilesProcessor/InstructionAddressGenerator.bdf" "inst4" { Schematic "D:/github/csce230/memFilesProcessor/InstructionAddressGenerator.bdf" { { -24 448 592 72 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1449191968307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff InstructionAddressGenerator:inst1\|PC_Temp:inst4\|lpm_ff:lpm_ff_component " "Elaborating entity \"lpm_ff\" for hierarchy \"InstructionAddressGenerator:inst1\|PC_Temp:inst4\|lpm_ff:lpm_ff_component\"" {  } { { "memFilesProcessor/PC_Temp.vhd" "lpm_ff_component" { Text "D:/github/csce230/memFilesProcessor/PC_Temp.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1449191968310 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "InstructionAddressGenerator:inst1\|PC_Temp:inst4\|lpm_ff:lpm_ff_component " "Elaborated megafunction instantiation \"InstructionAddressGenerator:inst1\|PC_Temp:inst4\|lpm_ff:lpm_ff_component\"" {  } { { "memFilesProcessor/PC_Temp.vhd" "" { Text "D:/github/csce230/memFilesProcessor/PC_Temp.vhd" 76 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1449191968311 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "InstructionAddressGenerator:inst1\|PC_Temp:inst4\|lpm_ff:lpm_ff_component " "Instantiated megafunction \"InstructionAddressGenerator:inst1\|PC_Temp:inst4\|lpm_ff:lpm_ff_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_fftype DFF " "Parameter \"lpm_fftype\" = \"DFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1449191968311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_FF " "Parameter \"lpm_type\" = \"LPM_FF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1449191968311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1449191968311 ""}  } { { "memFilesProcessor/PC_Temp.vhd" "" { Text "D:/github/csce230/memFilesProcessor/PC_Temp.vhd" 76 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1449191968311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR24 IR24:inst3 " "Elaborating entity \"IR24\" for hierarchy \"IR24:inst3\"" {  } { { "project.bdf" "inst3" { Schematic "D:/github/csce230/project.bdf" { { 704 280 504 832 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1449191968312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxc muxc:inst10 " "Elaborating entity \"muxc\" for hierarchy \"muxc:inst10\"" {  } { { "project.bdf" "inst10" { Schematic "D:/github/csce230/project.bdf" { { -48 -112 32 48 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1449191968315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX muxc:inst10\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"muxc:inst10\|LPM_MUX:LPM_MUX_component\"" {  } { { "muxc.vhd" "LPM_MUX_component" { Text "D:/github/csce230/muxc.vhd" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1449191968319 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "muxc:inst10\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"muxc:inst10\|LPM_MUX:LPM_MUX_component\"" {  } { { "muxc.vhd" "" { Text "D:/github/csce230/muxc.vhd" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1449191968320 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "muxc:inst10\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"muxc:inst10\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 4 " "Parameter \"LPM_WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1449191968320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 3 " "Parameter \"LPM_SIZE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1449191968320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1449191968320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1449191968320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1449191968320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1449191968320 ""}  } { { "muxc.vhd" "" { Text "D:/github/csce230/muxc.vhd" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1449191968320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_53e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_53e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_53e " "Found entity 1: mux_53e" {  } { { "db/mux_53e.tdf" "" { Text "D:/github/csce230/db/mux_53e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1449191968358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1449191968358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_53e muxc:inst10\|LPM_MUX:LPM_MUX_component\|mux_53e:auto_generated " "Elaborating entity \"mux_53e\" for hierarchy \"muxc:inst10\|LPM_MUX:LPM_MUX_component\|mux_53e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/12.0/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1449191968359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "const15 const15:inst11 " "Elaborating entity \"const15\" for hierarchy \"const15:inst11\"" {  } { { "project.bdf" "inst11" { Schematic "D:/github/csce230/project.bdf" { { 104 -216 -104 152 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1449191968360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_constant const15:inst11\|lpm_constant:LPM_CONSTANT_component " "Elaborating entity \"lpm_constant\" for hierarchy \"const15:inst11\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "const15.vhd" "LPM_CONSTANT_component" { Text "D:/github/csce230/const15.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1449191968363 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "const15:inst11\|lpm_constant:LPM_CONSTANT_component " "Elaborated megafunction instantiation \"const15:inst11\|lpm_constant:LPM_CONSTANT_component\"" {  } { { "const15.vhd" "" { Text "D:/github/csce230/const15.vhd" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1449191968364 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "const15:inst11\|lpm_constant:LPM_CONSTANT_component " "Instantiated megafunction \"const15:inst11\|lpm_constant:LPM_CONSTANT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_cvalue 15 " "Parameter \"lpm_cvalue\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1449191968364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1449191968364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_CONSTANT " "Parameter \"lpm_type\" = \"LPM_CONSTANT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1449191968364 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1449191968364 ""}  } { { "const15.vhd" "" { Text "D:/github/csce230/const15.vhd" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1449191968364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit16multi2to1 bit16multi2to1:MuxB " "Elaborating entity \"bit16multi2to1\" for hierarchy \"bit16multi2to1:MuxB\"" {  } { { "project.bdf" "MuxB" { Schematic "D:/github/csce230/project.bdf" { { 1016 256 424 1112 "MuxB" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1449191968365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "immediate immediate:inst7 " "Elaborating entity \"immediate\" for hierarchy \"immediate:inst7\"" {  } { { "project.bdf" "inst7" { Schematic "D:/github/csce230/project.bdf" { { 584 272 512 680 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1449191968374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg16 Reg16:inst4 " "Elaborating entity \"Reg16\" for hierarchy \"Reg16:inst4\"" {  } { { "project.bdf" "inst4" { Schematic "D:/github/csce230/project.bdf" { { 1144 240 464 1272 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1449191968375 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ControlUnit:inst2\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ControlUnit:inst2\|Mod0\"" {  } { { "controlUnit.vhdl" "Mod0" { Text "D:/github/csce230/controlUnit.vhdl" 50 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1449191968870 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1 1449191968870 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ControlUnit:inst2\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"ControlUnit:inst2\|lpm_divide:Mod0\"" {  } { { "controlUnit.vhdl" "" { Text "D:/github/csce230/controlUnit.vhdl" 50 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1449191968921 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ControlUnit:inst2\|lpm_divide:Mod0 " "Instantiated megafunction \"ControlUnit:inst2\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1449191968921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1449191968921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1449191968921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1449191968921 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1449191968921 ""}  } { { "controlUnit.vhdl" "" { Text "D:/github/csce230/controlUnit.vhdl" 50 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1449191968921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_qlo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_qlo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_qlo " "Found entity 1: lpm_divide_qlo" {  } { { "db/lpm_divide_qlo.tdf" "" { Text "D:/github/csce230/db/lpm_divide_qlo.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1449191968960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1449191968960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4dg " "Found entity 1: abs_divider_4dg" {  } { { "db/abs_divider_4dg.tdf" "" { Text "D:/github/csce230/db/abs_divider_4dg.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1449191968976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1449191968976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_k5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_k5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_k5f " "Found entity 1: alt_u_div_k5f" {  } { { "db/alt_u_div_k5f.tdf" "" { Text "D:/github/csce230/db/alt_u_div_k5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1449191969042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1449191969042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "D:/github/csce230/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1449191969112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1449191969111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "D:/github/csce230/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1449191969151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1449191969151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_0s9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_0s9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_0s9 " "Found entity 1: lpm_abs_0s9" {  } { { "db/lpm_abs_0s9.tdf" "" { Text "D:/github/csce230/db/lpm_abs_0s9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1449191969167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1449191969167 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "pin_name1 GND " "Pin \"pin_name1\" is stuck at GND" {  } { { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -576 696 872 -560 "pin_name1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1449191972979 "|project|pin_name1"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin_name7 GND " "Pin \"pin_name7\" is stuck at GND" {  } { { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 1016 920 1096 1032 "pin_name7" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1449191972979 "|project|pin_name7"} { "Warning" "WMLS_MLS_STUCK_PIN" "ncvz GND " "Pin \"ncvz\" is stuck at GND" {  } { { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -192 848 1024 -176 "ncvz" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1449191972979 "|project|ncvz"} { "Warning" "WMLS_MLS_STUCK_PIN" "RM_out\[23\] GND " "Pin \"RM_out\[23\]\" is stuck at GND" {  } { { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -600 1016 1192 -584 "RM_out\[23..0\]" "" } { -592 496 575 -576 "RM_out\[15..0\]" "" } { -944 936 1024 -928 "RM_out\[23..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1449191972979 "|project|RM_out[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RM_out\[22\] GND " "Pin \"RM_out\[22\]\" is stuck at GND" {  } { { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -600 1016 1192 -584 "RM_out\[23..0\]" "" } { -592 496 575 -576 "RM_out\[15..0\]" "" } { -944 936 1024 -928 "RM_out\[23..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1449191972979 "|project|RM_out[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RM_out\[21\] GND " "Pin \"RM_out\[21\]\" is stuck at GND" {  } { { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -600 1016 1192 -584 "RM_out\[23..0\]" "" } { -592 496 575 -576 "RM_out\[15..0\]" "" } { -944 936 1024 -928 "RM_out\[23..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1449191972979 "|project|RM_out[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RM_out\[20\] GND " "Pin \"RM_out\[20\]\" is stuck at GND" {  } { { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -600 1016 1192 -584 "RM_out\[23..0\]" "" } { -592 496 575 -576 "RM_out\[15..0\]" "" } { -944 936 1024 -928 "RM_out\[23..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1449191972979 "|project|RM_out[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RM_out\[19\] GND " "Pin \"RM_out\[19\]\" is stuck at GND" {  } { { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -600 1016 1192 -584 "RM_out\[23..0\]" "" } { -592 496 575 -576 "RM_out\[15..0\]" "" } { -944 936 1024 -928 "RM_out\[23..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1449191972979 "|project|RM_out[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RM_out\[18\] GND " "Pin \"RM_out\[18\]\" is stuck at GND" {  } { { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -600 1016 1192 -584 "RM_out\[23..0\]" "" } { -592 496 575 -576 "RM_out\[15..0\]" "" } { -944 936 1024 -928 "RM_out\[23..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1449191972979 "|project|RM_out[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RM_out\[17\] GND " "Pin \"RM_out\[17\]\" is stuck at GND" {  } { { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -600 1016 1192 -584 "RM_out\[23..0\]" "" } { -592 496 575 -576 "RM_out\[15..0\]" "" } { -944 936 1024 -928 "RM_out\[23..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1449191972979 "|project|RM_out[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "RM_out\[16\] GND " "Pin \"RM_out\[16\]\" is stuck at GND" {  } { { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { -600 1016 1192 -584 "RM_out\[23..0\]" "" } { -592 496 575 -576 "RM_out\[15..0\]" "" } { -944 936 1024 -928 "RM_out\[23..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1449191972979 "|project|RM_out[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "b_select GND " "Pin \"b_select\" is stuck at GND" {  } { { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 24 856 1032 40 "b_select" "" } { 336 504 616 352 "b_select" "" } { 1064 208 257 1080 "b_select" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1449191972979 "|project|b_select"} { "Warning" "WMLS_MLS_STUCK_PIN" "raout\[15\] GND " "Pin \"raout\[15\]\" is stuck at GND" {  } { { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 176 816 992 192 "raout\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1449191972979 "|project|raout[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "raout\[14\] GND " "Pin \"raout\[14\]\" is stuck at GND" {  } { { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 176 816 992 192 "raout\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1449191972979 "|project|raout[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "raout\[13\] GND " "Pin \"raout\[13\]\" is stuck at GND" {  } { { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 176 816 992 192 "raout\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1449191972979 "|project|raout[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "raout\[12\] GND " "Pin \"raout\[12\]\" is stuck at GND" {  } { { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 176 816 992 192 "raout\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1449191972979 "|project|raout[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "raout\[11\] GND " "Pin \"raout\[11\]\" is stuck at GND" {  } { { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 176 816 992 192 "raout\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1449191972979 "|project|raout[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "raout\[10\] GND " "Pin \"raout\[10\]\" is stuck at GND" {  } { { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 176 816 992 192 "raout\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1449191972979 "|project|raout[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "raout\[9\] GND " "Pin \"raout\[9\]\" is stuck at GND" {  } { { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 176 816 992 192 "raout\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1449191972979 "|project|raout[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "raout\[8\] GND " "Pin \"raout\[8\]\" is stuck at GND" {  } { { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 176 816 992 192 "raout\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1449191972979 "|project|raout[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "raout\[7\] GND " "Pin \"raout\[7\]\" is stuck at GND" {  } { { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 176 816 992 192 "raout\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1449191972979 "|project|raout[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "raout\[6\] GND " "Pin \"raout\[6\]\" is stuck at GND" {  } { { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 176 816 992 192 "raout\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1449191972979 "|project|raout[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "raout\[5\] GND " "Pin \"raout\[5\]\" is stuck at GND" {  } { { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 176 816 992 192 "raout\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1449191972979 "|project|raout[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "raout\[4\] GND " "Pin \"raout\[4\]\" is stuck at GND" {  } { { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 176 816 992 192 "raout\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1449191972979 "|project|raout[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "raout\[3\] GND " "Pin \"raout\[3\]\" is stuck at GND" {  } { { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 176 816 992 192 "raout\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1449191972979 "|project|raout[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "raout\[2\] GND " "Pin \"raout\[2\]\" is stuck at GND" {  } { { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 176 816 992 192 "raout\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1449191972979 "|project|raout[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "raout\[1\] GND " "Pin \"raout\[1\]\" is stuck at GND" {  } { { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 176 816 992 192 "raout\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1449191972979 "|project|raout[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "raout\[0\] GND " "Pin \"raout\[0\]\" is stuck at GND" {  } { { "project.bdf" "" { Schematic "D:/github/csce230/project.bdf" { { 176 816 992 192 "raout\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1449191972979 "|project|raout[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1449191972979 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1449191974186 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1449191974509 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1449191974509 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2899 " "Implemented 2899 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1449191974661 ""} { "Info" "ICUT_CUT_TM_OPINS" "197 " "Implemented 197 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1449191974661 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2676 " "Implemented 2676 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1449191974661 ""} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Implemented 24 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1 1449191974661 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1449191974661 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 44 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "419 " "Peak virtual memory: 419 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1449191974698 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 03 19:19:34 2015 " "Processing ended: Thu Dec 03 19:19:34 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1449191974698 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1449191974698 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1449191974698 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1449191974698 ""}
