--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml cpu.twx cpu.ncd -o cpu.twr cpu.pcf -ucf cpu.ucf

Design file:              cpu.ncd
Physical constraint file: cpu.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clkIn
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
dataReady   |    1.248(R)|    2.105(R)|clk               |   0.000|
ram1Data<0> |   -1.878(R)|    4.606(R)|clk               |   0.000|
ram1Data<1> |   -1.351(R)|    4.184(R)|clk               |   0.000|
ram1Data<2> |   -1.652(R)|    4.436(R)|clk               |   0.000|
ram1Data<3> |   -1.073(R)|    3.977(R)|clk               |   0.000|
ram1Data<4> |   -2.351(R)|    4.992(R)|clk               |   0.000|
ram1Data<5> |   -2.285(R)|    4.939(R)|clk               |   0.000|
ram1Data<6> |   -1.414(R)|    4.249(R)|clk               |   0.000|
ram1Data<7> |   -1.902(R)|    4.629(R)|clk               |   0.000|
ram2Data<0> |   -0.806(R)|    4.953(R)|clk               |   0.000|
ram2Data<1> |   -0.907(R)|    4.246(R)|clk               |   0.000|
ram2Data<2> |   -1.360(R)|    4.442(R)|clk               |   0.000|
ram2Data<3> |   -1.147(R)|    4.284(R)|clk               |   0.000|
ram2Data<4> |   -1.122(R)|    4.140(R)|clk               |   0.000|
ram2Data<5> |   -1.401(R)|    5.000(R)|clk               |   0.000|
ram2Data<6> |   -0.506(R)|    4.665(R)|clk               |   0.000|
ram2Data<7> |   -1.137(R)|    4.469(R)|clk               |   0.000|
ram2Data<8> |   -2.232(R)|    5.190(R)|clk               |   0.000|
ram2Data<9> |   -2.249(R)|    5.240(R)|clk               |   0.000|
ram2Data<10>|   -1.971(R)|    4.913(R)|clk               |   0.000|
ram2Data<11>|   -2.320(R)|    5.029(R)|clk               |   0.000|
ram2Data<12>|   -2.189(R)|    4.991(R)|clk               |   0.000|
ram2Data<13>|   -2.323(R)|    5.690(R)|clk               |   0.000|
ram2Data<14>|   -2.032(R)|    5.077(R)|clk               |   0.000|
ram2Data<15>|   -1.971(R)|    5.290(R)|clk               |   0.000|
tbre        |    0.709(R)|    2.536(R)|clk               |   0.000|
tsre        |    1.180(R)|    2.161(R)|clk               |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock rst
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
dataReady   |    0.813(R)|    2.649(R)|clk               |   0.000|
ram1Data<0> |   -2.313(R)|    5.150(R)|clk               |   0.000|
ram1Data<1> |   -1.786(R)|    4.728(R)|clk               |   0.000|
ram1Data<2> |   -2.087(R)|    4.980(R)|clk               |   0.000|
ram1Data<3> |   -1.508(R)|    4.521(R)|clk               |   0.000|
ram1Data<4> |   -2.786(R)|    5.536(R)|clk               |   0.000|
ram1Data<5> |   -2.720(R)|    5.483(R)|clk               |   0.000|
ram1Data<6> |   -1.849(R)|    4.793(R)|clk               |   0.000|
ram1Data<7> |   -2.337(R)|    5.173(R)|clk               |   0.000|
ram2Data<0> |   -1.241(R)|    5.497(R)|clk               |   0.000|
ram2Data<1> |   -1.342(R)|    4.790(R)|clk               |   0.000|
ram2Data<2> |   -1.795(R)|    4.986(R)|clk               |   0.000|
ram2Data<3> |   -1.582(R)|    4.828(R)|clk               |   0.000|
ram2Data<4> |   -1.557(R)|    4.684(R)|clk               |   0.000|
ram2Data<5> |   -1.836(R)|    5.544(R)|clk               |   0.000|
ram2Data<6> |   -0.941(R)|    5.209(R)|clk               |   0.000|
ram2Data<7> |   -1.572(R)|    5.013(R)|clk               |   0.000|
ram2Data<8> |   -2.667(R)|    5.734(R)|clk               |   0.000|
ram2Data<9> |   -2.684(R)|    5.784(R)|clk               |   0.000|
ram2Data<10>|   -2.406(R)|    5.457(R)|clk               |   0.000|
ram2Data<11>|   -2.755(R)|    5.573(R)|clk               |   0.000|
ram2Data<12>|   -2.624(R)|    5.535(R)|clk               |   0.000|
ram2Data<13>|   -2.758(R)|    6.234(R)|clk               |   0.000|
ram2Data<14>|   -2.467(R)|    5.621(R)|clk               |   0.000|
ram2Data<15>|   -2.406(R)|    5.834(R)|clk               |   0.000|
tbre        |    0.274(R)|    3.080(R)|clk               |   0.000|
tsre        |    0.745(R)|    2.705(R)|clk               |   0.000|
------------+------------+------------+------------------+--------+

Clock clkIn to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
ram1Data<0> |   13.381(R)|clk               |   0.000|
ram1Data<1> |   13.167(R)|clk               |   0.000|
ram1Data<2> |   13.603(R)|clk               |   0.000|
ram1Data<3> |   13.089(R)|clk               |   0.000|
ram1Data<4> |   13.089(R)|clk               |   0.000|
ram1Data<5> |   13.038(R)|clk               |   0.000|
ram1Data<6> |   12.763(R)|clk               |   0.000|
ram1Data<7> |   12.767(R)|clk               |   0.000|
ram2Addr<0> |   13.691(R)|clk               |   0.000|
ram2Addr<1> |   13.417(R)|clk               |   0.000|
ram2Addr<2> |   13.786(R)|clk               |   0.000|
ram2Addr<3> |   13.618(R)|clk               |   0.000|
ram2Addr<4> |   13.440(R)|clk               |   0.000|
ram2Addr<5> |   13.848(R)|clk               |   0.000|
ram2Addr<6> |   14.180(R)|clk               |   0.000|
ram2Addr<7> |   14.465(R)|clk               |   0.000|
ram2Addr<8> |   14.181(R)|clk               |   0.000|
ram2Addr<9> |   14.459(R)|clk               |   0.000|
ram2Addr<10>|   14.274(R)|clk               |   0.000|
ram2Addr<11>|   13.961(R)|clk               |   0.000|
ram2Addr<12>|   14.759(R)|clk               |   0.000|
ram2Addr<13>|   14.349(R)|clk               |   0.000|
ram2Addr<14>|   14.836(R)|clk               |   0.000|
ram2Addr<15>|   14.880(R)|clk               |   0.000|
ram2Data<0> |   14.170(R)|clk               |   0.000|
ram2Data<1> |   15.241(R)|clk               |   0.000|
ram2Data<2> |   14.410(R)|clk               |   0.000|
ram2Data<3> |   14.989(R)|clk               |   0.000|
ram2Data<4> |   14.452(R)|clk               |   0.000|
ram2Data<5> |   14.667(R)|clk               |   0.000|
ram2Data<6> |   15.232(R)|clk               |   0.000|
ram2Data<7> |   14.420(R)|clk               |   0.000|
ram2Data<8> |   14.769(R)|clk               |   0.000|
ram2Data<9> |   15.682(R)|clk               |   0.000|
ram2Data<10>|   13.999(R)|clk               |   0.000|
ram2Data<11>|   14.112(R)|clk               |   0.000|
ram2Data<12>|   15.056(R)|clk               |   0.000|
ram2Data<13>|   16.214(R)|clk               |   0.000|
ram2Data<14>|   14.156(R)|clk               |   0.000|
ram2Data<15>|   15.296(R)|clk               |   0.000|
ram2Oe      |   14.137(R)|clk               |   0.000|
ram2We      |   14.778(R)|clk               |   0.000|
rdn         |   14.880(R)|clk               |   0.000|
wrn         |   16.012(R)|clk               |   0.000|
------------+------------+------------------+--------+

Clock rst to Pad
------------+------------+------------------------+--------+
            | clk (edge) |                        | Clock  |
Destination |   to PAD   |Internal Clock(s)       | Phase  |
------------+------------+------------------------+--------+
digit1<0>   |   24.598(F)|u5/controllerOut_not0001|   0.000|
digit1<1>   |   23.654(F)|u5/controllerOut_not0001|   0.000|
digit1<2>   |   23.893(F)|u5/controllerOut_not0001|   0.000|
digit1<3>   |   22.972(F)|u5/controllerOut_not0001|   0.000|
digit1<4>   |   23.505(F)|u5/controllerOut_not0001|   0.000|
digit1<5>   |   22.970(F)|u5/controllerOut_not0001|   0.000|
digit1<6>   |   24.502(F)|u5/controllerOut_not0001|   0.000|
digit2<0>   |   22.381(F)|u5/controllerOut_not0001|   0.000|
digit2<1>   |   21.828(F)|u5/controllerOut_not0001|   0.000|
digit2<2>   |   21.911(F)|u5/controllerOut_not0001|   0.000|
digit2<3>   |   22.035(F)|u5/controllerOut_not0001|   0.000|
digit2<4>   |   23.109(F)|u5/controllerOut_not0001|   0.000|
digit2<5>   |   21.325(F)|u5/controllerOut_not0001|   0.000|
digit2<6>   |   21.372(F)|u5/controllerOut_not0001|   0.000|
ram1Data<0> |   13.925(R)|clk                     |   0.000|
ram1Data<1> |   13.711(R)|clk                     |   0.000|
ram1Data<2> |   14.147(R)|clk                     |   0.000|
ram1Data<3> |   13.633(R)|clk                     |   0.000|
ram1Data<4> |   13.633(R)|clk                     |   0.000|
ram1Data<5> |   13.582(R)|clk                     |   0.000|
ram1Data<6> |   13.307(R)|clk                     |   0.000|
ram1Data<7> |   13.311(R)|clk                     |   0.000|
ram2Addr<0> |   14.235(R)|clk                     |   0.000|
ram2Addr<1> |   13.961(R)|clk                     |   0.000|
ram2Addr<2> |   14.330(R)|clk                     |   0.000|
ram2Addr<3> |   14.162(R)|clk                     |   0.000|
ram2Addr<4> |   13.984(R)|clk                     |   0.000|
ram2Addr<5> |   14.392(R)|clk                     |   0.000|
ram2Addr<6> |   14.724(R)|clk                     |   0.000|
ram2Addr<7> |   15.009(R)|clk                     |   0.000|
ram2Addr<8> |   14.725(R)|clk                     |   0.000|
ram2Addr<9> |   15.003(R)|clk                     |   0.000|
ram2Addr<10>|   14.818(R)|clk                     |   0.000|
ram2Addr<11>|   14.505(R)|clk                     |   0.000|
ram2Addr<12>|   15.303(R)|clk                     |   0.000|
ram2Addr<13>|   14.893(R)|clk                     |   0.000|
ram2Addr<14>|   15.380(R)|clk                     |   0.000|
ram2Addr<15>|   15.424(R)|clk                     |   0.000|
ram2Data<0> |   14.714(R)|clk                     |   0.000|
ram2Data<1> |   15.785(R)|clk                     |   0.000|
ram2Data<2> |   14.954(R)|clk                     |   0.000|
ram2Data<3> |   15.533(R)|clk                     |   0.000|
ram2Data<4> |   14.996(R)|clk                     |   0.000|
ram2Data<5> |   15.211(R)|clk                     |   0.000|
ram2Data<6> |   15.776(R)|clk                     |   0.000|
ram2Data<7> |   14.964(R)|clk                     |   0.000|
ram2Data<8> |   15.313(R)|clk                     |   0.000|
ram2Data<9> |   16.226(R)|clk                     |   0.000|
ram2Data<10>|   14.543(R)|clk                     |   0.000|
ram2Data<11>|   14.656(R)|clk                     |   0.000|
ram2Data<12>|   15.600(R)|clk                     |   0.000|
ram2Data<13>|   16.758(R)|clk                     |   0.000|
ram2Data<14>|   14.700(R)|clk                     |   0.000|
ram2Data<15>|   15.840(R)|clk                     |   0.000|
ram2Oe      |   14.681(R)|clk                     |   0.000|
ram2We      |   15.322(R)|clk                     |   0.000|
rdn         |   15.424(R)|clk                     |   0.000|
wrn         |   16.556(R)|clk                     |   0.000|
------------+------------+------------------------+--------+

Clock to Setup on destination clock clkIn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clkIn          |    5.949|         |         |         |
rst            |    5.949|   16.226|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_50
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_50         |    2.226|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock rst
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clkIn          |    5.949|         |         |         |
rst            |    5.949|   16.226|   -1.675|   -1.675|
---------------+---------+---------+---------+---------+


Analysis completed Sat Nov 26 19:15:09 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 211 MB



