Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date              : Mon Dec 29 13:22:42 2025
| Host              : Rickarya running 64-bit major release  (build 9200)
| Command           : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file D:/GitHub/my_repo/Bit-Serial_Neural_Computation_Engine/reports/after_synth/timing_report.txt
| Design            : bitserial_nn
| Device            : xcau7p-fcva289
| Speed File        : -1LV  PRODUCTION 1.04 04-20-2024
| Design State      : Synthesized
| Temperature Grade : I
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.418        0.000                      0                29921       -2.100   -30724.033                  18308                29921        4.422        0.000                       0                  9835  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 3.418        0.000                      0                29921       -2.100   -30724.033                  18308                29921        4.422        0.000                       0                  9835  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.418ns,  Total Violation        0.000ns
Hold  :        18308  Failing Endpoints,  Worst Slack       -2.100ns,  Total Violation   -30724.033ns
PW    :            0  Failing Endpoints,  Worst Slack        4.422ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.418ns  (required time - arrival time)
  Source:                 out_idx_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axis_tlast
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.793ns  (logic 1.342ns (48.052%)  route 1.451ns (51.948%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -3.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    3.253ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.477     0.477 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.477    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.477 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.145     0.622    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.047     0.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=9834, unplaced)      2.584     3.253    clk_IBUF_BUFG
                         FDRE                                         r  out_idx_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.135     3.388 r  out_idx_reg[4]/Q
                         net (fo=3, unplaced)         0.167     3.555    u_relu_activation/Q[4]
                                                                      r  u_relu_activation/m_axis_tlast_OBUF_inst_i_2/I0
                         LUT6 (Prop_LUT6_I0_O)        0.254     3.809 f  u_relu_activation/m_axis_tlast_OBUF_inst_i_2/O
                         net (fo=4, unplaced)         0.270     4.079    u_relu_activation/out_idx_reg[4]
                                                                      f  u_relu_activation/m_axis_tlast_OBUF_inst_i_1/I2
                         LUT3 (Prop_LUT3_I2_O)        0.060     4.139 r  u_relu_activation/m_axis_tlast_OBUF_inst_i_1/O
                         net (fo=1, unplaced)         1.014     5.153    m_axis_tlast_OBUF
                                                                      r  m_axis_tlast_OBUF_inst/I
                         OBUF (Prop_OBUF_I_O)         0.893     6.046 r  m_axis_tlast_OBUF_inst/O
                         net (fo=0)                   0.000     6.046    m_axis_tlast
                                                                      r  m_axis_tlast (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -0.500     9.465    
  -------------------------------------------------------------------
                         required time                          9.465    
                         arrival time                          -6.046    
  -------------------------------------------------------------------
                         slack                                  3.418    

Slack (MET) :             3.857ns  (required time - arrival time)
  Source:                 u_mac_engine/busy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s_axis_tready
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.354ns  (logic 1.088ns (46.224%)  route 1.266ns (53.776%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -3.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    3.253ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.477     0.477 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.477    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.477 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.145     0.622    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.047     0.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=9834, unplaced)      2.584     3.253    u_mac_engine/clk_IBUF_BUFG
                         FDRE                                         r  u_mac_engine/busy_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.135     3.388 f  u_mac_engine/busy_reg/Q
                         net (fo=26, unplaced)        0.252     3.640    u_mac_engine/busy_OBUF
                                                                      f  u_mac_engine/s_axis_tready_OBUF_inst_i_1/I0
                         LUT1 (Prop_LUT1_I0_O)        0.060     3.700 r  u_mac_engine/s_axis_tready_OBUF_inst_i_1/O
                         net (fo=1, unplaced)         1.014     4.714    s_axis_tready_OBUF
                                                                      r  s_axis_tready_OBUF_inst/I
                         OBUF (Prop_OBUF_I_O)         0.893     5.607 r  s_axis_tready_OBUF_inst/O
                         net (fo=0)                   0.000     5.607    s_axis_tready
                                                                      r  s_axis_tready (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -0.500     9.465    
  -------------------------------------------------------------------
                         required time                          9.465    
                         arrival time                          -5.607    
  -------------------------------------------------------------------
                         slack                                  3.857    

Slack (MET) :             4.188ns  (required time - arrival time)
  Source:                 u_mac_engine/busy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            busy
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.023ns  (logic 1.028ns (50.821%)  route 0.995ns (49.179%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -3.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    3.253ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.477     0.477 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.477    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.477 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.145     0.622    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.047     0.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=9834, unplaced)      2.584     3.253    u_mac_engine/clk_IBUF_BUFG
                         FDRE                                         r  u_mac_engine/busy_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.135     3.388 r  u_mac_engine/busy_reg/Q
                         net (fo=26, unplaced)        0.995     4.383    busy_OBUF
                                                                      r  busy_OBUF_inst/I
                         OBUF (Prop_OBUF_I_O)         0.893     5.276 r  busy_OBUF_inst/O
                         net (fo=0)                   0.000     5.276    busy
                                                                      r  busy (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -0.500     9.465    
  -------------------------------------------------------------------
                         required time                          9.465    
                         arrival time                          -5.276    
  -------------------------------------------------------------------
                         slack                                  4.188    

Slack (MET) :             4.218ns  (required time - arrival time)
  Source:                 u_relu_activation/out_valid_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axis_tvalid
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.993ns  (logic 1.028ns (51.585%)  route 0.965ns (48.415%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -3.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    3.253ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.477     0.477 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.477    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.477 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.145     0.622    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.047     0.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=9834, unplaced)      2.584     3.253    u_relu_activation/CLK
                         FDRE                                         r  u_relu_activation/out_valid_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.135     3.388 r  u_relu_activation/out_valid_reg_reg/Q
                         net (fo=7, unplaced)         0.965     4.353    m_axis_tvalid_OBUF
                                                                      r  m_axis_tvalid_OBUF_inst/I
                         OBUF (Prop_OBUF_I_O)         0.893     5.246 r  m_axis_tvalid_OBUF_inst/O
                         net (fo=0)                   0.000     5.246    m_axis_tvalid
                                                                      r  m_axis_tvalid (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -0.500     9.465    
  -------------------------------------------------------------------
                         required time                          9.465    
                         arrival time                          -5.246    
  -------------------------------------------------------------------
                         slack                                  4.218    

Slack (MET) :             4.243ns  (required time - arrival time)
  Source:                 u_relu_activation/out_data_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axis_tdata[0]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.968ns  (logic 1.028ns (52.241%)  route 0.940ns (47.759%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -3.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    3.253ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.477     0.477 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.477    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.477 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.145     0.622    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.047     0.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=9834, unplaced)      2.584     3.253    u_relu_activation/CLK
                         FDRE                                         r  u_relu_activation/out_data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.135     3.388 r  u_relu_activation/out_data_reg_reg[0]/Q
                         net (fo=1, unplaced)         0.940     4.328    m_axis_tdata_OBUF[0]
                                                                      r  m_axis_tdata_OBUF[0]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.893     5.221 r  m_axis_tdata_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.221    m_axis_tdata[0]
                                                                      r  m_axis_tdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -0.500     9.465    
  -------------------------------------------------------------------
                         required time                          9.465    
                         arrival time                          -5.221    
  -------------------------------------------------------------------
                         slack                                  4.243    

Slack (MET) :             4.243ns  (required time - arrival time)
  Source:                 u_relu_activation/out_data_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axis_tdata[10]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.968ns  (logic 1.028ns (52.241%)  route 0.940ns (47.759%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -3.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    3.253ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.477     0.477 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.477    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.477 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.145     0.622    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.047     0.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=9834, unplaced)      2.584     3.253    u_relu_activation/CLK
                         FDRE                                         r  u_relu_activation/out_data_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.135     3.388 r  u_relu_activation/out_data_reg_reg[10]/Q
                         net (fo=1, unplaced)         0.940     4.328    m_axis_tdata_OBUF[10]
                                                                      r  m_axis_tdata_OBUF[10]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.893     5.221 r  m_axis_tdata_OBUF[10]_inst/O
                         net (fo=0)                   0.000     5.221    m_axis_tdata[10]
                                                                      r  m_axis_tdata[10] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -0.500     9.465    
  -------------------------------------------------------------------
                         required time                          9.465    
                         arrival time                          -5.221    
  -------------------------------------------------------------------
                         slack                                  4.243    

Slack (MET) :             4.243ns  (required time - arrival time)
  Source:                 u_relu_activation/out_data_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axis_tdata[11]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.968ns  (logic 1.028ns (52.241%)  route 0.940ns (47.759%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -3.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    3.253ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.477     0.477 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.477    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.477 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.145     0.622    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.047     0.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=9834, unplaced)      2.584     3.253    u_relu_activation/CLK
                         FDRE                                         r  u_relu_activation/out_data_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.135     3.388 r  u_relu_activation/out_data_reg_reg[11]/Q
                         net (fo=1, unplaced)         0.940     4.328    m_axis_tdata_OBUF[11]
                                                                      r  m_axis_tdata_OBUF[11]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.893     5.221 r  m_axis_tdata_OBUF[11]_inst/O
                         net (fo=0)                   0.000     5.221    m_axis_tdata[11]
                                                                      r  m_axis_tdata[11] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -0.500     9.465    
  -------------------------------------------------------------------
                         required time                          9.465    
                         arrival time                          -5.221    
  -------------------------------------------------------------------
                         slack                                  4.243    

Slack (MET) :             4.243ns  (required time - arrival time)
  Source:                 u_relu_activation/out_data_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axis_tdata[12]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.968ns  (logic 1.028ns (52.241%)  route 0.940ns (47.759%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -3.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    3.253ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.477     0.477 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.477    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.477 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.145     0.622    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.047     0.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=9834, unplaced)      2.584     3.253    u_relu_activation/CLK
                         FDRE                                         r  u_relu_activation/out_data_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.135     3.388 r  u_relu_activation/out_data_reg_reg[12]/Q
                         net (fo=1, unplaced)         0.940     4.328    m_axis_tdata_OBUF[12]
                                                                      r  m_axis_tdata_OBUF[12]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.893     5.221 r  m_axis_tdata_OBUF[12]_inst/O
                         net (fo=0)                   0.000     5.221    m_axis_tdata[12]
                                                                      r  m_axis_tdata[12] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -0.500     9.465    
  -------------------------------------------------------------------
                         required time                          9.465    
                         arrival time                          -5.221    
  -------------------------------------------------------------------
                         slack                                  4.243    

Slack (MET) :             4.243ns  (required time - arrival time)
  Source:                 u_relu_activation/out_data_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axis_tdata[13]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.968ns  (logic 1.028ns (52.241%)  route 0.940ns (47.759%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -3.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    3.253ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.477     0.477 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.477    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.477 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.145     0.622    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.047     0.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=9834, unplaced)      2.584     3.253    u_relu_activation/CLK
                         FDRE                                         r  u_relu_activation/out_data_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.135     3.388 r  u_relu_activation/out_data_reg_reg[13]/Q
                         net (fo=1, unplaced)         0.940     4.328    m_axis_tdata_OBUF[13]
                                                                      r  m_axis_tdata_OBUF[13]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.893     5.221 r  m_axis_tdata_OBUF[13]_inst/O
                         net (fo=0)                   0.000     5.221    m_axis_tdata[13]
                                                                      r  m_axis_tdata[13] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -0.500     9.465    
  -------------------------------------------------------------------
                         required time                          9.465    
                         arrival time                          -5.221    
  -------------------------------------------------------------------
                         slack                                  4.243    

Slack (MET) :             4.243ns  (required time - arrival time)
  Source:                 u_relu_activation/out_data_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            m_axis_tdata[14]
                            (output port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        1.968ns  (logic 1.028ns (52.241%)  route 0.940ns (47.759%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -3.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 10.000 - 10.000 ) 
    Source Clock Delay      (SCD):    3.253ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.477     0.477 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.477    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.477 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.145     0.622    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.047     0.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=9834, unplaced)      2.584     3.253    u_relu_activation/CLK
                         FDRE                                         r  u_relu_activation/out_data_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_FDRE_C_Q)         0.135     3.388 r  u_relu_activation/out_data_reg_reg[14]/Q
                         net (fo=1, unplaced)         0.940     4.328    m_axis_tdata_OBUF[14]
                                                                      r  m_axis_tdata_OBUF[14]_inst/I
                         OBUF (Prop_OBUF_I_O)         0.893     5.221 r  m_axis_tdata_OBUF[14]_inst/O
                         net (fo=0)                   0.000     5.221    m_axis_tdata[14]
                                                                      r  m_axis_tdata[14] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                         clock pessimism              0.000    10.000    
                         clock uncertainty           -0.035     9.965    
                         output delay                -0.500     9.465    
  -------------------------------------------------------------------
                         required time                          9.465    
                         arrival time                          -5.221    
  -------------------------------------------------------------------
                         slack                                  4.243    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.100ns  (arrival time - required time)
  Source:                 w_addr_i[0]
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_wmem_hidden/w_addr_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.211ns (27.427%)  route 0.558ns (72.573%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        3.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.253ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.500     0.500    
                                                      0.000     0.500 r  w_addr_i[0] (IN)
                         net (fo=0)                   0.000     0.500    w_addr_i_IBUF[0]_inst/I
                                                                      r  w_addr_i_IBUF[0]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.211     0.711 r  w_addr_i_IBUF[0]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.711    w_addr_i_IBUF[0]_inst/OUT
                                                                      r  w_addr_i_IBUF[0]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.711 r  w_addr_i_IBUF[0]_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.558     1.269    u_wmem_hidden/w_addr_reg_reg[14]_0[0]
                         FDRE                                         r  u_wmem_hidden/w_addr_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.477     0.477 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.477    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.477 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.145     0.622    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.047     0.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=9834, unplaced)      2.584     3.253    u_wmem_hidden/CLK
                         FDRE                                         r  u_wmem_hidden/w_addr_reg_reg[0]/C
                         clock pessimism              0.000     3.253    
                         FDRE (Hold_FDRE_C_D)         0.116     3.369    u_wmem_hidden/w_addr_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.369    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                 -2.100    

Slack (VIOLATED) :        -2.100ns  (arrival time - required time)
  Source:                 w_addr_h[2]
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_wmem_hidden/w_addr_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.211ns (27.427%)  route 0.558ns (72.573%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        3.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.253ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.500     0.500    
                                                      0.000     0.500 r  w_addr_h[2] (IN)
                         net (fo=0)                   0.000     0.500    w_addr_h_IBUF[2]_inst/I
                                                                      r  w_addr_h_IBUF[2]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.211     0.711 r  w_addr_h_IBUF[2]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.711    w_addr_h_IBUF[2]_inst/OUT
                                                                      r  w_addr_h_IBUF[2]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.711 r  w_addr_h_IBUF[2]_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.558     1.269    u_wmem_hidden/w_addr_reg_reg[14]_0[10]
                         FDRE                                         r  u_wmem_hidden/w_addr_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.477     0.477 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.477    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.477 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.145     0.622    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.047     0.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=9834, unplaced)      2.584     3.253    u_wmem_hidden/CLK
                         FDRE                                         r  u_wmem_hidden/w_addr_reg_reg[10]/C
                         clock pessimism              0.000     3.253    
                         FDRE (Hold_FDRE_C_D)         0.116     3.369    u_wmem_hidden/w_addr_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -3.369    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                 -2.100    

Slack (VIOLATED) :        -2.100ns  (arrival time - required time)
  Source:                 w_addr_h[3]
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_wmem_hidden/w_addr_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.211ns (27.427%)  route 0.558ns (72.573%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        3.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.253ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.500     0.500    
                                                      0.000     0.500 r  w_addr_h[3] (IN)
                         net (fo=0)                   0.000     0.500    w_addr_h_IBUF[3]_inst/I
                                                                      r  w_addr_h_IBUF[3]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.211     0.711 r  w_addr_h_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.711    w_addr_h_IBUF[3]_inst/OUT
                                                                      r  w_addr_h_IBUF[3]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.711 r  w_addr_h_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.558     1.269    u_wmem_hidden/w_addr_reg_reg[14]_0[11]
                         FDRE                                         r  u_wmem_hidden/w_addr_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.477     0.477 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.477    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.477 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.145     0.622    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.047     0.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=9834, unplaced)      2.584     3.253    u_wmem_hidden/CLK
                         FDRE                                         r  u_wmem_hidden/w_addr_reg_reg[11]/C
                         clock pessimism              0.000     3.253    
                         FDRE (Hold_FDRE_C_D)         0.116     3.369    u_wmem_hidden/w_addr_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -3.369    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                 -2.100    

Slack (VIOLATED) :        -2.100ns  (arrival time - required time)
  Source:                 w_addr_h[4]
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_wmem_hidden/w_addr_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.211ns (27.427%)  route 0.558ns (72.573%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        3.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.253ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.500     0.500    
                                                      0.000     0.500 r  w_addr_h[4] (IN)
                         net (fo=0)                   0.000     0.500    w_addr_h_IBUF[4]_inst/I
                                                                      r  w_addr_h_IBUF[4]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.211     0.711 r  w_addr_h_IBUF[4]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.711    w_addr_h_IBUF[4]_inst/OUT
                                                                      r  w_addr_h_IBUF[4]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.711 r  w_addr_h_IBUF[4]_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.558     1.269    u_wmem_hidden/w_addr_reg_reg[14]_0[12]
                         FDRE                                         r  u_wmem_hidden/w_addr_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.477     0.477 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.477    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.477 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.145     0.622    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.047     0.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=9834, unplaced)      2.584     3.253    u_wmem_hidden/CLK
                         FDRE                                         r  u_wmem_hidden/w_addr_reg_reg[12]/C
                         clock pessimism              0.000     3.253    
                         FDRE (Hold_FDRE_C_D)         0.116     3.369    u_wmem_hidden/w_addr_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -3.369    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                 -2.100    

Slack (VIOLATED) :        -2.100ns  (arrival time - required time)
  Source:                 w_addr_h[5]
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_wmem_hidden/w_addr_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.211ns (27.427%)  route 0.558ns (72.573%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        3.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.253ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.500     0.500    
                                                      0.000     0.500 r  w_addr_h[5] (IN)
                         net (fo=0)                   0.000     0.500    w_addr_h_IBUF[5]_inst/I
                                                                      r  w_addr_h_IBUF[5]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.211     0.711 r  w_addr_h_IBUF[5]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.711    w_addr_h_IBUF[5]_inst/OUT
                                                                      r  w_addr_h_IBUF[5]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.711 r  w_addr_h_IBUF[5]_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.558     1.269    u_wmem_hidden/w_addr_reg_reg[14]_0[13]
                         FDRE                                         r  u_wmem_hidden/w_addr_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.477     0.477 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.477    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.477 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.145     0.622    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.047     0.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=9834, unplaced)      2.584     3.253    u_wmem_hidden/CLK
                         FDRE                                         r  u_wmem_hidden/w_addr_reg_reg[13]/C
                         clock pessimism              0.000     3.253    
                         FDRE (Hold_FDRE_C_D)         0.116     3.369    u_wmem_hidden/w_addr_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -3.369    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                 -2.100    

Slack (VIOLATED) :        -2.100ns  (arrival time - required time)
  Source:                 w_addr_h[6]
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_wmem_hidden/w_addr_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.211ns (27.427%)  route 0.558ns (72.573%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        3.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.253ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.500     0.500    
                                                      0.000     0.500 r  w_addr_h[6] (IN)
                         net (fo=0)                   0.000     0.500    w_addr_h_IBUF[6]_inst/I
                                                                      r  w_addr_h_IBUF[6]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.211     0.711 r  w_addr_h_IBUF[6]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.711    w_addr_h_IBUF[6]_inst/OUT
                                                                      r  w_addr_h_IBUF[6]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.711 r  w_addr_h_IBUF[6]_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.558     1.269    u_wmem_hidden/w_addr_reg_reg[14]_0[14]
                         FDRE                                         r  u_wmem_hidden/w_addr_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.477     0.477 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.477    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.477 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.145     0.622    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.047     0.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=9834, unplaced)      2.584     3.253    u_wmem_hidden/CLK
                         FDRE                                         r  u_wmem_hidden/w_addr_reg_reg[14]/C
                         clock pessimism              0.000     3.253    
                         FDRE (Hold_FDRE_C_D)         0.116     3.369    u_wmem_hidden/w_addr_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.369    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                 -2.100    

Slack (VIOLATED) :        -2.100ns  (arrival time - required time)
  Source:                 w_addr_i[1]
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_wmem_hidden/w_addr_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.211ns (27.427%)  route 0.558ns (72.573%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        3.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.253ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.500     0.500    
                                                      0.000     0.500 r  w_addr_i[1] (IN)
                         net (fo=0)                   0.000     0.500    w_addr_i_IBUF[1]_inst/I
                                                                      r  w_addr_i_IBUF[1]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.211     0.711 r  w_addr_i_IBUF[1]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.711    w_addr_i_IBUF[1]_inst/OUT
                                                                      r  w_addr_i_IBUF[1]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.711 r  w_addr_i_IBUF[1]_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.558     1.269    u_wmem_hidden/w_addr_reg_reg[14]_0[1]
                         FDRE                                         r  u_wmem_hidden/w_addr_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.477     0.477 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.477    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.477 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.145     0.622    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.047     0.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=9834, unplaced)      2.584     3.253    u_wmem_hidden/CLK
                         FDRE                                         r  u_wmem_hidden/w_addr_reg_reg[1]/C
                         clock pessimism              0.000     3.253    
                         FDRE (Hold_FDRE_C_D)         0.116     3.369    u_wmem_hidden/w_addr_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.369    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                 -2.100    

Slack (VIOLATED) :        -2.100ns  (arrival time - required time)
  Source:                 w_addr_i[2]
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_wmem_hidden/w_addr_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.211ns (27.427%)  route 0.558ns (72.573%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        3.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.253ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.500     0.500    
                                                      0.000     0.500 r  w_addr_i[2] (IN)
                         net (fo=0)                   0.000     0.500    w_addr_i_IBUF[2]_inst/I
                                                                      r  w_addr_i_IBUF[2]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.211     0.711 r  w_addr_i_IBUF[2]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.711    w_addr_i_IBUF[2]_inst/OUT
                                                                      r  w_addr_i_IBUF[2]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.711 r  w_addr_i_IBUF[2]_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.558     1.269    u_wmem_hidden/w_addr_reg_reg[14]_0[2]
                         FDRE                                         r  u_wmem_hidden/w_addr_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.477     0.477 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.477    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.477 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.145     0.622    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.047     0.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=9834, unplaced)      2.584     3.253    u_wmem_hidden/CLK
                         FDRE                                         r  u_wmem_hidden/w_addr_reg_reg[2]/C
                         clock pessimism              0.000     3.253    
                         FDRE (Hold_FDRE_C_D)         0.116     3.369    u_wmem_hidden/w_addr_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.369    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                 -2.100    

Slack (VIOLATED) :        -2.100ns  (arrival time - required time)
  Source:                 w_addr_i[3]
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_wmem_hidden/w_addr_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.211ns (27.427%)  route 0.558ns (72.573%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        3.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.253ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.500     0.500    
                                                      0.000     0.500 r  w_addr_i[3] (IN)
                         net (fo=0)                   0.000     0.500    w_addr_i_IBUF[3]_inst/I
                                                                      r  w_addr_i_IBUF[3]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.211     0.711 r  w_addr_i_IBUF[3]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.711    w_addr_i_IBUF[3]_inst/OUT
                                                                      r  w_addr_i_IBUF[3]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.711 r  w_addr_i_IBUF[3]_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.558     1.269    u_wmem_hidden/w_addr_reg_reg[14]_0[3]
                         FDRE                                         r  u_wmem_hidden/w_addr_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.477     0.477 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.477    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.477 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.145     0.622    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.047     0.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=9834, unplaced)      2.584     3.253    u_wmem_hidden/CLK
                         FDRE                                         r  u_wmem_hidden/w_addr_reg_reg[3]/C
                         clock pessimism              0.000     3.253    
                         FDRE (Hold_FDRE_C_D)         0.116     3.369    u_wmem_hidden/w_addr_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.369    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                 -2.100    

Slack (VIOLATED) :        -2.100ns  (arrival time - required time)
  Source:                 w_addr_i[4]
                            (input port clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_wmem_hidden/w_addr_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.211ns (27.427%)  route 0.558ns (72.573%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            0.500ns
  Clock Path Skew:        3.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.253ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                         input delay                  0.500     0.500    
                                                      0.000     0.500 r  w_addr_i[4] (IN)
                         net (fo=0)                   0.000     0.500    w_addr_i_IBUF[4]_inst/I
                                                                      r  w_addr_i_IBUF[4]_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.211     0.711 r  w_addr_i_IBUF[4]_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.711    w_addr_i_IBUF[4]_inst/OUT
                                                                      r  w_addr_i_IBUF[4]_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.711 r  w_addr_i_IBUF[4]_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.558     1.269    u_wmem_hidden/w_addr_reg_reg[14]_0[4]
                         FDRE                                         r  u_wmem_hidden/w_addr_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
                                                                      r  clk_IBUF_inst/INBUF_INST/PAD
                         INBUF (Prop_INBUF_PAD_O)     0.477     0.477 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, unplaced)         0.000     0.477    clk_IBUF_inst/OUT
                                                                      r  clk_IBUF_inst/IBUFCTRL_INST/I
                         IBUFCTRL (Prop_IBUFCTRL_I_O)
                                                      0.000     0.477 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, unplaced)         0.145     0.622    clk_IBUF
                                                                      r  clk_IBUF_BUFG_inst/I
                         BUFGCE (Prop_BUFGCE_I_O)     0.047     0.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=9834, unplaced)      2.584     3.253    u_wmem_hidden/CLK
                         FDRE                                         r  u_wmem_hidden/w_addr_reg_reg[4]/C
                         clock pessimism              0.000     3.253    
                         FDRE (Hold_FDRE_C_D)         0.116     3.369    u_wmem_hidden/w_addr_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.369    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                 -2.100    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            2.173         10.000      7.827                u_wmem_hidden/mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            2.173         10.000      7.827                u_wmem_hidden/mem_reg_bram_1/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            2.173         10.000      7.827                u_wmem_hidden/mem_reg_bram_10/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            2.173         10.000      7.827                u_wmem_hidden/mem_reg_bram_11/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            2.173         10.000      7.827                u_wmem_hidden/mem_reg_bram_12/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            2.173         10.000      7.827                u_wmem_hidden/mem_reg_bram_13/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            2.173         10.000      7.827                u_wmem_hidden/mem_reg_bram_14/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            2.173         10.000      7.827                u_wmem_hidden/mem_reg_bram_2/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            2.173         10.000      7.827                u_wmem_hidden/mem_reg_bram_3/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            2.173         10.000      7.827                u_wmem_hidden/mem_reg_bram_4/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.578         5.000       4.422                u_wmem_hidden/mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.578         5.000       4.422                u_wmem_hidden/mem_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.578         5.000       4.422                u_wmem_hidden/mem_reg_bram_0/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.578         5.000       4.422                u_wmem_hidden/mem_reg_bram_0/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.578         5.000       4.422                u_wmem_hidden/mem_reg_bram_1/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.578         5.000       4.422                u_wmem_hidden/mem_reg_bram_1/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKBWRCLK  n/a            0.578         5.000       4.422                u_wmem_hidden/mem_reg_bram_1/CLKBWRCLK
Low Pulse Width   Fast    RAMB36E2/CLKBWRCLK  n/a            0.578         5.000       4.422                u_wmem_hidden/mem_reg_bram_1/CLKBWRCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.578         5.000       4.422                u_wmem_hidden/mem_reg_bram_10/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.578         5.000       4.422                u_wmem_hidden/mem_reg_bram_10/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.578         5.000       4.422                u_wmem_hidden/mem_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.578         5.000       4.422                u_wmem_hidden/mem_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.578         5.000       4.422                u_wmem_hidden/mem_reg_bram_0/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.578         5.000       4.422                u_wmem_hidden/mem_reg_bram_0/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.578         5.000       4.422                u_wmem_hidden/mem_reg_bram_1/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.578         5.000       4.422                u_wmem_hidden/mem_reg_bram_1/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKBWRCLK  n/a            0.578         5.000       4.422                u_wmem_hidden/mem_reg_bram_1/CLKBWRCLK
High Pulse Width  Fast    RAMB36E2/CLKBWRCLK  n/a            0.578         5.000       4.422                u_wmem_hidden/mem_reg_bram_1/CLKBWRCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.578         5.000       4.422                u_wmem_hidden/mem_reg_bram_10/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.578         5.000       4.422                u_wmem_hidden/mem_reg_bram_10/CLKARDCLK



