$date
	Sat Oct 31 03:27:39 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! Q $end
$var reg 1 " D $end
$var reg 1 # En $end
$var reg 1 $ clk $end
$var reg 1 % reset $end
$scope module a $end
$var wire 1 " D $end
$var wire 1 # En $end
$var wire 1 $ clk $end
$var wire 1 % reset $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x%
x$
x#
x"
x!
$end
#1
0"
0#
0%
0$
#2
0!
1%
1$
#3
1#
0%
0$
#4
1!
1"
1$
#5
0"
0$
#6
0!
1$
#7
1"
0$
#8
1!
1$
#9
0$
#10
0!
0"
1$
#11
0$
#12
1$
#13
0#
0$
#14
1"
1$
#15
0$
#16
1$
