{"sha": "f85c8be78785b2875cd97a4cfabe2d13cf095ae3", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6Zjg1YzhiZTc4Nzg1YjI4NzVjZDk3YTRjZmFiZTJkMTNjZjA5NWFlMw==", "commit": {"author": {"name": "Jim Wilson", "email": "wilson@cygnus.com", "date": "1998-05-19T19:23:09Z"}, "committer": {"name": "Jim Wilson", "email": "wilson@gcc.gnu.org", "date": "1998-05-19T19:23:09Z"}, "message": "Fix Irix6 Mesa compile failure reported by Andy Tai.\n\n\t* config/mips/mips.c (double_memory_operand): Accept any MEM during\n\treload when TARGET_64BIT.\n\nFrom-SVN: r19887", "tree": {"sha": "87fb9a7a1dd54ffcf294f00c30a7dfc0b371c017", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/87fb9a7a1dd54ffcf294f00c30a7dfc0b371c017"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/f85c8be78785b2875cd97a4cfabe2d13cf095ae3", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/f85c8be78785b2875cd97a4cfabe2d13cf095ae3", "html_url": "https://github.com/Rust-GCC/gccrs/commit/f85c8be78785b2875cd97a4cfabe2d13cf095ae3", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/f85c8be78785b2875cd97a4cfabe2d13cf095ae3/comments", "author": null, "committer": null, "parents": [{"sha": "c73912726cd1616376e86af419d32fa333c92e95", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/c73912726cd1616376e86af419d32fa333c92e95", "html_url": "https://github.com/Rust-GCC/gccrs/commit/c73912726cd1616376e86af419d32fa333c92e95"}], "stats": {"total": 16, "additions": 16, "deletions": 0}, "files": [{"sha": "963563503f934cf27e113ba6b4fc815e9ff2da7e", "filename": "gcc/ChangeLog", "status": "modified", "additions": 5, "deletions": 0, "changes": 5, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/f85c8be78785b2875cd97a4cfabe2d13cf095ae3/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/f85c8be78785b2875cd97a4cfabe2d13cf095ae3/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=f85c8be78785b2875cd97a4cfabe2d13cf095ae3", "patch": "@@ -1,3 +1,8 @@\n+Tue May 19 19:08:52 1998  Jim Wilson  <wilson@cygnus.com>\n+\n+\t* config/mips/mips.c (double_memory_operand): Accept any MEM during\n+\treload when TARGET_64BIT.\n+\n Tue May 19 18:21:25 1998  Jim Wilson  <wilson@cygnus.com>\n \n \tFinish incomplete change started by Kenner."}, {"sha": "aad3c81bc5020e122af54c4ca6d655b2fcd85fe9", "filename": "gcc/config/mips/mips.c", "status": "modified", "additions": 11, "deletions": 0, "changes": 11, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/f85c8be78785b2875cd97a4cfabe2d13cf095ae3/gcc%2Fconfig%2Fmips%2Fmips.c", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/f85c8be78785b2875cd97a4cfabe2d13cf095ae3/gcc%2Fconfig%2Fmips%2Fmips.c", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Fmips%2Fmips.c?ref=f85c8be78785b2875cd97a4cfabe2d13cf095ae3", "patch": "@@ -828,6 +828,17 @@ double_memory_operand (op, mode)\n \t  && double_memory_operand (reg_equiv_mem[REGNO (op)], mode))\n \treturn 1;\n \n+      /* All reloaded addresses are valid in TARGET_64BIT mode.  This is\n+\t the same test performed for 'm' in find_reloads.  */\n+\n+      if (reload_in_progress\n+\t  && TARGET_64BIT\n+\t  && (GET_CODE (op) == MEM\n+\t      || (GET_CODE (op) == REG\n+\t\t  && REGNO (op) >= FIRST_PSEUDO_REGISTER\n+\t\t  && reg_renumber[REGNO (op)] < 0)))\n+\treturn 1;\n+\n       if (reload_in_progress\n \t  && TARGET_MIPS16\n \t  && GET_CODE (op) == MEM)"}]}