# Rapid Silicon's Integration for OpenFPGA

Adds features like a Verilog reader to VPR, a Pin assignment checker, encryption of Architecture file...

[![Build Compatibility](https://github.com/RapidSilicon/OpenFPGA_RS2/actions/workflows/build.yml/badge.svg)](https://github.com/RapidSilicon/OpenFPGA_RS2/actions/workflows/build.yml)

Version: see [`VERSION.md`](VERSION.md)

## Compilation

Please ensure checkout all the submodules using

```
make checkout
```

Then, you can compile the codebase using

```
make release
```
