{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1574421851481 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574421851484 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 22 19:24:11 2019 " "Processing started: Fri Nov 22 19:24:11 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574421851484 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574421851484 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off digitalclk -c digitalclk " "Command: quartus_map --read_settings_files=on --write_settings_files=off digitalclk -c digitalclk" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574421851484 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1574421851909 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1574421851909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkbcd.bdf 1 1 " "Found 1 design units, including 1 entities, in source file clkbcd.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 clkBCD " "Found entity 1: clkBCD" {  } { { "clkBCD.bdf" "" { Schematic "C:/Users/user/Desktop/Lab05/clkBCD.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574421858765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574421858765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final.bdf 1 1 " "Found 1 design units, including 1 entities, in source file final.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FINAL " "Found entity 1: FINAL" {  } { { "FINAL.bdf" "" { Schematic "C:/Users/user/Desktop/Lab05/FINAL.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574421858765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574421858765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd6.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bcd6.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BCD6 " "Found entity 1: BCD6" {  } { { "BCD6.bdf" "" { Schematic "C:/Users/user/Desktop/Lab05/BCD6.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574421858781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574421858781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg_7.v 1 1 " "Found 1 design units, including 1 entities, in source file seg_7.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_7 " "Found entity 1: seg_7" {  } { { "seg_7.v" "" { Text "C:/Users/user/Desktop/Lab05/seg_7.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574421858781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574421858781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "freq_div_1khz.v 1 1 " "Found 1 design units, including 1 entities, in source file freq_div_1khz.v" { { "Info" "ISGN_ENTITY_NAME" "1 freq_div_1KHz " "Found entity 1: freq_div_1KHz" {  } { { "freq_div_1KHz.v" "" { Text "C:/Users/user/Desktop/Lab05/freq_div_1KHz.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574421858781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574421858781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pulser.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pulser.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 pulser " "Found entity 1: pulser" {  } { { "pulser.bdf" "" { Schematic "C:/Users/user/Desktop/Lab05/pulser.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574421858781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574421858781 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FINAL " "Elaborating entity \"FINAL\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1574421858812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_7 seg_7:inst21 " "Elaborating entity \"seg_7\" for hierarchy \"seg_7:inst21\"" {  } { { "FINAL.bdf" "inst21" { Schematic "C:/Users/user/Desktop/Lab05/FINAL.bdf" { { 424 752 936 520 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574421858828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD6 BCD6:inst10 " "Elaborating entity \"BCD6\" for hierarchy \"BCD6:inst10\"" {  } { { "FINAL.bdf" "inst10" { Schematic "C:/Users/user/Desktop/Lab05/FINAL.bdf" { { 384 352 496 544 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574421858828 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst12 " "Block or symbol \"AND2\" of instance \"inst12\" overlaps another block or symbol" {  } { { "BCD6.bdf" "" { Schematic "C:/Users/user/Desktop/Lab05/BCD6.bdf" { { 208 712 776 256 "inst12" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1574421858828 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "OR2 inst13 " "Block or symbol \"OR2\" of instance \"inst13\" overlaps another block or symbol" {  } { { "BCD6.bdf" "" { Schematic "C:/Users/user/Desktop/Lab05/BCD6.bdf" { { 176 784 848 224 "inst13" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1574421858828 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "OR2 inst16 " "Block or symbol \"OR2\" of instance \"inst16\" overlaps another block or symbol" {  } { { "BCD6.bdf" "" { Schematic "C:/Users/user/Desktop/Lab05/BCD6.bdf" { { 312 784 848 360 "inst16" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1574421858828 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst18 " "Block or symbol \"AND2\" of instance \"inst18\" overlaps another block or symbol" {  } { { "BCD6.bdf" "" { Schematic "C:/Users/user/Desktop/Lab05/BCD6.bdf" { { 472 712 776 520 "inst18" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1574421858828 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "OR2 inst19 " "Block or symbol \"OR2\" of instance \"inst19\" overlaps another block or symbol" {  } { { "BCD6.bdf" "" { Schematic "C:/Users/user/Desktop/Lab05/BCD6.bdf" { { 440 784 848 488 "inst19" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1574421858828 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst6 " "Block or symbol \"AND2\" of instance \"inst6\" overlaps another block or symbol" {  } { { "BCD6.bdf" "" { Schematic "C:/Users/user/Desktop/Lab05/BCD6.bdf" { { 120 976 1040 168 "inst6" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1574421858828 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst28 " "Block or symbol \"AND2\" of instance \"inst28\" overlaps another block or symbol" {  } { { "BCD6.bdf" "" { Schematic "C:/Users/user/Desktop/Lab05/BCD6.bdf" { { 208 984 1048 256 "inst28" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1574421858828 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst32 " "Block or symbol \"AND2\" of instance \"inst32\" overlaps another block or symbol" {  } { { "BCD6.bdf" "" { Schematic "C:/Users/user/Desktop/Lab05/BCD6.bdf" { { 336 992 1056 384 "inst32" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1574421858828 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst35 " "Block or symbol \"AND2\" of instance \"inst35\" overlaps another block or symbol" {  } { { "BCD6.bdf" "" { Schematic "C:/Users/user/Desktop/Lab05/BCD6.bdf" { { 472 976 1040 520 "inst35" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1574421858828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkBCD clkBCD:inst12 " "Elaborating entity \"clkBCD\" for hierarchy \"clkBCD:inst12\"" {  } { { "FINAL.bdf" "inst12" { Schematic "C:/Users/user/Desktop/Lab05/FINAL.bdf" { { 64 344 488 224 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574421858828 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst12 " "Block or symbol \"AND2\" of instance \"inst12\" overlaps another block or symbol" {  } { { "clkBCD.bdf" "" { Schematic "C:/Users/user/Desktop/Lab05/clkBCD.bdf" { { 312 704 768 360 "inst12" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1574421858828 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "OR2 inst13 " "Block or symbol \"OR2\" of instance \"inst13\" overlaps another block or symbol" {  } { { "clkBCD.bdf" "" { Schematic "C:/Users/user/Desktop/Lab05/clkBCD.bdf" { { 280 776 840 328 "inst13" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1574421858828 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst18 " "Block or symbol \"AND2\" of instance \"inst18\" overlaps another block or symbol" {  } { { "clkBCD.bdf" "" { Schematic "C:/Users/user/Desktop/Lab05/clkBCD.bdf" { { 608 704 768 656 "inst18" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1574421858828 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "OR2 inst19 " "Block or symbol \"OR2\" of instance \"inst19\" overlaps another block or symbol" {  } { { "clkBCD.bdf" "" { Schematic "C:/Users/user/Desktop/Lab05/clkBCD.bdf" { { 576 776 840 624 "inst19" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1574421858828 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst28 " "Block or symbol \"AND2\" of instance \"inst28\" overlaps another block or symbol" {  } { { "clkBCD.bdf" "" { Schematic "C:/Users/user/Desktop/Lab05/clkBCD.bdf" { { 608 984 1048 656 "inst28" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1574421858828 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst32 " "Block or symbol \"AND2\" of instance \"inst32\" overlaps another block or symbol" {  } { { "clkBCD.bdf" "" { Schematic "C:/Users/user/Desktop/Lab05/clkBCD.bdf" { { 512 984 1048 560 "inst32" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1574421858828 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst35 " "Block or symbol \"AND2\" of instance \"inst35\" overlaps another block or symbol" {  } { { "clkBCD.bdf" "" { Schematic "C:/Users/user/Desktop/Lab05/clkBCD.bdf" { { 304 976 1040 352 "inst35" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1574421858828 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst38 " "Block or symbol \"AND2\" of instance \"inst38\" overlaps another block or symbol" {  } { { "clkBCD.bdf" "" { Schematic "C:/Users/user/Desktop/Lab05/clkBCD.bdf" { { 216 976 1040 264 "inst38" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1574421858828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pulser pulser:inst11 " "Elaborating entity \"pulser\" for hierarchy \"pulser:inst11\"" {  } { { "FINAL.bdf" "inst11" { Schematic "C:/Users/user/Desktop/Lab05/FINAL.bdf" { { 32 -104 24 288 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574421858828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_div_1KHz freq_div_1KHz:inst6 " "Elaborating entity \"freq_div_1KHz\" for hierarchy \"freq_div_1KHz:inst6\"" {  } { { "FINAL.bdf" "inst6" { Schematic "C:/Users/user/Desktop/Lab05/FINAL.bdf" { { 1032 -336 -192 1128 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574421858828 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 freq_div_1KHz.v(103) " "Verilog HDL assignment warning at freq_div_1KHz.v(103): truncated value with size 32 to match size of target (28)" {  } { { "freq_div_1KHz.v" "" { Text "C:/Users/user/Desktop/Lab05/freq_div_1KHz.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574421858828 "|FINAL|freq_div_1KHz:inst6"}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BCD6:inst10\|inst23 BCD6:inst10\|inst23~_emulated BCD6:inst10\|inst23~1 " "Register \"BCD6:inst10\|inst23\" is converted into an equivalent circuit using register \"BCD6:inst10\|inst23~_emulated\" and latch \"BCD6:inst10\|inst23~1\"" {  } { { "BCD6.bdf" "" { Schematic "C:/Users/user/Desktop/Lab05/BCD6.bdf" { { 24 1200 1264 104 "inst23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1574421859172 "|FINAL|BCD6:inst10|inst23"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BCD6:inst10\|inst24 BCD6:inst10\|inst24~_emulated BCD6:inst10\|inst24~1 " "Register \"BCD6:inst10\|inst24\" is converted into an equivalent circuit using register \"BCD6:inst10\|inst24~_emulated\" and latch \"BCD6:inst10\|inst24~1\"" {  } { { "BCD6.bdf" "" { Schematic "C:/Users/user/Desktop/Lab05/BCD6.bdf" { { 176 1200 1264 256 "inst24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1574421859172 "|FINAL|BCD6:inst10|inst24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BCD6:inst10\|inst25 BCD6:inst10\|inst25~_emulated BCD6:inst10\|inst25~1 " "Register \"BCD6:inst10\|inst25\" is converted into an equivalent circuit using register \"BCD6:inst10\|inst25~_emulated\" and latch \"BCD6:inst10\|inst25~1\"" {  } { { "BCD6.bdf" "" { Schematic "C:/Users/user/Desktop/Lab05/BCD6.bdf" { { 312 1200 1264 392 "inst25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1574421859172 "|FINAL|BCD6:inst10|inst25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BCD6:inst10\|inst26 BCD6:inst10\|inst26~_emulated BCD6:inst10\|inst26~1 " "Register \"BCD6:inst10\|inst26\" is converted into an equivalent circuit using register \"BCD6:inst10\|inst26~_emulated\" and latch \"BCD6:inst10\|inst26~1\"" {  } { { "BCD6.bdf" "" { Schematic "C:/Users/user/Desktop/Lab05/BCD6.bdf" { { 440 1200 1264 520 "inst26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1574421859172 "|FINAL|BCD6:inst10|inst26"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BCD6:inst8\|inst23 BCD6:inst8\|inst23~_emulated BCD6:inst8\|inst23~1 " "Register \"BCD6:inst8\|inst23\" is converted into an equivalent circuit using register \"BCD6:inst8\|inst23~_emulated\" and latch \"BCD6:inst8\|inst23~1\"" {  } { { "BCD6.bdf" "" { Schematic "C:/Users/user/Desktop/Lab05/BCD6.bdf" { { 24 1200 1264 104 "inst23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1574421859172 "|FINAL|BCD6:inst8|inst23"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BCD6:inst8\|inst24 BCD6:inst8\|inst24~_emulated BCD6:inst8\|inst24~1 " "Register \"BCD6:inst8\|inst24\" is converted into an equivalent circuit using register \"BCD6:inst8\|inst24~_emulated\" and latch \"BCD6:inst8\|inst24~1\"" {  } { { "BCD6.bdf" "" { Schematic "C:/Users/user/Desktop/Lab05/BCD6.bdf" { { 176 1200 1264 256 "inst24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1574421859172 "|FINAL|BCD6:inst8|inst24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BCD6:inst8\|inst25 BCD6:inst8\|inst25~_emulated BCD6:inst8\|inst25~1 " "Register \"BCD6:inst8\|inst25\" is converted into an equivalent circuit using register \"BCD6:inst8\|inst25~_emulated\" and latch \"BCD6:inst8\|inst25~1\"" {  } { { "BCD6.bdf" "" { Schematic "C:/Users/user/Desktop/Lab05/BCD6.bdf" { { 312 1200 1264 392 "inst25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1574421859172 "|FINAL|BCD6:inst8|inst25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "BCD6:inst8\|inst26 BCD6:inst8\|inst26~_emulated BCD6:inst8\|inst26~1 " "Register \"BCD6:inst8\|inst26\" is converted into an equivalent circuit using register \"BCD6:inst8\|inst26~_emulated\" and latch \"BCD6:inst8\|inst26~1\"" {  } { { "BCD6.bdf" "" { Schematic "C:/Users/user/Desktop/Lab05/BCD6.bdf" { { 440 1200 1264 520 "inst26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1574421859172 "|FINAL|BCD6:inst8|inst26"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clkBCD:inst12\|inst23 clkBCD:inst12\|inst23~_emulated clkBCD:inst12\|inst23~1 " "Register \"clkBCD:inst12\|inst23\" is converted into an equivalent circuit using register \"clkBCD:inst12\|inst23~_emulated\" and latch \"clkBCD:inst12\|inst23~1\"" {  } { { "clkBCD.bdf" "" { Schematic "C:/Users/user/Desktop/Lab05/clkBCD.bdf" { { 128 1208 1272 208 "inst23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1574421859172 "|FINAL|clkBCD:inst12|inst23"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clkBCD:inst12\|inst24 clkBCD:inst12\|inst24~_emulated clkBCD:inst12\|inst24~1 " "Register \"clkBCD:inst12\|inst24\" is converted into an equivalent circuit using register \"clkBCD:inst12\|inst24~_emulated\" and latch \"clkBCD:inst12\|inst24~1\"" {  } { { "clkBCD.bdf" "" { Schematic "C:/Users/user/Desktop/Lab05/clkBCD.bdf" { { 264 1208 1272 344 "inst24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1574421859172 "|FINAL|clkBCD:inst12|inst24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clkBCD:inst12\|inst25 clkBCD:inst12\|inst25~_emulated clkBCD:inst12\|inst25~1 " "Register \"clkBCD:inst12\|inst25\" is converted into an equivalent circuit using register \"clkBCD:inst12\|inst25~_emulated\" and latch \"clkBCD:inst12\|inst25~1\"" {  } { { "clkBCD.bdf" "" { Schematic "C:/Users/user/Desktop/Lab05/clkBCD.bdf" { { 416 1208 1272 496 "inst25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1574421859172 "|FINAL|clkBCD:inst12|inst25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clkBCD:inst12\|inst26 clkBCD:inst12\|inst26~_emulated clkBCD:inst12\|inst26~1 " "Register \"clkBCD:inst12\|inst26\" is converted into an equivalent circuit using register \"clkBCD:inst12\|inst26~_emulated\" and latch \"clkBCD:inst12\|inst26~1\"" {  } { { "clkBCD.bdf" "" { Schematic "C:/Users/user/Desktop/Lab05/clkBCD.bdf" { { 576 1208 1272 656 "inst26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1574421859172 "|FINAL|clkBCD:inst12|inst26"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clkBCD:inst\|inst23 clkBCD:inst\|inst23~_emulated clkBCD:inst\|inst23~1 " "Register \"clkBCD:inst\|inst23\" is converted into an equivalent circuit using register \"clkBCD:inst\|inst23~_emulated\" and latch \"clkBCD:inst\|inst23~1\"" {  } { { "clkBCD.bdf" "" { Schematic "C:/Users/user/Desktop/Lab05/clkBCD.bdf" { { 128 1208 1272 208 "inst23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1574421859172 "|FINAL|clkBCD:inst|inst23"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clkBCD:inst\|inst24 clkBCD:inst\|inst24~_emulated clkBCD:inst\|inst24~1 " "Register \"clkBCD:inst\|inst24\" is converted into an equivalent circuit using register \"clkBCD:inst\|inst24~_emulated\" and latch \"clkBCD:inst\|inst24~1\"" {  } { { "clkBCD.bdf" "" { Schematic "C:/Users/user/Desktop/Lab05/clkBCD.bdf" { { 264 1208 1272 344 "inst24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1574421859172 "|FINAL|clkBCD:inst|inst24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clkBCD:inst\|inst25 clkBCD:inst\|inst25~_emulated clkBCD:inst\|inst25~1 " "Register \"clkBCD:inst\|inst25\" is converted into an equivalent circuit using register \"clkBCD:inst\|inst25~_emulated\" and latch \"clkBCD:inst\|inst25~1\"" {  } { { "clkBCD.bdf" "" { Schematic "C:/Users/user/Desktop/Lab05/clkBCD.bdf" { { 416 1208 1272 496 "inst25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1574421859172 "|FINAL|clkBCD:inst|inst25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clkBCD:inst\|inst26 clkBCD:inst\|inst26~_emulated clkBCD:inst\|inst26~1 " "Register \"clkBCD:inst\|inst26\" is converted into an equivalent circuit using register \"clkBCD:inst\|inst26~_emulated\" and latch \"clkBCD:inst\|inst26~1\"" {  } { { "clkBCD.bdf" "" { Schematic "C:/Users/user/Desktop/Lab05/clkBCD.bdf" { { 576 1208 1272 656 "inst26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1574421859172 "|FINAL|clkBCD:inst|inst26"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1574421859172 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1574421859250 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1574421859671 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574421859671 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "258 " "Implemented 258 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1574421859718 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1574421859718 ""} { "Info" "ICUT_CUT_TM_LCELLS" "210 " "Implemented 210 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1574421859718 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1574421859718 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4791 " "Peak virtual memory: 4791 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574421859750 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 22 19:24:19 2019 " "Processing ended: Fri Nov 22 19:24:19 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574421859750 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574421859750 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574421859750 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1574421859750 ""}
