# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../FIFO-DMA.gen/sources_1/bd/mic_dma/ipshared/ec67/hdl" --include "../../../../FIFO-DMA.gen/sources_1/bd/mic_dma/ipshared/8391/hdl" --include "../../../../FIFO-DMA.gen/sources_1/bd/mic_dma/ipshared/f0b6/hdl/verilog" --include "../../../../FIFO-DMA.gen/sources_1/bd/mic_dma/ipshared/0127/hdl/verilog" --include "../../../../FIFO-DMA.gen/sources_1/bd/mic_dma/ipshared/434f/hdl" --include "../../../../FIFO-DMA.gen/sources_1/bd/sim_mic_dma/ipshared/434f/hdl" --include "C:/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../FIFO-DMA.srcs/sources_1/new/clk_div.v" \
"../../../../FIFO-DMA.srcs/sources_1/new/mic_sampler.v" \
"../../../../FIFO-DMA.ip_user_files/bd/sim_mic_dma/ip/sim_mic_dma_axis_data_fifo_0_0_1/sim/sim_mic_dma_axis_data_fifo_0_0.v" \
"../../../../FIFO-DMA.ip_user_files/bd/sim_mic_dma/ip/sim_mic_dma_mic_sampler_0_0_1/sim/sim_mic_dma_mic_sampler_0_0.v" \
"../../../../FIFO-DMA.ip_user_files/bd/sim_mic_dma/sim/sim_mic_dma.v" \
"../../../../FIFO-DMA.gen/sources_1/bd/sim_mic_dma/hdl/sim_mic_dma_wrapper.v" \
"../../../../FIFO-DMA.srcs/sim_1/new/tb_mic_sampler.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
