ePixBoard:
  enable: 'True'
  forceWrite: 'False'
  dataWriter:
    enable: 'True'
    dataFile: ''
    open: 'False'
    bufferSize: '0'
    maxFileSize: '0'
  hrFPGA:
    enable: 'True'
    AxiVersion:
      enable: 'True'
      ScratchPad: '0x0'
      FpgaReloadHalt: '0x0'
      FpgaReload: '0x0'
      FpgaReloadAddress: '0x0'
      UserReset: '0x1'
    HrPrototypeFpgaRegisters:
      enable: 'True'
      Version: '0x10001'
      GlblRstPolarity: 'True'
      GlblRstDelay: '0x0'
      GlblRstWidth: '0x0'
      AcqPolarity: 'False'
      AcqDelay1: '0x1'
      AcqWidth1: '0xa'
      AcqDelay2: '0x0'
      AcqWidth2: '0x0'
      TpulsePolarity: 'False'
      TpulseDelay: '0x0'
      TpulseWidth: '0x0'
      StartPolarity: 'False'
      StartDelay: '0x0'
      StartWidth: '0x0'
      PPbePolarity: 'False'
      PPbeDelay: '0x0'
      PPbeWidth: '0x0'
      PpmatPolarity: 'False'
      PpmatDelay: '0x0'
      PpmatWidth: '0x0'
      SyncPolarity: 'False'
      SyncDelay: '0x0'
      SyncWidth: '0x0'
      SaciSyncPolarity: 'False'
      SaciSyncDelay: '0x0'
      SaciSyncWidth: '0x0'
      SR0Polarity: '0x1'
      SR0Delay: '0x0'
      SR0Width: '0x0'
      ResetCounters: 'False'
      DigPwrEnable: 'True'
      AnalogPwrManual: 'True'
      FPGAPwrManualDig: 'True'
      NegPwrEnable: 'True'
      VguardDacSetting: '0x0'
      VBias1DacSetting: '0x0'
      VBias2DacSetting: '0x0'
      VBias3DacSetting: '0x0'
      VocmDacSetting: '0x7d00'
      HRDebugSel1: Asic01DM
      HRDebugSel2: Asic01DM
      AdcClkHalfT: '0x1'
      StartupReq: 'False'
    TriggerRegisters:
      enable: 'True'
      RunTriggerEnable: 'False'
      RunTriggerDelay: '0'
      DaqTriggerEnable: 'False'
      DaqTriggerDelay: '0'
      AutoRunEn: 'False'
      AutoDaqEn: 'False'
      AutoTrigPeriod: '0'
      PgpTrigEn: 'False'
      AcqCountReset: 'False'
    SlowAdcRegisters:
      enable: 'True'
      StreamEn: 'False'
      StreamPeriod: '0'
    HrAdcAsic0:
      enable: 'False'
      shvc_DAC: '0x0'
      PulserSync: 'False'
      Pll_RO_Reset: 'False'
      Pll_Itune: '0x0'
      Pll_KVCO: '0x0'
      Pll_filter1LSB: '0x0'
      Pll_filter1MSB: '0x0'
      Pulser: '0x0'
      pbit: 'False'
      atest: 'False'
      test: 'False'
      sab_test: 'False'
      hrtest: 'False'
      PulserR: 'False'
      DigMon1: '0x0'
      DigMon2: '0x0'
      PulserDac: '0x0'
      MonostPulser: '0x0'
      RefGenB: '0x0'
      Dm1En: 'False'
      Dm2En: 'False'
      emph_bd: '0x0'
      emph_bc: '0x0'
      VRef_DAC: '0x0'
      VRefLow: '0x0'
      TpsMux: '0x0'
      RoMonost: '0x0'
      TpsGr: '0x0'
      Balcony_clk: '0x0'
      PpOcbS2d: 'False'
      Ocb: '0x0'
      Monost: '0x0'
      mTest: 'False'
      Preamp: '0x0'
      S2D_1_b: '0x0'
      Vld1_b: '0x0'
      TS_mux: '0x0'
      TS_clk_sel: 'False'
      CompTH2_DAC: '0x0'
      Vtrim_b: '0x0'
      TC: '0x0'
      S2d: '0x0'
      S2dDacBias: '0x0'
      Tsd_Tser: '0x0'
      Tps_DAC: '0x0'
      PLL_RO_filter2: '0x0'
      PLL_RO_divider: '0x0'
      TestBe: 'False'
      DigRO_disable: 'False'
      DelExec: 'False'
      DelCCKReg: 'False'
      RO_rst_en: 'False'
      SlvdsBit: 'False'
      Pix_Count_T: 'False'
      Pix_Count_Sel: 'False'
      RowStopAddr: '0x0'
      ColStopAddr: '0x0'
      DCycle_DAC: '0x0'
      DCycle_en: 'False'
      DCycle_bypass: 'False'
      Debug_bit: '0x0'
      OSRsel: 'False'
      SecondOrder: 'False'
      DHg: 'False'
      RefGenC: '0x0'
      SDclk_b: '0x0'
      SDrst_b: '0x0'
    HrAdcAsic1:
      enable: 'False'
      shvc_DAC: '0x0'
      PulserSync: 'False'
      Pll_RO_Reset: 'False'
      Pll_Itune: '0x0'
      Pll_KVCO: '0x0'
      Pll_filter1LSB: '0x0'
      Pll_filter1MSB: '0x0'
      Pulser: '0x0'
      pbit: 'False'
      atest: 'False'
      test: 'False'
      sab_test: 'False'
      hrtest: 'False'
      PulserR: 'False'
      DigMon1: '0x0'
      DigMon2: '0x0'
      PulserDac: '0x0'
      MonostPulser: '0x0'
      RefGenB: '0x0'
      Dm1En: 'False'
      Dm2En: 'False'
      emph_bd: '0x0'
      emph_bc: '0x0'
      VRef_DAC: '0x0'
      VRefLow: '0x0'
      TpsMux: '0x0'
      RoMonost: '0x0'
      TpsGr: '0x0'
      Balcony_clk: '0x0'
      PpOcbS2d: 'False'
      Ocb: '0x0'
      Monost: '0x0'
      mTest: 'False'
      Preamp: '0x0'
      S2D_1_b: '0x0'
      Vld1_b: '0x0'
      TS_mux: '0x0'
      TS_clk_sel: 'False'
      CompTH2_DAC: '0x0'
      Vtrim_b: '0x0'
      TC: '0x0'
      S2d: '0x0'
      S2dDacBias: '0x0'
      Tsd_Tser: '0x0'
      Tps_DAC: '0x0'
      PLL_RO_filter2: '0x0'
      PLL_RO_divider: '0x0'
      TestBe: 'False'
      DigRO_disable: 'False'
      DelExec: 'False'
      DelCCKReg: 'False'
      RO_rst_en: 'False'
      SlvdsBit: 'False'
      Pix_Count_T: 'False'
      Pix_Count_Sel: 'False'
      RowStopAddr: '0x0'
      ColStopAddr: '0x0'
      DCycle_DAC: '0x0'
      DCycle_en: 'False'
      DCycle_bypass: 'False'
      Debug_bit: '0x0'
      OSRsel: 'False'
      SecondOrder: 'False'
      DHg: 'False'
      RefGenC: '0x0'
      SDclk_b: '0x0'
      SDrst_b: '0x0'
    Asic0Deserializer:
      enable: 'False'
      Resync: 'False'
    Asic1Deserializer:
      enable: 'False'
      Resync: 'False'
    Asic0PktRegisters:
      enable: 'False'
      TestMode: 'False'
      ResetCounters: 'False'
    Asic1PktRegisters:
      enable: 'False'
      TestMode: 'False'
      ResetCounters: 'False'
    Pgp2bAxi:
      enable: 'False'
      Loopback: '0x0'
      LocData: '0x0'
      LocDataEn: 'False'
      AutoStatus: 'False'
    Ad9249Rdout[1].Adc[0]:
      enable: 'False'
      ChannelDelay[0]: '0x0'
      ChannelDelay[1]: '0x0'
      ChannelDelay[2]: '0x0'
      ChannelDelay[3]: '0x0'
      FrameDelay: '0x0'
    Ad9249Config[1].Adc[0]:
      enable: 'False'
      ExternalPdwnMode: Full Power Down
      InternalPdwnMode: Chip Run
      DutyCycleStabilizer: 'Off'
      ClockDivide: Divide by 1
      ChopMode: 'off'
      DevIndexMask[7:4]: '0x0'
      DevIndexMask[3:0]: '0x0'
      DevIndexMask[DCO:FCO]: '0x0'
      UserTestModeCfg: single
      OutputTestMode: 'Off'
      OffsetAdjust: '0x0'
      OutputInvert: 'False'
      OutputFormat: Offset Binary
    Oscilloscope:
      enable: 'True'
      ArmReg: 'False'
      TrigReg: 'False'
      ScopeEnable: 'False'
      TriggerEdge: Falling
      TriggerChannel: TrigReg
      TriggerMode: Never
      TriggerAdcThresh: '0'
      TriggerHoldoff: '0'
      TriggerOffset: '0'
      TraceLength: '0'
      SkipSamples: '0'
      InputChannelA: 'Off'
      InputChannelB: 'Off'
      TriggerDelay: '0'
    High Speed DAC:
      enable: 'True'
      enabled: 'False'
      run: 'True'
      externalUpdateEn: 'False'
      samplingCounter: '0x220'
      DacValue: '0x6000'
      DacChannel: DAC A & DAC B
    MicroblazeLog:
      enable: 'True'
    MMCM7Registers:
      enable: 'False'
      CLKOUT0PhaseMux: '0'
      CLKOUT0HighTime: '0'
      CLKOUT0LowTime: '0'
      CLKOUT0Frac: '0'
      CLKOUT0FracEn: '0'
      CLKOUT0Edge: '0'
      CLKOUT0NoCount: '0'
      CLKOUT0DelayTime: '0'
      CLKOUT1PhaseMux: '0'
      CLKOUT1HighTime: '0'
      CLKOUT1LowTime: '0'
      CLKOUT1Edge: '0'
      CLKOUT1NoCount: '0'
      CLKOUT1DelayTime: '0'
      CLKOUT2PhaseMux: '0'
      CLKOUT2HighTime: '0'
      CLKOUT2LowTime: '0'
      CLKOUT2Edge: '0'
      CLKOUT2NoCount: '0'
      CLKOUT2DelayTime: '0'
      CLKOUT3PhaseMux: '0'
      CLKOUT3HighTime: '0'
      CLKOUT3LowTime: '0'
      CLKOUT3Edge: '0'
      CLKOUT3NoCount: '0'
      CLKOUT3DelayTime: '0'
      CLKOUT4PhaseMux: '0'
      CLKOUT4HighTime: '0'
      CLKOUT4LowTime: '0'
      CLKOUT4Edge: '0'
      CLKOUT4NoCount: '0'
      CLKOUT4DelayTime: '0'
      CLKOUT5PhaseMux: '0'
      CLKOUT5HighTime: '0'
      CLKOUT5LowTime: '0'
      CLKOUT5Edge: '0'
      CLKOUT5NoCount: '0'
      CLKOUT5DelayTime: '0'
      CLKOUT6PhaseMux: '0'
      CLKOUT6HighTime: '0'
      CLKOUT6LowTime: '0'
      CLKOUT6Edge: '0'
      CLKOUT6NoCount: '0'
      CLKOUT6DelayTime: '0'
  runControl:
    enable: 'True'
    runState: Stopped
    runRate: 1 Hz
    runCount: '0'
