###############################################################
#  Generated by:      Cadence Encounter 14.28-s033_1
#  OS:                Linux x86_64(Host ID Cadence_SERVER)
#  Generated on:      Sun Mar  6 02:49:49 2022
#  Design:            Non_recursive_CIC1
#  Command:           timeDesign -postRoute -hold -pathReports -slackReports -numPaths 50 -prefix Non_recursive_CIC1_postRoute -outDir ../Reports/Timing/timingReports
###############################################################
Path 1: VIOLATED Hold Check with Pin First_Block_H2_z_2/Delay_out1_reg[0]/C 
Endpoint:   First_Block_H2_z_2/Delay_out1_reg[0]/SD (^) checked with  leading 
edge of 'clk'
Beginpoint: In1[0]                                  (^) triggered by  leading 
edge of '@'
Analysis View: MINview
Other End Arrival Time          0.500
+ Hold                         -0.033
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.467
  Arrival Time                  0.237
  Slack Time                   -2.230
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |        Net        |   Cell    | Delay | Arrival | Required | 
     |                                         |       |                   |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------------+-----------+-------+---------+----------| 
     | In1[0]                                  |   ^   | In1[0]            |           |       |   0.000 |    2.230 | 
     | FE_PHC6901_In1_0_/A                     |   ^   | In1[0]            | BUHDX1    | 0.000 |   0.000 |    2.230 | 
     | FE_PHC6901_In1_0_/Q                     |   ^   | FE_PHN6901_In1_0_ | BUHDX1    | 0.059 |   0.059 |    2.289 | 
     | FE_PHC2117_In1_0_/A                     |   ^   | FE_PHN6901_In1_0_ | BUHDX1    | 0.000 |   0.059 |    2.289 | 
     | FE_PHC2117_In1_0_/Q                     |   ^   | FE_PHN2117_In1_0_ | BUHDX1    | 0.066 |   0.125 |    2.355 | 
     | FE_PHC51_In1_0_/A                       |   ^   | FE_PHN2117_In1_0_ | BUHDX1    | 0.000 |   0.125 |    2.355 | 
     | FE_PHC51_In1_0_/Q                       |   ^   | FE_PHN51_In1_0_   | BUHDX1    | 0.112 |   0.237 |    2.467 | 
     | First_Block_H2_z_2/Delay_out1_reg[0]/SD |   ^   | FE_PHN51_In1_0_   | SDFRQHDX1 | 0.000 |   0.237 |    2.467 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                        |       |             |           |       |  Time   |   Time   | 
     |----------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                    |   ^   | clk         |           |       |   0.000 |   -2.230 | 
     | clk__L1_I0/A                           |   ^   | clk         | INHDX12   | 0.003 |   0.003 |   -2.227 | 
     | clk__L1_I0/Q                           |   v   | clk__L1_N0  | INHDX12   | 0.074 |   0.077 |   -2.152 | 
     | clk__L2_I4/A                           |   v   | clk__L1_N0  | BUHDX12   | 0.009 |   0.086 |   -2.144 | 
     | clk__L2_I4/Q                           |   v   | clk__L2_N4  | BUHDX12   | 0.122 |   0.208 |   -2.022 | 
     | clk__L3_I6/A                           |   v   | clk__L2_N4  | INHDX12   | 0.037 |   0.245 |   -1.985 | 
     | clk__L3_I6/Q                           |   ^   | clk__L3_N6  | INHDX12   | 0.094 |   0.339 |   -1.891 | 
     | clk__L4_I18/A                          |   ^   | clk__L3_N6  | INHDX12   | 0.005 |   0.344 |   -1.886 | 
     | clk__L4_I18/Q                          |   v   | clk__L4_N18 | INHDX12   | 0.078 |   0.422 |   -1.808 | 
     | clk__L5_I61/A                          |   v   | clk__L4_N18 | INHDX12   | 0.005 |   0.426 |   -1.803 | 
     | clk__L5_I61/Q                          |   ^   | clk__L5_N61 | INHDX12   | 0.067 |   0.494 |   -1.736 | 
     | First_Block_H2_z_2/Delay_out1_reg[0]/C |   ^   | clk__L5_N61 | SDFRQHDX1 | 0.006 |   0.500 |   -1.730 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Hold Check with Pin First_Block_H2_z_2/Delay_out1_reg[2]/C 
Endpoint:   First_Block_H2_z_2/Delay_out1_reg[2]/SD (^) checked with  leading 
edge of 'clk'
Beginpoint: In1[2]                                  (^) triggered by  leading 
edge of '@'
Analysis View: MINview
Other End Arrival Time          0.491
+ Hold                         -0.032
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.459
  Arrival Time                  0.235
  Slack Time                   -2.224
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |        Net        |   Cell    | Delay | Arrival | Required | 
     |                                         |       |                   |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------------+-----------+-------+---------+----------| 
     | In1[2]                                  |   ^   | In1[2]            |           |       |   0.000 |    2.224 | 
     | FE_PHC6900_In1_2_/A                     |   ^   | In1[2]            | BUHDX1    | 0.000 |   0.000 |    2.224 | 
     | FE_PHC6900_In1_2_/Q                     |   ^   | FE_PHN6900_In1_2_ | BUHDX1    | 0.059 |   0.059 |    2.283 | 
     | FE_PHC2114_In1_2_/A                     |   ^   | FE_PHN6900_In1_2_ | BUHDX1    | 0.000 |   0.059 |    2.283 | 
     | FE_PHC2114_In1_2_/Q                     |   ^   | FE_PHN2114_In1_2_ | BUHDX1    | 0.074 |   0.134 |    2.358 | 
     | FE_PHC53_In1_2_/A                       |   ^   | FE_PHN2114_In1_2_ | BUHDX1    | 0.000 |   0.134 |    2.358 | 
     | FE_PHC53_In1_2_/Q                       |   ^   | FE_PHN53_In1_2_   | BUHDX1    | 0.101 |   0.235 |    2.459 | 
     | First_Block_H2_z_2/Delay_out1_reg[2]/SD |   ^   | FE_PHN53_In1_2_   | SDFRQHDX1 | 0.000 |   0.235 |    2.459 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                        |       |             |           |       |  Time   |   Time   | 
     |----------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                    |   ^   | clk         |           |       |   0.000 |   -2.224 | 
     | clk__L1_I0/A                           |   ^   | clk         | INHDX12   | 0.003 |   0.003 |   -2.221 | 
     | clk__L1_I0/Q                           |   v   | clk__L1_N0  | INHDX12   | 0.074 |   0.077 |   -2.147 | 
     | clk__L2_I5/A                           |   v   | clk__L1_N0  | BUHDX12   | 0.010 |   0.087 |   -2.137 | 
     | clk__L2_I5/Q                           |   v   | clk__L2_N5  | BUHDX12   | 0.123 |   0.210 |   -2.015 | 
     | clk__L3_I7/A                           |   v   | clk__L2_N5  | INHDX12   | 0.030 |   0.240 |   -1.984 | 
     | clk__L3_I7/Q                           |   ^   | clk__L3_N7  | INHDX12   | 0.090 |   0.330 |   -1.894 | 
     | clk__L4_I21/A                          |   ^   | clk__L3_N7  | INHDX12   | 0.004 |   0.334 |   -1.890 | 
     | clk__L4_I21/Q                          |   v   | clk__L4_N21 | INHDX12   | 0.080 |   0.414 |   -1.810 | 
     | clk__L5_I69/A                          |   v   | clk__L4_N21 | INHDX12   | 0.004 |   0.418 |   -1.807 | 
     | clk__L5_I69/Q                          |   ^   | clk__L5_N69 | INHDX12   | 0.070 |   0.488 |   -1.736 | 
     | First_Block_H2_z_2/Delay_out1_reg[2]/C |   ^   | clk__L5_N69 | SDFRQHDX1 | 0.003 |   0.491 |   -1.733 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Hold Check with Pin First_Block_H2_z_2/Delay_out1_reg[7]/C 
Endpoint:   First_Block_H2_z_2/Delay_out1_reg[7]/SD (^) checked with  leading 
edge of 'clk'
Beginpoint: In1[7]                                  (^) triggered by  leading 
edge of '@'
Analysis View: MINview
Other End Arrival Time          0.488
+ Hold                         -0.032
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.456
  Arrival Time                  0.237
  Slack Time                   -2.218
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |        Net        |   Cell    |  Delay | Arrival | Required | 
     |                                         |       |                   |           |        |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------------+-----------+--------+---------+----------| 
     | In1[7]                                  |   ^   | In1[7]            |           |        |   0.000 |    2.218 | 
     | FE_PHC6904_In1_7_/A                     |   ^   | In1[7]            | BUHDX1    | -0.000 |  -0.000 |    2.218 | 
     | FE_PHC6904_In1_7_/Q                     |   ^   | FE_PHN6904_In1_7_ | BUHDX1    |  0.057 |   0.056 |    2.275 | 
     | FE_PHC2112_In1_7_/A                     |   ^   | FE_PHN6904_In1_7_ | BUHDX1    |  0.000 |   0.056 |    2.275 | 
     | FE_PHC2112_In1_7_/Q                     |   ^   | FE_PHN2112_In1_7_ | BUHDX1    |  0.080 |   0.137 |    2.355 | 
     | FE_PHC57_In1_7_/A                       |   ^   | FE_PHN2112_In1_7_ | BUHDX1    |  0.000 |   0.137 |    2.355 | 
     | FE_PHC57_In1_7_/Q                       |   ^   | FE_PHN57_In1_7_   | BUHDX1    |  0.101 |   0.237 |    2.456 | 
     | First_Block_H2_z_2/Delay_out1_reg[7]/SD |   ^   | FE_PHN57_In1_7_   | SDFRQHDX1 |  0.000 |   0.237 |    2.456 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                        |       |             |           |       |  Time   |   Time   | 
     |----------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                    |   ^   | clk         |           |       |   0.000 |   -2.218 | 
     | clk__L1_I0/A                           |   ^   | clk         | INHDX12   | 0.003 |   0.003 |   -2.216 | 
     | clk__L1_I0/Q                           |   v   | clk__L1_N0  | INHDX12   | 0.074 |   0.077 |   -2.141 | 
     | clk__L2_I5/A                           |   v   | clk__L1_N0  | BUHDX12   | 0.010 |   0.087 |   -2.132 | 
     | clk__L2_I5/Q                           |   v   | clk__L2_N5  | BUHDX12   | 0.123 |   0.209 |   -2.009 | 
     | clk__L3_I7/A                           |   v   | clk__L2_N5  | INHDX12   | 0.030 |   0.240 |   -1.978 | 
     | clk__L3_I7/Q                           |   ^   | clk__L3_N7  | INHDX12   | 0.090 |   0.330 |   -1.889 | 
     | clk__L4_I21/A                          |   ^   | clk__L3_N7  | INHDX12   | 0.004 |   0.334 |   -1.885 | 
     | clk__L4_I21/Q                          |   v   | clk__L4_N21 | INHDX12   | 0.080 |   0.414 |   -1.805 | 
     | clk__L5_I70/A                          |   v   | clk__L4_N21 | INHDX12   | 0.004 |   0.418 |   -1.801 | 
     | clk__L5_I70/Q                          |   ^   | clk__L5_N70 | INHDX12   | 0.067 |   0.485 |   -1.733 | 
     | First_Block_H2_z_2/Delay_out1_reg[7]/C |   ^   | clk__L5_N70 | SDFRQHDX1 | 0.002 |   0.487 |   -1.731 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Hold Check with Pin First_Block_H2_z_2/Delay_out1_reg[4]/C 
Endpoint:   First_Block_H2_z_2/Delay_out1_reg[4]/SD (^) checked with  leading 
edge of 'clk'
Beginpoint: In1[4]                                  (^) triggered by  leading 
edge of '@'
Analysis View: MINview
Other End Arrival Time          0.491
+ Hold                         -0.032
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.459
  Arrival Time                  0.245
  Slack Time                   -2.214
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |        Net        |   Cell    | Delay | Arrival | Required | 
     |                                         |       |                   |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------------+-----------+-------+---------+----------| 
     | In1[4]                                  |   ^   | In1[4]            |           |       |   0.000 |    2.214 | 
     | FE_PHC6906_In1_4_/A                     |   ^   | In1[4]            | BUHDX1    | 0.000 |   0.000 |    2.214 | 
     | FE_PHC6906_In1_4_/Q                     |   ^   | FE_PHN6906_In1_4_ | BUHDX1    | 0.059 |   0.059 |    2.273 | 
     | FE_PHC2111_In1_4_/A                     |   ^   | FE_PHN6906_In1_4_ | BUHDX1    | 0.000 |   0.059 |    2.273 | 
     | FE_PHC2111_In1_4_/Q                     |   ^   | FE_PHN2111_In1_4_ | BUHDX1    | 0.083 |   0.142 |    2.356 | 
     | FE_PHC55_In1_4_/A                       |   ^   | FE_PHN2111_In1_4_ | BUHDX1    | 0.000 |   0.142 |    2.356 | 
     | FE_PHC55_In1_4_/Q                       |   ^   | FE_PHN55_In1_4_   | BUHDX1    | 0.103 |   0.245 |    2.459 | 
     | First_Block_H2_z_2/Delay_out1_reg[4]/SD |   ^   | FE_PHN55_In1_4_   | SDFRQHDX1 | 0.000 |   0.245 |    2.459 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                        |       |             |           |       |  Time   |   Time   | 
     |----------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                    |   ^   | clk         |           |       |   0.000 |   -2.214 | 
     | clk__L1_I0/A                           |   ^   | clk         | INHDX12   | 0.003 |   0.003 |   -2.211 | 
     | clk__L1_I0/Q                           |   v   | clk__L1_N0  | INHDX12   | 0.074 |   0.077 |   -2.137 | 
     | clk__L2_I5/A                           |   v   | clk__L1_N0  | BUHDX12   | 0.010 |   0.087 |   -2.127 | 
     | clk__L2_I5/Q                           |   v   | clk__L2_N5  | BUHDX12   | 0.123 |   0.210 |   -2.004 | 
     | clk__L3_I7/A                           |   v   | clk__L2_N5  | INHDX12   | 0.030 |   0.240 |   -1.974 | 
     | clk__L3_I7/Q                           |   ^   | clk__L3_N7  | INHDX12   | 0.090 |   0.330 |   -1.884 | 
     | clk__L4_I21/A                          |   ^   | clk__L3_N7  | INHDX12   | 0.004 |   0.334 |   -1.880 | 
     | clk__L4_I21/Q                          |   v   | clk__L4_N21 | INHDX12   | 0.080 |   0.414 |   -1.800 | 
     | clk__L5_I69/A                          |   v   | clk__L4_N21 | INHDX12   | 0.004 |   0.418 |   -1.796 | 
     | clk__L5_I69/Q                          |   ^   | clk__L5_N69 | INHDX12   | 0.070 |   0.488 |   -1.726 | 
     | First_Block_H2_z_2/Delay_out1_reg[4]/C |   ^   | clk__L5_N69 | SDFRQHDX1 | 0.003 |   0.491 |   -1.723 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Hold Check with Pin First_Block_H2_z_2/Delay_out1_reg[15]/C 
Endpoint:   First_Block_H2_z_2/Delay_out1_reg[15]/SD (^) checked with  leading 
edge of 'clk'
Beginpoint: In1[15]                                  (^) triggered by  leading 
edge of '@'
Analysis View: MINview
Other End Arrival Time          0.483
+ Hold                         -0.033
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.449
  Arrival Time                  0.239
  Slack Time                   -2.210
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |        Net         |   Cell    | Delay | Arrival | Required | 
     |                                          |       |                    |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+--------------------+-----------+-------+---------+----------| 
     | In1[15]                                  |   ^   | In1[15]            |           |       |   0.000 |    2.210 | 
     | FE_PHC6905_In1_15_/A                     |   ^   | In1[15]            | BUHDX1    | 0.000 |   0.000 |    2.210 | 
     | FE_PHC6905_In1_15_/Q                     |   ^   | FE_PHN6905_In1_15_ | BUHDX1    | 0.058 |   0.058 |    2.268 | 
     | FE_PHC2120_In1_15_/A                     |   ^   | FE_PHN6905_In1_15_ | BUHDX1    | 0.000 |   0.058 |    2.268 | 
     | FE_PHC2120_In1_15_/Q                     |   ^   | FE_PHN2120_In1_15_ | BUHDX1    | 0.068 |   0.127 |    2.337 | 
     | FE_PHC62_In1_15_/A                       |   ^   | FE_PHN2120_In1_15_ | BUHDX1    | 0.000 |   0.127 |    2.337 | 
     | FE_PHC62_In1_15_/Q                       |   ^   | FE_PHN62_In1_15_   | BUHDX1    | 0.112 |   0.239 |    2.449 | 
     | First_Block_H2_z_2/Delay_out1_reg[15]/SD |   ^   | FE_PHN62_In1_15_   | SDFRQHDX1 | 0.000 |   0.239 |    2.449 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |             |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk         |           |       |   0.000 |   -2.210 | 
     | clk__L1_I0/A                            |   ^   | clk         | INHDX12   | 0.003 |   0.003 |   -2.207 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0  | INHDX12   | 0.074 |   0.077 |   -2.133 | 
     | clk__L2_I6/A                            |   v   | clk__L1_N0  | BUHDX12   | 0.010 |   0.087 |   -2.123 | 
     | clk__L2_I6/Q                            |   v   | clk__L2_N6  | BUHDX12   | 0.122 |   0.209 |   -2.002 | 
     | clk__L3_I8/A                            |   v   | clk__L2_N6  | INHDX12   | 0.027 |   0.235 |   -1.975 | 
     | clk__L3_I8/Q                            |   ^   | clk__L3_N8  | INHDX12   | 0.087 |   0.322 |   -1.888 | 
     | clk__L4_I24/A                           |   ^   | clk__L3_N8  | INHDX12   | 0.008 |   0.330 |   -1.880 | 
     | clk__L4_I24/Q                           |   v   | clk__L4_N24 | INHDX12   | 0.079 |   0.409 |   -1.801 | 
     | clk__L5_I80/A                           |   v   | clk__L4_N24 | INHDX12   | 0.004 |   0.413 |   -1.797 | 
     | clk__L5_I80/Q                           |   ^   | clk__L5_N80 | INHDX12   | 0.068 |   0.481 |   -1.729 | 
     | First_Block_H2_z_2/Delay_out1_reg[15]/C |   ^   | clk__L5_N80 | SDFRQHDX1 | 0.002 |   0.483 |   -1.728 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Hold Check with Pin First_Block_H2_z_2/Delay_out1_reg[8]/C 
Endpoint:   First_Block_H2_z_2/Delay_out1_reg[8]/SD (^) checked with  leading 
edge of 'clk'
Beginpoint: In1[8]                                  (^) triggered by  leading 
edge of '@'
Analysis View: MINview
Other End Arrival Time          0.488
+ Hold                         -0.031
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.456
  Arrival Time                  0.247
  Slack Time                   -2.209
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |        Net        |   Cell    | Delay | Arrival | Required | 
     |                                         |       |                   |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------------+-----------+-------+---------+----------| 
     | In1[8]                                  |   ^   | In1[8]            |           |       |   0.000 |    2.209 | 
     | FE_PHC6902_In1_8_/A                     |   ^   | In1[8]            | BUHDX1    | 0.000 |   0.000 |    2.209 | 
     | FE_PHC6902_In1_8_/Q                     |   ^   | FE_PHN6902_In1_8_ | BUHDX1    | 0.062 |   0.062 |    2.271 | 
     | FE_PHC2110_In1_8_/A                     |   ^   | FE_PHN6902_In1_8_ | BUHDX1    | 0.000 |   0.062 |    2.271 | 
     | FE_PHC2110_In1_8_/Q                     |   ^   | FE_PHN2110_In1_8_ | BUHDX1    | 0.087 |   0.149 |    2.359 | 
     | FE_PHC58_In1_8_/A                       |   ^   | FE_PHN2110_In1_8_ | BUHDX1    | 0.000 |   0.149 |    2.359 | 
     | FE_PHC58_In1_8_/Q                       |   ^   | FE_PHN58_In1_8_   | BUHDX1    | 0.098 |   0.247 |    2.456 | 
     | First_Block_H2_z_2/Delay_out1_reg[8]/SD |   ^   | FE_PHN58_In1_8_   | SDFRQHDX1 | 0.000 |   0.247 |    2.456 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                        |       |             |           |       |  Time   |   Time   | 
     |----------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                    |   ^   | clk         |           |       |   0.000 |   -2.209 | 
     | clk__L1_I0/A                           |   ^   | clk         | INHDX12   | 0.003 |   0.003 |   -2.206 | 
     | clk__L1_I0/Q                           |   v   | clk__L1_N0  | INHDX12   | 0.074 |   0.077 |   -2.132 | 
     | clk__L2_I5/A                           |   v   | clk__L1_N0  | BUHDX12   | 0.010 |   0.087 |   -2.122 | 
     | clk__L2_I5/Q                           |   v   | clk__L2_N5  | BUHDX12   | 0.123 |   0.209 |   -2.000 | 
     | clk__L3_I7/A                           |   v   | clk__L2_N5  | INHDX12   | 0.030 |   0.240 |   -1.969 | 
     | clk__L3_I7/Q                           |   ^   | clk__L3_N7  | INHDX12   | 0.090 |   0.330 |   -1.879 | 
     | clk__L4_I21/A                          |   ^   | clk__L3_N7  | INHDX12   | 0.004 |   0.334 |   -1.875 | 
     | clk__L4_I21/Q                          |   v   | clk__L4_N21 | INHDX12   | 0.080 |   0.414 |   -1.795 | 
     | clk__L5_I70/A                          |   v   | clk__L4_N21 | INHDX12   | 0.004 |   0.418 |   -1.791 | 
     | clk__L5_I70/Q                          |   ^   | clk__L5_N70 | INHDX12   | 0.067 |   0.485 |   -1.724 | 
     | First_Block_H2_z_2/Delay_out1_reg[8]/C |   ^   | clk__L5_N70 | SDFRQHDX1 | 0.002 |   0.487 |   -1.722 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Hold Check with Pin First_Block_H2_z_2/Delay_out1_reg[6]/C 
Endpoint:   First_Block_H2_z_2/Delay_out1_reg[6]/SD (^) checked with  leading 
edge of 'clk'
Beginpoint: In1[6]                                  (^) triggered by  leading 
edge of '@'
Analysis View: MINview
Other End Arrival Time          0.488
+ Hold                         -0.031
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.457
  Arrival Time                  0.249
  Slack Time                   -2.208
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |        Net        |   Cell    | Delay | Arrival | Required | 
     |                                         |       |                   |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------------+-----------+-------+---------+----------| 
     | In1[6]                                  |   ^   | In1[6]            |           |       |   0.000 |    2.208 | 
     | FE_PHC6907_In1_6_/A                     |   ^   | In1[6]            | BUHDX1    | 0.000 |   0.000 |    2.208 | 
     | FE_PHC6907_In1_6_/Q                     |   ^   | FE_PHN6907_In1_6_ | BUHDX1    | 0.060 |   0.060 |    2.268 | 
     | FE_PHC2108_In1_6_/A                     |   ^   | FE_PHN6907_In1_6_ | BUHDX1    | 0.000 |   0.060 |    2.268 | 
     | FE_PHC2108_In1_6_/Q                     |   ^   | FE_PHN2108_In1_6_ | BUHDX1    | 0.088 |   0.149 |    2.357 | 
     | FE_PHC59_In1_6_/A                       |   ^   | FE_PHN2108_In1_6_ | BUHDX1    | 0.000 |   0.149 |    2.357 | 
     | FE_PHC59_In1_6_/Q                       |   ^   | FE_PHN59_In1_6_   | BUHDX1    | 0.100 |   0.249 |    2.457 | 
     | First_Block_H2_z_2/Delay_out1_reg[6]/SD |   ^   | FE_PHN59_In1_6_   | SDFRQHDX1 | 0.000 |   0.249 |    2.457 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                        |       |             |           |       |  Time   |   Time   | 
     |----------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                    |   ^   | clk         |           |       |   0.000 |   -2.208 | 
     | clk__L1_I0/A                           |   ^   | clk         | INHDX12   | 0.003 |   0.003 |   -2.205 | 
     | clk__L1_I0/Q                           |   v   | clk__L1_N0  | INHDX12   | 0.074 |   0.077 |   -2.131 | 
     | clk__L2_I5/A                           |   v   | clk__L1_N0  | BUHDX12   | 0.010 |   0.087 |   -2.121 | 
     | clk__L2_I5/Q                           |   v   | clk__L2_N5  | BUHDX12   | 0.123 |   0.210 |   -1.999 | 
     | clk__L3_I7/A                           |   v   | clk__L2_N5  | INHDX12   | 0.030 |   0.240 |   -1.968 | 
     | clk__L3_I7/Q                           |   ^   | clk__L3_N7  | INHDX12   | 0.090 |   0.330 |   -1.878 | 
     | clk__L4_I21/A                          |   ^   | clk__L3_N7  | INHDX12   | 0.004 |   0.334 |   -1.874 | 
     | clk__L4_I21/Q                          |   v   | clk__L4_N21 | INHDX12   | 0.080 |   0.414 |   -1.794 | 
     | clk__L5_I70/A                          |   v   | clk__L4_N21 | INHDX12   | 0.004 |   0.418 |   -1.790 | 
     | clk__L5_I70/Q                          |   ^   | clk__L5_N70 | INHDX12   | 0.067 |   0.485 |   -1.723 | 
     | First_Block_H2_z_2/Delay_out1_reg[6]/C |   ^   | clk__L5_N70 | SDFRQHDX1 | 0.003 |   0.488 |   -1.720 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Hold Check with Pin First_Block_H2_z_2/Delay_out1_reg[1]/C 
Endpoint:   First_Block_H2_z_2/Delay_out1_reg[1]/SD (^) checked with  leading 
edge of 'clk'
Beginpoint: In1[1]                                  (^) triggered by  leading 
edge of '@'
Analysis View: MINview
Other End Arrival Time          0.491
+ Hold                         -0.034
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.457
  Arrival Time                  0.254
  Slack Time                   -2.203
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |        Net        |   Cell    | Delay | Arrival | Required | 
     |                                         |       |                   |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------------+-----------+-------+---------+----------| 
     | In1[1]                                  |   ^   | In1[1]            |           |       |   0.000 |    2.203 | 
     | FE_PHC6910_In1_1_/A                     |   ^   | In1[1]            | BUHDX1    | 0.000 |   0.000 |    2.203 | 
     | FE_PHC6910_In1_1_/Q                     |   ^   | FE_PHN6910_In1_1_ | BUHDX1    | 0.059 |   0.059 |    2.262 | 
     | FE_PHC2121_In1_1_/A                     |   ^   | FE_PHN6910_In1_1_ | BUHDX1    | 0.000 |   0.059 |    2.262 | 
     | FE_PHC2121_In1_1_/Q                     |   ^   | FE_PHN2121_In1_1_ | BUHDX1    | 0.074 |   0.133 |    2.336 | 
     | FE_PHC52_In1_1_/A                       |   ^   | FE_PHN2121_In1_1_ | BUHDX1    | 0.000 |   0.133 |    2.336 | 
     | FE_PHC52_In1_1_/Q                       |   ^   | FE_PHN52_In1_1_   | BUHDX1    | 0.121 |   0.254 |    2.457 | 
     | First_Block_H2_z_2/Delay_out1_reg[1]/SD |   ^   | FE_PHN52_In1_1_   | SDFRQHDX1 | 0.000 |   0.254 |    2.457 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                        |       |             |           |       |  Time   |   Time   | 
     |----------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                    |   ^   | clk         |           |       |   0.000 |   -2.203 | 
     | clk__L1_I0/A                           |   ^   | clk         | INHDX12   | 0.003 |   0.003 |   -2.200 | 
     | clk__L1_I0/Q                           |   v   | clk__L1_N0  | INHDX12   | 0.074 |   0.077 |   -2.126 | 
     | clk__L2_I5/A                           |   v   | clk__L1_N0  | BUHDX12   | 0.010 |   0.087 |   -2.116 | 
     | clk__L2_I5/Q                           |   v   | clk__L2_N5  | BUHDX12   | 0.123 |   0.210 |   -1.993 | 
     | clk__L3_I7/A                           |   v   | clk__L2_N5  | INHDX12   | 0.030 |   0.240 |   -1.963 | 
     | clk__L3_I7/Q                           |   ^   | clk__L3_N7  | INHDX12   | 0.090 |   0.330 |   -1.873 | 
     | clk__L4_I21/A                          |   ^   | clk__L3_N7  | INHDX12   | 0.004 |   0.334 |   -1.869 | 
     | clk__L4_I21/Q                          |   v   | clk__L4_N21 | INHDX12   | 0.080 |   0.414 |   -1.789 | 
     | clk__L5_I69/A                          |   v   | clk__L4_N21 | INHDX12   | 0.004 |   0.418 |   -1.786 | 
     | clk__L5_I69/Q                          |   ^   | clk__L5_N69 | INHDX12   | 0.070 |   0.488 |   -1.715 | 
     | First_Block_H2_z_2/Delay_out1_reg[1]/C |   ^   | clk__L5_N69 | SDFRQHDX1 | 0.003 |   0.491 |   -1.712 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Hold Check with Pin First_Block_H2_z_2/Delay_out1_reg[10]/C 
Endpoint:   First_Block_H2_z_2/Delay_out1_reg[10]/SD (^) checked with  leading 
edge of 'clk'
Beginpoint: In1[10]                                  (^) triggered by  leading 
edge of '@'
Analysis View: MINview
Other End Arrival Time          0.482
+ Hold                         -0.032
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.451
  Arrival Time                  0.249
  Slack Time                   -2.202
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |        Net         |   Cell    | Delay | Arrival | Required | 
     |                                          |       |                    |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+--------------------+-----------+-------+---------+----------| 
     | In1[10]                                  |   ^   | In1[10]            |           |       |   0.000 |    2.202 | 
     | FE_PHC6909_In1_10_/A                     |   ^   | In1[10]            | BUHDX1    | 0.000 |   0.000 |    2.202 | 
     | FE_PHC6909_In1_10_/Q                     |   ^   | FE_PHN6909_In1_10_ | BUHDX1    | 0.059 |   0.059 |    2.261 | 
     | FE_PHC2115_In1_10_/A                     |   ^   | FE_PHN6909_In1_10_ | BUHDX1    | 0.000 |   0.059 |    2.261 | 
     | FE_PHC2115_In1_10_/Q                     |   ^   | FE_PHN2115_In1_10_ | BUHDX1    | 0.088 |   0.147 |    2.349 | 
     | FE_PHC67_In1_10_/A                       |   ^   | FE_PHN2115_In1_10_ | BUHDX1    | 0.000 |   0.147 |    2.349 | 
     | FE_PHC67_In1_10_/Q                       |   ^   | FE_PHN67_In1_10_   | BUHDX1    | 0.102 |   0.249 |    2.451 | 
     | First_Block_H2_z_2/Delay_out1_reg[10]/SD |   ^   | FE_PHN67_In1_10_   | SDFRQHDX1 | 0.000 |   0.249 |    2.451 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |             |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk         |           |       |   0.000 |   -2.202 | 
     | clk__L1_I0/A                            |   ^   | clk         | INHDX12   | 0.003 |   0.003 |   -2.199 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0  | INHDX12   | 0.074 |   0.077 |   -2.125 | 
     | clk__L2_I6/A                            |   v   | clk__L1_N0  | BUHDX12   | 0.010 |   0.087 |   -2.115 | 
     | clk__L2_I6/Q                            |   v   | clk__L2_N6  | BUHDX12   | 0.122 |   0.209 |   -1.993 | 
     | clk__L3_I8/A                            |   v   | clk__L2_N6  | INHDX12   | 0.027 |   0.235 |   -1.966 | 
     | clk__L3_I8/Q                            |   ^   | clk__L3_N8  | INHDX12   | 0.087 |   0.322 |   -1.880 | 
     | clk__L4_I24/A                           |   ^   | clk__L3_N8  | INHDX12   | 0.008 |   0.330 |   -1.872 | 
     | clk__L4_I24/Q                           |   v   | clk__L4_N24 | INHDX12   | 0.079 |   0.409 |   -1.793 | 
     | clk__L5_I79/A                           |   v   | clk__L4_N24 | INHDX12   | 0.003 |   0.413 |   -1.789 | 
     | clk__L5_I79/Q                           |   ^   | clk__L5_N79 | INHDX12   | 0.066 |   0.479 |   -1.723 | 
     | First_Block_H2_z_2/Delay_out1_reg[10]/C |   ^   | clk__L5_N79 | SDFRQHDX1 | 0.004 |   0.482 |   -1.719 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Hold Check with Pin First_Block_H2_z_2/Delay_out1_reg[13]/C 
Endpoint:   First_Block_H2_z_2/Delay_out1_reg[13]/SD (^) checked with  leading 
edge of 'clk'
Beginpoint: In1[13]                                  (^) triggered by  leading 
edge of '@'
Analysis View: MINview
Other End Arrival Time          0.483
+ Hold                         -0.034
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.450
  Arrival Time                  0.249
  Slack Time                   -2.201
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |        Net         |   Cell    | Delay | Arrival | Required | 
     |                                          |       |                    |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+--------------------+-----------+-------+---------+----------| 
     | In1[13]                                  |   ^   | In1[13]            |           |       |   0.000 |    2.201 | 
     | FE_PHC6908_In1_13_/A                     |   ^   | In1[13]            | BUHDX1    | 0.000 |   0.000 |    2.201 | 
     | FE_PHC6908_In1_13_/Q                     |   ^   | FE_PHN6908_In1_13_ | BUHDX1    | 0.062 |   0.062 |    2.262 | 
     | FE_PHC2122_In1_13_/A                     |   ^   | FE_PHN6908_In1_13_ | BUHDX1    | 0.000 |   0.062 |    2.262 | 
     | FE_PHC2122_In1_13_/Q                     |   ^   | FE_PHN2122_In1_13_ | BUHDX1    | 0.072 |   0.134 |    2.334 | 
     | FE_PHC60_In1_13_/A                       |   ^   | FE_PHN2122_In1_13_ | BUHDX1    | 0.000 |   0.134 |    2.334 | 
     | FE_PHC60_In1_13_/Q                       |   ^   | FE_PHN60_In1_13_   | BUHDX1    | 0.116 |   0.249 |    2.450 | 
     | First_Block_H2_z_2/Delay_out1_reg[13]/SD |   ^   | FE_PHN60_In1_13_   | SDFRQHDX1 | 0.000 |   0.249 |    2.450 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |             |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk         |           |       |   0.000 |   -2.201 | 
     | clk__L1_I0/A                            |   ^   | clk         | INHDX12   | 0.003 |   0.003 |   -2.198 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0  | INHDX12   | 0.074 |   0.077 |   -2.123 | 
     | clk__L2_I6/A                            |   v   | clk__L1_N0  | BUHDX12   | 0.010 |   0.087 |   -2.114 | 
     | clk__L2_I6/Q                            |   v   | clk__L2_N6  | BUHDX12   | 0.122 |   0.209 |   -1.992 | 
     | clk__L3_I8/A                            |   v   | clk__L2_N6  | INHDX12   | 0.027 |   0.235 |   -1.965 | 
     | clk__L3_I8/Q                            |   ^   | clk__L3_N8  | INHDX12   | 0.087 |   0.322 |   -1.878 | 
     | clk__L4_I24/A                           |   ^   | clk__L3_N8  | INHDX12   | 0.008 |   0.330 |   -1.871 | 
     | clk__L4_I24/Q                           |   v   | clk__L4_N24 | INHDX12   | 0.079 |   0.409 |   -1.791 | 
     | clk__L5_I80/A                           |   v   | clk__L4_N24 | INHDX12   | 0.004 |   0.413 |   -1.787 | 
     | clk__L5_I80/Q                           |   ^   | clk__L5_N80 | INHDX12   | 0.068 |   0.481 |   -1.720 | 
     | First_Block_H2_z_2/Delay_out1_reg[13]/C |   ^   | clk__L5_N80 | SDFRQHDX1 | 0.002 |   0.483 |   -1.717 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Hold Check with Pin First_Block_H2_z_2/Delay_out1_reg[14]/C 
Endpoint:   First_Block_H2_z_2/Delay_out1_reg[14]/SD (^) checked with  leading 
edge of 'clk'
Beginpoint: In1[14]                                  (^) triggered by  leading 
edge of '@'
Analysis View: MINview
Other End Arrival Time          0.484
+ Hold                         -0.034
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.449
  Arrival Time                  0.251
  Slack Time                   -2.198
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |        Net         |   Cell    | Delay | Arrival | Required | 
     |                                          |       |                    |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+--------------------+-----------+-------+---------+----------| 
     | In1[14]                                  |   ^   | In1[14]            |           |       |   0.000 |    2.198 | 
     | FE_PHC6915_In1_14_/A                     |   ^   | In1[14]            | BUHDX1    | 0.000 |   0.000 |    2.198 | 
     | FE_PHC6915_In1_14_/Q                     |   ^   | FE_PHN6915_In1_14_ | BUHDX1    | 0.058 |   0.058 |    2.257 | 
     | FE_PHC2123_In1_14_/A                     |   ^   | FE_PHN6915_In1_14_ | BUHDX1    | 0.000 |   0.058 |    2.257 | 
     | FE_PHC2123_In1_14_/Q                     |   ^   | FE_PHN2123_In1_14_ | BUHDX1    | 0.073 |   0.131 |    2.329 | 
     | FE_PHC61_In1_14_/A                       |   ^   | FE_PHN2123_In1_14_ | BUHDX1    | 0.000 |   0.131 |    2.329 | 
     | FE_PHC61_In1_14_/Q                       |   ^   | FE_PHN61_In1_14_   | BUHDX1    | 0.120 |   0.251 |    2.449 | 
     | First_Block_H2_z_2/Delay_out1_reg[14]/SD |   ^   | FE_PHN61_In1_14_   | SDFRQHDX1 | 0.000 |   0.251 |    2.449 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |             |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk         |           |       |   0.000 |   -2.198 | 
     | clk__L1_I0/A                            |   ^   | clk         | INHDX12   | 0.003 |   0.003 |   -2.195 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0  | INHDX12   | 0.074 |   0.077 |   -2.121 | 
     | clk__L2_I6/A                            |   v   | clk__L1_N0  | BUHDX12   | 0.010 |   0.087 |   -2.112 | 
     | clk__L2_I6/Q                            |   v   | clk__L2_N6  | BUHDX12   | 0.122 |   0.209 |   -1.990 | 
     | clk__L3_I8/A                            |   v   | clk__L2_N6  | INHDX12   | 0.027 |   0.235 |   -1.963 | 
     | clk__L3_I8/Q                            |   ^   | clk__L3_N8  | INHDX12   | 0.087 |   0.322 |   -1.876 | 
     | clk__L4_I24/A                           |   ^   | clk__L3_N8  | INHDX12   | 0.008 |   0.330 |   -1.868 | 
     | clk__L4_I24/Q                           |   v   | clk__L4_N24 | INHDX12   | 0.079 |   0.409 |   -1.789 | 
     | clk__L5_I80/A                           |   v   | clk__L4_N24 | INHDX12   | 0.004 |   0.413 |   -1.785 | 
     | clk__L5_I80/Q                           |   ^   | clk__L5_N80 | INHDX12   | 0.068 |   0.481 |   -1.717 | 
     | First_Block_H2_z_2/Delay_out1_reg[14]/C |   ^   | clk__L5_N80 | SDFRQHDX1 | 0.003 |   0.484 |   -1.715 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Hold Check with Pin First_Block_H2_z_2/Delay_out1_reg[9]/C 
Endpoint:   First_Block_H2_z_2/Delay_out1_reg[9]/SD (^) checked with  leading 
edge of 'clk'
Beginpoint: In1[9]                                  (^) triggered by  leading 
edge of '@'
Analysis View: MINview
Other End Arrival Time          0.483
+ Hold                         -0.032
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.451
  Arrival Time                  0.254
  Slack Time                   -2.197
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |        Net        |   Cell    | Delay | Arrival | Required | 
     |                                         |       |                   |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------------+-----------+-------+---------+----------| 
     | In1[9]                                  |   ^   | In1[9]            |           |       |   0.000 |    2.197 | 
     | FE_PHC6913_In1_9_/A                     |   ^   | In1[9]            | BUHDX1    | 0.000 |   0.000 |    2.197 | 
     | FE_PHC6913_In1_9_/Q                     |   ^   | FE_PHN6913_In1_9_ | BUHDX1    | 0.060 |   0.060 |    2.256 | 
     | FE_PHC2113_In1_9_/A                     |   ^   | FE_PHN6913_In1_9_ | BUHDX1    | 0.000 |   0.060 |    2.256 | 
     | FE_PHC2113_In1_9_/Q                     |   ^   | FE_PHN2113_In1_9_ | BUHDX1    | 0.093 |   0.152 |    2.349 | 
     | FE_PHC66_In1_9_/A                       |   ^   | FE_PHN2113_In1_9_ | BUHDX1    | 0.000 |   0.152 |    2.349 | 
     | FE_PHC66_In1_9_/Q                       |   ^   | FE_PHN66_In1_9_   | BUHDX1    | 0.102 |   0.254 |    2.451 | 
     | First_Block_H2_z_2/Delay_out1_reg[9]/SD |   ^   | FE_PHN66_In1_9_   | SDFRQHDX1 | 0.000 |   0.254 |    2.451 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                        |       |             |           |       |  Time   |   Time   | 
     |----------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                    |   ^   | clk         |           |       |   0.000 |   -2.197 | 
     | clk__L1_I0/A                           |   ^   | clk         | INHDX12   | 0.003 |   0.003 |   -2.194 | 
     | clk__L1_I0/Q                           |   v   | clk__L1_N0  | INHDX12   | 0.074 |   0.077 |   -2.120 | 
     | clk__L2_I6/A                           |   v   | clk__L1_N0  | BUHDX12   | 0.010 |   0.087 |   -2.110 | 
     | clk__L2_I6/Q                           |   v   | clk__L2_N6  | BUHDX12   | 0.122 |   0.209 |   -1.988 | 
     | clk__L3_I8/A                           |   v   | clk__L2_N6  | INHDX12   | 0.027 |   0.236 |   -1.961 | 
     | clk__L3_I8/Q                           |   ^   | clk__L3_N8  | INHDX12   | 0.087 |   0.322 |   -1.875 | 
     | clk__L4_I24/A                          |   ^   | clk__L3_N8  | INHDX12   | 0.008 |   0.330 |   -1.867 | 
     | clk__L4_I24/Q                          |   v   | clk__L4_N24 | INHDX12   | 0.079 |   0.409 |   -1.787 | 
     | clk__L5_I79/A                          |   v   | clk__L4_N24 | INHDX12   | 0.003 |   0.413 |   -1.784 | 
     | clk__L5_I79/Q                          |   ^   | clk__L5_N79 | INHDX12   | 0.066 |   0.479 |   -1.718 | 
     | First_Block_H2_z_2/Delay_out1_reg[9]/C |   ^   | clk__L5_N79 | SDFRQHDX1 | 0.004 |   0.483 |   -1.714 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Hold Check with Pin First_Block_H2_z_2/Delay_out1_reg[12]/C 
Endpoint:   First_Block_H2_z_2/Delay_out1_reg[12]/SD (^) checked with  leading 
edge of 'clk'
Beginpoint: In1[12]                                  (^) triggered by  leading 
edge of '@'
Analysis View: MINview
Other End Arrival Time          0.482
+ Hold                         -0.033
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.449
  Arrival Time                  0.254
  Slack Time                   -2.195
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |        Net         |   Cell    | Delay | Arrival | Required | 
     |                                          |       |                    |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+--------------------+-----------+-------+---------+----------| 
     | In1[12]                                  |   ^   | In1[12]            |           |       |   0.000 |    2.195 | 
     | FE_PHC6911_In1_12_/A                     |   ^   | In1[12]            | BUHDX1    | 0.000 |   0.000 |    2.195 | 
     | FE_PHC6911_In1_12_/Q                     |   ^   | FE_PHN6911_In1_12_ | BUHDX1    | 0.059 |   0.059 |    2.254 | 
     | FE_PHC2119_In1_12_/A                     |   ^   | FE_PHN6911_In1_12_ | BUHDX1    | 0.000 |   0.059 |    2.254 | 
     | FE_PHC2119_In1_12_/Q                     |   ^   | FE_PHN2119_In1_12_ | BUHDX1    | 0.076 |   0.135 |    2.331 | 
     | FE_PHC69_In1_12_/A                       |   ^   | FE_PHN2119_In1_12_ | BUHDX1    | 0.000 |   0.135 |    2.331 | 
     | FE_PHC69_In1_12_/Q                       |   ^   | FE_PHN69_In1_12_   | BUHDX1    | 0.118 |   0.254 |    2.449 | 
     | First_Block_H2_z_2/Delay_out1_reg[12]/SD |   ^   | FE_PHN69_In1_12_   | SDFRQHDX1 | 0.000 |   0.254 |    2.449 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |             |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk         |           |       |   0.000 |   -2.195 | 
     | clk__L1_I0/A                            |   ^   | clk         | INHDX12   | 0.003 |   0.003 |   -2.192 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0  | INHDX12   | 0.074 |   0.077 |   -2.118 | 
     | clk__L2_I6/A                            |   v   | clk__L1_N0  | BUHDX12   | 0.010 |   0.087 |   -2.108 | 
     | clk__L2_I6/Q                            |   v   | clk__L2_N6  | BUHDX12   | 0.122 |   0.209 |   -1.987 | 
     | clk__L3_I8/A                            |   v   | clk__L2_N6  | INHDX12   | 0.027 |   0.236 |   -1.960 | 
     | clk__L3_I8/Q                            |   ^   | clk__L3_N8  | INHDX12   | 0.087 |   0.322 |   -1.873 | 
     | clk__L4_I24/A                           |   ^   | clk__L3_N8  | INHDX12   | 0.008 |   0.330 |   -1.865 | 
     | clk__L4_I24/Q                           |   v   | clk__L4_N24 | INHDX12   | 0.079 |   0.409 |   -1.786 | 
     | clk__L5_I79/A                           |   v   | clk__L4_N24 | INHDX12   | 0.003 |   0.413 |   -1.783 | 
     | clk__L5_I79/Q                           |   ^   | clk__L5_N79 | INHDX12   | 0.066 |   0.479 |   -1.717 | 
     | First_Block_H2_z_2/Delay_out1_reg[12]/C |   ^   | clk__L5_N79 | SDFRQHDX1 | 0.004 |   0.482 |   -1.713 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Hold Check with Pin First_Block_H2_z_2/Delay_out1_reg[16]/C 
Endpoint:   First_Block_H2_z_2/Delay_out1_reg[16]/SD (^) checked with  leading 
edge of 'clk'
Beginpoint: In1[16]                                  (^) triggered by  leading 
edge of '@'
Analysis View: MINview
Other End Arrival Time          0.482
+ Hold                         -0.035
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.447
  Arrival Time                  0.259
  Slack Time                   -2.188
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |        Net         |   Cell    | Delay | Arrival | Required | 
     |                                          |       |                    |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+--------------------+-----------+-------+---------+----------| 
     | In1[16]                                  |   ^   | In1[16]            |           |       |   0.000 |    2.188 | 
     | FE_PHC6916_In1_16_/A                     |   ^   | In1[16]            | BUHDX1    | 0.000 |   0.000 |    2.188 | 
     | FE_PHC6916_In1_16_/Q                     |   ^   | FE_PHN6916_In1_16_ | BUHDX1    | 0.059 |   0.059 |    2.247 | 
     | FE_PHC2124_In1_16_/A                     |   ^   | FE_PHN6916_In1_16_ | BUHDX1    | 0.000 |   0.059 |    2.247 | 
     | FE_PHC2124_In1_16_/Q                     |   ^   | FE_PHN2124_In1_16_ | BUHDX1    | 0.076 |   0.134 |    2.322 | 
     | FE_PHC63_In1_16_/A                       |   ^   | FE_PHN2124_In1_16_ | BUHDX1    | 0.000 |   0.134 |    2.322 | 
     | FE_PHC63_In1_16_/Q                       |   ^   | FE_PHN63_In1_16_   | BUHDX1    | 0.124 |   0.258 |    2.446 | 
     | First_Block_H2_z_2/Delay_out1_reg[16]/SD |   ^   | FE_PHN63_In1_16_   | SDFRQHDX1 | 0.001 |   0.259 |    2.447 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |             |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk         |           |       |   0.000 |   -2.188 | 
     | clk__L1_I0/A                            |   ^   | clk         | INHDX12   | 0.003 |   0.003 |   -2.185 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0  | INHDX12   | 0.074 |   0.077 |   -2.111 | 
     | clk__L2_I6/A                            |   v   | clk__L1_N0  | BUHDX12   | 0.010 |   0.087 |   -2.101 | 
     | clk__L2_I6/Q                            |   v   | clk__L2_N6  | BUHDX12   | 0.122 |   0.209 |   -1.979 | 
     | clk__L3_I8/A                            |   v   | clk__L2_N6  | INHDX12   | 0.027 |   0.235 |   -1.952 | 
     | clk__L3_I8/Q                            |   ^   | clk__L3_N8  | INHDX12   | 0.087 |   0.322 |   -1.866 | 
     | clk__L4_I24/A                           |   ^   | clk__L3_N8  | INHDX12   | 0.008 |   0.330 |   -1.858 | 
     | clk__L4_I24/Q                           |   v   | clk__L4_N24 | INHDX12   | 0.079 |   0.409 |   -1.778 | 
     | clk__L5_I80/A                           |   v   | clk__L4_N24 | INHDX12   | 0.004 |   0.413 |   -1.775 | 
     | clk__L5_I80/Q                           |   ^   | clk__L5_N80 | INHDX12   | 0.068 |   0.481 |   -1.707 | 
     | First_Block_H2_z_2/Delay_out1_reg[16]/C |   ^   | clk__L5_N80 | SDFRQHDX1 | 0.001 |   0.482 |   -1.706 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Hold Check with Pin First_Block_H2_z_2/Delay_out1_reg[3]/C 
Endpoint:   First_Block_H2_z_2/Delay_out1_reg[3]/SD (^) checked with  leading 
edge of 'clk'
Beginpoint: In1[3]                                  (^) triggered by  leading 
edge of '@'
Analysis View: MINview
Other End Arrival Time          0.491
+ Hold                         -0.033
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.458
  Arrival Time                  0.283
  Slack Time                   -2.175
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |        Net        |   Cell    | Delay | Arrival | Required | 
     |                                         |       |                   |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------------+-----------+-------+---------+----------| 
     | In1[3]                                  |   ^   | In1[3]            |           |       |   0.000 |    2.175 | 
     | FE_PHC6903_In1_3_/A                     |   ^   | In1[3]            | BUHDX1    | 0.000 |   0.000 |    2.175 | 
     | FE_PHC6903_In1_3_/Q                     |   ^   | FE_PHN6903_In1_3_ | BUHDX1    | 0.084 |   0.084 |    2.259 | 
     | FE_PHC2116_In1_3_/A                     |   ^   | FE_PHN6903_In1_3_ | BUHDX1    | 0.000 |   0.084 |    2.259 | 
     | FE_PHC2116_In1_3_/Q                     |   ^   | FE_PHN2116_In1_3_ | BUHDX1    | 0.084 |   0.167 |    2.342 | 
     | FE_PHC54_In1_3_/A                       |   ^   | FE_PHN2116_In1_3_ | BUHDX1    | 0.000 |   0.167 |    2.342 | 
     | FE_PHC54_In1_3_/Q                       |   ^   | FE_PHN54_In1_3_   | BUHDX1    | 0.116 |   0.283 |    2.458 | 
     | First_Block_H2_z_2/Delay_out1_reg[3]/SD |   ^   | FE_PHN54_In1_3_   | SDFRQHDX1 | 0.000 |   0.283 |    2.458 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                        |       |             |           |       |  Time   |   Time   | 
     |----------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                    |   ^   | clk         |           |       |   0.000 |   -2.175 | 
     | clk__L1_I0/A                           |   ^   | clk         | INHDX12   | 0.003 |   0.003 |   -2.172 | 
     | clk__L1_I0/Q                           |   v   | clk__L1_N0  | INHDX12   | 0.074 |   0.077 |   -2.098 | 
     | clk__L2_I5/A                           |   v   | clk__L1_N0  | BUHDX12   | 0.010 |   0.087 |   -2.088 | 
     | clk__L2_I5/Q                           |   v   | clk__L2_N5  | BUHDX12   | 0.123 |   0.210 |   -1.965 | 
     | clk__L3_I7/A                           |   v   | clk__L2_N5  | INHDX12   | 0.030 |   0.240 |   -1.935 | 
     | clk__L3_I7/Q                           |   ^   | clk__L3_N7  | INHDX12   | 0.090 |   0.330 |   -1.845 | 
     | clk__L4_I21/A                          |   ^   | clk__L3_N7  | INHDX12   | 0.004 |   0.334 |   -1.841 | 
     | clk__L4_I21/Q                          |   v   | clk__L4_N21 | INHDX12   | 0.080 |   0.414 |   -1.761 | 
     | clk__L5_I69/A                          |   v   | clk__L4_N21 | INHDX12   | 0.004 |   0.418 |   -1.757 | 
     | clk__L5_I69/Q                          |   ^   | clk__L5_N69 | INHDX12   | 0.070 |   0.488 |   -1.687 | 
     | First_Block_H2_z_2/Delay_out1_reg[3]/C |   ^   | clk__L5_N69 | SDFRQHDX1 | 0.003 |   0.491 |   -1.684 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Hold Check with Pin First_Block_H2_z_2/Delay_out1_reg[11]/C 
Endpoint:   First_Block_H2_z_2/Delay_out1_reg[11]/SD (^) checked with  leading 
edge of 'clk'
Beginpoint: In1[11]                                  (^) triggered by  leading 
edge of '@'
Analysis View: MINview
Other End Arrival Time          0.482
+ Hold                         -0.033
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.450
  Arrival Time                  0.281
  Slack Time                   -2.169
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |        Net         |   Cell    | Delay | Arrival | Required | 
     |                                          |       |                    |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+--------------------+-----------+-------+---------+----------| 
     | In1[11]                                  |   ^   | In1[11]            |           |       |   0.000 |    2.169 | 
     | FE_PHC6912_In1_11_/A                     |   ^   | In1[11]            | BUHDX1    | 0.000 |   0.000 |    2.169 | 
     | FE_PHC6912_In1_11_/Q                     |   ^   | FE_PHN6912_In1_11_ | BUHDX1    | 0.081 |   0.081 |    2.249 | 
     | FE_PHC2118_In1_11_/A                     |   ^   | FE_PHN6912_In1_11_ | BUHDX1    | 0.000 |   0.081 |    2.249 | 
     | FE_PHC2118_In1_11_/Q                     |   ^   | FE_PHN2118_In1_11_ | BUHDX1    | 0.091 |   0.171 |    2.340 | 
     | FE_PHC68_In1_11_/A                       |   ^   | FE_PHN2118_In1_11_ | BUHDX1    | 0.000 |   0.171 |    2.340 | 
     | FE_PHC68_In1_11_/Q                       |   ^   | FE_PHN68_In1_11_   | BUHDX1    | 0.110 |   0.281 |    2.450 | 
     | First_Block_H2_z_2/Delay_out1_reg[11]/SD |   ^   | FE_PHN68_In1_11_   | SDFRQHDX1 | 0.000 |   0.281 |    2.450 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                         |       |             |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                     |   ^   | clk         |           |       |   0.000 |   -2.169 | 
     | clk__L1_I0/A                            |   ^   | clk         | INHDX12   | 0.003 |   0.003 |   -2.166 | 
     | clk__L1_I0/Q                            |   v   | clk__L1_N0  | INHDX12   | 0.074 |   0.077 |   -2.091 | 
     | clk__L2_I6/A                            |   v   | clk__L1_N0  | BUHDX12   | 0.010 |   0.087 |   -2.082 | 
     | clk__L2_I6/Q                            |   v   | clk__L2_N6  | BUHDX12   | 0.122 |   0.209 |   -1.960 | 
     | clk__L3_I8/A                            |   v   | clk__L2_N6  | INHDX12   | 0.027 |   0.235 |   -1.933 | 
     | clk__L3_I8/Q                            |   ^   | clk__L3_N8  | INHDX12   | 0.087 |   0.322 |   -1.846 | 
     | clk__L4_I24/A                           |   ^   | clk__L3_N8  | INHDX12   | 0.008 |   0.330 |   -1.839 | 
     | clk__L4_I24/Q                           |   v   | clk__L4_N24 | INHDX12   | 0.079 |   0.409 |   -1.759 | 
     | clk__L5_I79/A                           |   v   | clk__L4_N24 | INHDX12   | 0.003 |   0.413 |   -1.756 | 
     | clk__L5_I79/Q                           |   ^   | clk__L5_N79 | INHDX12   | 0.066 |   0.479 |   -1.690 | 
     | First_Block_H2_z_2/Delay_out1_reg[11]/C |   ^   | clk__L5_N79 | SDFRQHDX1 | 0.004 |   0.482 |   -1.686 | 
     +--------------------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Hold Check with Pin First_Block_H2_z_2/Delay_out1_reg[5]/C 
Endpoint:   First_Block_H2_z_2/Delay_out1_reg[5]/SD (^) checked with  leading 
edge of 'clk'
Beginpoint: In1[5]                                  (^) triggered by  leading 
edge of '@'
Analysis View: MINview
Other End Arrival Time          0.489
+ Hold                         -0.031
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.458
  Arrival Time                  0.302
  Slack Time                   -2.155
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                   |  Edge |        Net        |   Cell    | Delay | Arrival | Required | 
     |                                         |       |                   |           |       |  Time   |   Time   | 
     |-----------------------------------------+-------+-------------------+-----------+-------+---------+----------| 
     | In1[5]                                  |   ^   | In1[5]            |           |       |   0.000 |    2.155 | 
     | FE_PHC6914_In1_5_/A                     |   ^   | In1[5]            | BUHDX1    | 0.000 |   0.000 |    2.155 | 
     | FE_PHC6914_In1_5_/Q                     |   ^   | FE_PHN6914_In1_5_ | BUHDX1    | 0.092 |   0.092 |    2.247 | 
     | FE_PHC2109_In1_5_/A                     |   ^   | FE_PHN6914_In1_5_ | BUHDX1    | 0.000 |   0.092 |    2.247 | 
     | FE_PHC2109_In1_5_/Q                     |   ^   | FE_PHN2109_In1_5_ | BUHDX1    | 0.107 |   0.199 |    2.354 | 
     | FE_PHC56_In1_5_/A                       |   ^   | FE_PHN2109_In1_5_ | BUHDX1    | 0.000 |   0.199 |    2.354 | 
     | FE_PHC56_In1_5_/Q                       |   ^   | FE_PHN56_In1_5_   | BUHDX1    | 0.103 |   0.302 |    2.458 | 
     | First_Block_H2_z_2/Delay_out1_reg[5]/SD |   ^   | FE_PHN56_In1_5_   | SDFRQHDX1 | 0.000 |   0.302 |    2.458 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |                  Pin                   |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                        |       |             |           |       |  Time   |   Time   | 
     |----------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                    |   ^   | clk         |           |       |   0.000 |   -2.155 | 
     | clk__L1_I0/A                           |   ^   | clk         | INHDX12   | 0.003 |   0.003 |   -2.152 | 
     | clk__L1_I0/Q                           |   v   | clk__L1_N0  | INHDX12   | 0.074 |   0.077 |   -2.078 | 
     | clk__L2_I5/A                           |   v   | clk__L1_N0  | BUHDX12   | 0.010 |   0.087 |   -2.068 | 
     | clk__L2_I5/Q                           |   v   | clk__L2_N5  | BUHDX12   | 0.123 |   0.210 |   -1.946 | 
     | clk__L3_I7/A                           |   v   | clk__L2_N5  | INHDX12   | 0.030 |   0.240 |   -1.915 | 
     | clk__L3_I7/Q                           |   ^   | clk__L3_N7  | INHDX12   | 0.090 |   0.330 |   -1.826 | 
     | clk__L4_I21/A                          |   ^   | clk__L3_N7  | INHDX12   | 0.004 |   0.334 |   -1.822 | 
     | clk__L4_I21/Q                          |   v   | clk__L4_N21 | INHDX12   | 0.080 |   0.414 |   -1.741 | 
     | clk__L5_I70/A                          |   v   | clk__L4_N21 | INHDX12   | 0.004 |   0.418 |   -1.737 | 
     | clk__L5_I70/Q                          |   ^   | clk__L5_N70 | INHDX12   | 0.067 |   0.485 |   -1.670 | 
     | First_Block_H2_z_2/Delay_out1_reg[5]/C |   ^   | clk__L5_N70 | SDFRQHDX1 | 0.004 |   0.489 |   -1.666 | 
     +-------------------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Hold Check with Pin Downsample1_bypass_reg_reg[9]/C 
Endpoint:   Downsample1_bypass_reg_reg[9]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample1_bypass_reg_reg[9]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.510
+ Hold                         -0.031
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.479
  Arrival Time                  0.635
  Slack Time                   -1.844
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                                 |       |                           |           |       |  Time   |   Time   | 
     |---------------------------------+-------+---------------------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk                       |           |       |   0.000 |    1.845 | 
     | clk__L1_I0/A                    |   ^   | clk                       | INHDX12   | 0.002 |   0.002 |    1.847 | 
     | clk__L1_I0/Q                    |   v   | clk__L1_N0                | INHDX12   | 0.055 |   0.057 |    1.902 | 
     | clk__L2_I8/A                    |   v   | clk__L1_N0                | BUHDX12   | 0.006 |   0.063 |    1.907 | 
     | clk__L2_I8/Q                    |   v   | clk__L2_N8                | BUHDX12   | 0.110 |   0.173 |    2.017 | 
     | clk__L3_I10/A                   |   v   | clk__L2_N8                | INHDX12   | 0.014 |   0.187 |    2.032 | 
     | clk__L3_I10/Q                   |   ^   | clk__L3_N10               | INHDX12   | 0.064 |   0.251 |    2.096 | 
     | clk__L4_I32/A                   |   ^   | clk__L3_N10               | INHDX12   | 0.006 |   0.257 |    2.102 | 
     | clk__L4_I32/Q                   |   v   | clk__L4_N32               | INHDX12   | 0.072 |   0.329 |    2.173 | 
     | clk__L5_I104/A                  |   v   | clk__L4_N32               | INHDX12   | 0.003 |   0.332 |    2.177 | 
     | clk__L5_I104/Q                  |   ^   | clk__L5_N104              | INHDX12   | 0.059 |   0.391 |    2.235 | 
     | Downsample1_bypass_reg_reg[9]/C |   ^   | clk__L5_N104              | SDFRQHDX1 | 0.003 |   0.393 |    2.238 | 
     | Downsample1_bypass_reg_reg[9]/Q |   ^   | Downsample1_bypass_reg[9] | SDFRQHDX1 | 0.241 |   0.635 |    2.479 | 
     | Downsample1_bypass_reg_reg[9]/D |   ^   | Downsample1_bypass_reg[9] | SDFRQHDX1 | 0.000 |   0.635 |    2.479 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                 |       |              |           |       |  Time   |   Time   | 
     |---------------------------------+-------+--------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk          |           |       |   0.000 |   -1.844 | 
     | clk__L1_I0/A                    |   ^   | clk          | INHDX12   | 0.003 |   0.003 |   -1.842 | 
     | clk__L1_I0/Q                    |   v   | clk__L1_N0   | INHDX12   | 0.074 |   0.077 |   -1.767 | 
     | clk__L2_I8/A                    |   v   | clk__L1_N0   | BUHDX12   | 0.009 |   0.087 |   -1.758 | 
     | clk__L2_I8/Q                    |   v   | clk__L2_N8   | BUHDX12   | 0.125 |   0.211 |   -1.633 | 
     | clk__L3_I10/A                   |   v   | clk__L2_N8   | INHDX12   | 0.019 |   0.230 |   -1.614 | 
     | clk__L3_I10/Q                   |   ^   | clk__L3_N10  | INHDX12   | 0.089 |   0.320 |   -1.525 | 
     | clk__L4_I32/A                   |   ^   | clk__L3_N10  | INHDX12   | 0.010 |   0.329 |   -1.515 | 
     | clk__L4_I32/Q                   |   v   | clk__L4_N32  | INHDX12   | 0.099 |   0.429 |   -1.416 | 
     | clk__L5_I104/A                  |   v   | clk__L4_N32  | INHDX12   | 0.005 |   0.433 |   -1.411 | 
     | clk__L5_I104/Q                  |   ^   | clk__L5_N104 | INHDX12   | 0.074 |   0.507 |   -1.338 | 
     | Downsample1_bypass_reg_reg[9]/C |   ^   | clk__L5_N104 | SDFRQHDX1 | 0.003 |   0.510 |   -1.334 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Hold Check with Pin Downsample1_bypass_reg_reg[18]/C 
Endpoint:   Downsample1_bypass_reg_reg[18]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample1_bypass_reg_reg[18]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.511
+ Hold                         -0.031
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.479
  Arrival Time                  0.637
  Slack Time                   -1.843
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |            Net             |   Cell    | Delay | Arrival | Required | 
     |                                  |       |                            |           |       |  Time   |   Time   | 
     |----------------------------------+-------+----------------------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk                        |           |       |   0.000 |    1.843 | 
     | clk__L1_I0/A                     |   ^   | clk                        | INHDX12   | 0.002 |   0.002 |    1.845 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0                 | INHDX12   | 0.055 |   0.057 |    1.900 | 
     | clk__L2_I8/A                     |   v   | clk__L1_N0                 | BUHDX12   | 0.006 |   0.063 |    1.906 | 
     | clk__L2_I8/Q                     |   v   | clk__L2_N8                 | BUHDX12   | 0.110 |   0.173 |    2.015 | 
     | clk__L3_I10/A                    |   v   | clk__L2_N8                 | INHDX12   | 0.014 |   0.187 |    2.030 | 
     | clk__L3_I10/Q                    |   ^   | clk__L3_N10                | INHDX12   | 0.064 |   0.251 |    2.094 | 
     | clk__L4_I32/A                    |   ^   | clk__L3_N10                | INHDX12   | 0.006 |   0.257 |    2.100 | 
     | clk__L4_I32/Q                    |   v   | clk__L4_N32                | INHDX12   | 0.072 |   0.329 |    2.172 | 
     | clk__L5_I104/A                   |   v   | clk__L4_N32                | INHDX12   | 0.003 |   0.332 |    2.175 | 
     | clk__L5_I104/Q                   |   ^   | clk__L5_N104               | INHDX12   | 0.059 |   0.391 |    2.234 | 
     | Downsample1_bypass_reg_reg[18]/C |   ^   | clk__L5_N104               | SDFRQHDX1 | 0.003 |   0.394 |    2.237 | 
     | Downsample1_bypass_reg_reg[18]/Q |   ^   | Downsample1_bypass_reg[18] | SDFRQHDX1 | 0.243 |   0.637 |    2.479 | 
     | Downsample1_bypass_reg_reg[18]/D |   ^   | Downsample1_bypass_reg[18] | SDFRQHDX1 | 0.000 |   0.637 |    2.479 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                  |       |              |           |       |  Time   |   Time   | 
     |----------------------------------+-------+--------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk          |           |       |   0.000 |   -1.843 | 
     | clk__L1_I0/A                     |   ^   | clk          | INHDX12   | 0.003 |   0.003 |   -1.840 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0   | INHDX12   | 0.074 |   0.077 |   -1.766 | 
     | clk__L2_I8/A                     |   v   | clk__L1_N0   | BUHDX12   | 0.009 |   0.087 |   -1.756 | 
     | clk__L2_I8/Q                     |   v   | clk__L2_N8   | BUHDX12   | 0.125 |   0.211 |   -1.632 | 
     | clk__L3_I10/A                    |   v   | clk__L2_N8   | INHDX12   | 0.019 |   0.230 |   -1.612 | 
     | clk__L3_I10/Q                    |   ^   | clk__L3_N10  | INHDX12   | 0.089 |   0.320 |   -1.523 | 
     | clk__L4_I32/A                    |   ^   | clk__L3_N10  | INHDX12   | 0.010 |   0.329 |   -1.513 | 
     | clk__L4_I32/Q                    |   v   | clk__L4_N32  | INHDX12   | 0.099 |   0.429 |   -1.414 | 
     | clk__L5_I104/A                   |   v   | clk__L4_N32  | INHDX12   | 0.005 |   0.433 |   -1.410 | 
     | clk__L5_I104/Q                   |   ^   | clk__L5_N104 | INHDX12   | 0.074 |   0.507 |   -1.336 | 
     | Downsample1_bypass_reg_reg[18]/C |   ^   | clk__L5_N104 | SDFRQHDX1 | 0.004 |   0.511 |   -1.332 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Hold Check with Pin Downsample1_bypass_reg_reg[20]/C 
Endpoint:   Downsample1_bypass_reg_reg[20]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample1_bypass_reg_reg[20]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.508
+ Hold                         -0.031
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.477
  Arrival Time                  0.635
  Slack Time                   -1.842
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |            Net             |   Cell    | Delay | Arrival | Required | 
     |                                  |       |                            |           |       |  Time   |   Time   | 
     |----------------------------------+-------+----------------------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk                        |           |       |   0.000 |    1.842 | 
     | clk__L1_I0/A                     |   ^   | clk                        | INHDX12   | 0.002 |   0.002 |    1.844 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0                 | INHDX12   | 0.055 |   0.057 |    1.899 | 
     | clk__L2_I8/A                     |   v   | clk__L1_N0                 | BUHDX12   | 0.006 |   0.063 |    1.905 | 
     | clk__L2_I8/Q                     |   v   | clk__L2_N8                 | BUHDX12   | 0.110 |   0.173 |    2.015 | 
     | clk__L3_I10/A                    |   v   | clk__L2_N8                 | INHDX12   | 0.014 |   0.187 |    2.029 | 
     | clk__L3_I10/Q                    |   ^   | clk__L3_N10                | INHDX12   | 0.064 |   0.251 |    2.093 | 
     | clk__L4_I32/A                    |   ^   | clk__L3_N10                | INHDX12   | 0.006 |   0.257 |    2.099 | 
     | clk__L4_I32/Q                    |   v   | clk__L4_N32                | INHDX12   | 0.072 |   0.329 |    2.171 | 
     | clk__L5_I105/A                   |   v   | clk__L4_N32                | INHDX12   | 0.003 |   0.332 |    2.174 | 
     | clk__L5_I105/Q                   |   ^   | clk__L5_N105               | INHDX12   | 0.059 |   0.391 |    2.233 | 
     | Downsample1_bypass_reg_reg[20]/C |   ^   | clk__L5_N105               | SDFRQHDX1 | 0.002 |   0.392 |    2.234 | 
     | Downsample1_bypass_reg_reg[20]/Q |   ^   | Downsample1_bypass_reg[20] | SDFRQHDX1 | 0.243 |   0.635 |    2.477 | 
     | Downsample1_bypass_reg_reg[20]/D |   ^   | Downsample1_bypass_reg[20] | SDFRQHDX1 | 0.000 |   0.635 |    2.477 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                  |       |              |           |       |  Time   |   Time   | 
     |----------------------------------+-------+--------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk          |           |       |   0.000 |   -1.842 | 
     | clk__L1_I0/A                     |   ^   | clk          | INHDX12   | 0.003 |   0.003 |   -1.839 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0   | INHDX12   | 0.074 |   0.077 |   -1.765 | 
     | clk__L2_I8/A                     |   v   | clk__L1_N0   | BUHDX12   | 0.009 |   0.087 |   -1.756 | 
     | clk__L2_I8/Q                     |   v   | clk__L2_N8   | BUHDX12   | 0.125 |   0.211 |   -1.631 | 
     | clk__L3_I10/A                    |   v   | clk__L2_N8   | INHDX12   | 0.019 |   0.231 |   -1.612 | 
     | clk__L3_I10/Q                    |   ^   | clk__L3_N10  | INHDX12   | 0.089 |   0.320 |   -1.523 | 
     | clk__L4_I32/A                    |   ^   | clk__L3_N10  | INHDX12   | 0.010 |   0.330 |   -1.513 | 
     | clk__L4_I32/Q                    |   v   | clk__L4_N32  | INHDX12   | 0.099 |   0.429 |   -1.414 | 
     | clk__L5_I105/A                   |   v   | clk__L4_N32  | INHDX12   | 0.004 |   0.432 |   -1.410 | 
     | clk__L5_I105/Q                   |   ^   | clk__L5_N105 | INHDX12   | 0.074 |   0.507 |   -1.336 | 
     | Downsample1_bypass_reg_reg[20]/C |   ^   | clk__L5_N105 | SDFRQHDX1 | 0.002 |   0.508 |   -1.334 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Hold Check with Pin Downsample1_bypass_reg_reg[17]/C 
Endpoint:   Downsample1_bypass_reg_reg[17]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample1_bypass_reg_reg[17]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.509
+ Hold                         -0.031
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.477
  Arrival Time                  0.635
  Slack Time                   -1.842
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |            Net             |   Cell    | Delay | Arrival | Required | 
     |                                  |       |                            |           |       |  Time   |   Time   | 
     |----------------------------------+-------+----------------------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk                        |           |       |   0.000 |    1.842 | 
     | clk__L1_I0/A                     |   ^   | clk                        | INHDX12   | 0.002 |   0.002 |    1.844 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0                 | INHDX12   | 0.055 |   0.057 |    1.899 | 
     | clk__L2_I8/A                     |   v   | clk__L1_N0                 | BUHDX12   | 0.006 |   0.063 |    1.905 | 
     | clk__L2_I8/Q                     |   v   | clk__L2_N8                 | BUHDX12   | 0.110 |   0.173 |    2.015 | 
     | clk__L3_I10/A                    |   v   | clk__L2_N8                 | INHDX12   | 0.014 |   0.187 |    2.029 | 
     | clk__L3_I10/Q                    |   ^   | clk__L3_N10                | INHDX12   | 0.064 |   0.251 |    2.093 | 
     | clk__L4_I32/A                    |   ^   | clk__L3_N10                | INHDX12   | 0.006 |   0.257 |    2.099 | 
     | clk__L4_I32/Q                    |   v   | clk__L4_N32                | INHDX12   | 0.072 |   0.329 |    2.171 | 
     | clk__L5_I106/A                   |   v   | clk__L4_N32                | INHDX12   | 0.003 |   0.332 |    2.174 | 
     | clk__L5_I106/Q                   |   ^   | clk__L5_N106               | INHDX12   | 0.058 |   0.390 |    2.232 | 
     | Downsample1_bypass_reg_reg[17]/C |   ^   | clk__L5_N106               | SDFRQHDX1 | 0.002 |   0.392 |    2.235 | 
     | Downsample1_bypass_reg_reg[17]/Q |   ^   | Downsample1_bypass_reg[17] | SDFRQHDX1 | 0.243 |   0.635 |    2.477 | 
     | Downsample1_bypass_reg_reg[17]/D |   ^   | Downsample1_bypass_reg[17] | SDFRQHDX1 | 0.000 |   0.635 |    2.477 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                  |       |              |           |       |  Time   |   Time   | 
     |----------------------------------+-------+--------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk          |           |       |   0.000 |   -1.842 | 
     | clk__L1_I0/A                     |   ^   | clk          | INHDX12   | 0.003 |   0.003 |   -1.839 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0   | INHDX12   | 0.074 |   0.077 |   -1.765 | 
     | clk__L2_I8/A                     |   v   | clk__L1_N0   | BUHDX12   | 0.009 |   0.087 |   -1.756 | 
     | clk__L2_I8/Q                     |   v   | clk__L2_N8   | BUHDX12   | 0.125 |   0.211 |   -1.631 | 
     | clk__L3_I10/A                    |   v   | clk__L2_N8   | INHDX12   | 0.019 |   0.231 |   -1.612 | 
     | clk__L3_I10/Q                    |   ^   | clk__L3_N10  | INHDX12   | 0.089 |   0.320 |   -1.523 | 
     | clk__L4_I32/A                    |   ^   | clk__L3_N10  | INHDX12   | 0.010 |   0.330 |   -1.513 | 
     | clk__L4_I32/Q                    |   v   | clk__L4_N32  | INHDX12   | 0.099 |   0.429 |   -1.414 | 
     | clk__L5_I106/A                   |   v   | clk__L4_N32  | INHDX12   | 0.004 |   0.432 |   -1.410 | 
     | clk__L5_I106/Q                   |   ^   | clk__L5_N106 | INHDX12   | 0.073 |   0.506 |   -1.337 | 
     | Downsample1_bypass_reg_reg[17]/C |   ^   | clk__L5_N106 | SDFRQHDX1 | 0.003 |   0.509 |   -1.334 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Hold Check with Pin Downsample1_bypass_reg_reg[10]/C 
Endpoint:   Downsample1_bypass_reg_reg[10]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample1_bypass_reg_reg[10]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.510
+ Hold                         -0.031
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.479
  Arrival Time                  0.637
  Slack Time                   -1.842
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |            Net             |   Cell    | Delay | Arrival | Required | 
     |                                  |       |                            |           |       |  Time   |   Time   | 
     |----------------------------------+-------+----------------------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk                        |           |       |   0.000 |    1.842 | 
     | clk__L1_I0/A                     |   ^   | clk                        | INHDX12   | 0.002 |   0.002 |    1.844 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0                 | INHDX12   | 0.055 |   0.057 |    1.899 | 
     | clk__L2_I8/A                     |   v   | clk__L1_N0                 | BUHDX12   | 0.006 |   0.063 |    1.905 | 
     | clk__L2_I8/Q                     |   v   | clk__L2_N8                 | BUHDX12   | 0.110 |   0.173 |    2.014 | 
     | clk__L3_I10/A                    |   v   | clk__L2_N8                 | INHDX12   | 0.014 |   0.187 |    2.029 | 
     | clk__L3_I10/Q                    |   ^   | clk__L3_N10                | INHDX12   | 0.064 |   0.251 |    2.093 | 
     | clk__L4_I32/A                    |   ^   | clk__L3_N10                | INHDX12   | 0.006 |   0.257 |    2.099 | 
     | clk__L4_I32/Q                    |   v   | clk__L4_N32                | INHDX12   | 0.072 |   0.329 |    2.171 | 
     | clk__L5_I104/A                   |   v   | clk__L4_N32                | INHDX12   | 0.003 |   0.332 |    2.174 | 
     | clk__L5_I104/Q                   |   ^   | clk__L5_N104               | INHDX12   | 0.059 |   0.391 |    2.232 | 
     | Downsample1_bypass_reg_reg[10]/C |   ^   | clk__L5_N104               | SDFRQHDX1 | 0.003 |   0.394 |    2.235 | 
     | Downsample1_bypass_reg_reg[10]/Q |   ^   | Downsample1_bypass_reg[10] | SDFRQHDX1 | 0.244 |   0.637 |    2.479 | 
     | Downsample1_bypass_reg_reg[10]/D |   ^   | Downsample1_bypass_reg[10] | SDFRQHDX1 | 0.000 |   0.637 |    2.479 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                  |       |              |           |       |  Time   |   Time   | 
     |----------------------------------+-------+--------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk          |           |       |   0.000 |   -1.842 | 
     | clk__L1_I0/A                     |   ^   | clk          | INHDX12   | 0.003 |   0.003 |   -1.839 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0   | INHDX12   | 0.074 |   0.077 |   -1.764 | 
     | clk__L2_I8/A                     |   v   | clk__L1_N0   | BUHDX12   | 0.009 |   0.087 |   -1.755 | 
     | clk__L2_I8/Q                     |   v   | clk__L2_N8   | BUHDX12   | 0.125 |   0.211 |   -1.630 | 
     | clk__L3_I10/A                    |   v   | clk__L2_N8   | INHDX12   | 0.019 |   0.230 |   -1.611 | 
     | clk__L3_I10/Q                    |   ^   | clk__L3_N10  | INHDX12   | 0.089 |   0.320 |   -1.522 | 
     | clk__L4_I32/A                    |   ^   | clk__L3_N10  | INHDX12   | 0.010 |   0.329 |   -1.512 | 
     | clk__L4_I32/Q                    |   v   | clk__L4_N32  | INHDX12   | 0.099 |   0.429 |   -1.413 | 
     | clk__L5_I104/A                   |   v   | clk__L4_N32  | INHDX12   | 0.005 |   0.433 |   -1.409 | 
     | clk__L5_I104/Q                   |   ^   | clk__L5_N104 | INHDX12   | 0.074 |   0.507 |   -1.335 | 
     | Downsample1_bypass_reg_reg[10]/C |   ^   | clk__L5_N104 | SDFRQHDX1 | 0.004 |   0.510 |   -1.331 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Hold Check with Pin Downsample1_bypass_reg_reg[8]/C 
Endpoint:   Downsample1_bypass_reg_reg[8]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample1_bypass_reg_reg[8]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.508
+ Hold                         -0.031
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.477
  Arrival Time                  0.636
  Slack Time                   -1.841
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                                 |       |                           |           |       |  Time   |   Time   | 
     |---------------------------------+-------+---------------------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk                       |           |       |   0.000 |    1.841 | 
     | clk__L1_I0/A                    |   ^   | clk                       | INHDX12   | 0.002 |   0.002 |    1.843 | 
     | clk__L1_I0/Q                    |   v   | clk__L1_N0                | INHDX12   | 0.055 |   0.057 |    1.898 | 
     | clk__L2_I8/A                    |   v   | clk__L1_N0                | BUHDX12   | 0.006 |   0.063 |    1.904 | 
     | clk__L2_I8/Q                    |   v   | clk__L2_N8                | BUHDX12   | 0.110 |   0.173 |    2.013 | 
     | clk__L3_I10/A                   |   v   | clk__L2_N8                | INHDX12   | 0.014 |   0.187 |    2.028 | 
     | clk__L3_I10/Q                   |   ^   | clk__L3_N10               | INHDX12   | 0.064 |   0.251 |    2.092 | 
     | clk__L4_I32/A                   |   ^   | clk__L3_N10               | INHDX12   | 0.006 |   0.257 |    2.098 | 
     | clk__L4_I32/Q                   |   v   | clk__L4_N32               | INHDX12   | 0.072 |   0.329 |    2.170 | 
     | clk__L5_I105/A                  |   v   | clk__L4_N32               | INHDX12   | 0.003 |   0.332 |    2.172 | 
     | clk__L5_I105/Q                  |   ^   | clk__L5_N105              | INHDX12   | 0.059 |   0.391 |    2.231 | 
     | Downsample1_bypass_reg_reg[8]/C |   ^   | clk__L5_N105              | SDFRQHDX1 | 0.002 |   0.392 |    2.233 | 
     | Downsample1_bypass_reg_reg[8]/Q |   ^   | Downsample1_bypass_reg[8] | SDFRQHDX1 | 0.244 |   0.636 |    2.477 | 
     | Downsample1_bypass_reg_reg[8]/D |   ^   | Downsample1_bypass_reg[8] | SDFRQHDX1 | 0.000 |   0.636 |    2.477 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                 |       |              |           |       |  Time   |   Time   | 
     |---------------------------------+-------+--------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk          |           |       |   0.000 |   -1.841 | 
     | clk__L1_I0/A                    |   ^   | clk          | INHDX12   | 0.003 |   0.003 |   -1.838 | 
     | clk__L1_I0/Q                    |   v   | clk__L1_N0   | INHDX12   | 0.074 |   0.077 |   -1.764 | 
     | clk__L2_I8/A                    |   v   | clk__L1_N0   | BUHDX12   | 0.009 |   0.087 |   -1.754 | 
     | clk__L2_I8/Q                    |   v   | clk__L2_N8   | BUHDX12   | 0.125 |   0.211 |   -1.630 | 
     | clk__L3_I10/A                   |   v   | clk__L2_N8   | INHDX12   | 0.019 |   0.231 |   -1.610 | 
     | clk__L3_I10/Q                   |   ^   | clk__L3_N10  | INHDX12   | 0.089 |   0.320 |   -1.521 | 
     | clk__L4_I32/A                   |   ^   | clk__L3_N10  | INHDX12   | 0.010 |   0.330 |   -1.511 | 
     | clk__L4_I32/Q                   |   v   | clk__L4_N32  | INHDX12   | 0.099 |   0.429 |   -1.412 | 
     | clk__L5_I105/A                  |   v   | clk__L4_N32  | INHDX12   | 0.004 |   0.432 |   -1.409 | 
     | clk__L5_I105/Q                  |   ^   | clk__L5_N105 | INHDX12   | 0.074 |   0.507 |   -1.334 | 
     | Downsample1_bypass_reg_reg[8]/C |   ^   | clk__L5_N105 | SDFRQHDX1 | 0.002 |   0.508 |   -1.332 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Hold Check with Pin Downsample1_bypass_reg_reg[19]/C 
Endpoint:   Downsample1_bypass_reg_reg[19]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample1_bypass_reg_reg[19]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.510
+ Hold                         -0.032
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.479
  Arrival Time                  0.638
  Slack Time                   -1.841
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |            Net             |   Cell    | Delay | Arrival | Required | 
     |                                  |       |                            |           |       |  Time   |   Time   | 
     |----------------------------------+-------+----------------------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk                        |           |       |   0.000 |    1.841 | 
     | clk__L1_I0/A                     |   ^   | clk                        | INHDX12   | 0.002 |   0.002 |    1.843 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0                 | INHDX12   | 0.055 |   0.057 |    1.898 | 
     | clk__L2_I8/A                     |   v   | clk__L1_N0                 | BUHDX12   | 0.006 |   0.063 |    1.903 | 
     | clk__L2_I8/Q                     |   v   | clk__L2_N8                 | BUHDX12   | 0.110 |   0.172 |    2.013 | 
     | clk__L3_I10/A                    |   v   | clk__L2_N8                 | INHDX12   | 0.014 |   0.187 |    2.028 | 
     | clk__L3_I10/Q                    |   ^   | clk__L3_N10                | INHDX12   | 0.064 |   0.251 |    2.092 | 
     | clk__L4_I32/A                    |   ^   | clk__L3_N10                | INHDX12   | 0.006 |   0.257 |    2.098 | 
     | clk__L4_I32/Q                    |   v   | clk__L4_N32                | INHDX12   | 0.072 |   0.329 |    2.169 | 
     | clk__L5_I104/A                   |   v   | clk__L4_N32                | INHDX12   | 0.003 |   0.332 |    2.173 | 
     | clk__L5_I104/Q                   |   ^   | clk__L5_N104               | INHDX12   | 0.059 |   0.391 |    2.231 | 
     | Downsample1_bypass_reg_reg[19]/C |   ^   | clk__L5_N104               | SDFRQHDX1 | 0.003 |   0.393 |    2.234 | 
     | Downsample1_bypass_reg_reg[19]/Q |   ^   | Downsample1_bypass_reg[19] | SDFRQHDX1 | 0.245 |   0.638 |    2.479 | 
     | Downsample1_bypass_reg_reg[19]/D |   ^   | Downsample1_bypass_reg[19] | SDFRQHDX1 | 0.000 |   0.638 |    2.479 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                  |       |              |           |       |  Time   |   Time   | 
     |----------------------------------+-------+--------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk          |           |       |   0.000 |   -1.841 | 
     | clk__L1_I0/A                     |   ^   | clk          | INHDX12   | 0.003 |   0.003 |   -1.838 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0   | INHDX12   | 0.074 |   0.077 |   -1.763 | 
     | clk__L2_I8/A                     |   v   | clk__L1_N0   | BUHDX12   | 0.009 |   0.087 |   -1.754 | 
     | clk__L2_I8/Q                     |   v   | clk__L2_N8   | BUHDX12   | 0.125 |   0.211 |   -1.629 | 
     | clk__L3_I10/A                    |   v   | clk__L2_N8   | INHDX12   | 0.019 |   0.230 |   -1.610 | 
     | clk__L3_I10/Q                    |   ^   | clk__L3_N10  | INHDX12   | 0.089 |   0.320 |   -1.521 | 
     | clk__L4_I32/A                    |   ^   | clk__L3_N10  | INHDX12   | 0.010 |   0.329 |   -1.511 | 
     | clk__L4_I32/Q                    |   v   | clk__L4_N32  | INHDX12   | 0.099 |   0.429 |   -1.412 | 
     | clk__L5_I104/A                   |   v   | clk__L4_N32  | INHDX12   | 0.005 |   0.433 |   -1.407 | 
     | clk__L5_I104/Q                   |   ^   | clk__L5_N104 | INHDX12   | 0.074 |   0.507 |   -1.334 | 
     | Downsample1_bypass_reg_reg[19]/C |   ^   | clk__L5_N104 | SDFRQHDX1 | 0.004 |   0.510 |   -1.330 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Hold Check with Pin Downsample1_bypass_reg_reg[6]/C 
Endpoint:   Downsample1_bypass_reg_reg[6]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample1_bypass_reg_reg[6]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.508
+ Hold                         -0.032
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.477
  Arrival Time                  0.637
  Slack Time                   -1.840
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |            Net            |   Cell    | Delay | Arrival | Required | 
     |                                 |       |                           |           |       |  Time   |   Time   | 
     |---------------------------------+-------+---------------------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk                       |           |       |   0.000 |    1.840 | 
     | clk__L1_I0/A                    |   ^   | clk                       | INHDX12   | 0.002 |   0.002 |    1.842 | 
     | clk__L1_I0/Q                    |   v   | clk__L1_N0                | INHDX12   | 0.055 |   0.057 |    1.897 | 
     | clk__L2_I8/A                    |   v   | clk__L1_N0                | BUHDX12   | 0.006 |   0.063 |    1.903 | 
     | clk__L2_I8/Q                    |   v   | clk__L2_N8                | BUHDX12   | 0.110 |   0.173 |    2.012 | 
     | clk__L3_I10/A                   |   v   | clk__L2_N8                | INHDX12   | 0.014 |   0.187 |    2.027 | 
     | clk__L3_I10/Q                   |   ^   | clk__L3_N10               | INHDX12   | 0.064 |   0.251 |    2.091 | 
     | clk__L4_I32/A                   |   ^   | clk__L3_N10               | INHDX12   | 0.006 |   0.257 |    2.097 | 
     | clk__L4_I32/Q                   |   v   | clk__L4_N32               | INHDX12   | 0.072 |   0.329 |    2.169 | 
     | clk__L5_I105/A                  |   v   | clk__L4_N32               | INHDX12   | 0.003 |   0.331 |    2.171 | 
     | clk__L5_I105/Q                  |   ^   | clk__L5_N105              | INHDX12   | 0.059 |   0.390 |    2.230 | 
     | Downsample1_bypass_reg_reg[6]/C |   ^   | clk__L5_N105              | SDFRQHDX1 | 0.001 |   0.392 |    2.232 | 
     | Downsample1_bypass_reg_reg[6]/Q |   ^   | Downsample1_bypass_reg[6] | SDFRQHDX1 | 0.245 |   0.637 |    2.477 | 
     | Downsample1_bypass_reg_reg[6]/D |   ^   | Downsample1_bypass_reg[6] | SDFRQHDX1 | 0.000 |   0.637 |    2.477 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |               Pin               |  Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                 |       |              |           |       |  Time   |   Time   | 
     |---------------------------------+-------+--------------+-----------+-------+---------+----------| 
     | clk                             |   ^   | clk          |           |       |   0.000 |   -1.840 | 
     | clk__L1_I0/A                    |   ^   | clk          | INHDX12   | 0.003 |   0.003 |   -1.837 | 
     | clk__L1_I0/Q                    |   v   | clk__L1_N0   | INHDX12   | 0.074 |   0.077 |   -1.762 | 
     | clk__L2_I8/A                    |   v   | clk__L1_N0   | BUHDX12   | 0.009 |   0.087 |   -1.753 | 
     | clk__L2_I8/Q                    |   v   | clk__L2_N8   | BUHDX12   | 0.125 |   0.211 |   -1.629 | 
     | clk__L3_I10/A                   |   v   | clk__L2_N8   | INHDX12   | 0.019 |   0.231 |   -1.609 | 
     | clk__L3_I10/Q                   |   ^   | clk__L3_N10  | INHDX12   | 0.089 |   0.320 |   -1.520 | 
     | clk__L4_I32/A                   |   ^   | clk__L3_N10  | INHDX12   | 0.010 |   0.330 |   -1.510 | 
     | clk__L4_I32/Q                   |   v   | clk__L4_N32  | INHDX12   | 0.099 |   0.429 |   -1.411 | 
     | clk__L5_I105/A                  |   v   | clk__L4_N32  | INHDX12   | 0.004 |   0.432 |   -1.407 | 
     | clk__L5_I105/Q                  |   ^   | clk__L5_N105 | INHDX12   | 0.074 |   0.507 |   -1.333 | 
     | Downsample1_bypass_reg_reg[6]/C |   ^   | clk__L5_N105 | SDFRQHDX1 | 0.002 |   0.508 |   -1.332 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Hold Check with Pin Downsample1_bypass_reg_reg[12]/C 
Endpoint:   Downsample1_bypass_reg_reg[12]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample1_bypass_reg_reg[12]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.508
+ Hold                         -0.031
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.477
  Arrival Time                  0.637
  Slack Time                   -1.840
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |            Net             |   Cell    | Delay | Arrival | Required | 
     |                                  |       |                            |           |       |  Time   |   Time   | 
     |----------------------------------+-------+----------------------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk                        |           |       |   0.000 |    1.840 | 
     | clk__L1_I0/A                     |   ^   | clk                        | INHDX12   | 0.002 |   0.002 |    1.842 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0                 | INHDX12   | 0.055 |   0.057 |    1.897 | 
     | clk__L2_I8/A                     |   v   | clk__L1_N0                 | BUHDX12   | 0.006 |   0.063 |    1.903 | 
     | clk__L2_I8/Q                     |   v   | clk__L2_N8                 | BUHDX12   | 0.110 |   0.173 |    2.012 | 
     | clk__L3_I10/A                    |   v   | clk__L2_N8                 | INHDX12   | 0.014 |   0.187 |    2.027 | 
     | clk__L3_I10/Q                    |   ^   | clk__L3_N10                | INHDX12   | 0.064 |   0.251 |    2.091 | 
     | clk__L4_I32/A                    |   ^   | clk__L3_N10                | INHDX12   | 0.006 |   0.257 |    2.097 | 
     | clk__L4_I32/Q                    |   v   | clk__L4_N32                | INHDX12   | 0.072 |   0.329 |    2.169 | 
     | clk__L5_I106/A                   |   v   | clk__L4_N32                | INHDX12   | 0.003 |   0.332 |    2.171 | 
     | clk__L5_I106/Q                   |   ^   | clk__L5_N106               | INHDX12   | 0.058 |   0.390 |    2.230 | 
     | Downsample1_bypass_reg_reg[12]/C |   ^   | clk__L5_N106               | SDFRQHDX1 | 0.002 |   0.392 |    2.232 | 
     | Downsample1_bypass_reg_reg[12]/Q |   ^   | Downsample1_bypass_reg[12] | SDFRQHDX1 | 0.245 |   0.637 |    2.477 | 
     | Downsample1_bypass_reg_reg[12]/D |   ^   | Downsample1_bypass_reg[12] | SDFRQHDX1 | 0.000 |   0.637 |    2.477 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                  |       |              |           |       |  Time   |   Time   | 
     |----------------------------------+-------+--------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk          |           |       |   0.000 |   -1.840 | 
     | clk__L1_I0/A                     |   ^   | clk          | INHDX12   | 0.003 |   0.003 |   -1.837 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0   | INHDX12   | 0.074 |   0.077 |   -1.762 | 
     | clk__L2_I8/A                     |   v   | clk__L1_N0   | BUHDX12   | 0.009 |   0.087 |   -1.753 | 
     | clk__L2_I8/Q                     |   v   | clk__L2_N8   | BUHDX12   | 0.125 |   0.211 |   -1.628 | 
     | clk__L3_I10/A                    |   v   | clk__L2_N8   | INHDX12   | 0.019 |   0.230 |   -1.609 | 
     | clk__L3_I10/Q                    |   ^   | clk__L3_N10  | INHDX12   | 0.089 |   0.320 |   -1.520 | 
     | clk__L4_I32/A                    |   ^   | clk__L3_N10  | INHDX12   | 0.010 |   0.329 |   -1.510 | 
     | clk__L4_I32/Q                    |   v   | clk__L4_N32  | INHDX12   | 0.099 |   0.429 |   -1.411 | 
     | clk__L5_I106/A                   |   v   | clk__L4_N32  | INHDX12   | 0.004 |   0.432 |   -1.408 | 
     | clk__L5_I106/Q                   |   ^   | clk__L5_N106 | INHDX12   | 0.073 |   0.505 |   -1.334 | 
     | Downsample1_bypass_reg_reg[12]/C |   ^   | clk__L5_N106 | SDFRQHDX1 | 0.003 |   0.508 |   -1.331 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Hold Check with Pin Downsample1_bypass_reg_reg[30]/C 
Endpoint:   Downsample1_bypass_reg_reg[30]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample1_bypass_reg_reg[30]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.479
+ Hold                         -0.031
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.447
  Arrival Time                  0.608
  Slack Time                   -1.839
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |            Net             |   Cell    | Delay | Arrival | Required | 
     |                                  |       |                            |           |       |  Time   |   Time   | 
     |----------------------------------+-------+----------------------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk                        |           |       |   0.000 |    1.840 | 
     | clk__L1_I0/A                     |   ^   | clk                        | INHDX12   | 0.002 |   0.002 |    1.842 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0                 | INHDX12   | 0.055 |   0.057 |    1.897 | 
     | clk__L2_I8/A                     |   v   | clk__L1_N0                 | BUHDX12   | 0.006 |   0.063 |    1.902 | 
     | clk__L2_I8/Q                     |   v   | clk__L2_N8                 | BUHDX12   | 0.110 |   0.173 |    2.012 | 
     | clk__L3_I10/A                    |   v   | clk__L2_N8                 | INHDX12   | 0.014 |   0.187 |    2.026 | 
     | clk__L3_I10/Q                    |   ^   | clk__L3_N10                | INHDX12   | 0.064 |   0.251 |    2.091 | 
     | clk__L4_I31/A                    |   ^   | clk__L3_N10                | INHDX12   | 0.004 |   0.255 |    2.095 | 
     | clk__L4_I31/Q                    |   v   | clk__L4_N31                | INHDX12   | 0.058 |   0.313 |    2.153 | 
     | clk__L5_I102/A                   |   v   | clk__L4_N31                | INHDX12   | 0.002 |   0.315 |    2.155 | 
     | clk__L5_I102/Q                   |   ^   | clk__L5_N102               | INHDX12   | 0.054 |   0.369 |    2.208 | 
     | Downsample1_bypass_reg_reg[30]/C |   ^   | clk__L5_N102               | SDFRQHDX1 | 0.000 |   0.369 |    2.208 | 
     | Downsample1_bypass_reg_reg[30]/Q |   ^   | Downsample1_bypass_reg[30] | SDFRQHDX1 | 0.239 |   0.608 |    2.447 | 
     | Downsample1_bypass_reg_reg[30]/D |   ^   | Downsample1_bypass_reg[30] | SDFRQHDX1 | 0.000 |   0.608 |    2.447 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                  |       |              |           |       |  Time   |   Time   | 
     |----------------------------------+-------+--------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk          |           |       |   0.000 |   -1.839 | 
     | clk__L1_I0/A                     |   ^   | clk          | INHDX12   | 0.003 |   0.003 |   -1.837 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0   | INHDX12   | 0.074 |   0.077 |   -1.762 | 
     | clk__L2_I8/A                     |   v   | clk__L1_N0   | BUHDX12   | 0.009 |   0.087 |   -1.753 | 
     | clk__L2_I8/Q                     |   v   | clk__L2_N8   | BUHDX12   | 0.125 |   0.211 |   -1.628 | 
     | clk__L3_I10/A                    |   v   | clk__L2_N8   | INHDX12   | 0.019 |   0.230 |   -1.609 | 
     | clk__L3_I10/Q                    |   ^   | clk__L3_N10  | INHDX12   | 0.089 |   0.320 |   -1.520 | 
     | clk__L4_I31/A                    |   ^   | clk__L3_N10  | INHDX12   | 0.007 |   0.327 |   -1.513 | 
     | clk__L4_I31/Q                    |   v   | clk__L4_N31  | INHDX12   | 0.080 |   0.407 |   -1.433 | 
     | clk__L5_I102/A                   |   v   | clk__L4_N31  | INHDX12   | 0.003 |   0.410 |   -1.430 | 
     | clk__L5_I102/Q                   |   ^   | clk__L5_N102 | INHDX12   | 0.069 |   0.479 |   -1.361 | 
     | Downsample1_bypass_reg_reg[30]/C |   ^   | clk__L5_N102 | SDFRQHDX1 | 0.000 |   0.479 |   -1.361 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Hold Check with Pin Downsample1_bypass_reg_reg[31]/C 
Endpoint:   Downsample1_bypass_reg_reg[31]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample1_bypass_reg_reg[31]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.479
+ Hold                         -0.031
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.447
  Arrival Time                  0.608
  Slack Time                   -1.839
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |            Net             |   Cell    | Delay | Arrival | Required | 
     |                                  |       |                            |           |       |  Time   |   Time   | 
     |----------------------------------+-------+----------------------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk                        |           |       |   0.000 |    1.839 | 
     | clk__L1_I0/A                     |   ^   | clk                        | INHDX12   | 0.002 |   0.002 |    1.841 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0                 | INHDX12   | 0.055 |   0.057 |    1.896 | 
     | clk__L2_I8/A                     |   v   | clk__L1_N0                 | BUHDX12   | 0.006 |   0.063 |    1.902 | 
     | clk__L2_I8/Q                     |   v   | clk__L2_N8                 | BUHDX12   | 0.110 |   0.173 |    2.012 | 
     | clk__L3_I10/A                    |   v   | clk__L2_N8                 | INHDX12   | 0.014 |   0.187 |    2.026 | 
     | clk__L3_I10/Q                    |   ^   | clk__L3_N10                | INHDX12   | 0.064 |   0.251 |    2.090 | 
     | clk__L4_I31/A                    |   ^   | clk__L3_N10                | INHDX12   | 0.004 |   0.255 |    2.095 | 
     | clk__L4_I31/Q                    |   v   | clk__L4_N31                | INHDX12   | 0.058 |   0.313 |    2.152 | 
     | clk__L5_I102/A                   |   v   | clk__L4_N31                | INHDX12   | 0.002 |   0.315 |    2.154 | 
     | clk__L5_I102/Q                   |   ^   | clk__L5_N102               | INHDX12   | 0.054 |   0.369 |    2.208 | 
     | Downsample1_bypass_reg_reg[31]/C |   ^   | clk__L5_N102               | SDFRQHDX1 | 0.000 |   0.369 |    2.208 | 
     | Downsample1_bypass_reg_reg[31]/Q |   ^   | Downsample1_bypass_reg[31] | SDFRQHDX1 | 0.239 |   0.608 |    2.447 | 
     | Downsample1_bypass_reg_reg[31]/D |   ^   | Downsample1_bypass_reg[31] | SDFRQHDX1 | 0.000 |   0.608 |    2.447 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                  |       |              |           |       |  Time   |   Time   | 
     |----------------------------------+-------+--------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk          |           |       |   0.000 |   -1.839 | 
     | clk__L1_I0/A                     |   ^   | clk          | INHDX12   | 0.003 |   0.003 |   -1.836 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0   | INHDX12   | 0.074 |   0.077 |   -1.762 | 
     | clk__L2_I8/A                     |   v   | clk__L1_N0   | BUHDX12   | 0.009 |   0.087 |   -1.752 | 
     | clk__L2_I8/Q                     |   v   | clk__L2_N8   | BUHDX12   | 0.125 |   0.211 |   -1.628 | 
     | clk__L3_I10/A                    |   v   | clk__L2_N8   | INHDX12   | 0.019 |   0.231 |   -1.609 | 
     | clk__L3_I10/Q                    |   ^   | clk__L3_N10  | INHDX12   | 0.089 |   0.320 |   -1.519 | 
     | clk__L4_I31/A                    |   ^   | clk__L3_N10  | INHDX12   | 0.007 |   0.327 |   -1.512 | 
     | clk__L4_I31/Q                    |   v   | clk__L4_N31  | INHDX12   | 0.080 |   0.407 |   -1.432 | 
     | clk__L5_I102/A                   |   v   | clk__L4_N31  | INHDX12   | 0.003 |   0.410 |   -1.429 | 
     | clk__L5_I102/Q                   |   ^   | clk__L5_N102 | INHDX12   | 0.069 |   0.479 |   -1.361 | 
     | Downsample1_bypass_reg_reg[31]/C |   ^   | clk__L5_N102 | SDFRQHDX1 | 0.000 |   0.479 |   -1.360 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Hold Check with Pin Downsample1_bypass_reg_reg[13]/C 
Endpoint:   Downsample1_bypass_reg_reg[13]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample1_bypass_reg_reg[13]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.508
+ Hold                         -0.032
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.477
  Arrival Time                  0.638
  Slack Time                   -1.839
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |            Net             |   Cell    | Delay | Arrival | Required | 
     |                                  |       |                            |           |       |  Time   |   Time   | 
     |----------------------------------+-------+----------------------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk                        |           |       |   0.000 |    1.839 | 
     | clk__L1_I0/A                     |   ^   | clk                        | INHDX12   | 0.002 |   0.002 |    1.841 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0                 | INHDX12   | 0.055 |   0.057 |    1.896 | 
     | clk__L2_I8/A                     |   v   | clk__L1_N0                 | BUHDX12   | 0.006 |   0.063 |    1.902 | 
     | clk__L2_I8/Q                     |   v   | clk__L2_N8                 | BUHDX12   | 0.110 |   0.173 |    2.011 | 
     | clk__L3_I10/A                    |   v   | clk__L2_N8                 | INHDX12   | 0.014 |   0.187 |    2.026 | 
     | clk__L3_I10/Q                    |   ^   | clk__L3_N10                | INHDX12   | 0.064 |   0.251 |    2.090 | 
     | clk__L4_I32/A                    |   ^   | clk__L3_N10                | INHDX12   | 0.006 |   0.257 |    2.096 | 
     | clk__L4_I32/Q                    |   v   | clk__L4_N32                | INHDX12   | 0.072 |   0.329 |    2.168 | 
     | clk__L5_I106/A                   |   v   | clk__L4_N32                | INHDX12   | 0.003 |   0.332 |    2.170 | 
     | clk__L5_I106/Q                   |   ^   | clk__L5_N106               | INHDX12   | 0.058 |   0.390 |    2.229 | 
     | Downsample1_bypass_reg_reg[13]/C |   ^   | clk__L5_N106               | SDFRQHDX1 | 0.002 |   0.392 |    2.231 | 
     | Downsample1_bypass_reg_reg[13]/Q |   ^   | Downsample1_bypass_reg[13] | SDFRQHDX1 | 0.245 |   0.638 |    2.477 | 
     | Downsample1_bypass_reg_reg[13]/D |   ^   | Downsample1_bypass_reg[13] | SDFRQHDX1 | 0.000 |   0.638 |    2.477 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                  |       |              |           |       |  Time   |   Time   | 
     |----------------------------------+-------+--------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk          |           |       |   0.000 |   -1.839 | 
     | clk__L1_I0/A                     |   ^   | clk          | INHDX12   | 0.003 |   0.003 |   -1.836 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0   | INHDX12   | 0.074 |   0.077 |   -1.762 | 
     | clk__L2_I8/A                     |   v   | clk__L1_N0   | BUHDX12   | 0.009 |   0.087 |   -1.752 | 
     | clk__L2_I8/Q                     |   v   | clk__L2_N8   | BUHDX12   | 0.125 |   0.211 |   -1.628 | 
     | clk__L3_I10/A                    |   v   | clk__L2_N8   | INHDX12   | 0.019 |   0.230 |   -1.608 | 
     | clk__L3_I10/Q                    |   ^   | clk__L3_N10  | INHDX12   | 0.089 |   0.320 |   -1.519 | 
     | clk__L4_I32/A                    |   ^   | clk__L3_N10  | INHDX12   | 0.010 |   0.329 |   -1.509 | 
     | clk__L4_I32/Q                    |   v   | clk__L4_N32  | INHDX12   | 0.099 |   0.429 |   -1.410 | 
     | clk__L5_I106/A                   |   v   | clk__L4_N32  | INHDX12   | 0.004 |   0.432 |   -1.407 | 
     | clk__L5_I106/Q                   |   ^   | clk__L5_N106 | INHDX12   | 0.073 |   0.505 |   -1.333 | 
     | Downsample1_bypass_reg_reg[13]/C |   ^   | clk__L5_N106 | SDFRQHDX1 | 0.003 |   0.508 |   -1.331 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Hold Check with Pin Downsample1_bypass_reg_reg[32]/C 
Endpoint:   Downsample1_bypass_reg_reg[32]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample1_bypass_reg_reg[32]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.480
+ Hold                         -0.031
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.449
  Arrival Time                  0.611
  Slack Time                   -1.838
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |            Net             |   Cell    | Delay | Arrival | Required | 
     |                                  |       |                            |           |       |  Time   |   Time   | 
     |----------------------------------+-------+----------------------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk                        |           |       |   0.000 |    1.838 | 
     | clk__L1_I0/A                     |   ^   | clk                        | INHDX12   | 0.002 |   0.002 |    1.840 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0                 | INHDX12   | 0.055 |   0.057 |    1.895 | 
     | clk__L2_I8/A                     |   v   | clk__L1_N0                 | BUHDX12   | 0.006 |   0.063 |    1.901 | 
     | clk__L2_I8/Q                     |   v   | clk__L2_N8                 | BUHDX12   | 0.110 |   0.173 |    2.010 | 
     | clk__L3_I10/A                    |   v   | clk__L2_N8                 | INHDX12   | 0.014 |   0.187 |    2.025 | 
     | clk__L3_I10/Q                    |   ^   | clk__L3_N10                | INHDX12   | 0.064 |   0.251 |    2.089 | 
     | clk__L4_I31/A                    |   ^   | clk__L3_N10                | INHDX12   | 0.004 |   0.255 |    2.093 | 
     | clk__L4_I31/Q                    |   v   | clk__L4_N31                | INHDX12   | 0.058 |   0.313 |    2.151 | 
     | clk__L5_I102/A                   |   v   | clk__L4_N31                | INHDX12   | 0.002 |   0.315 |    2.153 | 
     | clk__L5_I102/Q                   |   ^   | clk__L5_N102               | INHDX12   | 0.054 |   0.369 |    2.207 | 
     | Downsample1_bypass_reg_reg[32]/C |   ^   | clk__L5_N102               | SDFRQHDX1 | 0.001 |   0.370 |    2.208 | 
     | Downsample1_bypass_reg_reg[32]/Q |   ^   | Downsample1_bypass_reg[32] | SDFRQHDX1 | 0.241 |   0.611 |    2.449 | 
     | Downsample1_bypass_reg_reg[32]/D |   ^   | Downsample1_bypass_reg[32] | SDFRQHDX1 | 0.000 |   0.611 |    2.449 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                  |       |              |           |       |  Time   |   Time   | 
     |----------------------------------+-------+--------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk          |           |       |   0.000 |   -1.838 | 
     | clk__L1_I0/A                     |   ^   | clk          | INHDX12   | 0.003 |   0.003 |   -1.835 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0   | INHDX12   | 0.074 |   0.077 |   -1.760 | 
     | clk__L2_I8/A                     |   v   | clk__L1_N0   | BUHDX12   | 0.009 |   0.087 |   -1.751 | 
     | clk__L2_I8/Q                     |   v   | clk__L2_N8   | BUHDX12   | 0.125 |   0.211 |   -1.626 | 
     | clk__L3_I10/A                    |   v   | clk__L2_N8   | INHDX12   | 0.019 |   0.231 |   -1.607 | 
     | clk__L3_I10/Q                    |   ^   | clk__L3_N10  | INHDX12   | 0.089 |   0.320 |   -1.518 | 
     | clk__L4_I31/A                    |   ^   | clk__L3_N10  | INHDX12   | 0.007 |   0.327 |   -1.511 | 
     | clk__L4_I31/Q                    |   v   | clk__L4_N31  | INHDX12   | 0.080 |   0.407 |   -1.431 | 
     | clk__L5_I102/A                   |   v   | clk__L4_N31  | INHDX12   | 0.003 |   0.410 |   -1.428 | 
     | clk__L5_I102/Q                   |   ^   | clk__L5_N102 | INHDX12   | 0.069 |   0.479 |   -1.359 | 
     | Downsample1_bypass_reg_reg[32]/C |   ^   | clk__L5_N102 | SDFRQHDX1 | 0.002 |   0.480 |   -1.357 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Hold Check with Pin Downsample1_bypass_reg_reg[14]/C 
Endpoint:   Downsample1_bypass_reg_reg[14]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample1_bypass_reg_reg[14]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.509
+ Hold                         -0.032
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.477
  Arrival Time                  0.639
  Slack Time                   -1.837
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |            Net             |   Cell    | Delay | Arrival | Required | 
     |                                  |       |                            |           |       |  Time   |   Time   | 
     |----------------------------------+-------+----------------------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk                        |           |       |   0.000 |    1.837 | 
     | clk__L1_I0/A                     |   ^   | clk                        | INHDX12   | 0.002 |   0.002 |    1.839 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0                 | INHDX12   | 0.055 |   0.057 |    1.895 | 
     | clk__L2_I8/A                     |   v   | clk__L1_N0                 | BUHDX12   | 0.006 |   0.063 |    1.900 | 
     | clk__L2_I8/Q                     |   v   | clk__L2_N8                 | BUHDX12   | 0.110 |   0.173 |    2.010 | 
     | clk__L3_I10/A                    |   v   | clk__L2_N8                 | INHDX12   | 0.014 |   0.187 |    2.024 | 
     | clk__L3_I10/Q                    |   ^   | clk__L3_N10                | INHDX12   | 0.064 |   0.251 |    2.089 | 
     | clk__L4_I32/A                    |   ^   | clk__L3_N10                | INHDX12   | 0.006 |   0.257 |    2.094 | 
     | clk__L4_I32/Q                    |   v   | clk__L4_N32                | INHDX12   | 0.072 |   0.329 |    2.166 | 
     | clk__L5_I106/A                   |   v   | clk__L4_N32                | INHDX12   | 0.003 |   0.332 |    2.169 | 
     | clk__L5_I106/Q                   |   ^   | clk__L5_N106               | INHDX12   | 0.058 |   0.390 |    2.227 | 
     | Downsample1_bypass_reg_reg[14]/C |   ^   | clk__L5_N106               | SDFRQHDX1 | 0.002 |   0.392 |    2.230 | 
     | Downsample1_bypass_reg_reg[14]/Q |   ^   | Downsample1_bypass_reg[14] | SDFRQHDX1 | 0.247 |   0.639 |    2.477 | 
     | Downsample1_bypass_reg_reg[14]/D |   ^   | Downsample1_bypass_reg[14] | SDFRQHDX1 | 0.000 |   0.639 |    2.477 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                  |       |              |           |       |  Time   |   Time   | 
     |----------------------------------+-------+--------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk          |           |       |   0.000 |   -1.837 | 
     | clk__L1_I0/A                     |   ^   | clk          | INHDX12   | 0.003 |   0.003 |   -1.834 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0   | INHDX12   | 0.074 |   0.077 |   -1.760 | 
     | clk__L2_I8/A                     |   v   | clk__L1_N0   | BUHDX12   | 0.009 |   0.087 |   -1.751 | 
     | clk__L2_I8/Q                     |   v   | clk__L2_N8   | BUHDX12   | 0.125 |   0.211 |   -1.626 | 
     | clk__L3_I10/A                    |   v   | clk__L2_N8   | INHDX12   | 0.019 |   0.231 |   -1.607 | 
     | clk__L3_I10/Q                    |   ^   | clk__L3_N10  | INHDX12   | 0.089 |   0.320 |   -1.518 | 
     | clk__L4_I32/A                    |   ^   | clk__L3_N10  | INHDX12   | 0.010 |   0.330 |   -1.508 | 
     | clk__L4_I32/Q                    |   v   | clk__L4_N32  | INHDX12   | 0.099 |   0.429 |   -1.409 | 
     | clk__L5_I106/A                   |   v   | clk__L4_N32  | INHDX12   | 0.004 |   0.432 |   -1.405 | 
     | clk__L5_I106/Q                   |   ^   | clk__L5_N106 | INHDX12   | 0.073 |   0.506 |   -1.332 | 
     | Downsample1_bypass_reg_reg[14]/C |   ^   | clk__L5_N106 | SDFRQHDX1 | 0.003 |   0.509 |   -1.329 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Hold Check with Pin Downsample1_bypass_reg_reg[11]/C 
Endpoint:   Downsample1_bypass_reg_reg[11]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample1_bypass_reg_reg[11]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.510
+ Hold                         -0.032
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.479
  Arrival Time                  0.643
  Slack Time                   -1.835
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |            Net             |   Cell    | Delay | Arrival | Required | 
     |                                  |       |                            |           |       |  Time   |   Time   | 
     |----------------------------------+-------+----------------------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk                        |           |       |   0.000 |    1.835 | 
     | clk__L1_I0/A                     |   ^   | clk                        | INHDX12   | 0.002 |   0.002 |    1.837 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0                 | INHDX12   | 0.055 |   0.057 |    1.892 | 
     | clk__L2_I8/A                     |   v   | clk__L1_N0                 | BUHDX12   | 0.006 |   0.063 |    1.898 | 
     | clk__L2_I8/Q                     |   v   | clk__L2_N8                 | BUHDX12   | 0.110 |   0.173 |    2.008 | 
     | clk__L3_I10/A                    |   v   | clk__L2_N8                 | INHDX12   | 0.014 |   0.187 |    2.022 | 
     | clk__L3_I10/Q                    |   ^   | clk__L3_N10                | INHDX12   | 0.064 |   0.251 |    2.086 | 
     | clk__L4_I32/A                    |   ^   | clk__L3_N10                | INHDX12   | 0.006 |   0.257 |    2.092 | 
     | clk__L4_I32/Q                    |   v   | clk__L4_N32                | INHDX12   | 0.072 |   0.329 |    2.164 | 
     | clk__L5_I104/A                   |   v   | clk__L4_N32                | INHDX12   | 0.003 |   0.332 |    2.167 | 
     | clk__L5_I104/Q                   |   ^   | clk__L5_N104               | INHDX12   | 0.059 |   0.391 |    2.226 | 
     | Downsample1_bypass_reg_reg[11]/C |   ^   | clk__L5_N104               | SDFRQHDX1 | 0.003 |   0.393 |    2.229 | 
     | Downsample1_bypass_reg_reg[11]/Q |   ^   | Downsample1_bypass_reg[11] | SDFRQHDX1 | 0.250 |   0.643 |    2.479 | 
     | Downsample1_bypass_reg_reg[11]/D |   ^   | Downsample1_bypass_reg[11] | SDFRQHDX1 | 0.000 |   0.643 |    2.479 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                  |       |              |           |       |  Time   |   Time   | 
     |----------------------------------+-------+--------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk          |           |       |   0.000 |   -1.835 | 
     | clk__L1_I0/A                     |   ^   | clk          | INHDX12   | 0.003 |   0.003 |   -1.832 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0   | INHDX12   | 0.074 |   0.077 |   -1.758 | 
     | clk__L2_I8/A                     |   v   | clk__L1_N0   | BUHDX12   | 0.009 |   0.087 |   -1.749 | 
     | clk__L2_I8/Q                     |   v   | clk__L2_N8   | BUHDX12   | 0.125 |   0.211 |   -1.624 | 
     | clk__L3_I10/A                    |   v   | clk__L2_N8   | INHDX12   | 0.019 |   0.230 |   -1.605 | 
     | clk__L3_I10/Q                    |   ^   | clk__L3_N10  | INHDX12   | 0.089 |   0.320 |   -1.515 | 
     | clk__L4_I32/A                    |   ^   | clk__L3_N10  | INHDX12   | 0.010 |   0.329 |   -1.506 | 
     | clk__L4_I32/Q                    |   v   | clk__L4_N32  | INHDX12   | 0.099 |   0.429 |   -1.407 | 
     | clk__L5_I104/A                   |   v   | clk__L4_N32  | INHDX12   | 0.005 |   0.433 |   -1.402 | 
     | clk__L5_I104/Q                   |   ^   | clk__L5_N104 | INHDX12   | 0.074 |   0.507 |   -1.328 | 
     | Downsample1_bypass_reg_reg[11]/C |   ^   | clk__L5_N104 | SDFRQHDX1 | 0.004 |   0.510 |   -1.325 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Hold Check with Pin Downsample1_bypass_reg_reg[15]/C 
Endpoint:   Downsample1_bypass_reg_reg[15]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample1_bypass_reg_reg[15]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.508
+ Hold                         -0.032
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.476
  Arrival Time                  0.642
  Slack Time                   -1.834
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |            Net             |   Cell    | Delay | Arrival | Required | 
     |                                  |       |                            |           |       |  Time   |   Time   | 
     |----------------------------------+-------+----------------------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk                        |           |       |   0.000 |    1.834 | 
     | clk__L1_I0/A                     |   ^   | clk                        | INHDX12   | 0.002 |   0.002 |    1.836 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0                 | INHDX12   | 0.055 |   0.057 |    1.891 | 
     | clk__L2_I8/A                     |   v   | clk__L1_N0                 | BUHDX12   | 0.006 |   0.063 |    1.897 | 
     | clk__L2_I8/Q                     |   v   | clk__L2_N8                 | BUHDX12   | 0.110 |   0.173 |    2.007 | 
     | clk__L3_I10/A                    |   v   | clk__L2_N8                 | INHDX12   | 0.014 |   0.187 |    2.021 | 
     | clk__L3_I10/Q                    |   ^   | clk__L3_N10                | INHDX12   | 0.064 |   0.251 |    2.085 | 
     | clk__L4_I32/A                    |   ^   | clk__L3_N10                | INHDX12   | 0.006 |   0.257 |    2.091 | 
     | clk__L4_I32/Q                    |   v   | clk__L4_N32                | INHDX12   | 0.072 |   0.329 |    2.163 | 
     | clk__L5_I106/A                   |   v   | clk__L4_N32                | INHDX12   | 0.003 |   0.332 |    2.166 | 
     | clk__L5_I106/Q                   |   ^   | clk__L5_N106               | INHDX12   | 0.058 |   0.390 |    2.224 | 
     | Downsample1_bypass_reg_reg[15]/C |   ^   | clk__L5_N106               | SDFRQHDX1 | 0.002 |   0.392 |    2.227 | 
     | Downsample1_bypass_reg_reg[15]/Q |   ^   | Downsample1_bypass_reg[15] | SDFRQHDX1 | 0.250 |   0.642 |    2.476 | 
     | Downsample1_bypass_reg_reg[15]/D |   ^   | Downsample1_bypass_reg[15] | SDFRQHDX1 | 0.000 |   0.642 |    2.476 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                  |       |              |           |       |  Time   |   Time   | 
     |----------------------------------+-------+--------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk          |           |       |   0.000 |   -1.834 | 
     | clk__L1_I0/A                     |   ^   | clk          | INHDX12   | 0.003 |   0.003 |   -1.831 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0   | INHDX12   | 0.074 |   0.077 |   -1.757 | 
     | clk__L2_I8/A                     |   v   | clk__L1_N0   | BUHDX12   | 0.009 |   0.087 |   -1.748 | 
     | clk__L2_I8/Q                     |   v   | clk__L2_N8   | BUHDX12   | 0.125 |   0.211 |   -1.623 | 
     | clk__L3_I10/A                    |   v   | clk__L2_N8   | INHDX12   | 0.019 |   0.230 |   -1.604 | 
     | clk__L3_I10/Q                    |   ^   | clk__L3_N10  | INHDX12   | 0.089 |   0.320 |   -1.515 | 
     | clk__L4_I32/A                    |   ^   | clk__L3_N10  | INHDX12   | 0.010 |   0.329 |   -1.505 | 
     | clk__L4_I32/Q                    |   v   | clk__L4_N32  | INHDX12   | 0.099 |   0.429 |   -1.406 | 
     | clk__L5_I106/A                   |   v   | clk__L4_N32  | INHDX12   | 0.004 |   0.432 |   -1.402 | 
     | clk__L5_I106/Q                   |   ^   | clk__L5_N106 | INHDX12   | 0.073 |   0.505 |   -1.329 | 
     | Downsample1_bypass_reg_reg[15]/C |   ^   | clk__L5_N106 | SDFRQHDX1 | 0.003 |   0.508 |   -1.326 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Hold Check with Pin Downsample1_bypass_reg_reg[28]/C 
Endpoint:   Downsample1_bypass_reg_reg[28]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample1_bypass_reg_reg[28]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.480
+ Hold                         -0.031
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.449
  Arrival Time                  0.615
  Slack Time                   -1.834
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |            Net             |   Cell    | Delay | Arrival | Required | 
     |                                  |       |                            |           |       |  Time   |   Time   | 
     |----------------------------------+-------+----------------------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk                        |           |       |   0.000 |    1.834 | 
     | clk__L1_I0/A                     |   ^   | clk                        | INHDX12   | 0.002 |   0.002 |    1.836 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0                 | INHDX12   | 0.055 |   0.057 |    1.891 | 
     | clk__L2_I8/A                     |   v   | clk__L1_N0                 | BUHDX12   | 0.006 |   0.063 |    1.897 | 
     | clk__L2_I8/Q                     |   v   | clk__L2_N8                 | BUHDX12   | 0.110 |   0.173 |    2.006 | 
     | clk__L3_I10/A                    |   v   | clk__L2_N8                 | INHDX12   | 0.014 |   0.187 |    2.021 | 
     | clk__L3_I10/Q                    |   ^   | clk__L3_N10                | INHDX12   | 0.064 |   0.251 |    2.085 | 
     | clk__L4_I31/A                    |   ^   | clk__L3_N10                | INHDX12   | 0.004 |   0.255 |    2.089 | 
     | clk__L4_I31/Q                    |   v   | clk__L4_N31                | INHDX12   | 0.058 |   0.313 |    2.147 | 
     | clk__L5_I101/A                   |   v   | clk__L4_N31                | INHDX12   | 0.001 |   0.315 |    2.148 | 
     | clk__L5_I101/Q                   |   ^   | clk__L5_N101               | INHDX12   | 0.055 |   0.369 |    2.203 | 
     | Downsample1_bypass_reg_reg[28]/C |   ^   | clk__L5_N101               | SDFRQHDX1 | 0.002 |   0.371 |    2.205 | 
     | Downsample1_bypass_reg_reg[28]/Q |   ^   | Downsample1_bypass_reg[28] | SDFRQHDX1 | 0.244 |   0.615 |    2.449 | 
     | Downsample1_bypass_reg_reg[28]/D |   ^   | Downsample1_bypass_reg[28] | SDFRQHDX1 | 0.000 |   0.615 |    2.449 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                  |       |              |           |       |  Time   |   Time   | 
     |----------------------------------+-------+--------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk          |           |       |   0.000 |   -1.834 | 
     | clk__L1_I0/A                     |   ^   | clk          | INHDX12   | 0.003 |   0.003 |   -1.831 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0   | INHDX12   | 0.074 |   0.077 |   -1.757 | 
     | clk__L2_I8/A                     |   v   | clk__L1_N0   | BUHDX12   | 0.009 |   0.087 |   -1.747 | 
     | clk__L2_I8/Q                     |   v   | clk__L2_N8   | BUHDX12   | 0.125 |   0.211 |   -1.623 | 
     | clk__L3_I10/A                    |   v   | clk__L2_N8   | INHDX12   | 0.019 |   0.231 |   -1.603 | 
     | clk__L3_I10/Q                    |   ^   | clk__L3_N10  | INHDX12   | 0.089 |   0.320 |   -1.514 | 
     | clk__L4_I31/A                    |   ^   | clk__L3_N10  | INHDX12   | 0.007 |   0.327 |   -1.507 | 
     | clk__L4_I31/Q                    |   v   | clk__L4_N31  | INHDX12   | 0.080 |   0.407 |   -1.427 | 
     | clk__L5_I101/A                   |   v   | clk__L4_N31  | INHDX12   | 0.002 |   0.409 |   -1.425 | 
     | clk__L5_I101/Q                   |   ^   | clk__L5_N101 | INHDX12   | 0.069 |   0.478 |   -1.356 | 
     | Downsample1_bypass_reg_reg[28]/C |   ^   | clk__L5_N101 | SDFRQHDX1 | 0.002 |   0.480 |   -1.354 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Hold Check with Pin Downsample1_bypass_reg_reg[24]/C 
Endpoint:   Downsample1_bypass_reg_reg[24]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample1_bypass_reg_reg[24]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.480
+ Hold                         -0.032
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.448
  Arrival Time                  0.617
  Slack Time                   -1.832
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |            Net             |   Cell    | Delay | Arrival | Required | 
     |                                  |       |                            |           |       |  Time   |   Time   | 
     |----------------------------------+-------+----------------------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk                        |           |       |   0.000 |    1.832 | 
     | clk__L1_I0/A                     |   ^   | clk                        | INHDX12   | 0.002 |   0.002 |    1.834 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0                 | INHDX12   | 0.055 |   0.057 |    1.889 | 
     | clk__L2_I8/A                     |   v   | clk__L1_N0                 | BUHDX12   | 0.006 |   0.063 |    1.894 | 
     | clk__L2_I8/Q                     |   v   | clk__L2_N8                 | BUHDX12   | 0.110 |   0.173 |    2.004 | 
     | clk__L3_I10/A                    |   v   | clk__L2_N8                 | INHDX12   | 0.014 |   0.187 |    2.019 | 
     | clk__L3_I10/Q                    |   ^   | clk__L3_N10                | INHDX12   | 0.064 |   0.251 |    2.083 | 
     | clk__L4_I31/A                    |   ^   | clk__L3_N10                | INHDX12   | 0.004 |   0.255 |    2.087 | 
     | clk__L4_I31/Q                    |   v   | clk__L4_N31                | INHDX12   | 0.058 |   0.313 |    2.145 | 
     | clk__L5_I101/A                   |   v   | clk__L4_N31                | INHDX12   | 0.001 |   0.314 |    2.146 | 
     | clk__L5_I101/Q                   |   ^   | clk__L5_N101               | INHDX12   | 0.055 |   0.369 |    2.201 | 
     | Downsample1_bypass_reg_reg[24]/C |   ^   | clk__L5_N101               | SDFRQHDX1 | 0.002 |   0.371 |    2.202 | 
     | Downsample1_bypass_reg_reg[24]/Q |   ^   | Downsample1_bypass_reg[24] | SDFRQHDX1 | 0.246 |   0.617 |    2.448 | 
     | Downsample1_bypass_reg_reg[24]/D |   ^   | Downsample1_bypass_reg[24] | SDFRQHDX1 | 0.000 |   0.617 |    2.448 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                  |       |              |           |       |  Time   |   Time   | 
     |----------------------------------+-------+--------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk          |           |       |   0.000 |   -1.831 | 
     | clk__L1_I0/A                     |   ^   | clk          | INHDX12   | 0.003 |   0.003 |   -1.829 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0   | INHDX12   | 0.074 |   0.077 |   -1.754 | 
     | clk__L2_I8/A                     |   v   | clk__L1_N0   | BUHDX12   | 0.009 |   0.087 |   -1.745 | 
     | clk__L2_I8/Q                     |   v   | clk__L2_N8   | BUHDX12   | 0.125 |   0.211 |   -1.620 | 
     | clk__L3_I10/A                    |   v   | clk__L2_N8   | INHDX12   | 0.019 |   0.231 |   -1.601 | 
     | clk__L3_I10/Q                    |   ^   | clk__L3_N10  | INHDX12   | 0.089 |   0.320 |   -1.512 | 
     | clk__L4_I31/A                    |   ^   | clk__L3_N10  | INHDX12   | 0.007 |   0.327 |   -1.505 | 
     | clk__L4_I31/Q                    |   v   | clk__L4_N31  | INHDX12   | 0.080 |   0.407 |   -1.424 | 
     | clk__L5_I101/A                   |   v   | clk__L4_N31  | INHDX12   | 0.002 |   0.409 |   -1.423 | 
     | clk__L5_I101/Q                   |   ^   | clk__L5_N101 | INHDX12   | 0.069 |   0.478 |   -1.354 | 
     | Downsample1_bypass_reg_reg[24]/C |   ^   | clk__L5_N101 | SDFRQHDX1 | 0.002 |   0.480 |   -1.352 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Hold Check with Pin Downsample1_bypass_reg_reg[23]/C 
Endpoint:   Downsample1_bypass_reg_reg[23]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample1_bypass_reg_reg[23]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.480
+ Hold                         -0.032
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.448
  Arrival Time                  0.617
  Slack Time                   -1.831
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |            Net             |   Cell    | Delay | Arrival | Required | 
     |                                  |       |                            |           |       |  Time   |   Time   | 
     |----------------------------------+-------+----------------------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk                        |           |       |   0.000 |    1.831 | 
     | clk__L1_I0/A                     |   ^   | clk                        | INHDX12   | 0.002 |   0.002 |    1.833 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0                 | INHDX12   | 0.055 |   0.057 |    1.888 | 
     | clk__L2_I8/A                     |   v   | clk__L1_N0                 | BUHDX12   | 0.006 |   0.063 |    1.894 | 
     | clk__L2_I8/Q                     |   v   | clk__L2_N8                 | BUHDX12   | 0.110 |   0.173 |    2.004 | 
     | clk__L3_I10/A                    |   v   | clk__L2_N8                 | INHDX12   | 0.014 |   0.187 |    2.018 | 
     | clk__L3_I10/Q                    |   ^   | clk__L3_N10                | INHDX12   | 0.064 |   0.251 |    2.082 | 
     | clk__L4_I31/A                    |   ^   | clk__L3_N10                | INHDX12   | 0.004 |   0.255 |    2.087 | 
     | clk__L4_I31/Q                    |   v   | clk__L4_N31                | INHDX12   | 0.058 |   0.313 |    2.144 | 
     | clk__L5_I101/A                   |   v   | clk__L4_N31                | INHDX12   | 0.001 |   0.315 |    2.146 | 
     | clk__L5_I101/Q                   |   ^   | clk__L5_N101               | INHDX12   | 0.055 |   0.369 |    2.201 | 
     | Downsample1_bypass_reg_reg[23]/C |   ^   | clk__L5_N101               | SDFRQHDX1 | 0.002 |   0.371 |    2.202 | 
     | Downsample1_bypass_reg_reg[23]/Q |   ^   | Downsample1_bypass_reg[23] | SDFRQHDX1 | 0.246 |   0.617 |    2.448 | 
     | Downsample1_bypass_reg_reg[23]/D |   ^   | Downsample1_bypass_reg[23] | SDFRQHDX1 | 0.000 |   0.617 |    2.448 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                  |       |              |           |       |  Time   |   Time   | 
     |----------------------------------+-------+--------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk          |           |       |   0.000 |   -1.831 | 
     | clk__L1_I0/A                     |   ^   | clk          | INHDX12   | 0.003 |   0.003 |   -1.828 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0   | INHDX12   | 0.074 |   0.077 |   -1.754 | 
     | clk__L2_I8/A                     |   v   | clk__L1_N0   | BUHDX12   | 0.009 |   0.087 |   -1.745 | 
     | clk__L2_I8/Q                     |   v   | clk__L2_N8   | BUHDX12   | 0.125 |   0.211 |   -1.620 | 
     | clk__L3_I10/A                    |   v   | clk__L2_N8   | INHDX12   | 0.019 |   0.231 |   -1.601 | 
     | clk__L3_I10/Q                    |   ^   | clk__L3_N10  | INHDX12   | 0.089 |   0.320 |   -1.511 | 
     | clk__L4_I31/A                    |   ^   | clk__L3_N10  | INHDX12   | 0.007 |   0.327 |   -1.504 | 
     | clk__L4_I31/Q                    |   v   | clk__L4_N31  | INHDX12   | 0.080 |   0.407 |   -1.424 | 
     | clk__L5_I101/A                   |   v   | clk__L4_N31  | INHDX12   | 0.002 |   0.409 |   -1.422 | 
     | clk__L5_I101/Q                   |   ^   | clk__L5_N101 | INHDX12   | 0.069 |   0.478 |   -1.353 | 
     | Downsample1_bypass_reg_reg[23]/C |   ^   | clk__L5_N101 | SDFRQHDX1 | 0.002 |   0.480 |   -1.351 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Hold Check with Pin Downsample1_bypass_reg_reg[27]/C 
Endpoint:   Downsample1_bypass_reg_reg[27]/D (^) checked with  leading edge of 
'clk'
Beginpoint: Downsample1_bypass_reg_reg[27]/Q (^) triggered by  leading edge of 
'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.482
+ Hold                         -0.032
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.451
  Arrival Time                  0.623
  Slack Time                   -1.827
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |            Net             |   Cell    | Delay | Arrival | Required | 
     |                                  |       |                            |           |       |  Time   |   Time   | 
     |----------------------------------+-------+----------------------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk                        |           |       |   0.000 |    1.827 | 
     | clk__L1_I0/A                     |   ^   | clk                        | INHDX12   | 0.002 |   0.002 |    1.829 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0                 | INHDX12   | 0.055 |   0.057 |    1.885 | 
     | clk__L2_I8/A                     |   v   | clk__L1_N0                 | BUHDX12   | 0.006 |   0.063 |    1.890 | 
     | clk__L2_I8/Q                     |   v   | clk__L2_N8                 | BUHDX12   | 0.110 |   0.173 |    2.000 | 
     | clk__L3_I10/A                    |   v   | clk__L2_N8                 | INHDX12   | 0.014 |   0.187 |    2.014 | 
     | clk__L3_I10/Q                    |   ^   | clk__L3_N10                | INHDX12   | 0.064 |   0.251 |    2.079 | 
     | clk__L4_I31/A                    |   ^   | clk__L3_N10                | INHDX12   | 0.004 |   0.255 |    2.083 | 
     | clk__L4_I31/Q                    |   v   | clk__L4_N31                | INHDX12   | 0.058 |   0.313 |    2.141 | 
     | clk__L5_I103/A                   |   v   | clk__L4_N31                | INHDX12   | 0.002 |   0.315 |    2.143 | 
     | clk__L5_I103/Q                   |   ^   | clk__L5_N103               | INHDX12   | 0.056 |   0.371 |    2.198 | 
     | Downsample1_bypass_reg_reg[27]/C |   ^   | clk__L5_N103               | SDFRQHDX1 | 0.002 |   0.373 |    2.201 | 
     | Downsample1_bypass_reg_reg[27]/Q |   ^   | Downsample1_bypass_reg[27] | SDFRQHDX1 | 0.250 |   0.623 |    2.451 | 
     | Downsample1_bypass_reg_reg[27]/D |   ^   | Downsample1_bypass_reg[27] | SDFRQHDX1 | 0.000 |   0.623 |    2.451 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------------+ 
     |               Pin                |  Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                  |       |              |           |       |  Time   |   Time   | 
     |----------------------------------+-------+--------------+-----------+-------+---------+----------| 
     | clk                              |   ^   | clk          |           |       |   0.000 |   -1.827 | 
     | clk__L1_I0/A                     |   ^   | clk          | INHDX12   | 0.003 |   0.003 |   -1.824 | 
     | clk__L1_I0/Q                     |   v   | clk__L1_N0   | INHDX12   | 0.074 |   0.077 |   -1.750 | 
     | clk__L2_I8/A                     |   v   | clk__L1_N0   | BUHDX12   | 0.009 |   0.087 |   -1.741 | 
     | clk__L2_I8/Q                     |   v   | clk__L2_N8   | BUHDX12   | 0.125 |   0.211 |   -1.616 | 
     | clk__L3_I10/A                    |   v   | clk__L2_N8   | INHDX12   | 0.019 |   0.230 |   -1.597 | 
     | clk__L3_I10/Q                    |   ^   | clk__L3_N10  | INHDX12   | 0.089 |   0.320 |   -1.508 | 
     | clk__L4_I31/A                    |   ^   | clk__L3_N10  | INHDX12   | 0.007 |   0.327 |   -1.501 | 
     | clk__L4_I31/Q                    |   v   | clk__L4_N31  | INHDX12   | 0.080 |   0.407 |   -1.420 | 
     | clk__L5_I103/A                   |   v   | clk__L4_N31  | INHDX12   | 0.003 |   0.410 |   -1.417 | 
     | clk__L5_I103/Q                   |   ^   | clk__L5_N103 | INHDX12   | 0.070 |   0.480 |   -1.348 | 
     | Downsample1_bypass_reg_reg[27]/C |   ^   | clk__L5_N103 | SDFRQHDX1 | 0.003 |   0.482 |   -1.345 | 
     +--------------------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Hold Check with Pin Third_Block_H3_z_1/Delay15_out1_reg[7]/C 
Endpoint:   Third_Block_H3_z_1/Delay15_out1_reg[7]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: Third_Block_H3_z_1/Delay15_out1_reg[7]/Q (^) triggered by  leading 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.517
+ Hold                         -0.033
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.484
  Arrival Time                  0.672
  Slack Time                   -1.812
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |                Net                 |   Cell    | Delay | Arrival | Required | 
     |                                          |       |                                    |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+------------------------------------+-----------+-------+---------+----------| 
     | clk                                      |   ^   | clk                                |           |       |   0.000 |    1.812 | 
     | clk__L1_I0/A                             |   ^   | clk                                | INHDX12   | 0.002 |   0.002 |    1.814 | 
     | clk__L1_I0/Q                             |   v   | clk__L1_N0                         | INHDX12   | 0.055 |   0.057 |    1.869 | 
     | clk__L2_I2/A                             |   v   | clk__L1_N0                         | BUHDX12   | 0.016 |   0.073 |    1.885 | 
     | clk__L2_I2/Q                             |   v   | clk__L2_N2                         | BUHDX12   | 0.107 |   0.180 |    1.992 | 
     | clk__L3_I3/A                             |   v   | clk__L2_N2                         | INHDX12   | 0.013 |   0.193 |    2.006 | 
     | clk__L3_I3/Q                             |   ^   | clk__L3_N3                         | INHDX12   | 0.053 |   0.246 |    2.058 | 
     | clk__L4_I9/A                             |   ^   | clk__L3_N3                         | INHDX12   | 0.004 |   0.250 |    2.062 | 
     | clk__L4_I9/Q                             |   v   | clk__L4_N9                         | INHDX12   | 0.056 |   0.307 |    2.119 | 
     | clk__L5_I31/A                            |   v   | clk__L4_N9                         | INHDX12   | 0.023 |   0.330 |    2.142 | 
     | clk__L5_I31/Q                            |   ^   | clk__L5_N31                        | INHDX12   | 0.070 |   0.400 |    2.212 | 
     | Third_Block_H3_z_1/Delay15_out1_reg[7]/C |   ^   | clk__L5_N31                        | SDFRQHDX1 | 0.003 |   0.403 |    2.215 | 
     | Third_Block_H3_z_1/Delay15_out1_reg[7]/Q |   ^   | Third_Block_H3_z_1/Delay15_out1[7] | SDFRQHDX1 | 0.269 |   0.672 |    2.484 | 
     | Third_Block_H3_z_1/Delay15_out1_reg[7]/D |   ^   | Third_Block_H3_z_1/Delay15_out1[7] | SDFRQHDX1 | 0.000 |   0.672 |    2.484 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                          |       |             |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                      |   ^   | clk         |           |       |   0.000 |   -1.812 | 
     | clk__L1_I0/A                             |   ^   | clk         | INHDX12   | 0.003 |   0.003 |   -1.809 | 
     | clk__L1_I0/Q                             |   v   | clk__L1_N0  | INHDX12   | 0.074 |   0.077 |   -1.735 | 
     | clk__L2_I2/A                             |   v   | clk__L1_N0  | BUHDX12   | 0.025 |   0.102 |   -1.710 | 
     | clk__L2_I2/Q                             |   v   | clk__L2_N2  | BUHDX12   | 0.120 |   0.222 |   -1.590 | 
     | clk__L3_I3/A                             |   v   | clk__L2_N2  | INHDX12   | 0.018 |   0.240 |   -1.573 | 
     | clk__L3_I3/Q                             |   ^   | clk__L3_N3  | INHDX12   | 0.077 |   0.317 |   -1.495 | 
     | clk__L4_I9/A                             |   ^   | clk__L3_N3  | INHDX12   | 0.007 |   0.324 |   -1.488 | 
     | clk__L4_I9/Q                             |   v   | clk__L4_N9  | INHDX12   | 0.072 |   0.396 |   -1.417 | 
     | clk__L5_I31/A                            |   v   | clk__L4_N9  | INHDX12   | 0.030 |   0.426 |   -1.386 | 
     | clk__L5_I31/Q                            |   ^   | clk__L5_N31 | INHDX12   | 0.087 |   0.513 |   -1.299 | 
     | Third_Block_H3_z_1/Delay15_out1_reg[7]/C |   ^   | clk__L5_N31 | SDFRQHDX1 | 0.004 |   0.517 |   -1.296 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Hold Check with Pin Third_Block_H3_z_1/Delay13_out1_reg[31]/C 
Endpoint:   Third_Block_H3_z_1/Delay13_out1_reg[31]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: Third_Block_H3_z_1/Delay13_out1_reg[31]/Q (^) triggered by  leading 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.486
+ Hold                         -0.033
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.453
  Arrival Time                  0.640
  Slack Time                   -1.812
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                 Net                 |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                                     |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------------------------------------+-----------+-------+---------+----------| 
     | clk                                       |   ^   | clk                                 |           |       |   0.000 |    1.812 | 
     | clk__L1_I0/A                              |   ^   | clk                                 | INHDX12   | 0.002 |   0.002 |    1.814 | 
     | clk__L1_I0/Q                              |   v   | clk__L1_N0                          | INHDX12   | 0.055 |   0.057 |    1.869 | 
     | clk__L2_I2/A                              |   v   | clk__L1_N0                          | BUHDX12   | 0.016 |   0.073 |    1.885 | 
     | clk__L2_I2/Q                              |   v   | clk__L2_N2                          | BUHDX12   | 0.107 |   0.180 |    1.992 | 
     | clk__L3_I3/A                              |   v   | clk__L2_N2                          | INHDX12   | 0.013 |   0.193 |    2.006 | 
     | clk__L3_I3/Q                              |   ^   | clk__L3_N3                          | INHDX12   | 0.053 |   0.246 |    2.058 | 
     | clk__L4_I11/A                             |   ^   | clk__L3_N3                          | INHDX12   | 0.003 |   0.249 |    2.061 | 
     | clk__L4_I11/Q                             |   v   | clk__L4_N11                         | INHDX12   | 0.054 |   0.303 |    2.115 | 
     | clk__L5_I38/A                             |   v   | clk__L4_N11                         | INHDX12   | 0.012 |   0.315 |    2.127 | 
     | clk__L5_I38/Q                             |   ^   | clk__L5_N38                         | INHDX12   | 0.059 |   0.373 |    2.186 | 
     | Third_Block_H3_z_1/Delay13_out1_reg[31]/C |   ^   | clk__L5_N38                         | SDFRQHDX1 | 0.001 |   0.375 |    2.187 | 
     | Third_Block_H3_z_1/Delay13_out1_reg[31]/Q |   ^   | Third_Block_H3_z_1/Delay13_out1[31] | SDFRQHDX1 | 0.266 |   0.640 |    2.453 | 
     | Third_Block_H3_z_1/Delay13_out1_reg[31]/D |   ^   | Third_Block_H3_z_1/Delay13_out1[31] | SDFRQHDX1 | 0.000 |   0.640 |    2.453 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                           |       |             |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                       |   ^   | clk         |           |       |   0.000 |   -1.812 | 
     | clk__L1_I0/A                              |   ^   | clk         | INHDX12   | 0.003 |   0.003 |   -1.809 | 
     | clk__L1_I0/Q                              |   v   | clk__L1_N0  | INHDX12   | 0.074 |   0.077 |   -1.735 | 
     | clk__L2_I2/A                              |   v   | clk__L1_N0  | BUHDX12   | 0.025 |   0.102 |   -1.710 | 
     | clk__L2_I2/Q                              |   v   | clk__L2_N2  | BUHDX12   | 0.120 |   0.222 |   -1.590 | 
     | clk__L3_I3/A                              |   v   | clk__L2_N2  | INHDX12   | 0.018 |   0.240 |   -1.573 | 
     | clk__L3_I3/Q                              |   ^   | clk__L3_N3  | INHDX12   | 0.077 |   0.317 |   -1.495 | 
     | clk__L4_I11/A                             |   ^   | clk__L3_N3  | INHDX12   | 0.005 |   0.322 |   -1.490 | 
     | clk__L4_I11/Q                             |   v   | clk__L4_N11 | INHDX12   | 0.072 |   0.394 |   -1.418 | 
     | clk__L5_I38/A                             |   v   | clk__L4_N11 | INHDX12   | 0.016 |   0.410 |   -1.402 | 
     | clk__L5_I38/Q                             |   ^   | clk__L5_N38 | INHDX12   | 0.074 |   0.484 |   -1.328 | 
     | Third_Block_H3_z_1/Delay13_out1_reg[31]/C |   ^   | clk__L5_N38 | SDFRQHDX1 | 0.002 |   0.486 |   -1.326 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Hold Check with Pin Third_Block_H3_z_1/Delay15_out1_reg[8]/C 
Endpoint:   Third_Block_H3_z_1/Delay15_out1_reg[8]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: Third_Block_H3_z_1/Delay15_out1_reg[8]/Q (^) triggered by  leading 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.516
+ Hold                         -0.033
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.484
  Arrival Time                  0.672
  Slack Time                   -1.812
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |                Net                 |   Cell    | Delay | Arrival | Required | 
     |                                          |       |                                    |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+------------------------------------+-----------+-------+---------+----------| 
     | clk                                      |   ^   | clk                                |           |       |   0.000 |    1.812 | 
     | clk__L1_I0/A                             |   ^   | clk                                | INHDX12   | 0.002 |   0.002 |    1.814 | 
     | clk__L1_I0/Q                             |   v   | clk__L1_N0                         | INHDX12   | 0.055 |   0.057 |    1.869 | 
     | clk__L2_I2/A                             |   v   | clk__L1_N0                         | BUHDX12   | 0.016 |   0.073 |    1.885 | 
     | clk__L2_I2/Q                             |   v   | clk__L2_N2                         | BUHDX12   | 0.107 |   0.180 |    1.992 | 
     | clk__L3_I3/A                             |   v   | clk__L2_N2                         | INHDX12   | 0.013 |   0.193 |    2.005 | 
     | clk__L3_I3/Q                             |   ^   | clk__L3_N3                         | INHDX12   | 0.053 |   0.246 |    2.058 | 
     | clk__L4_I9/A                             |   ^   | clk__L3_N3                         | INHDX12   | 0.004 |   0.250 |    2.062 | 
     | clk__L4_I9/Q                             |   v   | clk__L4_N9                         | INHDX12   | 0.056 |   0.307 |    2.118 | 
     | clk__L5_I31/A                            |   v   | clk__L4_N9                         | INHDX12   | 0.023 |   0.330 |    2.142 | 
     | clk__L5_I31/Q                            |   ^   | clk__L5_N31                        | INHDX12   | 0.070 |   0.400 |    2.212 | 
     | Third_Block_H3_z_1/Delay15_out1_reg[8]/C |   ^   | clk__L5_N31                        | SDFRQHDX1 | 0.003 |   0.403 |    2.214 | 
     | Third_Block_H3_z_1/Delay15_out1_reg[8]/Q |   ^   | Third_Block_H3_z_1/Delay15_out1[8] | SDFRQHDX1 | 0.269 |   0.672 |    2.484 | 
     | Third_Block_H3_z_1/Delay15_out1_reg[8]/D |   ^   | Third_Block_H3_z_1/Delay15_out1[8] | SDFRQHDX1 | 0.000 |   0.672 |    2.484 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                          |       |             |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                      |   ^   | clk         |           |       |   0.000 |   -1.812 | 
     | clk__L1_I0/A                             |   ^   | clk         | INHDX12   | 0.003 |   0.003 |   -1.809 | 
     | clk__L1_I0/Q                             |   v   | clk__L1_N0  | INHDX12   | 0.074 |   0.077 |   -1.734 | 
     | clk__L2_I2/A                             |   v   | clk__L1_N0  | BUHDX12   | 0.025 |   0.102 |   -1.710 | 
     | clk__L2_I2/Q                             |   v   | clk__L2_N2  | BUHDX12   | 0.120 |   0.222 |   -1.590 | 
     | clk__L3_I3/A                             |   v   | clk__L2_N2  | INHDX12   | 0.018 |   0.240 |   -1.572 | 
     | clk__L3_I3/Q                             |   ^   | clk__L3_N3  | INHDX12   | 0.077 |   0.317 |   -1.495 | 
     | clk__L4_I9/A                             |   ^   | clk__L3_N3  | INHDX12   | 0.007 |   0.324 |   -1.488 | 
     | clk__L4_I9/Q                             |   v   | clk__L4_N9  | INHDX12   | 0.072 |   0.396 |   -1.416 | 
     | clk__L5_I31/A                            |   v   | clk__L4_N9  | INHDX12   | 0.030 |   0.426 |   -1.386 | 
     | clk__L5_I31/Q                            |   ^   | clk__L5_N31 | INHDX12   | 0.087 |   0.513 |   -1.299 | 
     | Third_Block_H3_z_1/Delay15_out1_reg[8]/C |   ^   | clk__L5_N31 | SDFRQHDX1 | 0.004 |   0.516 |   -1.295 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Hold Check with Pin Third_Block_H3_z_1/Delay13_out1_reg[10]/C 
Endpoint:   Third_Block_H3_z_1/Delay13_out1_reg[10]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: Third_Block_H3_z_1/Delay13_out1_reg[10]/Q (^) triggered by  leading 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.507
+ Hold                         -0.034
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.474
  Arrival Time                  0.664
  Slack Time                   -1.810
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                 Net                 |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                                     |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------------------------------------+-----------+-------+---------+----------| 
     | clk                                       |   ^   | clk                                 |           |       |   0.000 |    1.810 | 
     | clk__L1_I0/A                              |   ^   | clk                                 | INHDX12   | 0.002 |   0.002 |    1.812 | 
     | clk__L1_I0/Q                              |   v   | clk__L1_N0                          | INHDX12   | 0.055 |   0.057 |    1.867 | 
     | clk__L2_I6/A                              |   v   | clk__L1_N0                          | BUHDX12   | 0.006 |   0.063 |    1.873 | 
     | clk__L2_I6/Q                              |   v   | clk__L2_N6                          | BUHDX12   | 0.108 |   0.171 |    1.981 | 
     | clk__L3_I8/A                              |   v   | clk__L2_N6                          | INHDX12   | 0.021 |   0.192 |    2.002 | 
     | clk__L3_I8/Q                              |   ^   | clk__L3_N8                          | INHDX12   | 0.061 |   0.254 |    2.064 | 
     | clk__L4_I26/A                             |   ^   | clk__L3_N8                          | INHDX12   | 0.003 |   0.257 |    2.067 | 
     | clk__L4_I26/Q                             |   v   | clk__L4_N26                         | INHDX12   | 0.068 |   0.325 |    2.135 | 
     | clk__L5_I87/A                             |   v   | clk__L4_N26                         | INHDX12   | 0.004 |   0.329 |    2.139 | 
     | clk__L5_I87/Q                             |   ^   | clk__L5_N87                         | INHDX12   | 0.060 |   0.389 |    2.198 | 
     | Third_Block_H3_z_1/Delay13_out1_reg[10]/C |   ^   | clk__L5_N87                         | SDFRQHDX1 | 0.002 |   0.391 |    2.201 | 
     | Third_Block_H3_z_1/Delay13_out1_reg[10]/Q |   ^   | Third_Block_H3_z_1/Delay13_out1[10] | SDFRQHDX1 | 0.273 |   0.664 |    2.474 | 
     | Third_Block_H3_z_1/Delay13_out1_reg[10]/D |   ^   | Third_Block_H3_z_1/Delay13_out1[10] | SDFRQHDX1 | 0.000 |   0.664 |    2.474 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                           |       |             |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                       |   ^   | clk         |           |       |   0.000 |   -1.810 | 
     | clk__L1_I0/A                              |   ^   | clk         | INHDX12   | 0.003 |   0.003 |   -1.807 | 
     | clk__L1_I0/Q                              |   v   | clk__L1_N0  | INHDX12   | 0.074 |   0.077 |   -1.733 | 
     | clk__L2_I6/A                              |   v   | clk__L1_N0  | BUHDX12   | 0.010 |   0.087 |   -1.723 | 
     | clk__L2_I6/Q                              |   v   | clk__L2_N6  | BUHDX12   | 0.122 |   0.209 |   -1.601 | 
     | clk__L3_I8/A                              |   v   | clk__L2_N6  | INHDX12   | 0.027 |   0.235 |   -1.574 | 
     | clk__L3_I8/Q                              |   ^   | clk__L3_N8  | INHDX12   | 0.087 |   0.322 |   -1.488 | 
     | clk__L4_I26/A                             |   ^   | clk__L3_N8  | INHDX12   | 0.006 |   0.328 |   -1.482 | 
     | clk__L4_I26/Q                             |   v   | clk__L4_N26 | INHDX12   | 0.095 |   0.423 |   -1.387 | 
     | clk__L5_I87/A                             |   v   | clk__L4_N26 | INHDX12   | 0.005 |   0.428 |   -1.382 | 
     | clk__L5_I87/Q                             |   ^   | clk__L5_N87 | INHDX12   | 0.076 |   0.504 |   -1.306 | 
     | Third_Block_H3_z_1/Delay13_out1_reg[10]/C |   ^   | clk__L5_N87 | SDFRQHDX1 | 0.003 |   0.507 |   -1.302 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Hold Check with Pin Third_Block_H3_z_1/Delay13_out1_reg[25]/C 
Endpoint:   Third_Block_H3_z_1/Delay13_out1_reg[25]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: Third_Block_H3_z_1/Delay13_out1_reg[25]/Q (^) triggered by  leading 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.487
+ Hold                         -0.033
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.454
  Arrival Time                  0.645
  Slack Time                   -1.809
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                 Net                 |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                                     |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------------------------------------+-----------+-------+---------+----------| 
     | clk                                       |   ^   | clk                                 |           |       |   0.000 |    1.809 | 
     | clk__L1_I0/A                              |   ^   | clk                                 | INHDX12   | 0.002 |   0.002 |    1.811 | 
     | clk__L1_I0/Q                              |   v   | clk__L1_N0                          | INHDX12   | 0.055 |   0.057 |    1.866 | 
     | clk__L2_I2/A                              |   v   | clk__L1_N0                          | BUHDX12   | 0.016 |   0.073 |    1.882 | 
     | clk__L2_I2/Q                              |   v   | clk__L2_N2                          | BUHDX12   | 0.107 |   0.180 |    1.989 | 
     | clk__L3_I3/A                              |   v   | clk__L2_N2                          | INHDX12   | 0.013 |   0.193 |    2.002 | 
     | clk__L3_I3/Q                              |   ^   | clk__L3_N3                          | INHDX12   | 0.053 |   0.246 |    2.055 | 
     | clk__L4_I11/A                             |   ^   | clk__L3_N3                          | INHDX12   | 0.003 |   0.249 |    2.058 | 
     | clk__L4_I11/Q                             |   v   | clk__L4_N11                         | INHDX12   | 0.054 |   0.303 |    2.112 | 
     | clk__L5_I38/A                             |   v   | clk__L4_N11                         | INHDX12   | 0.012 |   0.315 |    2.124 | 
     | clk__L5_I38/Q                             |   ^   | clk__L5_N38                         | INHDX12   | 0.059 |   0.373 |    2.182 | 
     | Third_Block_H3_z_1/Delay13_out1_reg[25]/C |   ^   | clk__L5_N38                         | SDFRQHDX1 | 0.002 |   0.376 |    2.185 | 
     | Third_Block_H3_z_1/Delay13_out1_reg[25]/Q |   ^   | Third_Block_H3_z_1/Delay13_out1[25] | SDFRQHDX1 | 0.269 |   0.645 |    2.454 | 
     | Third_Block_H3_z_1/Delay13_out1_reg[25]/D |   ^   | Third_Block_H3_z_1/Delay13_out1[25] | SDFRQHDX1 | 0.000 |   0.645 |    2.454 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                           |       |             |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                       |   ^   | clk         |           |       |   0.000 |   -1.809 | 
     | clk__L1_I0/A                              |   ^   | clk         | INHDX12   | 0.003 |   0.003 |   -1.806 | 
     | clk__L1_I0/Q                              |   v   | clk__L1_N0  | INHDX12   | 0.074 |   0.077 |   -1.732 | 
     | clk__L2_I2/A                              |   v   | clk__L1_N0  | BUHDX12   | 0.025 |   0.102 |   -1.707 | 
     | clk__L2_I2/Q                              |   v   | clk__L2_N2  | BUHDX12   | 0.120 |   0.222 |   -1.587 | 
     | clk__L3_I3/A                              |   v   | clk__L2_N2  | INHDX12   | 0.018 |   0.240 |   -1.569 | 
     | clk__L3_I3/Q                              |   ^   | clk__L3_N3  | INHDX12   | 0.077 |   0.317 |   -1.492 | 
     | clk__L4_I11/A                             |   ^   | clk__L3_N3  | INHDX12   | 0.005 |   0.322 |   -1.487 | 
     | clk__L4_I11/Q                             |   v   | clk__L4_N11 | INHDX12   | 0.072 |   0.394 |   -1.415 | 
     | clk__L5_I38/A                             |   v   | clk__L4_N11 | INHDX12   | 0.016 |   0.410 |   -1.399 | 
     | clk__L5_I38/Q                             |   ^   | clk__L5_N38 | INHDX12   | 0.074 |   0.484 |   -1.325 | 
     | Third_Block_H3_z_1/Delay13_out1_reg[25]/C |   ^   | clk__L5_N38 | SDFRQHDX1 | 0.003 |   0.487 |   -1.322 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Hold Check with Pin Third_Block_H3_z_1/Delay13_out1_reg[23]/C 
Endpoint:   Third_Block_H3_z_1/Delay13_out1_reg[23]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: Third_Block_H3_z_1/Delay13_out1_reg[23]/Q (^) triggered by  leading 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.490
+ Hold                         -0.033
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.456
  Arrival Time                  0.647
  Slack Time                   -1.809
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                 Net                 |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                                     |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------------------------------------+-----------+-------+---------+----------| 
     | clk                                       |   ^   | clk                                 |           |       |   0.000 |    1.809 | 
     | clk__L1_I0/A                              |   ^   | clk                                 | INHDX12   | 0.002 |   0.002 |    1.811 | 
     | clk__L1_I0/Q                              |   v   | clk__L1_N0                          | INHDX12   | 0.055 |   0.057 |    1.866 | 
     | clk__L2_I2/A                              |   v   | clk__L1_N0                          | BUHDX12   | 0.016 |   0.073 |    1.882 | 
     | clk__L2_I2/Q                              |   v   | clk__L2_N2                          | BUHDX12   | 0.107 |   0.180 |    1.989 | 
     | clk__L3_I3/A                              |   v   | clk__L2_N2                          | INHDX12   | 0.013 |   0.193 |    2.002 | 
     | clk__L3_I3/Q                              |   ^   | clk__L3_N3                          | INHDX12   | 0.053 |   0.246 |    2.055 | 
     | clk__L4_I11/A                             |   ^   | clk__L3_N3                          | INHDX12   | 0.003 |   0.249 |    2.058 | 
     | clk__L4_I11/Q                             |   v   | clk__L4_N11                         | INHDX12   | 0.054 |   0.303 |    2.112 | 
     | clk__L5_I37/A                             |   v   | clk__L4_N11                         | INHDX12   | 0.013 |   0.315 |    2.124 | 
     | clk__L5_I37/Q                             |   ^   | clk__L5_N37                         | INHDX12   | 0.060 |   0.375 |    2.184 | 
     | Third_Block_H3_z_1/Delay13_out1_reg[23]/C |   ^   | clk__L5_N37                         | SDFRQHDX1 | 0.002 |   0.378 |    2.187 | 
     | Third_Block_H3_z_1/Delay13_out1_reg[23]/Q |   ^   | Third_Block_H3_z_1/Delay13_out1[23] | SDFRQHDX1 | 0.270 |   0.647 |    2.456 | 
     | Third_Block_H3_z_1/Delay13_out1_reg[23]/D |   ^   | Third_Block_H3_z_1/Delay13_out1[23] | SDFRQHDX1 | 0.000 |   0.647 |    2.456 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                           |       |             |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                       |   ^   | clk         |           |       |   0.000 |   -1.809 | 
     | clk__L1_I0/A                              |   ^   | clk         | INHDX12   | 0.003 |   0.003 |   -1.806 | 
     | clk__L1_I0/Q                              |   v   | clk__L1_N0  | INHDX12   | 0.074 |   0.077 |   -1.732 | 
     | clk__L2_I2/A                              |   v   | clk__L1_N0  | BUHDX12   | 0.025 |   0.102 |   -1.707 | 
     | clk__L2_I2/Q                              |   v   | clk__L2_N2  | BUHDX12   | 0.120 |   0.222 |   -1.587 | 
     | clk__L3_I3/A                              |   v   | clk__L2_N2  | INHDX12   | 0.018 |   0.240 |   -1.569 | 
     | clk__L3_I3/Q                              |   ^   | clk__L3_N3  | INHDX12   | 0.077 |   0.317 |   -1.492 | 
     | clk__L4_I11/A                             |   ^   | clk__L3_N3  | INHDX12   | 0.005 |   0.322 |   -1.487 | 
     | clk__L4_I11/Q                             |   v   | clk__L4_N11 | INHDX12   | 0.072 |   0.394 |   -1.415 | 
     | clk__L5_I37/A                             |   v   | clk__L4_N11 | INHDX12   | 0.017 |   0.411 |   -1.398 | 
     | clk__L5_I37/Q                             |   ^   | clk__L5_N37 | INHDX12   | 0.076 |   0.487 |   -1.322 | 
     | Third_Block_H3_z_1/Delay13_out1_reg[23]/C |   ^   | clk__L5_N37 | SDFRQHDX1 | 0.003 |   0.490 |   -1.319 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Hold Check with Pin Third_Block_H3_z_1/Delay13_out1_reg[32]/C 
Endpoint:   Third_Block_H3_z_1/Delay13_out1_reg[32]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: Third_Block_H3_z_1/Delay13_out1_reg[32]/Q (^) triggered by  leading 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.486
+ Hold                         -0.034
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.452
  Arrival Time                  0.645
  Slack Time                   -1.807
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                 Net                 |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                                     |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------------------------------------+-----------+-------+---------+----------| 
     | clk                                       |   ^   | clk                                 |           |       |   0.000 |    1.807 | 
     | clk__L1_I0/A                              |   ^   | clk                                 | INHDX12   | 0.002 |   0.002 |    1.809 | 
     | clk__L1_I0/Q                              |   v   | clk__L1_N0                          | INHDX12   | 0.055 |   0.057 |    1.864 | 
     | clk__L2_I2/A                              |   v   | clk__L1_N0                          | BUHDX12   | 0.016 |   0.073 |    1.880 | 
     | clk__L2_I2/Q                              |   v   | clk__L2_N2                          | BUHDX12   | 0.107 |   0.180 |    1.987 | 
     | clk__L3_I3/A                              |   v   | clk__L2_N2                          | INHDX12   | 0.013 |   0.193 |    2.000 | 
     | clk__L3_I3/Q                              |   ^   | clk__L3_N3                          | INHDX12   | 0.053 |   0.246 |    2.053 | 
     | clk__L4_I11/A                             |   ^   | clk__L3_N3                          | INHDX12   | 0.003 |   0.249 |    2.056 | 
     | clk__L4_I11/Q                             |   v   | clk__L4_N11                         | INHDX12   | 0.054 |   0.303 |    2.110 | 
     | clk__L5_I38/A                             |   v   | clk__L4_N11                         | INHDX12   | 0.012 |   0.315 |    2.122 | 
     | clk__L5_I38/Q                             |   ^   | clk__L5_N38                         | INHDX12   | 0.059 |   0.373 |    2.180 | 
     | Third_Block_H3_z_1/Delay13_out1_reg[32]/C |   ^   | clk__L5_N38                         | SDFRQHDX1 | 0.002 |   0.375 |    2.182 | 
     | Third_Block_H3_z_1/Delay13_out1_reg[32]/Q |   ^   | Third_Block_H3_z_1/Delay13_out1[32] | SDFRQHDX1 | 0.271 |   0.645 |    2.452 | 
     | Third_Block_H3_z_1/Delay13_out1_reg[32]/D |   ^   | Third_Block_H3_z_1/Delay13_out1[32] | SDFRQHDX1 | 0.000 |   0.645 |    2.452 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                           |       |             |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                       |   ^   | clk         |           |       |   0.000 |   -1.807 | 
     | clk__L1_I0/A                              |   ^   | clk         | INHDX12   | 0.003 |   0.003 |   -1.804 | 
     | clk__L1_I0/Q                              |   v   | clk__L1_N0  | INHDX12   | 0.074 |   0.077 |   -1.730 | 
     | clk__L2_I2/A                              |   v   | clk__L1_N0  | BUHDX12   | 0.025 |   0.102 |   -1.705 | 
     | clk__L2_I2/Q                              |   v   | clk__L2_N2  | BUHDX12   | 0.120 |   0.222 |   -1.585 | 
     | clk__L3_I3/A                              |   v   | clk__L2_N2  | INHDX12   | 0.018 |   0.240 |   -1.567 | 
     | clk__L3_I3/Q                              |   ^   | clk__L3_N3  | INHDX12   | 0.077 |   0.317 |   -1.490 | 
     | clk__L4_I11/A                             |   ^   | clk__L3_N3  | INHDX12   | 0.005 |   0.322 |   -1.485 | 
     | clk__L4_I11/Q                             |   v   | clk__L4_N11 | INHDX12   | 0.072 |   0.394 |   -1.413 | 
     | clk__L5_I38/A                             |   v   | clk__L4_N11 | INHDX12   | 0.016 |   0.410 |   -1.397 | 
     | clk__L5_I38/Q                             |   ^   | clk__L5_N38 | INHDX12   | 0.074 |   0.484 |   -1.323 | 
     | Third_Block_H3_z_1/Delay13_out1_reg[32]/C |   ^   | clk__L5_N38 | SDFRQHDX1 | 0.002 |   0.486 |   -1.321 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Hold Check with Pin Third_Block_H3_z_1/Delay11_out1_reg[16]/C 
Endpoint:   Third_Block_H3_z_1/Delay11_out1_reg[16]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: Third_Block_H3_z_1/Delay11_out1_reg[16]/Q (^) triggered by  leading 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.484
+ Hold                         -0.034
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.450
  Arrival Time                  0.644
  Slack Time                   -1.806
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                 Net                 |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                                     |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------------------------------------+-----------+-------+---------+----------| 
     | clk                                       |   ^   | clk                                 |           |       |   0.000 |    1.805 | 
     | clk__L1_I0/A                              |   ^   | clk                                 | INHDX12   | 0.002 |   0.002 |    1.807 | 
     | clk__L1_I0/Q                              |   v   | clk__L1_N0                          | INHDX12   | 0.055 |   0.057 |    1.863 | 
     | clk__L2_I3/A                              |   v   | clk__L1_N0                          | BUHDX12   | 0.015 |   0.072 |    1.878 | 
     | clk__L2_I3/Q                              |   v   | clk__L2_N3                          | BUHDX12   | 0.105 |   0.177 |    1.983 | 
     | clk__L3_I5/A                              |   v   | clk__L2_N3                          | INHDX12   | 0.001 |   0.178 |    1.983 | 
     | clk__L3_I5/Q                              |   ^   | clk__L3_N5                          | INHDX12   | 0.054 |   0.232 |    2.037 | 
     | clk__L4_I15/A                             |   ^   | clk__L3_N5                          | INHDX12   | 0.012 |   0.244 |    2.049 | 
     | clk__L4_I15/Q                             |   v   | clk__L4_N15                         | INHDX12   | 0.061 |   0.305 |    2.110 | 
     | clk__L5_I49/A                             |   v   | clk__L4_N15                         | INHDX12   | 0.006 |   0.310 |    2.116 | 
     | clk__L5_I49/Q                             |   ^   | clk__L5_N49                         | INHDX12   | 0.056 |   0.366 |    2.171 | 
     | Third_Block_H3_z_1/Delay11_out1_reg[16]/C |   ^   | clk__L5_N49                         | SDFRQHDX1 | 0.002 |   0.368 |    2.174 | 
     | Third_Block_H3_z_1/Delay11_out1_reg[16]/Q |   ^   | Third_Block_H3_z_1/Delay11_out1[16] | SDFRQHDX1 | 0.276 |   0.644 |    2.450 | 
     | Third_Block_H3_z_1/Delay11_out1_reg[16]/D |   ^   | Third_Block_H3_z_1/Delay11_out1[16] | SDFRQHDX1 | 0.000 |   0.644 |    2.450 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                           |       |             |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                       |   ^   | clk         |           |       |   0.000 |   -1.806 | 
     | clk__L1_I0/A                              |   ^   | clk         | INHDX12   | 0.003 |   0.003 |   -1.803 | 
     | clk__L1_I0/Q                              |   v   | clk__L1_N0  | INHDX12   | 0.074 |   0.077 |   -1.728 | 
     | clk__L2_I3/A                              |   v   | clk__L1_N0  | BUHDX12   | 0.024 |   0.101 |   -1.705 | 
     | clk__L2_I3/Q                              |   v   | clk__L2_N3  | BUHDX12   | 0.125 |   0.226 |   -1.580 | 
     | clk__L3_I5/A                              |   v   | clk__L2_N3  | INHDX12   | 0.001 |   0.227 |   -1.579 | 
     | clk__L3_I5/Q                              |   ^   | clk__L3_N5  | INHDX12   | 0.073 |   0.300 |   -1.506 | 
     | clk__L4_I15/A                             |   ^   | clk__L3_N5  | INHDX12   | 0.020 |   0.320 |   -1.486 | 
     | clk__L4_I15/Q                             |   v   | clk__L4_N15 | INHDX12   | 0.083 |   0.403 |   -1.402 | 
     | clk__L5_I49/A                             |   v   | clk__L4_N15 | INHDX12   | 0.008 |   0.411 |   -1.395 | 
     | clk__L5_I49/Q                             |   ^   | clk__L5_N49 | INHDX12   | 0.070 |   0.481 |   -1.325 | 
     | Third_Block_H3_z_1/Delay11_out1_reg[16]/C |   ^   | clk__L5_N49 | SDFRQHDX1 | 0.003 |   0.484 |   -1.322 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Hold Check with Pin Third_Block_H3_z_1/Delay13_out1_reg[8]/C 
Endpoint:   Third_Block_H3_z_1/Delay13_out1_reg[8]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: Third_Block_H3_z_1/Delay13_out1_reg[8]/Q (^) triggered by  leading 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.507
+ Hold                         -0.034
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.473
  Arrival Time                  0.669
  Slack Time                   -1.805
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |                Net                 |   Cell    | Delay | Arrival | Required | 
     |                                          |       |                                    |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+------------------------------------+-----------+-------+---------+----------| 
     | clk                                      |   ^   | clk                                |           |       |   0.000 |    1.805 | 
     | clk__L1_I0/A                             |   ^   | clk                                | INHDX12   | 0.002 |   0.002 |    1.807 | 
     | clk__L1_I0/Q                             |   v   | clk__L1_N0                         | INHDX12   | 0.055 |   0.057 |    1.862 | 
     | clk__L2_I6/A                             |   v   | clk__L1_N0                         | BUHDX12   | 0.006 |   0.063 |    1.868 | 
     | clk__L2_I6/Q                             |   v   | clk__L2_N6                         | BUHDX12   | 0.108 |   0.171 |    1.976 | 
     | clk__L3_I8/A                             |   v   | clk__L2_N6                         | INHDX12   | 0.021 |   0.192 |    1.997 | 
     | clk__L3_I8/Q                             |   ^   | clk__L3_N8                         | INHDX12   | 0.061 |   0.254 |    2.058 | 
     | clk__L4_I26/A                            |   ^   | clk__L3_N8                         | INHDX12   | 0.003 |   0.257 |    2.062 | 
     | clk__L4_I26/Q                            |   v   | clk__L4_N26                        | INHDX12   | 0.068 |   0.325 |    2.130 | 
     | clk__L5_I87/A                            |   v   | clk__L4_N26                        | INHDX12   | 0.004 |   0.329 |    2.133 | 
     | clk__L5_I87/Q                            |   ^   | clk__L5_N87                        | INHDX12   | 0.060 |   0.389 |    2.193 | 
     | Third_Block_H3_z_1/Delay13_out1_reg[8]/C |   ^   | clk__L5_N87                        | SDFRQHDX1 | 0.002 |   0.391 |    2.196 | 
     | Third_Block_H3_z_1/Delay13_out1_reg[8]/Q |   ^   | Third_Block_H3_z_1/Delay13_out1[8] | SDFRQHDX1 | 0.277 |   0.669 |    2.473 | 
     | Third_Block_H3_z_1/Delay13_out1_reg[8]/D |   ^   | Third_Block_H3_z_1/Delay13_out1[8] | SDFRQHDX1 | 0.000 |   0.669 |    2.473 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                          |       |             |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                      |   ^   | clk         |           |       |   0.000 |   -1.805 | 
     | clk__L1_I0/A                             |   ^   | clk         | INHDX12   | 0.003 |   0.003 |   -1.802 | 
     | clk__L1_I0/Q                             |   v   | clk__L1_N0  | INHDX12   | 0.074 |   0.077 |   -1.727 | 
     | clk__L2_I6/A                             |   v   | clk__L1_N0  | BUHDX12   | 0.010 |   0.087 |   -1.718 | 
     | clk__L2_I6/Q                             |   v   | clk__L2_N6  | BUHDX12   | 0.122 |   0.209 |   -1.596 | 
     | clk__L3_I8/A                             |   v   | clk__L2_N6  | INHDX12   | 0.027 |   0.235 |   -1.569 | 
     | clk__L3_I8/Q                             |   ^   | clk__L3_N8  | INHDX12   | 0.087 |   0.322 |   -1.482 | 
     | clk__L4_I26/A                            |   ^   | clk__L3_N8  | INHDX12   | 0.006 |   0.328 |   -1.477 | 
     | clk__L4_I26/Q                            |   v   | clk__L4_N26 | INHDX12   | 0.095 |   0.423 |   -1.382 | 
     | clk__L5_I87/A                            |   v   | clk__L4_N26 | INHDX12   | 0.005 |   0.428 |   -1.377 | 
     | clk__L5_I87/Q                            |   ^   | clk__L5_N87 | INHDX12   | 0.076 |   0.504 |   -1.301 | 
     | Third_Block_H3_z_1/Delay13_out1_reg[8]/C |   ^   | clk__L5_N87 | SDFRQHDX1 | 0.003 |   0.507 |   -1.297 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Hold Check with Pin Third_Block_H3_z_1/Delay11_out1_reg[1]/C 
Endpoint:   Third_Block_H3_z_1/Delay11_out1_reg[1]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: Third_Block_H3_z_1/Delay11_out1_reg[1]/Q (^) triggered by  leading 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.509
+ Hold                         -0.034
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.475
  Arrival Time                  0.670
  Slack Time                   -1.804
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |                Net                 |   Cell    | Delay | Arrival | Required | 
     |                                          |       |                                    |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+------------------------------------+-----------+-------+---------+----------| 
     | clk                                      |   ^   | clk                                |           |       |   0.000 |    1.805 | 
     | clk__L1_I0/A                             |   ^   | clk                                | INHDX12   | 0.002 |   0.002 |    1.807 | 
     | clk__L1_I0/Q                             |   v   | clk__L1_N0                         | INHDX12   | 0.055 |   0.057 |    1.862 | 
     | clk__L2_I8/A                             |   v   | clk__L1_N0                         | BUHDX12   | 0.006 |   0.063 |    1.867 | 
     | clk__L2_I8/Q                             |   v   | clk__L2_N8                         | BUHDX12   | 0.110 |   0.173 |    1.977 | 
     | clk__L3_I10/A                            |   v   | clk__L2_N8                         | INHDX12   | 0.014 |   0.187 |    1.992 | 
     | clk__L3_I10/Q                            |   ^   | clk__L3_N10                        | INHDX12   | 0.064 |   0.251 |    2.056 | 
     | clk__L4_I32/A                            |   ^   | clk__L3_N10                        | INHDX12   | 0.006 |   0.257 |    2.062 | 
     | clk__L4_I32/Q                            |   v   | clk__L4_N32                        | INHDX12   | 0.072 |   0.329 |    2.133 | 
     | clk__L5_I107/A                           |   v   | clk__L4_N32                        | INHDX12   | 0.004 |   0.333 |    2.137 | 
     | clk__L5_I107/Q                           |   ^   | clk__L5_N107                       | INHDX12   | 0.058 |   0.390 |    2.195 | 
     | Third_Block_H3_z_1/Delay11_out1_reg[1]/C |   ^   | clk__L5_N107                       | SDFRQHDX1 | 0.002 |   0.392 |    2.197 | 
     | Third_Block_H3_z_1/Delay11_out1_reg[1]/Q |   ^   | Third_Block_H3_z_1/Delay11_out1[1] | SDFRQHDX1 | 0.278 |   0.670 |    2.475 | 
     | Third_Block_H3_z_1/Delay11_out1_reg[1]/D |   ^   | Third_Block_H3_z_1/Delay11_out1[1] | SDFRQHDX1 | 0.000 |   0.670 |    2.475 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                          |       |              |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+--------------+-----------+-------+---------+----------| 
     | clk                                      |   ^   | clk          |           |       |   0.000 |   -1.804 | 
     | clk__L1_I0/A                             |   ^   | clk          | INHDX12   | 0.003 |   0.003 |   -1.802 | 
     | clk__L1_I0/Q                             |   v   | clk__L1_N0   | INHDX12   | 0.074 |   0.077 |   -1.727 | 
     | clk__L2_I8/A                             |   v   | clk__L1_N0   | BUHDX12   | 0.009 |   0.087 |   -1.718 | 
     | clk__L2_I8/Q                             |   v   | clk__L2_N8   | BUHDX12   | 0.125 |   0.211 |   -1.593 | 
     | clk__L3_I10/A                            |   v   | clk__L2_N8   | INHDX12   | 0.019 |   0.230 |   -1.574 | 
     | clk__L3_I10/Q                            |   ^   | clk__L3_N10  | INHDX12   | 0.089 |   0.320 |   -1.485 | 
     | clk__L4_I32/A                            |   ^   | clk__L3_N10  | INHDX12   | 0.010 |   0.329 |   -1.475 | 
     | clk__L4_I32/Q                            |   v   | clk__L4_N32  | INHDX12   | 0.099 |   0.429 |   -1.376 | 
     | clk__L5_I107/A                           |   v   | clk__L4_N32  | INHDX12   | 0.005 |   0.434 |   -1.371 | 
     | clk__L5_I107/Q                           |   ^   | clk__L5_N107 | INHDX12   | 0.073 |   0.507 |   -1.298 | 
     | Third_Block_H3_z_1/Delay11_out1_reg[1]/C |   ^   | clk__L5_N107 | SDFRQHDX1 | 0.002 |   0.509 |   -1.295 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Hold Check with Pin Third_Block_H3_z_1/Delay15_out1_reg[6]/C 
Endpoint:   Third_Block_H3_z_1/Delay15_out1_reg[6]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: Third_Block_H3_z_1/Delay15_out1_reg[6]/Q (^) triggered by  leading 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.515
+ Hold                         -0.033
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.482
  Arrival Time                  0.679
  Slack Time                   -1.803
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |                Net                 |   Cell    | Delay | Arrival | Required | 
     |                                          |       |                                    |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+------------------------------------+-----------+-------+---------+----------| 
     | clk                                      |   ^   | clk                                |           |       |   0.000 |    1.803 | 
     | clk__L1_I0/A                             |   ^   | clk                                | INHDX12   | 0.002 |   0.002 |    1.805 | 
     | clk__L1_I0/Q                             |   v   | clk__L1_N0                         | INHDX12   | 0.055 |   0.057 |    1.860 | 
     | clk__L2_I2/A                             |   v   | clk__L1_N0                         | BUHDX12   | 0.016 |   0.073 |    1.876 | 
     | clk__L2_I2/Q                             |   v   | clk__L2_N2                         | BUHDX12   | 0.107 |   0.180 |    1.983 | 
     | clk__L3_I3/A                             |   v   | clk__L2_N2                         | INHDX12   | 0.013 |   0.193 |    1.996 | 
     | clk__L3_I3/Q                             |   ^   | clk__L3_N3                         | INHDX12   | 0.053 |   0.246 |    2.049 | 
     | clk__L4_I9/A                             |   ^   | clk__L3_N3                         | INHDX12   | 0.004 |   0.250 |    2.053 | 
     | clk__L4_I9/Q                             |   v   | clk__L4_N9                         | INHDX12   | 0.056 |   0.307 |    2.110 | 
     | clk__L5_I31/A                            |   v   | clk__L4_N9                         | INHDX12   | 0.023 |   0.330 |    2.133 | 
     | clk__L5_I31/Q                            |   ^   | clk__L5_N31                        | INHDX12   | 0.070 |   0.400 |    2.203 | 
     | Third_Block_H3_z_1/Delay15_out1_reg[6]/C |   ^   | clk__L5_N31                        | SDFRQHDX1 | 0.002 |   0.402 |    2.205 | 
     | Third_Block_H3_z_1/Delay15_out1_reg[6]/Q |   ^   | Third_Block_H3_z_1/Delay15_out1[6] | SDFRQHDX1 | 0.277 |   0.679 |    2.482 | 
     | Third_Block_H3_z_1/Delay15_out1_reg[6]/D |   ^   | Third_Block_H3_z_1/Delay15_out1[6] | SDFRQHDX1 | 0.000 |   0.679 |    2.482 | 
     +--------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                          |       |             |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                      |   ^   | clk         |           |       |   0.000 |   -1.803 | 
     | clk__L1_I0/A                             |   ^   | clk         | INHDX12   | 0.003 |   0.003 |   -1.800 | 
     | clk__L1_I0/Q                             |   v   | clk__L1_N0  | INHDX12   | 0.074 |   0.077 |   -1.726 | 
     | clk__L2_I2/A                             |   v   | clk__L1_N0  | BUHDX12   | 0.025 |   0.102 |   -1.701 | 
     | clk__L2_I2/Q                             |   v   | clk__L2_N2  | BUHDX12   | 0.120 |   0.222 |   -1.581 | 
     | clk__L3_I3/A                             |   v   | clk__L2_N2  | INHDX12   | 0.018 |   0.240 |   -1.563 | 
     | clk__L3_I3/Q                             |   ^   | clk__L3_N3  | INHDX12   | 0.077 |   0.317 |   -1.486 | 
     | clk__L4_I9/A                             |   ^   | clk__L3_N3  | INHDX12   | 0.007 |   0.324 |   -1.479 | 
     | clk__L4_I9/Q                             |   v   | clk__L4_N9  | INHDX12   | 0.072 |   0.396 |   -1.407 | 
     | clk__L5_I31/A                            |   v   | clk__L4_N9  | INHDX12   | 0.030 |   0.426 |   -1.377 | 
     | clk__L5_I31/Q                            |   ^   | clk__L5_N31 | INHDX12   | 0.087 |   0.513 |   -1.290 | 
     | Third_Block_H3_z_1/Delay15_out1_reg[6]/C |   ^   | clk__L5_N31 | SDFRQHDX1 | 0.002 |   0.515 |   -1.288 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 49: VIOLATED Hold Check with Pin Third_Block_H3_z_1/Delay13_out1_reg[30]/C 
Endpoint:   Third_Block_H3_z_1/Delay13_out1_reg[30]/D (^) checked with  leading 
edge of 'clk'
Beginpoint: Third_Block_H3_z_1/Delay13_out1_reg[30]/Q (^) triggered by  leading 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.484
+ Hold                         -0.034
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.450
  Arrival Time                  0.651
  Slack Time                   -1.799
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                 Net                 |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                                     |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------------------------------------+-----------+-------+---------+----------| 
     | clk                                       |   ^   | clk                                 |           |       |   0.000 |    1.799 | 
     | clk__L1_I0/A                              |   ^   | clk                                 | INHDX12   | 0.002 |   0.002 |    1.801 | 
     | clk__L1_I0/Q                              |   v   | clk__L1_N0                          | INHDX12   | 0.055 |   0.057 |    1.856 | 
     | clk__L2_I2/A                              |   v   | clk__L1_N0                          | BUHDX12   | 0.016 |   0.073 |    1.872 | 
     | clk__L2_I2/Q                              |   v   | clk__L2_N2                          | BUHDX12   | 0.107 |   0.180 |    1.979 | 
     | clk__L3_I3/A                              |   v   | clk__L2_N2                          | INHDX12   | 0.013 |   0.193 |    1.992 | 
     | clk__L3_I3/Q                              |   ^   | clk__L3_N3                          | INHDX12   | 0.053 |   0.246 |    2.045 | 
     | clk__L4_I11/A                             |   ^   | clk__L3_N3                          | INHDX12   | 0.003 |   0.249 |    2.048 | 
     | clk__L4_I11/Q                             |   v   | clk__L4_N11                         | INHDX12   | 0.054 |   0.303 |    2.102 | 
     | clk__L5_I38/A                             |   v   | clk__L4_N11                         | INHDX12   | 0.012 |   0.315 |    2.113 | 
     | clk__L5_I38/Q                             |   ^   | clk__L5_N38                         | INHDX12   | 0.059 |   0.373 |    2.172 | 
     | Third_Block_H3_z_1/Delay13_out1_reg[30]/C |   ^   | clk__L5_N38                         | SDFRQHDX1 | 0.000 |   0.373 |    2.172 | 
     | Third_Block_H3_z_1/Delay13_out1_reg[30]/Q |   ^   | Third_Block_H3_z_1/Delay13_out1[30] | SDFRQHDX1 | 0.278 |   0.651 |    2.450 | 
     | Third_Block_H3_z_1/Delay13_out1_reg[30]/D |   ^   | Third_Block_H3_z_1/Delay13_out1[30] | SDFRQHDX1 | 0.000 |   0.651 |    2.450 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                                           |       |             |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk                                       |   ^   | clk         |           |       |   0.000 |   -1.799 | 
     | clk__L1_I0/A                              |   ^   | clk         | INHDX12   | 0.003 |   0.003 |   -1.796 | 
     | clk__L1_I0/Q                              |   v   | clk__L1_N0  | INHDX12   | 0.074 |   0.077 |   -1.722 | 
     | clk__L2_I2/A                              |   v   | clk__L1_N0  | BUHDX12   | 0.025 |   0.102 |   -1.697 | 
     | clk__L2_I2/Q                              |   v   | clk__L2_N2  | BUHDX12   | 0.120 |   0.222 |   -1.577 | 
     | clk__L3_I3/A                              |   v   | clk__L2_N2  | INHDX12   | 0.018 |   0.240 |   -1.559 | 
     | clk__L3_I3/Q                              |   ^   | clk__L3_N3  | INHDX12   | 0.077 |   0.317 |   -1.482 | 
     | clk__L4_I11/A                             |   ^   | clk__L3_N3  | INHDX12   | 0.005 |   0.322 |   -1.477 | 
     | clk__L4_I11/Q                             |   v   | clk__L4_N11 | INHDX12   | 0.072 |   0.394 |   -1.405 | 
     | clk__L5_I38/A                             |   v   | clk__L4_N11 | INHDX12   | 0.016 |   0.410 |   -1.389 | 
     | clk__L5_I38/Q                             |   ^   | clk__L5_N38 | INHDX12   | 0.074 |   0.484 |   -1.315 | 
     | Third_Block_H3_z_1/Delay13_out1_reg[30]/C |   ^   | clk__L5_N38 | SDFRQHDX1 | 0.000 |   0.484 |   -1.315 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 50: VIOLATED Hold Check with Pin Third_Block_H3_z_1/Delay5_out1_reg[40]/C 
Endpoint:   Third_Block_H3_z_1/Delay5_out1_reg[40]/SD (^) checked with  leading 
edge of 'clk'
Beginpoint: Third_Block_H3_z_1/Gain1_out1_1_reg[40]/Q (^) triggered by  leading 
edge of 'clk'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.500
+ Hold                         -0.036
+ Phase Shift                   0.000
+ Uncertainty                   2.000
= Required Time                 2.464
  Arrival Time                  0.680
  Slack Time                   -1.784
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                    Pin                    |  Edge |                 Net                 |   Cell    | Delay | Arrival | Required | 
     |                                           |       |                                     |           |       |  Time   |   Time   | 
     |-------------------------------------------+-------+-------------------------------------+-----------+-------+---------+----------| 
     | clk                                       |   ^   | clk                                 |           |       |   0.000 |    1.784 | 
     | clk__L1_I0/A                              |   ^   | clk                                 | INHDX12   | 0.002 |   0.002 |    1.786 | 
     | clk__L1_I0/Q                              |   v   | clk__L1_N0                          | INHDX12   | 0.055 |   0.057 |    1.841 | 
     | clk__L2_I8/A                              |   v   | clk__L1_N0                          | BUHDX12   | 0.006 |   0.063 |    1.847 | 
     | clk__L2_I8/Q                              |   v   | clk__L2_N8                          | BUHDX12   | 0.110 |   0.173 |    1.956 | 
     | clk__L3_I11/A                             |   v   | clk__L2_N8                          | INHDX12   | 0.014 |   0.186 |    1.970 | 
     | clk__L3_I11/Q                             |   ^   | clk__L3_N11                         | INHDX12   | 0.069 |   0.255 |    2.039 | 
     | clk__L4_I34/A                             |   ^   | clk__L3_N11                         | INHDX12   | 0.007 |   0.262 |    2.046 | 
     | clk__L4_I34/Q                             |   v   | clk__L4_N34                         | INHDX12   | 0.064 |   0.327 |    2.110 | 
     | clk__L5_I113/A                            |   v   | clk__L4_N34                         | INHDX12   | 0.004 |   0.331 |    2.114 | 
     | clk__L5_I113/Q                            |   ^   | clk__L5_N113                        | INHDX12   | 0.050 |   0.381 |    2.164 | 
     | Third_Block_H3_z_1/Gain1_out1_1_reg[40]/C |   ^   | clk__L5_N113                        | SDFRQHDX1 | 0.002 |   0.382 |    2.166 | 
     | Third_Block_H3_z_1/Gain1_out1_1_reg[40]/Q |   ^   | Third_Block_H3_z_1/Gain1_out1_1[40] | SDFRQHDX1 | 0.298 |   0.680 |    2.464 | 
     | Third_Block_H3_z_1/Delay5_out1_reg[40]/SD |   ^   | Third_Block_H3_z_1/Gain1_out1_1[40] | SDFRQHDX1 | 0.000 |   0.680 |    2.464 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                   Pin                    |  Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                                          |       |              |           |       |  Time   |   Time   | 
     |------------------------------------------+-------+--------------+-----------+-------+---------+----------| 
     | clk                                      |   ^   | clk          |           |       |   0.000 |   -1.784 | 
     | clk__L1_I0/A                             |   ^   | clk          | INHDX12   | 0.003 |   0.003 |   -1.781 | 
     | clk__L1_I0/Q                             |   v   | clk__L1_N0   | INHDX12   | 0.074 |   0.077 |   -1.706 | 
     | clk__L2_I8/A                             |   v   | clk__L1_N0   | BUHDX12   | 0.009 |   0.087 |   -1.697 | 
     | clk__L2_I8/Q                             |   v   | clk__L2_N8   | BUHDX12   | 0.125 |   0.211 |   -1.572 | 
     | clk__L3_I11/A                            |   v   | clk__L2_N8   | INHDX12   | 0.018 |   0.229 |   -1.554 | 
     | clk__L3_I11/Q                            |   ^   | clk__L3_N11  | INHDX12   | 0.098 |   0.327 |   -1.456 | 
     | clk__L4_I34/A                            |   ^   | clk__L3_N11  | INHDX12   | 0.012 |   0.340 |   -1.444 | 
     | clk__L4_I34/Q                            |   v   | clk__L4_N34  | INHDX12   | 0.089 |   0.429 |   -1.355 | 
     | clk__L5_I113/A                           |   v   | clk__L4_N34  | INHDX12   | 0.006 |   0.434 |   -1.349 | 
     | clk__L5_I113/Q                           |   ^   | clk__L5_N113 | INHDX12   | 0.064 |   0.498 |   -1.286 | 
     | Third_Block_H3_z_1/Delay5_out1_reg[40]/C |   ^   | clk__L5_N113 | SDFRQHDX1 | 0.002 |   0.500 |   -1.284 | 
     +----------------------------------------------------------------------------------------------------------+ 

