
example.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000000  00800100  00800100  0000034c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         000002d8  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000006c  00800100  00800100  0000034c  2**0
                  ALLOC
  3 .comment      00000011  00000000  00000000  0000034c  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00000360  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000070  00000000  00000000  000003a0  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   0000045a  00000000  00000000  00000410  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 0000020f  00000000  00000000  0000086a  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000151  00000000  00000000  00000a79  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000104  00000000  00000000  00000bcc  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000001e3  00000000  00000000  00000cd0  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000264  00000000  00000000  00000eb3  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000050  00000000  00000000  00001117  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	60 c0       	rjmp	.+192    	; 0xc2 <__ctors_end>
   2:	00 00       	nop
   4:	6e c0       	rjmp	.+220    	; 0xe2 <__bad_interrupt>
   6:	00 00       	nop
   8:	6c c0       	rjmp	.+216    	; 0xe2 <__bad_interrupt>
   a:	00 00       	nop
   c:	6a c0       	rjmp	.+212    	; 0xe2 <__bad_interrupt>
   e:	00 00       	nop
  10:	68 c0       	rjmp	.+208    	; 0xe2 <__bad_interrupt>
  12:	00 00       	nop
  14:	66 c0       	rjmp	.+204    	; 0xe2 <__bad_interrupt>
  16:	00 00       	nop
  18:	64 c0       	rjmp	.+200    	; 0xe2 <__bad_interrupt>
  1a:	00 00       	nop
  1c:	62 c0       	rjmp	.+196    	; 0xe2 <__bad_interrupt>
  1e:	00 00       	nop
  20:	60 c0       	rjmp	.+192    	; 0xe2 <__bad_interrupt>
  22:	00 00       	nop
  24:	5e c0       	rjmp	.+188    	; 0xe2 <__bad_interrupt>
  26:	00 00       	nop
  28:	5c c0       	rjmp	.+184    	; 0xe2 <__bad_interrupt>
  2a:	00 00       	nop
  2c:	5a c0       	rjmp	.+180    	; 0xe2 <__bad_interrupt>
  2e:	00 00       	nop
  30:	58 c0       	rjmp	.+176    	; 0xe2 <__bad_interrupt>
  32:	00 00       	nop
  34:	56 c0       	rjmp	.+172    	; 0xe2 <__bad_interrupt>
  36:	00 00       	nop
  38:	54 c0       	rjmp	.+168    	; 0xe2 <__bad_interrupt>
  3a:	00 00       	nop
  3c:	52 c0       	rjmp	.+164    	; 0xe2 <__bad_interrupt>
  3e:	00 00       	nop
  40:	50 c0       	rjmp	.+160    	; 0xe2 <__bad_interrupt>
  42:	00 00       	nop
  44:	4e c0       	rjmp	.+156    	; 0xe2 <__bad_interrupt>
  46:	00 00       	nop
  48:	4c c0       	rjmp	.+152    	; 0xe2 <__bad_interrupt>
  4a:	00 00       	nop
  4c:	4a c0       	rjmp	.+148    	; 0xe2 <__bad_interrupt>
  4e:	00 00       	nop
  50:	48 c0       	rjmp	.+144    	; 0xe2 <__bad_interrupt>
  52:	00 00       	nop
  54:	46 c0       	rjmp	.+140    	; 0xe2 <__bad_interrupt>
  56:	00 00       	nop
  58:	44 c0       	rjmp	.+136    	; 0xe2 <__bad_interrupt>
  5a:	00 00       	nop
  5c:	42 c0       	rjmp	.+132    	; 0xe2 <__bad_interrupt>
  5e:	00 00       	nop
  60:	40 c0       	rjmp	.+128    	; 0xe2 <__bad_interrupt>
  62:	00 00       	nop
  64:	ee c0       	rjmp	.+476    	; 0x242 <__vector_25>
  66:	00 00       	nop
  68:	c1 c0       	rjmp	.+386    	; 0x1ec <__vector_26>
  6a:	00 00       	nop
  6c:	3a c0       	rjmp	.+116    	; 0xe2 <__bad_interrupt>
  6e:	00 00       	nop
  70:	38 c0       	rjmp	.+112    	; 0xe2 <__bad_interrupt>
  72:	00 00       	nop
  74:	36 c0       	rjmp	.+108    	; 0xe2 <__bad_interrupt>
  76:	00 00       	nop
  78:	34 c0       	rjmp	.+104    	; 0xe2 <__bad_interrupt>
  7a:	00 00       	nop
  7c:	32 c0       	rjmp	.+100    	; 0xe2 <__bad_interrupt>
  7e:	00 00       	nop
  80:	30 c0       	rjmp	.+96     	; 0xe2 <__bad_interrupt>
  82:	00 00       	nop
  84:	2e c0       	rjmp	.+92     	; 0xe2 <__bad_interrupt>
  86:	00 00       	nop
  88:	2c c0       	rjmp	.+88     	; 0xe2 <__bad_interrupt>
  8a:	00 00       	nop
  8c:	2a c0       	rjmp	.+84     	; 0xe2 <__bad_interrupt>
  8e:	00 00       	nop
  90:	28 c0       	rjmp	.+80     	; 0xe2 <__bad_interrupt>
  92:	00 00       	nop
  94:	26 c0       	rjmp	.+76     	; 0xe2 <__bad_interrupt>
  96:	00 00       	nop
  98:	24 c0       	rjmp	.+72     	; 0xe2 <__bad_interrupt>
  9a:	00 00       	nop
  9c:	22 c0       	rjmp	.+68     	; 0xe2 <__bad_interrupt>
  9e:	00 00       	nop
  a0:	20 c0       	rjmp	.+64     	; 0xe2 <__bad_interrupt>
  a2:	00 00       	nop
  a4:	1e c0       	rjmp	.+60     	; 0xe2 <__bad_interrupt>
  a6:	00 00       	nop
  a8:	1c c0       	rjmp	.+56     	; 0xe2 <__bad_interrupt>
  aa:	00 00       	nop

000000ac <__trampolines_end>:
  ac:	42 79       	andi	r20, 0x92	; 146
  ae:	74 65       	ori	r23, 0x54	; 84
  b0:	3a 20       	and	r3, r10
  b2:	00 55       	subi	r16, 0x50	; 80

000000b3 <__c.1662>:
  b3:	55 41 52 54 20 45 78 61 6d 70 6c 65 0d 0a 00        UART Example...

000000c2 <__ctors_end>:
  c2:	11 24       	eor	r1, r1
  c4:	1f be       	out	0x3f, r1	; 63
  c6:	cf ef       	ldi	r28, 0xFF	; 255
  c8:	da e0       	ldi	r29, 0x0A	; 10
  ca:	de bf       	out	0x3e, r29	; 62
  cc:	cd bf       	out	0x3d, r28	; 61

000000ce <__do_clear_bss>:
  ce:	21 e0       	ldi	r18, 0x01	; 1
  d0:	a0 e0       	ldi	r26, 0x00	; 0
  d2:	b1 e0       	ldi	r27, 0x01	; 1
  d4:	01 c0       	rjmp	.+2      	; 0xd8 <.do_clear_bss_start>

000000d6 <.do_clear_bss_loop>:
  d6:	1d 92       	st	X+, r1

000000d8 <.do_clear_bss_start>:
  d8:	ac 36       	cpi	r26, 0x6C	; 108
  da:	b2 07       	cpc	r27, r18
  dc:	e1 f7       	brne	.-8      	; 0xd6 <.do_clear_bss_loop>
  de:	10 d0       	rcall	.+32     	; 0x100 <main>
  e0:	f9 c0       	rjmp	.+498    	; 0x2d4 <_exit>

000000e2 <__bad_interrupt>:
  e2:	8e cf       	rjmp	.-228    	; 0x0 <__vectors>

000000e4 <uart_print_P>:
#define CPU_PRESCALE(n) (CLKPR = 0x80, CLKPR = (n))

// write a string to the uart
#define uart_print(s) uart_print_P(PSTR(s))
void uart_print_P(const char *str)
{
  e4:	cf 93       	push	r28
  e6:	df 93       	push	r29
  e8:	fc 01       	movw	r30, r24
	char c;
	while (1) {
		c = pgm_read_byte(str++);
  ea:	84 91       	lpm	r24, Z
  ec:	ef 01       	movw	r28, r30
  ee:	21 96       	adiw	r28, 0x01	; 1
		if (!c) break;
  f0:	88 23       	and	r24, r24
  f2:	19 f0       	breq	.+6      	; 0xfa <uart_print_P+0x16>
		uart_putchar(c);
  f4:	49 d0       	rcall	.+146    	; 0x188 <uart_putchar>
  f6:	fe 01       	movw	r30, r28
  f8:	f8 cf       	rjmp	.-16     	; 0xea <uart_print_P+0x6>
	}
  fa:	df 91       	pop	r29
}
  fc:	cf 91       	pop	r28
  fe:	08 95       	ret

00000100 <main>:
 100:	80 e8       	ldi	r24, 0x80	; 128
// when the user types a character, print it back
int main(void)
{
	uint8_t c;

	CPU_PRESCALE(0);  // run at 16 MHz
 102:	80 93 61 00 	sts	0x0061, r24
 106:	10 92 61 00 	sts	0x0061, r1
	uart_init(BAUD_RATE);
 10a:	60 e0       	ldi	r22, 0x00	; 0
 10c:	76 e9       	ldi	r23, 0x96	; 150
 10e:	80 e0       	ldi	r24, 0x00	; 0
 110:	90 e0       	ldi	r25, 0x00	; 0
 112:	12 d0       	rcall	.+36     	; 0x138 <uart_init>
 114:	83 eb       	ldi	r24, 0xB3	; 179
	uart_print("UART Example\r\n");
 116:	90 e0       	ldi	r25, 0x00	; 0
 118:	e5 df       	rcall	.-54     	; 0xe4 <uart_print_P>
 11a:	5f d0       	rcall	.+190    	; 0x1da <uart_available>
 11c:	88 23       	and	r24, r24
	while (1) {
		if (uart_available()) {
 11e:	e9 f3       	breq	.-6      	; 0x11a <main+0x1a>
 120:	48 d0       	rcall	.+144    	; 0x1b2 <uart_getchar>
 122:	c8 2f       	mov	r28, r24
 124:	8c ea       	ldi	r24, 0xAC	; 172
			c = uart_getchar();
 126:	90 e0       	ldi	r25, 0x00	; 0
 128:	dd df       	rcall	.-70     	; 0xe4 <uart_print_P>
 12a:	8c 2f       	mov	r24, r28
			uart_print("Byte: ");
 12c:	2d d0       	rcall	.+90     	; 0x188 <uart_putchar>
 12e:	8d e0       	ldi	r24, 0x0D	; 13
 130:	2b d0       	rcall	.+86     	; 0x188 <uart_putchar>
 132:	8a e0       	ldi	r24, 0x0A	; 10
			uart_putchar(c);
 134:	29 d0       	rcall	.+82     	; 0x188 <uart_putchar>
 136:	f1 cf       	rjmp	.-30     	; 0x11a <main+0x1a>

00000138 <uart_init>:
 138:	9b 01       	movw	r18, r22
			uart_putchar('\r');
 13a:	ac 01       	movw	r20, r24
 13c:	f8 94       	cli
 13e:	60 e0       	ldi	r22, 0x00	; 0
			uart_putchar('\n');
 140:	79 e0       	ldi	r23, 0x09	; 9
 142:	8d e3       	ldi	r24, 0x3D	; 61
 144:	90 e0       	ldi	r25, 0x00	; 0
 146:	a4 d0       	rcall	.+328    	; 0x290 <__udivmodsi4>

// Initialize the UART
void uart_init(uint32_t baud)
{
	cli();
	UBRR1 = (F_CPU / 4 / baud - 1) / 2;
 148:	da 01       	movw	r26, r20
 14a:	c9 01       	movw	r24, r18
 14c:	01 97       	sbiw	r24, 0x01	; 1
 14e:	a1 09       	sbc	r26, r1
 150:	b1 09       	sbc	r27, r1
 152:	b6 95       	lsr	r27
 154:	a7 95       	ror	r26
 156:	97 95       	ror	r25
 158:	87 95       	ror	r24
 15a:	90 93 cd 00 	sts	0x00CD, r25
 15e:	80 93 cc 00 	sts	0x00CC, r24
 162:	82 e0       	ldi	r24, 0x02	; 2
	UCSR1A = (1<<U2X1);
 164:	80 93 c8 00 	sts	0x00C8, r24
 168:	88 e9       	ldi	r24, 0x98	; 152
	UCSR1B = (1<<RXEN1) | (1<<TXEN1) | (1<<RXCIE1);
 16a:	80 93 c9 00 	sts	0x00C9, r24
 16e:	86 e0       	ldi	r24, 0x06	; 6
	UCSR1C = (1<<UCSZ11) | (1<<UCSZ10);
 170:	80 93 ca 00 	sts	0x00CA, r24
 174:	10 92 42 01 	sts	0x0142, r1
	tx_buffer_head = tx_buffer_tail = 0;
 178:	10 92 43 01 	sts	0x0143, r1
 17c:	10 92 00 01 	sts	0x0100, r1
	rx_buffer_head = rx_buffer_tail = 0;
 180:	10 92 01 01 	sts	0x0101, r1
 184:	78 94       	sei
	sei();
 186:	08 95       	ret

00000188 <uart_putchar>:
 188:	90 91 43 01 	lds	r25, 0x0143
// Transmit a byte
void uart_putchar(uint8_t c)
{
	uint8_t i;

	i = tx_buffer_head + 1;
 18c:	9f 5f       	subi	r25, 0xFF	; 255
	if (i >= TX_BUFFER_SIZE) i = 0;
 18e:	98 32       	cpi	r25, 0x28	; 40
 190:	08 f0       	brcs	.+2      	; 0x194 <uart_putchar+0xc>
 192:	90 e0       	ldi	r25, 0x00	; 0
	while (tx_buffer_tail == i) ; // wait until space in buffer
 194:	20 91 42 01 	lds	r18, 0x0142
 198:	29 17       	cp	r18, r25
 19a:	e1 f3       	breq	.-8      	; 0x194 <uart_putchar+0xc>
	//cli();
	tx_buffer[i] = c;
 19c:	e9 2f       	mov	r30, r25
 19e:	f0 e0       	ldi	r31, 0x00	; 0
 1a0:	ec 5b       	subi	r30, 0xBC	; 188
 1a2:	fe 4f       	sbci	r31, 0xFE	; 254
 1a4:	80 83       	st	Z, r24
	tx_buffer_head = i;
 1a6:	90 93 43 01 	sts	0x0143, r25
	UCSR1B = (1<<RXEN1) | (1<<TXEN1) | (1<<RXCIE1) | (1<<UDRIE1);
 1aa:	88 eb       	ldi	r24, 0xB8	; 184
 1ac:	80 93 c9 00 	sts	0x00C9, r24
 1b0:	08 95       	ret

000001b2 <uart_getchar>:
// Receive a byte
uint8_t uart_getchar(void)
{
        uint8_t c, i;

	while (rx_buffer_head == rx_buffer_tail) ; // wait for character
 1b2:	90 91 01 01 	lds	r25, 0x0101
 1b6:	80 91 00 01 	lds	r24, 0x0100
 1ba:	98 17       	cp	r25, r24
 1bc:	d1 f3       	breq	.-12     	; 0x1b2 <uart_getchar>
        i = rx_buffer_tail + 1;
 1be:	90 91 00 01 	lds	r25, 0x0100
 1c2:	9f 5f       	subi	r25, 0xFF	; 255
        if (i >= RX_BUFFER_SIZE) i = 0;
 1c4:	90 34       	cpi	r25, 0x40	; 64
 1c6:	08 f0       	brcs	.+2      	; 0x1ca <uart_getchar+0x18>
 1c8:	90 e0       	ldi	r25, 0x00	; 0
        c = rx_buffer[i];
 1ca:	e9 2f       	mov	r30, r25
 1cc:	f0 e0       	ldi	r31, 0x00	; 0
 1ce:	ee 5f       	subi	r30, 0xFE	; 254
 1d0:	fe 4f       	sbci	r31, 0xFE	; 254
 1d2:	80 81       	ld	r24, Z
        rx_buffer_tail = i;
 1d4:	90 93 00 01 	sts	0x0100, r25
        return c;
}
 1d8:	08 95       	ret

000001da <uart_available>:
// to wait for a byte to arrive.
uint8_t uart_available(void)
{
	uint8_t head, tail;

	head = rx_buffer_head;
 1da:	80 91 01 01 	lds	r24, 0x0101
	tail = rx_buffer_tail;
 1de:	90 91 00 01 	lds	r25, 0x0100
	if (head >= tail) return head - tail;
 1e2:	89 17       	cp	r24, r25
 1e4:	08 f4       	brcc	.+2      	; 0x1e8 <uart_available+0xe>
 1e6:	80 5c       	subi	r24, 0xC0	; 192
	return RX_BUFFER_SIZE + head - tail;
 1e8:	89 1b       	sub	r24, r25
}
 1ea:	08 95       	ret

000001ec <__vector_26>:

// Transmit Interrupt
ISR(USART1_UDRE_vect)
{
 1ec:	1f 92       	push	r1
 1ee:	0f 92       	push	r0
 1f0:	0f b6       	in	r0, 0x3f	; 63
 1f2:	0f 92       	push	r0
 1f4:	11 24       	eor	r1, r1
 1f6:	8f 93       	push	r24
 1f8:	9f 93       	push	r25
 1fa:	ef 93       	push	r30
 1fc:	ff 93       	push	r31
	uint8_t i;

	if (tx_buffer_head == tx_buffer_tail) {
 1fe:	90 91 43 01 	lds	r25, 0x0143
 202:	80 91 42 01 	lds	r24, 0x0142
 206:	98 13       	cpse	r25, r24
 208:	04 c0       	rjmp	.+8      	; 0x212 <__vector_26+0x26>
		// buffer is empty, disable transmit interrupt
		UCSR1B = (1<<RXEN1) | (1<<TXEN1) | (1<<RXCIE1);
 20a:	88 e9       	ldi	r24, 0x98	; 152
 20c:	80 93 c9 00 	sts	0x00C9, r24
 210:	0f c0       	rjmp	.+30     	; 0x230 <__vector_26+0x44>
	} else {
		i = tx_buffer_tail + 1;
 212:	80 91 42 01 	lds	r24, 0x0142
 216:	8f 5f       	subi	r24, 0xFF	; 255
		if (i >= TX_BUFFER_SIZE) i = 0;
 218:	88 32       	cpi	r24, 0x28	; 40
 21a:	08 f0       	brcs	.+2      	; 0x21e <__vector_26+0x32>
 21c:	80 e0       	ldi	r24, 0x00	; 0
		UDR1 = tx_buffer[i];
 21e:	e8 2f       	mov	r30, r24
 220:	f0 e0       	ldi	r31, 0x00	; 0
 222:	ec 5b       	subi	r30, 0xBC	; 188
 224:	fe 4f       	sbci	r31, 0xFE	; 254
 226:	90 81       	ld	r25, Z
 228:	90 93 ce 00 	sts	0x00CE, r25
		tx_buffer_tail = i;
 22c:	80 93 42 01 	sts	0x0142, r24
	}
}
 230:	ff 91       	pop	r31
 232:	ef 91       	pop	r30
 234:	9f 91       	pop	r25
 236:	8f 91       	pop	r24
 238:	0f 90       	pop	r0
 23a:	0f be       	out	0x3f, r0	; 63
 23c:	0f 90       	pop	r0
 23e:	1f 90       	pop	r1
 240:	18 95       	reti

00000242 <__vector_25>:

// Receive Interrupt
ISR(USART1_RX_vect)
{
 242:	1f 92       	push	r1
 244:	0f 92       	push	r0
 246:	0f b6       	in	r0, 0x3f	; 63
 248:	0f 92       	push	r0
 24a:	11 24       	eor	r1, r1
 24c:	2f 93       	push	r18
 24e:	8f 93       	push	r24
 250:	9f 93       	push	r25
 252:	ef 93       	push	r30
 254:	ff 93       	push	r31
	uint8_t c, i;

	c = UDR1;
 256:	90 91 ce 00 	lds	r25, 0x00CE
	i = rx_buffer_head + 1;
 25a:	80 91 01 01 	lds	r24, 0x0101
 25e:	8f 5f       	subi	r24, 0xFF	; 255
	if (i >= RX_BUFFER_SIZE) i = 0;
 260:	80 34       	cpi	r24, 0x40	; 64
 262:	08 f0       	brcs	.+2      	; 0x266 <__vector_25+0x24>
 264:	80 e0       	ldi	r24, 0x00	; 0
	if (i != rx_buffer_tail) {
 266:	20 91 00 01 	lds	r18, 0x0100
 26a:	82 17       	cp	r24, r18
 26c:	39 f0       	breq	.+14     	; 0x27c <__vector_25+0x3a>
		rx_buffer[i] = c;
 26e:	e8 2f       	mov	r30, r24
 270:	f0 e0       	ldi	r31, 0x00	; 0
 272:	ee 5f       	subi	r30, 0xFE	; 254
 274:	fe 4f       	sbci	r31, 0xFE	; 254
 276:	90 83       	st	Z, r25
		rx_buffer_head = i;
 278:	80 93 01 01 	sts	0x0101, r24
	}
}
 27c:	ff 91       	pop	r31
 27e:	ef 91       	pop	r30
 280:	9f 91       	pop	r25
 282:	8f 91       	pop	r24
 284:	2f 91       	pop	r18
 286:	0f 90       	pop	r0
 288:	0f be       	out	0x3f, r0	; 63
 28a:	0f 90       	pop	r0
 28c:	1f 90       	pop	r1
 28e:	18 95       	reti

00000290 <__udivmodsi4>:
 290:	a1 e2       	ldi	r26, 0x21	; 33
 292:	1a 2e       	mov	r1, r26
 294:	aa 1b       	sub	r26, r26
 296:	bb 1b       	sub	r27, r27
 298:	fd 01       	movw	r30, r26
 29a:	0d c0       	rjmp	.+26     	; 0x2b6 <__udivmodsi4_ep>

0000029c <__udivmodsi4_loop>:
 29c:	aa 1f       	adc	r26, r26
 29e:	bb 1f       	adc	r27, r27
 2a0:	ee 1f       	adc	r30, r30
 2a2:	ff 1f       	adc	r31, r31
 2a4:	a2 17       	cp	r26, r18
 2a6:	b3 07       	cpc	r27, r19
 2a8:	e4 07       	cpc	r30, r20
 2aa:	f5 07       	cpc	r31, r21
 2ac:	20 f0       	brcs	.+8      	; 0x2b6 <__udivmodsi4_ep>
 2ae:	a2 1b       	sub	r26, r18
 2b0:	b3 0b       	sbc	r27, r19
 2b2:	e4 0b       	sbc	r30, r20
 2b4:	f5 0b       	sbc	r31, r21

000002b6 <__udivmodsi4_ep>:
 2b6:	66 1f       	adc	r22, r22
 2b8:	77 1f       	adc	r23, r23
 2ba:	88 1f       	adc	r24, r24
 2bc:	99 1f       	adc	r25, r25
 2be:	1a 94       	dec	r1
 2c0:	69 f7       	brne	.-38     	; 0x29c <__udivmodsi4_loop>
 2c2:	60 95       	com	r22
 2c4:	70 95       	com	r23
 2c6:	80 95       	com	r24
 2c8:	90 95       	com	r25
 2ca:	9b 01       	movw	r18, r22
 2cc:	ac 01       	movw	r20, r24
 2ce:	bd 01       	movw	r22, r26
 2d0:	cf 01       	movw	r24, r30
 2d2:	08 95       	ret

000002d4 <_exit>:
 2d4:	f8 94       	cli

000002d6 <__stop_program>:
 2d6:	ff cf       	rjmp	.-2      	; 0x2d6 <__stop_program>
