
LINEROBOT3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ad54  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005bc  0800ae68  0800ae68  0000be68  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b424  0800b424  0000d228  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800b424  0800b424  0000c424  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b42c  0800b42c  0000d228  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b42c  0800b42c  0000c42c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b430  0800b430  0000c430  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000228  20000000  0800b434  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000043c  20000228  0800b65c  0000d228  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000664  0800b65c  0000d664  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000d228  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001050c  00000000  00000000  0000d251  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002b08  00000000  00000000  0001d75d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001020  00000000  00000000  00020268  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000c8d  00000000  00000000  00021288  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019cbf  00000000  00000000  00021f15  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00014954  00000000  00000000  0003bbd4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000924d8  00000000  00000000  00050528  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e2a00  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005990  00000000  00000000  000e2a44  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000057  00000000  00000000  000e83d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000228 	.word	0x20000228
 800012c:	00000000 	.word	0x00000000
 8000130:	0800ae4c 	.word	0x0800ae4c

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	2000022c 	.word	0x2000022c
 800014c:	0800ae4c 	.word	0x0800ae4c

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_frsub>:
 8000b68:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000b6c:	e002      	b.n	8000b74 <__addsf3>
 8000b6e:	bf00      	nop

08000b70 <__aeabi_fsub>:
 8000b70:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000b74 <__addsf3>:
 8000b74:	0042      	lsls	r2, r0, #1
 8000b76:	bf1f      	itttt	ne
 8000b78:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b7c:	ea92 0f03 	teqne	r2, r3
 8000b80:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b84:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b88:	d06a      	beq.n	8000c60 <__addsf3+0xec>
 8000b8a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b8e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b92:	bfc1      	itttt	gt
 8000b94:	18d2      	addgt	r2, r2, r3
 8000b96:	4041      	eorgt	r1, r0
 8000b98:	4048      	eorgt	r0, r1
 8000b9a:	4041      	eorgt	r1, r0
 8000b9c:	bfb8      	it	lt
 8000b9e:	425b      	neglt	r3, r3
 8000ba0:	2b19      	cmp	r3, #25
 8000ba2:	bf88      	it	hi
 8000ba4:	4770      	bxhi	lr
 8000ba6:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000baa:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000bae:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bba:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000bbe:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000bc2:	bf18      	it	ne
 8000bc4:	4249      	negne	r1, r1
 8000bc6:	ea92 0f03 	teq	r2, r3
 8000bca:	d03f      	beq.n	8000c4c <__addsf3+0xd8>
 8000bcc:	f1a2 0201 	sub.w	r2, r2, #1
 8000bd0:	fa41 fc03 	asr.w	ip, r1, r3
 8000bd4:	eb10 000c 	adds.w	r0, r0, ip
 8000bd8:	f1c3 0320 	rsb	r3, r3, #32
 8000bdc:	fa01 f103 	lsl.w	r1, r1, r3
 8000be0:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000be4:	d502      	bpl.n	8000bec <__addsf3+0x78>
 8000be6:	4249      	negs	r1, r1
 8000be8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bec:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000bf0:	d313      	bcc.n	8000c1a <__addsf3+0xa6>
 8000bf2:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000bf6:	d306      	bcc.n	8000c06 <__addsf3+0x92>
 8000bf8:	0840      	lsrs	r0, r0, #1
 8000bfa:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bfe:	f102 0201 	add.w	r2, r2, #1
 8000c02:	2afe      	cmp	r2, #254	@ 0xfe
 8000c04:	d251      	bcs.n	8000caa <__addsf3+0x136>
 8000c06:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000c0a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c0e:	bf08      	it	eq
 8000c10:	f020 0001 	biceq.w	r0, r0, #1
 8000c14:	ea40 0003 	orr.w	r0, r0, r3
 8000c18:	4770      	bx	lr
 8000c1a:	0049      	lsls	r1, r1, #1
 8000c1c:	eb40 0000 	adc.w	r0, r0, r0
 8000c20:	3a01      	subs	r2, #1
 8000c22:	bf28      	it	cs
 8000c24:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000c28:	d2ed      	bcs.n	8000c06 <__addsf3+0x92>
 8000c2a:	fab0 fc80 	clz	ip, r0
 8000c2e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c32:	ebb2 020c 	subs.w	r2, r2, ip
 8000c36:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c3a:	bfaa      	itet	ge
 8000c3c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c40:	4252      	neglt	r2, r2
 8000c42:	4318      	orrge	r0, r3
 8000c44:	bfbc      	itt	lt
 8000c46:	40d0      	lsrlt	r0, r2
 8000c48:	4318      	orrlt	r0, r3
 8000c4a:	4770      	bx	lr
 8000c4c:	f092 0f00 	teq	r2, #0
 8000c50:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000c54:	bf06      	itte	eq
 8000c56:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000c5a:	3201      	addeq	r2, #1
 8000c5c:	3b01      	subne	r3, #1
 8000c5e:	e7b5      	b.n	8000bcc <__addsf3+0x58>
 8000c60:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c64:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c68:	bf18      	it	ne
 8000c6a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c6e:	d021      	beq.n	8000cb4 <__addsf3+0x140>
 8000c70:	ea92 0f03 	teq	r2, r3
 8000c74:	d004      	beq.n	8000c80 <__addsf3+0x10c>
 8000c76:	f092 0f00 	teq	r2, #0
 8000c7a:	bf08      	it	eq
 8000c7c:	4608      	moveq	r0, r1
 8000c7e:	4770      	bx	lr
 8000c80:	ea90 0f01 	teq	r0, r1
 8000c84:	bf1c      	itt	ne
 8000c86:	2000      	movne	r0, #0
 8000c88:	4770      	bxne	lr
 8000c8a:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000c8e:	d104      	bne.n	8000c9a <__addsf3+0x126>
 8000c90:	0040      	lsls	r0, r0, #1
 8000c92:	bf28      	it	cs
 8000c94:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000c98:	4770      	bx	lr
 8000c9a:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000c9e:	bf3c      	itt	cc
 8000ca0:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000ca4:	4770      	bxcc	lr
 8000ca6:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000caa:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000cae:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cb2:	4770      	bx	lr
 8000cb4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cb8:	bf16      	itet	ne
 8000cba:	4608      	movne	r0, r1
 8000cbc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cc0:	4601      	movne	r1, r0
 8000cc2:	0242      	lsls	r2, r0, #9
 8000cc4:	bf06      	itte	eq
 8000cc6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cca:	ea90 0f01 	teqeq	r0, r1
 8000cce:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000cd2:	4770      	bx	lr

08000cd4 <__aeabi_ui2f>:
 8000cd4:	f04f 0300 	mov.w	r3, #0
 8000cd8:	e004      	b.n	8000ce4 <__aeabi_i2f+0x8>
 8000cda:	bf00      	nop

08000cdc <__aeabi_i2f>:
 8000cdc:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000ce0:	bf48      	it	mi
 8000ce2:	4240      	negmi	r0, r0
 8000ce4:	ea5f 0c00 	movs.w	ip, r0
 8000ce8:	bf08      	it	eq
 8000cea:	4770      	bxeq	lr
 8000cec:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000cf0:	4601      	mov	r1, r0
 8000cf2:	f04f 0000 	mov.w	r0, #0
 8000cf6:	e01c      	b.n	8000d32 <__aeabi_l2f+0x2a>

08000cf8 <__aeabi_ul2f>:
 8000cf8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cfc:	bf08      	it	eq
 8000cfe:	4770      	bxeq	lr
 8000d00:	f04f 0300 	mov.w	r3, #0
 8000d04:	e00a      	b.n	8000d1c <__aeabi_l2f+0x14>
 8000d06:	bf00      	nop

08000d08 <__aeabi_l2f>:
 8000d08:	ea50 0201 	orrs.w	r2, r0, r1
 8000d0c:	bf08      	it	eq
 8000d0e:	4770      	bxeq	lr
 8000d10:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000d14:	d502      	bpl.n	8000d1c <__aeabi_l2f+0x14>
 8000d16:	4240      	negs	r0, r0
 8000d18:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d1c:	ea5f 0c01 	movs.w	ip, r1
 8000d20:	bf02      	ittt	eq
 8000d22:	4684      	moveq	ip, r0
 8000d24:	4601      	moveq	r1, r0
 8000d26:	2000      	moveq	r0, #0
 8000d28:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000d2c:	bf08      	it	eq
 8000d2e:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000d32:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000d36:	fabc f28c 	clz	r2, ip
 8000d3a:	3a08      	subs	r2, #8
 8000d3c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d40:	db10      	blt.n	8000d64 <__aeabi_l2f+0x5c>
 8000d42:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d46:	4463      	add	r3, ip
 8000d48:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d4c:	f1c2 0220 	rsb	r2, r2, #32
 8000d50:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000d54:	fa20 f202 	lsr.w	r2, r0, r2
 8000d58:	eb43 0002 	adc.w	r0, r3, r2
 8000d5c:	bf08      	it	eq
 8000d5e:	f020 0001 	biceq.w	r0, r0, #1
 8000d62:	4770      	bx	lr
 8000d64:	f102 0220 	add.w	r2, r2, #32
 8000d68:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d6c:	f1c2 0220 	rsb	r2, r2, #32
 8000d70:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d74:	fa21 f202 	lsr.w	r2, r1, r2
 8000d78:	eb43 0002 	adc.w	r0, r3, r2
 8000d7c:	bf08      	it	eq
 8000d7e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d82:	4770      	bx	lr

08000d84 <__aeabi_fmul>:
 8000d84:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000d88:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d8c:	bf1e      	ittt	ne
 8000d8e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d92:	ea92 0f0c 	teqne	r2, ip
 8000d96:	ea93 0f0c 	teqne	r3, ip
 8000d9a:	d06f      	beq.n	8000e7c <__aeabi_fmul+0xf8>
 8000d9c:	441a      	add	r2, r3
 8000d9e:	ea80 0c01 	eor.w	ip, r0, r1
 8000da2:	0240      	lsls	r0, r0, #9
 8000da4:	bf18      	it	ne
 8000da6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000daa:	d01e      	beq.n	8000dea <__aeabi_fmul+0x66>
 8000dac:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000db0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000db4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000db8:	fba0 3101 	umull	r3, r1, r0, r1
 8000dbc:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000dc0:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000dc4:	bf3e      	ittt	cc
 8000dc6:	0049      	lslcc	r1, r1, #1
 8000dc8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000dcc:	005b      	lslcc	r3, r3, #1
 8000dce:	ea40 0001 	orr.w	r0, r0, r1
 8000dd2:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000dd6:	2afd      	cmp	r2, #253	@ 0xfd
 8000dd8:	d81d      	bhi.n	8000e16 <__aeabi_fmul+0x92>
 8000dda:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000dde:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000de2:	bf08      	it	eq
 8000de4:	f020 0001 	biceq.w	r0, r0, #1
 8000de8:	4770      	bx	lr
 8000dea:	f090 0f00 	teq	r0, #0
 8000dee:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000df2:	bf08      	it	eq
 8000df4:	0249      	lsleq	r1, r1, #9
 8000df6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dfa:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dfe:	3a7f      	subs	r2, #127	@ 0x7f
 8000e00:	bfc2      	ittt	gt
 8000e02:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000e06:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e0a:	4770      	bxgt	lr
 8000e0c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000e10:	f04f 0300 	mov.w	r3, #0
 8000e14:	3a01      	subs	r2, #1
 8000e16:	dc5d      	bgt.n	8000ed4 <__aeabi_fmul+0x150>
 8000e18:	f112 0f19 	cmn.w	r2, #25
 8000e1c:	bfdc      	itt	le
 8000e1e:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000e22:	4770      	bxle	lr
 8000e24:	f1c2 0200 	rsb	r2, r2, #0
 8000e28:	0041      	lsls	r1, r0, #1
 8000e2a:	fa21 f102 	lsr.w	r1, r1, r2
 8000e2e:	f1c2 0220 	rsb	r2, r2, #32
 8000e32:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e36:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e3a:	f140 0000 	adc.w	r0, r0, #0
 8000e3e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e42:	bf08      	it	eq
 8000e44:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e48:	4770      	bx	lr
 8000e4a:	f092 0f00 	teq	r2, #0
 8000e4e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000e52:	bf02      	ittt	eq
 8000e54:	0040      	lsleq	r0, r0, #1
 8000e56:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000e5a:	3a01      	subeq	r2, #1
 8000e5c:	d0f9      	beq.n	8000e52 <__aeabi_fmul+0xce>
 8000e5e:	ea40 000c 	orr.w	r0, r0, ip
 8000e62:	f093 0f00 	teq	r3, #0
 8000e66:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000e6a:	bf02      	ittt	eq
 8000e6c:	0049      	lsleq	r1, r1, #1
 8000e6e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000e72:	3b01      	subeq	r3, #1
 8000e74:	d0f9      	beq.n	8000e6a <__aeabi_fmul+0xe6>
 8000e76:	ea41 010c 	orr.w	r1, r1, ip
 8000e7a:	e78f      	b.n	8000d9c <__aeabi_fmul+0x18>
 8000e7c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e80:	ea92 0f0c 	teq	r2, ip
 8000e84:	bf18      	it	ne
 8000e86:	ea93 0f0c 	teqne	r3, ip
 8000e8a:	d00a      	beq.n	8000ea2 <__aeabi_fmul+0x11e>
 8000e8c:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000e90:	bf18      	it	ne
 8000e92:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000e96:	d1d8      	bne.n	8000e4a <__aeabi_fmul+0xc6>
 8000e98:	ea80 0001 	eor.w	r0, r0, r1
 8000e9c:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000ea0:	4770      	bx	lr
 8000ea2:	f090 0f00 	teq	r0, #0
 8000ea6:	bf17      	itett	ne
 8000ea8:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000eac:	4608      	moveq	r0, r1
 8000eae:	f091 0f00 	teqne	r1, #0
 8000eb2:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000eb6:	d014      	beq.n	8000ee2 <__aeabi_fmul+0x15e>
 8000eb8:	ea92 0f0c 	teq	r2, ip
 8000ebc:	d101      	bne.n	8000ec2 <__aeabi_fmul+0x13e>
 8000ebe:	0242      	lsls	r2, r0, #9
 8000ec0:	d10f      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ec2:	ea93 0f0c 	teq	r3, ip
 8000ec6:	d103      	bne.n	8000ed0 <__aeabi_fmul+0x14c>
 8000ec8:	024b      	lsls	r3, r1, #9
 8000eca:	bf18      	it	ne
 8000ecc:	4608      	movne	r0, r1
 8000ece:	d108      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ed0:	ea80 0001 	eor.w	r0, r0, r1
 8000ed4:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000ed8:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000edc:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ee0:	4770      	bx	lr
 8000ee2:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ee6:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000eea:	4770      	bx	lr

08000eec <__aeabi_fdiv>:
 8000eec:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000ef0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ef4:	bf1e      	ittt	ne
 8000ef6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000efa:	ea92 0f0c 	teqne	r2, ip
 8000efe:	ea93 0f0c 	teqne	r3, ip
 8000f02:	d069      	beq.n	8000fd8 <__aeabi_fdiv+0xec>
 8000f04:	eba2 0203 	sub.w	r2, r2, r3
 8000f08:	ea80 0c01 	eor.w	ip, r0, r1
 8000f0c:	0249      	lsls	r1, r1, #9
 8000f0e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f12:	d037      	beq.n	8000f84 <__aeabi_fdiv+0x98>
 8000f14:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000f18:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f1c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f20:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000f24:	428b      	cmp	r3, r1
 8000f26:	bf38      	it	cc
 8000f28:	005b      	lslcc	r3, r3, #1
 8000f2a:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000f2e:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000f32:	428b      	cmp	r3, r1
 8000f34:	bf24      	itt	cs
 8000f36:	1a5b      	subcs	r3, r3, r1
 8000f38:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f3c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f40:	bf24      	itt	cs
 8000f42:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f46:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f4a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f4e:	bf24      	itt	cs
 8000f50:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f54:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f58:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f5c:	bf24      	itt	cs
 8000f5e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f62:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f66:	011b      	lsls	r3, r3, #4
 8000f68:	bf18      	it	ne
 8000f6a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f6e:	d1e0      	bne.n	8000f32 <__aeabi_fdiv+0x46>
 8000f70:	2afd      	cmp	r2, #253	@ 0xfd
 8000f72:	f63f af50 	bhi.w	8000e16 <__aeabi_fmul+0x92>
 8000f76:	428b      	cmp	r3, r1
 8000f78:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f7c:	bf08      	it	eq
 8000f7e:	f020 0001 	biceq.w	r0, r0, #1
 8000f82:	4770      	bx	lr
 8000f84:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000f88:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f8c:	327f      	adds	r2, #127	@ 0x7f
 8000f8e:	bfc2      	ittt	gt
 8000f90:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000f94:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f98:	4770      	bxgt	lr
 8000f9a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000f9e:	f04f 0300 	mov.w	r3, #0
 8000fa2:	3a01      	subs	r2, #1
 8000fa4:	e737      	b.n	8000e16 <__aeabi_fmul+0x92>
 8000fa6:	f092 0f00 	teq	r2, #0
 8000faa:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000fae:	bf02      	ittt	eq
 8000fb0:	0040      	lsleq	r0, r0, #1
 8000fb2:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000fb6:	3a01      	subeq	r2, #1
 8000fb8:	d0f9      	beq.n	8000fae <__aeabi_fdiv+0xc2>
 8000fba:	ea40 000c 	orr.w	r0, r0, ip
 8000fbe:	f093 0f00 	teq	r3, #0
 8000fc2:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000fc6:	bf02      	ittt	eq
 8000fc8:	0049      	lsleq	r1, r1, #1
 8000fca:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000fce:	3b01      	subeq	r3, #1
 8000fd0:	d0f9      	beq.n	8000fc6 <__aeabi_fdiv+0xda>
 8000fd2:	ea41 010c 	orr.w	r1, r1, ip
 8000fd6:	e795      	b.n	8000f04 <__aeabi_fdiv+0x18>
 8000fd8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000fdc:	ea92 0f0c 	teq	r2, ip
 8000fe0:	d108      	bne.n	8000ff4 <__aeabi_fdiv+0x108>
 8000fe2:	0242      	lsls	r2, r0, #9
 8000fe4:	f47f af7d 	bne.w	8000ee2 <__aeabi_fmul+0x15e>
 8000fe8:	ea93 0f0c 	teq	r3, ip
 8000fec:	f47f af70 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8000ff0:	4608      	mov	r0, r1
 8000ff2:	e776      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ff4:	ea93 0f0c 	teq	r3, ip
 8000ff8:	d104      	bne.n	8001004 <__aeabi_fdiv+0x118>
 8000ffa:	024b      	lsls	r3, r1, #9
 8000ffc:	f43f af4c 	beq.w	8000e98 <__aeabi_fmul+0x114>
 8001000:	4608      	mov	r0, r1
 8001002:	e76e      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001004:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8001008:	bf18      	it	ne
 800100a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 800100e:	d1ca      	bne.n	8000fa6 <__aeabi_fdiv+0xba>
 8001010:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8001014:	f47f af5c 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8001018:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 800101c:	f47f af3c 	bne.w	8000e98 <__aeabi_fmul+0x114>
 8001020:	e75f      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001022:	bf00      	nop

08001024 <__gesf2>:
 8001024:	f04f 3cff 	mov.w	ip, #4294967295
 8001028:	e006      	b.n	8001038 <__cmpsf2+0x4>
 800102a:	bf00      	nop

0800102c <__lesf2>:
 800102c:	f04f 0c01 	mov.w	ip, #1
 8001030:	e002      	b.n	8001038 <__cmpsf2+0x4>
 8001032:	bf00      	nop

08001034 <__cmpsf2>:
 8001034:	f04f 0c01 	mov.w	ip, #1
 8001038:	f84d cd04 	str.w	ip, [sp, #-4]!
 800103c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001040:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001044:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001048:	bf18      	it	ne
 800104a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800104e:	d011      	beq.n	8001074 <__cmpsf2+0x40>
 8001050:	b001      	add	sp, #4
 8001052:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8001056:	bf18      	it	ne
 8001058:	ea90 0f01 	teqne	r0, r1
 800105c:	bf58      	it	pl
 800105e:	ebb2 0003 	subspl.w	r0, r2, r3
 8001062:	bf88      	it	hi
 8001064:	17c8      	asrhi	r0, r1, #31
 8001066:	bf38      	it	cc
 8001068:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 800106c:	bf18      	it	ne
 800106e:	f040 0001 	orrne.w	r0, r0, #1
 8001072:	4770      	bx	lr
 8001074:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001078:	d102      	bne.n	8001080 <__cmpsf2+0x4c>
 800107a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800107e:	d105      	bne.n	800108c <__cmpsf2+0x58>
 8001080:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001084:	d1e4      	bne.n	8001050 <__cmpsf2+0x1c>
 8001086:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800108a:	d0e1      	beq.n	8001050 <__cmpsf2+0x1c>
 800108c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001090:	4770      	bx	lr
 8001092:	bf00      	nop

08001094 <__aeabi_cfrcmple>:
 8001094:	4684      	mov	ip, r0
 8001096:	4608      	mov	r0, r1
 8001098:	4661      	mov	r1, ip
 800109a:	e7ff      	b.n	800109c <__aeabi_cfcmpeq>

0800109c <__aeabi_cfcmpeq>:
 800109c:	b50f      	push	{r0, r1, r2, r3, lr}
 800109e:	f7ff ffc9 	bl	8001034 <__cmpsf2>
 80010a2:	2800      	cmp	r0, #0
 80010a4:	bf48      	it	mi
 80010a6:	f110 0f00 	cmnmi.w	r0, #0
 80010aa:	bd0f      	pop	{r0, r1, r2, r3, pc}

080010ac <__aeabi_fcmpeq>:
 80010ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010b0:	f7ff fff4 	bl	800109c <__aeabi_cfcmpeq>
 80010b4:	bf0c      	ite	eq
 80010b6:	2001      	moveq	r0, #1
 80010b8:	2000      	movne	r0, #0
 80010ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80010be:	bf00      	nop

080010c0 <__aeabi_fcmplt>:
 80010c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010c4:	f7ff ffea 	bl	800109c <__aeabi_cfcmpeq>
 80010c8:	bf34      	ite	cc
 80010ca:	2001      	movcc	r0, #1
 80010cc:	2000      	movcs	r0, #0
 80010ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80010d2:	bf00      	nop

080010d4 <__aeabi_fcmple>:
 80010d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010d8:	f7ff ffe0 	bl	800109c <__aeabi_cfcmpeq>
 80010dc:	bf94      	ite	ls
 80010de:	2001      	movls	r0, #1
 80010e0:	2000      	movhi	r0, #0
 80010e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010e6:	bf00      	nop

080010e8 <__aeabi_fcmpge>:
 80010e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010ec:	f7ff ffd2 	bl	8001094 <__aeabi_cfrcmple>
 80010f0:	bf94      	ite	ls
 80010f2:	2001      	movls	r0, #1
 80010f4:	2000      	movhi	r0, #0
 80010f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010fa:	bf00      	nop

080010fc <__aeabi_fcmpgt>:
 80010fc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001100:	f7ff ffc8 	bl	8001094 <__aeabi_cfrcmple>
 8001104:	bf34      	ite	cc
 8001106:	2001      	movcc	r0, #1
 8001108:	2000      	movcs	r0, #0
 800110a:	f85d fb08 	ldr.w	pc, [sp], #8
 800110e:	bf00      	nop

08001110 <__aeabi_f2uiz>:
 8001110:	0042      	lsls	r2, r0, #1
 8001112:	d20e      	bcs.n	8001132 <__aeabi_f2uiz+0x22>
 8001114:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8001118:	d30b      	bcc.n	8001132 <__aeabi_f2uiz+0x22>
 800111a:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 800111e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001122:	d409      	bmi.n	8001138 <__aeabi_f2uiz+0x28>
 8001124:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001128:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800112c:	fa23 f002 	lsr.w	r0, r3, r2
 8001130:	4770      	bx	lr
 8001132:	f04f 0000 	mov.w	r0, #0
 8001136:	4770      	bx	lr
 8001138:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 800113c:	d101      	bne.n	8001142 <__aeabi_f2uiz+0x32>
 800113e:	0242      	lsls	r2, r0, #9
 8001140:	d102      	bne.n	8001148 <__aeabi_f2uiz+0x38>
 8001142:	f04f 30ff 	mov.w	r0, #4294967295
 8001146:	4770      	bx	lr
 8001148:	f04f 0000 	mov.w	r0, #0
 800114c:	4770      	bx	lr
 800114e:	bf00      	nop

08001150 <__aeabi_ldivmod>:
 8001150:	b97b      	cbnz	r3, 8001172 <__aeabi_ldivmod+0x22>
 8001152:	b972      	cbnz	r2, 8001172 <__aeabi_ldivmod+0x22>
 8001154:	2900      	cmp	r1, #0
 8001156:	bfbe      	ittt	lt
 8001158:	2000      	movlt	r0, #0
 800115a:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 800115e:	e006      	blt.n	800116e <__aeabi_ldivmod+0x1e>
 8001160:	bf08      	it	eq
 8001162:	2800      	cmpeq	r0, #0
 8001164:	bf1c      	itt	ne
 8001166:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 800116a:	f04f 30ff 	movne.w	r0, #4294967295
 800116e:	f000 b9f5 	b.w	800155c <__aeabi_idiv0>
 8001172:	f1ad 0c08 	sub.w	ip, sp, #8
 8001176:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800117a:	2900      	cmp	r1, #0
 800117c:	db09      	blt.n	8001192 <__aeabi_ldivmod+0x42>
 800117e:	2b00      	cmp	r3, #0
 8001180:	db1a      	blt.n	80011b8 <__aeabi_ldivmod+0x68>
 8001182:	f000 f86b 	bl	800125c <__udivmoddi4>
 8001186:	f8dd e004 	ldr.w	lr, [sp, #4]
 800118a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800118e:	b004      	add	sp, #16
 8001190:	4770      	bx	lr
 8001192:	4240      	negs	r0, r0
 8001194:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001198:	2b00      	cmp	r3, #0
 800119a:	db1b      	blt.n	80011d4 <__aeabi_ldivmod+0x84>
 800119c:	f000 f85e 	bl	800125c <__udivmoddi4>
 80011a0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80011a4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80011a8:	b004      	add	sp, #16
 80011aa:	4240      	negs	r0, r0
 80011ac:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80011b0:	4252      	negs	r2, r2
 80011b2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80011b6:	4770      	bx	lr
 80011b8:	4252      	negs	r2, r2
 80011ba:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80011be:	f000 f84d 	bl	800125c <__udivmoddi4>
 80011c2:	f8dd e004 	ldr.w	lr, [sp, #4]
 80011c6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80011ca:	b004      	add	sp, #16
 80011cc:	4240      	negs	r0, r0
 80011ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80011d2:	4770      	bx	lr
 80011d4:	4252      	negs	r2, r2
 80011d6:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80011da:	f000 f83f 	bl	800125c <__udivmoddi4>
 80011de:	f8dd e004 	ldr.w	lr, [sp, #4]
 80011e2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80011e6:	b004      	add	sp, #16
 80011e8:	4252      	negs	r2, r2
 80011ea:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80011ee:	4770      	bx	lr

080011f0 <__aeabi_d2lz>:
 80011f0:	b538      	push	{r3, r4, r5, lr}
 80011f2:	2200      	movs	r2, #0
 80011f4:	2300      	movs	r3, #0
 80011f6:	4604      	mov	r4, r0
 80011f8:	460d      	mov	r5, r1
 80011fa:	f7ff fbdf 	bl	80009bc <__aeabi_dcmplt>
 80011fe:	b928      	cbnz	r0, 800120c <__aeabi_d2lz+0x1c>
 8001200:	4620      	mov	r0, r4
 8001202:	4629      	mov	r1, r5
 8001204:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001208:	f000 b80a 	b.w	8001220 <__aeabi_d2ulz>
 800120c:	4620      	mov	r0, r4
 800120e:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8001212:	f000 f805 	bl	8001220 <__aeabi_d2ulz>
 8001216:	4240      	negs	r0, r0
 8001218:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800121c:	bd38      	pop	{r3, r4, r5, pc}
 800121e:	bf00      	nop

08001220 <__aeabi_d2ulz>:
 8001220:	b5d0      	push	{r4, r6, r7, lr}
 8001222:	2200      	movs	r2, #0
 8001224:	4b0b      	ldr	r3, [pc, #44]	@ (8001254 <__aeabi_d2ulz+0x34>)
 8001226:	4606      	mov	r6, r0
 8001228:	460f      	mov	r7, r1
 800122a:	f7ff f955 	bl	80004d8 <__aeabi_dmul>
 800122e:	f7ff fc2b 	bl	8000a88 <__aeabi_d2uiz>
 8001232:	4604      	mov	r4, r0
 8001234:	f7ff f8d6 	bl	80003e4 <__aeabi_ui2d>
 8001238:	2200      	movs	r2, #0
 800123a:	4b07      	ldr	r3, [pc, #28]	@ (8001258 <__aeabi_d2ulz+0x38>)
 800123c:	f7ff f94c 	bl	80004d8 <__aeabi_dmul>
 8001240:	4602      	mov	r2, r0
 8001242:	460b      	mov	r3, r1
 8001244:	4630      	mov	r0, r6
 8001246:	4639      	mov	r1, r7
 8001248:	f7fe ff8e 	bl	8000168 <__aeabi_dsub>
 800124c:	f7ff fc1c 	bl	8000a88 <__aeabi_d2uiz>
 8001250:	4621      	mov	r1, r4
 8001252:	bdd0      	pop	{r4, r6, r7, pc}
 8001254:	3df00000 	.word	0x3df00000
 8001258:	41f00000 	.word	0x41f00000

0800125c <__udivmoddi4>:
 800125c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001260:	9d08      	ldr	r5, [sp, #32]
 8001262:	468e      	mov	lr, r1
 8001264:	4604      	mov	r4, r0
 8001266:	4688      	mov	r8, r1
 8001268:	2b00      	cmp	r3, #0
 800126a:	d14a      	bne.n	8001302 <__udivmoddi4+0xa6>
 800126c:	428a      	cmp	r2, r1
 800126e:	4617      	mov	r7, r2
 8001270:	d962      	bls.n	8001338 <__udivmoddi4+0xdc>
 8001272:	fab2 f682 	clz	r6, r2
 8001276:	b14e      	cbz	r6, 800128c <__udivmoddi4+0x30>
 8001278:	f1c6 0320 	rsb	r3, r6, #32
 800127c:	fa01 f806 	lsl.w	r8, r1, r6
 8001280:	fa20 f303 	lsr.w	r3, r0, r3
 8001284:	40b7      	lsls	r7, r6
 8001286:	ea43 0808 	orr.w	r8, r3, r8
 800128a:	40b4      	lsls	r4, r6
 800128c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8001290:	fbb8 f1fe 	udiv	r1, r8, lr
 8001294:	fa1f fc87 	uxth.w	ip, r7
 8001298:	fb0e 8811 	mls	r8, lr, r1, r8
 800129c:	fb01 f20c 	mul.w	r2, r1, ip
 80012a0:	0c23      	lsrs	r3, r4, #16
 80012a2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80012a6:	429a      	cmp	r2, r3
 80012a8:	d909      	bls.n	80012be <__udivmoddi4+0x62>
 80012aa:	18fb      	adds	r3, r7, r3
 80012ac:	f101 30ff 	add.w	r0, r1, #4294967295
 80012b0:	f080 80eb 	bcs.w	800148a <__udivmoddi4+0x22e>
 80012b4:	429a      	cmp	r2, r3
 80012b6:	f240 80e8 	bls.w	800148a <__udivmoddi4+0x22e>
 80012ba:	3902      	subs	r1, #2
 80012bc:	443b      	add	r3, r7
 80012be:	1a9a      	subs	r2, r3, r2
 80012c0:	fbb2 f0fe 	udiv	r0, r2, lr
 80012c4:	fb0e 2210 	mls	r2, lr, r0, r2
 80012c8:	fb00 fc0c 	mul.w	ip, r0, ip
 80012cc:	b2a3      	uxth	r3, r4
 80012ce:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80012d2:	459c      	cmp	ip, r3
 80012d4:	d909      	bls.n	80012ea <__udivmoddi4+0x8e>
 80012d6:	18fb      	adds	r3, r7, r3
 80012d8:	f100 32ff 	add.w	r2, r0, #4294967295
 80012dc:	f080 80d7 	bcs.w	800148e <__udivmoddi4+0x232>
 80012e0:	459c      	cmp	ip, r3
 80012e2:	f240 80d4 	bls.w	800148e <__udivmoddi4+0x232>
 80012e6:	443b      	add	r3, r7
 80012e8:	3802      	subs	r0, #2
 80012ea:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80012ee:	2100      	movs	r1, #0
 80012f0:	eba3 030c 	sub.w	r3, r3, ip
 80012f4:	b11d      	cbz	r5, 80012fe <__udivmoddi4+0xa2>
 80012f6:	2200      	movs	r2, #0
 80012f8:	40f3      	lsrs	r3, r6
 80012fa:	e9c5 3200 	strd	r3, r2, [r5]
 80012fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001302:	428b      	cmp	r3, r1
 8001304:	d905      	bls.n	8001312 <__udivmoddi4+0xb6>
 8001306:	b10d      	cbz	r5, 800130c <__udivmoddi4+0xb0>
 8001308:	e9c5 0100 	strd	r0, r1, [r5]
 800130c:	2100      	movs	r1, #0
 800130e:	4608      	mov	r0, r1
 8001310:	e7f5      	b.n	80012fe <__udivmoddi4+0xa2>
 8001312:	fab3 f183 	clz	r1, r3
 8001316:	2900      	cmp	r1, #0
 8001318:	d146      	bne.n	80013a8 <__udivmoddi4+0x14c>
 800131a:	4573      	cmp	r3, lr
 800131c:	d302      	bcc.n	8001324 <__udivmoddi4+0xc8>
 800131e:	4282      	cmp	r2, r0
 8001320:	f200 8108 	bhi.w	8001534 <__udivmoddi4+0x2d8>
 8001324:	1a84      	subs	r4, r0, r2
 8001326:	eb6e 0203 	sbc.w	r2, lr, r3
 800132a:	2001      	movs	r0, #1
 800132c:	4690      	mov	r8, r2
 800132e:	2d00      	cmp	r5, #0
 8001330:	d0e5      	beq.n	80012fe <__udivmoddi4+0xa2>
 8001332:	e9c5 4800 	strd	r4, r8, [r5]
 8001336:	e7e2      	b.n	80012fe <__udivmoddi4+0xa2>
 8001338:	2a00      	cmp	r2, #0
 800133a:	f000 8091 	beq.w	8001460 <__udivmoddi4+0x204>
 800133e:	fab2 f682 	clz	r6, r2
 8001342:	2e00      	cmp	r6, #0
 8001344:	f040 80a5 	bne.w	8001492 <__udivmoddi4+0x236>
 8001348:	1a8a      	subs	r2, r1, r2
 800134a:	2101      	movs	r1, #1
 800134c:	0c03      	lsrs	r3, r0, #16
 800134e:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8001352:	b280      	uxth	r0, r0
 8001354:	b2bc      	uxth	r4, r7
 8001356:	fbb2 fcfe 	udiv	ip, r2, lr
 800135a:	fb0e 221c 	mls	r2, lr, ip, r2
 800135e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8001362:	fb04 f20c 	mul.w	r2, r4, ip
 8001366:	429a      	cmp	r2, r3
 8001368:	d907      	bls.n	800137a <__udivmoddi4+0x11e>
 800136a:	18fb      	adds	r3, r7, r3
 800136c:	f10c 38ff 	add.w	r8, ip, #4294967295
 8001370:	d202      	bcs.n	8001378 <__udivmoddi4+0x11c>
 8001372:	429a      	cmp	r2, r3
 8001374:	f200 80e3 	bhi.w	800153e <__udivmoddi4+0x2e2>
 8001378:	46c4      	mov	ip, r8
 800137a:	1a9b      	subs	r3, r3, r2
 800137c:	fbb3 f2fe 	udiv	r2, r3, lr
 8001380:	fb0e 3312 	mls	r3, lr, r2, r3
 8001384:	fb02 f404 	mul.w	r4, r2, r4
 8001388:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800138c:	429c      	cmp	r4, r3
 800138e:	d907      	bls.n	80013a0 <__udivmoddi4+0x144>
 8001390:	18fb      	adds	r3, r7, r3
 8001392:	f102 30ff 	add.w	r0, r2, #4294967295
 8001396:	d202      	bcs.n	800139e <__udivmoddi4+0x142>
 8001398:	429c      	cmp	r4, r3
 800139a:	f200 80cd 	bhi.w	8001538 <__udivmoddi4+0x2dc>
 800139e:	4602      	mov	r2, r0
 80013a0:	1b1b      	subs	r3, r3, r4
 80013a2:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80013a6:	e7a5      	b.n	80012f4 <__udivmoddi4+0x98>
 80013a8:	f1c1 0620 	rsb	r6, r1, #32
 80013ac:	408b      	lsls	r3, r1
 80013ae:	fa22 f706 	lsr.w	r7, r2, r6
 80013b2:	431f      	orrs	r7, r3
 80013b4:	fa2e fa06 	lsr.w	sl, lr, r6
 80013b8:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80013bc:	fbba f8f9 	udiv	r8, sl, r9
 80013c0:	fa0e fe01 	lsl.w	lr, lr, r1
 80013c4:	fa20 f306 	lsr.w	r3, r0, r6
 80013c8:	fb09 aa18 	mls	sl, r9, r8, sl
 80013cc:	fa1f fc87 	uxth.w	ip, r7
 80013d0:	ea43 030e 	orr.w	r3, r3, lr
 80013d4:	fa00 fe01 	lsl.w	lr, r0, r1
 80013d8:	fb08 f00c 	mul.w	r0, r8, ip
 80013dc:	0c1c      	lsrs	r4, r3, #16
 80013de:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 80013e2:	42a0      	cmp	r0, r4
 80013e4:	fa02 f201 	lsl.w	r2, r2, r1
 80013e8:	d90a      	bls.n	8001400 <__udivmoddi4+0x1a4>
 80013ea:	193c      	adds	r4, r7, r4
 80013ec:	f108 3aff 	add.w	sl, r8, #4294967295
 80013f0:	f080 809e 	bcs.w	8001530 <__udivmoddi4+0x2d4>
 80013f4:	42a0      	cmp	r0, r4
 80013f6:	f240 809b 	bls.w	8001530 <__udivmoddi4+0x2d4>
 80013fa:	f1a8 0802 	sub.w	r8, r8, #2
 80013fe:	443c      	add	r4, r7
 8001400:	1a24      	subs	r4, r4, r0
 8001402:	b298      	uxth	r0, r3
 8001404:	fbb4 f3f9 	udiv	r3, r4, r9
 8001408:	fb09 4413 	mls	r4, r9, r3, r4
 800140c:	fb03 fc0c 	mul.w	ip, r3, ip
 8001410:	ea40 4404 	orr.w	r4, r0, r4, lsl #16
 8001414:	45a4      	cmp	ip, r4
 8001416:	d909      	bls.n	800142c <__udivmoddi4+0x1d0>
 8001418:	193c      	adds	r4, r7, r4
 800141a:	f103 30ff 	add.w	r0, r3, #4294967295
 800141e:	f080 8085 	bcs.w	800152c <__udivmoddi4+0x2d0>
 8001422:	45a4      	cmp	ip, r4
 8001424:	f240 8082 	bls.w	800152c <__udivmoddi4+0x2d0>
 8001428:	3b02      	subs	r3, #2
 800142a:	443c      	add	r4, r7
 800142c:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 8001430:	eba4 040c 	sub.w	r4, r4, ip
 8001434:	fba0 8c02 	umull	r8, ip, r0, r2
 8001438:	4564      	cmp	r4, ip
 800143a:	4643      	mov	r3, r8
 800143c:	46e1      	mov	r9, ip
 800143e:	d364      	bcc.n	800150a <__udivmoddi4+0x2ae>
 8001440:	d061      	beq.n	8001506 <__udivmoddi4+0x2aa>
 8001442:	b15d      	cbz	r5, 800145c <__udivmoddi4+0x200>
 8001444:	ebbe 0203 	subs.w	r2, lr, r3
 8001448:	eb64 0409 	sbc.w	r4, r4, r9
 800144c:	fa04 f606 	lsl.w	r6, r4, r6
 8001450:	fa22 f301 	lsr.w	r3, r2, r1
 8001454:	431e      	orrs	r6, r3
 8001456:	40cc      	lsrs	r4, r1
 8001458:	e9c5 6400 	strd	r6, r4, [r5]
 800145c:	2100      	movs	r1, #0
 800145e:	e74e      	b.n	80012fe <__udivmoddi4+0xa2>
 8001460:	fbb1 fcf2 	udiv	ip, r1, r2
 8001464:	0c01      	lsrs	r1, r0, #16
 8001466:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800146a:	b280      	uxth	r0, r0
 800146c:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8001470:	463b      	mov	r3, r7
 8001472:	fbb1 f1f7 	udiv	r1, r1, r7
 8001476:	4638      	mov	r0, r7
 8001478:	463c      	mov	r4, r7
 800147a:	46b8      	mov	r8, r7
 800147c:	46be      	mov	lr, r7
 800147e:	2620      	movs	r6, #32
 8001480:	eba2 0208 	sub.w	r2, r2, r8
 8001484:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8001488:	e765      	b.n	8001356 <__udivmoddi4+0xfa>
 800148a:	4601      	mov	r1, r0
 800148c:	e717      	b.n	80012be <__udivmoddi4+0x62>
 800148e:	4610      	mov	r0, r2
 8001490:	e72b      	b.n	80012ea <__udivmoddi4+0x8e>
 8001492:	f1c6 0120 	rsb	r1, r6, #32
 8001496:	fa2e fc01 	lsr.w	ip, lr, r1
 800149a:	40b7      	lsls	r7, r6
 800149c:	fa0e fe06 	lsl.w	lr, lr, r6
 80014a0:	fa20 f101 	lsr.w	r1, r0, r1
 80014a4:	ea41 010e 	orr.w	r1, r1, lr
 80014a8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80014ac:	fbbc f8fe 	udiv	r8, ip, lr
 80014b0:	b2bc      	uxth	r4, r7
 80014b2:	fb0e cc18 	mls	ip, lr, r8, ip
 80014b6:	fb08 f904 	mul.w	r9, r8, r4
 80014ba:	0c0a      	lsrs	r2, r1, #16
 80014bc:	ea42 420c 	orr.w	r2, r2, ip, lsl #16
 80014c0:	40b0      	lsls	r0, r6
 80014c2:	4591      	cmp	r9, r2
 80014c4:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80014c8:	b280      	uxth	r0, r0
 80014ca:	d93e      	bls.n	800154a <__udivmoddi4+0x2ee>
 80014cc:	18ba      	adds	r2, r7, r2
 80014ce:	f108 3cff 	add.w	ip, r8, #4294967295
 80014d2:	d201      	bcs.n	80014d8 <__udivmoddi4+0x27c>
 80014d4:	4591      	cmp	r9, r2
 80014d6:	d81f      	bhi.n	8001518 <__udivmoddi4+0x2bc>
 80014d8:	eba2 0209 	sub.w	r2, r2, r9
 80014dc:	fbb2 f9fe 	udiv	r9, r2, lr
 80014e0:	fb09 f804 	mul.w	r8, r9, r4
 80014e4:	fb0e 2a19 	mls	sl, lr, r9, r2
 80014e8:	b28a      	uxth	r2, r1
 80014ea:	ea42 420a 	orr.w	r2, r2, sl, lsl #16
 80014ee:	4542      	cmp	r2, r8
 80014f0:	d229      	bcs.n	8001546 <__udivmoddi4+0x2ea>
 80014f2:	18ba      	adds	r2, r7, r2
 80014f4:	f109 31ff 	add.w	r1, r9, #4294967295
 80014f8:	d2c2      	bcs.n	8001480 <__udivmoddi4+0x224>
 80014fa:	4542      	cmp	r2, r8
 80014fc:	d2c0      	bcs.n	8001480 <__udivmoddi4+0x224>
 80014fe:	f1a9 0102 	sub.w	r1, r9, #2
 8001502:	443a      	add	r2, r7
 8001504:	e7bc      	b.n	8001480 <__udivmoddi4+0x224>
 8001506:	45c6      	cmp	lr, r8
 8001508:	d29b      	bcs.n	8001442 <__udivmoddi4+0x1e6>
 800150a:	ebb8 0302 	subs.w	r3, r8, r2
 800150e:	eb6c 0c07 	sbc.w	ip, ip, r7
 8001512:	3801      	subs	r0, #1
 8001514:	46e1      	mov	r9, ip
 8001516:	e794      	b.n	8001442 <__udivmoddi4+0x1e6>
 8001518:	eba7 0909 	sub.w	r9, r7, r9
 800151c:	444a      	add	r2, r9
 800151e:	fbb2 f9fe 	udiv	r9, r2, lr
 8001522:	f1a8 0c02 	sub.w	ip, r8, #2
 8001526:	fb09 f804 	mul.w	r8, r9, r4
 800152a:	e7db      	b.n	80014e4 <__udivmoddi4+0x288>
 800152c:	4603      	mov	r3, r0
 800152e:	e77d      	b.n	800142c <__udivmoddi4+0x1d0>
 8001530:	46d0      	mov	r8, sl
 8001532:	e765      	b.n	8001400 <__udivmoddi4+0x1a4>
 8001534:	4608      	mov	r0, r1
 8001536:	e6fa      	b.n	800132e <__udivmoddi4+0xd2>
 8001538:	443b      	add	r3, r7
 800153a:	3a02      	subs	r2, #2
 800153c:	e730      	b.n	80013a0 <__udivmoddi4+0x144>
 800153e:	f1ac 0c02 	sub.w	ip, ip, #2
 8001542:	443b      	add	r3, r7
 8001544:	e719      	b.n	800137a <__udivmoddi4+0x11e>
 8001546:	4649      	mov	r1, r9
 8001548:	e79a      	b.n	8001480 <__udivmoddi4+0x224>
 800154a:	eba2 0209 	sub.w	r2, r2, r9
 800154e:	fbb2 f9fe 	udiv	r9, r2, lr
 8001552:	46c4      	mov	ip, r8
 8001554:	fb09 f804 	mul.w	r8, r9, r4
 8001558:	e7c4      	b.n	80014e4 <__udivmoddi4+0x288>
 800155a:	bf00      	nop

0800155c <__aeabi_idiv0>:
 800155c:	4770      	bx	lr
 800155e:	bf00      	nop

08001560 <HX711_Delay_us>:
 */
#include "HX711.h"

/* Microsecond delay using DWT cycle counter */
static inline void HX711_Delay_us(uint32_t us)
{
 8001560:	b580      	push	{r7, lr}
 8001562:	b084      	sub	sp, #16
 8001564:	af00      	add	r7, sp, #0
 8001566:	6078      	str	r0, [r7, #4]
#ifdef DWT
  uint32_t start = DWT->CYCCNT;
 8001568:	4b0d      	ldr	r3, [pc, #52]	@ (80015a0 <HX711_Delay_us+0x40>)
 800156a:	685b      	ldr	r3, [r3, #4]
 800156c:	60fb      	str	r3, [r7, #12]
  uint32_t ticks = us * (HAL_RCC_GetHCLKFreq() / 1000000U);
 800156e:	f003 fd63 	bl	8005038 <HAL_RCC_GetHCLKFreq>
 8001572:	4603      	mov	r3, r0
 8001574:	4a0b      	ldr	r2, [pc, #44]	@ (80015a4 <HX711_Delay_us+0x44>)
 8001576:	fba2 2303 	umull	r2, r3, r2, r3
 800157a:	0c9a      	lsrs	r2, r3, #18
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	fb02 f303 	mul.w	r3, r2, r3
 8001582:	60bb      	str	r3, [r7, #8]
  while ((DWT->CYCCNT - start) < ticks) { __NOP(); }
 8001584:	e000      	b.n	8001588 <HX711_Delay_us+0x28>
 8001586:	bf00      	nop
 8001588:	4b05      	ldr	r3, [pc, #20]	@ (80015a0 <HX711_Delay_us+0x40>)
 800158a:	685a      	ldr	r2, [r3, #4]
 800158c:	68fb      	ldr	r3, [r7, #12]
 800158e:	1ad3      	subs	r3, r2, r3
 8001590:	68ba      	ldr	r2, [r7, #8]
 8001592:	429a      	cmp	r2, r3
 8001594:	d8f7      	bhi.n	8001586 <HX711_Delay_us+0x26>
  // Fallback (less accurate). Calibrate loop count if necessary.
  uint32_t i;
  volatile uint32_t count = (uint32_t)(us * 8); // very rough for 72MHz
  for (i = 0; i < count; i++) { __NOP(); }
#endif
}
 8001596:	bf00      	nop
 8001598:	bf00      	nop
 800159a:	3710      	adds	r7, #16
 800159c:	46bd      	mov	sp, r7
 800159e:	bd80      	pop	{r7, pc}
 80015a0:	e0001000 	.word	0xe0001000
 80015a4:	431bde83 	.word	0x431bde83

080015a8 <HX711_DWT_Init>:

/* Initialize DWT counter for microsecond delay - call once in main */
void HX711_DWT_Init(void)
{
 80015a8:	b480      	push	{r7}
 80015aa:	af00      	add	r7, sp, #0
  // Enable TRC
  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 80015ac:	4b09      	ldr	r3, [pc, #36]	@ (80015d4 <HX711_DWT_Init+0x2c>)
 80015ae:	68db      	ldr	r3, [r3, #12]
 80015b0:	4a08      	ldr	r2, [pc, #32]	@ (80015d4 <HX711_DWT_Init+0x2c>)
 80015b2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80015b6:	60d3      	str	r3, [r2, #12]
  // Reset the cycle counter
  DWT->CYCCNT = 0;
 80015b8:	4b07      	ldr	r3, [pc, #28]	@ (80015d8 <HX711_DWT_Init+0x30>)
 80015ba:	2200      	movs	r2, #0
 80015bc:	605a      	str	r2, [r3, #4]
  // Enable the cycle counter
  DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 80015be:	4b06      	ldr	r3, [pc, #24]	@ (80015d8 <HX711_DWT_Init+0x30>)
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	4a05      	ldr	r2, [pc, #20]	@ (80015d8 <HX711_DWT_Init+0x30>)
 80015c4:	f043 0301 	orr.w	r3, r3, #1
 80015c8:	6013      	str	r3, [r2, #0]
}
 80015ca:	bf00      	nop
 80015cc:	46bd      	mov	sp, r7
 80015ce:	bc80      	pop	{r7}
 80015d0:	4770      	bx	lr
 80015d2:	bf00      	nop
 80015d4:	e000edf0 	.word	0xe000edf0
 80015d8:	e0001000 	.word	0xe0001000

080015dc <HX711_Init>:

/* Configure handle */
void HX711_Init(HX711_HandleTypeDef *h, GPIO_TypeDef *data_port, uint16_t data_pin,
                GPIO_TypeDef *sck_port, uint16_t sck_pin)
{
 80015dc:	b580      	push	{r7, lr}
 80015de:	b084      	sub	sp, #16
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	60f8      	str	r0, [r7, #12]
 80015e4:	60b9      	str	r1, [r7, #8]
 80015e6:	603b      	str	r3, [r7, #0]
 80015e8:	4613      	mov	r3, r2
 80015ea:	80fb      	strh	r3, [r7, #6]
  h->data_port = data_port;
 80015ec:	68fb      	ldr	r3, [r7, #12]
 80015ee:	68ba      	ldr	r2, [r7, #8]
 80015f0:	601a      	str	r2, [r3, #0]
  h->data_pin  = data_pin;
 80015f2:	68fb      	ldr	r3, [r7, #12]
 80015f4:	88fa      	ldrh	r2, [r7, #6]
 80015f6:	809a      	strh	r2, [r3, #4]
  h->sck_port  = sck_port;
 80015f8:	68fb      	ldr	r3, [r7, #12]
 80015fa:	683a      	ldr	r2, [r7, #0]
 80015fc:	609a      	str	r2, [r3, #8]
  h->sck_pin   = sck_pin;
 80015fe:	68fb      	ldr	r3, [r7, #12]
 8001600:	8b3a      	ldrh	r2, [r7, #24]
 8001602:	819a      	strh	r2, [r3, #12]

  h->offset = 0;
 8001604:	68fb      	ldr	r3, [r7, #12]
 8001606:	2200      	movs	r2, #0
 8001608:	611a      	str	r2, [r3, #16]
  h->scale  = 1.0f;
 800160a:	68fb      	ldr	r3, [r7, #12]
 800160c:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8001610:	615a      	str	r2, [r3, #20]
  h->gain   = 128; // default
 8001612:	68fb      	ldr	r3, [r7, #12]
 8001614:	2280      	movs	r2, #128	@ 0x80
 8001616:	761a      	strb	r2, [r3, #24]

  // Ensure SCK low
  HAL_GPIO_WritePin(h->sck_port, h->sck_pin, GPIO_PIN_RESET);
 8001618:	68fb      	ldr	r3, [r7, #12]
 800161a:	6898      	ldr	r0, [r3, #8]
 800161c:	68fb      	ldr	r3, [r7, #12]
 800161e:	899b      	ldrh	r3, [r3, #12]
 8001620:	2200      	movs	r2, #0
 8001622:	4619      	mov	r1, r3
 8001624:	f003 f92f 	bl	8004886 <HAL_GPIO_WritePin>
}
 8001628:	bf00      	nop
 800162a:	3710      	adds	r7, #16
 800162c:	46bd      	mov	sp, r7
 800162e:	bd80      	pop	{r7, pc}

08001630 <HX711_ReadRaw>:
  return true;
}

/* Low level read - blocking until data ready */
int32_t HX711_ReadRaw(HX711_HandleTypeDef *h)
{
 8001630:	b580      	push	{r7, lr}
 8001632:	b086      	sub	sp, #24
 8001634:	af00      	add	r7, sp, #0
 8001636:	6078      	str	r0, [r7, #4]
  // Wait for DRDY -> DATA pin goes low
  uint32_t timeout = HAL_GetTick() + 1000;
 8001638:	f001 ffce 	bl	80035d8 <HAL_GetTick>
 800163c:	4603      	mov	r3, r0
 800163e:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 8001642:	60fb      	str	r3, [r7, #12]
  while (HAL_GPIO_ReadPin(h->data_port, h->data_pin) == GPIO_PIN_SET) {
 8001644:	e007      	b.n	8001656 <HX711_ReadRaw+0x26>
    if (HAL_GetTick() > timeout) return 0; // timeout - return 0
 8001646:	f001 ffc7 	bl	80035d8 <HAL_GetTick>
 800164a:	4602      	mov	r2, r0
 800164c:	68fb      	ldr	r3, [r7, #12]
 800164e:	4293      	cmp	r3, r2
 8001650:	d201      	bcs.n	8001656 <HX711_ReadRaw+0x26>
 8001652:	2300      	movs	r3, #0
 8001654:	e081      	b.n	800175a <HX711_ReadRaw+0x12a>
  while (HAL_GPIO_ReadPin(h->data_port, h->data_pin) == GPIO_PIN_SET) {
 8001656:	687b      	ldr	r3, [r7, #4]
 8001658:	681a      	ldr	r2, [r3, #0]
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	889b      	ldrh	r3, [r3, #4]
 800165e:	4619      	mov	r1, r3
 8001660:	4610      	mov	r0, r2
 8001662:	f003 f8f9 	bl	8004858 <HAL_GPIO_ReadPin>
 8001666:	4603      	mov	r3, r0
 8001668:	2b01      	cmp	r3, #1
 800166a:	d0ec      	beq.n	8001646 <HX711_ReadRaw+0x16>
  }

  uint32_t count = 0;
 800166c:	2300      	movs	r3, #0
 800166e:	617b      	str	r3, [r7, #20]
  for (uint8_t i = 0; i < 24; i++) {
 8001670:	2300      	movs	r3, #0
 8001672:	74fb      	strb	r3, [r7, #19]
 8001674:	e029      	b.n	80016ca <HX711_ReadRaw+0x9a>
    // clock high
    HAL_GPIO_WritePin(h->sck_port, h->sck_pin, GPIO_PIN_SET);
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	6898      	ldr	r0, [r3, #8]
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	899b      	ldrh	r3, [r3, #12]
 800167e:	2201      	movs	r2, #1
 8001680:	4619      	mov	r1, r3
 8001682:	f003 f900 	bl	8004886 <HAL_GPIO_WritePin>
    HX711_Delay_us(1);
 8001686:	2001      	movs	r0, #1
 8001688:	f7ff ff6a 	bl	8001560 <HX711_Delay_us>
    count <<= 1;
 800168c:	697b      	ldr	r3, [r7, #20]
 800168e:	005b      	lsls	r3, r3, #1
 8001690:	617b      	str	r3, [r7, #20]
    // clock low
    HAL_GPIO_WritePin(h->sck_port, h->sck_pin, GPIO_PIN_RESET);
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	6898      	ldr	r0, [r3, #8]
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	899b      	ldrh	r3, [r3, #12]
 800169a:	2200      	movs	r2, #0
 800169c:	4619      	mov	r1, r3
 800169e:	f003 f8f2 	bl	8004886 <HAL_GPIO_WritePin>
    HX711_Delay_us(1);
 80016a2:	2001      	movs	r0, #1
 80016a4:	f7ff ff5c 	bl	8001560 <HX711_Delay_us>

    if (HAL_GPIO_ReadPin(h->data_port, h->data_pin) == GPIO_PIN_SET) {
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	681a      	ldr	r2, [r3, #0]
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	889b      	ldrh	r3, [r3, #4]
 80016b0:	4619      	mov	r1, r3
 80016b2:	4610      	mov	r0, r2
 80016b4:	f003 f8d0 	bl	8004858 <HAL_GPIO_ReadPin>
 80016b8:	4603      	mov	r3, r0
 80016ba:	2b01      	cmp	r3, #1
 80016bc:	d102      	bne.n	80016c4 <HX711_ReadRaw+0x94>
      count++;
 80016be:	697b      	ldr	r3, [r7, #20]
 80016c0:	3301      	adds	r3, #1
 80016c2:	617b      	str	r3, [r7, #20]
  for (uint8_t i = 0; i < 24; i++) {
 80016c4:	7cfb      	ldrb	r3, [r7, #19]
 80016c6:	3301      	adds	r3, #1
 80016c8:	74fb      	strb	r3, [r7, #19]
 80016ca:	7cfb      	ldrb	r3, [r7, #19]
 80016cc:	2b17      	cmp	r3, #23
 80016ce:	d9d2      	bls.n	8001676 <HX711_ReadRaw+0x46>
    }
  }

  // set gain/channel by sending extra pulses:
  uint8_t pulses = 1; // for gain 128
 80016d0:	2301      	movs	r3, #1
 80016d2:	74bb      	strb	r3, [r7, #18]
  if (h->gain == 128) pulses = 1;
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	7e1b      	ldrb	r3, [r3, #24]
 80016d8:	2b80      	cmp	r3, #128	@ 0x80
 80016da:	d102      	bne.n	80016e2 <HX711_ReadRaw+0xb2>
 80016dc:	2301      	movs	r3, #1
 80016de:	74bb      	strb	r3, [r7, #18]
 80016e0:	e00c      	b.n	80016fc <HX711_ReadRaw+0xcc>
  else if (h->gain == 64) pulses = 3;
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	7e1b      	ldrb	r3, [r3, #24]
 80016e6:	2b40      	cmp	r3, #64	@ 0x40
 80016e8:	d102      	bne.n	80016f0 <HX711_ReadRaw+0xc0>
 80016ea:	2303      	movs	r3, #3
 80016ec:	74bb      	strb	r3, [r7, #18]
 80016ee:	e005      	b.n	80016fc <HX711_ReadRaw+0xcc>
  else if (h->gain == 32) pulses = 2;
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	7e1b      	ldrb	r3, [r3, #24]
 80016f4:	2b20      	cmp	r3, #32
 80016f6:	d101      	bne.n	80016fc <HX711_ReadRaw+0xcc>
 80016f8:	2302      	movs	r3, #2
 80016fa:	74bb      	strb	r3, [r7, #18]

  for (uint8_t p = 0; p < pulses; p++) {
 80016fc:	2300      	movs	r3, #0
 80016fe:	747b      	strb	r3, [r7, #17]
 8001700:	e018      	b.n	8001734 <HX711_ReadRaw+0x104>
    HAL_GPIO_WritePin(h->sck_port, h->sck_pin, GPIO_PIN_SET);
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	6898      	ldr	r0, [r3, #8]
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	899b      	ldrh	r3, [r3, #12]
 800170a:	2201      	movs	r2, #1
 800170c:	4619      	mov	r1, r3
 800170e:	f003 f8ba 	bl	8004886 <HAL_GPIO_WritePin>
    HX711_Delay_us(1);
 8001712:	2001      	movs	r0, #1
 8001714:	f7ff ff24 	bl	8001560 <HX711_Delay_us>
    HAL_GPIO_WritePin(h->sck_port, h->sck_pin, GPIO_PIN_RESET);
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	6898      	ldr	r0, [r3, #8]
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	899b      	ldrh	r3, [r3, #12]
 8001720:	2200      	movs	r2, #0
 8001722:	4619      	mov	r1, r3
 8001724:	f003 f8af 	bl	8004886 <HAL_GPIO_WritePin>
    HX711_Delay_us(1);
 8001728:	2001      	movs	r0, #1
 800172a:	f7ff ff19 	bl	8001560 <HX711_Delay_us>
  for (uint8_t p = 0; p < pulses; p++) {
 800172e:	7c7b      	ldrb	r3, [r7, #17]
 8001730:	3301      	adds	r3, #1
 8001732:	747b      	strb	r3, [r7, #17]
 8001734:	7c7a      	ldrb	r2, [r7, #17]
 8001736:	7cbb      	ldrb	r3, [r7, #18]
 8001738:	429a      	cmp	r2, r3
 800173a:	d3e2      	bcc.n	8001702 <HX711_ReadRaw+0xd2>
  }

  // Convert from unsigned 24 bit to signed 32 bit
  if (count & 0x800000) { // negative
 800173c:	697b      	ldr	r3, [r7, #20]
 800173e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8001742:	2b00      	cmp	r3, #0
 8001744:	d004      	beq.n	8001750 <HX711_ReadRaw+0x120>
    count |= 0xFF000000;
 8001746:	697b      	ldr	r3, [r7, #20]
 8001748:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800174c:	617b      	str	r3, [r7, #20]
 800174e:	e003      	b.n	8001758 <HX711_ReadRaw+0x128>
  } else {
    count &= 0x00FFFFFF;
 8001750:	697b      	ldr	r3, [r7, #20]
 8001752:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8001756:	617b      	str	r3, [r7, #20]
  }

  return (int32_t)count;
 8001758:	697b      	ldr	r3, [r7, #20]
}
 800175a:	4618      	mov	r0, r3
 800175c:	3718      	adds	r7, #24
 800175e:	46bd      	mov	sp, r7
 8001760:	bd80      	pop	{r7, pc}

08001762 <HX711_ReadAverage>:

int32_t HX711_ReadAverage(HX711_HandleTypeDef *h, uint8_t times)
{
 8001762:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001766:	b086      	sub	sp, #24
 8001768:	af00      	add	r7, sp, #0
 800176a:	6078      	str	r0, [r7, #4]
 800176c:	460b      	mov	r3, r1
 800176e:	70fb      	strb	r3, [r7, #3]
  if (times == 0) times = 1;
 8001770:	78fb      	ldrb	r3, [r7, #3]
 8001772:	2b00      	cmp	r3, #0
 8001774:	d101      	bne.n	800177a <HX711_ReadAverage+0x18>
 8001776:	2301      	movs	r3, #1
 8001778:	70fb      	strb	r3, [r7, #3]
  int64_t sum = 0;
 800177a:	f04f 0200 	mov.w	r2, #0
 800177e:	f04f 0300 	mov.w	r3, #0
 8001782:	e9c7 2304 	strd	r2, r3, [r7, #16]
  for (uint8_t i = 0; i < times; i++) {
 8001786:	2300      	movs	r3, #0
 8001788:	73fb      	strb	r3, [r7, #15]
 800178a:	e014      	b.n	80017b6 <HX711_ReadAverage+0x54>
    sum += HX711_ReadRaw(h);
 800178c:	6878      	ldr	r0, [r7, #4]
 800178e:	f7ff ff4f 	bl	8001630 <HX711_ReadRaw>
 8001792:	4603      	mov	r3, r0
 8001794:	17da      	asrs	r2, r3, #31
 8001796:	461c      	mov	r4, r3
 8001798:	4615      	mov	r5, r2
 800179a:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800179e:	eb12 0804 	adds.w	r8, r2, r4
 80017a2:	eb43 0905 	adc.w	r9, r3, r5
 80017a6:	e9c7 8904 	strd	r8, r9, [r7, #16]
    HAL_Delay(0); // yield
 80017aa:	2000      	movs	r0, #0
 80017ac:	f001 ff1e 	bl	80035ec <HAL_Delay>
  for (uint8_t i = 0; i < times; i++) {
 80017b0:	7bfb      	ldrb	r3, [r7, #15]
 80017b2:	3301      	adds	r3, #1
 80017b4:	73fb      	strb	r3, [r7, #15]
 80017b6:	7bfa      	ldrb	r2, [r7, #15]
 80017b8:	78fb      	ldrb	r3, [r7, #3]
 80017ba:	429a      	cmp	r2, r3
 80017bc:	d3e6      	bcc.n	800178c <HX711_ReadAverage+0x2a>
  }
  return (int32_t)(sum / times);
 80017be:	78fb      	ldrb	r3, [r7, #3]
 80017c0:	2200      	movs	r2, #0
 80017c2:	469a      	mov	sl, r3
 80017c4:	4693      	mov	fp, r2
 80017c6:	4652      	mov	r2, sl
 80017c8:	465b      	mov	r3, fp
 80017ca:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80017ce:	f7ff fcbf 	bl	8001150 <__aeabi_ldivmod>
 80017d2:	4602      	mov	r2, r0
 80017d4:	460b      	mov	r3, r1
 80017d6:	4613      	mov	r3, r2
}
 80017d8:	4618      	mov	r0, r3
 80017da:	3718      	adds	r7, #24
 80017dc:	46bd      	mov	sp, r7
 80017de:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

080017e2 <HX711_Tare>:

void HX711_Tare(HX711_HandleTypeDef *h, uint8_t times)
{
 80017e2:	b580      	push	{r7, lr}
 80017e4:	b084      	sub	sp, #16
 80017e6:	af00      	add	r7, sp, #0
 80017e8:	6078      	str	r0, [r7, #4]
 80017ea:	460b      	mov	r3, r1
 80017ec:	70fb      	strb	r3, [r7, #3]
  int32_t avg = HX711_ReadAverage(h, times);
 80017ee:	78fb      	ldrb	r3, [r7, #3]
 80017f0:	4619      	mov	r1, r3
 80017f2:	6878      	ldr	r0, [r7, #4]
 80017f4:	f7ff ffb5 	bl	8001762 <HX711_ReadAverage>
 80017f8:	60f8      	str	r0, [r7, #12]
  h->offset = avg;
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	68fa      	ldr	r2, [r7, #12]
 80017fe:	611a      	str	r2, [r3, #16]
}
 8001800:	bf00      	nop
 8001802:	3710      	adds	r7, #16
 8001804:	46bd      	mov	sp, r7
 8001806:	bd80      	pop	{r7, pc}

08001808 <HX711_SetScale>:

void HX711_SetScale(HX711_HandleTypeDef *h, float scale)
{
 8001808:	b580      	push	{r7, lr}
 800180a:	b082      	sub	sp, #8
 800180c:	af00      	add	r7, sp, #0
 800180e:	6078      	str	r0, [r7, #4]
 8001810:	6039      	str	r1, [r7, #0]
  if (scale == 0.0f) return;
 8001812:	f04f 0100 	mov.w	r1, #0
 8001816:	6838      	ldr	r0, [r7, #0]
 8001818:	f7ff fc48 	bl	80010ac <__aeabi_fcmpeq>
 800181c:	4603      	mov	r3, r0
 800181e:	2b00      	cmp	r3, #0
 8001820:	d103      	bne.n	800182a <HX711_SetScale+0x22>
  h->scale = scale;
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	683a      	ldr	r2, [r7, #0]
 8001826:	615a      	str	r2, [r3, #20]
 8001828:	e000      	b.n	800182c <HX711_SetScale+0x24>
  if (scale == 0.0f) return;
 800182a:	bf00      	nop
}
 800182c:	3708      	adds	r7, #8
 800182e:	46bd      	mov	sp, r7
 8001830:	bd80      	pop	{r7, pc}

08001832 <HX711_SetOffset>:
{
  return h->scale;
}

void HX711_SetOffset(HX711_HandleTypeDef *h, int32_t offset)
{
 8001832:	b480      	push	{r7}
 8001834:	b083      	sub	sp, #12
 8001836:	af00      	add	r7, sp, #0
 8001838:	6078      	str	r0, [r7, #4]
 800183a:	6039      	str	r1, [r7, #0]
  h->offset = offset;
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	683a      	ldr	r2, [r7, #0]
 8001840:	611a      	str	r2, [r3, #16]
}
 8001842:	bf00      	nop
 8001844:	370c      	adds	r7, #12
 8001846:	46bd      	mov	sp, r7
 8001848:	bc80      	pop	{r7}
 800184a:	4770      	bx	lr

0800184c <HX711_GetOffset>:

int32_t HX711_GetOffset(HX711_HandleTypeDef *h)
{
 800184c:	b480      	push	{r7}
 800184e:	b083      	sub	sp, #12
 8001850:	af00      	add	r7, sp, #0
 8001852:	6078      	str	r0, [r7, #4]
  return h->offset;
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	691b      	ldr	r3, [r3, #16]
}
 8001858:	4618      	mov	r0, r3
 800185a:	370c      	adds	r7, #12
 800185c:	46bd      	mov	sp, r7
 800185e:	bc80      	pop	{r7}
 8001860:	4770      	bx	lr

08001862 <HX711_GetUnits>:

float HX711_GetUnits(HX711_HandleTypeDef *h, uint8_t times)
{
 8001862:	b590      	push	{r4, r7, lr}
 8001864:	b085      	sub	sp, #20
 8001866:	af00      	add	r7, sp, #0
 8001868:	6078      	str	r0, [r7, #4]
 800186a:	460b      	mov	r3, r1
 800186c:	70fb      	strb	r3, [r7, #3]
  int32_t raw = HX711_ReadAverage(h, times);
 800186e:	78fb      	ldrb	r3, [r7, #3]
 8001870:	4619      	mov	r1, r3
 8001872:	6878      	ldr	r0, [r7, #4]
 8001874:	f7ff ff75 	bl	8001762 <HX711_ReadAverage>
 8001878:	60f8      	str	r0, [r7, #12]
  float units = ((float)raw - (float)h->offset) / h->scale;
 800187a:	68f8      	ldr	r0, [r7, #12]
 800187c:	f7ff fa2e 	bl	8000cdc <__aeabi_i2f>
 8001880:	4604      	mov	r4, r0
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	691b      	ldr	r3, [r3, #16]
 8001886:	4618      	mov	r0, r3
 8001888:	f7ff fa28 	bl	8000cdc <__aeabi_i2f>
 800188c:	4603      	mov	r3, r0
 800188e:	4619      	mov	r1, r3
 8001890:	4620      	mov	r0, r4
 8001892:	f7ff f96d 	bl	8000b70 <__aeabi_fsub>
 8001896:	4603      	mov	r3, r0
 8001898:	461a      	mov	r2, r3
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	695b      	ldr	r3, [r3, #20]
 800189e:	4619      	mov	r1, r3
 80018a0:	4610      	mov	r0, r2
 80018a2:	f7ff fb23 	bl	8000eec <__aeabi_fdiv>
 80018a6:	4603      	mov	r3, r0
 80018a8:	60bb      	str	r3, [r7, #8]
  return units;
 80018aa:	68bb      	ldr	r3, [r7, #8]
}
 80018ac:	4618      	mov	r0, r3
 80018ae:	3714      	adds	r7, #20
 80018b0:	46bd      	mov	sp, r7
 80018b2:	bd90      	pop	{r4, r7, pc}

080018b4 <print_uart>:
 *  Created on: Oct 13, 2025
 *      Author: TRNG V HOI PH
 */
#include "hienthi.h"
void print_uart(const char *msg)
{
 80018b4:	b580      	push	{r7, lr}
 80018b6:	b082      	sub	sp, #8
 80018b8:	af00      	add	r7, sp, #0
 80018ba:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart3, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 80018bc:	6878      	ldr	r0, [r7, #4]
 80018be:	f7fe fc47 	bl	8000150 <strlen>
 80018c2:	4603      	mov	r3, r0
 80018c4:	b29a      	uxth	r2, r3
 80018c6:	f04f 33ff 	mov.w	r3, #4294967295
 80018ca:	6879      	ldr	r1, [r7, #4]
 80018cc:	4803      	ldr	r0, [pc, #12]	@ (80018dc <print_uart+0x28>)
 80018ce:	f004 fd90 	bl	80063f2 <HAL_UART_Transmit>
}
 80018d2:	bf00      	nop
 80018d4:	3708      	adds	r7, #8
 80018d6:	46bd      	mov	sp, r7
 80018d8:	bd80      	pop	{r7, pc}
 80018da:	bf00      	nop
 80018dc:	20000420 	.word	0x20000420

080018e0 <LoadCell_Init>:
/* --- HM KHI TO --- */
void LoadCell_Init(LoadCell_HandleTypeDef *lc,
                   GPIO_TypeDef *dout_port, uint16_t dout_pin,
                   GPIO_TypeDef *sck_port, uint16_t sck_pin,
                   float scale_factor, int32_t zero_offset)
{
 80018e0:	b580      	push	{r7, lr}
 80018e2:	b098      	sub	sp, #96	@ 0x60
 80018e4:	af02      	add	r7, sp, #8
 80018e6:	60f8      	str	r0, [r7, #12]
 80018e8:	60b9      	str	r1, [r7, #8]
 80018ea:	603b      	str	r3, [r7, #0]
 80018ec:	4613      	mov	r3, r2
 80018ee:	80fb      	strh	r3, [r7, #6]
    HX711_Init(&lc->hx711, dout_port, dout_pin, sck_port, sck_pin);
 80018f0:	68f8      	ldr	r0, [r7, #12]
 80018f2:	88fa      	ldrh	r2, [r7, #6]
 80018f4:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 80018f8:	9300      	str	r3, [sp, #0]
 80018fa:	683b      	ldr	r3, [r7, #0]
 80018fc:	68b9      	ldr	r1, [r7, #8]
 80018fe:	f7ff fe6d 	bl	80015dc <HX711_Init>
    HX711_DWT_Init();
 8001902:	f7ff fe51 	bl	80015a8 <HX711_DWT_Init>

    lc->scale_factor   = scale_factor;
 8001906:	68fb      	ldr	r3, [r7, #12]
 8001908:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800190a:	61da      	str	r2, [r3, #28]
    lc->zero_offset    = zero_offset;
 800190c:	68fb      	ldr	r3, [r7, #12]
 800190e:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8001910:	621a      	str	r2, [r3, #32]
    lc->noise_threshold = NOISE_THRESHOLD_DEFAULT;
 8001912:	68fb      	ldr	r3, [r7, #12]
 8001914:	4a24      	ldr	r2, [pc, #144]	@ (80019a8 <LoadCell_Init+0xc8>)
 8001916:	625a      	str	r2, [r3, #36]	@ 0x24
    lc->tolerance       = TOLERANCE_DEFAULT;
 8001918:	68fb      	ldr	r3, [r7, #12]
 800191a:	4a24      	ldr	r2, [pc, #144]	@ (80019ac <LoadCell_Init+0xcc>)
 800191c:	629a      	str	r2, [r3, #40]	@ 0x28
    lc->W1 = W1_DEFAULT;
 800191e:	68fb      	ldr	r3, [r7, #12]
 8001920:	4a23      	ldr	r2, [pc, #140]	@ (80019b0 <LoadCell_Init+0xd0>)
 8001922:	62da      	str	r2, [r3, #44]	@ 0x2c
    lc->W2 = W2_DEFAULT;
 8001924:	68fb      	ldr	r3, [r7, #12]
 8001926:	4a23      	ldr	r2, [pc, #140]	@ (80019b4 <LoadCell_Init+0xd4>)
 8001928:	631a      	str	r2, [r3, #48]	@ 0x30

    HX711_SetScale(&lc->hx711, lc->scale_factor);
 800192a:	68fa      	ldr	r2, [r7, #12]
 800192c:	68fb      	ldr	r3, [r7, #12]
 800192e:	69db      	ldr	r3, [r3, #28]
 8001930:	4619      	mov	r1, r3
 8001932:	4610      	mov	r0, r2
 8001934:	f7ff ff68 	bl	8001808 <HX711_SetScale>
    HX711_SetOffset(&lc->hx711, lc->zero_offset);
 8001938:	68fa      	ldr	r2, [r7, #12]
 800193a:	68fb      	ldr	r3, [r7, #12]
 800193c:	6a1b      	ldr	r3, [r3, #32]
 800193e:	4619      	mov	r1, r3
 8001940:	4610      	mov	r0, r2
 8001942:	f7ff ff76 	bl	8001832 <HX711_SetOffset>

    print_uart("\r\n===  KHI NG CN HX711 ===\r\n");
 8001946:	481c      	ldr	r0, [pc, #112]	@ (80019b8 <LoadCell_Init+0xd8>)
 8001948:	f7ff ffb4 	bl	80018b4 <print_uart>
    char msg[64];
    float start_weight = HX711_GetUnits(&lc->hx711, 10);
 800194c:	68fb      	ldr	r3, [r7, #12]
 800194e:	210a      	movs	r1, #10
 8001950:	4618      	mov	r0, r3
 8001952:	f7ff ff86 	bl	8001862 <HX711_GetUnits>
 8001956:	6578      	str	r0, [r7, #84]	@ 0x54
    sprintf(msg, "Trng lng ban u: %.2f g\r\n", start_weight);
 8001958:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 800195a:	f7fe fd65 	bl	8000428 <__aeabi_f2d>
 800195e:	4602      	mov	r2, r0
 8001960:	460b      	mov	r3, r1
 8001962:	f107 0014 	add.w	r0, r7, #20
 8001966:	4915      	ldr	r1, [pc, #84]	@ (80019bc <LoadCell_Init+0xdc>)
 8001968:	f005 fe3e 	bl	80075e8 <siprintf>
    print_uart(msg);
 800196c:	f107 0314 	add.w	r3, r7, #20
 8001970:	4618      	mov	r0, r3
 8001972:	f7ff ff9f 	bl	80018b4 <print_uart>

    if (fabsf(start_weight) > 1.0f) {
 8001976:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001978:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800197c:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8001980:	4618      	mov	r0, r3
 8001982:	f7ff fbbb 	bl	80010fc <__aeabi_fcmpgt>
 8001986:	4603      	mov	r3, r0
 8001988:	2b00      	cmp	r3, #0
 800198a:	d005      	beq.n	8001998 <LoadCell_Init+0xb8>
        print_uart(" Pht hin lch im 0  t ng tare...\r\n");
 800198c:	480c      	ldr	r0, [pc, #48]	@ (80019c0 <LoadCell_Init+0xe0>)
 800198e:	f7ff ff91 	bl	80018b4 <print_uart>
        LoadCell_TareAuto(lc);
 8001992:	68f8      	ldr	r0, [r7, #12]
 8001994:	f000 f818 	bl	80019c8 <LoadCell_TareAuto>
    }

    print_uart(" Cn sn sng!\r\n\r\n");
 8001998:	480a      	ldr	r0, [pc, #40]	@ (80019c4 <LoadCell_Init+0xe4>)
 800199a:	f7ff ff8b 	bl	80018b4 <print_uart>
}
 800199e:	bf00      	nop
 80019a0:	3758      	adds	r7, #88	@ 0x58
 80019a2:	46bd      	mov	sp, r7
 80019a4:	bd80      	pop	{r7, pc}
 80019a6:	bf00      	nop
 80019a8:	3e4ccccd 	.word	0x3e4ccccd
 80019ac:	40c00000 	.word	0x40c00000
 80019b0:	447a0000 	.word	0x447a0000
 80019b4:	44fa0000 	.word	0x44fa0000
 80019b8:	0800ae68 	.word	0x0800ae68
 80019bc:	0800ae94 	.word	0x0800ae94
 80019c0:	0800aebc 	.word	0x0800aebc
 80019c4:	0800aefc 	.word	0x0800aefc

080019c8 <LoadCell_TareAuto>:

/* --- T NG TARE --- */
void LoadCell_TareAuto(LoadCell_HandleTypeDef *lc)
{
 80019c8:	b580      	push	{r7, lr}
 80019ca:	b082      	sub	sp, #8
 80019cc:	af00      	add	r7, sp, #0
 80019ce:	6078      	str	r0, [r7, #4]
    HX711_Tare(&lc->hx711, 10);
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	210a      	movs	r1, #10
 80019d4:	4618      	mov	r0, r3
 80019d6:	f7ff ff04 	bl	80017e2 <HX711_Tare>
    lc->zero_offset = HX711_GetOffset(&lc->hx711);
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	4618      	mov	r0, r3
 80019de:	f7ff ff35 	bl	800184c <HX711_GetOffset>
 80019e2:	4602      	mov	r2, r0
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	621a      	str	r2, [r3, #32]
}
 80019e8:	bf00      	nop
 80019ea:	3708      	adds	r7, #8
 80019ec:	46bd      	mov	sp, r7
 80019ee:	bd80      	pop	{r7, pc}

080019f0 <LoadCell_ReadGram>:

/* --- C GI TR TRUNG BNH (gram) --- */
float LoadCell_ReadGram(LoadCell_HandleTypeDef *lc, uint8_t samples)
{
 80019f0:	b580      	push	{r7, lr}
 80019f2:	b084      	sub	sp, #16
 80019f4:	af00      	add	r7, sp, #0
 80019f6:	6078      	str	r0, [r7, #4]
 80019f8:	460b      	mov	r3, r1
 80019fa:	70fb      	strb	r3, [r7, #3]
    float weight = HX711_GetUnits(&lc->hx711, samples);
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	78fa      	ldrb	r2, [r7, #3]
 8001a00:	4611      	mov	r1, r2
 8001a02:	4618      	mov	r0, r3
 8001a04:	f7ff ff2d 	bl	8001862 <HX711_GetUnits>
 8001a08:	60f8      	str	r0, [r7, #12]

    // Lc nhiu: 0-10g  0g
    if (weight >= 0 && weight <= 10.0f)
 8001a0a:	f04f 0100 	mov.w	r1, #0
 8001a0e:	68f8      	ldr	r0, [r7, #12]
 8001a10:	f7ff fb6a 	bl	80010e8 <__aeabi_fcmpge>
 8001a14:	4603      	mov	r3, r0
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	d009      	beq.n	8001a2e <LoadCell_ReadGram+0x3e>
 8001a1a:	4930      	ldr	r1, [pc, #192]	@ (8001adc <LoadCell_ReadGram+0xec>)
 8001a1c:	68f8      	ldr	r0, [r7, #12]
 8001a1e:	f7ff fb59 	bl	80010d4 <__aeabi_fcmple>
 8001a22:	4603      	mov	r3, r0
 8001a24:	2b00      	cmp	r3, #0
 8001a26:	d002      	beq.n	8001a2e <LoadCell_ReadGram+0x3e>
        weight = 0;
 8001a28:	f04f 0300 	mov.w	r3, #0
 8001a2c:	60fb      	str	r3, [r7, #12]

    // m  0g
    if (weight < 0)
 8001a2e:	f04f 0100 	mov.w	r1, #0
 8001a32:	68f8      	ldr	r0, [r7, #12]
 8001a34:	f7ff fb44 	bl	80010c0 <__aeabi_fcmplt>
 8001a38:	4603      	mov	r3, r0
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d002      	beq.n	8001a44 <LoadCell_ReadGram+0x54>
        weight = 0;
 8001a3e:	f04f 0300 	mov.w	r3, #0
 8001a42:	60fb      	str	r3, [r7, #12]

    // Khong W1  tolerance  W1
    if (weight >= (lc->W1 - lc->tolerance) && weight <= (lc->W1 + lc->tolerance))
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a4c:	4619      	mov	r1, r3
 8001a4e:	4610      	mov	r0, r2
 8001a50:	f7ff f88e 	bl	8000b70 <__aeabi_fsub>
 8001a54:	4603      	mov	r3, r0
 8001a56:	4619      	mov	r1, r3
 8001a58:	68f8      	ldr	r0, [r7, #12]
 8001a5a:	f7ff fb45 	bl	80010e8 <__aeabi_fcmpge>
 8001a5e:	4603      	mov	r3, r0
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d013      	beq.n	8001a8c <LoadCell_ReadGram+0x9c>
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a6c:	4619      	mov	r1, r3
 8001a6e:	4610      	mov	r0, r2
 8001a70:	f7ff f880 	bl	8000b74 <__addsf3>
 8001a74:	4603      	mov	r3, r0
 8001a76:	4619      	mov	r1, r3
 8001a78:	68f8      	ldr	r0, [r7, #12]
 8001a7a:	f7ff fb2b 	bl	80010d4 <__aeabi_fcmple>
 8001a7e:	4603      	mov	r3, r0
 8001a80:	2b00      	cmp	r3, #0
 8001a82:	d003      	beq.n	8001a8c <LoadCell_ReadGram+0x9c>
        weight = lc->W1;
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001a88:	60fb      	str	r3, [r7, #12]
 8001a8a:	e022      	b.n	8001ad2 <LoadCell_ReadGram+0xe2>

    // Khong W2  tolerance  W2
    else if (weight >= (lc->W2 - lc->tolerance) && weight <= (lc->W2 + lc->tolerance))
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a94:	4619      	mov	r1, r3
 8001a96:	4610      	mov	r0, r2
 8001a98:	f7ff f86a 	bl	8000b70 <__aeabi_fsub>
 8001a9c:	4603      	mov	r3, r0
 8001a9e:	4619      	mov	r1, r3
 8001aa0:	68f8      	ldr	r0, [r7, #12]
 8001aa2:	f7ff fb21 	bl	80010e8 <__aeabi_fcmpge>
 8001aa6:	4603      	mov	r3, r0
 8001aa8:	2b00      	cmp	r3, #0
 8001aaa:	d012      	beq.n	8001ad2 <LoadCell_ReadGram+0xe2>
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ab4:	4619      	mov	r1, r3
 8001ab6:	4610      	mov	r0, r2
 8001ab8:	f7ff f85c 	bl	8000b74 <__addsf3>
 8001abc:	4603      	mov	r3, r0
 8001abe:	4619      	mov	r1, r3
 8001ac0:	68f8      	ldr	r0, [r7, #12]
 8001ac2:	f7ff fb07 	bl	80010d4 <__aeabi_fcmple>
 8001ac6:	4603      	mov	r3, r0
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d002      	beq.n	8001ad2 <LoadCell_ReadGram+0xe2>
        weight = lc->W2;
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ad0:	60fb      	str	r3, [r7, #12]

    return weight;
 8001ad2:	68fb      	ldr	r3, [r7, #12]
}
 8001ad4:	4618      	mov	r0, r3
 8001ad6:	3710      	adds	r7, #16
 8001ad8:	46bd      	mov	sp, r7
 8001ada:	bd80      	pop	{r7, pc}
 8001adc:	41200000 	.word	0x41200000

08001ae0 <chieu_thuan_dongco_trai>:
volatile uint8_t dang_re = 0;
volatile uint32_t thoi_gian_bat_dau_re = 0;



void chieu_thuan_dongco_trai(){
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB,GPIO_PIN_0,0);
 8001ae4:	2200      	movs	r2, #0
 8001ae6:	2101      	movs	r1, #1
 8001ae8:	4804      	ldr	r0, [pc, #16]	@ (8001afc <chieu_thuan_dongco_trai+0x1c>)
 8001aea:	f002 fecc 	bl	8004886 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB,GPIO_PIN_1,1);
 8001aee:	2201      	movs	r2, #1
 8001af0:	2102      	movs	r1, #2
 8001af2:	4802      	ldr	r0, [pc, #8]	@ (8001afc <chieu_thuan_dongco_trai+0x1c>)
 8001af4:	f002 fec7 	bl	8004886 <HAL_GPIO_WritePin>
}
 8001af8:	bf00      	nop
 8001afa:	bd80      	pop	{r7, pc}
 8001afc:	40010c00 	.word	0x40010c00

08001b00 <chieu_thuan_dongco_phai>:
void chieu_thuan_dongco_phai(){
 8001b00:	b580      	push	{r7, lr}
 8001b02:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA,GPIO_PIN_5,0);
 8001b04:	2200      	movs	r2, #0
 8001b06:	2120      	movs	r1, #32
 8001b08:	4804      	ldr	r0, [pc, #16]	@ (8001b1c <chieu_thuan_dongco_phai+0x1c>)
 8001b0a:	f002 febc 	bl	8004886 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA,GPIO_PIN_6,1);
 8001b0e:	2201      	movs	r2, #1
 8001b10:	2140      	movs	r1, #64	@ 0x40
 8001b12:	4802      	ldr	r0, [pc, #8]	@ (8001b1c <chieu_thuan_dongco_phai+0x1c>)
 8001b14:	f002 feb7 	bl	8004886 <HAL_GPIO_WritePin>
}
 8001b18:	bf00      	nop
 8001b1a:	bd80      	pop	{r7, pc}
 8001b1c:	40010800 	.word	0x40010800

08001b20 <Motor_ReadSpeed>:
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 100);
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, 100);
}

void Motor_ReadSpeed(void)
{
 8001b20:	b580      	push	{r7, lr}
 8001b22:	b086      	sub	sp, #24
 8001b24:	af00      	add	r7, sp, #0
    int32_t enc_left_now  = __HAL_TIM_GET_COUNTER(&htim2);
 8001b26:	4b47      	ldr	r3, [pc, #284]	@ (8001c44 <Motor_ReadSpeed+0x124>)
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b2c:	60fb      	str	r3, [r7, #12]
    int32_t enc_right_now = __HAL_TIM_GET_COUNTER(&htim4);
 8001b2e:	4b46      	ldr	r3, [pc, #280]	@ (8001c48 <Motor_ReadSpeed+0x128>)
 8001b30:	681b      	ldr	r3, [r3, #0]
 8001b32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001b34:	60bb      	str	r3, [r7, #8]

    int32_t delta_left  = enc_left_now - enc_left_prev;
 8001b36:	4b45      	ldr	r3, [pc, #276]	@ (8001c4c <Motor_ReadSpeed+0x12c>)
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	68fa      	ldr	r2, [r7, #12]
 8001b3c:	1ad3      	subs	r3, r2, r3
 8001b3e:	617b      	str	r3, [r7, #20]
    int32_t delta_right = enc_right_now - enc_right_prev;
 8001b40:	4b43      	ldr	r3, [pc, #268]	@ (8001c50 <Motor_ReadSpeed+0x130>)
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	68ba      	ldr	r2, [r7, #8]
 8001b46:	1ad3      	subs	r3, r2, r3
 8001b48:	613b      	str	r3, [r7, #16]

    // X l trn (overflow)
    if (delta_left >  32767) delta_left -= 65536;
 8001b4a:	697b      	ldr	r3, [r7, #20]
 8001b4c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001b50:	db03      	blt.n	8001b5a <Motor_ReadSpeed+0x3a>
 8001b52:	697b      	ldr	r3, [r7, #20]
 8001b54:	f5a3 3380 	sub.w	r3, r3, #65536	@ 0x10000
 8001b58:	617b      	str	r3, [r7, #20]
    if (delta_left < -32768) delta_left += 65536;
 8001b5a:	697b      	ldr	r3, [r7, #20]
 8001b5c:	f513 4f00 	cmn.w	r3, #32768	@ 0x8000
 8001b60:	da03      	bge.n	8001b6a <Motor_ReadSpeed+0x4a>
 8001b62:	697b      	ldr	r3, [r7, #20]
 8001b64:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 8001b68:	617b      	str	r3, [r7, #20]
    if (delta_right > 32767) delta_right -= 65536;
 8001b6a:	693b      	ldr	r3, [r7, #16]
 8001b6c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001b70:	db03      	blt.n	8001b7a <Motor_ReadSpeed+0x5a>
 8001b72:	693b      	ldr	r3, [r7, #16]
 8001b74:	f5a3 3380 	sub.w	r3, r3, #65536	@ 0x10000
 8001b78:	613b      	str	r3, [r7, #16]
    if (delta_right < -32768) delta_right += 65536;
 8001b7a:	693b      	ldr	r3, [r7, #16]
 8001b7c:	f513 4f00 	cmn.w	r3, #32768	@ 0x8000
 8001b80:	da03      	bge.n	8001b8a <Motor_ReadSpeed+0x6a>
 8001b82:	693b      	ldr	r3, [r7, #16]
 8001b84:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 8001b88:	613b      	str	r3, [r7, #16]


    total_left_count  += delta_left;
 8001b8a:	4b32      	ldr	r3, [pc, #200]	@ (8001c54 <Motor_ReadSpeed+0x134>)
 8001b8c:	681a      	ldr	r2, [r3, #0]
 8001b8e:	697b      	ldr	r3, [r7, #20]
 8001b90:	4413      	add	r3, r2
 8001b92:	4a30      	ldr	r2, [pc, #192]	@ (8001c54 <Motor_ReadSpeed+0x134>)
 8001b94:	6013      	str	r3, [r2, #0]
    total_right_count += delta_right;
 8001b96:	4b30      	ldr	r3, [pc, #192]	@ (8001c58 <Motor_ReadSpeed+0x138>)
 8001b98:	681a      	ldr	r2, [r3, #0]
 8001b9a:	693b      	ldr	r3, [r7, #16]
 8001b9c:	4413      	add	r3, r2
 8001b9e:	4a2e      	ldr	r2, [pc, #184]	@ (8001c58 <Motor_ReadSpeed+0x138>)
 8001ba0:	6013      	str	r3, [r2, #0]

    enc_left_prev  = enc_left_now;
 8001ba2:	4a2a      	ldr	r2, [pc, #168]	@ (8001c4c <Motor_ReadSpeed+0x12c>)
 8001ba4:	68fb      	ldr	r3, [r7, #12]
 8001ba6:	6013      	str	r3, [r2, #0]
    enc_right_prev = enc_right_now;
 8001ba8:	4a29      	ldr	r2, [pc, #164]	@ (8001c50 <Motor_ReadSpeed+0x130>)
 8001baa:	68bb      	ldr	r3, [r7, #8]
 8001bac:	6013      	str	r3, [r2, #0]

    // vng / giy
    float rps_left  = (-delta_left  / ENCODER_PPR) / sample_time;
 8001bae:	697b      	ldr	r3, [r7, #20]
 8001bb0:	425b      	negs	r3, r3
 8001bb2:	4618      	mov	r0, r3
 8001bb4:	f7ff f892 	bl	8000cdc <__aeabi_i2f>
 8001bb8:	4603      	mov	r3, r0
 8001bba:	4928      	ldr	r1, [pc, #160]	@ (8001c5c <Motor_ReadSpeed+0x13c>)
 8001bbc:	4618      	mov	r0, r3
 8001bbe:	f7ff f995 	bl	8000eec <__aeabi_fdiv>
 8001bc2:	4603      	mov	r3, r0
 8001bc4:	461a      	mov	r2, r3
 8001bc6:	4b26      	ldr	r3, [pc, #152]	@ (8001c60 <Motor_ReadSpeed+0x140>)
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	4619      	mov	r1, r3
 8001bcc:	4610      	mov	r0, r2
 8001bce:	f7ff f98d 	bl	8000eec <__aeabi_fdiv>
 8001bd2:	4603      	mov	r3, r0
 8001bd4:	607b      	str	r3, [r7, #4]
    float rps_right = (delta_right / ENCODER_PPR) / sample_time;
 8001bd6:	6938      	ldr	r0, [r7, #16]
 8001bd8:	f7ff f880 	bl	8000cdc <__aeabi_i2f>
 8001bdc:	4603      	mov	r3, r0
 8001bde:	491f      	ldr	r1, [pc, #124]	@ (8001c5c <Motor_ReadSpeed+0x13c>)
 8001be0:	4618      	mov	r0, r3
 8001be2:	f7ff f983 	bl	8000eec <__aeabi_fdiv>
 8001be6:	4603      	mov	r3, r0
 8001be8:	461a      	mov	r2, r3
 8001bea:	4b1d      	ldr	r3, [pc, #116]	@ (8001c60 <Motor_ReadSpeed+0x140>)
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	4619      	mov	r1, r3
 8001bf0:	4610      	mov	r0, r2
 8001bf2:	f7ff f97b 	bl	8000eec <__aeabi_fdiv>
 8001bf6:	4603      	mov	r3, r0
 8001bf8:	603b      	str	r3, [r7, #0]

    rpm_left  = rps_left  * 60.0f;
 8001bfa:	491a      	ldr	r1, [pc, #104]	@ (8001c64 <Motor_ReadSpeed+0x144>)
 8001bfc:	6878      	ldr	r0, [r7, #4]
 8001bfe:	f7ff f8c1 	bl	8000d84 <__aeabi_fmul>
 8001c02:	4603      	mov	r3, r0
 8001c04:	461a      	mov	r2, r3
 8001c06:	4b18      	ldr	r3, [pc, #96]	@ (8001c68 <Motor_ReadSpeed+0x148>)
 8001c08:	601a      	str	r2, [r3, #0]
    rpm_right = rps_right * 60.0f;
 8001c0a:	4916      	ldr	r1, [pc, #88]	@ (8001c64 <Motor_ReadSpeed+0x144>)
 8001c0c:	6838      	ldr	r0, [r7, #0]
 8001c0e:	f7ff f8b9 	bl	8000d84 <__aeabi_fmul>
 8001c12:	4603      	mov	r3, r0
 8001c14:	461a      	mov	r2, r3
 8001c16:	4b15      	ldr	r3, [pc, #84]	@ (8001c6c <Motor_ReadSpeed+0x14c>)
 8001c18:	601a      	str	r2, [r3, #0]

    // i sang m/s
    speed_left_ms  = rps_left  * WHEEL_CIRCUMFERENCE;
 8001c1a:	4915      	ldr	r1, [pc, #84]	@ (8001c70 <Motor_ReadSpeed+0x150>)
 8001c1c:	6878      	ldr	r0, [r7, #4]
 8001c1e:	f7ff f8b1 	bl	8000d84 <__aeabi_fmul>
 8001c22:	4603      	mov	r3, r0
 8001c24:	461a      	mov	r2, r3
 8001c26:	4b13      	ldr	r3, [pc, #76]	@ (8001c74 <Motor_ReadSpeed+0x154>)
 8001c28:	601a      	str	r2, [r3, #0]
    speed_right_ms = rps_right * WHEEL_CIRCUMFERENCE;
 8001c2a:	4911      	ldr	r1, [pc, #68]	@ (8001c70 <Motor_ReadSpeed+0x150>)
 8001c2c:	6838      	ldr	r0, [r7, #0]
 8001c2e:	f7ff f8a9 	bl	8000d84 <__aeabi_fmul>
 8001c32:	4603      	mov	r3, r0
 8001c34:	461a      	mov	r2, r3
 8001c36:	4b10      	ldr	r3, [pc, #64]	@ (8001c78 <Motor_ReadSpeed+0x158>)
 8001c38:	601a      	str	r2, [r3, #0]
}
 8001c3a:	bf00      	nop
 8001c3c:	3718      	adds	r7, #24
 8001c3e:	46bd      	mov	sp, r7
 8001c40:	bd80      	pop	{r7, pc}
 8001c42:	bf00      	nop
 8001c44:	20000300 	.word	0x20000300
 8001c48:	20000390 	.word	0x20000390
 8001c4c:	200004d0 	.word	0x200004d0
 8001c50:	200004d4 	.word	0x200004d4
 8001c54:	200004e0 	.word	0x200004e0
 8001c58:	200004e4 	.word	0x200004e4
 8001c5c:	44a50000 	.word	0x44a50000
 8001c60:	20000000 	.word	0x20000000
 8001c64:	42700000 	.word	0x42700000
 8001c68:	200004d8 	.word	0x200004d8
 8001c6c:	200004dc 	.word	0x200004dc
 8001c70:	3e511aaf 	.word	0x3e511aaf
 8001c74:	200004c8 	.word	0x200004c8
 8001c78:	200004cc 	.word	0x200004cc

08001c7c <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001c7c:	b480      	push	{r7}
 8001c7e:	b083      	sub	sp, #12
 8001c80:	af00      	add	r7, sp, #0
 8001c82:	6078      	str	r0, [r7, #4]
    if(hadc->Instance == ADC1)
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	4a10      	ldr	r2, [pc, #64]	@ (8001ccc <HAL_ADC_ConvCpltCallback+0x50>)
 8001c8a:	4293      	cmp	r3, r2
 8001c8c:	d118      	bne.n	8001cc0 <HAL_ADC_ConvCpltCallback+0x44>
    {
        cam0 = adc_dma_val[0];   // PA0 (ADC1_IN1)
 8001c8e:	4b10      	ldr	r3, [pc, #64]	@ (8001cd0 <HAL_ADC_ConvCpltCallback+0x54>)
 8001c90:	881b      	ldrh	r3, [r3, #0]
 8001c92:	b29a      	uxth	r2, r3
 8001c94:	4b0f      	ldr	r3, [pc, #60]	@ (8001cd4 <HAL_ADC_ConvCpltCallback+0x58>)
 8001c96:	801a      	strh	r2, [r3, #0]
        cam1 = adc_dma_val[1];   // PA1 (ADC1_IN2)
 8001c98:	4b0d      	ldr	r3, [pc, #52]	@ (8001cd0 <HAL_ADC_ConvCpltCallback+0x54>)
 8001c9a:	885b      	ldrh	r3, [r3, #2]
 8001c9c:	b29a      	uxth	r2, r3
 8001c9e:	4b0e      	ldr	r3, [pc, #56]	@ (8001cd8 <HAL_ADC_ConvCpltCallback+0x5c>)
 8001ca0:	801a      	strh	r2, [r3, #0]
        cam2 = adc_dma_val[2];   // PA2 (ADC1_IN3)
 8001ca2:	4b0b      	ldr	r3, [pc, #44]	@ (8001cd0 <HAL_ADC_ConvCpltCallback+0x54>)
 8001ca4:	889b      	ldrh	r3, [r3, #4]
 8001ca6:	b29a      	uxth	r2, r3
 8001ca8:	4b0c      	ldr	r3, [pc, #48]	@ (8001cdc <HAL_ADC_ConvCpltCallback+0x60>)
 8001caa:	801a      	strh	r2, [r3, #0]
        cam3 = adc_dma_val[3];   // PA3 (ADC1_IN4)
 8001cac:	4b08      	ldr	r3, [pc, #32]	@ (8001cd0 <HAL_ADC_ConvCpltCallback+0x54>)
 8001cae:	88db      	ldrh	r3, [r3, #6]
 8001cb0:	b29a      	uxth	r2, r3
 8001cb2:	4b0b      	ldr	r3, [pc, #44]	@ (8001ce0 <HAL_ADC_ConvCpltCallback+0x64>)
 8001cb4:	801a      	strh	r2, [r3, #0]
        cam4 = adc_dma_val[4];   // PA4 (ADC1_IN5)
 8001cb6:	4b06      	ldr	r3, [pc, #24]	@ (8001cd0 <HAL_ADC_ConvCpltCallback+0x54>)
 8001cb8:	891b      	ldrh	r3, [r3, #8]
 8001cba:	b29a      	uxth	r2, r3
 8001cbc:	4b09      	ldr	r3, [pc, #36]	@ (8001ce4 <HAL_ADC_ConvCpltCallback+0x68>)
 8001cbe:	801a      	strh	r2, [r3, #0]

    }
}
 8001cc0:	bf00      	nop
 8001cc2:	370c      	adds	r7, #12
 8001cc4:	46bd      	mov	sp, r7
 8001cc6:	bc80      	pop	{r7}
 8001cc8:	4770      	bx	lr
 8001cca:	bf00      	nop
 8001ccc:	40012400 	.word	0x40012400
 8001cd0:	2000049c 	.word	0x2000049c
 8001cd4:	200004a6 	.word	0x200004a6
 8001cd8:	200004a8 	.word	0x200004a8
 8001cdc:	200004aa 	.word	0x200004aa
 8001ce0:	200004ac 	.word	0x200004ac
 8001ce4:	200004ae 	.word	0x200004ae

08001ce8 <read_line_sensor>:

void read_line_sensor() {
 8001ce8:	b480      	push	{r7}
 8001cea:	af00      	add	r7, sp, #0
    sensor_val[0] = cam0;
 8001cec:	4b0e      	ldr	r3, [pc, #56]	@ (8001d28 <read_line_sensor+0x40>)
 8001cee:	881b      	ldrh	r3, [r3, #0]
 8001cf0:	b29a      	uxth	r2, r3
 8001cf2:	4b0e      	ldr	r3, [pc, #56]	@ (8001d2c <read_line_sensor+0x44>)
 8001cf4:	801a      	strh	r2, [r3, #0]
    sensor_val[1] = cam1;
 8001cf6:	4b0e      	ldr	r3, [pc, #56]	@ (8001d30 <read_line_sensor+0x48>)
 8001cf8:	881b      	ldrh	r3, [r3, #0]
 8001cfa:	b29a      	uxth	r2, r3
 8001cfc:	4b0b      	ldr	r3, [pc, #44]	@ (8001d2c <read_line_sensor+0x44>)
 8001cfe:	805a      	strh	r2, [r3, #2]
    sensor_val[2] = cam2;
 8001d00:	4b0c      	ldr	r3, [pc, #48]	@ (8001d34 <read_line_sensor+0x4c>)
 8001d02:	881b      	ldrh	r3, [r3, #0]
 8001d04:	b29a      	uxth	r2, r3
 8001d06:	4b09      	ldr	r3, [pc, #36]	@ (8001d2c <read_line_sensor+0x44>)
 8001d08:	809a      	strh	r2, [r3, #4]
    sensor_val[3] = cam3;
 8001d0a:	4b0b      	ldr	r3, [pc, #44]	@ (8001d38 <read_line_sensor+0x50>)
 8001d0c:	881b      	ldrh	r3, [r3, #0]
 8001d0e:	b29a      	uxth	r2, r3
 8001d10:	4b06      	ldr	r3, [pc, #24]	@ (8001d2c <read_line_sensor+0x44>)
 8001d12:	80da      	strh	r2, [r3, #6]
    sensor_val[4] = cam4;
 8001d14:	4b09      	ldr	r3, [pc, #36]	@ (8001d3c <read_line_sensor+0x54>)
 8001d16:	881b      	ldrh	r3, [r3, #0]
 8001d18:	b29a      	uxth	r2, r3
 8001d1a:	4b04      	ldr	r3, [pc, #16]	@ (8001d2c <read_line_sensor+0x44>)
 8001d1c:	811a      	strh	r2, [r3, #8]

}
 8001d1e:	bf00      	nop
 8001d20:	46bd      	mov	sp, r7
 8001d22:	bc80      	pop	{r7}
 8001d24:	4770      	bx	lr
 8001d26:	bf00      	nop
 8001d28:	200004a6 	.word	0x200004a6
 8001d2c:	200004b0 	.word	0x200004b0
 8001d30:	200004a8 	.word	0x200004a8
 8001d34:	200004aa 	.word	0x200004aa
 8001d38:	200004ac 	.word	0x200004ac
 8001d3c:	200004ae 	.word	0x200004ae

08001d40 <normalize_sensor>:
void normalize_sensor()
{
 8001d40:	b480      	push	{r7}
 8001d42:	b083      	sub	sp, #12
 8001d44:	af00      	add	r7, sp, #0
    // LY GI TR ADC THC VO cam_raw
    cam_raw[0] = cam0;
 8001d46:	4b31      	ldr	r3, [pc, #196]	@ (8001e0c <normalize_sensor+0xcc>)
 8001d48:	881b      	ldrh	r3, [r3, #0]
 8001d4a:	b29a      	uxth	r2, r3
 8001d4c:	4b30      	ldr	r3, [pc, #192]	@ (8001e10 <normalize_sensor+0xd0>)
 8001d4e:	801a      	strh	r2, [r3, #0]
    cam_raw[1] = cam1;
 8001d50:	4b30      	ldr	r3, [pc, #192]	@ (8001e14 <normalize_sensor+0xd4>)
 8001d52:	881b      	ldrh	r3, [r3, #0]
 8001d54:	b29a      	uxth	r2, r3
 8001d56:	4b2e      	ldr	r3, [pc, #184]	@ (8001e10 <normalize_sensor+0xd0>)
 8001d58:	805a      	strh	r2, [r3, #2]
    cam_raw[2] = cam2;
 8001d5a:	4b2f      	ldr	r3, [pc, #188]	@ (8001e18 <normalize_sensor+0xd8>)
 8001d5c:	881b      	ldrh	r3, [r3, #0]
 8001d5e:	b29a      	uxth	r2, r3
 8001d60:	4b2b      	ldr	r3, [pc, #172]	@ (8001e10 <normalize_sensor+0xd0>)
 8001d62:	809a      	strh	r2, [r3, #4]
    cam_raw[3] = cam3;
 8001d64:	4b2d      	ldr	r3, [pc, #180]	@ (8001e1c <normalize_sensor+0xdc>)
 8001d66:	881b      	ldrh	r3, [r3, #0]
 8001d68:	b29a      	uxth	r2, r3
 8001d6a:	4b29      	ldr	r3, [pc, #164]	@ (8001e10 <normalize_sensor+0xd0>)
 8001d6c:	80da      	strh	r2, [r3, #6]
    cam_raw[4] = cam4;
 8001d6e:	4b2c      	ldr	r3, [pc, #176]	@ (8001e20 <normalize_sensor+0xe0>)
 8001d70:	881b      	ldrh	r3, [r3, #0]
 8001d72:	b29a      	uxth	r2, r3
 8001d74:	4b26      	ldr	r3, [pc, #152]	@ (8001e10 <normalize_sensor+0xd0>)
 8001d76:	811a      	strh	r2, [r3, #8]


    for(int i = 0; i < 5; i++)
 8001d78:	2300      	movs	r3, #0
 8001d7a:	607b      	str	r3, [r7, #4]
 8001d7c:	e03d      	b.n	8001dfa <normalize_sensor+0xba>
    {
        int32_t val = cam_raw[i];
 8001d7e:	4a24      	ldr	r2, [pc, #144]	@ (8001e10 <normalize_sensor+0xd0>)
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001d86:	603b      	str	r3, [r7, #0]

        if(val < cam_min[i]) val = cam_min[i];
 8001d88:	4a26      	ldr	r2, [pc, #152]	@ (8001e24 <normalize_sensor+0xe4>)
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001d90:	461a      	mov	r2, r3
 8001d92:	683b      	ldr	r3, [r7, #0]
 8001d94:	4293      	cmp	r3, r2
 8001d96:	da04      	bge.n	8001da2 <normalize_sensor+0x62>
 8001d98:	4a22      	ldr	r2, [pc, #136]	@ (8001e24 <normalize_sensor+0xe4>)
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001da0:	603b      	str	r3, [r7, #0]
        if(val > cam_max[i]) val = cam_max[i];
 8001da2:	4a21      	ldr	r2, [pc, #132]	@ (8001e28 <normalize_sensor+0xe8>)
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001daa:	461a      	mov	r2, r3
 8001dac:	683b      	ldr	r3, [r7, #0]
 8001dae:	4293      	cmp	r3, r2
 8001db0:	dd04      	ble.n	8001dbc <normalize_sensor+0x7c>
 8001db2:	4a1d      	ldr	r2, [pc, #116]	@ (8001e28 <normalize_sensor+0xe8>)
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001dba:	603b      	str	r3, [r7, #0]

        cam_norm[i] = (val - cam_min[i]) * 1000 / (cam_max[i] - cam_min[i]);
 8001dbc:	4a19      	ldr	r2, [pc, #100]	@ (8001e24 <normalize_sensor+0xe4>)
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001dc4:	461a      	mov	r2, r3
 8001dc6:	683b      	ldr	r3, [r7, #0]
 8001dc8:	1a9b      	subs	r3, r3, r2
 8001dca:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001dce:	fb03 f202 	mul.w	r2, r3, r2
 8001dd2:	4915      	ldr	r1, [pc, #84]	@ (8001e28 <normalize_sensor+0xe8>)
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8001dda:	4618      	mov	r0, r3
 8001ddc:	4911      	ldr	r1, [pc, #68]	@ (8001e24 <normalize_sensor+0xe4>)
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8001de4:	1ac3      	subs	r3, r0, r3
 8001de6:	fb92 f3f3 	sdiv	r3, r2, r3
 8001dea:	b299      	uxth	r1, r3
 8001dec:	4a0f      	ldr	r2, [pc, #60]	@ (8001e2c <normalize_sensor+0xec>)
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for(int i = 0; i < 5; i++)
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	3301      	adds	r3, #1
 8001df8:	607b      	str	r3, [r7, #4]
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	2b04      	cmp	r3, #4
 8001dfe:	ddbe      	ble.n	8001d7e <normalize_sensor+0x3e>
    }
}
 8001e00:	bf00      	nop
 8001e02:	bf00      	nop
 8001e04:	370c      	adds	r7, #12
 8001e06:	46bd      	mov	sp, r7
 8001e08:	bc80      	pop	{r7}
 8001e0a:	4770      	bx	lr
 8001e0c:	200004a6 	.word	0x200004a6
 8001e10:	200004bc 	.word	0x200004bc
 8001e14:	200004a8 	.word	0x200004a8
 8001e18:	200004aa 	.word	0x200004aa
 8001e1c:	200004ac 	.word	0x200004ac
 8001e20:	200004ae 	.word	0x200004ae
 8001e24:	20000004 	.word	0x20000004
 8001e28:	20000010 	.word	0x20000010
 8001e2c:	200004e8 	.word	0x200004e8

08001e30 <get_line_position>:
int16_t get_line_position()
{
 8001e30:	b480      	push	{r7}
 8001e32:	b087      	sub	sp, #28
 8001e34:	af00      	add	r7, sp, #0
    int32_t sum_val = 0;
 8001e36:	2300      	movs	r3, #0
 8001e38:	617b      	str	r3, [r7, #20]
    int32_t sum_weight = 0;
 8001e3a:	2300      	movs	r3, #0
 8001e3c:	613b      	str	r3, [r7, #16]

    int16_t weight[5] = {-260,-130,0,130,260};
 8001e3e:	4a1a      	ldr	r2, [pc, #104]	@ (8001ea8 <get_line_position+0x78>)
 8001e40:	463b      	mov	r3, r7
 8001e42:	ca07      	ldmia	r2, {r0, r1, r2}
 8001e44:	c303      	stmia	r3!, {r0, r1}
 8001e46:	801a      	strh	r2, [r3, #0]

    for(int i=0;i<5;i++)
 8001e48:	2300      	movs	r3, #0
 8001e4a:	60fb      	str	r3, [r7, #12]
 8001e4c:	e01a      	b.n	8001e84 <get_line_position+0x54>
    {
        sum_val += cam_norm[i] * weight[i];
 8001e4e:	4a17      	ldr	r2, [pc, #92]	@ (8001eac <get_line_position+0x7c>)
 8001e50:	68fb      	ldr	r3, [r7, #12]
 8001e52:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001e56:	461a      	mov	r2, r3
 8001e58:	68fb      	ldr	r3, [r7, #12]
 8001e5a:	005b      	lsls	r3, r3, #1
 8001e5c:	3318      	adds	r3, #24
 8001e5e:	443b      	add	r3, r7
 8001e60:	f933 3c18 	ldrsh.w	r3, [r3, #-24]
 8001e64:	fb02 f303 	mul.w	r3, r2, r3
 8001e68:	697a      	ldr	r2, [r7, #20]
 8001e6a:	4413      	add	r3, r2
 8001e6c:	617b      	str	r3, [r7, #20]
        sum_weight += cam_norm[i];
 8001e6e:	4a0f      	ldr	r2, [pc, #60]	@ (8001eac <get_line_position+0x7c>)
 8001e70:	68fb      	ldr	r3, [r7, #12]
 8001e72:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001e76:	461a      	mov	r2, r3
 8001e78:	693b      	ldr	r3, [r7, #16]
 8001e7a:	4413      	add	r3, r2
 8001e7c:	613b      	str	r3, [r7, #16]
    for(int i=0;i<5;i++)
 8001e7e:	68fb      	ldr	r3, [r7, #12]
 8001e80:	3301      	adds	r3, #1
 8001e82:	60fb      	str	r3, [r7, #12]
 8001e84:	68fb      	ldr	r3, [r7, #12]
 8001e86:	2b04      	cmp	r3, #4
 8001e88:	dde1      	ble.n	8001e4e <get_line_position+0x1e>
    }

    if(sum_weight == 0)
 8001e8a:	693b      	ldr	r3, [r7, #16]
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d101      	bne.n	8001e94 <get_line_position+0x64>
        return 0; // khng thy line  gi hng c
 8001e90:	2300      	movs	r3, #0
 8001e92:	e004      	b.n	8001e9e <get_line_position+0x6e>

    return sum_val / sum_weight;
 8001e94:	697a      	ldr	r2, [r7, #20]
 8001e96:	693b      	ldr	r3, [r7, #16]
 8001e98:	fb92 f3f3 	sdiv	r3, r2, r3
 8001e9c:	b21b      	sxth	r3, r3
}
 8001e9e:	4618      	mov	r0, r3
 8001ea0:	371c      	adds	r7, #28
 8001ea2:	46bd      	mov	sp, r7
 8001ea4:	bc80      	pop	{r7}
 8001ea6:	4770      	bx	lr
 8001ea8:	0800af34 	.word	0x0800af34
 8001eac:	200004e8 	.word	0x200004e8

08001eb0 <print_line_sensor_data>:

void print_line_sensor_data()
{
 8001eb0:	b580      	push	{r7, lr}
 8001eb2:	b0ce      	sub	sp, #312	@ 0x138
 8001eb4:	af00      	add	r7, sp, #0
    char buffer[300];

    // In gi tr raw
    print_uart("Raw: ");
 8001eb6:	4832      	ldr	r0, [pc, #200]	@ (8001f80 <print_line_sensor_data+0xd0>)
 8001eb8:	f7ff fcfc 	bl	80018b4 <print_uart>
    for (int i = 0; i < 5; i++)
 8001ebc:	2300      	movs	r3, #0
 8001ebe:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
 8001ec2:	e013      	b.n	8001eec <print_line_sensor_data+0x3c>
    {
        sprintf(buffer, "%4d ", cam_raw[i]);
 8001ec4:	4a2f      	ldr	r2, [pc, #188]	@ (8001f84 <print_line_sensor_data+0xd4>)
 8001ec6:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8001eca:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001ece:	461a      	mov	r2, r3
 8001ed0:	463b      	mov	r3, r7
 8001ed2:	492d      	ldr	r1, [pc, #180]	@ (8001f88 <print_line_sensor_data+0xd8>)
 8001ed4:	4618      	mov	r0, r3
 8001ed6:	f005 fb87 	bl	80075e8 <siprintf>
        print_uart(buffer);
 8001eda:	463b      	mov	r3, r7
 8001edc:	4618      	mov	r0, r3
 8001ede:	f7ff fce9 	bl	80018b4 <print_uart>
    for (int i = 0; i < 5; i++)
 8001ee2:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8001ee6:	3301      	adds	r3, #1
 8001ee8:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
 8001eec:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 8001ef0:	2b04      	cmp	r3, #4
 8001ef2:	dde7      	ble.n	8001ec4 <print_line_sensor_data+0x14>
    }
    print_uart("\r\n");
 8001ef4:	4825      	ldr	r0, [pc, #148]	@ (8001f8c <print_line_sensor_data+0xdc>)
 8001ef6:	f7ff fcdd 	bl	80018b4 <print_uart>

    // In gi tr normalized
    print_uart("Norm: ");
 8001efa:	4825      	ldr	r0, [pc, #148]	@ (8001f90 <print_line_sensor_data+0xe0>)
 8001efc:	f7ff fcda 	bl	80018b4 <print_uart>
    for (int i = 0; i < 5; i++)
 8001f00:	2300      	movs	r3, #0
 8001f02:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 8001f06:	e013      	b.n	8001f30 <print_line_sensor_data+0x80>
    {
        sprintf(buffer, "%4d ", cam_norm[i]);
 8001f08:	4a22      	ldr	r2, [pc, #136]	@ (8001f94 <print_line_sensor_data+0xe4>)
 8001f0a:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8001f0e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001f12:	461a      	mov	r2, r3
 8001f14:	463b      	mov	r3, r7
 8001f16:	491c      	ldr	r1, [pc, #112]	@ (8001f88 <print_line_sensor_data+0xd8>)
 8001f18:	4618      	mov	r0, r3
 8001f1a:	f005 fb65 	bl	80075e8 <siprintf>
        print_uart(buffer);
 8001f1e:	463b      	mov	r3, r7
 8001f20:	4618      	mov	r0, r3
 8001f22:	f7ff fcc7 	bl	80018b4 <print_uart>
    for (int i = 0; i < 5; i++)
 8001f26:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8001f2a:	3301      	adds	r3, #1
 8001f2c:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 8001f30:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
 8001f34:	2b04      	cmp	r3, #4
 8001f36:	dde7      	ble.n	8001f08 <print_line_sensor_data+0x58>
    }
    print_uart("\r\n");
 8001f38:	4814      	ldr	r0, [pc, #80]	@ (8001f8c <print_line_sensor_data+0xdc>)
 8001f3a:	f7ff fcbb 	bl	80018b4 <print_uart>

    // In  lch line
    int16_t pos = get_line_position();
 8001f3e:	f7ff ff77 	bl	8001e30 <get_line_position>
 8001f42:	4603      	mov	r3, r0
 8001f44:	f8a7 312e 	strh.w	r3, [r7, #302]	@ 0x12e
    sprintf(buffer, "Position: %d\r\n", pos);
 8001f48:	f9b7 212e 	ldrsh.w	r2, [r7, #302]	@ 0x12e
 8001f4c:	463b      	mov	r3, r7
 8001f4e:	4912      	ldr	r1, [pc, #72]	@ (8001f98 <print_line_sensor_data+0xe8>)
 8001f50:	4618      	mov	r0, r3
 8001f52:	f005 fb49 	bl	80075e8 <siprintf>
    print_uart(buffer);
 8001f56:	463b      	mov	r3, r7
 8001f58:	4618      	mov	r0, r3
 8001f5a:	f7ff fcab 	bl	80018b4 <print_uart>

    sprintf(buffer, "EncL: %ld  EncR: %ld\r\n",
 8001f5e:	4b0f      	ldr	r3, [pc, #60]	@ (8001f9c <print_line_sensor_data+0xec>)
 8001f60:	681a      	ldr	r2, [r3, #0]
 8001f62:	4b0f      	ldr	r3, [pc, #60]	@ (8001fa0 <print_line_sensor_data+0xf0>)
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	4638      	mov	r0, r7
 8001f68:	490e      	ldr	r1, [pc, #56]	@ (8001fa4 <print_line_sensor_data+0xf4>)
 8001f6a:	f005 fb3d 	bl	80075e8 <siprintf>
            (long)total_left_count,
            (long)total_right_count);
    print_uart(buffer);
 8001f6e:	463b      	mov	r3, r7
 8001f70:	4618      	mov	r0, r3
 8001f72:	f7ff fc9f 	bl	80018b4 <print_uart>



}
 8001f76:	bf00      	nop
 8001f78:	f507 779c 	add.w	r7, r7, #312	@ 0x138
 8001f7c:	46bd      	mov	sp, r7
 8001f7e:	bd80      	pop	{r7, pc}
 8001f80:	0800af40 	.word	0x0800af40
 8001f84:	200004bc 	.word	0x200004bc
 8001f88:	0800af48 	.word	0x0800af48
 8001f8c:	0800af50 	.word	0x0800af50
 8001f90:	0800af54 	.word	0x0800af54
 8001f94:	200004e8 	.word	0x200004e8
 8001f98:	0800af5c 	.word	0x0800af5c
 8001f9c:	200004e0 	.word	0x200004e0
 8001fa0:	200004e4 	.word	0x200004e4
 8001fa4:	0800af6c 	.word	0x0800af6c

08001fa8 <line_pid_control>:

//C BLUETOOTH

void line_pid_control(float dt2)
{
 8001fa8:	b590      	push	{r4, r7, lr}
 8001faa:	b089      	sub	sp, #36	@ 0x24
 8001fac:	af00      	add	r7, sp, #0
 8001fae:	6078      	str	r0, [r7, #4]
    normalize_sensor();
 8001fb0:	f7ff fec6 	bl	8001d40 <normalize_sensor>

    float error = get_line_position();  // -300  +300
 8001fb4:	f7ff ff3c 	bl	8001e30 <get_line_position>
 8001fb8:	4603      	mov	r3, r0
 8001fba:	4618      	mov	r0, r3
 8001fbc:	f7fe fe8e 	bl	8000cdc <__aeabi_i2f>
 8001fc0:	4603      	mov	r3, r0
 8001fc2:	61fb      	str	r3, [r7, #28]

    integral += error * dt2;   // <--- NG
 8001fc4:	6879      	ldr	r1, [r7, #4]
 8001fc6:	69f8      	ldr	r0, [r7, #28]
 8001fc8:	f7fe fedc 	bl	8000d84 <__aeabi_fmul>
 8001fcc:	4603      	mov	r3, r0
 8001fce:	461a      	mov	r2, r3
 8001fd0:	4b47      	ldr	r3, [pc, #284]	@ (80020f0 <line_pid_control+0x148>)
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	4619      	mov	r1, r3
 8001fd6:	4610      	mov	r0, r2
 8001fd8:	f7fe fdcc 	bl	8000b74 <__addsf3>
 8001fdc:	4603      	mov	r3, r0
 8001fde:	461a      	mov	r2, r3
 8001fe0:	4b43      	ldr	r3, [pc, #268]	@ (80020f0 <line_pid_control+0x148>)
 8001fe2:	601a      	str	r2, [r3, #0]
    float derivative = (error - last_error) / dt2;  // <--- NG
 8001fe4:	4b43      	ldr	r3, [pc, #268]	@ (80020f4 <line_pid_control+0x14c>)
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	4619      	mov	r1, r3
 8001fea:	69f8      	ldr	r0, [r7, #28]
 8001fec:	f7fe fdc0 	bl	8000b70 <__aeabi_fsub>
 8001ff0:	4603      	mov	r3, r0
 8001ff2:	6879      	ldr	r1, [r7, #4]
 8001ff4:	4618      	mov	r0, r3
 8001ff6:	f7fe ff79 	bl	8000eec <__aeabi_fdiv>
 8001ffa:	4603      	mov	r3, r0
 8001ffc:	61bb      	str	r3, [r7, #24]

    float correction = Kp*error + Ki*integral + Kd*derivative;
 8001ffe:	4b3e      	ldr	r3, [pc, #248]	@ (80020f8 <line_pid_control+0x150>)
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	69f9      	ldr	r1, [r7, #28]
 8002004:	4618      	mov	r0, r3
 8002006:	f7fe febd 	bl	8000d84 <__aeabi_fmul>
 800200a:	4603      	mov	r3, r0
 800200c:	461c      	mov	r4, r3
 800200e:	4b3b      	ldr	r3, [pc, #236]	@ (80020fc <line_pid_control+0x154>)
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	4a37      	ldr	r2, [pc, #220]	@ (80020f0 <line_pid_control+0x148>)
 8002014:	6812      	ldr	r2, [r2, #0]
 8002016:	4611      	mov	r1, r2
 8002018:	4618      	mov	r0, r3
 800201a:	f7fe feb3 	bl	8000d84 <__aeabi_fmul>
 800201e:	4603      	mov	r3, r0
 8002020:	4619      	mov	r1, r3
 8002022:	4620      	mov	r0, r4
 8002024:	f7fe fda6 	bl	8000b74 <__addsf3>
 8002028:	4603      	mov	r3, r0
 800202a:	461c      	mov	r4, r3
 800202c:	4b34      	ldr	r3, [pc, #208]	@ (8002100 <line_pid_control+0x158>)
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	69b9      	ldr	r1, [r7, #24]
 8002032:	4618      	mov	r0, r3
 8002034:	f7fe fea6 	bl	8000d84 <__aeabi_fmul>
 8002038:	4603      	mov	r3, r0
 800203a:	4619      	mov	r1, r3
 800203c:	4620      	mov	r0, r4
 800203e:	f7fe fd99 	bl	8000b74 <__addsf3>
 8002042:	4603      	mov	r3, r0
 8002044:	617b      	str	r3, [r7, #20]

    last_error = error;
 8002046:	4a2b      	ldr	r2, [pc, #172]	@ (80020f4 <line_pid_control+0x14c>)
 8002048:	69fb      	ldr	r3, [r7, #28]
 800204a:	6013      	str	r3, [r2, #0]

    // scale correction ra m/s
    float corr_ms = correction * 0.00032f;
 800204c:	492d      	ldr	r1, [pc, #180]	@ (8002104 <line_pid_control+0x15c>)
 800204e:	6978      	ldr	r0, [r7, #20]
 8002050:	f7fe fe98 	bl	8000d84 <__aeabi_fmul>
 8002054:	4603      	mov	r3, r0
 8002056:	613b      	str	r3, [r7, #16]

    float base_ms = 0.2f;
 8002058:	4b2b      	ldr	r3, [pc, #172]	@ (8002108 <line_pid_control+0x160>)
 800205a:	60fb      	str	r3, [r7, #12]

    left_speed  = base_ms - corr_ms;
 800205c:	6939      	ldr	r1, [r7, #16]
 800205e:	68f8      	ldr	r0, [r7, #12]
 8002060:	f7fe fd86 	bl	8000b70 <__aeabi_fsub>
 8002064:	4603      	mov	r3, r0
 8002066:	461a      	mov	r2, r3
 8002068:	4b28      	ldr	r3, [pc, #160]	@ (800210c <line_pid_control+0x164>)
 800206a:	601a      	str	r2, [r3, #0]
    right_speed = base_ms + corr_ms;
 800206c:	6939      	ldr	r1, [r7, #16]
 800206e:	68f8      	ldr	r0, [r7, #12]
 8002070:	f7fe fd80 	bl	8000b74 <__addsf3>
 8002074:	4603      	mov	r3, r0
 8002076:	461a      	mov	r2, r3
 8002078:	4b25      	ldr	r3, [pc, #148]	@ (8002110 <line_pid_control+0x168>)
 800207a:	601a      	str	r2, [r3, #0]

    if(left_speed  < 0) left_speed  = 0;
 800207c:	4b23      	ldr	r3, [pc, #140]	@ (800210c <line_pid_control+0x164>)
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	f04f 0100 	mov.w	r1, #0
 8002084:	4618      	mov	r0, r3
 8002086:	f7ff f81b 	bl	80010c0 <__aeabi_fcmplt>
 800208a:	4603      	mov	r3, r0
 800208c:	2b00      	cmp	r3, #0
 800208e:	d003      	beq.n	8002098 <line_pid_control+0xf0>
 8002090:	4b1e      	ldr	r3, [pc, #120]	@ (800210c <line_pid_control+0x164>)
 8002092:	f04f 0200 	mov.w	r2, #0
 8002096:	601a      	str	r2, [r3, #0]
    if(right_speed < 0) right_speed = 0;
 8002098:	4b1d      	ldr	r3, [pc, #116]	@ (8002110 <line_pid_control+0x168>)
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	f04f 0100 	mov.w	r1, #0
 80020a0:	4618      	mov	r0, r3
 80020a2:	f7ff f80d 	bl	80010c0 <__aeabi_fcmplt>
 80020a6:	4603      	mov	r3, r0
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d003      	beq.n	80020b4 <line_pid_control+0x10c>
 80020ac:	4b18      	ldr	r3, [pc, #96]	@ (8002110 <line_pid_control+0x168>)
 80020ae:	f04f 0200 	mov.w	r2, #0
 80020b2:	601a      	str	r2, [r3, #0]

    if(left_speed > 0.35f)  left_speed = 0.35f;
 80020b4:	4b15      	ldr	r3, [pc, #84]	@ (800210c <line_pid_control+0x164>)
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	4916      	ldr	r1, [pc, #88]	@ (8002114 <line_pid_control+0x16c>)
 80020ba:	4618      	mov	r0, r3
 80020bc:	f7ff f81e 	bl	80010fc <__aeabi_fcmpgt>
 80020c0:	4603      	mov	r3, r0
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d002      	beq.n	80020cc <line_pid_control+0x124>
 80020c6:	4b11      	ldr	r3, [pc, #68]	@ (800210c <line_pid_control+0x164>)
 80020c8:	4a12      	ldr	r2, [pc, #72]	@ (8002114 <line_pid_control+0x16c>)
 80020ca:	601a      	str	r2, [r3, #0]
    if(right_speed > 0.35f) right_speed = 0.35f;
 80020cc:	4b10      	ldr	r3, [pc, #64]	@ (8002110 <line_pid_control+0x168>)
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	4910      	ldr	r1, [pc, #64]	@ (8002114 <line_pid_control+0x16c>)
 80020d2:	4618      	mov	r0, r3
 80020d4:	f7ff f812 	bl	80010fc <__aeabi_fcmpgt>
 80020d8:	4603      	mov	r3, r0
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d100      	bne.n	80020e0 <line_pid_control+0x138>
}
 80020de:	e002      	b.n	80020e6 <line_pid_control+0x13e>
    if(right_speed > 0.35f) right_speed = 0.35f;
 80020e0:	4b0b      	ldr	r3, [pc, #44]	@ (8002110 <line_pid_control+0x168>)
 80020e2:	4a0c      	ldr	r2, [pc, #48]	@ (8002114 <line_pid_control+0x16c>)
 80020e4:	601a      	str	r2, [r3, #0]
}
 80020e6:	bf00      	nop
 80020e8:	3724      	adds	r7, #36	@ 0x24
 80020ea:	46bd      	mov	sp, r7
 80020ec:	bd90      	pop	{r4, r7, pc}
 80020ee:	bf00      	nop
 80020f0:	200004f8 	.word	0x200004f8
 80020f4:	200004fc 	.word	0x200004fc
 80020f8:	2000001c 	.word	0x2000001c
 80020fc:	200004f4 	.word	0x200004f4
 8002100:	20000020 	.word	0x20000020
 8002104:	39a7c5ac 	.word	0x39a7c5ac
 8002108:	3e4ccccd 	.word	0x3e4ccccd
 800210c:	20000500 	.word	0x20000500
 8002110:	20000504 	.word	0x20000504
 8002114:	3eb33333 	.word	0x3eb33333

08002118 <PID_Speed>:

float PID_Speed(PID_t *pid, float set, float measure, float dt1)
{
 8002118:	b590      	push	{r4, r7, lr}
 800211a:	b089      	sub	sp, #36	@ 0x24
 800211c:	af00      	add	r7, sp, #0
 800211e:	60f8      	str	r0, [r7, #12]
 8002120:	60b9      	str	r1, [r7, #8]
 8002122:	607a      	str	r2, [r7, #4]
 8002124:	603b      	str	r3, [r7, #0]
    float error = set - measure;
 8002126:	6879      	ldr	r1, [r7, #4]
 8002128:	68b8      	ldr	r0, [r7, #8]
 800212a:	f7fe fd21 	bl	8000b70 <__aeabi_fsub>
 800212e:	4603      	mov	r3, r0
 8002130:	61bb      	str	r3, [r7, #24]

    pid->integral += error * dt1;
 8002132:	68fb      	ldr	r3, [r7, #12]
 8002134:	68dc      	ldr	r4, [r3, #12]
 8002136:	6839      	ldr	r1, [r7, #0]
 8002138:	69b8      	ldr	r0, [r7, #24]
 800213a:	f7fe fe23 	bl	8000d84 <__aeabi_fmul>
 800213e:	4603      	mov	r3, r0
 8002140:	4619      	mov	r1, r3
 8002142:	4620      	mov	r0, r4
 8002144:	f7fe fd16 	bl	8000b74 <__addsf3>
 8002148:	4603      	mov	r3, r0
 800214a:	461a      	mov	r2, r3
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	60da      	str	r2, [r3, #12]
    float derivative = (error - pid->prev_error) / dt1;
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	691b      	ldr	r3, [r3, #16]
 8002154:	4619      	mov	r1, r3
 8002156:	69b8      	ldr	r0, [r7, #24]
 8002158:	f7fe fd0a 	bl	8000b70 <__aeabi_fsub>
 800215c:	4603      	mov	r3, r0
 800215e:	6839      	ldr	r1, [r7, #0]
 8002160:	4618      	mov	r0, r3
 8002162:	f7fe fec3 	bl	8000eec <__aeabi_fdiv>
 8002166:	4603      	mov	r3, r0
 8002168:	617b      	str	r3, [r7, #20]

    float output = pid->Kp*error + pid->Ki*pid->integral + pid->Kd*derivative;
 800216a:	68fb      	ldr	r3, [r7, #12]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	69b9      	ldr	r1, [r7, #24]
 8002170:	4618      	mov	r0, r3
 8002172:	f7fe fe07 	bl	8000d84 <__aeabi_fmul>
 8002176:	4603      	mov	r3, r0
 8002178:	461c      	mov	r4, r3
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	685a      	ldr	r2, [r3, #4]
 800217e:	68fb      	ldr	r3, [r7, #12]
 8002180:	68db      	ldr	r3, [r3, #12]
 8002182:	4619      	mov	r1, r3
 8002184:	4610      	mov	r0, r2
 8002186:	f7fe fdfd 	bl	8000d84 <__aeabi_fmul>
 800218a:	4603      	mov	r3, r0
 800218c:	4619      	mov	r1, r3
 800218e:	4620      	mov	r0, r4
 8002190:	f7fe fcf0 	bl	8000b74 <__addsf3>
 8002194:	4603      	mov	r3, r0
 8002196:	461c      	mov	r4, r3
 8002198:	68fb      	ldr	r3, [r7, #12]
 800219a:	689b      	ldr	r3, [r3, #8]
 800219c:	6979      	ldr	r1, [r7, #20]
 800219e:	4618      	mov	r0, r3
 80021a0:	f7fe fdf0 	bl	8000d84 <__aeabi_fmul>
 80021a4:	4603      	mov	r3, r0
 80021a6:	4619      	mov	r1, r3
 80021a8:	4620      	mov	r0, r4
 80021aa:	f7fe fce3 	bl	8000b74 <__addsf3>
 80021ae:	4603      	mov	r3, r0
 80021b0:	61fb      	str	r3, [r7, #28]

    pid->prev_error = error;
 80021b2:	68fb      	ldr	r3, [r7, #12]
 80021b4:	69ba      	ldr	r2, [r7, #24]
 80021b6:	611a      	str	r2, [r3, #16]

    // Gii hn PWM
    if(output < 0) output = 0;
 80021b8:	f04f 0100 	mov.w	r1, #0
 80021bc:	69f8      	ldr	r0, [r7, #28]
 80021be:	f7fe ff7f 	bl	80010c0 <__aeabi_fcmplt>
 80021c2:	4603      	mov	r3, r0
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d002      	beq.n	80021ce <PID_Speed+0xb6>
 80021c8:	f04f 0300 	mov.w	r3, #0
 80021cc:	61fb      	str	r3, [r7, #28]
    if(output > 999) output = 999;
 80021ce:	4907      	ldr	r1, [pc, #28]	@ (80021ec <PID_Speed+0xd4>)
 80021d0:	69f8      	ldr	r0, [r7, #28]
 80021d2:	f7fe ff93 	bl	80010fc <__aeabi_fcmpgt>
 80021d6:	4603      	mov	r3, r0
 80021d8:	2b00      	cmp	r3, #0
 80021da:	d001      	beq.n	80021e0 <PID_Speed+0xc8>
 80021dc:	4b03      	ldr	r3, [pc, #12]	@ (80021ec <PID_Speed+0xd4>)
 80021de:	61fb      	str	r3, [r7, #28]

    return output;
 80021e0:	69fb      	ldr	r3, [r7, #28]
}
 80021e2:	4618      	mov	r0, r3
 80021e4:	3724      	adds	r7, #36	@ 0x24
 80021e6:	46bd      	mov	sp, r7
 80021e8:	bd90      	pop	{r4, r7, pc}
 80021ea:	bf00      	nop
 80021ec:	4479c000 	.word	0x4479c000

080021f0 <kiem_tra_loai_hang>:


Phanloaihang kiem_tra_loai_hang(void)
{
 80021f0:	b580      	push	{r7, lr}
 80021f2:	b082      	sub	sp, #8
 80021f4:	af00      	add	r7, sp, #0
    float khoi_luong = LoadCell_ReadGram(&loadcell, 5);
 80021f6:	2105      	movs	r1, #5
 80021f8:	4814      	ldr	r0, [pc, #80]	@ (800224c <kiem_tra_loai_hang+0x5c>)
 80021fa:	f7ff fbf9 	bl	80019f0 <LoadCell_ReadGram>
 80021fe:	6078      	str	r0, [r7, #4]

    if (khoi_luong >= 800.0f && khoi_luong <= 1200.0f) {
 8002200:	4913      	ldr	r1, [pc, #76]	@ (8002250 <kiem_tra_loai_hang+0x60>)
 8002202:	6878      	ldr	r0, [r7, #4]
 8002204:	f7fe ff70 	bl	80010e8 <__aeabi_fcmpge>
 8002208:	4603      	mov	r3, r0
 800220a:	2b00      	cmp	r3, #0
 800220c:	d008      	beq.n	8002220 <kiem_tra_loai_hang+0x30>
 800220e:	4911      	ldr	r1, [pc, #68]	@ (8002254 <kiem_tra_loai_hang+0x64>)
 8002210:	6878      	ldr	r0, [r7, #4]
 8002212:	f7fe ff5f 	bl	80010d4 <__aeabi_fcmple>
 8002216:	4603      	mov	r3, r0
 8002218:	2b00      	cmp	r3, #0
 800221a:	d001      	beq.n	8002220 <kiem_tra_loai_hang+0x30>
        return HANG_1KG;
 800221c:	2301      	movs	r3, #1
 800221e:	e010      	b.n	8002242 <kiem_tra_loai_hang+0x52>
    } else if (khoi_luong >= 1800.0f && khoi_luong <= 2200.0f) {
 8002220:	490d      	ldr	r1, [pc, #52]	@ (8002258 <kiem_tra_loai_hang+0x68>)
 8002222:	6878      	ldr	r0, [r7, #4]
 8002224:	f7fe ff60 	bl	80010e8 <__aeabi_fcmpge>
 8002228:	4603      	mov	r3, r0
 800222a:	2b00      	cmp	r3, #0
 800222c:	d008      	beq.n	8002240 <kiem_tra_loai_hang+0x50>
 800222e:	490b      	ldr	r1, [pc, #44]	@ (800225c <kiem_tra_loai_hang+0x6c>)
 8002230:	6878      	ldr	r0, [r7, #4]
 8002232:	f7fe ff4f 	bl	80010d4 <__aeabi_fcmple>
 8002236:	4603      	mov	r3, r0
 8002238:	2b00      	cmp	r3, #0
 800223a:	d001      	beq.n	8002240 <kiem_tra_loai_hang+0x50>
        return HANG_2KG;
 800223c:	2302      	movs	r3, #2
 800223e:	e000      	b.n	8002242 <kiem_tra_loai_hang+0x52>
    }

    return KHONGCOHANG;
 8002240:	2300      	movs	r3, #0
}
 8002242:	4618      	mov	r0, r3
 8002244:	3708      	adds	r7, #8
 8002246:	46bd      	mov	sp, r7
 8002248:	bd80      	pop	{r7, pc}
 800224a:	bf00      	nop
 800224c:	20000468 	.word	0x20000468
 8002250:	44480000 	.word	0x44480000
 8002254:	44960000 	.word	0x44960000
 8002258:	44e10000 	.word	0x44e10000
 800225c:	45098000 	.word	0x45098000

08002260 <xu_ly_diem_nhan_hang>:

void xu_ly_diem_nhan_hang(void)
{
 8002260:	b590      	push	{r4, r7, lr}
 8002262:	b083      	sub	sp, #12
 8002264:	af00      	add	r7, sp, #0
    // Dng ng c
    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);
 8002266:	4b29      	ldr	r3, [pc, #164]	@ (800230c <xu_ly_diem_nhan_hang+0xac>)
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	2200      	movs	r2, #0
 800226c:	635a      	str	r2, [r3, #52]	@ 0x34
    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, 0);
 800226e:	4b27      	ldr	r3, [pc, #156]	@ (800230c <xu_ly_diem_nhan_hang+0xac>)
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	2200      	movs	r2, #0
 8002274:	641a      	str	r2, [r3, #64]	@ 0x40

    // Ch cho n khi c hng 1kg hoc 2kg
    while (1) {
        hang_hien_tai = kiem_tra_loai_hang();
 8002276:	f7ff ffbb 	bl	80021f0 <kiem_tra_loai_hang>
 800227a:	4603      	mov	r3, r0
 800227c:	461a      	mov	r2, r3
 800227e:	4b24      	ldr	r3, [pc, #144]	@ (8002310 <xu_ly_diem_nhan_hang+0xb0>)
 8002280:	701a      	strb	r2, [r3, #0]
        if (hang_hien_tai == HANG_1KG || hang_hien_tai == HANG_2KG) {
 8002282:	4b23      	ldr	r3, [pc, #140]	@ (8002310 <xu_ly_diem_nhan_hang+0xb0>)
 8002284:	781b      	ldrb	r3, [r3, #0]
 8002286:	b2db      	uxtb	r3, r3
 8002288:	2b01      	cmp	r3, #1
 800228a:	d008      	beq.n	800229e <xu_ly_diem_nhan_hang+0x3e>
 800228c:	4b20      	ldr	r3, [pc, #128]	@ (8002310 <xu_ly_diem_nhan_hang+0xb0>)
 800228e:	781b      	ldrb	r3, [r3, #0]
 8002290:	b2db      	uxtb	r3, r3
 8002292:	2b02      	cmp	r3, #2
 8002294:	d003      	beq.n	800229e <xu_ly_diem_nhan_hang+0x3e>
            break;
        }
        HAL_Delay(100);
 8002296:	2064      	movs	r0, #100	@ 0x64
 8002298:	f001 f9a8 	bl	80035ec <HAL_Delay>
        hang_hien_tai = kiem_tra_loai_hang();
 800229c:	e7eb      	b.n	8002276 <xu_ly_diem_nhan_hang+0x16>
    }

    dang_o_diem_nhan_hang = 0;
 800229e:	4b1d      	ldr	r3, [pc, #116]	@ (8002314 <xu_ly_diem_nhan_hang+0xb4>)
 80022a0:	2200      	movs	r2, #0
 80022a2:	701a      	strb	r2, [r3, #0]

    // Reset PID  bt u bm line li
    integral = 0;
 80022a4:	4b1c      	ldr	r3, [pc, #112]	@ (8002318 <xu_ly_diem_nhan_hang+0xb8>)
 80022a6:	f04f 0200 	mov.w	r2, #0
 80022aa:	601a      	str	r2, [r3, #0]
    last_error = 0;
 80022ac:	4b1b      	ldr	r3, [pc, #108]	@ (800231c <xu_ly_diem_nhan_hang+0xbc>)
 80022ae:	f04f 0200 	mov.w	r2, #0
 80022b2:	601a      	str	r2, [r3, #0]

    left_speed=0.15;
 80022b4:	4b1a      	ldr	r3, [pc, #104]	@ (8002320 <xu_ly_diem_nhan_hang+0xc0>)
 80022b6:	4a1b      	ldr	r2, [pc, #108]	@ (8002324 <xu_ly_diem_nhan_hang+0xc4>)
 80022b8:	601a      	str	r2, [r3, #0]
    right_speed=0.15;
 80022ba:	4b1b      	ldr	r3, [pc, #108]	@ (8002328 <xu_ly_diem_nhan_hang+0xc8>)
 80022bc:	4a19      	ldr	r2, [pc, #100]	@ (8002324 <xu_ly_diem_nhan_hang+0xc4>)
 80022be:	601a      	str	r2, [r3, #0]
    float pwm_trai = PID_Speed(&pid_left, left_speed, speed_left_ms, dt1);
 80022c0:	4b17      	ldr	r3, [pc, #92]	@ (8002320 <xu_ly_diem_nhan_hang+0xc0>)
 80022c2:	6819      	ldr	r1, [r3, #0]
 80022c4:	4b19      	ldr	r3, [pc, #100]	@ (800232c <xu_ly_diem_nhan_hang+0xcc>)
 80022c6:	681a      	ldr	r2, [r3, #0]
 80022c8:	4b19      	ldr	r3, [pc, #100]	@ (8002330 <xu_ly_diem_nhan_hang+0xd0>)
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	4819      	ldr	r0, [pc, #100]	@ (8002334 <xu_ly_diem_nhan_hang+0xd4>)
 80022ce:	f7ff ff23 	bl	8002118 <PID_Speed>
 80022d2:	6078      	str	r0, [r7, #4]
    float pwm_phai = PID_Speed(&pid_right, right_speed, speed_right_ms, dt1);
 80022d4:	4b14      	ldr	r3, [pc, #80]	@ (8002328 <xu_ly_diem_nhan_hang+0xc8>)
 80022d6:	6819      	ldr	r1, [r3, #0]
 80022d8:	4b17      	ldr	r3, [pc, #92]	@ (8002338 <xu_ly_diem_nhan_hang+0xd8>)
 80022da:	681a      	ldr	r2, [r3, #0]
 80022dc:	4b14      	ldr	r3, [pc, #80]	@ (8002330 <xu_ly_diem_nhan_hang+0xd0>)
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	4816      	ldr	r0, [pc, #88]	@ (800233c <xu_ly_diem_nhan_hang+0xdc>)
 80022e2:	f7ff ff19 	bl	8002118 <PID_Speed>
 80022e6:	6038      	str	r0, [r7, #0]
    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, pwm_trai);
 80022e8:	4b08      	ldr	r3, [pc, #32]	@ (800230c <xu_ly_diem_nhan_hang+0xac>)
 80022ea:	681c      	ldr	r4, [r3, #0]
 80022ec:	6878      	ldr	r0, [r7, #4]
 80022ee:	f7fe ff0f 	bl	8001110 <__aeabi_f2uiz>
 80022f2:	4603      	mov	r3, r0
 80022f4:	6363      	str	r3, [r4, #52]	@ 0x34
    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, pwm_phai);
 80022f6:	4b05      	ldr	r3, [pc, #20]	@ (800230c <xu_ly_diem_nhan_hang+0xac>)
 80022f8:	681c      	ldr	r4, [r3, #0]
 80022fa:	6838      	ldr	r0, [r7, #0]
 80022fc:	f7fe ff08 	bl	8001110 <__aeabi_f2uiz>
 8002300:	4603      	mov	r3, r0
 8002302:	6423      	str	r3, [r4, #64]	@ 0x40

    // Xe s t ng chy tip nh PID trong vng lp chnh
}
 8002304:	bf00      	nop
 8002306:	370c      	adds	r7, #12
 8002308:	46bd      	mov	sp, r7
 800230a:	bd90      	pop	{r4, r7, pc}
 800230c:	200002b8 	.word	0x200002b8
 8002310:	20000508 	.word	0x20000508
 8002314:	20000509 	.word	0x20000509
 8002318:	200004f8 	.word	0x200004f8
 800231c:	200004fc 	.word	0x200004fc
 8002320:	20000500 	.word	0x20000500
 8002324:	3e19999a 	.word	0x3e19999a
 8002328:	20000504 	.word	0x20000504
 800232c:	200004c8 	.word	0x200004c8
 8002330:	2000004c 	.word	0x2000004c
 8002334:	20000024 	.word	0x20000024
 8002338:	200004cc 	.word	0x200004cc
 800233c:	20000038 	.word	0x20000038

08002340 <re_trai>:

void re_trai(void)
{
 8002340:	b590      	push	{r4, r7, lr}
 8002342:	b083      	sub	sp, #12
 8002344:	af00      	add	r7, sp, #0
    // R tri: bnh phi chy nhanh hn
//    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 50);
//    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, 300);
    left_speed = 0.1;
 8002346:	4b16      	ldr	r3, [pc, #88]	@ (80023a0 <re_trai+0x60>)
 8002348:	4a16      	ldr	r2, [pc, #88]	@ (80023a4 <re_trai+0x64>)
 800234a:	601a      	str	r2, [r3, #0]
    right_speed=0.15;
 800234c:	4b16      	ldr	r3, [pc, #88]	@ (80023a8 <re_trai+0x68>)
 800234e:	4a17      	ldr	r2, [pc, #92]	@ (80023ac <re_trai+0x6c>)
 8002350:	601a      	str	r2, [r3, #0]
    // Cp nht PWM ngay lp tc
    float pwm_trai = PID_Speed(&pid_left, left_speed, speed_left_ms, dt1);
 8002352:	4b13      	ldr	r3, [pc, #76]	@ (80023a0 <re_trai+0x60>)
 8002354:	6819      	ldr	r1, [r3, #0]
 8002356:	4b16      	ldr	r3, [pc, #88]	@ (80023b0 <re_trai+0x70>)
 8002358:	681a      	ldr	r2, [r3, #0]
 800235a:	4b16      	ldr	r3, [pc, #88]	@ (80023b4 <re_trai+0x74>)
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	4816      	ldr	r0, [pc, #88]	@ (80023b8 <re_trai+0x78>)
 8002360:	f7ff feda 	bl	8002118 <PID_Speed>
 8002364:	6078      	str	r0, [r7, #4]
    float pwm_phai = PID_Speed(&pid_right, right_speed, speed_right_ms, dt1);
 8002366:	4b10      	ldr	r3, [pc, #64]	@ (80023a8 <re_trai+0x68>)
 8002368:	6819      	ldr	r1, [r3, #0]
 800236a:	4b14      	ldr	r3, [pc, #80]	@ (80023bc <re_trai+0x7c>)
 800236c:	681a      	ldr	r2, [r3, #0]
 800236e:	4b11      	ldr	r3, [pc, #68]	@ (80023b4 <re_trai+0x74>)
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	4813      	ldr	r0, [pc, #76]	@ (80023c0 <re_trai+0x80>)
 8002374:	f7ff fed0 	bl	8002118 <PID_Speed>
 8002378:	6038      	str	r0, [r7, #0]
    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, pwm_trai);
 800237a:	4b12      	ldr	r3, [pc, #72]	@ (80023c4 <re_trai+0x84>)
 800237c:	681c      	ldr	r4, [r3, #0]
 800237e:	6878      	ldr	r0, [r7, #4]
 8002380:	f7fe fec6 	bl	8001110 <__aeabi_f2uiz>
 8002384:	4603      	mov	r3, r0
 8002386:	6363      	str	r3, [r4, #52]	@ 0x34
    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, pwm_phai);
 8002388:	4b0e      	ldr	r3, [pc, #56]	@ (80023c4 <re_trai+0x84>)
 800238a:	681c      	ldr	r4, [r3, #0]
 800238c:	6838      	ldr	r0, [r7, #0]
 800238e:	f7fe febf 	bl	8001110 <__aeabi_f2uiz>
 8002392:	4603      	mov	r3, r0
 8002394:	6423      	str	r3, [r4, #64]	@ 0x40

}
 8002396:	bf00      	nop
 8002398:	370c      	adds	r7, #12
 800239a:	46bd      	mov	sp, r7
 800239c:	bd90      	pop	{r4, r7, pc}
 800239e:	bf00      	nop
 80023a0:	20000500 	.word	0x20000500
 80023a4:	3dcccccd 	.word	0x3dcccccd
 80023a8:	20000504 	.word	0x20000504
 80023ac:	3e19999a 	.word	0x3e19999a
 80023b0:	200004c8 	.word	0x200004c8
 80023b4:	2000004c 	.word	0x2000004c
 80023b8:	20000024 	.word	0x20000024
 80023bc:	200004cc 	.word	0x200004cc
 80023c0:	20000038 	.word	0x20000038
 80023c4:	200002b8 	.word	0x200002b8

080023c8 <re_phai>:

void re_phai(void)
{
 80023c8:	b590      	push	{r4, r7, lr}
 80023ca:	b083      	sub	sp, #12
 80023cc:	af00      	add	r7, sp, #0
    // R phi: bnh tri chy nhanh hn
//    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 300);
//    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, 50);
    left_speed = 0.25;
 80023ce:	4b16      	ldr	r3, [pc, #88]	@ (8002428 <re_phai+0x60>)
 80023d0:	f04f 527a 	mov.w	r2, #1048576000	@ 0x3e800000
 80023d4:	601a      	str	r2, [r3, #0]
    right_speed=0.1;
 80023d6:	4b15      	ldr	r3, [pc, #84]	@ (800242c <re_phai+0x64>)
 80023d8:	4a15      	ldr	r2, [pc, #84]	@ (8002430 <re_phai+0x68>)
 80023da:	601a      	str	r2, [r3, #0]
    // Cp nht PWM ngay lp tc
    float pwm_trai = PID_Speed(&pid_left, left_speed, speed_left_ms, dt1);
 80023dc:	4b12      	ldr	r3, [pc, #72]	@ (8002428 <re_phai+0x60>)
 80023de:	6819      	ldr	r1, [r3, #0]
 80023e0:	4b14      	ldr	r3, [pc, #80]	@ (8002434 <re_phai+0x6c>)
 80023e2:	681a      	ldr	r2, [r3, #0]
 80023e4:	4b14      	ldr	r3, [pc, #80]	@ (8002438 <re_phai+0x70>)
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	4814      	ldr	r0, [pc, #80]	@ (800243c <re_phai+0x74>)
 80023ea:	f7ff fe95 	bl	8002118 <PID_Speed>
 80023ee:	6078      	str	r0, [r7, #4]
    float pwm_phai = PID_Speed(&pid_right, right_speed, speed_right_ms, dt1);
 80023f0:	4b0e      	ldr	r3, [pc, #56]	@ (800242c <re_phai+0x64>)
 80023f2:	6819      	ldr	r1, [r3, #0]
 80023f4:	4b12      	ldr	r3, [pc, #72]	@ (8002440 <re_phai+0x78>)
 80023f6:	681a      	ldr	r2, [r3, #0]
 80023f8:	4b0f      	ldr	r3, [pc, #60]	@ (8002438 <re_phai+0x70>)
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	4811      	ldr	r0, [pc, #68]	@ (8002444 <re_phai+0x7c>)
 80023fe:	f7ff fe8b 	bl	8002118 <PID_Speed>
 8002402:	6038      	str	r0, [r7, #0]
    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, pwm_trai);
 8002404:	4b10      	ldr	r3, [pc, #64]	@ (8002448 <re_phai+0x80>)
 8002406:	681c      	ldr	r4, [r3, #0]
 8002408:	6878      	ldr	r0, [r7, #4]
 800240a:	f7fe fe81 	bl	8001110 <__aeabi_f2uiz>
 800240e:	4603      	mov	r3, r0
 8002410:	6363      	str	r3, [r4, #52]	@ 0x34
    __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, pwm_phai);
 8002412:	4b0d      	ldr	r3, [pc, #52]	@ (8002448 <re_phai+0x80>)
 8002414:	681c      	ldr	r4, [r3, #0]
 8002416:	6838      	ldr	r0, [r7, #0]
 8002418:	f7fe fe7a 	bl	8001110 <__aeabi_f2uiz>
 800241c:	4603      	mov	r3, r0
 800241e:	6423      	str	r3, [r4, #64]	@ 0x40
}
 8002420:	bf00      	nop
 8002422:	370c      	adds	r7, #12
 8002424:	46bd      	mov	sp, r7
 8002426:	bd90      	pop	{r4, r7, pc}
 8002428:	20000500 	.word	0x20000500
 800242c:	20000504 	.word	0x20000504
 8002430:	3dcccccd 	.word	0x3dcccccd
 8002434:	200004c8 	.word	0x200004c8
 8002438:	2000004c 	.word	0x2000004c
 800243c:	20000024 	.word	0x20000024
 8002440:	200004cc 	.word	0x200004cc
 8002444:	20000038 	.word	0x20000038
 8002448:	200002b8 	.word	0x200002b8

0800244c <xu_ly_diem_re>:
void xu_ly_diem_re(void)
{
 800244c:	b580      	push	{r7, lr}
 800244e:	b09a      	sub	sp, #104	@ 0x68
 8002450:	af00      	add	r7, sp, #0
    char buffer[100];

    if (hang_hien_tai == HANG_1KG) {
 8002452:	4b1d      	ldr	r3, [pc, #116]	@ (80024c8 <xu_ly_diem_re+0x7c>)
 8002454:	781b      	ldrb	r3, [r3, #0]
 8002456:	b2db      	uxtb	r3, r3
 8002458:	2b01      	cmp	r3, #1
 800245a:	d10b      	bne.n	8002474 <xu_ly_diem_re+0x28>
        sprintf(buffer, "RE TRAI - Hang 1kg\r\n");
 800245c:	1d3b      	adds	r3, r7, #4
 800245e:	491b      	ldr	r1, [pc, #108]	@ (80024cc <xu_ly_diem_re+0x80>)
 8002460:	4618      	mov	r0, r3
 8002462:	f005 f8c1 	bl	80075e8 <siprintf>
        print_uart(buffer);
 8002466:	1d3b      	adds	r3, r7, #4
 8002468:	4618      	mov	r0, r3
 800246a:	f7ff fa23 	bl	80018b4 <print_uart>
        re_trai();
 800246e:	f7ff ff67 	bl	8002340 <re_trai>
 8002472:	e01a      	b.n	80024aa <xu_ly_diem_re+0x5e>
    } else if (hang_hien_tai == HANG_2KG) {
 8002474:	4b14      	ldr	r3, [pc, #80]	@ (80024c8 <xu_ly_diem_re+0x7c>)
 8002476:	781b      	ldrb	r3, [r3, #0]
 8002478:	b2db      	uxtb	r3, r3
 800247a:	2b02      	cmp	r3, #2
 800247c:	d10b      	bne.n	8002496 <xu_ly_diem_re+0x4a>
        sprintf(buffer, "RE PHAI - Hang 2kg\r\n");
 800247e:	1d3b      	adds	r3, r7, #4
 8002480:	4913      	ldr	r1, [pc, #76]	@ (80024d0 <xu_ly_diem_re+0x84>)
 8002482:	4618      	mov	r0, r3
 8002484:	f005 f8b0 	bl	80075e8 <siprintf>
        print_uart(buffer);
 8002488:	1d3b      	adds	r3, r7, #4
 800248a:	4618      	mov	r0, r3
 800248c:	f7ff fa12 	bl	80018b4 <print_uart>
        re_phai();
 8002490:	f7ff ff9a 	bl	80023c8 <re_phai>
 8002494:	e009      	b.n	80024aa <xu_ly_diem_re+0x5e>
    } else {
        sprintf(buffer, "KHONG CO HANG - Khong re\r\n");
 8002496:	1d3b      	adds	r3, r7, #4
 8002498:	490e      	ldr	r1, [pc, #56]	@ (80024d4 <xu_ly_diem_re+0x88>)
 800249a:	4618      	mov	r0, r3
 800249c:	f005 f8a4 	bl	80075e8 <siprintf>
        print_uart(buffer);
 80024a0:	1d3b      	adds	r3, r7, #4
 80024a2:	4618      	mov	r0, r3
 80024a4:	f7ff fa06 	bl	80018b4 <print_uart>
 80024a8:	e00a      	b.n	80024c0 <xu_ly_diem_re+0x74>
        return;  // Khng lm g nu khng c hng
    }

    dang_re = 1;
 80024aa:	4b0b      	ldr	r3, [pc, #44]	@ (80024d8 <xu_ly_diem_re+0x8c>)
 80024ac:	2201      	movs	r2, #1
 80024ae:	701a      	strb	r2, [r3, #0]
    thoi_gian_bat_dau_re = HAL_GetTick();
 80024b0:	f001 f892 	bl	80035d8 <HAL_GetTick>
 80024b4:	4603      	mov	r3, r0
 80024b6:	4a09      	ldr	r2, [pc, #36]	@ (80024dc <xu_ly_diem_re+0x90>)
 80024b8:	6013      	str	r3, [r2, #0]
    dang_o_diem_re = 0;
 80024ba:	4b09      	ldr	r3, [pc, #36]	@ (80024e0 <xu_ly_diem_re+0x94>)
 80024bc:	2200      	movs	r2, #0
 80024be:	701a      	strb	r2, [r3, #0]
}
 80024c0:	3768      	adds	r7, #104	@ 0x68
 80024c2:	46bd      	mov	sp, r7
 80024c4:	bd80      	pop	{r7, pc}
 80024c6:	bf00      	nop
 80024c8:	20000508 	.word	0x20000508
 80024cc:	0800af84 	.word	0x0800af84
 80024d0:	0800af9c 	.word	0x0800af9c
 80024d4:	0800afb4 	.word	0x0800afb4
 80024d8:	2000050b 	.word	0x2000050b
 80024dc:	2000050c 	.word	0x2000050c
 80024e0:	2000050a 	.word	0x2000050a

080024e4 <ket_thuc_re>:

void ket_thuc_re(void)
{
 80024e4:	b480      	push	{r7}
 80024e6:	af00      	add	r7, sp, #0
    dang_re = 0;
 80024e8:	4b07      	ldr	r3, [pc, #28]	@ (8002508 <ket_thuc_re+0x24>)
 80024ea:	2200      	movs	r2, #0
 80024ec:	701a      	strb	r2, [r3, #0]
    // Reset PID  bm line li t u
    integral = 0;
 80024ee:	4b07      	ldr	r3, [pc, #28]	@ (800250c <ket_thuc_re+0x28>)
 80024f0:	f04f 0200 	mov.w	r2, #0
 80024f4:	601a      	str	r2, [r3, #0]
    last_error = 0;
 80024f6:	4b06      	ldr	r3, [pc, #24]	@ (8002510 <ket_thuc_re+0x2c>)
 80024f8:	f04f 0200 	mov.w	r2, #0
 80024fc:	601a      	str	r2, [r3, #0]
}
 80024fe:	bf00      	nop
 8002500:	46bd      	mov	sp, r7
 8002502:	bc80      	pop	{r7}
 8002504:	4770      	bx	lr
 8002506:	bf00      	nop
 8002508:	2000050b 	.word	0x2000050b
 800250c:	200004f8 	.word	0x200004f8
 8002510:	200004fc 	.word	0x200004fc

08002514 <check_stop_simple>:

uint8_t check_stop_simple(void)
{
 8002514:	b580      	push	{r7, lr}
 8002516:	b082      	sub	sp, #8
 8002518:	af00      	add	r7, sp, #0
    int16_t vi_tri_line = get_line_position();
 800251a:	f7ff fc89 	bl	8001e30 <get_line_position>
 800251e:	4603      	mov	r3, r0
 8002520:	80fb      	strh	r3, [r7, #6]

    // im nhn hng
    if ((total_right_count > 12450 && total_right_count < 13000) &&
 8002522:	4b28      	ldr	r3, [pc, #160]	@ (80025c4 <check_stop_simple+0xb0>)
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	f243 02a2 	movw	r2, #12450	@ 0x30a2
 800252a:	4293      	cmp	r3, r2
 800252c:	dd18      	ble.n	8002560 <check_stop_simple+0x4c>
 800252e:	4b25      	ldr	r3, [pc, #148]	@ (80025c4 <check_stop_simple+0xb0>)
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	f243 22c7 	movw	r2, #12999	@ 0x32c7
 8002536:	4293      	cmp	r3, r2
 8002538:	dc12      	bgt.n	8002560 <check_stop_simple+0x4c>
 800253a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800253e:	2b40      	cmp	r3, #64	@ 0x40
 8002540:	dc0e      	bgt.n	8002560 <check_stop_simple+0x4c>
        (vi_tri_line < 65 && vi_tri_line > -65)&&(hang_hien_tai == KHONGCOHANG)) {
 8002542:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002546:	f113 0f40 	cmn.w	r3, #64	@ 0x40
 800254a:	db09      	blt.n	8002560 <check_stop_simple+0x4c>
 800254c:	4b1e      	ldr	r3, [pc, #120]	@ (80025c8 <check_stop_simple+0xb4>)
 800254e:	781b      	ldrb	r3, [r3, #0]
 8002550:	b2db      	uxtb	r3, r3
 8002552:	2b00      	cmp	r3, #0
 8002554:	d104      	bne.n	8002560 <check_stop_simple+0x4c>
        dang_o_diem_nhan_hang = 1;
 8002556:	4b1d      	ldr	r3, [pc, #116]	@ (80025cc <check_stop_simple+0xb8>)
 8002558:	2201      	movs	r2, #1
 800255a:	701a      	strb	r2, [r3, #0]
        return 1;
 800255c:	2301      	movs	r3, #1
 800255e:	e02c      	b.n	80025ba <check_stop_simple+0xa6>
    }

    // im r
    if ((total_right_count > 25000 && total_right_count < 26000)&&(hang_hien_tai != KHONGCOHANG)) {
 8002560:	4b18      	ldr	r3, [pc, #96]	@ (80025c4 <check_stop_simple+0xb0>)
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	f246 12a8 	movw	r2, #25000	@ 0x61a8
 8002568:	4293      	cmp	r3, r2
 800256a:	dd0f      	ble.n	800258c <check_stop_simple+0x78>
 800256c:	4b15      	ldr	r3, [pc, #84]	@ (80025c4 <check_stop_simple+0xb0>)
 800256e:	681b      	ldr	r3, [r3, #0]
 8002570:	f246 528f 	movw	r2, #25999	@ 0x658f
 8002574:	4293      	cmp	r3, r2
 8002576:	dc09      	bgt.n	800258c <check_stop_simple+0x78>
 8002578:	4b13      	ldr	r3, [pc, #76]	@ (80025c8 <check_stop_simple+0xb4>)
 800257a:	781b      	ldrb	r3, [r3, #0]
 800257c:	b2db      	uxtb	r3, r3
 800257e:	2b00      	cmp	r3, #0
 8002580:	d004      	beq.n	800258c <check_stop_simple+0x78>
        dang_o_diem_re = 1;
 8002582:	4b13      	ldr	r3, [pc, #76]	@ (80025d0 <check_stop_simple+0xbc>)
 8002584:	2201      	movs	r2, #1
 8002586:	701a      	strb	r2, [r3, #0]
        return 1;
 8002588:	2301      	movs	r3, #1
 800258a:	e016      	b.n	80025ba <check_stop_simple+0xa6>
    }

    // Dng khn cp khi mt line
    if (cam_norm[0] < 50 && cam_norm[1] < 50 && cam_norm[2] < 50 &&
 800258c:	4b11      	ldr	r3, [pc, #68]	@ (80025d4 <check_stop_simple+0xc0>)
 800258e:	881b      	ldrh	r3, [r3, #0]
 8002590:	2b31      	cmp	r3, #49	@ 0x31
 8002592:	d811      	bhi.n	80025b8 <check_stop_simple+0xa4>
 8002594:	4b0f      	ldr	r3, [pc, #60]	@ (80025d4 <check_stop_simple+0xc0>)
 8002596:	885b      	ldrh	r3, [r3, #2]
 8002598:	2b31      	cmp	r3, #49	@ 0x31
 800259a:	d80d      	bhi.n	80025b8 <check_stop_simple+0xa4>
 800259c:	4b0d      	ldr	r3, [pc, #52]	@ (80025d4 <check_stop_simple+0xc0>)
 800259e:	889b      	ldrh	r3, [r3, #4]
 80025a0:	2b31      	cmp	r3, #49	@ 0x31
 80025a2:	d809      	bhi.n	80025b8 <check_stop_simple+0xa4>
        cam_norm[3] < 50 && cam_norm[4] < 50) {
 80025a4:	4b0b      	ldr	r3, [pc, #44]	@ (80025d4 <check_stop_simple+0xc0>)
 80025a6:	88db      	ldrh	r3, [r3, #6]
    if (cam_norm[0] < 50 && cam_norm[1] < 50 && cam_norm[2] < 50 &&
 80025a8:	2b31      	cmp	r3, #49	@ 0x31
 80025aa:	d805      	bhi.n	80025b8 <check_stop_simple+0xa4>
        cam_norm[3] < 50 && cam_norm[4] < 50) {
 80025ac:	4b09      	ldr	r3, [pc, #36]	@ (80025d4 <check_stop_simple+0xc0>)
 80025ae:	891b      	ldrh	r3, [r3, #8]
 80025b0:	2b31      	cmp	r3, #49	@ 0x31
 80025b2:	d801      	bhi.n	80025b8 <check_stop_simple+0xa4>
        return 1;
 80025b4:	2301      	movs	r3, #1
 80025b6:	e000      	b.n	80025ba <check_stop_simple+0xa6>
    }

    return 0;
 80025b8:	2300      	movs	r3, #0
}
 80025ba:	4618      	mov	r0, r3
 80025bc:	3708      	adds	r7, #8
 80025be:	46bd      	mov	sp, r7
 80025c0:	bd80      	pop	{r7, pc}
 80025c2:	bf00      	nop
 80025c4:	200004e4 	.word	0x200004e4
 80025c8:	20000508 	.word	0x20000508
 80025cc:	20000509 	.word	0x20000509
 80025d0:	2000050a 	.word	0x2000050a
 80025d4:	200004e8 	.word	0x200004e8

080025d8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80025d8:	b590      	push	{r4, r7, lr}
 80025da:	b08d      	sub	sp, #52	@ 0x34
 80025dc:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80025de:	f000 ffa3 	bl	8003528 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80025e2:	f000 f8e9 	bl	80027b8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80025e6:	f000 fbb7 	bl	8002d58 <MX_GPIO_Init>
  MX_DMA_Init();
 80025ea:	f000 fb97 	bl	8002d1c <MX_DMA_Init>
  MX_ADC1_Init();
 80025ee:	f000 f93f 	bl	8002870 <MX_ADC1_Init>
  MX_TIM2_Init();
 80025f2:	f000 fa49 	bl	8002a88 <MX_TIM2_Init>
  MX_USART1_UART_Init();
 80025f6:	f000 fb3d 	bl	8002c74 <MX_USART1_UART_Init>
  MX_TIM1_Init();
 80025fa:	f000 f9b5 	bl	8002968 <MX_TIM1_Init>
  MX_TIM4_Init();
 80025fe:	f000 fae5 	bl	8002bcc <MX_TIM4_Init>
  MX_USART3_UART_Init();
 8002602:	f000 fb61 	bl	8002cc8 <MX_USART3_UART_Init>
  MX_TIM3_Init();
 8002606:	f000 fa93 	bl	8002b30 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 800260a:	2100      	movs	r1, #0
 800260c:	4855      	ldr	r0, [pc, #340]	@ (8002764 <main+0x18c>)
 800260e:	f002 feb7 	bl	8005380 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 8002612:	210c      	movs	r1, #12
 8002614:	4853      	ldr	r0, [pc, #332]	@ (8002764 <main+0x18c>)
 8002616:	f002 feb3 	bl	8005380 <HAL_TIM_PWM_Start>

  HAL_TIM_Encoder_Start(&htim2, TIM_CHANNEL_ALL);
 800261a:	213c      	movs	r1, #60	@ 0x3c
 800261c:	4852      	ldr	r0, [pc, #328]	@ (8002768 <main+0x190>)
 800261e:	f002 fff3 	bl	8005608 <HAL_TIM_Encoder_Start>
  HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_ALL);
 8002622:	213c      	movs	r1, #60	@ 0x3c
 8002624:	4851      	ldr	r0, [pc, #324]	@ (800276c <main+0x194>)
 8002626:	f002 ffef 	bl	8005608 <HAL_TIM_Encoder_Start>
//  HAL_Delay(5000);  // Cho thi gian m Serial Monitor
  // BT U C ADC BNG DMA
  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_dma_val, 5);
 800262a:	2205      	movs	r2, #5
 800262c:	4950      	ldr	r1, [pc, #320]	@ (8002770 <main+0x198>)
 800262e:	4851      	ldr	r0, [pc, #324]	@ (8002774 <main+0x19c>)
 8002630:	f001 f8d8 	bl	80037e4 <HAL_ADC_Start_DMA>
  // Khi to cn
  LoadCell_Init(&loadcell,
 8002634:	4b50      	ldr	r3, [pc, #320]	@ (8002778 <main+0x1a0>)
 8002636:	9302      	str	r3, [sp, #8]
 8002638:	4b50      	ldr	r3, [pc, #320]	@ (800277c <main+0x1a4>)
 800263a:	9301      	str	r3, [sp, #4]
 800263c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002640:	9300      	str	r3, [sp, #0]
 8002642:	4b4f      	ldr	r3, [pc, #316]	@ (8002780 <main+0x1a8>)
 8002644:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002648:	494d      	ldr	r1, [pc, #308]	@ (8002780 <main+0x1a8>)
 800264a:	484e      	ldr	r0, [pc, #312]	@ (8002784 <main+0x1ac>)
 800264c:	f7ff f948 	bl	80018e0 <LoadCell_Init>
                GPIOB, GPIO_PIN_8,   // DOUT
                GPIOB, GPIO_PIN_9,   // SCK
                415.713012f, -321367);

  	chieu_thuan_dongco_trai();
 8002650:	f7ff fa46 	bl	8001ae0 <chieu_thuan_dongco_trai>
  	chieu_thuan_dongco_phai();
 8002654:	f7ff fa54 	bl	8001b00 <chieu_thuan_dongco_phai>
  	uint32_t last_pid = 0;
 8002658:	2300      	movs	r3, #0
 800265a:	61fb      	str	r3, [r7, #28]
  	uint32_t last_line = 0;
 800265c:	2300      	movs	r3, #0
 800265e:	61bb      	str	r3, [r7, #24]
  	uint32_t last_speed = 0;
 8002660:	2300      	movs	r3, #0
 8002662:	617b      	str	r3, [r7, #20]
  	uint32_t last_cell = 0;
 8002664:	2300      	movs	r3, #0
 8002666:	613b      	str	r3, [r7, #16]
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  uint32_t thoi_gian_hien_tai = HAL_GetTick();
 8002668:	f000 ffb6 	bl	80035d8 <HAL_GetTick>
 800266c:	60f8      	str	r0, [r7, #12]

	     // Cp nht encoder v tc 
	     if(thoi_gian_hien_tai - last_speed >= 100) {
 800266e:	68fa      	ldr	r2, [r7, #12]
 8002670:	697b      	ldr	r3, [r7, #20]
 8002672:	1ad3      	subs	r3, r2, r3
 8002674:	2b63      	cmp	r3, #99	@ 0x63
 8002676:	d903      	bls.n	8002680 <main+0xa8>
	         last_speed = thoi_gian_hien_tai;
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	617b      	str	r3, [r7, #20]
	         Motor_ReadSpeed();
 800267c:	f7ff fa50 	bl	8001b20 <Motor_ReadSpeed>
	     }

	     // c cm bin line
	     if(thoi_gian_hien_tai - last_line >= 100) {
 8002680:	68fa      	ldr	r2, [r7, #12]
 8002682:	69bb      	ldr	r3, [r7, #24]
 8002684:	1ad3      	subs	r3, r2, r3
 8002686:	2b63      	cmp	r3, #99	@ 0x63
 8002688:	d907      	bls.n	800269a <main+0xc2>
	         last_line = thoi_gian_hien_tai;
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	61bb      	str	r3, [r7, #24]
	         normalize_sensor();
 800268e:	f7ff fb57 	bl	8001d40 <normalize_sensor>
	          read_line_sensor();
 8002692:	f7ff fb29 	bl	8001ce8 <read_line_sensor>
	          print_line_sensor_data();
 8002696:	f7ff fc0b 	bl	8001eb0 <print_line_sensor_data>
	     }

	     // Kim tra im dng
	     if(check_stop_simple()) {
 800269a:	f7ff ff3b 	bl	8002514 <check_stop_simple>
 800269e:	4603      	mov	r3, r0
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d018      	beq.n	80026d6 <main+0xfe>
	         if (dang_o_diem_nhan_hang) {
 80026a4:	4b38      	ldr	r3, [pc, #224]	@ (8002788 <main+0x1b0>)
 80026a6:	781b      	ldrb	r3, [r3, #0]
 80026a8:	b2db      	uxtb	r3, r3
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d002      	beq.n	80026b4 <main+0xdc>
	             xu_ly_diem_nhan_hang();
 80026ae:	f7ff fdd7 	bl	8002260 <xu_ly_diem_nhan_hang>
	             continue;
 80026b2:	e056      	b.n	8002762 <main+0x18a>
	         }
	         else if (dang_o_diem_re) {
 80026b4:	4b35      	ldr	r3, [pc, #212]	@ (800278c <main+0x1b4>)
 80026b6:	781b      	ldrb	r3, [r3, #0]
 80026b8:	b2db      	uxtb	r3, r3
 80026ba:	2b00      	cmp	r3, #0
 80026bc:	d002      	beq.n	80026c4 <main+0xec>
	             xu_ly_diem_re();
 80026be:	f7ff fec5 	bl	800244c <xu_ly_diem_re>
	             continue;
 80026c2:	e04e      	b.n	8002762 <main+0x18a>
	         }
	         else {
                 __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, 0);
 80026c4:	4b27      	ldr	r3, [pc, #156]	@ (8002764 <main+0x18c>)
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	2200      	movs	r2, #0
 80026ca:	635a      	str	r2, [r3, #52]	@ 0x34
                 __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, 0);
 80026cc:	4b25      	ldr	r3, [pc, #148]	@ (8002764 <main+0x18c>)
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	2200      	movs	r2, #0
 80026d2:	641a      	str	r2, [r3, #64]	@ 0x40
                 continue;
 80026d4:	e045      	b.n	8002762 <main+0x18a>
	         }
	     }

	     // Kt thc lt r sau 0.5 giy
	     if (dang_re && (thoi_gian_hien_tai - thoi_gian_bat_dau_re >= 400)) {
 80026d6:	4b2e      	ldr	r3, [pc, #184]	@ (8002790 <main+0x1b8>)
 80026d8:	781b      	ldrb	r3, [r3, #0]
 80026da:	b2db      	uxtb	r3, r3
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d008      	beq.n	80026f2 <main+0x11a>
 80026e0:	4b2c      	ldr	r3, [pc, #176]	@ (8002794 <main+0x1bc>)
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	68fa      	ldr	r2, [r7, #12]
 80026e6:	1ad3      	subs	r3, r2, r3
 80026e8:	f5b3 7fc8 	cmp.w	r3, #400	@ 0x190
 80026ec:	d301      	bcc.n	80026f2 <main+0x11a>
	         ket_thuc_re();
 80026ee:	f7ff fef9 	bl	80024e4 <ket_thuc_re>
	     }

	     // iu khin PID bm line (ch khi khng ang r)
	     if(!dang_o_diem_nhan_hang && !dang_re && thoi_gian_hien_tai - last_pid >= 100) {
 80026f2:	4b25      	ldr	r3, [pc, #148]	@ (8002788 <main+0x1b0>)
 80026f4:	781b      	ldrb	r3, [r3, #0]
 80026f6:	b2db      	uxtb	r3, r3
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d1b5      	bne.n	8002668 <main+0x90>
 80026fc:	4b24      	ldr	r3, [pc, #144]	@ (8002790 <main+0x1b8>)
 80026fe:	781b      	ldrb	r3, [r3, #0]
 8002700:	b2db      	uxtb	r3, r3
 8002702:	2b00      	cmp	r3, #0
 8002704:	d1b0      	bne.n	8002668 <main+0x90>
 8002706:	68fa      	ldr	r2, [r7, #12]
 8002708:	69fb      	ldr	r3, [r7, #28]
 800270a:	1ad3      	subs	r3, r2, r3
 800270c:	2b63      	cmp	r3, #99	@ 0x63
 800270e:	d9ab      	bls.n	8002668 <main+0x90>
	         last_pid = thoi_gian_hien_tai;
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	61fb      	str	r3, [r7, #28]

	         line_pid_control(dt2);
 8002714:	4b20      	ldr	r3, [pc, #128]	@ (8002798 <main+0x1c0>)
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	4618      	mov	r0, r3
 800271a:	f7ff fc45 	bl	8001fa8 <line_pid_control>

	         float pwm_trai = PID_Speed(&pid_left, left_speed, speed_left_ms, dt1);
 800271e:	4b1f      	ldr	r3, [pc, #124]	@ (800279c <main+0x1c4>)
 8002720:	6819      	ldr	r1, [r3, #0]
 8002722:	4b1f      	ldr	r3, [pc, #124]	@ (80027a0 <main+0x1c8>)
 8002724:	681a      	ldr	r2, [r3, #0]
 8002726:	4b1f      	ldr	r3, [pc, #124]	@ (80027a4 <main+0x1cc>)
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	481f      	ldr	r0, [pc, #124]	@ (80027a8 <main+0x1d0>)
 800272c:	f7ff fcf4 	bl	8002118 <PID_Speed>
 8002730:	60b8      	str	r0, [r7, #8]
	         float pwm_phai = PID_Speed(&pid_right, right_speed, speed_right_ms, dt1);
 8002732:	4b1e      	ldr	r3, [pc, #120]	@ (80027ac <main+0x1d4>)
 8002734:	6819      	ldr	r1, [r3, #0]
 8002736:	4b1e      	ldr	r3, [pc, #120]	@ (80027b0 <main+0x1d8>)
 8002738:	681a      	ldr	r2, [r3, #0]
 800273a:	4b1a      	ldr	r3, [pc, #104]	@ (80027a4 <main+0x1cc>)
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	481d      	ldr	r0, [pc, #116]	@ (80027b4 <main+0x1dc>)
 8002740:	f7ff fcea 	bl	8002118 <PID_Speed>
 8002744:	6078      	str	r0, [r7, #4]

	         __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, pwm_trai);
 8002746:	4b07      	ldr	r3, [pc, #28]	@ (8002764 <main+0x18c>)
 8002748:	681c      	ldr	r4, [r3, #0]
 800274a:	68b8      	ldr	r0, [r7, #8]
 800274c:	f7fe fce0 	bl	8001110 <__aeabi_f2uiz>
 8002750:	4603      	mov	r3, r0
 8002752:	6363      	str	r3, [r4, #52]	@ 0x34
	         __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, pwm_phai);
 8002754:	4b03      	ldr	r3, [pc, #12]	@ (8002764 <main+0x18c>)
 8002756:	681c      	ldr	r4, [r3, #0]
 8002758:	6878      	ldr	r0, [r7, #4]
 800275a:	f7fe fcd9 	bl	8001110 <__aeabi_f2uiz>
 800275e:	4603      	mov	r3, r0
 8002760:	6423      	str	r3, [r4, #64]	@ 0x40
  {
 8002762:	e781      	b.n	8002668 <main+0x90>
 8002764:	200002b8 	.word	0x200002b8
 8002768:	20000300 	.word	0x20000300
 800276c:	20000390 	.word	0x20000390
 8002770:	2000049c 	.word	0x2000049c
 8002774:	20000244 	.word	0x20000244
 8002778:	fffb18a9 	.word	0xfffb18a9
 800277c:	43cfdb44 	.word	0x43cfdb44
 8002780:	40010c00 	.word	0x40010c00
 8002784:	20000468 	.word	0x20000468
 8002788:	20000509 	.word	0x20000509
 800278c:	2000050a 	.word	0x2000050a
 8002790:	2000050b 	.word	0x2000050b
 8002794:	2000050c 	.word	0x2000050c
 8002798:	20000050 	.word	0x20000050
 800279c:	20000500 	.word	0x20000500
 80027a0:	200004c8 	.word	0x200004c8
 80027a4:	2000004c 	.word	0x2000004c
 80027a8:	20000024 	.word	0x20000024
 80027ac:	20000504 	.word	0x20000504
 80027b0:	200004cc 	.word	0x200004cc
 80027b4:	20000038 	.word	0x20000038

080027b8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80027b8:	b580      	push	{r7, lr}
 80027ba:	b094      	sub	sp, #80	@ 0x50
 80027bc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80027be:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80027c2:	2228      	movs	r2, #40	@ 0x28
 80027c4:	2100      	movs	r1, #0
 80027c6:	4618      	mov	r0, r3
 80027c8:	f004 ff73 	bl	80076b2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80027cc:	f107 0314 	add.w	r3, r7, #20
 80027d0:	2200      	movs	r2, #0
 80027d2:	601a      	str	r2, [r3, #0]
 80027d4:	605a      	str	r2, [r3, #4]
 80027d6:	609a      	str	r2, [r3, #8]
 80027d8:	60da      	str	r2, [r3, #12]
 80027da:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80027dc:	1d3b      	adds	r3, r7, #4
 80027de:	2200      	movs	r2, #0
 80027e0:	601a      	str	r2, [r3, #0]
 80027e2:	605a      	str	r2, [r3, #4]
 80027e4:	609a      	str	r2, [r3, #8]
 80027e6:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80027e8:	2301      	movs	r3, #1
 80027ea:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80027ec:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80027f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80027f2:	2300      	movs	r3, #0
 80027f4:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80027f6:	2301      	movs	r3, #1
 80027f8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80027fa:	2302      	movs	r3, #2
 80027fc:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80027fe:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002802:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8002804:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8002808:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800280a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800280e:	4618      	mov	r0, r3
 8002810:	f002 f852 	bl	80048b8 <HAL_RCC_OscConfig>
 8002814:	4603      	mov	r3, r0
 8002816:	2b00      	cmp	r3, #0
 8002818:	d001      	beq.n	800281e <SystemClock_Config+0x66>
  {
    Error_Handler();
 800281a:	f000 fb0b 	bl	8002e34 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800281e:	230f      	movs	r3, #15
 8002820:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002822:	2302      	movs	r3, #2
 8002824:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002826:	2300      	movs	r3, #0
 8002828:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800282a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800282e:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002830:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002834:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002836:	f107 0314 	add.w	r3, r7, #20
 800283a:	2102      	movs	r1, #2
 800283c:	4618      	mov	r0, r3
 800283e:	f002 fabd 	bl	8004dbc <HAL_RCC_ClockConfig>
 8002842:	4603      	mov	r3, r0
 8002844:	2b00      	cmp	r3, #0
 8002846:	d001      	beq.n	800284c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8002848:	f000 faf4 	bl	8002e34 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800284c:	2302      	movs	r3, #2
 800284e:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8002850:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002854:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002856:	1d3b      	adds	r3, r7, #4
 8002858:	4618      	mov	r0, r3
 800285a:	f002 fc3d 	bl	80050d8 <HAL_RCCEx_PeriphCLKConfig>
 800285e:	4603      	mov	r3, r0
 8002860:	2b00      	cmp	r3, #0
 8002862:	d001      	beq.n	8002868 <SystemClock_Config+0xb0>
  {
    Error_Handler();
 8002864:	f000 fae6 	bl	8002e34 <Error_Handler>
  }
}
 8002868:	bf00      	nop
 800286a:	3750      	adds	r7, #80	@ 0x50
 800286c:	46bd      	mov	sp, r7
 800286e:	bd80      	pop	{r7, pc}

08002870 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8002870:	b580      	push	{r7, lr}
 8002872:	b084      	sub	sp, #16
 8002874:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8002876:	1d3b      	adds	r3, r7, #4
 8002878:	2200      	movs	r2, #0
 800287a:	601a      	str	r2, [r3, #0]
 800287c:	605a      	str	r2, [r3, #4]
 800287e:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8002880:	4b37      	ldr	r3, [pc, #220]	@ (8002960 <MX_ADC1_Init+0xf0>)
 8002882:	4a38      	ldr	r2, [pc, #224]	@ (8002964 <MX_ADC1_Init+0xf4>)
 8002884:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8002886:	4b36      	ldr	r3, [pc, #216]	@ (8002960 <MX_ADC1_Init+0xf0>)
 8002888:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800288c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800288e:	4b34      	ldr	r3, [pc, #208]	@ (8002960 <MX_ADC1_Init+0xf0>)
 8002890:	2201      	movs	r2, #1
 8002892:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002894:	4b32      	ldr	r3, [pc, #200]	@ (8002960 <MX_ADC1_Init+0xf0>)
 8002896:	2200      	movs	r2, #0
 8002898:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800289a:	4b31      	ldr	r3, [pc, #196]	@ (8002960 <MX_ADC1_Init+0xf0>)
 800289c:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 80028a0:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80028a2:	4b2f      	ldr	r3, [pc, #188]	@ (8002960 <MX_ADC1_Init+0xf0>)
 80028a4:	2200      	movs	r2, #0
 80028a6:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 5;
 80028a8:	4b2d      	ldr	r3, [pc, #180]	@ (8002960 <MX_ADC1_Init+0xf0>)
 80028aa:	2205      	movs	r2, #5
 80028ac:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80028ae:	482c      	ldr	r0, [pc, #176]	@ (8002960 <MX_ADC1_Init+0xf0>)
 80028b0:	f000 fec0 	bl	8003634 <HAL_ADC_Init>
 80028b4:	4603      	mov	r3, r0
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d001      	beq.n	80028be <MX_ADC1_Init+0x4e>
  {
    Error_Handler();
 80028ba:	f000 fabb 	bl	8002e34 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80028be:	2300      	movs	r3, #0
 80028c0:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80028c2:	2301      	movs	r3, #1
 80028c4:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 80028c6:	2307      	movs	r3, #7
 80028c8:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80028ca:	1d3b      	adds	r3, r7, #4
 80028cc:	4619      	mov	r1, r3
 80028ce:	4824      	ldr	r0, [pc, #144]	@ (8002960 <MX_ADC1_Init+0xf0>)
 80028d0:	f001 f940 	bl	8003b54 <HAL_ADC_ConfigChannel>
 80028d4:	4603      	mov	r3, r0
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d001      	beq.n	80028de <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 80028da:	f000 faab 	bl	8002e34 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80028de:	2301      	movs	r3, #1
 80028e0:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80028e2:	2302      	movs	r3, #2
 80028e4:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_71CYCLES_5;
 80028e6:	2306      	movs	r3, #6
 80028e8:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80028ea:	1d3b      	adds	r3, r7, #4
 80028ec:	4619      	mov	r1, r3
 80028ee:	481c      	ldr	r0, [pc, #112]	@ (8002960 <MX_ADC1_Init+0xf0>)
 80028f0:	f001 f930 	bl	8003b54 <HAL_ADC_ConfigChannel>
 80028f4:	4603      	mov	r3, r0
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d001      	beq.n	80028fe <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 80028fa:	f000 fa9b 	bl	8002e34 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 80028fe:	2302      	movs	r3, #2
 8002900:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8002902:	2303      	movs	r3, #3
 8002904:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002906:	1d3b      	adds	r3, r7, #4
 8002908:	4619      	mov	r1, r3
 800290a:	4815      	ldr	r0, [pc, #84]	@ (8002960 <MX_ADC1_Init+0xf0>)
 800290c:	f001 f922 	bl	8003b54 <HAL_ADC_ConfigChannel>
 8002910:	4603      	mov	r3, r0
 8002912:	2b00      	cmp	r3, #0
 8002914:	d001      	beq.n	800291a <MX_ADC1_Init+0xaa>
  {
    Error_Handler();
 8002916:	f000 fa8d 	bl	8002e34 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 800291a:	2303      	movs	r3, #3
 800291c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 800291e:	2304      	movs	r3, #4
 8002920:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002922:	1d3b      	adds	r3, r7, #4
 8002924:	4619      	mov	r1, r3
 8002926:	480e      	ldr	r0, [pc, #56]	@ (8002960 <MX_ADC1_Init+0xf0>)
 8002928:	f001 f914 	bl	8003b54 <HAL_ADC_ConfigChannel>
 800292c:	4603      	mov	r3, r0
 800292e:	2b00      	cmp	r3, #0
 8002930:	d001      	beq.n	8002936 <MX_ADC1_Init+0xc6>
  {
    Error_Handler();
 8002932:	f000 fa7f 	bl	8002e34 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8002936:	2304      	movs	r3, #4
 8002938:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 800293a:	2305      	movs	r3, #5
 800293c:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 800293e:	2307      	movs	r3, #7
 8002940:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002942:	1d3b      	adds	r3, r7, #4
 8002944:	4619      	mov	r1, r3
 8002946:	4806      	ldr	r0, [pc, #24]	@ (8002960 <MX_ADC1_Init+0xf0>)
 8002948:	f001 f904 	bl	8003b54 <HAL_ADC_ConfigChannel>
 800294c:	4603      	mov	r3, r0
 800294e:	2b00      	cmp	r3, #0
 8002950:	d001      	beq.n	8002956 <MX_ADC1_Init+0xe6>
  {
    Error_Handler();
 8002952:	f000 fa6f 	bl	8002e34 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8002956:	bf00      	nop
 8002958:	3710      	adds	r7, #16
 800295a:	46bd      	mov	sp, r7
 800295c:	bd80      	pop	{r7, pc}
 800295e:	bf00      	nop
 8002960:	20000244 	.word	0x20000244
 8002964:	40012400 	.word	0x40012400

08002968 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8002968:	b580      	push	{r7, lr}
 800296a:	b092      	sub	sp, #72	@ 0x48
 800296c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800296e:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8002972:	2200      	movs	r2, #0
 8002974:	601a      	str	r2, [r3, #0]
 8002976:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002978:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800297c:	2200      	movs	r2, #0
 800297e:	601a      	str	r2, [r3, #0]
 8002980:	605a      	str	r2, [r3, #4]
 8002982:	609a      	str	r2, [r3, #8]
 8002984:	60da      	str	r2, [r3, #12]
 8002986:	611a      	str	r2, [r3, #16]
 8002988:	615a      	str	r2, [r3, #20]
 800298a:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800298c:	1d3b      	adds	r3, r7, #4
 800298e:	2220      	movs	r2, #32
 8002990:	2100      	movs	r1, #0
 8002992:	4618      	mov	r0, r3
 8002994:	f004 fe8d 	bl	80076b2 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8002998:	4b39      	ldr	r3, [pc, #228]	@ (8002a80 <MX_TIM1_Init+0x118>)
 800299a:	4a3a      	ldr	r2, [pc, #232]	@ (8002a84 <MX_TIM1_Init+0x11c>)
 800299c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 71;
 800299e:	4b38      	ldr	r3, [pc, #224]	@ (8002a80 <MX_TIM1_Init+0x118>)
 80029a0:	2247      	movs	r2, #71	@ 0x47
 80029a2:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80029a4:	4b36      	ldr	r3, [pc, #216]	@ (8002a80 <MX_TIM1_Init+0x118>)
 80029a6:	2200      	movs	r2, #0
 80029a8:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 999;
 80029aa:	4b35      	ldr	r3, [pc, #212]	@ (8002a80 <MX_TIM1_Init+0x118>)
 80029ac:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80029b0:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80029b2:	4b33      	ldr	r3, [pc, #204]	@ (8002a80 <MX_TIM1_Init+0x118>)
 80029b4:	2200      	movs	r2, #0
 80029b6:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80029b8:	4b31      	ldr	r3, [pc, #196]	@ (8002a80 <MX_TIM1_Init+0x118>)
 80029ba:	2200      	movs	r2, #0
 80029bc:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80029be:	4b30      	ldr	r3, [pc, #192]	@ (8002a80 <MX_TIM1_Init+0x118>)
 80029c0:	2280      	movs	r2, #128	@ 0x80
 80029c2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80029c4:	482e      	ldr	r0, [pc, #184]	@ (8002a80 <MX_TIM1_Init+0x118>)
 80029c6:	f002 fc8c 	bl	80052e2 <HAL_TIM_PWM_Init>
 80029ca:	4603      	mov	r3, r0
 80029cc:	2b00      	cmp	r3, #0
 80029ce:	d001      	beq.n	80029d4 <MX_TIM1_Init+0x6c>
  {
    Error_Handler();
 80029d0:	f000 fa30 	bl	8002e34 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80029d4:	2300      	movs	r3, #0
 80029d6:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80029d8:	2300      	movs	r3, #0
 80029da:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80029dc:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 80029e0:	4619      	mov	r1, r3
 80029e2:	4827      	ldr	r0, [pc, #156]	@ (8002a80 <MX_TIM1_Init+0x118>)
 80029e4:	f003 fbf4 	bl	80061d0 <HAL_TIMEx_MasterConfigSynchronization>
 80029e8:	4603      	mov	r3, r0
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d001      	beq.n	80029f2 <MX_TIM1_Init+0x8a>
  {
    Error_Handler();
 80029ee:	f000 fa21 	bl	8002e34 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80029f2:	2360      	movs	r3, #96	@ 0x60
 80029f4:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 0;
 80029f6:	2300      	movs	r3, #0
 80029f8:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80029fa:	2300      	movs	r3, #0
 80029fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80029fe:	2300      	movs	r3, #0
 8002a00:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002a02:	2300      	movs	r3, #0
 8002a04:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002a06:	2300      	movs	r3, #0
 8002a08:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002a0a:	2300      	movs	r3, #0
 8002a0c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002a0e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002a12:	2200      	movs	r2, #0
 8002a14:	4619      	mov	r1, r3
 8002a16:	481a      	ldr	r0, [pc, #104]	@ (8002a80 <MX_TIM1_Init+0x118>)
 8002a18:	f002 ff74 	bl	8005904 <HAL_TIM_PWM_ConfigChannel>
 8002a1c:	4603      	mov	r3, r0
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d001      	beq.n	8002a26 <MX_TIM1_Init+0xbe>
  {
    Error_Handler();
 8002a22:	f000 fa07 	bl	8002e34 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002a26:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002a2a:	220c      	movs	r2, #12
 8002a2c:	4619      	mov	r1, r3
 8002a2e:	4814      	ldr	r0, [pc, #80]	@ (8002a80 <MX_TIM1_Init+0x118>)
 8002a30:	f002 ff68 	bl	8005904 <HAL_TIM_PWM_ConfigChannel>
 8002a34:	4603      	mov	r3, r0
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d001      	beq.n	8002a3e <MX_TIM1_Init+0xd6>
  {
    Error_Handler();
 8002a3a:	f000 f9fb 	bl	8002e34 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002a3e:	2300      	movs	r3, #0
 8002a40:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002a42:	2300      	movs	r3, #0
 8002a44:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002a46:	2300      	movs	r3, #0
 8002a48:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002a4a:	2300      	movs	r3, #0
 8002a4c:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002a4e:	2300      	movs	r3, #0
 8002a50:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002a52:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002a56:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002a58:	2300      	movs	r3, #0
 8002a5a:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002a5c:	1d3b      	adds	r3, r7, #4
 8002a5e:	4619      	mov	r1, r3
 8002a60:	4807      	ldr	r0, [pc, #28]	@ (8002a80 <MX_TIM1_Init+0x118>)
 8002a62:	f003 fc13 	bl	800628c <HAL_TIMEx_ConfigBreakDeadTime>
 8002a66:	4603      	mov	r3, r0
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d001      	beq.n	8002a70 <MX_TIM1_Init+0x108>
  {
    Error_Handler();
 8002a6c:	f000 f9e2 	bl	8002e34 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8002a70:	4803      	ldr	r0, [pc, #12]	@ (8002a80 <MX_TIM1_Init+0x118>)
 8002a72:	f000 fb65 	bl	8003140 <HAL_TIM_MspPostInit>

}
 8002a76:	bf00      	nop
 8002a78:	3748      	adds	r7, #72	@ 0x48
 8002a7a:	46bd      	mov	sp, r7
 8002a7c:	bd80      	pop	{r7, pc}
 8002a7e:	bf00      	nop
 8002a80:	200002b8 	.word	0x200002b8
 8002a84:	40012c00 	.word	0x40012c00

08002a88 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002a88:	b580      	push	{r7, lr}
 8002a8a:	b08c      	sub	sp, #48	@ 0x30
 8002a8c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002a8e:	f107 030c 	add.w	r3, r7, #12
 8002a92:	2224      	movs	r2, #36	@ 0x24
 8002a94:	2100      	movs	r1, #0
 8002a96:	4618      	mov	r0, r3
 8002a98:	f004 fe0b 	bl	80076b2 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002a9c:	1d3b      	adds	r3, r7, #4
 8002a9e:	2200      	movs	r2, #0
 8002aa0:	601a      	str	r2, [r3, #0]
 8002aa2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002aa4:	4b21      	ldr	r3, [pc, #132]	@ (8002b2c <MX_TIM2_Init+0xa4>)
 8002aa6:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8002aaa:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8002aac:	4b1f      	ldr	r3, [pc, #124]	@ (8002b2c <MX_TIM2_Init+0xa4>)
 8002aae:	2200      	movs	r2, #0
 8002ab0:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002ab2:	4b1e      	ldr	r3, [pc, #120]	@ (8002b2c <MX_TIM2_Init+0xa4>)
 8002ab4:	2200      	movs	r2, #0
 8002ab6:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8002ab8:	4b1c      	ldr	r3, [pc, #112]	@ (8002b2c <MX_TIM2_Init+0xa4>)
 8002aba:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002abe:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002ac0:	4b1a      	ldr	r3, [pc, #104]	@ (8002b2c <MX_TIM2_Init+0xa4>)
 8002ac2:	2200      	movs	r2, #0
 8002ac4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002ac6:	4b19      	ldr	r3, [pc, #100]	@ (8002b2c <MX_TIM2_Init+0xa4>)
 8002ac8:	2280      	movs	r2, #128	@ 0x80
 8002aca:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8002acc:	2303      	movs	r3, #3
 8002ace:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002ad0:	2300      	movs	r3, #0
 8002ad2:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002ad4:	2301      	movs	r3, #1
 8002ad6:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002ad8:	2300      	movs	r3, #0
 8002ada:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8002adc:	2300      	movs	r3, #0
 8002ade:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002ae0:	2300      	movs	r3, #0
 8002ae2:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002ae4:	2301      	movs	r3, #1
 8002ae6:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002ae8:	2300      	movs	r3, #0
 8002aea:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8002aec:	2300      	movs	r3, #0
 8002aee:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8002af0:	f107 030c 	add.w	r3, r7, #12
 8002af4:	4619      	mov	r1, r3
 8002af6:	480d      	ldr	r0, [pc, #52]	@ (8002b2c <MX_TIM2_Init+0xa4>)
 8002af8:	f002 fce4 	bl	80054c4 <HAL_TIM_Encoder_Init>
 8002afc:	4603      	mov	r3, r0
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d001      	beq.n	8002b06 <MX_TIM2_Init+0x7e>
  {
    Error_Handler();
 8002b02:	f000 f997 	bl	8002e34 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002b06:	2300      	movs	r3, #0
 8002b08:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002b0a:	2300      	movs	r3, #0
 8002b0c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002b0e:	1d3b      	adds	r3, r7, #4
 8002b10:	4619      	mov	r1, r3
 8002b12:	4806      	ldr	r0, [pc, #24]	@ (8002b2c <MX_TIM2_Init+0xa4>)
 8002b14:	f003 fb5c 	bl	80061d0 <HAL_TIMEx_MasterConfigSynchronization>
 8002b18:	4603      	mov	r3, r0
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d001      	beq.n	8002b22 <MX_TIM2_Init+0x9a>
  {
    Error_Handler();
 8002b1e:	f000 f989 	bl	8002e34 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8002b22:	bf00      	nop
 8002b24:	3730      	adds	r7, #48	@ 0x30
 8002b26:	46bd      	mov	sp, r7
 8002b28:	bd80      	pop	{r7, pc}
 8002b2a:	bf00      	nop
 8002b2c:	20000300 	.word	0x20000300

08002b30 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002b30:	b580      	push	{r7, lr}
 8002b32:	b086      	sub	sp, #24
 8002b34:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002b36:	f107 0308 	add.w	r3, r7, #8
 8002b3a:	2200      	movs	r2, #0
 8002b3c:	601a      	str	r2, [r3, #0]
 8002b3e:	605a      	str	r2, [r3, #4]
 8002b40:	609a      	str	r2, [r3, #8]
 8002b42:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002b44:	463b      	mov	r3, r7
 8002b46:	2200      	movs	r2, #0
 8002b48:	601a      	str	r2, [r3, #0]
 8002b4a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002b4c:	4b1d      	ldr	r3, [pc, #116]	@ (8002bc4 <MX_TIM3_Init+0x94>)
 8002b4e:	4a1e      	ldr	r2, [pc, #120]	@ (8002bc8 <MX_TIM3_Init+0x98>)
 8002b50:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 7199;
 8002b52:	4b1c      	ldr	r3, [pc, #112]	@ (8002bc4 <MX_TIM3_Init+0x94>)
 8002b54:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 8002b58:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002b5a:	4b1a      	ldr	r3, [pc, #104]	@ (8002bc4 <MX_TIM3_Init+0x94>)
 8002b5c:	2200      	movs	r2, #0
 8002b5e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 99;
 8002b60:	4b18      	ldr	r3, [pc, #96]	@ (8002bc4 <MX_TIM3_Init+0x94>)
 8002b62:	2263      	movs	r2, #99	@ 0x63
 8002b64:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002b66:	4b17      	ldr	r3, [pc, #92]	@ (8002bc4 <MX_TIM3_Init+0x94>)
 8002b68:	2200      	movs	r2, #0
 8002b6a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002b6c:	4b15      	ldr	r3, [pc, #84]	@ (8002bc4 <MX_TIM3_Init+0x94>)
 8002b6e:	2280      	movs	r2, #128	@ 0x80
 8002b70:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002b72:	4814      	ldr	r0, [pc, #80]	@ (8002bc4 <MX_TIM3_Init+0x94>)
 8002b74:	f002 fb66 	bl	8005244 <HAL_TIM_Base_Init>
 8002b78:	4603      	mov	r3, r0
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d001      	beq.n	8002b82 <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8002b7e:	f000 f959 	bl	8002e34 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002b82:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002b86:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002b88:	f107 0308 	add.w	r3, r7, #8
 8002b8c:	4619      	mov	r1, r3
 8002b8e:	480d      	ldr	r0, [pc, #52]	@ (8002bc4 <MX_TIM3_Init+0x94>)
 8002b90:	f002 ff7a 	bl	8005a88 <HAL_TIM_ConfigClockSource>
 8002b94:	4603      	mov	r3, r0
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d001      	beq.n	8002b9e <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 8002b9a:	f000 f94b 	bl	8002e34 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002b9e:	2300      	movs	r3, #0
 8002ba0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002ba2:	2300      	movs	r3, #0
 8002ba4:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002ba6:	463b      	mov	r3, r7
 8002ba8:	4619      	mov	r1, r3
 8002baa:	4806      	ldr	r0, [pc, #24]	@ (8002bc4 <MX_TIM3_Init+0x94>)
 8002bac:	f003 fb10 	bl	80061d0 <HAL_TIMEx_MasterConfigSynchronization>
 8002bb0:	4603      	mov	r3, r0
 8002bb2:	2b00      	cmp	r3, #0
 8002bb4:	d001      	beq.n	8002bba <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 8002bb6:	f000 f93d 	bl	8002e34 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8002bba:	bf00      	nop
 8002bbc:	3718      	adds	r7, #24
 8002bbe:	46bd      	mov	sp, r7
 8002bc0:	bd80      	pop	{r7, pc}
 8002bc2:	bf00      	nop
 8002bc4:	20000348 	.word	0x20000348
 8002bc8:	40000400 	.word	0x40000400

08002bcc <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8002bcc:	b580      	push	{r7, lr}
 8002bce:	b08c      	sub	sp, #48	@ 0x30
 8002bd0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002bd2:	f107 030c 	add.w	r3, r7, #12
 8002bd6:	2224      	movs	r2, #36	@ 0x24
 8002bd8:	2100      	movs	r1, #0
 8002bda:	4618      	mov	r0, r3
 8002bdc:	f004 fd69 	bl	80076b2 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002be0:	1d3b      	adds	r3, r7, #4
 8002be2:	2200      	movs	r2, #0
 8002be4:	601a      	str	r2, [r3, #0]
 8002be6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002be8:	4b20      	ldr	r3, [pc, #128]	@ (8002c6c <MX_TIM4_Init+0xa0>)
 8002bea:	4a21      	ldr	r2, [pc, #132]	@ (8002c70 <MX_TIM4_Init+0xa4>)
 8002bec:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8002bee:	4b1f      	ldr	r3, [pc, #124]	@ (8002c6c <MX_TIM4_Init+0xa0>)
 8002bf0:	2200      	movs	r2, #0
 8002bf2:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002bf4:	4b1d      	ldr	r3, [pc, #116]	@ (8002c6c <MX_TIM4_Init+0xa0>)
 8002bf6:	2200      	movs	r2, #0
 8002bf8:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8002bfa:	4b1c      	ldr	r3, [pc, #112]	@ (8002c6c <MX_TIM4_Init+0xa0>)
 8002bfc:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002c00:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002c02:	4b1a      	ldr	r3, [pc, #104]	@ (8002c6c <MX_TIM4_Init+0xa0>)
 8002c04:	2200      	movs	r2, #0
 8002c06:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002c08:	4b18      	ldr	r3, [pc, #96]	@ (8002c6c <MX_TIM4_Init+0xa0>)
 8002c0a:	2280      	movs	r2, #128	@ 0x80
 8002c0c:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8002c0e:	2303      	movs	r3, #3
 8002c10:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002c12:	2300      	movs	r3, #0
 8002c14:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8002c16:	2301      	movs	r3, #1
 8002c18:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002c1a:	2300      	movs	r3, #0
 8002c1c:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8002c1e:	2300      	movs	r3, #0
 8002c20:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002c22:	2300      	movs	r3, #0
 8002c24:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8002c26:	2301      	movs	r3, #1
 8002c28:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002c2a:	2300      	movs	r3, #0
 8002c2c:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8002c2e:	2300      	movs	r3, #0
 8002c30:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8002c32:	f107 030c 	add.w	r3, r7, #12
 8002c36:	4619      	mov	r1, r3
 8002c38:	480c      	ldr	r0, [pc, #48]	@ (8002c6c <MX_TIM4_Init+0xa0>)
 8002c3a:	f002 fc43 	bl	80054c4 <HAL_TIM_Encoder_Init>
 8002c3e:	4603      	mov	r3, r0
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d001      	beq.n	8002c48 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 8002c44:	f000 f8f6 	bl	8002e34 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002c48:	2300      	movs	r3, #0
 8002c4a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002c4c:	2300      	movs	r3, #0
 8002c4e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002c50:	1d3b      	adds	r3, r7, #4
 8002c52:	4619      	mov	r1, r3
 8002c54:	4805      	ldr	r0, [pc, #20]	@ (8002c6c <MX_TIM4_Init+0xa0>)
 8002c56:	f003 fabb 	bl	80061d0 <HAL_TIMEx_MasterConfigSynchronization>
 8002c5a:	4603      	mov	r3, r0
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d001      	beq.n	8002c64 <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 8002c60:	f000 f8e8 	bl	8002e34 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8002c64:	bf00      	nop
 8002c66:	3730      	adds	r7, #48	@ 0x30
 8002c68:	46bd      	mov	sp, r7
 8002c6a:	bd80      	pop	{r7, pc}
 8002c6c:	20000390 	.word	0x20000390
 8002c70:	40000800 	.word	0x40000800

08002c74 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002c74:	b580      	push	{r7, lr}
 8002c76:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002c78:	4b11      	ldr	r3, [pc, #68]	@ (8002cc0 <MX_USART1_UART_Init+0x4c>)
 8002c7a:	4a12      	ldr	r2, [pc, #72]	@ (8002cc4 <MX_USART1_UART_Init+0x50>)
 8002c7c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8002c7e:	4b10      	ldr	r3, [pc, #64]	@ (8002cc0 <MX_USART1_UART_Init+0x4c>)
 8002c80:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8002c84:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002c86:	4b0e      	ldr	r3, [pc, #56]	@ (8002cc0 <MX_USART1_UART_Init+0x4c>)
 8002c88:	2200      	movs	r2, #0
 8002c8a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002c8c:	4b0c      	ldr	r3, [pc, #48]	@ (8002cc0 <MX_USART1_UART_Init+0x4c>)
 8002c8e:	2200      	movs	r2, #0
 8002c90:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002c92:	4b0b      	ldr	r3, [pc, #44]	@ (8002cc0 <MX_USART1_UART_Init+0x4c>)
 8002c94:	2200      	movs	r2, #0
 8002c96:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002c98:	4b09      	ldr	r3, [pc, #36]	@ (8002cc0 <MX_USART1_UART_Init+0x4c>)
 8002c9a:	220c      	movs	r2, #12
 8002c9c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002c9e:	4b08      	ldr	r3, [pc, #32]	@ (8002cc0 <MX_USART1_UART_Init+0x4c>)
 8002ca0:	2200      	movs	r2, #0
 8002ca2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002ca4:	4b06      	ldr	r3, [pc, #24]	@ (8002cc0 <MX_USART1_UART_Init+0x4c>)
 8002ca6:	2200      	movs	r2, #0
 8002ca8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002caa:	4805      	ldr	r0, [pc, #20]	@ (8002cc0 <MX_USART1_UART_Init+0x4c>)
 8002cac:	f003 fb51 	bl	8006352 <HAL_UART_Init>
 8002cb0:	4603      	mov	r3, r0
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d001      	beq.n	8002cba <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8002cb6:	f000 f8bd 	bl	8002e34 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002cba:	bf00      	nop
 8002cbc:	bd80      	pop	{r7, pc}
 8002cbe:	bf00      	nop
 8002cc0:	200003d8 	.word	0x200003d8
 8002cc4:	40013800 	.word	0x40013800

08002cc8 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8002cc8:	b580      	push	{r7, lr}
 8002cca:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002ccc:	4b11      	ldr	r3, [pc, #68]	@ (8002d14 <MX_USART3_UART_Init+0x4c>)
 8002cce:	4a12      	ldr	r2, [pc, #72]	@ (8002d18 <MX_USART3_UART_Init+0x50>)
 8002cd0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8002cd2:	4b10      	ldr	r3, [pc, #64]	@ (8002d14 <MX_USART3_UART_Init+0x4c>)
 8002cd4:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8002cd8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002cda:	4b0e      	ldr	r3, [pc, #56]	@ (8002d14 <MX_USART3_UART_Init+0x4c>)
 8002cdc:	2200      	movs	r2, #0
 8002cde:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002ce0:	4b0c      	ldr	r3, [pc, #48]	@ (8002d14 <MX_USART3_UART_Init+0x4c>)
 8002ce2:	2200      	movs	r2, #0
 8002ce4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002ce6:	4b0b      	ldr	r3, [pc, #44]	@ (8002d14 <MX_USART3_UART_Init+0x4c>)
 8002ce8:	2200      	movs	r2, #0
 8002cea:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002cec:	4b09      	ldr	r3, [pc, #36]	@ (8002d14 <MX_USART3_UART_Init+0x4c>)
 8002cee:	220c      	movs	r2, #12
 8002cf0:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002cf2:	4b08      	ldr	r3, [pc, #32]	@ (8002d14 <MX_USART3_UART_Init+0x4c>)
 8002cf4:	2200      	movs	r2, #0
 8002cf6:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002cf8:	4b06      	ldr	r3, [pc, #24]	@ (8002d14 <MX_USART3_UART_Init+0x4c>)
 8002cfa:	2200      	movs	r2, #0
 8002cfc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002cfe:	4805      	ldr	r0, [pc, #20]	@ (8002d14 <MX_USART3_UART_Init+0x4c>)
 8002d00:	f003 fb27 	bl	8006352 <HAL_UART_Init>
 8002d04:	4603      	mov	r3, r0
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d001      	beq.n	8002d0e <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8002d0a:	f000 f893 	bl	8002e34 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002d0e:	bf00      	nop
 8002d10:	bd80      	pop	{r7, pc}
 8002d12:	bf00      	nop
 8002d14:	20000420 	.word	0x20000420
 8002d18:	40004800 	.word	0x40004800

08002d1c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002d1c:	b580      	push	{r7, lr}
 8002d1e:	b082      	sub	sp, #8
 8002d20:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002d22:	4b0c      	ldr	r3, [pc, #48]	@ (8002d54 <MX_DMA_Init+0x38>)
 8002d24:	695b      	ldr	r3, [r3, #20]
 8002d26:	4a0b      	ldr	r2, [pc, #44]	@ (8002d54 <MX_DMA_Init+0x38>)
 8002d28:	f043 0301 	orr.w	r3, r3, #1
 8002d2c:	6153      	str	r3, [r2, #20]
 8002d2e:	4b09      	ldr	r3, [pc, #36]	@ (8002d54 <MX_DMA_Init+0x38>)
 8002d30:	695b      	ldr	r3, [r3, #20]
 8002d32:	f003 0301 	and.w	r3, r3, #1
 8002d36:	607b      	str	r3, [r7, #4]
 8002d38:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8002d3a:	2200      	movs	r2, #0
 8002d3c:	2100      	movs	r1, #0
 8002d3e:	200b      	movs	r0, #11
 8002d40:	f001 f9e1 	bl	8004106 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8002d44:	200b      	movs	r0, #11
 8002d46:	f001 f9fa 	bl	800413e <HAL_NVIC_EnableIRQ>

}
 8002d4a:	bf00      	nop
 8002d4c:	3708      	adds	r7, #8
 8002d4e:	46bd      	mov	sp, r7
 8002d50:	bd80      	pop	{r7, pc}
 8002d52:	bf00      	nop
 8002d54:	40021000 	.word	0x40021000

08002d58 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002d58:	b580      	push	{r7, lr}
 8002d5a:	b088      	sub	sp, #32
 8002d5c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d5e:	f107 0310 	add.w	r3, r7, #16
 8002d62:	2200      	movs	r2, #0
 8002d64:	601a      	str	r2, [r3, #0]
 8002d66:	605a      	str	r2, [r3, #4]
 8002d68:	609a      	str	r2, [r3, #8]
 8002d6a:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002d6c:	4b2e      	ldr	r3, [pc, #184]	@ (8002e28 <MX_GPIO_Init+0xd0>)
 8002d6e:	699b      	ldr	r3, [r3, #24]
 8002d70:	4a2d      	ldr	r2, [pc, #180]	@ (8002e28 <MX_GPIO_Init+0xd0>)
 8002d72:	f043 0320 	orr.w	r3, r3, #32
 8002d76:	6193      	str	r3, [r2, #24]
 8002d78:	4b2b      	ldr	r3, [pc, #172]	@ (8002e28 <MX_GPIO_Init+0xd0>)
 8002d7a:	699b      	ldr	r3, [r3, #24]
 8002d7c:	f003 0320 	and.w	r3, r3, #32
 8002d80:	60fb      	str	r3, [r7, #12]
 8002d82:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d84:	4b28      	ldr	r3, [pc, #160]	@ (8002e28 <MX_GPIO_Init+0xd0>)
 8002d86:	699b      	ldr	r3, [r3, #24]
 8002d88:	4a27      	ldr	r2, [pc, #156]	@ (8002e28 <MX_GPIO_Init+0xd0>)
 8002d8a:	f043 0304 	orr.w	r3, r3, #4
 8002d8e:	6193      	str	r3, [r2, #24]
 8002d90:	4b25      	ldr	r3, [pc, #148]	@ (8002e28 <MX_GPIO_Init+0xd0>)
 8002d92:	699b      	ldr	r3, [r3, #24]
 8002d94:	f003 0304 	and.w	r3, r3, #4
 8002d98:	60bb      	str	r3, [r7, #8]
 8002d9a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002d9c:	4b22      	ldr	r3, [pc, #136]	@ (8002e28 <MX_GPIO_Init+0xd0>)
 8002d9e:	699b      	ldr	r3, [r3, #24]
 8002da0:	4a21      	ldr	r2, [pc, #132]	@ (8002e28 <MX_GPIO_Init+0xd0>)
 8002da2:	f043 0308 	orr.w	r3, r3, #8
 8002da6:	6193      	str	r3, [r2, #24]
 8002da8:	4b1f      	ldr	r3, [pc, #124]	@ (8002e28 <MX_GPIO_Init+0xd0>)
 8002daa:	699b      	ldr	r3, [r3, #24]
 8002dac:	f003 0308 	and.w	r3, r3, #8
 8002db0:	607b      	str	r3, [r7, #4]
 8002db2:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5|GPIO_PIN_6, GPIO_PIN_RESET);
 8002db4:	2200      	movs	r2, #0
 8002db6:	2160      	movs	r1, #96	@ 0x60
 8002db8:	481c      	ldr	r0, [pc, #112]	@ (8002e2c <MX_GPIO_Init+0xd4>)
 8002dba:	f001 fd64 	bl	8004886 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_9, GPIO_PIN_RESET);
 8002dbe:	2200      	movs	r2, #0
 8002dc0:	f240 2107 	movw	r1, #519	@ 0x207
 8002dc4:	481a      	ldr	r0, [pc, #104]	@ (8002e30 <MX_GPIO_Init+0xd8>)
 8002dc6:	f001 fd5e 	bl	8004886 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PA5 PA6 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 8002dca:	2360      	movs	r3, #96	@ 0x60
 8002dcc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002dce:	2301      	movs	r3, #1
 8002dd0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dd2:	2300      	movs	r3, #0
 8002dd4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002dd6:	2302      	movs	r3, #2
 8002dd8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002dda:	f107 0310 	add.w	r3, r7, #16
 8002dde:	4619      	mov	r1, r3
 8002de0:	4812      	ldr	r0, [pc, #72]	@ (8002e2c <MX_GPIO_Init+0xd4>)
 8002de2:	f001 fbb5 	bl	8004550 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_9;
 8002de6:	f240 2307 	movw	r3, #519	@ 0x207
 8002dea:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002dec:	2301      	movs	r3, #1
 8002dee:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002df0:	2300      	movs	r3, #0
 8002df2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002df4:	2302      	movs	r3, #2
 8002df6:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002df8:	f107 0310 	add.w	r3, r7, #16
 8002dfc:	4619      	mov	r1, r3
 8002dfe:	480c      	ldr	r0, [pc, #48]	@ (8002e30 <MX_GPIO_Init+0xd8>)
 8002e00:	f001 fba6 	bl	8004550 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002e04:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002e08:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002e0a:	2300      	movs	r3, #0
 8002e0c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002e0e:	2301      	movs	r3, #1
 8002e10:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e12:	f107 0310 	add.w	r3, r7, #16
 8002e16:	4619      	mov	r1, r3
 8002e18:	4805      	ldr	r0, [pc, #20]	@ (8002e30 <MX_GPIO_Init+0xd8>)
 8002e1a:	f001 fb99 	bl	8004550 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8002e1e:	bf00      	nop
 8002e20:	3720      	adds	r7, #32
 8002e22:	46bd      	mov	sp, r7
 8002e24:	bd80      	pop	{r7, pc}
 8002e26:	bf00      	nop
 8002e28:	40021000 	.word	0x40021000
 8002e2c:	40010800 	.word	0x40010800
 8002e30:	40010c00 	.word	0x40010c00

08002e34 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002e34:	b480      	push	{r7}
 8002e36:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002e38:	b672      	cpsid	i
}
 8002e3a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002e3c:	bf00      	nop
 8002e3e:	e7fd      	b.n	8002e3c <Error_Handler+0x8>

08002e40 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002e40:	b480      	push	{r7}
 8002e42:	b085      	sub	sp, #20
 8002e44:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002e46:	4b15      	ldr	r3, [pc, #84]	@ (8002e9c <HAL_MspInit+0x5c>)
 8002e48:	699b      	ldr	r3, [r3, #24]
 8002e4a:	4a14      	ldr	r2, [pc, #80]	@ (8002e9c <HAL_MspInit+0x5c>)
 8002e4c:	f043 0301 	orr.w	r3, r3, #1
 8002e50:	6193      	str	r3, [r2, #24]
 8002e52:	4b12      	ldr	r3, [pc, #72]	@ (8002e9c <HAL_MspInit+0x5c>)
 8002e54:	699b      	ldr	r3, [r3, #24]
 8002e56:	f003 0301 	and.w	r3, r3, #1
 8002e5a:	60bb      	str	r3, [r7, #8]
 8002e5c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002e5e:	4b0f      	ldr	r3, [pc, #60]	@ (8002e9c <HAL_MspInit+0x5c>)
 8002e60:	69db      	ldr	r3, [r3, #28]
 8002e62:	4a0e      	ldr	r2, [pc, #56]	@ (8002e9c <HAL_MspInit+0x5c>)
 8002e64:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002e68:	61d3      	str	r3, [r2, #28]
 8002e6a:	4b0c      	ldr	r3, [pc, #48]	@ (8002e9c <HAL_MspInit+0x5c>)
 8002e6c:	69db      	ldr	r3, [r3, #28]
 8002e6e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002e72:	607b      	str	r3, [r7, #4]
 8002e74:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002e76:	4b0a      	ldr	r3, [pc, #40]	@ (8002ea0 <HAL_MspInit+0x60>)
 8002e78:	685b      	ldr	r3, [r3, #4]
 8002e7a:	60fb      	str	r3, [r7, #12]
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8002e82:	60fb      	str	r3, [r7, #12]
 8002e84:	68fb      	ldr	r3, [r7, #12]
 8002e86:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002e8a:	60fb      	str	r3, [r7, #12]
 8002e8c:	4a04      	ldr	r2, [pc, #16]	@ (8002ea0 <HAL_MspInit+0x60>)
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002e92:	bf00      	nop
 8002e94:	3714      	adds	r7, #20
 8002e96:	46bd      	mov	sp, r7
 8002e98:	bc80      	pop	{r7}
 8002e9a:	4770      	bx	lr
 8002e9c:	40021000 	.word	0x40021000
 8002ea0:	40010000 	.word	0x40010000

08002ea4 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002ea4:	b580      	push	{r7, lr}
 8002ea6:	b088      	sub	sp, #32
 8002ea8:	af00      	add	r7, sp, #0
 8002eaa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002eac:	f107 0310 	add.w	r3, r7, #16
 8002eb0:	2200      	movs	r2, #0
 8002eb2:	601a      	str	r2, [r3, #0]
 8002eb4:	605a      	str	r2, [r3, #4]
 8002eb6:	609a      	str	r2, [r3, #8]
 8002eb8:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	4a2d      	ldr	r2, [pc, #180]	@ (8002f74 <HAL_ADC_MspInit+0xd0>)
 8002ec0:	4293      	cmp	r3, r2
 8002ec2:	d152      	bne.n	8002f6a <HAL_ADC_MspInit+0xc6>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002ec4:	4b2c      	ldr	r3, [pc, #176]	@ (8002f78 <HAL_ADC_MspInit+0xd4>)
 8002ec6:	699b      	ldr	r3, [r3, #24]
 8002ec8:	4a2b      	ldr	r2, [pc, #172]	@ (8002f78 <HAL_ADC_MspInit+0xd4>)
 8002eca:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002ece:	6193      	str	r3, [r2, #24]
 8002ed0:	4b29      	ldr	r3, [pc, #164]	@ (8002f78 <HAL_ADC_MspInit+0xd4>)
 8002ed2:	699b      	ldr	r3, [r3, #24]
 8002ed4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002ed8:	60fb      	str	r3, [r7, #12]
 8002eda:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002edc:	4b26      	ldr	r3, [pc, #152]	@ (8002f78 <HAL_ADC_MspInit+0xd4>)
 8002ede:	699b      	ldr	r3, [r3, #24]
 8002ee0:	4a25      	ldr	r2, [pc, #148]	@ (8002f78 <HAL_ADC_MspInit+0xd4>)
 8002ee2:	f043 0304 	orr.w	r3, r3, #4
 8002ee6:	6193      	str	r3, [r2, #24]
 8002ee8:	4b23      	ldr	r3, [pc, #140]	@ (8002f78 <HAL_ADC_MspInit+0xd4>)
 8002eea:	699b      	ldr	r3, [r3, #24]
 8002eec:	f003 0304 	and.w	r3, r3, #4
 8002ef0:	60bb      	str	r3, [r7, #8]
 8002ef2:	68bb      	ldr	r3, [r7, #8]
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2
    PA3     ------> ADC1_IN3
    PA4     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8002ef4:	231f      	movs	r3, #31
 8002ef6:	613b      	str	r3, [r7, #16]
                          |GPIO_PIN_4;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002ef8:	2303      	movs	r3, #3
 8002efa:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002efc:	f107 0310 	add.w	r3, r7, #16
 8002f00:	4619      	mov	r1, r3
 8002f02:	481e      	ldr	r0, [pc, #120]	@ (8002f7c <HAL_ADC_MspInit+0xd8>)
 8002f04:	f001 fb24 	bl	8004550 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8002f08:	4b1d      	ldr	r3, [pc, #116]	@ (8002f80 <HAL_ADC_MspInit+0xdc>)
 8002f0a:	4a1e      	ldr	r2, [pc, #120]	@ (8002f84 <HAL_ADC_MspInit+0xe0>)
 8002f0c:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002f0e:	4b1c      	ldr	r3, [pc, #112]	@ (8002f80 <HAL_ADC_MspInit+0xdc>)
 8002f10:	2200      	movs	r2, #0
 8002f12:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002f14:	4b1a      	ldr	r3, [pc, #104]	@ (8002f80 <HAL_ADC_MspInit+0xdc>)
 8002f16:	2200      	movs	r2, #0
 8002f18:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8002f1a:	4b19      	ldr	r3, [pc, #100]	@ (8002f80 <HAL_ADC_MspInit+0xdc>)
 8002f1c:	2280      	movs	r2, #128	@ 0x80
 8002f1e:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002f20:	4b17      	ldr	r3, [pc, #92]	@ (8002f80 <HAL_ADC_MspInit+0xdc>)
 8002f22:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002f26:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002f28:	4b15      	ldr	r3, [pc, #84]	@ (8002f80 <HAL_ADC_MspInit+0xdc>)
 8002f2a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002f2e:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8002f30:	4b13      	ldr	r3, [pc, #76]	@ (8002f80 <HAL_ADC_MspInit+0xdc>)
 8002f32:	2220      	movs	r2, #32
 8002f34:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 8002f36:	4b12      	ldr	r3, [pc, #72]	@ (8002f80 <HAL_ADC_MspInit+0xdc>)
 8002f38:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002f3c:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002f3e:	4810      	ldr	r0, [pc, #64]	@ (8002f80 <HAL_ADC_MspInit+0xdc>)
 8002f40:	f001 f918 	bl	8004174 <HAL_DMA_Init>
 8002f44:	4603      	mov	r3, r0
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d001      	beq.n	8002f4e <HAL_ADC_MspInit+0xaa>
    {
      Error_Handler();
 8002f4a:	f7ff ff73 	bl	8002e34 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	4a0b      	ldr	r2, [pc, #44]	@ (8002f80 <HAL_ADC_MspInit+0xdc>)
 8002f52:	621a      	str	r2, [r3, #32]
 8002f54:	4a0a      	ldr	r2, [pc, #40]	@ (8002f80 <HAL_ADC_MspInit+0xdc>)
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	6253      	str	r3, [r2, #36]	@ 0x24

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8002f5a:	2200      	movs	r2, #0
 8002f5c:	2100      	movs	r1, #0
 8002f5e:	2012      	movs	r0, #18
 8002f60:	f001 f8d1 	bl	8004106 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8002f64:	2012      	movs	r0, #18
 8002f66:	f001 f8ea 	bl	800413e <HAL_NVIC_EnableIRQ>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8002f6a:	bf00      	nop
 8002f6c:	3720      	adds	r7, #32
 8002f6e:	46bd      	mov	sp, r7
 8002f70:	bd80      	pop	{r7, pc}
 8002f72:	bf00      	nop
 8002f74:	40012400 	.word	0x40012400
 8002f78:	40021000 	.word	0x40021000
 8002f7c:	40010800 	.word	0x40010800
 8002f80:	20000274 	.word	0x20000274
 8002f84:	40020008 	.word	0x40020008

08002f88 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8002f88:	b480      	push	{r7}
 8002f8a:	b085      	sub	sp, #20
 8002f8c:	af00      	add	r7, sp, #0
 8002f8e:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	4a09      	ldr	r2, [pc, #36]	@ (8002fbc <HAL_TIM_PWM_MspInit+0x34>)
 8002f96:	4293      	cmp	r3, r2
 8002f98:	d10b      	bne.n	8002fb2 <HAL_TIM_PWM_MspInit+0x2a>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002f9a:	4b09      	ldr	r3, [pc, #36]	@ (8002fc0 <HAL_TIM_PWM_MspInit+0x38>)
 8002f9c:	699b      	ldr	r3, [r3, #24]
 8002f9e:	4a08      	ldr	r2, [pc, #32]	@ (8002fc0 <HAL_TIM_PWM_MspInit+0x38>)
 8002fa0:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002fa4:	6193      	str	r3, [r2, #24]
 8002fa6:	4b06      	ldr	r3, [pc, #24]	@ (8002fc0 <HAL_TIM_PWM_MspInit+0x38>)
 8002fa8:	699b      	ldr	r3, [r3, #24]
 8002faa:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002fae:	60fb      	str	r3, [r7, #12]
 8002fb0:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 8002fb2:	bf00      	nop
 8002fb4:	3714      	adds	r7, #20
 8002fb6:	46bd      	mov	sp, r7
 8002fb8:	bc80      	pop	{r7}
 8002fba:	4770      	bx	lr
 8002fbc:	40012c00 	.word	0x40012c00
 8002fc0:	40021000 	.word	0x40021000

08002fc4 <HAL_TIM_Encoder_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_encoder: TIM_Encoder handle pointer
  * @retval None
  */
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8002fc4:	b580      	push	{r7, lr}
 8002fc6:	b08c      	sub	sp, #48	@ 0x30
 8002fc8:	af00      	add	r7, sp, #0
 8002fca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002fcc:	f107 031c 	add.w	r3, r7, #28
 8002fd0:	2200      	movs	r2, #0
 8002fd2:	601a      	str	r2, [r3, #0]
 8002fd4:	605a      	str	r2, [r3, #4]
 8002fd6:	609a      	str	r2, [r3, #8]
 8002fd8:	60da      	str	r2, [r3, #12]
  if(htim_encoder->Instance==TIM2)
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002fe2:	d14f      	bne.n	8003084 <HAL_TIM_Encoder_MspInit+0xc0>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002fe4:	4b3e      	ldr	r3, [pc, #248]	@ (80030e0 <HAL_TIM_Encoder_MspInit+0x11c>)
 8002fe6:	69db      	ldr	r3, [r3, #28]
 8002fe8:	4a3d      	ldr	r2, [pc, #244]	@ (80030e0 <HAL_TIM_Encoder_MspInit+0x11c>)
 8002fea:	f043 0301 	orr.w	r3, r3, #1
 8002fee:	61d3      	str	r3, [r2, #28]
 8002ff0:	4b3b      	ldr	r3, [pc, #236]	@ (80030e0 <HAL_TIM_Encoder_MspInit+0x11c>)
 8002ff2:	69db      	ldr	r3, [r3, #28]
 8002ff4:	f003 0301 	and.w	r3, r3, #1
 8002ff8:	61bb      	str	r3, [r7, #24]
 8002ffa:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002ffc:	4b38      	ldr	r3, [pc, #224]	@ (80030e0 <HAL_TIM_Encoder_MspInit+0x11c>)
 8002ffe:	699b      	ldr	r3, [r3, #24]
 8003000:	4a37      	ldr	r2, [pc, #220]	@ (80030e0 <HAL_TIM_Encoder_MspInit+0x11c>)
 8003002:	f043 0304 	orr.w	r3, r3, #4
 8003006:	6193      	str	r3, [r2, #24]
 8003008:	4b35      	ldr	r3, [pc, #212]	@ (80030e0 <HAL_TIM_Encoder_MspInit+0x11c>)
 800300a:	699b      	ldr	r3, [r3, #24]
 800300c:	f003 0304 	and.w	r3, r3, #4
 8003010:	617b      	str	r3, [r7, #20]
 8003012:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003014:	4b32      	ldr	r3, [pc, #200]	@ (80030e0 <HAL_TIM_Encoder_MspInit+0x11c>)
 8003016:	699b      	ldr	r3, [r3, #24]
 8003018:	4a31      	ldr	r2, [pc, #196]	@ (80030e0 <HAL_TIM_Encoder_MspInit+0x11c>)
 800301a:	f043 0308 	orr.w	r3, r3, #8
 800301e:	6193      	str	r3, [r2, #24]
 8003020:	4b2f      	ldr	r3, [pc, #188]	@ (80030e0 <HAL_TIM_Encoder_MspInit+0x11c>)
 8003022:	699b      	ldr	r3, [r3, #24]
 8003024:	f003 0308 	and.w	r3, r3, #8
 8003028:	613b      	str	r3, [r7, #16]
 800302a:	693b      	ldr	r3, [r7, #16]
    /**TIM2 GPIO Configuration
    PA15     ------> TIM2_CH1
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 800302c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003030:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003032:	2300      	movs	r3, #0
 8003034:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003036:	2300      	movs	r3, #0
 8003038:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800303a:	f107 031c 	add.w	r3, r7, #28
 800303e:	4619      	mov	r1, r3
 8003040:	4828      	ldr	r0, [pc, #160]	@ (80030e4 <HAL_TIM_Encoder_MspInit+0x120>)
 8003042:	f001 fa85 	bl	8004550 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8003046:	2308      	movs	r3, #8
 8003048:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800304a:	2300      	movs	r3, #0
 800304c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800304e:	2300      	movs	r3, #0
 8003050:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003052:	f107 031c 	add.w	r3, r7, #28
 8003056:	4619      	mov	r1, r3
 8003058:	4823      	ldr	r0, [pc, #140]	@ (80030e8 <HAL_TIM_Encoder_MspInit+0x124>)
 800305a:	f001 fa79 	bl	8004550 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_TIM2_PARTIAL_1();
 800305e:	4b23      	ldr	r3, [pc, #140]	@ (80030ec <HAL_TIM_Encoder_MspInit+0x128>)
 8003060:	685b      	ldr	r3, [r3, #4]
 8003062:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003064:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003066:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800306a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800306c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800306e:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 8003072:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003074:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003076:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800307a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800307c:	4a1b      	ldr	r2, [pc, #108]	@ (80030ec <HAL_TIM_Encoder_MspInit+0x128>)
 800307e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003080:	6053      	str	r3, [r2, #4]
    /* USER CODE BEGIN TIM4_MspInit 1 */

    /* USER CODE END TIM4_MspInit 1 */
  }

}
 8003082:	e028      	b.n	80030d6 <HAL_TIM_Encoder_MspInit+0x112>
  else if(htim_encoder->Instance==TIM4)
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	4a19      	ldr	r2, [pc, #100]	@ (80030f0 <HAL_TIM_Encoder_MspInit+0x12c>)
 800308a:	4293      	cmp	r3, r2
 800308c:	d123      	bne.n	80030d6 <HAL_TIM_Encoder_MspInit+0x112>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800308e:	4b14      	ldr	r3, [pc, #80]	@ (80030e0 <HAL_TIM_Encoder_MspInit+0x11c>)
 8003090:	69db      	ldr	r3, [r3, #28]
 8003092:	4a13      	ldr	r2, [pc, #76]	@ (80030e0 <HAL_TIM_Encoder_MspInit+0x11c>)
 8003094:	f043 0304 	orr.w	r3, r3, #4
 8003098:	61d3      	str	r3, [r2, #28]
 800309a:	4b11      	ldr	r3, [pc, #68]	@ (80030e0 <HAL_TIM_Encoder_MspInit+0x11c>)
 800309c:	69db      	ldr	r3, [r3, #28]
 800309e:	f003 0304 	and.w	r3, r3, #4
 80030a2:	60fb      	str	r3, [r7, #12]
 80030a4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80030a6:	4b0e      	ldr	r3, [pc, #56]	@ (80030e0 <HAL_TIM_Encoder_MspInit+0x11c>)
 80030a8:	699b      	ldr	r3, [r3, #24]
 80030aa:	4a0d      	ldr	r2, [pc, #52]	@ (80030e0 <HAL_TIM_Encoder_MspInit+0x11c>)
 80030ac:	f043 0308 	orr.w	r3, r3, #8
 80030b0:	6193      	str	r3, [r2, #24]
 80030b2:	4b0b      	ldr	r3, [pc, #44]	@ (80030e0 <HAL_TIM_Encoder_MspInit+0x11c>)
 80030b4:	699b      	ldr	r3, [r3, #24]
 80030b6:	f003 0308 	and.w	r3, r3, #8
 80030ba:	60bb      	str	r3, [r7, #8]
 80030bc:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80030be:	23c0      	movs	r3, #192	@ 0xc0
 80030c0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80030c2:	2300      	movs	r3, #0
 80030c4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030c6:	2300      	movs	r3, #0
 80030c8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80030ca:	f107 031c 	add.w	r3, r7, #28
 80030ce:	4619      	mov	r1, r3
 80030d0:	4805      	ldr	r0, [pc, #20]	@ (80030e8 <HAL_TIM_Encoder_MspInit+0x124>)
 80030d2:	f001 fa3d 	bl	8004550 <HAL_GPIO_Init>
}
 80030d6:	bf00      	nop
 80030d8:	3730      	adds	r7, #48	@ 0x30
 80030da:	46bd      	mov	sp, r7
 80030dc:	bd80      	pop	{r7, pc}
 80030de:	bf00      	nop
 80030e0:	40021000 	.word	0x40021000
 80030e4:	40010800 	.word	0x40010800
 80030e8:	40010c00 	.word	0x40010c00
 80030ec:	40010000 	.word	0x40010000
 80030f0:	40000800 	.word	0x40000800

080030f4 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80030f4:	b580      	push	{r7, lr}
 80030f6:	b084      	sub	sp, #16
 80030f8:	af00      	add	r7, sp, #0
 80030fa:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	4a0d      	ldr	r2, [pc, #52]	@ (8003138 <HAL_TIM_Base_MspInit+0x44>)
 8003102:	4293      	cmp	r3, r2
 8003104:	d113      	bne.n	800312e <HAL_TIM_Base_MspInit+0x3a>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003106:	4b0d      	ldr	r3, [pc, #52]	@ (800313c <HAL_TIM_Base_MspInit+0x48>)
 8003108:	69db      	ldr	r3, [r3, #28]
 800310a:	4a0c      	ldr	r2, [pc, #48]	@ (800313c <HAL_TIM_Base_MspInit+0x48>)
 800310c:	f043 0302 	orr.w	r3, r3, #2
 8003110:	61d3      	str	r3, [r2, #28]
 8003112:	4b0a      	ldr	r3, [pc, #40]	@ (800313c <HAL_TIM_Base_MspInit+0x48>)
 8003114:	69db      	ldr	r3, [r3, #28]
 8003116:	f003 0302 	and.w	r3, r3, #2
 800311a:	60fb      	str	r3, [r7, #12]
 800311c:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800311e:	2200      	movs	r2, #0
 8003120:	2100      	movs	r1, #0
 8003122:	201d      	movs	r0, #29
 8003124:	f000 ffef 	bl	8004106 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8003128:	201d      	movs	r0, #29
 800312a:	f001 f808 	bl	800413e <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 800312e:	bf00      	nop
 8003130:	3710      	adds	r7, #16
 8003132:	46bd      	mov	sp, r7
 8003134:	bd80      	pop	{r7, pc}
 8003136:	bf00      	nop
 8003138:	40000400 	.word	0x40000400
 800313c:	40021000 	.word	0x40021000

08003140 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003140:	b580      	push	{r7, lr}
 8003142:	b088      	sub	sp, #32
 8003144:	af00      	add	r7, sp, #0
 8003146:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003148:	f107 0310 	add.w	r3, r7, #16
 800314c:	2200      	movs	r2, #0
 800314e:	601a      	str	r2, [r3, #0]
 8003150:	605a      	str	r2, [r3, #4]
 8003152:	609a      	str	r2, [r3, #8]
 8003154:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM1)
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	4a10      	ldr	r2, [pc, #64]	@ (800319c <HAL_TIM_MspPostInit+0x5c>)
 800315c:	4293      	cmp	r3, r2
 800315e:	d118      	bne.n	8003192 <HAL_TIM_MspPostInit+0x52>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003160:	4b0f      	ldr	r3, [pc, #60]	@ (80031a0 <HAL_TIM_MspPostInit+0x60>)
 8003162:	699b      	ldr	r3, [r3, #24]
 8003164:	4a0e      	ldr	r2, [pc, #56]	@ (80031a0 <HAL_TIM_MspPostInit+0x60>)
 8003166:	f043 0304 	orr.w	r3, r3, #4
 800316a:	6193      	str	r3, [r2, #24]
 800316c:	4b0c      	ldr	r3, [pc, #48]	@ (80031a0 <HAL_TIM_MspPostInit+0x60>)
 800316e:	699b      	ldr	r3, [r3, #24]
 8003170:	f003 0304 	and.w	r3, r3, #4
 8003174:	60fb      	str	r3, [r7, #12]
 8003176:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11;
 8003178:	f44f 6310 	mov.w	r3, #2304	@ 0x900
 800317c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800317e:	2302      	movs	r3, #2
 8003180:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003182:	2302      	movs	r3, #2
 8003184:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003186:	f107 0310 	add.w	r3, r7, #16
 800318a:	4619      	mov	r1, r3
 800318c:	4805      	ldr	r0, [pc, #20]	@ (80031a4 <HAL_TIM_MspPostInit+0x64>)
 800318e:	f001 f9df 	bl	8004550 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM1_MspPostInit 1 */

    /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8003192:	bf00      	nop
 8003194:	3720      	adds	r7, #32
 8003196:	46bd      	mov	sp, r7
 8003198:	bd80      	pop	{r7, pc}
 800319a:	bf00      	nop
 800319c:	40012c00 	.word	0x40012c00
 80031a0:	40021000 	.word	0x40021000
 80031a4:	40010800 	.word	0x40010800

080031a8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80031a8:	b580      	push	{r7, lr}
 80031aa:	b08a      	sub	sp, #40	@ 0x28
 80031ac:	af00      	add	r7, sp, #0
 80031ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80031b0:	f107 0318 	add.w	r3, r7, #24
 80031b4:	2200      	movs	r2, #0
 80031b6:	601a      	str	r2, [r3, #0]
 80031b8:	605a      	str	r2, [r3, #4]
 80031ba:	609a      	str	r2, [r3, #8]
 80031bc:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	4a38      	ldr	r2, [pc, #224]	@ (80032a4 <HAL_UART_MspInit+0xfc>)
 80031c4:	4293      	cmp	r3, r2
 80031c6:	d132      	bne.n	800322e <HAL_UART_MspInit+0x86>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80031c8:	4b37      	ldr	r3, [pc, #220]	@ (80032a8 <HAL_UART_MspInit+0x100>)
 80031ca:	699b      	ldr	r3, [r3, #24]
 80031cc:	4a36      	ldr	r2, [pc, #216]	@ (80032a8 <HAL_UART_MspInit+0x100>)
 80031ce:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80031d2:	6193      	str	r3, [r2, #24]
 80031d4:	4b34      	ldr	r3, [pc, #208]	@ (80032a8 <HAL_UART_MspInit+0x100>)
 80031d6:	699b      	ldr	r3, [r3, #24]
 80031d8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80031dc:	617b      	str	r3, [r7, #20]
 80031de:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80031e0:	4b31      	ldr	r3, [pc, #196]	@ (80032a8 <HAL_UART_MspInit+0x100>)
 80031e2:	699b      	ldr	r3, [r3, #24]
 80031e4:	4a30      	ldr	r2, [pc, #192]	@ (80032a8 <HAL_UART_MspInit+0x100>)
 80031e6:	f043 0304 	orr.w	r3, r3, #4
 80031ea:	6193      	str	r3, [r2, #24]
 80031ec:	4b2e      	ldr	r3, [pc, #184]	@ (80032a8 <HAL_UART_MspInit+0x100>)
 80031ee:	699b      	ldr	r3, [r3, #24]
 80031f0:	f003 0304 	and.w	r3, r3, #4
 80031f4:	613b      	str	r3, [r7, #16]
 80031f6:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80031f8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80031fc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80031fe:	2302      	movs	r3, #2
 8003200:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003202:	2303      	movs	r3, #3
 8003204:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003206:	f107 0318 	add.w	r3, r7, #24
 800320a:	4619      	mov	r1, r3
 800320c:	4827      	ldr	r0, [pc, #156]	@ (80032ac <HAL_UART_MspInit+0x104>)
 800320e:	f001 f99f 	bl	8004550 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8003212:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003216:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003218:	2300      	movs	r3, #0
 800321a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800321c:	2300      	movs	r3, #0
 800321e:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003220:	f107 0318 	add.w	r3, r7, #24
 8003224:	4619      	mov	r1, r3
 8003226:	4821      	ldr	r0, [pc, #132]	@ (80032ac <HAL_UART_MspInit+0x104>)
 8003228:	f001 f992 	bl	8004550 <HAL_GPIO_Init>
    /* USER CODE BEGIN USART3_MspInit 1 */

    /* USER CODE END USART3_MspInit 1 */
  }

}
 800322c:	e036      	b.n	800329c <HAL_UART_MspInit+0xf4>
  else if(huart->Instance==USART3)
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	4a1f      	ldr	r2, [pc, #124]	@ (80032b0 <HAL_UART_MspInit+0x108>)
 8003234:	4293      	cmp	r3, r2
 8003236:	d131      	bne.n	800329c <HAL_UART_MspInit+0xf4>
    __HAL_RCC_USART3_CLK_ENABLE();
 8003238:	4b1b      	ldr	r3, [pc, #108]	@ (80032a8 <HAL_UART_MspInit+0x100>)
 800323a:	69db      	ldr	r3, [r3, #28]
 800323c:	4a1a      	ldr	r2, [pc, #104]	@ (80032a8 <HAL_UART_MspInit+0x100>)
 800323e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003242:	61d3      	str	r3, [r2, #28]
 8003244:	4b18      	ldr	r3, [pc, #96]	@ (80032a8 <HAL_UART_MspInit+0x100>)
 8003246:	69db      	ldr	r3, [r3, #28]
 8003248:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800324c:	60fb      	str	r3, [r7, #12]
 800324e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003250:	4b15      	ldr	r3, [pc, #84]	@ (80032a8 <HAL_UART_MspInit+0x100>)
 8003252:	699b      	ldr	r3, [r3, #24]
 8003254:	4a14      	ldr	r2, [pc, #80]	@ (80032a8 <HAL_UART_MspInit+0x100>)
 8003256:	f043 0308 	orr.w	r3, r3, #8
 800325a:	6193      	str	r3, [r2, #24]
 800325c:	4b12      	ldr	r3, [pc, #72]	@ (80032a8 <HAL_UART_MspInit+0x100>)
 800325e:	699b      	ldr	r3, [r3, #24]
 8003260:	f003 0308 	and.w	r3, r3, #8
 8003264:	60bb      	str	r3, [r7, #8]
 8003266:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8003268:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800326c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800326e:	2302      	movs	r3, #2
 8003270:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003272:	2303      	movs	r3, #3
 8003274:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003276:	f107 0318 	add.w	r3, r7, #24
 800327a:	4619      	mov	r1, r3
 800327c:	480d      	ldr	r0, [pc, #52]	@ (80032b4 <HAL_UART_MspInit+0x10c>)
 800327e:	f001 f967 	bl	8004550 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8003282:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8003286:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003288:	2300      	movs	r3, #0
 800328a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800328c:	2300      	movs	r3, #0
 800328e:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003290:	f107 0318 	add.w	r3, r7, #24
 8003294:	4619      	mov	r1, r3
 8003296:	4807      	ldr	r0, [pc, #28]	@ (80032b4 <HAL_UART_MspInit+0x10c>)
 8003298:	f001 f95a 	bl	8004550 <HAL_GPIO_Init>
}
 800329c:	bf00      	nop
 800329e:	3728      	adds	r7, #40	@ 0x28
 80032a0:	46bd      	mov	sp, r7
 80032a2:	bd80      	pop	{r7, pc}
 80032a4:	40013800 	.word	0x40013800
 80032a8:	40021000 	.word	0x40021000
 80032ac:	40010800 	.word	0x40010800
 80032b0:	40004800 	.word	0x40004800
 80032b4:	40010c00 	.word	0x40010c00

080032b8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80032b8:	b480      	push	{r7}
 80032ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80032bc:	bf00      	nop
 80032be:	e7fd      	b.n	80032bc <NMI_Handler+0x4>

080032c0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80032c0:	b480      	push	{r7}
 80032c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80032c4:	bf00      	nop
 80032c6:	e7fd      	b.n	80032c4 <HardFault_Handler+0x4>

080032c8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80032c8:	b480      	push	{r7}
 80032ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80032cc:	bf00      	nop
 80032ce:	e7fd      	b.n	80032cc <MemManage_Handler+0x4>

080032d0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80032d0:	b480      	push	{r7}
 80032d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80032d4:	bf00      	nop
 80032d6:	e7fd      	b.n	80032d4 <BusFault_Handler+0x4>

080032d8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80032d8:	b480      	push	{r7}
 80032da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80032dc:	bf00      	nop
 80032de:	e7fd      	b.n	80032dc <UsageFault_Handler+0x4>

080032e0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80032e0:	b480      	push	{r7}
 80032e2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80032e4:	bf00      	nop
 80032e6:	46bd      	mov	sp, r7
 80032e8:	bc80      	pop	{r7}
 80032ea:	4770      	bx	lr

080032ec <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80032ec:	b480      	push	{r7}
 80032ee:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80032f0:	bf00      	nop
 80032f2:	46bd      	mov	sp, r7
 80032f4:	bc80      	pop	{r7}
 80032f6:	4770      	bx	lr

080032f8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80032f8:	b480      	push	{r7}
 80032fa:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80032fc:	bf00      	nop
 80032fe:	46bd      	mov	sp, r7
 8003300:	bc80      	pop	{r7}
 8003302:	4770      	bx	lr

08003304 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003304:	b580      	push	{r7, lr}
 8003306:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003308:	f000 f954 	bl	80035b4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800330c:	bf00      	nop
 800330e:	bd80      	pop	{r7, pc}

08003310 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8003310:	b580      	push	{r7, lr}
 8003312:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8003314:	4802      	ldr	r0, [pc, #8]	@ (8003320 <DMA1_Channel1_IRQHandler+0x10>)
 8003316:	f000 ffe7 	bl	80042e8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800331a:	bf00      	nop
 800331c:	bd80      	pop	{r7, pc}
 800331e:	bf00      	nop
 8003320:	20000274 	.word	0x20000274

08003324 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 8003324:	b580      	push	{r7, lr}
 8003326:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8003328:	4802      	ldr	r0, [pc, #8]	@ (8003334 <ADC1_2_IRQHandler+0x10>)
 800332a:	f000 fb39 	bl	80039a0 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 800332e:	bf00      	nop
 8003330:	bd80      	pop	{r7, pc}
 8003332:	bf00      	nop
 8003334:	20000244 	.word	0x20000244

08003338 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8003338:	b580      	push	{r7, lr}
 800333a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 800333c:	4802      	ldr	r0, [pc, #8]	@ (8003348 <TIM3_IRQHandler+0x10>)
 800333e:	f002 f9f1 	bl	8005724 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8003342:	bf00      	nop
 8003344:	bd80      	pop	{r7, pc}
 8003346:	bf00      	nop
 8003348:	20000348 	.word	0x20000348

0800334c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800334c:	b480      	push	{r7}
 800334e:	af00      	add	r7, sp, #0
  return 1;
 8003350:	2301      	movs	r3, #1
}
 8003352:	4618      	mov	r0, r3
 8003354:	46bd      	mov	sp, r7
 8003356:	bc80      	pop	{r7}
 8003358:	4770      	bx	lr

0800335a <_kill>:

int _kill(int pid, int sig)
{
 800335a:	b580      	push	{r7, lr}
 800335c:	b082      	sub	sp, #8
 800335e:	af00      	add	r7, sp, #0
 8003360:	6078      	str	r0, [r7, #4]
 8003362:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003364:	f004 f9f8 	bl	8007758 <__errno>
 8003368:	4603      	mov	r3, r0
 800336a:	2216      	movs	r2, #22
 800336c:	601a      	str	r2, [r3, #0]
  return -1;
 800336e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003372:	4618      	mov	r0, r3
 8003374:	3708      	adds	r7, #8
 8003376:	46bd      	mov	sp, r7
 8003378:	bd80      	pop	{r7, pc}

0800337a <_exit>:

void _exit (int status)
{
 800337a:	b580      	push	{r7, lr}
 800337c:	b082      	sub	sp, #8
 800337e:	af00      	add	r7, sp, #0
 8003380:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003382:	f04f 31ff 	mov.w	r1, #4294967295
 8003386:	6878      	ldr	r0, [r7, #4]
 8003388:	f7ff ffe7 	bl	800335a <_kill>
  while (1) {}    /* Make sure we hang here */
 800338c:	bf00      	nop
 800338e:	e7fd      	b.n	800338c <_exit+0x12>

08003390 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003390:	b580      	push	{r7, lr}
 8003392:	b086      	sub	sp, #24
 8003394:	af00      	add	r7, sp, #0
 8003396:	60f8      	str	r0, [r7, #12]
 8003398:	60b9      	str	r1, [r7, #8]
 800339a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800339c:	2300      	movs	r3, #0
 800339e:	617b      	str	r3, [r7, #20]
 80033a0:	e00a      	b.n	80033b8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80033a2:	f3af 8000 	nop.w
 80033a6:	4601      	mov	r1, r0
 80033a8:	68bb      	ldr	r3, [r7, #8]
 80033aa:	1c5a      	adds	r2, r3, #1
 80033ac:	60ba      	str	r2, [r7, #8]
 80033ae:	b2ca      	uxtb	r2, r1
 80033b0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80033b2:	697b      	ldr	r3, [r7, #20]
 80033b4:	3301      	adds	r3, #1
 80033b6:	617b      	str	r3, [r7, #20]
 80033b8:	697a      	ldr	r2, [r7, #20]
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	429a      	cmp	r2, r3
 80033be:	dbf0      	blt.n	80033a2 <_read+0x12>
  }

  return len;
 80033c0:	687b      	ldr	r3, [r7, #4]
}
 80033c2:	4618      	mov	r0, r3
 80033c4:	3718      	adds	r7, #24
 80033c6:	46bd      	mov	sp, r7
 80033c8:	bd80      	pop	{r7, pc}

080033ca <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80033ca:	b580      	push	{r7, lr}
 80033cc:	b086      	sub	sp, #24
 80033ce:	af00      	add	r7, sp, #0
 80033d0:	60f8      	str	r0, [r7, #12]
 80033d2:	60b9      	str	r1, [r7, #8]
 80033d4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80033d6:	2300      	movs	r3, #0
 80033d8:	617b      	str	r3, [r7, #20]
 80033da:	e009      	b.n	80033f0 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80033dc:	68bb      	ldr	r3, [r7, #8]
 80033de:	1c5a      	adds	r2, r3, #1
 80033e0:	60ba      	str	r2, [r7, #8]
 80033e2:	781b      	ldrb	r3, [r3, #0]
 80033e4:	4618      	mov	r0, r3
 80033e6:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80033ea:	697b      	ldr	r3, [r7, #20]
 80033ec:	3301      	adds	r3, #1
 80033ee:	617b      	str	r3, [r7, #20]
 80033f0:	697a      	ldr	r2, [r7, #20]
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	429a      	cmp	r2, r3
 80033f6:	dbf1      	blt.n	80033dc <_write+0x12>
  }
  return len;
 80033f8:	687b      	ldr	r3, [r7, #4]
}
 80033fa:	4618      	mov	r0, r3
 80033fc:	3718      	adds	r7, #24
 80033fe:	46bd      	mov	sp, r7
 8003400:	bd80      	pop	{r7, pc}

08003402 <_close>:

int _close(int file)
{
 8003402:	b480      	push	{r7}
 8003404:	b083      	sub	sp, #12
 8003406:	af00      	add	r7, sp, #0
 8003408:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800340a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800340e:	4618      	mov	r0, r3
 8003410:	370c      	adds	r7, #12
 8003412:	46bd      	mov	sp, r7
 8003414:	bc80      	pop	{r7}
 8003416:	4770      	bx	lr

08003418 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003418:	b480      	push	{r7}
 800341a:	b083      	sub	sp, #12
 800341c:	af00      	add	r7, sp, #0
 800341e:	6078      	str	r0, [r7, #4]
 8003420:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003422:	683b      	ldr	r3, [r7, #0]
 8003424:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003428:	605a      	str	r2, [r3, #4]
  return 0;
 800342a:	2300      	movs	r3, #0
}
 800342c:	4618      	mov	r0, r3
 800342e:	370c      	adds	r7, #12
 8003430:	46bd      	mov	sp, r7
 8003432:	bc80      	pop	{r7}
 8003434:	4770      	bx	lr

08003436 <_isatty>:

int _isatty(int file)
{
 8003436:	b480      	push	{r7}
 8003438:	b083      	sub	sp, #12
 800343a:	af00      	add	r7, sp, #0
 800343c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800343e:	2301      	movs	r3, #1
}
 8003440:	4618      	mov	r0, r3
 8003442:	370c      	adds	r7, #12
 8003444:	46bd      	mov	sp, r7
 8003446:	bc80      	pop	{r7}
 8003448:	4770      	bx	lr

0800344a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800344a:	b480      	push	{r7}
 800344c:	b085      	sub	sp, #20
 800344e:	af00      	add	r7, sp, #0
 8003450:	60f8      	str	r0, [r7, #12]
 8003452:	60b9      	str	r1, [r7, #8]
 8003454:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003456:	2300      	movs	r3, #0
}
 8003458:	4618      	mov	r0, r3
 800345a:	3714      	adds	r7, #20
 800345c:	46bd      	mov	sp, r7
 800345e:	bc80      	pop	{r7}
 8003460:	4770      	bx	lr
	...

08003464 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003464:	b580      	push	{r7, lr}
 8003466:	b086      	sub	sp, #24
 8003468:	af00      	add	r7, sp, #0
 800346a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800346c:	4a14      	ldr	r2, [pc, #80]	@ (80034c0 <_sbrk+0x5c>)
 800346e:	4b15      	ldr	r3, [pc, #84]	@ (80034c4 <_sbrk+0x60>)
 8003470:	1ad3      	subs	r3, r2, r3
 8003472:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003474:	697b      	ldr	r3, [r7, #20]
 8003476:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003478:	4b13      	ldr	r3, [pc, #76]	@ (80034c8 <_sbrk+0x64>)
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	2b00      	cmp	r3, #0
 800347e:	d102      	bne.n	8003486 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003480:	4b11      	ldr	r3, [pc, #68]	@ (80034c8 <_sbrk+0x64>)
 8003482:	4a12      	ldr	r2, [pc, #72]	@ (80034cc <_sbrk+0x68>)
 8003484:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003486:	4b10      	ldr	r3, [pc, #64]	@ (80034c8 <_sbrk+0x64>)
 8003488:	681a      	ldr	r2, [r3, #0]
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	4413      	add	r3, r2
 800348e:	693a      	ldr	r2, [r7, #16]
 8003490:	429a      	cmp	r2, r3
 8003492:	d207      	bcs.n	80034a4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003494:	f004 f960 	bl	8007758 <__errno>
 8003498:	4603      	mov	r3, r0
 800349a:	220c      	movs	r2, #12
 800349c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800349e:	f04f 33ff 	mov.w	r3, #4294967295
 80034a2:	e009      	b.n	80034b8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80034a4:	4b08      	ldr	r3, [pc, #32]	@ (80034c8 <_sbrk+0x64>)
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80034aa:	4b07      	ldr	r3, [pc, #28]	@ (80034c8 <_sbrk+0x64>)
 80034ac:	681a      	ldr	r2, [r3, #0]
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	4413      	add	r3, r2
 80034b2:	4a05      	ldr	r2, [pc, #20]	@ (80034c8 <_sbrk+0x64>)
 80034b4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80034b6:	68fb      	ldr	r3, [r7, #12]
}
 80034b8:	4618      	mov	r0, r3
 80034ba:	3718      	adds	r7, #24
 80034bc:	46bd      	mov	sp, r7
 80034be:	bd80      	pop	{r7, pc}
 80034c0:	20005000 	.word	0x20005000
 80034c4:	00000400 	.word	0x00000400
 80034c8:	20000510 	.word	0x20000510
 80034cc:	20000668 	.word	0x20000668

080034d0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80034d0:	b480      	push	{r7}
 80034d2:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80034d4:	bf00      	nop
 80034d6:	46bd      	mov	sp, r7
 80034d8:	bc80      	pop	{r7}
 80034da:	4770      	bx	lr

080034dc <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 80034dc:	f7ff fff8 	bl	80034d0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80034e0:	480b      	ldr	r0, [pc, #44]	@ (8003510 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80034e2:	490c      	ldr	r1, [pc, #48]	@ (8003514 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80034e4:	4a0c      	ldr	r2, [pc, #48]	@ (8003518 <LoopFillZerobss+0x16>)
  movs r3, #0
 80034e6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80034e8:	e002      	b.n	80034f0 <LoopCopyDataInit>

080034ea <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80034ea:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80034ec:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80034ee:	3304      	adds	r3, #4

080034f0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80034f0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80034f2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80034f4:	d3f9      	bcc.n	80034ea <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80034f6:	4a09      	ldr	r2, [pc, #36]	@ (800351c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80034f8:	4c09      	ldr	r4, [pc, #36]	@ (8003520 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80034fa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80034fc:	e001      	b.n	8003502 <LoopFillZerobss>

080034fe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80034fe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003500:	3204      	adds	r2, #4

08003502 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003502:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003504:	d3fb      	bcc.n	80034fe <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003506:	f004 f92d 	bl	8007764 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800350a:	f7ff f865 	bl	80025d8 <main>
  bx lr
 800350e:	4770      	bx	lr
  ldr r0, =_sdata
 8003510:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003514:	20000228 	.word	0x20000228
  ldr r2, =_sidata
 8003518:	0800b434 	.word	0x0800b434
  ldr r2, =_sbss
 800351c:	20000228 	.word	0x20000228
  ldr r4, =_ebss
 8003520:	20000664 	.word	0x20000664

08003524 <CAN1_RX1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003524:	e7fe      	b.n	8003524 <CAN1_RX1_IRQHandler>
	...

08003528 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003528:	b580      	push	{r7, lr}
 800352a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800352c:	4b08      	ldr	r3, [pc, #32]	@ (8003550 <HAL_Init+0x28>)
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	4a07      	ldr	r2, [pc, #28]	@ (8003550 <HAL_Init+0x28>)
 8003532:	f043 0310 	orr.w	r3, r3, #16
 8003536:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003538:	2003      	movs	r0, #3
 800353a:	f000 fdd9 	bl	80040f0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800353e:	200f      	movs	r0, #15
 8003540:	f000 f808 	bl	8003554 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003544:	f7ff fc7c 	bl	8002e40 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003548:	2300      	movs	r3, #0
}
 800354a:	4618      	mov	r0, r3
 800354c:	bd80      	pop	{r7, pc}
 800354e:	bf00      	nop
 8003550:	40022000 	.word	0x40022000

08003554 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003554:	b580      	push	{r7, lr}
 8003556:	b082      	sub	sp, #8
 8003558:	af00      	add	r7, sp, #0
 800355a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800355c:	4b12      	ldr	r3, [pc, #72]	@ (80035a8 <HAL_InitTick+0x54>)
 800355e:	681a      	ldr	r2, [r3, #0]
 8003560:	4b12      	ldr	r3, [pc, #72]	@ (80035ac <HAL_InitTick+0x58>)
 8003562:	781b      	ldrb	r3, [r3, #0]
 8003564:	4619      	mov	r1, r3
 8003566:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800356a:	fbb3 f3f1 	udiv	r3, r3, r1
 800356e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003572:	4618      	mov	r0, r3
 8003574:	f000 fdf1 	bl	800415a <HAL_SYSTICK_Config>
 8003578:	4603      	mov	r3, r0
 800357a:	2b00      	cmp	r3, #0
 800357c:	d001      	beq.n	8003582 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800357e:	2301      	movs	r3, #1
 8003580:	e00e      	b.n	80035a0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	2b0f      	cmp	r3, #15
 8003586:	d80a      	bhi.n	800359e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003588:	2200      	movs	r2, #0
 800358a:	6879      	ldr	r1, [r7, #4]
 800358c:	f04f 30ff 	mov.w	r0, #4294967295
 8003590:	f000 fdb9 	bl	8004106 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003594:	4a06      	ldr	r2, [pc, #24]	@ (80035b0 <HAL_InitTick+0x5c>)
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800359a:	2300      	movs	r3, #0
 800359c:	e000      	b.n	80035a0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800359e:	2301      	movs	r3, #1
}
 80035a0:	4618      	mov	r0, r3
 80035a2:	3708      	adds	r7, #8
 80035a4:	46bd      	mov	sp, r7
 80035a6:	bd80      	pop	{r7, pc}
 80035a8:	20000054 	.word	0x20000054
 80035ac:	2000005c 	.word	0x2000005c
 80035b0:	20000058 	.word	0x20000058

080035b4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80035b4:	b480      	push	{r7}
 80035b6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80035b8:	4b05      	ldr	r3, [pc, #20]	@ (80035d0 <HAL_IncTick+0x1c>)
 80035ba:	781b      	ldrb	r3, [r3, #0]
 80035bc:	461a      	mov	r2, r3
 80035be:	4b05      	ldr	r3, [pc, #20]	@ (80035d4 <HAL_IncTick+0x20>)
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	4413      	add	r3, r2
 80035c4:	4a03      	ldr	r2, [pc, #12]	@ (80035d4 <HAL_IncTick+0x20>)
 80035c6:	6013      	str	r3, [r2, #0]
}
 80035c8:	bf00      	nop
 80035ca:	46bd      	mov	sp, r7
 80035cc:	bc80      	pop	{r7}
 80035ce:	4770      	bx	lr
 80035d0:	2000005c 	.word	0x2000005c
 80035d4:	20000514 	.word	0x20000514

080035d8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80035d8:	b480      	push	{r7}
 80035da:	af00      	add	r7, sp, #0
  return uwTick;
 80035dc:	4b02      	ldr	r3, [pc, #8]	@ (80035e8 <HAL_GetTick+0x10>)
 80035de:	681b      	ldr	r3, [r3, #0]
}
 80035e0:	4618      	mov	r0, r3
 80035e2:	46bd      	mov	sp, r7
 80035e4:	bc80      	pop	{r7}
 80035e6:	4770      	bx	lr
 80035e8:	20000514 	.word	0x20000514

080035ec <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80035ec:	b580      	push	{r7, lr}
 80035ee:	b084      	sub	sp, #16
 80035f0:	af00      	add	r7, sp, #0
 80035f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80035f4:	f7ff fff0 	bl	80035d8 <HAL_GetTick>
 80035f8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80035fe:	68fb      	ldr	r3, [r7, #12]
 8003600:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003604:	d005      	beq.n	8003612 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003606:	4b0a      	ldr	r3, [pc, #40]	@ (8003630 <HAL_Delay+0x44>)
 8003608:	781b      	ldrb	r3, [r3, #0]
 800360a:	461a      	mov	r2, r3
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	4413      	add	r3, r2
 8003610:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003612:	bf00      	nop
 8003614:	f7ff ffe0 	bl	80035d8 <HAL_GetTick>
 8003618:	4602      	mov	r2, r0
 800361a:	68bb      	ldr	r3, [r7, #8]
 800361c:	1ad3      	subs	r3, r2, r3
 800361e:	68fa      	ldr	r2, [r7, #12]
 8003620:	429a      	cmp	r2, r3
 8003622:	d8f7      	bhi.n	8003614 <HAL_Delay+0x28>
  {
  }
}
 8003624:	bf00      	nop
 8003626:	bf00      	nop
 8003628:	3710      	adds	r7, #16
 800362a:	46bd      	mov	sp, r7
 800362c:	bd80      	pop	{r7, pc}
 800362e:	bf00      	nop
 8003630:	2000005c 	.word	0x2000005c

08003634 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003634:	b580      	push	{r7, lr}
 8003636:	b086      	sub	sp, #24
 8003638:	af00      	add	r7, sp, #0
 800363a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800363c:	2300      	movs	r3, #0
 800363e:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8003640:	2300      	movs	r3, #0
 8003642:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8003644:	2300      	movs	r3, #0
 8003646:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8003648:	2300      	movs	r3, #0
 800364a:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	2b00      	cmp	r3, #0
 8003650:	d101      	bne.n	8003656 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8003652:	2301      	movs	r3, #1
 8003654:	e0be      	b.n	80037d4 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	689b      	ldr	r3, [r3, #8]
 800365a:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003660:	2b00      	cmp	r3, #0
 8003662:	d109      	bne.n	8003678 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	2200      	movs	r2, #0
 8003668:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	2200      	movs	r2, #0
 800366e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003672:	6878      	ldr	r0, [r7, #4]
 8003674:	f7ff fc16 	bl	8002ea4 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8003678:	6878      	ldr	r0, [r7, #4]
 800367a:	f000 fbbd 	bl	8003df8 <ADC_ConversionStop_Disable>
 800367e:	4603      	mov	r3, r0
 8003680:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003686:	f003 0310 	and.w	r3, r3, #16
 800368a:	2b00      	cmp	r3, #0
 800368c:	f040 8099 	bne.w	80037c2 <HAL_ADC_Init+0x18e>
 8003690:	7dfb      	ldrb	r3, [r7, #23]
 8003692:	2b00      	cmp	r3, #0
 8003694:	f040 8095 	bne.w	80037c2 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800369c:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80036a0:	f023 0302 	bic.w	r3, r3, #2
 80036a4:	f043 0202 	orr.w	r2, r3, #2
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80036b4:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	7b1b      	ldrb	r3, [r3, #12]
 80036ba:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80036bc:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80036be:	68ba      	ldr	r2, [r7, #8]
 80036c0:	4313      	orrs	r3, r2
 80036c2:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	689b      	ldr	r3, [r3, #8]
 80036c8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80036cc:	d003      	beq.n	80036d6 <HAL_ADC_Init+0xa2>
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	689b      	ldr	r3, [r3, #8]
 80036d2:	2b01      	cmp	r3, #1
 80036d4:	d102      	bne.n	80036dc <HAL_ADC_Init+0xa8>
 80036d6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80036da:	e000      	b.n	80036de <HAL_ADC_Init+0xaa>
 80036dc:	2300      	movs	r3, #0
 80036de:	693a      	ldr	r2, [r7, #16]
 80036e0:	4313      	orrs	r3, r2
 80036e2:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	7d1b      	ldrb	r3, [r3, #20]
 80036e8:	2b01      	cmp	r3, #1
 80036ea:	d119      	bne.n	8003720 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	7b1b      	ldrb	r3, [r3, #12]
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d109      	bne.n	8003708 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	699b      	ldr	r3, [r3, #24]
 80036f8:	3b01      	subs	r3, #1
 80036fa:	035a      	lsls	r2, r3, #13
 80036fc:	693b      	ldr	r3, [r7, #16]
 80036fe:	4313      	orrs	r3, r2
 8003700:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8003704:	613b      	str	r3, [r7, #16]
 8003706:	e00b      	b.n	8003720 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800370c:	f043 0220 	orr.w	r2, r3, #32
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003718:	f043 0201 	orr.w	r2, r3, #1
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	685b      	ldr	r3, [r3, #4]
 8003726:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	693a      	ldr	r2, [r7, #16]
 8003730:	430a      	orrs	r2, r1
 8003732:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	689a      	ldr	r2, [r3, #8]
 800373a:	4b28      	ldr	r3, [pc, #160]	@ (80037dc <HAL_ADC_Init+0x1a8>)
 800373c:	4013      	ands	r3, r2
 800373e:	687a      	ldr	r2, [r7, #4]
 8003740:	6812      	ldr	r2, [r2, #0]
 8003742:	68b9      	ldr	r1, [r7, #8]
 8003744:	430b      	orrs	r3, r1
 8003746:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	689b      	ldr	r3, [r3, #8]
 800374c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003750:	d003      	beq.n	800375a <HAL_ADC_Init+0x126>
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	689b      	ldr	r3, [r3, #8]
 8003756:	2b01      	cmp	r3, #1
 8003758:	d104      	bne.n	8003764 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	691b      	ldr	r3, [r3, #16]
 800375e:	3b01      	subs	r3, #1
 8003760:	051b      	lsls	r3, r3, #20
 8003762:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800376a:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	68fa      	ldr	r2, [r7, #12]
 8003774:	430a      	orrs	r2, r1
 8003776:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	689a      	ldr	r2, [r3, #8]
 800377e:	4b18      	ldr	r3, [pc, #96]	@ (80037e0 <HAL_ADC_Init+0x1ac>)
 8003780:	4013      	ands	r3, r2
 8003782:	68ba      	ldr	r2, [r7, #8]
 8003784:	429a      	cmp	r2, r3
 8003786:	d10b      	bne.n	80037a0 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	2200      	movs	r2, #0
 800378c:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003792:	f023 0303 	bic.w	r3, r3, #3
 8003796:	f043 0201 	orr.w	r2, r3, #1
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800379e:	e018      	b.n	80037d2 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037a4:	f023 0312 	bic.w	r3, r3, #18
 80037a8:	f043 0210 	orr.w	r2, r3, #16
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037b4:	f043 0201 	orr.w	r2, r3, #1
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 80037bc:	2301      	movs	r3, #1
 80037be:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80037c0:	e007      	b.n	80037d2 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037c6:	f043 0210 	orr.w	r2, r3, #16
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 80037ce:	2301      	movs	r3, #1
 80037d0:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80037d2:	7dfb      	ldrb	r3, [r7, #23]
}
 80037d4:	4618      	mov	r0, r3
 80037d6:	3718      	adds	r7, #24
 80037d8:	46bd      	mov	sp, r7
 80037da:	bd80      	pop	{r7, pc}
 80037dc:	ffe1f7fd 	.word	0xffe1f7fd
 80037e0:	ff1f0efe 	.word	0xff1f0efe

080037e4 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 80037e4:	b580      	push	{r7, lr}
 80037e6:	b086      	sub	sp, #24
 80037e8:	af00      	add	r7, sp, #0
 80037ea:	60f8      	str	r0, [r7, #12]
 80037ec:	60b9      	str	r1, [r7, #8]
 80037ee:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80037f0:	2300      	movs	r3, #0
 80037f2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	4a64      	ldr	r2, [pc, #400]	@ (800398c <HAL_ADC_Start_DMA+0x1a8>)
 80037fa:	4293      	cmp	r3, r2
 80037fc:	d004      	beq.n	8003808 <HAL_ADC_Start_DMA+0x24>
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	4a63      	ldr	r2, [pc, #396]	@ (8003990 <HAL_ADC_Start_DMA+0x1ac>)
 8003804:	4293      	cmp	r3, r2
 8003806:	d106      	bne.n	8003816 <HAL_ADC_Start_DMA+0x32>
 8003808:	4b60      	ldr	r3, [pc, #384]	@ (800398c <HAL_ADC_Start_DMA+0x1a8>)
 800380a:	685b      	ldr	r3, [r3, #4]
 800380c:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8003810:	2b00      	cmp	r3, #0
 8003812:	f040 80b3 	bne.w	800397c <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800381c:	2b01      	cmp	r3, #1
 800381e:	d101      	bne.n	8003824 <HAL_ADC_Start_DMA+0x40>
 8003820:	2302      	movs	r3, #2
 8003822:	e0ae      	b.n	8003982 <HAL_ADC_Start_DMA+0x19e>
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	2201      	movs	r2, #1
 8003828:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 800382c:	68f8      	ldr	r0, [r7, #12]
 800382e:	f000 fa89 	bl	8003d44 <ADC_Enable>
 8003832:	4603      	mov	r3, r0
 8003834:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8003836:	7dfb      	ldrb	r3, [r7, #23]
 8003838:	2b00      	cmp	r3, #0
 800383a:	f040 809a 	bne.w	8003972 <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003842:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003846:	f023 0301 	bic.w	r3, r3, #1
 800384a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8003852:	68fb      	ldr	r3, [r7, #12]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	4a4e      	ldr	r2, [pc, #312]	@ (8003990 <HAL_ADC_Start_DMA+0x1ac>)
 8003858:	4293      	cmp	r3, r2
 800385a:	d105      	bne.n	8003868 <HAL_ADC_Start_DMA+0x84>
 800385c:	4b4b      	ldr	r3, [pc, #300]	@ (800398c <HAL_ADC_Start_DMA+0x1a8>)
 800385e:	685b      	ldr	r3, [r3, #4]
 8003860:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8003864:	2b00      	cmp	r3, #0
 8003866:	d115      	bne.n	8003894 <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800386c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	685b      	ldr	r3, [r3, #4]
 800387a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800387e:	2b00      	cmp	r3, #0
 8003880:	d026      	beq.n	80038d0 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003886:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800388a:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003892:	e01d      	b.n	80038d0 <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003894:	68fb      	ldr	r3, [r7, #12]
 8003896:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003898:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	4a39      	ldr	r2, [pc, #228]	@ (800398c <HAL_ADC_Start_DMA+0x1a8>)
 80038a6:	4293      	cmp	r3, r2
 80038a8:	d004      	beq.n	80038b4 <HAL_ADC_Start_DMA+0xd0>
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	4a38      	ldr	r2, [pc, #224]	@ (8003990 <HAL_ADC_Start_DMA+0x1ac>)
 80038b0:	4293      	cmp	r3, r2
 80038b2:	d10d      	bne.n	80038d0 <HAL_ADC_Start_DMA+0xec>
 80038b4:	4b35      	ldr	r3, [pc, #212]	@ (800398c <HAL_ADC_Start_DMA+0x1a8>)
 80038b6:	685b      	ldr	r3, [r3, #4]
 80038b8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d007      	beq.n	80038d0 <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80038c4:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80038c8:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80038d4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d006      	beq.n	80038ea <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80038e0:	f023 0206 	bic.w	r2, r3, #6
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	62da      	str	r2, [r3, #44]	@ 0x2c
 80038e8:	e002      	b.n	80038f0 <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 80038ea:	68fb      	ldr	r3, [r7, #12]
 80038ec:	2200      	movs	r2, #0
 80038ee:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	2200      	movs	r2, #0
 80038f4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	6a1b      	ldr	r3, [r3, #32]
 80038fc:	4a25      	ldr	r2, [pc, #148]	@ (8003994 <HAL_ADC_Start_DMA+0x1b0>)
 80038fe:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	6a1b      	ldr	r3, [r3, #32]
 8003904:	4a24      	ldr	r2, [pc, #144]	@ (8003998 <HAL_ADC_Start_DMA+0x1b4>)
 8003906:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	6a1b      	ldr	r3, [r3, #32]
 800390c:	4a23      	ldr	r2, [pc, #140]	@ (800399c <HAL_ADC_Start_DMA+0x1b8>)
 800390e:	631a      	str	r2, [r3, #48]	@ 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	f06f 0202 	mvn.w	r2, #2
 8003918:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	689a      	ldr	r2, [r3, #8]
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003928:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	6a18      	ldr	r0, [r3, #32]
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	334c      	adds	r3, #76	@ 0x4c
 8003934:	4619      	mov	r1, r3
 8003936:	68ba      	ldr	r2, [r7, #8]
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	f000 fc75 	bl	8004228 <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	689b      	ldr	r3, [r3, #8]
 8003944:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8003948:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 800394c:	d108      	bne.n	8003960 <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	689a      	ldr	r2, [r3, #8]
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 800395c:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 800395e:	e00f      	b.n	8003980 <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	689a      	ldr	r2, [r3, #8]
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 800396e:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 8003970:	e006      	b.n	8003980 <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	2200      	movs	r2, #0
 8003976:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    if (tmp_hal_status == HAL_OK)
 800397a:	e001      	b.n	8003980 <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 800397c:	2301      	movs	r3, #1
 800397e:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8003980:	7dfb      	ldrb	r3, [r7, #23]
}
 8003982:	4618      	mov	r0, r3
 8003984:	3718      	adds	r7, #24
 8003986:	46bd      	mov	sp, r7
 8003988:	bd80      	pop	{r7, pc}
 800398a:	bf00      	nop
 800398c:	40012400 	.word	0x40012400
 8003990:	40012800 	.word	0x40012800
 8003994:	08003e7b 	.word	0x08003e7b
 8003998:	08003ef7 	.word	0x08003ef7
 800399c:	08003f13 	.word	0x08003f13

080039a0 <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request  
  * @param  hadc: ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 80039a0:	b580      	push	{r7, lr}
 80039a2:	b084      	sub	sp, #16
 80039a4:	af00      	add	r7, sp, #0
 80039a6:	6078      	str	r0, [r7, #4]
  uint32_t tmp_sr = hadc->Instance->SR;
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	685b      	ldr	r3, [r3, #4]
 80039b6:	60bb      	str	r3, [r7, #8]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if((tmp_cr1 & ADC_IT_EOC) == ADC_IT_EOC)
 80039b8:	68bb      	ldr	r3, [r7, #8]
 80039ba:	f003 0320 	and.w	r3, r3, #32
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d03e      	beq.n	8003a40 <HAL_ADC_IRQHandler+0xa0>
  {
    if((tmp_sr & ADC_FLAG_EOC) == ADC_FLAG_EOC)
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	f003 0302 	and.w	r3, r3, #2
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d039      	beq.n	8003a40 <HAL_ADC_IRQHandler+0xa0>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039d0:	f003 0310 	and.w	r3, r3, #16
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d105      	bne.n	80039e4 <HAL_ADC_IRQHandler+0x44>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039dc:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	689b      	ldr	r3, [r3, #8]
 80039ea:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 80039ee:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 80039f2:	d11d      	bne.n	8003a30 <HAL_ADC_IRQHandler+0x90>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	7b1b      	ldrb	r3, [r3, #12]
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d119      	bne.n	8003a30 <HAL_ADC_IRQHandler+0x90>
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	685a      	ldr	r2, [r3, #4]
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	f022 0220 	bic.w	r2, r2, #32
 8003a0a:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a10:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	629a      	str	r2, [r3, #40]	@ 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a1c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d105      	bne.n	8003a30 <HAL_ADC_IRQHandler+0x90>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a28:	f043 0201 	orr.w	r2, r3, #1
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8003a30:	6878      	ldr	r0, [r7, #4]
 8003a32:	f7fe f923 	bl	8001c7c <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	f06f 0212 	mvn.w	r2, #18
 8003a3e:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if((tmp_cr1 & ADC_IT_JEOC) == ADC_IT_JEOC)
 8003a40:	68bb      	ldr	r3, [r7, #8]
 8003a42:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d04d      	beq.n	8003ae6 <HAL_ADC_IRQHandler+0x146>
  {
    if((tmp_sr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC)
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	f003 0304 	and.w	r3, r3, #4
 8003a50:	2b00      	cmp	r3, #0
 8003a52:	d048      	beq.n	8003ae6 <HAL_ADC_IRQHandler+0x146>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a58:	f003 0310 	and.w	r3, r3, #16
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d105      	bne.n	8003a6c <HAL_ADC_IRQHandler+0xcc>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a64:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	629a      	str	r2, [r3, #40]	@ 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	689b      	ldr	r3, [r3, #8]
 8003a72:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8003a76:	f5b3 4fe0 	cmp.w	r3, #28672	@ 0x7000
 8003a7a:	d012      	beq.n	8003aa2 <HAL_ADC_IRQHandler+0x102>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	685b      	ldr	r3, [r3, #4]
 8003a82:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d125      	bne.n	8003ad6 <HAL_ADC_IRQHandler+0x136>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	689b      	ldr	r3, [r3, #8]
 8003a90:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8003a94:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8003a98:	d11d      	bne.n	8003ad6 <HAL_ADC_IRQHandler+0x136>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	7b1b      	ldrb	r3, [r3, #12]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d119      	bne.n	8003ad6 <HAL_ADC_IRQHandler+0x136>
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	685a      	ldr	r2, [r3, #4]
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003ab0:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ab6:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	629a      	str	r2, [r3, #40]	@ 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ac2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d105      	bne.n	8003ad6 <HAL_ADC_IRQHandler+0x136>
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ace:	f043 0201 	orr.w	r2, r3, #1
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8003ad6:	6878      	ldr	r0, [r7, #4]
 8003ad8:	f000 fa35 	bl	8003f46 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	f06f 020c 	mvn.w	r2, #12
 8003ae4:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if((tmp_cr1 & ADC_IT_AWD) == ADC_IT_AWD)
 8003ae6:	68bb      	ldr	r3, [r7, #8]
 8003ae8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	d012      	beq.n	8003b16 <HAL_ADC_IRQHandler+0x176>
  {
    if((tmp_sr & ADC_FLAG_AWD) == ADC_FLAG_AWD)
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	f003 0301 	and.w	r3, r3, #1
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d00d      	beq.n	8003b16 <HAL_ADC_IRQHandler+0x176>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003afe:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8003b06:	6878      	ldr	r0, [r7, #4]
 8003b08:	f000 f812 	bl	8003b30 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	f06f 0201 	mvn.w	r2, #1
 8003b14:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 8003b16:	bf00      	nop
 8003b18:	3710      	adds	r7, #16
 8003b1a:	46bd      	mov	sp, r7
 8003b1c:	bd80      	pop	{r7, pc}

08003b1e <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003b1e:	b480      	push	{r7}
 8003b20:	b083      	sub	sp, #12
 8003b22:	af00      	add	r7, sp, #0
 8003b24:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8003b26:	bf00      	nop
 8003b28:	370c      	adds	r7, #12
 8003b2a:	46bd      	mov	sp, r7
 8003b2c:	bc80      	pop	{r7}
 8003b2e:	4770      	bx	lr

08003b30 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8003b30:	b480      	push	{r7}
 8003b32:	b083      	sub	sp, #12
 8003b34:	af00      	add	r7, sp, #0
 8003b36:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8003b38:	bf00      	nop
 8003b3a:	370c      	adds	r7, #12
 8003b3c:	46bd      	mov	sp, r7
 8003b3e:	bc80      	pop	{r7}
 8003b40:	4770      	bx	lr

08003b42 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8003b42:	b480      	push	{r7}
 8003b44:	b083      	sub	sp, #12
 8003b46:	af00      	add	r7, sp, #0
 8003b48:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8003b4a:	bf00      	nop
 8003b4c:	370c      	adds	r7, #12
 8003b4e:	46bd      	mov	sp, r7
 8003b50:	bc80      	pop	{r7}
 8003b52:	4770      	bx	lr

08003b54 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8003b54:	b480      	push	{r7}
 8003b56:	b085      	sub	sp, #20
 8003b58:	af00      	add	r7, sp, #0
 8003b5a:	6078      	str	r0, [r7, #4]
 8003b5c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003b5e:	2300      	movs	r3, #0
 8003b60:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8003b62:	2300      	movs	r3, #0
 8003b64:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003b6c:	2b01      	cmp	r3, #1
 8003b6e:	d101      	bne.n	8003b74 <HAL_ADC_ConfigChannel+0x20>
 8003b70:	2302      	movs	r3, #2
 8003b72:	e0dc      	b.n	8003d2e <HAL_ADC_ConfigChannel+0x1da>
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	2201      	movs	r2, #1
 8003b78:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8003b7c:	683b      	ldr	r3, [r7, #0]
 8003b7e:	685b      	ldr	r3, [r3, #4]
 8003b80:	2b06      	cmp	r3, #6
 8003b82:	d81c      	bhi.n	8003bbe <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8003b8a:	683b      	ldr	r3, [r7, #0]
 8003b8c:	685a      	ldr	r2, [r3, #4]
 8003b8e:	4613      	mov	r3, r2
 8003b90:	009b      	lsls	r3, r3, #2
 8003b92:	4413      	add	r3, r2
 8003b94:	3b05      	subs	r3, #5
 8003b96:	221f      	movs	r2, #31
 8003b98:	fa02 f303 	lsl.w	r3, r2, r3
 8003b9c:	43db      	mvns	r3, r3
 8003b9e:	4019      	ands	r1, r3
 8003ba0:	683b      	ldr	r3, [r7, #0]
 8003ba2:	6818      	ldr	r0, [r3, #0]
 8003ba4:	683b      	ldr	r3, [r7, #0]
 8003ba6:	685a      	ldr	r2, [r3, #4]
 8003ba8:	4613      	mov	r3, r2
 8003baa:	009b      	lsls	r3, r3, #2
 8003bac:	4413      	add	r3, r2
 8003bae:	3b05      	subs	r3, #5
 8003bb0:	fa00 f203 	lsl.w	r2, r0, r3
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	430a      	orrs	r2, r1
 8003bba:	635a      	str	r2, [r3, #52]	@ 0x34
 8003bbc:	e03c      	b.n	8003c38 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8003bbe:	683b      	ldr	r3, [r7, #0]
 8003bc0:	685b      	ldr	r3, [r3, #4]
 8003bc2:	2b0c      	cmp	r3, #12
 8003bc4:	d81c      	bhi.n	8003c00 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003bcc:	683b      	ldr	r3, [r7, #0]
 8003bce:	685a      	ldr	r2, [r3, #4]
 8003bd0:	4613      	mov	r3, r2
 8003bd2:	009b      	lsls	r3, r3, #2
 8003bd4:	4413      	add	r3, r2
 8003bd6:	3b23      	subs	r3, #35	@ 0x23
 8003bd8:	221f      	movs	r2, #31
 8003bda:	fa02 f303 	lsl.w	r3, r2, r3
 8003bde:	43db      	mvns	r3, r3
 8003be0:	4019      	ands	r1, r3
 8003be2:	683b      	ldr	r3, [r7, #0]
 8003be4:	6818      	ldr	r0, [r3, #0]
 8003be6:	683b      	ldr	r3, [r7, #0]
 8003be8:	685a      	ldr	r2, [r3, #4]
 8003bea:	4613      	mov	r3, r2
 8003bec:	009b      	lsls	r3, r3, #2
 8003bee:	4413      	add	r3, r2
 8003bf0:	3b23      	subs	r3, #35	@ 0x23
 8003bf2:	fa00 f203 	lsl.w	r2, r0, r3
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	430a      	orrs	r2, r1
 8003bfc:	631a      	str	r2, [r3, #48]	@ 0x30
 8003bfe:	e01b      	b.n	8003c38 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003c06:	683b      	ldr	r3, [r7, #0]
 8003c08:	685a      	ldr	r2, [r3, #4]
 8003c0a:	4613      	mov	r3, r2
 8003c0c:	009b      	lsls	r3, r3, #2
 8003c0e:	4413      	add	r3, r2
 8003c10:	3b41      	subs	r3, #65	@ 0x41
 8003c12:	221f      	movs	r2, #31
 8003c14:	fa02 f303 	lsl.w	r3, r2, r3
 8003c18:	43db      	mvns	r3, r3
 8003c1a:	4019      	ands	r1, r3
 8003c1c:	683b      	ldr	r3, [r7, #0]
 8003c1e:	6818      	ldr	r0, [r3, #0]
 8003c20:	683b      	ldr	r3, [r7, #0]
 8003c22:	685a      	ldr	r2, [r3, #4]
 8003c24:	4613      	mov	r3, r2
 8003c26:	009b      	lsls	r3, r3, #2
 8003c28:	4413      	add	r3, r2
 8003c2a:	3b41      	subs	r3, #65	@ 0x41
 8003c2c:	fa00 f203 	lsl.w	r2, r0, r3
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	430a      	orrs	r2, r1
 8003c36:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8003c38:	683b      	ldr	r3, [r7, #0]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	2b09      	cmp	r3, #9
 8003c3e:	d91c      	bls.n	8003c7a <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	68d9      	ldr	r1, [r3, #12]
 8003c46:	683b      	ldr	r3, [r7, #0]
 8003c48:	681a      	ldr	r2, [r3, #0]
 8003c4a:	4613      	mov	r3, r2
 8003c4c:	005b      	lsls	r3, r3, #1
 8003c4e:	4413      	add	r3, r2
 8003c50:	3b1e      	subs	r3, #30
 8003c52:	2207      	movs	r2, #7
 8003c54:	fa02 f303 	lsl.w	r3, r2, r3
 8003c58:	43db      	mvns	r3, r3
 8003c5a:	4019      	ands	r1, r3
 8003c5c:	683b      	ldr	r3, [r7, #0]
 8003c5e:	6898      	ldr	r0, [r3, #8]
 8003c60:	683b      	ldr	r3, [r7, #0]
 8003c62:	681a      	ldr	r2, [r3, #0]
 8003c64:	4613      	mov	r3, r2
 8003c66:	005b      	lsls	r3, r3, #1
 8003c68:	4413      	add	r3, r2
 8003c6a:	3b1e      	subs	r3, #30
 8003c6c:	fa00 f203 	lsl.w	r2, r0, r3
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	430a      	orrs	r2, r1
 8003c76:	60da      	str	r2, [r3, #12]
 8003c78:	e019      	b.n	8003cae <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	6919      	ldr	r1, [r3, #16]
 8003c80:	683b      	ldr	r3, [r7, #0]
 8003c82:	681a      	ldr	r2, [r3, #0]
 8003c84:	4613      	mov	r3, r2
 8003c86:	005b      	lsls	r3, r3, #1
 8003c88:	4413      	add	r3, r2
 8003c8a:	2207      	movs	r2, #7
 8003c8c:	fa02 f303 	lsl.w	r3, r2, r3
 8003c90:	43db      	mvns	r3, r3
 8003c92:	4019      	ands	r1, r3
 8003c94:	683b      	ldr	r3, [r7, #0]
 8003c96:	6898      	ldr	r0, [r3, #8]
 8003c98:	683b      	ldr	r3, [r7, #0]
 8003c9a:	681a      	ldr	r2, [r3, #0]
 8003c9c:	4613      	mov	r3, r2
 8003c9e:	005b      	lsls	r3, r3, #1
 8003ca0:	4413      	add	r3, r2
 8003ca2:	fa00 f203 	lsl.w	r2, r0, r3
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	430a      	orrs	r2, r1
 8003cac:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8003cae:	683b      	ldr	r3, [r7, #0]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	2b10      	cmp	r3, #16
 8003cb4:	d003      	beq.n	8003cbe <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8003cb6:	683b      	ldr	r3, [r7, #0]
 8003cb8:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8003cba:	2b11      	cmp	r3, #17
 8003cbc:	d132      	bne.n	8003d24 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	4a1d      	ldr	r2, [pc, #116]	@ (8003d38 <HAL_ADC_ConfigChannel+0x1e4>)
 8003cc4:	4293      	cmp	r3, r2
 8003cc6:	d125      	bne.n	8003d14 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	689b      	ldr	r3, [r3, #8]
 8003cce:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d126      	bne.n	8003d24 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	689a      	ldr	r2, [r3, #8]
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8003ce4:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003ce6:	683b      	ldr	r3, [r7, #0]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	2b10      	cmp	r3, #16
 8003cec:	d11a      	bne.n	8003d24 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8003cee:	4b13      	ldr	r3, [pc, #76]	@ (8003d3c <HAL_ADC_ConfigChannel+0x1e8>)
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	4a13      	ldr	r2, [pc, #76]	@ (8003d40 <HAL_ADC_ConfigChannel+0x1ec>)
 8003cf4:	fba2 2303 	umull	r2, r3, r2, r3
 8003cf8:	0c9a      	lsrs	r2, r3, #18
 8003cfa:	4613      	mov	r3, r2
 8003cfc:	009b      	lsls	r3, r3, #2
 8003cfe:	4413      	add	r3, r2
 8003d00:	005b      	lsls	r3, r3, #1
 8003d02:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003d04:	e002      	b.n	8003d0c <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8003d06:	68bb      	ldr	r3, [r7, #8]
 8003d08:	3b01      	subs	r3, #1
 8003d0a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8003d0c:	68bb      	ldr	r3, [r7, #8]
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d1f9      	bne.n	8003d06 <HAL_ADC_ConfigChannel+0x1b2>
 8003d12:	e007      	b.n	8003d24 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003d14:	687b      	ldr	r3, [r7, #4]
 8003d16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d18:	f043 0220 	orr.w	r2, r3, #32
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8003d20:	2301      	movs	r3, #1
 8003d22:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	2200      	movs	r2, #0
 8003d28:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8003d2c:	7bfb      	ldrb	r3, [r7, #15]
}
 8003d2e:	4618      	mov	r0, r3
 8003d30:	3714      	adds	r7, #20
 8003d32:	46bd      	mov	sp, r7
 8003d34:	bc80      	pop	{r7}
 8003d36:	4770      	bx	lr
 8003d38:	40012400 	.word	0x40012400
 8003d3c:	20000054 	.word	0x20000054
 8003d40:	431bde83 	.word	0x431bde83

08003d44 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8003d44:	b580      	push	{r7, lr}
 8003d46:	b084      	sub	sp, #16
 8003d48:	af00      	add	r7, sp, #0
 8003d4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003d4c:	2300      	movs	r3, #0
 8003d4e:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8003d50:	2300      	movs	r3, #0
 8003d52:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	689b      	ldr	r3, [r3, #8]
 8003d5a:	f003 0301 	and.w	r3, r3, #1
 8003d5e:	2b01      	cmp	r3, #1
 8003d60:	d040      	beq.n	8003de4 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	689a      	ldr	r2, [r3, #8]
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	f042 0201 	orr.w	r2, r2, #1
 8003d70:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8003d72:	4b1f      	ldr	r3, [pc, #124]	@ (8003df0 <ADC_Enable+0xac>)
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	4a1f      	ldr	r2, [pc, #124]	@ (8003df4 <ADC_Enable+0xb0>)
 8003d78:	fba2 2303 	umull	r2, r3, r2, r3
 8003d7c:	0c9b      	lsrs	r3, r3, #18
 8003d7e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8003d80:	e002      	b.n	8003d88 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8003d82:	68bb      	ldr	r3, [r7, #8]
 8003d84:	3b01      	subs	r3, #1
 8003d86:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8003d88:	68bb      	ldr	r3, [r7, #8]
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d1f9      	bne.n	8003d82 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003d8e:	f7ff fc23 	bl	80035d8 <HAL_GetTick>
 8003d92:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8003d94:	e01f      	b.n	8003dd6 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003d96:	f7ff fc1f 	bl	80035d8 <HAL_GetTick>
 8003d9a:	4602      	mov	r2, r0
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	1ad3      	subs	r3, r2, r3
 8003da0:	2b02      	cmp	r3, #2
 8003da2:	d918      	bls.n	8003dd6 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	689b      	ldr	r3, [r3, #8]
 8003daa:	f003 0301 	and.w	r3, r3, #1
 8003dae:	2b01      	cmp	r3, #1
 8003db0:	d011      	beq.n	8003dd6 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003db6:	f043 0210 	orr.w	r2, r3, #16
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003dc2:	f043 0201 	orr.w	r2, r3, #1
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	2200      	movs	r2, #0
 8003dce:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8003dd2:	2301      	movs	r3, #1
 8003dd4:	e007      	b.n	8003de6 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	689b      	ldr	r3, [r3, #8]
 8003ddc:	f003 0301 	and.w	r3, r3, #1
 8003de0:	2b01      	cmp	r3, #1
 8003de2:	d1d8      	bne.n	8003d96 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8003de4:	2300      	movs	r3, #0
}
 8003de6:	4618      	mov	r0, r3
 8003de8:	3710      	adds	r7, #16
 8003dea:	46bd      	mov	sp, r7
 8003dec:	bd80      	pop	{r7, pc}
 8003dee:	bf00      	nop
 8003df0:	20000054 	.word	0x20000054
 8003df4:	431bde83 	.word	0x431bde83

08003df8 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8003df8:	b580      	push	{r7, lr}
 8003dfa:	b084      	sub	sp, #16
 8003dfc:	af00      	add	r7, sp, #0
 8003dfe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003e00:	2300      	movs	r3, #0
 8003e02:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	689b      	ldr	r3, [r3, #8]
 8003e0a:	f003 0301 	and.w	r3, r3, #1
 8003e0e:	2b01      	cmp	r3, #1
 8003e10:	d12e      	bne.n	8003e70 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	689a      	ldr	r2, [r3, #8]
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	f022 0201 	bic.w	r2, r2, #1
 8003e20:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003e22:	f7ff fbd9 	bl	80035d8 <HAL_GetTick>
 8003e26:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8003e28:	e01b      	b.n	8003e62 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003e2a:	f7ff fbd5 	bl	80035d8 <HAL_GetTick>
 8003e2e:	4602      	mov	r2, r0
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	1ad3      	subs	r3, r2, r3
 8003e34:	2b02      	cmp	r3, #2
 8003e36:	d914      	bls.n	8003e62 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	689b      	ldr	r3, [r3, #8]
 8003e3e:	f003 0301 	and.w	r3, r3, #1
 8003e42:	2b01      	cmp	r3, #1
 8003e44:	d10d      	bne.n	8003e62 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e4a:	f043 0210 	orr.w	r2, r3, #16
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e56:	f043 0201 	orr.w	r2, r3, #1
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 8003e5e:	2301      	movs	r3, #1
 8003e60:	e007      	b.n	8003e72 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	689b      	ldr	r3, [r3, #8]
 8003e68:	f003 0301 	and.w	r3, r3, #1
 8003e6c:	2b01      	cmp	r3, #1
 8003e6e:	d0dc      	beq.n	8003e2a <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8003e70:	2300      	movs	r3, #0
}
 8003e72:	4618      	mov	r0, r3
 8003e74:	3710      	adds	r7, #16
 8003e76:	46bd      	mov	sp, r7
 8003e78:	bd80      	pop	{r7, pc}

08003e7a <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8003e7a:	b580      	push	{r7, lr}
 8003e7c:	b084      	sub	sp, #16
 8003e7e:	af00      	add	r7, sp, #0
 8003e80:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e86:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e8c:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d127      	bne.n	8003ee4 <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e98:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	629a      	str	r2, [r3, #40]	@ 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	689b      	ldr	r3, [r3, #8]
 8003ea6:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8003eaa:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8003eae:	d115      	bne.n	8003edc <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	7b1b      	ldrb	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d111      	bne.n	8003edc <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ebc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	629a      	str	r2, [r3, #40]	@ 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ec8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d105      	bne.n	8003edc <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ed4:	f043 0201 	orr.w	r2, r3, #1
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003edc:	68f8      	ldr	r0, [r7, #12]
 8003ede:	f7fd fecd 	bl	8001c7c <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8003ee2:	e004      	b.n	8003eee <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	6a1b      	ldr	r3, [r3, #32]
 8003ee8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003eea:	6878      	ldr	r0, [r7, #4]
 8003eec:	4798      	blx	r3
}
 8003eee:	bf00      	nop
 8003ef0:	3710      	adds	r7, #16
 8003ef2:	46bd      	mov	sp, r7
 8003ef4:	bd80      	pop	{r7, pc}

08003ef6 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003ef6:	b580      	push	{r7, lr}
 8003ef8:	b084      	sub	sp, #16
 8003efa:	af00      	add	r7, sp, #0
 8003efc:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f02:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003f04:	68f8      	ldr	r0, [r7, #12]
 8003f06:	f7ff fe0a 	bl	8003b1e <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003f0a:	bf00      	nop
 8003f0c:	3710      	adds	r7, #16
 8003f0e:	46bd      	mov	sp, r7
 8003f10:	bd80      	pop	{r7, pc}

08003f12 <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8003f12:	b580      	push	{r7, lr}
 8003f14:	b084      	sub	sp, #16
 8003f16:	af00      	add	r7, sp, #0
 8003f18:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f1e:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f24:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	629a      	str	r2, [r3, #40]	@ 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f30:	f043 0204 	orr.w	r2, r3, #4
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003f38:	68f8      	ldr	r0, [r7, #12]
 8003f3a:	f7ff fe02 	bl	8003b42 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003f3e:	bf00      	nop
 8003f40:	3710      	adds	r7, #16
 8003f42:	46bd      	mov	sp, r7
 8003f44:	bd80      	pop	{r7, pc}

08003f46 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8003f46:	b480      	push	{r7}
 8003f48:	b083      	sub	sp, #12
 8003f4a:	af00      	add	r7, sp, #0
 8003f4c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 8003f4e:	bf00      	nop
 8003f50:	370c      	adds	r7, #12
 8003f52:	46bd      	mov	sp, r7
 8003f54:	bc80      	pop	{r7}
 8003f56:	4770      	bx	lr

08003f58 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003f58:	b480      	push	{r7}
 8003f5a:	b085      	sub	sp, #20
 8003f5c:	af00      	add	r7, sp, #0
 8003f5e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	f003 0307 	and.w	r3, r3, #7
 8003f66:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003f68:	4b0c      	ldr	r3, [pc, #48]	@ (8003f9c <__NVIC_SetPriorityGrouping+0x44>)
 8003f6a:	68db      	ldr	r3, [r3, #12]
 8003f6c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003f6e:	68ba      	ldr	r2, [r7, #8]
 8003f70:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003f74:	4013      	ands	r3, r2
 8003f76:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8003f78:	68fb      	ldr	r3, [r7, #12]
 8003f7a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003f7c:	68bb      	ldr	r3, [r7, #8]
 8003f7e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003f80:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003f84:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003f88:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003f8a:	4a04      	ldr	r2, [pc, #16]	@ (8003f9c <__NVIC_SetPriorityGrouping+0x44>)
 8003f8c:	68bb      	ldr	r3, [r7, #8]
 8003f8e:	60d3      	str	r3, [r2, #12]
}
 8003f90:	bf00      	nop
 8003f92:	3714      	adds	r7, #20
 8003f94:	46bd      	mov	sp, r7
 8003f96:	bc80      	pop	{r7}
 8003f98:	4770      	bx	lr
 8003f9a:	bf00      	nop
 8003f9c:	e000ed00 	.word	0xe000ed00

08003fa0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003fa0:	b480      	push	{r7}
 8003fa2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003fa4:	4b04      	ldr	r3, [pc, #16]	@ (8003fb8 <__NVIC_GetPriorityGrouping+0x18>)
 8003fa6:	68db      	ldr	r3, [r3, #12]
 8003fa8:	0a1b      	lsrs	r3, r3, #8
 8003faa:	f003 0307 	and.w	r3, r3, #7
}
 8003fae:	4618      	mov	r0, r3
 8003fb0:	46bd      	mov	sp, r7
 8003fb2:	bc80      	pop	{r7}
 8003fb4:	4770      	bx	lr
 8003fb6:	bf00      	nop
 8003fb8:	e000ed00 	.word	0xe000ed00

08003fbc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003fbc:	b480      	push	{r7}
 8003fbe:	b083      	sub	sp, #12
 8003fc0:	af00      	add	r7, sp, #0
 8003fc2:	4603      	mov	r3, r0
 8003fc4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003fc6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	db0b      	blt.n	8003fe6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003fce:	79fb      	ldrb	r3, [r7, #7]
 8003fd0:	f003 021f 	and.w	r2, r3, #31
 8003fd4:	4906      	ldr	r1, [pc, #24]	@ (8003ff0 <__NVIC_EnableIRQ+0x34>)
 8003fd6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003fda:	095b      	lsrs	r3, r3, #5
 8003fdc:	2001      	movs	r0, #1
 8003fde:	fa00 f202 	lsl.w	r2, r0, r2
 8003fe2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003fe6:	bf00      	nop
 8003fe8:	370c      	adds	r7, #12
 8003fea:	46bd      	mov	sp, r7
 8003fec:	bc80      	pop	{r7}
 8003fee:	4770      	bx	lr
 8003ff0:	e000e100 	.word	0xe000e100

08003ff4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003ff4:	b480      	push	{r7}
 8003ff6:	b083      	sub	sp, #12
 8003ff8:	af00      	add	r7, sp, #0
 8003ffa:	4603      	mov	r3, r0
 8003ffc:	6039      	str	r1, [r7, #0]
 8003ffe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004000:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004004:	2b00      	cmp	r3, #0
 8004006:	db0a      	blt.n	800401e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004008:	683b      	ldr	r3, [r7, #0]
 800400a:	b2da      	uxtb	r2, r3
 800400c:	490c      	ldr	r1, [pc, #48]	@ (8004040 <__NVIC_SetPriority+0x4c>)
 800400e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004012:	0112      	lsls	r2, r2, #4
 8004014:	b2d2      	uxtb	r2, r2
 8004016:	440b      	add	r3, r1
 8004018:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800401c:	e00a      	b.n	8004034 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800401e:	683b      	ldr	r3, [r7, #0]
 8004020:	b2da      	uxtb	r2, r3
 8004022:	4908      	ldr	r1, [pc, #32]	@ (8004044 <__NVIC_SetPriority+0x50>)
 8004024:	79fb      	ldrb	r3, [r7, #7]
 8004026:	f003 030f 	and.w	r3, r3, #15
 800402a:	3b04      	subs	r3, #4
 800402c:	0112      	lsls	r2, r2, #4
 800402e:	b2d2      	uxtb	r2, r2
 8004030:	440b      	add	r3, r1
 8004032:	761a      	strb	r2, [r3, #24]
}
 8004034:	bf00      	nop
 8004036:	370c      	adds	r7, #12
 8004038:	46bd      	mov	sp, r7
 800403a:	bc80      	pop	{r7}
 800403c:	4770      	bx	lr
 800403e:	bf00      	nop
 8004040:	e000e100 	.word	0xe000e100
 8004044:	e000ed00 	.word	0xe000ed00

08004048 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004048:	b480      	push	{r7}
 800404a:	b089      	sub	sp, #36	@ 0x24
 800404c:	af00      	add	r7, sp, #0
 800404e:	60f8      	str	r0, [r7, #12]
 8004050:	60b9      	str	r1, [r7, #8]
 8004052:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	f003 0307 	and.w	r3, r3, #7
 800405a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800405c:	69fb      	ldr	r3, [r7, #28]
 800405e:	f1c3 0307 	rsb	r3, r3, #7
 8004062:	2b04      	cmp	r3, #4
 8004064:	bf28      	it	cs
 8004066:	2304      	movcs	r3, #4
 8004068:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800406a:	69fb      	ldr	r3, [r7, #28]
 800406c:	3304      	adds	r3, #4
 800406e:	2b06      	cmp	r3, #6
 8004070:	d902      	bls.n	8004078 <NVIC_EncodePriority+0x30>
 8004072:	69fb      	ldr	r3, [r7, #28]
 8004074:	3b03      	subs	r3, #3
 8004076:	e000      	b.n	800407a <NVIC_EncodePriority+0x32>
 8004078:	2300      	movs	r3, #0
 800407a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800407c:	f04f 32ff 	mov.w	r2, #4294967295
 8004080:	69bb      	ldr	r3, [r7, #24]
 8004082:	fa02 f303 	lsl.w	r3, r2, r3
 8004086:	43da      	mvns	r2, r3
 8004088:	68bb      	ldr	r3, [r7, #8]
 800408a:	401a      	ands	r2, r3
 800408c:	697b      	ldr	r3, [r7, #20]
 800408e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004090:	f04f 31ff 	mov.w	r1, #4294967295
 8004094:	697b      	ldr	r3, [r7, #20]
 8004096:	fa01 f303 	lsl.w	r3, r1, r3
 800409a:	43d9      	mvns	r1, r3
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80040a0:	4313      	orrs	r3, r2
         );
}
 80040a2:	4618      	mov	r0, r3
 80040a4:	3724      	adds	r7, #36	@ 0x24
 80040a6:	46bd      	mov	sp, r7
 80040a8:	bc80      	pop	{r7}
 80040aa:	4770      	bx	lr

080040ac <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80040ac:	b580      	push	{r7, lr}
 80040ae:	b082      	sub	sp, #8
 80040b0:	af00      	add	r7, sp, #0
 80040b2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	3b01      	subs	r3, #1
 80040b8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80040bc:	d301      	bcc.n	80040c2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80040be:	2301      	movs	r3, #1
 80040c0:	e00f      	b.n	80040e2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80040c2:	4a0a      	ldr	r2, [pc, #40]	@ (80040ec <SysTick_Config+0x40>)
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	3b01      	subs	r3, #1
 80040c8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80040ca:	210f      	movs	r1, #15
 80040cc:	f04f 30ff 	mov.w	r0, #4294967295
 80040d0:	f7ff ff90 	bl	8003ff4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80040d4:	4b05      	ldr	r3, [pc, #20]	@ (80040ec <SysTick_Config+0x40>)
 80040d6:	2200      	movs	r2, #0
 80040d8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80040da:	4b04      	ldr	r3, [pc, #16]	@ (80040ec <SysTick_Config+0x40>)
 80040dc:	2207      	movs	r2, #7
 80040de:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80040e0:	2300      	movs	r3, #0
}
 80040e2:	4618      	mov	r0, r3
 80040e4:	3708      	adds	r7, #8
 80040e6:	46bd      	mov	sp, r7
 80040e8:	bd80      	pop	{r7, pc}
 80040ea:	bf00      	nop
 80040ec:	e000e010 	.word	0xe000e010

080040f0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80040f0:	b580      	push	{r7, lr}
 80040f2:	b082      	sub	sp, #8
 80040f4:	af00      	add	r7, sp, #0
 80040f6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80040f8:	6878      	ldr	r0, [r7, #4]
 80040fa:	f7ff ff2d 	bl	8003f58 <__NVIC_SetPriorityGrouping>
}
 80040fe:	bf00      	nop
 8004100:	3708      	adds	r7, #8
 8004102:	46bd      	mov	sp, r7
 8004104:	bd80      	pop	{r7, pc}

08004106 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004106:	b580      	push	{r7, lr}
 8004108:	b086      	sub	sp, #24
 800410a:	af00      	add	r7, sp, #0
 800410c:	4603      	mov	r3, r0
 800410e:	60b9      	str	r1, [r7, #8]
 8004110:	607a      	str	r2, [r7, #4]
 8004112:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004114:	2300      	movs	r3, #0
 8004116:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004118:	f7ff ff42 	bl	8003fa0 <__NVIC_GetPriorityGrouping>
 800411c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800411e:	687a      	ldr	r2, [r7, #4]
 8004120:	68b9      	ldr	r1, [r7, #8]
 8004122:	6978      	ldr	r0, [r7, #20]
 8004124:	f7ff ff90 	bl	8004048 <NVIC_EncodePriority>
 8004128:	4602      	mov	r2, r0
 800412a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800412e:	4611      	mov	r1, r2
 8004130:	4618      	mov	r0, r3
 8004132:	f7ff ff5f 	bl	8003ff4 <__NVIC_SetPriority>
}
 8004136:	bf00      	nop
 8004138:	3718      	adds	r7, #24
 800413a:	46bd      	mov	sp, r7
 800413c:	bd80      	pop	{r7, pc}

0800413e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800413e:	b580      	push	{r7, lr}
 8004140:	b082      	sub	sp, #8
 8004142:	af00      	add	r7, sp, #0
 8004144:	4603      	mov	r3, r0
 8004146:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004148:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800414c:	4618      	mov	r0, r3
 800414e:	f7ff ff35 	bl	8003fbc <__NVIC_EnableIRQ>
}
 8004152:	bf00      	nop
 8004154:	3708      	adds	r7, #8
 8004156:	46bd      	mov	sp, r7
 8004158:	bd80      	pop	{r7, pc}

0800415a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800415a:	b580      	push	{r7, lr}
 800415c:	b082      	sub	sp, #8
 800415e:	af00      	add	r7, sp, #0
 8004160:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004162:	6878      	ldr	r0, [r7, #4]
 8004164:	f7ff ffa2 	bl	80040ac <SysTick_Config>
 8004168:	4603      	mov	r3, r0
}
 800416a:	4618      	mov	r0, r3
 800416c:	3708      	adds	r7, #8
 800416e:	46bd      	mov	sp, r7
 8004170:	bd80      	pop	{r7, pc}
	...

08004174 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004174:	b480      	push	{r7}
 8004176:	b085      	sub	sp, #20
 8004178:	af00      	add	r7, sp, #0
 800417a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800417c:	2300      	movs	r3, #0
 800417e:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	2b00      	cmp	r3, #0
 8004184:	d101      	bne.n	800418a <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8004186:	2301      	movs	r3, #1
 8004188:	e043      	b.n	8004212 <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	461a      	mov	r2, r3
 8004190:	4b22      	ldr	r3, [pc, #136]	@ (800421c <HAL_DMA_Init+0xa8>)
 8004192:	4413      	add	r3, r2
 8004194:	4a22      	ldr	r2, [pc, #136]	@ (8004220 <HAL_DMA_Init+0xac>)
 8004196:	fba2 2303 	umull	r2, r3, r2, r3
 800419a:	091b      	lsrs	r3, r3, #4
 800419c:	009a      	lsls	r2, r3, #2
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	4a1f      	ldr	r2, [pc, #124]	@ (8004224 <HAL_DMA_Init+0xb0>)
 80041a6:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	2202      	movs	r2, #2
 80041ac:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80041be:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 80041c2:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 80041cc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	68db      	ldr	r3, [r3, #12]
 80041d2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80041d8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	695b      	ldr	r3, [r3, #20]
 80041de:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80041e4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	69db      	ldr	r3, [r3, #28]
 80041ea:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80041ec:	68fa      	ldr	r2, [r7, #12]
 80041ee:	4313      	orrs	r3, r2
 80041f0:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	68fa      	ldr	r2, [r7, #12]
 80041f8:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	2200      	movs	r2, #0
 80041fe:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	2201      	movs	r2, #1
 8004204:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	2200      	movs	r2, #0
 800420c:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8004210:	2300      	movs	r3, #0
}
 8004212:	4618      	mov	r0, r3
 8004214:	3714      	adds	r7, #20
 8004216:	46bd      	mov	sp, r7
 8004218:	bc80      	pop	{r7}
 800421a:	4770      	bx	lr
 800421c:	bffdfff8 	.word	0xbffdfff8
 8004220:	cccccccd 	.word	0xcccccccd
 8004224:	40020000 	.word	0x40020000

08004228 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004228:	b580      	push	{r7, lr}
 800422a:	b086      	sub	sp, #24
 800422c:	af00      	add	r7, sp, #0
 800422e:	60f8      	str	r0, [r7, #12]
 8004230:	60b9      	str	r1, [r7, #8]
 8004232:	607a      	str	r2, [r7, #4]
 8004234:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004236:	2300      	movs	r3, #0
 8004238:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004240:	2b01      	cmp	r3, #1
 8004242:	d101      	bne.n	8004248 <HAL_DMA_Start_IT+0x20>
 8004244:	2302      	movs	r3, #2
 8004246:	e04b      	b.n	80042e0 <HAL_DMA_Start_IT+0xb8>
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	2201      	movs	r2, #1
 800424c:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8004256:	b2db      	uxtb	r3, r3
 8004258:	2b01      	cmp	r3, #1
 800425a:	d13a      	bne.n	80042d2 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	2202      	movs	r2, #2
 8004260:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	2200      	movs	r2, #0
 8004268:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	681b      	ldr	r3, [r3, #0]
 800426e:	681a      	ldr	r2, [r3, #0]
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	f022 0201 	bic.w	r2, r2, #1
 8004278:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800427a:	683b      	ldr	r3, [r7, #0]
 800427c:	687a      	ldr	r2, [r7, #4]
 800427e:	68b9      	ldr	r1, [r7, #8]
 8004280:	68f8      	ldr	r0, [r7, #12]
 8004282:	f000 f937 	bl	80044f4 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800428a:	2b00      	cmp	r3, #0
 800428c:	d008      	beq.n	80042a0 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	681a      	ldr	r2, [r3, #0]
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	f042 020e 	orr.w	r2, r2, #14
 800429c:	601a      	str	r2, [r3, #0]
 800429e:	e00f      	b.n	80042c0 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	681a      	ldr	r2, [r3, #0]
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	f022 0204 	bic.w	r2, r2, #4
 80042ae:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	681a      	ldr	r2, [r3, #0]
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	f042 020a 	orr.w	r2, r2, #10
 80042be:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	681a      	ldr	r2, [r3, #0]
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	681b      	ldr	r3, [r3, #0]
 80042ca:	f042 0201 	orr.w	r2, r2, #1
 80042ce:	601a      	str	r2, [r3, #0]
 80042d0:	e005      	b.n	80042de <HAL_DMA_Start_IT+0xb6>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	2200      	movs	r2, #0
 80042d6:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 80042da:	2302      	movs	r3, #2
 80042dc:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 80042de:	7dfb      	ldrb	r3, [r7, #23]
}
 80042e0:	4618      	mov	r0, r3
 80042e2:	3718      	adds	r7, #24
 80042e4:	46bd      	mov	sp, r7
 80042e6:	bd80      	pop	{r7, pc}

080042e8 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80042e8:	b580      	push	{r7, lr}
 80042ea:	b084      	sub	sp, #16
 80042ec:	af00      	add	r7, sp, #0
 80042ee:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004304:	2204      	movs	r2, #4
 8004306:	409a      	lsls	r2, r3
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	4013      	ands	r3, r2
 800430c:	2b00      	cmp	r3, #0
 800430e:	d04f      	beq.n	80043b0 <HAL_DMA_IRQHandler+0xc8>
 8004310:	68bb      	ldr	r3, [r7, #8]
 8004312:	f003 0304 	and.w	r3, r3, #4
 8004316:	2b00      	cmp	r3, #0
 8004318:	d04a      	beq.n	80043b0 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	f003 0320 	and.w	r3, r3, #32
 8004324:	2b00      	cmp	r3, #0
 8004326:	d107      	bne.n	8004338 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	681a      	ldr	r2, [r3, #0]
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	f022 0204 	bic.w	r2, r2, #4
 8004336:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	4a66      	ldr	r2, [pc, #408]	@ (80044d8 <HAL_DMA_IRQHandler+0x1f0>)
 800433e:	4293      	cmp	r3, r2
 8004340:	d029      	beq.n	8004396 <HAL_DMA_IRQHandler+0xae>
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	4a65      	ldr	r2, [pc, #404]	@ (80044dc <HAL_DMA_IRQHandler+0x1f4>)
 8004348:	4293      	cmp	r3, r2
 800434a:	d022      	beq.n	8004392 <HAL_DMA_IRQHandler+0xaa>
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	4a63      	ldr	r2, [pc, #396]	@ (80044e0 <HAL_DMA_IRQHandler+0x1f8>)
 8004352:	4293      	cmp	r3, r2
 8004354:	d01a      	beq.n	800438c <HAL_DMA_IRQHandler+0xa4>
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	4a62      	ldr	r2, [pc, #392]	@ (80044e4 <HAL_DMA_IRQHandler+0x1fc>)
 800435c:	4293      	cmp	r3, r2
 800435e:	d012      	beq.n	8004386 <HAL_DMA_IRQHandler+0x9e>
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	4a60      	ldr	r2, [pc, #384]	@ (80044e8 <HAL_DMA_IRQHandler+0x200>)
 8004366:	4293      	cmp	r3, r2
 8004368:	d00a      	beq.n	8004380 <HAL_DMA_IRQHandler+0x98>
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	4a5f      	ldr	r2, [pc, #380]	@ (80044ec <HAL_DMA_IRQHandler+0x204>)
 8004370:	4293      	cmp	r3, r2
 8004372:	d102      	bne.n	800437a <HAL_DMA_IRQHandler+0x92>
 8004374:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8004378:	e00e      	b.n	8004398 <HAL_DMA_IRQHandler+0xb0>
 800437a:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 800437e:	e00b      	b.n	8004398 <HAL_DMA_IRQHandler+0xb0>
 8004380:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8004384:	e008      	b.n	8004398 <HAL_DMA_IRQHandler+0xb0>
 8004386:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800438a:	e005      	b.n	8004398 <HAL_DMA_IRQHandler+0xb0>
 800438c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004390:	e002      	b.n	8004398 <HAL_DMA_IRQHandler+0xb0>
 8004392:	2340      	movs	r3, #64	@ 0x40
 8004394:	e000      	b.n	8004398 <HAL_DMA_IRQHandler+0xb0>
 8004396:	2304      	movs	r3, #4
 8004398:	4a55      	ldr	r2, [pc, #340]	@ (80044f0 <HAL_DMA_IRQHandler+0x208>)
 800439a:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	f000 8094 	beq.w	80044ce <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80043aa:	6878      	ldr	r0, [r7, #4]
 80043ac:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 80043ae:	e08e      	b.n	80044ce <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043b4:	2202      	movs	r2, #2
 80043b6:	409a      	lsls	r2, r3
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	4013      	ands	r3, r2
 80043bc:	2b00      	cmp	r3, #0
 80043be:	d056      	beq.n	800446e <HAL_DMA_IRQHandler+0x186>
 80043c0:	68bb      	ldr	r3, [r7, #8]
 80043c2:	f003 0302 	and.w	r3, r3, #2
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d051      	beq.n	800446e <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	f003 0320 	and.w	r3, r3, #32
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d10b      	bne.n	80043f0 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	681a      	ldr	r2, [r3, #0]
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	f022 020a 	bic.w	r2, r2, #10
 80043e6:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	2201      	movs	r2, #1
 80043ec:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	4a38      	ldr	r2, [pc, #224]	@ (80044d8 <HAL_DMA_IRQHandler+0x1f0>)
 80043f6:	4293      	cmp	r3, r2
 80043f8:	d029      	beq.n	800444e <HAL_DMA_IRQHandler+0x166>
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	4a37      	ldr	r2, [pc, #220]	@ (80044dc <HAL_DMA_IRQHandler+0x1f4>)
 8004400:	4293      	cmp	r3, r2
 8004402:	d022      	beq.n	800444a <HAL_DMA_IRQHandler+0x162>
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	4a35      	ldr	r2, [pc, #212]	@ (80044e0 <HAL_DMA_IRQHandler+0x1f8>)
 800440a:	4293      	cmp	r3, r2
 800440c:	d01a      	beq.n	8004444 <HAL_DMA_IRQHandler+0x15c>
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	4a34      	ldr	r2, [pc, #208]	@ (80044e4 <HAL_DMA_IRQHandler+0x1fc>)
 8004414:	4293      	cmp	r3, r2
 8004416:	d012      	beq.n	800443e <HAL_DMA_IRQHandler+0x156>
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	4a32      	ldr	r2, [pc, #200]	@ (80044e8 <HAL_DMA_IRQHandler+0x200>)
 800441e:	4293      	cmp	r3, r2
 8004420:	d00a      	beq.n	8004438 <HAL_DMA_IRQHandler+0x150>
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	4a31      	ldr	r2, [pc, #196]	@ (80044ec <HAL_DMA_IRQHandler+0x204>)
 8004428:	4293      	cmp	r3, r2
 800442a:	d102      	bne.n	8004432 <HAL_DMA_IRQHandler+0x14a>
 800442c:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8004430:	e00e      	b.n	8004450 <HAL_DMA_IRQHandler+0x168>
 8004432:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004436:	e00b      	b.n	8004450 <HAL_DMA_IRQHandler+0x168>
 8004438:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800443c:	e008      	b.n	8004450 <HAL_DMA_IRQHandler+0x168>
 800443e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8004442:	e005      	b.n	8004450 <HAL_DMA_IRQHandler+0x168>
 8004444:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004448:	e002      	b.n	8004450 <HAL_DMA_IRQHandler+0x168>
 800444a:	2320      	movs	r3, #32
 800444c:	e000      	b.n	8004450 <HAL_DMA_IRQHandler+0x168>
 800444e:	2302      	movs	r3, #2
 8004450:	4a27      	ldr	r2, [pc, #156]	@ (80044f0 <HAL_DMA_IRQHandler+0x208>)
 8004452:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	2200      	movs	r2, #0
 8004458:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004460:	2b00      	cmp	r3, #0
 8004462:	d034      	beq.n	80044ce <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004468:	6878      	ldr	r0, [r7, #4]
 800446a:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 800446c:	e02f      	b.n	80044ce <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004472:	2208      	movs	r2, #8
 8004474:	409a      	lsls	r2, r3
 8004476:	68fb      	ldr	r3, [r7, #12]
 8004478:	4013      	ands	r3, r2
 800447a:	2b00      	cmp	r3, #0
 800447c:	d028      	beq.n	80044d0 <HAL_DMA_IRQHandler+0x1e8>
 800447e:	68bb      	ldr	r3, [r7, #8]
 8004480:	f003 0308 	and.w	r3, r3, #8
 8004484:	2b00      	cmp	r3, #0
 8004486:	d023      	beq.n	80044d0 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	681a      	ldr	r2, [r3, #0]
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	f022 020e 	bic.w	r2, r2, #14
 8004496:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80044a0:	2101      	movs	r1, #1
 80044a2:	fa01 f202 	lsl.w	r2, r1, r2
 80044a6:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	2201      	movs	r2, #1
 80044ac:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	2201      	movs	r2, #1
 80044b2:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	2200      	movs	r2, #0
 80044ba:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d004      	beq.n	80044d0 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044ca:	6878      	ldr	r0, [r7, #4]
 80044cc:	4798      	blx	r3
    }
  }
  return;
 80044ce:	bf00      	nop
 80044d0:	bf00      	nop
}
 80044d2:	3710      	adds	r7, #16
 80044d4:	46bd      	mov	sp, r7
 80044d6:	bd80      	pop	{r7, pc}
 80044d8:	40020008 	.word	0x40020008
 80044dc:	4002001c 	.word	0x4002001c
 80044e0:	40020030 	.word	0x40020030
 80044e4:	40020044 	.word	0x40020044
 80044e8:	40020058 	.word	0x40020058
 80044ec:	4002006c 	.word	0x4002006c
 80044f0:	40020000 	.word	0x40020000

080044f4 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80044f4:	b480      	push	{r7}
 80044f6:	b085      	sub	sp, #20
 80044f8:	af00      	add	r7, sp, #0
 80044fa:	60f8      	str	r0, [r7, #12]
 80044fc:	60b9      	str	r1, [r7, #8]
 80044fe:	607a      	str	r2, [r7, #4]
 8004500:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800450a:	2101      	movs	r1, #1
 800450c:	fa01 f202 	lsl.w	r2, r1, r2
 8004510:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	683a      	ldr	r2, [r7, #0]
 8004518:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	685b      	ldr	r3, [r3, #4]
 800451e:	2b10      	cmp	r3, #16
 8004520:	d108      	bne.n	8004534 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	687a      	ldr	r2, [r7, #4]
 8004528:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	68ba      	ldr	r2, [r7, #8]
 8004530:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8004532:	e007      	b.n	8004544 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	68ba      	ldr	r2, [r7, #8]
 800453a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	687a      	ldr	r2, [r7, #4]
 8004542:	60da      	str	r2, [r3, #12]
}
 8004544:	bf00      	nop
 8004546:	3714      	adds	r7, #20
 8004548:	46bd      	mov	sp, r7
 800454a:	bc80      	pop	{r7}
 800454c:	4770      	bx	lr
	...

08004550 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004550:	b480      	push	{r7}
 8004552:	b08b      	sub	sp, #44	@ 0x2c
 8004554:	af00      	add	r7, sp, #0
 8004556:	6078      	str	r0, [r7, #4]
 8004558:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800455a:	2300      	movs	r3, #0
 800455c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800455e:	2300      	movs	r3, #0
 8004560:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004562:	e169      	b.n	8004838 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8004564:	2201      	movs	r2, #1
 8004566:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004568:	fa02 f303 	lsl.w	r3, r2, r3
 800456c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800456e:	683b      	ldr	r3, [r7, #0]
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	69fa      	ldr	r2, [r7, #28]
 8004574:	4013      	ands	r3, r2
 8004576:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8004578:	69ba      	ldr	r2, [r7, #24]
 800457a:	69fb      	ldr	r3, [r7, #28]
 800457c:	429a      	cmp	r2, r3
 800457e:	f040 8158 	bne.w	8004832 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8004582:	683b      	ldr	r3, [r7, #0]
 8004584:	685b      	ldr	r3, [r3, #4]
 8004586:	4a9a      	ldr	r2, [pc, #616]	@ (80047f0 <HAL_GPIO_Init+0x2a0>)
 8004588:	4293      	cmp	r3, r2
 800458a:	d05e      	beq.n	800464a <HAL_GPIO_Init+0xfa>
 800458c:	4a98      	ldr	r2, [pc, #608]	@ (80047f0 <HAL_GPIO_Init+0x2a0>)
 800458e:	4293      	cmp	r3, r2
 8004590:	d875      	bhi.n	800467e <HAL_GPIO_Init+0x12e>
 8004592:	4a98      	ldr	r2, [pc, #608]	@ (80047f4 <HAL_GPIO_Init+0x2a4>)
 8004594:	4293      	cmp	r3, r2
 8004596:	d058      	beq.n	800464a <HAL_GPIO_Init+0xfa>
 8004598:	4a96      	ldr	r2, [pc, #600]	@ (80047f4 <HAL_GPIO_Init+0x2a4>)
 800459a:	4293      	cmp	r3, r2
 800459c:	d86f      	bhi.n	800467e <HAL_GPIO_Init+0x12e>
 800459e:	4a96      	ldr	r2, [pc, #600]	@ (80047f8 <HAL_GPIO_Init+0x2a8>)
 80045a0:	4293      	cmp	r3, r2
 80045a2:	d052      	beq.n	800464a <HAL_GPIO_Init+0xfa>
 80045a4:	4a94      	ldr	r2, [pc, #592]	@ (80047f8 <HAL_GPIO_Init+0x2a8>)
 80045a6:	4293      	cmp	r3, r2
 80045a8:	d869      	bhi.n	800467e <HAL_GPIO_Init+0x12e>
 80045aa:	4a94      	ldr	r2, [pc, #592]	@ (80047fc <HAL_GPIO_Init+0x2ac>)
 80045ac:	4293      	cmp	r3, r2
 80045ae:	d04c      	beq.n	800464a <HAL_GPIO_Init+0xfa>
 80045b0:	4a92      	ldr	r2, [pc, #584]	@ (80047fc <HAL_GPIO_Init+0x2ac>)
 80045b2:	4293      	cmp	r3, r2
 80045b4:	d863      	bhi.n	800467e <HAL_GPIO_Init+0x12e>
 80045b6:	4a92      	ldr	r2, [pc, #584]	@ (8004800 <HAL_GPIO_Init+0x2b0>)
 80045b8:	4293      	cmp	r3, r2
 80045ba:	d046      	beq.n	800464a <HAL_GPIO_Init+0xfa>
 80045bc:	4a90      	ldr	r2, [pc, #576]	@ (8004800 <HAL_GPIO_Init+0x2b0>)
 80045be:	4293      	cmp	r3, r2
 80045c0:	d85d      	bhi.n	800467e <HAL_GPIO_Init+0x12e>
 80045c2:	2b12      	cmp	r3, #18
 80045c4:	d82a      	bhi.n	800461c <HAL_GPIO_Init+0xcc>
 80045c6:	2b12      	cmp	r3, #18
 80045c8:	d859      	bhi.n	800467e <HAL_GPIO_Init+0x12e>
 80045ca:	a201      	add	r2, pc, #4	@ (adr r2, 80045d0 <HAL_GPIO_Init+0x80>)
 80045cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045d0:	0800464b 	.word	0x0800464b
 80045d4:	08004625 	.word	0x08004625
 80045d8:	08004637 	.word	0x08004637
 80045dc:	08004679 	.word	0x08004679
 80045e0:	0800467f 	.word	0x0800467f
 80045e4:	0800467f 	.word	0x0800467f
 80045e8:	0800467f 	.word	0x0800467f
 80045ec:	0800467f 	.word	0x0800467f
 80045f0:	0800467f 	.word	0x0800467f
 80045f4:	0800467f 	.word	0x0800467f
 80045f8:	0800467f 	.word	0x0800467f
 80045fc:	0800467f 	.word	0x0800467f
 8004600:	0800467f 	.word	0x0800467f
 8004604:	0800467f 	.word	0x0800467f
 8004608:	0800467f 	.word	0x0800467f
 800460c:	0800467f 	.word	0x0800467f
 8004610:	0800467f 	.word	0x0800467f
 8004614:	0800462d 	.word	0x0800462d
 8004618:	08004641 	.word	0x08004641
 800461c:	4a79      	ldr	r2, [pc, #484]	@ (8004804 <HAL_GPIO_Init+0x2b4>)
 800461e:	4293      	cmp	r3, r2
 8004620:	d013      	beq.n	800464a <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8004622:	e02c      	b.n	800467e <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8004624:	683b      	ldr	r3, [r7, #0]
 8004626:	68db      	ldr	r3, [r3, #12]
 8004628:	623b      	str	r3, [r7, #32]
          break;
 800462a:	e029      	b.n	8004680 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 800462c:	683b      	ldr	r3, [r7, #0]
 800462e:	68db      	ldr	r3, [r3, #12]
 8004630:	3304      	adds	r3, #4
 8004632:	623b      	str	r3, [r7, #32]
          break;
 8004634:	e024      	b.n	8004680 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8004636:	683b      	ldr	r3, [r7, #0]
 8004638:	68db      	ldr	r3, [r3, #12]
 800463a:	3308      	adds	r3, #8
 800463c:	623b      	str	r3, [r7, #32]
          break;
 800463e:	e01f      	b.n	8004680 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8004640:	683b      	ldr	r3, [r7, #0]
 8004642:	68db      	ldr	r3, [r3, #12]
 8004644:	330c      	adds	r3, #12
 8004646:	623b      	str	r3, [r7, #32]
          break;
 8004648:	e01a      	b.n	8004680 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 800464a:	683b      	ldr	r3, [r7, #0]
 800464c:	689b      	ldr	r3, [r3, #8]
 800464e:	2b00      	cmp	r3, #0
 8004650:	d102      	bne.n	8004658 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8004652:	2304      	movs	r3, #4
 8004654:	623b      	str	r3, [r7, #32]
          break;
 8004656:	e013      	b.n	8004680 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8004658:	683b      	ldr	r3, [r7, #0]
 800465a:	689b      	ldr	r3, [r3, #8]
 800465c:	2b01      	cmp	r3, #1
 800465e:	d105      	bne.n	800466c <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8004660:	2308      	movs	r3, #8
 8004662:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	69fa      	ldr	r2, [r7, #28]
 8004668:	611a      	str	r2, [r3, #16]
          break;
 800466a:	e009      	b.n	8004680 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800466c:	2308      	movs	r3, #8
 800466e:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	69fa      	ldr	r2, [r7, #28]
 8004674:	615a      	str	r2, [r3, #20]
          break;
 8004676:	e003      	b.n	8004680 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8004678:	2300      	movs	r3, #0
 800467a:	623b      	str	r3, [r7, #32]
          break;
 800467c:	e000      	b.n	8004680 <HAL_GPIO_Init+0x130>
          break;
 800467e:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8004680:	69bb      	ldr	r3, [r7, #24]
 8004682:	2bff      	cmp	r3, #255	@ 0xff
 8004684:	d801      	bhi.n	800468a <HAL_GPIO_Init+0x13a>
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	e001      	b.n	800468e <HAL_GPIO_Init+0x13e>
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	3304      	adds	r3, #4
 800468e:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8004690:	69bb      	ldr	r3, [r7, #24]
 8004692:	2bff      	cmp	r3, #255	@ 0xff
 8004694:	d802      	bhi.n	800469c <HAL_GPIO_Init+0x14c>
 8004696:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004698:	009b      	lsls	r3, r3, #2
 800469a:	e002      	b.n	80046a2 <HAL_GPIO_Init+0x152>
 800469c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800469e:	3b08      	subs	r3, #8
 80046a0:	009b      	lsls	r3, r3, #2
 80046a2:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80046a4:	697b      	ldr	r3, [r7, #20]
 80046a6:	681a      	ldr	r2, [r3, #0]
 80046a8:	210f      	movs	r1, #15
 80046aa:	693b      	ldr	r3, [r7, #16]
 80046ac:	fa01 f303 	lsl.w	r3, r1, r3
 80046b0:	43db      	mvns	r3, r3
 80046b2:	401a      	ands	r2, r3
 80046b4:	6a39      	ldr	r1, [r7, #32]
 80046b6:	693b      	ldr	r3, [r7, #16]
 80046b8:	fa01 f303 	lsl.w	r3, r1, r3
 80046bc:	431a      	orrs	r2, r3
 80046be:	697b      	ldr	r3, [r7, #20]
 80046c0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80046c2:	683b      	ldr	r3, [r7, #0]
 80046c4:	685b      	ldr	r3, [r3, #4]
 80046c6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	f000 80b1 	beq.w	8004832 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 80046d0:	4b4d      	ldr	r3, [pc, #308]	@ (8004808 <HAL_GPIO_Init+0x2b8>)
 80046d2:	699b      	ldr	r3, [r3, #24]
 80046d4:	4a4c      	ldr	r2, [pc, #304]	@ (8004808 <HAL_GPIO_Init+0x2b8>)
 80046d6:	f043 0301 	orr.w	r3, r3, #1
 80046da:	6193      	str	r3, [r2, #24]
 80046dc:	4b4a      	ldr	r3, [pc, #296]	@ (8004808 <HAL_GPIO_Init+0x2b8>)
 80046de:	699b      	ldr	r3, [r3, #24]
 80046e0:	f003 0301 	and.w	r3, r3, #1
 80046e4:	60bb      	str	r3, [r7, #8]
 80046e6:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80046e8:	4a48      	ldr	r2, [pc, #288]	@ (800480c <HAL_GPIO_Init+0x2bc>)
 80046ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046ec:	089b      	lsrs	r3, r3, #2
 80046ee:	3302      	adds	r3, #2
 80046f0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80046f4:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80046f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046f8:	f003 0303 	and.w	r3, r3, #3
 80046fc:	009b      	lsls	r3, r3, #2
 80046fe:	220f      	movs	r2, #15
 8004700:	fa02 f303 	lsl.w	r3, r2, r3
 8004704:	43db      	mvns	r3, r3
 8004706:	68fa      	ldr	r2, [r7, #12]
 8004708:	4013      	ands	r3, r2
 800470a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	4a40      	ldr	r2, [pc, #256]	@ (8004810 <HAL_GPIO_Init+0x2c0>)
 8004710:	4293      	cmp	r3, r2
 8004712:	d013      	beq.n	800473c <HAL_GPIO_Init+0x1ec>
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	4a3f      	ldr	r2, [pc, #252]	@ (8004814 <HAL_GPIO_Init+0x2c4>)
 8004718:	4293      	cmp	r3, r2
 800471a:	d00d      	beq.n	8004738 <HAL_GPIO_Init+0x1e8>
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	4a3e      	ldr	r2, [pc, #248]	@ (8004818 <HAL_GPIO_Init+0x2c8>)
 8004720:	4293      	cmp	r3, r2
 8004722:	d007      	beq.n	8004734 <HAL_GPIO_Init+0x1e4>
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	4a3d      	ldr	r2, [pc, #244]	@ (800481c <HAL_GPIO_Init+0x2cc>)
 8004728:	4293      	cmp	r3, r2
 800472a:	d101      	bne.n	8004730 <HAL_GPIO_Init+0x1e0>
 800472c:	2303      	movs	r3, #3
 800472e:	e006      	b.n	800473e <HAL_GPIO_Init+0x1ee>
 8004730:	2304      	movs	r3, #4
 8004732:	e004      	b.n	800473e <HAL_GPIO_Init+0x1ee>
 8004734:	2302      	movs	r3, #2
 8004736:	e002      	b.n	800473e <HAL_GPIO_Init+0x1ee>
 8004738:	2301      	movs	r3, #1
 800473a:	e000      	b.n	800473e <HAL_GPIO_Init+0x1ee>
 800473c:	2300      	movs	r3, #0
 800473e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004740:	f002 0203 	and.w	r2, r2, #3
 8004744:	0092      	lsls	r2, r2, #2
 8004746:	4093      	lsls	r3, r2
 8004748:	68fa      	ldr	r2, [r7, #12]
 800474a:	4313      	orrs	r3, r2
 800474c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 800474e:	492f      	ldr	r1, [pc, #188]	@ (800480c <HAL_GPIO_Init+0x2bc>)
 8004750:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004752:	089b      	lsrs	r3, r3, #2
 8004754:	3302      	adds	r3, #2
 8004756:	68fa      	ldr	r2, [r7, #12]
 8004758:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800475c:	683b      	ldr	r3, [r7, #0]
 800475e:	685b      	ldr	r3, [r3, #4]
 8004760:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004764:	2b00      	cmp	r3, #0
 8004766:	d006      	beq.n	8004776 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8004768:	4b2d      	ldr	r3, [pc, #180]	@ (8004820 <HAL_GPIO_Init+0x2d0>)
 800476a:	689a      	ldr	r2, [r3, #8]
 800476c:	492c      	ldr	r1, [pc, #176]	@ (8004820 <HAL_GPIO_Init+0x2d0>)
 800476e:	69bb      	ldr	r3, [r7, #24]
 8004770:	4313      	orrs	r3, r2
 8004772:	608b      	str	r3, [r1, #8]
 8004774:	e006      	b.n	8004784 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8004776:	4b2a      	ldr	r3, [pc, #168]	@ (8004820 <HAL_GPIO_Init+0x2d0>)
 8004778:	689a      	ldr	r2, [r3, #8]
 800477a:	69bb      	ldr	r3, [r7, #24]
 800477c:	43db      	mvns	r3, r3
 800477e:	4928      	ldr	r1, [pc, #160]	@ (8004820 <HAL_GPIO_Init+0x2d0>)
 8004780:	4013      	ands	r3, r2
 8004782:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004784:	683b      	ldr	r3, [r7, #0]
 8004786:	685b      	ldr	r3, [r3, #4]
 8004788:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800478c:	2b00      	cmp	r3, #0
 800478e:	d006      	beq.n	800479e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8004790:	4b23      	ldr	r3, [pc, #140]	@ (8004820 <HAL_GPIO_Init+0x2d0>)
 8004792:	68da      	ldr	r2, [r3, #12]
 8004794:	4922      	ldr	r1, [pc, #136]	@ (8004820 <HAL_GPIO_Init+0x2d0>)
 8004796:	69bb      	ldr	r3, [r7, #24]
 8004798:	4313      	orrs	r3, r2
 800479a:	60cb      	str	r3, [r1, #12]
 800479c:	e006      	b.n	80047ac <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800479e:	4b20      	ldr	r3, [pc, #128]	@ (8004820 <HAL_GPIO_Init+0x2d0>)
 80047a0:	68da      	ldr	r2, [r3, #12]
 80047a2:	69bb      	ldr	r3, [r7, #24]
 80047a4:	43db      	mvns	r3, r3
 80047a6:	491e      	ldr	r1, [pc, #120]	@ (8004820 <HAL_GPIO_Init+0x2d0>)
 80047a8:	4013      	ands	r3, r2
 80047aa:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80047ac:	683b      	ldr	r3, [r7, #0]
 80047ae:	685b      	ldr	r3, [r3, #4]
 80047b0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d006      	beq.n	80047c6 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 80047b8:	4b19      	ldr	r3, [pc, #100]	@ (8004820 <HAL_GPIO_Init+0x2d0>)
 80047ba:	685a      	ldr	r2, [r3, #4]
 80047bc:	4918      	ldr	r1, [pc, #96]	@ (8004820 <HAL_GPIO_Init+0x2d0>)
 80047be:	69bb      	ldr	r3, [r7, #24]
 80047c0:	4313      	orrs	r3, r2
 80047c2:	604b      	str	r3, [r1, #4]
 80047c4:	e006      	b.n	80047d4 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 80047c6:	4b16      	ldr	r3, [pc, #88]	@ (8004820 <HAL_GPIO_Init+0x2d0>)
 80047c8:	685a      	ldr	r2, [r3, #4]
 80047ca:	69bb      	ldr	r3, [r7, #24]
 80047cc:	43db      	mvns	r3, r3
 80047ce:	4914      	ldr	r1, [pc, #80]	@ (8004820 <HAL_GPIO_Init+0x2d0>)
 80047d0:	4013      	ands	r3, r2
 80047d2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80047d4:	683b      	ldr	r3, [r7, #0]
 80047d6:	685b      	ldr	r3, [r3, #4]
 80047d8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80047dc:	2b00      	cmp	r3, #0
 80047de:	d021      	beq.n	8004824 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 80047e0:	4b0f      	ldr	r3, [pc, #60]	@ (8004820 <HAL_GPIO_Init+0x2d0>)
 80047e2:	681a      	ldr	r2, [r3, #0]
 80047e4:	490e      	ldr	r1, [pc, #56]	@ (8004820 <HAL_GPIO_Init+0x2d0>)
 80047e6:	69bb      	ldr	r3, [r7, #24]
 80047e8:	4313      	orrs	r3, r2
 80047ea:	600b      	str	r3, [r1, #0]
 80047ec:	e021      	b.n	8004832 <HAL_GPIO_Init+0x2e2>
 80047ee:	bf00      	nop
 80047f0:	10320000 	.word	0x10320000
 80047f4:	10310000 	.word	0x10310000
 80047f8:	10220000 	.word	0x10220000
 80047fc:	10210000 	.word	0x10210000
 8004800:	10120000 	.word	0x10120000
 8004804:	10110000 	.word	0x10110000
 8004808:	40021000 	.word	0x40021000
 800480c:	40010000 	.word	0x40010000
 8004810:	40010800 	.word	0x40010800
 8004814:	40010c00 	.word	0x40010c00
 8004818:	40011000 	.word	0x40011000
 800481c:	40011400 	.word	0x40011400
 8004820:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8004824:	4b0b      	ldr	r3, [pc, #44]	@ (8004854 <HAL_GPIO_Init+0x304>)
 8004826:	681a      	ldr	r2, [r3, #0]
 8004828:	69bb      	ldr	r3, [r7, #24]
 800482a:	43db      	mvns	r3, r3
 800482c:	4909      	ldr	r1, [pc, #36]	@ (8004854 <HAL_GPIO_Init+0x304>)
 800482e:	4013      	ands	r3, r2
 8004830:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8004832:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004834:	3301      	adds	r3, #1
 8004836:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004838:	683b      	ldr	r3, [r7, #0]
 800483a:	681a      	ldr	r2, [r3, #0]
 800483c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800483e:	fa22 f303 	lsr.w	r3, r2, r3
 8004842:	2b00      	cmp	r3, #0
 8004844:	f47f ae8e 	bne.w	8004564 <HAL_GPIO_Init+0x14>
  }
}
 8004848:	bf00      	nop
 800484a:	bf00      	nop
 800484c:	372c      	adds	r7, #44	@ 0x2c
 800484e:	46bd      	mov	sp, r7
 8004850:	bc80      	pop	{r7}
 8004852:	4770      	bx	lr
 8004854:	40010400 	.word	0x40010400

08004858 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004858:	b480      	push	{r7}
 800485a:	b085      	sub	sp, #20
 800485c:	af00      	add	r7, sp, #0
 800485e:	6078      	str	r0, [r7, #4]
 8004860:	460b      	mov	r3, r1
 8004862:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	689a      	ldr	r2, [r3, #8]
 8004868:	887b      	ldrh	r3, [r7, #2]
 800486a:	4013      	ands	r3, r2
 800486c:	2b00      	cmp	r3, #0
 800486e:	d002      	beq.n	8004876 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004870:	2301      	movs	r3, #1
 8004872:	73fb      	strb	r3, [r7, #15]
 8004874:	e001      	b.n	800487a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004876:	2300      	movs	r3, #0
 8004878:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800487a:	7bfb      	ldrb	r3, [r7, #15]
}
 800487c:	4618      	mov	r0, r3
 800487e:	3714      	adds	r7, #20
 8004880:	46bd      	mov	sp, r7
 8004882:	bc80      	pop	{r7}
 8004884:	4770      	bx	lr

08004886 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004886:	b480      	push	{r7}
 8004888:	b083      	sub	sp, #12
 800488a:	af00      	add	r7, sp, #0
 800488c:	6078      	str	r0, [r7, #4]
 800488e:	460b      	mov	r3, r1
 8004890:	807b      	strh	r3, [r7, #2]
 8004892:	4613      	mov	r3, r2
 8004894:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004896:	787b      	ldrb	r3, [r7, #1]
 8004898:	2b00      	cmp	r3, #0
 800489a:	d003      	beq.n	80048a4 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800489c:	887a      	ldrh	r2, [r7, #2]
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80048a2:	e003      	b.n	80048ac <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80048a4:	887b      	ldrh	r3, [r7, #2]
 80048a6:	041a      	lsls	r2, r3, #16
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	611a      	str	r2, [r3, #16]
}
 80048ac:	bf00      	nop
 80048ae:	370c      	adds	r7, #12
 80048b0:	46bd      	mov	sp, r7
 80048b2:	bc80      	pop	{r7}
 80048b4:	4770      	bx	lr
	...

080048b8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80048b8:	b580      	push	{r7, lr}
 80048ba:	b086      	sub	sp, #24
 80048bc:	af00      	add	r7, sp, #0
 80048be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d101      	bne.n	80048ca <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80048c6:	2301      	movs	r3, #1
 80048c8:	e272      	b.n	8004db0 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	f003 0301 	and.w	r3, r3, #1
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	f000 8087 	beq.w	80049e6 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80048d8:	4b92      	ldr	r3, [pc, #584]	@ (8004b24 <HAL_RCC_OscConfig+0x26c>)
 80048da:	685b      	ldr	r3, [r3, #4]
 80048dc:	f003 030c 	and.w	r3, r3, #12
 80048e0:	2b04      	cmp	r3, #4
 80048e2:	d00c      	beq.n	80048fe <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80048e4:	4b8f      	ldr	r3, [pc, #572]	@ (8004b24 <HAL_RCC_OscConfig+0x26c>)
 80048e6:	685b      	ldr	r3, [r3, #4]
 80048e8:	f003 030c 	and.w	r3, r3, #12
 80048ec:	2b08      	cmp	r3, #8
 80048ee:	d112      	bne.n	8004916 <HAL_RCC_OscConfig+0x5e>
 80048f0:	4b8c      	ldr	r3, [pc, #560]	@ (8004b24 <HAL_RCC_OscConfig+0x26c>)
 80048f2:	685b      	ldr	r3, [r3, #4]
 80048f4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80048f8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80048fc:	d10b      	bne.n	8004916 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80048fe:	4b89      	ldr	r3, [pc, #548]	@ (8004b24 <HAL_RCC_OscConfig+0x26c>)
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004906:	2b00      	cmp	r3, #0
 8004908:	d06c      	beq.n	80049e4 <HAL_RCC_OscConfig+0x12c>
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	685b      	ldr	r3, [r3, #4]
 800490e:	2b00      	cmp	r3, #0
 8004910:	d168      	bne.n	80049e4 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8004912:	2301      	movs	r3, #1
 8004914:	e24c      	b.n	8004db0 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	685b      	ldr	r3, [r3, #4]
 800491a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800491e:	d106      	bne.n	800492e <HAL_RCC_OscConfig+0x76>
 8004920:	4b80      	ldr	r3, [pc, #512]	@ (8004b24 <HAL_RCC_OscConfig+0x26c>)
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	4a7f      	ldr	r2, [pc, #508]	@ (8004b24 <HAL_RCC_OscConfig+0x26c>)
 8004926:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800492a:	6013      	str	r3, [r2, #0]
 800492c:	e02e      	b.n	800498c <HAL_RCC_OscConfig+0xd4>
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	685b      	ldr	r3, [r3, #4]
 8004932:	2b00      	cmp	r3, #0
 8004934:	d10c      	bne.n	8004950 <HAL_RCC_OscConfig+0x98>
 8004936:	4b7b      	ldr	r3, [pc, #492]	@ (8004b24 <HAL_RCC_OscConfig+0x26c>)
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	4a7a      	ldr	r2, [pc, #488]	@ (8004b24 <HAL_RCC_OscConfig+0x26c>)
 800493c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004940:	6013      	str	r3, [r2, #0]
 8004942:	4b78      	ldr	r3, [pc, #480]	@ (8004b24 <HAL_RCC_OscConfig+0x26c>)
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	4a77      	ldr	r2, [pc, #476]	@ (8004b24 <HAL_RCC_OscConfig+0x26c>)
 8004948:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800494c:	6013      	str	r3, [r2, #0]
 800494e:	e01d      	b.n	800498c <HAL_RCC_OscConfig+0xd4>
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	685b      	ldr	r3, [r3, #4]
 8004954:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004958:	d10c      	bne.n	8004974 <HAL_RCC_OscConfig+0xbc>
 800495a:	4b72      	ldr	r3, [pc, #456]	@ (8004b24 <HAL_RCC_OscConfig+0x26c>)
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	4a71      	ldr	r2, [pc, #452]	@ (8004b24 <HAL_RCC_OscConfig+0x26c>)
 8004960:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004964:	6013      	str	r3, [r2, #0]
 8004966:	4b6f      	ldr	r3, [pc, #444]	@ (8004b24 <HAL_RCC_OscConfig+0x26c>)
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	4a6e      	ldr	r2, [pc, #440]	@ (8004b24 <HAL_RCC_OscConfig+0x26c>)
 800496c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004970:	6013      	str	r3, [r2, #0]
 8004972:	e00b      	b.n	800498c <HAL_RCC_OscConfig+0xd4>
 8004974:	4b6b      	ldr	r3, [pc, #428]	@ (8004b24 <HAL_RCC_OscConfig+0x26c>)
 8004976:	681b      	ldr	r3, [r3, #0]
 8004978:	4a6a      	ldr	r2, [pc, #424]	@ (8004b24 <HAL_RCC_OscConfig+0x26c>)
 800497a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800497e:	6013      	str	r3, [r2, #0]
 8004980:	4b68      	ldr	r3, [pc, #416]	@ (8004b24 <HAL_RCC_OscConfig+0x26c>)
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	4a67      	ldr	r2, [pc, #412]	@ (8004b24 <HAL_RCC_OscConfig+0x26c>)
 8004986:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800498a:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	685b      	ldr	r3, [r3, #4]
 8004990:	2b00      	cmp	r3, #0
 8004992:	d013      	beq.n	80049bc <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004994:	f7fe fe20 	bl	80035d8 <HAL_GetTick>
 8004998:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800499a:	e008      	b.n	80049ae <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800499c:	f7fe fe1c 	bl	80035d8 <HAL_GetTick>
 80049a0:	4602      	mov	r2, r0
 80049a2:	693b      	ldr	r3, [r7, #16]
 80049a4:	1ad3      	subs	r3, r2, r3
 80049a6:	2b64      	cmp	r3, #100	@ 0x64
 80049a8:	d901      	bls.n	80049ae <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80049aa:	2303      	movs	r3, #3
 80049ac:	e200      	b.n	8004db0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80049ae:	4b5d      	ldr	r3, [pc, #372]	@ (8004b24 <HAL_RCC_OscConfig+0x26c>)
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d0f0      	beq.n	800499c <HAL_RCC_OscConfig+0xe4>
 80049ba:	e014      	b.n	80049e6 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80049bc:	f7fe fe0c 	bl	80035d8 <HAL_GetTick>
 80049c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80049c2:	e008      	b.n	80049d6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80049c4:	f7fe fe08 	bl	80035d8 <HAL_GetTick>
 80049c8:	4602      	mov	r2, r0
 80049ca:	693b      	ldr	r3, [r7, #16]
 80049cc:	1ad3      	subs	r3, r2, r3
 80049ce:	2b64      	cmp	r3, #100	@ 0x64
 80049d0:	d901      	bls.n	80049d6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80049d2:	2303      	movs	r3, #3
 80049d4:	e1ec      	b.n	8004db0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80049d6:	4b53      	ldr	r3, [pc, #332]	@ (8004b24 <HAL_RCC_OscConfig+0x26c>)
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d1f0      	bne.n	80049c4 <HAL_RCC_OscConfig+0x10c>
 80049e2:	e000      	b.n	80049e6 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80049e4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	f003 0302 	and.w	r3, r3, #2
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d063      	beq.n	8004aba <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80049f2:	4b4c      	ldr	r3, [pc, #304]	@ (8004b24 <HAL_RCC_OscConfig+0x26c>)
 80049f4:	685b      	ldr	r3, [r3, #4]
 80049f6:	f003 030c 	and.w	r3, r3, #12
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d00b      	beq.n	8004a16 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80049fe:	4b49      	ldr	r3, [pc, #292]	@ (8004b24 <HAL_RCC_OscConfig+0x26c>)
 8004a00:	685b      	ldr	r3, [r3, #4]
 8004a02:	f003 030c 	and.w	r3, r3, #12
 8004a06:	2b08      	cmp	r3, #8
 8004a08:	d11c      	bne.n	8004a44 <HAL_RCC_OscConfig+0x18c>
 8004a0a:	4b46      	ldr	r3, [pc, #280]	@ (8004b24 <HAL_RCC_OscConfig+0x26c>)
 8004a0c:	685b      	ldr	r3, [r3, #4]
 8004a0e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d116      	bne.n	8004a44 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004a16:	4b43      	ldr	r3, [pc, #268]	@ (8004b24 <HAL_RCC_OscConfig+0x26c>)
 8004a18:	681b      	ldr	r3, [r3, #0]
 8004a1a:	f003 0302 	and.w	r3, r3, #2
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d005      	beq.n	8004a2e <HAL_RCC_OscConfig+0x176>
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	691b      	ldr	r3, [r3, #16]
 8004a26:	2b01      	cmp	r3, #1
 8004a28:	d001      	beq.n	8004a2e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8004a2a:	2301      	movs	r3, #1
 8004a2c:	e1c0      	b.n	8004db0 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004a2e:	4b3d      	ldr	r3, [pc, #244]	@ (8004b24 <HAL_RCC_OscConfig+0x26c>)
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	695b      	ldr	r3, [r3, #20]
 8004a3a:	00db      	lsls	r3, r3, #3
 8004a3c:	4939      	ldr	r1, [pc, #228]	@ (8004b24 <HAL_RCC_OscConfig+0x26c>)
 8004a3e:	4313      	orrs	r3, r2
 8004a40:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004a42:	e03a      	b.n	8004aba <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	691b      	ldr	r3, [r3, #16]
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d020      	beq.n	8004a8e <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004a4c:	4b36      	ldr	r3, [pc, #216]	@ (8004b28 <HAL_RCC_OscConfig+0x270>)
 8004a4e:	2201      	movs	r2, #1
 8004a50:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a52:	f7fe fdc1 	bl	80035d8 <HAL_GetTick>
 8004a56:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004a58:	e008      	b.n	8004a6c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004a5a:	f7fe fdbd 	bl	80035d8 <HAL_GetTick>
 8004a5e:	4602      	mov	r2, r0
 8004a60:	693b      	ldr	r3, [r7, #16]
 8004a62:	1ad3      	subs	r3, r2, r3
 8004a64:	2b02      	cmp	r3, #2
 8004a66:	d901      	bls.n	8004a6c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8004a68:	2303      	movs	r3, #3
 8004a6a:	e1a1      	b.n	8004db0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004a6c:	4b2d      	ldr	r3, [pc, #180]	@ (8004b24 <HAL_RCC_OscConfig+0x26c>)
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	f003 0302 	and.w	r3, r3, #2
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d0f0      	beq.n	8004a5a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004a78:	4b2a      	ldr	r3, [pc, #168]	@ (8004b24 <HAL_RCC_OscConfig+0x26c>)
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	695b      	ldr	r3, [r3, #20]
 8004a84:	00db      	lsls	r3, r3, #3
 8004a86:	4927      	ldr	r1, [pc, #156]	@ (8004b24 <HAL_RCC_OscConfig+0x26c>)
 8004a88:	4313      	orrs	r3, r2
 8004a8a:	600b      	str	r3, [r1, #0]
 8004a8c:	e015      	b.n	8004aba <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004a8e:	4b26      	ldr	r3, [pc, #152]	@ (8004b28 <HAL_RCC_OscConfig+0x270>)
 8004a90:	2200      	movs	r2, #0
 8004a92:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a94:	f7fe fda0 	bl	80035d8 <HAL_GetTick>
 8004a98:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004a9a:	e008      	b.n	8004aae <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004a9c:	f7fe fd9c 	bl	80035d8 <HAL_GetTick>
 8004aa0:	4602      	mov	r2, r0
 8004aa2:	693b      	ldr	r3, [r7, #16]
 8004aa4:	1ad3      	subs	r3, r2, r3
 8004aa6:	2b02      	cmp	r3, #2
 8004aa8:	d901      	bls.n	8004aae <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8004aaa:	2303      	movs	r3, #3
 8004aac:	e180      	b.n	8004db0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004aae:	4b1d      	ldr	r3, [pc, #116]	@ (8004b24 <HAL_RCC_OscConfig+0x26c>)
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	f003 0302 	and.w	r3, r3, #2
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	d1f0      	bne.n	8004a9c <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	f003 0308 	and.w	r3, r3, #8
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d03a      	beq.n	8004b3c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	699b      	ldr	r3, [r3, #24]
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d019      	beq.n	8004b02 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004ace:	4b17      	ldr	r3, [pc, #92]	@ (8004b2c <HAL_RCC_OscConfig+0x274>)
 8004ad0:	2201      	movs	r2, #1
 8004ad2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004ad4:	f7fe fd80 	bl	80035d8 <HAL_GetTick>
 8004ad8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004ada:	e008      	b.n	8004aee <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004adc:	f7fe fd7c 	bl	80035d8 <HAL_GetTick>
 8004ae0:	4602      	mov	r2, r0
 8004ae2:	693b      	ldr	r3, [r7, #16]
 8004ae4:	1ad3      	subs	r3, r2, r3
 8004ae6:	2b02      	cmp	r3, #2
 8004ae8:	d901      	bls.n	8004aee <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8004aea:	2303      	movs	r3, #3
 8004aec:	e160      	b.n	8004db0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004aee:	4b0d      	ldr	r3, [pc, #52]	@ (8004b24 <HAL_RCC_OscConfig+0x26c>)
 8004af0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004af2:	f003 0302 	and.w	r3, r3, #2
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d0f0      	beq.n	8004adc <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8004afa:	2001      	movs	r0, #1
 8004afc:	f000 face 	bl	800509c <RCC_Delay>
 8004b00:	e01c      	b.n	8004b3c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004b02:	4b0a      	ldr	r3, [pc, #40]	@ (8004b2c <HAL_RCC_OscConfig+0x274>)
 8004b04:	2200      	movs	r2, #0
 8004b06:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004b08:	f7fe fd66 	bl	80035d8 <HAL_GetTick>
 8004b0c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004b0e:	e00f      	b.n	8004b30 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004b10:	f7fe fd62 	bl	80035d8 <HAL_GetTick>
 8004b14:	4602      	mov	r2, r0
 8004b16:	693b      	ldr	r3, [r7, #16]
 8004b18:	1ad3      	subs	r3, r2, r3
 8004b1a:	2b02      	cmp	r3, #2
 8004b1c:	d908      	bls.n	8004b30 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8004b1e:	2303      	movs	r3, #3
 8004b20:	e146      	b.n	8004db0 <HAL_RCC_OscConfig+0x4f8>
 8004b22:	bf00      	nop
 8004b24:	40021000 	.word	0x40021000
 8004b28:	42420000 	.word	0x42420000
 8004b2c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004b30:	4b92      	ldr	r3, [pc, #584]	@ (8004d7c <HAL_RCC_OscConfig+0x4c4>)
 8004b32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b34:	f003 0302 	and.w	r3, r3, #2
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d1e9      	bne.n	8004b10 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	f003 0304 	and.w	r3, r3, #4
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	f000 80a6 	beq.w	8004c96 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004b4a:	2300      	movs	r3, #0
 8004b4c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004b4e:	4b8b      	ldr	r3, [pc, #556]	@ (8004d7c <HAL_RCC_OscConfig+0x4c4>)
 8004b50:	69db      	ldr	r3, [r3, #28]
 8004b52:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d10d      	bne.n	8004b76 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004b5a:	4b88      	ldr	r3, [pc, #544]	@ (8004d7c <HAL_RCC_OscConfig+0x4c4>)
 8004b5c:	69db      	ldr	r3, [r3, #28]
 8004b5e:	4a87      	ldr	r2, [pc, #540]	@ (8004d7c <HAL_RCC_OscConfig+0x4c4>)
 8004b60:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004b64:	61d3      	str	r3, [r2, #28]
 8004b66:	4b85      	ldr	r3, [pc, #532]	@ (8004d7c <HAL_RCC_OscConfig+0x4c4>)
 8004b68:	69db      	ldr	r3, [r3, #28]
 8004b6a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004b6e:	60bb      	str	r3, [r7, #8]
 8004b70:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004b72:	2301      	movs	r3, #1
 8004b74:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004b76:	4b82      	ldr	r3, [pc, #520]	@ (8004d80 <HAL_RCC_OscConfig+0x4c8>)
 8004b78:	681b      	ldr	r3, [r3, #0]
 8004b7a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	d118      	bne.n	8004bb4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004b82:	4b7f      	ldr	r3, [pc, #508]	@ (8004d80 <HAL_RCC_OscConfig+0x4c8>)
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	4a7e      	ldr	r2, [pc, #504]	@ (8004d80 <HAL_RCC_OscConfig+0x4c8>)
 8004b88:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004b8c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004b8e:	f7fe fd23 	bl	80035d8 <HAL_GetTick>
 8004b92:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004b94:	e008      	b.n	8004ba8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004b96:	f7fe fd1f 	bl	80035d8 <HAL_GetTick>
 8004b9a:	4602      	mov	r2, r0
 8004b9c:	693b      	ldr	r3, [r7, #16]
 8004b9e:	1ad3      	subs	r3, r2, r3
 8004ba0:	2b64      	cmp	r3, #100	@ 0x64
 8004ba2:	d901      	bls.n	8004ba8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8004ba4:	2303      	movs	r3, #3
 8004ba6:	e103      	b.n	8004db0 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004ba8:	4b75      	ldr	r3, [pc, #468]	@ (8004d80 <HAL_RCC_OscConfig+0x4c8>)
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d0f0      	beq.n	8004b96 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	68db      	ldr	r3, [r3, #12]
 8004bb8:	2b01      	cmp	r3, #1
 8004bba:	d106      	bne.n	8004bca <HAL_RCC_OscConfig+0x312>
 8004bbc:	4b6f      	ldr	r3, [pc, #444]	@ (8004d7c <HAL_RCC_OscConfig+0x4c4>)
 8004bbe:	6a1b      	ldr	r3, [r3, #32]
 8004bc0:	4a6e      	ldr	r2, [pc, #440]	@ (8004d7c <HAL_RCC_OscConfig+0x4c4>)
 8004bc2:	f043 0301 	orr.w	r3, r3, #1
 8004bc6:	6213      	str	r3, [r2, #32]
 8004bc8:	e02d      	b.n	8004c26 <HAL_RCC_OscConfig+0x36e>
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	68db      	ldr	r3, [r3, #12]
 8004bce:	2b00      	cmp	r3, #0
 8004bd0:	d10c      	bne.n	8004bec <HAL_RCC_OscConfig+0x334>
 8004bd2:	4b6a      	ldr	r3, [pc, #424]	@ (8004d7c <HAL_RCC_OscConfig+0x4c4>)
 8004bd4:	6a1b      	ldr	r3, [r3, #32]
 8004bd6:	4a69      	ldr	r2, [pc, #420]	@ (8004d7c <HAL_RCC_OscConfig+0x4c4>)
 8004bd8:	f023 0301 	bic.w	r3, r3, #1
 8004bdc:	6213      	str	r3, [r2, #32]
 8004bde:	4b67      	ldr	r3, [pc, #412]	@ (8004d7c <HAL_RCC_OscConfig+0x4c4>)
 8004be0:	6a1b      	ldr	r3, [r3, #32]
 8004be2:	4a66      	ldr	r2, [pc, #408]	@ (8004d7c <HAL_RCC_OscConfig+0x4c4>)
 8004be4:	f023 0304 	bic.w	r3, r3, #4
 8004be8:	6213      	str	r3, [r2, #32]
 8004bea:	e01c      	b.n	8004c26 <HAL_RCC_OscConfig+0x36e>
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	68db      	ldr	r3, [r3, #12]
 8004bf0:	2b05      	cmp	r3, #5
 8004bf2:	d10c      	bne.n	8004c0e <HAL_RCC_OscConfig+0x356>
 8004bf4:	4b61      	ldr	r3, [pc, #388]	@ (8004d7c <HAL_RCC_OscConfig+0x4c4>)
 8004bf6:	6a1b      	ldr	r3, [r3, #32]
 8004bf8:	4a60      	ldr	r2, [pc, #384]	@ (8004d7c <HAL_RCC_OscConfig+0x4c4>)
 8004bfa:	f043 0304 	orr.w	r3, r3, #4
 8004bfe:	6213      	str	r3, [r2, #32]
 8004c00:	4b5e      	ldr	r3, [pc, #376]	@ (8004d7c <HAL_RCC_OscConfig+0x4c4>)
 8004c02:	6a1b      	ldr	r3, [r3, #32]
 8004c04:	4a5d      	ldr	r2, [pc, #372]	@ (8004d7c <HAL_RCC_OscConfig+0x4c4>)
 8004c06:	f043 0301 	orr.w	r3, r3, #1
 8004c0a:	6213      	str	r3, [r2, #32]
 8004c0c:	e00b      	b.n	8004c26 <HAL_RCC_OscConfig+0x36e>
 8004c0e:	4b5b      	ldr	r3, [pc, #364]	@ (8004d7c <HAL_RCC_OscConfig+0x4c4>)
 8004c10:	6a1b      	ldr	r3, [r3, #32]
 8004c12:	4a5a      	ldr	r2, [pc, #360]	@ (8004d7c <HAL_RCC_OscConfig+0x4c4>)
 8004c14:	f023 0301 	bic.w	r3, r3, #1
 8004c18:	6213      	str	r3, [r2, #32]
 8004c1a:	4b58      	ldr	r3, [pc, #352]	@ (8004d7c <HAL_RCC_OscConfig+0x4c4>)
 8004c1c:	6a1b      	ldr	r3, [r3, #32]
 8004c1e:	4a57      	ldr	r2, [pc, #348]	@ (8004d7c <HAL_RCC_OscConfig+0x4c4>)
 8004c20:	f023 0304 	bic.w	r3, r3, #4
 8004c24:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	68db      	ldr	r3, [r3, #12]
 8004c2a:	2b00      	cmp	r3, #0
 8004c2c:	d015      	beq.n	8004c5a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004c2e:	f7fe fcd3 	bl	80035d8 <HAL_GetTick>
 8004c32:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004c34:	e00a      	b.n	8004c4c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004c36:	f7fe fccf 	bl	80035d8 <HAL_GetTick>
 8004c3a:	4602      	mov	r2, r0
 8004c3c:	693b      	ldr	r3, [r7, #16]
 8004c3e:	1ad3      	subs	r3, r2, r3
 8004c40:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004c44:	4293      	cmp	r3, r2
 8004c46:	d901      	bls.n	8004c4c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8004c48:	2303      	movs	r3, #3
 8004c4a:	e0b1      	b.n	8004db0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004c4c:	4b4b      	ldr	r3, [pc, #300]	@ (8004d7c <HAL_RCC_OscConfig+0x4c4>)
 8004c4e:	6a1b      	ldr	r3, [r3, #32]
 8004c50:	f003 0302 	and.w	r3, r3, #2
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	d0ee      	beq.n	8004c36 <HAL_RCC_OscConfig+0x37e>
 8004c58:	e014      	b.n	8004c84 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004c5a:	f7fe fcbd 	bl	80035d8 <HAL_GetTick>
 8004c5e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004c60:	e00a      	b.n	8004c78 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004c62:	f7fe fcb9 	bl	80035d8 <HAL_GetTick>
 8004c66:	4602      	mov	r2, r0
 8004c68:	693b      	ldr	r3, [r7, #16]
 8004c6a:	1ad3      	subs	r3, r2, r3
 8004c6c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004c70:	4293      	cmp	r3, r2
 8004c72:	d901      	bls.n	8004c78 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8004c74:	2303      	movs	r3, #3
 8004c76:	e09b      	b.n	8004db0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004c78:	4b40      	ldr	r3, [pc, #256]	@ (8004d7c <HAL_RCC_OscConfig+0x4c4>)
 8004c7a:	6a1b      	ldr	r3, [r3, #32]
 8004c7c:	f003 0302 	and.w	r3, r3, #2
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d1ee      	bne.n	8004c62 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004c84:	7dfb      	ldrb	r3, [r7, #23]
 8004c86:	2b01      	cmp	r3, #1
 8004c88:	d105      	bne.n	8004c96 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004c8a:	4b3c      	ldr	r3, [pc, #240]	@ (8004d7c <HAL_RCC_OscConfig+0x4c4>)
 8004c8c:	69db      	ldr	r3, [r3, #28]
 8004c8e:	4a3b      	ldr	r2, [pc, #236]	@ (8004d7c <HAL_RCC_OscConfig+0x4c4>)
 8004c90:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004c94:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	69db      	ldr	r3, [r3, #28]
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	f000 8087 	beq.w	8004dae <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004ca0:	4b36      	ldr	r3, [pc, #216]	@ (8004d7c <HAL_RCC_OscConfig+0x4c4>)
 8004ca2:	685b      	ldr	r3, [r3, #4]
 8004ca4:	f003 030c 	and.w	r3, r3, #12
 8004ca8:	2b08      	cmp	r3, #8
 8004caa:	d061      	beq.n	8004d70 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	69db      	ldr	r3, [r3, #28]
 8004cb0:	2b02      	cmp	r3, #2
 8004cb2:	d146      	bne.n	8004d42 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004cb4:	4b33      	ldr	r3, [pc, #204]	@ (8004d84 <HAL_RCC_OscConfig+0x4cc>)
 8004cb6:	2200      	movs	r2, #0
 8004cb8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004cba:	f7fe fc8d 	bl	80035d8 <HAL_GetTick>
 8004cbe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004cc0:	e008      	b.n	8004cd4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004cc2:	f7fe fc89 	bl	80035d8 <HAL_GetTick>
 8004cc6:	4602      	mov	r2, r0
 8004cc8:	693b      	ldr	r3, [r7, #16]
 8004cca:	1ad3      	subs	r3, r2, r3
 8004ccc:	2b02      	cmp	r3, #2
 8004cce:	d901      	bls.n	8004cd4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8004cd0:	2303      	movs	r3, #3
 8004cd2:	e06d      	b.n	8004db0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004cd4:	4b29      	ldr	r3, [pc, #164]	@ (8004d7c <HAL_RCC_OscConfig+0x4c4>)
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d1f0      	bne.n	8004cc2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	6a1b      	ldr	r3, [r3, #32]
 8004ce4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004ce8:	d108      	bne.n	8004cfc <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8004cea:	4b24      	ldr	r3, [pc, #144]	@ (8004d7c <HAL_RCC_OscConfig+0x4c4>)
 8004cec:	685b      	ldr	r3, [r3, #4]
 8004cee:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	689b      	ldr	r3, [r3, #8]
 8004cf6:	4921      	ldr	r1, [pc, #132]	@ (8004d7c <HAL_RCC_OscConfig+0x4c4>)
 8004cf8:	4313      	orrs	r3, r2
 8004cfa:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004cfc:	4b1f      	ldr	r3, [pc, #124]	@ (8004d7c <HAL_RCC_OscConfig+0x4c4>)
 8004cfe:	685b      	ldr	r3, [r3, #4]
 8004d00:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	6a19      	ldr	r1, [r3, #32]
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d0c:	430b      	orrs	r3, r1
 8004d0e:	491b      	ldr	r1, [pc, #108]	@ (8004d7c <HAL_RCC_OscConfig+0x4c4>)
 8004d10:	4313      	orrs	r3, r2
 8004d12:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004d14:	4b1b      	ldr	r3, [pc, #108]	@ (8004d84 <HAL_RCC_OscConfig+0x4cc>)
 8004d16:	2201      	movs	r2, #1
 8004d18:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d1a:	f7fe fc5d 	bl	80035d8 <HAL_GetTick>
 8004d1e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004d20:	e008      	b.n	8004d34 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004d22:	f7fe fc59 	bl	80035d8 <HAL_GetTick>
 8004d26:	4602      	mov	r2, r0
 8004d28:	693b      	ldr	r3, [r7, #16]
 8004d2a:	1ad3      	subs	r3, r2, r3
 8004d2c:	2b02      	cmp	r3, #2
 8004d2e:	d901      	bls.n	8004d34 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8004d30:	2303      	movs	r3, #3
 8004d32:	e03d      	b.n	8004db0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8004d34:	4b11      	ldr	r3, [pc, #68]	@ (8004d7c <HAL_RCC_OscConfig+0x4c4>)
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	d0f0      	beq.n	8004d22 <HAL_RCC_OscConfig+0x46a>
 8004d40:	e035      	b.n	8004dae <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004d42:	4b10      	ldr	r3, [pc, #64]	@ (8004d84 <HAL_RCC_OscConfig+0x4cc>)
 8004d44:	2200      	movs	r2, #0
 8004d46:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d48:	f7fe fc46 	bl	80035d8 <HAL_GetTick>
 8004d4c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004d4e:	e008      	b.n	8004d62 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004d50:	f7fe fc42 	bl	80035d8 <HAL_GetTick>
 8004d54:	4602      	mov	r2, r0
 8004d56:	693b      	ldr	r3, [r7, #16]
 8004d58:	1ad3      	subs	r3, r2, r3
 8004d5a:	2b02      	cmp	r3, #2
 8004d5c:	d901      	bls.n	8004d62 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8004d5e:	2303      	movs	r3, #3
 8004d60:	e026      	b.n	8004db0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8004d62:	4b06      	ldr	r3, [pc, #24]	@ (8004d7c <HAL_RCC_OscConfig+0x4c4>)
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d1f0      	bne.n	8004d50 <HAL_RCC_OscConfig+0x498>
 8004d6e:	e01e      	b.n	8004dae <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	69db      	ldr	r3, [r3, #28]
 8004d74:	2b01      	cmp	r3, #1
 8004d76:	d107      	bne.n	8004d88 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8004d78:	2301      	movs	r3, #1
 8004d7a:	e019      	b.n	8004db0 <HAL_RCC_OscConfig+0x4f8>
 8004d7c:	40021000 	.word	0x40021000
 8004d80:	40007000 	.word	0x40007000
 8004d84:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004d88:	4b0b      	ldr	r3, [pc, #44]	@ (8004db8 <HAL_RCC_OscConfig+0x500>)
 8004d8a:	685b      	ldr	r3, [r3, #4]
 8004d8c:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004d8e:	68fb      	ldr	r3, [r7, #12]
 8004d90:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	6a1b      	ldr	r3, [r3, #32]
 8004d98:	429a      	cmp	r2, r3
 8004d9a:	d106      	bne.n	8004daa <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004da6:	429a      	cmp	r2, r3
 8004da8:	d001      	beq.n	8004dae <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8004daa:	2301      	movs	r3, #1
 8004dac:	e000      	b.n	8004db0 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8004dae:	2300      	movs	r3, #0
}
 8004db0:	4618      	mov	r0, r3
 8004db2:	3718      	adds	r7, #24
 8004db4:	46bd      	mov	sp, r7
 8004db6:	bd80      	pop	{r7, pc}
 8004db8:	40021000 	.word	0x40021000

08004dbc <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004dbc:	b580      	push	{r7, lr}
 8004dbe:	b084      	sub	sp, #16
 8004dc0:	af00      	add	r7, sp, #0
 8004dc2:	6078      	str	r0, [r7, #4]
 8004dc4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	2b00      	cmp	r3, #0
 8004dca:	d101      	bne.n	8004dd0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004dcc:	2301      	movs	r3, #1
 8004dce:	e0d0      	b.n	8004f72 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004dd0:	4b6a      	ldr	r3, [pc, #424]	@ (8004f7c <HAL_RCC_ClockConfig+0x1c0>)
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	f003 0307 	and.w	r3, r3, #7
 8004dd8:	683a      	ldr	r2, [r7, #0]
 8004dda:	429a      	cmp	r2, r3
 8004ddc:	d910      	bls.n	8004e00 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004dde:	4b67      	ldr	r3, [pc, #412]	@ (8004f7c <HAL_RCC_ClockConfig+0x1c0>)
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	f023 0207 	bic.w	r2, r3, #7
 8004de6:	4965      	ldr	r1, [pc, #404]	@ (8004f7c <HAL_RCC_ClockConfig+0x1c0>)
 8004de8:	683b      	ldr	r3, [r7, #0]
 8004dea:	4313      	orrs	r3, r2
 8004dec:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004dee:	4b63      	ldr	r3, [pc, #396]	@ (8004f7c <HAL_RCC_ClockConfig+0x1c0>)
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	f003 0307 	and.w	r3, r3, #7
 8004df6:	683a      	ldr	r2, [r7, #0]
 8004df8:	429a      	cmp	r2, r3
 8004dfa:	d001      	beq.n	8004e00 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8004dfc:	2301      	movs	r3, #1
 8004dfe:	e0b8      	b.n	8004f72 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	f003 0302 	and.w	r3, r3, #2
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d020      	beq.n	8004e4e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	f003 0304 	and.w	r3, r3, #4
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	d005      	beq.n	8004e24 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004e18:	4b59      	ldr	r3, [pc, #356]	@ (8004f80 <HAL_RCC_ClockConfig+0x1c4>)
 8004e1a:	685b      	ldr	r3, [r3, #4]
 8004e1c:	4a58      	ldr	r2, [pc, #352]	@ (8004f80 <HAL_RCC_ClockConfig+0x1c4>)
 8004e1e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8004e22:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	f003 0308 	and.w	r3, r3, #8
 8004e2c:	2b00      	cmp	r3, #0
 8004e2e:	d005      	beq.n	8004e3c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004e30:	4b53      	ldr	r3, [pc, #332]	@ (8004f80 <HAL_RCC_ClockConfig+0x1c4>)
 8004e32:	685b      	ldr	r3, [r3, #4]
 8004e34:	4a52      	ldr	r2, [pc, #328]	@ (8004f80 <HAL_RCC_ClockConfig+0x1c4>)
 8004e36:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8004e3a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004e3c:	4b50      	ldr	r3, [pc, #320]	@ (8004f80 <HAL_RCC_ClockConfig+0x1c4>)
 8004e3e:	685b      	ldr	r3, [r3, #4]
 8004e40:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	689b      	ldr	r3, [r3, #8]
 8004e48:	494d      	ldr	r1, [pc, #308]	@ (8004f80 <HAL_RCC_ClockConfig+0x1c4>)
 8004e4a:	4313      	orrs	r3, r2
 8004e4c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	f003 0301 	and.w	r3, r3, #1
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d040      	beq.n	8004edc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	685b      	ldr	r3, [r3, #4]
 8004e5e:	2b01      	cmp	r3, #1
 8004e60:	d107      	bne.n	8004e72 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004e62:	4b47      	ldr	r3, [pc, #284]	@ (8004f80 <HAL_RCC_ClockConfig+0x1c4>)
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d115      	bne.n	8004e9a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004e6e:	2301      	movs	r3, #1
 8004e70:	e07f      	b.n	8004f72 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	685b      	ldr	r3, [r3, #4]
 8004e76:	2b02      	cmp	r3, #2
 8004e78:	d107      	bne.n	8004e8a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004e7a:	4b41      	ldr	r3, [pc, #260]	@ (8004f80 <HAL_RCC_ClockConfig+0x1c4>)
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004e82:	2b00      	cmp	r3, #0
 8004e84:	d109      	bne.n	8004e9a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004e86:	2301      	movs	r3, #1
 8004e88:	e073      	b.n	8004f72 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004e8a:	4b3d      	ldr	r3, [pc, #244]	@ (8004f80 <HAL_RCC_ClockConfig+0x1c4>)
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	f003 0302 	and.w	r3, r3, #2
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d101      	bne.n	8004e9a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004e96:	2301      	movs	r3, #1
 8004e98:	e06b      	b.n	8004f72 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004e9a:	4b39      	ldr	r3, [pc, #228]	@ (8004f80 <HAL_RCC_ClockConfig+0x1c4>)
 8004e9c:	685b      	ldr	r3, [r3, #4]
 8004e9e:	f023 0203 	bic.w	r2, r3, #3
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	685b      	ldr	r3, [r3, #4]
 8004ea6:	4936      	ldr	r1, [pc, #216]	@ (8004f80 <HAL_RCC_ClockConfig+0x1c4>)
 8004ea8:	4313      	orrs	r3, r2
 8004eaa:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004eac:	f7fe fb94 	bl	80035d8 <HAL_GetTick>
 8004eb0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004eb2:	e00a      	b.n	8004eca <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004eb4:	f7fe fb90 	bl	80035d8 <HAL_GetTick>
 8004eb8:	4602      	mov	r2, r0
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	1ad3      	subs	r3, r2, r3
 8004ebe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004ec2:	4293      	cmp	r3, r2
 8004ec4:	d901      	bls.n	8004eca <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004ec6:	2303      	movs	r3, #3
 8004ec8:	e053      	b.n	8004f72 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004eca:	4b2d      	ldr	r3, [pc, #180]	@ (8004f80 <HAL_RCC_ClockConfig+0x1c4>)
 8004ecc:	685b      	ldr	r3, [r3, #4]
 8004ece:	f003 020c 	and.w	r2, r3, #12
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	685b      	ldr	r3, [r3, #4]
 8004ed6:	009b      	lsls	r3, r3, #2
 8004ed8:	429a      	cmp	r2, r3
 8004eda:	d1eb      	bne.n	8004eb4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004edc:	4b27      	ldr	r3, [pc, #156]	@ (8004f7c <HAL_RCC_ClockConfig+0x1c0>)
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	f003 0307 	and.w	r3, r3, #7
 8004ee4:	683a      	ldr	r2, [r7, #0]
 8004ee6:	429a      	cmp	r2, r3
 8004ee8:	d210      	bcs.n	8004f0c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004eea:	4b24      	ldr	r3, [pc, #144]	@ (8004f7c <HAL_RCC_ClockConfig+0x1c0>)
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	f023 0207 	bic.w	r2, r3, #7
 8004ef2:	4922      	ldr	r1, [pc, #136]	@ (8004f7c <HAL_RCC_ClockConfig+0x1c0>)
 8004ef4:	683b      	ldr	r3, [r7, #0]
 8004ef6:	4313      	orrs	r3, r2
 8004ef8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004efa:	4b20      	ldr	r3, [pc, #128]	@ (8004f7c <HAL_RCC_ClockConfig+0x1c0>)
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	f003 0307 	and.w	r3, r3, #7
 8004f02:	683a      	ldr	r2, [r7, #0]
 8004f04:	429a      	cmp	r2, r3
 8004f06:	d001      	beq.n	8004f0c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004f08:	2301      	movs	r3, #1
 8004f0a:	e032      	b.n	8004f72 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	f003 0304 	and.w	r3, r3, #4
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	d008      	beq.n	8004f2a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004f18:	4b19      	ldr	r3, [pc, #100]	@ (8004f80 <HAL_RCC_ClockConfig+0x1c4>)
 8004f1a:	685b      	ldr	r3, [r3, #4]
 8004f1c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	68db      	ldr	r3, [r3, #12]
 8004f24:	4916      	ldr	r1, [pc, #88]	@ (8004f80 <HAL_RCC_ClockConfig+0x1c4>)
 8004f26:	4313      	orrs	r3, r2
 8004f28:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	f003 0308 	and.w	r3, r3, #8
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d009      	beq.n	8004f4a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004f36:	4b12      	ldr	r3, [pc, #72]	@ (8004f80 <HAL_RCC_ClockConfig+0x1c4>)
 8004f38:	685b      	ldr	r3, [r3, #4]
 8004f3a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	691b      	ldr	r3, [r3, #16]
 8004f42:	00db      	lsls	r3, r3, #3
 8004f44:	490e      	ldr	r1, [pc, #56]	@ (8004f80 <HAL_RCC_ClockConfig+0x1c4>)
 8004f46:	4313      	orrs	r3, r2
 8004f48:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004f4a:	f000 f821 	bl	8004f90 <HAL_RCC_GetSysClockFreq>
 8004f4e:	4602      	mov	r2, r0
 8004f50:	4b0b      	ldr	r3, [pc, #44]	@ (8004f80 <HAL_RCC_ClockConfig+0x1c4>)
 8004f52:	685b      	ldr	r3, [r3, #4]
 8004f54:	091b      	lsrs	r3, r3, #4
 8004f56:	f003 030f 	and.w	r3, r3, #15
 8004f5a:	490a      	ldr	r1, [pc, #40]	@ (8004f84 <HAL_RCC_ClockConfig+0x1c8>)
 8004f5c:	5ccb      	ldrb	r3, [r1, r3]
 8004f5e:	fa22 f303 	lsr.w	r3, r2, r3
 8004f62:	4a09      	ldr	r2, [pc, #36]	@ (8004f88 <HAL_RCC_ClockConfig+0x1cc>)
 8004f64:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8004f66:	4b09      	ldr	r3, [pc, #36]	@ (8004f8c <HAL_RCC_ClockConfig+0x1d0>)
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	4618      	mov	r0, r3
 8004f6c:	f7fe faf2 	bl	8003554 <HAL_InitTick>

  return HAL_OK;
 8004f70:	2300      	movs	r3, #0
}
 8004f72:	4618      	mov	r0, r3
 8004f74:	3710      	adds	r7, #16
 8004f76:	46bd      	mov	sp, r7
 8004f78:	bd80      	pop	{r7, pc}
 8004f7a:	bf00      	nop
 8004f7c:	40022000 	.word	0x40022000
 8004f80:	40021000 	.word	0x40021000
 8004f84:	0800afd0 	.word	0x0800afd0
 8004f88:	20000054 	.word	0x20000054
 8004f8c:	20000058 	.word	0x20000058

08004f90 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004f90:	b480      	push	{r7}
 8004f92:	b087      	sub	sp, #28
 8004f94:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8004f96:	2300      	movs	r3, #0
 8004f98:	60fb      	str	r3, [r7, #12]
 8004f9a:	2300      	movs	r3, #0
 8004f9c:	60bb      	str	r3, [r7, #8]
 8004f9e:	2300      	movs	r3, #0
 8004fa0:	617b      	str	r3, [r7, #20]
 8004fa2:	2300      	movs	r3, #0
 8004fa4:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8004fa6:	2300      	movs	r3, #0
 8004fa8:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8004faa:	4b1e      	ldr	r3, [pc, #120]	@ (8005024 <HAL_RCC_GetSysClockFreq+0x94>)
 8004fac:	685b      	ldr	r3, [r3, #4]
 8004fae:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	f003 030c 	and.w	r3, r3, #12
 8004fb6:	2b04      	cmp	r3, #4
 8004fb8:	d002      	beq.n	8004fc0 <HAL_RCC_GetSysClockFreq+0x30>
 8004fba:	2b08      	cmp	r3, #8
 8004fbc:	d003      	beq.n	8004fc6 <HAL_RCC_GetSysClockFreq+0x36>
 8004fbe:	e027      	b.n	8005010 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004fc0:	4b19      	ldr	r3, [pc, #100]	@ (8005028 <HAL_RCC_GetSysClockFreq+0x98>)
 8004fc2:	613b      	str	r3, [r7, #16]
      break;
 8004fc4:	e027      	b.n	8005016 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	0c9b      	lsrs	r3, r3, #18
 8004fca:	f003 030f 	and.w	r3, r3, #15
 8004fce:	4a17      	ldr	r2, [pc, #92]	@ (800502c <HAL_RCC_GetSysClockFreq+0x9c>)
 8004fd0:	5cd3      	ldrb	r3, [r2, r3]
 8004fd2:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	d010      	beq.n	8005000 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004fde:	4b11      	ldr	r3, [pc, #68]	@ (8005024 <HAL_RCC_GetSysClockFreq+0x94>)
 8004fe0:	685b      	ldr	r3, [r3, #4]
 8004fe2:	0c5b      	lsrs	r3, r3, #17
 8004fe4:	f003 0301 	and.w	r3, r3, #1
 8004fe8:	4a11      	ldr	r2, [pc, #68]	@ (8005030 <HAL_RCC_GetSysClockFreq+0xa0>)
 8004fea:	5cd3      	ldrb	r3, [r2, r3]
 8004fec:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	4a0d      	ldr	r2, [pc, #52]	@ (8005028 <HAL_RCC_GetSysClockFreq+0x98>)
 8004ff2:	fb03 f202 	mul.w	r2, r3, r2
 8004ff6:	68bb      	ldr	r3, [r7, #8]
 8004ff8:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ffc:	617b      	str	r3, [r7, #20]
 8004ffe:	e004      	b.n	800500a <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	4a0c      	ldr	r2, [pc, #48]	@ (8005034 <HAL_RCC_GetSysClockFreq+0xa4>)
 8005004:	fb02 f303 	mul.w	r3, r2, r3
 8005008:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 800500a:	697b      	ldr	r3, [r7, #20]
 800500c:	613b      	str	r3, [r7, #16]
      break;
 800500e:	e002      	b.n	8005016 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8005010:	4b05      	ldr	r3, [pc, #20]	@ (8005028 <HAL_RCC_GetSysClockFreq+0x98>)
 8005012:	613b      	str	r3, [r7, #16]
      break;
 8005014:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005016:	693b      	ldr	r3, [r7, #16]
}
 8005018:	4618      	mov	r0, r3
 800501a:	371c      	adds	r7, #28
 800501c:	46bd      	mov	sp, r7
 800501e:	bc80      	pop	{r7}
 8005020:	4770      	bx	lr
 8005022:	bf00      	nop
 8005024:	40021000 	.word	0x40021000
 8005028:	007a1200 	.word	0x007a1200
 800502c:	0800afe8 	.word	0x0800afe8
 8005030:	0800aff8 	.word	0x0800aff8
 8005034:	003d0900 	.word	0x003d0900

08005038 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005038:	b480      	push	{r7}
 800503a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800503c:	4b02      	ldr	r3, [pc, #8]	@ (8005048 <HAL_RCC_GetHCLKFreq+0x10>)
 800503e:	681b      	ldr	r3, [r3, #0]
}
 8005040:	4618      	mov	r0, r3
 8005042:	46bd      	mov	sp, r7
 8005044:	bc80      	pop	{r7}
 8005046:	4770      	bx	lr
 8005048:	20000054 	.word	0x20000054

0800504c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800504c:	b580      	push	{r7, lr}
 800504e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005050:	f7ff fff2 	bl	8005038 <HAL_RCC_GetHCLKFreq>
 8005054:	4602      	mov	r2, r0
 8005056:	4b05      	ldr	r3, [pc, #20]	@ (800506c <HAL_RCC_GetPCLK1Freq+0x20>)
 8005058:	685b      	ldr	r3, [r3, #4]
 800505a:	0a1b      	lsrs	r3, r3, #8
 800505c:	f003 0307 	and.w	r3, r3, #7
 8005060:	4903      	ldr	r1, [pc, #12]	@ (8005070 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005062:	5ccb      	ldrb	r3, [r1, r3]
 8005064:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005068:	4618      	mov	r0, r3
 800506a:	bd80      	pop	{r7, pc}
 800506c:	40021000 	.word	0x40021000
 8005070:	0800afe0 	.word	0x0800afe0

08005074 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005074:	b580      	push	{r7, lr}
 8005076:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005078:	f7ff ffde 	bl	8005038 <HAL_RCC_GetHCLKFreq>
 800507c:	4602      	mov	r2, r0
 800507e:	4b05      	ldr	r3, [pc, #20]	@ (8005094 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005080:	685b      	ldr	r3, [r3, #4]
 8005082:	0adb      	lsrs	r3, r3, #11
 8005084:	f003 0307 	and.w	r3, r3, #7
 8005088:	4903      	ldr	r1, [pc, #12]	@ (8005098 <HAL_RCC_GetPCLK2Freq+0x24>)
 800508a:	5ccb      	ldrb	r3, [r1, r3]
 800508c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005090:	4618      	mov	r0, r3
 8005092:	bd80      	pop	{r7, pc}
 8005094:	40021000 	.word	0x40021000
 8005098:	0800afe0 	.word	0x0800afe0

0800509c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800509c:	b480      	push	{r7}
 800509e:	b085      	sub	sp, #20
 80050a0:	af00      	add	r7, sp, #0
 80050a2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80050a4:	4b0a      	ldr	r3, [pc, #40]	@ (80050d0 <RCC_Delay+0x34>)
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	4a0a      	ldr	r2, [pc, #40]	@ (80050d4 <RCC_Delay+0x38>)
 80050aa:	fba2 2303 	umull	r2, r3, r2, r3
 80050ae:	0a5b      	lsrs	r3, r3, #9
 80050b0:	687a      	ldr	r2, [r7, #4]
 80050b2:	fb02 f303 	mul.w	r3, r2, r3
 80050b6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80050b8:	bf00      	nop
  }
  while (Delay --);
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	1e5a      	subs	r2, r3, #1
 80050be:	60fa      	str	r2, [r7, #12]
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d1f9      	bne.n	80050b8 <RCC_Delay+0x1c>
}
 80050c4:	bf00      	nop
 80050c6:	bf00      	nop
 80050c8:	3714      	adds	r7, #20
 80050ca:	46bd      	mov	sp, r7
 80050cc:	bc80      	pop	{r7}
 80050ce:	4770      	bx	lr
 80050d0:	20000054 	.word	0x20000054
 80050d4:	10624dd3 	.word	0x10624dd3

080050d8 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80050d8:	b580      	push	{r7, lr}
 80050da:	b086      	sub	sp, #24
 80050dc:	af00      	add	r7, sp, #0
 80050de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 80050e0:	2300      	movs	r3, #0
 80050e2:	613b      	str	r3, [r7, #16]
 80050e4:	2300      	movs	r3, #0
 80050e6:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	f003 0301 	and.w	r3, r3, #1
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	d07d      	beq.n	80051f0 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 80050f4:	2300      	movs	r3, #0
 80050f6:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80050f8:	4b4f      	ldr	r3, [pc, #316]	@ (8005238 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80050fa:	69db      	ldr	r3, [r3, #28]
 80050fc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005100:	2b00      	cmp	r3, #0
 8005102:	d10d      	bne.n	8005120 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005104:	4b4c      	ldr	r3, [pc, #304]	@ (8005238 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005106:	69db      	ldr	r3, [r3, #28]
 8005108:	4a4b      	ldr	r2, [pc, #300]	@ (8005238 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800510a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800510e:	61d3      	str	r3, [r2, #28]
 8005110:	4b49      	ldr	r3, [pc, #292]	@ (8005238 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005112:	69db      	ldr	r3, [r3, #28]
 8005114:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005118:	60bb      	str	r3, [r7, #8]
 800511a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800511c:	2301      	movs	r3, #1
 800511e:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005120:	4b46      	ldr	r3, [pc, #280]	@ (800523c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005128:	2b00      	cmp	r3, #0
 800512a:	d118      	bne.n	800515e <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800512c:	4b43      	ldr	r3, [pc, #268]	@ (800523c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	4a42      	ldr	r2, [pc, #264]	@ (800523c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005132:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005136:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005138:	f7fe fa4e 	bl	80035d8 <HAL_GetTick>
 800513c:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800513e:	e008      	b.n	8005152 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005140:	f7fe fa4a 	bl	80035d8 <HAL_GetTick>
 8005144:	4602      	mov	r2, r0
 8005146:	693b      	ldr	r3, [r7, #16]
 8005148:	1ad3      	subs	r3, r2, r3
 800514a:	2b64      	cmp	r3, #100	@ 0x64
 800514c:	d901      	bls.n	8005152 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 800514e:	2303      	movs	r3, #3
 8005150:	e06d      	b.n	800522e <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005152:	4b3a      	ldr	r3, [pc, #232]	@ (800523c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800515a:	2b00      	cmp	r3, #0
 800515c:	d0f0      	beq.n	8005140 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800515e:	4b36      	ldr	r3, [pc, #216]	@ (8005238 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005160:	6a1b      	ldr	r3, [r3, #32]
 8005162:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005166:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	2b00      	cmp	r3, #0
 800516c:	d02e      	beq.n	80051cc <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	685b      	ldr	r3, [r3, #4]
 8005172:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005176:	68fa      	ldr	r2, [r7, #12]
 8005178:	429a      	cmp	r2, r3
 800517a:	d027      	beq.n	80051cc <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800517c:	4b2e      	ldr	r3, [pc, #184]	@ (8005238 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800517e:	6a1b      	ldr	r3, [r3, #32]
 8005180:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005184:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005186:	4b2e      	ldr	r3, [pc, #184]	@ (8005240 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8005188:	2201      	movs	r2, #1
 800518a:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800518c:	4b2c      	ldr	r3, [pc, #176]	@ (8005240 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800518e:	2200      	movs	r2, #0
 8005190:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8005192:	4a29      	ldr	r2, [pc, #164]	@ (8005238 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	f003 0301 	and.w	r3, r3, #1
 800519e:	2b00      	cmp	r3, #0
 80051a0:	d014      	beq.n	80051cc <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80051a2:	f7fe fa19 	bl	80035d8 <HAL_GetTick>
 80051a6:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80051a8:	e00a      	b.n	80051c0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80051aa:	f7fe fa15 	bl	80035d8 <HAL_GetTick>
 80051ae:	4602      	mov	r2, r0
 80051b0:	693b      	ldr	r3, [r7, #16]
 80051b2:	1ad3      	subs	r3, r2, r3
 80051b4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80051b8:	4293      	cmp	r3, r2
 80051ba:	d901      	bls.n	80051c0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 80051bc:	2303      	movs	r3, #3
 80051be:	e036      	b.n	800522e <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80051c0:	4b1d      	ldr	r3, [pc, #116]	@ (8005238 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80051c2:	6a1b      	ldr	r3, [r3, #32]
 80051c4:	f003 0302 	and.w	r3, r3, #2
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	d0ee      	beq.n	80051aa <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80051cc:	4b1a      	ldr	r3, [pc, #104]	@ (8005238 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80051ce:	6a1b      	ldr	r3, [r3, #32]
 80051d0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	685b      	ldr	r3, [r3, #4]
 80051d8:	4917      	ldr	r1, [pc, #92]	@ (8005238 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80051da:	4313      	orrs	r3, r2
 80051dc:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80051de:	7dfb      	ldrb	r3, [r7, #23]
 80051e0:	2b01      	cmp	r3, #1
 80051e2:	d105      	bne.n	80051f0 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80051e4:	4b14      	ldr	r3, [pc, #80]	@ (8005238 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80051e6:	69db      	ldr	r3, [r3, #28]
 80051e8:	4a13      	ldr	r2, [pc, #76]	@ (8005238 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80051ea:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80051ee:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	681b      	ldr	r3, [r3, #0]
 80051f4:	f003 0302 	and.w	r3, r3, #2
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d008      	beq.n	800520e <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80051fc:	4b0e      	ldr	r3, [pc, #56]	@ (8005238 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80051fe:	685b      	ldr	r3, [r3, #4]
 8005200:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	689b      	ldr	r3, [r3, #8]
 8005208:	490b      	ldr	r1, [pc, #44]	@ (8005238 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800520a:	4313      	orrs	r3, r2
 800520c:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	f003 0310 	and.w	r3, r3, #16
 8005216:	2b00      	cmp	r3, #0
 8005218:	d008      	beq.n	800522c <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800521a:	4b07      	ldr	r3, [pc, #28]	@ (8005238 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800521c:	685b      	ldr	r3, [r3, #4]
 800521e:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	68db      	ldr	r3, [r3, #12]
 8005226:	4904      	ldr	r1, [pc, #16]	@ (8005238 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005228:	4313      	orrs	r3, r2
 800522a:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 800522c:	2300      	movs	r3, #0
}
 800522e:	4618      	mov	r0, r3
 8005230:	3718      	adds	r7, #24
 8005232:	46bd      	mov	sp, r7
 8005234:	bd80      	pop	{r7, pc}
 8005236:	bf00      	nop
 8005238:	40021000 	.word	0x40021000
 800523c:	40007000 	.word	0x40007000
 8005240:	42420440 	.word	0x42420440

08005244 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005244:	b580      	push	{r7, lr}
 8005246:	b082      	sub	sp, #8
 8005248:	af00      	add	r7, sp, #0
 800524a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	2b00      	cmp	r3, #0
 8005250:	d101      	bne.n	8005256 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005252:	2301      	movs	r3, #1
 8005254:	e041      	b.n	80052da <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800525c:	b2db      	uxtb	r3, r3
 800525e:	2b00      	cmp	r3, #0
 8005260:	d106      	bne.n	8005270 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	2200      	movs	r2, #0
 8005266:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800526a:	6878      	ldr	r0, [r7, #4]
 800526c:	f7fd ff42 	bl	80030f4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	2202      	movs	r2, #2
 8005274:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	681a      	ldr	r2, [r3, #0]
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	3304      	adds	r3, #4
 8005280:	4619      	mov	r1, r3
 8005282:	4610      	mov	r0, r2
 8005284:	f000 fcf4 	bl	8005c70 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	2201      	movs	r2, #1
 800528c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	2201      	movs	r2, #1
 8005294:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	2201      	movs	r2, #1
 800529c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	2201      	movs	r2, #1
 80052a4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	2201      	movs	r2, #1
 80052ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	2201      	movs	r2, #1
 80052b4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	2201      	movs	r2, #1
 80052bc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	2201      	movs	r2, #1
 80052c4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	2201      	movs	r2, #1
 80052cc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	2201      	movs	r2, #1
 80052d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80052d8:	2300      	movs	r3, #0
}
 80052da:	4618      	mov	r0, r3
 80052dc:	3708      	adds	r7, #8
 80052de:	46bd      	mov	sp, r7
 80052e0:	bd80      	pop	{r7, pc}

080052e2 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80052e2:	b580      	push	{r7, lr}
 80052e4:	b082      	sub	sp, #8
 80052e6:	af00      	add	r7, sp, #0
 80052e8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	d101      	bne.n	80052f4 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80052f0:	2301      	movs	r3, #1
 80052f2:	e041      	b.n	8005378 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80052fa:	b2db      	uxtb	r3, r3
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	d106      	bne.n	800530e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	2200      	movs	r2, #0
 8005304:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005308:	6878      	ldr	r0, [r7, #4]
 800530a:	f7fd fe3d 	bl	8002f88 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	2202      	movs	r2, #2
 8005312:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	681a      	ldr	r2, [r3, #0]
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	3304      	adds	r3, #4
 800531e:	4619      	mov	r1, r3
 8005320:	4610      	mov	r0, r2
 8005322:	f000 fca5 	bl	8005c70 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	2201      	movs	r2, #1
 800532a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	2201      	movs	r2, #1
 8005332:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	2201      	movs	r2, #1
 800533a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	2201      	movs	r2, #1
 8005342:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	2201      	movs	r2, #1
 800534a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	2201      	movs	r2, #1
 8005352:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	2201      	movs	r2, #1
 800535a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	2201      	movs	r2, #1
 8005362:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	2201      	movs	r2, #1
 800536a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	2201      	movs	r2, #1
 8005372:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005376:	2300      	movs	r3, #0
}
 8005378:	4618      	mov	r0, r3
 800537a:	3708      	adds	r7, #8
 800537c:	46bd      	mov	sp, r7
 800537e:	bd80      	pop	{r7, pc}

08005380 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005380:	b580      	push	{r7, lr}
 8005382:	b084      	sub	sp, #16
 8005384:	af00      	add	r7, sp, #0
 8005386:	6078      	str	r0, [r7, #4]
 8005388:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800538a:	683b      	ldr	r3, [r7, #0]
 800538c:	2b00      	cmp	r3, #0
 800538e:	d109      	bne.n	80053a4 <HAL_TIM_PWM_Start+0x24>
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005396:	b2db      	uxtb	r3, r3
 8005398:	2b01      	cmp	r3, #1
 800539a:	bf14      	ite	ne
 800539c:	2301      	movne	r3, #1
 800539e:	2300      	moveq	r3, #0
 80053a0:	b2db      	uxtb	r3, r3
 80053a2:	e022      	b.n	80053ea <HAL_TIM_PWM_Start+0x6a>
 80053a4:	683b      	ldr	r3, [r7, #0]
 80053a6:	2b04      	cmp	r3, #4
 80053a8:	d109      	bne.n	80053be <HAL_TIM_PWM_Start+0x3e>
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80053b0:	b2db      	uxtb	r3, r3
 80053b2:	2b01      	cmp	r3, #1
 80053b4:	bf14      	ite	ne
 80053b6:	2301      	movne	r3, #1
 80053b8:	2300      	moveq	r3, #0
 80053ba:	b2db      	uxtb	r3, r3
 80053bc:	e015      	b.n	80053ea <HAL_TIM_PWM_Start+0x6a>
 80053be:	683b      	ldr	r3, [r7, #0]
 80053c0:	2b08      	cmp	r3, #8
 80053c2:	d109      	bne.n	80053d8 <HAL_TIM_PWM_Start+0x58>
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80053ca:	b2db      	uxtb	r3, r3
 80053cc:	2b01      	cmp	r3, #1
 80053ce:	bf14      	ite	ne
 80053d0:	2301      	movne	r3, #1
 80053d2:	2300      	moveq	r3, #0
 80053d4:	b2db      	uxtb	r3, r3
 80053d6:	e008      	b.n	80053ea <HAL_TIM_PWM_Start+0x6a>
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80053de:	b2db      	uxtb	r3, r3
 80053e0:	2b01      	cmp	r3, #1
 80053e2:	bf14      	ite	ne
 80053e4:	2301      	movne	r3, #1
 80053e6:	2300      	moveq	r3, #0
 80053e8:	b2db      	uxtb	r3, r3
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d001      	beq.n	80053f2 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80053ee:	2301      	movs	r3, #1
 80053f0:	e05e      	b.n	80054b0 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80053f2:	683b      	ldr	r3, [r7, #0]
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d104      	bne.n	8005402 <HAL_TIM_PWM_Start+0x82>
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	2202      	movs	r2, #2
 80053fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005400:	e013      	b.n	800542a <HAL_TIM_PWM_Start+0xaa>
 8005402:	683b      	ldr	r3, [r7, #0]
 8005404:	2b04      	cmp	r3, #4
 8005406:	d104      	bne.n	8005412 <HAL_TIM_PWM_Start+0x92>
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	2202      	movs	r2, #2
 800540c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005410:	e00b      	b.n	800542a <HAL_TIM_PWM_Start+0xaa>
 8005412:	683b      	ldr	r3, [r7, #0]
 8005414:	2b08      	cmp	r3, #8
 8005416:	d104      	bne.n	8005422 <HAL_TIM_PWM_Start+0xa2>
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	2202      	movs	r2, #2
 800541c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005420:	e003      	b.n	800542a <HAL_TIM_PWM_Start+0xaa>
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	2202      	movs	r2, #2
 8005426:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	2201      	movs	r2, #1
 8005430:	6839      	ldr	r1, [r7, #0]
 8005432:	4618      	mov	r0, r3
 8005434:	f000 fea8 	bl	8006188 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	4a1e      	ldr	r2, [pc, #120]	@ (80054b8 <HAL_TIM_PWM_Start+0x138>)
 800543e:	4293      	cmp	r3, r2
 8005440:	d107      	bne.n	8005452 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005450:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	4a18      	ldr	r2, [pc, #96]	@ (80054b8 <HAL_TIM_PWM_Start+0x138>)
 8005458:	4293      	cmp	r3, r2
 800545a:	d00e      	beq.n	800547a <HAL_TIM_PWM_Start+0xfa>
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005464:	d009      	beq.n	800547a <HAL_TIM_PWM_Start+0xfa>
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	4a14      	ldr	r2, [pc, #80]	@ (80054bc <HAL_TIM_PWM_Start+0x13c>)
 800546c:	4293      	cmp	r3, r2
 800546e:	d004      	beq.n	800547a <HAL_TIM_PWM_Start+0xfa>
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	4a12      	ldr	r2, [pc, #72]	@ (80054c0 <HAL_TIM_PWM_Start+0x140>)
 8005476:	4293      	cmp	r3, r2
 8005478:	d111      	bne.n	800549e <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	689b      	ldr	r3, [r3, #8]
 8005480:	f003 0307 	and.w	r3, r3, #7
 8005484:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	2b06      	cmp	r3, #6
 800548a:	d010      	beq.n	80054ae <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	681a      	ldr	r2, [r3, #0]
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	f042 0201 	orr.w	r2, r2, #1
 800549a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800549c:	e007      	b.n	80054ae <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	681a      	ldr	r2, [r3, #0]
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	f042 0201 	orr.w	r2, r2, #1
 80054ac:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80054ae:	2300      	movs	r3, #0
}
 80054b0:	4618      	mov	r0, r3
 80054b2:	3710      	adds	r7, #16
 80054b4:	46bd      	mov	sp, r7
 80054b6:	bd80      	pop	{r7, pc}
 80054b8:	40012c00 	.word	0x40012c00
 80054bc:	40000400 	.word	0x40000400
 80054c0:	40000800 	.word	0x40000800

080054c4 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 80054c4:	b580      	push	{r7, lr}
 80054c6:	b086      	sub	sp, #24
 80054c8:	af00      	add	r7, sp, #0
 80054ca:	6078      	str	r0, [r7, #4]
 80054cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	d101      	bne.n	80054d8 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80054d4:	2301      	movs	r3, #1
 80054d6:	e093      	b.n	8005600 <HAL_TIM_Encoder_Init+0x13c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80054de:	b2db      	uxtb	r3, r3
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	d106      	bne.n	80054f2 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	2200      	movs	r2, #0
 80054e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80054ec:	6878      	ldr	r0, [r7, #4]
 80054ee:	f7fd fd69 	bl	8002fc4 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	2202      	movs	r2, #2
 80054f6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	689b      	ldr	r3, [r3, #8]
 8005500:	687a      	ldr	r2, [r7, #4]
 8005502:	6812      	ldr	r2, [r2, #0]
 8005504:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005508:	f023 0307 	bic.w	r3, r3, #7
 800550c:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	681a      	ldr	r2, [r3, #0]
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	3304      	adds	r3, #4
 8005516:	4619      	mov	r1, r3
 8005518:	4610      	mov	r0, r2
 800551a:	f000 fba9 	bl	8005c70 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	689b      	ldr	r3, [r3, #8]
 8005524:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	699b      	ldr	r3, [r3, #24]
 800552c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	6a1b      	ldr	r3, [r3, #32]
 8005534:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8005536:	683b      	ldr	r3, [r7, #0]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	697a      	ldr	r2, [r7, #20]
 800553c:	4313      	orrs	r3, r2
 800553e:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8005540:	693b      	ldr	r3, [r7, #16]
 8005542:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005546:	f023 0303 	bic.w	r3, r3, #3
 800554a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800554c:	683b      	ldr	r3, [r7, #0]
 800554e:	689a      	ldr	r2, [r3, #8]
 8005550:	683b      	ldr	r3, [r7, #0]
 8005552:	699b      	ldr	r3, [r3, #24]
 8005554:	021b      	lsls	r3, r3, #8
 8005556:	4313      	orrs	r3, r2
 8005558:	693a      	ldr	r2, [r7, #16]
 800555a:	4313      	orrs	r3, r2
 800555c:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800555e:	693b      	ldr	r3, [r7, #16]
 8005560:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8005564:	f023 030c 	bic.w	r3, r3, #12
 8005568:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800556a:	693b      	ldr	r3, [r7, #16]
 800556c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005570:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005574:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8005576:	683b      	ldr	r3, [r7, #0]
 8005578:	68da      	ldr	r2, [r3, #12]
 800557a:	683b      	ldr	r3, [r7, #0]
 800557c:	69db      	ldr	r3, [r3, #28]
 800557e:	021b      	lsls	r3, r3, #8
 8005580:	4313      	orrs	r3, r2
 8005582:	693a      	ldr	r2, [r7, #16]
 8005584:	4313      	orrs	r3, r2
 8005586:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8005588:	683b      	ldr	r3, [r7, #0]
 800558a:	691b      	ldr	r3, [r3, #16]
 800558c:	011a      	lsls	r2, r3, #4
 800558e:	683b      	ldr	r3, [r7, #0]
 8005590:	6a1b      	ldr	r3, [r3, #32]
 8005592:	031b      	lsls	r3, r3, #12
 8005594:	4313      	orrs	r3, r2
 8005596:	693a      	ldr	r2, [r7, #16]
 8005598:	4313      	orrs	r3, r2
 800559a:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 80055a2:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80055a4:	683b      	ldr	r3, [r7, #0]
 80055a6:	685a      	ldr	r2, [r3, #4]
 80055a8:	683b      	ldr	r3, [r7, #0]
 80055aa:	695b      	ldr	r3, [r3, #20]
 80055ac:	011b      	lsls	r3, r3, #4
 80055ae:	4313      	orrs	r3, r2
 80055b0:	68fa      	ldr	r2, [r7, #12]
 80055b2:	4313      	orrs	r3, r2
 80055b4:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	697a      	ldr	r2, [r7, #20]
 80055bc:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	693a      	ldr	r2, [r7, #16]
 80055c4:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	681b      	ldr	r3, [r3, #0]
 80055ca:	68fa      	ldr	r2, [r7, #12]
 80055cc:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	2201      	movs	r2, #1
 80055d2:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	2201      	movs	r2, #1
 80055da:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	2201      	movs	r2, #1
 80055e2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	2201      	movs	r2, #1
 80055ea:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	2201      	movs	r2, #1
 80055f2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	2201      	movs	r2, #1
 80055fa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80055fe:	2300      	movs	r3, #0
}
 8005600:	4618      	mov	r0, r3
 8005602:	3718      	adds	r7, #24
 8005604:	46bd      	mov	sp, r7
 8005606:	bd80      	pop	{r7, pc}

08005608 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005608:	b580      	push	{r7, lr}
 800560a:	b084      	sub	sp, #16
 800560c:	af00      	add	r7, sp, #0
 800560e:	6078      	str	r0, [r7, #4]
 8005610:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005618:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005620:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005628:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8005630:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8005632:	683b      	ldr	r3, [r7, #0]
 8005634:	2b00      	cmp	r3, #0
 8005636:	d110      	bne.n	800565a <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005638:	7bfb      	ldrb	r3, [r7, #15]
 800563a:	2b01      	cmp	r3, #1
 800563c:	d102      	bne.n	8005644 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800563e:	7b7b      	ldrb	r3, [r7, #13]
 8005640:	2b01      	cmp	r3, #1
 8005642:	d001      	beq.n	8005648 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8005644:	2301      	movs	r3, #1
 8005646:	e069      	b.n	800571c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	2202      	movs	r2, #2
 800564c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	2202      	movs	r2, #2
 8005654:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005658:	e031      	b.n	80056be <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 800565a:	683b      	ldr	r3, [r7, #0]
 800565c:	2b04      	cmp	r3, #4
 800565e:	d110      	bne.n	8005682 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005660:	7bbb      	ldrb	r3, [r7, #14]
 8005662:	2b01      	cmp	r3, #1
 8005664:	d102      	bne.n	800566c <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005666:	7b3b      	ldrb	r3, [r7, #12]
 8005668:	2b01      	cmp	r3, #1
 800566a:	d001      	beq.n	8005670 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 800566c:	2301      	movs	r3, #1
 800566e:	e055      	b.n	800571c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	2202      	movs	r2, #2
 8005674:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	2202      	movs	r2, #2
 800567c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005680:	e01d      	b.n	80056be <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005682:	7bfb      	ldrb	r3, [r7, #15]
 8005684:	2b01      	cmp	r3, #1
 8005686:	d108      	bne.n	800569a <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005688:	7bbb      	ldrb	r3, [r7, #14]
 800568a:	2b01      	cmp	r3, #1
 800568c:	d105      	bne.n	800569a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800568e:	7b7b      	ldrb	r3, [r7, #13]
 8005690:	2b01      	cmp	r3, #1
 8005692:	d102      	bne.n	800569a <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005694:	7b3b      	ldrb	r3, [r7, #12]
 8005696:	2b01      	cmp	r3, #1
 8005698:	d001      	beq.n	800569e <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 800569a:	2301      	movs	r3, #1
 800569c:	e03e      	b.n	800571c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	2202      	movs	r2, #2
 80056a2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	2202      	movs	r2, #2
 80056aa:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	2202      	movs	r2, #2
 80056b2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	2202      	movs	r2, #2
 80056ba:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 80056be:	683b      	ldr	r3, [r7, #0]
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d003      	beq.n	80056cc <HAL_TIM_Encoder_Start+0xc4>
 80056c4:	683b      	ldr	r3, [r7, #0]
 80056c6:	2b04      	cmp	r3, #4
 80056c8:	d008      	beq.n	80056dc <HAL_TIM_Encoder_Start+0xd4>
 80056ca:	e00f      	b.n	80056ec <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	2201      	movs	r2, #1
 80056d2:	2100      	movs	r1, #0
 80056d4:	4618      	mov	r0, r3
 80056d6:	f000 fd57 	bl	8006188 <TIM_CCxChannelCmd>
      break;
 80056da:	e016      	b.n	800570a <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	2201      	movs	r2, #1
 80056e2:	2104      	movs	r1, #4
 80056e4:	4618      	mov	r0, r3
 80056e6:	f000 fd4f 	bl	8006188 <TIM_CCxChannelCmd>
      break;
 80056ea:	e00e      	b.n	800570a <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	2201      	movs	r2, #1
 80056f2:	2100      	movs	r1, #0
 80056f4:	4618      	mov	r0, r3
 80056f6:	f000 fd47 	bl	8006188 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	2201      	movs	r2, #1
 8005700:	2104      	movs	r1, #4
 8005702:	4618      	mov	r0, r3
 8005704:	f000 fd40 	bl	8006188 <TIM_CCxChannelCmd>
      break;
 8005708:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	681a      	ldr	r2, [r3, #0]
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	f042 0201 	orr.w	r2, r2, #1
 8005718:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800571a:	2300      	movs	r3, #0
}
 800571c:	4618      	mov	r0, r3
 800571e:	3710      	adds	r7, #16
 8005720:	46bd      	mov	sp, r7
 8005722:	bd80      	pop	{r7, pc}

08005724 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005724:	b580      	push	{r7, lr}
 8005726:	b084      	sub	sp, #16
 8005728:	af00      	add	r7, sp, #0
 800572a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	68db      	ldr	r3, [r3, #12]
 8005732:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	691b      	ldr	r3, [r3, #16]
 800573a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800573c:	68bb      	ldr	r3, [r7, #8]
 800573e:	f003 0302 	and.w	r3, r3, #2
 8005742:	2b00      	cmp	r3, #0
 8005744:	d020      	beq.n	8005788 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	f003 0302 	and.w	r3, r3, #2
 800574c:	2b00      	cmp	r3, #0
 800574e:	d01b      	beq.n	8005788 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	f06f 0202 	mvn.w	r2, #2
 8005758:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	2201      	movs	r2, #1
 800575e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	699b      	ldr	r3, [r3, #24]
 8005766:	f003 0303 	and.w	r3, r3, #3
 800576a:	2b00      	cmp	r3, #0
 800576c:	d003      	beq.n	8005776 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800576e:	6878      	ldr	r0, [r7, #4]
 8005770:	f000 fa63 	bl	8005c3a <HAL_TIM_IC_CaptureCallback>
 8005774:	e005      	b.n	8005782 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005776:	6878      	ldr	r0, [r7, #4]
 8005778:	f000 fa56 	bl	8005c28 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800577c:	6878      	ldr	r0, [r7, #4]
 800577e:	f000 fa65 	bl	8005c4c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	2200      	movs	r2, #0
 8005786:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005788:	68bb      	ldr	r3, [r7, #8]
 800578a:	f003 0304 	and.w	r3, r3, #4
 800578e:	2b00      	cmp	r3, #0
 8005790:	d020      	beq.n	80057d4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	f003 0304 	and.w	r3, r3, #4
 8005798:	2b00      	cmp	r3, #0
 800579a:	d01b      	beq.n	80057d4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	f06f 0204 	mvn.w	r2, #4
 80057a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	2202      	movs	r2, #2
 80057aa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	699b      	ldr	r3, [r3, #24]
 80057b2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d003      	beq.n	80057c2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80057ba:	6878      	ldr	r0, [r7, #4]
 80057bc:	f000 fa3d 	bl	8005c3a <HAL_TIM_IC_CaptureCallback>
 80057c0:	e005      	b.n	80057ce <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80057c2:	6878      	ldr	r0, [r7, #4]
 80057c4:	f000 fa30 	bl	8005c28 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80057c8:	6878      	ldr	r0, [r7, #4]
 80057ca:	f000 fa3f 	bl	8005c4c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	2200      	movs	r2, #0
 80057d2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80057d4:	68bb      	ldr	r3, [r7, #8]
 80057d6:	f003 0308 	and.w	r3, r3, #8
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d020      	beq.n	8005820 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	f003 0308 	and.w	r3, r3, #8
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	d01b      	beq.n	8005820 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	f06f 0208 	mvn.w	r2, #8
 80057f0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	2204      	movs	r2, #4
 80057f6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	69db      	ldr	r3, [r3, #28]
 80057fe:	f003 0303 	and.w	r3, r3, #3
 8005802:	2b00      	cmp	r3, #0
 8005804:	d003      	beq.n	800580e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005806:	6878      	ldr	r0, [r7, #4]
 8005808:	f000 fa17 	bl	8005c3a <HAL_TIM_IC_CaptureCallback>
 800580c:	e005      	b.n	800581a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800580e:	6878      	ldr	r0, [r7, #4]
 8005810:	f000 fa0a 	bl	8005c28 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005814:	6878      	ldr	r0, [r7, #4]
 8005816:	f000 fa19 	bl	8005c4c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	2200      	movs	r2, #0
 800581e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005820:	68bb      	ldr	r3, [r7, #8]
 8005822:	f003 0310 	and.w	r3, r3, #16
 8005826:	2b00      	cmp	r3, #0
 8005828:	d020      	beq.n	800586c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800582a:	68fb      	ldr	r3, [r7, #12]
 800582c:	f003 0310 	and.w	r3, r3, #16
 8005830:	2b00      	cmp	r3, #0
 8005832:	d01b      	beq.n	800586c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	f06f 0210 	mvn.w	r2, #16
 800583c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	2208      	movs	r2, #8
 8005842:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005844:	687b      	ldr	r3, [r7, #4]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	69db      	ldr	r3, [r3, #28]
 800584a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800584e:	2b00      	cmp	r3, #0
 8005850:	d003      	beq.n	800585a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005852:	6878      	ldr	r0, [r7, #4]
 8005854:	f000 f9f1 	bl	8005c3a <HAL_TIM_IC_CaptureCallback>
 8005858:	e005      	b.n	8005866 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800585a:	6878      	ldr	r0, [r7, #4]
 800585c:	f000 f9e4 	bl	8005c28 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005860:	6878      	ldr	r0, [r7, #4]
 8005862:	f000 f9f3 	bl	8005c4c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	2200      	movs	r2, #0
 800586a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800586c:	68bb      	ldr	r3, [r7, #8]
 800586e:	f003 0301 	and.w	r3, r3, #1
 8005872:	2b00      	cmp	r3, #0
 8005874:	d00c      	beq.n	8005890 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	f003 0301 	and.w	r3, r3, #1
 800587c:	2b00      	cmp	r3, #0
 800587e:	d007      	beq.n	8005890 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	f06f 0201 	mvn.w	r2, #1
 8005888:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800588a:	6878      	ldr	r0, [r7, #4]
 800588c:	f000 f9c3 	bl	8005c16 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8005890:	68bb      	ldr	r3, [r7, #8]
 8005892:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005896:	2b00      	cmp	r3, #0
 8005898:	d00c      	beq.n	80058b4 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80058a0:	2b00      	cmp	r3, #0
 80058a2:	d007      	beq.n	80058b4 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80058ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80058ae:	6878      	ldr	r0, [r7, #4]
 80058b0:	f000 fd46 	bl	8006340 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80058b4:	68bb      	ldr	r3, [r7, #8]
 80058b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80058ba:	2b00      	cmp	r3, #0
 80058bc:	d00c      	beq.n	80058d8 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	d007      	beq.n	80058d8 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80058d0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80058d2:	6878      	ldr	r0, [r7, #4]
 80058d4:	f000 f9c3 	bl	8005c5e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80058d8:	68bb      	ldr	r3, [r7, #8]
 80058da:	f003 0320 	and.w	r3, r3, #32
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d00c      	beq.n	80058fc <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	f003 0320 	and.w	r3, r3, #32
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	d007      	beq.n	80058fc <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	f06f 0220 	mvn.w	r2, #32
 80058f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80058f6:	6878      	ldr	r0, [r7, #4]
 80058f8:	f000 fd19 	bl	800632e <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80058fc:	bf00      	nop
 80058fe:	3710      	adds	r7, #16
 8005900:	46bd      	mov	sp, r7
 8005902:	bd80      	pop	{r7, pc}

08005904 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005904:	b580      	push	{r7, lr}
 8005906:	b086      	sub	sp, #24
 8005908:	af00      	add	r7, sp, #0
 800590a:	60f8      	str	r0, [r7, #12]
 800590c:	60b9      	str	r1, [r7, #8]
 800590e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005910:	2300      	movs	r3, #0
 8005912:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800591a:	2b01      	cmp	r3, #1
 800591c:	d101      	bne.n	8005922 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800591e:	2302      	movs	r3, #2
 8005920:	e0ae      	b.n	8005a80 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	2201      	movs	r2, #1
 8005926:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	2b0c      	cmp	r3, #12
 800592e:	f200 809f 	bhi.w	8005a70 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8005932:	a201      	add	r2, pc, #4	@ (adr r2, 8005938 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005934:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005938:	0800596d 	.word	0x0800596d
 800593c:	08005a71 	.word	0x08005a71
 8005940:	08005a71 	.word	0x08005a71
 8005944:	08005a71 	.word	0x08005a71
 8005948:	080059ad 	.word	0x080059ad
 800594c:	08005a71 	.word	0x08005a71
 8005950:	08005a71 	.word	0x08005a71
 8005954:	08005a71 	.word	0x08005a71
 8005958:	080059ef 	.word	0x080059ef
 800595c:	08005a71 	.word	0x08005a71
 8005960:	08005a71 	.word	0x08005a71
 8005964:	08005a71 	.word	0x08005a71
 8005968:	08005a2f 	.word	0x08005a2f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	68b9      	ldr	r1, [r7, #8]
 8005972:	4618      	mov	r0, r3
 8005974:	f000 f9ea 	bl	8005d4c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	699a      	ldr	r2, [r3, #24]
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	f042 0208 	orr.w	r2, r2, #8
 8005986:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	699a      	ldr	r2, [r3, #24]
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	f022 0204 	bic.w	r2, r2, #4
 8005996:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	6999      	ldr	r1, [r3, #24]
 800599e:	68bb      	ldr	r3, [r7, #8]
 80059a0:	691a      	ldr	r2, [r3, #16]
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	430a      	orrs	r2, r1
 80059a8:	619a      	str	r2, [r3, #24]
      break;
 80059aa:	e064      	b.n	8005a76 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80059ac:	68fb      	ldr	r3, [r7, #12]
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	68b9      	ldr	r1, [r7, #8]
 80059b2:	4618      	mov	r0, r3
 80059b4:	f000 fa30 	bl	8005e18 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	699a      	ldr	r2, [r3, #24]
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80059c6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	699a      	ldr	r2, [r3, #24]
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80059d6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	6999      	ldr	r1, [r3, #24]
 80059de:	68bb      	ldr	r3, [r7, #8]
 80059e0:	691b      	ldr	r3, [r3, #16]
 80059e2:	021a      	lsls	r2, r3, #8
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	430a      	orrs	r2, r1
 80059ea:	619a      	str	r2, [r3, #24]
      break;
 80059ec:	e043      	b.n	8005a76 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	681b      	ldr	r3, [r3, #0]
 80059f2:	68b9      	ldr	r1, [r7, #8]
 80059f4:	4618      	mov	r0, r3
 80059f6:	f000 fa79 	bl	8005eec <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	69da      	ldr	r2, [r3, #28]
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	f042 0208 	orr.w	r2, r2, #8
 8005a08:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	69da      	ldr	r2, [r3, #28]
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	f022 0204 	bic.w	r2, r2, #4
 8005a18:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	69d9      	ldr	r1, [r3, #28]
 8005a20:	68bb      	ldr	r3, [r7, #8]
 8005a22:	691a      	ldr	r2, [r3, #16]
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	430a      	orrs	r2, r1
 8005a2a:	61da      	str	r2, [r3, #28]
      break;
 8005a2c:	e023      	b.n	8005a76 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	68b9      	ldr	r1, [r7, #8]
 8005a34:	4618      	mov	r0, r3
 8005a36:	f000 fac3 	bl	8005fc0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	69da      	ldr	r2, [r3, #28]
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005a48:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	69da      	ldr	r2, [r3, #28]
 8005a50:	68fb      	ldr	r3, [r7, #12]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005a58:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	69d9      	ldr	r1, [r3, #28]
 8005a60:	68bb      	ldr	r3, [r7, #8]
 8005a62:	691b      	ldr	r3, [r3, #16]
 8005a64:	021a      	lsls	r2, r3, #8
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	430a      	orrs	r2, r1
 8005a6c:	61da      	str	r2, [r3, #28]
      break;
 8005a6e:	e002      	b.n	8005a76 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8005a70:	2301      	movs	r3, #1
 8005a72:	75fb      	strb	r3, [r7, #23]
      break;
 8005a74:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	2200      	movs	r2, #0
 8005a7a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005a7e:	7dfb      	ldrb	r3, [r7, #23]
}
 8005a80:	4618      	mov	r0, r3
 8005a82:	3718      	adds	r7, #24
 8005a84:	46bd      	mov	sp, r7
 8005a86:	bd80      	pop	{r7, pc}

08005a88 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005a88:	b580      	push	{r7, lr}
 8005a8a:	b084      	sub	sp, #16
 8005a8c:	af00      	add	r7, sp, #0
 8005a8e:	6078      	str	r0, [r7, #4]
 8005a90:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005a92:	2300      	movs	r3, #0
 8005a94:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005a9c:	2b01      	cmp	r3, #1
 8005a9e:	d101      	bne.n	8005aa4 <HAL_TIM_ConfigClockSource+0x1c>
 8005aa0:	2302      	movs	r3, #2
 8005aa2:	e0b4      	b.n	8005c0e <HAL_TIM_ConfigClockSource+0x186>
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	2201      	movs	r2, #1
 8005aa8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	2202      	movs	r2, #2
 8005ab0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	689b      	ldr	r3, [r3, #8]
 8005aba:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005abc:	68bb      	ldr	r3, [r7, #8]
 8005abe:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005ac2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005ac4:	68bb      	ldr	r3, [r7, #8]
 8005ac6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005aca:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	68ba      	ldr	r2, [r7, #8]
 8005ad2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005ad4:	683b      	ldr	r3, [r7, #0]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005adc:	d03e      	beq.n	8005b5c <HAL_TIM_ConfigClockSource+0xd4>
 8005ade:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005ae2:	f200 8087 	bhi.w	8005bf4 <HAL_TIM_ConfigClockSource+0x16c>
 8005ae6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005aea:	f000 8086 	beq.w	8005bfa <HAL_TIM_ConfigClockSource+0x172>
 8005aee:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005af2:	d87f      	bhi.n	8005bf4 <HAL_TIM_ConfigClockSource+0x16c>
 8005af4:	2b70      	cmp	r3, #112	@ 0x70
 8005af6:	d01a      	beq.n	8005b2e <HAL_TIM_ConfigClockSource+0xa6>
 8005af8:	2b70      	cmp	r3, #112	@ 0x70
 8005afa:	d87b      	bhi.n	8005bf4 <HAL_TIM_ConfigClockSource+0x16c>
 8005afc:	2b60      	cmp	r3, #96	@ 0x60
 8005afe:	d050      	beq.n	8005ba2 <HAL_TIM_ConfigClockSource+0x11a>
 8005b00:	2b60      	cmp	r3, #96	@ 0x60
 8005b02:	d877      	bhi.n	8005bf4 <HAL_TIM_ConfigClockSource+0x16c>
 8005b04:	2b50      	cmp	r3, #80	@ 0x50
 8005b06:	d03c      	beq.n	8005b82 <HAL_TIM_ConfigClockSource+0xfa>
 8005b08:	2b50      	cmp	r3, #80	@ 0x50
 8005b0a:	d873      	bhi.n	8005bf4 <HAL_TIM_ConfigClockSource+0x16c>
 8005b0c:	2b40      	cmp	r3, #64	@ 0x40
 8005b0e:	d058      	beq.n	8005bc2 <HAL_TIM_ConfigClockSource+0x13a>
 8005b10:	2b40      	cmp	r3, #64	@ 0x40
 8005b12:	d86f      	bhi.n	8005bf4 <HAL_TIM_ConfigClockSource+0x16c>
 8005b14:	2b30      	cmp	r3, #48	@ 0x30
 8005b16:	d064      	beq.n	8005be2 <HAL_TIM_ConfigClockSource+0x15a>
 8005b18:	2b30      	cmp	r3, #48	@ 0x30
 8005b1a:	d86b      	bhi.n	8005bf4 <HAL_TIM_ConfigClockSource+0x16c>
 8005b1c:	2b20      	cmp	r3, #32
 8005b1e:	d060      	beq.n	8005be2 <HAL_TIM_ConfigClockSource+0x15a>
 8005b20:	2b20      	cmp	r3, #32
 8005b22:	d867      	bhi.n	8005bf4 <HAL_TIM_ConfigClockSource+0x16c>
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	d05c      	beq.n	8005be2 <HAL_TIM_ConfigClockSource+0x15a>
 8005b28:	2b10      	cmp	r3, #16
 8005b2a:	d05a      	beq.n	8005be2 <HAL_TIM_ConfigClockSource+0x15a>
 8005b2c:	e062      	b.n	8005bf4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005b32:	683b      	ldr	r3, [r7, #0]
 8005b34:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005b36:	683b      	ldr	r3, [r7, #0]
 8005b38:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005b3a:	683b      	ldr	r3, [r7, #0]
 8005b3c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005b3e:	f000 fb04 	bl	800614a <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	689b      	ldr	r3, [r3, #8]
 8005b48:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005b4a:	68bb      	ldr	r3, [r7, #8]
 8005b4c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005b50:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	68ba      	ldr	r2, [r7, #8]
 8005b58:	609a      	str	r2, [r3, #8]
      break;
 8005b5a:	e04f      	b.n	8005bfc <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005b60:	683b      	ldr	r3, [r7, #0]
 8005b62:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005b64:	683b      	ldr	r3, [r7, #0]
 8005b66:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005b68:	683b      	ldr	r3, [r7, #0]
 8005b6a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005b6c:	f000 faed 	bl	800614a <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	689a      	ldr	r2, [r3, #8]
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005b7e:	609a      	str	r2, [r3, #8]
      break;
 8005b80:	e03c      	b.n	8005bfc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005b86:	683b      	ldr	r3, [r7, #0]
 8005b88:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005b8a:	683b      	ldr	r3, [r7, #0]
 8005b8c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005b8e:	461a      	mov	r2, r3
 8005b90:	f000 fa64 	bl	800605c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	2150      	movs	r1, #80	@ 0x50
 8005b9a:	4618      	mov	r0, r3
 8005b9c:	f000 fabb 	bl	8006116 <TIM_ITRx_SetConfig>
      break;
 8005ba0:	e02c      	b.n	8005bfc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005ba6:	683b      	ldr	r3, [r7, #0]
 8005ba8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005baa:	683b      	ldr	r3, [r7, #0]
 8005bac:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005bae:	461a      	mov	r2, r3
 8005bb0:	f000 fa82 	bl	80060b8 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	681b      	ldr	r3, [r3, #0]
 8005bb8:	2160      	movs	r1, #96	@ 0x60
 8005bba:	4618      	mov	r0, r3
 8005bbc:	f000 faab 	bl	8006116 <TIM_ITRx_SetConfig>
      break;
 8005bc0:	e01c      	b.n	8005bfc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005bc6:	683b      	ldr	r3, [r7, #0]
 8005bc8:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005bca:	683b      	ldr	r3, [r7, #0]
 8005bcc:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005bce:	461a      	mov	r2, r3
 8005bd0:	f000 fa44 	bl	800605c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	2140      	movs	r1, #64	@ 0x40
 8005bda:	4618      	mov	r0, r3
 8005bdc:	f000 fa9b 	bl	8006116 <TIM_ITRx_SetConfig>
      break;
 8005be0:	e00c      	b.n	8005bfc <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	681a      	ldr	r2, [r3, #0]
 8005be6:	683b      	ldr	r3, [r7, #0]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	4619      	mov	r1, r3
 8005bec:	4610      	mov	r0, r2
 8005bee:	f000 fa92 	bl	8006116 <TIM_ITRx_SetConfig>
      break;
 8005bf2:	e003      	b.n	8005bfc <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005bf4:	2301      	movs	r3, #1
 8005bf6:	73fb      	strb	r3, [r7, #15]
      break;
 8005bf8:	e000      	b.n	8005bfc <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005bfa:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	2201      	movs	r2, #1
 8005c00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	2200      	movs	r2, #0
 8005c08:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005c0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8005c0e:	4618      	mov	r0, r3
 8005c10:	3710      	adds	r7, #16
 8005c12:	46bd      	mov	sp, r7
 8005c14:	bd80      	pop	{r7, pc}

08005c16 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005c16:	b480      	push	{r7}
 8005c18:	b083      	sub	sp, #12
 8005c1a:	af00      	add	r7, sp, #0
 8005c1c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8005c1e:	bf00      	nop
 8005c20:	370c      	adds	r7, #12
 8005c22:	46bd      	mov	sp, r7
 8005c24:	bc80      	pop	{r7}
 8005c26:	4770      	bx	lr

08005c28 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005c28:	b480      	push	{r7}
 8005c2a:	b083      	sub	sp, #12
 8005c2c:	af00      	add	r7, sp, #0
 8005c2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005c30:	bf00      	nop
 8005c32:	370c      	adds	r7, #12
 8005c34:	46bd      	mov	sp, r7
 8005c36:	bc80      	pop	{r7}
 8005c38:	4770      	bx	lr

08005c3a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005c3a:	b480      	push	{r7}
 8005c3c:	b083      	sub	sp, #12
 8005c3e:	af00      	add	r7, sp, #0
 8005c40:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005c42:	bf00      	nop
 8005c44:	370c      	adds	r7, #12
 8005c46:	46bd      	mov	sp, r7
 8005c48:	bc80      	pop	{r7}
 8005c4a:	4770      	bx	lr

08005c4c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005c4c:	b480      	push	{r7}
 8005c4e:	b083      	sub	sp, #12
 8005c50:	af00      	add	r7, sp, #0
 8005c52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005c54:	bf00      	nop
 8005c56:	370c      	adds	r7, #12
 8005c58:	46bd      	mov	sp, r7
 8005c5a:	bc80      	pop	{r7}
 8005c5c:	4770      	bx	lr

08005c5e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005c5e:	b480      	push	{r7}
 8005c60:	b083      	sub	sp, #12
 8005c62:	af00      	add	r7, sp, #0
 8005c64:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005c66:	bf00      	nop
 8005c68:	370c      	adds	r7, #12
 8005c6a:	46bd      	mov	sp, r7
 8005c6c:	bc80      	pop	{r7}
 8005c6e:	4770      	bx	lr

08005c70 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005c70:	b480      	push	{r7}
 8005c72:	b085      	sub	sp, #20
 8005c74:	af00      	add	r7, sp, #0
 8005c76:	6078      	str	r0, [r7, #4]
 8005c78:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	4a2f      	ldr	r2, [pc, #188]	@ (8005d40 <TIM_Base_SetConfig+0xd0>)
 8005c84:	4293      	cmp	r3, r2
 8005c86:	d00b      	beq.n	8005ca0 <TIM_Base_SetConfig+0x30>
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005c8e:	d007      	beq.n	8005ca0 <TIM_Base_SetConfig+0x30>
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	4a2c      	ldr	r2, [pc, #176]	@ (8005d44 <TIM_Base_SetConfig+0xd4>)
 8005c94:	4293      	cmp	r3, r2
 8005c96:	d003      	beq.n	8005ca0 <TIM_Base_SetConfig+0x30>
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	4a2b      	ldr	r2, [pc, #172]	@ (8005d48 <TIM_Base_SetConfig+0xd8>)
 8005c9c:	4293      	cmp	r3, r2
 8005c9e:	d108      	bne.n	8005cb2 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005ca6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005ca8:	683b      	ldr	r3, [r7, #0]
 8005caa:	685b      	ldr	r3, [r3, #4]
 8005cac:	68fa      	ldr	r2, [r7, #12]
 8005cae:	4313      	orrs	r3, r2
 8005cb0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	4a22      	ldr	r2, [pc, #136]	@ (8005d40 <TIM_Base_SetConfig+0xd0>)
 8005cb6:	4293      	cmp	r3, r2
 8005cb8:	d00b      	beq.n	8005cd2 <TIM_Base_SetConfig+0x62>
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005cc0:	d007      	beq.n	8005cd2 <TIM_Base_SetConfig+0x62>
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	4a1f      	ldr	r2, [pc, #124]	@ (8005d44 <TIM_Base_SetConfig+0xd4>)
 8005cc6:	4293      	cmp	r3, r2
 8005cc8:	d003      	beq.n	8005cd2 <TIM_Base_SetConfig+0x62>
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	4a1e      	ldr	r2, [pc, #120]	@ (8005d48 <TIM_Base_SetConfig+0xd8>)
 8005cce:	4293      	cmp	r3, r2
 8005cd0:	d108      	bne.n	8005ce4 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005cd8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005cda:	683b      	ldr	r3, [r7, #0]
 8005cdc:	68db      	ldr	r3, [r3, #12]
 8005cde:	68fa      	ldr	r2, [r7, #12]
 8005ce0:	4313      	orrs	r3, r2
 8005ce2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005cea:	683b      	ldr	r3, [r7, #0]
 8005cec:	695b      	ldr	r3, [r3, #20]
 8005cee:	4313      	orrs	r3, r2
 8005cf0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	68fa      	ldr	r2, [r7, #12]
 8005cf6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005cf8:	683b      	ldr	r3, [r7, #0]
 8005cfa:	689a      	ldr	r2, [r3, #8]
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005d00:	683b      	ldr	r3, [r7, #0]
 8005d02:	681a      	ldr	r2, [r3, #0]
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	4a0d      	ldr	r2, [pc, #52]	@ (8005d40 <TIM_Base_SetConfig+0xd0>)
 8005d0c:	4293      	cmp	r3, r2
 8005d0e:	d103      	bne.n	8005d18 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005d10:	683b      	ldr	r3, [r7, #0]
 8005d12:	691a      	ldr	r2, [r3, #16]
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	2201      	movs	r2, #1
 8005d1c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	691b      	ldr	r3, [r3, #16]
 8005d22:	f003 0301 	and.w	r3, r3, #1
 8005d26:	2b00      	cmp	r3, #0
 8005d28:	d005      	beq.n	8005d36 <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	691b      	ldr	r3, [r3, #16]
 8005d2e:	f023 0201 	bic.w	r2, r3, #1
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	611a      	str	r2, [r3, #16]
  }
}
 8005d36:	bf00      	nop
 8005d38:	3714      	adds	r7, #20
 8005d3a:	46bd      	mov	sp, r7
 8005d3c:	bc80      	pop	{r7}
 8005d3e:	4770      	bx	lr
 8005d40:	40012c00 	.word	0x40012c00
 8005d44:	40000400 	.word	0x40000400
 8005d48:	40000800 	.word	0x40000800

08005d4c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005d4c:	b480      	push	{r7}
 8005d4e:	b087      	sub	sp, #28
 8005d50:	af00      	add	r7, sp, #0
 8005d52:	6078      	str	r0, [r7, #4]
 8005d54:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	6a1b      	ldr	r3, [r3, #32]
 8005d5a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	6a1b      	ldr	r3, [r3, #32]
 8005d60:	f023 0201 	bic.w	r2, r3, #1
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	685b      	ldr	r3, [r3, #4]
 8005d6c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	699b      	ldr	r3, [r3, #24]
 8005d72:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005d7a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	f023 0303 	bic.w	r3, r3, #3
 8005d82:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005d84:	683b      	ldr	r3, [r7, #0]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	68fa      	ldr	r2, [r7, #12]
 8005d8a:	4313      	orrs	r3, r2
 8005d8c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005d8e:	697b      	ldr	r3, [r7, #20]
 8005d90:	f023 0302 	bic.w	r3, r3, #2
 8005d94:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005d96:	683b      	ldr	r3, [r7, #0]
 8005d98:	689b      	ldr	r3, [r3, #8]
 8005d9a:	697a      	ldr	r2, [r7, #20]
 8005d9c:	4313      	orrs	r3, r2
 8005d9e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	4a1c      	ldr	r2, [pc, #112]	@ (8005e14 <TIM_OC1_SetConfig+0xc8>)
 8005da4:	4293      	cmp	r3, r2
 8005da6:	d10c      	bne.n	8005dc2 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005da8:	697b      	ldr	r3, [r7, #20]
 8005daa:	f023 0308 	bic.w	r3, r3, #8
 8005dae:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005db0:	683b      	ldr	r3, [r7, #0]
 8005db2:	68db      	ldr	r3, [r3, #12]
 8005db4:	697a      	ldr	r2, [r7, #20]
 8005db6:	4313      	orrs	r3, r2
 8005db8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005dba:	697b      	ldr	r3, [r7, #20]
 8005dbc:	f023 0304 	bic.w	r3, r3, #4
 8005dc0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	4a13      	ldr	r2, [pc, #76]	@ (8005e14 <TIM_OC1_SetConfig+0xc8>)
 8005dc6:	4293      	cmp	r3, r2
 8005dc8:	d111      	bne.n	8005dee <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005dca:	693b      	ldr	r3, [r7, #16]
 8005dcc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005dd0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005dd2:	693b      	ldr	r3, [r7, #16]
 8005dd4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005dd8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005dda:	683b      	ldr	r3, [r7, #0]
 8005ddc:	695b      	ldr	r3, [r3, #20]
 8005dde:	693a      	ldr	r2, [r7, #16]
 8005de0:	4313      	orrs	r3, r2
 8005de2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005de4:	683b      	ldr	r3, [r7, #0]
 8005de6:	699b      	ldr	r3, [r3, #24]
 8005de8:	693a      	ldr	r2, [r7, #16]
 8005dea:	4313      	orrs	r3, r2
 8005dec:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	693a      	ldr	r2, [r7, #16]
 8005df2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005df4:	687b      	ldr	r3, [r7, #4]
 8005df6:	68fa      	ldr	r2, [r7, #12]
 8005df8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005dfa:	683b      	ldr	r3, [r7, #0]
 8005dfc:	685a      	ldr	r2, [r3, #4]
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	697a      	ldr	r2, [r7, #20]
 8005e06:	621a      	str	r2, [r3, #32]
}
 8005e08:	bf00      	nop
 8005e0a:	371c      	adds	r7, #28
 8005e0c:	46bd      	mov	sp, r7
 8005e0e:	bc80      	pop	{r7}
 8005e10:	4770      	bx	lr
 8005e12:	bf00      	nop
 8005e14:	40012c00 	.word	0x40012c00

08005e18 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005e18:	b480      	push	{r7}
 8005e1a:	b087      	sub	sp, #28
 8005e1c:	af00      	add	r7, sp, #0
 8005e1e:	6078      	str	r0, [r7, #4]
 8005e20:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	6a1b      	ldr	r3, [r3, #32]
 8005e26:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	6a1b      	ldr	r3, [r3, #32]
 8005e2c:	f023 0210 	bic.w	r2, r3, #16
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	685b      	ldr	r3, [r3, #4]
 8005e38:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	699b      	ldr	r3, [r3, #24]
 8005e3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005e46:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005e4e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005e50:	683b      	ldr	r3, [r7, #0]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	021b      	lsls	r3, r3, #8
 8005e56:	68fa      	ldr	r2, [r7, #12]
 8005e58:	4313      	orrs	r3, r2
 8005e5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005e5c:	697b      	ldr	r3, [r7, #20]
 8005e5e:	f023 0320 	bic.w	r3, r3, #32
 8005e62:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005e64:	683b      	ldr	r3, [r7, #0]
 8005e66:	689b      	ldr	r3, [r3, #8]
 8005e68:	011b      	lsls	r3, r3, #4
 8005e6a:	697a      	ldr	r2, [r7, #20]
 8005e6c:	4313      	orrs	r3, r2
 8005e6e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	4a1d      	ldr	r2, [pc, #116]	@ (8005ee8 <TIM_OC2_SetConfig+0xd0>)
 8005e74:	4293      	cmp	r3, r2
 8005e76:	d10d      	bne.n	8005e94 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005e78:	697b      	ldr	r3, [r7, #20]
 8005e7a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005e7e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005e80:	683b      	ldr	r3, [r7, #0]
 8005e82:	68db      	ldr	r3, [r3, #12]
 8005e84:	011b      	lsls	r3, r3, #4
 8005e86:	697a      	ldr	r2, [r7, #20]
 8005e88:	4313      	orrs	r3, r2
 8005e8a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005e8c:	697b      	ldr	r3, [r7, #20]
 8005e8e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005e92:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005e94:	687b      	ldr	r3, [r7, #4]
 8005e96:	4a14      	ldr	r2, [pc, #80]	@ (8005ee8 <TIM_OC2_SetConfig+0xd0>)
 8005e98:	4293      	cmp	r3, r2
 8005e9a:	d113      	bne.n	8005ec4 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005e9c:	693b      	ldr	r3, [r7, #16]
 8005e9e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005ea2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005ea4:	693b      	ldr	r3, [r7, #16]
 8005ea6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005eaa:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005eac:	683b      	ldr	r3, [r7, #0]
 8005eae:	695b      	ldr	r3, [r3, #20]
 8005eb0:	009b      	lsls	r3, r3, #2
 8005eb2:	693a      	ldr	r2, [r7, #16]
 8005eb4:	4313      	orrs	r3, r2
 8005eb6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005eb8:	683b      	ldr	r3, [r7, #0]
 8005eba:	699b      	ldr	r3, [r3, #24]
 8005ebc:	009b      	lsls	r3, r3, #2
 8005ebe:	693a      	ldr	r2, [r7, #16]
 8005ec0:	4313      	orrs	r3, r2
 8005ec2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	693a      	ldr	r2, [r7, #16]
 8005ec8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	68fa      	ldr	r2, [r7, #12]
 8005ece:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005ed0:	683b      	ldr	r3, [r7, #0]
 8005ed2:	685a      	ldr	r2, [r3, #4]
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	697a      	ldr	r2, [r7, #20]
 8005edc:	621a      	str	r2, [r3, #32]
}
 8005ede:	bf00      	nop
 8005ee0:	371c      	adds	r7, #28
 8005ee2:	46bd      	mov	sp, r7
 8005ee4:	bc80      	pop	{r7}
 8005ee6:	4770      	bx	lr
 8005ee8:	40012c00 	.word	0x40012c00

08005eec <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005eec:	b480      	push	{r7}
 8005eee:	b087      	sub	sp, #28
 8005ef0:	af00      	add	r7, sp, #0
 8005ef2:	6078      	str	r0, [r7, #4]
 8005ef4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	6a1b      	ldr	r3, [r3, #32]
 8005efa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	6a1b      	ldr	r3, [r3, #32]
 8005f00:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	685b      	ldr	r3, [r3, #4]
 8005f0c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	69db      	ldr	r3, [r3, #28]
 8005f12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005f1a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	f023 0303 	bic.w	r3, r3, #3
 8005f22:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005f24:	683b      	ldr	r3, [r7, #0]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	68fa      	ldr	r2, [r7, #12]
 8005f2a:	4313      	orrs	r3, r2
 8005f2c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005f2e:	697b      	ldr	r3, [r7, #20]
 8005f30:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005f34:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005f36:	683b      	ldr	r3, [r7, #0]
 8005f38:	689b      	ldr	r3, [r3, #8]
 8005f3a:	021b      	lsls	r3, r3, #8
 8005f3c:	697a      	ldr	r2, [r7, #20]
 8005f3e:	4313      	orrs	r3, r2
 8005f40:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	4a1d      	ldr	r2, [pc, #116]	@ (8005fbc <TIM_OC3_SetConfig+0xd0>)
 8005f46:	4293      	cmp	r3, r2
 8005f48:	d10d      	bne.n	8005f66 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005f4a:	697b      	ldr	r3, [r7, #20]
 8005f4c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005f50:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005f52:	683b      	ldr	r3, [r7, #0]
 8005f54:	68db      	ldr	r3, [r3, #12]
 8005f56:	021b      	lsls	r3, r3, #8
 8005f58:	697a      	ldr	r2, [r7, #20]
 8005f5a:	4313      	orrs	r3, r2
 8005f5c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005f5e:	697b      	ldr	r3, [r7, #20]
 8005f60:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005f64:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	4a14      	ldr	r2, [pc, #80]	@ (8005fbc <TIM_OC3_SetConfig+0xd0>)
 8005f6a:	4293      	cmp	r3, r2
 8005f6c:	d113      	bne.n	8005f96 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005f6e:	693b      	ldr	r3, [r7, #16]
 8005f70:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005f74:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005f76:	693b      	ldr	r3, [r7, #16]
 8005f78:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005f7c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005f7e:	683b      	ldr	r3, [r7, #0]
 8005f80:	695b      	ldr	r3, [r3, #20]
 8005f82:	011b      	lsls	r3, r3, #4
 8005f84:	693a      	ldr	r2, [r7, #16]
 8005f86:	4313      	orrs	r3, r2
 8005f88:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005f8a:	683b      	ldr	r3, [r7, #0]
 8005f8c:	699b      	ldr	r3, [r3, #24]
 8005f8e:	011b      	lsls	r3, r3, #4
 8005f90:	693a      	ldr	r2, [r7, #16]
 8005f92:	4313      	orrs	r3, r2
 8005f94:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	693a      	ldr	r2, [r7, #16]
 8005f9a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	68fa      	ldr	r2, [r7, #12]
 8005fa0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005fa2:	683b      	ldr	r3, [r7, #0]
 8005fa4:	685a      	ldr	r2, [r3, #4]
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	697a      	ldr	r2, [r7, #20]
 8005fae:	621a      	str	r2, [r3, #32]
}
 8005fb0:	bf00      	nop
 8005fb2:	371c      	adds	r7, #28
 8005fb4:	46bd      	mov	sp, r7
 8005fb6:	bc80      	pop	{r7}
 8005fb8:	4770      	bx	lr
 8005fba:	bf00      	nop
 8005fbc:	40012c00 	.word	0x40012c00

08005fc0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005fc0:	b480      	push	{r7}
 8005fc2:	b087      	sub	sp, #28
 8005fc4:	af00      	add	r7, sp, #0
 8005fc6:	6078      	str	r0, [r7, #4]
 8005fc8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	6a1b      	ldr	r3, [r3, #32]
 8005fce:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	6a1b      	ldr	r3, [r3, #32]
 8005fd4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	685b      	ldr	r3, [r3, #4]
 8005fe0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	69db      	ldr	r3, [r3, #28]
 8005fe6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005fe8:	68fb      	ldr	r3, [r7, #12]
 8005fea:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005fee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005ff6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005ff8:	683b      	ldr	r3, [r7, #0]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	021b      	lsls	r3, r3, #8
 8005ffe:	68fa      	ldr	r2, [r7, #12]
 8006000:	4313      	orrs	r3, r2
 8006002:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006004:	693b      	ldr	r3, [r7, #16]
 8006006:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800600a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800600c:	683b      	ldr	r3, [r7, #0]
 800600e:	689b      	ldr	r3, [r3, #8]
 8006010:	031b      	lsls	r3, r3, #12
 8006012:	693a      	ldr	r2, [r7, #16]
 8006014:	4313      	orrs	r3, r2
 8006016:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	4a0f      	ldr	r2, [pc, #60]	@ (8006058 <TIM_OC4_SetConfig+0x98>)
 800601c:	4293      	cmp	r3, r2
 800601e:	d109      	bne.n	8006034 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006020:	697b      	ldr	r3, [r7, #20]
 8006022:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006026:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006028:	683b      	ldr	r3, [r7, #0]
 800602a:	695b      	ldr	r3, [r3, #20]
 800602c:	019b      	lsls	r3, r3, #6
 800602e:	697a      	ldr	r2, [r7, #20]
 8006030:	4313      	orrs	r3, r2
 8006032:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	697a      	ldr	r2, [r7, #20]
 8006038:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	68fa      	ldr	r2, [r7, #12]
 800603e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006040:	683b      	ldr	r3, [r7, #0]
 8006042:	685a      	ldr	r2, [r3, #4]
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	693a      	ldr	r2, [r7, #16]
 800604c:	621a      	str	r2, [r3, #32]
}
 800604e:	bf00      	nop
 8006050:	371c      	adds	r7, #28
 8006052:	46bd      	mov	sp, r7
 8006054:	bc80      	pop	{r7}
 8006056:	4770      	bx	lr
 8006058:	40012c00 	.word	0x40012c00

0800605c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800605c:	b480      	push	{r7}
 800605e:	b087      	sub	sp, #28
 8006060:	af00      	add	r7, sp, #0
 8006062:	60f8      	str	r0, [r7, #12]
 8006064:	60b9      	str	r1, [r7, #8]
 8006066:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	6a1b      	ldr	r3, [r3, #32]
 800606c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800606e:	68fb      	ldr	r3, [r7, #12]
 8006070:	6a1b      	ldr	r3, [r3, #32]
 8006072:	f023 0201 	bic.w	r2, r3, #1
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800607a:	68fb      	ldr	r3, [r7, #12]
 800607c:	699b      	ldr	r3, [r3, #24]
 800607e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006080:	693b      	ldr	r3, [r7, #16]
 8006082:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006086:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	011b      	lsls	r3, r3, #4
 800608c:	693a      	ldr	r2, [r7, #16]
 800608e:	4313      	orrs	r3, r2
 8006090:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006092:	697b      	ldr	r3, [r7, #20]
 8006094:	f023 030a 	bic.w	r3, r3, #10
 8006098:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800609a:	697a      	ldr	r2, [r7, #20]
 800609c:	68bb      	ldr	r3, [r7, #8]
 800609e:	4313      	orrs	r3, r2
 80060a0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80060a2:	68fb      	ldr	r3, [r7, #12]
 80060a4:	693a      	ldr	r2, [r7, #16]
 80060a6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80060a8:	68fb      	ldr	r3, [r7, #12]
 80060aa:	697a      	ldr	r2, [r7, #20]
 80060ac:	621a      	str	r2, [r3, #32]
}
 80060ae:	bf00      	nop
 80060b0:	371c      	adds	r7, #28
 80060b2:	46bd      	mov	sp, r7
 80060b4:	bc80      	pop	{r7}
 80060b6:	4770      	bx	lr

080060b8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80060b8:	b480      	push	{r7}
 80060ba:	b087      	sub	sp, #28
 80060bc:	af00      	add	r7, sp, #0
 80060be:	60f8      	str	r0, [r7, #12]
 80060c0:	60b9      	str	r1, [r7, #8]
 80060c2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	6a1b      	ldr	r3, [r3, #32]
 80060c8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	6a1b      	ldr	r3, [r3, #32]
 80060ce:	f023 0210 	bic.w	r2, r3, #16
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80060d6:	68fb      	ldr	r3, [r7, #12]
 80060d8:	699b      	ldr	r3, [r3, #24]
 80060da:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80060dc:	693b      	ldr	r3, [r7, #16]
 80060de:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80060e2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	031b      	lsls	r3, r3, #12
 80060e8:	693a      	ldr	r2, [r7, #16]
 80060ea:	4313      	orrs	r3, r2
 80060ec:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80060ee:	697b      	ldr	r3, [r7, #20]
 80060f0:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80060f4:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80060f6:	68bb      	ldr	r3, [r7, #8]
 80060f8:	011b      	lsls	r3, r3, #4
 80060fa:	697a      	ldr	r2, [r7, #20]
 80060fc:	4313      	orrs	r3, r2
 80060fe:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	693a      	ldr	r2, [r7, #16]
 8006104:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	697a      	ldr	r2, [r7, #20]
 800610a:	621a      	str	r2, [r3, #32]
}
 800610c:	bf00      	nop
 800610e:	371c      	adds	r7, #28
 8006110:	46bd      	mov	sp, r7
 8006112:	bc80      	pop	{r7}
 8006114:	4770      	bx	lr

08006116 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006116:	b480      	push	{r7}
 8006118:	b085      	sub	sp, #20
 800611a:	af00      	add	r7, sp, #0
 800611c:	6078      	str	r0, [r7, #4]
 800611e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	689b      	ldr	r3, [r3, #8]
 8006124:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800612c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800612e:	683a      	ldr	r2, [r7, #0]
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	4313      	orrs	r3, r2
 8006134:	f043 0307 	orr.w	r3, r3, #7
 8006138:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	68fa      	ldr	r2, [r7, #12]
 800613e:	609a      	str	r2, [r3, #8]
}
 8006140:	bf00      	nop
 8006142:	3714      	adds	r7, #20
 8006144:	46bd      	mov	sp, r7
 8006146:	bc80      	pop	{r7}
 8006148:	4770      	bx	lr

0800614a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800614a:	b480      	push	{r7}
 800614c:	b087      	sub	sp, #28
 800614e:	af00      	add	r7, sp, #0
 8006150:	60f8      	str	r0, [r7, #12]
 8006152:	60b9      	str	r1, [r7, #8]
 8006154:	607a      	str	r2, [r7, #4]
 8006156:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	689b      	ldr	r3, [r3, #8]
 800615c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800615e:	697b      	ldr	r3, [r7, #20]
 8006160:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006164:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006166:	683b      	ldr	r3, [r7, #0]
 8006168:	021a      	lsls	r2, r3, #8
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	431a      	orrs	r2, r3
 800616e:	68bb      	ldr	r3, [r7, #8]
 8006170:	4313      	orrs	r3, r2
 8006172:	697a      	ldr	r2, [r7, #20]
 8006174:	4313      	orrs	r3, r2
 8006176:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	697a      	ldr	r2, [r7, #20]
 800617c:	609a      	str	r2, [r3, #8]
}
 800617e:	bf00      	nop
 8006180:	371c      	adds	r7, #28
 8006182:	46bd      	mov	sp, r7
 8006184:	bc80      	pop	{r7}
 8006186:	4770      	bx	lr

08006188 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006188:	b480      	push	{r7}
 800618a:	b087      	sub	sp, #28
 800618c:	af00      	add	r7, sp, #0
 800618e:	60f8      	str	r0, [r7, #12]
 8006190:	60b9      	str	r1, [r7, #8]
 8006192:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006194:	68bb      	ldr	r3, [r7, #8]
 8006196:	f003 031f 	and.w	r3, r3, #31
 800619a:	2201      	movs	r2, #1
 800619c:	fa02 f303 	lsl.w	r3, r2, r3
 80061a0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	6a1a      	ldr	r2, [r3, #32]
 80061a6:	697b      	ldr	r3, [r7, #20]
 80061a8:	43db      	mvns	r3, r3
 80061aa:	401a      	ands	r2, r3
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	6a1a      	ldr	r2, [r3, #32]
 80061b4:	68bb      	ldr	r3, [r7, #8]
 80061b6:	f003 031f 	and.w	r3, r3, #31
 80061ba:	6879      	ldr	r1, [r7, #4]
 80061bc:	fa01 f303 	lsl.w	r3, r1, r3
 80061c0:	431a      	orrs	r2, r3
 80061c2:	68fb      	ldr	r3, [r7, #12]
 80061c4:	621a      	str	r2, [r3, #32]
}
 80061c6:	bf00      	nop
 80061c8:	371c      	adds	r7, #28
 80061ca:	46bd      	mov	sp, r7
 80061cc:	bc80      	pop	{r7}
 80061ce:	4770      	bx	lr

080061d0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80061d0:	b480      	push	{r7}
 80061d2:	b085      	sub	sp, #20
 80061d4:	af00      	add	r7, sp, #0
 80061d6:	6078      	str	r0, [r7, #4]
 80061d8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80061e0:	2b01      	cmp	r3, #1
 80061e2:	d101      	bne.n	80061e8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80061e4:	2302      	movs	r3, #2
 80061e6:	e046      	b.n	8006276 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	2201      	movs	r2, #1
 80061ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	2202      	movs	r2, #2
 80061f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	681b      	ldr	r3, [r3, #0]
 80061fc:	685b      	ldr	r3, [r3, #4]
 80061fe:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	689b      	ldr	r3, [r3, #8]
 8006206:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006208:	68fb      	ldr	r3, [r7, #12]
 800620a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800620e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006210:	683b      	ldr	r3, [r7, #0]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	68fa      	ldr	r2, [r7, #12]
 8006216:	4313      	orrs	r3, r2
 8006218:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	68fa      	ldr	r2, [r7, #12]
 8006220:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	4a16      	ldr	r2, [pc, #88]	@ (8006280 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8006228:	4293      	cmp	r3, r2
 800622a:	d00e      	beq.n	800624a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006234:	d009      	beq.n	800624a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	4a12      	ldr	r2, [pc, #72]	@ (8006284 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 800623c:	4293      	cmp	r3, r2
 800623e:	d004      	beq.n	800624a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	4a10      	ldr	r2, [pc, #64]	@ (8006288 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8006246:	4293      	cmp	r3, r2
 8006248:	d10c      	bne.n	8006264 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800624a:	68bb      	ldr	r3, [r7, #8]
 800624c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006250:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006252:	683b      	ldr	r3, [r7, #0]
 8006254:	685b      	ldr	r3, [r3, #4]
 8006256:	68ba      	ldr	r2, [r7, #8]
 8006258:	4313      	orrs	r3, r2
 800625a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	68ba      	ldr	r2, [r7, #8]
 8006262:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	2201      	movs	r2, #1
 8006268:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	2200      	movs	r2, #0
 8006270:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006274:	2300      	movs	r3, #0
}
 8006276:	4618      	mov	r0, r3
 8006278:	3714      	adds	r7, #20
 800627a:	46bd      	mov	sp, r7
 800627c:	bc80      	pop	{r7}
 800627e:	4770      	bx	lr
 8006280:	40012c00 	.word	0x40012c00
 8006284:	40000400 	.word	0x40000400
 8006288:	40000800 	.word	0x40000800

0800628c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800628c:	b480      	push	{r7}
 800628e:	b085      	sub	sp, #20
 8006290:	af00      	add	r7, sp, #0
 8006292:	6078      	str	r0, [r7, #4]
 8006294:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8006296:	2300      	movs	r3, #0
 8006298:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80062a0:	2b01      	cmp	r3, #1
 80062a2:	d101      	bne.n	80062a8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80062a4:	2302      	movs	r3, #2
 80062a6:	e03d      	b.n	8006324 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	2201      	movs	r2, #1
 80062ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80062b0:	68fb      	ldr	r3, [r7, #12]
 80062b2:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80062b6:	683b      	ldr	r3, [r7, #0]
 80062b8:	68db      	ldr	r3, [r3, #12]
 80062ba:	4313      	orrs	r3, r2
 80062bc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80062be:	68fb      	ldr	r3, [r7, #12]
 80062c0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80062c4:	683b      	ldr	r3, [r7, #0]
 80062c6:	689b      	ldr	r3, [r3, #8]
 80062c8:	4313      	orrs	r3, r2
 80062ca:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80062cc:	68fb      	ldr	r3, [r7, #12]
 80062ce:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80062d2:	683b      	ldr	r3, [r7, #0]
 80062d4:	685b      	ldr	r3, [r3, #4]
 80062d6:	4313      	orrs	r3, r2
 80062d8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80062e0:	683b      	ldr	r3, [r7, #0]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	4313      	orrs	r3, r2
 80062e6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80062e8:	68fb      	ldr	r3, [r7, #12]
 80062ea:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80062ee:	683b      	ldr	r3, [r7, #0]
 80062f0:	691b      	ldr	r3, [r3, #16]
 80062f2:	4313      	orrs	r3, r2
 80062f4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80062f6:	68fb      	ldr	r3, [r7, #12]
 80062f8:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 80062fc:	683b      	ldr	r3, [r7, #0]
 80062fe:	695b      	ldr	r3, [r3, #20]
 8006300:	4313      	orrs	r3, r2
 8006302:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800630a:	683b      	ldr	r3, [r7, #0]
 800630c:	69db      	ldr	r3, [r3, #28]
 800630e:	4313      	orrs	r3, r2
 8006310:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	68fa      	ldr	r2, [r7, #12]
 8006318:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	2200      	movs	r2, #0
 800631e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006322:	2300      	movs	r3, #0
}
 8006324:	4618      	mov	r0, r3
 8006326:	3714      	adds	r7, #20
 8006328:	46bd      	mov	sp, r7
 800632a:	bc80      	pop	{r7}
 800632c:	4770      	bx	lr

0800632e <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800632e:	b480      	push	{r7}
 8006330:	b083      	sub	sp, #12
 8006332:	af00      	add	r7, sp, #0
 8006334:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006336:	bf00      	nop
 8006338:	370c      	adds	r7, #12
 800633a:	46bd      	mov	sp, r7
 800633c:	bc80      	pop	{r7}
 800633e:	4770      	bx	lr

08006340 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006340:	b480      	push	{r7}
 8006342:	b083      	sub	sp, #12
 8006344:	af00      	add	r7, sp, #0
 8006346:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006348:	bf00      	nop
 800634a:	370c      	adds	r7, #12
 800634c:	46bd      	mov	sp, r7
 800634e:	bc80      	pop	{r7}
 8006350:	4770      	bx	lr

08006352 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006352:	b580      	push	{r7, lr}
 8006354:	b082      	sub	sp, #8
 8006356:	af00      	add	r7, sp, #0
 8006358:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	2b00      	cmp	r3, #0
 800635e:	d101      	bne.n	8006364 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006360:	2301      	movs	r3, #1
 8006362:	e042      	b.n	80063ea <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800636a:	b2db      	uxtb	r3, r3
 800636c:	2b00      	cmp	r3, #0
 800636e:	d106      	bne.n	800637e <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	2200      	movs	r2, #0
 8006374:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006378:	6878      	ldr	r0, [r7, #4]
 800637a:	f7fc ff15 	bl	80031a8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	2224      	movs	r2, #36	@ 0x24
 8006382:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	68da      	ldr	r2, [r3, #12]
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006394:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006396:	6878      	ldr	r0, [r7, #4]
 8006398:	f000 f972 	bl	8006680 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	691a      	ldr	r2, [r3, #16]
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80063aa:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	695a      	ldr	r2, [r3, #20]
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80063ba:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	68da      	ldr	r2, [r3, #12]
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80063ca:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	2200      	movs	r2, #0
 80063d0:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80063d2:	687b      	ldr	r3, [r7, #4]
 80063d4:	2220      	movs	r2, #32
 80063d6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	2220      	movs	r2, #32
 80063de:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	2200      	movs	r2, #0
 80063e6:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80063e8:	2300      	movs	r3, #0
}
 80063ea:	4618      	mov	r0, r3
 80063ec:	3708      	adds	r7, #8
 80063ee:	46bd      	mov	sp, r7
 80063f0:	bd80      	pop	{r7, pc}

080063f2 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80063f2:	b580      	push	{r7, lr}
 80063f4:	b08a      	sub	sp, #40	@ 0x28
 80063f6:	af02      	add	r7, sp, #8
 80063f8:	60f8      	str	r0, [r7, #12]
 80063fa:	60b9      	str	r1, [r7, #8]
 80063fc:	603b      	str	r3, [r7, #0]
 80063fe:	4613      	mov	r3, r2
 8006400:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8006402:	2300      	movs	r3, #0
 8006404:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006406:	68fb      	ldr	r3, [r7, #12]
 8006408:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800640c:	b2db      	uxtb	r3, r3
 800640e:	2b20      	cmp	r3, #32
 8006410:	d175      	bne.n	80064fe <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8006412:	68bb      	ldr	r3, [r7, #8]
 8006414:	2b00      	cmp	r3, #0
 8006416:	d002      	beq.n	800641e <HAL_UART_Transmit+0x2c>
 8006418:	88fb      	ldrh	r3, [r7, #6]
 800641a:	2b00      	cmp	r3, #0
 800641c:	d101      	bne.n	8006422 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800641e:	2301      	movs	r3, #1
 8006420:	e06e      	b.n	8006500 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	2200      	movs	r2, #0
 8006426:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	2221      	movs	r2, #33	@ 0x21
 800642c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006430:	f7fd f8d2 	bl	80035d8 <HAL_GetTick>
 8006434:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006436:	68fb      	ldr	r3, [r7, #12]
 8006438:	88fa      	ldrh	r2, [r7, #6]
 800643a:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	88fa      	ldrh	r2, [r7, #6]
 8006440:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006442:	68fb      	ldr	r3, [r7, #12]
 8006444:	689b      	ldr	r3, [r3, #8]
 8006446:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800644a:	d108      	bne.n	800645e <HAL_UART_Transmit+0x6c>
 800644c:	68fb      	ldr	r3, [r7, #12]
 800644e:	691b      	ldr	r3, [r3, #16]
 8006450:	2b00      	cmp	r3, #0
 8006452:	d104      	bne.n	800645e <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8006454:	2300      	movs	r3, #0
 8006456:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006458:	68bb      	ldr	r3, [r7, #8]
 800645a:	61bb      	str	r3, [r7, #24]
 800645c:	e003      	b.n	8006466 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800645e:	68bb      	ldr	r3, [r7, #8]
 8006460:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006462:	2300      	movs	r3, #0
 8006464:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006466:	e02e      	b.n	80064c6 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006468:	683b      	ldr	r3, [r7, #0]
 800646a:	9300      	str	r3, [sp, #0]
 800646c:	697b      	ldr	r3, [r7, #20]
 800646e:	2200      	movs	r2, #0
 8006470:	2180      	movs	r1, #128	@ 0x80
 8006472:	68f8      	ldr	r0, [r7, #12]
 8006474:	f000 f848 	bl	8006508 <UART_WaitOnFlagUntilTimeout>
 8006478:	4603      	mov	r3, r0
 800647a:	2b00      	cmp	r3, #0
 800647c:	d005      	beq.n	800648a <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 800647e:	68fb      	ldr	r3, [r7, #12]
 8006480:	2220      	movs	r2, #32
 8006482:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8006486:	2303      	movs	r3, #3
 8006488:	e03a      	b.n	8006500 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800648a:	69fb      	ldr	r3, [r7, #28]
 800648c:	2b00      	cmp	r3, #0
 800648e:	d10b      	bne.n	80064a8 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006490:	69bb      	ldr	r3, [r7, #24]
 8006492:	881b      	ldrh	r3, [r3, #0]
 8006494:	461a      	mov	r2, r3
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	681b      	ldr	r3, [r3, #0]
 800649a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800649e:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80064a0:	69bb      	ldr	r3, [r7, #24]
 80064a2:	3302      	adds	r3, #2
 80064a4:	61bb      	str	r3, [r7, #24]
 80064a6:	e007      	b.n	80064b8 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80064a8:	69fb      	ldr	r3, [r7, #28]
 80064aa:	781a      	ldrb	r2, [r3, #0]
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80064b2:	69fb      	ldr	r3, [r7, #28]
 80064b4:	3301      	adds	r3, #1
 80064b6:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80064b8:	68fb      	ldr	r3, [r7, #12]
 80064ba:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80064bc:	b29b      	uxth	r3, r3
 80064be:	3b01      	subs	r3, #1
 80064c0:	b29a      	uxth	r2, r3
 80064c2:	68fb      	ldr	r3, [r7, #12]
 80064c4:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80064c6:	68fb      	ldr	r3, [r7, #12]
 80064c8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80064ca:	b29b      	uxth	r3, r3
 80064cc:	2b00      	cmp	r3, #0
 80064ce:	d1cb      	bne.n	8006468 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80064d0:	683b      	ldr	r3, [r7, #0]
 80064d2:	9300      	str	r3, [sp, #0]
 80064d4:	697b      	ldr	r3, [r7, #20]
 80064d6:	2200      	movs	r2, #0
 80064d8:	2140      	movs	r1, #64	@ 0x40
 80064da:	68f8      	ldr	r0, [r7, #12]
 80064dc:	f000 f814 	bl	8006508 <UART_WaitOnFlagUntilTimeout>
 80064e0:	4603      	mov	r3, r0
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	d005      	beq.n	80064f2 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	2220      	movs	r2, #32
 80064ea:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80064ee:	2303      	movs	r3, #3
 80064f0:	e006      	b.n	8006500 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	2220      	movs	r2, #32
 80064f6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80064fa:	2300      	movs	r3, #0
 80064fc:	e000      	b.n	8006500 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80064fe:	2302      	movs	r3, #2
  }
}
 8006500:	4618      	mov	r0, r3
 8006502:	3720      	adds	r7, #32
 8006504:	46bd      	mov	sp, r7
 8006506:	bd80      	pop	{r7, pc}

08006508 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8006508:	b580      	push	{r7, lr}
 800650a:	b086      	sub	sp, #24
 800650c:	af00      	add	r7, sp, #0
 800650e:	60f8      	str	r0, [r7, #12]
 8006510:	60b9      	str	r1, [r7, #8]
 8006512:	603b      	str	r3, [r7, #0]
 8006514:	4613      	mov	r3, r2
 8006516:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006518:	e03b      	b.n	8006592 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800651a:	6a3b      	ldr	r3, [r7, #32]
 800651c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006520:	d037      	beq.n	8006592 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006522:	f7fd f859 	bl	80035d8 <HAL_GetTick>
 8006526:	4602      	mov	r2, r0
 8006528:	683b      	ldr	r3, [r7, #0]
 800652a:	1ad3      	subs	r3, r2, r3
 800652c:	6a3a      	ldr	r2, [r7, #32]
 800652e:	429a      	cmp	r2, r3
 8006530:	d302      	bcc.n	8006538 <UART_WaitOnFlagUntilTimeout+0x30>
 8006532:	6a3b      	ldr	r3, [r7, #32]
 8006534:	2b00      	cmp	r3, #0
 8006536:	d101      	bne.n	800653c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006538:	2303      	movs	r3, #3
 800653a:	e03a      	b.n	80065b2 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	681b      	ldr	r3, [r3, #0]
 8006540:	68db      	ldr	r3, [r3, #12]
 8006542:	f003 0304 	and.w	r3, r3, #4
 8006546:	2b00      	cmp	r3, #0
 8006548:	d023      	beq.n	8006592 <UART_WaitOnFlagUntilTimeout+0x8a>
 800654a:	68bb      	ldr	r3, [r7, #8]
 800654c:	2b80      	cmp	r3, #128	@ 0x80
 800654e:	d020      	beq.n	8006592 <UART_WaitOnFlagUntilTimeout+0x8a>
 8006550:	68bb      	ldr	r3, [r7, #8]
 8006552:	2b40      	cmp	r3, #64	@ 0x40
 8006554:	d01d      	beq.n	8006592 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006556:	68fb      	ldr	r3, [r7, #12]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	f003 0308 	and.w	r3, r3, #8
 8006560:	2b08      	cmp	r3, #8
 8006562:	d116      	bne.n	8006592 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8006564:	2300      	movs	r3, #0
 8006566:	617b      	str	r3, [r7, #20]
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	681b      	ldr	r3, [r3, #0]
 800656e:	617b      	str	r3, [r7, #20]
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	685b      	ldr	r3, [r3, #4]
 8006576:	617b      	str	r3, [r7, #20]
 8006578:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800657a:	68f8      	ldr	r0, [r7, #12]
 800657c:	f000 f81d 	bl	80065ba <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006580:	68fb      	ldr	r3, [r7, #12]
 8006582:	2208      	movs	r2, #8
 8006584:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	2200      	movs	r2, #0
 800658a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800658e:	2301      	movs	r3, #1
 8006590:	e00f      	b.n	80065b2 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	681a      	ldr	r2, [r3, #0]
 8006598:	68bb      	ldr	r3, [r7, #8]
 800659a:	4013      	ands	r3, r2
 800659c:	68ba      	ldr	r2, [r7, #8]
 800659e:	429a      	cmp	r2, r3
 80065a0:	bf0c      	ite	eq
 80065a2:	2301      	moveq	r3, #1
 80065a4:	2300      	movne	r3, #0
 80065a6:	b2db      	uxtb	r3, r3
 80065a8:	461a      	mov	r2, r3
 80065aa:	79fb      	ldrb	r3, [r7, #7]
 80065ac:	429a      	cmp	r2, r3
 80065ae:	d0b4      	beq.n	800651a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80065b0:	2300      	movs	r3, #0
}
 80065b2:	4618      	mov	r0, r3
 80065b4:	3718      	adds	r7, #24
 80065b6:	46bd      	mov	sp, r7
 80065b8:	bd80      	pop	{r7, pc}

080065ba <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80065ba:	b480      	push	{r7}
 80065bc:	b095      	sub	sp, #84	@ 0x54
 80065be:	af00      	add	r7, sp, #0
 80065c0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	330c      	adds	r3, #12
 80065c8:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065ca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80065cc:	e853 3f00 	ldrex	r3, [r3]
 80065d0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80065d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80065d4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80065d8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	330c      	adds	r3, #12
 80065e0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80065e2:	643a      	str	r2, [r7, #64]	@ 0x40
 80065e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065e6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80065e8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80065ea:	e841 2300 	strex	r3, r2, [r1]
 80065ee:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80065f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80065f2:	2b00      	cmp	r3, #0
 80065f4:	d1e5      	bne.n	80065c2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	681b      	ldr	r3, [r3, #0]
 80065fa:	3314      	adds	r3, #20
 80065fc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065fe:	6a3b      	ldr	r3, [r7, #32]
 8006600:	e853 3f00 	ldrex	r3, [r3]
 8006604:	61fb      	str	r3, [r7, #28]
   return(result);
 8006606:	69fb      	ldr	r3, [r7, #28]
 8006608:	f023 0301 	bic.w	r3, r3, #1
 800660c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800660e:	687b      	ldr	r3, [r7, #4]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	3314      	adds	r3, #20
 8006614:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006616:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006618:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800661a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800661c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800661e:	e841 2300 	strex	r3, r2, [r1]
 8006622:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006624:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006626:	2b00      	cmp	r3, #0
 8006628:	d1e5      	bne.n	80065f6 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800662e:	2b01      	cmp	r3, #1
 8006630:	d119      	bne.n	8006666 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	330c      	adds	r3, #12
 8006638:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	e853 3f00 	ldrex	r3, [r3]
 8006640:	60bb      	str	r3, [r7, #8]
   return(result);
 8006642:	68bb      	ldr	r3, [r7, #8]
 8006644:	f023 0310 	bic.w	r3, r3, #16
 8006648:	647b      	str	r3, [r7, #68]	@ 0x44
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	330c      	adds	r3, #12
 8006650:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006652:	61ba      	str	r2, [r7, #24]
 8006654:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006656:	6979      	ldr	r1, [r7, #20]
 8006658:	69ba      	ldr	r2, [r7, #24]
 800665a:	e841 2300 	strex	r3, r2, [r1]
 800665e:	613b      	str	r3, [r7, #16]
   return(result);
 8006660:	693b      	ldr	r3, [r7, #16]
 8006662:	2b00      	cmp	r3, #0
 8006664:	d1e5      	bne.n	8006632 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	2220      	movs	r2, #32
 800666a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	2200      	movs	r2, #0
 8006672:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8006674:	bf00      	nop
 8006676:	3754      	adds	r7, #84	@ 0x54
 8006678:	46bd      	mov	sp, r7
 800667a:	bc80      	pop	{r7}
 800667c:	4770      	bx	lr
	...

08006680 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006680:	b580      	push	{r7, lr}
 8006682:	b084      	sub	sp, #16
 8006684:	af00      	add	r7, sp, #0
 8006686:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	691b      	ldr	r3, [r3, #16]
 800668e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	68da      	ldr	r2, [r3, #12]
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	430a      	orrs	r2, r1
 800669c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	689a      	ldr	r2, [r3, #8]
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	691b      	ldr	r3, [r3, #16]
 80066a6:	431a      	orrs	r2, r3
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	695b      	ldr	r3, [r3, #20]
 80066ac:	4313      	orrs	r3, r2
 80066ae:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	68db      	ldr	r3, [r3, #12]
 80066b6:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 80066ba:	f023 030c 	bic.w	r3, r3, #12
 80066be:	687a      	ldr	r2, [r7, #4]
 80066c0:	6812      	ldr	r2, [r2, #0]
 80066c2:	68b9      	ldr	r1, [r7, #8]
 80066c4:	430b      	orrs	r3, r1
 80066c6:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	695b      	ldr	r3, [r3, #20]
 80066ce:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	699a      	ldr	r2, [r3, #24]
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	681b      	ldr	r3, [r3, #0]
 80066da:	430a      	orrs	r2, r1
 80066dc:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	4a2c      	ldr	r2, [pc, #176]	@ (8006794 <UART_SetConfig+0x114>)
 80066e4:	4293      	cmp	r3, r2
 80066e6:	d103      	bne.n	80066f0 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80066e8:	f7fe fcc4 	bl	8005074 <HAL_RCC_GetPCLK2Freq>
 80066ec:	60f8      	str	r0, [r7, #12]
 80066ee:	e002      	b.n	80066f6 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80066f0:	f7fe fcac 	bl	800504c <HAL_RCC_GetPCLK1Freq>
 80066f4:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80066f6:	68fa      	ldr	r2, [r7, #12]
 80066f8:	4613      	mov	r3, r2
 80066fa:	009b      	lsls	r3, r3, #2
 80066fc:	4413      	add	r3, r2
 80066fe:	009a      	lsls	r2, r3, #2
 8006700:	441a      	add	r2, r3
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	685b      	ldr	r3, [r3, #4]
 8006706:	009b      	lsls	r3, r3, #2
 8006708:	fbb2 f3f3 	udiv	r3, r2, r3
 800670c:	4a22      	ldr	r2, [pc, #136]	@ (8006798 <UART_SetConfig+0x118>)
 800670e:	fba2 2303 	umull	r2, r3, r2, r3
 8006712:	095b      	lsrs	r3, r3, #5
 8006714:	0119      	lsls	r1, r3, #4
 8006716:	68fa      	ldr	r2, [r7, #12]
 8006718:	4613      	mov	r3, r2
 800671a:	009b      	lsls	r3, r3, #2
 800671c:	4413      	add	r3, r2
 800671e:	009a      	lsls	r2, r3, #2
 8006720:	441a      	add	r2, r3
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	685b      	ldr	r3, [r3, #4]
 8006726:	009b      	lsls	r3, r3, #2
 8006728:	fbb2 f2f3 	udiv	r2, r2, r3
 800672c:	4b1a      	ldr	r3, [pc, #104]	@ (8006798 <UART_SetConfig+0x118>)
 800672e:	fba3 0302 	umull	r0, r3, r3, r2
 8006732:	095b      	lsrs	r3, r3, #5
 8006734:	2064      	movs	r0, #100	@ 0x64
 8006736:	fb00 f303 	mul.w	r3, r0, r3
 800673a:	1ad3      	subs	r3, r2, r3
 800673c:	011b      	lsls	r3, r3, #4
 800673e:	3332      	adds	r3, #50	@ 0x32
 8006740:	4a15      	ldr	r2, [pc, #84]	@ (8006798 <UART_SetConfig+0x118>)
 8006742:	fba2 2303 	umull	r2, r3, r2, r3
 8006746:	095b      	lsrs	r3, r3, #5
 8006748:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800674c:	4419      	add	r1, r3
 800674e:	68fa      	ldr	r2, [r7, #12]
 8006750:	4613      	mov	r3, r2
 8006752:	009b      	lsls	r3, r3, #2
 8006754:	4413      	add	r3, r2
 8006756:	009a      	lsls	r2, r3, #2
 8006758:	441a      	add	r2, r3
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	685b      	ldr	r3, [r3, #4]
 800675e:	009b      	lsls	r3, r3, #2
 8006760:	fbb2 f2f3 	udiv	r2, r2, r3
 8006764:	4b0c      	ldr	r3, [pc, #48]	@ (8006798 <UART_SetConfig+0x118>)
 8006766:	fba3 0302 	umull	r0, r3, r3, r2
 800676a:	095b      	lsrs	r3, r3, #5
 800676c:	2064      	movs	r0, #100	@ 0x64
 800676e:	fb00 f303 	mul.w	r3, r0, r3
 8006772:	1ad3      	subs	r3, r2, r3
 8006774:	011b      	lsls	r3, r3, #4
 8006776:	3332      	adds	r3, #50	@ 0x32
 8006778:	4a07      	ldr	r2, [pc, #28]	@ (8006798 <UART_SetConfig+0x118>)
 800677a:	fba2 2303 	umull	r2, r3, r2, r3
 800677e:	095b      	lsrs	r3, r3, #5
 8006780:	f003 020f 	and.w	r2, r3, #15
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	440a      	add	r2, r1
 800678a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 800678c:	bf00      	nop
 800678e:	3710      	adds	r7, #16
 8006790:	46bd      	mov	sp, r7
 8006792:	bd80      	pop	{r7, pc}
 8006794:	40013800 	.word	0x40013800
 8006798:	51eb851f 	.word	0x51eb851f

0800679c <__cvt>:
 800679c:	2b00      	cmp	r3, #0
 800679e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80067a2:	461d      	mov	r5, r3
 80067a4:	bfbb      	ittet	lt
 80067a6:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 80067aa:	461d      	movlt	r5, r3
 80067ac:	2300      	movge	r3, #0
 80067ae:	232d      	movlt	r3, #45	@ 0x2d
 80067b0:	b088      	sub	sp, #32
 80067b2:	4614      	mov	r4, r2
 80067b4:	bfb8      	it	lt
 80067b6:	4614      	movlt	r4, r2
 80067b8:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80067ba:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 80067bc:	7013      	strb	r3, [r2, #0]
 80067be:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80067c0:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 80067c4:	f023 0820 	bic.w	r8, r3, #32
 80067c8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80067cc:	d005      	beq.n	80067da <__cvt+0x3e>
 80067ce:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80067d2:	d100      	bne.n	80067d6 <__cvt+0x3a>
 80067d4:	3601      	adds	r6, #1
 80067d6:	2302      	movs	r3, #2
 80067d8:	e000      	b.n	80067dc <__cvt+0x40>
 80067da:	2303      	movs	r3, #3
 80067dc:	aa07      	add	r2, sp, #28
 80067de:	9204      	str	r2, [sp, #16]
 80067e0:	aa06      	add	r2, sp, #24
 80067e2:	e9cd a202 	strd	sl, r2, [sp, #8]
 80067e6:	e9cd 3600 	strd	r3, r6, [sp]
 80067ea:	4622      	mov	r2, r4
 80067ec:	462b      	mov	r3, r5
 80067ee:	f001 f87b 	bl	80078e8 <_dtoa_r>
 80067f2:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80067f6:	4607      	mov	r7, r0
 80067f8:	d119      	bne.n	800682e <__cvt+0x92>
 80067fa:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80067fc:	07db      	lsls	r3, r3, #31
 80067fe:	d50e      	bpl.n	800681e <__cvt+0x82>
 8006800:	eb00 0906 	add.w	r9, r0, r6
 8006804:	2200      	movs	r2, #0
 8006806:	2300      	movs	r3, #0
 8006808:	4620      	mov	r0, r4
 800680a:	4629      	mov	r1, r5
 800680c:	f7fa f8cc 	bl	80009a8 <__aeabi_dcmpeq>
 8006810:	b108      	cbz	r0, 8006816 <__cvt+0x7a>
 8006812:	f8cd 901c 	str.w	r9, [sp, #28]
 8006816:	2230      	movs	r2, #48	@ 0x30
 8006818:	9b07      	ldr	r3, [sp, #28]
 800681a:	454b      	cmp	r3, r9
 800681c:	d31e      	bcc.n	800685c <__cvt+0xc0>
 800681e:	4638      	mov	r0, r7
 8006820:	9b07      	ldr	r3, [sp, #28]
 8006822:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8006824:	1bdb      	subs	r3, r3, r7
 8006826:	6013      	str	r3, [r2, #0]
 8006828:	b008      	add	sp, #32
 800682a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800682e:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006832:	eb00 0906 	add.w	r9, r0, r6
 8006836:	d1e5      	bne.n	8006804 <__cvt+0x68>
 8006838:	7803      	ldrb	r3, [r0, #0]
 800683a:	2b30      	cmp	r3, #48	@ 0x30
 800683c:	d10a      	bne.n	8006854 <__cvt+0xb8>
 800683e:	2200      	movs	r2, #0
 8006840:	2300      	movs	r3, #0
 8006842:	4620      	mov	r0, r4
 8006844:	4629      	mov	r1, r5
 8006846:	f7fa f8af 	bl	80009a8 <__aeabi_dcmpeq>
 800684a:	b918      	cbnz	r0, 8006854 <__cvt+0xb8>
 800684c:	f1c6 0601 	rsb	r6, r6, #1
 8006850:	f8ca 6000 	str.w	r6, [sl]
 8006854:	f8da 3000 	ldr.w	r3, [sl]
 8006858:	4499      	add	r9, r3
 800685a:	e7d3      	b.n	8006804 <__cvt+0x68>
 800685c:	1c59      	adds	r1, r3, #1
 800685e:	9107      	str	r1, [sp, #28]
 8006860:	701a      	strb	r2, [r3, #0]
 8006862:	e7d9      	b.n	8006818 <__cvt+0x7c>

08006864 <__exponent>:
 8006864:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006866:	2900      	cmp	r1, #0
 8006868:	bfb6      	itet	lt
 800686a:	232d      	movlt	r3, #45	@ 0x2d
 800686c:	232b      	movge	r3, #43	@ 0x2b
 800686e:	4249      	neglt	r1, r1
 8006870:	2909      	cmp	r1, #9
 8006872:	7002      	strb	r2, [r0, #0]
 8006874:	7043      	strb	r3, [r0, #1]
 8006876:	dd29      	ble.n	80068cc <__exponent+0x68>
 8006878:	f10d 0307 	add.w	r3, sp, #7
 800687c:	461d      	mov	r5, r3
 800687e:	270a      	movs	r7, #10
 8006880:	fbb1 f6f7 	udiv	r6, r1, r7
 8006884:	461a      	mov	r2, r3
 8006886:	fb07 1416 	mls	r4, r7, r6, r1
 800688a:	3430      	adds	r4, #48	@ 0x30
 800688c:	f802 4c01 	strb.w	r4, [r2, #-1]
 8006890:	460c      	mov	r4, r1
 8006892:	2c63      	cmp	r4, #99	@ 0x63
 8006894:	4631      	mov	r1, r6
 8006896:	f103 33ff 	add.w	r3, r3, #4294967295
 800689a:	dcf1      	bgt.n	8006880 <__exponent+0x1c>
 800689c:	3130      	adds	r1, #48	@ 0x30
 800689e:	1e94      	subs	r4, r2, #2
 80068a0:	f803 1c01 	strb.w	r1, [r3, #-1]
 80068a4:	4623      	mov	r3, r4
 80068a6:	1c41      	adds	r1, r0, #1
 80068a8:	42ab      	cmp	r3, r5
 80068aa:	d30a      	bcc.n	80068c2 <__exponent+0x5e>
 80068ac:	f10d 0309 	add.w	r3, sp, #9
 80068b0:	1a9b      	subs	r3, r3, r2
 80068b2:	42ac      	cmp	r4, r5
 80068b4:	bf88      	it	hi
 80068b6:	2300      	movhi	r3, #0
 80068b8:	3302      	adds	r3, #2
 80068ba:	4403      	add	r3, r0
 80068bc:	1a18      	subs	r0, r3, r0
 80068be:	b003      	add	sp, #12
 80068c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80068c2:	f813 6b01 	ldrb.w	r6, [r3], #1
 80068c6:	f801 6f01 	strb.w	r6, [r1, #1]!
 80068ca:	e7ed      	b.n	80068a8 <__exponent+0x44>
 80068cc:	2330      	movs	r3, #48	@ 0x30
 80068ce:	3130      	adds	r1, #48	@ 0x30
 80068d0:	7083      	strb	r3, [r0, #2]
 80068d2:	70c1      	strb	r1, [r0, #3]
 80068d4:	1d03      	adds	r3, r0, #4
 80068d6:	e7f1      	b.n	80068bc <__exponent+0x58>

080068d8 <_printf_float>:
 80068d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80068dc:	b091      	sub	sp, #68	@ 0x44
 80068de:	460c      	mov	r4, r1
 80068e0:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 80068e4:	4616      	mov	r6, r2
 80068e6:	461f      	mov	r7, r3
 80068e8:	4605      	mov	r5, r0
 80068ea:	f000 feeb 	bl	80076c4 <_localeconv_r>
 80068ee:	6803      	ldr	r3, [r0, #0]
 80068f0:	4618      	mov	r0, r3
 80068f2:	9308      	str	r3, [sp, #32]
 80068f4:	f7f9 fc2c 	bl	8000150 <strlen>
 80068f8:	2300      	movs	r3, #0
 80068fa:	930e      	str	r3, [sp, #56]	@ 0x38
 80068fc:	f8d8 3000 	ldr.w	r3, [r8]
 8006900:	9009      	str	r0, [sp, #36]	@ 0x24
 8006902:	3307      	adds	r3, #7
 8006904:	f023 0307 	bic.w	r3, r3, #7
 8006908:	f103 0208 	add.w	r2, r3, #8
 800690c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8006910:	f8d4 b000 	ldr.w	fp, [r4]
 8006914:	f8c8 2000 	str.w	r2, [r8]
 8006918:	e9d3 8900 	ldrd	r8, r9, [r3]
 800691c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8006920:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006922:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8006926:	f04f 32ff 	mov.w	r2, #4294967295
 800692a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800692e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8006932:	4b9c      	ldr	r3, [pc, #624]	@ (8006ba4 <_printf_float+0x2cc>)
 8006934:	f7fa f86a 	bl	8000a0c <__aeabi_dcmpun>
 8006938:	bb70      	cbnz	r0, 8006998 <_printf_float+0xc0>
 800693a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800693e:	f04f 32ff 	mov.w	r2, #4294967295
 8006942:	4b98      	ldr	r3, [pc, #608]	@ (8006ba4 <_printf_float+0x2cc>)
 8006944:	f7fa f844 	bl	80009d0 <__aeabi_dcmple>
 8006948:	bb30      	cbnz	r0, 8006998 <_printf_float+0xc0>
 800694a:	2200      	movs	r2, #0
 800694c:	2300      	movs	r3, #0
 800694e:	4640      	mov	r0, r8
 8006950:	4649      	mov	r1, r9
 8006952:	f7fa f833 	bl	80009bc <__aeabi_dcmplt>
 8006956:	b110      	cbz	r0, 800695e <_printf_float+0x86>
 8006958:	232d      	movs	r3, #45	@ 0x2d
 800695a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800695e:	4a92      	ldr	r2, [pc, #584]	@ (8006ba8 <_printf_float+0x2d0>)
 8006960:	4b92      	ldr	r3, [pc, #584]	@ (8006bac <_printf_float+0x2d4>)
 8006962:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8006966:	bf8c      	ite	hi
 8006968:	4690      	movhi	r8, r2
 800696a:	4698      	movls	r8, r3
 800696c:	2303      	movs	r3, #3
 800696e:	f04f 0900 	mov.w	r9, #0
 8006972:	6123      	str	r3, [r4, #16]
 8006974:	f02b 0304 	bic.w	r3, fp, #4
 8006978:	6023      	str	r3, [r4, #0]
 800697a:	4633      	mov	r3, r6
 800697c:	4621      	mov	r1, r4
 800697e:	4628      	mov	r0, r5
 8006980:	9700      	str	r7, [sp, #0]
 8006982:	aa0f      	add	r2, sp, #60	@ 0x3c
 8006984:	f000 f9d4 	bl	8006d30 <_printf_common>
 8006988:	3001      	adds	r0, #1
 800698a:	f040 8090 	bne.w	8006aae <_printf_float+0x1d6>
 800698e:	f04f 30ff 	mov.w	r0, #4294967295
 8006992:	b011      	add	sp, #68	@ 0x44
 8006994:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006998:	4642      	mov	r2, r8
 800699a:	464b      	mov	r3, r9
 800699c:	4640      	mov	r0, r8
 800699e:	4649      	mov	r1, r9
 80069a0:	f7fa f834 	bl	8000a0c <__aeabi_dcmpun>
 80069a4:	b148      	cbz	r0, 80069ba <_printf_float+0xe2>
 80069a6:	464b      	mov	r3, r9
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	bfb8      	it	lt
 80069ac:	232d      	movlt	r3, #45	@ 0x2d
 80069ae:	4a80      	ldr	r2, [pc, #512]	@ (8006bb0 <_printf_float+0x2d8>)
 80069b0:	bfb8      	it	lt
 80069b2:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80069b6:	4b7f      	ldr	r3, [pc, #508]	@ (8006bb4 <_printf_float+0x2dc>)
 80069b8:	e7d3      	b.n	8006962 <_printf_float+0x8a>
 80069ba:	6863      	ldr	r3, [r4, #4]
 80069bc:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 80069c0:	1c5a      	adds	r2, r3, #1
 80069c2:	d13f      	bne.n	8006a44 <_printf_float+0x16c>
 80069c4:	2306      	movs	r3, #6
 80069c6:	6063      	str	r3, [r4, #4]
 80069c8:	2200      	movs	r2, #0
 80069ca:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 80069ce:	6023      	str	r3, [r4, #0]
 80069d0:	9206      	str	r2, [sp, #24]
 80069d2:	aa0e      	add	r2, sp, #56	@ 0x38
 80069d4:	e9cd a204 	strd	sl, r2, [sp, #16]
 80069d8:	aa0d      	add	r2, sp, #52	@ 0x34
 80069da:	9203      	str	r2, [sp, #12]
 80069dc:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 80069e0:	e9cd 3201 	strd	r3, r2, [sp, #4]
 80069e4:	6863      	ldr	r3, [r4, #4]
 80069e6:	4642      	mov	r2, r8
 80069e8:	9300      	str	r3, [sp, #0]
 80069ea:	4628      	mov	r0, r5
 80069ec:	464b      	mov	r3, r9
 80069ee:	910a      	str	r1, [sp, #40]	@ 0x28
 80069f0:	f7ff fed4 	bl	800679c <__cvt>
 80069f4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80069f6:	4680      	mov	r8, r0
 80069f8:	2947      	cmp	r1, #71	@ 0x47
 80069fa:	990d      	ldr	r1, [sp, #52]	@ 0x34
 80069fc:	d128      	bne.n	8006a50 <_printf_float+0x178>
 80069fe:	1cc8      	adds	r0, r1, #3
 8006a00:	db02      	blt.n	8006a08 <_printf_float+0x130>
 8006a02:	6863      	ldr	r3, [r4, #4]
 8006a04:	4299      	cmp	r1, r3
 8006a06:	dd40      	ble.n	8006a8a <_printf_float+0x1b2>
 8006a08:	f1aa 0a02 	sub.w	sl, sl, #2
 8006a0c:	fa5f fa8a 	uxtb.w	sl, sl
 8006a10:	4652      	mov	r2, sl
 8006a12:	3901      	subs	r1, #1
 8006a14:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8006a18:	910d      	str	r1, [sp, #52]	@ 0x34
 8006a1a:	f7ff ff23 	bl	8006864 <__exponent>
 8006a1e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006a20:	4681      	mov	r9, r0
 8006a22:	1813      	adds	r3, r2, r0
 8006a24:	2a01      	cmp	r2, #1
 8006a26:	6123      	str	r3, [r4, #16]
 8006a28:	dc02      	bgt.n	8006a30 <_printf_float+0x158>
 8006a2a:	6822      	ldr	r2, [r4, #0]
 8006a2c:	07d2      	lsls	r2, r2, #31
 8006a2e:	d501      	bpl.n	8006a34 <_printf_float+0x15c>
 8006a30:	3301      	adds	r3, #1
 8006a32:	6123      	str	r3, [r4, #16]
 8006a34:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	d09e      	beq.n	800697a <_printf_float+0xa2>
 8006a3c:	232d      	movs	r3, #45	@ 0x2d
 8006a3e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006a42:	e79a      	b.n	800697a <_printf_float+0xa2>
 8006a44:	2947      	cmp	r1, #71	@ 0x47
 8006a46:	d1bf      	bne.n	80069c8 <_printf_float+0xf0>
 8006a48:	2b00      	cmp	r3, #0
 8006a4a:	d1bd      	bne.n	80069c8 <_printf_float+0xf0>
 8006a4c:	2301      	movs	r3, #1
 8006a4e:	e7ba      	b.n	80069c6 <_printf_float+0xee>
 8006a50:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006a54:	d9dc      	bls.n	8006a10 <_printf_float+0x138>
 8006a56:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8006a5a:	d118      	bne.n	8006a8e <_printf_float+0x1b6>
 8006a5c:	2900      	cmp	r1, #0
 8006a5e:	6863      	ldr	r3, [r4, #4]
 8006a60:	dd0b      	ble.n	8006a7a <_printf_float+0x1a2>
 8006a62:	6121      	str	r1, [r4, #16]
 8006a64:	b913      	cbnz	r3, 8006a6c <_printf_float+0x194>
 8006a66:	6822      	ldr	r2, [r4, #0]
 8006a68:	07d0      	lsls	r0, r2, #31
 8006a6a:	d502      	bpl.n	8006a72 <_printf_float+0x19a>
 8006a6c:	3301      	adds	r3, #1
 8006a6e:	440b      	add	r3, r1
 8006a70:	6123      	str	r3, [r4, #16]
 8006a72:	f04f 0900 	mov.w	r9, #0
 8006a76:	65a1      	str	r1, [r4, #88]	@ 0x58
 8006a78:	e7dc      	b.n	8006a34 <_printf_float+0x15c>
 8006a7a:	b913      	cbnz	r3, 8006a82 <_printf_float+0x1aa>
 8006a7c:	6822      	ldr	r2, [r4, #0]
 8006a7e:	07d2      	lsls	r2, r2, #31
 8006a80:	d501      	bpl.n	8006a86 <_printf_float+0x1ae>
 8006a82:	3302      	adds	r3, #2
 8006a84:	e7f4      	b.n	8006a70 <_printf_float+0x198>
 8006a86:	2301      	movs	r3, #1
 8006a88:	e7f2      	b.n	8006a70 <_printf_float+0x198>
 8006a8a:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8006a8e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006a90:	4299      	cmp	r1, r3
 8006a92:	db05      	blt.n	8006aa0 <_printf_float+0x1c8>
 8006a94:	6823      	ldr	r3, [r4, #0]
 8006a96:	6121      	str	r1, [r4, #16]
 8006a98:	07d8      	lsls	r0, r3, #31
 8006a9a:	d5ea      	bpl.n	8006a72 <_printf_float+0x19a>
 8006a9c:	1c4b      	adds	r3, r1, #1
 8006a9e:	e7e7      	b.n	8006a70 <_printf_float+0x198>
 8006aa0:	2900      	cmp	r1, #0
 8006aa2:	bfcc      	ite	gt
 8006aa4:	2201      	movgt	r2, #1
 8006aa6:	f1c1 0202 	rsble	r2, r1, #2
 8006aaa:	4413      	add	r3, r2
 8006aac:	e7e0      	b.n	8006a70 <_printf_float+0x198>
 8006aae:	6823      	ldr	r3, [r4, #0]
 8006ab0:	055a      	lsls	r2, r3, #21
 8006ab2:	d407      	bmi.n	8006ac4 <_printf_float+0x1ec>
 8006ab4:	6923      	ldr	r3, [r4, #16]
 8006ab6:	4642      	mov	r2, r8
 8006ab8:	4631      	mov	r1, r6
 8006aba:	4628      	mov	r0, r5
 8006abc:	47b8      	blx	r7
 8006abe:	3001      	adds	r0, #1
 8006ac0:	d12b      	bne.n	8006b1a <_printf_float+0x242>
 8006ac2:	e764      	b.n	800698e <_printf_float+0xb6>
 8006ac4:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006ac8:	f240 80dc 	bls.w	8006c84 <_printf_float+0x3ac>
 8006acc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006ad0:	2200      	movs	r2, #0
 8006ad2:	2300      	movs	r3, #0
 8006ad4:	f7f9 ff68 	bl	80009a8 <__aeabi_dcmpeq>
 8006ad8:	2800      	cmp	r0, #0
 8006ada:	d033      	beq.n	8006b44 <_printf_float+0x26c>
 8006adc:	2301      	movs	r3, #1
 8006ade:	4631      	mov	r1, r6
 8006ae0:	4628      	mov	r0, r5
 8006ae2:	4a35      	ldr	r2, [pc, #212]	@ (8006bb8 <_printf_float+0x2e0>)
 8006ae4:	47b8      	blx	r7
 8006ae6:	3001      	adds	r0, #1
 8006ae8:	f43f af51 	beq.w	800698e <_printf_float+0xb6>
 8006aec:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8006af0:	4543      	cmp	r3, r8
 8006af2:	db02      	blt.n	8006afa <_printf_float+0x222>
 8006af4:	6823      	ldr	r3, [r4, #0]
 8006af6:	07d8      	lsls	r0, r3, #31
 8006af8:	d50f      	bpl.n	8006b1a <_printf_float+0x242>
 8006afa:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8006afe:	4631      	mov	r1, r6
 8006b00:	4628      	mov	r0, r5
 8006b02:	47b8      	blx	r7
 8006b04:	3001      	adds	r0, #1
 8006b06:	f43f af42 	beq.w	800698e <_printf_float+0xb6>
 8006b0a:	f04f 0900 	mov.w	r9, #0
 8006b0e:	f108 38ff 	add.w	r8, r8, #4294967295
 8006b12:	f104 0a1a 	add.w	sl, r4, #26
 8006b16:	45c8      	cmp	r8, r9
 8006b18:	dc09      	bgt.n	8006b2e <_printf_float+0x256>
 8006b1a:	6823      	ldr	r3, [r4, #0]
 8006b1c:	079b      	lsls	r3, r3, #30
 8006b1e:	f100 8102 	bmi.w	8006d26 <_printf_float+0x44e>
 8006b22:	68e0      	ldr	r0, [r4, #12]
 8006b24:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006b26:	4298      	cmp	r0, r3
 8006b28:	bfb8      	it	lt
 8006b2a:	4618      	movlt	r0, r3
 8006b2c:	e731      	b.n	8006992 <_printf_float+0xba>
 8006b2e:	2301      	movs	r3, #1
 8006b30:	4652      	mov	r2, sl
 8006b32:	4631      	mov	r1, r6
 8006b34:	4628      	mov	r0, r5
 8006b36:	47b8      	blx	r7
 8006b38:	3001      	adds	r0, #1
 8006b3a:	f43f af28 	beq.w	800698e <_printf_float+0xb6>
 8006b3e:	f109 0901 	add.w	r9, r9, #1
 8006b42:	e7e8      	b.n	8006b16 <_printf_float+0x23e>
 8006b44:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006b46:	2b00      	cmp	r3, #0
 8006b48:	dc38      	bgt.n	8006bbc <_printf_float+0x2e4>
 8006b4a:	2301      	movs	r3, #1
 8006b4c:	4631      	mov	r1, r6
 8006b4e:	4628      	mov	r0, r5
 8006b50:	4a19      	ldr	r2, [pc, #100]	@ (8006bb8 <_printf_float+0x2e0>)
 8006b52:	47b8      	blx	r7
 8006b54:	3001      	adds	r0, #1
 8006b56:	f43f af1a 	beq.w	800698e <_printf_float+0xb6>
 8006b5a:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 8006b5e:	ea59 0303 	orrs.w	r3, r9, r3
 8006b62:	d102      	bne.n	8006b6a <_printf_float+0x292>
 8006b64:	6823      	ldr	r3, [r4, #0]
 8006b66:	07d9      	lsls	r1, r3, #31
 8006b68:	d5d7      	bpl.n	8006b1a <_printf_float+0x242>
 8006b6a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8006b6e:	4631      	mov	r1, r6
 8006b70:	4628      	mov	r0, r5
 8006b72:	47b8      	blx	r7
 8006b74:	3001      	adds	r0, #1
 8006b76:	f43f af0a 	beq.w	800698e <_printf_float+0xb6>
 8006b7a:	f04f 0a00 	mov.w	sl, #0
 8006b7e:	f104 0b1a 	add.w	fp, r4, #26
 8006b82:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006b84:	425b      	negs	r3, r3
 8006b86:	4553      	cmp	r3, sl
 8006b88:	dc01      	bgt.n	8006b8e <_printf_float+0x2b6>
 8006b8a:	464b      	mov	r3, r9
 8006b8c:	e793      	b.n	8006ab6 <_printf_float+0x1de>
 8006b8e:	2301      	movs	r3, #1
 8006b90:	465a      	mov	r2, fp
 8006b92:	4631      	mov	r1, r6
 8006b94:	4628      	mov	r0, r5
 8006b96:	47b8      	blx	r7
 8006b98:	3001      	adds	r0, #1
 8006b9a:	f43f aef8 	beq.w	800698e <_printf_float+0xb6>
 8006b9e:	f10a 0a01 	add.w	sl, sl, #1
 8006ba2:	e7ee      	b.n	8006b82 <_printf_float+0x2aa>
 8006ba4:	7fefffff 	.word	0x7fefffff
 8006ba8:	0800affe 	.word	0x0800affe
 8006bac:	0800affa 	.word	0x0800affa
 8006bb0:	0800b006 	.word	0x0800b006
 8006bb4:	0800b002 	.word	0x0800b002
 8006bb8:	0800b00a 	.word	0x0800b00a
 8006bbc:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006bbe:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8006bc2:	4553      	cmp	r3, sl
 8006bc4:	bfa8      	it	ge
 8006bc6:	4653      	movge	r3, sl
 8006bc8:	2b00      	cmp	r3, #0
 8006bca:	4699      	mov	r9, r3
 8006bcc:	dc36      	bgt.n	8006c3c <_printf_float+0x364>
 8006bce:	f04f 0b00 	mov.w	fp, #0
 8006bd2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006bd6:	f104 021a 	add.w	r2, r4, #26
 8006bda:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8006bdc:	930a      	str	r3, [sp, #40]	@ 0x28
 8006bde:	eba3 0309 	sub.w	r3, r3, r9
 8006be2:	455b      	cmp	r3, fp
 8006be4:	dc31      	bgt.n	8006c4a <_printf_float+0x372>
 8006be6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006be8:	459a      	cmp	sl, r3
 8006bea:	dc3a      	bgt.n	8006c62 <_printf_float+0x38a>
 8006bec:	6823      	ldr	r3, [r4, #0]
 8006bee:	07da      	lsls	r2, r3, #31
 8006bf0:	d437      	bmi.n	8006c62 <_printf_float+0x38a>
 8006bf2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006bf4:	ebaa 0903 	sub.w	r9, sl, r3
 8006bf8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006bfa:	ebaa 0303 	sub.w	r3, sl, r3
 8006bfe:	4599      	cmp	r9, r3
 8006c00:	bfa8      	it	ge
 8006c02:	4699      	movge	r9, r3
 8006c04:	f1b9 0f00 	cmp.w	r9, #0
 8006c08:	dc33      	bgt.n	8006c72 <_printf_float+0x39a>
 8006c0a:	f04f 0800 	mov.w	r8, #0
 8006c0e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006c12:	f104 0b1a 	add.w	fp, r4, #26
 8006c16:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006c18:	ebaa 0303 	sub.w	r3, sl, r3
 8006c1c:	eba3 0309 	sub.w	r3, r3, r9
 8006c20:	4543      	cmp	r3, r8
 8006c22:	f77f af7a 	ble.w	8006b1a <_printf_float+0x242>
 8006c26:	2301      	movs	r3, #1
 8006c28:	465a      	mov	r2, fp
 8006c2a:	4631      	mov	r1, r6
 8006c2c:	4628      	mov	r0, r5
 8006c2e:	47b8      	blx	r7
 8006c30:	3001      	adds	r0, #1
 8006c32:	f43f aeac 	beq.w	800698e <_printf_float+0xb6>
 8006c36:	f108 0801 	add.w	r8, r8, #1
 8006c3a:	e7ec      	b.n	8006c16 <_printf_float+0x33e>
 8006c3c:	4642      	mov	r2, r8
 8006c3e:	4631      	mov	r1, r6
 8006c40:	4628      	mov	r0, r5
 8006c42:	47b8      	blx	r7
 8006c44:	3001      	adds	r0, #1
 8006c46:	d1c2      	bne.n	8006bce <_printf_float+0x2f6>
 8006c48:	e6a1      	b.n	800698e <_printf_float+0xb6>
 8006c4a:	2301      	movs	r3, #1
 8006c4c:	4631      	mov	r1, r6
 8006c4e:	4628      	mov	r0, r5
 8006c50:	920a      	str	r2, [sp, #40]	@ 0x28
 8006c52:	47b8      	blx	r7
 8006c54:	3001      	adds	r0, #1
 8006c56:	f43f ae9a 	beq.w	800698e <_printf_float+0xb6>
 8006c5a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006c5c:	f10b 0b01 	add.w	fp, fp, #1
 8006c60:	e7bb      	b.n	8006bda <_printf_float+0x302>
 8006c62:	4631      	mov	r1, r6
 8006c64:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8006c68:	4628      	mov	r0, r5
 8006c6a:	47b8      	blx	r7
 8006c6c:	3001      	adds	r0, #1
 8006c6e:	d1c0      	bne.n	8006bf2 <_printf_float+0x31a>
 8006c70:	e68d      	b.n	800698e <_printf_float+0xb6>
 8006c72:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006c74:	464b      	mov	r3, r9
 8006c76:	4631      	mov	r1, r6
 8006c78:	4628      	mov	r0, r5
 8006c7a:	4442      	add	r2, r8
 8006c7c:	47b8      	blx	r7
 8006c7e:	3001      	adds	r0, #1
 8006c80:	d1c3      	bne.n	8006c0a <_printf_float+0x332>
 8006c82:	e684      	b.n	800698e <_printf_float+0xb6>
 8006c84:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8006c88:	f1ba 0f01 	cmp.w	sl, #1
 8006c8c:	dc01      	bgt.n	8006c92 <_printf_float+0x3ba>
 8006c8e:	07db      	lsls	r3, r3, #31
 8006c90:	d536      	bpl.n	8006d00 <_printf_float+0x428>
 8006c92:	2301      	movs	r3, #1
 8006c94:	4642      	mov	r2, r8
 8006c96:	4631      	mov	r1, r6
 8006c98:	4628      	mov	r0, r5
 8006c9a:	47b8      	blx	r7
 8006c9c:	3001      	adds	r0, #1
 8006c9e:	f43f ae76 	beq.w	800698e <_printf_float+0xb6>
 8006ca2:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8006ca6:	4631      	mov	r1, r6
 8006ca8:	4628      	mov	r0, r5
 8006caa:	47b8      	blx	r7
 8006cac:	3001      	adds	r0, #1
 8006cae:	f43f ae6e 	beq.w	800698e <_printf_float+0xb6>
 8006cb2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006cb6:	2200      	movs	r2, #0
 8006cb8:	2300      	movs	r3, #0
 8006cba:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006cbe:	f7f9 fe73 	bl	80009a8 <__aeabi_dcmpeq>
 8006cc2:	b9c0      	cbnz	r0, 8006cf6 <_printf_float+0x41e>
 8006cc4:	4653      	mov	r3, sl
 8006cc6:	f108 0201 	add.w	r2, r8, #1
 8006cca:	4631      	mov	r1, r6
 8006ccc:	4628      	mov	r0, r5
 8006cce:	47b8      	blx	r7
 8006cd0:	3001      	adds	r0, #1
 8006cd2:	d10c      	bne.n	8006cee <_printf_float+0x416>
 8006cd4:	e65b      	b.n	800698e <_printf_float+0xb6>
 8006cd6:	2301      	movs	r3, #1
 8006cd8:	465a      	mov	r2, fp
 8006cda:	4631      	mov	r1, r6
 8006cdc:	4628      	mov	r0, r5
 8006cde:	47b8      	blx	r7
 8006ce0:	3001      	adds	r0, #1
 8006ce2:	f43f ae54 	beq.w	800698e <_printf_float+0xb6>
 8006ce6:	f108 0801 	add.w	r8, r8, #1
 8006cea:	45d0      	cmp	r8, sl
 8006cec:	dbf3      	blt.n	8006cd6 <_printf_float+0x3fe>
 8006cee:	464b      	mov	r3, r9
 8006cf0:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8006cf4:	e6e0      	b.n	8006ab8 <_printf_float+0x1e0>
 8006cf6:	f04f 0800 	mov.w	r8, #0
 8006cfa:	f104 0b1a 	add.w	fp, r4, #26
 8006cfe:	e7f4      	b.n	8006cea <_printf_float+0x412>
 8006d00:	2301      	movs	r3, #1
 8006d02:	4642      	mov	r2, r8
 8006d04:	e7e1      	b.n	8006cca <_printf_float+0x3f2>
 8006d06:	2301      	movs	r3, #1
 8006d08:	464a      	mov	r2, r9
 8006d0a:	4631      	mov	r1, r6
 8006d0c:	4628      	mov	r0, r5
 8006d0e:	47b8      	blx	r7
 8006d10:	3001      	adds	r0, #1
 8006d12:	f43f ae3c 	beq.w	800698e <_printf_float+0xb6>
 8006d16:	f108 0801 	add.w	r8, r8, #1
 8006d1a:	68e3      	ldr	r3, [r4, #12]
 8006d1c:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8006d1e:	1a5b      	subs	r3, r3, r1
 8006d20:	4543      	cmp	r3, r8
 8006d22:	dcf0      	bgt.n	8006d06 <_printf_float+0x42e>
 8006d24:	e6fd      	b.n	8006b22 <_printf_float+0x24a>
 8006d26:	f04f 0800 	mov.w	r8, #0
 8006d2a:	f104 0919 	add.w	r9, r4, #25
 8006d2e:	e7f4      	b.n	8006d1a <_printf_float+0x442>

08006d30 <_printf_common>:
 8006d30:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006d34:	4616      	mov	r6, r2
 8006d36:	4698      	mov	r8, r3
 8006d38:	688a      	ldr	r2, [r1, #8]
 8006d3a:	690b      	ldr	r3, [r1, #16]
 8006d3c:	4607      	mov	r7, r0
 8006d3e:	4293      	cmp	r3, r2
 8006d40:	bfb8      	it	lt
 8006d42:	4613      	movlt	r3, r2
 8006d44:	6033      	str	r3, [r6, #0]
 8006d46:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006d4a:	460c      	mov	r4, r1
 8006d4c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006d50:	b10a      	cbz	r2, 8006d56 <_printf_common+0x26>
 8006d52:	3301      	adds	r3, #1
 8006d54:	6033      	str	r3, [r6, #0]
 8006d56:	6823      	ldr	r3, [r4, #0]
 8006d58:	0699      	lsls	r1, r3, #26
 8006d5a:	bf42      	ittt	mi
 8006d5c:	6833      	ldrmi	r3, [r6, #0]
 8006d5e:	3302      	addmi	r3, #2
 8006d60:	6033      	strmi	r3, [r6, #0]
 8006d62:	6825      	ldr	r5, [r4, #0]
 8006d64:	f015 0506 	ands.w	r5, r5, #6
 8006d68:	d106      	bne.n	8006d78 <_printf_common+0x48>
 8006d6a:	f104 0a19 	add.w	sl, r4, #25
 8006d6e:	68e3      	ldr	r3, [r4, #12]
 8006d70:	6832      	ldr	r2, [r6, #0]
 8006d72:	1a9b      	subs	r3, r3, r2
 8006d74:	42ab      	cmp	r3, r5
 8006d76:	dc2b      	bgt.n	8006dd0 <_printf_common+0xa0>
 8006d78:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006d7c:	6822      	ldr	r2, [r4, #0]
 8006d7e:	3b00      	subs	r3, #0
 8006d80:	bf18      	it	ne
 8006d82:	2301      	movne	r3, #1
 8006d84:	0692      	lsls	r2, r2, #26
 8006d86:	d430      	bmi.n	8006dea <_printf_common+0xba>
 8006d88:	4641      	mov	r1, r8
 8006d8a:	4638      	mov	r0, r7
 8006d8c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006d90:	47c8      	blx	r9
 8006d92:	3001      	adds	r0, #1
 8006d94:	d023      	beq.n	8006dde <_printf_common+0xae>
 8006d96:	6823      	ldr	r3, [r4, #0]
 8006d98:	6922      	ldr	r2, [r4, #16]
 8006d9a:	f003 0306 	and.w	r3, r3, #6
 8006d9e:	2b04      	cmp	r3, #4
 8006da0:	bf14      	ite	ne
 8006da2:	2500      	movne	r5, #0
 8006da4:	6833      	ldreq	r3, [r6, #0]
 8006da6:	f04f 0600 	mov.w	r6, #0
 8006daa:	bf08      	it	eq
 8006dac:	68e5      	ldreq	r5, [r4, #12]
 8006dae:	f104 041a 	add.w	r4, r4, #26
 8006db2:	bf08      	it	eq
 8006db4:	1aed      	subeq	r5, r5, r3
 8006db6:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8006dba:	bf08      	it	eq
 8006dbc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006dc0:	4293      	cmp	r3, r2
 8006dc2:	bfc4      	itt	gt
 8006dc4:	1a9b      	subgt	r3, r3, r2
 8006dc6:	18ed      	addgt	r5, r5, r3
 8006dc8:	42b5      	cmp	r5, r6
 8006dca:	d11a      	bne.n	8006e02 <_printf_common+0xd2>
 8006dcc:	2000      	movs	r0, #0
 8006dce:	e008      	b.n	8006de2 <_printf_common+0xb2>
 8006dd0:	2301      	movs	r3, #1
 8006dd2:	4652      	mov	r2, sl
 8006dd4:	4641      	mov	r1, r8
 8006dd6:	4638      	mov	r0, r7
 8006dd8:	47c8      	blx	r9
 8006dda:	3001      	adds	r0, #1
 8006ddc:	d103      	bne.n	8006de6 <_printf_common+0xb6>
 8006dde:	f04f 30ff 	mov.w	r0, #4294967295
 8006de2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006de6:	3501      	adds	r5, #1
 8006de8:	e7c1      	b.n	8006d6e <_printf_common+0x3e>
 8006dea:	2030      	movs	r0, #48	@ 0x30
 8006dec:	18e1      	adds	r1, r4, r3
 8006dee:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006df2:	1c5a      	adds	r2, r3, #1
 8006df4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006df8:	4422      	add	r2, r4
 8006dfa:	3302      	adds	r3, #2
 8006dfc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006e00:	e7c2      	b.n	8006d88 <_printf_common+0x58>
 8006e02:	2301      	movs	r3, #1
 8006e04:	4622      	mov	r2, r4
 8006e06:	4641      	mov	r1, r8
 8006e08:	4638      	mov	r0, r7
 8006e0a:	47c8      	blx	r9
 8006e0c:	3001      	adds	r0, #1
 8006e0e:	d0e6      	beq.n	8006dde <_printf_common+0xae>
 8006e10:	3601      	adds	r6, #1
 8006e12:	e7d9      	b.n	8006dc8 <_printf_common+0x98>

08006e14 <_printf_i>:
 8006e14:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006e18:	7e0f      	ldrb	r7, [r1, #24]
 8006e1a:	4691      	mov	r9, r2
 8006e1c:	2f78      	cmp	r7, #120	@ 0x78
 8006e1e:	4680      	mov	r8, r0
 8006e20:	460c      	mov	r4, r1
 8006e22:	469a      	mov	sl, r3
 8006e24:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006e26:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006e2a:	d807      	bhi.n	8006e3c <_printf_i+0x28>
 8006e2c:	2f62      	cmp	r7, #98	@ 0x62
 8006e2e:	d80a      	bhi.n	8006e46 <_printf_i+0x32>
 8006e30:	2f00      	cmp	r7, #0
 8006e32:	f000 80d1 	beq.w	8006fd8 <_printf_i+0x1c4>
 8006e36:	2f58      	cmp	r7, #88	@ 0x58
 8006e38:	f000 80b8 	beq.w	8006fac <_printf_i+0x198>
 8006e3c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006e40:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006e44:	e03a      	b.n	8006ebc <_printf_i+0xa8>
 8006e46:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006e4a:	2b15      	cmp	r3, #21
 8006e4c:	d8f6      	bhi.n	8006e3c <_printf_i+0x28>
 8006e4e:	a101      	add	r1, pc, #4	@ (adr r1, 8006e54 <_printf_i+0x40>)
 8006e50:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006e54:	08006ead 	.word	0x08006ead
 8006e58:	08006ec1 	.word	0x08006ec1
 8006e5c:	08006e3d 	.word	0x08006e3d
 8006e60:	08006e3d 	.word	0x08006e3d
 8006e64:	08006e3d 	.word	0x08006e3d
 8006e68:	08006e3d 	.word	0x08006e3d
 8006e6c:	08006ec1 	.word	0x08006ec1
 8006e70:	08006e3d 	.word	0x08006e3d
 8006e74:	08006e3d 	.word	0x08006e3d
 8006e78:	08006e3d 	.word	0x08006e3d
 8006e7c:	08006e3d 	.word	0x08006e3d
 8006e80:	08006fbf 	.word	0x08006fbf
 8006e84:	08006eeb 	.word	0x08006eeb
 8006e88:	08006f79 	.word	0x08006f79
 8006e8c:	08006e3d 	.word	0x08006e3d
 8006e90:	08006e3d 	.word	0x08006e3d
 8006e94:	08006fe1 	.word	0x08006fe1
 8006e98:	08006e3d 	.word	0x08006e3d
 8006e9c:	08006eeb 	.word	0x08006eeb
 8006ea0:	08006e3d 	.word	0x08006e3d
 8006ea4:	08006e3d 	.word	0x08006e3d
 8006ea8:	08006f81 	.word	0x08006f81
 8006eac:	6833      	ldr	r3, [r6, #0]
 8006eae:	1d1a      	adds	r2, r3, #4
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	6032      	str	r2, [r6, #0]
 8006eb4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006eb8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006ebc:	2301      	movs	r3, #1
 8006ebe:	e09c      	b.n	8006ffa <_printf_i+0x1e6>
 8006ec0:	6833      	ldr	r3, [r6, #0]
 8006ec2:	6820      	ldr	r0, [r4, #0]
 8006ec4:	1d19      	adds	r1, r3, #4
 8006ec6:	6031      	str	r1, [r6, #0]
 8006ec8:	0606      	lsls	r6, r0, #24
 8006eca:	d501      	bpl.n	8006ed0 <_printf_i+0xbc>
 8006ecc:	681d      	ldr	r5, [r3, #0]
 8006ece:	e003      	b.n	8006ed8 <_printf_i+0xc4>
 8006ed0:	0645      	lsls	r5, r0, #25
 8006ed2:	d5fb      	bpl.n	8006ecc <_printf_i+0xb8>
 8006ed4:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006ed8:	2d00      	cmp	r5, #0
 8006eda:	da03      	bge.n	8006ee4 <_printf_i+0xd0>
 8006edc:	232d      	movs	r3, #45	@ 0x2d
 8006ede:	426d      	negs	r5, r5
 8006ee0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006ee4:	230a      	movs	r3, #10
 8006ee6:	4858      	ldr	r0, [pc, #352]	@ (8007048 <_printf_i+0x234>)
 8006ee8:	e011      	b.n	8006f0e <_printf_i+0xfa>
 8006eea:	6821      	ldr	r1, [r4, #0]
 8006eec:	6833      	ldr	r3, [r6, #0]
 8006eee:	0608      	lsls	r0, r1, #24
 8006ef0:	f853 5b04 	ldr.w	r5, [r3], #4
 8006ef4:	d402      	bmi.n	8006efc <_printf_i+0xe8>
 8006ef6:	0649      	lsls	r1, r1, #25
 8006ef8:	bf48      	it	mi
 8006efa:	b2ad      	uxthmi	r5, r5
 8006efc:	2f6f      	cmp	r7, #111	@ 0x6f
 8006efe:	6033      	str	r3, [r6, #0]
 8006f00:	bf14      	ite	ne
 8006f02:	230a      	movne	r3, #10
 8006f04:	2308      	moveq	r3, #8
 8006f06:	4850      	ldr	r0, [pc, #320]	@ (8007048 <_printf_i+0x234>)
 8006f08:	2100      	movs	r1, #0
 8006f0a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006f0e:	6866      	ldr	r6, [r4, #4]
 8006f10:	2e00      	cmp	r6, #0
 8006f12:	60a6      	str	r6, [r4, #8]
 8006f14:	db05      	blt.n	8006f22 <_printf_i+0x10e>
 8006f16:	6821      	ldr	r1, [r4, #0]
 8006f18:	432e      	orrs	r6, r5
 8006f1a:	f021 0104 	bic.w	r1, r1, #4
 8006f1e:	6021      	str	r1, [r4, #0]
 8006f20:	d04b      	beq.n	8006fba <_printf_i+0x1a6>
 8006f22:	4616      	mov	r6, r2
 8006f24:	fbb5 f1f3 	udiv	r1, r5, r3
 8006f28:	fb03 5711 	mls	r7, r3, r1, r5
 8006f2c:	5dc7      	ldrb	r7, [r0, r7]
 8006f2e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006f32:	462f      	mov	r7, r5
 8006f34:	42bb      	cmp	r3, r7
 8006f36:	460d      	mov	r5, r1
 8006f38:	d9f4      	bls.n	8006f24 <_printf_i+0x110>
 8006f3a:	2b08      	cmp	r3, #8
 8006f3c:	d10b      	bne.n	8006f56 <_printf_i+0x142>
 8006f3e:	6823      	ldr	r3, [r4, #0]
 8006f40:	07df      	lsls	r7, r3, #31
 8006f42:	d508      	bpl.n	8006f56 <_printf_i+0x142>
 8006f44:	6923      	ldr	r3, [r4, #16]
 8006f46:	6861      	ldr	r1, [r4, #4]
 8006f48:	4299      	cmp	r1, r3
 8006f4a:	bfde      	ittt	le
 8006f4c:	2330      	movle	r3, #48	@ 0x30
 8006f4e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006f52:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006f56:	1b92      	subs	r2, r2, r6
 8006f58:	6122      	str	r2, [r4, #16]
 8006f5a:	464b      	mov	r3, r9
 8006f5c:	4621      	mov	r1, r4
 8006f5e:	4640      	mov	r0, r8
 8006f60:	f8cd a000 	str.w	sl, [sp]
 8006f64:	aa03      	add	r2, sp, #12
 8006f66:	f7ff fee3 	bl	8006d30 <_printf_common>
 8006f6a:	3001      	adds	r0, #1
 8006f6c:	d14a      	bne.n	8007004 <_printf_i+0x1f0>
 8006f6e:	f04f 30ff 	mov.w	r0, #4294967295
 8006f72:	b004      	add	sp, #16
 8006f74:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006f78:	6823      	ldr	r3, [r4, #0]
 8006f7a:	f043 0320 	orr.w	r3, r3, #32
 8006f7e:	6023      	str	r3, [r4, #0]
 8006f80:	2778      	movs	r7, #120	@ 0x78
 8006f82:	4832      	ldr	r0, [pc, #200]	@ (800704c <_printf_i+0x238>)
 8006f84:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006f88:	6823      	ldr	r3, [r4, #0]
 8006f8a:	6831      	ldr	r1, [r6, #0]
 8006f8c:	061f      	lsls	r7, r3, #24
 8006f8e:	f851 5b04 	ldr.w	r5, [r1], #4
 8006f92:	d402      	bmi.n	8006f9a <_printf_i+0x186>
 8006f94:	065f      	lsls	r7, r3, #25
 8006f96:	bf48      	it	mi
 8006f98:	b2ad      	uxthmi	r5, r5
 8006f9a:	6031      	str	r1, [r6, #0]
 8006f9c:	07d9      	lsls	r1, r3, #31
 8006f9e:	bf44      	itt	mi
 8006fa0:	f043 0320 	orrmi.w	r3, r3, #32
 8006fa4:	6023      	strmi	r3, [r4, #0]
 8006fa6:	b11d      	cbz	r5, 8006fb0 <_printf_i+0x19c>
 8006fa8:	2310      	movs	r3, #16
 8006faa:	e7ad      	b.n	8006f08 <_printf_i+0xf4>
 8006fac:	4826      	ldr	r0, [pc, #152]	@ (8007048 <_printf_i+0x234>)
 8006fae:	e7e9      	b.n	8006f84 <_printf_i+0x170>
 8006fb0:	6823      	ldr	r3, [r4, #0]
 8006fb2:	f023 0320 	bic.w	r3, r3, #32
 8006fb6:	6023      	str	r3, [r4, #0]
 8006fb8:	e7f6      	b.n	8006fa8 <_printf_i+0x194>
 8006fba:	4616      	mov	r6, r2
 8006fbc:	e7bd      	b.n	8006f3a <_printf_i+0x126>
 8006fbe:	6833      	ldr	r3, [r6, #0]
 8006fc0:	6825      	ldr	r5, [r4, #0]
 8006fc2:	1d18      	adds	r0, r3, #4
 8006fc4:	6961      	ldr	r1, [r4, #20]
 8006fc6:	6030      	str	r0, [r6, #0]
 8006fc8:	062e      	lsls	r6, r5, #24
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	d501      	bpl.n	8006fd2 <_printf_i+0x1be>
 8006fce:	6019      	str	r1, [r3, #0]
 8006fd0:	e002      	b.n	8006fd8 <_printf_i+0x1c4>
 8006fd2:	0668      	lsls	r0, r5, #25
 8006fd4:	d5fb      	bpl.n	8006fce <_printf_i+0x1ba>
 8006fd6:	8019      	strh	r1, [r3, #0]
 8006fd8:	2300      	movs	r3, #0
 8006fda:	4616      	mov	r6, r2
 8006fdc:	6123      	str	r3, [r4, #16]
 8006fde:	e7bc      	b.n	8006f5a <_printf_i+0x146>
 8006fe0:	6833      	ldr	r3, [r6, #0]
 8006fe2:	2100      	movs	r1, #0
 8006fe4:	1d1a      	adds	r2, r3, #4
 8006fe6:	6032      	str	r2, [r6, #0]
 8006fe8:	681e      	ldr	r6, [r3, #0]
 8006fea:	6862      	ldr	r2, [r4, #4]
 8006fec:	4630      	mov	r0, r6
 8006fee:	f000 fbe0 	bl	80077b2 <memchr>
 8006ff2:	b108      	cbz	r0, 8006ff8 <_printf_i+0x1e4>
 8006ff4:	1b80      	subs	r0, r0, r6
 8006ff6:	6060      	str	r0, [r4, #4]
 8006ff8:	6863      	ldr	r3, [r4, #4]
 8006ffa:	6123      	str	r3, [r4, #16]
 8006ffc:	2300      	movs	r3, #0
 8006ffe:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8007002:	e7aa      	b.n	8006f5a <_printf_i+0x146>
 8007004:	4632      	mov	r2, r6
 8007006:	4649      	mov	r1, r9
 8007008:	4640      	mov	r0, r8
 800700a:	6923      	ldr	r3, [r4, #16]
 800700c:	47d0      	blx	sl
 800700e:	3001      	adds	r0, #1
 8007010:	d0ad      	beq.n	8006f6e <_printf_i+0x15a>
 8007012:	6823      	ldr	r3, [r4, #0]
 8007014:	079b      	lsls	r3, r3, #30
 8007016:	d413      	bmi.n	8007040 <_printf_i+0x22c>
 8007018:	68e0      	ldr	r0, [r4, #12]
 800701a:	9b03      	ldr	r3, [sp, #12]
 800701c:	4298      	cmp	r0, r3
 800701e:	bfb8      	it	lt
 8007020:	4618      	movlt	r0, r3
 8007022:	e7a6      	b.n	8006f72 <_printf_i+0x15e>
 8007024:	2301      	movs	r3, #1
 8007026:	4632      	mov	r2, r6
 8007028:	4649      	mov	r1, r9
 800702a:	4640      	mov	r0, r8
 800702c:	47d0      	blx	sl
 800702e:	3001      	adds	r0, #1
 8007030:	d09d      	beq.n	8006f6e <_printf_i+0x15a>
 8007032:	3501      	adds	r5, #1
 8007034:	68e3      	ldr	r3, [r4, #12]
 8007036:	9903      	ldr	r1, [sp, #12]
 8007038:	1a5b      	subs	r3, r3, r1
 800703a:	42ab      	cmp	r3, r5
 800703c:	dcf2      	bgt.n	8007024 <_printf_i+0x210>
 800703e:	e7eb      	b.n	8007018 <_printf_i+0x204>
 8007040:	2500      	movs	r5, #0
 8007042:	f104 0619 	add.w	r6, r4, #25
 8007046:	e7f5      	b.n	8007034 <_printf_i+0x220>
 8007048:	0800b00c 	.word	0x0800b00c
 800704c:	0800b01d 	.word	0x0800b01d

08007050 <_scanf_float>:
 8007050:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007054:	b087      	sub	sp, #28
 8007056:	9303      	str	r3, [sp, #12]
 8007058:	688b      	ldr	r3, [r1, #8]
 800705a:	4691      	mov	r9, r2
 800705c:	1e5a      	subs	r2, r3, #1
 800705e:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8007062:	bf82      	ittt	hi
 8007064:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8007068:	eb03 0b05 	addhi.w	fp, r3, r5
 800706c:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8007070:	460a      	mov	r2, r1
 8007072:	f04f 0500 	mov.w	r5, #0
 8007076:	bf88      	it	hi
 8007078:	608b      	strhi	r3, [r1, #8]
 800707a:	680b      	ldr	r3, [r1, #0]
 800707c:	4680      	mov	r8, r0
 800707e:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8007082:	f842 3b1c 	str.w	r3, [r2], #28
 8007086:	460c      	mov	r4, r1
 8007088:	bf98      	it	ls
 800708a:	f04f 0b00 	movls.w	fp, #0
 800708e:	4616      	mov	r6, r2
 8007090:	46aa      	mov	sl, r5
 8007092:	462f      	mov	r7, r5
 8007094:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8007098:	9201      	str	r2, [sp, #4]
 800709a:	9502      	str	r5, [sp, #8]
 800709c:	68a2      	ldr	r2, [r4, #8]
 800709e:	b15a      	cbz	r2, 80070b8 <_scanf_float+0x68>
 80070a0:	f8d9 3000 	ldr.w	r3, [r9]
 80070a4:	781b      	ldrb	r3, [r3, #0]
 80070a6:	2b4e      	cmp	r3, #78	@ 0x4e
 80070a8:	d862      	bhi.n	8007170 <_scanf_float+0x120>
 80070aa:	2b40      	cmp	r3, #64	@ 0x40
 80070ac:	d83a      	bhi.n	8007124 <_scanf_float+0xd4>
 80070ae:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 80070b2:	b2c8      	uxtb	r0, r1
 80070b4:	280e      	cmp	r0, #14
 80070b6:	d938      	bls.n	800712a <_scanf_float+0xda>
 80070b8:	b11f      	cbz	r7, 80070c2 <_scanf_float+0x72>
 80070ba:	6823      	ldr	r3, [r4, #0]
 80070bc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80070c0:	6023      	str	r3, [r4, #0]
 80070c2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80070c6:	f1ba 0f01 	cmp.w	sl, #1
 80070ca:	f200 8114 	bhi.w	80072f6 <_scanf_float+0x2a6>
 80070ce:	9b01      	ldr	r3, [sp, #4]
 80070d0:	429e      	cmp	r6, r3
 80070d2:	f200 8105 	bhi.w	80072e0 <_scanf_float+0x290>
 80070d6:	2001      	movs	r0, #1
 80070d8:	b007      	add	sp, #28
 80070da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80070de:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 80070e2:	2a0d      	cmp	r2, #13
 80070e4:	d8e8      	bhi.n	80070b8 <_scanf_float+0x68>
 80070e6:	a101      	add	r1, pc, #4	@ (adr r1, 80070ec <_scanf_float+0x9c>)
 80070e8:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80070ec:	08007235 	.word	0x08007235
 80070f0:	080070b9 	.word	0x080070b9
 80070f4:	080070b9 	.word	0x080070b9
 80070f8:	080070b9 	.word	0x080070b9
 80070fc:	08007291 	.word	0x08007291
 8007100:	0800726b 	.word	0x0800726b
 8007104:	080070b9 	.word	0x080070b9
 8007108:	080070b9 	.word	0x080070b9
 800710c:	08007243 	.word	0x08007243
 8007110:	080070b9 	.word	0x080070b9
 8007114:	080070b9 	.word	0x080070b9
 8007118:	080070b9 	.word	0x080070b9
 800711c:	080070b9 	.word	0x080070b9
 8007120:	080071ff 	.word	0x080071ff
 8007124:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8007128:	e7db      	b.n	80070e2 <_scanf_float+0x92>
 800712a:	290e      	cmp	r1, #14
 800712c:	d8c4      	bhi.n	80070b8 <_scanf_float+0x68>
 800712e:	a001      	add	r0, pc, #4	@ (adr r0, 8007134 <_scanf_float+0xe4>)
 8007130:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8007134:	080071ef 	.word	0x080071ef
 8007138:	080070b9 	.word	0x080070b9
 800713c:	080071ef 	.word	0x080071ef
 8007140:	0800727f 	.word	0x0800727f
 8007144:	080070b9 	.word	0x080070b9
 8007148:	08007191 	.word	0x08007191
 800714c:	080071d5 	.word	0x080071d5
 8007150:	080071d5 	.word	0x080071d5
 8007154:	080071d5 	.word	0x080071d5
 8007158:	080071d5 	.word	0x080071d5
 800715c:	080071d5 	.word	0x080071d5
 8007160:	080071d5 	.word	0x080071d5
 8007164:	080071d5 	.word	0x080071d5
 8007168:	080071d5 	.word	0x080071d5
 800716c:	080071d5 	.word	0x080071d5
 8007170:	2b6e      	cmp	r3, #110	@ 0x6e
 8007172:	d809      	bhi.n	8007188 <_scanf_float+0x138>
 8007174:	2b60      	cmp	r3, #96	@ 0x60
 8007176:	d8b2      	bhi.n	80070de <_scanf_float+0x8e>
 8007178:	2b54      	cmp	r3, #84	@ 0x54
 800717a:	d07b      	beq.n	8007274 <_scanf_float+0x224>
 800717c:	2b59      	cmp	r3, #89	@ 0x59
 800717e:	d19b      	bne.n	80070b8 <_scanf_float+0x68>
 8007180:	2d07      	cmp	r5, #7
 8007182:	d199      	bne.n	80070b8 <_scanf_float+0x68>
 8007184:	2508      	movs	r5, #8
 8007186:	e02f      	b.n	80071e8 <_scanf_float+0x198>
 8007188:	2b74      	cmp	r3, #116	@ 0x74
 800718a:	d073      	beq.n	8007274 <_scanf_float+0x224>
 800718c:	2b79      	cmp	r3, #121	@ 0x79
 800718e:	e7f6      	b.n	800717e <_scanf_float+0x12e>
 8007190:	6821      	ldr	r1, [r4, #0]
 8007192:	05c8      	lsls	r0, r1, #23
 8007194:	d51e      	bpl.n	80071d4 <_scanf_float+0x184>
 8007196:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800719a:	6021      	str	r1, [r4, #0]
 800719c:	3701      	adds	r7, #1
 800719e:	f1bb 0f00 	cmp.w	fp, #0
 80071a2:	d003      	beq.n	80071ac <_scanf_float+0x15c>
 80071a4:	3201      	adds	r2, #1
 80071a6:	f10b 3bff 	add.w	fp, fp, #4294967295
 80071aa:	60a2      	str	r2, [r4, #8]
 80071ac:	68a3      	ldr	r3, [r4, #8]
 80071ae:	3b01      	subs	r3, #1
 80071b0:	60a3      	str	r3, [r4, #8]
 80071b2:	6923      	ldr	r3, [r4, #16]
 80071b4:	3301      	adds	r3, #1
 80071b6:	6123      	str	r3, [r4, #16]
 80071b8:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80071bc:	3b01      	subs	r3, #1
 80071be:	2b00      	cmp	r3, #0
 80071c0:	f8c9 3004 	str.w	r3, [r9, #4]
 80071c4:	f340 8083 	ble.w	80072ce <_scanf_float+0x27e>
 80071c8:	f8d9 3000 	ldr.w	r3, [r9]
 80071cc:	3301      	adds	r3, #1
 80071ce:	f8c9 3000 	str.w	r3, [r9]
 80071d2:	e763      	b.n	800709c <_scanf_float+0x4c>
 80071d4:	eb1a 0105 	adds.w	r1, sl, r5
 80071d8:	f47f af6e 	bne.w	80070b8 <_scanf_float+0x68>
 80071dc:	460d      	mov	r5, r1
 80071de:	468a      	mov	sl, r1
 80071e0:	6822      	ldr	r2, [r4, #0]
 80071e2:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 80071e6:	6022      	str	r2, [r4, #0]
 80071e8:	f806 3b01 	strb.w	r3, [r6], #1
 80071ec:	e7de      	b.n	80071ac <_scanf_float+0x15c>
 80071ee:	6822      	ldr	r2, [r4, #0]
 80071f0:	0610      	lsls	r0, r2, #24
 80071f2:	f57f af61 	bpl.w	80070b8 <_scanf_float+0x68>
 80071f6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80071fa:	6022      	str	r2, [r4, #0]
 80071fc:	e7f4      	b.n	80071e8 <_scanf_float+0x198>
 80071fe:	f1ba 0f00 	cmp.w	sl, #0
 8007202:	d10c      	bne.n	800721e <_scanf_float+0x1ce>
 8007204:	b977      	cbnz	r7, 8007224 <_scanf_float+0x1d4>
 8007206:	6822      	ldr	r2, [r4, #0]
 8007208:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800720c:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8007210:	d108      	bne.n	8007224 <_scanf_float+0x1d4>
 8007212:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8007216:	f04f 0a01 	mov.w	sl, #1
 800721a:	6022      	str	r2, [r4, #0]
 800721c:	e7e4      	b.n	80071e8 <_scanf_float+0x198>
 800721e:	f1ba 0f02 	cmp.w	sl, #2
 8007222:	d051      	beq.n	80072c8 <_scanf_float+0x278>
 8007224:	2d01      	cmp	r5, #1
 8007226:	d002      	beq.n	800722e <_scanf_float+0x1de>
 8007228:	2d04      	cmp	r5, #4
 800722a:	f47f af45 	bne.w	80070b8 <_scanf_float+0x68>
 800722e:	3501      	adds	r5, #1
 8007230:	b2ed      	uxtb	r5, r5
 8007232:	e7d9      	b.n	80071e8 <_scanf_float+0x198>
 8007234:	f1ba 0f01 	cmp.w	sl, #1
 8007238:	f47f af3e 	bne.w	80070b8 <_scanf_float+0x68>
 800723c:	f04f 0a02 	mov.w	sl, #2
 8007240:	e7d2      	b.n	80071e8 <_scanf_float+0x198>
 8007242:	b975      	cbnz	r5, 8007262 <_scanf_float+0x212>
 8007244:	2f00      	cmp	r7, #0
 8007246:	f47f af38 	bne.w	80070ba <_scanf_float+0x6a>
 800724a:	6822      	ldr	r2, [r4, #0]
 800724c:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8007250:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8007254:	f040 80ff 	bne.w	8007456 <_scanf_float+0x406>
 8007258:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800725c:	2501      	movs	r5, #1
 800725e:	6022      	str	r2, [r4, #0]
 8007260:	e7c2      	b.n	80071e8 <_scanf_float+0x198>
 8007262:	2d03      	cmp	r5, #3
 8007264:	d0e3      	beq.n	800722e <_scanf_float+0x1de>
 8007266:	2d05      	cmp	r5, #5
 8007268:	e7df      	b.n	800722a <_scanf_float+0x1da>
 800726a:	2d02      	cmp	r5, #2
 800726c:	f47f af24 	bne.w	80070b8 <_scanf_float+0x68>
 8007270:	2503      	movs	r5, #3
 8007272:	e7b9      	b.n	80071e8 <_scanf_float+0x198>
 8007274:	2d06      	cmp	r5, #6
 8007276:	f47f af1f 	bne.w	80070b8 <_scanf_float+0x68>
 800727a:	2507      	movs	r5, #7
 800727c:	e7b4      	b.n	80071e8 <_scanf_float+0x198>
 800727e:	6822      	ldr	r2, [r4, #0]
 8007280:	0591      	lsls	r1, r2, #22
 8007282:	f57f af19 	bpl.w	80070b8 <_scanf_float+0x68>
 8007286:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800728a:	6022      	str	r2, [r4, #0]
 800728c:	9702      	str	r7, [sp, #8]
 800728e:	e7ab      	b.n	80071e8 <_scanf_float+0x198>
 8007290:	6822      	ldr	r2, [r4, #0]
 8007292:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8007296:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800729a:	d005      	beq.n	80072a8 <_scanf_float+0x258>
 800729c:	0550      	lsls	r0, r2, #21
 800729e:	f57f af0b 	bpl.w	80070b8 <_scanf_float+0x68>
 80072a2:	2f00      	cmp	r7, #0
 80072a4:	f000 80d7 	beq.w	8007456 <_scanf_float+0x406>
 80072a8:	0591      	lsls	r1, r2, #22
 80072aa:	bf58      	it	pl
 80072ac:	9902      	ldrpl	r1, [sp, #8]
 80072ae:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80072b2:	bf58      	it	pl
 80072b4:	1a79      	subpl	r1, r7, r1
 80072b6:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 80072ba:	f04f 0700 	mov.w	r7, #0
 80072be:	bf58      	it	pl
 80072c0:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80072c4:	6022      	str	r2, [r4, #0]
 80072c6:	e78f      	b.n	80071e8 <_scanf_float+0x198>
 80072c8:	f04f 0a03 	mov.w	sl, #3
 80072cc:	e78c      	b.n	80071e8 <_scanf_float+0x198>
 80072ce:	4649      	mov	r1, r9
 80072d0:	4640      	mov	r0, r8
 80072d2:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 80072d6:	4798      	blx	r3
 80072d8:	2800      	cmp	r0, #0
 80072da:	f43f aedf 	beq.w	800709c <_scanf_float+0x4c>
 80072de:	e6eb      	b.n	80070b8 <_scanf_float+0x68>
 80072e0:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80072e4:	464a      	mov	r2, r9
 80072e6:	4640      	mov	r0, r8
 80072e8:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80072ec:	4798      	blx	r3
 80072ee:	6923      	ldr	r3, [r4, #16]
 80072f0:	3b01      	subs	r3, #1
 80072f2:	6123      	str	r3, [r4, #16]
 80072f4:	e6eb      	b.n	80070ce <_scanf_float+0x7e>
 80072f6:	1e6b      	subs	r3, r5, #1
 80072f8:	2b06      	cmp	r3, #6
 80072fa:	d824      	bhi.n	8007346 <_scanf_float+0x2f6>
 80072fc:	2d02      	cmp	r5, #2
 80072fe:	d836      	bhi.n	800736e <_scanf_float+0x31e>
 8007300:	9b01      	ldr	r3, [sp, #4]
 8007302:	429e      	cmp	r6, r3
 8007304:	f67f aee7 	bls.w	80070d6 <_scanf_float+0x86>
 8007308:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800730c:	464a      	mov	r2, r9
 800730e:	4640      	mov	r0, r8
 8007310:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007314:	4798      	blx	r3
 8007316:	6923      	ldr	r3, [r4, #16]
 8007318:	3b01      	subs	r3, #1
 800731a:	6123      	str	r3, [r4, #16]
 800731c:	e7f0      	b.n	8007300 <_scanf_float+0x2b0>
 800731e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007322:	464a      	mov	r2, r9
 8007324:	4640      	mov	r0, r8
 8007326:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800732a:	4798      	blx	r3
 800732c:	6923      	ldr	r3, [r4, #16]
 800732e:	3b01      	subs	r3, #1
 8007330:	6123      	str	r3, [r4, #16]
 8007332:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007336:	fa5f fa8a 	uxtb.w	sl, sl
 800733a:	f1ba 0f02 	cmp.w	sl, #2
 800733e:	d1ee      	bne.n	800731e <_scanf_float+0x2ce>
 8007340:	3d03      	subs	r5, #3
 8007342:	b2ed      	uxtb	r5, r5
 8007344:	1b76      	subs	r6, r6, r5
 8007346:	6823      	ldr	r3, [r4, #0]
 8007348:	05da      	lsls	r2, r3, #23
 800734a:	d530      	bpl.n	80073ae <_scanf_float+0x35e>
 800734c:	055b      	lsls	r3, r3, #21
 800734e:	d511      	bpl.n	8007374 <_scanf_float+0x324>
 8007350:	9b01      	ldr	r3, [sp, #4]
 8007352:	429e      	cmp	r6, r3
 8007354:	f67f aebf 	bls.w	80070d6 <_scanf_float+0x86>
 8007358:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800735c:	464a      	mov	r2, r9
 800735e:	4640      	mov	r0, r8
 8007360:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007364:	4798      	blx	r3
 8007366:	6923      	ldr	r3, [r4, #16]
 8007368:	3b01      	subs	r3, #1
 800736a:	6123      	str	r3, [r4, #16]
 800736c:	e7f0      	b.n	8007350 <_scanf_float+0x300>
 800736e:	46aa      	mov	sl, r5
 8007370:	46b3      	mov	fp, r6
 8007372:	e7de      	b.n	8007332 <_scanf_float+0x2e2>
 8007374:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8007378:	6923      	ldr	r3, [r4, #16]
 800737a:	2965      	cmp	r1, #101	@ 0x65
 800737c:	f103 33ff 	add.w	r3, r3, #4294967295
 8007380:	f106 35ff 	add.w	r5, r6, #4294967295
 8007384:	6123      	str	r3, [r4, #16]
 8007386:	d00c      	beq.n	80073a2 <_scanf_float+0x352>
 8007388:	2945      	cmp	r1, #69	@ 0x45
 800738a:	d00a      	beq.n	80073a2 <_scanf_float+0x352>
 800738c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007390:	464a      	mov	r2, r9
 8007392:	4640      	mov	r0, r8
 8007394:	4798      	blx	r3
 8007396:	6923      	ldr	r3, [r4, #16]
 8007398:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800739c:	3b01      	subs	r3, #1
 800739e:	1eb5      	subs	r5, r6, #2
 80073a0:	6123      	str	r3, [r4, #16]
 80073a2:	464a      	mov	r2, r9
 80073a4:	4640      	mov	r0, r8
 80073a6:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80073aa:	4798      	blx	r3
 80073ac:	462e      	mov	r6, r5
 80073ae:	6822      	ldr	r2, [r4, #0]
 80073b0:	f012 0210 	ands.w	r2, r2, #16
 80073b4:	d001      	beq.n	80073ba <_scanf_float+0x36a>
 80073b6:	2000      	movs	r0, #0
 80073b8:	e68e      	b.n	80070d8 <_scanf_float+0x88>
 80073ba:	7032      	strb	r2, [r6, #0]
 80073bc:	6823      	ldr	r3, [r4, #0]
 80073be:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80073c2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80073c6:	d125      	bne.n	8007414 <_scanf_float+0x3c4>
 80073c8:	9b02      	ldr	r3, [sp, #8]
 80073ca:	429f      	cmp	r7, r3
 80073cc:	d00a      	beq.n	80073e4 <_scanf_float+0x394>
 80073ce:	1bda      	subs	r2, r3, r7
 80073d0:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 80073d4:	429e      	cmp	r6, r3
 80073d6:	bf28      	it	cs
 80073d8:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 80073dc:	4630      	mov	r0, r6
 80073de:	491f      	ldr	r1, [pc, #124]	@ (800745c <_scanf_float+0x40c>)
 80073e0:	f000 f902 	bl	80075e8 <siprintf>
 80073e4:	2200      	movs	r2, #0
 80073e6:	4640      	mov	r0, r8
 80073e8:	9901      	ldr	r1, [sp, #4]
 80073ea:	f002 fbe9 	bl	8009bc0 <_strtod_r>
 80073ee:	9b03      	ldr	r3, [sp, #12]
 80073f0:	6825      	ldr	r5, [r4, #0]
 80073f2:	681b      	ldr	r3, [r3, #0]
 80073f4:	f015 0f02 	tst.w	r5, #2
 80073f8:	4606      	mov	r6, r0
 80073fa:	460f      	mov	r7, r1
 80073fc:	f103 0204 	add.w	r2, r3, #4
 8007400:	d015      	beq.n	800742e <_scanf_float+0x3de>
 8007402:	9903      	ldr	r1, [sp, #12]
 8007404:	600a      	str	r2, [r1, #0]
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	e9c3 6700 	strd	r6, r7, [r3]
 800740c:	68e3      	ldr	r3, [r4, #12]
 800740e:	3301      	adds	r3, #1
 8007410:	60e3      	str	r3, [r4, #12]
 8007412:	e7d0      	b.n	80073b6 <_scanf_float+0x366>
 8007414:	9b04      	ldr	r3, [sp, #16]
 8007416:	2b00      	cmp	r3, #0
 8007418:	d0e4      	beq.n	80073e4 <_scanf_float+0x394>
 800741a:	9905      	ldr	r1, [sp, #20]
 800741c:	230a      	movs	r3, #10
 800741e:	4640      	mov	r0, r8
 8007420:	3101      	adds	r1, #1
 8007422:	f002 fc4d 	bl	8009cc0 <_strtol_r>
 8007426:	9b04      	ldr	r3, [sp, #16]
 8007428:	9e05      	ldr	r6, [sp, #20]
 800742a:	1ac2      	subs	r2, r0, r3
 800742c:	e7d0      	b.n	80073d0 <_scanf_float+0x380>
 800742e:	076d      	lsls	r5, r5, #29
 8007430:	d4e7      	bmi.n	8007402 <_scanf_float+0x3b2>
 8007432:	9d03      	ldr	r5, [sp, #12]
 8007434:	602a      	str	r2, [r5, #0]
 8007436:	681d      	ldr	r5, [r3, #0]
 8007438:	4602      	mov	r2, r0
 800743a:	460b      	mov	r3, r1
 800743c:	f7f9 fae6 	bl	8000a0c <__aeabi_dcmpun>
 8007440:	b120      	cbz	r0, 800744c <_scanf_float+0x3fc>
 8007442:	4807      	ldr	r0, [pc, #28]	@ (8007460 <_scanf_float+0x410>)
 8007444:	f000 f9c4 	bl	80077d0 <nanf>
 8007448:	6028      	str	r0, [r5, #0]
 800744a:	e7df      	b.n	800740c <_scanf_float+0x3bc>
 800744c:	4630      	mov	r0, r6
 800744e:	4639      	mov	r1, r7
 8007450:	f7f9 fb3a 	bl	8000ac8 <__aeabi_d2f>
 8007454:	e7f8      	b.n	8007448 <_scanf_float+0x3f8>
 8007456:	2700      	movs	r7, #0
 8007458:	e633      	b.n	80070c2 <_scanf_float+0x72>
 800745a:	bf00      	nop
 800745c:	0800b02e 	.word	0x0800b02e
 8007460:	0800b16f 	.word	0x0800b16f

08007464 <std>:
 8007464:	2300      	movs	r3, #0
 8007466:	b510      	push	{r4, lr}
 8007468:	4604      	mov	r4, r0
 800746a:	e9c0 3300 	strd	r3, r3, [r0]
 800746e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007472:	6083      	str	r3, [r0, #8]
 8007474:	8181      	strh	r1, [r0, #12]
 8007476:	6643      	str	r3, [r0, #100]	@ 0x64
 8007478:	81c2      	strh	r2, [r0, #14]
 800747a:	6183      	str	r3, [r0, #24]
 800747c:	4619      	mov	r1, r3
 800747e:	2208      	movs	r2, #8
 8007480:	305c      	adds	r0, #92	@ 0x5c
 8007482:	f000 f916 	bl	80076b2 <memset>
 8007486:	4b0d      	ldr	r3, [pc, #52]	@ (80074bc <std+0x58>)
 8007488:	6224      	str	r4, [r4, #32]
 800748a:	6263      	str	r3, [r4, #36]	@ 0x24
 800748c:	4b0c      	ldr	r3, [pc, #48]	@ (80074c0 <std+0x5c>)
 800748e:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007490:	4b0c      	ldr	r3, [pc, #48]	@ (80074c4 <std+0x60>)
 8007492:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007494:	4b0c      	ldr	r3, [pc, #48]	@ (80074c8 <std+0x64>)
 8007496:	6323      	str	r3, [r4, #48]	@ 0x30
 8007498:	4b0c      	ldr	r3, [pc, #48]	@ (80074cc <std+0x68>)
 800749a:	429c      	cmp	r4, r3
 800749c:	d006      	beq.n	80074ac <std+0x48>
 800749e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80074a2:	4294      	cmp	r4, r2
 80074a4:	d002      	beq.n	80074ac <std+0x48>
 80074a6:	33d0      	adds	r3, #208	@ 0xd0
 80074a8:	429c      	cmp	r4, r3
 80074aa:	d105      	bne.n	80074b8 <std+0x54>
 80074ac:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80074b0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80074b4:	f000 b97a 	b.w	80077ac <__retarget_lock_init_recursive>
 80074b8:	bd10      	pop	{r4, pc}
 80074ba:	bf00      	nop
 80074bc:	0800762d 	.word	0x0800762d
 80074c0:	0800764f 	.word	0x0800764f
 80074c4:	08007687 	.word	0x08007687
 80074c8:	080076ab 	.word	0x080076ab
 80074cc:	20000518 	.word	0x20000518

080074d0 <stdio_exit_handler>:
 80074d0:	4a02      	ldr	r2, [pc, #8]	@ (80074dc <stdio_exit_handler+0xc>)
 80074d2:	4903      	ldr	r1, [pc, #12]	@ (80074e0 <stdio_exit_handler+0x10>)
 80074d4:	4803      	ldr	r0, [pc, #12]	@ (80074e4 <stdio_exit_handler+0x14>)
 80074d6:	f000 b869 	b.w	80075ac <_fwalk_sglue>
 80074da:	bf00      	nop
 80074dc:	20000060 	.word	0x20000060
 80074e0:	0800a075 	.word	0x0800a075
 80074e4:	20000070 	.word	0x20000070

080074e8 <cleanup_stdio>:
 80074e8:	6841      	ldr	r1, [r0, #4]
 80074ea:	4b0c      	ldr	r3, [pc, #48]	@ (800751c <cleanup_stdio+0x34>)
 80074ec:	b510      	push	{r4, lr}
 80074ee:	4299      	cmp	r1, r3
 80074f0:	4604      	mov	r4, r0
 80074f2:	d001      	beq.n	80074f8 <cleanup_stdio+0x10>
 80074f4:	f002 fdbe 	bl	800a074 <_fflush_r>
 80074f8:	68a1      	ldr	r1, [r4, #8]
 80074fa:	4b09      	ldr	r3, [pc, #36]	@ (8007520 <cleanup_stdio+0x38>)
 80074fc:	4299      	cmp	r1, r3
 80074fe:	d002      	beq.n	8007506 <cleanup_stdio+0x1e>
 8007500:	4620      	mov	r0, r4
 8007502:	f002 fdb7 	bl	800a074 <_fflush_r>
 8007506:	68e1      	ldr	r1, [r4, #12]
 8007508:	4b06      	ldr	r3, [pc, #24]	@ (8007524 <cleanup_stdio+0x3c>)
 800750a:	4299      	cmp	r1, r3
 800750c:	d004      	beq.n	8007518 <cleanup_stdio+0x30>
 800750e:	4620      	mov	r0, r4
 8007510:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007514:	f002 bdae 	b.w	800a074 <_fflush_r>
 8007518:	bd10      	pop	{r4, pc}
 800751a:	bf00      	nop
 800751c:	20000518 	.word	0x20000518
 8007520:	20000580 	.word	0x20000580
 8007524:	200005e8 	.word	0x200005e8

08007528 <global_stdio_init.part.0>:
 8007528:	b510      	push	{r4, lr}
 800752a:	4b0b      	ldr	r3, [pc, #44]	@ (8007558 <global_stdio_init.part.0+0x30>)
 800752c:	4c0b      	ldr	r4, [pc, #44]	@ (800755c <global_stdio_init.part.0+0x34>)
 800752e:	4a0c      	ldr	r2, [pc, #48]	@ (8007560 <global_stdio_init.part.0+0x38>)
 8007530:	4620      	mov	r0, r4
 8007532:	601a      	str	r2, [r3, #0]
 8007534:	2104      	movs	r1, #4
 8007536:	2200      	movs	r2, #0
 8007538:	f7ff ff94 	bl	8007464 <std>
 800753c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007540:	2201      	movs	r2, #1
 8007542:	2109      	movs	r1, #9
 8007544:	f7ff ff8e 	bl	8007464 <std>
 8007548:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800754c:	2202      	movs	r2, #2
 800754e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007552:	2112      	movs	r1, #18
 8007554:	f7ff bf86 	b.w	8007464 <std>
 8007558:	20000650 	.word	0x20000650
 800755c:	20000518 	.word	0x20000518
 8007560:	080074d1 	.word	0x080074d1

08007564 <__sfp_lock_acquire>:
 8007564:	4801      	ldr	r0, [pc, #4]	@ (800756c <__sfp_lock_acquire+0x8>)
 8007566:	f000 b922 	b.w	80077ae <__retarget_lock_acquire_recursive>
 800756a:	bf00      	nop
 800756c:	20000659 	.word	0x20000659

08007570 <__sfp_lock_release>:
 8007570:	4801      	ldr	r0, [pc, #4]	@ (8007578 <__sfp_lock_release+0x8>)
 8007572:	f000 b91d 	b.w	80077b0 <__retarget_lock_release_recursive>
 8007576:	bf00      	nop
 8007578:	20000659 	.word	0x20000659

0800757c <__sinit>:
 800757c:	b510      	push	{r4, lr}
 800757e:	4604      	mov	r4, r0
 8007580:	f7ff fff0 	bl	8007564 <__sfp_lock_acquire>
 8007584:	6a23      	ldr	r3, [r4, #32]
 8007586:	b11b      	cbz	r3, 8007590 <__sinit+0x14>
 8007588:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800758c:	f7ff bff0 	b.w	8007570 <__sfp_lock_release>
 8007590:	4b04      	ldr	r3, [pc, #16]	@ (80075a4 <__sinit+0x28>)
 8007592:	6223      	str	r3, [r4, #32]
 8007594:	4b04      	ldr	r3, [pc, #16]	@ (80075a8 <__sinit+0x2c>)
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	2b00      	cmp	r3, #0
 800759a:	d1f5      	bne.n	8007588 <__sinit+0xc>
 800759c:	f7ff ffc4 	bl	8007528 <global_stdio_init.part.0>
 80075a0:	e7f2      	b.n	8007588 <__sinit+0xc>
 80075a2:	bf00      	nop
 80075a4:	080074e9 	.word	0x080074e9
 80075a8:	20000650 	.word	0x20000650

080075ac <_fwalk_sglue>:
 80075ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80075b0:	4607      	mov	r7, r0
 80075b2:	4688      	mov	r8, r1
 80075b4:	4614      	mov	r4, r2
 80075b6:	2600      	movs	r6, #0
 80075b8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80075bc:	f1b9 0901 	subs.w	r9, r9, #1
 80075c0:	d505      	bpl.n	80075ce <_fwalk_sglue+0x22>
 80075c2:	6824      	ldr	r4, [r4, #0]
 80075c4:	2c00      	cmp	r4, #0
 80075c6:	d1f7      	bne.n	80075b8 <_fwalk_sglue+0xc>
 80075c8:	4630      	mov	r0, r6
 80075ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80075ce:	89ab      	ldrh	r3, [r5, #12]
 80075d0:	2b01      	cmp	r3, #1
 80075d2:	d907      	bls.n	80075e4 <_fwalk_sglue+0x38>
 80075d4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80075d8:	3301      	adds	r3, #1
 80075da:	d003      	beq.n	80075e4 <_fwalk_sglue+0x38>
 80075dc:	4629      	mov	r1, r5
 80075de:	4638      	mov	r0, r7
 80075e0:	47c0      	blx	r8
 80075e2:	4306      	orrs	r6, r0
 80075e4:	3568      	adds	r5, #104	@ 0x68
 80075e6:	e7e9      	b.n	80075bc <_fwalk_sglue+0x10>

080075e8 <siprintf>:
 80075e8:	b40e      	push	{r1, r2, r3}
 80075ea:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80075ee:	b510      	push	{r4, lr}
 80075f0:	2400      	movs	r4, #0
 80075f2:	b09d      	sub	sp, #116	@ 0x74
 80075f4:	ab1f      	add	r3, sp, #124	@ 0x7c
 80075f6:	9002      	str	r0, [sp, #8]
 80075f8:	9006      	str	r0, [sp, #24]
 80075fa:	9107      	str	r1, [sp, #28]
 80075fc:	9104      	str	r1, [sp, #16]
 80075fe:	4809      	ldr	r0, [pc, #36]	@ (8007624 <siprintf+0x3c>)
 8007600:	4909      	ldr	r1, [pc, #36]	@ (8007628 <siprintf+0x40>)
 8007602:	f853 2b04 	ldr.w	r2, [r3], #4
 8007606:	9105      	str	r1, [sp, #20]
 8007608:	6800      	ldr	r0, [r0, #0]
 800760a:	a902      	add	r1, sp, #8
 800760c:	9301      	str	r3, [sp, #4]
 800760e:	941b      	str	r4, [sp, #108]	@ 0x6c
 8007610:	f002 fbb4 	bl	8009d7c <_svfiprintf_r>
 8007614:	9b02      	ldr	r3, [sp, #8]
 8007616:	701c      	strb	r4, [r3, #0]
 8007618:	b01d      	add	sp, #116	@ 0x74
 800761a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800761e:	b003      	add	sp, #12
 8007620:	4770      	bx	lr
 8007622:	bf00      	nop
 8007624:	2000006c 	.word	0x2000006c
 8007628:	ffff0208 	.word	0xffff0208

0800762c <__sread>:
 800762c:	b510      	push	{r4, lr}
 800762e:	460c      	mov	r4, r1
 8007630:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007634:	f000 f86c 	bl	8007710 <_read_r>
 8007638:	2800      	cmp	r0, #0
 800763a:	bfab      	itete	ge
 800763c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800763e:	89a3      	ldrhlt	r3, [r4, #12]
 8007640:	181b      	addge	r3, r3, r0
 8007642:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007646:	bfac      	ite	ge
 8007648:	6563      	strge	r3, [r4, #84]	@ 0x54
 800764a:	81a3      	strhlt	r3, [r4, #12]
 800764c:	bd10      	pop	{r4, pc}

0800764e <__swrite>:
 800764e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007652:	461f      	mov	r7, r3
 8007654:	898b      	ldrh	r3, [r1, #12]
 8007656:	4605      	mov	r5, r0
 8007658:	05db      	lsls	r3, r3, #23
 800765a:	460c      	mov	r4, r1
 800765c:	4616      	mov	r6, r2
 800765e:	d505      	bpl.n	800766c <__swrite+0x1e>
 8007660:	2302      	movs	r3, #2
 8007662:	2200      	movs	r2, #0
 8007664:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007668:	f000 f840 	bl	80076ec <_lseek_r>
 800766c:	89a3      	ldrh	r3, [r4, #12]
 800766e:	4632      	mov	r2, r6
 8007670:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007674:	81a3      	strh	r3, [r4, #12]
 8007676:	4628      	mov	r0, r5
 8007678:	463b      	mov	r3, r7
 800767a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800767e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007682:	f000 b857 	b.w	8007734 <_write_r>

08007686 <__sseek>:
 8007686:	b510      	push	{r4, lr}
 8007688:	460c      	mov	r4, r1
 800768a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800768e:	f000 f82d 	bl	80076ec <_lseek_r>
 8007692:	1c43      	adds	r3, r0, #1
 8007694:	89a3      	ldrh	r3, [r4, #12]
 8007696:	bf15      	itete	ne
 8007698:	6560      	strne	r0, [r4, #84]	@ 0x54
 800769a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800769e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80076a2:	81a3      	strheq	r3, [r4, #12]
 80076a4:	bf18      	it	ne
 80076a6:	81a3      	strhne	r3, [r4, #12]
 80076a8:	bd10      	pop	{r4, pc}

080076aa <__sclose>:
 80076aa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80076ae:	f000 b80d 	b.w	80076cc <_close_r>

080076b2 <memset>:
 80076b2:	4603      	mov	r3, r0
 80076b4:	4402      	add	r2, r0
 80076b6:	4293      	cmp	r3, r2
 80076b8:	d100      	bne.n	80076bc <memset+0xa>
 80076ba:	4770      	bx	lr
 80076bc:	f803 1b01 	strb.w	r1, [r3], #1
 80076c0:	e7f9      	b.n	80076b6 <memset+0x4>
	...

080076c4 <_localeconv_r>:
 80076c4:	4800      	ldr	r0, [pc, #0]	@ (80076c8 <_localeconv_r+0x4>)
 80076c6:	4770      	bx	lr
 80076c8:	200001ac 	.word	0x200001ac

080076cc <_close_r>:
 80076cc:	b538      	push	{r3, r4, r5, lr}
 80076ce:	2300      	movs	r3, #0
 80076d0:	4d05      	ldr	r5, [pc, #20]	@ (80076e8 <_close_r+0x1c>)
 80076d2:	4604      	mov	r4, r0
 80076d4:	4608      	mov	r0, r1
 80076d6:	602b      	str	r3, [r5, #0]
 80076d8:	f7fb fe93 	bl	8003402 <_close>
 80076dc:	1c43      	adds	r3, r0, #1
 80076de:	d102      	bne.n	80076e6 <_close_r+0x1a>
 80076e0:	682b      	ldr	r3, [r5, #0]
 80076e2:	b103      	cbz	r3, 80076e6 <_close_r+0x1a>
 80076e4:	6023      	str	r3, [r4, #0]
 80076e6:	bd38      	pop	{r3, r4, r5, pc}
 80076e8:	20000654 	.word	0x20000654

080076ec <_lseek_r>:
 80076ec:	b538      	push	{r3, r4, r5, lr}
 80076ee:	4604      	mov	r4, r0
 80076f0:	4608      	mov	r0, r1
 80076f2:	4611      	mov	r1, r2
 80076f4:	2200      	movs	r2, #0
 80076f6:	4d05      	ldr	r5, [pc, #20]	@ (800770c <_lseek_r+0x20>)
 80076f8:	602a      	str	r2, [r5, #0]
 80076fa:	461a      	mov	r2, r3
 80076fc:	f7fb fea5 	bl	800344a <_lseek>
 8007700:	1c43      	adds	r3, r0, #1
 8007702:	d102      	bne.n	800770a <_lseek_r+0x1e>
 8007704:	682b      	ldr	r3, [r5, #0]
 8007706:	b103      	cbz	r3, 800770a <_lseek_r+0x1e>
 8007708:	6023      	str	r3, [r4, #0]
 800770a:	bd38      	pop	{r3, r4, r5, pc}
 800770c:	20000654 	.word	0x20000654

08007710 <_read_r>:
 8007710:	b538      	push	{r3, r4, r5, lr}
 8007712:	4604      	mov	r4, r0
 8007714:	4608      	mov	r0, r1
 8007716:	4611      	mov	r1, r2
 8007718:	2200      	movs	r2, #0
 800771a:	4d05      	ldr	r5, [pc, #20]	@ (8007730 <_read_r+0x20>)
 800771c:	602a      	str	r2, [r5, #0]
 800771e:	461a      	mov	r2, r3
 8007720:	f7fb fe36 	bl	8003390 <_read>
 8007724:	1c43      	adds	r3, r0, #1
 8007726:	d102      	bne.n	800772e <_read_r+0x1e>
 8007728:	682b      	ldr	r3, [r5, #0]
 800772a:	b103      	cbz	r3, 800772e <_read_r+0x1e>
 800772c:	6023      	str	r3, [r4, #0]
 800772e:	bd38      	pop	{r3, r4, r5, pc}
 8007730:	20000654 	.word	0x20000654

08007734 <_write_r>:
 8007734:	b538      	push	{r3, r4, r5, lr}
 8007736:	4604      	mov	r4, r0
 8007738:	4608      	mov	r0, r1
 800773a:	4611      	mov	r1, r2
 800773c:	2200      	movs	r2, #0
 800773e:	4d05      	ldr	r5, [pc, #20]	@ (8007754 <_write_r+0x20>)
 8007740:	602a      	str	r2, [r5, #0]
 8007742:	461a      	mov	r2, r3
 8007744:	f7fb fe41 	bl	80033ca <_write>
 8007748:	1c43      	adds	r3, r0, #1
 800774a:	d102      	bne.n	8007752 <_write_r+0x1e>
 800774c:	682b      	ldr	r3, [r5, #0]
 800774e:	b103      	cbz	r3, 8007752 <_write_r+0x1e>
 8007750:	6023      	str	r3, [r4, #0]
 8007752:	bd38      	pop	{r3, r4, r5, pc}
 8007754:	20000654 	.word	0x20000654

08007758 <__errno>:
 8007758:	4b01      	ldr	r3, [pc, #4]	@ (8007760 <__errno+0x8>)
 800775a:	6818      	ldr	r0, [r3, #0]
 800775c:	4770      	bx	lr
 800775e:	bf00      	nop
 8007760:	2000006c 	.word	0x2000006c

08007764 <__libc_init_array>:
 8007764:	b570      	push	{r4, r5, r6, lr}
 8007766:	2600      	movs	r6, #0
 8007768:	4d0c      	ldr	r5, [pc, #48]	@ (800779c <__libc_init_array+0x38>)
 800776a:	4c0d      	ldr	r4, [pc, #52]	@ (80077a0 <__libc_init_array+0x3c>)
 800776c:	1b64      	subs	r4, r4, r5
 800776e:	10a4      	asrs	r4, r4, #2
 8007770:	42a6      	cmp	r6, r4
 8007772:	d109      	bne.n	8007788 <__libc_init_array+0x24>
 8007774:	f003 fb6a 	bl	800ae4c <_init>
 8007778:	2600      	movs	r6, #0
 800777a:	4d0a      	ldr	r5, [pc, #40]	@ (80077a4 <__libc_init_array+0x40>)
 800777c:	4c0a      	ldr	r4, [pc, #40]	@ (80077a8 <__libc_init_array+0x44>)
 800777e:	1b64      	subs	r4, r4, r5
 8007780:	10a4      	asrs	r4, r4, #2
 8007782:	42a6      	cmp	r6, r4
 8007784:	d105      	bne.n	8007792 <__libc_init_array+0x2e>
 8007786:	bd70      	pop	{r4, r5, r6, pc}
 8007788:	f855 3b04 	ldr.w	r3, [r5], #4
 800778c:	4798      	blx	r3
 800778e:	3601      	adds	r6, #1
 8007790:	e7ee      	b.n	8007770 <__libc_init_array+0xc>
 8007792:	f855 3b04 	ldr.w	r3, [r5], #4
 8007796:	4798      	blx	r3
 8007798:	3601      	adds	r6, #1
 800779a:	e7f2      	b.n	8007782 <__libc_init_array+0x1e>
 800779c:	0800b42c 	.word	0x0800b42c
 80077a0:	0800b42c 	.word	0x0800b42c
 80077a4:	0800b42c 	.word	0x0800b42c
 80077a8:	0800b430 	.word	0x0800b430

080077ac <__retarget_lock_init_recursive>:
 80077ac:	4770      	bx	lr

080077ae <__retarget_lock_acquire_recursive>:
 80077ae:	4770      	bx	lr

080077b0 <__retarget_lock_release_recursive>:
 80077b0:	4770      	bx	lr

080077b2 <memchr>:
 80077b2:	4603      	mov	r3, r0
 80077b4:	b510      	push	{r4, lr}
 80077b6:	b2c9      	uxtb	r1, r1
 80077b8:	4402      	add	r2, r0
 80077ba:	4293      	cmp	r3, r2
 80077bc:	4618      	mov	r0, r3
 80077be:	d101      	bne.n	80077c4 <memchr+0x12>
 80077c0:	2000      	movs	r0, #0
 80077c2:	e003      	b.n	80077cc <memchr+0x1a>
 80077c4:	7804      	ldrb	r4, [r0, #0]
 80077c6:	3301      	adds	r3, #1
 80077c8:	428c      	cmp	r4, r1
 80077ca:	d1f6      	bne.n	80077ba <memchr+0x8>
 80077cc:	bd10      	pop	{r4, pc}
	...

080077d0 <nanf>:
 80077d0:	4800      	ldr	r0, [pc, #0]	@ (80077d4 <nanf+0x4>)
 80077d2:	4770      	bx	lr
 80077d4:	7fc00000 	.word	0x7fc00000

080077d8 <quorem>:
 80077d8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80077dc:	6903      	ldr	r3, [r0, #16]
 80077de:	690c      	ldr	r4, [r1, #16]
 80077e0:	4607      	mov	r7, r0
 80077e2:	42a3      	cmp	r3, r4
 80077e4:	db7e      	blt.n	80078e4 <quorem+0x10c>
 80077e6:	3c01      	subs	r4, #1
 80077e8:	00a3      	lsls	r3, r4, #2
 80077ea:	f100 0514 	add.w	r5, r0, #20
 80077ee:	f101 0814 	add.w	r8, r1, #20
 80077f2:	9300      	str	r3, [sp, #0]
 80077f4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80077f8:	9301      	str	r3, [sp, #4]
 80077fa:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80077fe:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007802:	3301      	adds	r3, #1
 8007804:	429a      	cmp	r2, r3
 8007806:	fbb2 f6f3 	udiv	r6, r2, r3
 800780a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800780e:	d32e      	bcc.n	800786e <quorem+0x96>
 8007810:	f04f 0a00 	mov.w	sl, #0
 8007814:	46c4      	mov	ip, r8
 8007816:	46ae      	mov	lr, r5
 8007818:	46d3      	mov	fp, sl
 800781a:	f85c 3b04 	ldr.w	r3, [ip], #4
 800781e:	b298      	uxth	r0, r3
 8007820:	fb06 a000 	mla	r0, r6, r0, sl
 8007824:	0c1b      	lsrs	r3, r3, #16
 8007826:	0c02      	lsrs	r2, r0, #16
 8007828:	fb06 2303 	mla	r3, r6, r3, r2
 800782c:	f8de 2000 	ldr.w	r2, [lr]
 8007830:	b280      	uxth	r0, r0
 8007832:	b292      	uxth	r2, r2
 8007834:	1a12      	subs	r2, r2, r0
 8007836:	445a      	add	r2, fp
 8007838:	f8de 0000 	ldr.w	r0, [lr]
 800783c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007840:	b29b      	uxth	r3, r3
 8007842:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8007846:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800784a:	b292      	uxth	r2, r2
 800784c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8007850:	45e1      	cmp	r9, ip
 8007852:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8007856:	f84e 2b04 	str.w	r2, [lr], #4
 800785a:	d2de      	bcs.n	800781a <quorem+0x42>
 800785c:	9b00      	ldr	r3, [sp, #0]
 800785e:	58eb      	ldr	r3, [r5, r3]
 8007860:	b92b      	cbnz	r3, 800786e <quorem+0x96>
 8007862:	9b01      	ldr	r3, [sp, #4]
 8007864:	3b04      	subs	r3, #4
 8007866:	429d      	cmp	r5, r3
 8007868:	461a      	mov	r2, r3
 800786a:	d32f      	bcc.n	80078cc <quorem+0xf4>
 800786c:	613c      	str	r4, [r7, #16]
 800786e:	4638      	mov	r0, r7
 8007870:	f001 f9c8 	bl	8008c04 <__mcmp>
 8007874:	2800      	cmp	r0, #0
 8007876:	db25      	blt.n	80078c4 <quorem+0xec>
 8007878:	4629      	mov	r1, r5
 800787a:	2000      	movs	r0, #0
 800787c:	f858 2b04 	ldr.w	r2, [r8], #4
 8007880:	f8d1 c000 	ldr.w	ip, [r1]
 8007884:	fa1f fe82 	uxth.w	lr, r2
 8007888:	fa1f f38c 	uxth.w	r3, ip
 800788c:	eba3 030e 	sub.w	r3, r3, lr
 8007890:	4403      	add	r3, r0
 8007892:	0c12      	lsrs	r2, r2, #16
 8007894:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8007898:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800789c:	b29b      	uxth	r3, r3
 800789e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80078a2:	45c1      	cmp	r9, r8
 80078a4:	ea4f 4022 	mov.w	r0, r2, asr #16
 80078a8:	f841 3b04 	str.w	r3, [r1], #4
 80078ac:	d2e6      	bcs.n	800787c <quorem+0xa4>
 80078ae:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80078b2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80078b6:	b922      	cbnz	r2, 80078c2 <quorem+0xea>
 80078b8:	3b04      	subs	r3, #4
 80078ba:	429d      	cmp	r5, r3
 80078bc:	461a      	mov	r2, r3
 80078be:	d30b      	bcc.n	80078d8 <quorem+0x100>
 80078c0:	613c      	str	r4, [r7, #16]
 80078c2:	3601      	adds	r6, #1
 80078c4:	4630      	mov	r0, r6
 80078c6:	b003      	add	sp, #12
 80078c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80078cc:	6812      	ldr	r2, [r2, #0]
 80078ce:	3b04      	subs	r3, #4
 80078d0:	2a00      	cmp	r2, #0
 80078d2:	d1cb      	bne.n	800786c <quorem+0x94>
 80078d4:	3c01      	subs	r4, #1
 80078d6:	e7c6      	b.n	8007866 <quorem+0x8e>
 80078d8:	6812      	ldr	r2, [r2, #0]
 80078da:	3b04      	subs	r3, #4
 80078dc:	2a00      	cmp	r2, #0
 80078de:	d1ef      	bne.n	80078c0 <quorem+0xe8>
 80078e0:	3c01      	subs	r4, #1
 80078e2:	e7ea      	b.n	80078ba <quorem+0xe2>
 80078e4:	2000      	movs	r0, #0
 80078e6:	e7ee      	b.n	80078c6 <quorem+0xee>

080078e8 <_dtoa_r>:
 80078e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80078ec:	4614      	mov	r4, r2
 80078ee:	461d      	mov	r5, r3
 80078f0:	69c7      	ldr	r7, [r0, #28]
 80078f2:	b097      	sub	sp, #92	@ 0x5c
 80078f4:	4681      	mov	r9, r0
 80078f6:	e9cd 4506 	strd	r4, r5, [sp, #24]
 80078fa:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 80078fc:	b97f      	cbnz	r7, 800791e <_dtoa_r+0x36>
 80078fe:	2010      	movs	r0, #16
 8007900:	f000 fe0e 	bl	8008520 <malloc>
 8007904:	4602      	mov	r2, r0
 8007906:	f8c9 001c 	str.w	r0, [r9, #28]
 800790a:	b920      	cbnz	r0, 8007916 <_dtoa_r+0x2e>
 800790c:	21ef      	movs	r1, #239	@ 0xef
 800790e:	4bac      	ldr	r3, [pc, #688]	@ (8007bc0 <_dtoa_r+0x2d8>)
 8007910:	48ac      	ldr	r0, [pc, #688]	@ (8007bc4 <_dtoa_r+0x2dc>)
 8007912:	f002 fc27 	bl	800a164 <__assert_func>
 8007916:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800791a:	6007      	str	r7, [r0, #0]
 800791c:	60c7      	str	r7, [r0, #12]
 800791e:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007922:	6819      	ldr	r1, [r3, #0]
 8007924:	b159      	cbz	r1, 800793e <_dtoa_r+0x56>
 8007926:	685a      	ldr	r2, [r3, #4]
 8007928:	2301      	movs	r3, #1
 800792a:	4093      	lsls	r3, r2
 800792c:	604a      	str	r2, [r1, #4]
 800792e:	608b      	str	r3, [r1, #8]
 8007930:	4648      	mov	r0, r9
 8007932:	f000 feeb 	bl	800870c <_Bfree>
 8007936:	2200      	movs	r2, #0
 8007938:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800793c:	601a      	str	r2, [r3, #0]
 800793e:	1e2b      	subs	r3, r5, #0
 8007940:	bfaf      	iteee	ge
 8007942:	2300      	movge	r3, #0
 8007944:	2201      	movlt	r2, #1
 8007946:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800794a:	9307      	strlt	r3, [sp, #28]
 800794c:	bfa8      	it	ge
 800794e:	6033      	strge	r3, [r6, #0]
 8007950:	f8dd 801c 	ldr.w	r8, [sp, #28]
 8007954:	4b9c      	ldr	r3, [pc, #624]	@ (8007bc8 <_dtoa_r+0x2e0>)
 8007956:	bfb8      	it	lt
 8007958:	6032      	strlt	r2, [r6, #0]
 800795a:	ea33 0308 	bics.w	r3, r3, r8
 800795e:	d112      	bne.n	8007986 <_dtoa_r+0x9e>
 8007960:	f242 730f 	movw	r3, #9999	@ 0x270f
 8007964:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8007966:	6013      	str	r3, [r2, #0]
 8007968:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800796c:	4323      	orrs	r3, r4
 800796e:	f000 855e 	beq.w	800842e <_dtoa_r+0xb46>
 8007972:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8007974:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8007bcc <_dtoa_r+0x2e4>
 8007978:	2b00      	cmp	r3, #0
 800797a:	f000 8560 	beq.w	800843e <_dtoa_r+0xb56>
 800797e:	f10a 0303 	add.w	r3, sl, #3
 8007982:	f000 bd5a 	b.w	800843a <_dtoa_r+0xb52>
 8007986:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800798a:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800798e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007992:	2200      	movs	r2, #0
 8007994:	2300      	movs	r3, #0
 8007996:	f7f9 f807 	bl	80009a8 <__aeabi_dcmpeq>
 800799a:	4607      	mov	r7, r0
 800799c:	b158      	cbz	r0, 80079b6 <_dtoa_r+0xce>
 800799e:	2301      	movs	r3, #1
 80079a0:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 80079a2:	6013      	str	r3, [r2, #0]
 80079a4:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80079a6:	b113      	cbz	r3, 80079ae <_dtoa_r+0xc6>
 80079a8:	4b89      	ldr	r3, [pc, #548]	@ (8007bd0 <_dtoa_r+0x2e8>)
 80079aa:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 80079ac:	6013      	str	r3, [r2, #0]
 80079ae:	f8df a224 	ldr.w	sl, [pc, #548]	@ 8007bd4 <_dtoa_r+0x2ec>
 80079b2:	f000 bd44 	b.w	800843e <_dtoa_r+0xb56>
 80079b6:	ab14      	add	r3, sp, #80	@ 0x50
 80079b8:	9301      	str	r3, [sp, #4]
 80079ba:	ab15      	add	r3, sp, #84	@ 0x54
 80079bc:	9300      	str	r3, [sp, #0]
 80079be:	4648      	mov	r0, r9
 80079c0:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80079c4:	f001 fa36 	bl	8008e34 <__d2b>
 80079c8:	f3c8 560a 	ubfx	r6, r8, #20, #11
 80079cc:	9003      	str	r0, [sp, #12]
 80079ce:	2e00      	cmp	r6, #0
 80079d0:	d078      	beq.n	8007ac4 <_dtoa_r+0x1dc>
 80079d2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80079d6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80079d8:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80079dc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80079e0:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80079e4:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80079e8:	9712      	str	r7, [sp, #72]	@ 0x48
 80079ea:	4619      	mov	r1, r3
 80079ec:	2200      	movs	r2, #0
 80079ee:	4b7a      	ldr	r3, [pc, #488]	@ (8007bd8 <_dtoa_r+0x2f0>)
 80079f0:	f7f8 fbba 	bl	8000168 <__aeabi_dsub>
 80079f4:	a36c      	add	r3, pc, #432	@ (adr r3, 8007ba8 <_dtoa_r+0x2c0>)
 80079f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079fa:	f7f8 fd6d 	bl	80004d8 <__aeabi_dmul>
 80079fe:	a36c      	add	r3, pc, #432	@ (adr r3, 8007bb0 <_dtoa_r+0x2c8>)
 8007a00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a04:	f7f8 fbb2 	bl	800016c <__adddf3>
 8007a08:	4604      	mov	r4, r0
 8007a0a:	4630      	mov	r0, r6
 8007a0c:	460d      	mov	r5, r1
 8007a0e:	f7f8 fcf9 	bl	8000404 <__aeabi_i2d>
 8007a12:	a369      	add	r3, pc, #420	@ (adr r3, 8007bb8 <_dtoa_r+0x2d0>)
 8007a14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a18:	f7f8 fd5e 	bl	80004d8 <__aeabi_dmul>
 8007a1c:	4602      	mov	r2, r0
 8007a1e:	460b      	mov	r3, r1
 8007a20:	4620      	mov	r0, r4
 8007a22:	4629      	mov	r1, r5
 8007a24:	f7f8 fba2 	bl	800016c <__adddf3>
 8007a28:	4604      	mov	r4, r0
 8007a2a:	460d      	mov	r5, r1
 8007a2c:	f7f9 f804 	bl	8000a38 <__aeabi_d2iz>
 8007a30:	2200      	movs	r2, #0
 8007a32:	4607      	mov	r7, r0
 8007a34:	2300      	movs	r3, #0
 8007a36:	4620      	mov	r0, r4
 8007a38:	4629      	mov	r1, r5
 8007a3a:	f7f8 ffbf 	bl	80009bc <__aeabi_dcmplt>
 8007a3e:	b140      	cbz	r0, 8007a52 <_dtoa_r+0x16a>
 8007a40:	4638      	mov	r0, r7
 8007a42:	f7f8 fcdf 	bl	8000404 <__aeabi_i2d>
 8007a46:	4622      	mov	r2, r4
 8007a48:	462b      	mov	r3, r5
 8007a4a:	f7f8 ffad 	bl	80009a8 <__aeabi_dcmpeq>
 8007a4e:	b900      	cbnz	r0, 8007a52 <_dtoa_r+0x16a>
 8007a50:	3f01      	subs	r7, #1
 8007a52:	2f16      	cmp	r7, #22
 8007a54:	d854      	bhi.n	8007b00 <_dtoa_r+0x218>
 8007a56:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007a5a:	4b60      	ldr	r3, [pc, #384]	@ (8007bdc <_dtoa_r+0x2f4>)
 8007a5c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007a60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a64:	f7f8 ffaa 	bl	80009bc <__aeabi_dcmplt>
 8007a68:	2800      	cmp	r0, #0
 8007a6a:	d04b      	beq.n	8007b04 <_dtoa_r+0x21c>
 8007a6c:	2300      	movs	r3, #0
 8007a6e:	3f01      	subs	r7, #1
 8007a70:	930f      	str	r3, [sp, #60]	@ 0x3c
 8007a72:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007a74:	1b9b      	subs	r3, r3, r6
 8007a76:	1e5a      	subs	r2, r3, #1
 8007a78:	bf49      	itett	mi
 8007a7a:	f1c3 0301 	rsbmi	r3, r3, #1
 8007a7e:	2300      	movpl	r3, #0
 8007a80:	9304      	strmi	r3, [sp, #16]
 8007a82:	2300      	movmi	r3, #0
 8007a84:	9209      	str	r2, [sp, #36]	@ 0x24
 8007a86:	bf54      	ite	pl
 8007a88:	9304      	strpl	r3, [sp, #16]
 8007a8a:	9309      	strmi	r3, [sp, #36]	@ 0x24
 8007a8c:	2f00      	cmp	r7, #0
 8007a8e:	db3b      	blt.n	8007b08 <_dtoa_r+0x220>
 8007a90:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007a92:	970e      	str	r7, [sp, #56]	@ 0x38
 8007a94:	443b      	add	r3, r7
 8007a96:	9309      	str	r3, [sp, #36]	@ 0x24
 8007a98:	2300      	movs	r3, #0
 8007a9a:	930a      	str	r3, [sp, #40]	@ 0x28
 8007a9c:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007a9e:	2b09      	cmp	r3, #9
 8007aa0:	d865      	bhi.n	8007b6e <_dtoa_r+0x286>
 8007aa2:	2b05      	cmp	r3, #5
 8007aa4:	bfc4      	itt	gt
 8007aa6:	3b04      	subgt	r3, #4
 8007aa8:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8007aaa:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8007aac:	bfc8      	it	gt
 8007aae:	2400      	movgt	r4, #0
 8007ab0:	f1a3 0302 	sub.w	r3, r3, #2
 8007ab4:	bfd8      	it	le
 8007ab6:	2401      	movle	r4, #1
 8007ab8:	2b03      	cmp	r3, #3
 8007aba:	d864      	bhi.n	8007b86 <_dtoa_r+0x29e>
 8007abc:	e8df f003 	tbb	[pc, r3]
 8007ac0:	2c385553 	.word	0x2c385553
 8007ac4:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8007ac8:	441e      	add	r6, r3
 8007aca:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8007ace:	2b20      	cmp	r3, #32
 8007ad0:	bfc1      	itttt	gt
 8007ad2:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8007ad6:	fa08 f803 	lslgt.w	r8, r8, r3
 8007ada:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8007ade:	fa24 f303 	lsrgt.w	r3, r4, r3
 8007ae2:	bfd6      	itet	le
 8007ae4:	f1c3 0320 	rsble	r3, r3, #32
 8007ae8:	ea48 0003 	orrgt.w	r0, r8, r3
 8007aec:	fa04 f003 	lslle.w	r0, r4, r3
 8007af0:	f7f8 fc78 	bl	80003e4 <__aeabi_ui2d>
 8007af4:	2201      	movs	r2, #1
 8007af6:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8007afa:	3e01      	subs	r6, #1
 8007afc:	9212      	str	r2, [sp, #72]	@ 0x48
 8007afe:	e774      	b.n	80079ea <_dtoa_r+0x102>
 8007b00:	2301      	movs	r3, #1
 8007b02:	e7b5      	b.n	8007a70 <_dtoa_r+0x188>
 8007b04:	900f      	str	r0, [sp, #60]	@ 0x3c
 8007b06:	e7b4      	b.n	8007a72 <_dtoa_r+0x18a>
 8007b08:	9b04      	ldr	r3, [sp, #16]
 8007b0a:	1bdb      	subs	r3, r3, r7
 8007b0c:	9304      	str	r3, [sp, #16]
 8007b0e:	427b      	negs	r3, r7
 8007b10:	930a      	str	r3, [sp, #40]	@ 0x28
 8007b12:	2300      	movs	r3, #0
 8007b14:	930e      	str	r3, [sp, #56]	@ 0x38
 8007b16:	e7c1      	b.n	8007a9c <_dtoa_r+0x1b4>
 8007b18:	2301      	movs	r3, #1
 8007b1a:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007b1c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007b1e:	eb07 0b03 	add.w	fp, r7, r3
 8007b22:	f10b 0301 	add.w	r3, fp, #1
 8007b26:	2b01      	cmp	r3, #1
 8007b28:	9308      	str	r3, [sp, #32]
 8007b2a:	bfb8      	it	lt
 8007b2c:	2301      	movlt	r3, #1
 8007b2e:	e006      	b.n	8007b3e <_dtoa_r+0x256>
 8007b30:	2301      	movs	r3, #1
 8007b32:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007b34:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007b36:	2b00      	cmp	r3, #0
 8007b38:	dd28      	ble.n	8007b8c <_dtoa_r+0x2a4>
 8007b3a:	469b      	mov	fp, r3
 8007b3c:	9308      	str	r3, [sp, #32]
 8007b3e:	2100      	movs	r1, #0
 8007b40:	2204      	movs	r2, #4
 8007b42:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8007b46:	f102 0514 	add.w	r5, r2, #20
 8007b4a:	429d      	cmp	r5, r3
 8007b4c:	d926      	bls.n	8007b9c <_dtoa_r+0x2b4>
 8007b4e:	6041      	str	r1, [r0, #4]
 8007b50:	4648      	mov	r0, r9
 8007b52:	f000 fd9b 	bl	800868c <_Balloc>
 8007b56:	4682      	mov	sl, r0
 8007b58:	2800      	cmp	r0, #0
 8007b5a:	d143      	bne.n	8007be4 <_dtoa_r+0x2fc>
 8007b5c:	4602      	mov	r2, r0
 8007b5e:	f240 11af 	movw	r1, #431	@ 0x1af
 8007b62:	4b1f      	ldr	r3, [pc, #124]	@ (8007be0 <_dtoa_r+0x2f8>)
 8007b64:	e6d4      	b.n	8007910 <_dtoa_r+0x28>
 8007b66:	2300      	movs	r3, #0
 8007b68:	e7e3      	b.n	8007b32 <_dtoa_r+0x24a>
 8007b6a:	2300      	movs	r3, #0
 8007b6c:	e7d5      	b.n	8007b1a <_dtoa_r+0x232>
 8007b6e:	2401      	movs	r4, #1
 8007b70:	2300      	movs	r3, #0
 8007b72:	940b      	str	r4, [sp, #44]	@ 0x2c
 8007b74:	9320      	str	r3, [sp, #128]	@ 0x80
 8007b76:	f04f 3bff 	mov.w	fp, #4294967295
 8007b7a:	2200      	movs	r2, #0
 8007b7c:	2312      	movs	r3, #18
 8007b7e:	f8cd b020 	str.w	fp, [sp, #32]
 8007b82:	9221      	str	r2, [sp, #132]	@ 0x84
 8007b84:	e7db      	b.n	8007b3e <_dtoa_r+0x256>
 8007b86:	2301      	movs	r3, #1
 8007b88:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007b8a:	e7f4      	b.n	8007b76 <_dtoa_r+0x28e>
 8007b8c:	f04f 0b01 	mov.w	fp, #1
 8007b90:	465b      	mov	r3, fp
 8007b92:	f8cd b020 	str.w	fp, [sp, #32]
 8007b96:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 8007b9a:	e7d0      	b.n	8007b3e <_dtoa_r+0x256>
 8007b9c:	3101      	adds	r1, #1
 8007b9e:	0052      	lsls	r2, r2, #1
 8007ba0:	e7d1      	b.n	8007b46 <_dtoa_r+0x25e>
 8007ba2:	bf00      	nop
 8007ba4:	f3af 8000 	nop.w
 8007ba8:	636f4361 	.word	0x636f4361
 8007bac:	3fd287a7 	.word	0x3fd287a7
 8007bb0:	8b60c8b3 	.word	0x8b60c8b3
 8007bb4:	3fc68a28 	.word	0x3fc68a28
 8007bb8:	509f79fb 	.word	0x509f79fb
 8007bbc:	3fd34413 	.word	0x3fd34413
 8007bc0:	0800b040 	.word	0x0800b040
 8007bc4:	0800b057 	.word	0x0800b057
 8007bc8:	7ff00000 	.word	0x7ff00000
 8007bcc:	0800b03c 	.word	0x0800b03c
 8007bd0:	0800b00b 	.word	0x0800b00b
 8007bd4:	0800b00a 	.word	0x0800b00a
 8007bd8:	3ff80000 	.word	0x3ff80000
 8007bdc:	0800b208 	.word	0x0800b208
 8007be0:	0800b0af 	.word	0x0800b0af
 8007be4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007be8:	6018      	str	r0, [r3, #0]
 8007bea:	9b08      	ldr	r3, [sp, #32]
 8007bec:	2b0e      	cmp	r3, #14
 8007bee:	f200 80a1 	bhi.w	8007d34 <_dtoa_r+0x44c>
 8007bf2:	2c00      	cmp	r4, #0
 8007bf4:	f000 809e 	beq.w	8007d34 <_dtoa_r+0x44c>
 8007bf8:	2f00      	cmp	r7, #0
 8007bfa:	dd33      	ble.n	8007c64 <_dtoa_r+0x37c>
 8007bfc:	4b9c      	ldr	r3, [pc, #624]	@ (8007e70 <_dtoa_r+0x588>)
 8007bfe:	f007 020f 	and.w	r2, r7, #15
 8007c02:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007c06:	05f8      	lsls	r0, r7, #23
 8007c08:	e9d3 3400 	ldrd	r3, r4, [r3]
 8007c0c:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
 8007c10:	ea4f 1427 	mov.w	r4, r7, asr #4
 8007c14:	d516      	bpl.n	8007c44 <_dtoa_r+0x35c>
 8007c16:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007c1a:	4b96      	ldr	r3, [pc, #600]	@ (8007e74 <_dtoa_r+0x58c>)
 8007c1c:	2603      	movs	r6, #3
 8007c1e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007c22:	f7f8 fd83 	bl	800072c <__aeabi_ddiv>
 8007c26:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8007c2a:	f004 040f 	and.w	r4, r4, #15
 8007c2e:	4d91      	ldr	r5, [pc, #580]	@ (8007e74 <_dtoa_r+0x58c>)
 8007c30:	b954      	cbnz	r4, 8007c48 <_dtoa_r+0x360>
 8007c32:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007c36:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007c3a:	f7f8 fd77 	bl	800072c <__aeabi_ddiv>
 8007c3e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8007c42:	e028      	b.n	8007c96 <_dtoa_r+0x3ae>
 8007c44:	2602      	movs	r6, #2
 8007c46:	e7f2      	b.n	8007c2e <_dtoa_r+0x346>
 8007c48:	07e1      	lsls	r1, r4, #31
 8007c4a:	d508      	bpl.n	8007c5e <_dtoa_r+0x376>
 8007c4c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8007c50:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007c54:	f7f8 fc40 	bl	80004d8 <__aeabi_dmul>
 8007c58:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007c5c:	3601      	adds	r6, #1
 8007c5e:	1064      	asrs	r4, r4, #1
 8007c60:	3508      	adds	r5, #8
 8007c62:	e7e5      	b.n	8007c30 <_dtoa_r+0x348>
 8007c64:	f000 80af 	beq.w	8007dc6 <_dtoa_r+0x4de>
 8007c68:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007c6c:	427c      	negs	r4, r7
 8007c6e:	4b80      	ldr	r3, [pc, #512]	@ (8007e70 <_dtoa_r+0x588>)
 8007c70:	f004 020f 	and.w	r2, r4, #15
 8007c74:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007c78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c7c:	f7f8 fc2c 	bl	80004d8 <__aeabi_dmul>
 8007c80:	2602      	movs	r6, #2
 8007c82:	2300      	movs	r3, #0
 8007c84:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8007c88:	4d7a      	ldr	r5, [pc, #488]	@ (8007e74 <_dtoa_r+0x58c>)
 8007c8a:	1124      	asrs	r4, r4, #4
 8007c8c:	2c00      	cmp	r4, #0
 8007c8e:	f040 808f 	bne.w	8007db0 <_dtoa_r+0x4c8>
 8007c92:	2b00      	cmp	r3, #0
 8007c94:	d1d3      	bne.n	8007c3e <_dtoa_r+0x356>
 8007c96:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8007c9a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007c9c:	2b00      	cmp	r3, #0
 8007c9e:	f000 8094 	beq.w	8007dca <_dtoa_r+0x4e2>
 8007ca2:	2200      	movs	r2, #0
 8007ca4:	4620      	mov	r0, r4
 8007ca6:	4629      	mov	r1, r5
 8007ca8:	4b73      	ldr	r3, [pc, #460]	@ (8007e78 <_dtoa_r+0x590>)
 8007caa:	f7f8 fe87 	bl	80009bc <__aeabi_dcmplt>
 8007cae:	2800      	cmp	r0, #0
 8007cb0:	f000 808b 	beq.w	8007dca <_dtoa_r+0x4e2>
 8007cb4:	9b08      	ldr	r3, [sp, #32]
 8007cb6:	2b00      	cmp	r3, #0
 8007cb8:	f000 8087 	beq.w	8007dca <_dtoa_r+0x4e2>
 8007cbc:	f1bb 0f00 	cmp.w	fp, #0
 8007cc0:	dd34      	ble.n	8007d2c <_dtoa_r+0x444>
 8007cc2:	4620      	mov	r0, r4
 8007cc4:	2200      	movs	r2, #0
 8007cc6:	4629      	mov	r1, r5
 8007cc8:	4b6c      	ldr	r3, [pc, #432]	@ (8007e7c <_dtoa_r+0x594>)
 8007cca:	f7f8 fc05 	bl	80004d8 <__aeabi_dmul>
 8007cce:	465c      	mov	r4, fp
 8007cd0:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8007cd4:	f107 38ff 	add.w	r8, r7, #4294967295
 8007cd8:	3601      	adds	r6, #1
 8007cda:	4630      	mov	r0, r6
 8007cdc:	f7f8 fb92 	bl	8000404 <__aeabi_i2d>
 8007ce0:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007ce4:	f7f8 fbf8 	bl	80004d8 <__aeabi_dmul>
 8007ce8:	2200      	movs	r2, #0
 8007cea:	4b65      	ldr	r3, [pc, #404]	@ (8007e80 <_dtoa_r+0x598>)
 8007cec:	f7f8 fa3e 	bl	800016c <__adddf3>
 8007cf0:	4605      	mov	r5, r0
 8007cf2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8007cf6:	2c00      	cmp	r4, #0
 8007cf8:	d16a      	bne.n	8007dd0 <_dtoa_r+0x4e8>
 8007cfa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007cfe:	2200      	movs	r2, #0
 8007d00:	4b60      	ldr	r3, [pc, #384]	@ (8007e84 <_dtoa_r+0x59c>)
 8007d02:	f7f8 fa31 	bl	8000168 <__aeabi_dsub>
 8007d06:	4602      	mov	r2, r0
 8007d08:	460b      	mov	r3, r1
 8007d0a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8007d0e:	462a      	mov	r2, r5
 8007d10:	4633      	mov	r3, r6
 8007d12:	f7f8 fe71 	bl	80009f8 <__aeabi_dcmpgt>
 8007d16:	2800      	cmp	r0, #0
 8007d18:	f040 8298 	bne.w	800824c <_dtoa_r+0x964>
 8007d1c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007d20:	462a      	mov	r2, r5
 8007d22:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8007d26:	f7f8 fe49 	bl	80009bc <__aeabi_dcmplt>
 8007d2a:	bb38      	cbnz	r0, 8007d7c <_dtoa_r+0x494>
 8007d2c:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8007d30:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8007d34:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8007d36:	2b00      	cmp	r3, #0
 8007d38:	f2c0 8157 	blt.w	8007fea <_dtoa_r+0x702>
 8007d3c:	2f0e      	cmp	r7, #14
 8007d3e:	f300 8154 	bgt.w	8007fea <_dtoa_r+0x702>
 8007d42:	4b4b      	ldr	r3, [pc, #300]	@ (8007e70 <_dtoa_r+0x588>)
 8007d44:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007d48:	e9d3 3400 	ldrd	r3, r4, [r3]
 8007d4c:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8007d50:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007d52:	2b00      	cmp	r3, #0
 8007d54:	f280 80e5 	bge.w	8007f22 <_dtoa_r+0x63a>
 8007d58:	9b08      	ldr	r3, [sp, #32]
 8007d5a:	2b00      	cmp	r3, #0
 8007d5c:	f300 80e1 	bgt.w	8007f22 <_dtoa_r+0x63a>
 8007d60:	d10c      	bne.n	8007d7c <_dtoa_r+0x494>
 8007d62:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007d66:	2200      	movs	r2, #0
 8007d68:	4b46      	ldr	r3, [pc, #280]	@ (8007e84 <_dtoa_r+0x59c>)
 8007d6a:	f7f8 fbb5 	bl	80004d8 <__aeabi_dmul>
 8007d6e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007d72:	f7f8 fe37 	bl	80009e4 <__aeabi_dcmpge>
 8007d76:	2800      	cmp	r0, #0
 8007d78:	f000 8266 	beq.w	8008248 <_dtoa_r+0x960>
 8007d7c:	2400      	movs	r4, #0
 8007d7e:	4625      	mov	r5, r4
 8007d80:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007d82:	4656      	mov	r6, sl
 8007d84:	ea6f 0803 	mvn.w	r8, r3
 8007d88:	2700      	movs	r7, #0
 8007d8a:	4621      	mov	r1, r4
 8007d8c:	4648      	mov	r0, r9
 8007d8e:	f000 fcbd 	bl	800870c <_Bfree>
 8007d92:	2d00      	cmp	r5, #0
 8007d94:	f000 80bd 	beq.w	8007f12 <_dtoa_r+0x62a>
 8007d98:	b12f      	cbz	r7, 8007da6 <_dtoa_r+0x4be>
 8007d9a:	42af      	cmp	r7, r5
 8007d9c:	d003      	beq.n	8007da6 <_dtoa_r+0x4be>
 8007d9e:	4639      	mov	r1, r7
 8007da0:	4648      	mov	r0, r9
 8007da2:	f000 fcb3 	bl	800870c <_Bfree>
 8007da6:	4629      	mov	r1, r5
 8007da8:	4648      	mov	r0, r9
 8007daa:	f000 fcaf 	bl	800870c <_Bfree>
 8007dae:	e0b0      	b.n	8007f12 <_dtoa_r+0x62a>
 8007db0:	07e2      	lsls	r2, r4, #31
 8007db2:	d505      	bpl.n	8007dc0 <_dtoa_r+0x4d8>
 8007db4:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007db8:	f7f8 fb8e 	bl	80004d8 <__aeabi_dmul>
 8007dbc:	2301      	movs	r3, #1
 8007dbe:	3601      	adds	r6, #1
 8007dc0:	1064      	asrs	r4, r4, #1
 8007dc2:	3508      	adds	r5, #8
 8007dc4:	e762      	b.n	8007c8c <_dtoa_r+0x3a4>
 8007dc6:	2602      	movs	r6, #2
 8007dc8:	e765      	b.n	8007c96 <_dtoa_r+0x3ae>
 8007dca:	46b8      	mov	r8, r7
 8007dcc:	9c08      	ldr	r4, [sp, #32]
 8007dce:	e784      	b.n	8007cda <_dtoa_r+0x3f2>
 8007dd0:	4b27      	ldr	r3, [pc, #156]	@ (8007e70 <_dtoa_r+0x588>)
 8007dd2:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007dd4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007dd8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007ddc:	4454      	add	r4, sl
 8007dde:	2900      	cmp	r1, #0
 8007de0:	d054      	beq.n	8007e8c <_dtoa_r+0x5a4>
 8007de2:	2000      	movs	r0, #0
 8007de4:	4928      	ldr	r1, [pc, #160]	@ (8007e88 <_dtoa_r+0x5a0>)
 8007de6:	f7f8 fca1 	bl	800072c <__aeabi_ddiv>
 8007dea:	4633      	mov	r3, r6
 8007dec:	462a      	mov	r2, r5
 8007dee:	f7f8 f9bb 	bl	8000168 <__aeabi_dsub>
 8007df2:	4656      	mov	r6, sl
 8007df4:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007df8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007dfc:	f7f8 fe1c 	bl	8000a38 <__aeabi_d2iz>
 8007e00:	4605      	mov	r5, r0
 8007e02:	f7f8 faff 	bl	8000404 <__aeabi_i2d>
 8007e06:	4602      	mov	r2, r0
 8007e08:	460b      	mov	r3, r1
 8007e0a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007e0e:	f7f8 f9ab 	bl	8000168 <__aeabi_dsub>
 8007e12:	4602      	mov	r2, r0
 8007e14:	460b      	mov	r3, r1
 8007e16:	3530      	adds	r5, #48	@ 0x30
 8007e18:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8007e1c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007e20:	f806 5b01 	strb.w	r5, [r6], #1
 8007e24:	f7f8 fdca 	bl	80009bc <__aeabi_dcmplt>
 8007e28:	2800      	cmp	r0, #0
 8007e2a:	d172      	bne.n	8007f12 <_dtoa_r+0x62a>
 8007e2c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007e30:	2000      	movs	r0, #0
 8007e32:	4911      	ldr	r1, [pc, #68]	@ (8007e78 <_dtoa_r+0x590>)
 8007e34:	f7f8 f998 	bl	8000168 <__aeabi_dsub>
 8007e38:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007e3c:	f7f8 fdbe 	bl	80009bc <__aeabi_dcmplt>
 8007e40:	2800      	cmp	r0, #0
 8007e42:	f040 80b4 	bne.w	8007fae <_dtoa_r+0x6c6>
 8007e46:	42a6      	cmp	r6, r4
 8007e48:	f43f af70 	beq.w	8007d2c <_dtoa_r+0x444>
 8007e4c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8007e50:	2200      	movs	r2, #0
 8007e52:	4b0a      	ldr	r3, [pc, #40]	@ (8007e7c <_dtoa_r+0x594>)
 8007e54:	f7f8 fb40 	bl	80004d8 <__aeabi_dmul>
 8007e58:	2200      	movs	r2, #0
 8007e5a:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007e5e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007e62:	4b06      	ldr	r3, [pc, #24]	@ (8007e7c <_dtoa_r+0x594>)
 8007e64:	f7f8 fb38 	bl	80004d8 <__aeabi_dmul>
 8007e68:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8007e6c:	e7c4      	b.n	8007df8 <_dtoa_r+0x510>
 8007e6e:	bf00      	nop
 8007e70:	0800b208 	.word	0x0800b208
 8007e74:	0800b1e0 	.word	0x0800b1e0
 8007e78:	3ff00000 	.word	0x3ff00000
 8007e7c:	40240000 	.word	0x40240000
 8007e80:	401c0000 	.word	0x401c0000
 8007e84:	40140000 	.word	0x40140000
 8007e88:	3fe00000 	.word	0x3fe00000
 8007e8c:	4631      	mov	r1, r6
 8007e8e:	4628      	mov	r0, r5
 8007e90:	f7f8 fb22 	bl	80004d8 <__aeabi_dmul>
 8007e94:	4656      	mov	r6, sl
 8007e96:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8007e9a:	9413      	str	r4, [sp, #76]	@ 0x4c
 8007e9c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007ea0:	f7f8 fdca 	bl	8000a38 <__aeabi_d2iz>
 8007ea4:	4605      	mov	r5, r0
 8007ea6:	f7f8 faad 	bl	8000404 <__aeabi_i2d>
 8007eaa:	4602      	mov	r2, r0
 8007eac:	460b      	mov	r3, r1
 8007eae:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007eb2:	f7f8 f959 	bl	8000168 <__aeabi_dsub>
 8007eb6:	4602      	mov	r2, r0
 8007eb8:	460b      	mov	r3, r1
 8007eba:	3530      	adds	r5, #48	@ 0x30
 8007ebc:	f806 5b01 	strb.w	r5, [r6], #1
 8007ec0:	42a6      	cmp	r6, r4
 8007ec2:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8007ec6:	f04f 0200 	mov.w	r2, #0
 8007eca:	d124      	bne.n	8007f16 <_dtoa_r+0x62e>
 8007ecc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8007ed0:	4bae      	ldr	r3, [pc, #696]	@ (800818c <_dtoa_r+0x8a4>)
 8007ed2:	f7f8 f94b 	bl	800016c <__adddf3>
 8007ed6:	4602      	mov	r2, r0
 8007ed8:	460b      	mov	r3, r1
 8007eda:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007ede:	f7f8 fd8b 	bl	80009f8 <__aeabi_dcmpgt>
 8007ee2:	2800      	cmp	r0, #0
 8007ee4:	d163      	bne.n	8007fae <_dtoa_r+0x6c6>
 8007ee6:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8007eea:	2000      	movs	r0, #0
 8007eec:	49a7      	ldr	r1, [pc, #668]	@ (800818c <_dtoa_r+0x8a4>)
 8007eee:	f7f8 f93b 	bl	8000168 <__aeabi_dsub>
 8007ef2:	4602      	mov	r2, r0
 8007ef4:	460b      	mov	r3, r1
 8007ef6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007efa:	f7f8 fd5f 	bl	80009bc <__aeabi_dcmplt>
 8007efe:	2800      	cmp	r0, #0
 8007f00:	f43f af14 	beq.w	8007d2c <_dtoa_r+0x444>
 8007f04:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8007f06:	1e73      	subs	r3, r6, #1
 8007f08:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007f0a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8007f0e:	2b30      	cmp	r3, #48	@ 0x30
 8007f10:	d0f8      	beq.n	8007f04 <_dtoa_r+0x61c>
 8007f12:	4647      	mov	r7, r8
 8007f14:	e03b      	b.n	8007f8e <_dtoa_r+0x6a6>
 8007f16:	4b9e      	ldr	r3, [pc, #632]	@ (8008190 <_dtoa_r+0x8a8>)
 8007f18:	f7f8 fade 	bl	80004d8 <__aeabi_dmul>
 8007f1c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8007f20:	e7bc      	b.n	8007e9c <_dtoa_r+0x5b4>
 8007f22:	4656      	mov	r6, sl
 8007f24:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8007f28:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007f2c:	4620      	mov	r0, r4
 8007f2e:	4629      	mov	r1, r5
 8007f30:	f7f8 fbfc 	bl	800072c <__aeabi_ddiv>
 8007f34:	f7f8 fd80 	bl	8000a38 <__aeabi_d2iz>
 8007f38:	4680      	mov	r8, r0
 8007f3a:	f7f8 fa63 	bl	8000404 <__aeabi_i2d>
 8007f3e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007f42:	f7f8 fac9 	bl	80004d8 <__aeabi_dmul>
 8007f46:	4602      	mov	r2, r0
 8007f48:	460b      	mov	r3, r1
 8007f4a:	4620      	mov	r0, r4
 8007f4c:	4629      	mov	r1, r5
 8007f4e:	f7f8 f90b 	bl	8000168 <__aeabi_dsub>
 8007f52:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8007f56:	9d08      	ldr	r5, [sp, #32]
 8007f58:	f806 4b01 	strb.w	r4, [r6], #1
 8007f5c:	eba6 040a 	sub.w	r4, r6, sl
 8007f60:	42a5      	cmp	r5, r4
 8007f62:	4602      	mov	r2, r0
 8007f64:	460b      	mov	r3, r1
 8007f66:	d133      	bne.n	8007fd0 <_dtoa_r+0x6e8>
 8007f68:	f7f8 f900 	bl	800016c <__adddf3>
 8007f6c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007f70:	4604      	mov	r4, r0
 8007f72:	460d      	mov	r5, r1
 8007f74:	f7f8 fd40 	bl	80009f8 <__aeabi_dcmpgt>
 8007f78:	b9c0      	cbnz	r0, 8007fac <_dtoa_r+0x6c4>
 8007f7a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007f7e:	4620      	mov	r0, r4
 8007f80:	4629      	mov	r1, r5
 8007f82:	f7f8 fd11 	bl	80009a8 <__aeabi_dcmpeq>
 8007f86:	b110      	cbz	r0, 8007f8e <_dtoa_r+0x6a6>
 8007f88:	f018 0f01 	tst.w	r8, #1
 8007f8c:	d10e      	bne.n	8007fac <_dtoa_r+0x6c4>
 8007f8e:	4648      	mov	r0, r9
 8007f90:	9903      	ldr	r1, [sp, #12]
 8007f92:	f000 fbbb 	bl	800870c <_Bfree>
 8007f96:	2300      	movs	r3, #0
 8007f98:	7033      	strb	r3, [r6, #0]
 8007f9a:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8007f9c:	3701      	adds	r7, #1
 8007f9e:	601f      	str	r7, [r3, #0]
 8007fa0:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8007fa2:	2b00      	cmp	r3, #0
 8007fa4:	f000 824b 	beq.w	800843e <_dtoa_r+0xb56>
 8007fa8:	601e      	str	r6, [r3, #0]
 8007faa:	e248      	b.n	800843e <_dtoa_r+0xb56>
 8007fac:	46b8      	mov	r8, r7
 8007fae:	4633      	mov	r3, r6
 8007fb0:	461e      	mov	r6, r3
 8007fb2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007fb6:	2a39      	cmp	r2, #57	@ 0x39
 8007fb8:	d106      	bne.n	8007fc8 <_dtoa_r+0x6e0>
 8007fba:	459a      	cmp	sl, r3
 8007fbc:	d1f8      	bne.n	8007fb0 <_dtoa_r+0x6c8>
 8007fbe:	2230      	movs	r2, #48	@ 0x30
 8007fc0:	f108 0801 	add.w	r8, r8, #1
 8007fc4:	f88a 2000 	strb.w	r2, [sl]
 8007fc8:	781a      	ldrb	r2, [r3, #0]
 8007fca:	3201      	adds	r2, #1
 8007fcc:	701a      	strb	r2, [r3, #0]
 8007fce:	e7a0      	b.n	8007f12 <_dtoa_r+0x62a>
 8007fd0:	2200      	movs	r2, #0
 8007fd2:	4b6f      	ldr	r3, [pc, #444]	@ (8008190 <_dtoa_r+0x8a8>)
 8007fd4:	f7f8 fa80 	bl	80004d8 <__aeabi_dmul>
 8007fd8:	2200      	movs	r2, #0
 8007fda:	2300      	movs	r3, #0
 8007fdc:	4604      	mov	r4, r0
 8007fde:	460d      	mov	r5, r1
 8007fe0:	f7f8 fce2 	bl	80009a8 <__aeabi_dcmpeq>
 8007fe4:	2800      	cmp	r0, #0
 8007fe6:	d09f      	beq.n	8007f28 <_dtoa_r+0x640>
 8007fe8:	e7d1      	b.n	8007f8e <_dtoa_r+0x6a6>
 8007fea:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8007fec:	2a00      	cmp	r2, #0
 8007fee:	f000 80ea 	beq.w	80081c6 <_dtoa_r+0x8de>
 8007ff2:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8007ff4:	2a01      	cmp	r2, #1
 8007ff6:	f300 80cd 	bgt.w	8008194 <_dtoa_r+0x8ac>
 8007ffa:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8007ffc:	2a00      	cmp	r2, #0
 8007ffe:	f000 80c1 	beq.w	8008184 <_dtoa_r+0x89c>
 8008002:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8008006:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8008008:	9e04      	ldr	r6, [sp, #16]
 800800a:	9a04      	ldr	r2, [sp, #16]
 800800c:	2101      	movs	r1, #1
 800800e:	441a      	add	r2, r3
 8008010:	9204      	str	r2, [sp, #16]
 8008012:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008014:	4648      	mov	r0, r9
 8008016:	441a      	add	r2, r3
 8008018:	9209      	str	r2, [sp, #36]	@ 0x24
 800801a:	f000 fc75 	bl	8008908 <__i2b>
 800801e:	4605      	mov	r5, r0
 8008020:	b166      	cbz	r6, 800803c <_dtoa_r+0x754>
 8008022:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008024:	2b00      	cmp	r3, #0
 8008026:	dd09      	ble.n	800803c <_dtoa_r+0x754>
 8008028:	42b3      	cmp	r3, r6
 800802a:	bfa8      	it	ge
 800802c:	4633      	movge	r3, r6
 800802e:	9a04      	ldr	r2, [sp, #16]
 8008030:	1af6      	subs	r6, r6, r3
 8008032:	1ad2      	subs	r2, r2, r3
 8008034:	9204      	str	r2, [sp, #16]
 8008036:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008038:	1ad3      	subs	r3, r2, r3
 800803a:	9309      	str	r3, [sp, #36]	@ 0x24
 800803c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800803e:	b30b      	cbz	r3, 8008084 <_dtoa_r+0x79c>
 8008040:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008042:	2b00      	cmp	r3, #0
 8008044:	f000 80c6 	beq.w	80081d4 <_dtoa_r+0x8ec>
 8008048:	2c00      	cmp	r4, #0
 800804a:	f000 80c0 	beq.w	80081ce <_dtoa_r+0x8e6>
 800804e:	4629      	mov	r1, r5
 8008050:	4622      	mov	r2, r4
 8008052:	4648      	mov	r0, r9
 8008054:	f000 fd10 	bl	8008a78 <__pow5mult>
 8008058:	9a03      	ldr	r2, [sp, #12]
 800805a:	4601      	mov	r1, r0
 800805c:	4605      	mov	r5, r0
 800805e:	4648      	mov	r0, r9
 8008060:	f000 fc68 	bl	8008934 <__multiply>
 8008064:	9903      	ldr	r1, [sp, #12]
 8008066:	4680      	mov	r8, r0
 8008068:	4648      	mov	r0, r9
 800806a:	f000 fb4f 	bl	800870c <_Bfree>
 800806e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8008070:	1b1b      	subs	r3, r3, r4
 8008072:	930a      	str	r3, [sp, #40]	@ 0x28
 8008074:	f000 80b1 	beq.w	80081da <_dtoa_r+0x8f2>
 8008078:	4641      	mov	r1, r8
 800807a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800807c:	4648      	mov	r0, r9
 800807e:	f000 fcfb 	bl	8008a78 <__pow5mult>
 8008082:	9003      	str	r0, [sp, #12]
 8008084:	2101      	movs	r1, #1
 8008086:	4648      	mov	r0, r9
 8008088:	f000 fc3e 	bl	8008908 <__i2b>
 800808c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800808e:	4604      	mov	r4, r0
 8008090:	2b00      	cmp	r3, #0
 8008092:	f000 81d8 	beq.w	8008446 <_dtoa_r+0xb5e>
 8008096:	461a      	mov	r2, r3
 8008098:	4601      	mov	r1, r0
 800809a:	4648      	mov	r0, r9
 800809c:	f000 fcec 	bl	8008a78 <__pow5mult>
 80080a0:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80080a2:	4604      	mov	r4, r0
 80080a4:	2b01      	cmp	r3, #1
 80080a6:	f300 809f 	bgt.w	80081e8 <_dtoa_r+0x900>
 80080aa:	9b06      	ldr	r3, [sp, #24]
 80080ac:	2b00      	cmp	r3, #0
 80080ae:	f040 8097 	bne.w	80081e0 <_dtoa_r+0x8f8>
 80080b2:	9b07      	ldr	r3, [sp, #28]
 80080b4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80080b8:	2b00      	cmp	r3, #0
 80080ba:	f040 8093 	bne.w	80081e4 <_dtoa_r+0x8fc>
 80080be:	9b07      	ldr	r3, [sp, #28]
 80080c0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80080c4:	0d1b      	lsrs	r3, r3, #20
 80080c6:	051b      	lsls	r3, r3, #20
 80080c8:	b133      	cbz	r3, 80080d8 <_dtoa_r+0x7f0>
 80080ca:	9b04      	ldr	r3, [sp, #16]
 80080cc:	3301      	adds	r3, #1
 80080ce:	9304      	str	r3, [sp, #16]
 80080d0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80080d2:	3301      	adds	r3, #1
 80080d4:	9309      	str	r3, [sp, #36]	@ 0x24
 80080d6:	2301      	movs	r3, #1
 80080d8:	930a      	str	r3, [sp, #40]	@ 0x28
 80080da:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80080dc:	2b00      	cmp	r3, #0
 80080de:	f000 81b8 	beq.w	8008452 <_dtoa_r+0xb6a>
 80080e2:	6923      	ldr	r3, [r4, #16]
 80080e4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80080e8:	6918      	ldr	r0, [r3, #16]
 80080ea:	f000 fbc1 	bl	8008870 <__hi0bits>
 80080ee:	f1c0 0020 	rsb	r0, r0, #32
 80080f2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80080f4:	4418      	add	r0, r3
 80080f6:	f010 001f 	ands.w	r0, r0, #31
 80080fa:	f000 8082 	beq.w	8008202 <_dtoa_r+0x91a>
 80080fe:	f1c0 0320 	rsb	r3, r0, #32
 8008102:	2b04      	cmp	r3, #4
 8008104:	dd73      	ble.n	80081ee <_dtoa_r+0x906>
 8008106:	9b04      	ldr	r3, [sp, #16]
 8008108:	f1c0 001c 	rsb	r0, r0, #28
 800810c:	4403      	add	r3, r0
 800810e:	9304      	str	r3, [sp, #16]
 8008110:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008112:	4406      	add	r6, r0
 8008114:	4403      	add	r3, r0
 8008116:	9309      	str	r3, [sp, #36]	@ 0x24
 8008118:	9b04      	ldr	r3, [sp, #16]
 800811a:	2b00      	cmp	r3, #0
 800811c:	dd05      	ble.n	800812a <_dtoa_r+0x842>
 800811e:	461a      	mov	r2, r3
 8008120:	4648      	mov	r0, r9
 8008122:	9903      	ldr	r1, [sp, #12]
 8008124:	f000 fd02 	bl	8008b2c <__lshift>
 8008128:	9003      	str	r0, [sp, #12]
 800812a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800812c:	2b00      	cmp	r3, #0
 800812e:	dd05      	ble.n	800813c <_dtoa_r+0x854>
 8008130:	4621      	mov	r1, r4
 8008132:	461a      	mov	r2, r3
 8008134:	4648      	mov	r0, r9
 8008136:	f000 fcf9 	bl	8008b2c <__lshift>
 800813a:	4604      	mov	r4, r0
 800813c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800813e:	2b00      	cmp	r3, #0
 8008140:	d061      	beq.n	8008206 <_dtoa_r+0x91e>
 8008142:	4621      	mov	r1, r4
 8008144:	9803      	ldr	r0, [sp, #12]
 8008146:	f000 fd5d 	bl	8008c04 <__mcmp>
 800814a:	2800      	cmp	r0, #0
 800814c:	da5b      	bge.n	8008206 <_dtoa_r+0x91e>
 800814e:	2300      	movs	r3, #0
 8008150:	220a      	movs	r2, #10
 8008152:	4648      	mov	r0, r9
 8008154:	9903      	ldr	r1, [sp, #12]
 8008156:	f000 fafb 	bl	8008750 <__multadd>
 800815a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800815c:	f107 38ff 	add.w	r8, r7, #4294967295
 8008160:	9003      	str	r0, [sp, #12]
 8008162:	2b00      	cmp	r3, #0
 8008164:	f000 8177 	beq.w	8008456 <_dtoa_r+0xb6e>
 8008168:	4629      	mov	r1, r5
 800816a:	2300      	movs	r3, #0
 800816c:	220a      	movs	r2, #10
 800816e:	4648      	mov	r0, r9
 8008170:	f000 faee 	bl	8008750 <__multadd>
 8008174:	f1bb 0f00 	cmp.w	fp, #0
 8008178:	4605      	mov	r5, r0
 800817a:	dc6f      	bgt.n	800825c <_dtoa_r+0x974>
 800817c:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800817e:	2b02      	cmp	r3, #2
 8008180:	dc49      	bgt.n	8008216 <_dtoa_r+0x92e>
 8008182:	e06b      	b.n	800825c <_dtoa_r+0x974>
 8008184:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8008186:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800818a:	e73c      	b.n	8008006 <_dtoa_r+0x71e>
 800818c:	3fe00000 	.word	0x3fe00000
 8008190:	40240000 	.word	0x40240000
 8008194:	9b08      	ldr	r3, [sp, #32]
 8008196:	1e5c      	subs	r4, r3, #1
 8008198:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800819a:	42a3      	cmp	r3, r4
 800819c:	db09      	blt.n	80081b2 <_dtoa_r+0x8ca>
 800819e:	1b1c      	subs	r4, r3, r4
 80081a0:	9b08      	ldr	r3, [sp, #32]
 80081a2:	2b00      	cmp	r3, #0
 80081a4:	f6bf af30 	bge.w	8008008 <_dtoa_r+0x720>
 80081a8:	9b04      	ldr	r3, [sp, #16]
 80081aa:	9a08      	ldr	r2, [sp, #32]
 80081ac:	1a9e      	subs	r6, r3, r2
 80081ae:	2300      	movs	r3, #0
 80081b0:	e72b      	b.n	800800a <_dtoa_r+0x722>
 80081b2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80081b4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80081b6:	1ae3      	subs	r3, r4, r3
 80081b8:	441a      	add	r2, r3
 80081ba:	940a      	str	r4, [sp, #40]	@ 0x28
 80081bc:	9e04      	ldr	r6, [sp, #16]
 80081be:	2400      	movs	r4, #0
 80081c0:	9b08      	ldr	r3, [sp, #32]
 80081c2:	920e      	str	r2, [sp, #56]	@ 0x38
 80081c4:	e721      	b.n	800800a <_dtoa_r+0x722>
 80081c6:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80081c8:	9e04      	ldr	r6, [sp, #16]
 80081ca:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 80081cc:	e728      	b.n	8008020 <_dtoa_r+0x738>
 80081ce:	f8dd 800c 	ldr.w	r8, [sp, #12]
 80081d2:	e751      	b.n	8008078 <_dtoa_r+0x790>
 80081d4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80081d6:	9903      	ldr	r1, [sp, #12]
 80081d8:	e750      	b.n	800807c <_dtoa_r+0x794>
 80081da:	f8cd 800c 	str.w	r8, [sp, #12]
 80081de:	e751      	b.n	8008084 <_dtoa_r+0x79c>
 80081e0:	2300      	movs	r3, #0
 80081e2:	e779      	b.n	80080d8 <_dtoa_r+0x7f0>
 80081e4:	9b06      	ldr	r3, [sp, #24]
 80081e6:	e777      	b.n	80080d8 <_dtoa_r+0x7f0>
 80081e8:	2300      	movs	r3, #0
 80081ea:	930a      	str	r3, [sp, #40]	@ 0x28
 80081ec:	e779      	b.n	80080e2 <_dtoa_r+0x7fa>
 80081ee:	d093      	beq.n	8008118 <_dtoa_r+0x830>
 80081f0:	9a04      	ldr	r2, [sp, #16]
 80081f2:	331c      	adds	r3, #28
 80081f4:	441a      	add	r2, r3
 80081f6:	9204      	str	r2, [sp, #16]
 80081f8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80081fa:	441e      	add	r6, r3
 80081fc:	441a      	add	r2, r3
 80081fe:	9209      	str	r2, [sp, #36]	@ 0x24
 8008200:	e78a      	b.n	8008118 <_dtoa_r+0x830>
 8008202:	4603      	mov	r3, r0
 8008204:	e7f4      	b.n	80081f0 <_dtoa_r+0x908>
 8008206:	9b08      	ldr	r3, [sp, #32]
 8008208:	46b8      	mov	r8, r7
 800820a:	2b00      	cmp	r3, #0
 800820c:	dc20      	bgt.n	8008250 <_dtoa_r+0x968>
 800820e:	469b      	mov	fp, r3
 8008210:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8008212:	2b02      	cmp	r3, #2
 8008214:	dd1e      	ble.n	8008254 <_dtoa_r+0x96c>
 8008216:	f1bb 0f00 	cmp.w	fp, #0
 800821a:	f47f adb1 	bne.w	8007d80 <_dtoa_r+0x498>
 800821e:	4621      	mov	r1, r4
 8008220:	465b      	mov	r3, fp
 8008222:	2205      	movs	r2, #5
 8008224:	4648      	mov	r0, r9
 8008226:	f000 fa93 	bl	8008750 <__multadd>
 800822a:	4601      	mov	r1, r0
 800822c:	4604      	mov	r4, r0
 800822e:	9803      	ldr	r0, [sp, #12]
 8008230:	f000 fce8 	bl	8008c04 <__mcmp>
 8008234:	2800      	cmp	r0, #0
 8008236:	f77f ada3 	ble.w	8007d80 <_dtoa_r+0x498>
 800823a:	4656      	mov	r6, sl
 800823c:	2331      	movs	r3, #49	@ 0x31
 800823e:	f108 0801 	add.w	r8, r8, #1
 8008242:	f806 3b01 	strb.w	r3, [r6], #1
 8008246:	e59f      	b.n	8007d88 <_dtoa_r+0x4a0>
 8008248:	46b8      	mov	r8, r7
 800824a:	9c08      	ldr	r4, [sp, #32]
 800824c:	4625      	mov	r5, r4
 800824e:	e7f4      	b.n	800823a <_dtoa_r+0x952>
 8008250:	f8dd b020 	ldr.w	fp, [sp, #32]
 8008254:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008256:	2b00      	cmp	r3, #0
 8008258:	f000 8101 	beq.w	800845e <_dtoa_r+0xb76>
 800825c:	2e00      	cmp	r6, #0
 800825e:	dd05      	ble.n	800826c <_dtoa_r+0x984>
 8008260:	4629      	mov	r1, r5
 8008262:	4632      	mov	r2, r6
 8008264:	4648      	mov	r0, r9
 8008266:	f000 fc61 	bl	8008b2c <__lshift>
 800826a:	4605      	mov	r5, r0
 800826c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800826e:	2b00      	cmp	r3, #0
 8008270:	d05c      	beq.n	800832c <_dtoa_r+0xa44>
 8008272:	4648      	mov	r0, r9
 8008274:	6869      	ldr	r1, [r5, #4]
 8008276:	f000 fa09 	bl	800868c <_Balloc>
 800827a:	4606      	mov	r6, r0
 800827c:	b928      	cbnz	r0, 800828a <_dtoa_r+0x9a2>
 800827e:	4602      	mov	r2, r0
 8008280:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8008284:	4b80      	ldr	r3, [pc, #512]	@ (8008488 <_dtoa_r+0xba0>)
 8008286:	f7ff bb43 	b.w	8007910 <_dtoa_r+0x28>
 800828a:	692a      	ldr	r2, [r5, #16]
 800828c:	f105 010c 	add.w	r1, r5, #12
 8008290:	3202      	adds	r2, #2
 8008292:	0092      	lsls	r2, r2, #2
 8008294:	300c      	adds	r0, #12
 8008296:	f001 ff51 	bl	800a13c <memcpy>
 800829a:	2201      	movs	r2, #1
 800829c:	4631      	mov	r1, r6
 800829e:	4648      	mov	r0, r9
 80082a0:	f000 fc44 	bl	8008b2c <__lshift>
 80082a4:	462f      	mov	r7, r5
 80082a6:	4605      	mov	r5, r0
 80082a8:	f10a 0301 	add.w	r3, sl, #1
 80082ac:	9304      	str	r3, [sp, #16]
 80082ae:	eb0a 030b 	add.w	r3, sl, fp
 80082b2:	930a      	str	r3, [sp, #40]	@ 0x28
 80082b4:	9b06      	ldr	r3, [sp, #24]
 80082b6:	f003 0301 	and.w	r3, r3, #1
 80082ba:	9309      	str	r3, [sp, #36]	@ 0x24
 80082bc:	9b04      	ldr	r3, [sp, #16]
 80082be:	4621      	mov	r1, r4
 80082c0:	9803      	ldr	r0, [sp, #12]
 80082c2:	f103 3bff 	add.w	fp, r3, #4294967295
 80082c6:	f7ff fa87 	bl	80077d8 <quorem>
 80082ca:	4603      	mov	r3, r0
 80082cc:	4639      	mov	r1, r7
 80082ce:	3330      	adds	r3, #48	@ 0x30
 80082d0:	9006      	str	r0, [sp, #24]
 80082d2:	9803      	ldr	r0, [sp, #12]
 80082d4:	930b      	str	r3, [sp, #44]	@ 0x2c
 80082d6:	f000 fc95 	bl	8008c04 <__mcmp>
 80082da:	462a      	mov	r2, r5
 80082dc:	9008      	str	r0, [sp, #32]
 80082de:	4621      	mov	r1, r4
 80082e0:	4648      	mov	r0, r9
 80082e2:	f000 fcab 	bl	8008c3c <__mdiff>
 80082e6:	68c2      	ldr	r2, [r0, #12]
 80082e8:	4606      	mov	r6, r0
 80082ea:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80082ec:	bb02      	cbnz	r2, 8008330 <_dtoa_r+0xa48>
 80082ee:	4601      	mov	r1, r0
 80082f0:	9803      	ldr	r0, [sp, #12]
 80082f2:	f000 fc87 	bl	8008c04 <__mcmp>
 80082f6:	4602      	mov	r2, r0
 80082f8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80082fa:	4631      	mov	r1, r6
 80082fc:	4648      	mov	r0, r9
 80082fe:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 8008302:	f000 fa03 	bl	800870c <_Bfree>
 8008306:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8008308:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800830a:	9e04      	ldr	r6, [sp, #16]
 800830c:	ea42 0103 	orr.w	r1, r2, r3
 8008310:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008312:	4319      	orrs	r1, r3
 8008314:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008316:	d10d      	bne.n	8008334 <_dtoa_r+0xa4c>
 8008318:	2b39      	cmp	r3, #57	@ 0x39
 800831a:	d027      	beq.n	800836c <_dtoa_r+0xa84>
 800831c:	9a08      	ldr	r2, [sp, #32]
 800831e:	2a00      	cmp	r2, #0
 8008320:	dd01      	ble.n	8008326 <_dtoa_r+0xa3e>
 8008322:	9b06      	ldr	r3, [sp, #24]
 8008324:	3331      	adds	r3, #49	@ 0x31
 8008326:	f88b 3000 	strb.w	r3, [fp]
 800832a:	e52e      	b.n	8007d8a <_dtoa_r+0x4a2>
 800832c:	4628      	mov	r0, r5
 800832e:	e7b9      	b.n	80082a4 <_dtoa_r+0x9bc>
 8008330:	2201      	movs	r2, #1
 8008332:	e7e2      	b.n	80082fa <_dtoa_r+0xa12>
 8008334:	9908      	ldr	r1, [sp, #32]
 8008336:	2900      	cmp	r1, #0
 8008338:	db04      	blt.n	8008344 <_dtoa_r+0xa5c>
 800833a:	9820      	ldr	r0, [sp, #128]	@ 0x80
 800833c:	4301      	orrs	r1, r0
 800833e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008340:	4301      	orrs	r1, r0
 8008342:	d120      	bne.n	8008386 <_dtoa_r+0xa9e>
 8008344:	2a00      	cmp	r2, #0
 8008346:	ddee      	ble.n	8008326 <_dtoa_r+0xa3e>
 8008348:	2201      	movs	r2, #1
 800834a:	9903      	ldr	r1, [sp, #12]
 800834c:	4648      	mov	r0, r9
 800834e:	9304      	str	r3, [sp, #16]
 8008350:	f000 fbec 	bl	8008b2c <__lshift>
 8008354:	4621      	mov	r1, r4
 8008356:	9003      	str	r0, [sp, #12]
 8008358:	f000 fc54 	bl	8008c04 <__mcmp>
 800835c:	2800      	cmp	r0, #0
 800835e:	9b04      	ldr	r3, [sp, #16]
 8008360:	dc02      	bgt.n	8008368 <_dtoa_r+0xa80>
 8008362:	d1e0      	bne.n	8008326 <_dtoa_r+0xa3e>
 8008364:	07da      	lsls	r2, r3, #31
 8008366:	d5de      	bpl.n	8008326 <_dtoa_r+0xa3e>
 8008368:	2b39      	cmp	r3, #57	@ 0x39
 800836a:	d1da      	bne.n	8008322 <_dtoa_r+0xa3a>
 800836c:	2339      	movs	r3, #57	@ 0x39
 800836e:	f88b 3000 	strb.w	r3, [fp]
 8008372:	4633      	mov	r3, r6
 8008374:	461e      	mov	r6, r3
 8008376:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800837a:	3b01      	subs	r3, #1
 800837c:	2a39      	cmp	r2, #57	@ 0x39
 800837e:	d04e      	beq.n	800841e <_dtoa_r+0xb36>
 8008380:	3201      	adds	r2, #1
 8008382:	701a      	strb	r2, [r3, #0]
 8008384:	e501      	b.n	8007d8a <_dtoa_r+0x4a2>
 8008386:	2a00      	cmp	r2, #0
 8008388:	dd03      	ble.n	8008392 <_dtoa_r+0xaaa>
 800838a:	2b39      	cmp	r3, #57	@ 0x39
 800838c:	d0ee      	beq.n	800836c <_dtoa_r+0xa84>
 800838e:	3301      	adds	r3, #1
 8008390:	e7c9      	b.n	8008326 <_dtoa_r+0xa3e>
 8008392:	9a04      	ldr	r2, [sp, #16]
 8008394:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008396:	f802 3c01 	strb.w	r3, [r2, #-1]
 800839a:	428a      	cmp	r2, r1
 800839c:	d028      	beq.n	80083f0 <_dtoa_r+0xb08>
 800839e:	2300      	movs	r3, #0
 80083a0:	220a      	movs	r2, #10
 80083a2:	9903      	ldr	r1, [sp, #12]
 80083a4:	4648      	mov	r0, r9
 80083a6:	f000 f9d3 	bl	8008750 <__multadd>
 80083aa:	42af      	cmp	r7, r5
 80083ac:	9003      	str	r0, [sp, #12]
 80083ae:	f04f 0300 	mov.w	r3, #0
 80083b2:	f04f 020a 	mov.w	r2, #10
 80083b6:	4639      	mov	r1, r7
 80083b8:	4648      	mov	r0, r9
 80083ba:	d107      	bne.n	80083cc <_dtoa_r+0xae4>
 80083bc:	f000 f9c8 	bl	8008750 <__multadd>
 80083c0:	4607      	mov	r7, r0
 80083c2:	4605      	mov	r5, r0
 80083c4:	9b04      	ldr	r3, [sp, #16]
 80083c6:	3301      	adds	r3, #1
 80083c8:	9304      	str	r3, [sp, #16]
 80083ca:	e777      	b.n	80082bc <_dtoa_r+0x9d4>
 80083cc:	f000 f9c0 	bl	8008750 <__multadd>
 80083d0:	4629      	mov	r1, r5
 80083d2:	4607      	mov	r7, r0
 80083d4:	2300      	movs	r3, #0
 80083d6:	220a      	movs	r2, #10
 80083d8:	4648      	mov	r0, r9
 80083da:	f000 f9b9 	bl	8008750 <__multadd>
 80083de:	4605      	mov	r5, r0
 80083e0:	e7f0      	b.n	80083c4 <_dtoa_r+0xadc>
 80083e2:	f1bb 0f00 	cmp.w	fp, #0
 80083e6:	bfcc      	ite	gt
 80083e8:	465e      	movgt	r6, fp
 80083ea:	2601      	movle	r6, #1
 80083ec:	2700      	movs	r7, #0
 80083ee:	4456      	add	r6, sl
 80083f0:	2201      	movs	r2, #1
 80083f2:	9903      	ldr	r1, [sp, #12]
 80083f4:	4648      	mov	r0, r9
 80083f6:	9304      	str	r3, [sp, #16]
 80083f8:	f000 fb98 	bl	8008b2c <__lshift>
 80083fc:	4621      	mov	r1, r4
 80083fe:	9003      	str	r0, [sp, #12]
 8008400:	f000 fc00 	bl	8008c04 <__mcmp>
 8008404:	2800      	cmp	r0, #0
 8008406:	dcb4      	bgt.n	8008372 <_dtoa_r+0xa8a>
 8008408:	d102      	bne.n	8008410 <_dtoa_r+0xb28>
 800840a:	9b04      	ldr	r3, [sp, #16]
 800840c:	07db      	lsls	r3, r3, #31
 800840e:	d4b0      	bmi.n	8008372 <_dtoa_r+0xa8a>
 8008410:	4633      	mov	r3, r6
 8008412:	461e      	mov	r6, r3
 8008414:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008418:	2a30      	cmp	r2, #48	@ 0x30
 800841a:	d0fa      	beq.n	8008412 <_dtoa_r+0xb2a>
 800841c:	e4b5      	b.n	8007d8a <_dtoa_r+0x4a2>
 800841e:	459a      	cmp	sl, r3
 8008420:	d1a8      	bne.n	8008374 <_dtoa_r+0xa8c>
 8008422:	2331      	movs	r3, #49	@ 0x31
 8008424:	f108 0801 	add.w	r8, r8, #1
 8008428:	f88a 3000 	strb.w	r3, [sl]
 800842c:	e4ad      	b.n	8007d8a <_dtoa_r+0x4a2>
 800842e:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8008430:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800848c <_dtoa_r+0xba4>
 8008434:	b11b      	cbz	r3, 800843e <_dtoa_r+0xb56>
 8008436:	f10a 0308 	add.w	r3, sl, #8
 800843a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800843c:	6013      	str	r3, [r2, #0]
 800843e:	4650      	mov	r0, sl
 8008440:	b017      	add	sp, #92	@ 0x5c
 8008442:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008446:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8008448:	2b01      	cmp	r3, #1
 800844a:	f77f ae2e 	ble.w	80080aa <_dtoa_r+0x7c2>
 800844e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008450:	930a      	str	r3, [sp, #40]	@ 0x28
 8008452:	2001      	movs	r0, #1
 8008454:	e64d      	b.n	80080f2 <_dtoa_r+0x80a>
 8008456:	f1bb 0f00 	cmp.w	fp, #0
 800845a:	f77f aed9 	ble.w	8008210 <_dtoa_r+0x928>
 800845e:	4656      	mov	r6, sl
 8008460:	4621      	mov	r1, r4
 8008462:	9803      	ldr	r0, [sp, #12]
 8008464:	f7ff f9b8 	bl	80077d8 <quorem>
 8008468:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800846c:	f806 3b01 	strb.w	r3, [r6], #1
 8008470:	eba6 020a 	sub.w	r2, r6, sl
 8008474:	4593      	cmp	fp, r2
 8008476:	ddb4      	ble.n	80083e2 <_dtoa_r+0xafa>
 8008478:	2300      	movs	r3, #0
 800847a:	220a      	movs	r2, #10
 800847c:	4648      	mov	r0, r9
 800847e:	9903      	ldr	r1, [sp, #12]
 8008480:	f000 f966 	bl	8008750 <__multadd>
 8008484:	9003      	str	r0, [sp, #12]
 8008486:	e7eb      	b.n	8008460 <_dtoa_r+0xb78>
 8008488:	0800b0af 	.word	0x0800b0af
 800848c:	0800b033 	.word	0x0800b033

08008490 <_free_r>:
 8008490:	b538      	push	{r3, r4, r5, lr}
 8008492:	4605      	mov	r5, r0
 8008494:	2900      	cmp	r1, #0
 8008496:	d040      	beq.n	800851a <_free_r+0x8a>
 8008498:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800849c:	1f0c      	subs	r4, r1, #4
 800849e:	2b00      	cmp	r3, #0
 80084a0:	bfb8      	it	lt
 80084a2:	18e4      	addlt	r4, r4, r3
 80084a4:	f000 f8e6 	bl	8008674 <__malloc_lock>
 80084a8:	4a1c      	ldr	r2, [pc, #112]	@ (800851c <_free_r+0x8c>)
 80084aa:	6813      	ldr	r3, [r2, #0]
 80084ac:	b933      	cbnz	r3, 80084bc <_free_r+0x2c>
 80084ae:	6063      	str	r3, [r4, #4]
 80084b0:	6014      	str	r4, [r2, #0]
 80084b2:	4628      	mov	r0, r5
 80084b4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80084b8:	f000 b8e2 	b.w	8008680 <__malloc_unlock>
 80084bc:	42a3      	cmp	r3, r4
 80084be:	d908      	bls.n	80084d2 <_free_r+0x42>
 80084c0:	6820      	ldr	r0, [r4, #0]
 80084c2:	1821      	adds	r1, r4, r0
 80084c4:	428b      	cmp	r3, r1
 80084c6:	bf01      	itttt	eq
 80084c8:	6819      	ldreq	r1, [r3, #0]
 80084ca:	685b      	ldreq	r3, [r3, #4]
 80084cc:	1809      	addeq	r1, r1, r0
 80084ce:	6021      	streq	r1, [r4, #0]
 80084d0:	e7ed      	b.n	80084ae <_free_r+0x1e>
 80084d2:	461a      	mov	r2, r3
 80084d4:	685b      	ldr	r3, [r3, #4]
 80084d6:	b10b      	cbz	r3, 80084dc <_free_r+0x4c>
 80084d8:	42a3      	cmp	r3, r4
 80084da:	d9fa      	bls.n	80084d2 <_free_r+0x42>
 80084dc:	6811      	ldr	r1, [r2, #0]
 80084de:	1850      	adds	r0, r2, r1
 80084e0:	42a0      	cmp	r0, r4
 80084e2:	d10b      	bne.n	80084fc <_free_r+0x6c>
 80084e4:	6820      	ldr	r0, [r4, #0]
 80084e6:	4401      	add	r1, r0
 80084e8:	1850      	adds	r0, r2, r1
 80084ea:	4283      	cmp	r3, r0
 80084ec:	6011      	str	r1, [r2, #0]
 80084ee:	d1e0      	bne.n	80084b2 <_free_r+0x22>
 80084f0:	6818      	ldr	r0, [r3, #0]
 80084f2:	685b      	ldr	r3, [r3, #4]
 80084f4:	4408      	add	r0, r1
 80084f6:	6010      	str	r0, [r2, #0]
 80084f8:	6053      	str	r3, [r2, #4]
 80084fa:	e7da      	b.n	80084b2 <_free_r+0x22>
 80084fc:	d902      	bls.n	8008504 <_free_r+0x74>
 80084fe:	230c      	movs	r3, #12
 8008500:	602b      	str	r3, [r5, #0]
 8008502:	e7d6      	b.n	80084b2 <_free_r+0x22>
 8008504:	6820      	ldr	r0, [r4, #0]
 8008506:	1821      	adds	r1, r4, r0
 8008508:	428b      	cmp	r3, r1
 800850a:	bf01      	itttt	eq
 800850c:	6819      	ldreq	r1, [r3, #0]
 800850e:	685b      	ldreq	r3, [r3, #4]
 8008510:	1809      	addeq	r1, r1, r0
 8008512:	6021      	streq	r1, [r4, #0]
 8008514:	6063      	str	r3, [r4, #4]
 8008516:	6054      	str	r4, [r2, #4]
 8008518:	e7cb      	b.n	80084b2 <_free_r+0x22>
 800851a:	bd38      	pop	{r3, r4, r5, pc}
 800851c:	20000660 	.word	0x20000660

08008520 <malloc>:
 8008520:	4b02      	ldr	r3, [pc, #8]	@ (800852c <malloc+0xc>)
 8008522:	4601      	mov	r1, r0
 8008524:	6818      	ldr	r0, [r3, #0]
 8008526:	f000 b825 	b.w	8008574 <_malloc_r>
 800852a:	bf00      	nop
 800852c:	2000006c 	.word	0x2000006c

08008530 <sbrk_aligned>:
 8008530:	b570      	push	{r4, r5, r6, lr}
 8008532:	4e0f      	ldr	r6, [pc, #60]	@ (8008570 <sbrk_aligned+0x40>)
 8008534:	460c      	mov	r4, r1
 8008536:	6831      	ldr	r1, [r6, #0]
 8008538:	4605      	mov	r5, r0
 800853a:	b911      	cbnz	r1, 8008542 <sbrk_aligned+0x12>
 800853c:	f001 fdee 	bl	800a11c <_sbrk_r>
 8008540:	6030      	str	r0, [r6, #0]
 8008542:	4621      	mov	r1, r4
 8008544:	4628      	mov	r0, r5
 8008546:	f001 fde9 	bl	800a11c <_sbrk_r>
 800854a:	1c43      	adds	r3, r0, #1
 800854c:	d103      	bne.n	8008556 <sbrk_aligned+0x26>
 800854e:	f04f 34ff 	mov.w	r4, #4294967295
 8008552:	4620      	mov	r0, r4
 8008554:	bd70      	pop	{r4, r5, r6, pc}
 8008556:	1cc4      	adds	r4, r0, #3
 8008558:	f024 0403 	bic.w	r4, r4, #3
 800855c:	42a0      	cmp	r0, r4
 800855e:	d0f8      	beq.n	8008552 <sbrk_aligned+0x22>
 8008560:	1a21      	subs	r1, r4, r0
 8008562:	4628      	mov	r0, r5
 8008564:	f001 fdda 	bl	800a11c <_sbrk_r>
 8008568:	3001      	adds	r0, #1
 800856a:	d1f2      	bne.n	8008552 <sbrk_aligned+0x22>
 800856c:	e7ef      	b.n	800854e <sbrk_aligned+0x1e>
 800856e:	bf00      	nop
 8008570:	2000065c 	.word	0x2000065c

08008574 <_malloc_r>:
 8008574:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008578:	1ccd      	adds	r5, r1, #3
 800857a:	f025 0503 	bic.w	r5, r5, #3
 800857e:	3508      	adds	r5, #8
 8008580:	2d0c      	cmp	r5, #12
 8008582:	bf38      	it	cc
 8008584:	250c      	movcc	r5, #12
 8008586:	2d00      	cmp	r5, #0
 8008588:	4606      	mov	r6, r0
 800858a:	db01      	blt.n	8008590 <_malloc_r+0x1c>
 800858c:	42a9      	cmp	r1, r5
 800858e:	d904      	bls.n	800859a <_malloc_r+0x26>
 8008590:	230c      	movs	r3, #12
 8008592:	6033      	str	r3, [r6, #0]
 8008594:	2000      	movs	r0, #0
 8008596:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800859a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008670 <_malloc_r+0xfc>
 800859e:	f000 f869 	bl	8008674 <__malloc_lock>
 80085a2:	f8d8 3000 	ldr.w	r3, [r8]
 80085a6:	461c      	mov	r4, r3
 80085a8:	bb44      	cbnz	r4, 80085fc <_malloc_r+0x88>
 80085aa:	4629      	mov	r1, r5
 80085ac:	4630      	mov	r0, r6
 80085ae:	f7ff ffbf 	bl	8008530 <sbrk_aligned>
 80085b2:	1c43      	adds	r3, r0, #1
 80085b4:	4604      	mov	r4, r0
 80085b6:	d158      	bne.n	800866a <_malloc_r+0xf6>
 80085b8:	f8d8 4000 	ldr.w	r4, [r8]
 80085bc:	4627      	mov	r7, r4
 80085be:	2f00      	cmp	r7, #0
 80085c0:	d143      	bne.n	800864a <_malloc_r+0xd6>
 80085c2:	2c00      	cmp	r4, #0
 80085c4:	d04b      	beq.n	800865e <_malloc_r+0xea>
 80085c6:	6823      	ldr	r3, [r4, #0]
 80085c8:	4639      	mov	r1, r7
 80085ca:	4630      	mov	r0, r6
 80085cc:	eb04 0903 	add.w	r9, r4, r3
 80085d0:	f001 fda4 	bl	800a11c <_sbrk_r>
 80085d4:	4581      	cmp	r9, r0
 80085d6:	d142      	bne.n	800865e <_malloc_r+0xea>
 80085d8:	6821      	ldr	r1, [r4, #0]
 80085da:	4630      	mov	r0, r6
 80085dc:	1a6d      	subs	r5, r5, r1
 80085de:	4629      	mov	r1, r5
 80085e0:	f7ff ffa6 	bl	8008530 <sbrk_aligned>
 80085e4:	3001      	adds	r0, #1
 80085e6:	d03a      	beq.n	800865e <_malloc_r+0xea>
 80085e8:	6823      	ldr	r3, [r4, #0]
 80085ea:	442b      	add	r3, r5
 80085ec:	6023      	str	r3, [r4, #0]
 80085ee:	f8d8 3000 	ldr.w	r3, [r8]
 80085f2:	685a      	ldr	r2, [r3, #4]
 80085f4:	bb62      	cbnz	r2, 8008650 <_malloc_r+0xdc>
 80085f6:	f8c8 7000 	str.w	r7, [r8]
 80085fa:	e00f      	b.n	800861c <_malloc_r+0xa8>
 80085fc:	6822      	ldr	r2, [r4, #0]
 80085fe:	1b52      	subs	r2, r2, r5
 8008600:	d420      	bmi.n	8008644 <_malloc_r+0xd0>
 8008602:	2a0b      	cmp	r2, #11
 8008604:	d917      	bls.n	8008636 <_malloc_r+0xc2>
 8008606:	1961      	adds	r1, r4, r5
 8008608:	42a3      	cmp	r3, r4
 800860a:	6025      	str	r5, [r4, #0]
 800860c:	bf18      	it	ne
 800860e:	6059      	strne	r1, [r3, #4]
 8008610:	6863      	ldr	r3, [r4, #4]
 8008612:	bf08      	it	eq
 8008614:	f8c8 1000 	streq.w	r1, [r8]
 8008618:	5162      	str	r2, [r4, r5]
 800861a:	604b      	str	r3, [r1, #4]
 800861c:	4630      	mov	r0, r6
 800861e:	f000 f82f 	bl	8008680 <__malloc_unlock>
 8008622:	f104 000b 	add.w	r0, r4, #11
 8008626:	1d23      	adds	r3, r4, #4
 8008628:	f020 0007 	bic.w	r0, r0, #7
 800862c:	1ac2      	subs	r2, r0, r3
 800862e:	bf1c      	itt	ne
 8008630:	1a1b      	subne	r3, r3, r0
 8008632:	50a3      	strne	r3, [r4, r2]
 8008634:	e7af      	b.n	8008596 <_malloc_r+0x22>
 8008636:	6862      	ldr	r2, [r4, #4]
 8008638:	42a3      	cmp	r3, r4
 800863a:	bf0c      	ite	eq
 800863c:	f8c8 2000 	streq.w	r2, [r8]
 8008640:	605a      	strne	r2, [r3, #4]
 8008642:	e7eb      	b.n	800861c <_malloc_r+0xa8>
 8008644:	4623      	mov	r3, r4
 8008646:	6864      	ldr	r4, [r4, #4]
 8008648:	e7ae      	b.n	80085a8 <_malloc_r+0x34>
 800864a:	463c      	mov	r4, r7
 800864c:	687f      	ldr	r7, [r7, #4]
 800864e:	e7b6      	b.n	80085be <_malloc_r+0x4a>
 8008650:	461a      	mov	r2, r3
 8008652:	685b      	ldr	r3, [r3, #4]
 8008654:	42a3      	cmp	r3, r4
 8008656:	d1fb      	bne.n	8008650 <_malloc_r+0xdc>
 8008658:	2300      	movs	r3, #0
 800865a:	6053      	str	r3, [r2, #4]
 800865c:	e7de      	b.n	800861c <_malloc_r+0xa8>
 800865e:	230c      	movs	r3, #12
 8008660:	4630      	mov	r0, r6
 8008662:	6033      	str	r3, [r6, #0]
 8008664:	f000 f80c 	bl	8008680 <__malloc_unlock>
 8008668:	e794      	b.n	8008594 <_malloc_r+0x20>
 800866a:	6005      	str	r5, [r0, #0]
 800866c:	e7d6      	b.n	800861c <_malloc_r+0xa8>
 800866e:	bf00      	nop
 8008670:	20000660 	.word	0x20000660

08008674 <__malloc_lock>:
 8008674:	4801      	ldr	r0, [pc, #4]	@ (800867c <__malloc_lock+0x8>)
 8008676:	f7ff b89a 	b.w	80077ae <__retarget_lock_acquire_recursive>
 800867a:	bf00      	nop
 800867c:	20000658 	.word	0x20000658

08008680 <__malloc_unlock>:
 8008680:	4801      	ldr	r0, [pc, #4]	@ (8008688 <__malloc_unlock+0x8>)
 8008682:	f7ff b895 	b.w	80077b0 <__retarget_lock_release_recursive>
 8008686:	bf00      	nop
 8008688:	20000658 	.word	0x20000658

0800868c <_Balloc>:
 800868c:	b570      	push	{r4, r5, r6, lr}
 800868e:	69c6      	ldr	r6, [r0, #28]
 8008690:	4604      	mov	r4, r0
 8008692:	460d      	mov	r5, r1
 8008694:	b976      	cbnz	r6, 80086b4 <_Balloc+0x28>
 8008696:	2010      	movs	r0, #16
 8008698:	f7ff ff42 	bl	8008520 <malloc>
 800869c:	4602      	mov	r2, r0
 800869e:	61e0      	str	r0, [r4, #28]
 80086a0:	b920      	cbnz	r0, 80086ac <_Balloc+0x20>
 80086a2:	216b      	movs	r1, #107	@ 0x6b
 80086a4:	4b17      	ldr	r3, [pc, #92]	@ (8008704 <_Balloc+0x78>)
 80086a6:	4818      	ldr	r0, [pc, #96]	@ (8008708 <_Balloc+0x7c>)
 80086a8:	f001 fd5c 	bl	800a164 <__assert_func>
 80086ac:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80086b0:	6006      	str	r6, [r0, #0]
 80086b2:	60c6      	str	r6, [r0, #12]
 80086b4:	69e6      	ldr	r6, [r4, #28]
 80086b6:	68f3      	ldr	r3, [r6, #12]
 80086b8:	b183      	cbz	r3, 80086dc <_Balloc+0x50>
 80086ba:	69e3      	ldr	r3, [r4, #28]
 80086bc:	68db      	ldr	r3, [r3, #12]
 80086be:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80086c2:	b9b8      	cbnz	r0, 80086f4 <_Balloc+0x68>
 80086c4:	2101      	movs	r1, #1
 80086c6:	fa01 f605 	lsl.w	r6, r1, r5
 80086ca:	1d72      	adds	r2, r6, #5
 80086cc:	4620      	mov	r0, r4
 80086ce:	0092      	lsls	r2, r2, #2
 80086d0:	f001 fd66 	bl	800a1a0 <_calloc_r>
 80086d4:	b160      	cbz	r0, 80086f0 <_Balloc+0x64>
 80086d6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80086da:	e00e      	b.n	80086fa <_Balloc+0x6e>
 80086dc:	2221      	movs	r2, #33	@ 0x21
 80086de:	2104      	movs	r1, #4
 80086e0:	4620      	mov	r0, r4
 80086e2:	f001 fd5d 	bl	800a1a0 <_calloc_r>
 80086e6:	69e3      	ldr	r3, [r4, #28]
 80086e8:	60f0      	str	r0, [r6, #12]
 80086ea:	68db      	ldr	r3, [r3, #12]
 80086ec:	2b00      	cmp	r3, #0
 80086ee:	d1e4      	bne.n	80086ba <_Balloc+0x2e>
 80086f0:	2000      	movs	r0, #0
 80086f2:	bd70      	pop	{r4, r5, r6, pc}
 80086f4:	6802      	ldr	r2, [r0, #0]
 80086f6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80086fa:	2300      	movs	r3, #0
 80086fc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008700:	e7f7      	b.n	80086f2 <_Balloc+0x66>
 8008702:	bf00      	nop
 8008704:	0800b040 	.word	0x0800b040
 8008708:	0800b0c0 	.word	0x0800b0c0

0800870c <_Bfree>:
 800870c:	b570      	push	{r4, r5, r6, lr}
 800870e:	69c6      	ldr	r6, [r0, #28]
 8008710:	4605      	mov	r5, r0
 8008712:	460c      	mov	r4, r1
 8008714:	b976      	cbnz	r6, 8008734 <_Bfree+0x28>
 8008716:	2010      	movs	r0, #16
 8008718:	f7ff ff02 	bl	8008520 <malloc>
 800871c:	4602      	mov	r2, r0
 800871e:	61e8      	str	r0, [r5, #28]
 8008720:	b920      	cbnz	r0, 800872c <_Bfree+0x20>
 8008722:	218f      	movs	r1, #143	@ 0x8f
 8008724:	4b08      	ldr	r3, [pc, #32]	@ (8008748 <_Bfree+0x3c>)
 8008726:	4809      	ldr	r0, [pc, #36]	@ (800874c <_Bfree+0x40>)
 8008728:	f001 fd1c 	bl	800a164 <__assert_func>
 800872c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008730:	6006      	str	r6, [r0, #0]
 8008732:	60c6      	str	r6, [r0, #12]
 8008734:	b13c      	cbz	r4, 8008746 <_Bfree+0x3a>
 8008736:	69eb      	ldr	r3, [r5, #28]
 8008738:	6862      	ldr	r2, [r4, #4]
 800873a:	68db      	ldr	r3, [r3, #12]
 800873c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008740:	6021      	str	r1, [r4, #0]
 8008742:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008746:	bd70      	pop	{r4, r5, r6, pc}
 8008748:	0800b040 	.word	0x0800b040
 800874c:	0800b0c0 	.word	0x0800b0c0

08008750 <__multadd>:
 8008750:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008754:	4607      	mov	r7, r0
 8008756:	460c      	mov	r4, r1
 8008758:	461e      	mov	r6, r3
 800875a:	2000      	movs	r0, #0
 800875c:	690d      	ldr	r5, [r1, #16]
 800875e:	f101 0c14 	add.w	ip, r1, #20
 8008762:	f8dc 3000 	ldr.w	r3, [ip]
 8008766:	3001      	adds	r0, #1
 8008768:	b299      	uxth	r1, r3
 800876a:	fb02 6101 	mla	r1, r2, r1, r6
 800876e:	0c1e      	lsrs	r6, r3, #16
 8008770:	0c0b      	lsrs	r3, r1, #16
 8008772:	fb02 3306 	mla	r3, r2, r6, r3
 8008776:	b289      	uxth	r1, r1
 8008778:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800877c:	4285      	cmp	r5, r0
 800877e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008782:	f84c 1b04 	str.w	r1, [ip], #4
 8008786:	dcec      	bgt.n	8008762 <__multadd+0x12>
 8008788:	b30e      	cbz	r6, 80087ce <__multadd+0x7e>
 800878a:	68a3      	ldr	r3, [r4, #8]
 800878c:	42ab      	cmp	r3, r5
 800878e:	dc19      	bgt.n	80087c4 <__multadd+0x74>
 8008790:	6861      	ldr	r1, [r4, #4]
 8008792:	4638      	mov	r0, r7
 8008794:	3101      	adds	r1, #1
 8008796:	f7ff ff79 	bl	800868c <_Balloc>
 800879a:	4680      	mov	r8, r0
 800879c:	b928      	cbnz	r0, 80087aa <__multadd+0x5a>
 800879e:	4602      	mov	r2, r0
 80087a0:	21ba      	movs	r1, #186	@ 0xba
 80087a2:	4b0c      	ldr	r3, [pc, #48]	@ (80087d4 <__multadd+0x84>)
 80087a4:	480c      	ldr	r0, [pc, #48]	@ (80087d8 <__multadd+0x88>)
 80087a6:	f001 fcdd 	bl	800a164 <__assert_func>
 80087aa:	6922      	ldr	r2, [r4, #16]
 80087ac:	f104 010c 	add.w	r1, r4, #12
 80087b0:	3202      	adds	r2, #2
 80087b2:	0092      	lsls	r2, r2, #2
 80087b4:	300c      	adds	r0, #12
 80087b6:	f001 fcc1 	bl	800a13c <memcpy>
 80087ba:	4621      	mov	r1, r4
 80087bc:	4638      	mov	r0, r7
 80087be:	f7ff ffa5 	bl	800870c <_Bfree>
 80087c2:	4644      	mov	r4, r8
 80087c4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80087c8:	3501      	adds	r5, #1
 80087ca:	615e      	str	r6, [r3, #20]
 80087cc:	6125      	str	r5, [r4, #16]
 80087ce:	4620      	mov	r0, r4
 80087d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80087d4:	0800b0af 	.word	0x0800b0af
 80087d8:	0800b0c0 	.word	0x0800b0c0

080087dc <__s2b>:
 80087dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80087e0:	4615      	mov	r5, r2
 80087e2:	2209      	movs	r2, #9
 80087e4:	461f      	mov	r7, r3
 80087e6:	3308      	adds	r3, #8
 80087e8:	460c      	mov	r4, r1
 80087ea:	fb93 f3f2 	sdiv	r3, r3, r2
 80087ee:	4606      	mov	r6, r0
 80087f0:	2201      	movs	r2, #1
 80087f2:	2100      	movs	r1, #0
 80087f4:	429a      	cmp	r2, r3
 80087f6:	db09      	blt.n	800880c <__s2b+0x30>
 80087f8:	4630      	mov	r0, r6
 80087fa:	f7ff ff47 	bl	800868c <_Balloc>
 80087fe:	b940      	cbnz	r0, 8008812 <__s2b+0x36>
 8008800:	4602      	mov	r2, r0
 8008802:	21d3      	movs	r1, #211	@ 0xd3
 8008804:	4b18      	ldr	r3, [pc, #96]	@ (8008868 <__s2b+0x8c>)
 8008806:	4819      	ldr	r0, [pc, #100]	@ (800886c <__s2b+0x90>)
 8008808:	f001 fcac 	bl	800a164 <__assert_func>
 800880c:	0052      	lsls	r2, r2, #1
 800880e:	3101      	adds	r1, #1
 8008810:	e7f0      	b.n	80087f4 <__s2b+0x18>
 8008812:	9b08      	ldr	r3, [sp, #32]
 8008814:	2d09      	cmp	r5, #9
 8008816:	6143      	str	r3, [r0, #20]
 8008818:	f04f 0301 	mov.w	r3, #1
 800881c:	6103      	str	r3, [r0, #16]
 800881e:	dd16      	ble.n	800884e <__s2b+0x72>
 8008820:	f104 0909 	add.w	r9, r4, #9
 8008824:	46c8      	mov	r8, r9
 8008826:	442c      	add	r4, r5
 8008828:	f818 3b01 	ldrb.w	r3, [r8], #1
 800882c:	4601      	mov	r1, r0
 800882e:	220a      	movs	r2, #10
 8008830:	4630      	mov	r0, r6
 8008832:	3b30      	subs	r3, #48	@ 0x30
 8008834:	f7ff ff8c 	bl	8008750 <__multadd>
 8008838:	45a0      	cmp	r8, r4
 800883a:	d1f5      	bne.n	8008828 <__s2b+0x4c>
 800883c:	f1a5 0408 	sub.w	r4, r5, #8
 8008840:	444c      	add	r4, r9
 8008842:	1b2d      	subs	r5, r5, r4
 8008844:	1963      	adds	r3, r4, r5
 8008846:	42bb      	cmp	r3, r7
 8008848:	db04      	blt.n	8008854 <__s2b+0x78>
 800884a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800884e:	2509      	movs	r5, #9
 8008850:	340a      	adds	r4, #10
 8008852:	e7f6      	b.n	8008842 <__s2b+0x66>
 8008854:	f814 3b01 	ldrb.w	r3, [r4], #1
 8008858:	4601      	mov	r1, r0
 800885a:	220a      	movs	r2, #10
 800885c:	4630      	mov	r0, r6
 800885e:	3b30      	subs	r3, #48	@ 0x30
 8008860:	f7ff ff76 	bl	8008750 <__multadd>
 8008864:	e7ee      	b.n	8008844 <__s2b+0x68>
 8008866:	bf00      	nop
 8008868:	0800b0af 	.word	0x0800b0af
 800886c:	0800b0c0 	.word	0x0800b0c0

08008870 <__hi0bits>:
 8008870:	4603      	mov	r3, r0
 8008872:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8008876:	bf3a      	itte	cc
 8008878:	0403      	lslcc	r3, r0, #16
 800887a:	2010      	movcc	r0, #16
 800887c:	2000      	movcs	r0, #0
 800887e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008882:	bf3c      	itt	cc
 8008884:	021b      	lslcc	r3, r3, #8
 8008886:	3008      	addcc	r0, #8
 8008888:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800888c:	bf3c      	itt	cc
 800888e:	011b      	lslcc	r3, r3, #4
 8008890:	3004      	addcc	r0, #4
 8008892:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008896:	bf3c      	itt	cc
 8008898:	009b      	lslcc	r3, r3, #2
 800889a:	3002      	addcc	r0, #2
 800889c:	2b00      	cmp	r3, #0
 800889e:	db05      	blt.n	80088ac <__hi0bits+0x3c>
 80088a0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80088a4:	f100 0001 	add.w	r0, r0, #1
 80088a8:	bf08      	it	eq
 80088aa:	2020      	moveq	r0, #32
 80088ac:	4770      	bx	lr

080088ae <__lo0bits>:
 80088ae:	6803      	ldr	r3, [r0, #0]
 80088b0:	4602      	mov	r2, r0
 80088b2:	f013 0007 	ands.w	r0, r3, #7
 80088b6:	d00b      	beq.n	80088d0 <__lo0bits+0x22>
 80088b8:	07d9      	lsls	r1, r3, #31
 80088ba:	d421      	bmi.n	8008900 <__lo0bits+0x52>
 80088bc:	0798      	lsls	r0, r3, #30
 80088be:	bf49      	itett	mi
 80088c0:	085b      	lsrmi	r3, r3, #1
 80088c2:	089b      	lsrpl	r3, r3, #2
 80088c4:	2001      	movmi	r0, #1
 80088c6:	6013      	strmi	r3, [r2, #0]
 80088c8:	bf5c      	itt	pl
 80088ca:	2002      	movpl	r0, #2
 80088cc:	6013      	strpl	r3, [r2, #0]
 80088ce:	4770      	bx	lr
 80088d0:	b299      	uxth	r1, r3
 80088d2:	b909      	cbnz	r1, 80088d8 <__lo0bits+0x2a>
 80088d4:	2010      	movs	r0, #16
 80088d6:	0c1b      	lsrs	r3, r3, #16
 80088d8:	b2d9      	uxtb	r1, r3
 80088da:	b909      	cbnz	r1, 80088e0 <__lo0bits+0x32>
 80088dc:	3008      	adds	r0, #8
 80088de:	0a1b      	lsrs	r3, r3, #8
 80088e0:	0719      	lsls	r1, r3, #28
 80088e2:	bf04      	itt	eq
 80088e4:	091b      	lsreq	r3, r3, #4
 80088e6:	3004      	addeq	r0, #4
 80088e8:	0799      	lsls	r1, r3, #30
 80088ea:	bf04      	itt	eq
 80088ec:	089b      	lsreq	r3, r3, #2
 80088ee:	3002      	addeq	r0, #2
 80088f0:	07d9      	lsls	r1, r3, #31
 80088f2:	d403      	bmi.n	80088fc <__lo0bits+0x4e>
 80088f4:	085b      	lsrs	r3, r3, #1
 80088f6:	f100 0001 	add.w	r0, r0, #1
 80088fa:	d003      	beq.n	8008904 <__lo0bits+0x56>
 80088fc:	6013      	str	r3, [r2, #0]
 80088fe:	4770      	bx	lr
 8008900:	2000      	movs	r0, #0
 8008902:	4770      	bx	lr
 8008904:	2020      	movs	r0, #32
 8008906:	4770      	bx	lr

08008908 <__i2b>:
 8008908:	b510      	push	{r4, lr}
 800890a:	460c      	mov	r4, r1
 800890c:	2101      	movs	r1, #1
 800890e:	f7ff febd 	bl	800868c <_Balloc>
 8008912:	4602      	mov	r2, r0
 8008914:	b928      	cbnz	r0, 8008922 <__i2b+0x1a>
 8008916:	f240 1145 	movw	r1, #325	@ 0x145
 800891a:	4b04      	ldr	r3, [pc, #16]	@ (800892c <__i2b+0x24>)
 800891c:	4804      	ldr	r0, [pc, #16]	@ (8008930 <__i2b+0x28>)
 800891e:	f001 fc21 	bl	800a164 <__assert_func>
 8008922:	2301      	movs	r3, #1
 8008924:	6144      	str	r4, [r0, #20]
 8008926:	6103      	str	r3, [r0, #16]
 8008928:	bd10      	pop	{r4, pc}
 800892a:	bf00      	nop
 800892c:	0800b0af 	.word	0x0800b0af
 8008930:	0800b0c0 	.word	0x0800b0c0

08008934 <__multiply>:
 8008934:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008938:	4617      	mov	r7, r2
 800893a:	690a      	ldr	r2, [r1, #16]
 800893c:	693b      	ldr	r3, [r7, #16]
 800893e:	4689      	mov	r9, r1
 8008940:	429a      	cmp	r2, r3
 8008942:	bfa2      	ittt	ge
 8008944:	463b      	movge	r3, r7
 8008946:	460f      	movge	r7, r1
 8008948:	4699      	movge	r9, r3
 800894a:	693d      	ldr	r5, [r7, #16]
 800894c:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8008950:	68bb      	ldr	r3, [r7, #8]
 8008952:	6879      	ldr	r1, [r7, #4]
 8008954:	eb05 060a 	add.w	r6, r5, sl
 8008958:	42b3      	cmp	r3, r6
 800895a:	b085      	sub	sp, #20
 800895c:	bfb8      	it	lt
 800895e:	3101      	addlt	r1, #1
 8008960:	f7ff fe94 	bl	800868c <_Balloc>
 8008964:	b930      	cbnz	r0, 8008974 <__multiply+0x40>
 8008966:	4602      	mov	r2, r0
 8008968:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800896c:	4b40      	ldr	r3, [pc, #256]	@ (8008a70 <__multiply+0x13c>)
 800896e:	4841      	ldr	r0, [pc, #260]	@ (8008a74 <__multiply+0x140>)
 8008970:	f001 fbf8 	bl	800a164 <__assert_func>
 8008974:	f100 0414 	add.w	r4, r0, #20
 8008978:	4623      	mov	r3, r4
 800897a:	2200      	movs	r2, #0
 800897c:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8008980:	4573      	cmp	r3, lr
 8008982:	d320      	bcc.n	80089c6 <__multiply+0x92>
 8008984:	f107 0814 	add.w	r8, r7, #20
 8008988:	f109 0114 	add.w	r1, r9, #20
 800898c:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8008990:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8008994:	9302      	str	r3, [sp, #8]
 8008996:	1beb      	subs	r3, r5, r7
 8008998:	3b15      	subs	r3, #21
 800899a:	f023 0303 	bic.w	r3, r3, #3
 800899e:	3304      	adds	r3, #4
 80089a0:	3715      	adds	r7, #21
 80089a2:	42bd      	cmp	r5, r7
 80089a4:	bf38      	it	cc
 80089a6:	2304      	movcc	r3, #4
 80089a8:	9301      	str	r3, [sp, #4]
 80089aa:	9b02      	ldr	r3, [sp, #8]
 80089ac:	9103      	str	r1, [sp, #12]
 80089ae:	428b      	cmp	r3, r1
 80089b0:	d80c      	bhi.n	80089cc <__multiply+0x98>
 80089b2:	2e00      	cmp	r6, #0
 80089b4:	dd03      	ble.n	80089be <__multiply+0x8a>
 80089b6:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80089ba:	2b00      	cmp	r3, #0
 80089bc:	d055      	beq.n	8008a6a <__multiply+0x136>
 80089be:	6106      	str	r6, [r0, #16]
 80089c0:	b005      	add	sp, #20
 80089c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80089c6:	f843 2b04 	str.w	r2, [r3], #4
 80089ca:	e7d9      	b.n	8008980 <__multiply+0x4c>
 80089cc:	f8b1 a000 	ldrh.w	sl, [r1]
 80089d0:	f1ba 0f00 	cmp.w	sl, #0
 80089d4:	d01f      	beq.n	8008a16 <__multiply+0xe2>
 80089d6:	46c4      	mov	ip, r8
 80089d8:	46a1      	mov	r9, r4
 80089da:	2700      	movs	r7, #0
 80089dc:	f85c 2b04 	ldr.w	r2, [ip], #4
 80089e0:	f8d9 3000 	ldr.w	r3, [r9]
 80089e4:	fa1f fb82 	uxth.w	fp, r2
 80089e8:	b29b      	uxth	r3, r3
 80089ea:	fb0a 330b 	mla	r3, sl, fp, r3
 80089ee:	443b      	add	r3, r7
 80089f0:	f8d9 7000 	ldr.w	r7, [r9]
 80089f4:	0c12      	lsrs	r2, r2, #16
 80089f6:	0c3f      	lsrs	r7, r7, #16
 80089f8:	fb0a 7202 	mla	r2, sl, r2, r7
 80089fc:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8008a00:	b29b      	uxth	r3, r3
 8008a02:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008a06:	4565      	cmp	r5, ip
 8008a08:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8008a0c:	f849 3b04 	str.w	r3, [r9], #4
 8008a10:	d8e4      	bhi.n	80089dc <__multiply+0xa8>
 8008a12:	9b01      	ldr	r3, [sp, #4]
 8008a14:	50e7      	str	r7, [r4, r3]
 8008a16:	9b03      	ldr	r3, [sp, #12]
 8008a18:	3104      	adds	r1, #4
 8008a1a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8008a1e:	f1b9 0f00 	cmp.w	r9, #0
 8008a22:	d020      	beq.n	8008a66 <__multiply+0x132>
 8008a24:	4647      	mov	r7, r8
 8008a26:	46a4      	mov	ip, r4
 8008a28:	f04f 0a00 	mov.w	sl, #0
 8008a2c:	6823      	ldr	r3, [r4, #0]
 8008a2e:	f8b7 b000 	ldrh.w	fp, [r7]
 8008a32:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8008a36:	b29b      	uxth	r3, r3
 8008a38:	fb09 220b 	mla	r2, r9, fp, r2
 8008a3c:	4452      	add	r2, sl
 8008a3e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008a42:	f84c 3b04 	str.w	r3, [ip], #4
 8008a46:	f857 3b04 	ldr.w	r3, [r7], #4
 8008a4a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008a4e:	f8bc 3000 	ldrh.w	r3, [ip]
 8008a52:	42bd      	cmp	r5, r7
 8008a54:	fb09 330a 	mla	r3, r9, sl, r3
 8008a58:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8008a5c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008a60:	d8e5      	bhi.n	8008a2e <__multiply+0xfa>
 8008a62:	9a01      	ldr	r2, [sp, #4]
 8008a64:	50a3      	str	r3, [r4, r2]
 8008a66:	3404      	adds	r4, #4
 8008a68:	e79f      	b.n	80089aa <__multiply+0x76>
 8008a6a:	3e01      	subs	r6, #1
 8008a6c:	e7a1      	b.n	80089b2 <__multiply+0x7e>
 8008a6e:	bf00      	nop
 8008a70:	0800b0af 	.word	0x0800b0af
 8008a74:	0800b0c0 	.word	0x0800b0c0

08008a78 <__pow5mult>:
 8008a78:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008a7c:	4615      	mov	r5, r2
 8008a7e:	f012 0203 	ands.w	r2, r2, #3
 8008a82:	4607      	mov	r7, r0
 8008a84:	460e      	mov	r6, r1
 8008a86:	d007      	beq.n	8008a98 <__pow5mult+0x20>
 8008a88:	4c25      	ldr	r4, [pc, #148]	@ (8008b20 <__pow5mult+0xa8>)
 8008a8a:	3a01      	subs	r2, #1
 8008a8c:	2300      	movs	r3, #0
 8008a8e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008a92:	f7ff fe5d 	bl	8008750 <__multadd>
 8008a96:	4606      	mov	r6, r0
 8008a98:	10ad      	asrs	r5, r5, #2
 8008a9a:	d03d      	beq.n	8008b18 <__pow5mult+0xa0>
 8008a9c:	69fc      	ldr	r4, [r7, #28]
 8008a9e:	b97c      	cbnz	r4, 8008ac0 <__pow5mult+0x48>
 8008aa0:	2010      	movs	r0, #16
 8008aa2:	f7ff fd3d 	bl	8008520 <malloc>
 8008aa6:	4602      	mov	r2, r0
 8008aa8:	61f8      	str	r0, [r7, #28]
 8008aaa:	b928      	cbnz	r0, 8008ab8 <__pow5mult+0x40>
 8008aac:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8008ab0:	4b1c      	ldr	r3, [pc, #112]	@ (8008b24 <__pow5mult+0xac>)
 8008ab2:	481d      	ldr	r0, [pc, #116]	@ (8008b28 <__pow5mult+0xb0>)
 8008ab4:	f001 fb56 	bl	800a164 <__assert_func>
 8008ab8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008abc:	6004      	str	r4, [r0, #0]
 8008abe:	60c4      	str	r4, [r0, #12]
 8008ac0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8008ac4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008ac8:	b94c      	cbnz	r4, 8008ade <__pow5mult+0x66>
 8008aca:	f240 2171 	movw	r1, #625	@ 0x271
 8008ace:	4638      	mov	r0, r7
 8008ad0:	f7ff ff1a 	bl	8008908 <__i2b>
 8008ad4:	2300      	movs	r3, #0
 8008ad6:	4604      	mov	r4, r0
 8008ad8:	f8c8 0008 	str.w	r0, [r8, #8]
 8008adc:	6003      	str	r3, [r0, #0]
 8008ade:	f04f 0900 	mov.w	r9, #0
 8008ae2:	07eb      	lsls	r3, r5, #31
 8008ae4:	d50a      	bpl.n	8008afc <__pow5mult+0x84>
 8008ae6:	4631      	mov	r1, r6
 8008ae8:	4622      	mov	r2, r4
 8008aea:	4638      	mov	r0, r7
 8008aec:	f7ff ff22 	bl	8008934 <__multiply>
 8008af0:	4680      	mov	r8, r0
 8008af2:	4631      	mov	r1, r6
 8008af4:	4638      	mov	r0, r7
 8008af6:	f7ff fe09 	bl	800870c <_Bfree>
 8008afa:	4646      	mov	r6, r8
 8008afc:	106d      	asrs	r5, r5, #1
 8008afe:	d00b      	beq.n	8008b18 <__pow5mult+0xa0>
 8008b00:	6820      	ldr	r0, [r4, #0]
 8008b02:	b938      	cbnz	r0, 8008b14 <__pow5mult+0x9c>
 8008b04:	4622      	mov	r2, r4
 8008b06:	4621      	mov	r1, r4
 8008b08:	4638      	mov	r0, r7
 8008b0a:	f7ff ff13 	bl	8008934 <__multiply>
 8008b0e:	6020      	str	r0, [r4, #0]
 8008b10:	f8c0 9000 	str.w	r9, [r0]
 8008b14:	4604      	mov	r4, r0
 8008b16:	e7e4      	b.n	8008ae2 <__pow5mult+0x6a>
 8008b18:	4630      	mov	r0, r6
 8008b1a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008b1e:	bf00      	nop
 8008b20:	0800b1d0 	.word	0x0800b1d0
 8008b24:	0800b040 	.word	0x0800b040
 8008b28:	0800b0c0 	.word	0x0800b0c0

08008b2c <__lshift>:
 8008b2c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008b30:	460c      	mov	r4, r1
 8008b32:	4607      	mov	r7, r0
 8008b34:	4691      	mov	r9, r2
 8008b36:	6923      	ldr	r3, [r4, #16]
 8008b38:	6849      	ldr	r1, [r1, #4]
 8008b3a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008b3e:	68a3      	ldr	r3, [r4, #8]
 8008b40:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008b44:	f108 0601 	add.w	r6, r8, #1
 8008b48:	42b3      	cmp	r3, r6
 8008b4a:	db0b      	blt.n	8008b64 <__lshift+0x38>
 8008b4c:	4638      	mov	r0, r7
 8008b4e:	f7ff fd9d 	bl	800868c <_Balloc>
 8008b52:	4605      	mov	r5, r0
 8008b54:	b948      	cbnz	r0, 8008b6a <__lshift+0x3e>
 8008b56:	4602      	mov	r2, r0
 8008b58:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8008b5c:	4b27      	ldr	r3, [pc, #156]	@ (8008bfc <__lshift+0xd0>)
 8008b5e:	4828      	ldr	r0, [pc, #160]	@ (8008c00 <__lshift+0xd4>)
 8008b60:	f001 fb00 	bl	800a164 <__assert_func>
 8008b64:	3101      	adds	r1, #1
 8008b66:	005b      	lsls	r3, r3, #1
 8008b68:	e7ee      	b.n	8008b48 <__lshift+0x1c>
 8008b6a:	2300      	movs	r3, #0
 8008b6c:	f100 0114 	add.w	r1, r0, #20
 8008b70:	f100 0210 	add.w	r2, r0, #16
 8008b74:	4618      	mov	r0, r3
 8008b76:	4553      	cmp	r3, sl
 8008b78:	db33      	blt.n	8008be2 <__lshift+0xb6>
 8008b7a:	6920      	ldr	r0, [r4, #16]
 8008b7c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008b80:	f104 0314 	add.w	r3, r4, #20
 8008b84:	f019 091f 	ands.w	r9, r9, #31
 8008b88:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008b8c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008b90:	d02b      	beq.n	8008bea <__lshift+0xbe>
 8008b92:	468a      	mov	sl, r1
 8008b94:	2200      	movs	r2, #0
 8008b96:	f1c9 0e20 	rsb	lr, r9, #32
 8008b9a:	6818      	ldr	r0, [r3, #0]
 8008b9c:	fa00 f009 	lsl.w	r0, r0, r9
 8008ba0:	4310      	orrs	r0, r2
 8008ba2:	f84a 0b04 	str.w	r0, [sl], #4
 8008ba6:	f853 2b04 	ldr.w	r2, [r3], #4
 8008baa:	459c      	cmp	ip, r3
 8008bac:	fa22 f20e 	lsr.w	r2, r2, lr
 8008bb0:	d8f3      	bhi.n	8008b9a <__lshift+0x6e>
 8008bb2:	ebac 0304 	sub.w	r3, ip, r4
 8008bb6:	3b15      	subs	r3, #21
 8008bb8:	f023 0303 	bic.w	r3, r3, #3
 8008bbc:	3304      	adds	r3, #4
 8008bbe:	f104 0015 	add.w	r0, r4, #21
 8008bc2:	4560      	cmp	r0, ip
 8008bc4:	bf88      	it	hi
 8008bc6:	2304      	movhi	r3, #4
 8008bc8:	50ca      	str	r2, [r1, r3]
 8008bca:	b10a      	cbz	r2, 8008bd0 <__lshift+0xa4>
 8008bcc:	f108 0602 	add.w	r6, r8, #2
 8008bd0:	3e01      	subs	r6, #1
 8008bd2:	4638      	mov	r0, r7
 8008bd4:	4621      	mov	r1, r4
 8008bd6:	612e      	str	r6, [r5, #16]
 8008bd8:	f7ff fd98 	bl	800870c <_Bfree>
 8008bdc:	4628      	mov	r0, r5
 8008bde:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008be2:	f842 0f04 	str.w	r0, [r2, #4]!
 8008be6:	3301      	adds	r3, #1
 8008be8:	e7c5      	b.n	8008b76 <__lshift+0x4a>
 8008bea:	3904      	subs	r1, #4
 8008bec:	f853 2b04 	ldr.w	r2, [r3], #4
 8008bf0:	459c      	cmp	ip, r3
 8008bf2:	f841 2f04 	str.w	r2, [r1, #4]!
 8008bf6:	d8f9      	bhi.n	8008bec <__lshift+0xc0>
 8008bf8:	e7ea      	b.n	8008bd0 <__lshift+0xa4>
 8008bfa:	bf00      	nop
 8008bfc:	0800b0af 	.word	0x0800b0af
 8008c00:	0800b0c0 	.word	0x0800b0c0

08008c04 <__mcmp>:
 8008c04:	4603      	mov	r3, r0
 8008c06:	690a      	ldr	r2, [r1, #16]
 8008c08:	6900      	ldr	r0, [r0, #16]
 8008c0a:	b530      	push	{r4, r5, lr}
 8008c0c:	1a80      	subs	r0, r0, r2
 8008c0e:	d10e      	bne.n	8008c2e <__mcmp+0x2a>
 8008c10:	3314      	adds	r3, #20
 8008c12:	3114      	adds	r1, #20
 8008c14:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8008c18:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8008c1c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8008c20:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8008c24:	4295      	cmp	r5, r2
 8008c26:	d003      	beq.n	8008c30 <__mcmp+0x2c>
 8008c28:	d205      	bcs.n	8008c36 <__mcmp+0x32>
 8008c2a:	f04f 30ff 	mov.w	r0, #4294967295
 8008c2e:	bd30      	pop	{r4, r5, pc}
 8008c30:	42a3      	cmp	r3, r4
 8008c32:	d3f3      	bcc.n	8008c1c <__mcmp+0x18>
 8008c34:	e7fb      	b.n	8008c2e <__mcmp+0x2a>
 8008c36:	2001      	movs	r0, #1
 8008c38:	e7f9      	b.n	8008c2e <__mcmp+0x2a>
	...

08008c3c <__mdiff>:
 8008c3c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c40:	4689      	mov	r9, r1
 8008c42:	4606      	mov	r6, r0
 8008c44:	4611      	mov	r1, r2
 8008c46:	4648      	mov	r0, r9
 8008c48:	4614      	mov	r4, r2
 8008c4a:	f7ff ffdb 	bl	8008c04 <__mcmp>
 8008c4e:	1e05      	subs	r5, r0, #0
 8008c50:	d112      	bne.n	8008c78 <__mdiff+0x3c>
 8008c52:	4629      	mov	r1, r5
 8008c54:	4630      	mov	r0, r6
 8008c56:	f7ff fd19 	bl	800868c <_Balloc>
 8008c5a:	4602      	mov	r2, r0
 8008c5c:	b928      	cbnz	r0, 8008c6a <__mdiff+0x2e>
 8008c5e:	f240 2137 	movw	r1, #567	@ 0x237
 8008c62:	4b3e      	ldr	r3, [pc, #248]	@ (8008d5c <__mdiff+0x120>)
 8008c64:	483e      	ldr	r0, [pc, #248]	@ (8008d60 <__mdiff+0x124>)
 8008c66:	f001 fa7d 	bl	800a164 <__assert_func>
 8008c6a:	2301      	movs	r3, #1
 8008c6c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008c70:	4610      	mov	r0, r2
 8008c72:	b003      	add	sp, #12
 8008c74:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008c78:	bfbc      	itt	lt
 8008c7a:	464b      	movlt	r3, r9
 8008c7c:	46a1      	movlt	r9, r4
 8008c7e:	4630      	mov	r0, r6
 8008c80:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8008c84:	bfba      	itte	lt
 8008c86:	461c      	movlt	r4, r3
 8008c88:	2501      	movlt	r5, #1
 8008c8a:	2500      	movge	r5, #0
 8008c8c:	f7ff fcfe 	bl	800868c <_Balloc>
 8008c90:	4602      	mov	r2, r0
 8008c92:	b918      	cbnz	r0, 8008c9c <__mdiff+0x60>
 8008c94:	f240 2145 	movw	r1, #581	@ 0x245
 8008c98:	4b30      	ldr	r3, [pc, #192]	@ (8008d5c <__mdiff+0x120>)
 8008c9a:	e7e3      	b.n	8008c64 <__mdiff+0x28>
 8008c9c:	f100 0b14 	add.w	fp, r0, #20
 8008ca0:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8008ca4:	f109 0310 	add.w	r3, r9, #16
 8008ca8:	60c5      	str	r5, [r0, #12]
 8008caa:	f04f 0c00 	mov.w	ip, #0
 8008cae:	f109 0514 	add.w	r5, r9, #20
 8008cb2:	46d9      	mov	r9, fp
 8008cb4:	6926      	ldr	r6, [r4, #16]
 8008cb6:	f104 0e14 	add.w	lr, r4, #20
 8008cba:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8008cbe:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8008cc2:	9301      	str	r3, [sp, #4]
 8008cc4:	9b01      	ldr	r3, [sp, #4]
 8008cc6:	f85e 0b04 	ldr.w	r0, [lr], #4
 8008cca:	f853 af04 	ldr.w	sl, [r3, #4]!
 8008cce:	b281      	uxth	r1, r0
 8008cd0:	9301      	str	r3, [sp, #4]
 8008cd2:	fa1f f38a 	uxth.w	r3, sl
 8008cd6:	1a5b      	subs	r3, r3, r1
 8008cd8:	0c00      	lsrs	r0, r0, #16
 8008cda:	4463      	add	r3, ip
 8008cdc:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8008ce0:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8008ce4:	b29b      	uxth	r3, r3
 8008ce6:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8008cea:	4576      	cmp	r6, lr
 8008cec:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008cf0:	f849 3b04 	str.w	r3, [r9], #4
 8008cf4:	d8e6      	bhi.n	8008cc4 <__mdiff+0x88>
 8008cf6:	1b33      	subs	r3, r6, r4
 8008cf8:	3b15      	subs	r3, #21
 8008cfa:	f023 0303 	bic.w	r3, r3, #3
 8008cfe:	3415      	adds	r4, #21
 8008d00:	3304      	adds	r3, #4
 8008d02:	42a6      	cmp	r6, r4
 8008d04:	bf38      	it	cc
 8008d06:	2304      	movcc	r3, #4
 8008d08:	441d      	add	r5, r3
 8008d0a:	445b      	add	r3, fp
 8008d0c:	461e      	mov	r6, r3
 8008d0e:	462c      	mov	r4, r5
 8008d10:	4544      	cmp	r4, r8
 8008d12:	d30e      	bcc.n	8008d32 <__mdiff+0xf6>
 8008d14:	f108 0103 	add.w	r1, r8, #3
 8008d18:	1b49      	subs	r1, r1, r5
 8008d1a:	f021 0103 	bic.w	r1, r1, #3
 8008d1e:	3d03      	subs	r5, #3
 8008d20:	45a8      	cmp	r8, r5
 8008d22:	bf38      	it	cc
 8008d24:	2100      	movcc	r1, #0
 8008d26:	440b      	add	r3, r1
 8008d28:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008d2c:	b199      	cbz	r1, 8008d56 <__mdiff+0x11a>
 8008d2e:	6117      	str	r7, [r2, #16]
 8008d30:	e79e      	b.n	8008c70 <__mdiff+0x34>
 8008d32:	46e6      	mov	lr, ip
 8008d34:	f854 1b04 	ldr.w	r1, [r4], #4
 8008d38:	fa1f fc81 	uxth.w	ip, r1
 8008d3c:	44f4      	add	ip, lr
 8008d3e:	0c08      	lsrs	r0, r1, #16
 8008d40:	4471      	add	r1, lr
 8008d42:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8008d46:	b289      	uxth	r1, r1
 8008d48:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8008d4c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8008d50:	f846 1b04 	str.w	r1, [r6], #4
 8008d54:	e7dc      	b.n	8008d10 <__mdiff+0xd4>
 8008d56:	3f01      	subs	r7, #1
 8008d58:	e7e6      	b.n	8008d28 <__mdiff+0xec>
 8008d5a:	bf00      	nop
 8008d5c:	0800b0af 	.word	0x0800b0af
 8008d60:	0800b0c0 	.word	0x0800b0c0

08008d64 <__ulp>:
 8008d64:	4b0e      	ldr	r3, [pc, #56]	@ (8008da0 <__ulp+0x3c>)
 8008d66:	400b      	ands	r3, r1
 8008d68:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8008d6c:	2b00      	cmp	r3, #0
 8008d6e:	dc08      	bgt.n	8008d82 <__ulp+0x1e>
 8008d70:	425b      	negs	r3, r3
 8008d72:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8008d76:	ea4f 5223 	mov.w	r2, r3, asr #20
 8008d7a:	da04      	bge.n	8008d86 <__ulp+0x22>
 8008d7c:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8008d80:	4113      	asrs	r3, r2
 8008d82:	2200      	movs	r2, #0
 8008d84:	e008      	b.n	8008d98 <__ulp+0x34>
 8008d86:	f1a2 0314 	sub.w	r3, r2, #20
 8008d8a:	2b1e      	cmp	r3, #30
 8008d8c:	bfd6      	itet	le
 8008d8e:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8008d92:	2201      	movgt	r2, #1
 8008d94:	40da      	lsrle	r2, r3
 8008d96:	2300      	movs	r3, #0
 8008d98:	4619      	mov	r1, r3
 8008d9a:	4610      	mov	r0, r2
 8008d9c:	4770      	bx	lr
 8008d9e:	bf00      	nop
 8008da0:	7ff00000 	.word	0x7ff00000

08008da4 <__b2d>:
 8008da4:	6902      	ldr	r2, [r0, #16]
 8008da6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008da8:	f100 0614 	add.w	r6, r0, #20
 8008dac:	eb06 0282 	add.w	r2, r6, r2, lsl #2
 8008db0:	f852 4c04 	ldr.w	r4, [r2, #-4]
 8008db4:	4f1e      	ldr	r7, [pc, #120]	@ (8008e30 <__b2d+0x8c>)
 8008db6:	4620      	mov	r0, r4
 8008db8:	f7ff fd5a 	bl	8008870 <__hi0bits>
 8008dbc:	4603      	mov	r3, r0
 8008dbe:	f1c0 0020 	rsb	r0, r0, #32
 8008dc2:	2b0a      	cmp	r3, #10
 8008dc4:	f1a2 0504 	sub.w	r5, r2, #4
 8008dc8:	6008      	str	r0, [r1, #0]
 8008dca:	dc12      	bgt.n	8008df2 <__b2d+0x4e>
 8008dcc:	42ae      	cmp	r6, r5
 8008dce:	bf2c      	ite	cs
 8008dd0:	2200      	movcs	r2, #0
 8008dd2:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 8008dd6:	f1c3 0c0b 	rsb	ip, r3, #11
 8008dda:	3315      	adds	r3, #21
 8008ddc:	fa24 fe0c 	lsr.w	lr, r4, ip
 8008de0:	fa04 f303 	lsl.w	r3, r4, r3
 8008de4:	fa22 f20c 	lsr.w	r2, r2, ip
 8008de8:	ea4e 0107 	orr.w	r1, lr, r7
 8008dec:	431a      	orrs	r2, r3
 8008dee:	4610      	mov	r0, r2
 8008df0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008df2:	42ae      	cmp	r6, r5
 8008df4:	bf36      	itet	cc
 8008df6:	f1a2 0508 	subcc.w	r5, r2, #8
 8008dfa:	2200      	movcs	r2, #0
 8008dfc:	f852 2c08 	ldrcc.w	r2, [r2, #-8]
 8008e00:	3b0b      	subs	r3, #11
 8008e02:	d012      	beq.n	8008e2a <__b2d+0x86>
 8008e04:	f1c3 0720 	rsb	r7, r3, #32
 8008e08:	fa22 f107 	lsr.w	r1, r2, r7
 8008e0c:	409c      	lsls	r4, r3
 8008e0e:	430c      	orrs	r4, r1
 8008e10:	42b5      	cmp	r5, r6
 8008e12:	f044 517f 	orr.w	r1, r4, #1069547520	@ 0x3fc00000
 8008e16:	bf94      	ite	ls
 8008e18:	2400      	movls	r4, #0
 8008e1a:	f855 4c04 	ldrhi.w	r4, [r5, #-4]
 8008e1e:	409a      	lsls	r2, r3
 8008e20:	40fc      	lsrs	r4, r7
 8008e22:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 8008e26:	4322      	orrs	r2, r4
 8008e28:	e7e1      	b.n	8008dee <__b2d+0x4a>
 8008e2a:	ea44 0107 	orr.w	r1, r4, r7
 8008e2e:	e7de      	b.n	8008dee <__b2d+0x4a>
 8008e30:	3ff00000 	.word	0x3ff00000

08008e34 <__d2b>:
 8008e34:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8008e38:	2101      	movs	r1, #1
 8008e3a:	4690      	mov	r8, r2
 8008e3c:	4699      	mov	r9, r3
 8008e3e:	9e08      	ldr	r6, [sp, #32]
 8008e40:	f7ff fc24 	bl	800868c <_Balloc>
 8008e44:	4604      	mov	r4, r0
 8008e46:	b930      	cbnz	r0, 8008e56 <__d2b+0x22>
 8008e48:	4602      	mov	r2, r0
 8008e4a:	f240 310f 	movw	r1, #783	@ 0x30f
 8008e4e:	4b23      	ldr	r3, [pc, #140]	@ (8008edc <__d2b+0xa8>)
 8008e50:	4823      	ldr	r0, [pc, #140]	@ (8008ee0 <__d2b+0xac>)
 8008e52:	f001 f987 	bl	800a164 <__assert_func>
 8008e56:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008e5a:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008e5e:	b10d      	cbz	r5, 8008e64 <__d2b+0x30>
 8008e60:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008e64:	9301      	str	r3, [sp, #4]
 8008e66:	f1b8 0300 	subs.w	r3, r8, #0
 8008e6a:	d024      	beq.n	8008eb6 <__d2b+0x82>
 8008e6c:	4668      	mov	r0, sp
 8008e6e:	9300      	str	r3, [sp, #0]
 8008e70:	f7ff fd1d 	bl	80088ae <__lo0bits>
 8008e74:	e9dd 1200 	ldrd	r1, r2, [sp]
 8008e78:	b1d8      	cbz	r0, 8008eb2 <__d2b+0x7e>
 8008e7a:	f1c0 0320 	rsb	r3, r0, #32
 8008e7e:	fa02 f303 	lsl.w	r3, r2, r3
 8008e82:	430b      	orrs	r3, r1
 8008e84:	40c2      	lsrs	r2, r0
 8008e86:	6163      	str	r3, [r4, #20]
 8008e88:	9201      	str	r2, [sp, #4]
 8008e8a:	9b01      	ldr	r3, [sp, #4]
 8008e8c:	2b00      	cmp	r3, #0
 8008e8e:	bf0c      	ite	eq
 8008e90:	2201      	moveq	r2, #1
 8008e92:	2202      	movne	r2, #2
 8008e94:	61a3      	str	r3, [r4, #24]
 8008e96:	6122      	str	r2, [r4, #16]
 8008e98:	b1ad      	cbz	r5, 8008ec6 <__d2b+0x92>
 8008e9a:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8008e9e:	4405      	add	r5, r0
 8008ea0:	6035      	str	r5, [r6, #0]
 8008ea2:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8008ea6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008ea8:	6018      	str	r0, [r3, #0]
 8008eaa:	4620      	mov	r0, r4
 8008eac:	b002      	add	sp, #8
 8008eae:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 8008eb2:	6161      	str	r1, [r4, #20]
 8008eb4:	e7e9      	b.n	8008e8a <__d2b+0x56>
 8008eb6:	a801      	add	r0, sp, #4
 8008eb8:	f7ff fcf9 	bl	80088ae <__lo0bits>
 8008ebc:	9b01      	ldr	r3, [sp, #4]
 8008ebe:	2201      	movs	r2, #1
 8008ec0:	6163      	str	r3, [r4, #20]
 8008ec2:	3020      	adds	r0, #32
 8008ec4:	e7e7      	b.n	8008e96 <__d2b+0x62>
 8008ec6:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8008eca:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008ece:	6030      	str	r0, [r6, #0]
 8008ed0:	6918      	ldr	r0, [r3, #16]
 8008ed2:	f7ff fccd 	bl	8008870 <__hi0bits>
 8008ed6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008eda:	e7e4      	b.n	8008ea6 <__d2b+0x72>
 8008edc:	0800b0af 	.word	0x0800b0af
 8008ee0:	0800b0c0 	.word	0x0800b0c0

08008ee4 <__ratio>:
 8008ee4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008ee8:	b085      	sub	sp, #20
 8008eea:	e9cd 1000 	strd	r1, r0, [sp]
 8008eee:	a902      	add	r1, sp, #8
 8008ef0:	f7ff ff58 	bl	8008da4 <__b2d>
 8008ef4:	468b      	mov	fp, r1
 8008ef6:	4606      	mov	r6, r0
 8008ef8:	460f      	mov	r7, r1
 8008efa:	9800      	ldr	r0, [sp, #0]
 8008efc:	a903      	add	r1, sp, #12
 8008efe:	f7ff ff51 	bl	8008da4 <__b2d>
 8008f02:	460d      	mov	r5, r1
 8008f04:	9b01      	ldr	r3, [sp, #4]
 8008f06:	4689      	mov	r9, r1
 8008f08:	6919      	ldr	r1, [r3, #16]
 8008f0a:	9b00      	ldr	r3, [sp, #0]
 8008f0c:	4604      	mov	r4, r0
 8008f0e:	691b      	ldr	r3, [r3, #16]
 8008f10:	4630      	mov	r0, r6
 8008f12:	1ac9      	subs	r1, r1, r3
 8008f14:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8008f18:	1a9b      	subs	r3, r3, r2
 8008f1a:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8008f1e:	2b00      	cmp	r3, #0
 8008f20:	bfcd      	iteet	gt
 8008f22:	463a      	movgt	r2, r7
 8008f24:	462a      	movle	r2, r5
 8008f26:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8008f2a:	eb02 5b03 	addgt.w	fp, r2, r3, lsl #20
 8008f2e:	bfd8      	it	le
 8008f30:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8008f34:	464b      	mov	r3, r9
 8008f36:	4622      	mov	r2, r4
 8008f38:	4659      	mov	r1, fp
 8008f3a:	f7f7 fbf7 	bl	800072c <__aeabi_ddiv>
 8008f3e:	b005      	add	sp, #20
 8008f40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08008f44 <__copybits>:
 8008f44:	3901      	subs	r1, #1
 8008f46:	b570      	push	{r4, r5, r6, lr}
 8008f48:	1149      	asrs	r1, r1, #5
 8008f4a:	6914      	ldr	r4, [r2, #16]
 8008f4c:	3101      	adds	r1, #1
 8008f4e:	f102 0314 	add.w	r3, r2, #20
 8008f52:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8008f56:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8008f5a:	1f05      	subs	r5, r0, #4
 8008f5c:	42a3      	cmp	r3, r4
 8008f5e:	d30c      	bcc.n	8008f7a <__copybits+0x36>
 8008f60:	1aa3      	subs	r3, r4, r2
 8008f62:	3b11      	subs	r3, #17
 8008f64:	f023 0303 	bic.w	r3, r3, #3
 8008f68:	3211      	adds	r2, #17
 8008f6a:	42a2      	cmp	r2, r4
 8008f6c:	bf88      	it	hi
 8008f6e:	2300      	movhi	r3, #0
 8008f70:	4418      	add	r0, r3
 8008f72:	2300      	movs	r3, #0
 8008f74:	4288      	cmp	r0, r1
 8008f76:	d305      	bcc.n	8008f84 <__copybits+0x40>
 8008f78:	bd70      	pop	{r4, r5, r6, pc}
 8008f7a:	f853 6b04 	ldr.w	r6, [r3], #4
 8008f7e:	f845 6f04 	str.w	r6, [r5, #4]!
 8008f82:	e7eb      	b.n	8008f5c <__copybits+0x18>
 8008f84:	f840 3b04 	str.w	r3, [r0], #4
 8008f88:	e7f4      	b.n	8008f74 <__copybits+0x30>

08008f8a <__any_on>:
 8008f8a:	f100 0214 	add.w	r2, r0, #20
 8008f8e:	6900      	ldr	r0, [r0, #16]
 8008f90:	114b      	asrs	r3, r1, #5
 8008f92:	4298      	cmp	r0, r3
 8008f94:	b510      	push	{r4, lr}
 8008f96:	db11      	blt.n	8008fbc <__any_on+0x32>
 8008f98:	dd0a      	ble.n	8008fb0 <__any_on+0x26>
 8008f9a:	f011 011f 	ands.w	r1, r1, #31
 8008f9e:	d007      	beq.n	8008fb0 <__any_on+0x26>
 8008fa0:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8008fa4:	fa24 f001 	lsr.w	r0, r4, r1
 8008fa8:	fa00 f101 	lsl.w	r1, r0, r1
 8008fac:	428c      	cmp	r4, r1
 8008fae:	d10b      	bne.n	8008fc8 <__any_on+0x3e>
 8008fb0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8008fb4:	4293      	cmp	r3, r2
 8008fb6:	d803      	bhi.n	8008fc0 <__any_on+0x36>
 8008fb8:	2000      	movs	r0, #0
 8008fba:	bd10      	pop	{r4, pc}
 8008fbc:	4603      	mov	r3, r0
 8008fbe:	e7f7      	b.n	8008fb0 <__any_on+0x26>
 8008fc0:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008fc4:	2900      	cmp	r1, #0
 8008fc6:	d0f5      	beq.n	8008fb4 <__any_on+0x2a>
 8008fc8:	2001      	movs	r0, #1
 8008fca:	e7f6      	b.n	8008fba <__any_on+0x30>

08008fcc <sulp>:
 8008fcc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008fd0:	460f      	mov	r7, r1
 8008fd2:	4690      	mov	r8, r2
 8008fd4:	f7ff fec6 	bl	8008d64 <__ulp>
 8008fd8:	4604      	mov	r4, r0
 8008fda:	460d      	mov	r5, r1
 8008fdc:	f1b8 0f00 	cmp.w	r8, #0
 8008fe0:	d011      	beq.n	8009006 <sulp+0x3a>
 8008fe2:	f3c7 530a 	ubfx	r3, r7, #20, #11
 8008fe6:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8008fea:	2b00      	cmp	r3, #0
 8008fec:	dd0b      	ble.n	8009006 <sulp+0x3a>
 8008fee:	2400      	movs	r4, #0
 8008ff0:	051b      	lsls	r3, r3, #20
 8008ff2:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8008ff6:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8008ffa:	4622      	mov	r2, r4
 8008ffc:	462b      	mov	r3, r5
 8008ffe:	f7f7 fa6b 	bl	80004d8 <__aeabi_dmul>
 8009002:	4604      	mov	r4, r0
 8009004:	460d      	mov	r5, r1
 8009006:	4620      	mov	r0, r4
 8009008:	4629      	mov	r1, r5
 800900a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

08009010 <_strtod_l>:
 8009010:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009014:	b09f      	sub	sp, #124	@ 0x7c
 8009016:	9217      	str	r2, [sp, #92]	@ 0x5c
 8009018:	2200      	movs	r2, #0
 800901a:	460c      	mov	r4, r1
 800901c:	921a      	str	r2, [sp, #104]	@ 0x68
 800901e:	f04f 0a00 	mov.w	sl, #0
 8009022:	f04f 0b00 	mov.w	fp, #0
 8009026:	460a      	mov	r2, r1
 8009028:	9005      	str	r0, [sp, #20]
 800902a:	9219      	str	r2, [sp, #100]	@ 0x64
 800902c:	7811      	ldrb	r1, [r2, #0]
 800902e:	292b      	cmp	r1, #43	@ 0x2b
 8009030:	d048      	beq.n	80090c4 <_strtod_l+0xb4>
 8009032:	d836      	bhi.n	80090a2 <_strtod_l+0x92>
 8009034:	290d      	cmp	r1, #13
 8009036:	d830      	bhi.n	800909a <_strtod_l+0x8a>
 8009038:	2908      	cmp	r1, #8
 800903a:	d830      	bhi.n	800909e <_strtod_l+0x8e>
 800903c:	2900      	cmp	r1, #0
 800903e:	d039      	beq.n	80090b4 <_strtod_l+0xa4>
 8009040:	2200      	movs	r2, #0
 8009042:	920e      	str	r2, [sp, #56]	@ 0x38
 8009044:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8009046:	782a      	ldrb	r2, [r5, #0]
 8009048:	2a30      	cmp	r2, #48	@ 0x30
 800904a:	f040 80b0 	bne.w	80091ae <_strtod_l+0x19e>
 800904e:	786a      	ldrb	r2, [r5, #1]
 8009050:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8009054:	2a58      	cmp	r2, #88	@ 0x58
 8009056:	d16c      	bne.n	8009132 <_strtod_l+0x122>
 8009058:	9302      	str	r3, [sp, #8]
 800905a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800905c:	4a8f      	ldr	r2, [pc, #572]	@ (800929c <_strtod_l+0x28c>)
 800905e:	9301      	str	r3, [sp, #4]
 8009060:	ab1a      	add	r3, sp, #104	@ 0x68
 8009062:	9300      	str	r3, [sp, #0]
 8009064:	9805      	ldr	r0, [sp, #20]
 8009066:	ab1b      	add	r3, sp, #108	@ 0x6c
 8009068:	a919      	add	r1, sp, #100	@ 0x64
 800906a:	f001 f915 	bl	800a298 <__gethex>
 800906e:	f010 060f 	ands.w	r6, r0, #15
 8009072:	4604      	mov	r4, r0
 8009074:	d005      	beq.n	8009082 <_strtod_l+0x72>
 8009076:	2e06      	cmp	r6, #6
 8009078:	d126      	bne.n	80090c8 <_strtod_l+0xb8>
 800907a:	2300      	movs	r3, #0
 800907c:	3501      	adds	r5, #1
 800907e:	9519      	str	r5, [sp, #100]	@ 0x64
 8009080:	930e      	str	r3, [sp, #56]	@ 0x38
 8009082:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8009084:	2b00      	cmp	r3, #0
 8009086:	f040 8582 	bne.w	8009b8e <_strtod_l+0xb7e>
 800908a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800908c:	b1bb      	cbz	r3, 80090be <_strtod_l+0xae>
 800908e:	4650      	mov	r0, sl
 8009090:	f10b 4100 	add.w	r1, fp, #2147483648	@ 0x80000000
 8009094:	b01f      	add	sp, #124	@ 0x7c
 8009096:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800909a:	2920      	cmp	r1, #32
 800909c:	d1d0      	bne.n	8009040 <_strtod_l+0x30>
 800909e:	3201      	adds	r2, #1
 80090a0:	e7c3      	b.n	800902a <_strtod_l+0x1a>
 80090a2:	292d      	cmp	r1, #45	@ 0x2d
 80090a4:	d1cc      	bne.n	8009040 <_strtod_l+0x30>
 80090a6:	2101      	movs	r1, #1
 80090a8:	910e      	str	r1, [sp, #56]	@ 0x38
 80090aa:	1c51      	adds	r1, r2, #1
 80090ac:	9119      	str	r1, [sp, #100]	@ 0x64
 80090ae:	7852      	ldrb	r2, [r2, #1]
 80090b0:	2a00      	cmp	r2, #0
 80090b2:	d1c7      	bne.n	8009044 <_strtod_l+0x34>
 80090b4:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80090b6:	9419      	str	r4, [sp, #100]	@ 0x64
 80090b8:	2b00      	cmp	r3, #0
 80090ba:	f040 8566 	bne.w	8009b8a <_strtod_l+0xb7a>
 80090be:	4650      	mov	r0, sl
 80090c0:	4659      	mov	r1, fp
 80090c2:	e7e7      	b.n	8009094 <_strtod_l+0x84>
 80090c4:	2100      	movs	r1, #0
 80090c6:	e7ef      	b.n	80090a8 <_strtod_l+0x98>
 80090c8:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 80090ca:	b13a      	cbz	r2, 80090dc <_strtod_l+0xcc>
 80090cc:	2135      	movs	r1, #53	@ 0x35
 80090ce:	a81c      	add	r0, sp, #112	@ 0x70
 80090d0:	f7ff ff38 	bl	8008f44 <__copybits>
 80090d4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80090d6:	9805      	ldr	r0, [sp, #20]
 80090d8:	f7ff fb18 	bl	800870c <_Bfree>
 80090dc:	3e01      	subs	r6, #1
 80090de:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 80090e0:	2e04      	cmp	r6, #4
 80090e2:	d806      	bhi.n	80090f2 <_strtod_l+0xe2>
 80090e4:	e8df f006 	tbb	[pc, r6]
 80090e8:	201d0314 	.word	0x201d0314
 80090ec:	14          	.byte	0x14
 80090ed:	00          	.byte	0x00
 80090ee:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 80090f2:	05e1      	lsls	r1, r4, #23
 80090f4:	bf48      	it	mi
 80090f6:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 80090fa:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80090fe:	0d1b      	lsrs	r3, r3, #20
 8009100:	051b      	lsls	r3, r3, #20
 8009102:	2b00      	cmp	r3, #0
 8009104:	d1bd      	bne.n	8009082 <_strtod_l+0x72>
 8009106:	f7fe fb27 	bl	8007758 <__errno>
 800910a:	2322      	movs	r3, #34	@ 0x22
 800910c:	6003      	str	r3, [r0, #0]
 800910e:	e7b8      	b.n	8009082 <_strtod_l+0x72>
 8009110:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8009114:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8009118:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800911c:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8009120:	e7e7      	b.n	80090f2 <_strtod_l+0xe2>
 8009122:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 80092a0 <_strtod_l+0x290>
 8009126:	e7e4      	b.n	80090f2 <_strtod_l+0xe2>
 8009128:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800912c:	f04f 3aff 	mov.w	sl, #4294967295
 8009130:	e7df      	b.n	80090f2 <_strtod_l+0xe2>
 8009132:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009134:	1c5a      	adds	r2, r3, #1
 8009136:	9219      	str	r2, [sp, #100]	@ 0x64
 8009138:	785b      	ldrb	r3, [r3, #1]
 800913a:	2b30      	cmp	r3, #48	@ 0x30
 800913c:	d0f9      	beq.n	8009132 <_strtod_l+0x122>
 800913e:	2b00      	cmp	r3, #0
 8009140:	d09f      	beq.n	8009082 <_strtod_l+0x72>
 8009142:	2301      	movs	r3, #1
 8009144:	2700      	movs	r7, #0
 8009146:	220a      	movs	r2, #10
 8009148:	46b9      	mov	r9, r7
 800914a:	9308      	str	r3, [sp, #32]
 800914c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800914e:	970b      	str	r7, [sp, #44]	@ 0x2c
 8009150:	930c      	str	r3, [sp, #48]	@ 0x30
 8009152:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8009154:	7805      	ldrb	r5, [r0, #0]
 8009156:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800915a:	b2d9      	uxtb	r1, r3
 800915c:	2909      	cmp	r1, #9
 800915e:	d928      	bls.n	80091b2 <_strtod_l+0x1a2>
 8009160:	2201      	movs	r2, #1
 8009162:	4950      	ldr	r1, [pc, #320]	@ (80092a4 <_strtod_l+0x294>)
 8009164:	f000 ffc8 	bl	800a0f8 <strncmp>
 8009168:	2800      	cmp	r0, #0
 800916a:	d032      	beq.n	80091d2 <_strtod_l+0x1c2>
 800916c:	2000      	movs	r0, #0
 800916e:	462a      	mov	r2, r5
 8009170:	4603      	mov	r3, r0
 8009172:	464d      	mov	r5, r9
 8009174:	900a      	str	r0, [sp, #40]	@ 0x28
 8009176:	2a65      	cmp	r2, #101	@ 0x65
 8009178:	d001      	beq.n	800917e <_strtod_l+0x16e>
 800917a:	2a45      	cmp	r2, #69	@ 0x45
 800917c:	d114      	bne.n	80091a8 <_strtod_l+0x198>
 800917e:	b91d      	cbnz	r5, 8009188 <_strtod_l+0x178>
 8009180:	9a08      	ldr	r2, [sp, #32]
 8009182:	4302      	orrs	r2, r0
 8009184:	d096      	beq.n	80090b4 <_strtod_l+0xa4>
 8009186:	2500      	movs	r5, #0
 8009188:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800918a:	1c62      	adds	r2, r4, #1
 800918c:	9219      	str	r2, [sp, #100]	@ 0x64
 800918e:	7862      	ldrb	r2, [r4, #1]
 8009190:	2a2b      	cmp	r2, #43	@ 0x2b
 8009192:	d07a      	beq.n	800928a <_strtod_l+0x27a>
 8009194:	2a2d      	cmp	r2, #45	@ 0x2d
 8009196:	d07e      	beq.n	8009296 <_strtod_l+0x286>
 8009198:	f04f 0c00 	mov.w	ip, #0
 800919c:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 80091a0:	2909      	cmp	r1, #9
 80091a2:	f240 8085 	bls.w	80092b0 <_strtod_l+0x2a0>
 80091a6:	9419      	str	r4, [sp, #100]	@ 0x64
 80091a8:	f04f 0800 	mov.w	r8, #0
 80091ac:	e0a5      	b.n	80092fa <_strtod_l+0x2ea>
 80091ae:	2300      	movs	r3, #0
 80091b0:	e7c8      	b.n	8009144 <_strtod_l+0x134>
 80091b2:	f1b9 0f08 	cmp.w	r9, #8
 80091b6:	bfd8      	it	le
 80091b8:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 80091ba:	f100 0001 	add.w	r0, r0, #1
 80091be:	bfd6      	itet	le
 80091c0:	fb02 3301 	mlale	r3, r2, r1, r3
 80091c4:	fb02 3707 	mlagt	r7, r2, r7, r3
 80091c8:	930b      	strle	r3, [sp, #44]	@ 0x2c
 80091ca:	f109 0901 	add.w	r9, r9, #1
 80091ce:	9019      	str	r0, [sp, #100]	@ 0x64
 80091d0:	e7bf      	b.n	8009152 <_strtod_l+0x142>
 80091d2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80091d4:	1c5a      	adds	r2, r3, #1
 80091d6:	9219      	str	r2, [sp, #100]	@ 0x64
 80091d8:	785a      	ldrb	r2, [r3, #1]
 80091da:	f1b9 0f00 	cmp.w	r9, #0
 80091de:	d03b      	beq.n	8009258 <_strtod_l+0x248>
 80091e0:	464d      	mov	r5, r9
 80091e2:	900a      	str	r0, [sp, #40]	@ 0x28
 80091e4:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 80091e8:	2b09      	cmp	r3, #9
 80091ea:	d912      	bls.n	8009212 <_strtod_l+0x202>
 80091ec:	2301      	movs	r3, #1
 80091ee:	e7c2      	b.n	8009176 <_strtod_l+0x166>
 80091f0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80091f2:	3001      	adds	r0, #1
 80091f4:	1c5a      	adds	r2, r3, #1
 80091f6:	9219      	str	r2, [sp, #100]	@ 0x64
 80091f8:	785a      	ldrb	r2, [r3, #1]
 80091fa:	2a30      	cmp	r2, #48	@ 0x30
 80091fc:	d0f8      	beq.n	80091f0 <_strtod_l+0x1e0>
 80091fe:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8009202:	2b08      	cmp	r3, #8
 8009204:	f200 84c8 	bhi.w	8009b98 <_strtod_l+0xb88>
 8009208:	900a      	str	r0, [sp, #40]	@ 0x28
 800920a:	2000      	movs	r0, #0
 800920c:	4605      	mov	r5, r0
 800920e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009210:	930c      	str	r3, [sp, #48]	@ 0x30
 8009212:	3a30      	subs	r2, #48	@ 0x30
 8009214:	f100 0301 	add.w	r3, r0, #1
 8009218:	d018      	beq.n	800924c <_strtod_l+0x23c>
 800921a:	462e      	mov	r6, r5
 800921c:	f04f 0e0a 	mov.w	lr, #10
 8009220:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009222:	4419      	add	r1, r3
 8009224:	910a      	str	r1, [sp, #40]	@ 0x28
 8009226:	1c71      	adds	r1, r6, #1
 8009228:	eba1 0c05 	sub.w	ip, r1, r5
 800922c:	4563      	cmp	r3, ip
 800922e:	dc15      	bgt.n	800925c <_strtod_l+0x24c>
 8009230:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8009234:	182b      	adds	r3, r5, r0
 8009236:	2b08      	cmp	r3, #8
 8009238:	f105 0501 	add.w	r5, r5, #1
 800923c:	4405      	add	r5, r0
 800923e:	dc1a      	bgt.n	8009276 <_strtod_l+0x266>
 8009240:	230a      	movs	r3, #10
 8009242:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8009244:	fb03 2301 	mla	r3, r3, r1, r2
 8009248:	930b      	str	r3, [sp, #44]	@ 0x2c
 800924a:	2300      	movs	r3, #0
 800924c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800924e:	4618      	mov	r0, r3
 8009250:	1c51      	adds	r1, r2, #1
 8009252:	9119      	str	r1, [sp, #100]	@ 0x64
 8009254:	7852      	ldrb	r2, [r2, #1]
 8009256:	e7c5      	b.n	80091e4 <_strtod_l+0x1d4>
 8009258:	4648      	mov	r0, r9
 800925a:	e7ce      	b.n	80091fa <_strtod_l+0x1ea>
 800925c:	2e08      	cmp	r6, #8
 800925e:	dc05      	bgt.n	800926c <_strtod_l+0x25c>
 8009260:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8009262:	fb0e f606 	mul.w	r6, lr, r6
 8009266:	960b      	str	r6, [sp, #44]	@ 0x2c
 8009268:	460e      	mov	r6, r1
 800926a:	e7dc      	b.n	8009226 <_strtod_l+0x216>
 800926c:	2910      	cmp	r1, #16
 800926e:	bfd8      	it	le
 8009270:	fb0e f707 	mulle.w	r7, lr, r7
 8009274:	e7f8      	b.n	8009268 <_strtod_l+0x258>
 8009276:	2b0f      	cmp	r3, #15
 8009278:	bfdc      	itt	le
 800927a:	230a      	movle	r3, #10
 800927c:	fb03 2707 	mlale	r7, r3, r7, r2
 8009280:	e7e3      	b.n	800924a <_strtod_l+0x23a>
 8009282:	2300      	movs	r3, #0
 8009284:	930a      	str	r3, [sp, #40]	@ 0x28
 8009286:	2301      	movs	r3, #1
 8009288:	e77a      	b.n	8009180 <_strtod_l+0x170>
 800928a:	f04f 0c00 	mov.w	ip, #0
 800928e:	1ca2      	adds	r2, r4, #2
 8009290:	9219      	str	r2, [sp, #100]	@ 0x64
 8009292:	78a2      	ldrb	r2, [r4, #2]
 8009294:	e782      	b.n	800919c <_strtod_l+0x18c>
 8009296:	f04f 0c01 	mov.w	ip, #1
 800929a:	e7f8      	b.n	800928e <_strtod_l+0x27e>
 800929c:	0800b2e4 	.word	0x0800b2e4
 80092a0:	7ff00000 	.word	0x7ff00000
 80092a4:	0800b119 	.word	0x0800b119
 80092a8:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80092aa:	1c51      	adds	r1, r2, #1
 80092ac:	9119      	str	r1, [sp, #100]	@ 0x64
 80092ae:	7852      	ldrb	r2, [r2, #1]
 80092b0:	2a30      	cmp	r2, #48	@ 0x30
 80092b2:	d0f9      	beq.n	80092a8 <_strtod_l+0x298>
 80092b4:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 80092b8:	2908      	cmp	r1, #8
 80092ba:	f63f af75 	bhi.w	80091a8 <_strtod_l+0x198>
 80092be:	f04f 080a 	mov.w	r8, #10
 80092c2:	3a30      	subs	r2, #48	@ 0x30
 80092c4:	9209      	str	r2, [sp, #36]	@ 0x24
 80092c6:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80092c8:	920f      	str	r2, [sp, #60]	@ 0x3c
 80092ca:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80092cc:	1c56      	adds	r6, r2, #1
 80092ce:	9619      	str	r6, [sp, #100]	@ 0x64
 80092d0:	7852      	ldrb	r2, [r2, #1]
 80092d2:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 80092d6:	f1be 0f09 	cmp.w	lr, #9
 80092da:	d939      	bls.n	8009350 <_strtod_l+0x340>
 80092dc:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 80092de:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 80092e2:	1a76      	subs	r6, r6, r1
 80092e4:	2e08      	cmp	r6, #8
 80092e6:	dc03      	bgt.n	80092f0 <_strtod_l+0x2e0>
 80092e8:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80092ea:	4588      	cmp	r8, r1
 80092ec:	bfa8      	it	ge
 80092ee:	4688      	movge	r8, r1
 80092f0:	f1bc 0f00 	cmp.w	ip, #0
 80092f4:	d001      	beq.n	80092fa <_strtod_l+0x2ea>
 80092f6:	f1c8 0800 	rsb	r8, r8, #0
 80092fa:	2d00      	cmp	r5, #0
 80092fc:	d14e      	bne.n	800939c <_strtod_l+0x38c>
 80092fe:	9908      	ldr	r1, [sp, #32]
 8009300:	4308      	orrs	r0, r1
 8009302:	f47f aebe 	bne.w	8009082 <_strtod_l+0x72>
 8009306:	2b00      	cmp	r3, #0
 8009308:	f47f aed4 	bne.w	80090b4 <_strtod_l+0xa4>
 800930c:	2a69      	cmp	r2, #105	@ 0x69
 800930e:	d028      	beq.n	8009362 <_strtod_l+0x352>
 8009310:	dc25      	bgt.n	800935e <_strtod_l+0x34e>
 8009312:	2a49      	cmp	r2, #73	@ 0x49
 8009314:	d025      	beq.n	8009362 <_strtod_l+0x352>
 8009316:	2a4e      	cmp	r2, #78	@ 0x4e
 8009318:	f47f aecc 	bne.w	80090b4 <_strtod_l+0xa4>
 800931c:	4999      	ldr	r1, [pc, #612]	@ (8009584 <_strtod_l+0x574>)
 800931e:	a819      	add	r0, sp, #100	@ 0x64
 8009320:	f001 f9dc 	bl	800a6dc <__match>
 8009324:	2800      	cmp	r0, #0
 8009326:	f43f aec5 	beq.w	80090b4 <_strtod_l+0xa4>
 800932a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800932c:	781b      	ldrb	r3, [r3, #0]
 800932e:	2b28      	cmp	r3, #40	@ 0x28
 8009330:	d12e      	bne.n	8009390 <_strtod_l+0x380>
 8009332:	4995      	ldr	r1, [pc, #596]	@ (8009588 <_strtod_l+0x578>)
 8009334:	aa1c      	add	r2, sp, #112	@ 0x70
 8009336:	a819      	add	r0, sp, #100	@ 0x64
 8009338:	f001 f9e4 	bl	800a704 <__hexnan>
 800933c:	2805      	cmp	r0, #5
 800933e:	d127      	bne.n	8009390 <_strtod_l+0x380>
 8009340:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8009342:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8009346:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800934a:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800934e:	e698      	b.n	8009082 <_strtod_l+0x72>
 8009350:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009352:	fb08 2101 	mla	r1, r8, r1, r2
 8009356:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800935a:	9209      	str	r2, [sp, #36]	@ 0x24
 800935c:	e7b5      	b.n	80092ca <_strtod_l+0x2ba>
 800935e:	2a6e      	cmp	r2, #110	@ 0x6e
 8009360:	e7da      	b.n	8009318 <_strtod_l+0x308>
 8009362:	498a      	ldr	r1, [pc, #552]	@ (800958c <_strtod_l+0x57c>)
 8009364:	a819      	add	r0, sp, #100	@ 0x64
 8009366:	f001 f9b9 	bl	800a6dc <__match>
 800936a:	2800      	cmp	r0, #0
 800936c:	f43f aea2 	beq.w	80090b4 <_strtod_l+0xa4>
 8009370:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009372:	4987      	ldr	r1, [pc, #540]	@ (8009590 <_strtod_l+0x580>)
 8009374:	3b01      	subs	r3, #1
 8009376:	a819      	add	r0, sp, #100	@ 0x64
 8009378:	9319      	str	r3, [sp, #100]	@ 0x64
 800937a:	f001 f9af 	bl	800a6dc <__match>
 800937e:	b910      	cbnz	r0, 8009386 <_strtod_l+0x376>
 8009380:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009382:	3301      	adds	r3, #1
 8009384:	9319      	str	r3, [sp, #100]	@ 0x64
 8009386:	f04f 0a00 	mov.w	sl, #0
 800938a:	f8df b208 	ldr.w	fp, [pc, #520]	@ 8009594 <_strtod_l+0x584>
 800938e:	e678      	b.n	8009082 <_strtod_l+0x72>
 8009390:	4881      	ldr	r0, [pc, #516]	@ (8009598 <_strtod_l+0x588>)
 8009392:	f000 fee1 	bl	800a158 <nan>
 8009396:	4682      	mov	sl, r0
 8009398:	468b      	mov	fp, r1
 800939a:	e672      	b.n	8009082 <_strtod_l+0x72>
 800939c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800939e:	f1b9 0f00 	cmp.w	r9, #0
 80093a2:	bf08      	it	eq
 80093a4:	46a9      	moveq	r9, r5
 80093a6:	eba8 0303 	sub.w	r3, r8, r3
 80093aa:	2d10      	cmp	r5, #16
 80093ac:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 80093ae:	462c      	mov	r4, r5
 80093b0:	9309      	str	r3, [sp, #36]	@ 0x24
 80093b2:	bfa8      	it	ge
 80093b4:	2410      	movge	r4, #16
 80093b6:	f7f7 f815 	bl	80003e4 <__aeabi_ui2d>
 80093ba:	2d09      	cmp	r5, #9
 80093bc:	4682      	mov	sl, r0
 80093be:	468b      	mov	fp, r1
 80093c0:	dc11      	bgt.n	80093e6 <_strtod_l+0x3d6>
 80093c2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80093c4:	2b00      	cmp	r3, #0
 80093c6:	f43f ae5c 	beq.w	8009082 <_strtod_l+0x72>
 80093ca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80093cc:	dd76      	ble.n	80094bc <_strtod_l+0x4ac>
 80093ce:	2b16      	cmp	r3, #22
 80093d0:	dc5d      	bgt.n	800948e <_strtod_l+0x47e>
 80093d2:	4972      	ldr	r1, [pc, #456]	@ (800959c <_strtod_l+0x58c>)
 80093d4:	4652      	mov	r2, sl
 80093d6:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80093da:	465b      	mov	r3, fp
 80093dc:	e9d1 0100 	ldrd	r0, r1, [r1]
 80093e0:	f7f7 f87a 	bl	80004d8 <__aeabi_dmul>
 80093e4:	e7d7      	b.n	8009396 <_strtod_l+0x386>
 80093e6:	4b6d      	ldr	r3, [pc, #436]	@ (800959c <_strtod_l+0x58c>)
 80093e8:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80093ec:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 80093f0:	f7f7 f872 	bl	80004d8 <__aeabi_dmul>
 80093f4:	4682      	mov	sl, r0
 80093f6:	4638      	mov	r0, r7
 80093f8:	468b      	mov	fp, r1
 80093fa:	f7f6 fff3 	bl	80003e4 <__aeabi_ui2d>
 80093fe:	4602      	mov	r2, r0
 8009400:	460b      	mov	r3, r1
 8009402:	4650      	mov	r0, sl
 8009404:	4659      	mov	r1, fp
 8009406:	f7f6 feb1 	bl	800016c <__adddf3>
 800940a:	2d0f      	cmp	r5, #15
 800940c:	4682      	mov	sl, r0
 800940e:	468b      	mov	fp, r1
 8009410:	ddd7      	ble.n	80093c2 <_strtod_l+0x3b2>
 8009412:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009414:	1b2c      	subs	r4, r5, r4
 8009416:	441c      	add	r4, r3
 8009418:	2c00      	cmp	r4, #0
 800941a:	f340 8093 	ble.w	8009544 <_strtod_l+0x534>
 800941e:	f014 030f 	ands.w	r3, r4, #15
 8009422:	d00a      	beq.n	800943a <_strtod_l+0x42a>
 8009424:	495d      	ldr	r1, [pc, #372]	@ (800959c <_strtod_l+0x58c>)
 8009426:	4652      	mov	r2, sl
 8009428:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800942c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009430:	465b      	mov	r3, fp
 8009432:	f7f7 f851 	bl	80004d8 <__aeabi_dmul>
 8009436:	4682      	mov	sl, r0
 8009438:	468b      	mov	fp, r1
 800943a:	f034 040f 	bics.w	r4, r4, #15
 800943e:	d073      	beq.n	8009528 <_strtod_l+0x518>
 8009440:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8009444:	dd49      	ble.n	80094da <_strtod_l+0x4ca>
 8009446:	2400      	movs	r4, #0
 8009448:	46a0      	mov	r8, r4
 800944a:	46a1      	mov	r9, r4
 800944c:	940b      	str	r4, [sp, #44]	@ 0x2c
 800944e:	2322      	movs	r3, #34	@ 0x22
 8009450:	f04f 0a00 	mov.w	sl, #0
 8009454:	9a05      	ldr	r2, [sp, #20]
 8009456:	f8df b13c 	ldr.w	fp, [pc, #316]	@ 8009594 <_strtod_l+0x584>
 800945a:	6013      	str	r3, [r2, #0]
 800945c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800945e:	2b00      	cmp	r3, #0
 8009460:	f43f ae0f 	beq.w	8009082 <_strtod_l+0x72>
 8009464:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009466:	9805      	ldr	r0, [sp, #20]
 8009468:	f7ff f950 	bl	800870c <_Bfree>
 800946c:	4649      	mov	r1, r9
 800946e:	9805      	ldr	r0, [sp, #20]
 8009470:	f7ff f94c 	bl	800870c <_Bfree>
 8009474:	4641      	mov	r1, r8
 8009476:	9805      	ldr	r0, [sp, #20]
 8009478:	f7ff f948 	bl	800870c <_Bfree>
 800947c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800947e:	9805      	ldr	r0, [sp, #20]
 8009480:	f7ff f944 	bl	800870c <_Bfree>
 8009484:	4621      	mov	r1, r4
 8009486:	9805      	ldr	r0, [sp, #20]
 8009488:	f7ff f940 	bl	800870c <_Bfree>
 800948c:	e5f9      	b.n	8009082 <_strtod_l+0x72>
 800948e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009490:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8009494:	4293      	cmp	r3, r2
 8009496:	dbbc      	blt.n	8009412 <_strtod_l+0x402>
 8009498:	4c40      	ldr	r4, [pc, #256]	@ (800959c <_strtod_l+0x58c>)
 800949a:	f1c5 050f 	rsb	r5, r5, #15
 800949e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 80094a2:	4652      	mov	r2, sl
 80094a4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80094a8:	465b      	mov	r3, fp
 80094aa:	f7f7 f815 	bl	80004d8 <__aeabi_dmul>
 80094ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80094b0:	1b5d      	subs	r5, r3, r5
 80094b2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 80094b6:	e9d4 2300 	ldrd	r2, r3, [r4]
 80094ba:	e791      	b.n	80093e0 <_strtod_l+0x3d0>
 80094bc:	3316      	adds	r3, #22
 80094be:	dba8      	blt.n	8009412 <_strtod_l+0x402>
 80094c0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80094c2:	4650      	mov	r0, sl
 80094c4:	eba3 0808 	sub.w	r8, r3, r8
 80094c8:	4b34      	ldr	r3, [pc, #208]	@ (800959c <_strtod_l+0x58c>)
 80094ca:	4659      	mov	r1, fp
 80094cc:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 80094d0:	e9d8 2300 	ldrd	r2, r3, [r8]
 80094d4:	f7f7 f92a 	bl	800072c <__aeabi_ddiv>
 80094d8:	e75d      	b.n	8009396 <_strtod_l+0x386>
 80094da:	2300      	movs	r3, #0
 80094dc:	4650      	mov	r0, sl
 80094de:	4659      	mov	r1, fp
 80094e0:	461e      	mov	r6, r3
 80094e2:	4f2f      	ldr	r7, [pc, #188]	@ (80095a0 <_strtod_l+0x590>)
 80094e4:	1124      	asrs	r4, r4, #4
 80094e6:	2c01      	cmp	r4, #1
 80094e8:	dc21      	bgt.n	800952e <_strtod_l+0x51e>
 80094ea:	b10b      	cbz	r3, 80094f0 <_strtod_l+0x4e0>
 80094ec:	4682      	mov	sl, r0
 80094ee:	468b      	mov	fp, r1
 80094f0:	492b      	ldr	r1, [pc, #172]	@ (80095a0 <_strtod_l+0x590>)
 80094f2:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 80094f6:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 80094fa:	4652      	mov	r2, sl
 80094fc:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009500:	465b      	mov	r3, fp
 8009502:	f7f6 ffe9 	bl	80004d8 <__aeabi_dmul>
 8009506:	4b23      	ldr	r3, [pc, #140]	@ (8009594 <_strtod_l+0x584>)
 8009508:	460a      	mov	r2, r1
 800950a:	400b      	ands	r3, r1
 800950c:	4925      	ldr	r1, [pc, #148]	@ (80095a4 <_strtod_l+0x594>)
 800950e:	4682      	mov	sl, r0
 8009510:	428b      	cmp	r3, r1
 8009512:	d898      	bhi.n	8009446 <_strtod_l+0x436>
 8009514:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8009518:	428b      	cmp	r3, r1
 800951a:	bf86      	itte	hi
 800951c:	f04f 3aff 	movhi.w	sl, #4294967295
 8009520:	f8df b084 	ldrhi.w	fp, [pc, #132]	@ 80095a8 <_strtod_l+0x598>
 8009524:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8009528:	2300      	movs	r3, #0
 800952a:	9308      	str	r3, [sp, #32]
 800952c:	e076      	b.n	800961c <_strtod_l+0x60c>
 800952e:	07e2      	lsls	r2, r4, #31
 8009530:	d504      	bpl.n	800953c <_strtod_l+0x52c>
 8009532:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009536:	f7f6 ffcf 	bl	80004d8 <__aeabi_dmul>
 800953a:	2301      	movs	r3, #1
 800953c:	3601      	adds	r6, #1
 800953e:	1064      	asrs	r4, r4, #1
 8009540:	3708      	adds	r7, #8
 8009542:	e7d0      	b.n	80094e6 <_strtod_l+0x4d6>
 8009544:	d0f0      	beq.n	8009528 <_strtod_l+0x518>
 8009546:	4264      	negs	r4, r4
 8009548:	f014 020f 	ands.w	r2, r4, #15
 800954c:	d00a      	beq.n	8009564 <_strtod_l+0x554>
 800954e:	4b13      	ldr	r3, [pc, #76]	@ (800959c <_strtod_l+0x58c>)
 8009550:	4650      	mov	r0, sl
 8009552:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009556:	4659      	mov	r1, fp
 8009558:	e9d3 2300 	ldrd	r2, r3, [r3]
 800955c:	f7f7 f8e6 	bl	800072c <__aeabi_ddiv>
 8009560:	4682      	mov	sl, r0
 8009562:	468b      	mov	fp, r1
 8009564:	1124      	asrs	r4, r4, #4
 8009566:	d0df      	beq.n	8009528 <_strtod_l+0x518>
 8009568:	2c1f      	cmp	r4, #31
 800956a:	dd1f      	ble.n	80095ac <_strtod_l+0x59c>
 800956c:	2400      	movs	r4, #0
 800956e:	46a0      	mov	r8, r4
 8009570:	46a1      	mov	r9, r4
 8009572:	940b      	str	r4, [sp, #44]	@ 0x2c
 8009574:	2322      	movs	r3, #34	@ 0x22
 8009576:	9a05      	ldr	r2, [sp, #20]
 8009578:	f04f 0a00 	mov.w	sl, #0
 800957c:	f04f 0b00 	mov.w	fp, #0
 8009580:	6013      	str	r3, [r2, #0]
 8009582:	e76b      	b.n	800945c <_strtod_l+0x44c>
 8009584:	0800b007 	.word	0x0800b007
 8009588:	0800b2d0 	.word	0x0800b2d0
 800958c:	0800afff 	.word	0x0800afff
 8009590:	0800b036 	.word	0x0800b036
 8009594:	7ff00000 	.word	0x7ff00000
 8009598:	0800b16f 	.word	0x0800b16f
 800959c:	0800b208 	.word	0x0800b208
 80095a0:	0800b1e0 	.word	0x0800b1e0
 80095a4:	7ca00000 	.word	0x7ca00000
 80095a8:	7fefffff 	.word	0x7fefffff
 80095ac:	f014 0310 	ands.w	r3, r4, #16
 80095b0:	bf18      	it	ne
 80095b2:	236a      	movne	r3, #106	@ 0x6a
 80095b4:	4650      	mov	r0, sl
 80095b6:	9308      	str	r3, [sp, #32]
 80095b8:	4659      	mov	r1, fp
 80095ba:	2300      	movs	r3, #0
 80095bc:	4e77      	ldr	r6, [pc, #476]	@ (800979c <_strtod_l+0x78c>)
 80095be:	07e7      	lsls	r7, r4, #31
 80095c0:	d504      	bpl.n	80095cc <_strtod_l+0x5bc>
 80095c2:	e9d6 2300 	ldrd	r2, r3, [r6]
 80095c6:	f7f6 ff87 	bl	80004d8 <__aeabi_dmul>
 80095ca:	2301      	movs	r3, #1
 80095cc:	1064      	asrs	r4, r4, #1
 80095ce:	f106 0608 	add.w	r6, r6, #8
 80095d2:	d1f4      	bne.n	80095be <_strtod_l+0x5ae>
 80095d4:	b10b      	cbz	r3, 80095da <_strtod_l+0x5ca>
 80095d6:	4682      	mov	sl, r0
 80095d8:	468b      	mov	fp, r1
 80095da:	9b08      	ldr	r3, [sp, #32]
 80095dc:	b1b3      	cbz	r3, 800960c <_strtod_l+0x5fc>
 80095de:	f3cb 520a 	ubfx	r2, fp, #20, #11
 80095e2:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 80095e6:	2b00      	cmp	r3, #0
 80095e8:	4659      	mov	r1, fp
 80095ea:	dd0f      	ble.n	800960c <_strtod_l+0x5fc>
 80095ec:	2b1f      	cmp	r3, #31
 80095ee:	dd58      	ble.n	80096a2 <_strtod_l+0x692>
 80095f0:	2b34      	cmp	r3, #52	@ 0x34
 80095f2:	bfd8      	it	le
 80095f4:	f04f 33ff 	movle.w	r3, #4294967295
 80095f8:	f04f 0a00 	mov.w	sl, #0
 80095fc:	bfcf      	iteee	gt
 80095fe:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8009602:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8009606:	4093      	lslle	r3, r2
 8009608:	ea03 0b01 	andle.w	fp, r3, r1
 800960c:	2200      	movs	r2, #0
 800960e:	2300      	movs	r3, #0
 8009610:	4650      	mov	r0, sl
 8009612:	4659      	mov	r1, fp
 8009614:	f7f7 f9c8 	bl	80009a8 <__aeabi_dcmpeq>
 8009618:	2800      	cmp	r0, #0
 800961a:	d1a7      	bne.n	800956c <_strtod_l+0x55c>
 800961c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800961e:	464a      	mov	r2, r9
 8009620:	9300      	str	r3, [sp, #0]
 8009622:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8009624:	462b      	mov	r3, r5
 8009626:	9805      	ldr	r0, [sp, #20]
 8009628:	f7ff f8d8 	bl	80087dc <__s2b>
 800962c:	900b      	str	r0, [sp, #44]	@ 0x2c
 800962e:	2800      	cmp	r0, #0
 8009630:	f43f af09 	beq.w	8009446 <_strtod_l+0x436>
 8009634:	2400      	movs	r4, #0
 8009636:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009638:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800963a:	2a00      	cmp	r2, #0
 800963c:	eba3 0308 	sub.w	r3, r3, r8
 8009640:	bfa8      	it	ge
 8009642:	2300      	movge	r3, #0
 8009644:	46a0      	mov	r8, r4
 8009646:	9312      	str	r3, [sp, #72]	@ 0x48
 8009648:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800964c:	9316      	str	r3, [sp, #88]	@ 0x58
 800964e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009650:	9805      	ldr	r0, [sp, #20]
 8009652:	6859      	ldr	r1, [r3, #4]
 8009654:	f7ff f81a 	bl	800868c <_Balloc>
 8009658:	4681      	mov	r9, r0
 800965a:	2800      	cmp	r0, #0
 800965c:	f43f aef7 	beq.w	800944e <_strtod_l+0x43e>
 8009660:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009662:	300c      	adds	r0, #12
 8009664:	691a      	ldr	r2, [r3, #16]
 8009666:	f103 010c 	add.w	r1, r3, #12
 800966a:	3202      	adds	r2, #2
 800966c:	0092      	lsls	r2, r2, #2
 800966e:	f000 fd65 	bl	800a13c <memcpy>
 8009672:	ab1c      	add	r3, sp, #112	@ 0x70
 8009674:	9301      	str	r3, [sp, #4]
 8009676:	ab1b      	add	r3, sp, #108	@ 0x6c
 8009678:	9300      	str	r3, [sp, #0]
 800967a:	4652      	mov	r2, sl
 800967c:	465b      	mov	r3, fp
 800967e:	9805      	ldr	r0, [sp, #20]
 8009680:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8009684:	f7ff fbd6 	bl	8008e34 <__d2b>
 8009688:	901a      	str	r0, [sp, #104]	@ 0x68
 800968a:	2800      	cmp	r0, #0
 800968c:	f43f aedf 	beq.w	800944e <_strtod_l+0x43e>
 8009690:	2101      	movs	r1, #1
 8009692:	9805      	ldr	r0, [sp, #20]
 8009694:	f7ff f938 	bl	8008908 <__i2b>
 8009698:	4680      	mov	r8, r0
 800969a:	b948      	cbnz	r0, 80096b0 <_strtod_l+0x6a0>
 800969c:	f04f 0800 	mov.w	r8, #0
 80096a0:	e6d5      	b.n	800944e <_strtod_l+0x43e>
 80096a2:	f04f 32ff 	mov.w	r2, #4294967295
 80096a6:	fa02 f303 	lsl.w	r3, r2, r3
 80096aa:	ea03 0a0a 	and.w	sl, r3, sl
 80096ae:	e7ad      	b.n	800960c <_strtod_l+0x5fc>
 80096b0:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 80096b2:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 80096b4:	2d00      	cmp	r5, #0
 80096b6:	bfab      	itete	ge
 80096b8:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 80096ba:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 80096bc:	18ef      	addge	r7, r5, r3
 80096be:	1b5e      	sublt	r6, r3, r5
 80096c0:	9b08      	ldr	r3, [sp, #32]
 80096c2:	bfa8      	it	ge
 80096c4:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 80096c6:	eba5 0503 	sub.w	r5, r5, r3
 80096ca:	4415      	add	r5, r2
 80096cc:	4b34      	ldr	r3, [pc, #208]	@ (80097a0 <_strtod_l+0x790>)
 80096ce:	f105 35ff 	add.w	r5, r5, #4294967295
 80096d2:	bfb8      	it	lt
 80096d4:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 80096d6:	429d      	cmp	r5, r3
 80096d8:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 80096dc:	da50      	bge.n	8009780 <_strtod_l+0x770>
 80096de:	1b5b      	subs	r3, r3, r5
 80096e0:	2b1f      	cmp	r3, #31
 80096e2:	f04f 0101 	mov.w	r1, #1
 80096e6:	eba2 0203 	sub.w	r2, r2, r3
 80096ea:	dc3d      	bgt.n	8009768 <_strtod_l+0x758>
 80096ec:	fa01 f303 	lsl.w	r3, r1, r3
 80096f0:	9313      	str	r3, [sp, #76]	@ 0x4c
 80096f2:	2300      	movs	r3, #0
 80096f4:	9310      	str	r3, [sp, #64]	@ 0x40
 80096f6:	18bd      	adds	r5, r7, r2
 80096f8:	9b08      	ldr	r3, [sp, #32]
 80096fa:	42af      	cmp	r7, r5
 80096fc:	4416      	add	r6, r2
 80096fe:	441e      	add	r6, r3
 8009700:	463b      	mov	r3, r7
 8009702:	bfa8      	it	ge
 8009704:	462b      	movge	r3, r5
 8009706:	42b3      	cmp	r3, r6
 8009708:	bfa8      	it	ge
 800970a:	4633      	movge	r3, r6
 800970c:	2b00      	cmp	r3, #0
 800970e:	bfc2      	ittt	gt
 8009710:	1aed      	subgt	r5, r5, r3
 8009712:	1af6      	subgt	r6, r6, r3
 8009714:	1aff      	subgt	r7, r7, r3
 8009716:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8009718:	2b00      	cmp	r3, #0
 800971a:	dd16      	ble.n	800974a <_strtod_l+0x73a>
 800971c:	4641      	mov	r1, r8
 800971e:	461a      	mov	r2, r3
 8009720:	9805      	ldr	r0, [sp, #20]
 8009722:	f7ff f9a9 	bl	8008a78 <__pow5mult>
 8009726:	4680      	mov	r8, r0
 8009728:	2800      	cmp	r0, #0
 800972a:	d0b7      	beq.n	800969c <_strtod_l+0x68c>
 800972c:	4601      	mov	r1, r0
 800972e:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8009730:	9805      	ldr	r0, [sp, #20]
 8009732:	f7ff f8ff 	bl	8008934 <__multiply>
 8009736:	900a      	str	r0, [sp, #40]	@ 0x28
 8009738:	2800      	cmp	r0, #0
 800973a:	f43f ae88 	beq.w	800944e <_strtod_l+0x43e>
 800973e:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009740:	9805      	ldr	r0, [sp, #20]
 8009742:	f7fe ffe3 	bl	800870c <_Bfree>
 8009746:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009748:	931a      	str	r3, [sp, #104]	@ 0x68
 800974a:	2d00      	cmp	r5, #0
 800974c:	dc1d      	bgt.n	800978a <_strtod_l+0x77a>
 800974e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009750:	2b00      	cmp	r3, #0
 8009752:	dd27      	ble.n	80097a4 <_strtod_l+0x794>
 8009754:	4649      	mov	r1, r9
 8009756:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8009758:	9805      	ldr	r0, [sp, #20]
 800975a:	f7ff f98d 	bl	8008a78 <__pow5mult>
 800975e:	4681      	mov	r9, r0
 8009760:	bb00      	cbnz	r0, 80097a4 <_strtod_l+0x794>
 8009762:	f04f 0900 	mov.w	r9, #0
 8009766:	e672      	b.n	800944e <_strtod_l+0x43e>
 8009768:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800976c:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8009770:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8009774:	35e2      	adds	r5, #226	@ 0xe2
 8009776:	fa01 f305 	lsl.w	r3, r1, r5
 800977a:	9310      	str	r3, [sp, #64]	@ 0x40
 800977c:	9113      	str	r1, [sp, #76]	@ 0x4c
 800977e:	e7ba      	b.n	80096f6 <_strtod_l+0x6e6>
 8009780:	2300      	movs	r3, #0
 8009782:	9310      	str	r3, [sp, #64]	@ 0x40
 8009784:	2301      	movs	r3, #1
 8009786:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009788:	e7b5      	b.n	80096f6 <_strtod_l+0x6e6>
 800978a:	462a      	mov	r2, r5
 800978c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800978e:	9805      	ldr	r0, [sp, #20]
 8009790:	f7ff f9cc 	bl	8008b2c <__lshift>
 8009794:	901a      	str	r0, [sp, #104]	@ 0x68
 8009796:	2800      	cmp	r0, #0
 8009798:	d1d9      	bne.n	800974e <_strtod_l+0x73e>
 800979a:	e658      	b.n	800944e <_strtod_l+0x43e>
 800979c:	0800b2f8 	.word	0x0800b2f8
 80097a0:	fffffc02 	.word	0xfffffc02
 80097a4:	2e00      	cmp	r6, #0
 80097a6:	dd07      	ble.n	80097b8 <_strtod_l+0x7a8>
 80097a8:	4649      	mov	r1, r9
 80097aa:	4632      	mov	r2, r6
 80097ac:	9805      	ldr	r0, [sp, #20]
 80097ae:	f7ff f9bd 	bl	8008b2c <__lshift>
 80097b2:	4681      	mov	r9, r0
 80097b4:	2800      	cmp	r0, #0
 80097b6:	d0d4      	beq.n	8009762 <_strtod_l+0x752>
 80097b8:	2f00      	cmp	r7, #0
 80097ba:	dd08      	ble.n	80097ce <_strtod_l+0x7be>
 80097bc:	4641      	mov	r1, r8
 80097be:	463a      	mov	r2, r7
 80097c0:	9805      	ldr	r0, [sp, #20]
 80097c2:	f7ff f9b3 	bl	8008b2c <__lshift>
 80097c6:	4680      	mov	r8, r0
 80097c8:	2800      	cmp	r0, #0
 80097ca:	f43f ae40 	beq.w	800944e <_strtod_l+0x43e>
 80097ce:	464a      	mov	r2, r9
 80097d0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80097d2:	9805      	ldr	r0, [sp, #20]
 80097d4:	f7ff fa32 	bl	8008c3c <__mdiff>
 80097d8:	4604      	mov	r4, r0
 80097da:	2800      	cmp	r0, #0
 80097dc:	f43f ae37 	beq.w	800944e <_strtod_l+0x43e>
 80097e0:	68c3      	ldr	r3, [r0, #12]
 80097e2:	4641      	mov	r1, r8
 80097e4:	930f      	str	r3, [sp, #60]	@ 0x3c
 80097e6:	2300      	movs	r3, #0
 80097e8:	60c3      	str	r3, [r0, #12]
 80097ea:	f7ff fa0b 	bl	8008c04 <__mcmp>
 80097ee:	2800      	cmp	r0, #0
 80097f0:	da3d      	bge.n	800986e <_strtod_l+0x85e>
 80097f2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80097f4:	ea53 030a 	orrs.w	r3, r3, sl
 80097f8:	d163      	bne.n	80098c2 <_strtod_l+0x8b2>
 80097fa:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80097fe:	2b00      	cmp	r3, #0
 8009800:	d15f      	bne.n	80098c2 <_strtod_l+0x8b2>
 8009802:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009806:	0d1b      	lsrs	r3, r3, #20
 8009808:	051b      	lsls	r3, r3, #20
 800980a:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800980e:	d958      	bls.n	80098c2 <_strtod_l+0x8b2>
 8009810:	6963      	ldr	r3, [r4, #20]
 8009812:	b913      	cbnz	r3, 800981a <_strtod_l+0x80a>
 8009814:	6923      	ldr	r3, [r4, #16]
 8009816:	2b01      	cmp	r3, #1
 8009818:	dd53      	ble.n	80098c2 <_strtod_l+0x8b2>
 800981a:	4621      	mov	r1, r4
 800981c:	2201      	movs	r2, #1
 800981e:	9805      	ldr	r0, [sp, #20]
 8009820:	f7ff f984 	bl	8008b2c <__lshift>
 8009824:	4641      	mov	r1, r8
 8009826:	4604      	mov	r4, r0
 8009828:	f7ff f9ec 	bl	8008c04 <__mcmp>
 800982c:	2800      	cmp	r0, #0
 800982e:	dd48      	ble.n	80098c2 <_strtod_l+0x8b2>
 8009830:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009834:	9a08      	ldr	r2, [sp, #32]
 8009836:	0d1b      	lsrs	r3, r3, #20
 8009838:	051b      	lsls	r3, r3, #20
 800983a:	2a00      	cmp	r2, #0
 800983c:	d062      	beq.n	8009904 <_strtod_l+0x8f4>
 800983e:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8009842:	d85f      	bhi.n	8009904 <_strtod_l+0x8f4>
 8009844:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8009848:	f67f ae94 	bls.w	8009574 <_strtod_l+0x564>
 800984c:	4650      	mov	r0, sl
 800984e:	4659      	mov	r1, fp
 8009850:	4ba3      	ldr	r3, [pc, #652]	@ (8009ae0 <_strtod_l+0xad0>)
 8009852:	2200      	movs	r2, #0
 8009854:	f7f6 fe40 	bl	80004d8 <__aeabi_dmul>
 8009858:	4ba2      	ldr	r3, [pc, #648]	@ (8009ae4 <_strtod_l+0xad4>)
 800985a:	4682      	mov	sl, r0
 800985c:	400b      	ands	r3, r1
 800985e:	468b      	mov	fp, r1
 8009860:	2b00      	cmp	r3, #0
 8009862:	f47f adff 	bne.w	8009464 <_strtod_l+0x454>
 8009866:	2322      	movs	r3, #34	@ 0x22
 8009868:	9a05      	ldr	r2, [sp, #20]
 800986a:	6013      	str	r3, [r2, #0]
 800986c:	e5fa      	b.n	8009464 <_strtod_l+0x454>
 800986e:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8009872:	d165      	bne.n	8009940 <_strtod_l+0x930>
 8009874:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8009876:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800987a:	b35a      	cbz	r2, 80098d4 <_strtod_l+0x8c4>
 800987c:	4a9a      	ldr	r2, [pc, #616]	@ (8009ae8 <_strtod_l+0xad8>)
 800987e:	4293      	cmp	r3, r2
 8009880:	d12b      	bne.n	80098da <_strtod_l+0x8ca>
 8009882:	9b08      	ldr	r3, [sp, #32]
 8009884:	4651      	mov	r1, sl
 8009886:	b303      	cbz	r3, 80098ca <_strtod_l+0x8ba>
 8009888:	465a      	mov	r2, fp
 800988a:	4b96      	ldr	r3, [pc, #600]	@ (8009ae4 <_strtod_l+0xad4>)
 800988c:	4013      	ands	r3, r2
 800988e:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8009892:	f04f 32ff 	mov.w	r2, #4294967295
 8009896:	d81b      	bhi.n	80098d0 <_strtod_l+0x8c0>
 8009898:	0d1b      	lsrs	r3, r3, #20
 800989a:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800989e:	fa02 f303 	lsl.w	r3, r2, r3
 80098a2:	4299      	cmp	r1, r3
 80098a4:	d119      	bne.n	80098da <_strtod_l+0x8ca>
 80098a6:	4b91      	ldr	r3, [pc, #580]	@ (8009aec <_strtod_l+0xadc>)
 80098a8:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80098aa:	429a      	cmp	r2, r3
 80098ac:	d102      	bne.n	80098b4 <_strtod_l+0x8a4>
 80098ae:	3101      	adds	r1, #1
 80098b0:	f43f adcd 	beq.w	800944e <_strtod_l+0x43e>
 80098b4:	f04f 0a00 	mov.w	sl, #0
 80098b8:	4b8a      	ldr	r3, [pc, #552]	@ (8009ae4 <_strtod_l+0xad4>)
 80098ba:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80098bc:	401a      	ands	r2, r3
 80098be:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 80098c2:	9b08      	ldr	r3, [sp, #32]
 80098c4:	2b00      	cmp	r3, #0
 80098c6:	d1c1      	bne.n	800984c <_strtod_l+0x83c>
 80098c8:	e5cc      	b.n	8009464 <_strtod_l+0x454>
 80098ca:	f04f 33ff 	mov.w	r3, #4294967295
 80098ce:	e7e8      	b.n	80098a2 <_strtod_l+0x892>
 80098d0:	4613      	mov	r3, r2
 80098d2:	e7e6      	b.n	80098a2 <_strtod_l+0x892>
 80098d4:	ea53 030a 	orrs.w	r3, r3, sl
 80098d8:	d0aa      	beq.n	8009830 <_strtod_l+0x820>
 80098da:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80098dc:	b1db      	cbz	r3, 8009916 <_strtod_l+0x906>
 80098de:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80098e0:	4213      	tst	r3, r2
 80098e2:	d0ee      	beq.n	80098c2 <_strtod_l+0x8b2>
 80098e4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80098e6:	4650      	mov	r0, sl
 80098e8:	4659      	mov	r1, fp
 80098ea:	9a08      	ldr	r2, [sp, #32]
 80098ec:	b1bb      	cbz	r3, 800991e <_strtod_l+0x90e>
 80098ee:	f7ff fb6d 	bl	8008fcc <sulp>
 80098f2:	4602      	mov	r2, r0
 80098f4:	460b      	mov	r3, r1
 80098f6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80098fa:	f7f6 fc37 	bl	800016c <__adddf3>
 80098fe:	4682      	mov	sl, r0
 8009900:	468b      	mov	fp, r1
 8009902:	e7de      	b.n	80098c2 <_strtod_l+0x8b2>
 8009904:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8009908:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800990c:	f04f 3aff 	mov.w	sl, #4294967295
 8009910:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8009914:	e7d5      	b.n	80098c2 <_strtod_l+0x8b2>
 8009916:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8009918:	ea13 0f0a 	tst.w	r3, sl
 800991c:	e7e1      	b.n	80098e2 <_strtod_l+0x8d2>
 800991e:	f7ff fb55 	bl	8008fcc <sulp>
 8009922:	4602      	mov	r2, r0
 8009924:	460b      	mov	r3, r1
 8009926:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800992a:	f7f6 fc1d 	bl	8000168 <__aeabi_dsub>
 800992e:	2200      	movs	r2, #0
 8009930:	2300      	movs	r3, #0
 8009932:	4682      	mov	sl, r0
 8009934:	468b      	mov	fp, r1
 8009936:	f7f7 f837 	bl	80009a8 <__aeabi_dcmpeq>
 800993a:	2800      	cmp	r0, #0
 800993c:	d0c1      	beq.n	80098c2 <_strtod_l+0x8b2>
 800993e:	e619      	b.n	8009574 <_strtod_l+0x564>
 8009940:	4641      	mov	r1, r8
 8009942:	4620      	mov	r0, r4
 8009944:	f7ff face 	bl	8008ee4 <__ratio>
 8009948:	2200      	movs	r2, #0
 800994a:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800994e:	4606      	mov	r6, r0
 8009950:	460f      	mov	r7, r1
 8009952:	f7f7 f83d 	bl	80009d0 <__aeabi_dcmple>
 8009956:	2800      	cmp	r0, #0
 8009958:	d06d      	beq.n	8009a36 <_strtod_l+0xa26>
 800995a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800995c:	2b00      	cmp	r3, #0
 800995e:	d178      	bne.n	8009a52 <_strtod_l+0xa42>
 8009960:	f1ba 0f00 	cmp.w	sl, #0
 8009964:	d156      	bne.n	8009a14 <_strtod_l+0xa04>
 8009966:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009968:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800996c:	2b00      	cmp	r3, #0
 800996e:	d158      	bne.n	8009a22 <_strtod_l+0xa12>
 8009970:	2200      	movs	r2, #0
 8009972:	4630      	mov	r0, r6
 8009974:	4639      	mov	r1, r7
 8009976:	4b5e      	ldr	r3, [pc, #376]	@ (8009af0 <_strtod_l+0xae0>)
 8009978:	f7f7 f820 	bl	80009bc <__aeabi_dcmplt>
 800997c:	2800      	cmp	r0, #0
 800997e:	d157      	bne.n	8009a30 <_strtod_l+0xa20>
 8009980:	4630      	mov	r0, r6
 8009982:	4639      	mov	r1, r7
 8009984:	2200      	movs	r2, #0
 8009986:	4b5b      	ldr	r3, [pc, #364]	@ (8009af4 <_strtod_l+0xae4>)
 8009988:	f7f6 fda6 	bl	80004d8 <__aeabi_dmul>
 800998c:	4606      	mov	r6, r0
 800998e:	460f      	mov	r7, r1
 8009990:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8009994:	9606      	str	r6, [sp, #24]
 8009996:	9307      	str	r3, [sp, #28]
 8009998:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800999c:	4d51      	ldr	r5, [pc, #324]	@ (8009ae4 <_strtod_l+0xad4>)
 800999e:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80099a2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80099a4:	401d      	ands	r5, r3
 80099a6:	4b54      	ldr	r3, [pc, #336]	@ (8009af8 <_strtod_l+0xae8>)
 80099a8:	429d      	cmp	r5, r3
 80099aa:	f040 80ab 	bne.w	8009b04 <_strtod_l+0xaf4>
 80099ae:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80099b0:	4650      	mov	r0, sl
 80099b2:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 80099b6:	4659      	mov	r1, fp
 80099b8:	f7ff f9d4 	bl	8008d64 <__ulp>
 80099bc:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80099c0:	f7f6 fd8a 	bl	80004d8 <__aeabi_dmul>
 80099c4:	4652      	mov	r2, sl
 80099c6:	465b      	mov	r3, fp
 80099c8:	f7f6 fbd0 	bl	800016c <__adddf3>
 80099cc:	460b      	mov	r3, r1
 80099ce:	4945      	ldr	r1, [pc, #276]	@ (8009ae4 <_strtod_l+0xad4>)
 80099d0:	4a4a      	ldr	r2, [pc, #296]	@ (8009afc <_strtod_l+0xaec>)
 80099d2:	4019      	ands	r1, r3
 80099d4:	4291      	cmp	r1, r2
 80099d6:	4682      	mov	sl, r0
 80099d8:	d942      	bls.n	8009a60 <_strtod_l+0xa50>
 80099da:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80099dc:	4b43      	ldr	r3, [pc, #268]	@ (8009aec <_strtod_l+0xadc>)
 80099de:	429a      	cmp	r2, r3
 80099e0:	d103      	bne.n	80099ea <_strtod_l+0x9da>
 80099e2:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80099e4:	3301      	adds	r3, #1
 80099e6:	f43f ad32 	beq.w	800944e <_strtod_l+0x43e>
 80099ea:	f04f 3aff 	mov.w	sl, #4294967295
 80099ee:	f8df b0fc 	ldr.w	fp, [pc, #252]	@ 8009aec <_strtod_l+0xadc>
 80099f2:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80099f4:	9805      	ldr	r0, [sp, #20]
 80099f6:	f7fe fe89 	bl	800870c <_Bfree>
 80099fa:	4649      	mov	r1, r9
 80099fc:	9805      	ldr	r0, [sp, #20]
 80099fe:	f7fe fe85 	bl	800870c <_Bfree>
 8009a02:	4641      	mov	r1, r8
 8009a04:	9805      	ldr	r0, [sp, #20]
 8009a06:	f7fe fe81 	bl	800870c <_Bfree>
 8009a0a:	4621      	mov	r1, r4
 8009a0c:	9805      	ldr	r0, [sp, #20]
 8009a0e:	f7fe fe7d 	bl	800870c <_Bfree>
 8009a12:	e61c      	b.n	800964e <_strtod_l+0x63e>
 8009a14:	f1ba 0f01 	cmp.w	sl, #1
 8009a18:	d103      	bne.n	8009a22 <_strtod_l+0xa12>
 8009a1a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009a1c:	2b00      	cmp	r3, #0
 8009a1e:	f43f ada9 	beq.w	8009574 <_strtod_l+0x564>
 8009a22:	2200      	movs	r2, #0
 8009a24:	4b36      	ldr	r3, [pc, #216]	@ (8009b00 <_strtod_l+0xaf0>)
 8009a26:	2600      	movs	r6, #0
 8009a28:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8009a2c:	4f30      	ldr	r7, [pc, #192]	@ (8009af0 <_strtod_l+0xae0>)
 8009a2e:	e7b3      	b.n	8009998 <_strtod_l+0x988>
 8009a30:	2600      	movs	r6, #0
 8009a32:	4f30      	ldr	r7, [pc, #192]	@ (8009af4 <_strtod_l+0xae4>)
 8009a34:	e7ac      	b.n	8009990 <_strtod_l+0x980>
 8009a36:	4630      	mov	r0, r6
 8009a38:	4639      	mov	r1, r7
 8009a3a:	4b2e      	ldr	r3, [pc, #184]	@ (8009af4 <_strtod_l+0xae4>)
 8009a3c:	2200      	movs	r2, #0
 8009a3e:	f7f6 fd4b 	bl	80004d8 <__aeabi_dmul>
 8009a42:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009a44:	4606      	mov	r6, r0
 8009a46:	460f      	mov	r7, r1
 8009a48:	2b00      	cmp	r3, #0
 8009a4a:	d0a1      	beq.n	8009990 <_strtod_l+0x980>
 8009a4c:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8009a50:	e7a2      	b.n	8009998 <_strtod_l+0x988>
 8009a52:	2200      	movs	r2, #0
 8009a54:	4b26      	ldr	r3, [pc, #152]	@ (8009af0 <_strtod_l+0xae0>)
 8009a56:	4616      	mov	r6, r2
 8009a58:	461f      	mov	r7, r3
 8009a5a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8009a5e:	e79b      	b.n	8009998 <_strtod_l+0x988>
 8009a60:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8009a64:	9b08      	ldr	r3, [sp, #32]
 8009a66:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8009a6a:	2b00      	cmp	r3, #0
 8009a6c:	d1c1      	bne.n	80099f2 <_strtod_l+0x9e2>
 8009a6e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009a72:	0d1b      	lsrs	r3, r3, #20
 8009a74:	051b      	lsls	r3, r3, #20
 8009a76:	429d      	cmp	r5, r3
 8009a78:	d1bb      	bne.n	80099f2 <_strtod_l+0x9e2>
 8009a7a:	4630      	mov	r0, r6
 8009a7c:	4639      	mov	r1, r7
 8009a7e:	f7f7 fbb7 	bl	80011f0 <__aeabi_d2lz>
 8009a82:	f7f6 fcfb 	bl	800047c <__aeabi_l2d>
 8009a86:	4602      	mov	r2, r0
 8009a88:	460b      	mov	r3, r1
 8009a8a:	4630      	mov	r0, r6
 8009a8c:	4639      	mov	r1, r7
 8009a8e:	f7f6 fb6b 	bl	8000168 <__aeabi_dsub>
 8009a92:	460b      	mov	r3, r1
 8009a94:	4602      	mov	r2, r0
 8009a96:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8009a9a:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8009a9e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009aa0:	ea46 060a 	orr.w	r6, r6, sl
 8009aa4:	431e      	orrs	r6, r3
 8009aa6:	d06a      	beq.n	8009b7e <_strtod_l+0xb6e>
 8009aa8:	a309      	add	r3, pc, #36	@ (adr r3, 8009ad0 <_strtod_l+0xac0>)
 8009aaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009aae:	f7f6 ff85 	bl	80009bc <__aeabi_dcmplt>
 8009ab2:	2800      	cmp	r0, #0
 8009ab4:	f47f acd6 	bne.w	8009464 <_strtod_l+0x454>
 8009ab8:	a307      	add	r3, pc, #28	@ (adr r3, 8009ad8 <_strtod_l+0xac8>)
 8009aba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009abe:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009ac2:	f7f6 ff99 	bl	80009f8 <__aeabi_dcmpgt>
 8009ac6:	2800      	cmp	r0, #0
 8009ac8:	d093      	beq.n	80099f2 <_strtod_l+0x9e2>
 8009aca:	e4cb      	b.n	8009464 <_strtod_l+0x454>
 8009acc:	f3af 8000 	nop.w
 8009ad0:	94a03595 	.word	0x94a03595
 8009ad4:	3fdfffff 	.word	0x3fdfffff
 8009ad8:	35afe535 	.word	0x35afe535
 8009adc:	3fe00000 	.word	0x3fe00000
 8009ae0:	39500000 	.word	0x39500000
 8009ae4:	7ff00000 	.word	0x7ff00000
 8009ae8:	000fffff 	.word	0x000fffff
 8009aec:	7fefffff 	.word	0x7fefffff
 8009af0:	3ff00000 	.word	0x3ff00000
 8009af4:	3fe00000 	.word	0x3fe00000
 8009af8:	7fe00000 	.word	0x7fe00000
 8009afc:	7c9fffff 	.word	0x7c9fffff
 8009b00:	bff00000 	.word	0xbff00000
 8009b04:	9b08      	ldr	r3, [sp, #32]
 8009b06:	b323      	cbz	r3, 8009b52 <_strtod_l+0xb42>
 8009b08:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8009b0c:	d821      	bhi.n	8009b52 <_strtod_l+0xb42>
 8009b0e:	a328      	add	r3, pc, #160	@ (adr r3, 8009bb0 <_strtod_l+0xba0>)
 8009b10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b14:	4630      	mov	r0, r6
 8009b16:	4639      	mov	r1, r7
 8009b18:	f7f6 ff5a 	bl	80009d0 <__aeabi_dcmple>
 8009b1c:	b1a0      	cbz	r0, 8009b48 <_strtod_l+0xb38>
 8009b1e:	4639      	mov	r1, r7
 8009b20:	4630      	mov	r0, r6
 8009b22:	f7f6 ffb1 	bl	8000a88 <__aeabi_d2uiz>
 8009b26:	2801      	cmp	r0, #1
 8009b28:	bf38      	it	cc
 8009b2a:	2001      	movcc	r0, #1
 8009b2c:	f7f6 fc5a 	bl	80003e4 <__aeabi_ui2d>
 8009b30:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009b32:	4606      	mov	r6, r0
 8009b34:	460f      	mov	r7, r1
 8009b36:	b9fb      	cbnz	r3, 8009b78 <_strtod_l+0xb68>
 8009b38:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8009b3c:	9014      	str	r0, [sp, #80]	@ 0x50
 8009b3e:	9315      	str	r3, [sp, #84]	@ 0x54
 8009b40:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8009b44:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8009b48:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8009b4a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8009b4e:	1b5b      	subs	r3, r3, r5
 8009b50:	9311      	str	r3, [sp, #68]	@ 0x44
 8009b52:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009b56:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8009b5a:	f7ff f903 	bl	8008d64 <__ulp>
 8009b5e:	4602      	mov	r2, r0
 8009b60:	460b      	mov	r3, r1
 8009b62:	4650      	mov	r0, sl
 8009b64:	4659      	mov	r1, fp
 8009b66:	f7f6 fcb7 	bl	80004d8 <__aeabi_dmul>
 8009b6a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8009b6e:	f7f6 fafd 	bl	800016c <__adddf3>
 8009b72:	4682      	mov	sl, r0
 8009b74:	468b      	mov	fp, r1
 8009b76:	e775      	b.n	8009a64 <_strtod_l+0xa54>
 8009b78:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8009b7c:	e7e0      	b.n	8009b40 <_strtod_l+0xb30>
 8009b7e:	a30e      	add	r3, pc, #56	@ (adr r3, 8009bb8 <_strtod_l+0xba8>)
 8009b80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b84:	f7f6 ff1a 	bl	80009bc <__aeabi_dcmplt>
 8009b88:	e79d      	b.n	8009ac6 <_strtod_l+0xab6>
 8009b8a:	2300      	movs	r3, #0
 8009b8c:	930e      	str	r3, [sp, #56]	@ 0x38
 8009b8e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009b90:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8009b92:	6013      	str	r3, [r2, #0]
 8009b94:	f7ff ba79 	b.w	800908a <_strtod_l+0x7a>
 8009b98:	2a65      	cmp	r2, #101	@ 0x65
 8009b9a:	f43f ab72 	beq.w	8009282 <_strtod_l+0x272>
 8009b9e:	2a45      	cmp	r2, #69	@ 0x45
 8009ba0:	f43f ab6f 	beq.w	8009282 <_strtod_l+0x272>
 8009ba4:	2301      	movs	r3, #1
 8009ba6:	f7ff bbaa 	b.w	80092fe <_strtod_l+0x2ee>
 8009baa:	bf00      	nop
 8009bac:	f3af 8000 	nop.w
 8009bb0:	ffc00000 	.word	0xffc00000
 8009bb4:	41dfffff 	.word	0x41dfffff
 8009bb8:	94a03595 	.word	0x94a03595
 8009bbc:	3fcfffff 	.word	0x3fcfffff

08009bc0 <_strtod_r>:
 8009bc0:	4b01      	ldr	r3, [pc, #4]	@ (8009bc8 <_strtod_r+0x8>)
 8009bc2:	f7ff ba25 	b.w	8009010 <_strtod_l>
 8009bc6:	bf00      	nop
 8009bc8:	200000bc 	.word	0x200000bc

08009bcc <_strtol_l.isra.0>:
 8009bcc:	2b24      	cmp	r3, #36	@ 0x24
 8009bce:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009bd2:	4686      	mov	lr, r0
 8009bd4:	4690      	mov	r8, r2
 8009bd6:	d801      	bhi.n	8009bdc <_strtol_l.isra.0+0x10>
 8009bd8:	2b01      	cmp	r3, #1
 8009bda:	d106      	bne.n	8009bea <_strtol_l.isra.0+0x1e>
 8009bdc:	f7fd fdbc 	bl	8007758 <__errno>
 8009be0:	2316      	movs	r3, #22
 8009be2:	6003      	str	r3, [r0, #0]
 8009be4:	2000      	movs	r0, #0
 8009be6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009bea:	460d      	mov	r5, r1
 8009bec:	4833      	ldr	r0, [pc, #204]	@ (8009cbc <_strtol_l.isra.0+0xf0>)
 8009bee:	462a      	mov	r2, r5
 8009bf0:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009bf4:	5d06      	ldrb	r6, [r0, r4]
 8009bf6:	f016 0608 	ands.w	r6, r6, #8
 8009bfa:	d1f8      	bne.n	8009bee <_strtol_l.isra.0+0x22>
 8009bfc:	2c2d      	cmp	r4, #45	@ 0x2d
 8009bfe:	d110      	bne.n	8009c22 <_strtol_l.isra.0+0x56>
 8009c00:	2601      	movs	r6, #1
 8009c02:	782c      	ldrb	r4, [r5, #0]
 8009c04:	1c95      	adds	r5, r2, #2
 8009c06:	f033 0210 	bics.w	r2, r3, #16
 8009c0a:	d115      	bne.n	8009c38 <_strtol_l.isra.0+0x6c>
 8009c0c:	2c30      	cmp	r4, #48	@ 0x30
 8009c0e:	d10d      	bne.n	8009c2c <_strtol_l.isra.0+0x60>
 8009c10:	782a      	ldrb	r2, [r5, #0]
 8009c12:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8009c16:	2a58      	cmp	r2, #88	@ 0x58
 8009c18:	d108      	bne.n	8009c2c <_strtol_l.isra.0+0x60>
 8009c1a:	786c      	ldrb	r4, [r5, #1]
 8009c1c:	3502      	adds	r5, #2
 8009c1e:	2310      	movs	r3, #16
 8009c20:	e00a      	b.n	8009c38 <_strtol_l.isra.0+0x6c>
 8009c22:	2c2b      	cmp	r4, #43	@ 0x2b
 8009c24:	bf04      	itt	eq
 8009c26:	782c      	ldrbeq	r4, [r5, #0]
 8009c28:	1c95      	addeq	r5, r2, #2
 8009c2a:	e7ec      	b.n	8009c06 <_strtol_l.isra.0+0x3a>
 8009c2c:	2b00      	cmp	r3, #0
 8009c2e:	d1f6      	bne.n	8009c1e <_strtol_l.isra.0+0x52>
 8009c30:	2c30      	cmp	r4, #48	@ 0x30
 8009c32:	bf14      	ite	ne
 8009c34:	230a      	movne	r3, #10
 8009c36:	2308      	moveq	r3, #8
 8009c38:	2200      	movs	r2, #0
 8009c3a:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8009c3e:	f10c 3cff 	add.w	ip, ip, #4294967295
 8009c42:	fbbc f9f3 	udiv	r9, ip, r3
 8009c46:	4610      	mov	r0, r2
 8009c48:	fb03 ca19 	mls	sl, r3, r9, ip
 8009c4c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8009c50:	2f09      	cmp	r7, #9
 8009c52:	d80f      	bhi.n	8009c74 <_strtol_l.isra.0+0xa8>
 8009c54:	463c      	mov	r4, r7
 8009c56:	42a3      	cmp	r3, r4
 8009c58:	dd1b      	ble.n	8009c92 <_strtol_l.isra.0+0xc6>
 8009c5a:	1c57      	adds	r7, r2, #1
 8009c5c:	d007      	beq.n	8009c6e <_strtol_l.isra.0+0xa2>
 8009c5e:	4581      	cmp	r9, r0
 8009c60:	d314      	bcc.n	8009c8c <_strtol_l.isra.0+0xc0>
 8009c62:	d101      	bne.n	8009c68 <_strtol_l.isra.0+0x9c>
 8009c64:	45a2      	cmp	sl, r4
 8009c66:	db11      	blt.n	8009c8c <_strtol_l.isra.0+0xc0>
 8009c68:	2201      	movs	r2, #1
 8009c6a:	fb00 4003 	mla	r0, r0, r3, r4
 8009c6e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009c72:	e7eb      	b.n	8009c4c <_strtol_l.isra.0+0x80>
 8009c74:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8009c78:	2f19      	cmp	r7, #25
 8009c7a:	d801      	bhi.n	8009c80 <_strtol_l.isra.0+0xb4>
 8009c7c:	3c37      	subs	r4, #55	@ 0x37
 8009c7e:	e7ea      	b.n	8009c56 <_strtol_l.isra.0+0x8a>
 8009c80:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8009c84:	2f19      	cmp	r7, #25
 8009c86:	d804      	bhi.n	8009c92 <_strtol_l.isra.0+0xc6>
 8009c88:	3c57      	subs	r4, #87	@ 0x57
 8009c8a:	e7e4      	b.n	8009c56 <_strtol_l.isra.0+0x8a>
 8009c8c:	f04f 32ff 	mov.w	r2, #4294967295
 8009c90:	e7ed      	b.n	8009c6e <_strtol_l.isra.0+0xa2>
 8009c92:	1c53      	adds	r3, r2, #1
 8009c94:	d108      	bne.n	8009ca8 <_strtol_l.isra.0+0xdc>
 8009c96:	2322      	movs	r3, #34	@ 0x22
 8009c98:	4660      	mov	r0, ip
 8009c9a:	f8ce 3000 	str.w	r3, [lr]
 8009c9e:	f1b8 0f00 	cmp.w	r8, #0
 8009ca2:	d0a0      	beq.n	8009be6 <_strtol_l.isra.0+0x1a>
 8009ca4:	1e69      	subs	r1, r5, #1
 8009ca6:	e006      	b.n	8009cb6 <_strtol_l.isra.0+0xea>
 8009ca8:	b106      	cbz	r6, 8009cac <_strtol_l.isra.0+0xe0>
 8009caa:	4240      	negs	r0, r0
 8009cac:	f1b8 0f00 	cmp.w	r8, #0
 8009cb0:	d099      	beq.n	8009be6 <_strtol_l.isra.0+0x1a>
 8009cb2:	2a00      	cmp	r2, #0
 8009cb4:	d1f6      	bne.n	8009ca4 <_strtol_l.isra.0+0xd8>
 8009cb6:	f8c8 1000 	str.w	r1, [r8]
 8009cba:	e794      	b.n	8009be6 <_strtol_l.isra.0+0x1a>
 8009cbc:	0800b321 	.word	0x0800b321

08009cc0 <_strtol_r>:
 8009cc0:	f7ff bf84 	b.w	8009bcc <_strtol_l.isra.0>

08009cc4 <__ssputs_r>:
 8009cc4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009cc8:	461f      	mov	r7, r3
 8009cca:	688e      	ldr	r6, [r1, #8]
 8009ccc:	4682      	mov	sl, r0
 8009cce:	42be      	cmp	r6, r7
 8009cd0:	460c      	mov	r4, r1
 8009cd2:	4690      	mov	r8, r2
 8009cd4:	680b      	ldr	r3, [r1, #0]
 8009cd6:	d82d      	bhi.n	8009d34 <__ssputs_r+0x70>
 8009cd8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009cdc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8009ce0:	d026      	beq.n	8009d30 <__ssputs_r+0x6c>
 8009ce2:	6965      	ldr	r5, [r4, #20]
 8009ce4:	6909      	ldr	r1, [r1, #16]
 8009ce6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009cea:	eba3 0901 	sub.w	r9, r3, r1
 8009cee:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009cf2:	1c7b      	adds	r3, r7, #1
 8009cf4:	444b      	add	r3, r9
 8009cf6:	106d      	asrs	r5, r5, #1
 8009cf8:	429d      	cmp	r5, r3
 8009cfa:	bf38      	it	cc
 8009cfc:	461d      	movcc	r5, r3
 8009cfe:	0553      	lsls	r3, r2, #21
 8009d00:	d527      	bpl.n	8009d52 <__ssputs_r+0x8e>
 8009d02:	4629      	mov	r1, r5
 8009d04:	f7fe fc36 	bl	8008574 <_malloc_r>
 8009d08:	4606      	mov	r6, r0
 8009d0a:	b360      	cbz	r0, 8009d66 <__ssputs_r+0xa2>
 8009d0c:	464a      	mov	r2, r9
 8009d0e:	6921      	ldr	r1, [r4, #16]
 8009d10:	f000 fa14 	bl	800a13c <memcpy>
 8009d14:	89a3      	ldrh	r3, [r4, #12]
 8009d16:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8009d1a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009d1e:	81a3      	strh	r3, [r4, #12]
 8009d20:	6126      	str	r6, [r4, #16]
 8009d22:	444e      	add	r6, r9
 8009d24:	6026      	str	r6, [r4, #0]
 8009d26:	463e      	mov	r6, r7
 8009d28:	6165      	str	r5, [r4, #20]
 8009d2a:	eba5 0509 	sub.w	r5, r5, r9
 8009d2e:	60a5      	str	r5, [r4, #8]
 8009d30:	42be      	cmp	r6, r7
 8009d32:	d900      	bls.n	8009d36 <__ssputs_r+0x72>
 8009d34:	463e      	mov	r6, r7
 8009d36:	4632      	mov	r2, r6
 8009d38:	4641      	mov	r1, r8
 8009d3a:	6820      	ldr	r0, [r4, #0]
 8009d3c:	f000 f9c2 	bl	800a0c4 <memmove>
 8009d40:	2000      	movs	r0, #0
 8009d42:	68a3      	ldr	r3, [r4, #8]
 8009d44:	1b9b      	subs	r3, r3, r6
 8009d46:	60a3      	str	r3, [r4, #8]
 8009d48:	6823      	ldr	r3, [r4, #0]
 8009d4a:	4433      	add	r3, r6
 8009d4c:	6023      	str	r3, [r4, #0]
 8009d4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009d52:	462a      	mov	r2, r5
 8009d54:	f000 fd83 	bl	800a85e <_realloc_r>
 8009d58:	4606      	mov	r6, r0
 8009d5a:	2800      	cmp	r0, #0
 8009d5c:	d1e0      	bne.n	8009d20 <__ssputs_r+0x5c>
 8009d5e:	4650      	mov	r0, sl
 8009d60:	6921      	ldr	r1, [r4, #16]
 8009d62:	f7fe fb95 	bl	8008490 <_free_r>
 8009d66:	230c      	movs	r3, #12
 8009d68:	f8ca 3000 	str.w	r3, [sl]
 8009d6c:	89a3      	ldrh	r3, [r4, #12]
 8009d6e:	f04f 30ff 	mov.w	r0, #4294967295
 8009d72:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009d76:	81a3      	strh	r3, [r4, #12]
 8009d78:	e7e9      	b.n	8009d4e <__ssputs_r+0x8a>
	...

08009d7c <_svfiprintf_r>:
 8009d7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d80:	4698      	mov	r8, r3
 8009d82:	898b      	ldrh	r3, [r1, #12]
 8009d84:	4607      	mov	r7, r0
 8009d86:	061b      	lsls	r3, r3, #24
 8009d88:	460d      	mov	r5, r1
 8009d8a:	4614      	mov	r4, r2
 8009d8c:	b09d      	sub	sp, #116	@ 0x74
 8009d8e:	d510      	bpl.n	8009db2 <_svfiprintf_r+0x36>
 8009d90:	690b      	ldr	r3, [r1, #16]
 8009d92:	b973      	cbnz	r3, 8009db2 <_svfiprintf_r+0x36>
 8009d94:	2140      	movs	r1, #64	@ 0x40
 8009d96:	f7fe fbed 	bl	8008574 <_malloc_r>
 8009d9a:	6028      	str	r0, [r5, #0]
 8009d9c:	6128      	str	r0, [r5, #16]
 8009d9e:	b930      	cbnz	r0, 8009dae <_svfiprintf_r+0x32>
 8009da0:	230c      	movs	r3, #12
 8009da2:	603b      	str	r3, [r7, #0]
 8009da4:	f04f 30ff 	mov.w	r0, #4294967295
 8009da8:	b01d      	add	sp, #116	@ 0x74
 8009daa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009dae:	2340      	movs	r3, #64	@ 0x40
 8009db0:	616b      	str	r3, [r5, #20]
 8009db2:	2300      	movs	r3, #0
 8009db4:	9309      	str	r3, [sp, #36]	@ 0x24
 8009db6:	2320      	movs	r3, #32
 8009db8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8009dbc:	2330      	movs	r3, #48	@ 0x30
 8009dbe:	f04f 0901 	mov.w	r9, #1
 8009dc2:	f8cd 800c 	str.w	r8, [sp, #12]
 8009dc6:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8009f60 <_svfiprintf_r+0x1e4>
 8009dca:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8009dce:	4623      	mov	r3, r4
 8009dd0:	469a      	mov	sl, r3
 8009dd2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009dd6:	b10a      	cbz	r2, 8009ddc <_svfiprintf_r+0x60>
 8009dd8:	2a25      	cmp	r2, #37	@ 0x25
 8009dda:	d1f9      	bne.n	8009dd0 <_svfiprintf_r+0x54>
 8009ddc:	ebba 0b04 	subs.w	fp, sl, r4
 8009de0:	d00b      	beq.n	8009dfa <_svfiprintf_r+0x7e>
 8009de2:	465b      	mov	r3, fp
 8009de4:	4622      	mov	r2, r4
 8009de6:	4629      	mov	r1, r5
 8009de8:	4638      	mov	r0, r7
 8009dea:	f7ff ff6b 	bl	8009cc4 <__ssputs_r>
 8009dee:	3001      	adds	r0, #1
 8009df0:	f000 80a7 	beq.w	8009f42 <_svfiprintf_r+0x1c6>
 8009df4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009df6:	445a      	add	r2, fp
 8009df8:	9209      	str	r2, [sp, #36]	@ 0x24
 8009dfa:	f89a 3000 	ldrb.w	r3, [sl]
 8009dfe:	2b00      	cmp	r3, #0
 8009e00:	f000 809f 	beq.w	8009f42 <_svfiprintf_r+0x1c6>
 8009e04:	2300      	movs	r3, #0
 8009e06:	f04f 32ff 	mov.w	r2, #4294967295
 8009e0a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009e0e:	f10a 0a01 	add.w	sl, sl, #1
 8009e12:	9304      	str	r3, [sp, #16]
 8009e14:	9307      	str	r3, [sp, #28]
 8009e16:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009e1a:	931a      	str	r3, [sp, #104]	@ 0x68
 8009e1c:	4654      	mov	r4, sl
 8009e1e:	2205      	movs	r2, #5
 8009e20:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009e24:	484e      	ldr	r0, [pc, #312]	@ (8009f60 <_svfiprintf_r+0x1e4>)
 8009e26:	f7fd fcc4 	bl	80077b2 <memchr>
 8009e2a:	9a04      	ldr	r2, [sp, #16]
 8009e2c:	b9d8      	cbnz	r0, 8009e66 <_svfiprintf_r+0xea>
 8009e2e:	06d0      	lsls	r0, r2, #27
 8009e30:	bf44      	itt	mi
 8009e32:	2320      	movmi	r3, #32
 8009e34:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009e38:	0711      	lsls	r1, r2, #28
 8009e3a:	bf44      	itt	mi
 8009e3c:	232b      	movmi	r3, #43	@ 0x2b
 8009e3e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009e42:	f89a 3000 	ldrb.w	r3, [sl]
 8009e46:	2b2a      	cmp	r3, #42	@ 0x2a
 8009e48:	d015      	beq.n	8009e76 <_svfiprintf_r+0xfa>
 8009e4a:	4654      	mov	r4, sl
 8009e4c:	2000      	movs	r0, #0
 8009e4e:	f04f 0c0a 	mov.w	ip, #10
 8009e52:	9a07      	ldr	r2, [sp, #28]
 8009e54:	4621      	mov	r1, r4
 8009e56:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009e5a:	3b30      	subs	r3, #48	@ 0x30
 8009e5c:	2b09      	cmp	r3, #9
 8009e5e:	d94b      	bls.n	8009ef8 <_svfiprintf_r+0x17c>
 8009e60:	b1b0      	cbz	r0, 8009e90 <_svfiprintf_r+0x114>
 8009e62:	9207      	str	r2, [sp, #28]
 8009e64:	e014      	b.n	8009e90 <_svfiprintf_r+0x114>
 8009e66:	eba0 0308 	sub.w	r3, r0, r8
 8009e6a:	fa09 f303 	lsl.w	r3, r9, r3
 8009e6e:	4313      	orrs	r3, r2
 8009e70:	46a2      	mov	sl, r4
 8009e72:	9304      	str	r3, [sp, #16]
 8009e74:	e7d2      	b.n	8009e1c <_svfiprintf_r+0xa0>
 8009e76:	9b03      	ldr	r3, [sp, #12]
 8009e78:	1d19      	adds	r1, r3, #4
 8009e7a:	681b      	ldr	r3, [r3, #0]
 8009e7c:	9103      	str	r1, [sp, #12]
 8009e7e:	2b00      	cmp	r3, #0
 8009e80:	bfbb      	ittet	lt
 8009e82:	425b      	neglt	r3, r3
 8009e84:	f042 0202 	orrlt.w	r2, r2, #2
 8009e88:	9307      	strge	r3, [sp, #28]
 8009e8a:	9307      	strlt	r3, [sp, #28]
 8009e8c:	bfb8      	it	lt
 8009e8e:	9204      	strlt	r2, [sp, #16]
 8009e90:	7823      	ldrb	r3, [r4, #0]
 8009e92:	2b2e      	cmp	r3, #46	@ 0x2e
 8009e94:	d10a      	bne.n	8009eac <_svfiprintf_r+0x130>
 8009e96:	7863      	ldrb	r3, [r4, #1]
 8009e98:	2b2a      	cmp	r3, #42	@ 0x2a
 8009e9a:	d132      	bne.n	8009f02 <_svfiprintf_r+0x186>
 8009e9c:	9b03      	ldr	r3, [sp, #12]
 8009e9e:	3402      	adds	r4, #2
 8009ea0:	1d1a      	adds	r2, r3, #4
 8009ea2:	681b      	ldr	r3, [r3, #0]
 8009ea4:	9203      	str	r2, [sp, #12]
 8009ea6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8009eaa:	9305      	str	r3, [sp, #20]
 8009eac:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8009f64 <_svfiprintf_r+0x1e8>
 8009eb0:	2203      	movs	r2, #3
 8009eb2:	4650      	mov	r0, sl
 8009eb4:	7821      	ldrb	r1, [r4, #0]
 8009eb6:	f7fd fc7c 	bl	80077b2 <memchr>
 8009eba:	b138      	cbz	r0, 8009ecc <_svfiprintf_r+0x150>
 8009ebc:	2240      	movs	r2, #64	@ 0x40
 8009ebe:	9b04      	ldr	r3, [sp, #16]
 8009ec0:	eba0 000a 	sub.w	r0, r0, sl
 8009ec4:	4082      	lsls	r2, r0
 8009ec6:	4313      	orrs	r3, r2
 8009ec8:	3401      	adds	r4, #1
 8009eca:	9304      	str	r3, [sp, #16]
 8009ecc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009ed0:	2206      	movs	r2, #6
 8009ed2:	4825      	ldr	r0, [pc, #148]	@ (8009f68 <_svfiprintf_r+0x1ec>)
 8009ed4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8009ed8:	f7fd fc6b 	bl	80077b2 <memchr>
 8009edc:	2800      	cmp	r0, #0
 8009ede:	d036      	beq.n	8009f4e <_svfiprintf_r+0x1d2>
 8009ee0:	4b22      	ldr	r3, [pc, #136]	@ (8009f6c <_svfiprintf_r+0x1f0>)
 8009ee2:	bb1b      	cbnz	r3, 8009f2c <_svfiprintf_r+0x1b0>
 8009ee4:	9b03      	ldr	r3, [sp, #12]
 8009ee6:	3307      	adds	r3, #7
 8009ee8:	f023 0307 	bic.w	r3, r3, #7
 8009eec:	3308      	adds	r3, #8
 8009eee:	9303      	str	r3, [sp, #12]
 8009ef0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009ef2:	4433      	add	r3, r6
 8009ef4:	9309      	str	r3, [sp, #36]	@ 0x24
 8009ef6:	e76a      	b.n	8009dce <_svfiprintf_r+0x52>
 8009ef8:	460c      	mov	r4, r1
 8009efa:	2001      	movs	r0, #1
 8009efc:	fb0c 3202 	mla	r2, ip, r2, r3
 8009f00:	e7a8      	b.n	8009e54 <_svfiprintf_r+0xd8>
 8009f02:	2300      	movs	r3, #0
 8009f04:	f04f 0c0a 	mov.w	ip, #10
 8009f08:	4619      	mov	r1, r3
 8009f0a:	3401      	adds	r4, #1
 8009f0c:	9305      	str	r3, [sp, #20]
 8009f0e:	4620      	mov	r0, r4
 8009f10:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009f14:	3a30      	subs	r2, #48	@ 0x30
 8009f16:	2a09      	cmp	r2, #9
 8009f18:	d903      	bls.n	8009f22 <_svfiprintf_r+0x1a6>
 8009f1a:	2b00      	cmp	r3, #0
 8009f1c:	d0c6      	beq.n	8009eac <_svfiprintf_r+0x130>
 8009f1e:	9105      	str	r1, [sp, #20]
 8009f20:	e7c4      	b.n	8009eac <_svfiprintf_r+0x130>
 8009f22:	4604      	mov	r4, r0
 8009f24:	2301      	movs	r3, #1
 8009f26:	fb0c 2101 	mla	r1, ip, r1, r2
 8009f2a:	e7f0      	b.n	8009f0e <_svfiprintf_r+0x192>
 8009f2c:	ab03      	add	r3, sp, #12
 8009f2e:	9300      	str	r3, [sp, #0]
 8009f30:	462a      	mov	r2, r5
 8009f32:	4638      	mov	r0, r7
 8009f34:	4b0e      	ldr	r3, [pc, #56]	@ (8009f70 <_svfiprintf_r+0x1f4>)
 8009f36:	a904      	add	r1, sp, #16
 8009f38:	f7fc fcce 	bl	80068d8 <_printf_float>
 8009f3c:	1c42      	adds	r2, r0, #1
 8009f3e:	4606      	mov	r6, r0
 8009f40:	d1d6      	bne.n	8009ef0 <_svfiprintf_r+0x174>
 8009f42:	89ab      	ldrh	r3, [r5, #12]
 8009f44:	065b      	lsls	r3, r3, #25
 8009f46:	f53f af2d 	bmi.w	8009da4 <_svfiprintf_r+0x28>
 8009f4a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009f4c:	e72c      	b.n	8009da8 <_svfiprintf_r+0x2c>
 8009f4e:	ab03      	add	r3, sp, #12
 8009f50:	9300      	str	r3, [sp, #0]
 8009f52:	462a      	mov	r2, r5
 8009f54:	4638      	mov	r0, r7
 8009f56:	4b06      	ldr	r3, [pc, #24]	@ (8009f70 <_svfiprintf_r+0x1f4>)
 8009f58:	a904      	add	r1, sp, #16
 8009f5a:	f7fc ff5b 	bl	8006e14 <_printf_i>
 8009f5e:	e7ed      	b.n	8009f3c <_svfiprintf_r+0x1c0>
 8009f60:	0800b11b 	.word	0x0800b11b
 8009f64:	0800b121 	.word	0x0800b121
 8009f68:	0800b125 	.word	0x0800b125
 8009f6c:	080068d9 	.word	0x080068d9
 8009f70:	08009cc5 	.word	0x08009cc5

08009f74 <__sflush_r>:
 8009f74:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8009f78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009f7a:	0716      	lsls	r6, r2, #28
 8009f7c:	4605      	mov	r5, r0
 8009f7e:	460c      	mov	r4, r1
 8009f80:	d454      	bmi.n	800a02c <__sflush_r+0xb8>
 8009f82:	684b      	ldr	r3, [r1, #4]
 8009f84:	2b00      	cmp	r3, #0
 8009f86:	dc02      	bgt.n	8009f8e <__sflush_r+0x1a>
 8009f88:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8009f8a:	2b00      	cmp	r3, #0
 8009f8c:	dd48      	ble.n	800a020 <__sflush_r+0xac>
 8009f8e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009f90:	2e00      	cmp	r6, #0
 8009f92:	d045      	beq.n	800a020 <__sflush_r+0xac>
 8009f94:	2300      	movs	r3, #0
 8009f96:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8009f9a:	682f      	ldr	r7, [r5, #0]
 8009f9c:	6a21      	ldr	r1, [r4, #32]
 8009f9e:	602b      	str	r3, [r5, #0]
 8009fa0:	d030      	beq.n	800a004 <__sflush_r+0x90>
 8009fa2:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8009fa4:	89a3      	ldrh	r3, [r4, #12]
 8009fa6:	0759      	lsls	r1, r3, #29
 8009fa8:	d505      	bpl.n	8009fb6 <__sflush_r+0x42>
 8009faa:	6863      	ldr	r3, [r4, #4]
 8009fac:	1ad2      	subs	r2, r2, r3
 8009fae:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8009fb0:	b10b      	cbz	r3, 8009fb6 <__sflush_r+0x42>
 8009fb2:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8009fb4:	1ad2      	subs	r2, r2, r3
 8009fb6:	2300      	movs	r3, #0
 8009fb8:	4628      	mov	r0, r5
 8009fba:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8009fbc:	6a21      	ldr	r1, [r4, #32]
 8009fbe:	47b0      	blx	r6
 8009fc0:	1c43      	adds	r3, r0, #1
 8009fc2:	89a3      	ldrh	r3, [r4, #12]
 8009fc4:	d106      	bne.n	8009fd4 <__sflush_r+0x60>
 8009fc6:	6829      	ldr	r1, [r5, #0]
 8009fc8:	291d      	cmp	r1, #29
 8009fca:	d82b      	bhi.n	800a024 <__sflush_r+0xb0>
 8009fcc:	4a28      	ldr	r2, [pc, #160]	@ (800a070 <__sflush_r+0xfc>)
 8009fce:	40ca      	lsrs	r2, r1
 8009fd0:	07d6      	lsls	r6, r2, #31
 8009fd2:	d527      	bpl.n	800a024 <__sflush_r+0xb0>
 8009fd4:	2200      	movs	r2, #0
 8009fd6:	6062      	str	r2, [r4, #4]
 8009fd8:	6922      	ldr	r2, [r4, #16]
 8009fda:	04d9      	lsls	r1, r3, #19
 8009fdc:	6022      	str	r2, [r4, #0]
 8009fde:	d504      	bpl.n	8009fea <__sflush_r+0x76>
 8009fe0:	1c42      	adds	r2, r0, #1
 8009fe2:	d101      	bne.n	8009fe8 <__sflush_r+0x74>
 8009fe4:	682b      	ldr	r3, [r5, #0]
 8009fe6:	b903      	cbnz	r3, 8009fea <__sflush_r+0x76>
 8009fe8:	6560      	str	r0, [r4, #84]	@ 0x54
 8009fea:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009fec:	602f      	str	r7, [r5, #0]
 8009fee:	b1b9      	cbz	r1, 800a020 <__sflush_r+0xac>
 8009ff0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8009ff4:	4299      	cmp	r1, r3
 8009ff6:	d002      	beq.n	8009ffe <__sflush_r+0x8a>
 8009ff8:	4628      	mov	r0, r5
 8009ffa:	f7fe fa49 	bl	8008490 <_free_r>
 8009ffe:	2300      	movs	r3, #0
 800a000:	6363      	str	r3, [r4, #52]	@ 0x34
 800a002:	e00d      	b.n	800a020 <__sflush_r+0xac>
 800a004:	2301      	movs	r3, #1
 800a006:	4628      	mov	r0, r5
 800a008:	47b0      	blx	r6
 800a00a:	4602      	mov	r2, r0
 800a00c:	1c50      	adds	r0, r2, #1
 800a00e:	d1c9      	bne.n	8009fa4 <__sflush_r+0x30>
 800a010:	682b      	ldr	r3, [r5, #0]
 800a012:	2b00      	cmp	r3, #0
 800a014:	d0c6      	beq.n	8009fa4 <__sflush_r+0x30>
 800a016:	2b1d      	cmp	r3, #29
 800a018:	d001      	beq.n	800a01e <__sflush_r+0xaa>
 800a01a:	2b16      	cmp	r3, #22
 800a01c:	d11d      	bne.n	800a05a <__sflush_r+0xe6>
 800a01e:	602f      	str	r7, [r5, #0]
 800a020:	2000      	movs	r0, #0
 800a022:	e021      	b.n	800a068 <__sflush_r+0xf4>
 800a024:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a028:	b21b      	sxth	r3, r3
 800a02a:	e01a      	b.n	800a062 <__sflush_r+0xee>
 800a02c:	690f      	ldr	r7, [r1, #16]
 800a02e:	2f00      	cmp	r7, #0
 800a030:	d0f6      	beq.n	800a020 <__sflush_r+0xac>
 800a032:	0793      	lsls	r3, r2, #30
 800a034:	bf18      	it	ne
 800a036:	2300      	movne	r3, #0
 800a038:	680e      	ldr	r6, [r1, #0]
 800a03a:	bf08      	it	eq
 800a03c:	694b      	ldreq	r3, [r1, #20]
 800a03e:	1bf6      	subs	r6, r6, r7
 800a040:	600f      	str	r7, [r1, #0]
 800a042:	608b      	str	r3, [r1, #8]
 800a044:	2e00      	cmp	r6, #0
 800a046:	ddeb      	ble.n	800a020 <__sflush_r+0xac>
 800a048:	4633      	mov	r3, r6
 800a04a:	463a      	mov	r2, r7
 800a04c:	4628      	mov	r0, r5
 800a04e:	6a21      	ldr	r1, [r4, #32]
 800a050:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 800a054:	47e0      	blx	ip
 800a056:	2800      	cmp	r0, #0
 800a058:	dc07      	bgt.n	800a06a <__sflush_r+0xf6>
 800a05a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a05e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a062:	f04f 30ff 	mov.w	r0, #4294967295
 800a066:	81a3      	strh	r3, [r4, #12]
 800a068:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a06a:	4407      	add	r7, r0
 800a06c:	1a36      	subs	r6, r6, r0
 800a06e:	e7e9      	b.n	800a044 <__sflush_r+0xd0>
 800a070:	20400001 	.word	0x20400001

0800a074 <_fflush_r>:
 800a074:	b538      	push	{r3, r4, r5, lr}
 800a076:	690b      	ldr	r3, [r1, #16]
 800a078:	4605      	mov	r5, r0
 800a07a:	460c      	mov	r4, r1
 800a07c:	b913      	cbnz	r3, 800a084 <_fflush_r+0x10>
 800a07e:	2500      	movs	r5, #0
 800a080:	4628      	mov	r0, r5
 800a082:	bd38      	pop	{r3, r4, r5, pc}
 800a084:	b118      	cbz	r0, 800a08e <_fflush_r+0x1a>
 800a086:	6a03      	ldr	r3, [r0, #32]
 800a088:	b90b      	cbnz	r3, 800a08e <_fflush_r+0x1a>
 800a08a:	f7fd fa77 	bl	800757c <__sinit>
 800a08e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a092:	2b00      	cmp	r3, #0
 800a094:	d0f3      	beq.n	800a07e <_fflush_r+0xa>
 800a096:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800a098:	07d0      	lsls	r0, r2, #31
 800a09a:	d404      	bmi.n	800a0a6 <_fflush_r+0x32>
 800a09c:	0599      	lsls	r1, r3, #22
 800a09e:	d402      	bmi.n	800a0a6 <_fflush_r+0x32>
 800a0a0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a0a2:	f7fd fb84 	bl	80077ae <__retarget_lock_acquire_recursive>
 800a0a6:	4628      	mov	r0, r5
 800a0a8:	4621      	mov	r1, r4
 800a0aa:	f7ff ff63 	bl	8009f74 <__sflush_r>
 800a0ae:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a0b0:	4605      	mov	r5, r0
 800a0b2:	07da      	lsls	r2, r3, #31
 800a0b4:	d4e4      	bmi.n	800a080 <_fflush_r+0xc>
 800a0b6:	89a3      	ldrh	r3, [r4, #12]
 800a0b8:	059b      	lsls	r3, r3, #22
 800a0ba:	d4e1      	bmi.n	800a080 <_fflush_r+0xc>
 800a0bc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a0be:	f7fd fb77 	bl	80077b0 <__retarget_lock_release_recursive>
 800a0c2:	e7dd      	b.n	800a080 <_fflush_r+0xc>

0800a0c4 <memmove>:
 800a0c4:	4288      	cmp	r0, r1
 800a0c6:	b510      	push	{r4, lr}
 800a0c8:	eb01 0402 	add.w	r4, r1, r2
 800a0cc:	d902      	bls.n	800a0d4 <memmove+0x10>
 800a0ce:	4284      	cmp	r4, r0
 800a0d0:	4623      	mov	r3, r4
 800a0d2:	d807      	bhi.n	800a0e4 <memmove+0x20>
 800a0d4:	1e43      	subs	r3, r0, #1
 800a0d6:	42a1      	cmp	r1, r4
 800a0d8:	d008      	beq.n	800a0ec <memmove+0x28>
 800a0da:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a0de:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a0e2:	e7f8      	b.n	800a0d6 <memmove+0x12>
 800a0e4:	4601      	mov	r1, r0
 800a0e6:	4402      	add	r2, r0
 800a0e8:	428a      	cmp	r2, r1
 800a0ea:	d100      	bne.n	800a0ee <memmove+0x2a>
 800a0ec:	bd10      	pop	{r4, pc}
 800a0ee:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a0f2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a0f6:	e7f7      	b.n	800a0e8 <memmove+0x24>

0800a0f8 <strncmp>:
 800a0f8:	b510      	push	{r4, lr}
 800a0fa:	b16a      	cbz	r2, 800a118 <strncmp+0x20>
 800a0fc:	3901      	subs	r1, #1
 800a0fe:	1884      	adds	r4, r0, r2
 800a100:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a104:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800a108:	429a      	cmp	r2, r3
 800a10a:	d103      	bne.n	800a114 <strncmp+0x1c>
 800a10c:	42a0      	cmp	r0, r4
 800a10e:	d001      	beq.n	800a114 <strncmp+0x1c>
 800a110:	2a00      	cmp	r2, #0
 800a112:	d1f5      	bne.n	800a100 <strncmp+0x8>
 800a114:	1ad0      	subs	r0, r2, r3
 800a116:	bd10      	pop	{r4, pc}
 800a118:	4610      	mov	r0, r2
 800a11a:	e7fc      	b.n	800a116 <strncmp+0x1e>

0800a11c <_sbrk_r>:
 800a11c:	b538      	push	{r3, r4, r5, lr}
 800a11e:	2300      	movs	r3, #0
 800a120:	4d05      	ldr	r5, [pc, #20]	@ (800a138 <_sbrk_r+0x1c>)
 800a122:	4604      	mov	r4, r0
 800a124:	4608      	mov	r0, r1
 800a126:	602b      	str	r3, [r5, #0]
 800a128:	f7f9 f99c 	bl	8003464 <_sbrk>
 800a12c:	1c43      	adds	r3, r0, #1
 800a12e:	d102      	bne.n	800a136 <_sbrk_r+0x1a>
 800a130:	682b      	ldr	r3, [r5, #0]
 800a132:	b103      	cbz	r3, 800a136 <_sbrk_r+0x1a>
 800a134:	6023      	str	r3, [r4, #0]
 800a136:	bd38      	pop	{r3, r4, r5, pc}
 800a138:	20000654 	.word	0x20000654

0800a13c <memcpy>:
 800a13c:	440a      	add	r2, r1
 800a13e:	4291      	cmp	r1, r2
 800a140:	f100 33ff 	add.w	r3, r0, #4294967295
 800a144:	d100      	bne.n	800a148 <memcpy+0xc>
 800a146:	4770      	bx	lr
 800a148:	b510      	push	{r4, lr}
 800a14a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a14e:	4291      	cmp	r1, r2
 800a150:	f803 4f01 	strb.w	r4, [r3, #1]!
 800a154:	d1f9      	bne.n	800a14a <memcpy+0xe>
 800a156:	bd10      	pop	{r4, pc}

0800a158 <nan>:
 800a158:	2000      	movs	r0, #0
 800a15a:	4901      	ldr	r1, [pc, #4]	@ (800a160 <nan+0x8>)
 800a15c:	4770      	bx	lr
 800a15e:	bf00      	nop
 800a160:	7ff80000 	.word	0x7ff80000

0800a164 <__assert_func>:
 800a164:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a166:	4614      	mov	r4, r2
 800a168:	461a      	mov	r2, r3
 800a16a:	4b09      	ldr	r3, [pc, #36]	@ (800a190 <__assert_func+0x2c>)
 800a16c:	4605      	mov	r5, r0
 800a16e:	681b      	ldr	r3, [r3, #0]
 800a170:	68d8      	ldr	r0, [r3, #12]
 800a172:	b14c      	cbz	r4, 800a188 <__assert_func+0x24>
 800a174:	4b07      	ldr	r3, [pc, #28]	@ (800a194 <__assert_func+0x30>)
 800a176:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a17a:	9100      	str	r1, [sp, #0]
 800a17c:	462b      	mov	r3, r5
 800a17e:	4906      	ldr	r1, [pc, #24]	@ (800a198 <__assert_func+0x34>)
 800a180:	f000 fba8 	bl	800a8d4 <fiprintf>
 800a184:	f000 fbb8 	bl	800a8f8 <abort>
 800a188:	4b04      	ldr	r3, [pc, #16]	@ (800a19c <__assert_func+0x38>)
 800a18a:	461c      	mov	r4, r3
 800a18c:	e7f3      	b.n	800a176 <__assert_func+0x12>
 800a18e:	bf00      	nop
 800a190:	2000006c 	.word	0x2000006c
 800a194:	0800b134 	.word	0x0800b134
 800a198:	0800b141 	.word	0x0800b141
 800a19c:	0800b16f 	.word	0x0800b16f

0800a1a0 <_calloc_r>:
 800a1a0:	b570      	push	{r4, r5, r6, lr}
 800a1a2:	fba1 5402 	umull	r5, r4, r1, r2
 800a1a6:	b934      	cbnz	r4, 800a1b6 <_calloc_r+0x16>
 800a1a8:	4629      	mov	r1, r5
 800a1aa:	f7fe f9e3 	bl	8008574 <_malloc_r>
 800a1ae:	4606      	mov	r6, r0
 800a1b0:	b928      	cbnz	r0, 800a1be <_calloc_r+0x1e>
 800a1b2:	4630      	mov	r0, r6
 800a1b4:	bd70      	pop	{r4, r5, r6, pc}
 800a1b6:	220c      	movs	r2, #12
 800a1b8:	2600      	movs	r6, #0
 800a1ba:	6002      	str	r2, [r0, #0]
 800a1bc:	e7f9      	b.n	800a1b2 <_calloc_r+0x12>
 800a1be:	462a      	mov	r2, r5
 800a1c0:	4621      	mov	r1, r4
 800a1c2:	f7fd fa76 	bl	80076b2 <memset>
 800a1c6:	e7f4      	b.n	800a1b2 <_calloc_r+0x12>

0800a1c8 <rshift>:
 800a1c8:	6903      	ldr	r3, [r0, #16]
 800a1ca:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a1ce:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800a1d2:	f100 0414 	add.w	r4, r0, #20
 800a1d6:	ea4f 1261 	mov.w	r2, r1, asr #5
 800a1da:	dd46      	ble.n	800a26a <rshift+0xa2>
 800a1dc:	f011 011f 	ands.w	r1, r1, #31
 800a1e0:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800a1e4:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800a1e8:	d10c      	bne.n	800a204 <rshift+0x3c>
 800a1ea:	4629      	mov	r1, r5
 800a1ec:	f100 0710 	add.w	r7, r0, #16
 800a1f0:	42b1      	cmp	r1, r6
 800a1f2:	d335      	bcc.n	800a260 <rshift+0x98>
 800a1f4:	1a9b      	subs	r3, r3, r2
 800a1f6:	009b      	lsls	r3, r3, #2
 800a1f8:	1eea      	subs	r2, r5, #3
 800a1fa:	4296      	cmp	r6, r2
 800a1fc:	bf38      	it	cc
 800a1fe:	2300      	movcc	r3, #0
 800a200:	4423      	add	r3, r4
 800a202:	e015      	b.n	800a230 <rshift+0x68>
 800a204:	46a1      	mov	r9, r4
 800a206:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800a20a:	f1c1 0820 	rsb	r8, r1, #32
 800a20e:	40cf      	lsrs	r7, r1
 800a210:	f105 0e04 	add.w	lr, r5, #4
 800a214:	4576      	cmp	r6, lr
 800a216:	46f4      	mov	ip, lr
 800a218:	d816      	bhi.n	800a248 <rshift+0x80>
 800a21a:	1a9a      	subs	r2, r3, r2
 800a21c:	0092      	lsls	r2, r2, #2
 800a21e:	3a04      	subs	r2, #4
 800a220:	3501      	adds	r5, #1
 800a222:	42ae      	cmp	r6, r5
 800a224:	bf38      	it	cc
 800a226:	2200      	movcc	r2, #0
 800a228:	18a3      	adds	r3, r4, r2
 800a22a:	50a7      	str	r7, [r4, r2]
 800a22c:	b107      	cbz	r7, 800a230 <rshift+0x68>
 800a22e:	3304      	adds	r3, #4
 800a230:	42a3      	cmp	r3, r4
 800a232:	eba3 0204 	sub.w	r2, r3, r4
 800a236:	bf08      	it	eq
 800a238:	2300      	moveq	r3, #0
 800a23a:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800a23e:	6102      	str	r2, [r0, #16]
 800a240:	bf08      	it	eq
 800a242:	6143      	streq	r3, [r0, #20]
 800a244:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a248:	f8dc c000 	ldr.w	ip, [ip]
 800a24c:	fa0c fc08 	lsl.w	ip, ip, r8
 800a250:	ea4c 0707 	orr.w	r7, ip, r7
 800a254:	f849 7b04 	str.w	r7, [r9], #4
 800a258:	f85e 7b04 	ldr.w	r7, [lr], #4
 800a25c:	40cf      	lsrs	r7, r1
 800a25e:	e7d9      	b.n	800a214 <rshift+0x4c>
 800a260:	f851 cb04 	ldr.w	ip, [r1], #4
 800a264:	f847 cf04 	str.w	ip, [r7, #4]!
 800a268:	e7c2      	b.n	800a1f0 <rshift+0x28>
 800a26a:	4623      	mov	r3, r4
 800a26c:	e7e0      	b.n	800a230 <rshift+0x68>

0800a26e <__hexdig_fun>:
 800a26e:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800a272:	2b09      	cmp	r3, #9
 800a274:	d802      	bhi.n	800a27c <__hexdig_fun+0xe>
 800a276:	3820      	subs	r0, #32
 800a278:	b2c0      	uxtb	r0, r0
 800a27a:	4770      	bx	lr
 800a27c:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800a280:	2b05      	cmp	r3, #5
 800a282:	d801      	bhi.n	800a288 <__hexdig_fun+0x1a>
 800a284:	3847      	subs	r0, #71	@ 0x47
 800a286:	e7f7      	b.n	800a278 <__hexdig_fun+0xa>
 800a288:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800a28c:	2b05      	cmp	r3, #5
 800a28e:	d801      	bhi.n	800a294 <__hexdig_fun+0x26>
 800a290:	3827      	subs	r0, #39	@ 0x27
 800a292:	e7f1      	b.n	800a278 <__hexdig_fun+0xa>
 800a294:	2000      	movs	r0, #0
 800a296:	4770      	bx	lr

0800a298 <__gethex>:
 800a298:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a29c:	468a      	mov	sl, r1
 800a29e:	4690      	mov	r8, r2
 800a2a0:	b085      	sub	sp, #20
 800a2a2:	9302      	str	r3, [sp, #8]
 800a2a4:	680b      	ldr	r3, [r1, #0]
 800a2a6:	9001      	str	r0, [sp, #4]
 800a2a8:	1c9c      	adds	r4, r3, #2
 800a2aa:	46a1      	mov	r9, r4
 800a2ac:	f814 0b01 	ldrb.w	r0, [r4], #1
 800a2b0:	2830      	cmp	r0, #48	@ 0x30
 800a2b2:	d0fa      	beq.n	800a2aa <__gethex+0x12>
 800a2b4:	eba9 0303 	sub.w	r3, r9, r3
 800a2b8:	f1a3 0b02 	sub.w	fp, r3, #2
 800a2bc:	f7ff ffd7 	bl	800a26e <__hexdig_fun>
 800a2c0:	4605      	mov	r5, r0
 800a2c2:	2800      	cmp	r0, #0
 800a2c4:	d168      	bne.n	800a398 <__gethex+0x100>
 800a2c6:	2201      	movs	r2, #1
 800a2c8:	4648      	mov	r0, r9
 800a2ca:	499f      	ldr	r1, [pc, #636]	@ (800a548 <__gethex+0x2b0>)
 800a2cc:	f7ff ff14 	bl	800a0f8 <strncmp>
 800a2d0:	4607      	mov	r7, r0
 800a2d2:	2800      	cmp	r0, #0
 800a2d4:	d167      	bne.n	800a3a6 <__gethex+0x10e>
 800a2d6:	f899 0001 	ldrb.w	r0, [r9, #1]
 800a2da:	4626      	mov	r6, r4
 800a2dc:	f7ff ffc7 	bl	800a26e <__hexdig_fun>
 800a2e0:	2800      	cmp	r0, #0
 800a2e2:	d062      	beq.n	800a3aa <__gethex+0x112>
 800a2e4:	4623      	mov	r3, r4
 800a2e6:	7818      	ldrb	r0, [r3, #0]
 800a2e8:	4699      	mov	r9, r3
 800a2ea:	2830      	cmp	r0, #48	@ 0x30
 800a2ec:	f103 0301 	add.w	r3, r3, #1
 800a2f0:	d0f9      	beq.n	800a2e6 <__gethex+0x4e>
 800a2f2:	f7ff ffbc 	bl	800a26e <__hexdig_fun>
 800a2f6:	fab0 f580 	clz	r5, r0
 800a2fa:	f04f 0b01 	mov.w	fp, #1
 800a2fe:	096d      	lsrs	r5, r5, #5
 800a300:	464a      	mov	r2, r9
 800a302:	4616      	mov	r6, r2
 800a304:	7830      	ldrb	r0, [r6, #0]
 800a306:	3201      	adds	r2, #1
 800a308:	f7ff ffb1 	bl	800a26e <__hexdig_fun>
 800a30c:	2800      	cmp	r0, #0
 800a30e:	d1f8      	bne.n	800a302 <__gethex+0x6a>
 800a310:	2201      	movs	r2, #1
 800a312:	4630      	mov	r0, r6
 800a314:	498c      	ldr	r1, [pc, #560]	@ (800a548 <__gethex+0x2b0>)
 800a316:	f7ff feef 	bl	800a0f8 <strncmp>
 800a31a:	2800      	cmp	r0, #0
 800a31c:	d13f      	bne.n	800a39e <__gethex+0x106>
 800a31e:	b944      	cbnz	r4, 800a332 <__gethex+0x9a>
 800a320:	1c74      	adds	r4, r6, #1
 800a322:	4622      	mov	r2, r4
 800a324:	4616      	mov	r6, r2
 800a326:	7830      	ldrb	r0, [r6, #0]
 800a328:	3201      	adds	r2, #1
 800a32a:	f7ff ffa0 	bl	800a26e <__hexdig_fun>
 800a32e:	2800      	cmp	r0, #0
 800a330:	d1f8      	bne.n	800a324 <__gethex+0x8c>
 800a332:	1ba4      	subs	r4, r4, r6
 800a334:	00a7      	lsls	r7, r4, #2
 800a336:	7833      	ldrb	r3, [r6, #0]
 800a338:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800a33c:	2b50      	cmp	r3, #80	@ 0x50
 800a33e:	d13e      	bne.n	800a3be <__gethex+0x126>
 800a340:	7873      	ldrb	r3, [r6, #1]
 800a342:	2b2b      	cmp	r3, #43	@ 0x2b
 800a344:	d033      	beq.n	800a3ae <__gethex+0x116>
 800a346:	2b2d      	cmp	r3, #45	@ 0x2d
 800a348:	d034      	beq.n	800a3b4 <__gethex+0x11c>
 800a34a:	2400      	movs	r4, #0
 800a34c:	1c71      	adds	r1, r6, #1
 800a34e:	7808      	ldrb	r0, [r1, #0]
 800a350:	f7ff ff8d 	bl	800a26e <__hexdig_fun>
 800a354:	1e43      	subs	r3, r0, #1
 800a356:	b2db      	uxtb	r3, r3
 800a358:	2b18      	cmp	r3, #24
 800a35a:	d830      	bhi.n	800a3be <__gethex+0x126>
 800a35c:	f1a0 0210 	sub.w	r2, r0, #16
 800a360:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800a364:	f7ff ff83 	bl	800a26e <__hexdig_fun>
 800a368:	f100 3cff 	add.w	ip, r0, #4294967295
 800a36c:	fa5f fc8c 	uxtb.w	ip, ip
 800a370:	f1bc 0f18 	cmp.w	ip, #24
 800a374:	f04f 030a 	mov.w	r3, #10
 800a378:	d91e      	bls.n	800a3b8 <__gethex+0x120>
 800a37a:	b104      	cbz	r4, 800a37e <__gethex+0xe6>
 800a37c:	4252      	negs	r2, r2
 800a37e:	4417      	add	r7, r2
 800a380:	f8ca 1000 	str.w	r1, [sl]
 800a384:	b1ed      	cbz	r5, 800a3c2 <__gethex+0x12a>
 800a386:	f1bb 0f00 	cmp.w	fp, #0
 800a38a:	bf0c      	ite	eq
 800a38c:	2506      	moveq	r5, #6
 800a38e:	2500      	movne	r5, #0
 800a390:	4628      	mov	r0, r5
 800a392:	b005      	add	sp, #20
 800a394:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a398:	2500      	movs	r5, #0
 800a39a:	462c      	mov	r4, r5
 800a39c:	e7b0      	b.n	800a300 <__gethex+0x68>
 800a39e:	2c00      	cmp	r4, #0
 800a3a0:	d1c7      	bne.n	800a332 <__gethex+0x9a>
 800a3a2:	4627      	mov	r7, r4
 800a3a4:	e7c7      	b.n	800a336 <__gethex+0x9e>
 800a3a6:	464e      	mov	r6, r9
 800a3a8:	462f      	mov	r7, r5
 800a3aa:	2501      	movs	r5, #1
 800a3ac:	e7c3      	b.n	800a336 <__gethex+0x9e>
 800a3ae:	2400      	movs	r4, #0
 800a3b0:	1cb1      	adds	r1, r6, #2
 800a3b2:	e7cc      	b.n	800a34e <__gethex+0xb6>
 800a3b4:	2401      	movs	r4, #1
 800a3b6:	e7fb      	b.n	800a3b0 <__gethex+0x118>
 800a3b8:	fb03 0002 	mla	r0, r3, r2, r0
 800a3bc:	e7ce      	b.n	800a35c <__gethex+0xc4>
 800a3be:	4631      	mov	r1, r6
 800a3c0:	e7de      	b.n	800a380 <__gethex+0xe8>
 800a3c2:	4629      	mov	r1, r5
 800a3c4:	eba6 0309 	sub.w	r3, r6, r9
 800a3c8:	3b01      	subs	r3, #1
 800a3ca:	2b07      	cmp	r3, #7
 800a3cc:	dc0a      	bgt.n	800a3e4 <__gethex+0x14c>
 800a3ce:	9801      	ldr	r0, [sp, #4]
 800a3d0:	f7fe f95c 	bl	800868c <_Balloc>
 800a3d4:	4604      	mov	r4, r0
 800a3d6:	b940      	cbnz	r0, 800a3ea <__gethex+0x152>
 800a3d8:	4602      	mov	r2, r0
 800a3da:	21e4      	movs	r1, #228	@ 0xe4
 800a3dc:	4b5b      	ldr	r3, [pc, #364]	@ (800a54c <__gethex+0x2b4>)
 800a3de:	485c      	ldr	r0, [pc, #368]	@ (800a550 <__gethex+0x2b8>)
 800a3e0:	f7ff fec0 	bl	800a164 <__assert_func>
 800a3e4:	3101      	adds	r1, #1
 800a3e6:	105b      	asrs	r3, r3, #1
 800a3e8:	e7ef      	b.n	800a3ca <__gethex+0x132>
 800a3ea:	2300      	movs	r3, #0
 800a3ec:	f100 0a14 	add.w	sl, r0, #20
 800a3f0:	4655      	mov	r5, sl
 800a3f2:	469b      	mov	fp, r3
 800a3f4:	45b1      	cmp	r9, r6
 800a3f6:	d337      	bcc.n	800a468 <__gethex+0x1d0>
 800a3f8:	f845 bb04 	str.w	fp, [r5], #4
 800a3fc:	eba5 050a 	sub.w	r5, r5, sl
 800a400:	10ad      	asrs	r5, r5, #2
 800a402:	6125      	str	r5, [r4, #16]
 800a404:	4658      	mov	r0, fp
 800a406:	f7fe fa33 	bl	8008870 <__hi0bits>
 800a40a:	016d      	lsls	r5, r5, #5
 800a40c:	f8d8 6000 	ldr.w	r6, [r8]
 800a410:	1a2d      	subs	r5, r5, r0
 800a412:	42b5      	cmp	r5, r6
 800a414:	dd54      	ble.n	800a4c0 <__gethex+0x228>
 800a416:	1bad      	subs	r5, r5, r6
 800a418:	4629      	mov	r1, r5
 800a41a:	4620      	mov	r0, r4
 800a41c:	f7fe fdb5 	bl	8008f8a <__any_on>
 800a420:	4681      	mov	r9, r0
 800a422:	b178      	cbz	r0, 800a444 <__gethex+0x1ac>
 800a424:	f04f 0901 	mov.w	r9, #1
 800a428:	1e6b      	subs	r3, r5, #1
 800a42a:	1159      	asrs	r1, r3, #5
 800a42c:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800a430:	f003 021f 	and.w	r2, r3, #31
 800a434:	fa09 f202 	lsl.w	r2, r9, r2
 800a438:	420a      	tst	r2, r1
 800a43a:	d003      	beq.n	800a444 <__gethex+0x1ac>
 800a43c:	454b      	cmp	r3, r9
 800a43e:	dc36      	bgt.n	800a4ae <__gethex+0x216>
 800a440:	f04f 0902 	mov.w	r9, #2
 800a444:	4629      	mov	r1, r5
 800a446:	4620      	mov	r0, r4
 800a448:	f7ff febe 	bl	800a1c8 <rshift>
 800a44c:	442f      	add	r7, r5
 800a44e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a452:	42bb      	cmp	r3, r7
 800a454:	da42      	bge.n	800a4dc <__gethex+0x244>
 800a456:	4621      	mov	r1, r4
 800a458:	9801      	ldr	r0, [sp, #4]
 800a45a:	f7fe f957 	bl	800870c <_Bfree>
 800a45e:	2300      	movs	r3, #0
 800a460:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a462:	25a3      	movs	r5, #163	@ 0xa3
 800a464:	6013      	str	r3, [r2, #0]
 800a466:	e793      	b.n	800a390 <__gethex+0xf8>
 800a468:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800a46c:	2a2e      	cmp	r2, #46	@ 0x2e
 800a46e:	d012      	beq.n	800a496 <__gethex+0x1fe>
 800a470:	2b20      	cmp	r3, #32
 800a472:	d104      	bne.n	800a47e <__gethex+0x1e6>
 800a474:	f845 bb04 	str.w	fp, [r5], #4
 800a478:	f04f 0b00 	mov.w	fp, #0
 800a47c:	465b      	mov	r3, fp
 800a47e:	7830      	ldrb	r0, [r6, #0]
 800a480:	9303      	str	r3, [sp, #12]
 800a482:	f7ff fef4 	bl	800a26e <__hexdig_fun>
 800a486:	9b03      	ldr	r3, [sp, #12]
 800a488:	f000 000f 	and.w	r0, r0, #15
 800a48c:	4098      	lsls	r0, r3
 800a48e:	ea4b 0b00 	orr.w	fp, fp, r0
 800a492:	3304      	adds	r3, #4
 800a494:	e7ae      	b.n	800a3f4 <__gethex+0x15c>
 800a496:	45b1      	cmp	r9, r6
 800a498:	d8ea      	bhi.n	800a470 <__gethex+0x1d8>
 800a49a:	2201      	movs	r2, #1
 800a49c:	4630      	mov	r0, r6
 800a49e:	492a      	ldr	r1, [pc, #168]	@ (800a548 <__gethex+0x2b0>)
 800a4a0:	9303      	str	r3, [sp, #12]
 800a4a2:	f7ff fe29 	bl	800a0f8 <strncmp>
 800a4a6:	9b03      	ldr	r3, [sp, #12]
 800a4a8:	2800      	cmp	r0, #0
 800a4aa:	d1e1      	bne.n	800a470 <__gethex+0x1d8>
 800a4ac:	e7a2      	b.n	800a3f4 <__gethex+0x15c>
 800a4ae:	4620      	mov	r0, r4
 800a4b0:	1ea9      	subs	r1, r5, #2
 800a4b2:	f7fe fd6a 	bl	8008f8a <__any_on>
 800a4b6:	2800      	cmp	r0, #0
 800a4b8:	d0c2      	beq.n	800a440 <__gethex+0x1a8>
 800a4ba:	f04f 0903 	mov.w	r9, #3
 800a4be:	e7c1      	b.n	800a444 <__gethex+0x1ac>
 800a4c0:	da09      	bge.n	800a4d6 <__gethex+0x23e>
 800a4c2:	1b75      	subs	r5, r6, r5
 800a4c4:	4621      	mov	r1, r4
 800a4c6:	462a      	mov	r2, r5
 800a4c8:	9801      	ldr	r0, [sp, #4]
 800a4ca:	f7fe fb2f 	bl	8008b2c <__lshift>
 800a4ce:	4604      	mov	r4, r0
 800a4d0:	1b7f      	subs	r7, r7, r5
 800a4d2:	f100 0a14 	add.w	sl, r0, #20
 800a4d6:	f04f 0900 	mov.w	r9, #0
 800a4da:	e7b8      	b.n	800a44e <__gethex+0x1b6>
 800a4dc:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800a4e0:	42bd      	cmp	r5, r7
 800a4e2:	dd6f      	ble.n	800a5c4 <__gethex+0x32c>
 800a4e4:	1bed      	subs	r5, r5, r7
 800a4e6:	42ae      	cmp	r6, r5
 800a4e8:	dc34      	bgt.n	800a554 <__gethex+0x2bc>
 800a4ea:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800a4ee:	2b02      	cmp	r3, #2
 800a4f0:	d022      	beq.n	800a538 <__gethex+0x2a0>
 800a4f2:	2b03      	cmp	r3, #3
 800a4f4:	d024      	beq.n	800a540 <__gethex+0x2a8>
 800a4f6:	2b01      	cmp	r3, #1
 800a4f8:	d115      	bne.n	800a526 <__gethex+0x28e>
 800a4fa:	42ae      	cmp	r6, r5
 800a4fc:	d113      	bne.n	800a526 <__gethex+0x28e>
 800a4fe:	2e01      	cmp	r6, #1
 800a500:	d10b      	bne.n	800a51a <__gethex+0x282>
 800a502:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800a506:	9a02      	ldr	r2, [sp, #8]
 800a508:	2562      	movs	r5, #98	@ 0x62
 800a50a:	6013      	str	r3, [r2, #0]
 800a50c:	2301      	movs	r3, #1
 800a50e:	6123      	str	r3, [r4, #16]
 800a510:	f8ca 3000 	str.w	r3, [sl]
 800a514:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a516:	601c      	str	r4, [r3, #0]
 800a518:	e73a      	b.n	800a390 <__gethex+0xf8>
 800a51a:	4620      	mov	r0, r4
 800a51c:	1e71      	subs	r1, r6, #1
 800a51e:	f7fe fd34 	bl	8008f8a <__any_on>
 800a522:	2800      	cmp	r0, #0
 800a524:	d1ed      	bne.n	800a502 <__gethex+0x26a>
 800a526:	4621      	mov	r1, r4
 800a528:	9801      	ldr	r0, [sp, #4]
 800a52a:	f7fe f8ef 	bl	800870c <_Bfree>
 800a52e:	2300      	movs	r3, #0
 800a530:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a532:	2550      	movs	r5, #80	@ 0x50
 800a534:	6013      	str	r3, [r2, #0]
 800a536:	e72b      	b.n	800a390 <__gethex+0xf8>
 800a538:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a53a:	2b00      	cmp	r3, #0
 800a53c:	d1f3      	bne.n	800a526 <__gethex+0x28e>
 800a53e:	e7e0      	b.n	800a502 <__gethex+0x26a>
 800a540:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a542:	2b00      	cmp	r3, #0
 800a544:	d1dd      	bne.n	800a502 <__gethex+0x26a>
 800a546:	e7ee      	b.n	800a526 <__gethex+0x28e>
 800a548:	0800b119 	.word	0x0800b119
 800a54c:	0800b0af 	.word	0x0800b0af
 800a550:	0800b170 	.word	0x0800b170
 800a554:	1e6f      	subs	r7, r5, #1
 800a556:	f1b9 0f00 	cmp.w	r9, #0
 800a55a:	d130      	bne.n	800a5be <__gethex+0x326>
 800a55c:	b127      	cbz	r7, 800a568 <__gethex+0x2d0>
 800a55e:	4639      	mov	r1, r7
 800a560:	4620      	mov	r0, r4
 800a562:	f7fe fd12 	bl	8008f8a <__any_on>
 800a566:	4681      	mov	r9, r0
 800a568:	2301      	movs	r3, #1
 800a56a:	4629      	mov	r1, r5
 800a56c:	1b76      	subs	r6, r6, r5
 800a56e:	2502      	movs	r5, #2
 800a570:	117a      	asrs	r2, r7, #5
 800a572:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800a576:	f007 071f 	and.w	r7, r7, #31
 800a57a:	40bb      	lsls	r3, r7
 800a57c:	4213      	tst	r3, r2
 800a57e:	4620      	mov	r0, r4
 800a580:	bf18      	it	ne
 800a582:	f049 0902 	orrne.w	r9, r9, #2
 800a586:	f7ff fe1f 	bl	800a1c8 <rshift>
 800a58a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800a58e:	f1b9 0f00 	cmp.w	r9, #0
 800a592:	d047      	beq.n	800a624 <__gethex+0x38c>
 800a594:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800a598:	2b02      	cmp	r3, #2
 800a59a:	d015      	beq.n	800a5c8 <__gethex+0x330>
 800a59c:	2b03      	cmp	r3, #3
 800a59e:	d017      	beq.n	800a5d0 <__gethex+0x338>
 800a5a0:	2b01      	cmp	r3, #1
 800a5a2:	d109      	bne.n	800a5b8 <__gethex+0x320>
 800a5a4:	f019 0f02 	tst.w	r9, #2
 800a5a8:	d006      	beq.n	800a5b8 <__gethex+0x320>
 800a5aa:	f8da 3000 	ldr.w	r3, [sl]
 800a5ae:	ea49 0903 	orr.w	r9, r9, r3
 800a5b2:	f019 0f01 	tst.w	r9, #1
 800a5b6:	d10e      	bne.n	800a5d6 <__gethex+0x33e>
 800a5b8:	f045 0510 	orr.w	r5, r5, #16
 800a5bc:	e032      	b.n	800a624 <__gethex+0x38c>
 800a5be:	f04f 0901 	mov.w	r9, #1
 800a5c2:	e7d1      	b.n	800a568 <__gethex+0x2d0>
 800a5c4:	2501      	movs	r5, #1
 800a5c6:	e7e2      	b.n	800a58e <__gethex+0x2f6>
 800a5c8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a5ca:	f1c3 0301 	rsb	r3, r3, #1
 800a5ce:	930f      	str	r3, [sp, #60]	@ 0x3c
 800a5d0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a5d2:	2b00      	cmp	r3, #0
 800a5d4:	d0f0      	beq.n	800a5b8 <__gethex+0x320>
 800a5d6:	f04f 0c00 	mov.w	ip, #0
 800a5da:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800a5de:	f104 0314 	add.w	r3, r4, #20
 800a5e2:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800a5e6:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800a5ea:	4618      	mov	r0, r3
 800a5ec:	f853 2b04 	ldr.w	r2, [r3], #4
 800a5f0:	f1b2 3fff 	cmp.w	r2, #4294967295
 800a5f4:	d01b      	beq.n	800a62e <__gethex+0x396>
 800a5f6:	3201      	adds	r2, #1
 800a5f8:	6002      	str	r2, [r0, #0]
 800a5fa:	2d02      	cmp	r5, #2
 800a5fc:	f104 0314 	add.w	r3, r4, #20
 800a600:	d13c      	bne.n	800a67c <__gethex+0x3e4>
 800a602:	f8d8 2000 	ldr.w	r2, [r8]
 800a606:	3a01      	subs	r2, #1
 800a608:	42b2      	cmp	r2, r6
 800a60a:	d109      	bne.n	800a620 <__gethex+0x388>
 800a60c:	2201      	movs	r2, #1
 800a60e:	1171      	asrs	r1, r6, #5
 800a610:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800a614:	f006 061f 	and.w	r6, r6, #31
 800a618:	fa02 f606 	lsl.w	r6, r2, r6
 800a61c:	421e      	tst	r6, r3
 800a61e:	d13a      	bne.n	800a696 <__gethex+0x3fe>
 800a620:	f045 0520 	orr.w	r5, r5, #32
 800a624:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800a626:	601c      	str	r4, [r3, #0]
 800a628:	9b02      	ldr	r3, [sp, #8]
 800a62a:	601f      	str	r7, [r3, #0]
 800a62c:	e6b0      	b.n	800a390 <__gethex+0xf8>
 800a62e:	4299      	cmp	r1, r3
 800a630:	f843 cc04 	str.w	ip, [r3, #-4]
 800a634:	d8d9      	bhi.n	800a5ea <__gethex+0x352>
 800a636:	68a3      	ldr	r3, [r4, #8]
 800a638:	459b      	cmp	fp, r3
 800a63a:	db17      	blt.n	800a66c <__gethex+0x3d4>
 800a63c:	6861      	ldr	r1, [r4, #4]
 800a63e:	9801      	ldr	r0, [sp, #4]
 800a640:	3101      	adds	r1, #1
 800a642:	f7fe f823 	bl	800868c <_Balloc>
 800a646:	4681      	mov	r9, r0
 800a648:	b918      	cbnz	r0, 800a652 <__gethex+0x3ba>
 800a64a:	4602      	mov	r2, r0
 800a64c:	2184      	movs	r1, #132	@ 0x84
 800a64e:	4b19      	ldr	r3, [pc, #100]	@ (800a6b4 <__gethex+0x41c>)
 800a650:	e6c5      	b.n	800a3de <__gethex+0x146>
 800a652:	6922      	ldr	r2, [r4, #16]
 800a654:	f104 010c 	add.w	r1, r4, #12
 800a658:	3202      	adds	r2, #2
 800a65a:	0092      	lsls	r2, r2, #2
 800a65c:	300c      	adds	r0, #12
 800a65e:	f7ff fd6d 	bl	800a13c <memcpy>
 800a662:	4621      	mov	r1, r4
 800a664:	9801      	ldr	r0, [sp, #4]
 800a666:	f7fe f851 	bl	800870c <_Bfree>
 800a66a:	464c      	mov	r4, r9
 800a66c:	6923      	ldr	r3, [r4, #16]
 800a66e:	1c5a      	adds	r2, r3, #1
 800a670:	6122      	str	r2, [r4, #16]
 800a672:	2201      	movs	r2, #1
 800a674:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800a678:	615a      	str	r2, [r3, #20]
 800a67a:	e7be      	b.n	800a5fa <__gethex+0x362>
 800a67c:	6922      	ldr	r2, [r4, #16]
 800a67e:	455a      	cmp	r2, fp
 800a680:	dd0b      	ble.n	800a69a <__gethex+0x402>
 800a682:	2101      	movs	r1, #1
 800a684:	4620      	mov	r0, r4
 800a686:	f7ff fd9f 	bl	800a1c8 <rshift>
 800a68a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a68e:	3701      	adds	r7, #1
 800a690:	42bb      	cmp	r3, r7
 800a692:	f6ff aee0 	blt.w	800a456 <__gethex+0x1be>
 800a696:	2501      	movs	r5, #1
 800a698:	e7c2      	b.n	800a620 <__gethex+0x388>
 800a69a:	f016 061f 	ands.w	r6, r6, #31
 800a69e:	d0fa      	beq.n	800a696 <__gethex+0x3fe>
 800a6a0:	4453      	add	r3, sl
 800a6a2:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800a6a6:	f7fe f8e3 	bl	8008870 <__hi0bits>
 800a6aa:	f1c6 0620 	rsb	r6, r6, #32
 800a6ae:	42b0      	cmp	r0, r6
 800a6b0:	dbe7      	blt.n	800a682 <__gethex+0x3ea>
 800a6b2:	e7f0      	b.n	800a696 <__gethex+0x3fe>
 800a6b4:	0800b0af 	.word	0x0800b0af

0800a6b8 <L_shift>:
 800a6b8:	f1c2 0208 	rsb	r2, r2, #8
 800a6bc:	0092      	lsls	r2, r2, #2
 800a6be:	b570      	push	{r4, r5, r6, lr}
 800a6c0:	f1c2 0620 	rsb	r6, r2, #32
 800a6c4:	6843      	ldr	r3, [r0, #4]
 800a6c6:	6804      	ldr	r4, [r0, #0]
 800a6c8:	fa03 f506 	lsl.w	r5, r3, r6
 800a6cc:	432c      	orrs	r4, r5
 800a6ce:	40d3      	lsrs	r3, r2
 800a6d0:	6004      	str	r4, [r0, #0]
 800a6d2:	f840 3f04 	str.w	r3, [r0, #4]!
 800a6d6:	4288      	cmp	r0, r1
 800a6d8:	d3f4      	bcc.n	800a6c4 <L_shift+0xc>
 800a6da:	bd70      	pop	{r4, r5, r6, pc}

0800a6dc <__match>:
 800a6dc:	b530      	push	{r4, r5, lr}
 800a6de:	6803      	ldr	r3, [r0, #0]
 800a6e0:	3301      	adds	r3, #1
 800a6e2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a6e6:	b914      	cbnz	r4, 800a6ee <__match+0x12>
 800a6e8:	6003      	str	r3, [r0, #0]
 800a6ea:	2001      	movs	r0, #1
 800a6ec:	bd30      	pop	{r4, r5, pc}
 800a6ee:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a6f2:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800a6f6:	2d19      	cmp	r5, #25
 800a6f8:	bf98      	it	ls
 800a6fa:	3220      	addls	r2, #32
 800a6fc:	42a2      	cmp	r2, r4
 800a6fe:	d0f0      	beq.n	800a6e2 <__match+0x6>
 800a700:	2000      	movs	r0, #0
 800a702:	e7f3      	b.n	800a6ec <__match+0x10>

0800a704 <__hexnan>:
 800a704:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a708:	2500      	movs	r5, #0
 800a70a:	680b      	ldr	r3, [r1, #0]
 800a70c:	4682      	mov	sl, r0
 800a70e:	115e      	asrs	r6, r3, #5
 800a710:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800a714:	f013 031f 	ands.w	r3, r3, #31
 800a718:	bf18      	it	ne
 800a71a:	3604      	addne	r6, #4
 800a71c:	1f37      	subs	r7, r6, #4
 800a71e:	4690      	mov	r8, r2
 800a720:	46b9      	mov	r9, r7
 800a722:	463c      	mov	r4, r7
 800a724:	46ab      	mov	fp, r5
 800a726:	b087      	sub	sp, #28
 800a728:	6801      	ldr	r1, [r0, #0]
 800a72a:	9301      	str	r3, [sp, #4]
 800a72c:	f846 5c04 	str.w	r5, [r6, #-4]
 800a730:	9502      	str	r5, [sp, #8]
 800a732:	784a      	ldrb	r2, [r1, #1]
 800a734:	1c4b      	adds	r3, r1, #1
 800a736:	9303      	str	r3, [sp, #12]
 800a738:	b342      	cbz	r2, 800a78c <__hexnan+0x88>
 800a73a:	4610      	mov	r0, r2
 800a73c:	9105      	str	r1, [sp, #20]
 800a73e:	9204      	str	r2, [sp, #16]
 800a740:	f7ff fd95 	bl	800a26e <__hexdig_fun>
 800a744:	2800      	cmp	r0, #0
 800a746:	d151      	bne.n	800a7ec <__hexnan+0xe8>
 800a748:	9a04      	ldr	r2, [sp, #16]
 800a74a:	9905      	ldr	r1, [sp, #20]
 800a74c:	2a20      	cmp	r2, #32
 800a74e:	d818      	bhi.n	800a782 <__hexnan+0x7e>
 800a750:	9b02      	ldr	r3, [sp, #8]
 800a752:	459b      	cmp	fp, r3
 800a754:	dd13      	ble.n	800a77e <__hexnan+0x7a>
 800a756:	454c      	cmp	r4, r9
 800a758:	d206      	bcs.n	800a768 <__hexnan+0x64>
 800a75a:	2d07      	cmp	r5, #7
 800a75c:	dc04      	bgt.n	800a768 <__hexnan+0x64>
 800a75e:	462a      	mov	r2, r5
 800a760:	4649      	mov	r1, r9
 800a762:	4620      	mov	r0, r4
 800a764:	f7ff ffa8 	bl	800a6b8 <L_shift>
 800a768:	4544      	cmp	r4, r8
 800a76a:	d952      	bls.n	800a812 <__hexnan+0x10e>
 800a76c:	2300      	movs	r3, #0
 800a76e:	f1a4 0904 	sub.w	r9, r4, #4
 800a772:	f844 3c04 	str.w	r3, [r4, #-4]
 800a776:	461d      	mov	r5, r3
 800a778:	464c      	mov	r4, r9
 800a77a:	f8cd b008 	str.w	fp, [sp, #8]
 800a77e:	9903      	ldr	r1, [sp, #12]
 800a780:	e7d7      	b.n	800a732 <__hexnan+0x2e>
 800a782:	2a29      	cmp	r2, #41	@ 0x29
 800a784:	d157      	bne.n	800a836 <__hexnan+0x132>
 800a786:	3102      	adds	r1, #2
 800a788:	f8ca 1000 	str.w	r1, [sl]
 800a78c:	f1bb 0f00 	cmp.w	fp, #0
 800a790:	d051      	beq.n	800a836 <__hexnan+0x132>
 800a792:	454c      	cmp	r4, r9
 800a794:	d206      	bcs.n	800a7a4 <__hexnan+0xa0>
 800a796:	2d07      	cmp	r5, #7
 800a798:	dc04      	bgt.n	800a7a4 <__hexnan+0xa0>
 800a79a:	462a      	mov	r2, r5
 800a79c:	4649      	mov	r1, r9
 800a79e:	4620      	mov	r0, r4
 800a7a0:	f7ff ff8a 	bl	800a6b8 <L_shift>
 800a7a4:	4544      	cmp	r4, r8
 800a7a6:	d936      	bls.n	800a816 <__hexnan+0x112>
 800a7a8:	4623      	mov	r3, r4
 800a7aa:	f1a8 0204 	sub.w	r2, r8, #4
 800a7ae:	f853 1b04 	ldr.w	r1, [r3], #4
 800a7b2:	429f      	cmp	r7, r3
 800a7b4:	f842 1f04 	str.w	r1, [r2, #4]!
 800a7b8:	d2f9      	bcs.n	800a7ae <__hexnan+0xaa>
 800a7ba:	1b3b      	subs	r3, r7, r4
 800a7bc:	f023 0303 	bic.w	r3, r3, #3
 800a7c0:	3304      	adds	r3, #4
 800a7c2:	3401      	adds	r4, #1
 800a7c4:	3e03      	subs	r6, #3
 800a7c6:	42b4      	cmp	r4, r6
 800a7c8:	bf88      	it	hi
 800a7ca:	2304      	movhi	r3, #4
 800a7cc:	2200      	movs	r2, #0
 800a7ce:	4443      	add	r3, r8
 800a7d0:	f843 2b04 	str.w	r2, [r3], #4
 800a7d4:	429f      	cmp	r7, r3
 800a7d6:	d2fb      	bcs.n	800a7d0 <__hexnan+0xcc>
 800a7d8:	683b      	ldr	r3, [r7, #0]
 800a7da:	b91b      	cbnz	r3, 800a7e4 <__hexnan+0xe0>
 800a7dc:	4547      	cmp	r7, r8
 800a7de:	d128      	bne.n	800a832 <__hexnan+0x12e>
 800a7e0:	2301      	movs	r3, #1
 800a7e2:	603b      	str	r3, [r7, #0]
 800a7e4:	2005      	movs	r0, #5
 800a7e6:	b007      	add	sp, #28
 800a7e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a7ec:	3501      	adds	r5, #1
 800a7ee:	2d08      	cmp	r5, #8
 800a7f0:	f10b 0b01 	add.w	fp, fp, #1
 800a7f4:	dd06      	ble.n	800a804 <__hexnan+0x100>
 800a7f6:	4544      	cmp	r4, r8
 800a7f8:	d9c1      	bls.n	800a77e <__hexnan+0x7a>
 800a7fa:	2300      	movs	r3, #0
 800a7fc:	2501      	movs	r5, #1
 800a7fe:	f844 3c04 	str.w	r3, [r4, #-4]
 800a802:	3c04      	subs	r4, #4
 800a804:	6822      	ldr	r2, [r4, #0]
 800a806:	f000 000f 	and.w	r0, r0, #15
 800a80a:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800a80e:	6020      	str	r0, [r4, #0]
 800a810:	e7b5      	b.n	800a77e <__hexnan+0x7a>
 800a812:	2508      	movs	r5, #8
 800a814:	e7b3      	b.n	800a77e <__hexnan+0x7a>
 800a816:	9b01      	ldr	r3, [sp, #4]
 800a818:	2b00      	cmp	r3, #0
 800a81a:	d0dd      	beq.n	800a7d8 <__hexnan+0xd4>
 800a81c:	f04f 32ff 	mov.w	r2, #4294967295
 800a820:	f1c3 0320 	rsb	r3, r3, #32
 800a824:	40da      	lsrs	r2, r3
 800a826:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800a82a:	4013      	ands	r3, r2
 800a82c:	f846 3c04 	str.w	r3, [r6, #-4]
 800a830:	e7d2      	b.n	800a7d8 <__hexnan+0xd4>
 800a832:	3f04      	subs	r7, #4
 800a834:	e7d0      	b.n	800a7d8 <__hexnan+0xd4>
 800a836:	2004      	movs	r0, #4
 800a838:	e7d5      	b.n	800a7e6 <__hexnan+0xe2>

0800a83a <__ascii_mbtowc>:
 800a83a:	b082      	sub	sp, #8
 800a83c:	b901      	cbnz	r1, 800a840 <__ascii_mbtowc+0x6>
 800a83e:	a901      	add	r1, sp, #4
 800a840:	b142      	cbz	r2, 800a854 <__ascii_mbtowc+0x1a>
 800a842:	b14b      	cbz	r3, 800a858 <__ascii_mbtowc+0x1e>
 800a844:	7813      	ldrb	r3, [r2, #0]
 800a846:	600b      	str	r3, [r1, #0]
 800a848:	7812      	ldrb	r2, [r2, #0]
 800a84a:	1e10      	subs	r0, r2, #0
 800a84c:	bf18      	it	ne
 800a84e:	2001      	movne	r0, #1
 800a850:	b002      	add	sp, #8
 800a852:	4770      	bx	lr
 800a854:	4610      	mov	r0, r2
 800a856:	e7fb      	b.n	800a850 <__ascii_mbtowc+0x16>
 800a858:	f06f 0001 	mvn.w	r0, #1
 800a85c:	e7f8      	b.n	800a850 <__ascii_mbtowc+0x16>

0800a85e <_realloc_r>:
 800a85e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a862:	4607      	mov	r7, r0
 800a864:	4614      	mov	r4, r2
 800a866:	460d      	mov	r5, r1
 800a868:	b921      	cbnz	r1, 800a874 <_realloc_r+0x16>
 800a86a:	4611      	mov	r1, r2
 800a86c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a870:	f7fd be80 	b.w	8008574 <_malloc_r>
 800a874:	b92a      	cbnz	r2, 800a882 <_realloc_r+0x24>
 800a876:	f7fd fe0b 	bl	8008490 <_free_r>
 800a87a:	4625      	mov	r5, r4
 800a87c:	4628      	mov	r0, r5
 800a87e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a882:	f000 f840 	bl	800a906 <_malloc_usable_size_r>
 800a886:	4284      	cmp	r4, r0
 800a888:	4606      	mov	r6, r0
 800a88a:	d802      	bhi.n	800a892 <_realloc_r+0x34>
 800a88c:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800a890:	d8f4      	bhi.n	800a87c <_realloc_r+0x1e>
 800a892:	4621      	mov	r1, r4
 800a894:	4638      	mov	r0, r7
 800a896:	f7fd fe6d 	bl	8008574 <_malloc_r>
 800a89a:	4680      	mov	r8, r0
 800a89c:	b908      	cbnz	r0, 800a8a2 <_realloc_r+0x44>
 800a89e:	4645      	mov	r5, r8
 800a8a0:	e7ec      	b.n	800a87c <_realloc_r+0x1e>
 800a8a2:	42b4      	cmp	r4, r6
 800a8a4:	4622      	mov	r2, r4
 800a8a6:	4629      	mov	r1, r5
 800a8a8:	bf28      	it	cs
 800a8aa:	4632      	movcs	r2, r6
 800a8ac:	f7ff fc46 	bl	800a13c <memcpy>
 800a8b0:	4629      	mov	r1, r5
 800a8b2:	4638      	mov	r0, r7
 800a8b4:	f7fd fdec 	bl	8008490 <_free_r>
 800a8b8:	e7f1      	b.n	800a89e <_realloc_r+0x40>

0800a8ba <__ascii_wctomb>:
 800a8ba:	4603      	mov	r3, r0
 800a8bc:	4608      	mov	r0, r1
 800a8be:	b141      	cbz	r1, 800a8d2 <__ascii_wctomb+0x18>
 800a8c0:	2aff      	cmp	r2, #255	@ 0xff
 800a8c2:	d904      	bls.n	800a8ce <__ascii_wctomb+0x14>
 800a8c4:	228a      	movs	r2, #138	@ 0x8a
 800a8c6:	f04f 30ff 	mov.w	r0, #4294967295
 800a8ca:	601a      	str	r2, [r3, #0]
 800a8cc:	4770      	bx	lr
 800a8ce:	2001      	movs	r0, #1
 800a8d0:	700a      	strb	r2, [r1, #0]
 800a8d2:	4770      	bx	lr

0800a8d4 <fiprintf>:
 800a8d4:	b40e      	push	{r1, r2, r3}
 800a8d6:	b503      	push	{r0, r1, lr}
 800a8d8:	4601      	mov	r1, r0
 800a8da:	ab03      	add	r3, sp, #12
 800a8dc:	4805      	ldr	r0, [pc, #20]	@ (800a8f4 <fiprintf+0x20>)
 800a8de:	f853 2b04 	ldr.w	r2, [r3], #4
 800a8e2:	6800      	ldr	r0, [r0, #0]
 800a8e4:	9301      	str	r3, [sp, #4]
 800a8e6:	f000 f83d 	bl	800a964 <_vfiprintf_r>
 800a8ea:	b002      	add	sp, #8
 800a8ec:	f85d eb04 	ldr.w	lr, [sp], #4
 800a8f0:	b003      	add	sp, #12
 800a8f2:	4770      	bx	lr
 800a8f4:	2000006c 	.word	0x2000006c

0800a8f8 <abort>:
 800a8f8:	2006      	movs	r0, #6
 800a8fa:	b508      	push	{r3, lr}
 800a8fc:	f000 fa06 	bl	800ad0c <raise>
 800a900:	2001      	movs	r0, #1
 800a902:	f7f8 fd3a 	bl	800337a <_exit>

0800a906 <_malloc_usable_size_r>:
 800a906:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a90a:	1f18      	subs	r0, r3, #4
 800a90c:	2b00      	cmp	r3, #0
 800a90e:	bfbc      	itt	lt
 800a910:	580b      	ldrlt	r3, [r1, r0]
 800a912:	18c0      	addlt	r0, r0, r3
 800a914:	4770      	bx	lr

0800a916 <__sfputc_r>:
 800a916:	6893      	ldr	r3, [r2, #8]
 800a918:	b410      	push	{r4}
 800a91a:	3b01      	subs	r3, #1
 800a91c:	2b00      	cmp	r3, #0
 800a91e:	6093      	str	r3, [r2, #8]
 800a920:	da07      	bge.n	800a932 <__sfputc_r+0x1c>
 800a922:	6994      	ldr	r4, [r2, #24]
 800a924:	42a3      	cmp	r3, r4
 800a926:	db01      	blt.n	800a92c <__sfputc_r+0x16>
 800a928:	290a      	cmp	r1, #10
 800a92a:	d102      	bne.n	800a932 <__sfputc_r+0x1c>
 800a92c:	bc10      	pop	{r4}
 800a92e:	f000 b931 	b.w	800ab94 <__swbuf_r>
 800a932:	6813      	ldr	r3, [r2, #0]
 800a934:	1c58      	adds	r0, r3, #1
 800a936:	6010      	str	r0, [r2, #0]
 800a938:	7019      	strb	r1, [r3, #0]
 800a93a:	4608      	mov	r0, r1
 800a93c:	bc10      	pop	{r4}
 800a93e:	4770      	bx	lr

0800a940 <__sfputs_r>:
 800a940:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a942:	4606      	mov	r6, r0
 800a944:	460f      	mov	r7, r1
 800a946:	4614      	mov	r4, r2
 800a948:	18d5      	adds	r5, r2, r3
 800a94a:	42ac      	cmp	r4, r5
 800a94c:	d101      	bne.n	800a952 <__sfputs_r+0x12>
 800a94e:	2000      	movs	r0, #0
 800a950:	e007      	b.n	800a962 <__sfputs_r+0x22>
 800a952:	463a      	mov	r2, r7
 800a954:	4630      	mov	r0, r6
 800a956:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a95a:	f7ff ffdc 	bl	800a916 <__sfputc_r>
 800a95e:	1c43      	adds	r3, r0, #1
 800a960:	d1f3      	bne.n	800a94a <__sfputs_r+0xa>
 800a962:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800a964 <_vfiprintf_r>:
 800a964:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a968:	460d      	mov	r5, r1
 800a96a:	4614      	mov	r4, r2
 800a96c:	4698      	mov	r8, r3
 800a96e:	4606      	mov	r6, r0
 800a970:	b09d      	sub	sp, #116	@ 0x74
 800a972:	b118      	cbz	r0, 800a97c <_vfiprintf_r+0x18>
 800a974:	6a03      	ldr	r3, [r0, #32]
 800a976:	b90b      	cbnz	r3, 800a97c <_vfiprintf_r+0x18>
 800a978:	f7fc fe00 	bl	800757c <__sinit>
 800a97c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a97e:	07d9      	lsls	r1, r3, #31
 800a980:	d405      	bmi.n	800a98e <_vfiprintf_r+0x2a>
 800a982:	89ab      	ldrh	r3, [r5, #12]
 800a984:	059a      	lsls	r2, r3, #22
 800a986:	d402      	bmi.n	800a98e <_vfiprintf_r+0x2a>
 800a988:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a98a:	f7fc ff10 	bl	80077ae <__retarget_lock_acquire_recursive>
 800a98e:	89ab      	ldrh	r3, [r5, #12]
 800a990:	071b      	lsls	r3, r3, #28
 800a992:	d501      	bpl.n	800a998 <_vfiprintf_r+0x34>
 800a994:	692b      	ldr	r3, [r5, #16]
 800a996:	b99b      	cbnz	r3, 800a9c0 <_vfiprintf_r+0x5c>
 800a998:	4629      	mov	r1, r5
 800a99a:	4630      	mov	r0, r6
 800a99c:	f000 f938 	bl	800ac10 <__swsetup_r>
 800a9a0:	b170      	cbz	r0, 800a9c0 <_vfiprintf_r+0x5c>
 800a9a2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a9a4:	07dc      	lsls	r4, r3, #31
 800a9a6:	d504      	bpl.n	800a9b2 <_vfiprintf_r+0x4e>
 800a9a8:	f04f 30ff 	mov.w	r0, #4294967295
 800a9ac:	b01d      	add	sp, #116	@ 0x74
 800a9ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a9b2:	89ab      	ldrh	r3, [r5, #12]
 800a9b4:	0598      	lsls	r0, r3, #22
 800a9b6:	d4f7      	bmi.n	800a9a8 <_vfiprintf_r+0x44>
 800a9b8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a9ba:	f7fc fef9 	bl	80077b0 <__retarget_lock_release_recursive>
 800a9be:	e7f3      	b.n	800a9a8 <_vfiprintf_r+0x44>
 800a9c0:	2300      	movs	r3, #0
 800a9c2:	9309      	str	r3, [sp, #36]	@ 0x24
 800a9c4:	2320      	movs	r3, #32
 800a9c6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a9ca:	2330      	movs	r3, #48	@ 0x30
 800a9cc:	f04f 0901 	mov.w	r9, #1
 800a9d0:	f8cd 800c 	str.w	r8, [sp, #12]
 800a9d4:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 800ab80 <_vfiprintf_r+0x21c>
 800a9d8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a9dc:	4623      	mov	r3, r4
 800a9de:	469a      	mov	sl, r3
 800a9e0:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a9e4:	b10a      	cbz	r2, 800a9ea <_vfiprintf_r+0x86>
 800a9e6:	2a25      	cmp	r2, #37	@ 0x25
 800a9e8:	d1f9      	bne.n	800a9de <_vfiprintf_r+0x7a>
 800a9ea:	ebba 0b04 	subs.w	fp, sl, r4
 800a9ee:	d00b      	beq.n	800aa08 <_vfiprintf_r+0xa4>
 800a9f0:	465b      	mov	r3, fp
 800a9f2:	4622      	mov	r2, r4
 800a9f4:	4629      	mov	r1, r5
 800a9f6:	4630      	mov	r0, r6
 800a9f8:	f7ff ffa2 	bl	800a940 <__sfputs_r>
 800a9fc:	3001      	adds	r0, #1
 800a9fe:	f000 80a7 	beq.w	800ab50 <_vfiprintf_r+0x1ec>
 800aa02:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800aa04:	445a      	add	r2, fp
 800aa06:	9209      	str	r2, [sp, #36]	@ 0x24
 800aa08:	f89a 3000 	ldrb.w	r3, [sl]
 800aa0c:	2b00      	cmp	r3, #0
 800aa0e:	f000 809f 	beq.w	800ab50 <_vfiprintf_r+0x1ec>
 800aa12:	2300      	movs	r3, #0
 800aa14:	f04f 32ff 	mov.w	r2, #4294967295
 800aa18:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800aa1c:	f10a 0a01 	add.w	sl, sl, #1
 800aa20:	9304      	str	r3, [sp, #16]
 800aa22:	9307      	str	r3, [sp, #28]
 800aa24:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800aa28:	931a      	str	r3, [sp, #104]	@ 0x68
 800aa2a:	4654      	mov	r4, sl
 800aa2c:	2205      	movs	r2, #5
 800aa2e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800aa32:	4853      	ldr	r0, [pc, #332]	@ (800ab80 <_vfiprintf_r+0x21c>)
 800aa34:	f7fc febd 	bl	80077b2 <memchr>
 800aa38:	9a04      	ldr	r2, [sp, #16]
 800aa3a:	b9d8      	cbnz	r0, 800aa74 <_vfiprintf_r+0x110>
 800aa3c:	06d1      	lsls	r1, r2, #27
 800aa3e:	bf44      	itt	mi
 800aa40:	2320      	movmi	r3, #32
 800aa42:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800aa46:	0713      	lsls	r3, r2, #28
 800aa48:	bf44      	itt	mi
 800aa4a:	232b      	movmi	r3, #43	@ 0x2b
 800aa4c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800aa50:	f89a 3000 	ldrb.w	r3, [sl]
 800aa54:	2b2a      	cmp	r3, #42	@ 0x2a
 800aa56:	d015      	beq.n	800aa84 <_vfiprintf_r+0x120>
 800aa58:	4654      	mov	r4, sl
 800aa5a:	2000      	movs	r0, #0
 800aa5c:	f04f 0c0a 	mov.w	ip, #10
 800aa60:	9a07      	ldr	r2, [sp, #28]
 800aa62:	4621      	mov	r1, r4
 800aa64:	f811 3b01 	ldrb.w	r3, [r1], #1
 800aa68:	3b30      	subs	r3, #48	@ 0x30
 800aa6a:	2b09      	cmp	r3, #9
 800aa6c:	d94b      	bls.n	800ab06 <_vfiprintf_r+0x1a2>
 800aa6e:	b1b0      	cbz	r0, 800aa9e <_vfiprintf_r+0x13a>
 800aa70:	9207      	str	r2, [sp, #28]
 800aa72:	e014      	b.n	800aa9e <_vfiprintf_r+0x13a>
 800aa74:	eba0 0308 	sub.w	r3, r0, r8
 800aa78:	fa09 f303 	lsl.w	r3, r9, r3
 800aa7c:	4313      	orrs	r3, r2
 800aa7e:	46a2      	mov	sl, r4
 800aa80:	9304      	str	r3, [sp, #16]
 800aa82:	e7d2      	b.n	800aa2a <_vfiprintf_r+0xc6>
 800aa84:	9b03      	ldr	r3, [sp, #12]
 800aa86:	1d19      	adds	r1, r3, #4
 800aa88:	681b      	ldr	r3, [r3, #0]
 800aa8a:	9103      	str	r1, [sp, #12]
 800aa8c:	2b00      	cmp	r3, #0
 800aa8e:	bfbb      	ittet	lt
 800aa90:	425b      	neglt	r3, r3
 800aa92:	f042 0202 	orrlt.w	r2, r2, #2
 800aa96:	9307      	strge	r3, [sp, #28]
 800aa98:	9307      	strlt	r3, [sp, #28]
 800aa9a:	bfb8      	it	lt
 800aa9c:	9204      	strlt	r2, [sp, #16]
 800aa9e:	7823      	ldrb	r3, [r4, #0]
 800aaa0:	2b2e      	cmp	r3, #46	@ 0x2e
 800aaa2:	d10a      	bne.n	800aaba <_vfiprintf_r+0x156>
 800aaa4:	7863      	ldrb	r3, [r4, #1]
 800aaa6:	2b2a      	cmp	r3, #42	@ 0x2a
 800aaa8:	d132      	bne.n	800ab10 <_vfiprintf_r+0x1ac>
 800aaaa:	9b03      	ldr	r3, [sp, #12]
 800aaac:	3402      	adds	r4, #2
 800aaae:	1d1a      	adds	r2, r3, #4
 800aab0:	681b      	ldr	r3, [r3, #0]
 800aab2:	9203      	str	r2, [sp, #12]
 800aab4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800aab8:	9305      	str	r3, [sp, #20]
 800aaba:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 800ab84 <_vfiprintf_r+0x220>
 800aabe:	2203      	movs	r2, #3
 800aac0:	4650      	mov	r0, sl
 800aac2:	7821      	ldrb	r1, [r4, #0]
 800aac4:	f7fc fe75 	bl	80077b2 <memchr>
 800aac8:	b138      	cbz	r0, 800aada <_vfiprintf_r+0x176>
 800aaca:	2240      	movs	r2, #64	@ 0x40
 800aacc:	9b04      	ldr	r3, [sp, #16]
 800aace:	eba0 000a 	sub.w	r0, r0, sl
 800aad2:	4082      	lsls	r2, r0
 800aad4:	4313      	orrs	r3, r2
 800aad6:	3401      	adds	r4, #1
 800aad8:	9304      	str	r3, [sp, #16]
 800aada:	f814 1b01 	ldrb.w	r1, [r4], #1
 800aade:	2206      	movs	r2, #6
 800aae0:	4829      	ldr	r0, [pc, #164]	@ (800ab88 <_vfiprintf_r+0x224>)
 800aae2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800aae6:	f7fc fe64 	bl	80077b2 <memchr>
 800aaea:	2800      	cmp	r0, #0
 800aaec:	d03f      	beq.n	800ab6e <_vfiprintf_r+0x20a>
 800aaee:	4b27      	ldr	r3, [pc, #156]	@ (800ab8c <_vfiprintf_r+0x228>)
 800aaf0:	bb1b      	cbnz	r3, 800ab3a <_vfiprintf_r+0x1d6>
 800aaf2:	9b03      	ldr	r3, [sp, #12]
 800aaf4:	3307      	adds	r3, #7
 800aaf6:	f023 0307 	bic.w	r3, r3, #7
 800aafa:	3308      	adds	r3, #8
 800aafc:	9303      	str	r3, [sp, #12]
 800aafe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ab00:	443b      	add	r3, r7
 800ab02:	9309      	str	r3, [sp, #36]	@ 0x24
 800ab04:	e76a      	b.n	800a9dc <_vfiprintf_r+0x78>
 800ab06:	460c      	mov	r4, r1
 800ab08:	2001      	movs	r0, #1
 800ab0a:	fb0c 3202 	mla	r2, ip, r2, r3
 800ab0e:	e7a8      	b.n	800aa62 <_vfiprintf_r+0xfe>
 800ab10:	2300      	movs	r3, #0
 800ab12:	f04f 0c0a 	mov.w	ip, #10
 800ab16:	4619      	mov	r1, r3
 800ab18:	3401      	adds	r4, #1
 800ab1a:	9305      	str	r3, [sp, #20]
 800ab1c:	4620      	mov	r0, r4
 800ab1e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ab22:	3a30      	subs	r2, #48	@ 0x30
 800ab24:	2a09      	cmp	r2, #9
 800ab26:	d903      	bls.n	800ab30 <_vfiprintf_r+0x1cc>
 800ab28:	2b00      	cmp	r3, #0
 800ab2a:	d0c6      	beq.n	800aaba <_vfiprintf_r+0x156>
 800ab2c:	9105      	str	r1, [sp, #20]
 800ab2e:	e7c4      	b.n	800aaba <_vfiprintf_r+0x156>
 800ab30:	4604      	mov	r4, r0
 800ab32:	2301      	movs	r3, #1
 800ab34:	fb0c 2101 	mla	r1, ip, r1, r2
 800ab38:	e7f0      	b.n	800ab1c <_vfiprintf_r+0x1b8>
 800ab3a:	ab03      	add	r3, sp, #12
 800ab3c:	9300      	str	r3, [sp, #0]
 800ab3e:	462a      	mov	r2, r5
 800ab40:	4630      	mov	r0, r6
 800ab42:	4b13      	ldr	r3, [pc, #76]	@ (800ab90 <_vfiprintf_r+0x22c>)
 800ab44:	a904      	add	r1, sp, #16
 800ab46:	f7fb fec7 	bl	80068d8 <_printf_float>
 800ab4a:	4607      	mov	r7, r0
 800ab4c:	1c78      	adds	r0, r7, #1
 800ab4e:	d1d6      	bne.n	800aafe <_vfiprintf_r+0x19a>
 800ab50:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ab52:	07d9      	lsls	r1, r3, #31
 800ab54:	d405      	bmi.n	800ab62 <_vfiprintf_r+0x1fe>
 800ab56:	89ab      	ldrh	r3, [r5, #12]
 800ab58:	059a      	lsls	r2, r3, #22
 800ab5a:	d402      	bmi.n	800ab62 <_vfiprintf_r+0x1fe>
 800ab5c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ab5e:	f7fc fe27 	bl	80077b0 <__retarget_lock_release_recursive>
 800ab62:	89ab      	ldrh	r3, [r5, #12]
 800ab64:	065b      	lsls	r3, r3, #25
 800ab66:	f53f af1f 	bmi.w	800a9a8 <_vfiprintf_r+0x44>
 800ab6a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ab6c:	e71e      	b.n	800a9ac <_vfiprintf_r+0x48>
 800ab6e:	ab03      	add	r3, sp, #12
 800ab70:	9300      	str	r3, [sp, #0]
 800ab72:	462a      	mov	r2, r5
 800ab74:	4630      	mov	r0, r6
 800ab76:	4b06      	ldr	r3, [pc, #24]	@ (800ab90 <_vfiprintf_r+0x22c>)
 800ab78:	a904      	add	r1, sp, #16
 800ab7a:	f7fc f94b 	bl	8006e14 <_printf_i>
 800ab7e:	e7e4      	b.n	800ab4a <_vfiprintf_r+0x1e6>
 800ab80:	0800b11b 	.word	0x0800b11b
 800ab84:	0800b121 	.word	0x0800b121
 800ab88:	0800b125 	.word	0x0800b125
 800ab8c:	080068d9 	.word	0x080068d9
 800ab90:	0800a941 	.word	0x0800a941

0800ab94 <__swbuf_r>:
 800ab94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ab96:	460e      	mov	r6, r1
 800ab98:	4614      	mov	r4, r2
 800ab9a:	4605      	mov	r5, r0
 800ab9c:	b118      	cbz	r0, 800aba6 <__swbuf_r+0x12>
 800ab9e:	6a03      	ldr	r3, [r0, #32]
 800aba0:	b90b      	cbnz	r3, 800aba6 <__swbuf_r+0x12>
 800aba2:	f7fc fceb 	bl	800757c <__sinit>
 800aba6:	69a3      	ldr	r3, [r4, #24]
 800aba8:	60a3      	str	r3, [r4, #8]
 800abaa:	89a3      	ldrh	r3, [r4, #12]
 800abac:	071a      	lsls	r2, r3, #28
 800abae:	d501      	bpl.n	800abb4 <__swbuf_r+0x20>
 800abb0:	6923      	ldr	r3, [r4, #16]
 800abb2:	b943      	cbnz	r3, 800abc6 <__swbuf_r+0x32>
 800abb4:	4621      	mov	r1, r4
 800abb6:	4628      	mov	r0, r5
 800abb8:	f000 f82a 	bl	800ac10 <__swsetup_r>
 800abbc:	b118      	cbz	r0, 800abc6 <__swbuf_r+0x32>
 800abbe:	f04f 37ff 	mov.w	r7, #4294967295
 800abc2:	4638      	mov	r0, r7
 800abc4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800abc6:	6823      	ldr	r3, [r4, #0]
 800abc8:	6922      	ldr	r2, [r4, #16]
 800abca:	b2f6      	uxtb	r6, r6
 800abcc:	1a98      	subs	r0, r3, r2
 800abce:	6963      	ldr	r3, [r4, #20]
 800abd0:	4637      	mov	r7, r6
 800abd2:	4283      	cmp	r3, r0
 800abd4:	dc05      	bgt.n	800abe2 <__swbuf_r+0x4e>
 800abd6:	4621      	mov	r1, r4
 800abd8:	4628      	mov	r0, r5
 800abda:	f7ff fa4b 	bl	800a074 <_fflush_r>
 800abde:	2800      	cmp	r0, #0
 800abe0:	d1ed      	bne.n	800abbe <__swbuf_r+0x2a>
 800abe2:	68a3      	ldr	r3, [r4, #8]
 800abe4:	3b01      	subs	r3, #1
 800abe6:	60a3      	str	r3, [r4, #8]
 800abe8:	6823      	ldr	r3, [r4, #0]
 800abea:	1c5a      	adds	r2, r3, #1
 800abec:	6022      	str	r2, [r4, #0]
 800abee:	701e      	strb	r6, [r3, #0]
 800abf0:	6962      	ldr	r2, [r4, #20]
 800abf2:	1c43      	adds	r3, r0, #1
 800abf4:	429a      	cmp	r2, r3
 800abf6:	d004      	beq.n	800ac02 <__swbuf_r+0x6e>
 800abf8:	89a3      	ldrh	r3, [r4, #12]
 800abfa:	07db      	lsls	r3, r3, #31
 800abfc:	d5e1      	bpl.n	800abc2 <__swbuf_r+0x2e>
 800abfe:	2e0a      	cmp	r6, #10
 800ac00:	d1df      	bne.n	800abc2 <__swbuf_r+0x2e>
 800ac02:	4621      	mov	r1, r4
 800ac04:	4628      	mov	r0, r5
 800ac06:	f7ff fa35 	bl	800a074 <_fflush_r>
 800ac0a:	2800      	cmp	r0, #0
 800ac0c:	d0d9      	beq.n	800abc2 <__swbuf_r+0x2e>
 800ac0e:	e7d6      	b.n	800abbe <__swbuf_r+0x2a>

0800ac10 <__swsetup_r>:
 800ac10:	b538      	push	{r3, r4, r5, lr}
 800ac12:	4b29      	ldr	r3, [pc, #164]	@ (800acb8 <__swsetup_r+0xa8>)
 800ac14:	4605      	mov	r5, r0
 800ac16:	6818      	ldr	r0, [r3, #0]
 800ac18:	460c      	mov	r4, r1
 800ac1a:	b118      	cbz	r0, 800ac24 <__swsetup_r+0x14>
 800ac1c:	6a03      	ldr	r3, [r0, #32]
 800ac1e:	b90b      	cbnz	r3, 800ac24 <__swsetup_r+0x14>
 800ac20:	f7fc fcac 	bl	800757c <__sinit>
 800ac24:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ac28:	0719      	lsls	r1, r3, #28
 800ac2a:	d422      	bmi.n	800ac72 <__swsetup_r+0x62>
 800ac2c:	06da      	lsls	r2, r3, #27
 800ac2e:	d407      	bmi.n	800ac40 <__swsetup_r+0x30>
 800ac30:	2209      	movs	r2, #9
 800ac32:	602a      	str	r2, [r5, #0]
 800ac34:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ac38:	f04f 30ff 	mov.w	r0, #4294967295
 800ac3c:	81a3      	strh	r3, [r4, #12]
 800ac3e:	e033      	b.n	800aca8 <__swsetup_r+0x98>
 800ac40:	0758      	lsls	r0, r3, #29
 800ac42:	d512      	bpl.n	800ac6a <__swsetup_r+0x5a>
 800ac44:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ac46:	b141      	cbz	r1, 800ac5a <__swsetup_r+0x4a>
 800ac48:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ac4c:	4299      	cmp	r1, r3
 800ac4e:	d002      	beq.n	800ac56 <__swsetup_r+0x46>
 800ac50:	4628      	mov	r0, r5
 800ac52:	f7fd fc1d 	bl	8008490 <_free_r>
 800ac56:	2300      	movs	r3, #0
 800ac58:	6363      	str	r3, [r4, #52]	@ 0x34
 800ac5a:	89a3      	ldrh	r3, [r4, #12]
 800ac5c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800ac60:	81a3      	strh	r3, [r4, #12]
 800ac62:	2300      	movs	r3, #0
 800ac64:	6063      	str	r3, [r4, #4]
 800ac66:	6923      	ldr	r3, [r4, #16]
 800ac68:	6023      	str	r3, [r4, #0]
 800ac6a:	89a3      	ldrh	r3, [r4, #12]
 800ac6c:	f043 0308 	orr.w	r3, r3, #8
 800ac70:	81a3      	strh	r3, [r4, #12]
 800ac72:	6923      	ldr	r3, [r4, #16]
 800ac74:	b94b      	cbnz	r3, 800ac8a <__swsetup_r+0x7a>
 800ac76:	89a3      	ldrh	r3, [r4, #12]
 800ac78:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800ac7c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ac80:	d003      	beq.n	800ac8a <__swsetup_r+0x7a>
 800ac82:	4621      	mov	r1, r4
 800ac84:	4628      	mov	r0, r5
 800ac86:	f000 f882 	bl	800ad8e <__smakebuf_r>
 800ac8a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ac8e:	f013 0201 	ands.w	r2, r3, #1
 800ac92:	d00a      	beq.n	800acaa <__swsetup_r+0x9a>
 800ac94:	2200      	movs	r2, #0
 800ac96:	60a2      	str	r2, [r4, #8]
 800ac98:	6962      	ldr	r2, [r4, #20]
 800ac9a:	4252      	negs	r2, r2
 800ac9c:	61a2      	str	r2, [r4, #24]
 800ac9e:	6922      	ldr	r2, [r4, #16]
 800aca0:	b942      	cbnz	r2, 800acb4 <__swsetup_r+0xa4>
 800aca2:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800aca6:	d1c5      	bne.n	800ac34 <__swsetup_r+0x24>
 800aca8:	bd38      	pop	{r3, r4, r5, pc}
 800acaa:	0799      	lsls	r1, r3, #30
 800acac:	bf58      	it	pl
 800acae:	6962      	ldrpl	r2, [r4, #20]
 800acb0:	60a2      	str	r2, [r4, #8]
 800acb2:	e7f4      	b.n	800ac9e <__swsetup_r+0x8e>
 800acb4:	2000      	movs	r0, #0
 800acb6:	e7f7      	b.n	800aca8 <__swsetup_r+0x98>
 800acb8:	2000006c 	.word	0x2000006c

0800acbc <_raise_r>:
 800acbc:	291f      	cmp	r1, #31
 800acbe:	b538      	push	{r3, r4, r5, lr}
 800acc0:	4605      	mov	r5, r0
 800acc2:	460c      	mov	r4, r1
 800acc4:	d904      	bls.n	800acd0 <_raise_r+0x14>
 800acc6:	2316      	movs	r3, #22
 800acc8:	6003      	str	r3, [r0, #0]
 800acca:	f04f 30ff 	mov.w	r0, #4294967295
 800acce:	bd38      	pop	{r3, r4, r5, pc}
 800acd0:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800acd2:	b112      	cbz	r2, 800acda <_raise_r+0x1e>
 800acd4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800acd8:	b94b      	cbnz	r3, 800acee <_raise_r+0x32>
 800acda:	4628      	mov	r0, r5
 800acdc:	f000 f830 	bl	800ad40 <_getpid_r>
 800ace0:	4622      	mov	r2, r4
 800ace2:	4601      	mov	r1, r0
 800ace4:	4628      	mov	r0, r5
 800ace6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800acea:	f000 b817 	b.w	800ad1c <_kill_r>
 800acee:	2b01      	cmp	r3, #1
 800acf0:	d00a      	beq.n	800ad08 <_raise_r+0x4c>
 800acf2:	1c59      	adds	r1, r3, #1
 800acf4:	d103      	bne.n	800acfe <_raise_r+0x42>
 800acf6:	2316      	movs	r3, #22
 800acf8:	6003      	str	r3, [r0, #0]
 800acfa:	2001      	movs	r0, #1
 800acfc:	e7e7      	b.n	800acce <_raise_r+0x12>
 800acfe:	2100      	movs	r1, #0
 800ad00:	4620      	mov	r0, r4
 800ad02:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800ad06:	4798      	blx	r3
 800ad08:	2000      	movs	r0, #0
 800ad0a:	e7e0      	b.n	800acce <_raise_r+0x12>

0800ad0c <raise>:
 800ad0c:	4b02      	ldr	r3, [pc, #8]	@ (800ad18 <raise+0xc>)
 800ad0e:	4601      	mov	r1, r0
 800ad10:	6818      	ldr	r0, [r3, #0]
 800ad12:	f7ff bfd3 	b.w	800acbc <_raise_r>
 800ad16:	bf00      	nop
 800ad18:	2000006c 	.word	0x2000006c

0800ad1c <_kill_r>:
 800ad1c:	b538      	push	{r3, r4, r5, lr}
 800ad1e:	2300      	movs	r3, #0
 800ad20:	4d06      	ldr	r5, [pc, #24]	@ (800ad3c <_kill_r+0x20>)
 800ad22:	4604      	mov	r4, r0
 800ad24:	4608      	mov	r0, r1
 800ad26:	4611      	mov	r1, r2
 800ad28:	602b      	str	r3, [r5, #0]
 800ad2a:	f7f8 fb16 	bl	800335a <_kill>
 800ad2e:	1c43      	adds	r3, r0, #1
 800ad30:	d102      	bne.n	800ad38 <_kill_r+0x1c>
 800ad32:	682b      	ldr	r3, [r5, #0]
 800ad34:	b103      	cbz	r3, 800ad38 <_kill_r+0x1c>
 800ad36:	6023      	str	r3, [r4, #0]
 800ad38:	bd38      	pop	{r3, r4, r5, pc}
 800ad3a:	bf00      	nop
 800ad3c:	20000654 	.word	0x20000654

0800ad40 <_getpid_r>:
 800ad40:	f7f8 bb04 	b.w	800334c <_getpid>

0800ad44 <__swhatbuf_r>:
 800ad44:	b570      	push	{r4, r5, r6, lr}
 800ad46:	460c      	mov	r4, r1
 800ad48:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ad4c:	4615      	mov	r5, r2
 800ad4e:	2900      	cmp	r1, #0
 800ad50:	461e      	mov	r6, r3
 800ad52:	b096      	sub	sp, #88	@ 0x58
 800ad54:	da0c      	bge.n	800ad70 <__swhatbuf_r+0x2c>
 800ad56:	89a3      	ldrh	r3, [r4, #12]
 800ad58:	2100      	movs	r1, #0
 800ad5a:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800ad5e:	bf14      	ite	ne
 800ad60:	2340      	movne	r3, #64	@ 0x40
 800ad62:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800ad66:	2000      	movs	r0, #0
 800ad68:	6031      	str	r1, [r6, #0]
 800ad6a:	602b      	str	r3, [r5, #0]
 800ad6c:	b016      	add	sp, #88	@ 0x58
 800ad6e:	bd70      	pop	{r4, r5, r6, pc}
 800ad70:	466a      	mov	r2, sp
 800ad72:	f000 f849 	bl	800ae08 <_fstat_r>
 800ad76:	2800      	cmp	r0, #0
 800ad78:	dbed      	blt.n	800ad56 <__swhatbuf_r+0x12>
 800ad7a:	9901      	ldr	r1, [sp, #4]
 800ad7c:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800ad80:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800ad84:	4259      	negs	r1, r3
 800ad86:	4159      	adcs	r1, r3
 800ad88:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800ad8c:	e7eb      	b.n	800ad66 <__swhatbuf_r+0x22>

0800ad8e <__smakebuf_r>:
 800ad8e:	898b      	ldrh	r3, [r1, #12]
 800ad90:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ad92:	079d      	lsls	r5, r3, #30
 800ad94:	4606      	mov	r6, r0
 800ad96:	460c      	mov	r4, r1
 800ad98:	d507      	bpl.n	800adaa <__smakebuf_r+0x1c>
 800ad9a:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800ad9e:	6023      	str	r3, [r4, #0]
 800ada0:	6123      	str	r3, [r4, #16]
 800ada2:	2301      	movs	r3, #1
 800ada4:	6163      	str	r3, [r4, #20]
 800ada6:	b003      	add	sp, #12
 800ada8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800adaa:	466a      	mov	r2, sp
 800adac:	ab01      	add	r3, sp, #4
 800adae:	f7ff ffc9 	bl	800ad44 <__swhatbuf_r>
 800adb2:	9f00      	ldr	r7, [sp, #0]
 800adb4:	4605      	mov	r5, r0
 800adb6:	4639      	mov	r1, r7
 800adb8:	4630      	mov	r0, r6
 800adba:	f7fd fbdb 	bl	8008574 <_malloc_r>
 800adbe:	b948      	cbnz	r0, 800add4 <__smakebuf_r+0x46>
 800adc0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800adc4:	059a      	lsls	r2, r3, #22
 800adc6:	d4ee      	bmi.n	800ada6 <__smakebuf_r+0x18>
 800adc8:	f023 0303 	bic.w	r3, r3, #3
 800adcc:	f043 0302 	orr.w	r3, r3, #2
 800add0:	81a3      	strh	r3, [r4, #12]
 800add2:	e7e2      	b.n	800ad9a <__smakebuf_r+0xc>
 800add4:	89a3      	ldrh	r3, [r4, #12]
 800add6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800adda:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800adde:	81a3      	strh	r3, [r4, #12]
 800ade0:	9b01      	ldr	r3, [sp, #4]
 800ade2:	6020      	str	r0, [r4, #0]
 800ade4:	b15b      	cbz	r3, 800adfe <__smakebuf_r+0x70>
 800ade6:	4630      	mov	r0, r6
 800ade8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800adec:	f000 f81e 	bl	800ae2c <_isatty_r>
 800adf0:	b128      	cbz	r0, 800adfe <__smakebuf_r+0x70>
 800adf2:	89a3      	ldrh	r3, [r4, #12]
 800adf4:	f023 0303 	bic.w	r3, r3, #3
 800adf8:	f043 0301 	orr.w	r3, r3, #1
 800adfc:	81a3      	strh	r3, [r4, #12]
 800adfe:	89a3      	ldrh	r3, [r4, #12]
 800ae00:	431d      	orrs	r5, r3
 800ae02:	81a5      	strh	r5, [r4, #12]
 800ae04:	e7cf      	b.n	800ada6 <__smakebuf_r+0x18>
	...

0800ae08 <_fstat_r>:
 800ae08:	b538      	push	{r3, r4, r5, lr}
 800ae0a:	2300      	movs	r3, #0
 800ae0c:	4d06      	ldr	r5, [pc, #24]	@ (800ae28 <_fstat_r+0x20>)
 800ae0e:	4604      	mov	r4, r0
 800ae10:	4608      	mov	r0, r1
 800ae12:	4611      	mov	r1, r2
 800ae14:	602b      	str	r3, [r5, #0]
 800ae16:	f7f8 faff 	bl	8003418 <_fstat>
 800ae1a:	1c43      	adds	r3, r0, #1
 800ae1c:	d102      	bne.n	800ae24 <_fstat_r+0x1c>
 800ae1e:	682b      	ldr	r3, [r5, #0]
 800ae20:	b103      	cbz	r3, 800ae24 <_fstat_r+0x1c>
 800ae22:	6023      	str	r3, [r4, #0]
 800ae24:	bd38      	pop	{r3, r4, r5, pc}
 800ae26:	bf00      	nop
 800ae28:	20000654 	.word	0x20000654

0800ae2c <_isatty_r>:
 800ae2c:	b538      	push	{r3, r4, r5, lr}
 800ae2e:	2300      	movs	r3, #0
 800ae30:	4d05      	ldr	r5, [pc, #20]	@ (800ae48 <_isatty_r+0x1c>)
 800ae32:	4604      	mov	r4, r0
 800ae34:	4608      	mov	r0, r1
 800ae36:	602b      	str	r3, [r5, #0]
 800ae38:	f7f8 fafd 	bl	8003436 <_isatty>
 800ae3c:	1c43      	adds	r3, r0, #1
 800ae3e:	d102      	bne.n	800ae46 <_isatty_r+0x1a>
 800ae40:	682b      	ldr	r3, [r5, #0]
 800ae42:	b103      	cbz	r3, 800ae46 <_isatty_r+0x1a>
 800ae44:	6023      	str	r3, [r4, #0]
 800ae46:	bd38      	pop	{r3, r4, r5, pc}
 800ae48:	20000654 	.word	0x20000654

0800ae4c <_init>:
 800ae4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ae4e:	bf00      	nop
 800ae50:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ae52:	bc08      	pop	{r3}
 800ae54:	469e      	mov	lr, r3
 800ae56:	4770      	bx	lr

0800ae58 <_fini>:
 800ae58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ae5a:	bf00      	nop
 800ae5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ae5e:	bc08      	pop	{r3}
 800ae60:	469e      	mov	lr, r3
 800ae62:	4770      	bx	lr
