-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2019.2
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity C_drain_IO_L1_out is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    start_full_n : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    start_out : OUT STD_LOGIC;
    start_write : OUT STD_LOGIC;
    fifo_C_drain_in_V_V_dout : IN STD_LOGIC_VECTOR (63 downto 0);
    fifo_C_drain_in_V_V_empty_n : IN STD_LOGIC;
    fifo_C_drain_in_V_V_read : OUT STD_LOGIC;
    fifo_C_drain_out_V_V_din : OUT STD_LOGIC_VECTOR (63 downto 0);
    fifo_C_drain_out_V_V_full_n : IN STD_LOGIC;
    fifo_C_drain_out_V_V_write : OUT STD_LOGIC;
    fifo_C_drain_local_in_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    fifo_C_drain_local_in_V_empty_n : IN STD_LOGIC;
    fifo_C_drain_local_in_V_read : OUT STD_LOGIC );
end;


architecture behav of C_drain_IO_L1_out is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal real_start : STD_LOGIC;
    signal start_once_reg : STD_LOGIC := '0';
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal internal_ap_ready : STD_LOGIC;
    signal c0_fu_152_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal c0_reg_191 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal inter_trans_en_0_loa_4_reg_196 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln705_fu_146_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal c1_fu_164_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal c1_reg_204 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal inter_trans_en_0_loa_reg_209 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln706_fu_158_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln719_fu_170_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal grp_C_drain_IO_L1_out_in_fu_130_ap_ready : STD_LOGIC;
    signal grp_C_drain_IO_L1_out_in_fu_130_ap_done : STD_LOGIC;
    signal arb_1_reg_97 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_C_drain_IO_L1_out_in_2_fu_120_ap_ready : STD_LOGIC;
    signal grp_C_drain_IO_L1_out_in_2_fu_120_ap_done : STD_LOGIC;
    signal ap_block_state4_on_subcall_done : BOOLEAN;
    signal local_C_ping_0_V_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal local_C_ping_0_V_ce0 : STD_LOGIC;
    signal local_C_ping_0_V_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal local_C_ping_0_V_ce1 : STD_LOGIC;
    signal local_C_ping_0_V_we1 : STD_LOGIC;
    signal local_C_pong_0_V_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal local_C_pong_0_V_ce0 : STD_LOGIC;
    signal local_C_pong_0_V_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal local_C_pong_0_V_ce1 : STD_LOGIC;
    signal local_C_pong_0_V_we1 : STD_LOGIC;
    signal grp_C_drain_IO_L1_out_in_2_fu_120_ap_start : STD_LOGIC;
    signal grp_C_drain_IO_L1_out_in_2_fu_120_ap_idle : STD_LOGIC;
    signal grp_C_drain_IO_L1_out_in_2_fu_120_local_C_0_V_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_C_drain_IO_L1_out_in_2_fu_120_local_C_0_V_ce0 : STD_LOGIC;
    signal grp_C_drain_IO_L1_out_in_2_fu_120_local_C_0_V_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_C_drain_IO_L1_out_in_2_fu_120_fifo_C_drain_in_V_V_read : STD_LOGIC;
    signal grp_C_drain_IO_L1_out_in_2_fu_120_fifo_C_drain_out_V_V_din : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_C_drain_IO_L1_out_in_2_fu_120_fifo_C_drain_out_V_V_write : STD_LOGIC;
    signal grp_C_drain_IO_L1_out_in_2_fu_120_en : STD_LOGIC;
    signal grp_C_drain_IO_L1_out_in_fu_130_ap_start : STD_LOGIC;
    signal grp_C_drain_IO_L1_out_in_fu_130_ap_idle : STD_LOGIC;
    signal grp_C_drain_IO_L1_out_in_fu_130_local_C_0_V_address0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_C_drain_IO_L1_out_in_fu_130_local_C_0_V_ce0 : STD_LOGIC;
    signal grp_C_drain_IO_L1_out_in_fu_130_local_C_0_V_q0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_C_drain_IO_L1_out_in_fu_130_local_C_0_V_address1 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_C_drain_IO_L1_out_in_fu_130_local_C_0_V_ce1 : STD_LOGIC;
    signal grp_C_drain_IO_L1_out_in_fu_130_local_C_0_V_we1 : STD_LOGIC;
    signal grp_C_drain_IO_L1_out_in_fu_130_local_C_0_V_d1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_C_drain_IO_L1_out_in_fu_130_fifo_C_drain_local_in_V_read : STD_LOGIC;
    signal c0_prev_reg_86 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal ap_phi_mux_arb_1_phi_fu_101_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal c1_prev_reg_109 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_C_drain_IO_L1_out_in_2_fu_120_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal grp_C_drain_IO_L1_out_in_fu_130_ap_start_reg : STD_LOGIC := '0';
    signal inter_trans_en_0_fu_74 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (4 downto 0);

    component C_drain_IO_L1_out_in_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        local_C_0_V_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        local_C_0_V_ce0 : OUT STD_LOGIC;
        local_C_0_V_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        fifo_C_drain_in_V_V_dout : IN STD_LOGIC_VECTOR (63 downto 0);
        fifo_C_drain_in_V_V_empty_n : IN STD_LOGIC;
        fifo_C_drain_in_V_V_read : OUT STD_LOGIC;
        fifo_C_drain_out_V_V_din : OUT STD_LOGIC_VECTOR (63 downto 0);
        fifo_C_drain_out_V_V_full_n : IN STD_LOGIC;
        fifo_C_drain_out_V_V_write : OUT STD_LOGIC;
        en : IN STD_LOGIC );
    end component;


    component C_drain_IO_L1_out_in IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        local_C_0_V_address0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        local_C_0_V_ce0 : OUT STD_LOGIC;
        local_C_0_V_q0 : IN STD_LOGIC_VECTOR (63 downto 0);
        local_C_0_V_address1 : OUT STD_LOGIC_VECTOR (0 downto 0);
        local_C_0_V_ce1 : OUT STD_LOGIC;
        local_C_0_V_we1 : OUT STD_LOGIC;
        local_C_0_V_d1 : OUT STD_LOGIC_VECTOR (63 downto 0);
        fifo_C_drain_local_in_V_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        fifo_C_drain_local_in_V_empty_n : IN STD_LOGIC;
        fifo_C_drain_local_in_V_read : OUT STD_LOGIC );
    end component;


    component C_drain_IO_L1_outpcA IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (0 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (63 downto 0);
        address1 : IN STD_LOGIC_VECTOR (0 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (63 downto 0) );
    end component;



begin
    local_C_ping_0_V_U : component C_drain_IO_L1_outpcA
    generic map (
        DataWidth => 64,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => local_C_ping_0_V_address0,
        ce0 => local_C_ping_0_V_ce0,
        q0 => local_C_ping_0_V_q0,
        address1 => grp_C_drain_IO_L1_out_in_fu_130_local_C_0_V_address1,
        ce1 => local_C_ping_0_V_ce1,
        we1 => local_C_ping_0_V_we1,
        d1 => grp_C_drain_IO_L1_out_in_fu_130_local_C_0_V_d1);

    local_C_pong_0_V_U : component C_drain_IO_L1_outpcA
    generic map (
        DataWidth => 64,
        AddressRange => 2,
        AddressWidth => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => local_C_pong_0_V_address0,
        ce0 => local_C_pong_0_V_ce0,
        q0 => local_C_pong_0_V_q0,
        address1 => grp_C_drain_IO_L1_out_in_fu_130_local_C_0_V_address1,
        ce1 => local_C_pong_0_V_ce1,
        we1 => local_C_pong_0_V_we1,
        d1 => grp_C_drain_IO_L1_out_in_fu_130_local_C_0_V_d1);

    grp_C_drain_IO_L1_out_in_2_fu_120 : component C_drain_IO_L1_out_in_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_C_drain_IO_L1_out_in_2_fu_120_ap_start,
        ap_done => grp_C_drain_IO_L1_out_in_2_fu_120_ap_done,
        ap_idle => grp_C_drain_IO_L1_out_in_2_fu_120_ap_idle,
        ap_ready => grp_C_drain_IO_L1_out_in_2_fu_120_ap_ready,
        local_C_0_V_address0 => grp_C_drain_IO_L1_out_in_2_fu_120_local_C_0_V_address0,
        local_C_0_V_ce0 => grp_C_drain_IO_L1_out_in_2_fu_120_local_C_0_V_ce0,
        local_C_0_V_q0 => grp_C_drain_IO_L1_out_in_2_fu_120_local_C_0_V_q0,
        fifo_C_drain_in_V_V_dout => fifo_C_drain_in_V_V_dout,
        fifo_C_drain_in_V_V_empty_n => fifo_C_drain_in_V_V_empty_n,
        fifo_C_drain_in_V_V_read => grp_C_drain_IO_L1_out_in_2_fu_120_fifo_C_drain_in_V_V_read,
        fifo_C_drain_out_V_V_din => grp_C_drain_IO_L1_out_in_2_fu_120_fifo_C_drain_out_V_V_din,
        fifo_C_drain_out_V_V_full_n => fifo_C_drain_out_V_V_full_n,
        fifo_C_drain_out_V_V_write => grp_C_drain_IO_L1_out_in_2_fu_120_fifo_C_drain_out_V_V_write,
        en => grp_C_drain_IO_L1_out_in_2_fu_120_en);

    grp_C_drain_IO_L1_out_in_fu_130 : component C_drain_IO_L1_out_in
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_C_drain_IO_L1_out_in_fu_130_ap_start,
        ap_done => grp_C_drain_IO_L1_out_in_fu_130_ap_done,
        ap_idle => grp_C_drain_IO_L1_out_in_fu_130_ap_idle,
        ap_ready => grp_C_drain_IO_L1_out_in_fu_130_ap_ready,
        local_C_0_V_address0 => grp_C_drain_IO_L1_out_in_fu_130_local_C_0_V_address0,
        local_C_0_V_ce0 => grp_C_drain_IO_L1_out_in_fu_130_local_C_0_V_ce0,
        local_C_0_V_q0 => grp_C_drain_IO_L1_out_in_fu_130_local_C_0_V_q0,
        local_C_0_V_address1 => grp_C_drain_IO_L1_out_in_fu_130_local_C_0_V_address1,
        local_C_0_V_ce1 => grp_C_drain_IO_L1_out_in_fu_130_local_C_0_V_ce1,
        local_C_0_V_we1 => grp_C_drain_IO_L1_out_in_fu_130_local_C_0_V_we1,
        local_C_0_V_d1 => grp_C_drain_IO_L1_out_in_fu_130_local_C_0_V_d1,
        fifo_C_drain_local_in_V_dout => fifo_C_drain_local_in_V_dout,
        fifo_C_drain_local_in_V_empty_n => fifo_C_drain_local_in_V_empty_n,
        fifo_C_drain_local_in_V_read => grp_C_drain_IO_L1_out_in_fu_130_fifo_C_drain_local_in_V_read);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((grp_C_drain_IO_L1_out_in_2_fu_120_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_C_drain_IO_L1_out_in_2_fu_120_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_C_drain_IO_L1_out_in_2_fu_120_ap_start_reg <= ap_const_logic_0;
            else
                if ((((icmp_ln706_fu_158_p2 = ap_const_lv1_0) and (ap_phi_mux_arb_1_phi_fu_101_p4 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((ap_phi_mux_arb_1_phi_fu_101_p4 = ap_const_lv1_0) and (icmp_ln706_fu_158_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((icmp_ln705_fu_146_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
                    grp_C_drain_IO_L1_out_in_2_fu_120_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_C_drain_IO_L1_out_in_2_fu_120_ap_ready = ap_const_logic_1)) then 
                    grp_C_drain_IO_L1_out_in_2_fu_120_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_C_drain_IO_L1_out_in_fu_130_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_C_drain_IO_L1_out_in_fu_130_ap_start_reg <= ap_const_logic_0;
            else
                if ((((icmp_ln706_fu_158_p2 = ap_const_lv1_0) and (ap_phi_mux_arb_1_phi_fu_101_p4 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3)) or ((ap_phi_mux_arb_1_phi_fu_101_p4 = ap_const_lv1_0) and (icmp_ln706_fu_158_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
                    grp_C_drain_IO_L1_out_in_fu_130_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_C_drain_IO_L1_out_in_fu_130_ap_ready = ap_const_logic_1)) then 
                    grp_C_drain_IO_L1_out_in_fu_130_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    start_once_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                start_once_reg <= ap_const_logic_0;
            else
                if (((internal_ap_ready = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
                    start_once_reg <= ap_const_logic_1;
                elsif ((internal_ap_ready = ap_const_logic_1)) then 
                    start_once_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    arb_1_reg_97_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln705_fu_146_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                arb_1_reg_97 <= ap_const_lv1_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_boolean_0 = ap_block_state4_on_subcall_done))) then 
                arb_1_reg_97 <= xor_ln719_fu_170_p2;
            end if; 
        end if;
    end process;

    c0_prev_reg_86_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln706_fu_158_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then 
                c0_prev_reg_86 <= c0_reg_191;
            elsif ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                c0_prev_reg_86 <= ap_const_lv2_0;
            end if; 
        end if;
    end process;

    c1_prev_reg_109_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln705_fu_146_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                c1_prev_reg_109 <= ap_const_lv2_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_boolean_0 = ap_block_state4_on_subcall_done))) then 
                c1_prev_reg_109 <= c1_reg_204;
            end if; 
        end if;
    end process;

    inter_trans_en_0_fu_74_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_boolean_0 = ap_block_state4_on_subcall_done))) then 
                inter_trans_en_0_fu_74 <= ap_const_lv1_1;
            elsif ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                inter_trans_en_0_fu_74 <= ap_const_lv1_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                c0_reg_191 <= c0_fu_152_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                c1_reg_204 <= c1_fu_164_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln705_fu_146_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                inter_trans_en_0_loa_4_reg_196 <= inter_trans_en_0_fu_74;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln706_fu_158_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                inter_trans_en_0_loa_reg_209 <= inter_trans_en_0_fu_74;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (real_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, icmp_ln705_fu_146_p2, ap_CS_fsm_state3, icmp_ln706_fu_158_p2, ap_CS_fsm_state4, grp_C_drain_IO_L1_out_in_2_fu_120_ap_done, ap_block_state4_on_subcall_done, ap_CS_fsm_state5)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((icmp_ln705_fu_146_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state3 => 
                if (((icmp_ln706_fu_158_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state4 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_boolean_0 = ap_block_state4_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                if (((grp_C_drain_IO_L1_out_in_2_fu_120_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);

    ap_block_state1_assign_proc : process(real_start, ap_done_reg)
    begin
                ap_block_state1 <= ((real_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1));
    end process;


    ap_block_state4_on_subcall_done_assign_proc : process(grp_C_drain_IO_L1_out_in_fu_130_ap_done, arb_1_reg_97, grp_C_drain_IO_L1_out_in_2_fu_120_ap_done)
    begin
                ap_block_state4_on_subcall_done <= (((arb_1_reg_97 = ap_const_lv1_1) and (grp_C_drain_IO_L1_out_in_2_fu_120_ap_done = ap_const_logic_0)) or ((arb_1_reg_97 = ap_const_lv1_0) and (grp_C_drain_IO_L1_out_in_2_fu_120_ap_done = ap_const_logic_0)) or ((arb_1_reg_97 = ap_const_lv1_1) and (grp_C_drain_IO_L1_out_in_fu_130_ap_done = ap_const_logic_0)) or ((arb_1_reg_97 = ap_const_lv1_0) and (grp_C_drain_IO_L1_out_in_fu_130_ap_done = ap_const_logic_0)));
    end process;


    ap_done_assign_proc : process(ap_done_reg, grp_C_drain_IO_L1_out_in_2_fu_120_ap_done, ap_CS_fsm_state5)
    begin
        if (((grp_C_drain_IO_L1_out_in_2_fu_120_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(real_start, ap_CS_fsm_state1)
    begin
        if (((real_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_phi_mux_arb_1_phi_fu_101_p4 <= arb_1_reg_97;
    ap_ready <= internal_ap_ready;
    c0_fu_152_p2 <= std_logic_vector(unsigned(c0_prev_reg_86) + unsigned(ap_const_lv2_1));
    c1_fu_164_p2 <= std_logic_vector(unsigned(c1_prev_reg_109) + unsigned(ap_const_lv2_1));

    fifo_C_drain_in_V_V_read_assign_proc : process(ap_CS_fsm_state4, arb_1_reg_97, grp_C_drain_IO_L1_out_in_2_fu_120_fifo_C_drain_in_V_V_read, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or ((arb_1_reg_97 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4)) or ((arb_1_reg_97 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4)))) then 
            fifo_C_drain_in_V_V_read <= grp_C_drain_IO_L1_out_in_2_fu_120_fifo_C_drain_in_V_V_read;
        else 
            fifo_C_drain_in_V_V_read <= ap_const_logic_0;
        end if; 
    end process;


    fifo_C_drain_local_in_V_read_assign_proc : process(ap_CS_fsm_state4, arb_1_reg_97, grp_C_drain_IO_L1_out_in_fu_130_fifo_C_drain_local_in_V_read)
    begin
        if ((((arb_1_reg_97 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4)) or ((arb_1_reg_97 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4)))) then 
            fifo_C_drain_local_in_V_read <= grp_C_drain_IO_L1_out_in_fu_130_fifo_C_drain_local_in_V_read;
        else 
            fifo_C_drain_local_in_V_read <= ap_const_logic_0;
        end if; 
    end process;

    fifo_C_drain_out_V_V_din <= grp_C_drain_IO_L1_out_in_2_fu_120_fifo_C_drain_out_V_V_din;

    fifo_C_drain_out_V_V_write_assign_proc : process(ap_CS_fsm_state4, arb_1_reg_97, grp_C_drain_IO_L1_out_in_2_fu_120_fifo_C_drain_out_V_V_write, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state5) or ((arb_1_reg_97 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4)) or ((arb_1_reg_97 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4)))) then 
            fifo_C_drain_out_V_V_write <= grp_C_drain_IO_L1_out_in_2_fu_120_fifo_C_drain_out_V_V_write;
        else 
            fifo_C_drain_out_V_V_write <= ap_const_logic_0;
        end if; 
    end process;

    grp_C_drain_IO_L1_out_in_2_fu_120_ap_start <= grp_C_drain_IO_L1_out_in_2_fu_120_ap_start_reg;

    grp_C_drain_IO_L1_out_in_2_fu_120_en_assign_proc : process(inter_trans_en_0_loa_4_reg_196, inter_trans_en_0_loa_reg_209, ap_CS_fsm_state4, arb_1_reg_97, ap_CS_fsm_state5)
    begin
        if ((((arb_1_reg_97 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4)) or ((arb_1_reg_97 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4)))) then 
            grp_C_drain_IO_L1_out_in_2_fu_120_en <= inter_trans_en_0_loa_reg_209(0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_C_drain_IO_L1_out_in_2_fu_120_en <= inter_trans_en_0_loa_4_reg_196(0);
        else 
            grp_C_drain_IO_L1_out_in_2_fu_120_en <= 'X';
        end if; 
    end process;


    grp_C_drain_IO_L1_out_in_2_fu_120_local_C_0_V_q0_assign_proc : process(ap_CS_fsm_state4, arb_1_reg_97, local_C_ping_0_V_q0, local_C_pong_0_V_q0, ap_CS_fsm_state5)
    begin
        if (((arb_1_reg_97 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            grp_C_drain_IO_L1_out_in_2_fu_120_local_C_0_V_q0 <= local_C_ping_0_V_q0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) or ((arb_1_reg_97 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4)))) then 
            grp_C_drain_IO_L1_out_in_2_fu_120_local_C_0_V_q0 <= local_C_pong_0_V_q0;
        else 
            grp_C_drain_IO_L1_out_in_2_fu_120_local_C_0_V_q0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_C_drain_IO_L1_out_in_fu_130_ap_start <= grp_C_drain_IO_L1_out_in_fu_130_ap_start_reg;

    grp_C_drain_IO_L1_out_in_fu_130_local_C_0_V_q0_assign_proc : process(ap_CS_fsm_state4, arb_1_reg_97, local_C_ping_0_V_q0, local_C_pong_0_V_q0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
            if ((arb_1_reg_97 = ap_const_lv1_1)) then 
                grp_C_drain_IO_L1_out_in_fu_130_local_C_0_V_q0 <= local_C_pong_0_V_q0;
            elsif ((arb_1_reg_97 = ap_const_lv1_0)) then 
                grp_C_drain_IO_L1_out_in_fu_130_local_C_0_V_q0 <= local_C_ping_0_V_q0;
            else 
                grp_C_drain_IO_L1_out_in_fu_130_local_C_0_V_q0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_C_drain_IO_L1_out_in_fu_130_local_C_0_V_q0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    icmp_ln705_fu_146_p2 <= "1" when (c0_prev_reg_86 = ap_const_lv2_2) else "0";
    icmp_ln706_fu_158_p2 <= "1" when (c1_prev_reg_109 = ap_const_lv2_2) else "0";

    internal_ap_ready_assign_proc : process(grp_C_drain_IO_L1_out_in_2_fu_120_ap_done, ap_CS_fsm_state5)
    begin
        if (((grp_C_drain_IO_L1_out_in_2_fu_120_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            internal_ap_ready <= ap_const_logic_1;
        else 
            internal_ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    local_C_ping_0_V_address0_assign_proc : process(ap_CS_fsm_state4, arb_1_reg_97, grp_C_drain_IO_L1_out_in_2_fu_120_local_C_0_V_address0, grp_C_drain_IO_L1_out_in_fu_130_local_C_0_V_address0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
            if ((arb_1_reg_97 = ap_const_lv1_0)) then 
                local_C_ping_0_V_address0 <= grp_C_drain_IO_L1_out_in_fu_130_local_C_0_V_address0;
            elsif ((arb_1_reg_97 = ap_const_lv1_1)) then 
                local_C_ping_0_V_address0 <= grp_C_drain_IO_L1_out_in_2_fu_120_local_C_0_V_address0;
            else 
                local_C_ping_0_V_address0 <= "X";
            end if;
        else 
            local_C_ping_0_V_address0 <= "X";
        end if; 
    end process;


    local_C_ping_0_V_ce0_assign_proc : process(ap_CS_fsm_state4, arb_1_reg_97, grp_C_drain_IO_L1_out_in_2_fu_120_local_C_0_V_ce0, grp_C_drain_IO_L1_out_in_fu_130_local_C_0_V_ce0)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
            if ((arb_1_reg_97 = ap_const_lv1_0)) then 
                local_C_ping_0_V_ce0 <= grp_C_drain_IO_L1_out_in_fu_130_local_C_0_V_ce0;
            elsif ((arb_1_reg_97 = ap_const_lv1_1)) then 
                local_C_ping_0_V_ce0 <= grp_C_drain_IO_L1_out_in_2_fu_120_local_C_0_V_ce0;
            else 
                local_C_ping_0_V_ce0 <= ap_const_logic_0;
            end if;
        else 
            local_C_ping_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    local_C_ping_0_V_ce1_assign_proc : process(ap_CS_fsm_state4, arb_1_reg_97, grp_C_drain_IO_L1_out_in_fu_130_local_C_0_V_ce1)
    begin
        if (((arb_1_reg_97 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            local_C_ping_0_V_ce1 <= grp_C_drain_IO_L1_out_in_fu_130_local_C_0_V_ce1;
        else 
            local_C_ping_0_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    local_C_ping_0_V_we1_assign_proc : process(ap_CS_fsm_state4, arb_1_reg_97, grp_C_drain_IO_L1_out_in_fu_130_local_C_0_V_we1)
    begin
        if (((arb_1_reg_97 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            local_C_ping_0_V_we1 <= grp_C_drain_IO_L1_out_in_fu_130_local_C_0_V_we1;
        else 
            local_C_ping_0_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    local_C_pong_0_V_address0_assign_proc : process(ap_CS_fsm_state4, arb_1_reg_97, grp_C_drain_IO_L1_out_in_2_fu_120_local_C_0_V_address0, grp_C_drain_IO_L1_out_in_fu_130_local_C_0_V_address0, ap_CS_fsm_state5)
    begin
        if (((arb_1_reg_97 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            local_C_pong_0_V_address0 <= grp_C_drain_IO_L1_out_in_fu_130_local_C_0_V_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) or ((arb_1_reg_97 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4)))) then 
            local_C_pong_0_V_address0 <= grp_C_drain_IO_L1_out_in_2_fu_120_local_C_0_V_address0;
        else 
            local_C_pong_0_V_address0 <= "X";
        end if; 
    end process;


    local_C_pong_0_V_ce0_assign_proc : process(ap_CS_fsm_state4, arb_1_reg_97, grp_C_drain_IO_L1_out_in_2_fu_120_local_C_0_V_ce0, grp_C_drain_IO_L1_out_in_fu_130_local_C_0_V_ce0, ap_CS_fsm_state5)
    begin
        if (((arb_1_reg_97 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            local_C_pong_0_V_ce0 <= grp_C_drain_IO_L1_out_in_fu_130_local_C_0_V_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state5) or ((arb_1_reg_97 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4)))) then 
            local_C_pong_0_V_ce0 <= grp_C_drain_IO_L1_out_in_2_fu_120_local_C_0_V_ce0;
        else 
            local_C_pong_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    local_C_pong_0_V_ce1_assign_proc : process(ap_CS_fsm_state4, arb_1_reg_97, grp_C_drain_IO_L1_out_in_fu_130_local_C_0_V_ce1)
    begin
        if (((arb_1_reg_97 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            local_C_pong_0_V_ce1 <= grp_C_drain_IO_L1_out_in_fu_130_local_C_0_V_ce1;
        else 
            local_C_pong_0_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    local_C_pong_0_V_we1_assign_proc : process(ap_CS_fsm_state4, arb_1_reg_97, grp_C_drain_IO_L1_out_in_fu_130_local_C_0_V_we1)
    begin
        if (((arb_1_reg_97 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            local_C_pong_0_V_we1 <= grp_C_drain_IO_L1_out_in_fu_130_local_C_0_V_we1;
        else 
            local_C_pong_0_V_we1 <= ap_const_logic_0;
        end if; 
    end process;


    real_start_assign_proc : process(ap_start, start_full_n, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (start_full_n = ap_const_logic_0))) then 
            real_start <= ap_const_logic_0;
        else 
            real_start <= ap_start;
        end if; 
    end process;

    start_out <= real_start;

    start_write_assign_proc : process(real_start, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
            start_write <= ap_const_logic_1;
        else 
            start_write <= ap_const_logic_0;
        end if; 
    end process;

    xor_ln719_fu_170_p2 <= (arb_1_reg_97 xor ap_const_lv1_1);
end behav;
