<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>rlMonTxIntAnaSigRep_t Struct Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<table width=100%>
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border=0 src="../../tilogo.gif"></a></td>
  <td bgcolor="red"><img src="../../titagline.gif"></td>
</tr>
</table>
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">rlMonTxIntAnaSigRep_t Struct Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>This is the Monitoring report which RadarSS sends to the host, containing information about Internal TX internal analog signals. RadarSS sends this to host at the programmed periodicity or when failure occurs, as programmed by the configuration API SB. Same structure is applicable for Tx0/Tx1/Tx2 monitoring report. Event: RL_RF_AE_MON_TXn_INT_ANA_SIG_REPORT.  
 <a href="structrl_mon_tx_int_ana_sig_rep__t.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="mmwavelink_8h_source.html">control/mmwavelink/mmwavelink.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:acf63f042811856d39889e95c8d3ce656"><td class="memItemLeft" align="right" valign="top"><a id="acf63f042811856d39889e95c8d3ce656"></a>
rlUInt16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structrl_mon_tx_int_ana_sig_rep__t.html#acf63f042811856d39889e95c8d3ce656">statusFlags</a></td></tr>
<tr class="memdesc:acf63f042811856d39889e95c8d3ce656"><td class="mdescLeft">&#160;</td><td class="mdescRight">Status flags indicating pass fail results corresponding to various threshold <br />
 checks under this monitor. <br />
 Bit STATUS_FLAG for monitor <br />
 [0] STATUS_SUPPLY_TXn <br />
 [1] STATUS_DCBIAS_TXn <br />
 [15:2]RESERVED <br />
 0 - FAIL or check wasn't done, 1 - PASS <br />
. <br /></td></tr>
<tr class="separator:acf63f042811856d39889e95c8d3ce656"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57ac0769a89f9bef7b46ea0fce0bf93b"><td class="memItemLeft" align="right" valign="top"><a id="a57ac0769a89f9bef7b46ea0fce0bf93b"></a>
rlUInt16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structrl_mon_tx_int_ana_sig_rep__t.html#a57ac0769a89f9bef7b46ea0fce0bf93b">errorCode</a></td></tr>
<tr class="memdesc:a57ac0769a89f9bef7b46ea0fce0bf93b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Indicates any error reported during monitoring Value of 0 indicates no error. <br /></td></tr>
<tr class="separator:a57ac0769a89f9bef7b46ea0fce0bf93b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7a2041bc5f498efb6ebcc779993dc0f"><td class="memItemLeft" align="right" valign="top"><a id="aa7a2041bc5f498efb6ebcc779993dc0f"></a>
rlUInt8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structrl_mon_tx_int_ana_sig_rep__t.html#aa7a2041bc5f498efb6ebcc779993dc0f">profIndex</a></td></tr>
<tr class="memdesc:aa7a2041bc5f498efb6ebcc779993dc0f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Profile Index for which this monitoring report applies. <br /></td></tr>
<tr class="separator:aa7a2041bc5f498efb6ebcc779993dc0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10c19bab3a0c59acf10dfcf0e9c3841e"><td class="memItemLeft" align="right" valign="top"><a id="a10c19bab3a0c59acf10dfcf0e9c3841e"></a>
rlUInt8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structrl_mon_tx_int_ana_sig_rep__t.html#a10c19bab3a0c59acf10dfcf0e9c3841e">reserved0</a></td></tr>
<tr class="memdesc:a10c19bab3a0c59acf10dfcf0e9c3841e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved for future use. <br /></td></tr>
<tr class="separator:a10c19bab3a0c59acf10dfcf0e9c3841e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2076e8a4b20c936d5881e89a705a2be"><td class="memItemLeft" align="right" valign="top"><a id="ae2076e8a4b20c936d5881e89a705a2be"></a>
rlUInt8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structrl_mon_tx_int_ana_sig_rep__t.html#ae2076e8a4b20c936d5881e89a705a2be">phShiftDacIdeltaMin</a></td></tr>
<tr class="memdesc:ae2076e8a4b20c936d5881e89a705a2be"><td class="mdescLeft">&#160;</td><td class="mdescRight">Phase shifter DAC I arm delta min value across different DAC settings 1 LSB = 1.8V/1024. <br /></td></tr>
<tr class="separator:ae2076e8a4b20c936d5881e89a705a2be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ed2581eeddd60dea44e42ccc93b93c4"><td class="memItemLeft" align="right" valign="top"><a id="a4ed2581eeddd60dea44e42ccc93b93c4"></a>
rlUInt8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structrl_mon_tx_int_ana_sig_rep__t.html#a4ed2581eeddd60dea44e42ccc93b93c4">phShiftDacQdeltaMin</a></td></tr>
<tr class="memdesc:a4ed2581eeddd60dea44e42ccc93b93c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Phase shifter DAC Q arm delta min value across different DAC settings 1 LSB = 1.8V/1024. <br /></td></tr>
<tr class="separator:a4ed2581eeddd60dea44e42ccc93b93c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9f76b058bd3592d43bcd21d586f1049"><td class="memItemLeft" align="right" valign="top"><a id="ad9f76b058bd3592d43bcd21d586f1049"></a>
rlUInt32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structrl_mon_tx_int_ana_sig_rep__t.html#ad9f76b058bd3592d43bcd21d586f1049">timeStamp</a></td></tr>
<tr class="memdesc:ad9f76b058bd3592d43bcd21d586f1049"><td class="mdescLeft">&#160;</td><td class="mdescRight">This field indicates when the last monitoring in the enabled set was performed. <br />
 1 LSB = 1 millisecond (the stamp rolls over upon <br />
 exceeding allotted bit width) <br />
. <br /></td></tr>
<tr class="separator:ad9f76b058bd3592d43bcd21d586f1049"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>This is the Monitoring report which RadarSS sends to the host, containing information about Internal TX internal analog signals. RadarSS sends this to host at the programmed periodicity or when failure occurs, as programmed by the configuration API SB. Same structure is applicable for Tx0/Tx1/Tx2 monitoring report. Event: RL_RF_AE_MON_TXn_INT_ANA_SIG_REPORT. </p>

<p class="definition">Definition at line <a class="el" href="mmwavelink_8h_source.html#l03972">3972</a> of file <a class="el" href="mmwavelink_8h_source.html">mmwavelink.h</a>.</p>
</div><hr/>The documentation for this struct was generated from the following file:<ul>
<li>control/mmwavelink/<a class="el" href="mmwavelink_8h_source.html">mmwavelink.h</a></li>
</ul>
</div><!-- contents -->
<hr size="1"><small>
Copyright  2020, Texas Instruments Incorporated</small>
</body>
</html>
