{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1619939681503 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1619939681504 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 02 02:14:41 2021 " "Processing started: Sun May 02 02:14:41 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1619939681504 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1619939681504 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BB_SYSTEM -c BB_SYSTEM --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off BB_SYSTEM -c BB_SYSTEM --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1619939681504 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Design Software" 0 -1 1619939682022 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"M_0\";  expecting \"<=\", or \"=\" SC_STATEMACHINE_MAIN.v(314) " "Verilog HDL syntax error at SC_STATEMACHINE_MAIN.v(314) near text: \"M_0\";  expecting \"<=\", or \"=\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "rtl/SC_STATEMACHINE_MAIN.v" "" { Text "D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/rtl/SC_STATEMACHINE_MAIN.v" 314 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1619939695433 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "SC_STATEMACHINE_MAIN SC_STATEMACHINE_MAIN.v(21) " "Ignored design unit \"SC_STATEMACHINE_MAIN\" at SC_STATEMACHINE_MAIN.v(21) due to previous errors" {  } { { "rtl/SC_STATEMACHINE_MAIN.v" "" { Text "D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/rtl/SC_STATEMACHINE_MAIN.v" 21 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Design Software" 0 -1 1619939695434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_statemachine_main.v 0 0 " "Found 0 design units, including 0 entities, in source file rtl/sc_statemachine_main.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1619939695434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/shift_reg_start_done.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/shift_reg_start_done.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_reg_start_done " "Found entity 1: shift_reg_start_done" {  } { { "rtl/shift_reg_start_done.v" "" { Text "D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/rtl/shift_reg_start_done.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619939695439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1619939695439 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "max7219_ctrl.v(154) " "Verilog HDL information at max7219_ctrl.v(154): always construct contains both blocking and non-blocking assignments" {  } { { "rtl/max7219_ctrl.v" "" { Text "D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/rtl/max7219_ctrl.v" 154 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1619939695442 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "intensity INTENSITY max7219_ctrl.v(21) " "Verilog HDL Declaration information at max7219_ctrl.v(21): object \"intensity\" differs only in case from object \"INTENSITY\" in the same scope" {  } { { "rtl/max7219_ctrl.v" "" { Text "D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/rtl/max7219_ctrl.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1619939695442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/max7219_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/max7219_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 matrix_ctrl " "Found entity 1: matrix_ctrl" {  } { { "rtl/max7219_ctrl.v" "" { Text "D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/rtl/max7219_ctrl.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619939695443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1619939695443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_debounce1.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_debounce1.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_DEBOUNCE1 " "Found entity 1: SC_DEBOUNCE1" {  } { { "rtl/SC_DEBOUNCE1.v" "" { Text "D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/rtl/SC_DEBOUNCE1.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619939695445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1619939695445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bb_system.v 1 1 " "Found 1 design units, including 1 entities, in source file bb_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 BB_SYSTEM " "Found entity 1: BB_SYSTEM" {  } { { "BB_SYSTEM.v" "" { Text "D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/BB_SYSTEM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619939695449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1619939695449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_upspeedcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_upspeedcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_upSPEEDCOUNTER " "Found entity 1: SC_upSPEEDCOUNTER" {  } { { "rtl/SC_upSPEEDCOUNTER.v" "" { Text "D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/rtl/SC_upSPEEDCOUNTER.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619939695452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1619939695452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sc_upcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file sc_upcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_upCOUNTER " "Found entity 1: SC_upCOUNTER" {  } { { "SC_upCOUNTER.v" "" { Text "D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/SC_upCOUNTER.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619939695454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1619939695454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cc_speedcomparator.v 1 1 " "Found 1 design units, including 1 entities, in source file cc_speedcomparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_SPEEDCOMPARATOR " "Found entity 1: CC_SPEEDCOMPARATOR" {  } { { "CC_SPEEDCOMPARATOR.v" "" { Text "D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/CC_SPEEDCOMPARATOR.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619939695457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1619939695457 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "SC_REG_GENERAL_NIVEL SC_REG_GENERAL_NIVEL.v(32) " "Verilog Module Declaration warning at SC_REG_GENERAL_NIVEL.v(32): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"SC_REG_GENERAL_NIVEL\"" {  } { { "rtl/SC_REG_GENERAL_NIVEL.v" "" { Text "D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/rtl/SC_REG_GENERAL_NIVEL.v" 32 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Design Software" 0 -1 1619939695460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_reg_general_nivel.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_reg_general_nivel.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_REG_GENERAL_NIVEL " "Found entity 1: SC_REG_GENERAL_NIVEL" {  } { { "rtl/SC_REG_GENERAL_NIVEL.v" "" { Text "D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/rtl/SC_REG_GENERAL_NIVEL.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619939695460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1619939695460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/sc_regbackgtype.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/sc_regbackgtype.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_RegBACKGTYPE " "Found entity 1: SC_RegBACKGTYPE" {  } { { "rtl/SC_RegBACKGTYPE.v" "" { Text "D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/rtl/SC_RegBACKGTYPE.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619939695462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1619939695462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sc_statemachinebackg.v 1 1 " "Found 1 design units, including 1 entities, in source file sc_statemachinebackg.v" { { "Info" "ISGN_ENTITY_NAME" "1 SC_STATEMACHINEBACKG " "Found entity 1: SC_STATEMACHINEBACKG" {  } { { "SC_STATEMACHINEBACKG.v" "" { Text "D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/SC_STATEMACHINEBACKG.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619939695465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1619939695465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cc_bottomsidecomparator.v 1 1 " "Found 1 design units, including 1 entities, in source file cc_bottomsidecomparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 CC_BOTTOMSIDECOMPARATOR " "Found entity 1: CC_BOTTOMSIDECOMPARATOR" {  } { { "CC_BOTTOMSIDECOMPARATOR.v" "" { Text "D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/CC_BOTTOMSIDECOMPARATOR.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619939695467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1619939695467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "movement_background.v 1 1 " "Found 1 design units, including 1 entities, in source file movement_background.v" { { "Info" "ISGN_ENTITY_NAME" "1 movement_background " "Found entity 1: movement_background" {  } { { "movement_background.v" "" { Text "D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/movement_background.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1619939695471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1619939695471 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/BB_SYSTEM.map.smsg " "Generated suppressed messages file D:/Universidad Camilo/Andes/20211/Sistemas Electronicos digitales/Projecto/proyecto final/SED-PROY/2010-PRJ0_BASE_1/BB_SYSTEM.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1619939695505 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 2 s 1  Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4710 " "Peak virtual memory: 4710 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1619939695519 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun May 02 02:14:55 2021 " "Processing ended: Sun May 02 02:14:55 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1619939695519 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1619939695519 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1619939695519 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1619939695519 ""}
