<?xml version="1.0" encoding="UTF-8"?>
<simPackage>
 <file
   path="experiment1/simulation/submodules/experiment1_irq_mapper.sv"
   type="SYSTEM_VERILOG"
   library="irq_mapper" />
 <file
   path="experiment1/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_xbar_mux_001" />
 <file
   path="experiment1/simulation/submodules/experiment1_rsp_xbar_mux_001.sv"
   type="SYSTEM_VERILOG"
   library="rsp_xbar_mux_001" />
 <file
   path="experiment1/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="rsp_xbar_mux" />
 <file
   path="experiment1/simulation/submodules/experiment1_rsp_xbar_mux.sv"
   type="SYSTEM_VERILOG"
   library="rsp_xbar_mux" />
 <file
   path="experiment1/simulation/submodules/experiment1_rsp_xbar_demux_002.sv"
   type="SYSTEM_VERILOG"
   library="rsp_xbar_demux_002" />
 <file
   path="experiment1/simulation/submodules/altera_merlin_arbitrator.sv"
   type="SYSTEM_VERILOG"
   library="cmd_xbar_mux" />
 <file
   path="experiment1/simulation/submodules/experiment1_cmd_xbar_mux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_xbar_mux" />
 <file
   path="experiment1/simulation/submodules/experiment1_cmd_xbar_demux_001.sv"
   type="SYSTEM_VERILOG"
   library="cmd_xbar_demux_001" />
 <file
   path="experiment1/simulation/submodules/experiment1_cmd_xbar_demux.sv"
   type="SYSTEM_VERILOG"
   library="cmd_xbar_demux" />
 <file
   path="experiment1/simulation/submodules/altera_reset_controller.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="experiment1/simulation/submodules/altera_reset_synchronizer.v"
   type="VERILOG"
   library="rst_controller" />
 <file
   path="experiment1/simulation/submodules/experiment1_id_router_002.sv"
   type="SYSTEM_VERILOG"
   library="id_router_002" />
 <file
   path="experiment1/simulation/submodules/experiment1_id_router.sv"
   type="SYSTEM_VERILOG"
   library="id_router" />
 <file
   path="experiment1/simulation/submodules/experiment1_addr_router_001.sv"
   type="SYSTEM_VERILOG"
   library="addr_router_001" />
 <file
   path="experiment1/simulation/submodules/experiment1_addr_router.sv"
   type="SYSTEM_VERILOG"
   library="addr_router" />
 <file
   path="experiment1/simulation/submodules/altera_avalon_sc_fifo.v"
   type="VERILOG"
   library="cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo" />
 <file
   path="experiment1/simulation/submodules/altera_merlin_slave_agent.sv"
   type="SYSTEM_VERILOG"
   library="cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent" />
 <file
   path="experiment1/simulation/submodules/altera_merlin_burst_uncompressor.sv"
   type="SYSTEM_VERILOG"
   library="cpu_0_jtag_debug_module_translator_avalon_universal_slave_0_agent" />
 <file
   path="experiment1/simulation/submodules/altera_merlin_master_agent.sv"
   type="SYSTEM_VERILOG"
   library="cpu_0_instruction_master_translator_avalon_universal_master_0_agent" />
 <file
   path="experiment1/simulation/submodules/altera_merlin_slave_translator.sv"
   type="SYSTEM_VERILOG"
   library="cpu_0_jtag_debug_module_translator" />
 <file
   path="experiment1/simulation/submodules/altera_merlin_master_translator.sv"
   type="SYSTEM_VERILOG"
   library="cpu_0_instruction_master_translator" />
 <file
   path="experiment1/simulation/submodules/experiment1_SWITCH_I.v"
   type="VERILOG"
   library="SWITCH_I" />
 <file
   path="experiment1/simulation/submodules/custom_counter_component.sv"
   type="SYSTEM_VERILOG"
   library="custom_counter_component_0" />
 <file
   path="experiment1/simulation/submodules/custom_counter_unit.sv"
   type="SYSTEM_VERILOG"
   library="custom_counter_component_0" />
 <file
   path="experiment1/simulation/submodules/experiment1_LED_GREEN_O.v"
   type="VERILOG"
   library="LED_GREEN_O" />
 <file
   path="experiment1/simulation/submodules/experiment1_LED_RED_O.v"
   type="VERILOG"
   library="LED_RED_O" />
 <file
   path="experiment1/simulation/submodules/experiment1_PUSH_BUTTON_I.v"
   type="VERILOG"
   library="PUSH_BUTTON_I" />
 <file
   path="experiment1/simulation/submodules/experiment1_jtag_uart_0.v"
   type="VERILOG"
   library="jtag_uart_0" />
 <file
   path="experiment1/simulation/submodules/experiment1_jtag_uart_0_input_mutex.dat"
   type="OTHER"
   library="jtag_uart_0" />
 <file
   path="experiment1/simulation/submodules/experiment1_jtag_uart_0_input_stream.dat"
   type="OTHER"
   library="jtag_uart_0" />
 <file
   path="experiment1/simulation/submodules/experiment1_jtag_uart_0_output_stream.dat"
   type="OTHER"
   library="jtag_uart_0" />
 <file
   path="experiment1/simulation/submodules/experiment1_cpu_0_rf_ram_b.mif"
   type="MIF"
   library="cpu_0" />
 <file
   path="experiment1/simulation/submodules/experiment1_cpu_0_rf_ram_a.mif"
   type="MIF"
   library="cpu_0" />
 <file
   path="experiment1/simulation/submodules/experiment1_cpu_0_jtag_debug_module_sysclk.v"
   type="VERILOG"
   library="cpu_0" />
 <file
   path="experiment1/simulation/submodules/experiment1_cpu_0_jtag_debug_module_wrapper.v"
   type="VERILOG"
   library="cpu_0" />
 <file
   path="experiment1/simulation/submodules/experiment1_cpu_0_oci_test_bench.v"
   type="VERILOG"
   library="cpu_0" />
 <file
   path="experiment1/simulation/submodules/experiment1_cpu_0_ociram_default_contents.mif"
   type="MIF"
   library="cpu_0" />
 <file
   path="experiment1/simulation/submodules/experiment1_cpu_0_ociram_default_contents.dat"
   type="DAT"
   library="cpu_0" />
 <file
   path="experiment1/simulation/submodules/experiment1_cpu_0.v"
   type="VERILOG"
   library="cpu_0" />
 <file
   path="experiment1/simulation/submodules/experiment1_cpu_0.do"
   type="OTHER"
   library="cpu_0" />
 <file
   path="experiment1/simulation/submodules/experiment1_cpu_0_rf_ram_a.dat"
   type="DAT"
   library="cpu_0" />
 <file
   path="experiment1/simulation/submodules/experiment1_cpu_0_rf_ram_b.dat"
   type="DAT"
   library="cpu_0" />
 <file
   path="experiment1/simulation/submodules/experiment1_cpu_0_test_bench.v"
   type="VERILOG"
   library="cpu_0" />
 <file
   path="experiment1/simulation/submodules/experiment1_cpu_0_jtag_debug_module_tck.v"
   type="VERILOG"
   library="cpu_0" />
 <file
   path="experiment1/simulation/submodules/experiment1_cpu_0_rf_ram_a.hex"
   type="HEX"
   library="cpu_0" />
 <file
   path="experiment1/simulation/submodules/experiment1_cpu_0_ociram_default_contents.hex"
   type="HEX"
   library="cpu_0" />
 <file
   path="experiment1/simulation/submodules/experiment1_cpu_0.sdc"
   type="SDC"
   library="cpu_0" />
 <file
   path="experiment1/simulation/submodules/experiment1_cpu_0_rf_ram_b.hex"
   type="HEX"
   library="cpu_0" />
 <file
   path="experiment1/simulation/submodules/experiment1_onchip_memory2_0.v"
   type="VERILOG"
   library="onchip_memory2_0" />
 <file
   path="experiment1/simulation/submodules/experiment1_onchip_memory2_0.hex"
   type="HEX"
   library="onchip_memory2_0" />
 <file path="experiment1/simulation/experiment1.v" type="VERILOG" />
 <topLevel name="experiment1" />
 <deviceFamily name="cycloneii" />
 <modelMap
   controllerPath="experiment1.onchip_memory2_0"
   modelPath="experiment1.onchip_memory2_0" />
</simPackage>
