#-----------------------------------------------------------
# Vivado v2024.1.2 (64-bit)
# SW Build 5164865 on Thu Sep  5 14:37:11 MDT 2024
# IP Build 5164407 on Fri Sep  6 08:18:11 MDT 2024
# SharedData Build 5164864 on Thu Sep 05 13:09:09 MDT 2024
# Start of session at: Wed Nov 20 15:03:36 2024
# Process ID: 27212
# Current directory: C:/Projects/ERN24004/Projects/PMOD_AD1_DMA
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3416 C:\Projects\ERN24004\Projects\PMOD_AD1_DMA\PMOD_AD1_DMA.xpr
# Log file: C:/Projects/ERN24004/Projects/PMOD_AD1_DMA/vivado.log
# Journal file: C:/Projects/ERN24004/Projects/PMOD_AD1_DMA\vivado.jou
# Running On        :DonGun
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :13th Gen Intel(R) Core(TM) i7-13700K
# CPU Frequency     :3418 MHz
# CPU Physical cores:16
# CPU Logical cores :24
# Host memory       :34124 MB
# Swap memory       :2170 MB
# Total Virtual     :36295 MB
# Available Virtual :11564 MB
#-----------------------------------------------------------
start_gui
open_project C:/Projects/ERN24004/Projects/PMOD_AD1_DMA/PMOD_AD1_DMA.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Projects/ERN24004/Projects/PMOD_AD1_DMA/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
open_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 1865.320 ; gain = 610.906
update_compile_order -fileset sources_1
open_bd_design {C:/Projects/ERN24004/Projects/PMOD_AD1_DMA/PMOD_AD1_DMA.srcs/sources_1/bd/dma/dma.bd}
Reading block design file <C:/Projects/ERN24004/Projects/PMOD_AD1_DMA/PMOD_AD1_DMA.srcs/sources_1/bd/dma/dma.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_mem_intercon
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding component instance block -- digilentinc.com:IP:PmodAD1:1.0 - PmodAD1_0
Adding component instance block -- xilinx.com:ip:axis_data_fifo:2.0 - axis_data_fifo_0
Adding component instance block -- xilinx.com:ip:system_ila:1.1 - system_ila_0
Successfully read diagram <dma> from block design file <C:/Projects/ERN24004/Projects/PMOD_AD1_DMA/PMOD_AD1_DMA.srcs/sources_1/bd/dma/dma.bd>
regenerate_bd_layout
launch_simulation -mode post-synthesis -type timing
Command: launch_simulation  -mode post-synthesis -type timing
INFO: [Vivado 12-12493] Simulation top is 'dma_wrapper'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching post-synthesis timing simulation in 'C:/Projects/ERN24004/Projects/PMOD_AD1_DMA/PMOD_AD1_DMA.sim/sim_1/synth/timing/xsim'
INFO: [Vivado 12-13660] Precompiled IP simulation library mode is enabled (default). The design IP libraries will be referenced from the compiled library path. Please note that if the precompiled version of the library is not found from the path or the IP is in locked state, then the library source files for these IPs will be compiled locally as part of the compile order.
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z007sclg400-1
INFO: [Device 21-403] Loading part xc7z007sclg400-1
INFO: [Device 21-9227] Part: xc7z007sclg400-1 does not have CEAM library.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.167 . Memory (MB): peak = 2459.395 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 227 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Projects/ERN24004/Projects/PMOD_AD1_DMA/PMOD_AD1_DMA.gen/sources_1/bd/dma/ip/dma_processing_system7_0_0/dma_processing_system7_0_0.xdc] for cell 'dma_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Projects/ERN24004/Projects/PMOD_AD1_DMA/PMOD_AD1_DMA.gen/sources_1/bd/dma/ip/dma_processing_system7_0_0/dma_processing_system7_0_0.xdc] for cell 'dma_i/processing_system7_0/inst'
Parsing XDC File [c:/Projects/ERN24004/Projects/PMOD_AD1_DMA/PMOD_AD1_DMA.gen/sources_1/bd/dma/ip/dma_rst_ps7_0_50M_0/dma_rst_ps7_0_50M_0_board.xdc] for cell 'dma_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [c:/Projects/ERN24004/Projects/PMOD_AD1_DMA/PMOD_AD1_DMA.gen/sources_1/bd/dma/ip/dma_rst_ps7_0_50M_0/dma_rst_ps7_0_50M_0_board.xdc] for cell 'dma_i/rst_ps7_0_50M/U0'
Parsing XDC File [c:/Projects/ERN24004/Projects/PMOD_AD1_DMA/PMOD_AD1_DMA.gen/sources_1/bd/dma/ip/dma_rst_ps7_0_50M_0/dma_rst_ps7_0_50M_0.xdc] for cell 'dma_i/rst_ps7_0_50M/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [c:/Projects/ERN24004/Projects/PMOD_AD1_DMA/PMOD_AD1_DMA.gen/sources_1/bd/dma/ip/dma_rst_ps7_0_50M_0/dma_rst_ps7_0_50M_0.xdc:50]
Finished Parsing XDC File [c:/Projects/ERN24004/Projects/PMOD_AD1_DMA/PMOD_AD1_DMA.gen/sources_1/bd/dma/ip/dma_rst_ps7_0_50M_0/dma_rst_ps7_0_50M_0.xdc] for cell 'dma_i/rst_ps7_0_50M/U0'
Parsing XDC File [c:/Projects/ERN24004/Projects/PMOD_AD1_DMA/PMOD_AD1_DMA.gen/sources_1/bd/dma/ip/dma_axi_dma_0_1/dma_axi_dma_0_1.xdc] for cell 'dma_i/axi_dma_0/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Projects/ERN24004/Projects/PMOD_AD1_DMA/PMOD_AD1_DMA.gen/sources_1/bd/dma/ip/dma_axi_dma_0_1/dma_axi_dma_0_1.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Projects/ERN24004/Projects/PMOD_AD1_DMA/PMOD_AD1_DMA.gen/sources_1/bd/dma/ip/dma_axi_dma_0_1/dma_axi_dma_0_1.xdc:56]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [c:/Projects/ERN24004/Projects/PMOD_AD1_DMA/PMOD_AD1_DMA.gen/sources_1/bd/dma/ip/dma_axi_dma_0_1/dma_axi_dma_0_1.xdc:61]
Finished Parsing XDC File [c:/Projects/ERN24004/Projects/PMOD_AD1_DMA/PMOD_AD1_DMA.gen/sources_1/bd/dma/ip/dma_axi_dma_0_1/dma_axi_dma_0_1.xdc] for cell 'dma_i/axi_dma_0/U0'
Parsing XDC File [c:/Projects/ERN24004/Projects/PMOD_AD1_DMA/PMOD_AD1_DMA.gen/sources_1/bd/dma/ip/dma_PmodAD1_0_2/src/pmod_bridge_0/pmod_bridge_0_board.xdc] for cell 'dma_i/PmodAD1_0/inst/PmodAD1_pmod_bridge_0_0/inst'
Finished Parsing XDC File [c:/Projects/ERN24004/Projects/PMOD_AD1_DMA/PMOD_AD1_DMA.gen/sources_1/bd/dma/ip/dma_PmodAD1_0_2/src/pmod_bridge_0/pmod_bridge_0_board.xdc] for cell 'dma_i/PmodAD1_0/inst/PmodAD1_pmod_bridge_0_0/inst'
Parsing XDC File [c:/Projects/ERN24004/Projects/PMOD_AD1_DMA/PMOD_AD1_DMA.gen/sources_1/bd/dma/ip/dma_PmodAD1_0_2/dma_PmodAD1_0_2_board.xdc] for cell 'dma_i/PmodAD1_0/inst'
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'BOARD_PART_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/ERN24004/Projects/PMOD_AD1_DMA/PMOD_AD1_DMA.gen/sources_1/bd/dma/ip/dma_PmodAD1_0_2/dma_PmodAD1_0_2_board.xdc:3]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'BOARD_PART_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/ERN24004/Projects/PMOD_AD1_DMA/PMOD_AD1_DMA.gen/sources_1/bd/dma/ip/dma_PmodAD1_0_2/dma_PmodAD1_0_2_board.xdc:4]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'BOARD_PART_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/ERN24004/Projects/PMOD_AD1_DMA/PMOD_AD1_DMA.gen/sources_1/bd/dma/ip/dma_PmodAD1_0_2/dma_PmodAD1_0_2_board.xdc:5]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'BOARD_PART_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/ERN24004/Projects/PMOD_AD1_DMA/PMOD_AD1_DMA.gen/sources_1/bd/dma/ip/dma_PmodAD1_0_2/dma_PmodAD1_0_2_board.xdc:6]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'BOARD_PART_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/ERN24004/Projects/PMOD_AD1_DMA/PMOD_AD1_DMA.gen/sources_1/bd/dma/ip/dma_PmodAD1_0_2/dma_PmodAD1_0_2_board.xdc:7]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'BOARD_PART_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/ERN24004/Projects/PMOD_AD1_DMA/PMOD_AD1_DMA.gen/sources_1/bd/dma/ip/dma_PmodAD1_0_2/dma_PmodAD1_0_2_board.xdc:8]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'BOARD_PART_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/ERN24004/Projects/PMOD_AD1_DMA/PMOD_AD1_DMA.gen/sources_1/bd/dma/ip/dma_PmodAD1_0_2/dma_PmodAD1_0_2_board.xdc:9]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'BOARD_PART_PIN', because the property does not exist for objects of type 'pin'. [c:/Projects/ERN24004/Projects/PMOD_AD1_DMA/PMOD_AD1_DMA.gen/sources_1/bd/dma/ip/dma_PmodAD1_0_2/dma_PmodAD1_0_2_board.xdc:10]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
Finished Parsing XDC File [c:/Projects/ERN24004/Projects/PMOD_AD1_DMA/PMOD_AD1_DMA.gen/sources_1/bd/dma/ip/dma_PmodAD1_0_2/dma_PmodAD1_0_2_board.xdc] for cell 'dma_i/PmodAD1_0/inst'
Parsing XDC File [c:/Projects/ERN24004/Projects/PMOD_AD1_DMA/PMOD_AD1_DMA.gen/sources_1/bd/dma/ip/dma_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'dma_i/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [c:/Projects/ERN24004/Projects/PMOD_AD1_DMA/PMOD_AD1_DMA.gen/sources_1/bd/dma/ip/dma_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'dma_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [c:/Projects/ERN24004/Projects/PMOD_AD1_DMA/PMOD_AD1_DMA.gen/sources_1/bd/dma/ip/dma_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'dma_i/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [c:/Projects/ERN24004/Projects/PMOD_AD1_DMA/PMOD_AD1_DMA.gen/sources_1/bd/dma/ip/dma_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'dma_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [c:/Projects/ERN24004/Projects/PMOD_AD1_DMA/PMOD_AD1_DMA.gen/sources_1/bd/dma/ip/dma_system_ila_0_0/bd_0/ip/ip_2/bd_ffff_slot_0_apcs_0.xdc] for cell 'dma_i/system_ila_0/inst/slot_0_apcs/inst'
Finished Parsing XDC File [c:/Projects/ERN24004/Projects/PMOD_AD1_DMA/PMOD_AD1_DMA.gen/sources_1/bd/dma/ip/dma_system_ila_0_0/bd_0/ip/ip_2/bd_ffff_slot_0_apcs_0.xdc] for cell 'dma_i/system_ila_0/inst/slot_0_apcs/inst'
Parsing XDC File [C:/Projects/ERN24004/Projects/PMOD_AD1_DMA/PMOD_AD1_DMA.srcs/constrs_1/new/coraz7.xdc]
WARNING: [Vivado 12-584] No ports matched 'clk'. [C:/Projects/ERN24004/Projects/PMOD_AD1_DMA/PMOD_AD1_DMA.srcs/constrs_1/new/coraz7.xdc:1]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Projects/ERN24004/Projects/PMOD_AD1_DMA/PMOD_AD1_DMA.srcs/constrs_1/new/coraz7.xdc:1]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'clk'. [C:/Projects/ERN24004/Projects/PMOD_AD1_DMA/PMOD_AD1_DMA.srcs/constrs_1/new/coraz7.xdc:2]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports clk]'. [C:/Projects/ERN24004/Projects/PMOD_AD1_DMA/PMOD_AD1_DMA.srcs/constrs_1/new/coraz7.xdc:2]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-507] No nets matched 'u_ila_0_FCLK_CLK0'. [C:/Projects/ERN24004/Projects/PMOD_AD1_DMA/PMOD_AD1_DMA.srcs/constrs_1/new/coraz7.xdc:30]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [C:/Projects/ERN24004/Projects/PMOD_AD1_DMA/PMOD_AD1_DMA.srcs/constrs_1/new/coraz7.xdc:30]
Finished Parsing XDC File [C:/Projects/ERN24004/Projects/PMOD_AD1_DMA/PMOD_AD1_DMA.srcs/constrs_1/new/coraz7.xdc]
Parsing XDC File [c:/Projects/ERN24004/Projects/PMOD_AD1_DMA/PMOD_AD1_DMA.gen/sources_1/bd/dma/ip/dma_auto_us_0/dma_auto_us_0_clocks.xdc] for cell 'dma_i/axi_mem_intercon/s00_couplers/auto_us/inst'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Projects/ERN24004/Projects/PMOD_AD1_DMA/PMOD_AD1_DMA.gen/sources_1/bd/dma/ip/dma_auto_us_0/dma_auto_us_0_clocks.xdc:9]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Projects/ERN24004/Projects/PMOD_AD1_DMA/PMOD_AD1_DMA.gen/sources_1/bd/dma/ip/dma_auto_us_0/dma_auto_us_0_clocks.xdc:12]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Projects/ERN24004/Projects/PMOD_AD1_DMA/PMOD_AD1_DMA.gen/sources_1/bd/dma/ip/dma_auto_us_0/dma_auto_us_0_clocks.xdc:15]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Projects/ERN24004/Projects/PMOD_AD1_DMA/PMOD_AD1_DMA.gen/sources_1/bd/dma/ip/dma_auto_us_0/dma_auto_us_0_clocks.xdc:18]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Projects/ERN24004/Projects/PMOD_AD1_DMA/PMOD_AD1_DMA.gen/sources_1/bd/dma/ip/dma_auto_us_0/dma_auto_us_0_clocks.xdc:21]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Projects/ERN24004/Projects/PMOD_AD1_DMA/PMOD_AD1_DMA.gen/sources_1/bd/dma/ip/dma_auto_us_0/dma_auto_us_0_clocks.xdc:24]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Projects/ERN24004/Projects/PMOD_AD1_DMA/PMOD_AD1_DMA.gen/sources_1/bd/dma/ip/dma_auto_us_0/dma_auto_us_0_clocks.xdc:27]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Projects/ERN24004/Projects/PMOD_AD1_DMA/PMOD_AD1_DMA.gen/sources_1/bd/dma/ip/dma_auto_us_0/dma_auto_us_0_clocks.xdc:33]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Projects/ERN24004/Projects/PMOD_AD1_DMA/PMOD_AD1_DMA.gen/sources_1/bd/dma/ip/dma_auto_us_0/dma_auto_us_0_clocks.xdc:36]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Projects/ERN24004/Projects/PMOD_AD1_DMA/PMOD_AD1_DMA.gen/sources_1/bd/dma/ip/dma_auto_us_0/dma_auto_us_0_clocks.xdc:39]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Projects/ERN24004/Projects/PMOD_AD1_DMA/PMOD_AD1_DMA.gen/sources_1/bd/dma/ip/dma_auto_us_0/dma_auto_us_0_clocks.xdc:42]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-10' -to list should not be empty. [c:/Projects/ERN24004/Projects/PMOD_AD1_DMA/PMOD_AD1_DMA.gen/sources_1/bd/dma/ip/dma_auto_us_0/dma_auto_us_0_clocks.xdc:45]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-2' -to list should not be empty. [c:/Projects/ERN24004/Projects/PMOD_AD1_DMA/PMOD_AD1_DMA.gen/sources_1/bd/dma/ip/dma_auto_us_0/dma_auto_us_0_clocks.xdc:48]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [c:/Projects/ERN24004/Projects/PMOD_AD1_DMA/PMOD_AD1_DMA.gen/sources_1/bd/dma/ip/dma_auto_us_0/dma_auto_us_0_clocks.xdc:51]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-11' -to list should not be empty. [c:/Projects/ERN24004/Projects/PMOD_AD1_DMA/PMOD_AD1_DMA.gen/sources_1/bd/dma/ip/dma_auto_us_0/dma_auto_us_0_clocks.xdc:54]
Finished Parsing XDC File [c:/Projects/ERN24004/Projects/PMOD_AD1_DMA/PMOD_AD1_DMA.gen/sources_1/bd/dma/ip/dma_auto_us_0/dma_auto_us_0_clocks.xdc] for cell 'dma_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Parsing XDC File [c:/Projects/ERN24004/Projects/PMOD_AD1_DMA/PMOD_AD1_DMA.gen/sources_1/bd/dma/ip/dma_axi_dma_0_1/dma_axi_dma_0_1_clocks.xdc] for cell 'dma_i/axi_dma_0/U0'
Finished Parsing XDC File [c:/Projects/ERN24004/Projects/PMOD_AD1_DMA/PMOD_AD1_DMA.gen/sources_1/bd/dma/ip/dma_axi_dma_0_1/dma_axi_dma_0_1_clocks.xdc] for cell 'dma_i/axi_dma_0/U0'
INFO: [Project 1-1714] 11 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-1687] 18 scoped IP constraints or related sub-commands were skipped due to synthesis logic optimizations usually triggered by constant connectivity or unconnected output pins. To review the skipped constraints and messages, run the command 'set_param netlist.IPMsgFiltering false' before opening the design.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3182.176 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 74 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 60 instances
  IOBUF => IOBUF (IBUF, OBUFT): 8 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 6 instances

open_run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 3182.176 ; gain = 1162.914
INFO: [SIM-utils-24] Writing simulation netlist file for design 'synth_1'...
INFO: [SIM-utils-25] write_verilog -mode timesim -nolib -sdf_anno true -force -file "C:/Projects/ERN24004/Projects/PMOD_AD1_DMA/PMOD_AD1_DMA.sim/sim_1/synth/timing/xsim/dma_wrapper_time_synth.v"
INFO: [SIM-utils-27] Writing SDF file...
INFO: [SIM-utils-28] write_sdf -mode timesim -process_corner slow -force -file "C:/Projects/ERN24004/Projects/PMOD_AD1_DMA/PMOD_AD1_DMA.sim/sim_1/synth/timing/xsim/dma_wrapper_time_synth.sdf"
write_sdf: Time (s): cpu = 00:00:42 ; elapsed = 00:01:30 . Memory (MB): peak = 3228.426 ; gain = 23.602
INFO: [SIM-utils-36] Netlist generated:C:/Projects/ERN24004/Projects/PMOD_AD1_DMA/PMOD_AD1_DMA.sim/sim_1/synth/timing/xsim/dma_wrapper_time_synth.v
INFO: [SIM-utils-37] SDF generated:C:/Projects/ERN24004/Projects/PMOD_AD1_DMA/PMOD_AD1_DMA.sim/sim_1/synth/timing/xsim/dma_wrapper_time_synth.sdf
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2024.1/data/xsim/xsim.ini' copied to run dir:'C:/Projects/ERN24004/Projects/PMOD_AD1_DMA/PMOD_AD1_DMA.sim/sim_1/synth/timing/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'dma_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Projects/ERN24004/Projects/PMOD_AD1_DMA/PMOD_AD1_DMA.sim/sim_1/synth/timing/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_18 -L processing_system7_vip_v1_0_20 -L xilinx_vip -prj dma_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Projects/ERN24004/Projects/PMOD_AD1_DMA/PMOD_AD1_DMA.sim/sim_1/synth/timing/xsim/dma_wrapper_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IOBUF_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module IOBUF_HD65
INFO: [VRFC 10-311] analyzing module IOBUF_HD66
INFO: [VRFC 10-311] analyzing module IOBUF_HD67
INFO: [VRFC 10-311] analyzing module IOBUF_HD68
INFO: [VRFC 10-311] analyzing module IOBUF_HD69
INFO: [VRFC 10-311] analyzing module IOBUF_HD70
INFO: [VRFC 10-311] analyzing module IOBUF_HD71
INFO: [VRFC 10-311] analyzing module RAM32M_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM32M_HD1
INFO: [VRFC 10-311] analyzing module RAM32M_HD2
INFO: [VRFC 10-311] analyzing module RAM32M_HD3
INFO: [VRFC 10-311] analyzing module RAM32M_HD4
INFO: [VRFC 10-311] analyzing module RAM32M_HD5
INFO: [VRFC 10-311] analyzing module dbg_hub_CV
INFO: [VRFC 10-311] analyzing module u_ila_0_CV
INFO: [VRFC 10-311] analyzing module PmodAD1_v1_0
INFO: [VRFC 10-311] analyzing module ad1_spi
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_33_addr_arbiter
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_33_addr_arbiter_92
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_33_addr_arbiter_sasd
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_33_axi_crossbar
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_33_axi_crossbar__parameterized0
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_33_crossbar
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_33_crossbar_sasd
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_33_decerr_slave
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_33_decerr_slave__parameterized0
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_33_si_transactor
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_33_si_transactor__parameterized0
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_33_splitter
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_33_splitter_96
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_33_splitter_97
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_33_splitter__parameterized0
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_33_wdata_mux
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_33_wdata_mux_93
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_33_wdata_mux__parameterized0
INFO: [VRFC 10-311] analyzing module axi_crossbar_v2_1_33_wdata_router
INFO: [VRFC 10-311] analyzing module axi_data_fifo_v2_1_31_axic_fifo
INFO: [VRFC 10-311] analyzing module axi_data_fifo_v2_1_31_axic_fifo__parameterized0
INFO: [VRFC 10-311] analyzing module axi_data_fifo_v2_1_31_axic_fifo__parameterized0__xdcDup__1
INFO: [VRFC 10-311] analyzing module axi_data_fifo_v2_1_31_axic_fifo__xdcDup__1
INFO: [VRFC 10-311] analyzing module axi_data_fifo_v2_1_31_axic_fifo__xdcDup__2
INFO: [VRFC 10-311] analyzing module axi_data_fifo_v2_1_31_axic_fifo__xdcDup__3
INFO: [VRFC 10-311] analyzing module axi_data_fifo_v2_1_31_axic_reg_srl_fifo
INFO: [VRFC 10-311] analyzing module axi_data_fifo_v2_1_31_axic_reg_srl_fifo__parameterized0
INFO: [VRFC 10-311] analyzing module axi_data_fifo_v2_1_31_axic_reg_srl_fifo__parameterized0_103
INFO: [VRFC 10-311] analyzing module axi_data_fifo_v2_1_31_axic_reg_srl_fifo__parameterized1
INFO: [VRFC 10-311] analyzing module axi_data_fifo_v2_1_31_fifo_gen
INFO: [VRFC 10-311] analyzing module axi_data_fifo_v2_1_31_fifo_gen__parameterized0
INFO: [VRFC 10-311] analyzing module axi_data_fifo_v2_1_31_fifo_gen__parameterized0__xdcDup__1
INFO: [VRFC 10-311] analyzing module axi_data_fifo_v2_1_31_fifo_gen__xdcDup__1
INFO: [VRFC 10-311] analyzing module axi_data_fifo_v2_1_31_fifo_gen__xdcDup__2
INFO: [VRFC 10-311] analyzing module axi_data_fifo_v2_1_31_fifo_gen__xdcDup__3
INFO: [VRFC 10-311] analyzing module axi_data_fifo_v2_1_31_ndeep_srl__parameterized0
INFO: [VRFC 10-311] analyzing module axi_data_fifo_v2_1_31_ndeep_srl__parameterized0_98
INFO: [VRFC 10-311] analyzing module axi_data_fifo_v2_1_31_ndeep_srl__parameterized1
INFO: [VRFC 10-311] analyzing module axi_data_fifo_v2_1_31_ndeep_srl__parameterized1_104
INFO: [VRFC 10-311] analyzing module axi_data_fifo_v2_1_31_ndeep_srl__parameterized2
INFO: [VRFC 10-311] analyzing module axi_datamover
INFO: [VRFC 10-311] analyzing module axi_datamover_addr_cntl
INFO: [VRFC 10-311] analyzing module axi_datamover_addr_cntl__parameterized0
INFO: [VRFC 10-311] analyzing module axi_datamover_cmd_status
INFO: [VRFC 10-311] analyzing module axi_datamover_cmd_status__parameterized0
INFO: [VRFC 10-311] analyzing module axi_datamover_fifo
INFO: [VRFC 10-311] analyzing module axi_datamover_fifo_121
INFO: [VRFC 10-311] analyzing module axi_datamover_fifo__parameterized0
INFO: [VRFC 10-311] analyzing module axi_datamover_fifo__parameterized1
INFO: [VRFC 10-311] analyzing module axi_datamover_fifo__parameterized1_122
INFO: [VRFC 10-311] analyzing module axi_datamover_fifo__parameterized2
INFO: [VRFC 10-311] analyzing module axi_datamover_fifo__parameterized3
INFO: [VRFC 10-311] analyzing module axi_datamover_fifo__parameterized4
INFO: [VRFC 10-311] analyzing module axi_datamover_fifo__parameterized5
INFO: [VRFC 10-311] analyzing module axi_datamover_fifo__parameterized6
INFO: [VRFC 10-311] analyzing module axi_datamover_fifo__parameterized7
INFO: [VRFC 10-311] analyzing module axi_datamover_fifo__parameterized8
INFO: [VRFC 10-311] analyzing module axi_datamover_fifo__parameterized9
INFO: [VRFC 10-311] analyzing module axi_datamover_ibttcc
INFO: [VRFC 10-311] analyzing module axi_datamover_indet_btt
INFO: [VRFC 10-311] analyzing module axi_datamover_mm2s_full_wrap
INFO: [VRFC 10-311] analyzing module axi_datamover_mssai_skid_buf
INFO: [VRFC 10-311] analyzing module axi_datamover_pcc
INFO: [VRFC 10-311] analyzing module axi_datamover_rd_sf
INFO: [VRFC 10-311] analyzing module axi_datamover_rd_status_cntl
INFO: [VRFC 10-311] analyzing module axi_datamover_rddata_cntl
INFO: [VRFC 10-311] analyzing module axi_datamover_reset
INFO: [VRFC 10-311] analyzing module axi_datamover_reset_119
INFO: [VRFC 10-311] analyzing module axi_datamover_s2mm_full_wrap
INFO: [VRFC 10-311] analyzing module axi_datamover_s2mm_realign
INFO: [VRFC 10-311] analyzing module axi_datamover_s2mm_scatter
INFO: [VRFC 10-311] analyzing module axi_datamover_sfifo_autord
INFO: [VRFC 10-311] analyzing module axi_datamover_sfifo_autord__parameterized0
INFO: [VRFC 10-311] analyzing module axi_datamover_sfifo_autord__parameterized1
INFO: [VRFC 10-311] analyzing module axi_datamover_skid2mm_buf
INFO: [VRFC 10-311] analyzing module axi_datamover_skid_buf
INFO: [VRFC 10-311] analyzing module axi_datamover_skid_buf_118
INFO: [VRFC 10-311] analyzing module axi_datamover_skid_buf__parameterized0
INFO: [VRFC 10-311] analyzing module axi_datamover_slice
INFO: [VRFC 10-311] analyzing module axi_datamover_wr_status_cntl
INFO: [VRFC 10-311] analyzing module axi_datamover_wrdata_cntl
INFO: [VRFC 10-311] analyzing module axi_dma
INFO: [VRFC 10-311] analyzing module axi_dma_lite_if
INFO: [VRFC 10-311] analyzing module axi_dma_mm2s_cmdsts_if
INFO: [VRFC 10-311] analyzing module axi_dma_mm2s_mngr
INFO: [VRFC 10-311] analyzing module axi_dma_mm2s_sts_mngr
INFO: [VRFC 10-311] analyzing module axi_dma_reg_module
INFO: [VRFC 10-311] analyzing module axi_dma_register
INFO: [VRFC 10-311] analyzing module axi_dma_register_s2mm
INFO: [VRFC 10-311] analyzing module axi_dma_reset
INFO: [VRFC 10-311] analyzing module axi_dma_reset_105
INFO: [VRFC 10-311] analyzing module axi_dma_rst_module
INFO: [VRFC 10-311] analyzing module axi_dma_s2mm_cmdsts_if
INFO: [VRFC 10-311] analyzing module axi_dma_s2mm_mngr
INFO: [VRFC 10-311] analyzing module axi_dma_s2mm_sts_mngr
INFO: [VRFC 10-311] analyzing module axi_dma_smple_sm
INFO: [VRFC 10-311] analyzing module axi_dma_smple_sm_135
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_v2_1_32_a_upsizer
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_v2_1_32_axi_upsizer
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_v2_1_32_top
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_v2_1_32_w_upsizer
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_32_a_axi3_conv
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_32_a_axi3_conv__parameterized0
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_32_a_axi3_conv__parameterized0__xdcDup__1
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_32_a_axi3_conv__xdcDup__1
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_32_axi3_conv
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_32_axi3_conv__xdcDup__1
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_32_axi_protocol_converter
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_32_axi_protocol_converter__parameterized0
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_32_axi_protocol_converter__xdcDup__1
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_32_b2s
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_32_b2s_ar_channel
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_32_b2s_aw_channel
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_32_b2s_b_channel
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_32_b2s_cmd_translator
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_32_b2s_cmd_translator_43
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_32_b2s_incr_cmd
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_32_b2s_incr_cmd_44
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_32_b2s_r_channel
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_32_b2s_rd_cmd_fsm
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_32_b2s_simple_fifo
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_32_b2s_simple_fifo__parameterized0
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_32_b2s_simple_fifo__parameterized1
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_32_b2s_simple_fifo__parameterized2
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_32_b2s_wr_cmd_fsm
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_32_b2s_wrap_cmd
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_32_b2s_wrap_cmd_45
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_32_b_downsizer
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_32_b_downsizer_65
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_32_r_axi3_conv
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_32_r_axi3_conv_64
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_32_w_axi3_conv
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_32_w_axi3_conv_66
INFO: [VRFC 10-311] analyzing module axi_register_slice_v2_1_32_axi_register_slice
INFO: [VRFC 10-311] analyzing module axi_register_slice_v2_1_32_axi_register_slice__parameterized0
INFO: [VRFC 10-311] analyzing module axi_register_slice_v2_1_32_axi_register_slice__parameterized0_94
INFO: [VRFC 10-311] analyzing module axi_register_slice_v2_1_32_axi_register_slice__parameterized0_95
INFO: [VRFC 10-311] analyzing module axi_register_slice_v2_1_32_axi_register_slice__parameterized1
INFO: [VRFC 10-311] analyzing module axi_register_slice_v2_1_32_axic_register_slice
INFO: [VRFC 10-311] analyzing module axi_register_slice_v2_1_32_axic_register_slice__parameterized1
INFO: [VRFC 10-311] analyzing module axi_register_slice_v2_1_32_axic_register_slice__parameterized10
INFO: [VRFC 10-311] analyzing module axi_register_slice_v2_1_32_axic_register_slice__parameterized1_101
INFO: [VRFC 10-311] analyzing module axi_register_slice_v2_1_32_axic_register_slice__parameterized1_99
INFO: [VRFC 10-311] analyzing module axi_register_slice_v2_1_32_axic_register_slice__parameterized3
INFO: [VRFC 10-311] analyzing module axi_register_slice_v2_1_32_axic_register_slice__parameterized6
INFO: [VRFC 10-311] analyzing module axi_register_slice_v2_1_32_axic_register_slice__parameterized6_100
INFO: [VRFC 10-311] analyzing module axi_register_slice_v2_1_32_axic_register_slice__parameterized6_102
INFO: [VRFC 10-311] analyzing module axi_register_slice_v2_1_32_axic_register_slice__parameterized7
INFO: [VRFC 10-311] analyzing module axi_register_slice_v2_1_32_axic_register_slice__parameterized7_42
INFO: [VRFC 10-311] analyzing module axi_register_slice_v2_1_32_axic_register_slice__parameterized9
INFO: [VRFC 10-311] analyzing module axis_data_fifo_v2_0_14_top
INFO: [VRFC 10-311] analyzing module axis_protocol_checker_v2_0_16_asr_inline
INFO: [VRFC 10-311] analyzing module axis_protocol_checker_v2_0_16_top
INFO: [VRFC 10-311] analyzing module bd_ffff
INFO: [VRFC 10-311] analyzing module bd_ffff_g_inst_0
INFO: [VRFC 10-311] analyzing module bd_ffff_ila_lib_0
INFO: [VRFC 10-311] analyzing module bd_ffff_slot_0_apcs_0
INFO: [VRFC 10-311] analyzing module cdc_sync
INFO: [VRFC 10-311] analyzing module cdc_sync_106
INFO: [VRFC 10-311] analyzing module cdc_sync__parameterized0
INFO: [VRFC 10-311] analyzing module cntr_incr_decr_addn_f
INFO: [VRFC 10-311] analyzing module cntr_incr_decr_addn_f_108
INFO: [VRFC 10-311] analyzing module cntr_incr_decr_addn_f_109
INFO: [VRFC 10-311] analyzing module cntr_incr_decr_addn_f_120
INFO: [VRFC 10-311] analyzing module cntr_incr_decr_addn_f_125
INFO: [VRFC 10-311] analyzing module cntr_incr_decr_addn_f_127
INFO: [VRFC 10-311] analyzing module cntr_incr_decr_addn_f__parameterized0
INFO: [VRFC 10-311] analyzing module cntr_incr_decr_addn_f__parameterized0_107
INFO: [VRFC 10-311] analyzing module cntr_incr_decr_addn_f__parameterized1
INFO: [VRFC 10-311] analyzing module dma
INFO: [VRFC 10-311] analyzing module dma_PmodAD1_0_2
INFO: [VRFC 10-311] analyzing module dma_auto_pc_0
INFO: [VRFC 10-311] analyzing module dma_auto_pc_1
INFO: [VRFC 10-311] analyzing module dma_auto_pc_2
INFO: [VRFC 10-311] analyzing module dma_auto_us_0
INFO: [VRFC 10-311] analyzing module dma_axi_dma_0_1
INFO: [VRFC 10-311] analyzing module dma_axi_mem_intercon_0
INFO: [VRFC 10-311] analyzing module dma_axis_data_fifo_0_0
INFO: [VRFC 10-311] analyzing module dma_processing_system7_0_0
INFO: [VRFC 10-311] analyzing module dma_ps7_0_axi_periph_0
INFO: [VRFC 10-311] analyzing module dma_rst_ps7_0_50M_0
INFO: [VRFC 10-311] analyzing module dma_system_ila_0_0
INFO: [VRFC 10-311] analyzing module dma_wrapper
INFO: [VRFC 10-311] analyzing module dma_xbar_0
INFO: [VRFC 10-311] analyzing module dma_xbar_1
INFO: [VRFC 10-311] analyzing module dynshreg_f
INFO: [VRFC 10-311] analyzing module dynshreg_f_126
INFO: [VRFC 10-311] analyzing module dynshreg_f__parameterized0
INFO: [VRFC 10-311] analyzing module dynshreg_f__parameterized1
INFO: [VRFC 10-311] analyzing module dynshreg_f__parameterized2
INFO: [VRFC 10-311] analyzing module dynshreg_f__parameterized3
INFO: [VRFC 10-311] analyzing module dynshreg_f__parameterized4
INFO: [VRFC 10-311] analyzing module dynshreg_f__parameterized5
INFO: [VRFC 10-311] analyzing module dynshreg_f__parameterized6
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_2_command_fifo
INFO: [VRFC 10-311] analyzing module lpf
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_1EA4IN8
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_T14D7L
INFO: [VRFC 10-311] analyzing module pmod_bridge_0
INFO: [VRFC 10-311] analyzing module pmod_concat
INFO: [VRFC 10-311] analyzing module proc_sys_reset
INFO: [VRFC 10-311] analyzing module processing_system7_v5_5_processing_system7
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_345CV4
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_7T634U
INFO: [VRFC 10-311] analyzing module sequence_psr
INFO: [VRFC 10-311] analyzing module srl_fifo_f
INFO: [VRFC 10-311] analyzing module srl_fifo_f_123
INFO: [VRFC 10-311] analyzing module srl_fifo_f__parameterized0
INFO: [VRFC 10-311] analyzing module srl_fifo_f__parameterized1
INFO: [VRFC 10-311] analyzing module srl_fifo_f__parameterized2
INFO: [VRFC 10-311] analyzing module srl_fifo_f__parameterized3
INFO: [VRFC 10-311] analyzing module srl_fifo_f__parameterized4
INFO: [VRFC 10-311] analyzing module srl_fifo_f__parameterized5
INFO: [VRFC 10-311] analyzing module srl_fifo_f__parameterized6
INFO: [VRFC 10-311] analyzing module srl_fifo_rbu_f
INFO: [VRFC 10-311] analyzing module srl_fifo_rbu_f_124
INFO: [VRFC 10-311] analyzing module srl_fifo_rbu_f__parameterized0
INFO: [VRFC 10-311] analyzing module srl_fifo_rbu_f__parameterized1
INFO: [VRFC 10-311] analyzing module srl_fifo_rbu_f__parameterized2
INFO: [VRFC 10-311] analyzing module srl_fifo_rbu_f__parameterized3
INFO: [VRFC 10-311] analyzing module srl_fifo_rbu_f__parameterized4
INFO: [VRFC 10-311] analyzing module srl_fifo_rbu_f__parameterized5
INFO: [VRFC 10-311] analyzing module srl_fifo_rbu_f__parameterized6
INFO: [VRFC 10-311] analyzing module sync_fifo_fg
INFO: [VRFC 10-311] analyzing module sync_fifo_fg__parameterized0
INFO: [VRFC 10-311] analyzing module sync_fifo_fg__parameterized1
INFO: [VRFC 10-311] analyzing module upcnt_n
INFO: [VRFC 10-311] analyzing module xpm_cdc_async_rst
INFO: [VRFC 10-311] analyzing module xpm_cdc_async_rst__10
INFO: [VRFC 10-311] analyzing module xpm_cdc_async_rst__6
INFO: [VRFC 10-311] analyzing module xpm_cdc_async_rst__7
INFO: [VRFC 10-311] analyzing module xpm_cdc_async_rst__8
INFO: [VRFC 10-311] analyzing module xpm_cdc_async_rst__9
INFO: [VRFC 10-311] analyzing module xpm_cdc_sync_rst
INFO: [VRFC 10-311] analyzing module xpm_counter_updn__parameterized1
INFO: [VRFC 10-311] analyzing module xpm_counter_updn__parameterized1_128
INFO: [VRFC 10-311] analyzing module xpm_counter_updn__parameterized2
INFO: [VRFC 10-311] analyzing module xpm_counter_updn__parameterized2_115
INFO: [VRFC 10-311] analyzing module xpm_counter_updn__parameterized2_129
INFO: [VRFC 10-311] analyzing module xpm_counter_updn__parameterized2_132
INFO: [VRFC 10-311] analyzing module xpm_counter_updn__parameterized3
INFO: [VRFC 10-311] analyzing module xpm_counter_updn__parameterized3_116
INFO: [VRFC 10-311] analyzing module xpm_counter_updn__parameterized3_130
INFO: [VRFC 10-311] analyzing module xpm_counter_updn__parameterized3_133
INFO: [VRFC 10-311] analyzing module xpm_counter_updn__parameterized6
INFO: [VRFC 10-311] analyzing module xpm_counter_updn__parameterized6_111
INFO: [VRFC 10-311] analyzing module xpm_counter_updn__parameterized7
INFO: [VRFC 10-311] analyzing module xpm_counter_updn__parameterized7_112
INFO: [VRFC 10-311] analyzing module xpm_counter_updn__parameterized8
INFO: [VRFC 10-311] analyzing module xpm_counter_updn__parameterized8_46
INFO: [VRFC 10-311] analyzing module xpm_counter_updn__parameterized9
INFO: [VRFC 10-311] analyzing module xpm_counter_updn__parameterized9_47
INFO: [VRFC 10-311] analyzing module xpm_fifo_axis
INFO: [VRFC 10-311] analyzing module xpm_fifo_base
INFO: [VRFC 10-311] analyzing module xpm_fifo_base__parameterized0
INFO: [VRFC 10-311] analyzing module xpm_fifo_base__parameterized1
INFO: [VRFC 10-311] analyzing module xpm_fifo_base__parameterized2
INFO: [VRFC 10-311] analyzing module xpm_fifo_reg_bit
INFO: [VRFC 10-311] analyzing module xpm_fifo_reg_bit_110
INFO: [VRFC 10-311] analyzing module xpm_fifo_reg_bit_114
INFO: [VRFC 10-311] analyzing module xpm_fifo_reg_bit_131
INFO: [VRFC 10-311] analyzing module xpm_fifo_rst
INFO: [VRFC 10-311] analyzing module xpm_fifo_rst_113
INFO: [VRFC 10-311] analyzing module xpm_fifo_rst_117
INFO: [VRFC 10-311] analyzing module xpm_fifo_rst_134
INFO: [VRFC 10-311] analyzing module xpm_fifo_sync
INFO: [VRFC 10-311] analyzing module xpm_fifo_sync__parameterized1
INFO: [VRFC 10-311] analyzing module xpm_fifo_sync__parameterized3
INFO: [VRFC 10-311] analyzing module xpm_memory_base
INFO: [VRFC 10-311] analyzing module xpm_memory_base__parameterized0
INFO: [VRFC 10-311] analyzing module xpm_memory_base__parameterized1
INFO: [VRFC 10-311] analyzing module xpm_memory_base__parameterized2
INFO: [VRFC 10-311] analyzing module CFGLUT5_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module CFGLUT5_HD10
INFO: [VRFC 10-311] analyzing module CFGLUT5_HD11
INFO: [VRFC 10-311] analyzing module CFGLUT5_HD12
INFO: [VRFC 10-311] analyzing module CFGLUT5_HD13
INFO: [VRFC 10-311] analyzing module CFGLUT5_HD14
INFO: [VRFC 10-311] analyzing module CFGLUT5_HD15
INFO: [VRFC 10-311] analyzing module CFGLUT5_HD16
INFO: [VRFC 10-311] analyzing module CFGLUT5_HD17
INFO: [VRFC 10-311] analyzing module CFGLUT5_HD18
INFO: [VRFC 10-311] analyzing module CFGLUT5_HD19
INFO: [VRFC 10-311] analyzing module CFGLUT5_HD20
INFO: [VRFC 10-311] analyzing module CFGLUT5_HD21
INFO: [VRFC 10-311] analyzing module CFGLUT5_HD22
INFO: [VRFC 10-311] analyzing module CFGLUT5_HD23
INFO: [VRFC 10-311] analyzing module CFGLUT5_HD24
INFO: [VRFC 10-311] analyzing module CFGLUT5_HD25
INFO: [VRFC 10-311] analyzing module CFGLUT5_HD26
INFO: [VRFC 10-311] analyzing module CFGLUT5_HD27
INFO: [VRFC 10-311] analyzing module CFGLUT5_HD28
INFO: [VRFC 10-311] analyzing module CFGLUT5_HD29
INFO: [VRFC 10-311] analyzing module CFGLUT5_HD30
INFO: [VRFC 10-311] analyzing module CFGLUT5_HD31
INFO: [VRFC 10-311] analyzing module CFGLUT5_HD32
INFO: [VRFC 10-311] analyzing module CFGLUT5_HD33
INFO: [VRFC 10-311] analyzing module CFGLUT5_HD34
INFO: [VRFC 10-311] analyzing module CFGLUT5_HD35
INFO: [VRFC 10-311] analyzing module CFGLUT5_HD36
INFO: [VRFC 10-311] analyzing module CFGLUT5_HD37
INFO: [VRFC 10-311] analyzing module CFGLUT5_HD38
INFO: [VRFC 10-311] analyzing module CFGLUT5_HD39
INFO: [VRFC 10-311] analyzing module CFGLUT5_HD40
INFO: [VRFC 10-311] analyzing module CFGLUT5_HD41
INFO: [VRFC 10-311] analyzing module CFGLUT5_HD42
INFO: [VRFC 10-311] analyzing module CFGLUT5_HD43
INFO: [VRFC 10-311] analyzing module CFGLUT5_HD44
INFO: [VRFC 10-311] analyzing module CFGLUT5_HD45
INFO: [VRFC 10-311] analyzing module CFGLUT5_HD46
INFO: [VRFC 10-311] analyzing module CFGLUT5_HD47
INFO: [VRFC 10-311] analyzing module CFGLUT5_HD48
INFO: [VRFC 10-311] analyzing module CFGLUT5_HD49
INFO: [VRFC 10-311] analyzing module CFGLUT5_HD50
INFO: [VRFC 10-311] analyzing module CFGLUT5_HD51
INFO: [VRFC 10-311] analyzing module CFGLUT5_HD52
INFO: [VRFC 10-311] analyzing module CFGLUT5_HD53
INFO: [VRFC 10-311] analyzing module CFGLUT5_HD54
INFO: [VRFC 10-311] analyzing module CFGLUT5_HD55
INFO: [VRFC 10-311] analyzing module CFGLUT5_HD56
INFO: [VRFC 10-311] analyzing module CFGLUT5_HD57
INFO: [VRFC 10-311] analyzing module CFGLUT5_HD58
INFO: [VRFC 10-311] analyzing module CFGLUT5_HD59
INFO: [VRFC 10-311] analyzing module CFGLUT5_HD6
INFO: [VRFC 10-311] analyzing module CFGLUT5_HD60
INFO: [VRFC 10-311] analyzing module CFGLUT5_HD61
INFO: [VRFC 10-311] analyzing module CFGLUT5_HD62
INFO: [VRFC 10-311] analyzing module CFGLUT5_HD63
INFO: [VRFC 10-311] analyzing module CFGLUT5_HD64
INFO: [VRFC 10-311] analyzing module CFGLUT5_HD7
INFO: [VRFC 10-311] analyzing module CFGLUT5_HD8
INFO: [VRFC 10-311] analyzing module CFGLUT5_HD9
INFO: [VRFC 10-311] analyzing module ila_v6_2_15_ila
INFO: [VRFC 10-311] analyzing module ila_v6_2_15_ila_cap_addrgen
INFO: [VRFC 10-311] analyzing module ila_v6_2_15_ila_cap_ctrl_legacy
INFO: [VRFC 10-311] analyzing module ila_v6_2_15_ila_cap_sample_counter
INFO: [VRFC 10-311] analyzing module ila_v6_2_15_ila_cap_window_counter
INFO: [VRFC 10-311] analyzing module ila_v6_2_15_ila_core
INFO: [VRFC 10-311] analyzing module ila_v6_2_15_ila_register
INFO: [VRFC 10-311] analyzing module ila_v6_2_15_ila_reset_ctrl
INFO: [VRFC 10-311] analyzing module ila_v6_2_15_ila_trace_memory
INFO: [VRFC 10-311] analyzing module ila_v6_2_15_ila_trig_match
INFO: [VRFC 10-311] analyzing module ila_v6_2_15_ila_trigger
INFO: [VRFC 10-311] analyzing module ltlib_v1_0_2_all_typeA
INFO: [VRFC 10-311] analyzing module ltlib_v1_0_2_all_typeA_1
INFO: [VRFC 10-311] analyzing module ltlib_v1_0_2_all_typeA_12
INFO: [VRFC 10-311] analyzing module ltlib_v1_0_2_all_typeA_4
INFO: [VRFC 10-311] analyzing module ltlib_v1_0_2_all_typeA_7
INFO: [VRFC 10-311] analyzing module ltlib_v1_0_2_all_typeA__parameterized0
INFO: [VRFC 10-311] analyzing module ltlib_v1_0_2_all_typeA__parameterized1
INFO: [VRFC 10-311] analyzing module ltlib_v1_0_2_all_typeA__parameterized1_35
INFO: [VRFC 10-311] analyzing module ltlib_v1_0_2_all_typeA__parameterized1_39
INFO: [VRFC 10-311] analyzing module ltlib_v1_0_2_all_typeA_slice
INFO: [VRFC 10-311] analyzing module ltlib_v1_0_2_all_typeA_slice_11
INFO: [VRFC 10-311] analyzing module ltlib_v1_0_2_all_typeA_slice_13
INFO: [VRFC 10-311] analyzing module ltlib_v1_0_2_all_typeA_slice_2
INFO: [VRFC 10-311] analyzing module ltlib_v1_0_2_all_typeA_slice_5
INFO: [VRFC 10-311] analyzing module ltlib_v1_0_2_all_typeA_slice_8
INFO: [VRFC 10-311] analyzing module ltlib_v1_0_2_all_typeA_slice__parameterized0
INFO: [VRFC 10-311] analyzing module ltlib_v1_0_2_all_typeA_slice__parameterized0_10
INFO: [VRFC 10-311] analyzing module ltlib_v1_0_2_all_typeA_slice__parameterized0_32
INFO: [VRFC 10-311] analyzing module ltlib_v1_0_2_all_typeA_slice__parameterized0_33
INFO: [VRFC 10-311] analyzing module ltlib_v1_0_2_all_typeA_slice__parameterized0_36
INFO: [VRFC 10-311] analyzing module ltlib_v1_0_2_all_typeA_slice__parameterized0_37
INFO: [VRFC 10-311] analyzing module ltlib_v1_0_2_all_typeA_slice__parameterized0_40
INFO: [VRFC 10-311] analyzing module ltlib_v1_0_2_all_typeA_slice__parameterized0_41
INFO: [VRFC 10-311] analyzing module ltlib_v1_0_2_all_typeA_slice__parameterized0_9
INFO: [VRFC 10-311] analyzing module ltlib_v1_0_2_allx_typeA
INFO: [VRFC 10-311] analyzing module ltlib_v1_0_2_allx_typeA__parameterized0
INFO: [VRFC 10-311] analyzing module ltlib_v1_0_2_allx_typeA__parameterized1
INFO: [VRFC 10-311] analyzing module ltlib_v1_0_2_allx_typeA__parameterized1_0
INFO: [VRFC 10-311] analyzing module ltlib_v1_0_2_allx_typeA__parameterized1_3
INFO: [VRFC 10-311] analyzing module ltlib_v1_0_2_allx_typeA__parameterized1_6
INFO: [VRFC 10-311] analyzing module ltlib_v1_0_2_allx_typeA_nodelay
INFO: [VRFC 10-311] analyzing module ltlib_v1_0_2_allx_typeA_nodelay_34
INFO: [VRFC 10-311] analyzing module ltlib_v1_0_2_allx_typeA_nodelay_38
INFO: [VRFC 10-311] analyzing module ltlib_v1_0_2_async_edge_xfer
INFO: [VRFC 10-311] analyzing module ltlib_v1_0_2_async_edge_xfer__1
INFO: [VRFC 10-311] analyzing module ltlib_v1_0_2_async_edge_xfer__2
INFO: [VRFC 10-311] analyzing module ltlib_v1_0_2_async_edge_xfer__3
INFO: [VRFC 10-311] analyzing module ltlib_v1_0_2_cfglut4
INFO: [VRFC 10-311] analyzing module ltlib_v1_0_2_cfglut4__1
INFO: [VRFC 10-311] analyzing module ltlib_v1_0_2_cfglut5
INFO: [VRFC 10-311] analyzing module ltlib_v1_0_2_cfglut5__1
INFO: [VRFC 10-311] analyzing module ltlib_v1_0_2_cfglut5__2
INFO: [VRFC 10-311] analyzing module ltlib_v1_0_2_cfglut6
INFO: [VRFC 10-311] analyzing module ltlib_v1_0_2_cfglut6__1
INFO: [VRFC 10-311] analyzing module ltlib_v1_0_2_cfglut6__parameterized0
INFO: [VRFC 10-311] analyzing module ltlib_v1_0_2_cfglut7
INFO: [VRFC 10-311] analyzing module ltlib_v1_0_2_cfglut7__1
INFO: [VRFC 10-311] analyzing module ltlib_v1_0_2_generic_memrd
INFO: [VRFC 10-311] analyzing module ltlib_v1_0_2_match
INFO: [VRFC 10-311] analyzing module ltlib_v1_0_2_match__parameterized0
INFO: [VRFC 10-311] analyzing module ltlib_v1_0_2_match__parameterized1
INFO: [VRFC 10-311] analyzing module ltlib_v1_0_2_match__parameterized1__1
INFO: [VRFC 10-311] analyzing module ltlib_v1_0_2_match__parameterized1__2
INFO: [VRFC 10-311] analyzing module ltlib_v1_0_2_match__parameterized1__3
INFO: [VRFC 10-311] analyzing module ltlib_v1_0_2_match_nodelay
INFO: [VRFC 10-311] analyzing module ltlib_v1_0_2_match_nodelay__1
INFO: [VRFC 10-311] analyzing module ltlib_v1_0_2_match_nodelay__2
INFO: [VRFC 10-311] analyzing module ltlib_v1_0_2_rising_edge_detection
INFO: [VRFC 10-311] analyzing module ltlib_v1_0_2_rising_edge_detection__1
INFO: [VRFC 10-311] analyzing module xsdbs_v1_0_4_reg__parameterized19
INFO: [VRFC 10-311] analyzing module xsdbs_v1_0_4_reg__parameterized20
INFO: [VRFC 10-311] analyzing module xsdbs_v1_0_4_reg__parameterized21
INFO: [VRFC 10-311] analyzing module xsdbs_v1_0_4_reg__parameterized22
INFO: [VRFC 10-311] analyzing module xsdbs_v1_0_4_reg__parameterized34
INFO: [VRFC 10-311] analyzing module xsdbs_v1_0_4_reg__parameterized35
INFO: [VRFC 10-311] analyzing module xsdbs_v1_0_4_reg__parameterized36
INFO: [VRFC 10-311] analyzing module xsdbs_v1_0_4_reg__parameterized37
INFO: [VRFC 10-311] analyzing module xsdbs_v1_0_4_reg__parameterized38
INFO: [VRFC 10-311] analyzing module xsdbs_v1_0_4_reg__parameterized39
INFO: [VRFC 10-311] analyzing module xsdbs_v1_0_4_reg__parameterized40
INFO: [VRFC 10-311] analyzing module xsdbs_v1_0_4_reg__parameterized41
INFO: [VRFC 10-311] analyzing module xsdbs_v1_0_4_reg__parameterized42
INFO: [VRFC 10-311] analyzing module xsdbs_v1_0_4_reg__parameterized43
INFO: [VRFC 10-311] analyzing module xsdbs_v1_0_4_reg__parameterized44
INFO: [VRFC 10-311] analyzing module xsdbs_v1_0_4_reg__parameterized45
INFO: [VRFC 10-311] analyzing module xsdbs_v1_0_4_reg__parameterized47
INFO: [VRFC 10-311] analyzing module xsdbs_v1_0_4_reg__parameterized49
INFO: [VRFC 10-311] analyzing module xsdbs_v1_0_4_reg__parameterized52
INFO: [VRFC 10-311] analyzing module xsdbs_v1_0_4_reg_ctl
INFO: [VRFC 10-311] analyzing module xsdbs_v1_0_4_reg_ctl_17
INFO: [VRFC 10-311] analyzing module xsdbs_v1_0_4_reg_ctl_18
INFO: [VRFC 10-311] analyzing module xsdbs_v1_0_4_reg_ctl_19
INFO: [VRFC 10-311] analyzing module xsdbs_v1_0_4_reg_ctl_20
INFO: [VRFC 10-311] analyzing module xsdbs_v1_0_4_reg_ctl_23
INFO: [VRFC 10-311] analyzing module xsdbs_v1_0_4_reg_ctl_24
INFO: [VRFC 10-311] analyzing module xsdbs_v1_0_4_reg_ctl_25
INFO: [VRFC 10-311] analyzing module xsdbs_v1_0_4_reg_ctl_26
INFO: [VRFC 10-311] analyzing module xsdbs_v1_0_4_reg_ctl_27
INFO: [VRFC 10-311] analyzing module xsdbs_v1_0_4_reg_ctl_30
INFO: [VRFC 10-311] analyzing module xsdbs_v1_0_4_reg_ctl_31
INFO: [VRFC 10-311] analyzing module xsdbs_v1_0_4_reg_ctl__parameterized1
INFO: [VRFC 10-311] analyzing module xsdbs_v1_0_4_reg_ctl__parameterized1_21
INFO: [VRFC 10-311] analyzing module xsdbs_v1_0_4_reg_ctl__parameterized1_22
INFO: [VRFC 10-311] analyzing module xsdbs_v1_0_4_reg_p2s
INFO: [VRFC 10-311] analyzing module xsdbs_v1_0_4_reg_p2s__parameterized0
INFO: [VRFC 10-311] analyzing module xsdbs_v1_0_4_reg_p2s__parameterized1
INFO: [VRFC 10-311] analyzing module xsdbs_v1_0_4_reg_p2s__parameterized2
INFO: [VRFC 10-311] analyzing module xsdbs_v1_0_4_reg_p2s__parameterized3
INFO: [VRFC 10-311] analyzing module xsdbs_v1_0_4_reg_p2s__parameterized4
INFO: [VRFC 10-311] analyzing module xsdbs_v1_0_4_reg_p2s__parameterized5
INFO: [VRFC 10-311] analyzing module xsdbs_v1_0_4_reg_stat
INFO: [VRFC 10-311] analyzing module xsdbs_v1_0_4_reg_stat_14
INFO: [VRFC 10-311] analyzing module xsdbs_v1_0_4_reg_stat_15
INFO: [VRFC 10-311] analyzing module xsdbs_v1_0_4_reg_stat_16
INFO: [VRFC 10-311] analyzing module xsdbs_v1_0_4_reg_stat_28
INFO: [VRFC 10-311] analyzing module xsdbs_v1_0_4_reg_stat_29
INFO: [VRFC 10-311] analyzing module xsdbs_v1_0_4_reg_stream
INFO: [VRFC 10-311] analyzing module xsdbs_v1_0_4_reg_stream__parameterized0
INFO: [VRFC 10-311] analyzing module xsdbs_v1_0_4_xsdbs
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_4_8
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_4_8_blk_mem_gen_generic_cstr
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_4_8_blk_mem_gen_prim_width
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_4_8_blk_mem_gen_prim_width__parameterized0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper__parameterized0
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_4_8_blk_mem_gen_top
INFO: [VRFC 10-311] analyzing module blk_mem_gen_v8_4_8_synth
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_2_10
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_2_10__parameterized0
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_2_10__parameterized0__xdcDup__1
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_2_10__xdcDup__1
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_2_10__xdcDup__2
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_2_10__xdcDup__3
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_2_10_dmem
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_2_10_dmem_51
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_2_10_dmem_70
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_2_10_dmem_79
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_2_10_fifo_generator_ramfifo
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_2_10_fifo_generator_ramfifo__parameterized0
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_2_10_fifo_generator_ramfifo__parameterized0__xdcDup__1
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_2_10_fifo_generator_ramfifo__xdcDup__1
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_2_10_fifo_generator_ramfifo__xdcDup__2
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_2_10_fifo_generator_ramfifo__xdcDup__3
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_2_10_fifo_generator_top
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_2_10_fifo_generator_top__parameterized0
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_2_10_fifo_generator_top__parameterized0__xdcDup__1
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_2_10_fifo_generator_top__xdcDup__1
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_2_10_fifo_generator_top__xdcDup__2
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_2_10_fifo_generator_top__xdcDup__3
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_2_10_memory
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_2_10_memory_50
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_2_10_memory_69
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_2_10_memory_78
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_2_10_rd_bin_cntr
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_2_10_rd_bin_cntr_56
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_2_10_rd_bin_cntr_63
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_2_10_rd_bin_cntr_75
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_2_10_rd_bin_cntr_84
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_2_10_rd_bin_cntr_91
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_2_10_rd_fwft
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_2_10_rd_fwft_54
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_2_10_rd_fwft_61
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_2_10_rd_fwft_73
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_2_10_rd_fwft_82
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_2_10_rd_fwft_89
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_2_10_rd_logic
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_2_10_rd_logic_48
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_2_10_rd_logic_57
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_2_10_rd_logic_67
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_2_10_rd_logic_76
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_2_10_rd_logic_85
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_2_10_rd_status_flags_ss
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_2_10_rd_status_flags_ss_55
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_2_10_rd_status_flags_ss_62
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_2_10_rd_status_flags_ss_74
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_2_10_rd_status_flags_ss_83
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_2_10_rd_status_flags_ss_90
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_2_10_reset_blk_ramfifo
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_2_10_reset_blk_ramfifo__xdcDup__1
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_2_10_reset_blk_ramfifo__xdcDup__2
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_2_10_reset_blk_ramfifo__xdcDup__3
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_2_10_reset_blk_ramfifo__xdcDup__4
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_2_10_reset_blk_ramfifo__xdcDup__5
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_2_10_synth
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_2_10_synth__parameterized0
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_2_10_synth__parameterized0__xdcDup__1
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_2_10_synth__xdcDup__1
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_2_10_synth__xdcDup__2
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_2_10_synth__xdcDup__3
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_2_10_wr_bin_cntr
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_2_10_wr_bin_cntr_53
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_2_10_wr_bin_cntr_60
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_2_10_wr_bin_cntr_72
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_2_10_wr_bin_cntr_81
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_2_10_wr_bin_cntr_88
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_2_10_wr_logic
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_2_10_wr_logic_49
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_2_10_wr_logic_58
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_2_10_wr_logic_68
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_2_10_wr_logic_77
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_2_10_wr_logic_86
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_2_10_wr_status_flags_ss
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_2_10_wr_status_flags_ss_52
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_2_10_wr_status_flags_ss_59
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_2_10_wr_status_flags_ss_71
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_2_10_wr_status_flags_ss_80
INFO: [VRFC 10-311] analyzing module fifo_generator_v13_2_10_wr_status_flags_ss_87
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:20 . Memory (MB): peak = 3228.426 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '20' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Projects/ERN24004/Projects/PMOD_AD1_DMA/PMOD_AD1_DMA.sim/sim_1/synth/timing/xsim'
"xelab --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L xilinx_vip -L simprims_ver -L secureip --snapshot dma_wrapper_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.dma_wrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2024.1.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L xilinx_vip -L simprims_ver -L secureip --snapshot dma_wrapper_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.dma_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
WARNING: [XSIM 43-3918] Unable to determine HDL language type of design hierarchy in SDF. Returning without back annotation.
Time Resolution for simulation is 1ps
Compiling module simprims_ver.PULLUP
Compiling module xil_defaultlib.dbg_hub_CV
Compiling module simprims_ver.GND
Compiling module simprims_ver.FDSE_default
Compiling module simprims_ver.FDRE_default
Compiling module xil_defaultlib.pmod_concat
Compiling module xil_defaultlib.pmod_bridge_0
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.x_lut1_mux2
Compiling module simprims_ver.LUT1
Compiling module simprims_ver.CARRY4
Compiling module xil_defaultlib.ad1_spi
Compiling module xil_defaultlib.PmodAD1_v1_0
Compiling module xil_defaultlib.dma_PmodAD1_0_2
Compiling module xil_defaultlib.axi_dma_smple_sm_135
Compiling module xil_defaultlib.axi_dma_mm2s_cmdsts_if
Compiling module xil_defaultlib.axi_dma_mm2s_sts_mngr
Compiling module xil_defaultlib.axi_dma_mm2s_mngr
Compiling module xil_defaultlib.axi_dma_smple_sm
Compiling module xil_defaultlib.axi_dma_s2mm_cmdsts_if
Compiling module xil_defaultlib.axi_dma_s2mm_sts_mngr
Compiling module xil_defaultlib.axi_dma_s2mm_mngr
Compiling module xil_defaultlib.axi_dma_lite_if
Compiling module xil_defaultlib.axi_dma_register
Compiling module xil_defaultlib.axi_dma_register_s2mm
Compiling module xil_defaultlib.axi_dma_reg_module
Compiling module xil_defaultlib.axi_datamover_skid_buf_118
Compiling module xil_defaultlib.xpm_counter_updn__parameterized1...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module simprims_ver.RAMB36E1(DOA_REG=1,DOB_REG=1,RAM...
Compiling module simprims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module simprims_ver.RAMB18E1(DOA_REG=1,DOB_REG=1,RAM...
Compiling module xil_defaultlib.xpm_memory_base
Compiling module xil_defaultlib.xpm_counter_updn__parameterized2...
Compiling module xil_defaultlib.xpm_counter_updn__parameterized3...
Compiling module xil_defaultlib.xpm_fifo_reg_bit_131
Compiling module xil_defaultlib.xpm_counter_updn__parameterized2...
Compiling module xil_defaultlib.xpm_counter_updn__parameterized3...
Compiling module xil_defaultlib.xpm_fifo_rst_134
Compiling module xil_defaultlib.xpm_fifo_base
Compiling module xil_defaultlib.xpm_fifo_sync
Compiling module xil_defaultlib.sync_fifo_fg
Compiling module xil_defaultlib.axi_datamover_sfifo_autord
Compiling module xil_defaultlib.cntr_incr_decr_addn_f_127
Compiling module simprims_ver.SRL16E_default
Compiling module xil_defaultlib.dynshreg_f__parameterized1
Compiling module xil_defaultlib.srl_fifo_rbu_f__parameterized1
Compiling module xil_defaultlib.srl_fifo_f__parameterized1
Compiling module xil_defaultlib.axi_datamover_fifo__parameterize...
Compiling module xil_defaultlib.axi_datamover_rd_sf
Compiling module xil_defaultlib.cntr_incr_decr_addn_f_125
Compiling module xil_defaultlib.dynshreg_f_126
Compiling module xil_defaultlib.srl_fifo_rbu_f_124
Compiling module xil_defaultlib.srl_fifo_f_123
Compiling module xil_defaultlib.axi_datamover_fifo__parameterize...
Compiling module xil_defaultlib.axi_datamover_addr_cntl
Compiling module xil_defaultlib.axi_datamover_fifo__parameterize...
Compiling module xil_defaultlib.axi_datamover_fifo_121
Compiling module xil_defaultlib.axi_datamover_cmd_status
Compiling module simprims_ver.MUXF7
Compiling module xil_defaultlib.axi_datamover_pcc
Compiling module xil_defaultlib.cntr_incr_decr_addn_f_120
Compiling module xil_defaultlib.dynshreg_f__parameterized0
Compiling module xil_defaultlib.srl_fifo_rbu_f__parameterized0
Compiling module xil_defaultlib.srl_fifo_f__parameterized0
Compiling module xil_defaultlib.axi_datamover_fifo__parameterize...
Compiling module xil_defaultlib.axi_datamover_rddata_cntl
Compiling module xil_defaultlib.axi_datamover_rd_status_cntl
Compiling module xil_defaultlib.axi_datamover_reset_119
Compiling module xil_defaultlib.axi_datamover_mm2s_full_wrap
Compiling module xil_defaultlib.axi_datamover_skid_buf
Compiling module xil_defaultlib.axi_datamover_skid_buf__paramete...
Compiling module xil_defaultlib.xpm_memory_base__parameterized1
Compiling module xil_defaultlib.xpm_counter_updn__parameterized2
Compiling module xil_defaultlib.xpm_counter_updn__parameterized3
Compiling module xil_defaultlib.xpm_fifo_reg_bit_114
Compiling module xil_defaultlib.xpm_counter_updn__parameterized2...
Compiling module xil_defaultlib.xpm_counter_updn__parameterized3...
Compiling module xil_defaultlib.xpm_fifo_rst_117
Compiling module xil_defaultlib.xpm_fifo_base__parameterized1
Compiling module xil_defaultlib.xpm_fifo_sync__parameterized3
Compiling module xil_defaultlib.sync_fifo_fg__parameterized1
Compiling module xil_defaultlib.axi_datamover_sfifo_autord__para...
Compiling module xil_defaultlib.xpm_counter_updn__parameterized1
Compiling module simprims_ver.RAMD32
Compiling module simprims_ver.RAMS32
Compiling module xil_defaultlib.RAM32M_UNIQ_BASE_
Compiling module xil_defaultlib.RAM32M_HD1
Compiling module xil_defaultlib.xpm_memory_base__parameterized0
Compiling module xil_defaultlib.xpm_counter_updn__parameterized6
Compiling module xil_defaultlib.xpm_counter_updn__parameterized7
Compiling module xil_defaultlib.xpm_fifo_reg_bit_110
Compiling module xil_defaultlib.xpm_counter_updn__parameterized6...
Compiling module xil_defaultlib.xpm_counter_updn__parameterized7...
Compiling module xil_defaultlib.xpm_fifo_rst_113
Compiling module xil_defaultlib.xpm_fifo_base__parameterized0
Compiling module xil_defaultlib.xpm_fifo_sync__parameterized1
Compiling module xil_defaultlib.sync_fifo_fg__parameterized0
Compiling module xil_defaultlib.axi_datamover_sfifo_autord__para...
Compiling module xil_defaultlib.axi_datamover_indet_btt
Compiling module xil_defaultlib.axi_datamover_ibttcc
Compiling module xil_defaultlib.axi_datamover_mssai_skid_buf
Compiling module xil_defaultlib.cntr_incr_decr_addn_f__parameter...
Compiling module xil_defaultlib.dynshreg_f__parameterized5
Compiling module xil_defaultlib.srl_fifo_rbu_f__parameterized5
Compiling module xil_defaultlib.srl_fifo_f__parameterized5
Compiling module xil_defaultlib.axi_datamover_fifo__parameterize...
Compiling module xil_defaultlib.axi_datamover_slice
Compiling module xil_defaultlib.axi_datamover_s2mm_scatter
Compiling module xil_defaultlib.cntr_incr_decr_addn_f_109
Compiling module xil_defaultlib.dynshreg_f__parameterized4
Compiling module xil_defaultlib.srl_fifo_rbu_f__parameterized4
Compiling module xil_defaultlib.srl_fifo_f__parameterized4
Compiling module xil_defaultlib.axi_datamover_fifo__parameterize...
Compiling module xil_defaultlib.axi_datamover_s2mm_realign
Compiling module xil_defaultlib.cntr_incr_decr_addn_f_108
Compiling module xil_defaultlib.dynshreg_f
Compiling module xil_defaultlib.srl_fifo_rbu_f
Compiling module xil_defaultlib.srl_fifo_f
Compiling module xil_defaultlib.axi_datamover_fifo__parameterize...
Compiling module xil_defaultlib.axi_datamover_addr_cntl__paramet...
Compiling module xil_defaultlib.axi_datamover_fifo__parameterize...
Compiling module xil_defaultlib.axi_datamover_fifo
Compiling module xil_defaultlib.axi_datamover_cmd_status__parame...
Compiling module xil_defaultlib.axi_datamover_reset
Compiling module xil_defaultlib.axi_datamover_skid2mm_buf
Compiling module xil_defaultlib.cntr_incr_decr_addn_f
Compiling module xil_defaultlib.dynshreg_f__parameterized6
Compiling module xil_defaultlib.srl_fifo_rbu_f__parameterized6
Compiling module xil_defaultlib.srl_fifo_f__parameterized6
Compiling module xil_defaultlib.axi_datamover_fifo__parameterize...
Compiling module xil_defaultlib.axi_datamover_wrdata_cntl
Compiling module xil_defaultlib.cntr_incr_decr_addn_f__parameter...
Compiling module xil_defaultlib.dynshreg_f__parameterized3
Compiling module xil_defaultlib.srl_fifo_rbu_f__parameterized3
Compiling module xil_defaultlib.srl_fifo_f__parameterized3
Compiling module xil_defaultlib.axi_datamover_fifo__parameterize...
Compiling module xil_defaultlib.cntr_incr_decr_addn_f__parameter...
Compiling module xil_defaultlib.dynshreg_f__parameterized2
Compiling module xil_defaultlib.srl_fifo_rbu_f__parameterized2
Compiling module xil_defaultlib.srl_fifo_f__parameterized2
Compiling module xil_defaultlib.axi_datamover_fifo__parameterize...
Compiling module xil_defaultlib.axi_datamover_wr_status_cntl
Compiling module xil_defaultlib.axi_datamover_s2mm_full_wrap
Compiling module xil_defaultlib.axi_datamover
Compiling module xil_defaultlib.axi_dma_reset
Compiling module xil_defaultlib.axi_dma_reset_105
Compiling module simprims_ver.FDRE(XON="FALSE")
Compiling module xil_defaultlib.cdc_sync
Compiling module xil_defaultlib.cdc_sync_106
Compiling module xil_defaultlib.axi_dma_rst_module
Compiling module xil_defaultlib.axi_dma
Compiling module xil_defaultlib.dma_axi_dma_0_1
Compiling module simprims_ver.FDPE_default
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.FDPE(XON="FALSE")
Compiling module xil_defaultlib.xpm_cdc_async_rst__8
Compiling module xil_defaultlib.axi_data_fifo_v2_1_31_fifo_gen__...
Compiling module xil_defaultlib.axi_data_fifo_v2_1_31_axic_fifo_...
Compiling module xil_defaultlib.axi_protocol_converter_v2_1_32_a...
Compiling module xil_defaultlib.axi_protocol_converter_v2_1_32_r...
Compiling module xil_defaultlib.axi_protocol_converter_v2_1_32_b...
Compiling module xil_defaultlib.RAM32M_HD2
Compiling module xil_defaultlib.xpm_cdc_async_rst__6
Compiling module xil_defaultlib.axi_data_fifo_v2_1_31_fifo_gen__...
Compiling module xil_defaultlib.axi_data_fifo_v2_1_31_axic_fifo_...
Compiling module xil_defaultlib.RAM32M_HD3
Compiling module xil_defaultlib.xpm_cdc_async_rst__7
Compiling module xil_defaultlib.axi_data_fifo_v2_1_31_fifo_gen__...
Compiling module xil_defaultlib.axi_data_fifo_v2_1_31_axic_fifo_...
Compiling module xil_defaultlib.axi_protocol_converter_v2_1_32_a...
Compiling module xil_defaultlib.axi_protocol_converter_v2_1_32_w...
Compiling module xil_defaultlib.axi_protocol_converter_v2_1_32_a...
Compiling module xil_defaultlib.axi_protocol_converter_v2_1_32_a...
Compiling module xil_defaultlib.dma_auto_pc_1
Compiling module xil_defaultlib.m00_couplers_imp_1EA4IN8
Compiling module xil_defaultlib.xpm_cdc_async_rst
Compiling module xil_defaultlib.axi_data_fifo_v2_1_31_fifo_gen__...
Compiling module xil_defaultlib.axi_data_fifo_v2_1_31_axic_fifo_...
Compiling module xil_defaultlib.axi_protocol_converter_v2_1_32_a...
Compiling module xil_defaultlib.axi_protocol_converter_v2_1_32_r...
Compiling module xil_defaultlib.axi_protocol_converter_v2_1_32_b...
Compiling module xil_defaultlib.RAM32M_HD4
Compiling module xil_defaultlib.xpm_cdc_async_rst__9
Compiling module xil_defaultlib.axi_data_fifo_v2_1_31_fifo_gen__...
Compiling module xil_defaultlib.axi_data_fifo_v2_1_31_axic_fifo_...
Compiling module xil_defaultlib.RAM32M_HD5
Compiling module xil_defaultlib.xpm_cdc_async_rst__10
Compiling module xil_defaultlib.axi_data_fifo_v2_1_31_fifo_gen
Compiling module xil_defaultlib.axi_data_fifo_v2_1_31_axic_fifo
Compiling module xil_defaultlib.axi_protocol_converter_v2_1_32_a...
Compiling module xil_defaultlib.axi_protocol_converter_v2_1_32_w...
Compiling module xil_defaultlib.axi_protocol_converter_v2_1_32_a...
Compiling module xil_defaultlib.axi_protocol_converter_v2_1_32_a...
Compiling module xil_defaultlib.dma_auto_pc_2
Compiling module xil_defaultlib.m01_couplers_imp_T14D7L
Compiling module xil_defaultlib.axi_dwidth_converter_v2_1_32_w_u...
Compiling module simprims_ver.SRLC32E_default
Compiling module xil_defaultlib.generic_baseblocks_v2_1_2_comman...
Compiling module xil_defaultlib.axi_dwidth_converter_v2_1_32_a_u...
Compiling module xil_defaultlib.axi_register_slice_v2_1_32_axic_...
Compiling module xil_defaultlib.axi_register_slice_v2_1_32_axi_r...
Compiling module xil_defaultlib.axi_dwidth_converter_v2_1_32_axi...
Compiling module xil_defaultlib.axi_dwidth_converter_v2_1_32_top
Compiling module xil_defaultlib.dma_auto_us_0
Compiling module xil_defaultlib.s00_couplers_imp_7T634U
Compiling module xil_defaultlib.axi_crossbar_v2_1_33_addr_arbite...
Compiling module xil_defaultlib.axi_crossbar_v2_1_33_addr_arbite...
Compiling module xil_defaultlib.axi_crossbar_v2_1_33_decerr_slav...
Compiling module xil_defaultlib.axi_data_fifo_v2_1_31_ndeep_srl_...
Compiling module xil_defaultlib.axi_data_fifo_v2_1_31_axic_reg_s...
Compiling module xil_defaultlib.axi_crossbar_v2_1_33_wdata_mux
Compiling module xil_defaultlib.axi_register_slice_v2_1_32_axic_...
Compiling module xil_defaultlib.axi_register_slice_v2_1_32_axic_...
Compiling module xil_defaultlib.axi_register_slice_v2_1_32_axi_r...
Compiling module xil_defaultlib.axi_data_fifo_v2_1_31_ndeep_srl_...
Compiling module xil_defaultlib.axi_data_fifo_v2_1_31_axic_reg_s...
Compiling module xil_defaultlib.axi_crossbar_v2_1_33_wdata_mux_9...
Compiling module xil_defaultlib.axi_register_slice_v2_1_32_axic_...
Compiling module xil_defaultlib.axi_register_slice_v2_1_32_axic_...
Compiling module xil_defaultlib.axi_register_slice_v2_1_32_axi_r...
Compiling module xil_defaultlib.axi_data_fifo_v2_1_31_ndeep_srl_...
Compiling module xil_defaultlib.axi_data_fifo_v2_1_31_axic_reg_s...
Compiling module xil_defaultlib.axi_crossbar_v2_1_33_wdata_mux__...
Compiling module xil_defaultlib.axi_register_slice_v2_1_32_axic_...
Compiling module xil_defaultlib.axi_register_slice_v2_1_32_axic_...
Compiling module xil_defaultlib.axi_register_slice_v2_1_32_axi_r...
Compiling module xil_defaultlib.axi_crossbar_v2_1_33_si_transact...
Compiling module xil_defaultlib.axi_crossbar_v2_1_33_splitter_96
Compiling module xil_defaultlib.axi_data_fifo_v2_1_31_ndeep_srl_...
Compiling module xil_defaultlib.axi_data_fifo_v2_1_31_ndeep_srl_...
Compiling module xil_defaultlib.axi_data_fifo_v2_1_31_axic_reg_s...
Compiling module xil_defaultlib.axi_crossbar_v2_1_33_wdata_route...
Compiling module xil_defaultlib.axi_crossbar_v2_1_33_si_transact...
Compiling module xil_defaultlib.axi_crossbar_v2_1_33_splitter_97
Compiling module xil_defaultlib.axi_crossbar_v2_1_33_crossbar
Compiling module xil_defaultlib.axi_crossbar_v2_1_33_axi_crossba...
Compiling module xil_defaultlib.dma_xbar_0
Compiling module xil_defaultlib.dma_axi_mem_intercon_0
Compiling module xil_defaultlib.xpm_cdc_sync_rst
Compiling module simprims_ver.RB36_INTERNAL_VLOG(DOB_REG=1,REA...
Compiling module simprims_ver.RAMB36E1(DOB_REG=1,READ_WIDTH_A=...
Compiling module xil_defaultlib.xpm_memory_base__parameterized2
Compiling module xil_defaultlib.xpm_counter_updn__parameterized8
Compiling module xil_defaultlib.xpm_counter_updn__parameterized9
Compiling module xil_defaultlib.xpm_fifo_reg_bit
Compiling module xil_defaultlib.xpm_counter_updn__parameterized8...
Compiling module xil_defaultlib.xpm_counter_updn__parameterized9...
Compiling module xil_defaultlib.xpm_fifo_rst
Compiling module xil_defaultlib.xpm_fifo_base__parameterized2
Compiling module xil_defaultlib.xpm_fifo_axis
Compiling module xil_defaultlib.axis_data_fifo_v2_0_14_top
Compiling module xil_defaultlib.dma_axis_data_fifo_0_0
Compiling module simprims_ver.BIBUF
Compiling module simprims_ver.PS7
Compiling module simprims_ver.BUFG
Compiling module xil_defaultlib.processing_system7_v5_5_processi...
Compiling module xil_defaultlib.dma_processing_system7_0_0
Compiling module xil_defaultlib.axi_protocol_converter_v2_1_32_b...
Compiling module xil_defaultlib.axi_protocol_converter_v2_1_32_b...
Compiling module xil_defaultlib.axi_protocol_converter_v2_1_32_b...
Compiling module xil_defaultlib.axi_protocol_converter_v2_1_32_b...
Compiling module xil_defaultlib.axi_protocol_converter_v2_1_32_b...
Compiling module xil_defaultlib.axi_protocol_converter_v2_1_32_b...
Compiling module xil_defaultlib.axi_protocol_converter_v2_1_32_b...
Compiling module xil_defaultlib.axi_protocol_converter_v2_1_32_b...
Compiling module xil_defaultlib.axi_register_slice_v2_1_32_axic_...
Compiling module xil_defaultlib.axi_register_slice_v2_1_32_axic_...
Compiling module xil_defaultlib.axi_register_slice_v2_1_32_axic_...
Compiling module xil_defaultlib.axi_register_slice_v2_1_32_axic_...
Compiling module xil_defaultlib.axi_register_slice_v2_1_32_axi_r...
Compiling module xil_defaultlib.axi_protocol_converter_v2_1_32_b...
Compiling module xil_defaultlib.axi_protocol_converter_v2_1_32_b...
Compiling module xil_defaultlib.axi_protocol_converter_v2_1_32_b...
Compiling module xil_defaultlib.axi_protocol_converter_v2_1_32_b...
Compiling module xil_defaultlib.axi_protocol_converter_v2_1_32_b...
Compiling module xil_defaultlib.axi_protocol_converter_v2_1_32_b...
Compiling module xil_defaultlib.axi_protocol_converter_v2_1_32_b...
Compiling module xil_defaultlib.axi_protocol_converter_v2_1_32_b...
Compiling module xil_defaultlib.axi_protocol_converter_v2_1_32_b...
Compiling module xil_defaultlib.axi_protocol_converter_v2_1_32_a...
Compiling module xil_defaultlib.dma_auto_pc_0
Compiling module xil_defaultlib.s00_couplers_imp_345CV4
Compiling module xil_defaultlib.axi_crossbar_v2_1_33_addr_arbite...
Compiling module xil_defaultlib.axi_crossbar_v2_1_33_decerr_slav...
Compiling module xil_defaultlib.axi_register_slice_v2_1_32_axic_...
Compiling module xil_defaultlib.axi_crossbar_v2_1_33_splitter
Compiling module xil_defaultlib.axi_crossbar_v2_1_33_splitter__p...
Compiling module xil_defaultlib.axi_crossbar_v2_1_33_crossbar_sa...
Compiling module xil_defaultlib.axi_crossbar_v2_1_33_axi_crossba...
Compiling module xil_defaultlib.dma_xbar_1
Compiling module xil_defaultlib.dma_ps7_0_axi_periph_0
Compiling module xil_defaultlib.cdc_sync__parameterized0
Compiling module xil_defaultlib.lpf
Compiling module xil_defaultlib.upcnt_n
Compiling module xil_defaultlib.sequence_psr
Compiling module xil_defaultlib.proc_sys_reset
Compiling module xil_defaultlib.dma_rst_ps7_0_50M_0
Compiling module xil_defaultlib.bd_ffff_g_inst_0
Compiling module simprims_ver.RB18_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module simprims_ver.RAMB18E1(DOA_REG=1,DOB_REG=1,REA...
Compiling module simprims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module simprims_ver.RAMB36E1(DOA_REG=1,DOB_REG=1,REA...
Compiling module simprims_ver.SRLC16E_default
Compiling module xil_defaultlib.bd_ffff_ila_lib_0
Compiling module xil_defaultlib.axis_protocol_checker_v2_0_16_as...
Compiling module xil_defaultlib.axis_protocol_checker_v2_0_16_to...
Compiling module xil_defaultlib.bd_ffff_slot_0_apcs_0
Compiling module xil_defaultlib.bd_ffff
Compiling module xil_defaultlib.dma_system_ila_0_0
Compiling module xil_defaultlib.dma
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.OBUFT
Compiling module xil_defaultlib.IOBUF_UNIQ_BASE_
Compiling module xil_defaultlib.IOBUF_HD65
Compiling module xil_defaultlib.IOBUF_HD66
Compiling module xil_defaultlib.IOBUF_HD67
Compiling module xil_defaultlib.IOBUF_HD68
Compiling module xil_defaultlib.IOBUF_HD69
Compiling module xil_defaultlib.IOBUF_HD70
Compiling module xil_defaultlib.IOBUF_HD71
Compiling module xil_defaultlib.u_ila_0_CV
Compiling module xil_defaultlib.dma_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot dma_wrapper_time_synth
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:52 . Memory (MB): peak = 3228.426 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '52' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Projects/ERN24004/Projects/PMOD_AD1_DMA/PMOD_AD1_DMA.sim/sim_1/synth/timing/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "dma_wrapper_time_synth -key {Post-Synthesis:sim_1:Timing:dma_wrapper} -tclbatch {dma_wrapper.tcl} -protoinst "protoinst_files/bd_ffff.protoinst" -protoinst "protoinst_files/dma.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/bd_ffff.protoinst
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/dma.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /dma_wrapper/dma_i//PmodAD1_0/AXI_LITE_SAMPLE
INFO: [Wavedata 42-564]   Found protocol instance at /dma_wrapper/dma_i//PmodAD1_0/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /dma_wrapper/dma_i//axi_dma_0/M_AXI_MM2S
INFO: [Wavedata 42-564]   Found protocol instance at /dma_wrapper/dma_i//axi_dma_0/M_AXI_S2MM
INFO: [Wavedata 42-564]   Found protocol instance at /dma_wrapper/dma_i//axi_dma_0/S_AXIS_S2MM
INFO: [Wavedata 42-564]   Found protocol instance at /dma_wrapper/dma_i//axi_dma_0/S_AXI_LITE
INFO: [Wavedata 42-564]   Found protocol instance at /dma_wrapper/dma_i//axi_mem_intercon/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dma_wrapper/dma_i//axi_mem_intercon/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dma_wrapper/dma_i//axi_mem_intercon/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dma_wrapper/dma_i//axi_mem_intercon/S01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dma_wrapper/dma_i//axi_mem_intercon/m00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dma_wrapper/dma_i//axi_mem_intercon/m00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dma_wrapper/dma_i//axi_mem_intercon/m00_couplers/auto_pc/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dma_wrapper/dma_i//axi_mem_intercon/m00_couplers/auto_pc/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dma_wrapper/dma_i//axi_mem_intercon/m01_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dma_wrapper/dma_i//axi_mem_intercon/m01_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dma_wrapper/dma_i//axi_mem_intercon/m01_couplers/auto_pc/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dma_wrapper/dma_i//axi_mem_intercon/m01_couplers/auto_pc/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dma_wrapper/dma_i//axi_mem_intercon/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dma_wrapper/dma_i//axi_mem_intercon/s00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dma_wrapper/dma_i//axi_mem_intercon/s00_couplers/auto_us/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dma_wrapper/dma_i//axi_mem_intercon/s00_couplers/auto_us/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dma_wrapper/dma_i//axi_mem_intercon/s01_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dma_wrapper/dma_i//axi_mem_intercon/s01_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dma_wrapper/dma_i//axi_mem_intercon/xbar/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dma_wrapper/dma_i//axi_mem_intercon/xbar/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dma_wrapper/dma_i//axi_mem_intercon/xbar/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dma_wrapper/dma_i//axi_mem_intercon/xbar/S01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dma_wrapper/dma_i//axis_data_fifo_0/M_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /dma_wrapper/dma_i//axis_data_fifo_0/S_AXIS
INFO: [Wavedata 42-564]   Found protocol instance at /dma_wrapper/dma_i//processing_system7_0/M_AXI_GP0
INFO: [Wavedata 42-564]   Found protocol instance at /dma_wrapper/dma_i//processing_system7_0/S_AXI_HP0
INFO: [Wavedata 42-564]   Found protocol instance at /dma_wrapper/dma_i//processing_system7_0/S_AXI_HP2
INFO: [Wavedata 42-564]   Found protocol instance at /dma_wrapper/dma_i//ps7_0_axi_periph/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dma_wrapper/dma_i//ps7_0_axi_periph/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dma_wrapper/dma_i//ps7_0_axi_periph/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dma_wrapper/dma_i//ps7_0_axi_periph/m00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dma_wrapper/dma_i//ps7_0_axi_periph/m00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dma_wrapper/dma_i//ps7_0_axi_periph/m01_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dma_wrapper/dma_i//ps7_0_axi_periph/m01_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dma_wrapper/dma_i//ps7_0_axi_periph/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dma_wrapper/dma_i//ps7_0_axi_periph/s00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dma_wrapper/dma_i//ps7_0_axi_periph/s00_couplers/auto_pc/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dma_wrapper/dma_i//ps7_0_axi_periph/s00_couplers/auto_pc/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dma_wrapper/dma_i//ps7_0_axi_periph/xbar/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dma_wrapper/dma_i//ps7_0_axi_periph/xbar/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /dma_wrapper/dma_i//ps7_0_axi_periph/xbar/S00_AXI
WARNING: [Wavedata 42-559] Protocol instance "/dma_wrapper/dma_i//axi_mem_intercon/m00_couplers/M_AXI" was created but is non-functional for the following reason(s):
Couldn't find port object "M_ACLK" for protocol analyzer port "ACLK".
Couldn't find port object "M_AXI_araddr[31:0]" for protocol analyzer port "ARADDR".
Couldn't find port object "M_AXI_arburst[1:0]" for protocol analyzer port "ARBURST".
Couldn't find port object "M_AXI_arcache[3:0]" for protocol analyzer port "ARCACHE".
Couldn't find port object "M_ARESETN" for protocol analyzer port "ARESETN".
Couldn't find port object "M_AXI_arid[0:0]" for protocol analyzer port "ARID".
Couldn't find port object "M_AXI_arlen[3:0]" for protocol analyzer port "ARLEN".
Couldn't find port object "M_AXI_arlock[1:0]" for protocol analyzer port "ARLOCK".
Couldn't find port object "M_AXI_arprot[2:0]" for protocol analyzer port "ARPROT".
Couldn't find port object "M_AXI_arqos[3:0]" for protocol analyzer port "ARQOS".
Couldn't find port object "M_AXI_arready" for protocol analyzer port "ARREADY".
Couldn't find port object "M_AXI_arsize[2:0]" for protocol analyzer port "ARSIZE".
Couldn't find port object "M_AXI_arvalid" for protocol analyzer port "ARVALID".
Couldn't find port object "M_AXI_awaddr[31:0]" for protocol analyzer port "AWADDR".
Couldn't find port object "M_AXI_awburst[1:0]" for protocol analyzer port "AWBURST".
Couldn't find port object "M_AXI_awcache[3:0]" for protocol analyzer port "AWCACHE".
Couldn't find port object "M_AXI_awid[0:0]" for protocol analyzer port "AWID".
Couldn't find port object "M_AXI_awlen[3:0]" for protocol analyzer port "AWLEN".
Couldn't find port object "M_AXI_awlock[1:0]" for protocol analyzer port "AWLOCK".
Couldn't find port object "M_AXI_awprot[2:0]" for protocol analyzer port "AWPROT".
Couldn't find port object "M_AXI_awqos[3:0]" for protocol analyzer port "AWQOS".
Couldn't find port object "M_AXI_awready" for protocol analyzer port "AWREADY".
Couldn't find port object "M_AXI_awsize[2:0]" for protocol analyzer port "AWSIZE".
Couldn't find port object "M_AXI_awvalid" for protocol analyzer port "AWVALID".
Couldn't find port object "M_AXI_bid[5:0]" for protocol analyzer port "BID".
Couldn't find port object "M_AXI_bready" for protocol analyzer port "BREADY".
Couldn't find port object "M_AXI_bresp[1:0]" for protocol analyzer port "BRESP".
Couldn't find port object "M_AXI_bvalid" for protocol analyzer port "BVALID".
Couldn't find port object "M_AXI_rdata[63:0]" for protocol analyzer port "RDATA".
Couldn't find port object "M_AXI_rid[5:0]" for protocol analyzer port "RID".
Couldn't find port object "M_AXI_rlast" for protocol analyzer port "RLAST".
Couldn't find port object "M_AXI_rready" for protocol analyzer port "RREADY".
Couldn't find port object "M_AXI_rresp[1:0]" for protocol analyzer port "RRESP".
Couldn't find port object "M_AXI_rvalid" for protocol analyzer port "RVALID".
Couldn't find port object "M_AXI_wdata[63:0]" for protocol analyzer port "WDATA".
Couldn't find port object "M_AXI_wid[0:0]" for protocol analyzer port "WID".
Couldn't find port object "M_AXI_wlast" for protocol analyzer port "WLAST".
Couldn't find port object "M_AXI_wready" for protocol analyzer port "WREADY".
Couldn't find port object "M_AXI_wstrb[7:0]" for protocol analyzer port "WSTRB".
Couldn't find port object "M_AXI_wvalid" for protocol analyzer port "WVALID".
Protocol instance has no valid analyzer.  Please configure the protocol instance again.

WARNING: [Wavedata 42-559] Protocol instance "/dma_wrapper/dma_i//axi_mem_intercon/m00_couplers/S_AXI" was created but is non-functional for the following reason(s):
Couldn't find port object "S_ACLK" for protocol analyzer port "ACLK".
Couldn't find port object "S_AXI_araddr[31:0]" for protocol analyzer port "ARADDR".
Couldn't find port object "S_AXI_arburst[1:0]" for protocol analyzer port "ARBURST".
Couldn't find port object "S_AXI_arcache[3:0]" for protocol analyzer port "ARCACHE".
Couldn't find port object "S_ARESETN" for protocol analyzer port "ARESETN".
Couldn't find port object "S_AXI_arid[0:0]" for protocol analyzer port "ARID".
Couldn't find port object "S_AXI_arlen[7:0]" for protocol analyzer port "ARLEN".
Couldn't find port object "S_AXI_arlock[0:0]" for protocol analyzer port "ARLOCK".
Couldn't find port object "S_AXI_arprot[2:0]" for protocol analyzer port "ARPROT".
Couldn't find port object "S_AXI_arqos[3:0]" for protocol analyzer port "ARQOS".
Couldn't find port object "S_AXI_arready" for protocol analyzer port "ARREADY".
Couldn't find port object "S_AXI_arregion[3:0]" for protocol analyzer port "ARREGION".
Couldn't find port object "S_AXI_arsize[2:0]" for protocol analyzer port "ARSIZE".
Couldn't find port object "S_AXI_arvalid" for protocol analyzer port "ARVALID".
Couldn't find port object "S_AXI_awaddr[31:0]" for protocol analyzer port "AWADDR".
Couldn't find port object "S_AXI_awburst[1:0]" for protocol analyzer port "AWBURST".
Couldn't find port object "S_AXI_awcache[3:0]" for protocol analyzer port "AWCACHE".
Couldn't find port object "S_AXI_awid[0:0]" for protocol analyzer port "AWID".
Couldn't find port object "S_AXI_awlen[7:0]" for protocol analyzer port "AWLEN".
Couldn't find port object "S_AXI_awlock[0:0]" for protocol analyzer port "AWLOCK".
Couldn't find port object "S_AXI_awprot[2:0]" for protocol analyzer port "AWPROT".
Couldn't find port object "S_AXI_awqos[3:0]" for protocol analyzer port "AWQOS".
Couldn't find port object "S_AXI_awready" for protocol analyzer port "AWREADY".
Couldn't find port object "S_AXI_awregion[3:0]" for protocol analyzer port "AWREGION".
Couldn't find port object "S_AXI_awsize[2:0]" for protocol analyzer port "AWSIZE".
Couldn't find port object "S_AXI_awvalid" for protocol analyzer port "AWVALID".
Couldn't find port object "S_AXI_bid[0:0]" for protocol analyzer port "BID".
Couldn't find port object "S_AXI_bready" for protocol analyzer port "BREADY".
Couldn't find port object "S_AXI_bresp[1:0]" for protocol analyzer port "BRESP".
Couldn't find port object "S_AXI_bvalid" for protocol analyzer port "BVALID".
Couldn't find port object "S_AXI_rdata[63:0]" for protocol analyzer port "RDATA".
Couldn't find port object "S_AXI_rid[0:0]" for protocol analyzer port "RID".
Couldn't find port object "S_AXI_rlast" for protocol analyzer port "RLAST".
Couldn't find port object "S_AXI_rready" for protocol analyzer port "RREADY".
Couldn't find port object "S_AXI_rresp[1:0]" for protocol analyzer port "RRESP".
Couldn't find port object "S_AXI_rvalid" for protocol analyzer port "RVALID".
Couldn't find port object "S_AXI_wdata[63:0]" for protocol analyzer port "WDATA".
Couldn't find port object "S_AXI_wlast" for protocol analyzer port "WLAST".
Couldn't find port object "S_AXI_wready" for protocol analyzer port "WREADY".
Couldn't find port object "S_AXI_wstrb[7:0]" for protocol analyzer port "WSTRB".
Couldn't find port object "S_AXI_wvalid" for protocol analyzer port "WVALID".
Protocol instance has no valid analyzer.  Please configure the protocol instance again.

WARNING: [Wavedata 42-559] Protocol instance "/dma_wrapper/dma_i//axi_mem_intercon/m01_couplers/M_AXI" was created but is non-functional for the following reason(s):
Couldn't find port object "M_ACLK" for protocol analyzer port "ACLK".
Couldn't find port object "M_AXI_araddr[31:0]" for protocol analyzer port "ARADDR".
Couldn't find port object "M_AXI_arburst[1:0]" for protocol analyzer port "ARBURST".
Couldn't find port object "M_AXI_arcache[3:0]" for protocol analyzer port "ARCACHE".
Couldn't find port object "M_ARESETN" for protocol analyzer port "ARESETN".
Couldn't find port object "M_AXI_arid[0:0]" for protocol analyzer port "ARID".
Couldn't find port object "M_AXI_arlen[3:0]" for protocol analyzer port "ARLEN".
Couldn't find port object "M_AXI_arlock[1:0]" for protocol analyzer port "ARLOCK".
Couldn't find port object "M_AXI_arprot[2:0]" for protocol analyzer port "ARPROT".
Couldn't find port object "M_AXI_arqos[3:0]" for protocol analyzer port "ARQOS".
Couldn't find port object "M_AXI_arready" for protocol analyzer port "ARREADY".
Couldn't find port object "M_AXI_arsize[2:0]" for protocol analyzer port "ARSIZE".
Couldn't find port object "M_AXI_arvalid" for protocol analyzer port "ARVALID".
Couldn't find port object "M_AXI_awaddr[31:0]" for protocol analyzer port "AWADDR".
Couldn't find port object "M_AXI_awburst[1:0]" for protocol analyzer port "AWBURST".
Couldn't find port object "M_AXI_awcache[3:0]" for protocol analyzer port "AWCACHE".
Couldn't find port object "M_AXI_awid[0:0]" for protocol analyzer port "AWID".
Couldn't find port object "M_AXI_awlen[3:0]" for protocol analyzer port "AWLEN".
Couldn't find port object "M_AXI_awlock[1:0]" for protocol analyzer port "AWLOCK".
Couldn't find port object "M_AXI_awprot[2:0]" for protocol analyzer port "AWPROT".
Couldn't find port object "M_AXI_awqos[3:0]" for protocol analyzer port "AWQOS".
Couldn't find port object "M_AXI_awready" for protocol analyzer port "AWREADY".
Couldn't find port object "M_AXI_awsize[2:0]" for protocol analyzer port "AWSIZE".
Couldn't find port object "M_AXI_awvalid" for protocol analyzer port "AWVALID".
Couldn't find port object "M_AXI_bid[5:0]" for protocol analyzer port "BID".
Couldn't find port object "M_AXI_bready" for protocol analyzer port "BREADY".
Couldn't find port object "M_AXI_bresp[1:0]" for protocol analyzer port "BRESP".
Couldn't find port object "M_AXI_bvalid" for protocol analyzer port "BVALID".
Couldn't find port object "M_AXI_rdata[63:0]" for protocol analyzer port "RDATA".
Couldn't find port object "M_AXI_rid[5:0]" for protocol analyzer port "RID".
Couldn't find port object "M_AXI_rlast" for protocol analyzer port "RLAST".
Couldn't find port object "M_AXI_rready" for protocol analyzer port "RREADY".
Couldn't find port object "M_AXI_rresp[1:0]" for protocol analyzer port "RRESP".
Couldn't find port object "M_AXI_rvalid" for protocol analyzer port "RVALID".
Couldn't find port object "M_AXI_wdata[63:0]" for protocol analyzer port "WDATA".
Couldn't find port object "M_AXI_wid[0:0]" for protocol analyzer port "WID".
Couldn't find port object "M_AXI_wlast" for protocol analyzer port "WLAST".
Couldn't find port object "M_AXI_wready" for protocol analyzer port "WREADY".
Couldn't find port object "M_AXI_wstrb[7:0]" for protocol analyzer port "WSTRB".
Couldn't find port object "M_AXI_wvalid" for protocol analyzer port "WVALID".
Protocol instance has no valid analyzer.  Please configure the protocol instance again.

WARNING: [Wavedata 42-559] Protocol instance "/dma_wrapper/dma_i//axi_mem_intercon/m01_couplers/S_AXI" was created but is non-functional for the following reason(s):
Couldn't find port object "S_ACLK" for protocol analyzer port "ACLK".
Couldn't find port object "S_AXI_araddr[31:0]" for protocol analyzer port "ARADDR".
Couldn't find port object "S_AXI_arburst[1:0]" for protocol analyzer port "ARBURST".
Couldn't find port object "S_AXI_arcache[3:0]" for protocol analyzer port "ARCACHE".
Couldn't find port object "S_ARESETN" for protocol analyzer port "ARESETN".
Couldn't find port object "S_AXI_arid[0:0]" for protocol analyzer port "ARID".
Couldn't find port object "S_AXI_arlen[7:0]" for protocol analyzer port "ARLEN".
Couldn't find port object "S_AXI_arlock[0:0]" for protocol analyzer port "ARLOCK".
Couldn't find port object "S_AXI_arprot[2:0]" for protocol analyzer port "ARPROT".
Couldn't find port object "S_AXI_arqos[3:0]" for protocol analyzer port "ARQOS".
Couldn't find port object "S_AXI_arready" for protocol analyzer port "ARREADY".
Couldn't find port object "S_AXI_arregion[3:0]" for protocol analyzer port "ARREGION".
Couldn't find port object "S_AXI_arsize[2:0]" for protocol analyzer port "ARSIZE".
Couldn't find port object "S_AXI_arvalid" for protocol analyzer port "ARVALID".
Couldn't find port object "S_AXI_awaddr[31:0]" for protocol analyzer port "AWADDR".
Couldn't find port object "S_AXI_awburst[1:0]" for protocol analyzer port "AWBURST".
Couldn't find port object "S_AXI_awcache[3:0]" for protocol analyzer port "AWCACHE".
Couldn't find port object "S_AXI_awid[0:0]" for protocol analyzer port "AWID".
Couldn't find port object "S_AXI_awlen[7:0]" for protocol analyzer port "AWLEN".
Couldn't find port object "S_AXI_awlock[0:0]" for protocol analyzer port "AWLOCK".
Couldn't find port object "S_AXI_awprot[2:0]" for protocol analyzer port "AWPROT".
Couldn't find port object "S_AXI_awqos[3:0]" for protocol analyzer port "AWQOS".
Couldn't find port object "S_AXI_awready" for protocol analyzer port "AWREADY".
Couldn't find port object "S_AXI_awregion[3:0]" for protocol analyzer port "AWREGION".
Couldn't find port object "S_AXI_awsize[2:0]" for protocol analyzer port "AWSIZE".
Couldn't find port object "S_AXI_awvalid" for protocol analyzer port "AWVALID".
Couldn't find port object "S_AXI_bid[0:0]" for protocol analyzer port "BID".
Couldn't find port object "S_AXI_bready" for protocol analyzer port "BREADY".
Couldn't find port object "S_AXI_bresp[1:0]" for protocol analyzer port "BRESP".
Couldn't find port object "S_AXI_bvalid" for protocol analyzer port "BVALID".
Couldn't find port object "S_AXI_rdata[63:0]" for protocol analyzer port "RDATA".
Couldn't find port object "S_AXI_rid[0:0]" for protocol analyzer port "RID".
Couldn't find port object "S_AXI_rlast" for protocol analyzer port "RLAST".
Couldn't find port object "S_AXI_rready" for protocol analyzer port "RREADY".
Couldn't find port object "S_AXI_rresp[1:0]" for protocol analyzer port "RRESP".
Couldn't find port object "S_AXI_rvalid" for protocol analyzer port "RVALID".
Couldn't find port object "S_AXI_wdata[63:0]" for protocol analyzer port "WDATA".
Couldn't find port object "S_AXI_wlast" for protocol analyzer port "WLAST".
Couldn't find port object "S_AXI_wready" for protocol analyzer port "WREADY".
Couldn't find port object "S_AXI_wstrb[7:0]" for protocol analyzer port "WSTRB".
Couldn't find port object "S_AXI_wvalid" for protocol analyzer port "WVALID".
Protocol instance has no valid analyzer.  Please configure the protocol instance again.

WARNING: [Wavedata 42-559] Protocol instance "/dma_wrapper/dma_i//axi_mem_intercon/s00_couplers/M_AXI" was created but is non-functional for the following reason(s):
Couldn't find port object "M_ACLK" for protocol analyzer port "ACLK".
Couldn't find port object "M_ARESETN" for protocol analyzer port "ARESETN".
Couldn't find port object "M_AXI_awaddr[31:0]" for protocol analyzer port "AWADDR".
Couldn't find port object "M_AXI_awburst[1:0]" for protocol analyzer port "AWBURST".
Couldn't find port object "M_AXI_awcache[3:0]" for protocol analyzer port "AWCACHE".
Couldn't find port object "M_AXI_awlen[7:0]" for protocol analyzer port "AWLEN".
Couldn't find port object "M_AXI_awlock[0:0]" for protocol analyzer port "AWLOCK".
Couldn't find port object "M_AXI_awprot[2:0]" for protocol analyzer port "AWPROT".
Couldn't find port object "M_AXI_awqos[3:0]" for protocol analyzer port "AWQOS".
Couldn't find port object "M_AXI_awready" for protocol analyzer port "AWREADY".
Couldn't find port object "M_AXI_awsize[2:0]" for protocol analyzer port "AWSIZE".
Couldn't find port object "M_AXI_awvalid" for protocol analyzer port "AWVALID".
Couldn't find port object "M_AXI_bready" for protocol analyzer port "BREADY".
Couldn't find port object "M_AXI_bresp[1:0]" for protocol analyzer port "BRESP".
Couldn't find port object "M_AXI_bvalid" for protocol analyzer port "BVALID".
Couldn't find port object "M_AXI_wdata[63:0]" for protocol analyzer port "WDATA".
Couldn't find port object "M_AXI_wlast" for protocol analyzer port "WLAST".
Couldn't find port object "M_AXI_wready" for protocol analyzer port "WREADY".
Couldn't find port object "M_AXI_wstrb[7:0]" for protocol analyzer port "WSTRB".
Couldn't find port object "M_AXI_wvalid" for protocol analyzer port "WVALID".
Protocol instance has no valid analyzer.  Please configure the protocol instance again.

WARNING: [Wavedata 42-559] Protocol instance "/dma_wrapper/dma_i//axi_mem_intercon/s00_couplers/S_AXI" was created but is non-functional for the following reason(s):
Couldn't find port object "S_ACLK" for protocol analyzer port "ACLK".
Couldn't find port object "S_ARESETN" for protocol analyzer port "ARESETN".
Couldn't find port object "S_AXI_awaddr[31:0]" for protocol analyzer port "AWADDR".
Couldn't find port object "S_AXI_awburst[1:0]" for protocol analyzer port "AWBURST".
Couldn't find port object "S_AXI_awcache[3:0]" for protocol analyzer port "AWCACHE".
Couldn't find port object "S_AXI_awlen[7:0]" for protocol analyzer port "AWLEN".
Couldn't find port object "S_AXI_awprot[2:0]" for protocol analyzer port "AWPROT".
Couldn't find port object "S_AXI_awready" for protocol analyzer port "AWREADY".
Couldn't find port object "S_AXI_awsize[2:0]" for protocol analyzer port "AWSIZE".
Couldn't find port object "S_AXI_awvalid" for protocol analyzer port "AWVALID".
Couldn't find port object "S_AXI_bready" for protocol analyzer port "BREADY".
Couldn't find port object "S_AXI_bresp[1:0]" for protocol analyzer port "BRESP".
Couldn't find port object "S_AXI_bvalid" for protocol analyzer port "BVALID".
Couldn't find port object "S_AXI_wdata[31:0]" for protocol analyzer port "WDATA".
Couldn't find port object "S_AXI_wlast" for protocol analyzer port "WLAST".
Couldn't find port object "S_AXI_wready" for protocol analyzer port "WREADY".
Couldn't find port object "S_AXI_wstrb[3:0]" for protocol analyzer port "WSTRB".
Couldn't find port object "S_AXI_wvalid" for protocol analyzer port "WVALID".
Protocol instance has no valid analyzer.  Please configure the protocol instance again.

WARNING: [Wavedata 42-560] Unable to create protocol instance "/dma_wrapper/dma_i//axi_mem_intercon/s01_couplers/M_AXI" for the following reason(s):
The specified scope for the protocol instance does not exist in the design.

WARNING: [Wavedata 42-560] Unable to create protocol instance "/dma_wrapper/dma_i//axi_mem_intercon/s01_couplers/S_AXI" for the following reason(s):
The specified scope for the protocol instance does not exist in the design.

WARNING: [Wavedata 42-560] Unable to create protocol instance "/dma_wrapper/dma_i//ps7_0_axi_periph/m00_couplers/M_AXI" for the following reason(s):
The specified scope for the protocol instance does not exist in the design.

WARNING: [Wavedata 42-560] Unable to create protocol instance "/dma_wrapper/dma_i//ps7_0_axi_periph/m00_couplers/S_AXI" for the following reason(s):
The specified scope for the protocol instance does not exist in the design.

WARNING: [Wavedata 42-560] Unable to create protocol instance "/dma_wrapper/dma_i//ps7_0_axi_periph/m01_couplers/M_AXI" for the following reason(s):
The specified scope for the protocol instance does not exist in the design.

WARNING: [Wavedata 42-560] Unable to create protocol instance "/dma_wrapper/dma_i//ps7_0_axi_periph/m01_couplers/S_AXI" for the following reason(s):
The specified scope for the protocol instance does not exist in the design.

WARNING: [Wavedata 42-559] Protocol instance "/dma_wrapper/dma_i//ps7_0_axi_periph/s00_couplers/M_AXI" was created but is non-functional for the following reason(s):
Couldn't find port object "M_ACLK" for protocol analyzer port "ACLK".
Couldn't find port object "M_AXI_araddr[31:0]" for protocol analyzer port "ARADDR".
Couldn't find port object "M_ARESETN" for protocol analyzer port "ARESETN".
Couldn't find port object "M_AXI_arprot[2:0]" for protocol analyzer port "ARPROT".
Couldn't find port object "M_AXI_arready" for protocol analyzer port "ARREADY".
Couldn't find port object "M_AXI_arvalid" for protocol analyzer port "ARVALID".
Couldn't find port object "M_AXI_awaddr[31:0]" for protocol analyzer port "AWADDR".
Couldn't find port object "M_AXI_awprot[2:0]" for protocol analyzer port "AWPROT".
Couldn't find port object "M_AXI_awready" for protocol analyzer port "AWREADY".
Couldn't find port object "M_AXI_awvalid" for protocol analyzer port "AWVALID".
Couldn't find port object "M_AXI_bready" for protocol analyzer port "BREADY".
Couldn't find port object "M_AXI_bresp[1:0]" for protocol analyzer port "BRESP".
Couldn't find port object "M_AXI_bvalid" for protocol analyzer port "BVALID".
Couldn't find port object "M_AXI_rdata[31:0]" for protocol analyzer port "RDATA".
Couldn't find port object "M_AXI_rready" for protocol analyzer port "RREADY".
Couldn't find port object "M_AXI_rresp[1:0]" for protocol analyzer port "RRESP".
Couldn't find port object "M_AXI_rvalid" for protocol analyzer port "RVALID".
Couldn't find port object "M_AXI_wdata[31:0]" for protocol analyzer port "WDATA".
Couldn't find port object "M_AXI_wready" for protocol analyzer port "WREADY".
Couldn't find port object "M_AXI_wstrb[3:0]" for protocol analyzer port "WSTRB".
Couldn't find port object "M_AXI_wvalid" for protocol analyzer port "WVALID".
Protocol instance has no valid analyzer.  Please configure the protocol instance again.

WARNING: [Wavedata 42-559] Protocol instance "/dma_wrapper/dma_i//ps7_0_axi_periph/s00_couplers/S_AXI" was created but is non-functional for the following reason(s):
Couldn't find port object "S_ACLK" for protocol analyzer port "ACLK".
Couldn't find port object "S_AXI_araddr[31:0]" for protocol analyzer port "ARADDR".
Couldn't find port object "S_AXI_arburst[1:0]" for protocol analyzer port "ARBURST".
Couldn't find port object "S_AXI_arcache[3:0]" for protocol analyzer port "ARCACHE".
Couldn't find port object "S_ARESETN" for protocol analyzer port "ARESETN".
Couldn't find port object "S_AXI_arid[11:0]" for protocol analyzer port "ARID".
Couldn't find port object "S_AXI_arlen[3:0]" for protocol analyzer port "ARLEN".
Couldn't find port object "S_AXI_arlock[1:0]" for protocol analyzer port "ARLOCK".
Couldn't find port object "S_AXI_arprot[2:0]" for protocol analyzer port "ARPROT".
Couldn't find port object "S_AXI_arqos[3:0]" for protocol analyzer port "ARQOS".
Couldn't find port object "S_AXI_arready" for protocol analyzer port "ARREADY".
Couldn't find port object "S_AXI_arsize[2:0]" for protocol analyzer port "ARSIZE".
Couldn't find port object "S_AXI_arvalid" for protocol analyzer port "ARVALID".
Couldn't find port object "S_AXI_awaddr[31:0]" for protocol analyzer port "AWADDR".
Couldn't find port object "S_AXI_awburst[1:0]" for protocol analyzer port "AWBURST".
Couldn't find port object "S_AXI_awcache[3:0]" for protocol analyzer port "AWCACHE".
Couldn't find port object "S_AXI_awid[11:0]" for protocol analyzer port "AWID".
Couldn't find port object "S_AXI_awlen[3:0]" for protocol analyzer port "AWLEN".
Couldn't find port object "S_AXI_awlock[1:0]" for protocol analyzer port "AWLOCK".
Couldn't find port object "S_AXI_awprot[2:0]" for protocol analyzer port "AWPROT".
Couldn't find port object "S_AXI_awqos[3:0]" for protocol analyzer port "AWQOS".
Couldn't find port object "S_AXI_awready" for protocol analyzer port "AWREADY".
Couldn't find port object "S_AXI_awsize[2:0]" for protocol analyzer port "AWSIZE".
Couldn't find port object "S_AXI_awvalid" for protocol analyzer port "AWVALID".
Couldn't find port object "S_AXI_bid[11:0]" for protocol analyzer port "BID".
Couldn't find port object "S_AXI_bready" for protocol analyzer port "BREADY".
Couldn't find port object "S_AXI_bresp[1:0]" for protocol analyzer port "BRESP".
Couldn't find port object "S_AXI_bvalid" for protocol analyzer port "BVALID".
Couldn't find port object "S_AXI_rdata[31:0]" for protocol analyzer port "RDATA".
Couldn't find port object "S_AXI_rid[11:0]" for protocol analyzer port "RID".
Couldn't find port object "S_AXI_rlast" for protocol analyzer port "RLAST".
Couldn't find port object "S_AXI_rready" for protocol analyzer port "RREADY".
Couldn't find port object "S_AXI_rresp[1:0]" for protocol analyzer port "RRESP".
Couldn't find port object "S_AXI_rvalid" for protocol analyzer port "RVALID".
Couldn't find port object "S_AXI_wdata[31:0]" for protocol analyzer port "WDATA".
Couldn't find port object "S_AXI_wid[11:0]" for protocol analyzer port "WID".
Couldn't find port object "S_AXI_wlast" for protocol analyzer port "WLAST".
Couldn't find port object "S_AXI_wready" for protocol analyzer port "WREADY".
Couldn't find port object "S_AXI_wstrb[3:0]" for protocol analyzer port "WSTRB".
Couldn't find port object "S_AXI_wvalid" for protocol analyzer port "WVALID".
Protocol instance has no valid analyzer.  Please configure the protocol instance again.

Time resolution is 1 ps
source dma_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Warning on instance dma_wrapper.dma_i.processing_system7_0.inst.PS7_i : The Zynq-7000 All Programmable SoC does not have a simulation model. Behavioral simulation of Zynq-7000 (e.g. Zynq PS7 block) is not supported in any simulator. Please use the AXI BFM simulation model to verify the AXI transactions.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'dma_wrapper_time_synth' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:51 ; elapsed = 00:03:08 . Memory (MB): peak = 3267.973 ; gain = 1248.711
run 10 ns
restart
INFO: [Wavedata 42-604] Simulation restarted
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov 20 15:09:44 2024...
