/*****************************************************************************
*  Copyright Statement:
*  --------------------
*  This software is protected by Copyright and the information contained
*  herein is confidential. The software may not be copied and the information
*  contained herein may not be used or disclosed except with the written
*  permission of MediaTek Inc. (C) 2013
*
*  BY OPENING THIS FILE, BUYER HEREBY UNEQUIVOCALLY ACKNOWLEDGES AND AGREES
*  THAT THE SOFTWARE/FIRMWARE AND ITS DOCUMENTATIONS ("MEDIATEK SOFTWARE")
*  RECEIVED FROM MEDIATEK AND/OR ITS REPRESENTATIVES ARE PROVIDED TO BUYER ON
*  AN "AS-IS" BASIS ONLY. MEDIATEK EXPRESSLY DISCLAIMS ANY AND ALL WARRANTIES,
*  EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF
*  MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NONINFRINGEMENT.
*  NEITHER DOES MEDIATEK PROVIDE ANY WARRANTY WHATSOEVER WITH RESPECT TO THE
*  SOFTWARE OF ANY THIRD PARTY WHICH MAY BE USED BY, INCORPORATED IN, OR
*  SUPPLIED WITH THE MEDIATEK SOFTWARE, AND BUYER AGREES TO LOOK ONLY TO SUCH
*  THIRD PARTY FOR ANY WARRANTY CLAIM RELATING THERETO. MEDIATEK SHALL ALSO
*  NOT BE RESPONSIBLE FOR ANY MEDIATEK SOFTWARE RELEASES MADE TO BUYER'S
*  SPECIFICATION OR TO CONFORM TO A PARTICULAR STANDARD OR OPEN FORUM.
*
*  BUYER'S SOLE AND EXCLUSIVE REMEDY AND MEDIATEK'S ENTIRE AND CUMULATIVE
*  LIABILITY WITH RESPECT TO THE MEDIATEK SOFTWARE RELEASED HEREUNDER WILL BE,
*  AT MEDIATEK'S OPTION, TO REVISE OR REPLACE THE MEDIATEK SOFTWARE AT ISSUE,
*  OR REFUND ANY SOFTWARE LICENSE FEES OR SERVICE CHARGE PAID BY BUYER TO
*  MEDIATEK FOR SUCH MEDIATEK SOFTWARE AT ISSUE.
*
*  THE TRANSACTION CONTEMPLATED HEREUNDER SHALL BE CONSTRUED IN ACCORDANCE
*  WITH THE LAWS OF THE STATE OF CALIFORNIA, USA, EXCLUDING ITS CONFLICT OF
*  LAWS PRINCIPLES.  ANY DISPUTES, CONTROVERSIES OR CLAIMS ARISING THEREOF AND
*  RELATED THERETO SHALL BE SETTLED BY ARBITRATION IN SAN FRANCISCO, CA, UNDER
*  THE RULES OF THE INTERNATIONAL CHAMBER OF COMMERCE (ICC).
*
*****************************************************************************/

/*****************************************************************************
 *
 * Filename:
 * ---------
 *     dcl_pmic6331_hw.h
 *
 * Project:
 * --------
 *     MOLY Software
 *
 * Description:
 * ------------
 *     This file is for PMIC 6331
 *
 * Author:
 * -------
 * -------
 *
 *============================================================================
 * HISTORY
 * Below this line, this part is controlled by PVCS VM. DO NOT MODIFY!!
 *------------------------------------------------------------------------------
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *
 * removed!
 * removed!
 * removed!
 *------------------------------------------------------------------------------
 * Upper this line, this part is controlled by PVCS VM. DO NOT MODIFY!!
 *============================================================================
 ****************************************************************************/

#ifndef __DCL_PMIC6331_HW_H_STRUCT__
#define __DCL_PMIC6331_HW_H_STRUCT__

#include "dcl_pmic_features.h"

#ifdef PMIC_6331_REG_API

#define MT6331_PMIC_REG_BASE 	(0x0000)

#define MT6331_STRUP_CON0         (MT6331_PMIC_REG_BASE + 0x0000)
#define MT6331_STRUP_CON2         (MT6331_PMIC_REG_BASE + 0x0002)
#define MT6331_STRUP_CON3         (MT6331_PMIC_REG_BASE + 0x0004)
#define MT6331_STRUP_CON4         (MT6331_PMIC_REG_BASE + 0x0006)
#define MT6331_STRUP_CON5         (MT6331_PMIC_REG_BASE + 0x0008)
#define MT6331_STRUP_CON6         (MT6331_PMIC_REG_BASE + 0x000A)
#define MT6331_STRUP_CON7         (MT6331_PMIC_REG_BASE + 0x000C)
#define MT6331_STRUP_CON8         (MT6331_PMIC_REG_BASE + 0x000E)
#define MT6331_STRUP_CON9         (MT6331_PMIC_REG_BASE + 0x0010)
#define MT6331_STRUP_CON10        (MT6331_PMIC_REG_BASE + 0x0012)
#define MT6331_STRUP_CON11        (MT6331_PMIC_REG_BASE + 0x0014)
#define MT6331_STRUP_CON12        (MT6331_PMIC_REG_BASE + 0x0016)
#define MT6331_STRUP_CON13        (MT6331_PMIC_REG_BASE + 0x0018)
#define MT6331_STRUP_CON14        (MT6331_PMIC_REG_BASE + 0x001A)
#define MT6331_STRUP_CON15        (MT6331_PMIC_REG_BASE + 0x001C)
#define MT6331_STRUP_CON16        (MT6331_PMIC_REG_BASE + 0x001E)
#define MT6331_STRUP_CON17        (MT6331_PMIC_REG_BASE + 0x0020)
#define MT6331_STRUP_CON18        (MT6331_PMIC_REG_BASE + 0x0022)
#define MT6331_HWCID              (MT6331_PMIC_REG_BASE + 0x0100)
#define MT6331_SWCID              (MT6331_PMIC_REG_BASE + 0x0102)
#define MT6331_EXT_PMIC_STATUS    (MT6331_PMIC_REG_BASE + 0x0104)
#define MT6331_TOP_CON            (MT6331_PMIC_REG_BASE + 0x0106)
#define MT6331_TEST_OUT           (MT6331_PMIC_REG_BASE + 0x0108)
#define MT6331_TEST_CON0          (MT6331_PMIC_REG_BASE + 0x010A)
#define MT6331_TEST_CON1          (MT6331_PMIC_REG_BASE + 0x010C)
#define MT6331_TESTMODE_SW        (MT6331_PMIC_REG_BASE + 0x010E)
#define MT6331_EN_STATUS0         (MT6331_PMIC_REG_BASE + 0x0110)
#define MT6331_EN_STATUS1         (MT6331_PMIC_REG_BASE + 0x0112)
#define MT6331_EN_STATUS2         (MT6331_PMIC_REG_BASE + 0x0114)
#define MT6331_OCSTATUS0          (MT6331_PMIC_REG_BASE + 0x0116)
#define MT6331_OCSTATUS1          (MT6331_PMIC_REG_BASE + 0x0118)
#define MT6331_OCSTATUS2          (MT6331_PMIC_REG_BASE + 0x011A)
#define MT6331_PGSTATUS           (MT6331_PMIC_REG_BASE + 0x011C)
#define MT6331_TOPSTATUS          (MT6331_PMIC_REG_BASE + 0x011E)
#define MT6331_TDSEL_CON          (MT6331_PMIC_REG_BASE + 0x0120)
#define MT6331_RDSEL_CON          (MT6331_PMIC_REG_BASE + 0x0122)
#define MT6331_SMT_CON0           (MT6331_PMIC_REG_BASE + 0x0124)
#define MT6331_SMT_CON1           (MT6331_PMIC_REG_BASE + 0x0126)
#define MT6331_SMT_CON2           (MT6331_PMIC_REG_BASE + 0x0128)
#define MT6331_DRV_CON0           (MT6331_PMIC_REG_BASE + 0x012A)
#define MT6331_DRV_CON1           (MT6331_PMIC_REG_BASE + 0x012C)
#define MT6331_DRV_CON2           (MT6331_PMIC_REG_BASE + 0x012E)
#define MT6331_DRV_CON3           (MT6331_PMIC_REG_BASE + 0x0130)
#define MT6331_TOP_STATUS         (MT6331_PMIC_REG_BASE + 0x0132)
#define MT6331_TOP_STATUS_SET     (MT6331_PMIC_REG_BASE + 0x0134)
#define MT6331_TOP_STATUS_CLR     (MT6331_PMIC_REG_BASE + 0x0136)
#define MT6331_TOP_CKPDN_CON0     (MT6331_PMIC_REG_BASE + 0x0138)
#define MT6331_TOP_CKPDN_CON0_SET (MT6331_PMIC_REG_BASE + 0x013A)
#define MT6331_TOP_CKPDN_CON0_CLR (MT6331_PMIC_REG_BASE + 0x013C)
#define MT6331_TOP_CKPDN_CON1     (MT6331_PMIC_REG_BASE + 0x013E)
#define MT6331_TOP_CKPDN_CON1_SET (MT6331_PMIC_REG_BASE + 0x0140)
#define MT6331_TOP_CKPDN_CON1_CLR (MT6331_PMIC_REG_BASE + 0x0142)
#define MT6331_TOP_CKPDN_CON2     (MT6331_PMIC_REG_BASE + 0x0144)
#define MT6331_TOP_CKPDN_CON2_SET (MT6331_PMIC_REG_BASE + 0x0146)
#define MT6331_TOP_CKPDN_CON2_CLR (MT6331_PMIC_REG_BASE + 0x0148)
#define MT6331_TOP_CKSEL_CON      (MT6331_PMIC_REG_BASE + 0x014A)
#define MT6331_TOP_CKSEL_CON_SET  (MT6331_PMIC_REG_BASE + 0x014C)
#define MT6331_TOP_CKSEL_CON_CLR  (MT6331_PMIC_REG_BASE + 0x014E)
#define MT6331_TOP_CKHWEN_CON     (MT6331_PMIC_REG_BASE + 0x0150)
#define MT6331_TOP_CKHWEN_CON_SET (MT6331_PMIC_REG_BASE + 0x0152)
#define MT6331_TOP_CKHWEN_CON_CLR (MT6331_PMIC_REG_BASE + 0x0154)
#define MT6331_TOP_CKTST_CON0     (MT6331_PMIC_REG_BASE + 0x0156)
#define MT6331_TOP_CKTST_CON1     (MT6331_PMIC_REG_BASE + 0x0158)
#define MT6331_TOP_CLKSQ          (MT6331_PMIC_REG_BASE + 0x015A)
#define MT6331_TOP_CLKSQ_SET      (MT6331_PMIC_REG_BASE + 0x015C)
#define MT6331_TOP_CLKSQ_CLR      (MT6331_PMIC_REG_BASE + 0x015E)
#define MT6331_TOP_RST_CON        (MT6331_PMIC_REG_BASE + 0x0160)
#define MT6331_TOP_RST_CON_SET    (MT6331_PMIC_REG_BASE + 0x0162)
#define MT6331_TOP_RST_CON_CLR    (MT6331_PMIC_REG_BASE + 0x0164)
#define MT6331_TOP_RST_MISC       (MT6331_PMIC_REG_BASE + 0x0166)
#define MT6331_TOP_RST_MISC_SET   (MT6331_PMIC_REG_BASE + 0x0168)
#define MT6331_TOP_RST_MISC_CLR   (MT6331_PMIC_REG_BASE + 0x016A)
#define MT6331_INT_CON0           (MT6331_PMIC_REG_BASE + 0x016C)
#define MT6331_INT_CON0_SET       (MT6331_PMIC_REG_BASE + 0x016E)
#define MT6331_INT_CON0_CLR       (MT6331_PMIC_REG_BASE + 0x0170)
#define MT6331_INT_CON1           (MT6331_PMIC_REG_BASE + 0x0172)
#define MT6331_INT_CON1_SET       (MT6331_PMIC_REG_BASE + 0x0174)
#define MT6331_INT_CON1_CLR       (MT6331_PMIC_REG_BASE + 0x0176)
#define MT6331_INT_MISC_CON       (MT6331_PMIC_REG_BASE + 0x0178)
#define MT6331_INT_MISC_CON_SET   (MT6331_PMIC_REG_BASE + 0x017A)
#define MT6331_INT_MISC_CON_CLR   (MT6331_PMIC_REG_BASE + 0x017C)
#define MT6331_INT_STATUS0        (MT6331_PMIC_REG_BASE + 0x017E)
#define MT6331_INT_STATUS1        (MT6331_PMIC_REG_BASE + 0x0180)
#define MT6331_OC_GEAR_0          (MT6331_PMIC_REG_BASE + 0x0182)
#define MT6331_FQMTR_CON0         (MT6331_PMIC_REG_BASE + 0x0184)
#define MT6331_FQMTR_CON1         (MT6331_PMIC_REG_BASE + 0x0186)
#define MT6331_FQMTR_CON2         (MT6331_PMIC_REG_BASE + 0x0188)
#define MT6331_RG_SPI_CON         (MT6331_PMIC_REG_BASE + 0x018A)
#define MT6331_DEW_DIO_EN         (MT6331_PMIC_REG_BASE + 0x018C)
#define MT6331_DEW_READ_TEST      (MT6331_PMIC_REG_BASE + 0x018E)
#define MT6331_DEW_WRITE_TEST     (MT6331_PMIC_REG_BASE + 0x0190)
#define MT6331_DEW_CRC_SWRST      (MT6331_PMIC_REG_BASE + 0x0192)
#define MT6331_DEW_CRC_EN         (MT6331_PMIC_REG_BASE + 0x0194)
#define MT6331_DEW_CRC_VAL        (MT6331_PMIC_REG_BASE + 0x0196)
#define MT6331_DEW_DBG_MON_SEL    (MT6331_PMIC_REG_BASE + 0x0198)
#define MT6331_DEW_CIPHER_KEY_SEL (MT6331_PMIC_REG_BASE + 0x019A)
#define MT6331_DEW_CIPHER_IV_SEL  (MT6331_PMIC_REG_BASE + 0x019C)
#define MT6331_DEW_CIPHER_EN      (MT6331_PMIC_REG_BASE + 0x019E)
#define MT6331_DEW_CIPHER_RDY     (MT6331_PMIC_REG_BASE + 0x01A0)
#define MT6331_DEW_CIPHER_MODE    (MT6331_PMIC_REG_BASE + 0x01A2)
#define MT6331_DEW_CIPHER_SWRST   (MT6331_PMIC_REG_BASE + 0x01A4)
#define MT6331_DEW_RDDMY_NO       (MT6331_PMIC_REG_BASE + 0x01A6)
#define MT6331_INT_TYPE_CON0      (MT6331_PMIC_REG_BASE + 0x01A8)
#define MT6331_INT_TYPE_CON0_SET  (MT6331_PMIC_REG_BASE + 0x01AA)
#define MT6331_INT_TYPE_CON0_CLR  (MT6331_PMIC_REG_BASE + 0x01AC)
#define MT6331_INT_TYPE_CON1      (MT6331_PMIC_REG_BASE + 0x01AE)
#define MT6331_INT_TYPE_CON1_SET  (MT6331_PMIC_REG_BASE + 0x01B0)
#define MT6331_INT_TYPE_CON1_CLR  (MT6331_PMIC_REG_BASE + 0x01B2)
#define MT6331_INT_STA            (MT6331_PMIC_REG_BASE + 0x01B4)
#define MT6331_BUCK_ALL_CON0      (MT6331_PMIC_REG_BASE + 0x0200)
#define MT6331_BUCK_ALL_CON1      (MT6331_PMIC_REG_BASE + 0x0202)
#define MT6331_BUCK_ALL_CON2      (MT6331_PMIC_REG_BASE + 0x0204)
#define MT6331_BUCK_ALL_CON3      (MT6331_PMIC_REG_BASE + 0x0206)
#define MT6331_BUCK_ALL_CON4      (MT6331_PMIC_REG_BASE + 0x0208)
#define MT6331_BUCK_ALL_CON5      (MT6331_PMIC_REG_BASE + 0x020A)
#define MT6331_BUCK_ALL_CON6      (MT6331_PMIC_REG_BASE + 0x020C)
#define MT6331_BUCK_ALL_CON7      (MT6331_PMIC_REG_BASE + 0x020E)
#define MT6331_BUCK_ALL_CON8      (MT6331_PMIC_REG_BASE + 0x0210)
#define MT6331_BUCK_ALL_CON9      (MT6331_PMIC_REG_BASE + 0x0212)
#define MT6331_BUCK_ALL_CON10     (MT6331_PMIC_REG_BASE + 0x0214)
#define MT6331_BUCK_ALL_CON11     (MT6331_PMIC_REG_BASE + 0x0216)
#define MT6331_BUCK_ALL_CON12     (MT6331_PMIC_REG_BASE + 0x0218)
#define MT6331_BUCK_ALL_CON13     (MT6331_PMIC_REG_BASE + 0x021A)
#define MT6331_BUCK_ALL_CON14     (MT6331_PMIC_REG_BASE + 0x021C)
#define MT6331_BUCK_ALL_CON15     (MT6331_PMIC_REG_BASE + 0x021E)
#define MT6331_BUCK_ALL_CON16     (MT6331_PMIC_REG_BASE + 0x0220)
#define MT6331_BUCK_ALL_CON17     (MT6331_PMIC_REG_BASE + 0x0222)
#define MT6331_BUCK_ALL_CON18     (MT6331_PMIC_REG_BASE + 0x0224)
#define MT6331_BUCK_ALL_CON19     (MT6331_PMIC_REG_BASE + 0x0226)
#define MT6331_BUCK_ALL_CON20     (MT6331_PMIC_REG_BASE + 0x0228)
#define MT6331_BUCK_ALL_CON21     (MT6331_PMIC_REG_BASE + 0x022A)
#define MT6331_BUCK_ALL_CON22     (MT6331_PMIC_REG_BASE + 0x022C)
#define MT6331_BUCK_ALL_CON23     (MT6331_PMIC_REG_BASE + 0x022E)
#define MT6331_BUCK_ALL_CON24     (MT6331_PMIC_REG_BASE + 0x0230)
#define MT6331_BUCK_ALL_CON25     (MT6331_PMIC_REG_BASE + 0x0232)
#define MT6331_BUCK_ALL_CON26     (MT6331_PMIC_REG_BASE + 0x0234)
#define MT6331_VDVFS11_CON0       (MT6331_PMIC_REG_BASE + 0x0236)
#define MT6331_VDVFS11_CON1       (MT6331_PMIC_REG_BASE + 0x0238)
#define MT6331_VDVFS11_CON2       (MT6331_PMIC_REG_BASE + 0x023A)
#define MT6331_VDVFS11_CON3       (MT6331_PMIC_REG_BASE + 0x023C)
#define MT6331_VDVFS11_CON4       (MT6331_PMIC_REG_BASE + 0x023E)
#define MT6331_VDVFS11_CON5       (MT6331_PMIC_REG_BASE + 0x0240)
#define MT6331_VDVFS11_CON6       (MT6331_PMIC_REG_BASE + 0x0242)
#define MT6331_VDVFS11_CON7       (MT6331_PMIC_REG_BASE + 0x0244)
#define MT6331_VDVFS11_CON8       (MT6331_PMIC_REG_BASE + 0x0246)
#define MT6331_VDVFS11_CON9       (MT6331_PMIC_REG_BASE + 0x0248)
#define MT6331_VDVFS11_CON10      (MT6331_PMIC_REG_BASE + 0x024A)
#define MT6331_VDVFS11_CON11      (MT6331_PMIC_REG_BASE + 0x024C)
#define MT6331_VDVFS11_CON12      (MT6331_PMIC_REG_BASE + 0x024E)
#define MT6331_VDVFS11_CON13      (MT6331_PMIC_REG_BASE + 0x0250)
#define MT6331_VDVFS11_CON14      (MT6331_PMIC_REG_BASE + 0x0252)
#define MT6331_VDVFS11_CON18      (MT6331_PMIC_REG_BASE + 0x025A)
#define MT6331_VDVFS11_CON19      (MT6331_PMIC_REG_BASE + 0x025C)
#define MT6331_VDVFS11_CON20      (MT6331_PMIC_REG_BASE + 0x025E)
#define MT6331_VDVFS11_CON21      (MT6331_PMIC_REG_BASE + 0x0260)
#define MT6331_VDVFS11_CON22      (MT6331_PMIC_REG_BASE + 0x0262)
#define MT6331_VDVFS11_CON23      (MT6331_PMIC_REG_BASE + 0x0264)
#define MT6331_VDVFS11_CON24      (MT6331_PMIC_REG_BASE + 0x0266)
#define MT6331_VDVFS11_CON25      (MT6331_PMIC_REG_BASE + 0x0268)
#define MT6331_VDVFS11_CON26      (MT6331_PMIC_REG_BASE + 0x026A)
#define MT6331_VDVFS11_CON27      (MT6331_PMIC_REG_BASE + 0x026C)
#define MT6331_VDVFS12_CON0       (MT6331_PMIC_REG_BASE + 0x026E)
#define MT6331_VDVFS12_CON1       (MT6331_PMIC_REG_BASE + 0x0270)
#define MT6331_VDVFS12_CON2       (MT6331_PMIC_REG_BASE + 0x0272)
#define MT6331_VDVFS12_CON3       (MT6331_PMIC_REG_BASE + 0x0274)
#define MT6331_VDVFS12_CON4       (MT6331_PMIC_REG_BASE + 0x0276)
#define MT6331_VDVFS12_CON5       (MT6331_PMIC_REG_BASE + 0x0278)
#define MT6331_VDVFS12_CON6       (MT6331_PMIC_REG_BASE + 0x027A)
#define MT6331_VDVFS12_CON7       (MT6331_PMIC_REG_BASE + 0x027C)
#define MT6331_VDVFS12_CON8       (MT6331_PMIC_REG_BASE + 0x027E)
#define MT6331_VDVFS12_CON9       (MT6331_PMIC_REG_BASE + 0x0280)
#define MT6331_VDVFS12_CON10      (MT6331_PMIC_REG_BASE + 0x0282)
#define MT6331_VDVFS12_CON11      (MT6331_PMIC_REG_BASE + 0x0284)
#define MT6331_VDVFS12_CON12      (MT6331_PMIC_REG_BASE + 0x0286)
#define MT6331_VDVFS12_CON13      (MT6331_PMIC_REG_BASE + 0x0288)
#define MT6331_VDVFS12_CON14      (MT6331_PMIC_REG_BASE + 0x028A)
#define MT6331_VDVFS12_CON18      (MT6331_PMIC_REG_BASE + 0x0292)
#define MT6331_VDVFS12_CON19      (MT6331_PMIC_REG_BASE + 0x0294)
#define MT6331_VDVFS12_CON20      (MT6331_PMIC_REG_BASE + 0x0296)
#define MT6331_VDVFS13_CON0       (MT6331_PMIC_REG_BASE + 0x0298)
#define MT6331_VDVFS13_CON1       (MT6331_PMIC_REG_BASE + 0x029A)
#define MT6331_VDVFS13_CON2       (MT6331_PMIC_REG_BASE + 0x029C)
#define MT6331_VDVFS13_CON3       (MT6331_PMIC_REG_BASE + 0x029E)
#define MT6331_VDVFS13_CON4       (MT6331_PMIC_REG_BASE + 0x02A0)
#define MT6331_VDVFS13_CON5       (MT6331_PMIC_REG_BASE + 0x02A2)
#define MT6331_VDVFS13_CON6       (MT6331_PMIC_REG_BASE + 0x02A4)
#define MT6331_VDVFS13_CON7       (MT6331_PMIC_REG_BASE + 0x02A6)
#define MT6331_VDVFS13_CON8       (MT6331_PMIC_REG_BASE + 0x02A8)
#define MT6331_VDVFS13_CON9       (MT6331_PMIC_REG_BASE + 0x02AA)
#define MT6331_VDVFS13_CON10      (MT6331_PMIC_REG_BASE + 0x02AC)
#define MT6331_VDVFS13_CON11      (MT6331_PMIC_REG_BASE + 0x02AE)
#define MT6331_VDVFS13_CON12      (MT6331_PMIC_REG_BASE + 0x02B0)
#define MT6331_VDVFS13_CON13      (MT6331_PMIC_REG_BASE + 0x02B2)
#define MT6331_VDVFS13_CON14      (MT6331_PMIC_REG_BASE + 0x02B4)
#define MT6331_VDVFS13_CON18      (MT6331_PMIC_REG_BASE + 0x02BC)
#define MT6331_VDVFS13_CON19      (MT6331_PMIC_REG_BASE + 0x02BE)
#define MT6331_VDVFS13_CON20      (MT6331_PMIC_REG_BASE + 0x02C0)
#define MT6331_VDVFS14_CON0       (MT6331_PMIC_REG_BASE + 0x02C2)
#define MT6331_VDVFS14_CON1       (MT6331_PMIC_REG_BASE + 0x02C4)
#define MT6331_VDVFS14_CON2       (MT6331_PMIC_REG_BASE + 0x02C6)
#define MT6331_VDVFS14_CON3       (MT6331_PMIC_REG_BASE + 0x02C8)
#define MT6331_VDVFS14_CON4       (MT6331_PMIC_REG_BASE + 0x02CA)
#define MT6331_VDVFS14_CON5       (MT6331_PMIC_REG_BASE + 0x02CC)
#define MT6331_VDVFS14_CON6       (MT6331_PMIC_REG_BASE + 0x02CE)
#define MT6331_VDVFS14_CON7       (MT6331_PMIC_REG_BASE + 0x02D0)
#define MT6331_VDVFS14_CON8       (MT6331_PMIC_REG_BASE + 0x02D2)
#define MT6331_VDVFS14_CON9       (MT6331_PMIC_REG_BASE + 0x02D4)
#define MT6331_VDVFS14_CON10      (MT6331_PMIC_REG_BASE + 0x02D6)
#define MT6331_VDVFS14_CON11      (MT6331_PMIC_REG_BASE + 0x02D8)
#define MT6331_VDVFS14_CON12      (MT6331_PMIC_REG_BASE + 0x02DA)
#define MT6331_VDVFS14_CON13      (MT6331_PMIC_REG_BASE + 0x02DC)
#define MT6331_VDVFS14_CON14      (MT6331_PMIC_REG_BASE + 0x02DE)
#define MT6331_VDVFS14_CON18      (MT6331_PMIC_REG_BASE + 0x02E6)
#define MT6331_VDVFS14_CON19      (MT6331_PMIC_REG_BASE + 0x02E8)
#define MT6331_VDVFS14_CON20      (MT6331_PMIC_REG_BASE + 0x02EA)
#define MT6331_VGPU_CON0          (MT6331_PMIC_REG_BASE + 0x0300)
#define MT6331_VGPU_CON1          (MT6331_PMIC_REG_BASE + 0x0302)
#define MT6331_VGPU_CON2          (MT6331_PMIC_REG_BASE + 0x0304)
#define MT6331_VGPU_CON3          (MT6331_PMIC_REG_BASE + 0x0306)
#define MT6331_VGPU_CON4          (MT6331_PMIC_REG_BASE + 0x0308)
#define MT6331_VGPU_CON5          (MT6331_PMIC_REG_BASE + 0x030A)
#define MT6331_VGPU_CON6          (MT6331_PMIC_REG_BASE + 0x030C)
#define MT6331_VGPU_CON7          (MT6331_PMIC_REG_BASE + 0x030E)
#define MT6331_VGPU_CON8          (MT6331_PMIC_REG_BASE + 0x0310)
#define MT6331_VGPU_CON9          (MT6331_PMIC_REG_BASE + 0x0312)
#define MT6331_VGPU_CON10         (MT6331_PMIC_REG_BASE + 0x0314)
#define MT6331_VGPU_CON11         (MT6331_PMIC_REG_BASE + 0x0316)
#define MT6331_VGPU_CON12         (MT6331_PMIC_REG_BASE + 0x0318)
#define MT6331_VGPU_CON13         (MT6331_PMIC_REG_BASE + 0x031A)
#define MT6331_VGPU_CON14         (MT6331_PMIC_REG_BASE + 0x031C)
#define MT6331_VGPU_CON15         (MT6331_PMIC_REG_BASE + 0x031E)
#define MT6331_VGPU_CON16         (MT6331_PMIC_REG_BASE + 0x0320)
#define MT6331_VGPU_CON17         (MT6331_PMIC_REG_BASE + 0x0322)
#define MT6331_VGPU_CON18         (MT6331_PMIC_REG_BASE + 0x0324)
#define MT6331_VGPU_CON19         (MT6331_PMIC_REG_BASE + 0x0326)
#define MT6331_VGPU_CON20         (MT6331_PMIC_REG_BASE + 0x0328)
#define MT6331_VCORE1_CON0        (MT6331_PMIC_REG_BASE + 0x032A)
#define MT6331_VCORE1_CON1        (MT6331_PMIC_REG_BASE + 0x032C)
#define MT6331_VCORE1_CON2        (MT6331_PMIC_REG_BASE + 0x032E)
#define MT6331_VCORE1_CON3        (MT6331_PMIC_REG_BASE + 0x0330)
#define MT6331_VCORE1_CON4        (MT6331_PMIC_REG_BASE + 0x0332)
#define MT6331_VCORE1_CON5        (MT6331_PMIC_REG_BASE + 0x0334)
#define MT6331_VCORE1_CON6        (MT6331_PMIC_REG_BASE + 0x0336)
#define MT6331_VCORE1_CON7        (MT6331_PMIC_REG_BASE + 0x0338)
#define MT6331_VCORE1_CON8        (MT6331_PMIC_REG_BASE + 0x033A)
#define MT6331_VCORE1_CON9        (MT6331_PMIC_REG_BASE + 0x033C)
#define MT6331_VCORE1_CON10       (MT6331_PMIC_REG_BASE + 0x033E)
#define MT6331_VCORE1_CON11       (MT6331_PMIC_REG_BASE + 0x0340)
#define MT6331_VCORE1_CON12       (MT6331_PMIC_REG_BASE + 0x0342)
#define MT6331_VCORE1_CON13       (MT6331_PMIC_REG_BASE + 0x0344)
#define MT6331_VCORE1_CON14       (MT6331_PMIC_REG_BASE + 0x0346)
#define MT6331_VCORE1_CON15       (MT6331_PMIC_REG_BASE + 0x0348)
#define MT6331_VCORE1_CON16       (MT6331_PMIC_REG_BASE + 0x034A)
#define MT6331_VCORE1_CON17       (MT6331_PMIC_REG_BASE + 0x034C)
#define MT6331_VCORE1_CON18       (MT6331_PMIC_REG_BASE + 0x034E)
#define MT6331_VCORE1_CON19       (MT6331_PMIC_REG_BASE + 0x0350)
#define MT6331_VCORE1_CON20       (MT6331_PMIC_REG_BASE + 0x0352)
#define MT6331_VCORE2_CON0        (MT6331_PMIC_REG_BASE + 0x0354)
#define MT6331_VCORE2_CON1        (MT6331_PMIC_REG_BASE + 0x0356)
#define MT6331_VCORE2_CON2        (MT6331_PMIC_REG_BASE + 0x0358)
#define MT6331_VCORE2_CON3        (MT6331_PMIC_REG_BASE + 0x035A)
#define MT6331_VCORE2_CON4        (MT6331_PMIC_REG_BASE + 0x035C)
#define MT6331_VCORE2_CON5        (MT6331_PMIC_REG_BASE + 0x035E)
#define MT6331_VCORE2_CON6        (MT6331_PMIC_REG_BASE + 0x0360)
#define MT6331_VCORE2_CON7        (MT6331_PMIC_REG_BASE + 0x0362)
#define MT6331_VCORE2_CON8        (MT6331_PMIC_REG_BASE + 0x0364)
#define MT6331_VCORE2_CON9        (MT6331_PMIC_REG_BASE + 0x0366)
#define MT6331_VCORE2_CON10       (MT6331_PMIC_REG_BASE + 0x0368)
#define MT6331_VCORE2_CON11       (MT6331_PMIC_REG_BASE + 0x036A)
#define MT6331_VCORE2_CON12       (MT6331_PMIC_REG_BASE + 0x036C)
#define MT6331_VCORE2_CON13       (MT6331_PMIC_REG_BASE + 0x036E)
#define MT6331_VCORE2_CON14       (MT6331_PMIC_REG_BASE + 0x0370)
#define MT6331_VCORE2_CON15       (MT6331_PMIC_REG_BASE + 0x0372)
#define MT6331_VCORE2_CON16       (MT6331_PMIC_REG_BASE + 0x0374)
#define MT6331_VCORE2_CON17       (MT6331_PMIC_REG_BASE + 0x0376)
#define MT6331_VCORE2_CON18       (MT6331_PMIC_REG_BASE + 0x0378)
#define MT6331_VCORE2_CON19       (MT6331_PMIC_REG_BASE + 0x037A)
#define MT6331_VCORE2_CON20       (MT6331_PMIC_REG_BASE + 0x037C)
#define MT6331_VCORE2_CON21       (MT6331_PMIC_REG_BASE + 0x037E)
#define MT6331_VIO18_CON0         (MT6331_PMIC_REG_BASE + 0x0380)
#define MT6331_VIO18_CON1         (MT6331_PMIC_REG_BASE + 0x0382)
#define MT6331_VIO18_CON2         (MT6331_PMIC_REG_BASE + 0x0384)
#define MT6331_VIO18_CON3         (MT6331_PMIC_REG_BASE + 0x0386)
#define MT6331_VIO18_CON4         (MT6331_PMIC_REG_BASE + 0x0388)
#define MT6331_VIO18_CON5         (MT6331_PMIC_REG_BASE + 0x038A)
#define MT6331_VIO18_CON6         (MT6331_PMIC_REG_BASE + 0x038C)
#define MT6331_VIO18_CON7         (MT6331_PMIC_REG_BASE + 0x038E)
#define MT6331_VIO18_CON8         (MT6331_PMIC_REG_BASE + 0x0390)
#define MT6331_VIO18_CON9         (MT6331_PMIC_REG_BASE + 0x0392)
#define MT6331_VIO18_CON10        (MT6331_PMIC_REG_BASE + 0x0394)
#define MT6331_VIO18_CON11        (MT6331_PMIC_REG_BASE + 0x0396)
#define MT6331_VIO18_CON12        (MT6331_PMIC_REG_BASE + 0x0398)
#define MT6331_VIO18_CON13        (MT6331_PMIC_REG_BASE + 0x039A)
#define MT6331_VIO18_CON14        (MT6331_PMIC_REG_BASE + 0x039C)
#define MT6331_VIO18_CON15        (MT6331_PMIC_REG_BASE + 0x039E)
#define MT6331_VIO18_CON16        (MT6331_PMIC_REG_BASE + 0x03A0)
#define MT6331_VIO18_CON17        (MT6331_PMIC_REG_BASE + 0x03A2)
#define MT6331_VIO18_CON18        (MT6331_PMIC_REG_BASE + 0x03A4)
#define MT6331_VIO18_CON19        (MT6331_PMIC_REG_BASE + 0x03A6)
#define MT6331_VIO18_CON20        (MT6331_PMIC_REG_BASE + 0x03A8)
#define MT6331_BUCK_K_CON0        (MT6331_PMIC_REG_BASE + 0x03AA)
#define MT6331_BUCK_K_CON1        (MT6331_PMIC_REG_BASE + 0x03AC)
#define MT6331_BUCK_K_CON2        (MT6331_PMIC_REG_BASE + 0x03AE)
#define MT6331_BUCK_K_CON3        (MT6331_PMIC_REG_BASE + 0x03B0)
#define MT6331_ZCD_CON0           (MT6331_PMIC_REG_BASE + 0x0400)
#define MT6331_ZCD_CON1           (MT6331_PMIC_REG_BASE + 0x0402)
#define MT6331_ZCD_CON2           (MT6331_PMIC_REG_BASE + 0x0404)
#define MT6331_ZCD_CON3           (MT6331_PMIC_REG_BASE + 0x0406)
#define MT6331_ZCD_CON4           (MT6331_PMIC_REG_BASE + 0x0408)
#define MT6331_ZCD_CON5           (MT6331_PMIC_REG_BASE + 0x040A)
#define MT6331_ISINK0_CON0        (MT6331_PMIC_REG_BASE + 0x040C)
#define MT6331_ISINK0_CON1        (MT6331_PMIC_REG_BASE + 0x040E)
#define MT6331_ISINK0_CON2        (MT6331_PMIC_REG_BASE + 0x0410)
#define MT6331_ISINK0_CON3        (MT6331_PMIC_REG_BASE + 0x0412)
#define MT6331_ISINK0_CON4        (MT6331_PMIC_REG_BASE + 0x0414)
#define MT6331_ISINK1_CON0        (MT6331_PMIC_REG_BASE + 0x0416)
#define MT6331_ISINK1_CON1        (MT6331_PMIC_REG_BASE + 0x0418)
#define MT6331_ISINK1_CON2        (MT6331_PMIC_REG_BASE + 0x041A)
#define MT6331_ISINK1_CON3        (MT6331_PMIC_REG_BASE + 0x041C)
#define MT6331_ISINK1_CON4        (MT6331_PMIC_REG_BASE + 0x041E)
#define MT6331_ISINK2_CON0        (MT6331_PMIC_REG_BASE + 0x0420)
#define MT6331_ISINK2_CON1        (MT6331_PMIC_REG_BASE + 0x0422)
#define MT6331_ISINK2_CON2        (MT6331_PMIC_REG_BASE + 0x0424)
#define MT6331_ISINK2_CON3        (MT6331_PMIC_REG_BASE + 0x0426)
#define MT6331_ISINK2_CON4        (MT6331_PMIC_REG_BASE + 0x0428)
#define MT6331_ISINK3_CON0        (MT6331_PMIC_REG_BASE + 0x042A)
#define MT6331_ISINK3_CON1        (MT6331_PMIC_REG_BASE + 0x042C)
#define MT6331_ISINK3_CON2        (MT6331_PMIC_REG_BASE + 0x042E)
#define MT6331_ISINK3_CON3        (MT6331_PMIC_REG_BASE + 0x0430)
#define MT6331_ISINK3_CON4        (MT6331_PMIC_REG_BASE + 0x0432)
#define MT6331_ISINK_ANA0         (MT6331_PMIC_REG_BASE + 0x0434)
#define MT6331_ISINK_ANA1         (MT6331_PMIC_REG_BASE + 0x0436)
#define MT6331_ISINK_PHASE_DLY    (MT6331_PMIC_REG_BASE + 0x0438)
#define MT6331_ISINK_EN_CTRL      (MT6331_PMIC_REG_BASE + 0x043A)
#define MT6331_ANALDO_CON0        (MT6331_PMIC_REG_BASE + 0x0500)
#define MT6331_ANALDO_CON1        (MT6331_PMIC_REG_BASE + 0x0502)
#define MT6331_ANALDO_CON2        (MT6331_PMIC_REG_BASE + 0x0504)
#define MT6331_ANALDO_CON3        (MT6331_PMIC_REG_BASE + 0x0506)
#define MT6331_ANALDO_CON4        (MT6331_PMIC_REG_BASE + 0x0508)
#define MT6331_ANALDO_CON5        (MT6331_PMIC_REG_BASE + 0x050A)
#define MT6331_ANALDO_CON6        (MT6331_PMIC_REG_BASE + 0x050C)
#define MT6331_ANALDO_CON7        (MT6331_PMIC_REG_BASE + 0x050E)
#define MT6331_ANALDO_CON8        (MT6331_PMIC_REG_BASE + 0x0510)
#define MT6331_ANALDO_CON9        (MT6331_PMIC_REG_BASE + 0x0512)
#define MT6331_ANALDO_CON10       (MT6331_PMIC_REG_BASE + 0x0514)
#define MT6331_ANALDO_CON11       (MT6331_PMIC_REG_BASE + 0x0516)
#define MT6331_ANALDO_CON12       (MT6331_PMIC_REG_BASE + 0x0518)
#define MT6331_ANALDO_CON13       (MT6331_PMIC_REG_BASE + 0x051A)
#define MT6331_SYSLDO_CON0        (MT6331_PMIC_REG_BASE + 0x051C)
#define MT6331_SYSLDO_CON1        (MT6331_PMIC_REG_BASE + 0x051E)
#define MT6331_SYSLDO_CON2        (MT6331_PMIC_REG_BASE + 0x0520)
#define MT6331_SYSLDO_CON3        (MT6331_PMIC_REG_BASE + 0x0522)
#define MT6331_SYSLDO_CON4        (MT6331_PMIC_REG_BASE + 0x0524)
#define MT6331_SYSLDO_CON5        (MT6331_PMIC_REG_BASE + 0x0526)
#define MT6331_SYSLDO_CON6        (MT6331_PMIC_REG_BASE + 0x0528)
#define MT6331_SYSLDO_CON7        (MT6331_PMIC_REG_BASE + 0x052A)
#define MT6331_SYSLDO_CON8        (MT6331_PMIC_REG_BASE + 0x052C)
#define MT6331_SYSLDO_CON9        (MT6331_PMIC_REG_BASE + 0x052E)
#define MT6331_SYSLDO_CON10       (MT6331_PMIC_REG_BASE + 0x0530)
#define MT6331_SYSLDO_CON11       (MT6331_PMIC_REG_BASE + 0x0532)
#define MT6331_SYSLDO_CON12       (MT6331_PMIC_REG_BASE + 0x0534)
#define MT6331_SYSLDO_CON13       (MT6331_PMIC_REG_BASE + 0x0536)
#define MT6331_SYSLDO_CON14       (MT6331_PMIC_REG_BASE + 0x0538)
#define MT6331_SYSLDO_CON15       (MT6331_PMIC_REG_BASE + 0x053A)
#define MT6331_SYSLDO_CON16       (MT6331_PMIC_REG_BASE + 0x053C)
#define MT6331_SYSLDO_CON17       (MT6331_PMIC_REG_BASE + 0x053E)
#define MT6331_SYSLDO_CON18       (MT6331_PMIC_REG_BASE + 0x0540)
#define MT6331_SYSLDO_CON19       (MT6331_PMIC_REG_BASE + 0x0542)
#define MT6331_SYSLDO_CON20       (MT6331_PMIC_REG_BASE + 0x0544)
#define MT6331_SYSLDO_CON21       (MT6331_PMIC_REG_BASE + 0x0546)
#define MT6331_DIGLDO_CON0        (MT6331_PMIC_REG_BASE + 0x0548)
#define MT6331_DIGLDO_CON1        (MT6331_PMIC_REG_BASE + 0x054A)
#define MT6331_DIGLDO_CON2        (MT6331_PMIC_REG_BASE + 0x054C)
#define MT6331_DIGLDO_CON3        (MT6331_PMIC_REG_BASE + 0x054E)
#define MT6331_DIGLDO_CON4        (MT6331_PMIC_REG_BASE + 0x0550)
#define MT6331_DIGLDO_CON5        (MT6331_PMIC_REG_BASE + 0x0552)
#define MT6331_DIGLDO_CON6        (MT6331_PMIC_REG_BASE + 0x0554)
#define MT6331_DIGLDO_CON7        (MT6331_PMIC_REG_BASE + 0x0556)
#define MT6331_DIGLDO_CON8        (MT6331_PMIC_REG_BASE + 0x0558)
#define MT6331_DIGLDO_CON9        (MT6331_PMIC_REG_BASE + 0x055A)
#define MT6331_DIGLDO_CON10       (MT6331_PMIC_REG_BASE + 0x055C)
#define MT6331_DIGLDO_CON11       (MT6331_PMIC_REG_BASE + 0x055E)
#define MT6331_DIGLDO_CON12       (MT6331_PMIC_REG_BASE + 0x0560)
#define MT6331_DIGLDO_CON13       (MT6331_PMIC_REG_BASE + 0x0562)
#define MT6331_DIGLDO_CON14       (MT6331_PMIC_REG_BASE + 0x0564)
#define MT6331_DIGLDO_CON15       (MT6331_PMIC_REG_BASE + 0x0566)
#define MT6331_DIGLDO_CON16       (MT6331_PMIC_REG_BASE + 0x0568)
#define MT6331_DIGLDO_CON17       (MT6331_PMIC_REG_BASE + 0x056A)
#define MT6331_DIGLDO_CON18       (MT6331_PMIC_REG_BASE + 0x056C)
#define MT6331_DIGLDO_CON19       (MT6331_PMIC_REG_BASE + 0x056E)
#define MT6331_DIGLDO_CON20       (MT6331_PMIC_REG_BASE + 0x0570)
#define MT6331_DIGLDO_CON21       (MT6331_PMIC_REG_BASE + 0x0572)
#define MT6331_DIGLDO_CON22       (MT6331_PMIC_REG_BASE + 0x0574)
#define MT6331_DIGLDO_CON23       (MT6331_PMIC_REG_BASE + 0x0576)
#define MT6331_DIGLDO_CON24       (MT6331_PMIC_REG_BASE + 0x0578)
#define MT6331_DIGLDO_CON25       (MT6331_PMIC_REG_BASE + 0x057A)
#define MT6331_DIGLDO_CON26       (MT6331_PMIC_REG_BASE + 0x057C)
#define MT6331_DIGLDO_CON27       (MT6331_PMIC_REG_BASE + 0x057E)
#define MT6331_DIGLDO_CON28       (MT6331_PMIC_REG_BASE + 0x0580)
#define MT6331_OTP_CON0           (MT6331_PMIC_REG_BASE + 0x0600)
#define MT6331_OTP_CON1           (MT6331_PMIC_REG_BASE + 0x0602)
#define MT6331_OTP_CON2           (MT6331_PMIC_REG_BASE + 0x0604)
#define MT6331_OTP_CON3           (MT6331_PMIC_REG_BASE + 0x0606)
#define MT6331_OTP_CON4           (MT6331_PMIC_REG_BASE + 0x0608)
#define MT6331_OTP_CON5           (MT6331_PMIC_REG_BASE + 0x060A)
#define MT6331_OTP_CON6           (MT6331_PMIC_REG_BASE + 0x060C)
#define MT6331_OTP_CON7           (MT6331_PMIC_REG_BASE + 0x060E)
#define MT6331_OTP_CON8           (MT6331_PMIC_REG_BASE + 0x0610)
#define MT6331_OTP_CON9           (MT6331_PMIC_REG_BASE + 0x0612)
#define MT6331_OTP_CON10          (MT6331_PMIC_REG_BASE + 0x0614)
#define MT6331_OTP_CON11          (MT6331_PMIC_REG_BASE + 0x0616)
#define MT6331_OTP_CON12          (MT6331_PMIC_REG_BASE + 0x0618)
#define MT6331_OTP_CON13          (MT6331_PMIC_REG_BASE + 0x061A)
#define MT6331_OTP_CON14          (MT6331_PMIC_REG_BASE + 0x061C)
#define MT6331_OTP_DOUT_0_15      (MT6331_PMIC_REG_BASE + 0x061E)
#define MT6331_OTP_DOUT_16_31     (MT6331_PMIC_REG_BASE + 0x0620)
#define MT6331_OTP_DOUT_32_47     (MT6331_PMIC_REG_BASE + 0x0622)
#define MT6331_OTP_DOUT_48_63     (MT6331_PMIC_REG_BASE + 0x0624)
#define MT6331_OTP_DOUT_64_79     (MT6331_PMIC_REG_BASE + 0x0626)
#define MT6331_OTP_DOUT_80_95     (MT6331_PMIC_REG_BASE + 0x0628)
#define MT6331_OTP_DOUT_96_111    (MT6331_PMIC_REG_BASE + 0x062A)
#define MT6331_OTP_DOUT_112_127   (MT6331_PMIC_REG_BASE + 0x062C)
#define MT6331_OTP_DOUT_128_143   (MT6331_PMIC_REG_BASE + 0x062E)
#define MT6331_OTP_DOUT_144_159   (MT6331_PMIC_REG_BASE + 0x0630)
#define MT6331_OTP_DOUT_160_175   (MT6331_PMIC_REG_BASE + 0x0632)
#define MT6331_OTP_DOUT_176_191   (MT6331_PMIC_REG_BASE + 0x0634)
#define MT6331_OTP_DOUT_192_207   (MT6331_PMIC_REG_BASE + 0x0636)
#define MT6331_OTP_DOUT_208_223   (MT6331_PMIC_REG_BASE + 0x0638)
#define MT6331_OTP_DOUT_224_239   (MT6331_PMIC_REG_BASE + 0x063A)
#define MT6331_OTP_DOUT_240_255   (MT6331_PMIC_REG_BASE + 0x063C)
#define MT6331_OTP_VAL_0_15       (MT6331_PMIC_REG_BASE + 0x063E)
#define MT6331_OTP_VAL_16_31      (MT6331_PMIC_REG_BASE + 0x0640)
#define MT6331_OTP_VAL_32_47      (MT6331_PMIC_REG_BASE + 0x0642)
#define MT6331_OTP_VAL_48_63      (MT6331_PMIC_REG_BASE + 0x0644)
#define MT6331_OTP_VAL_64_79      (MT6331_PMIC_REG_BASE + 0x0646)
#define MT6331_OTP_VAL_80_95      (MT6331_PMIC_REG_BASE + 0x0648)
#define MT6331_OTP_VAL_96_111     (MT6331_PMIC_REG_BASE + 0x064A)
#define MT6331_OTP_VAL_112_127    (MT6331_PMIC_REG_BASE + 0x064C)
#define MT6331_OTP_VAL_128_143    (MT6331_PMIC_REG_BASE + 0x064E)
#define MT6331_OTP_VAL_144_159    (MT6331_PMIC_REG_BASE + 0x0650)
#define MT6331_OTP_VAL_160_175    (MT6331_PMIC_REG_BASE + 0x0652)
#define MT6331_OTP_VAL_176_191    (MT6331_PMIC_REG_BASE + 0x0654)
#define MT6331_OTP_VAL_192_207    (MT6331_PMIC_REG_BASE + 0x0656)
#define MT6331_OTP_VAL_208_223    (MT6331_PMIC_REG_BASE + 0x0658)
#define MT6331_OTP_VAL_224_239    (MT6331_PMIC_REG_BASE + 0x065A)
#define MT6331_OTP_VAL_240_255    (MT6331_PMIC_REG_BASE + 0x065C)
#define MT6331_RTC_MIX_CON0       (MT6331_PMIC_REG_BASE + 0x065E)
#define MT6331_RTC_MIX_CON1       (MT6331_PMIC_REG_BASE + 0x0660)
#define MT6331_AUDDAC_CFG0        (MT6331_PMIC_REG_BASE + 0x0662)
#define MT6331_AUDBUF_CFG0        (MT6331_PMIC_REG_BASE + 0x0664)
#define MT6331_AUDBUF_CFG1        (MT6331_PMIC_REG_BASE + 0x0666)
#define MT6331_AUDBUF_CFG2        (MT6331_PMIC_REG_BASE + 0x0668)
#define MT6331_AUDBUF_CFG3        (MT6331_PMIC_REG_BASE + 0x066A)
#define MT6331_AUDBUF_CFG4        (MT6331_PMIC_REG_BASE + 0x066C)
#define MT6331_AUDBUF_CFG5        (MT6331_PMIC_REG_BASE + 0x066E)
#define MT6331_AUDBUF_CFG6        (MT6331_PMIC_REG_BASE + 0x0670)
#define MT6331_AUDBUF_CFG7        (MT6331_PMIC_REG_BASE + 0x0672)
#define MT6331_AUDBUF_CFG8        (MT6331_PMIC_REG_BASE + 0x0674)
#define MT6331_IBIASDIST_CFG0     (MT6331_PMIC_REG_BASE + 0x0676)
#define MT6331_AUDCLKGEN_CFG0     (MT6331_PMIC_REG_BASE + 0x0678)
#define MT6331_AUDLDO_CFG0        (MT6331_PMIC_REG_BASE + 0x067A)
#define MT6331_AUDDCDC_CFG0       (MT6331_PMIC_REG_BASE + 0x067C)
#define MT6331_AUDDCDC_CFG1       (MT6331_PMIC_REG_BASE + 0x067E)
#define MT6331_AUDNVREGGLB_CFG0   (MT6331_PMIC_REG_BASE + 0x0680)
#define MT6331_AUD_NCP0           (MT6331_PMIC_REG_BASE + 0x0682)
#define MT6331_AUD_ZCD_CFG0       (MT6331_PMIC_REG_BASE + 0x0684)
#define MT6331_AUDPREAMP_CFG0     (MT6331_PMIC_REG_BASE + 0x0686)
#define MT6331_AUDPREAMP_CFG1     (MT6331_PMIC_REG_BASE + 0x0688)
#define MT6331_AUDPREAMP_CFG2     (MT6331_PMIC_REG_BASE + 0x068A)
#define MT6331_AUDADC_CFG0        (MT6331_PMIC_REG_BASE + 0x068C)
#define MT6331_AUDADC_CFG1        (MT6331_PMIC_REG_BASE + 0x068E)
#define MT6331_AUDADC_CFG2        (MT6331_PMIC_REG_BASE + 0x0690)
#define MT6331_AUDADC_CFG3        (MT6331_PMIC_REG_BASE + 0x0692)
#define MT6331_AUDADC_CFG4        (MT6331_PMIC_REG_BASE + 0x0694)
#define MT6331_AUDADC_CFG5        (MT6331_PMIC_REG_BASE + 0x0696)
#define MT6331_AUDDIGMI_CFG0      (MT6331_PMIC_REG_BASE + 0x0698)
#define MT6331_AUDDIGMI_CFG1      (MT6331_PMIC_REG_BASE + 0x069A)
#define MT6331_AUDMICBIAS_CFG0    (MT6331_PMIC_REG_BASE + 0x069C)
#define MT6331_AUDMICBIAS_CFG1    (MT6331_PMIC_REG_BASE + 0x069E)
#define MT6331_AUDENCSPARE_CFG0   (MT6331_PMIC_REG_BASE + 0x06A0)
#define MT6331_AUDPREAMPGAIN_CFG0 (MT6331_PMIC_REG_BASE + 0x06A2)
#define MT6331_AUDMADPLL_CFG0     (MT6331_PMIC_REG_BASE + 0x06A4)
#define MT6331_AUDMADPLL_CFG1     (MT6331_PMIC_REG_BASE + 0x06A6)
#define MT6331_AUDMADPLL_CFG2     (MT6331_PMIC_REG_BASE + 0x06A8)
#define MT6331_AUDLDO_NVREG_CFG0  (MT6331_PMIC_REG_BASE + 0x06AA)
#define MT6331_AUDLDO_NVREG_CFG1  (MT6331_PMIC_REG_BASE + 0x06AC)
#define MT6331_AUDLDO_NVREG_CFG2  (MT6331_PMIC_REG_BASE + 0x06AE)
#define MT6331_AUXADC_ADC0        (MT6331_PMIC_REG_BASE + 0x0700)
#define MT6331_AUXADC_ADC1        (MT6331_PMIC_REG_BASE + 0x0702)
#define MT6331_AUXADC_ADC2        (MT6331_PMIC_REG_BASE + 0x0704)
#define MT6331_AUXADC_ADC3        (MT6331_PMIC_REG_BASE + 0x0706)
#define MT6331_AUXADC_ADC4        (MT6331_PMIC_REG_BASE + 0x0708)
#define MT6331_AUXADC_ADC5        (MT6331_PMIC_REG_BASE + 0x070A)
#define MT6331_AUXADC_ADC6        (MT6331_PMIC_REG_BASE + 0x070C)
#define MT6331_AUXADC_ADC7        (MT6331_PMIC_REG_BASE + 0x070E)
#define MT6331_AUXADC_ADC8        (MT6331_PMIC_REG_BASE + 0x0710)
#define MT6331_AUXADC_ADC9        (MT6331_PMIC_REG_BASE + 0x0712)
#define MT6331_AUXADC_ADC10       (MT6331_PMIC_REG_BASE + 0x0714)
#define MT6331_AUXADC_ADC11       (MT6331_PMIC_REG_BASE + 0x0716)
#define MT6331_AUXADC_ADC12       (MT6331_PMIC_REG_BASE + 0x0718)
#define MT6331_AUXADC_ADC13       (MT6331_PMIC_REG_BASE + 0x071A)
#define MT6331_AUXADC_ADC14       (MT6331_PMIC_REG_BASE + 0x071C)
#define MT6331_AUXADC_ADC15       (MT6331_PMIC_REG_BASE + 0x071E)
#define MT6331_AUXADC_ADC16       (MT6331_PMIC_REG_BASE + 0x0720)
#define MT6331_AUXADC_ADC17       (MT6331_PMIC_REG_BASE + 0x0722)
#define MT6331_AUXADC_ADC18       (MT6331_PMIC_REG_BASE + 0x0724)
#define MT6331_AUXADC_ADC19       (MT6331_PMIC_REG_BASE + 0x0726)
#define MT6331_AUXADC_STA0        (MT6331_PMIC_REG_BASE + 0x0728)
#define MT6331_AUXADC_STA1        (MT6331_PMIC_REG_BASE + 0x072A)
#define MT6331_AUXADC_RQST0       (MT6331_PMIC_REG_BASE + 0x072C)
#define MT6331_AUXADC_RQST0_SET   (MT6331_PMIC_REG_BASE + 0x072E)
#define MT6331_AUXADC_RQST0_CLR   (MT6331_PMIC_REG_BASE + 0x0730)
#define MT6331_AUXADC_RQST1       (MT6331_PMIC_REG_BASE + 0x0732)
#define MT6331_AUXADC_RQST1_SET   (MT6331_PMIC_REG_BASE + 0x0734)
#define MT6331_AUXADC_RQST1_CLR   (MT6331_PMIC_REG_BASE + 0x0736)
#define MT6331_AUXADC_CON0        (MT6331_PMIC_REG_BASE + 0x0738)
#define MT6331_AUXADC_CON1        (MT6331_PMIC_REG_BASE + 0x073A)
#define MT6331_AUXADC_CON2        (MT6331_PMIC_REG_BASE + 0x073C)
#define MT6331_AUXADC_CON3        (MT6331_PMIC_REG_BASE + 0x073E)
#define MT6331_AUXADC_CON4        (MT6331_PMIC_REG_BASE + 0x0740)
#define MT6331_AUXADC_CON5        (MT6331_PMIC_REG_BASE + 0x0742)
#define MT6331_AUXADC_CON6        (MT6331_PMIC_REG_BASE + 0x0744)
#define MT6331_AUXADC_CON7        (MT6331_PMIC_REG_BASE + 0x0746)
#define MT6331_AUXADC_CON8        (MT6331_PMIC_REG_BASE + 0x0748)
#define MT6331_AUXADC_CON9        (MT6331_PMIC_REG_BASE + 0x074A)
#define MT6331_AUXADC_CON10       (MT6331_PMIC_REG_BASE + 0x074C)
#define MT6331_AUXADC_CON11       (MT6331_PMIC_REG_BASE + 0x074E)
#define MT6331_AUXADC_CON12       (MT6331_PMIC_REG_BASE + 0x0750)
#define MT6331_AUXADC_CON13       (MT6331_PMIC_REG_BASE + 0x0752)
#define MT6331_AUXADC_CON14       (MT6331_PMIC_REG_BASE + 0x0754)
#define MT6331_AUXADC_CON15       (MT6331_PMIC_REG_BASE + 0x0756)
#define MT6331_AUXADC_CON16       (MT6331_PMIC_REG_BASE + 0x0758)
#define MT6331_AUXADC_CON17       (MT6331_PMIC_REG_BASE + 0x075A)
#define MT6331_AUXADC_CON18       (MT6331_PMIC_REG_BASE + 0x075C)
#define MT6331_AUXADC_CON19       (MT6331_PMIC_REG_BASE + 0x075E)
#define MT6331_AUXADC_CON20       (MT6331_PMIC_REG_BASE + 0x0760)
#define MT6331_AUXADC_CON21       (MT6331_PMIC_REG_BASE + 0x0762)
#define MT6331_AUXADC_CON22       (MT6331_PMIC_REG_BASE + 0x0764)
#define MT6331_AUXADC_CON23       (MT6331_PMIC_REG_BASE + 0x0766)
#define MT6331_AUXADC_CON24       (MT6331_PMIC_REG_BASE + 0x0768)
#define MT6331_AUXADC_CON25       (MT6331_PMIC_REG_BASE + 0x076A)
#define MT6331_AUXADC_CON26       (MT6331_PMIC_REG_BASE + 0x076C)
#define MT6331_AUXADC_CON27       (MT6331_PMIC_REG_BASE + 0x076E)
#define MT6331_AUXADC_CON28       (MT6331_PMIC_REG_BASE + 0x0770)
#define MT6331_AUXADC_CON29       (MT6331_PMIC_REG_BASE + 0x0772)
#define MT6331_AUXADC_CON30       (MT6331_PMIC_REG_BASE + 0x0774)
#define MT6331_AUXADC_CON31       (MT6331_PMIC_REG_BASE + 0x0776)
#define MT6331_AUXADC_CON32       (MT6331_PMIC_REG_BASE + 0x0778)
#define MT6331_ACCDET_CON0        (MT6331_PMIC_REG_BASE + 0x077A)
#define MT6331_ACCDET_CON1        (MT6331_PMIC_REG_BASE + 0x077C)
#define MT6331_ACCDET_CON2        (MT6331_PMIC_REG_BASE + 0x077E)
#define MT6331_ACCDET_CON3        (MT6331_PMIC_REG_BASE + 0x0780)
#define MT6331_ACCDET_CON4        (MT6331_PMIC_REG_BASE + 0x0782)
#define MT6331_ACCDET_CON5        (MT6331_PMIC_REG_BASE + 0x0784)
#define MT6331_ACCDET_CON6        (MT6331_PMIC_REG_BASE + 0x0786)
#define MT6331_ACCDET_CON7        (MT6331_PMIC_REG_BASE + 0x0788)
#define MT6331_ACCDET_CON8        (MT6331_PMIC_REG_BASE + 0x078A)
#define MT6331_ACCDET_CON9        (MT6331_PMIC_REG_BASE + 0x078C)
#define MT6331_ACCDET_CON10       (MT6331_PMIC_REG_BASE + 0x078E)
#define MT6331_ACCDET_CON11       (MT6331_PMIC_REG_BASE + 0x0790)
#define MT6331_ACCDET_CON12       (MT6331_PMIC_REG_BASE + 0x0792)
#define MT6331_ACCDET_CON13       (MT6331_PMIC_REG_BASE + 0x0794)
#define MT6331_ACCDET_CON14       (MT6331_PMIC_REG_BASE + 0x0796)
#define MT6331_ACCDET_CON15       (MT6331_PMIC_REG_BASE + 0x0798)
#define MT6331_ACCDET_CON16       (MT6331_PMIC_REG_BASE + 0x079A)
#define MT6331_ACCDET_CON17       (MT6331_PMIC_REG_BASE + 0x079C)
#define MT6331_ACCDET_CON18       (MT6331_PMIC_REG_BASE + 0x079E)
#define MT6331_ACCDET_CON19       (MT6331_PMIC_REG_BASE + 0x07A0)
#define MT6331_ACCDET_CON20       (MT6331_PMIC_REG_BASE + 0x07A2)
#define MT6331_ACCDET_CON21       (MT6331_PMIC_REG_BASE + 0x07A4)
#define MT6331_ACCDET_CON22       (MT6331_PMIC_REG_BASE + 0x07A6)
#define MT6331_ACCDET_CON23       (MT6331_PMIC_REG_BASE + 0x07A8)
#define MT6331_ACCDET_CON24       (MT6331_PMIC_REG_BASE + 0x07AA)
// mask is HEX;  shift is Integer
#define MT6331_THR_DET_DIS_MASK                          0x1
#define MT6331_THR_DET_DIS_SHIFT                         0
#define MT6331_RG_THR_TMODE_MASK                         0x1
#define MT6331_RG_THR_TMODE_SHIFT                        1
#define MT6331_RG_THR_TEMP_SEL_MASK                      0x1
#define MT6331_RG_THR_TEMP_SEL_SHIFT                     2
#define MT6331_RG_STRUP_THR_SEL_MASK                     0x3
#define MT6331_RG_STRUP_THR_SEL_SHIFT                    3
#define MT6331_THR_HWPDN_EN_MASK                         0x1
#define MT6331_THR_HWPDN_EN_SHIFT                        5
#define MT6331_RG_THRDET_SEL_MASK                        0x1
#define MT6331_RG_THRDET_SEL_SHIFT                       6
#define MT6331_RG_STRUP_IREF_TRIM_MASK                   0x1F
#define MT6331_RG_STRUP_IREF_TRIM_SHIFT                  0
#define MT6331_RG_USBDL_EN_MASK                          0x1
#define MT6331_RG_USBDL_EN_SHIFT                         0
#define MT6331_RG_FCHR_KEYDET_EN_MASK                    0x1
#define MT6331_RG_FCHR_KEYDET_EN_SHIFT                   1
#define MT6331_RG_FCHR_PU_EN_MASK                        0x1
#define MT6331_RG_FCHR_PU_EN_SHIFT                       2
#define MT6331_RG_EN_DRVSEL_MASK                         0x1
#define MT6331_RG_EN_DRVSEL_SHIFT                        4
#define MT6331_RG_RSTB_DRV_SEL_MASK                      0x1
#define MT6331_RG_RSTB_DRV_SEL_SHIFT                     5
#define MT6331_RG_VREF_BG_MASK                           0x7
#define MT6331_RG_VREF_BG_SHIFT                          12
#define MT6331_RG_PMU_RSV_MASK                           0xF
#define MT6331_RG_PMU_RSV_SHIFT                          0
#define MT6331_THR_TEST_MASK                             0x3
#define MT6331_THR_TEST_SHIFT                            0
#define MT6331_PMU_THR_DEB_MASK                          0x7
#define MT6331_PMU_THR_DEB_SHIFT                         4
#define MT6331_PMU_THR_STATUS_MASK                       0x7
#define MT6331_PMU_THR_STATUS_SHIFT                      8
#define MT6331_DDUVLO_DEB_EN_MASK                        0x1
#define MT6331_DDUVLO_DEB_EN_SHIFT                       0
#define MT6331_PWRBB_DEB_EN_MASK                         0x1
#define MT6331_PWRBB_DEB_EN_SHIFT                        1
#define MT6331_STRUP_OSC_EN_MASK                         0x1
#define MT6331_STRUP_OSC_EN_SHIFT                        2
#define MT6331_STRUP_OSC_EN_SEL_MASK                     0x1
#define MT6331_STRUP_OSC_EN_SEL_SHIFT                    3
#define MT6331_STRUP_FT_CTRL_MASK                        0x3
#define MT6331_STRUP_FT_CTRL_SHIFT                       4
#define MT6331_STRUP_PWRON_FORCE_MASK                    0x1
#define MT6331_STRUP_PWRON_FORCE_SHIFT                   6
#define MT6331_BIAS_GEN_EN_FORCE_MASK                    0x1
#define MT6331_BIAS_GEN_EN_FORCE_SHIFT                   7
#define MT6331_STRUP_PWRON_MASK                          0x1
#define MT6331_STRUP_PWRON_SHIFT                         8
#define MT6331_STRUP_PWRON_SEL_MASK                      0x1
#define MT6331_STRUP_PWRON_SEL_SHIFT                     9
#define MT6331_BIAS_GEN_EN_MASK                          0x1
#define MT6331_BIAS_GEN_EN_SHIFT                         10
#define MT6331_BIAS_GEN_EN_SEL_MASK                      0x1
#define MT6331_BIAS_GEN_EN_SEL_SHIFT                     11
#define MT6331_RTC_XOSC32_ENB_SW_MASK                    0x1
#define MT6331_RTC_XOSC32_ENB_SW_SHIFT                   12
#define MT6331_RTC_XOSC32_ENB_SEL_MASK                   0x1
#define MT6331_RTC_XOSC32_ENB_SEL_SHIFT                  13
#define MT6331_STRUP_DIG_IO_PG_FORCE_MASK                0x1
#define MT6331_STRUP_DIG_IO_PG_FORCE_SHIFT               15
#define MT6331_VDVFS11_PG_H2L_EN_MASK                    0x1
#define MT6331_VDVFS11_PG_H2L_EN_SHIFT                   0
#define MT6331_VDVFS12_PG_H2L_EN_MASK                    0x1
#define MT6331_VDVFS12_PG_H2L_EN_SHIFT                   1
#define MT6331_VDVFS13_PG_H2L_EN_MASK                    0x1
#define MT6331_VDVFS13_PG_H2L_EN_SHIFT                   2
#define MT6331_VDVFS14_PG_H2L_EN_MASK                    0x1
#define MT6331_VDVFS14_PG_H2L_EN_SHIFT                   3
#define MT6331_VCORE1_PG_H2L_EN_MASK                     0x1
#define MT6331_VCORE1_PG_H2L_EN_SHIFT                    4
#define MT6331_VCORE2_PG_H2L_EN_MASK                     0x1
#define MT6331_VCORE2_PG_H2L_EN_SHIFT                    5
#define MT6331_VGPU_PG_H2L_EN_MASK                       0x1
#define MT6331_VGPU_PG_H2L_EN_SHIFT                      6
#define MT6331_VIO18_PG_H2L_EN_MASK                      0x1
#define MT6331_VIO18_PG_H2L_EN_SHIFT                     7
#define MT6331_VAUD32_PG_H2L_EN_MASK                     0x1
#define MT6331_VAUD32_PG_H2L_EN_SHIFT                    8
#define MT6331_VTCXO1_PG_H2L_EN_MASK                     0x1
#define MT6331_VTCXO1_PG_H2L_EN_SHIFT                    9
#define MT6331_VUSB_PG_H2L_EN_MASK                       0x1
#define MT6331_VUSB_PG_H2L_EN_SHIFT                      10
#define MT6331_VSRAM_DVFS1_PG_H2L_EN_MASK                0x1
#define MT6331_VSRAM_DVFS1_PG_H2L_EN_SHIFT               11
#define MT6331_VIO28_PG_H2L_EN_MASK                      0x1
#define MT6331_VIO28_PG_H2L_EN_SHIFT                     12
#define MT6331_VDVFS11_PG_ENB_MASK                       0x1
#define MT6331_VDVFS11_PG_ENB_SHIFT                      0
#define MT6331_VDVFS12_PG_ENB_MASK                       0x1
#define MT6331_VDVFS12_PG_ENB_SHIFT                      1
#define MT6331_VDVFS13_PG_ENB_MASK                       0x1
#define MT6331_VDVFS13_PG_ENB_SHIFT                      2
#define MT6331_VDVFS14_PG_ENB_MASK                       0x1
#define MT6331_VDVFS14_PG_ENB_SHIFT                      3
#define MT6331_VCORE1_PG_ENB_MASK                        0x1
#define MT6331_VCORE1_PG_ENB_SHIFT                       4
#define MT6331_VCORE2_PG_ENB_MASK                        0x1
#define MT6331_VCORE2_PG_ENB_SHIFT                       5
#define MT6331_VGPU_PG_ENB_MASK                          0x1
#define MT6331_VGPU_PG_ENB_SHIFT                         6
#define MT6331_VIO18_PG_ENB_MASK                         0x1
#define MT6331_VIO18_PG_ENB_SHIFT                        7
#define MT6331_VAUD32_PG_ENB_MASK                        0x1
#define MT6331_VAUD32_PG_ENB_SHIFT                       8
#define MT6331_VTCXO1_PG_ENB_MASK                        0x1
#define MT6331_VTCXO1_PG_ENB_SHIFT                       9
#define MT6331_VUSB_PG_ENB_MASK                          0x1
#define MT6331_VUSB_PG_ENB_SHIFT                         10
#define MT6331_VSRAM_DVFS1_PG_ENB_MASK                   0x1
#define MT6331_VSRAM_DVFS1_PG_ENB_SHIFT                  11
#define MT6331_VIO28_PG_ENB_MASK                         0x1
#define MT6331_VIO28_PG_ENB_SHIFT                        12
#define MT6331_RG_EXT_PMIC_STATUS_PG_ENB_MASK            0x1
#define MT6331_RG_EXT_PMIC_STATUS_PG_ENB_SHIFT           13
#define MT6331_RG_EXT_PMIC_EN_PG_ENB_MASK                0x1
#define MT6331_RG_EXT_PMIC_EN_PG_ENB_SHIFT               14
#define MT6331_CLR_JUST_RST_MASK                         0x1
#define MT6331_CLR_JUST_RST_SHIFT                        4
#define MT6331_UVLO_L2H_DEB_EN_MASK                      0x1
#define MT6331_UVLO_L2H_DEB_EN_SHIFT                     5
#define MT6331_JUST_PWRKEY_RST_MASK                      0x1
#define MT6331_JUST_PWRKEY_RST_SHIFT                     14
#define MT6331_QI_OSC_EN_MASK                            0x1
#define MT6331_QI_OSC_EN_SHIFT                           15
#define MT6331_STRUP_EXT_PMIC_EN_MASK                    0x1
#define MT6331_STRUP_EXT_PMIC_EN_SHIFT                   0
#define MT6331_STRUP_EXT_PMIC_SEL_MASK                   0x1
#define MT6331_STRUP_EXT_PMIC_SEL_SHIFT                  1
#define MT6331_STRUP_CON8_RSV0_MASK                      0x7F
#define MT6331_STRUP_CON8_RSV0_SHIFT                     8
#define MT6331_QI_EXT_PMIC_EN_MASK                       0x1
#define MT6331_QI_EXT_PMIC_EN_SHIFT                      15
#define MT6331_STRUP_AUXADC_START_SW_MASK                0x1
#define MT6331_STRUP_AUXADC_START_SW_SHIFT               4
#define MT6331_STRUP_AUXADC_RSTB_SW_MASK                 0x1
#define MT6331_STRUP_AUXADC_RSTB_SW_SHIFT                5
#define MT6331_STRUP_AUXADC_START_SEL_MASK               0x1
#define MT6331_STRUP_AUXADC_START_SEL_SHIFT              6
#define MT6331_STRUP_AUXADC_RSTB_SEL_MASK                0x1
#define MT6331_STRUP_AUXADC_RSTB_SEL_SHIFT               7
#define MT6331_STRUP_PWROFF_SEQ_EN_MASK                  0x1
#define MT6331_STRUP_PWROFF_SEQ_EN_SHIFT                 0
#define MT6331_STRUP_PWROFF_PREOFF_EN_MASK               0x1
#define MT6331_STRUP_PWROFF_PREOFF_EN_SHIFT              1
#define MT6331_STRUP_PP_EN_MASK                          0x1
#define MT6331_STRUP_PP_EN_SHIFT                         0
#define MT6331_STRUP_PP_EN_SEL_MASK                      0x1
#define MT6331_STRUP_PP_EN_SEL_SHIFT                     1
#define MT6331_STRUP_DIG0_RSV0_MASK                      0xF
#define MT6331_STRUP_DIG0_RSV0_SHIFT                     2
#define MT6331_STRUP_DIG1_RSV0_MASK                      0x3F
#define MT6331_STRUP_DIG1_RSV0_SHIFT                     6
#define MT6331_RG_UVLO_VTHL_VSYS_MASK                    0x3
#define MT6331_RG_UVLO_VTHL_VSYS_SHIFT                   12
#define MT6331_RG_UVLO_VTHL_MASK                         0x3
#define MT6331_RG_UVLO_VTHL_SHIFT                        14
#define MT6331_RG_BGR_TEST_RSTB_MASK                     0x1
#define MT6331_RG_BGR_TEST_RSTB_SHIFT                    0
#define MT6331_RG_BGR_TEST_EN_MASK                       0x1
#define MT6331_RG_BGR_TEST_EN_SHIFT                      1
#define MT6331_RG_BGR_TRIM_MASK                          0x1F
#define MT6331_RG_BGR_TRIM_SHIFT                         5
#define MT6331_RG_BGR_TRIM_EN_MASK                       0x1
#define MT6331_RG_BGR_TRIM_EN_SHIFT                      10
#define MT6331_RG_BGR_RSEL_MASK                          0x7
#define MT6331_RG_BGR_RSEL_SHIFT                         11
#define MT6331_RG_BGR_UNCHOP_PH_MASK                     0x1
#define MT6331_RG_BGR_UNCHOP_PH_SHIFT                    14
#define MT6331_RG_BGR_UNCHOP_MASK                        0x1
#define MT6331_RG_BGR_UNCHOP_SHIFT                       15
#define MT6331_RG_STRUP_RSV_MASK                         0xFF
#define MT6331_RG_STRUP_RSV_SHIFT                        0
#define MT6331_RG_EN_SMT_MASK                            0x1
#define MT6331_RG_EN_SMT_SHIFT                           0
#define MT6331_RG_EN_SR_MASK                             0x1
#define MT6331_RG_EN_SR_SHIFT                            1
#define MT6331_RG_EN_E8_MASK                             0x1
#define MT6331_RG_EN_E8_SHIFT                            2
#define MT6331_RG_EN_E4_MASK                             0x1
#define MT6331_RG_EN_E4_SHIFT                            3
#define MT6331_RG_TESTMODE_SWEN_MASK                     0x1
#define MT6331_RG_TESTMODE_SWEN_SHIFT                    11
#define MT6331_STRUP_DIG0_RSV1_MASK                      0xF
#define MT6331_STRUP_DIG0_RSV1_SHIFT                     12
#define MT6331_RG_RSV_SWREG_MASK                         0xFFFF
#define MT6331_RG_RSV_SWREG_SHIFT                        0
#define MT6331_STRUP_PG_STATUS_MASK                      0x1
#define MT6331_STRUP_PG_STATUS_SHIFT                     0
#define MT6331_STRUP_PG_STATUS_CLR_MASK                  0x1
#define MT6331_STRUP_PG_STATUS_CLR_SHIFT                 15
#define MT6331_HWCID_MASK                                0xFFFF
#define MT6331_HWCID_SHIFT                               0
#define MT6331_SWCID_MASK                                0xFFFF
#define MT6331_SWCID_SHIFT                               0
#define MT6331_INIT_EXCEP_STATUS_MASK                    0x1
#define MT6331_INIT_EXCEP_STATUS_SHIFT                   0
#define MT6331_RTRY_EXCEP_STATUS_MASK                    0x1
#define MT6331_RTRY_EXCEP_STATUS_SHIFT                   1
#define MT6331_TOFF_EXCEP_STATUS_MASK                    0x1
#define MT6331_TOFF_EXCEP_STATUS_SHIFT                   2
#define MT6331_EXT_PMIC_MON_MASK                         0x1FF
#define MT6331_EXT_PMIC_MON_SHIFT                        3
#define MT6331_EXCEP_CLR_MASK                            0x1
#define MT6331_EXCEP_CLR_SHIFT                           15
#define MT6331_RG_SRCLKEN_IN1_EN_MASK                    0x1
#define MT6331_RG_SRCLKEN_IN1_EN_SHIFT                   0
#define MT6331_RG_SRCLKEN_IN2_EN_MASK                    0x1
#define MT6331_RG_SRCLKEN_IN2_EN_SHIFT                   1
#define MT6331_RG_OSC_SEL_MASK                           0x1
#define MT6331_RG_OSC_SEL_SHIFT                          2
#define MT6331_RG_SRCLKEN_IN1_HW_MODE_MASK               0x1
#define MT6331_RG_SRCLKEN_IN1_HW_MODE_SHIFT              4
#define MT6331_RG_SRCLKEN_IN2_HW_MODE_MASK               0x1
#define MT6331_RG_SRCLKEN_IN2_HW_MODE_SHIFT              5
#define MT6331_RG_OSC_SEL_HW_MODE_MASK                   0x1
#define MT6331_RG_OSC_SEL_HW_MODE_SHIFT                  6
#define MT6331_RG_SRCLKEN_IN_SYNC_EN_MASK                0x1
#define MT6331_RG_SRCLKEN_IN_SYNC_EN_SHIFT               8
#define MT6331_RG_OSC_EN_AUTO_OFF_MASK                   0x1
#define MT6331_RG_OSC_EN_AUTO_OFF_SHIFT                  9
#define MT6331_TEST_OUT_MASK                             0xFF
#define MT6331_TEST_OUT_SHIFT                            0
#define MT6331_RG_MON_FLAG_SEL_MASK                      0xFF
#define MT6331_RG_MON_FLAG_SEL_SHIFT                     0
#define MT6331_RG_MON_GRP_SEL_MASK                       0xF
#define MT6331_RG_MON_GRP_SEL_SHIFT                      8
#define MT6331_RG_NANDTREE_MODE_MASK                     0x1
#define MT6331_RG_NANDTREE_MODE_SHIFT                    0
#define MT6331_RG_TEST_AUXADC_MASK                       0x1
#define MT6331_RG_TEST_AUXADC_SHIFT                      1
#define MT6331_RG_EFUSE_MODE_MASK                        0x1
#define MT6331_RG_EFUSE_MODE_SHIFT                       2
#define MT6331_RG_TEST_STRUP_MASK                        0x1
#define MT6331_RG_TEST_STRUP_SHIFT                       3
#define MT6331_TESTMODE_SW_MASK                          0x1
#define MT6331_TESTMODE_SW_SHIFT                         0
#define MT6331_EN_STATUS_VDVFS11_MASK                    0x1
#define MT6331_EN_STATUS_VDVFS11_SHIFT                   0
#define MT6331_EN_STATUS_VDVFS12_MASK                    0x1
#define MT6331_EN_STATUS_VDVFS12_SHIFT                   1
#define MT6331_EN_STATUS_VDVFS13_MASK                    0x1
#define MT6331_EN_STATUS_VDVFS13_SHIFT                   2
#define MT6331_EN_STATUS_VDVFS14_MASK                    0x1
#define MT6331_EN_STATUS_VDVFS14_SHIFT                   3
#define MT6331_EN_STATUS_VGPU_MASK                       0x1
#define MT6331_EN_STATUS_VGPU_SHIFT                      4
#define MT6331_EN_STATUS_VCORE1_MASK                     0x1
#define MT6331_EN_STATUS_VCORE1_SHIFT                    5
#define MT6331_EN_STATUS_VCORE2_MASK                     0x1
#define MT6331_EN_STATUS_VCORE2_SHIFT                    6
#define MT6331_EN_STATUS_VIO18_MASK                      0x1
#define MT6331_EN_STATUS_VIO18_SHIFT                     7
#define MT6331_EN_STATUS_VRTC_MASK                       0x1
#define MT6331_EN_STATUS_VRTC_SHIFT                      9
#define MT6331_EN_STATUS_VTCXO1_MASK                     0x1
#define MT6331_EN_STATUS_VTCXO1_SHIFT                    10
#define MT6331_EN_STATUS_VTCXO2_MASK                     0x1
#define MT6331_EN_STATUS_VTCXO2_SHIFT                    11
#define MT6331_EN_STATUS_VAUD32_MASK                     0x1
#define MT6331_EN_STATUS_VAUD32_SHIFT                    12
#define MT6331_EN_STATUS_VAUXA32_MASK                    0x1
#define MT6331_EN_STATUS_VAUXA32_SHIFT                   13
#define MT6331_EN_STATUS_VCAMA_MASK                      0x1
#define MT6331_EN_STATUS_VCAMA_SHIFT                     14
#define MT6331_EN_STATUS_VIO28_MASK                      0x1
#define MT6331_EN_STATUS_VIO28_SHIFT                     15
#define MT6331_EN_STATUS_VCAM_AF_MASK                    0x1
#define MT6331_EN_STATUS_VCAM_AF_SHIFT                   0
#define MT6331_EN_STATUS_VMC_MASK                        0x1
#define MT6331_EN_STATUS_VMC_SHIFT                       1
#define MT6331_EN_STATUS_VMCH_MASK                       0x1
#define MT6331_EN_STATUS_VMCH_SHIFT                      2
#define MT6331_EN_STATUS_VEMC33_MASK                     0x1
#define MT6331_EN_STATUS_VEMC33_SHIFT                    3
#define MT6331_EN_STATUS_VGP1_MASK                       0x1
#define MT6331_EN_STATUS_VGP1_SHIFT                      4
#define MT6331_EN_STATUS_VGP4_MASK                       0x1
#define MT6331_EN_STATUS_VGP4_SHIFT                      5
#define MT6331_EN_STATUS_VSIM1_MASK                      0x1
#define MT6331_EN_STATUS_VSIM1_SHIFT                     6
#define MT6331_EN_STATUS_VSIM2_MASK                      0x1
#define MT6331_EN_STATUS_VSIM2_SHIFT                     7
#define MT6331_EN_STATUS_VFBB_MASK                       0x1
#define MT6331_EN_STATUS_VFBB_SHIFT                      8
#define MT6331_EN_STATUS_VMIPI_MASK                      0x1
#define MT6331_EN_STATUS_VMIPI_SHIFT                     9
#define MT6331_EN_STATUS_VIBR_MASK                       0x1
#define MT6331_EN_STATUS_VIBR_SHIFT                      10
#define MT6331_EN_STATUS_VCAMD_MASK                      0x1
#define MT6331_EN_STATUS_VCAMD_SHIFT                     11
#define MT6331_EN_STATUS_VUSB10_MASK                     0x1
#define MT6331_EN_STATUS_VUSB10_SHIFT                    12
#define MT6331_EN_STATUS_VCAM_IO_MASK                    0x1
#define MT6331_EN_STATUS_VCAM_IO_SHIFT                   13
#define MT6331_EN_STATUS_VSRAM_DVFS1_MASK                0x1
#define MT6331_EN_STATUS_VSRAM_DVFS1_SHIFT               14
#define MT6331_EN_STATUS_VGP2_MASK                       0x1
#define MT6331_EN_STATUS_VGP2_SHIFT                      15
#define MT6331_EN_STATUS_VGP3_MASK                       0x1
#define MT6331_EN_STATUS_VGP3_SHIFT                      0
#define MT6331_EN_STATUS_VBIASN_MASK                     0x1
#define MT6331_EN_STATUS_VBIASN_SHIFT                    1
#define MT6331_OC_STATUS_VDVFS11_MASK                    0x1
#define MT6331_OC_STATUS_VDVFS11_SHIFT                   0
#define MT6331_OC_STATUS_VDVFS12_MASK                    0x1
#define MT6331_OC_STATUS_VDVFS12_SHIFT                   1
#define MT6331_OC_STATUS_VDVFS13_MASK                    0x1
#define MT6331_OC_STATUS_VDVFS13_SHIFT                   2
#define MT6331_OC_STATUS_VDVFS14_MASK                    0x1
#define MT6331_OC_STATUS_VDVFS14_SHIFT                   4
#define MT6331_OC_STATUS_VGPU_MASK                       0x1
#define MT6331_OC_STATUS_VGPU_SHIFT                      5
#define MT6331_OC_STATUS_VCORE1_MASK                     0x1
#define MT6331_OC_STATUS_VCORE1_SHIFT                    6
#define MT6331_OC_STATUS_VCORE2_MASK                     0x1
#define MT6331_OC_STATUS_VCORE2_SHIFT                    7
#define MT6331_OC_STATUS_VIO18_MASK                      0x1
#define MT6331_OC_STATUS_VIO18_SHIFT                     8
#define MT6331_OC_STATUS_VTCXO1_MASK                     0x1
#define MT6331_OC_STATUS_VTCXO1_SHIFT                    9
#define MT6331_OC_STATUS_VTCXO2_MASK                     0x1
#define MT6331_OC_STATUS_VTCXO2_SHIFT                    10
#define MT6331_OC_STATUS_VAUD32_MASK                     0x1
#define MT6331_OC_STATUS_VAUD32_SHIFT                    11
#define MT6331_OC_STATUS_VAUXA32_MASK                    0x1
#define MT6331_OC_STATUS_VAUXA32_SHIFT                   12
#define MT6331_OC_STATUS_VCAMA_MASK                      0x1
#define MT6331_OC_STATUS_VCAMA_SHIFT                     13
#define MT6331_OC_STATUS_VIO28_MASK                      0x1
#define MT6331_OC_STATUS_VIO28_SHIFT                     14
#define MT6331_OC_STATUS_VCAM_AF_MASK                    0x1
#define MT6331_OC_STATUS_VCAM_AF_SHIFT                   15
#define MT6331_OC_STATUS_VMC_MASK                        0x1
#define MT6331_OC_STATUS_VMC_SHIFT                       0
#define MT6331_OC_STATUS_VMCH_MASK                       0x1
#define MT6331_OC_STATUS_VMCH_SHIFT                      1
#define MT6331_OC_STATUS_VEMC33_MASK                     0x1
#define MT6331_OC_STATUS_VEMC33_SHIFT                    2
#define MT6331_OC_STATUS_VGP1_MASK                       0x1
#define MT6331_OC_STATUS_VGP1_SHIFT                      3
#define MT6331_OC_STATUS_VGP4_MASK                       0x1
#define MT6331_OC_STATUS_VGP4_SHIFT                      4
#define MT6331_OC_STATUS_VSIM1_MASK                      0x1
#define MT6331_OC_STATUS_VSIM1_SHIFT                     5
#define MT6331_OC_STATUS_VSIM2_MASK                      0x1
#define MT6331_OC_STATUS_VSIM2_SHIFT                     6
#define MT6331_OC_STATUS_VFBB_MASK                       0x1
#define MT6331_OC_STATUS_VFBB_SHIFT                      7
#define MT6331_OC_STATUS_VMIPI_MASK                      0x1
#define MT6331_OC_STATUS_VMIPI_SHIFT                     8
#define MT6331_OC_STATUS_VIBR_MASK                       0x1
#define MT6331_OC_STATUS_VIBR_SHIFT                      10
#define MT6331_OC_STATUS_VCAMD_MASK                      0x1
#define MT6331_OC_STATUS_VCAMD_SHIFT                     11
#define MT6331_OC_STATUS_VUSB10_MASK                     0x1
#define MT6331_OC_STATUS_VUSB10_SHIFT                    12
#define MT6331_OC_STATUS_VCAM_IO_MASK                    0x1
#define MT6331_OC_STATUS_VCAM_IO_SHIFT                   13
#define MT6331_OC_STATUS_VSRAM_DVFS1_MASK                0x1
#define MT6331_OC_STATUS_VSRAM_DVFS1_SHIFT               14
#define MT6331_OC_STATUS_VBIASN_MASK                     0x1
#define MT6331_OC_STATUS_VBIASN_SHIFT                    15
#define MT6331_OC_STATUS_VGP2_MASK                       0x1
#define MT6331_OC_STATUS_VGP2_SHIFT                      0
#define MT6331_OC_STATUS_VGP3_MASK                       0x1
#define MT6331_OC_STATUS_VGP3_SHIFT                      1
#define MT6331_VTCXO1_PG_DEB_MASK                        0x1
#define MT6331_VTCXO1_PG_DEB_SHIFT                       3
#define MT6331_VAUD32_PG_DEB_MASK                        0x1
#define MT6331_VAUD32_PG_DEB_SHIFT                       4
#define MT6331_VSRAM_DVFS1_PG_DEB_MASK                   0x1
#define MT6331_VSRAM_DVFS1_PG_DEB_SHIFT                  5
#define MT6331_VIO28_PG_DEB_MASK                         0x1
#define MT6331_VIO28_PG_DEB_SHIFT                        6
#define MT6331_VUSB10_PG_DEB_MASK                        0x1
#define MT6331_VUSB10_PG_DEB_SHIFT                       7
#define MT6331_VIO18_PG_DEB_MASK                         0x1
#define MT6331_VIO18_PG_DEB_SHIFT                        8
#define MT6331_VCORE2_PG_DEB_MASK                        0x1
#define MT6331_VCORE2_PG_DEB_SHIFT                       9
#define MT6331_VCORE1_PG_DEB_MASK                        0x1
#define MT6331_VCORE1_PG_DEB_SHIFT                       10
#define MT6331_VGPU_PG_DEB_MASK                          0x1
#define MT6331_VGPU_PG_DEB_SHIFT                         11
#define MT6331_VDVFS14_PG_DEB_MASK                       0x1
#define MT6331_VDVFS14_PG_DEB_SHIFT                      12
#define MT6331_VDVFS13_PG_DEB_MASK                       0x1
#define MT6331_VDVFS13_PG_DEB_SHIFT                      13
#define MT6331_VDVFS12_PG_DEB_MASK                       0x1
#define MT6331_VDVFS12_PG_DEB_SHIFT                      14
#define MT6331_VDVFS11_PG_DEB_MASK                       0x1
#define MT6331_VDVFS11_PG_DEB_SHIFT                      15
#define MT6331_PMU_TEST_MODE_SCAN_MASK                   0x1
#define MT6331_PMU_TEST_MODE_SCAN_SHIFT                  0
#define MT6331_PWRKEY_DEB_MASK                           0x1
#define MT6331_PWRKEY_DEB_SHIFT                          1
#define MT6331_HOMEKEY_DEB_MASK                          0x1
#define MT6331_HOMEKEY_DEB_SHIFT                         2
#define MT6331_RTC_XTAL_DET_DONE_MASK                    0x1
#define MT6331_RTC_XTAL_DET_DONE_SHIFT                   6
#define MT6331_XOSC32_ENB_DET_MASK                       0x1
#define MT6331_XOSC32_ENB_DET_SHIFT                      7
#define MT6331_RTC_XTAL_DET_RSV_MASK                     0xF
#define MT6331_RTC_XTAL_DET_RSV_SHIFT                    8
#define MT6331_RG_PMU_TDSEL_MASK                         0x1
#define MT6331_RG_PMU_TDSEL_SHIFT                        0
#define MT6331_RG_SPI_TDSEL_MASK                         0x1
#define MT6331_RG_SPI_TDSEL_SHIFT                        1
#define MT6331_RG_AUD_TDSEL_MASK                         0x1
#define MT6331_RG_AUD_TDSEL_SHIFT                        2
#define MT6331_RG_PMU_RDSEL_MASK                         0x1
#define MT6331_RG_PMU_RDSEL_SHIFT                        0
#define MT6331_RG_SPI_RDSEL_MASK                         0x1
#define MT6331_RG_SPI_RDSEL_SHIFT                        1
#define MT6331_RG_AUD_RDSEL_MASK                         0x1
#define MT6331_RG_AUD_RDSEL_SHIFT                        2
#define MT6331_RG_SMT_WDTRSTB_IN_MASK                    0x1
#define MT6331_RG_SMT_WDTRSTB_IN_SHIFT                   0
#define MT6331_RG_SMT_HOMEKEY_MASK                       0x1
#define MT6331_RG_SMT_HOMEKEY_SHIFT                      1
#define MT6331_RG_SMT_SRCLKEN_IN1_MASK                   0x1
#define MT6331_RG_SMT_SRCLKEN_IN1_SHIFT                  2
#define MT6331_RG_SMT_SRCLKEN_IN2_MASK                   0x1
#define MT6331_RG_SMT_SRCLKEN_IN2_SHIFT                  3
#define MT6331_RG_SMT_RTC_32K1V8_1_MASK                  0x1
#define MT6331_RG_SMT_RTC_32K1V8_1_SHIFT                 4
#define MT6331_RG_SMT_RTC_32K1V8_2_MASK                  0x1
#define MT6331_RG_SMT_RTC_32K1V8_2_SHIFT                 5
#define MT6331_RG_SMT_SPI_CLK_MASK                       0x1
#define MT6331_RG_SMT_SPI_CLK_SHIFT                      0
#define MT6331_RG_SMT_SPI_CSN_MASK                       0x1
#define MT6331_RG_SMT_SPI_CSN_SHIFT                      1
#define MT6331_RG_SMT_SPI_MOSI_MASK                      0x1
#define MT6331_RG_SMT_SPI_MOSI_SHIFT                     2
#define MT6331_RG_SMT_SPI_MISO_MASK                      0x1
#define MT6331_RG_SMT_SPI_MISO_SHIFT                     3
#define MT6331_RG_SMT_AUD_CLK_MASK                       0x1
#define MT6331_RG_SMT_AUD_CLK_SHIFT                      0
#define MT6331_RG_SMT_AUD_DAT1_MOSI_MASK                 0x1
#define MT6331_RG_SMT_AUD_DAT1_MOSI_SHIFT                1
#define MT6331_RG_SMT_AUD_DAT1_MISO_MASK                 0x1
#define MT6331_RG_SMT_AUD_DAT1_MISO_SHIFT                2
#define MT6331_RG_SMT_AUD_DAT2_MOSI_MASK                 0x1
#define MT6331_RG_SMT_AUD_DAT2_MOSI_SHIFT                3
#define MT6331_RG_SMT_AUD_DAT2_MISO_MASK                 0x1
#define MT6331_RG_SMT_AUD_DAT2_MISO_SHIFT                4
#define MT6331_RG_OCTL_SRCLKEN_IN1_MASK                  0xF
#define MT6331_RG_OCTL_SRCLKEN_IN1_SHIFT                 0
#define MT6331_RG_OCTL_SRCLKEN_IN2_MASK                  0xF
#define MT6331_RG_OCTL_SRCLKEN_IN2_SHIFT                 4
#define MT6331_RG_OCTL_RTC_32K1V8_1_MASK                 0xF
#define MT6331_RG_OCTL_RTC_32K1V8_1_SHIFT                8
#define MT6331_RG_OCTL_RTC_32K1V8_2_MASK                 0xF
#define MT6331_RG_OCTL_RTC_32K1V8_2_SHIFT                12
#define MT6331_RG_OCTL_SPI_CLK_MASK                      0xF
#define MT6331_RG_OCTL_SPI_CLK_SHIFT                     0
#define MT6331_RG_OCTL_SPI_CSN_MASK                      0xF
#define MT6331_RG_OCTL_SPI_CSN_SHIFT                     4
#define MT6331_RG_OCTL_SPI_MOSI_MASK                     0xF
#define MT6331_RG_OCTL_SPI_MOSI_SHIFT                    8
#define MT6331_RG_OCTL_SPI_MISO_MASK                     0xF
#define MT6331_RG_OCTL_SPI_MISO_SHIFT                    12
#define MT6331_RG_OCTL_AUD_DAT1_MOSI_MASK                0xF
#define MT6331_RG_OCTL_AUD_DAT1_MOSI_SHIFT               0
#define MT6331_RG_OCTL_AUD_DAT1_MISO_MASK                0xF
#define MT6331_RG_OCTL_AUD_DAT1_MISO_SHIFT               4
#define MT6331_RG_OCTL_AUD_DAT2_MOSI_MASK                0xF
#define MT6331_RG_OCTL_AUD_DAT2_MOSI_SHIFT               8
#define MT6331_RG_OCTL_AUD_DAT2_MISO_MASK                0xF
#define MT6331_RG_OCTL_AUD_DAT2_MISO_SHIFT               12
#define MT6331_RG_OCTL_HOMEKEY_MASK                      0xF
#define MT6331_RG_OCTL_HOMEKEY_SHIFT                     0
#define MT6331_RG_OCTL_AUD_CLK_MASK                      0xF
#define MT6331_RG_OCTL_AUD_CLK_SHIFT                     4
#define MT6331_TOP_STATUS_MASK                           0xF
#define MT6331_TOP_STATUS_SHIFT                          0
#define MT6331_TOP_STATUS_SET_MASK                       0x3
#define MT6331_TOP_STATUS_SET_SHIFT                      0
#define MT6331_TOP_STATUS_CLR_MASK                       0x3
#define MT6331_TOP_STATUS_CLR_SHIFT                      0
#define MT6331_RG_G_SMPS_PD_CK_PDN_MASK                  0x1
#define MT6331_RG_G_SMPS_PD_CK_PDN_SHIFT                 0
#define MT6331_RG_G_DRV_2M_CK_PDN_MASK                   0x1
#define MT6331_RG_G_DRV_2M_CK_PDN_SHIFT                  1
#define MT6331_RG_ACCDET_CK_PDN_MASK                     0x1
#define MT6331_RG_ACCDET_CK_PDN_SHIFT                    2
#define MT6331_RG_DRV_32K_CK_PDN_MASK                    0x1
#define MT6331_RG_DRV_32K_CK_PDN_SHIFT                   3
#define MT6331_RG_DRV_ISINK0_CK_PDN_MASK                 0x1
#define MT6331_RG_DRV_ISINK0_CK_PDN_SHIFT                4
#define MT6331_RG_DRV_ISINK1_CK_PDN_MASK                 0x1
#define MT6331_RG_DRV_ISINK1_CK_PDN_SHIFT                5
#define MT6331_RG_DRV_ISINK2_CK_PDN_MASK                 0x1
#define MT6331_RG_DRV_ISINK2_CK_PDN_SHIFT                6
#define MT6331_RG_DRV_ISINK3_CK_PDN_MASK                 0x1
#define MT6331_RG_DRV_ISINK3_CK_PDN_SHIFT                7
#define MT6331_RG_AUXADC_1M_CK_PDN_MASK                  0x1
#define MT6331_RG_AUXADC_1M_CK_PDN_SHIFT                 8
#define MT6331_RG_AUXADC_12M_CK_PDN_MASK                 0x1
#define MT6331_RG_AUXADC_12M_CK_PDN_SHIFT                9
#define MT6331_RG_AUXADC_CK_PDN_MASK                     0x1
#define MT6331_RG_AUXADC_CK_PDN_SHIFT                    10
#define MT6331_RG_AUXADC_32K_CK_PDN_MASK                 0x1
#define MT6331_RG_AUXADC_32K_CK_PDN_SHIFT                11
#define MT6331_RG_AUDIF_CK_PDN_MASK                      0x1
#define MT6331_RG_AUDIF_CK_PDN_SHIFT                     12
#define MT6331_RG_AUD_CK_PDN_MASK                        0x1
#define MT6331_RG_AUD_CK_PDN_SHIFT                       13
#define MT6331_RG_ZCD13M_CK_PDN_MASK                     0x1
#define MT6331_RG_ZCD13M_CK_PDN_SHIFT                    14
#define MT6331_RG_MAD13M_CK_PDN_MASK                     0x1
#define MT6331_RG_MAD13M_CK_PDN_SHIFT                    15
#define MT6331_TOP_CKPDN_CON0_SET_MASK                   0xFFFF
#define MT6331_TOP_CKPDN_CON0_SET_SHIFT                  0
#define MT6331_TOP_CKPDN_CON0_CLR_MASK                   0xFFFF
#define MT6331_TOP_CKPDN_CON0_CLR_SHIFT                  0
#define MT6331_RG_RTC_32K_CK_PDN_MASK                    0x1
#define MT6331_RG_RTC_32K_CK_PDN_SHIFT                   0
#define MT6331_RG_RTC_MCLK_PDN_MASK                      0x1
#define MT6331_RG_RTC_MCLK_PDN_SHIFT                     1
#define MT6331_RG_RTC_75K_CK_PDN_MASK                    0x1
#define MT6331_RG_RTC_75K_CK_PDN_SHIFT                   2
#define MT6331_RG_RTCDET_CK_PDN_MASK                     0x1
#define MT6331_RG_RTCDET_CK_PDN_SHIFT                    3
#define MT6331_RG_RTC32K_1V8_1_O_PDN_MASK                0x1
#define MT6331_RG_RTC32K_1V8_1_O_PDN_SHIFT               4
#define MT6331_RG_RTC32K_1V8_2_O_PDN_MASK                0x1
#define MT6331_RG_RTC32K_1V8_2_O_PDN_SHIFT               5
#define MT6331_RG_RTC_2SEC_OFF_DET_PDN_MASK              0x1
#define MT6331_RG_RTC_2SEC_OFF_DET_PDN_SHIFT             6
#define MT6331_RG_FQMTR_CK_PDN_MASK                      0x1
#define MT6331_RG_FQMTR_CK_PDN_SHIFT                     7
#define MT6331_RG_LDOSTB_1M_CK_PDN_MASK                  0x1
#define MT6331_RG_LDOSTB_1M_CK_PDN_SHIFT                 8
#define MT6331_RG_FBB_12M_CK_PDN_MASK                    0x1
#define MT6331_RG_FBB_12M_CK_PDN_SHIFT                   9
#define MT6331_RG_BUCK_ANA_CK_PDN_MASK                   0x1
#define MT6331_RG_BUCK_ANA_CK_PDN_SHIFT                  10
#define MT6331_RG_BUCK_32K_CK_PDN_MASK                   0x1
#define MT6331_RG_BUCK_32K_CK_PDN_SHIFT                  11
#define MT6331_RG_BUCK_1M_CK_PDN_MASK                    0x1
#define MT6331_RG_BUCK_1M_CK_PDN_SHIFT                   12
#define MT6331_RG_BUCK_12M_CK_PDN_MASK                   0x1
#define MT6331_RG_BUCK_12M_CK_PDN_SHIFT                  13
#define MT6331_RG_PWMOC_6M_CK_PDN_MASK                   0x1
#define MT6331_RG_PWMOC_6M_CK_PDN_SHIFT                  14
#define MT6331_RG_INTRP_CK_PDN_MASK                      0x1
#define MT6331_RG_INTRP_CK_PDN_SHIFT                     15
#define MT6331_TOP_CKPDN_CON1_SET_MASK                   0xFFFF
#define MT6331_TOP_CKPDN_CON1_SET_SHIFT                  0
#define MT6331_TOP_CKPDN_CON1_CLR_MASK                   0xFFFF
#define MT6331_TOP_CKPDN_CON1_CLR_SHIFT                  0
#define MT6331_RG_STRUP_75K_CK_PDN_MASK                  0x1
#define MT6331_RG_STRUP_75K_CK_PDN_SHIFT                 0
#define MT6331_RG_STRUP_32K_CK_PDN_MASK                  0x1
#define MT6331_RG_STRUP_32K_CK_PDN_SHIFT                 1
#define MT6331_RG_EFUSE_CK_PDN_MASK                      0x1
#define MT6331_RG_EFUSE_CK_PDN_SHIFT                     2
#define MT6331_RG_BGR_TEST_CK_PDN_MASK                   0x1
#define MT6331_RG_BGR_TEST_CK_PDN_SHIFT                  3
#define MT6331_RG_SMPS_CK_DIV_PDN_MASK                   0x1
#define MT6331_RG_SMPS_CK_DIV_PDN_SHIFT                  4
#define MT6331_RG_SPI_CK_PDN_MASK                        0x1
#define MT6331_RG_SPI_CK_PDN_SHIFT                       5
#define MT6331_RG_STRUP_AUXADC_CK_PDN_MASK               0x1
#define MT6331_RG_STRUP_AUXADC_CK_PDN_SHIFT              6
#define MT6331_TOP_CKPDN_CON2_RSV_MASK                   0x1FF
#define MT6331_TOP_CKPDN_CON2_RSV_SHIFT                  7
#define MT6331_TOP_CKPDN_CON2_SET_MASK                   0xFFFF
#define MT6331_TOP_CKPDN_CON2_SET_SHIFT                  0
#define MT6331_TOP_CKPDN_CON2_CLR_MASK                   0xFFFF
#define MT6331_TOP_CKPDN_CON2_CLR_SHIFT                  0
#define MT6331_RG_AUDIF_CK_CKSEL_MASK                    0x1
#define MT6331_RG_AUDIF_CK_CKSEL_SHIFT                   0
#define MT6331_RG_AUD_CK_CKSEL_MASK                      0x1
#define MT6331_RG_AUD_CK_CKSEL_SHIFT                     1
#define MT6331_RG_FQMTR_CK_CKSEL_MASK                    0x3
#define MT6331_RG_FQMTR_CK_CKSEL_SHIFT                   2
#define MT6331_RG_DRV_ISINK0_CK_CKSEL_MASK               0x1
#define MT6331_RG_DRV_ISINK0_CK_CKSEL_SHIFT              4
#define MT6331_RG_DRV_ISINK1_CK_CKSEL_MASK               0x1
#define MT6331_RG_DRV_ISINK1_CK_CKSEL_SHIFT              5
#define MT6331_RG_DRV_ISINK2_CK_CKSEL_MASK               0x1
#define MT6331_RG_DRV_ISINK2_CK_CKSEL_SHIFT              6
#define MT6331_RG_DRV_ISINK3_CK_CKSEL_MASK               0x1
#define MT6331_RG_DRV_ISINK3_CK_CKSEL_SHIFT              7
#define MT6331_RG_STRUP_75K_CK_CKSEL_MASK                0x1
#define MT6331_RG_STRUP_75K_CK_CKSEL_SHIFT               8
#define MT6331_RG_BGR_TEST_CK_CKSEL_MASK                 0x1
#define MT6331_RG_BGR_TEST_CK_CKSEL_SHIFT                9
#define MT6331_RG_75K_32K_SEL_MASK                       0x1
#define MT6331_RG_75K_32K_SEL_SHIFT                      10
#define MT6331_RG_AUXADC_CK_DIVSEL_MASK                  0x3
#define MT6331_RG_AUXADC_CK_DIVSEL_SHIFT                 12
#define MT6331_TOP_CKSEL_CON_RSV_MASK                    0x1
#define MT6331_TOP_CKSEL_CON_RSV_SHIFT                   14
#define MT6331_RG_OSC_SEL_HW_SRC_SEL_MASK                0x1
#define MT6331_RG_OSC_SEL_HW_SRC_SEL_SHIFT               15
#define MT6331_TOP_CKSEL_CON_SET_MASK                    0xFFFF
#define MT6331_TOP_CKSEL_CON_SET_SHIFT                   0
#define MT6331_TOP_CKSEL_CON_CLR_MASK                    0xFFFF
#define MT6331_TOP_CKSEL_CON_CLR_SHIFT                   0
#define MT6331_RG_G_SMPS_PD_CK_PDN_HWEN_MASK             0x1
#define MT6331_RG_G_SMPS_PD_CK_PDN_HWEN_SHIFT            0
#define MT6331_RG_G_DRV_2M_CK_PDN_HWEN_MASK              0x1
#define MT6331_RG_G_DRV_2M_CK_PDN_HWEN_SHIFT             1
#define MT6331_RG_AUXADC_CK_PDN_HWEN_MASK                0x1
#define MT6331_RG_AUXADC_CK_PDN_HWEN_SHIFT               2
#define MT6331_RG_BUCK_1M_CK_PDN_HWEN_MASK               0x1
#define MT6331_RG_BUCK_1M_CK_PDN_HWEN_SHIFT              3
#define MT6331_RG_EFUSE_CK_PDN_HWEN_MASK                 0x1
#define MT6331_RG_EFUSE_CK_PDN_HWEN_SHIFT                4
#define MT6331_TOP_CKHWEN_CON_RSV_MASK                   0x7
#define MT6331_TOP_CKHWEN_CON_RSV_SHIFT                  5
#define MT6331_TOP_CKHWEN_CON_SET_MASK                   0xFFFF
#define MT6331_TOP_CKHWEN_CON_SET_SHIFT                  0
#define MT6331_TOP_CKHWEN_CON_CLR_MASK                   0xFFFF
#define MT6331_TOP_CKHWEN_CON_CLR_SHIFT                  0
#define MT6331_RG_PMU75K_CK_TST_DIS_MASK                 0x1
#define MT6331_RG_PMU75K_CK_TST_DIS_SHIFT                0
#define MT6331_RG_SMPS_CK_TST_DIS_MASK                   0x1
#define MT6331_RG_SMPS_CK_TST_DIS_SHIFT                  1
#define MT6331_RG_AUD26M_CK_TST_DIS_MASK                 0x1
#define MT6331_RG_AUD26M_CK_TST_DIS_SHIFT                2
#define MT6331_RG_MAD13M_CK_TST_DIS_MASK                 0x1
#define MT6331_RG_MAD13M_CK_TST_DIS_SHIFT                3
#define MT6331_RG_RTC32K_CK_TST_DIS_MASK                 0x1
#define MT6331_RG_RTC32K_CK_TST_DIS_SHIFT                4
#define MT6331_TOP_CKTST_CON0_RSV_MASK                   0x7
#define MT6331_TOP_CKTST_CON0_RSV_SHIFT                  5
#define MT6331_RG_BUCK_ANA_AUTO_OFF_DIS_MASK             0x1
#define MT6331_RG_BUCK_ANA_AUTO_OFF_DIS_SHIFT            8
#define MT6331_RG_DRV_ISINK0_CK_TSTSEL_MASK              0x1
#define MT6331_RG_DRV_ISINK0_CK_TSTSEL_SHIFT             0
#define MT6331_RG_DRV_ISINK1_CK_TSTSEL_MASK              0x1
#define MT6331_RG_DRV_ISINK1_CK_TSTSEL_SHIFT             1
#define MT6331_RG_DRV_ISINK2_CK_TSTSEL_MASK              0x1
#define MT6331_RG_DRV_ISINK2_CK_TSTSEL_SHIFT             2
#define MT6331_RG_DRV_ISINK3_CK_TSTSEL_MASK              0x1
#define MT6331_RG_DRV_ISINK3_CK_TSTSEL_SHIFT             3
#define MT6331_RG_FQMTR_CK_TSTSEL_MASK                   0x1
#define MT6331_RG_FQMTR_CK_TSTSEL_SHIFT                  4
#define MT6331_RG_RTCDET_CK_TSTSEL_MASK                  0x1
#define MT6331_RG_RTCDET_CK_TSTSEL_SHIFT                 5
#define MT6331_RG_PMU75K_CK_TSTSEL_MASK                  0x1
#define MT6331_RG_PMU75K_CK_TSTSEL_SHIFT                 6
#define MT6331_RG_SMPS_CK_TSTSEL_MASK                    0x1
#define MT6331_RG_SMPS_CK_TSTSEL_SHIFT                   7
#define MT6331_RG_AUD26M_CK_TSTSEL_MASK                  0x1
#define MT6331_RG_AUD26M_CK_TSTSEL_SHIFT                 8
#define MT6331_RG_MAD13M_CK_TSTSEL_MASK                  0x1
#define MT6331_RG_MAD13M_CK_TSTSEL_SHIFT                 9
#define MT6331_RG_AUDIF_CK_TSTSEL_MASK                   0x1
#define MT6331_RG_AUDIF_CK_TSTSEL_SHIFT                  10
#define MT6331_RG_AUD_CK_TSTSEL_MASK                     0x1
#define MT6331_RG_AUD_CK_TSTSEL_SHIFT                    11
#define MT6331_RG_STRUP_75K_CK_TSTSEL_MASK               0x1
#define MT6331_RG_STRUP_75K_CK_TSTSEL_SHIFT              12
#define MT6331_RG_RTC32K_CK_TSTSEL_MASK                  0x1
#define MT6331_RG_RTC32K_CK_TSTSEL_SHIFT                 13
#define MT6331_TOP_CKTST_CON1_RSV_MASK                   0x3
#define MT6331_TOP_CKTST_CON1_RSV_SHIFT                  14
#define MT6331_RG_CLKSQ_EN_AUD_MASK                      0x1
#define MT6331_RG_CLKSQ_EN_AUD_SHIFT                     0
#define MT6331_RG_CLKSQ_EN_FQR_MASK                      0x1
#define MT6331_RG_CLKSQ_EN_FQR_SHIFT                     1
#define MT6331_TOP_CLKSQ_SET_MASK                        0x3
#define MT6331_TOP_CLKSQ_SET_SHIFT                       0
#define MT6331_TOP_CLKSQ_CLR_MASK                        0x3
#define MT6331_TOP_CLKSQ_CLR_SHIFT                       0
#define MT6331_RG_EFUSE_MAN_RST_MASK                     0x1
#define MT6331_RG_EFUSE_MAN_RST_SHIFT                    0
#define MT6331_RG_AUXADC_RST_MASK                        0x1
#define MT6331_RG_AUXADC_RST_SHIFT                       1
#define MT6331_RG_AUDIO_RST_MASK                         0x1
#define MT6331_RG_AUDIO_RST_SHIFT                        2
#define MT6331_RG_ACCDET_RST_MASK                        0x1
#define MT6331_RG_ACCDET_RST_SHIFT                       3
#define MT6331_RG_DRIVER_RST_MASK                        0x1
#define MT6331_RG_DRIVER_RST_SHIFT                       4
#define MT6331_RG_RTC_RST_MASK                           0x1
#define MT6331_RG_RTC_RST_SHIFT                          5
#define MT6331_RG_FQMTR_RST_MASK                         0x1
#define MT6331_RG_FQMTR_RST_SHIFT                        6
#define MT6331_TOP_RST_CON_RSV_MASK                      0x1FF
#define MT6331_TOP_RST_CON_RSV_SHIFT                     7
#define MT6331_TOP_RST_CON_SET_MASK                      0xFFFF
#define MT6331_TOP_RST_CON_SET_SHIFT                     0
#define MT6331_TOP_RST_CON_CLR_MASK                      0xFFFF
#define MT6331_TOP_RST_CON_CLR_SHIFT                     0
#define MT6331_RG_WDTRSTB_EN_MASK                        0x1
#define MT6331_RG_WDTRSTB_EN_SHIFT                       0
#define MT6331_RG_WDTRSTB_MODE_MASK                      0x1
#define MT6331_RG_WDTRSTB_MODE_SHIFT                     1
#define MT6331_WDTRSTB_STATUS_MASK                       0x1
#define MT6331_WDTRSTB_STATUS_SHIFT                      2
#define MT6331_WDTRSTB_STATUS_CLR_MASK                   0x1
#define MT6331_WDTRSTB_STATUS_CLR_SHIFT                  3
#define MT6331_RG_WDTRSTB_FB_EN_MASK                     0x1
#define MT6331_RG_WDTRSTB_FB_EN_SHIFT                    4
#define MT6331_RG_HOMEKEY_RST_EN_MASK                    0x1
#define MT6331_RG_HOMEKEY_RST_EN_SHIFT                   8
#define MT6331_RG_PWRKEY_RST_EN_MASK                     0x1
#define MT6331_RG_PWRKEY_RST_EN_SHIFT                    9
#define MT6331_RG_PWRRST_TMR_DIS_MASK                    0x1
#define MT6331_RG_PWRRST_TMR_DIS_SHIFT                   10
#define MT6331_RG_PWRKEY_RST_TD_MASK                     0x3
#define MT6331_RG_PWRKEY_RST_TD_SHIFT                    12
#define MT6331_TOP_RST_MISC_SET_MASK                     0xFFFF
#define MT6331_TOP_RST_MISC_SET_SHIFT                    0
#define MT6331_TOP_RST_MISC_CLR_MASK                     0xFFFF
#define MT6331_TOP_RST_MISC_CLR_SHIFT                    0
#define MT6331_RG_INT_EN_PWRKEY_MASK                     0x1
#define MT6331_RG_INT_EN_PWRKEY_SHIFT                    0
#define MT6331_RG_INT_EN_HOMEKEY_MASK                    0x1
#define MT6331_RG_INT_EN_HOMEKEY_SHIFT                   1
#define MT6331_RG_INT_EN_CHRDET_MASK                     0x1
#define MT6331_RG_INT_EN_CHRDET_SHIFT                    2
#define MT6331_RG_INT_EN_THR_H_MASK                      0x1
#define MT6331_RG_INT_EN_THR_H_SHIFT                     3
#define MT6331_RG_INT_EN_THR_L_MASK                      0x1
#define MT6331_RG_INT_EN_THR_L_SHIFT                     4
#define MT6331_RG_INT_EN_BAT_H_MASK                      0x1
#define MT6331_RG_INT_EN_BAT_H_SHIFT                     5
#define MT6331_RG_INT_EN_BAT_L_MASK                      0x1
#define MT6331_RG_INT_EN_BAT_L_SHIFT                     6
#define MT6331_RG_INT_EN_RTC_MASK                        0x1
#define MT6331_RG_INT_EN_RTC_SHIFT                       7
#define MT6331_RG_INT_EN_AUDIO_MASK                      0x1
#define MT6331_RG_INT_EN_AUDIO_SHIFT                     8
#define MT6331_RG_INT_EN_MAD_MASK                        0x1
#define MT6331_RG_INT_EN_MAD_SHIFT                       9
#define MT6331_RG_INT_EN_ACCDET_MASK                     0x1
#define MT6331_RG_INT_EN_ACCDET_SHIFT                    10
#define MT6331_RG_INT_EN_ACCDET_EINT_MASK                0x1
#define MT6331_RG_INT_EN_ACCDET_EINT_SHIFT               11
#define MT6331_RG_INT_EN_ACCDET_NEGV_MASK                0x1
#define MT6331_RG_INT_EN_ACCDET_NEGV_SHIFT               12
#define MT6331_INT_CON0_SET_MASK                         0xFFFF
#define MT6331_INT_CON0_SET_SHIFT                        0
#define MT6331_INT_CON0_CLR_MASK                         0xFFFF
#define MT6331_INT_CON0_CLR_SHIFT                        0
#define MT6331_RG_INT_EN_VDVFS11_OC_MASK                 0x1
#define MT6331_RG_INT_EN_VDVFS11_OC_SHIFT                0
#define MT6331_RG_INT_EN_VDVFS12_OC_MASK                 0x1
#define MT6331_RG_INT_EN_VDVFS12_OC_SHIFT                1
#define MT6331_RG_INT_EN_VDVFS13_OC_MASK                 0x1
#define MT6331_RG_INT_EN_VDVFS13_OC_SHIFT                2
#define MT6331_RG_INT_EN_VDVFS14_OC_MASK                 0x1
#define MT6331_RG_INT_EN_VDVFS14_OC_SHIFT                3
#define MT6331_RG_INT_EN_VGPU_OC_MASK                    0x1
#define MT6331_RG_INT_EN_VGPU_OC_SHIFT                   4
#define MT6331_RG_INT_EN_VCORE1_OC_MASK                  0x1
#define MT6331_RG_INT_EN_VCORE1_OC_SHIFT                 5
#define MT6331_RG_INT_EN_VCORE2_OC_MASK                  0x1
#define MT6331_RG_INT_EN_VCORE2_OC_SHIFT                 6
#define MT6331_RG_INT_EN_VIO18_OC_MASK                   0x1
#define MT6331_RG_INT_EN_VIO18_OC_SHIFT                  7
#define MT6331_RG_INT_EN_LDO_OC_MASK                     0x1
#define MT6331_RG_INT_EN_LDO_OC_SHIFT                    8
#define MT6331_RG_INT_CON1_RSV0_MASK                     0x1
#define MT6331_RG_INT_CON1_RSV0_SHIFT                    9
#define MT6331_RG_INT_CON1_RSV1_MASK                     0x1
#define MT6331_RG_INT_CON1_RSV1_SHIFT                    10
#define MT6331_RG_INT_CON1_RSV2_MASK                     0x1
#define MT6331_RG_INT_CON1_RSV2_SHIFT                    11
#define MT6331_RG_INT_CON1_RSV3_MASK                     0x1
#define MT6331_RG_INT_CON1_RSV3_SHIFT                    12
#define MT6331_INT_CON1_SET_MASK                         0xFFFF
#define MT6331_INT_CON1_SET_SHIFT                        0
#define MT6331_INT_CON1_CLR_MASK                         0xFFFF
#define MT6331_INT_CON1_CLR_SHIFT                        0
#define MT6331_POLARITY_MASK                             0x1
#define MT6331_POLARITY_SHIFT                            0
#define MT6331_RG_HOMEKEY_INT_SEL_MASK                   0x1
#define MT6331_RG_HOMEKEY_INT_SEL_SHIFT                  1
#define MT6331_RG_PWRKEY_INT_SEL_MASK                    0x1
#define MT6331_RG_PWRKEY_INT_SEL_SHIFT                   2
#define MT6331_INT_MISC_CON_SET_MASK                     0xFFFF
#define MT6331_INT_MISC_CON_SET_SHIFT                    0
#define MT6331_INT_MISC_CON_CLR_MASK                     0xFFFF
#define MT6331_INT_MISC_CON_CLR_SHIFT                    0
#define MT6331_RG_INT_STATUS_PWRKEY_MASK                 0x1
#define MT6331_RG_INT_STATUS_PWRKEY_SHIFT                0
#define MT6331_RG_INT_STATUS_HOMEKEY_MASK                0x1
#define MT6331_RG_INT_STATUS_HOMEKEY_SHIFT               1
#define MT6331_RG_INT_STATUS_CHRDET_MASK                 0x1
#define MT6331_RG_INT_STATUS_CHRDET_SHIFT                2
#define MT6331_RG_INT_STATUS_THR_H_MASK                  0x1
#define MT6331_RG_INT_STATUS_THR_H_SHIFT                 3
#define MT6331_RG_INT_STATUS_THR_L_MASK                  0x1
#define MT6331_RG_INT_STATUS_THR_L_SHIFT                 4
#define MT6331_RG_INT_STATUS_BAT_H_MASK                  0x1
#define MT6331_RG_INT_STATUS_BAT_H_SHIFT                 5
#define MT6331_RG_INT_STATUS_BAT_L_MASK                  0x1
#define MT6331_RG_INT_STATUS_BAT_L_SHIFT                 6
#define MT6331_RG_INT_STATUS_RTC_MASK                    0x1
#define MT6331_RG_INT_STATUS_RTC_SHIFT                   7
#define MT6331_RG_INT_STATUS_AUDIO_MASK                  0x1
#define MT6331_RG_INT_STATUS_AUDIO_SHIFT                 8
#define MT6331_RG_INT_STATUS_MAD_MASK                    0x1
#define MT6331_RG_INT_STATUS_MAD_SHIFT                   9
#define MT6331_RG_INT_STATUS_ACCDET_MASK                 0x1
#define MT6331_RG_INT_STATUS_ACCDET_SHIFT                10
#define MT6331_RG_INT_STATUS_ACCDET_EINT_MASK            0x1
#define MT6331_RG_INT_STATUS_ACCDET_EINT_SHIFT           11
#define MT6331_RG_INT_STATUS_ACCDET_NEGV_MASK            0x1
#define MT6331_RG_INT_STATUS_ACCDET_NEGV_SHIFT           12
#define MT6331_RG_INT_STATUS_VDVFS11_OC_MASK             0x1
#define MT6331_RG_INT_STATUS_VDVFS11_OC_SHIFT            0
#define MT6331_RG_INT_STATUS_VDVFS12_OC_MASK             0x1
#define MT6331_RG_INT_STATUS_VDVFS12_OC_SHIFT            1
#define MT6331_RG_INT_STATUS_VDVFS13_OC_MASK             0x1
#define MT6331_RG_INT_STATUS_VDVFS13_OC_SHIFT            2
#define MT6331_RG_INT_STATUS_VDVFS14_OC_MASK             0x1
#define MT6331_RG_INT_STATUS_VDVFS14_OC_SHIFT            3
#define MT6331_RG_INT_STATUS_VGPU_OC_MASK                0x1
#define MT6331_RG_INT_STATUS_VGPU_OC_SHIFT               4
#define MT6331_RG_INT_STATUS_VCORE1_OC_MASK              0x1
#define MT6331_RG_INT_STATUS_VCORE1_OC_SHIFT             5
#define MT6331_RG_INT_STATUS_VCORE2_OC_MASK              0x1
#define MT6331_RG_INT_STATUS_VCORE2_OC_SHIFT             6
#define MT6331_RG_INT_STATUS_VIO18_OC_MASK               0x1
#define MT6331_RG_INT_STATUS_VIO18_OC_SHIFT              7
#define MT6331_RG_INT_STATUS_LDO_OC_MASK                 0x1
#define MT6331_RG_INT_STATUS_LDO_OC_SHIFT                8
#define MT6331_OC_GEAR_LDO_MASK                          0x3
#define MT6331_OC_GEAR_LDO_SHIFT                         0
#define MT6331_FQMTR_TCKSEL_MASK                         0x7
#define MT6331_FQMTR_TCKSEL_SHIFT                        0
#define MT6331_FQMTR_BUSY_MASK                           0x1
#define MT6331_FQMTR_BUSY_SHIFT                          3
#define MT6331_FQMTR_EN_MASK                             0x1
#define MT6331_FQMTR_EN_SHIFT                            15
#define MT6331_FQMTR_WINSET_MASK                         0xFFFF
#define MT6331_FQMTR_WINSET_SHIFT                        0
#define MT6331_FQMTR_DATA_MASK                           0xFFFF
#define MT6331_FQMTR_DATA_SHIFT                          0
#define MT6331_RG_SPI_CON_MASK                           0x1
#define MT6331_RG_SPI_CON_SHIFT                          0
#define MT6331_DEW_DIO_EN_MASK                           0x1
#define MT6331_DEW_DIO_EN_SHIFT                          0
#define MT6331_DEW_READ_TEST_MASK                        0xFFFF
#define MT6331_DEW_READ_TEST_SHIFT                       0
#define MT6331_DEW_WRITE_TEST_MASK                       0xFFFF
#define MT6331_DEW_WRITE_TEST_SHIFT                      0
#define MT6331_DEW_CRC_SWRST_MASK                        0x1
#define MT6331_DEW_CRC_SWRST_SHIFT                       0
#define MT6331_DEW_CRC_EN_MASK                           0x1
#define MT6331_DEW_CRC_EN_SHIFT                          0
#define MT6331_DEW_CRC_VAL_MASK                          0xFF
#define MT6331_DEW_CRC_VAL_SHIFT                         0
#define MT6331_DEW_DBG_MON_SEL_MASK                      0xF
#define MT6331_DEW_DBG_MON_SEL_SHIFT                     0
#define MT6331_DEW_CIPHER_KEY_SEL_MASK                   0x3
#define MT6331_DEW_CIPHER_KEY_SEL_SHIFT                  0
#define MT6331_DEW_CIPHER_IV_SEL_MASK                    0x3
#define MT6331_DEW_CIPHER_IV_SEL_SHIFT                   0
#define MT6331_DEW_CIPHER_EN_MASK                        0x1
#define MT6331_DEW_CIPHER_EN_SHIFT                       0
#define MT6331_DEW_CIPHER_RDY_MASK                       0x1
#define MT6331_DEW_CIPHER_RDY_SHIFT                      0
#define MT6331_DEW_CIPHER_MODE_MASK                      0x1
#define MT6331_DEW_CIPHER_MODE_SHIFT                     0
#define MT6331_DEW_CIPHER_SWRST_MASK                     0x1
#define MT6331_DEW_CIPHER_SWRST_SHIFT                    0
#define MT6331_DEW_RDDMY_NO_MASK                         0xF
#define MT6331_DEW_RDDMY_NO_SHIFT                        0
#define MT6331_INT_TYPE_CON0_MASK                        0x1FFF
#define MT6331_INT_TYPE_CON0_SHIFT                       0
#define MT6331_INT_TYPE_CON0_SET_MASK                    0x1FFF
#define MT6331_INT_TYPE_CON0_SET_SHIFT                   0
#define MT6331_INT_TYPE_CON0_CLR_MASK                    0x1FFF
#define MT6331_INT_TYPE_CON0_CLR_SHIFT                   0
#define MT6331_INT_TYPE_CON1_MASK                        0x1FF
#define MT6331_INT_TYPE_CON1_SHIFT                       0
#define MT6331_INT_TYPE_CON1_SET_MASK                    0x1FF
#define MT6331_INT_TYPE_CON1_SET_SHIFT                   0
#define MT6331_INT_TYPE_CON1_CLR_MASK                    0x1FF
#define MT6331_INT_TYPE_CON1_CLR_SHIFT                   0
#define MT6331_CPU_INT_STA_MASK                          0x1
#define MT6331_CPU_INT_STA_SHIFT                         0
#define MT6331_MD32_INT_STA_MASK                         0x1
#define MT6331_MD32_INT_STA_SHIFT                        1
#define MT6331_RG_SMPS_TESTMODE_B_MASK                   0x1FF
#define MT6331_RG_SMPS_TESTMODE_B_SHIFT                  7
#define MT6331_VSLEEP_SRC0_MASK                          0x1FF
#define MT6331_VSLEEP_SRC0_SHIFT                         0
#define MT6331_VSLEEP_SRC1_MASK                          0xF
#define MT6331_VSLEEP_SRC1_SHIFT                         12
#define MT6331_R2R_SRC0_MASK                             0x1FF
#define MT6331_R2R_SRC0_SHIFT                            0
#define MT6331_R2R_SRC1_MASK                             0xF
#define MT6331_R2R_SRC1_SHIFT                            12
#define MT6331_BUCK_OSC_SEL_SRC0_MASK                    0x1FF
#define MT6331_BUCK_OSC_SEL_SRC0_SHIFT                   0
#define MT6331_SRCLKEN_DLY_SRC1_MASK                     0xF
#define MT6331_SRCLKEN_DLY_SRC1_SHIFT                    12
#define MT6331_BUCK_CON5_RSV0_MASK                       0xFFFF
#define MT6331_BUCK_CON5_RSV0_SHIFT                      0
#define MT6331_QI_VGPU_DIG_MON_MASK                      0xF
#define MT6331_QI_VGPU_DIG_MON_SHIFT                     0
#define MT6331_QI_VIO18_DIG_MON_MASK                     0xF
#define MT6331_QI_VIO18_DIG_MON_SHIFT                    4
#define MT6331_QI_VCORE1_DIG_MON_MASK                    0xF
#define MT6331_QI_VCORE1_DIG_MON_SHIFT                   0
#define MT6331_QI_VCORE2_DIG_MON_MASK                    0xF
#define MT6331_QI_VCORE2_DIG_MON_SHIFT                   4
#define MT6331_QI_VDVFS13_DIG_MON_MASK                   0xFF
#define MT6331_QI_VDVFS13_DIG_MON_SHIFT                  0
#define MT6331_QI_VDVFS14_DIG_MON_MASK                   0xFF
#define MT6331_QI_VDVFS14_DIG_MON_SHIFT                  8
#define MT6331_QI_VDVFS11_DIG_MON_MASK                   0xFF
#define MT6331_QI_VDVFS11_DIG_MON_SHIFT                  0
#define MT6331_QI_VDVFS12_DIG_MON_MASK                   0xFF
#define MT6331_QI_VDVFS12_DIG_MON_SHIFT                  8
#define MT6331_VDVFS11_OC_EN_MASK                        0x1
#define MT6331_VDVFS11_OC_EN_SHIFT                       0
#define MT6331_VDVFS11_OC_DEG_EN_MASK                    0x1
#define MT6331_VDVFS11_OC_DEG_EN_SHIFT                   1
#define MT6331_VDVFS11_OC_WND_MASK                       0x3
#define MT6331_VDVFS11_OC_WND_SHIFT                      2
#define MT6331_VDVFS11_OC_THD_MASK                       0x3
#define MT6331_VDVFS11_OC_THD_SHIFT                      6
#define MT6331_VDVFS12_OC_EN_MASK                        0x1
#define MT6331_VDVFS12_OC_EN_SHIFT                       0
#define MT6331_VDVFS12_OC_DEG_EN_MASK                    0x1
#define MT6331_VDVFS12_OC_DEG_EN_SHIFT                   1
#define MT6331_VDVFS12_OC_WND_MASK                       0x3
#define MT6331_VDVFS12_OC_WND_SHIFT                      2
#define MT6331_VDVFS12_OC_THD_MASK                       0x3
#define MT6331_VDVFS12_OC_THD_SHIFT                      6
#define MT6331_VDVFS13_OC_EN_MASK                        0x1
#define MT6331_VDVFS13_OC_EN_SHIFT                       0
#define MT6331_VDVFS13_OC_DEG_EN_MASK                    0x1
#define MT6331_VDVFS13_OC_DEG_EN_SHIFT                   1
#define MT6331_VDVFS13_OC_WND_MASK                       0x3
#define MT6331_VDVFS13_OC_WND_SHIFT                      2
#define MT6331_VDVFS13_OC_THD_MASK                       0x3
#define MT6331_VDVFS13_OC_THD_SHIFT                      6
#define MT6331_VDVFS14_OC_EN_MASK                        0x1
#define MT6331_VDVFS14_OC_EN_SHIFT                       0
#define MT6331_VDVFS14_OC_DEG_EN_MASK                    0x1
#define MT6331_VDVFS14_OC_DEG_EN_SHIFT                   1
#define MT6331_VDVFS14_OC_WND_MASK                       0x3
#define MT6331_VDVFS14_OC_WND_SHIFT                      2
#define MT6331_VDVFS14_OC_THD_MASK                       0x3
#define MT6331_VDVFS14_OC_THD_SHIFT                      6
#define MT6331_VGPU_OC_EN_MASK                           0x1
#define MT6331_VGPU_OC_EN_SHIFT                          0
#define MT6331_VGPU_OC_DEG_EN_MASK                       0x1
#define MT6331_VGPU_OC_DEG_EN_SHIFT                      1
#define MT6331_VGPU_OC_WND_MASK                          0x3
#define MT6331_VGPU_OC_WND_SHIFT                         2
#define MT6331_VGPU_OC_THD_MASK                          0x3
#define MT6331_VGPU_OC_THD_SHIFT                         6
#define MT6331_VCORE1_OC_EN_MASK                         0x1
#define MT6331_VCORE1_OC_EN_SHIFT                        0
#define MT6331_VCORE1_OC_DEG_EN_MASK                     0x1
#define MT6331_VCORE1_OC_DEG_EN_SHIFT                    1
#define MT6331_VCORE1_OC_WND_MASK                        0x3
#define MT6331_VCORE1_OC_WND_SHIFT                       2
#define MT6331_VCORE1_OC_THD_MASK                        0x3
#define MT6331_VCORE1_OC_THD_SHIFT                       6
#define MT6331_VCORE2_OC_EN_MASK                         0x1
#define MT6331_VCORE2_OC_EN_SHIFT                        0
#define MT6331_VCORE2_OC_DEG_EN_MASK                     0x1
#define MT6331_VCORE2_OC_DEG_EN_SHIFT                    1
#define MT6331_VCORE2_OC_WND_MASK                        0x3
#define MT6331_VCORE2_OC_WND_SHIFT                       2
#define MT6331_VCORE2_OC_THD_MASK                        0x3
#define MT6331_VCORE2_OC_THD_SHIFT                       6
#define MT6331_VIO18_OC_EN_MASK                          0x1
#define MT6331_VIO18_OC_EN_SHIFT                         0
#define MT6331_VIO18_OC_DEG_EN_MASK                      0x1
#define MT6331_VIO18_OC_DEG_EN_SHIFT                     1
#define MT6331_VIO18_OC_WND_MASK                         0x3
#define MT6331_VIO18_OC_WND_SHIFT                        2
#define MT6331_VIO18_OC_THD_MASK                         0x3
#define MT6331_VIO18_OC_THD_SHIFT                        6
#define MT6331_VDVFS11_EN_OC_SDN_SEL_MASK                0x1
#define MT6331_VDVFS11_EN_OC_SDN_SEL_SHIFT               0
#define MT6331_VDVFS12_EN_OC_SDN_SEL_MASK                0x1
#define MT6331_VDVFS12_EN_OC_SDN_SEL_SHIFT               1
#define MT6331_VDVFS13_EN_OC_SDN_SEL_MASK                0x1
#define MT6331_VDVFS13_EN_OC_SDN_SEL_SHIFT               2
#define MT6331_VDVFS14_EN_OC_SDN_SEL_MASK                0x1
#define MT6331_VDVFS14_EN_OC_SDN_SEL_SHIFT               3
#define MT6331_VGPU_EN_OC_SDN_SEL_MASK                   0x1
#define MT6331_VGPU_EN_OC_SDN_SEL_SHIFT                  4
#define MT6331_VCORE1_EN_OC_SDN_SEL_MASK                 0x1
#define MT6331_VCORE1_EN_OC_SDN_SEL_SHIFT                5
#define MT6331_VCORE2_EN_OC_SDN_SEL_MASK                 0x1
#define MT6331_VCORE2_EN_OC_SDN_SEL_SHIFT                6
#define MT6331_VIO18_EN_OC_SDN_SEL_MASK                  0x1
#define MT6331_VIO18_EN_OC_SDN_SEL_SHIFT                 7
#define MT6331_VDVFS11_OC_FLAG_CLR_MASK                  0x1
#define MT6331_VDVFS11_OC_FLAG_CLR_SHIFT                 0
#define MT6331_VDVFS12_OC_FLAG_CLR_MASK                  0x1
#define MT6331_VDVFS12_OC_FLAG_CLR_SHIFT                 1
#define MT6331_VDVFS13_OC_FLAG_CLR_MASK                  0x1
#define MT6331_VDVFS13_OC_FLAG_CLR_SHIFT                 2
#define MT6331_VDVFS14_OC_FLAG_CLR_MASK                  0x1
#define MT6331_VDVFS14_OC_FLAG_CLR_SHIFT                 3
#define MT6331_VGPU_OC_FLAG_CLR_MASK                     0x1
#define MT6331_VGPU_OC_FLAG_CLR_SHIFT                    4
#define MT6331_VCORE1_OC_FLAG_CLR_MASK                   0x1
#define MT6331_VCORE1_OC_FLAG_CLR_SHIFT                  5
#define MT6331_VCORE2_OC_FLAG_CLR_MASK                   0x1
#define MT6331_VCORE2_OC_FLAG_CLR_SHIFT                  6
#define MT6331_VIO18_OC_FLAG_CLR_MASK                    0x1
#define MT6331_VIO18_OC_FLAG_CLR_SHIFT                   7
#define MT6331_VDVFS11_OC_FLAG_CLR_SEL_MASK              0x1
#define MT6331_VDVFS11_OC_FLAG_CLR_SEL_SHIFT             8
#define MT6331_VDVFS12_OC_FLAG_CLR_SEL_MASK              0x1
#define MT6331_VDVFS12_OC_FLAG_CLR_SEL_SHIFT             9
#define MT6331_VDVFS13_OC_FLAG_CLR_SEL_MASK              0x1
#define MT6331_VDVFS13_OC_FLAG_CLR_SEL_SHIFT             10
#define MT6331_VDVFS14_OC_FLAG_CLR_SEL_MASK              0x1
#define MT6331_VDVFS14_OC_FLAG_CLR_SEL_SHIFT             11
#define MT6331_VGPU_OC_FLAG_CLR_SEL_MASK                 0x1
#define MT6331_VGPU_OC_FLAG_CLR_SEL_SHIFT                12
#define MT6331_VCORE1_OC_FLAG_CLR_SEL_MASK               0x1
#define MT6331_VCORE1_OC_FLAG_CLR_SEL_SHIFT              13
#define MT6331_VCORE2_OC_FLAG_CLR_SEL_MASK               0x1
#define MT6331_VCORE2_OC_FLAG_CLR_SEL_SHIFT              14
#define MT6331_VIO18_OC_FLAG_CLR_SEL_MASK                0x1
#define MT6331_VIO18_OC_FLAG_CLR_SEL_SHIFT               15
#define MT6331_VDVFS11_OC_INT_EN_MASK                    0x1
#define MT6331_VDVFS11_OC_INT_EN_SHIFT                   0
#define MT6331_VDVFS12_OC_INT_EN_MASK                    0x1
#define MT6331_VDVFS12_OC_INT_EN_SHIFT                   1
#define MT6331_VDVFS13_OC_INT_EN_MASK                    0x1
#define MT6331_VDVFS13_OC_INT_EN_SHIFT                   2
#define MT6331_VDVFS14_OC_INT_EN_MASK                    0x1
#define MT6331_VDVFS14_OC_INT_EN_SHIFT                   3
#define MT6331_VGPU_OC_INT_EN_MASK                       0x1
#define MT6331_VGPU_OC_INT_EN_SHIFT                      4
#define MT6331_VCORE1_OC_INT_EN_MASK                     0x1
#define MT6331_VCORE1_OC_INT_EN_SHIFT                    5
#define MT6331_VCORE2_OC_INT_EN_MASK                     0x1
#define MT6331_VCORE2_OC_INT_EN_SHIFT                    6
#define MT6331_VIO18_OC_INT_EN_MASK                      0x1
#define MT6331_VIO18_OC_INT_EN_SHIFT                     7
#define MT6331_VDVFS11_OC_STATUS_MASK                    0x1
#define MT6331_VDVFS11_OC_STATUS_SHIFT                   0
#define MT6331_VDVFS12_OC_STATUS_MASK                    0x1
#define MT6331_VDVFS12_OC_STATUS_SHIFT                   1
#define MT6331_VDVFS13_OC_STATUS_MASK                    0x1
#define MT6331_VDVFS13_OC_STATUS_SHIFT                   2
#define MT6331_VDVFS14_OC_STATUS_MASK                    0x1
#define MT6331_VDVFS14_OC_STATUS_SHIFT                   3
#define MT6331_VGPU_OC_STATUS_MASK                       0x1
#define MT6331_VGPU_OC_STATUS_SHIFT                      4
#define MT6331_VCORE1_OC_STATUS_MASK                     0x1
#define MT6331_VCORE1_OC_STATUS_SHIFT                    5
#define MT6331_VCORE2_OC_STATUS_MASK                     0x1
#define MT6331_VCORE2_OC_STATUS_SHIFT                    6
#define MT6331_VIO18_OC_STATUS_MASK                      0x1
#define MT6331_VIO18_OC_STATUS_SHIFT                     7
#define MT6331_VSRAM_DVFS1_TRACK_SLEEP_CTRL_MASK         0x1
#define MT6331_VSRAM_DVFS1_TRACK_SLEEP_CTRL_SHIFT        0
#define MT6331_VSRAM_DVFS1_TRACK_ON_CTRL_MASK            0x1
#define MT6331_VSRAM_DVFS1_TRACK_ON_CTRL_SHIFT           1
#define MT6331_VDVFS1_TRACK_ON_CTRL_MASK                 0x1
#define MT6331_VDVFS1_TRACK_ON_CTRL_SHIFT                2
#define MT6331_VSRAM_DVFS1_VOSEL_DELTA_MASK              0x7F
#define MT6331_VSRAM_DVFS1_VOSEL_DELTA_SHIFT             0
#define MT6331_VSRAM_DVFS1_VOSEL_OFFSET_MASK             0x7F
#define MT6331_VSRAM_DVFS1_VOSEL_OFFSET_SHIFT            8
#define MT6331_VSRAM_DVFS1_VOSEL_ON_LB_MASK              0x7F
#define MT6331_VSRAM_DVFS1_VOSEL_ON_LB_SHIFT             0
#define MT6331_VSRAM_DVFS1_VOSEL_ON_HB_MASK              0x7F
#define MT6331_VSRAM_DVFS1_VOSEL_ON_HB_SHIFT             8
#define MT6331_VSRAM_DVFS1_VOSEL_SLEEP_LB_MASK           0x7F
#define MT6331_VSRAM_DVFS1_VOSEL_SLEEP_LB_SHIFT          0
#define MT6331_RG_VSRAM_DVFS1_TRIMH_MASK                 0x1F
#define MT6331_RG_VSRAM_DVFS1_TRIMH_SHIFT                11
#define MT6331_RG_VSRAM_DVFS1_TRIML_MASK                 0x1F
#define MT6331_RG_VSRAM_DVFS1_TRIML_SHIFT                0
#define MT6331_RG_VDVFS11_ZXOS_TRIM_MASK                 0x3F
#define MT6331_RG_VDVFS11_ZXOS_TRIM_SHIFT                8
#define MT6331_RG_VDVFS11_TRIMH_MASK                     0x1F
#define MT6331_RG_VDVFS11_TRIMH_SHIFT                    0
#define MT6331_RG_VDVFS11_TRIML_MASK                     0x1F
#define MT6331_RG_VDVFS11_TRIML_SHIFT                    0
#define MT6331_RG_VDVFS11_CSR_MASK                       0x3
#define MT6331_RG_VDVFS11_CSR_SHIFT                      6
#define MT6331_RG_VDVFS11_CSL_MASK                       0x3
#define MT6331_RG_VDVFS11_CSL_SHIFT                      8
#define MT6331_RG_VDVFS11_ZX_OS_MASK                     0x3
#define MT6331_RG_VDVFS11_ZX_OS_SHIFT                    14
#define MT6331_RG_VDVFS11_AVP_EN_MASK                    0x1
#define MT6331_RG_VDVFS11_AVP_EN_SHIFT                   3
#define MT6331_RG_VDVFS11_CSM_MASK                       0x7
#define MT6331_RG_VDVFS11_CSM_SHIFT                      4
#define MT6331_RG_VDVFS11_MODESET_MASK                   0x1
#define MT6331_RG_VDVFS11_MODESET_SHIFT                  8
#define MT6331_RG_VDVFS11_NDIS_EN_MASK                   0x1
#define MT6331_RG_VDVFS11_NDIS_EN_SHIFT                  9
#define MT6331_RG_VDVFS11_SLP_MASK                       0x3
#define MT6331_RG_VDVFS11_SLP_SHIFT                      0
#define MT6331_RG_VDVFS11_VSLEEP_MASK                    0x7
#define MT6331_RG_VDVFS11_VSLEEP_SHIFT                   4
#define MT6331_RG_VDVFS11_RSV_MASK                       0xFF
#define MT6331_RG_VDVFS11_RSV_SHIFT                      0
#define MT6331_VDVFS11_EN_CTRL_MASK                      0x1
#define MT6331_VDVFS11_EN_CTRL_SHIFT                     0
#define MT6331_VDVFS11_VOSEL_CTRL_MASK                   0x1
#define MT6331_VDVFS11_VOSEL_CTRL_SHIFT                  1
#define MT6331_VDVFS11_DIG0_RSV1_MASK                    0x1
#define MT6331_VDVFS11_DIG0_RSV1_SHIFT                   2
#define MT6331_VDVFS11_DIG1_RSV1_MASK                    0x1
#define MT6331_VDVFS11_DIG1_RSV1_SHIFT                   3
#define MT6331_VDVFS11_EN_SEL_MASK                       0x3
#define MT6331_VDVFS11_EN_SEL_SHIFT                      0
#define MT6331_VDVFS11_VOSEL_SEL_MASK                    0x3
#define MT6331_VDVFS11_VOSEL_SEL_SHIFT                   4
#define MT6331_VDVFS11_DIG0_RSV2_MASK                    0x3
#define MT6331_VDVFS11_DIG0_RSV2_SHIFT                   8
#define MT6331_VDVFS11_DIG1_RSV2_MASK                    0x3
#define MT6331_VDVFS11_DIG1_RSV2_SHIFT                   12
#define MT6331_VDVFS11_EN_MASK                           0x1
#define MT6331_VDVFS11_EN_SHIFT                          0
#define MT6331_VDVFS11_STBTD_MASK                        0x3
#define MT6331_VDVFS11_STBTD_SHIFT                       4
#define MT6331_QI_VDVFS11_STB_MASK                       0x1
#define MT6331_QI_VDVFS11_STB_SHIFT                      12
#define MT6331_QI_VDVFS11_EN_MASK                        0x1
#define MT6331_QI_VDVFS11_EN_SHIFT                       13
#define MT6331_QI_VDVFS11_OC_STATUS_MASK                 0x1
#define MT6331_QI_VDVFS11_OC_STATUS_SHIFT                15
#define MT6331_VDVFS11_SFCHG_FRATE_MASK                  0x7F
#define MT6331_VDVFS11_SFCHG_FRATE_SHIFT                 0
#define MT6331_VDVFS11_SFCHG_FEN_MASK                    0x1
#define MT6331_VDVFS11_SFCHG_FEN_SHIFT                   7
#define MT6331_VDVFS11_SFCHG_RRATE_MASK                  0x7F
#define MT6331_VDVFS11_SFCHG_RRATE_SHIFT                 8
#define MT6331_VDVFS11_SFCHG_REN_MASK                    0x1
#define MT6331_VDVFS11_SFCHG_REN_SHIFT                   15
#define MT6331_VDVFS11_VOSEL_MASK                        0x7F
#define MT6331_VDVFS11_VOSEL_SHIFT                       0
#define MT6331_VDVFS11_VOSEL_ON_MASK                     0x7F
#define MT6331_VDVFS11_VOSEL_ON_SHIFT                    0
#define MT6331_VDVFS11_VOSEL_SLEEP_MASK                  0x7F
#define MT6331_VDVFS11_VOSEL_SLEEP_SHIFT                 0
#define MT6331_NI_VDVFS11_VOSEL_MASK                     0x7F
#define MT6331_NI_VDVFS11_VOSEL_SHIFT                    0
#define MT6331_VDVFS11_TRANS_TD_MASK                     0x3
#define MT6331_VDVFS11_TRANS_TD_SHIFT                    0
#define MT6331_VDVFS11_TRANS_CTRL_MASK                   0x3
#define MT6331_VDVFS11_TRANS_CTRL_SHIFT                  4
#define MT6331_VDVFS11_TRANS_ONCE_MASK                   0x1
#define MT6331_VDVFS11_TRANS_ONCE_SHIFT                  6
#define MT6331_NI_VDVFS11_VOSEL_TRANS_MASK               0x1
#define MT6331_NI_VDVFS11_VOSEL_TRANS_SHIFT              7
#define MT6331_VDVFS11_VSLEEP_EN_MASK                    0x1
#define MT6331_VDVFS11_VSLEEP_EN_SHIFT                   8
#define MT6331_VDVFS11_R2R_PDN_MASK                      0x1
#define MT6331_VDVFS11_R2R_PDN_SHIFT                     10
#define MT6331_VDVFS11_VSLEEP_SEL_MASK                   0x1
#define MT6331_VDVFS11_VSLEEP_SEL_SHIFT                  11
#define MT6331_NI_VDVFS11_R2R_PDN_MASK                   0x1
#define MT6331_NI_VDVFS11_R2R_PDN_SHIFT                  14
#define MT6331_NI_VDVFS11_VSLEEP_SEL_MASK                0x1
#define MT6331_NI_VDVFS11_VSLEEP_SEL_SHIFT               15
#define MT6331_RG_VDVFS11_PKMODE_MASK                    0x1
#define MT6331_RG_VDVFS11_PKMODE_SHIFT                   0
#define MT6331_RG_VDVFS11_CS_CAL_MASK                    0x3
#define MT6331_RG_VDVFS11_CS_CAL_SHIFT                   1
#define MT6331_RG_VDVFS11_RC_MASK                        0x7
#define MT6331_RG_VDVFS11_RC_SHIFT                       5
#define MT6331_QI_VDVFS11_VSLEEP_MASK                    0x3
#define MT6331_QI_VDVFS11_VSLEEP_SHIFT                   8
#define MT6331_RG_VDVFS11_PFM_CSR_MASK                   0x3
#define MT6331_RG_VDVFS11_PFM_CSR_SHIFT                  11
#define MT6331_RGS_VDVFS11_ENPWM_STATUS_MASK             0x1
#define MT6331_RGS_VDVFS11_ENPWM_STATUS_SHIFT            13
#define MT6331_RG_VDVFS11_TRANS_BST_MASK                 0xFF
#define MT6331_RG_VDVFS11_TRANS_BST_SHIFT                0
#define MT6331_RG_VSRAM_DVFS1_VSLEEP_MASK                0x7
#define MT6331_RG_VSRAM_DVFS1_VSLEEP_SHIFT               0
#define MT6331_QI_VDVFS1_LATCH_MODECONFIG_MASK           0x1
#define MT6331_QI_VDVFS1_LATCH_MODECONFIG_SHIFT          3
#define MT6331_QI_VDVFS1_EN_MODECONFIG_MASK              0x1
#define MT6331_QI_VDVFS1_EN_MODECONFIG_SHIFT             4
#define MT6331_RG_VDVFS11_DIG0_RSV_MASK                  0x7
#define MT6331_RG_VDVFS11_DIG0_RSV_SHIFT                 5
#define MT6331_QI_VSRAM_DVFS1_VSLEEP_MASK                0x3
#define MT6331_QI_VSRAM_DVFS1_VSLEEP_SHIFT               8
#define MT6331_RG_VDVFS11_DIG1_RSV_MASK                  0x3F
#define MT6331_RG_VDVFS11_DIG1_RSV_SHIFT                 10
#define MT6331_VSRAM_DVFS1_VOSEL_CTRL_MASK               0x1
#define MT6331_VSRAM_DVFS1_VOSEL_CTRL_SHIFT              0
#define MT6331_VSRAM_DVFS1_VOSEL_SEL_MASK                0x3
#define MT6331_VSRAM_DVFS1_VOSEL_SEL_SHIFT               1
#define MT6331_VSRAM_DVFS1_VOSEL_ON_MASK                 0x7F
#define MT6331_VSRAM_DVFS1_VOSEL_ON_SHIFT                0
#define MT6331_VSRAM_DVFS1_VOSEL_SLEEP_MASK              0x7F
#define MT6331_VSRAM_DVFS1_VOSEL_SLEEP_SHIFT             0
#define MT6331_NI_VSRAM_DVFS1_VOSEL_MASK                 0x7F
#define MT6331_NI_VSRAM_DVFS1_VOSEL_SHIFT                0
#define MT6331_VSRAM_DVFS1_SFCHG_FRATE_MASK              0x7F
#define MT6331_VSRAM_DVFS1_SFCHG_FRATE_SHIFT             0
#define MT6331_VSRAM_DVFS1_SFCHG_FEN_MASK                0x1
#define MT6331_VSRAM_DVFS1_SFCHG_FEN_SHIFT               7
#define MT6331_VSRAM_DVFS1_SFCHG_RRATE_MASK              0x7F
#define MT6331_VSRAM_DVFS1_SFCHG_RRATE_SHIFT             8
#define MT6331_VSRAM_DVFS1_SFCHG_REN_MASK                0x1
#define MT6331_VSRAM_DVFS1_SFCHG_REN_SHIFT               15
#define MT6331_VSRAM_DVFS1_TRANS_TD_MASK                 0x3
#define MT6331_VSRAM_DVFS1_TRANS_TD_SHIFT                0
#define MT6331_VSRAM_DVFS1_TRANS_CTRL_MASK               0x3
#define MT6331_VSRAM_DVFS1_TRANS_CTRL_SHIFT              4
#define MT6331_VSRAM_DVFS1_TRANS_ONCE_MASK               0x1
#define MT6331_VSRAM_DVFS1_TRANS_ONCE_SHIFT              6
#define MT6331_NI_VSRAM_DVFS1_VOSEL_TRANS_MASK           0x1
#define MT6331_NI_VSRAM_DVFS1_VOSEL_TRANS_SHIFT          7
#define MT6331_VSRAM_DVFS1_VSLEEP_EN_MASK                0x1
#define MT6331_VSRAM_DVFS1_VSLEEP_EN_SHIFT               8
#define MT6331_VSRAM_DVFS1_R2R_PDN_MASK                  0x1
#define MT6331_VSRAM_DVFS1_R2R_PDN_SHIFT                 10
#define MT6331_VSRAM_DVFS1_VSLEEP_SEL_MASK               0x1
#define MT6331_VSRAM_DVFS1_VSLEEP_SEL_SHIFT              11
#define MT6331_NI_VSRAM_DVFS1_R2R_PDN_MASK               0x1
#define MT6331_NI_VSRAM_DVFS1_R2R_PDN_SHIFT              14
#define MT6331_NI_VSRAM_DVFS1_VSLEEP_SEL_MASK            0x1
#define MT6331_NI_VSRAM_DVFS1_VSLEEP_SEL_SHIFT           15
#define MT6331_RG_VDVFS12_ZXOS_TRIM_MASK                 0x3F
#define MT6331_RG_VDVFS12_ZXOS_TRIM_SHIFT                8
#define MT6331_RG_VDVFS12_TRIMH_MASK                     0x1F
#define MT6331_RG_VDVFS12_TRIMH_SHIFT                    0
#define MT6331_RG_VDVFS12_TRIML_MASK                     0x1F
#define MT6331_RG_VDVFS12_TRIML_SHIFT                    0
#define MT6331_RG_VDVFS12_CSR_MASK                       0x3
#define MT6331_RG_VDVFS12_CSR_SHIFT                      6
#define MT6331_RG_VDVFS12_CSL_MASK                       0x3
#define MT6331_RG_VDVFS12_CSL_SHIFT                      8
#define MT6331_RG_VDVFS12_ZX_OS_MASK                     0x3
#define MT6331_RG_VDVFS12_ZX_OS_SHIFT                    14
#define MT6331_RG_VDVFS12_AVP_EN_MASK                    0x1
#define MT6331_RG_VDVFS12_AVP_EN_SHIFT                   3
#define MT6331_RG_VDVFS12_CSM_MASK                       0x7
#define MT6331_RG_VDVFS12_CSM_SHIFT                      4
#define MT6331_RG_VDVFS12_MODESET_MASK                   0x1
#define MT6331_RG_VDVFS12_MODESET_SHIFT                  8
#define MT6331_RG_VDVFS12_NDIS_EN_MASK                   0x1
#define MT6331_RG_VDVFS12_NDIS_EN_SHIFT                  9
#define MT6331_RG_VDVFS12_SLP_MASK                       0x3
#define MT6331_RG_VDVFS12_SLP_SHIFT                      0
#define MT6331_RG_VDVFS12_VSLEEP_MASK                    0x7
#define MT6331_RG_VDVFS12_VSLEEP_SHIFT                   4
#define MT6331_RG_VDVFS12_RSV_MASK                       0xFF
#define MT6331_RG_VDVFS12_RSV_SHIFT                      0
#define MT6331_VDVFS12_EN_CTRL_MASK                      0x1
#define MT6331_VDVFS12_EN_CTRL_SHIFT                     0
#define MT6331_VDVFS12_VOSEL_CTRL_MASK                   0x1
#define MT6331_VDVFS12_VOSEL_CTRL_SHIFT                  1
#define MT6331_VDVFS12_DIG0_RSV1_MASK                    0x1
#define MT6331_VDVFS12_DIG0_RSV1_SHIFT                   2
#define MT6331_VDVFS12_DIG1_RSV1_MASK                    0x1
#define MT6331_VDVFS12_DIG1_RSV1_SHIFT                   3
#define MT6331_VDVFS12_EN_SEL_MASK                       0x3
#define MT6331_VDVFS12_EN_SEL_SHIFT                      0
#define MT6331_VDVFS12_VOSEL_SEL_MASK                    0x3
#define MT6331_VDVFS12_VOSEL_SEL_SHIFT                   4
#define MT6331_VDVFS12_DIG0_RSV2_MASK                    0x3
#define MT6331_VDVFS12_DIG0_RSV2_SHIFT                   8
#define MT6331_VDVFS12_DIG1_RSV2_MASK                    0x3
#define MT6331_VDVFS12_DIG1_RSV2_SHIFT                   12
#define MT6331_VDVFS12_EN_MASK                           0x1
#define MT6331_VDVFS12_EN_SHIFT                          0
#define MT6331_VDVFS12_STBTD_MASK                        0x3
#define MT6331_VDVFS12_STBTD_SHIFT                       4
#define MT6331_QI_VDVFS12_STB_MASK                       0x1
#define MT6331_QI_VDVFS12_STB_SHIFT                      12
#define MT6331_QI_VDVFS12_EN_MASK                        0x1
#define MT6331_QI_VDVFS12_EN_SHIFT                       13
#define MT6331_QI_VDVFS12_OC_STATUS_MASK                 0x1
#define MT6331_QI_VDVFS12_OC_STATUS_SHIFT                15
#define MT6331_VDVFS12_SFCHG_FRATE_MASK                  0x7F
#define MT6331_VDVFS12_SFCHG_FRATE_SHIFT                 0
#define MT6331_VDVFS12_SFCHG_FEN_MASK                    0x1
#define MT6331_VDVFS12_SFCHG_FEN_SHIFT                   7
#define MT6331_VDVFS12_SFCHG_RRATE_MASK                  0x7F
#define MT6331_VDVFS12_SFCHG_RRATE_SHIFT                 8
#define MT6331_VDVFS12_SFCHG_REN_MASK                    0x1
#define MT6331_VDVFS12_SFCHG_REN_SHIFT                   15
#define MT6331_VDVFS12_VOSEL_MASK                        0x7F
#define MT6331_VDVFS12_VOSEL_SHIFT                       0
#define MT6331_VDVFS12_VOSEL_ON_MASK                     0x7F
#define MT6331_VDVFS12_VOSEL_ON_SHIFT                    0
#define MT6331_VDVFS12_VOSEL_SLEEP_MASK                  0x7F
#define MT6331_VDVFS12_VOSEL_SLEEP_SHIFT                 0
#define MT6331_NI_VDVFS12_VOSEL_MASK                     0x7F
#define MT6331_NI_VDVFS12_VOSEL_SHIFT                    0
#define MT6331_VDVFS12_TRANS_TD_MASK                     0x3
#define MT6331_VDVFS12_TRANS_TD_SHIFT                    0
#define MT6331_VDVFS12_TRANS_CTRL_MASK                   0x3
#define MT6331_VDVFS12_TRANS_CTRL_SHIFT                  4
#define MT6331_VDVFS12_TRANS_ONCE_MASK                   0x1
#define MT6331_VDVFS12_TRANS_ONCE_SHIFT                  6
#define MT6331_NI_VDVFS12_VOSEL_TRANS_MASK               0x1
#define MT6331_NI_VDVFS12_VOSEL_TRANS_SHIFT              7
#define MT6331_VDVFS12_VSLEEP_EN_MASK                    0x1
#define MT6331_VDVFS12_VSLEEP_EN_SHIFT                   8
#define MT6331_VDVFS12_R2R_PDN_MASK                      0x1
#define MT6331_VDVFS12_R2R_PDN_SHIFT                     10
#define MT6331_VDVFS12_VSLEEP_SEL_MASK                   0x1
#define MT6331_VDVFS12_VSLEEP_SEL_SHIFT                  11
#define MT6331_NI_VDVFS12_R2R_PDN_MASK                   0x1
#define MT6331_NI_VDVFS12_R2R_PDN_SHIFT                  14
#define MT6331_NI_VDVFS12_VSLEEP_SEL_MASK                0x1
#define MT6331_NI_VDVFS12_VSLEEP_SEL_SHIFT               15
#define MT6331_RG_VDVFS12_PKMODE_MASK                    0x1
#define MT6331_RG_VDVFS12_PKMODE_SHIFT                   0
#define MT6331_RG_VDVFS12_CS_CAL_MASK                    0x3
#define MT6331_RG_VDVFS12_CS_CAL_SHIFT                   1
#define MT6331_RG_VDVFS12_RC_MASK                        0x7
#define MT6331_RG_VDVFS12_RC_SHIFT                       5
#define MT6331_QI_VDVFS12_VSLEEP_MASK                    0x3
#define MT6331_QI_VDVFS12_VSLEEP_SHIFT                   8
#define MT6331_RG_VDVFS12_PFM_CSR_MASK                   0x3
#define MT6331_RG_VDVFS12_PFM_CSR_SHIFT                  11
#define MT6331_RGS_VDVFS12_ENPWM_STATUS_MASK             0x1
#define MT6331_RGS_VDVFS12_ENPWM_STATUS_SHIFT            13
#define MT6331_RG_VDVFS12_TRANS_BST_MASK                 0xFF
#define MT6331_RG_VDVFS12_TRANS_BST_SHIFT                0
#define MT6331_RG_VDVFS13_ZXOS_TRIM_MASK                 0x3F
#define MT6331_RG_VDVFS13_ZXOS_TRIM_SHIFT                8
#define MT6331_RG_VDVFS13_TRIMH_MASK                     0x1F
#define MT6331_RG_VDVFS13_TRIMH_SHIFT                    0
#define MT6331_RG_VDVFS13_TRIML_MASK                     0x1F
#define MT6331_RG_VDVFS13_TRIML_SHIFT                    0
#define MT6331_RG_VDVFS13_CSR_MASK                       0x3
#define MT6331_RG_VDVFS13_CSR_SHIFT                      6
#define MT6331_RG_VDVFS13_CSL_MASK                       0x3
#define MT6331_RG_VDVFS13_CSL_SHIFT                      8
#define MT6331_RG_VDVFS13_ZX_OS_MASK                     0x3
#define MT6331_RG_VDVFS13_ZX_OS_SHIFT                    14
#define MT6331_RG_VDVFS13_AVP_EN_MASK                    0x1
#define MT6331_RG_VDVFS13_AVP_EN_SHIFT                   3
#define MT6331_RG_VDVFS13_CSM_MASK                       0x7
#define MT6331_RG_VDVFS13_CSM_SHIFT                      4
#define MT6331_RG_VDVFS13_MODESET_MASK                   0x1
#define MT6331_RG_VDVFS13_MODESET_SHIFT                  8
#define MT6331_RG_VDVFS13_NDIS_EN_MASK                   0x1
#define MT6331_RG_VDVFS13_NDIS_EN_SHIFT                  9
#define MT6331_RG_VDVFS13_SLP_MASK                       0x3
#define MT6331_RG_VDVFS13_SLP_SHIFT                      0
#define MT6331_RG_VDVFS13_VSLEEP_MASK                    0x7
#define MT6331_RG_VDVFS13_VSLEEP_SHIFT                   4
#define MT6331_RG_VDVFS13_RSV_MASK                       0xFF
#define MT6331_RG_VDVFS13_RSV_SHIFT                      0
#define MT6331_VDVFS13_EN_CTRL_MASK                      0x1
#define MT6331_VDVFS13_EN_CTRL_SHIFT                     0
#define MT6331_VDVFS13_VOSEL_CTRL_MASK                   0x1
#define MT6331_VDVFS13_VOSEL_CTRL_SHIFT                  1
#define MT6331_VDVFS13_DIG0_RSV1_MASK                    0x1
#define MT6331_VDVFS13_DIG0_RSV1_SHIFT                   2
#define MT6331_VDVFS13_DIG1_RSV1_MASK                    0x1
#define MT6331_VDVFS13_DIG1_RSV1_SHIFT                   3
#define MT6331_VDVFS13_EN_SEL_MASK                       0x3
#define MT6331_VDVFS13_EN_SEL_SHIFT                      0
#define MT6331_VDVFS13_VOSEL_SEL_MASK                    0x3
#define MT6331_VDVFS13_VOSEL_SEL_SHIFT                   4
#define MT6331_VDVFS13_DIG0_RSV2_MASK                    0x3
#define MT6331_VDVFS13_DIG0_RSV2_SHIFT                   8
#define MT6331_VDVFS13_DIG1_RSV2_MASK                    0x3
#define MT6331_VDVFS13_DIG1_RSV2_SHIFT                   12
#define MT6331_VDVFS13_EN_MASK                           0x1
#define MT6331_VDVFS13_EN_SHIFT                          0
#define MT6331_VDVFS13_STBTD_MASK                        0x3
#define MT6331_VDVFS13_STBTD_SHIFT                       4
#define MT6331_QI_VDVFS13_STB_MASK                       0x1
#define MT6331_QI_VDVFS13_STB_SHIFT                      12
#define MT6331_QI_VDVFS13_EN_MASK                        0x1
#define MT6331_QI_VDVFS13_EN_SHIFT                       13
#define MT6331_QI_VDVFS13_OC_STATUS_MASK                 0x1
#define MT6331_QI_VDVFS13_OC_STATUS_SHIFT                15
#define MT6331_VDVFS13_SFCHG_FRATE_MASK                  0x7F
#define MT6331_VDVFS13_SFCHG_FRATE_SHIFT                 0
#define MT6331_VDVFS13_SFCHG_FEN_MASK                    0x1
#define MT6331_VDVFS13_SFCHG_FEN_SHIFT                   7
#define MT6331_VDVFS13_SFCHG_RRATE_MASK                  0x7F
#define MT6331_VDVFS13_SFCHG_RRATE_SHIFT                 8
#define MT6331_VDVFS13_SFCHG_REN_MASK                    0x1
#define MT6331_VDVFS13_SFCHG_REN_SHIFT                   15
#define MT6331_VDVFS13_VOSEL_MASK                        0x7F
#define MT6331_VDVFS13_VOSEL_SHIFT                       0
#define MT6331_VDVFS13_VOSEL_ON_MASK                     0x7F
#define MT6331_VDVFS13_VOSEL_ON_SHIFT                    0
#define MT6331_VDVFS13_VOSEL_SLEEP_MASK                  0x7F
#define MT6331_VDVFS13_VOSEL_SLEEP_SHIFT                 0
#define MT6331_NI_VDVFS13_VOSEL_MASK                     0x7F
#define MT6331_NI_VDVFS13_VOSEL_SHIFT                    0
#define MT6331_VDVFS13_TRANS_TD_MASK                     0x3
#define MT6331_VDVFS13_TRANS_TD_SHIFT                    0
#define MT6331_VDVFS13_TRANS_CTRL_MASK                   0x3
#define MT6331_VDVFS13_TRANS_CTRL_SHIFT                  4
#define MT6331_VDVFS13_TRANS_ONCE_MASK                   0x1
#define MT6331_VDVFS13_TRANS_ONCE_SHIFT                  6
#define MT6331_NI_VDVFS13_VOSEL_TRANS_MASK               0x1
#define MT6331_NI_VDVFS13_VOSEL_TRANS_SHIFT              7
#define MT6331_VDVFS13_VSLEEP_EN_MASK                    0x1
#define MT6331_VDVFS13_VSLEEP_EN_SHIFT                   8
#define MT6331_VDVFS13_R2R_PDN_MASK                      0x1
#define MT6331_VDVFS13_R2R_PDN_SHIFT                     10
#define MT6331_VDVFS13_VSLEEP_SEL_MASK                   0x1
#define MT6331_VDVFS13_VSLEEP_SEL_SHIFT                  11
#define MT6331_NI_VDVFS13_R2R_PDN_MASK                   0x1
#define MT6331_NI_VDVFS13_R2R_PDN_SHIFT                  14
#define MT6331_NI_VDVFS13_VSLEEP_SEL_MASK                0x1
#define MT6331_NI_VDVFS13_VSLEEP_SEL_SHIFT               15
#define MT6331_RG_VDVFS13_PKMODE_MASK                    0x1
#define MT6331_RG_VDVFS13_PKMODE_SHIFT                   0
#define MT6331_RG_VDVFS13_CS_CAL_MASK                    0x3
#define MT6331_RG_VDVFS13_CS_CAL_SHIFT                   1
#define MT6331_RG_VDVFS13_RC_MASK                        0x7
#define MT6331_RG_VDVFS13_RC_SHIFT                       5
#define MT6331_QI_VDVFS13_VSLEEP_MASK                    0x3
#define MT6331_QI_VDVFS13_VSLEEP_SHIFT                   8
#define MT6331_RG_VDVFS13_PFM_CSR_MASK                   0x3
#define MT6331_RG_VDVFS13_PFM_CSR_SHIFT                  11
#define MT6331_RGS_VDVFS13_ENPWM_STATUS_MASK             0x1
#define MT6331_RGS_VDVFS13_ENPWM_STATUS_SHIFT            13
#define MT6331_RG_VDVFS13_TRANS_BST_MASK                 0xFF
#define MT6331_RG_VDVFS13_TRANS_BST_SHIFT                0
#define MT6331_RG_VDVFS14_ZXOS_TRIM_MASK                 0x3F
#define MT6331_RG_VDVFS14_ZXOS_TRIM_SHIFT                8
#define MT6331_RG_VDVFS14_TRIMH_MASK                     0x1F
#define MT6331_RG_VDVFS14_TRIMH_SHIFT                    0
#define MT6331_RG_VDVFS14_TRIML_MASK                     0x1F
#define MT6331_RG_VDVFS14_TRIML_SHIFT                    0
#define MT6331_RG_VDVFS14_CSR_MASK                       0x3
#define MT6331_RG_VDVFS14_CSR_SHIFT                      6
#define MT6331_RG_VDVFS14_CSL_MASK                       0x3
#define MT6331_RG_VDVFS14_CSL_SHIFT                      8
#define MT6331_RG_VDVFS14_ZX_OS_MASK                     0x3
#define MT6331_RG_VDVFS14_ZX_OS_SHIFT                    14
#define MT6331_RG_VDVFS14_AVP_EN_MASK                    0x1
#define MT6331_RG_VDVFS14_AVP_EN_SHIFT                   3
#define MT6331_RG_VDVFS14_CSM_MASK                       0x7
#define MT6331_RG_VDVFS14_CSM_SHIFT                      4
#define MT6331_RG_VDVFS14_MODESET_MASK                   0x1
#define MT6331_RG_VDVFS14_MODESET_SHIFT                  8
#define MT6331_RG_VDVFS14_NDIS_EN_MASK                   0x1
#define MT6331_RG_VDVFS14_NDIS_EN_SHIFT                  9
#define MT6331_RG_VDVFS14_SLP_MASK                       0x3
#define MT6331_RG_VDVFS14_SLP_SHIFT                      0
#define MT6331_RG_VDVFS14_VSLEEP_MASK                    0x7
#define MT6331_RG_VDVFS14_VSLEEP_SHIFT                   4
#define MT6331_RG_VDVFS14_RSV_MASK                       0xFF
#define MT6331_RG_VDVFS14_RSV_SHIFT                      0
#define MT6331_VDVFS14_EN_CTRL_MASK                      0x1
#define MT6331_VDVFS14_EN_CTRL_SHIFT                     0
#define MT6331_VDVFS14_VOSEL_CTRL_MASK                   0x1
#define MT6331_VDVFS14_VOSEL_CTRL_SHIFT                  1
#define MT6331_VDVFS14_DIG0_RSV1_MASK                    0x1
#define MT6331_VDVFS14_DIG0_RSV1_SHIFT                   2
#define MT6331_VDVFS14_DIG1_RSV1_MASK                    0x1
#define MT6331_VDVFS14_DIG1_RSV1_SHIFT                   3
#define MT6331_VDVFS14_EN_SEL_MASK                       0x3
#define MT6331_VDVFS14_EN_SEL_SHIFT                      0
#define MT6331_VDVFS14_VOSEL_SEL_MASK                    0x3
#define MT6331_VDVFS14_VOSEL_SEL_SHIFT                   4
#define MT6331_VDVFS14_DIG0_RSV2_MASK                    0x3
#define MT6331_VDVFS14_DIG0_RSV2_SHIFT                   8
#define MT6331_VDVFS14_DIG1_RSV2_MASK                    0x3
#define MT6331_VDVFS14_DIG1_RSV2_SHIFT                   12
#define MT6331_VDVFS14_EN_MASK                           0x1
#define MT6331_VDVFS14_EN_SHIFT                          0
#define MT6331_VDVFS14_STBTD_MASK                        0x3
#define MT6331_VDVFS14_STBTD_SHIFT                       4
#define MT6331_QI_VDVFS14_STB_MASK                       0x1
#define MT6331_QI_VDVFS14_STB_SHIFT                      12
#define MT6331_QI_VDVFS14_EN_MASK                        0x1
#define MT6331_QI_VDVFS14_EN_SHIFT                       13
#define MT6331_QI_VDVFS14_OC_STATUS_MASK                 0x1
#define MT6331_QI_VDVFS14_OC_STATUS_SHIFT                15
#define MT6331_VDVFS14_SFCHG_FRATE_MASK                  0x7F
#define MT6331_VDVFS14_SFCHG_FRATE_SHIFT                 0
#define MT6331_VDVFS14_SFCHG_FEN_MASK                    0x1
#define MT6331_VDVFS14_SFCHG_FEN_SHIFT                   7
#define MT6331_VDVFS14_SFCHG_RRATE_MASK                  0x7F
#define MT6331_VDVFS14_SFCHG_RRATE_SHIFT                 8
#define MT6331_VDVFS14_SFCHG_REN_MASK                    0x1
#define MT6331_VDVFS14_SFCHG_REN_SHIFT                   15
#define MT6331_VDVFS14_VOSEL_MASK                        0x7F
#define MT6331_VDVFS14_VOSEL_SHIFT                       0
#define MT6331_VDVFS14_VOSEL_ON_MASK                     0x7F
#define MT6331_VDVFS14_VOSEL_ON_SHIFT                    0
#define MT6331_VDVFS14_VOSEL_SLEEP_MASK                  0x7F
#define MT6331_VDVFS14_VOSEL_SLEEP_SHIFT                 0
#define MT6331_NI_VDVFS14_VOSEL_MASK                     0x7F
#define MT6331_NI_VDVFS14_VOSEL_SHIFT                    0
#define MT6331_VDVFS14_TRANS_TD_MASK                     0x3
#define MT6331_VDVFS14_TRANS_TD_SHIFT                    0
#define MT6331_VDVFS14_TRANS_CTRL_MASK                   0x3
#define MT6331_VDVFS14_TRANS_CTRL_SHIFT                  4
#define MT6331_VDVFS14_TRANS_ONCE_MASK                   0x1
#define MT6331_VDVFS14_TRANS_ONCE_SHIFT                  6
#define MT6331_NI_VDVFS14_VOSEL_TRANS_MASK               0x1
#define MT6331_NI_VDVFS14_VOSEL_TRANS_SHIFT              7
#define MT6331_VDVFS14_VSLEEP_EN_MASK                    0x1
#define MT6331_VDVFS14_VSLEEP_EN_SHIFT                   8
#define MT6331_VDVFS14_R2R_PDN_MASK                      0x1
#define MT6331_VDVFS14_R2R_PDN_SHIFT                     10
#define MT6331_VDVFS14_VSLEEP_SEL_MASK                   0x1
#define MT6331_VDVFS14_VSLEEP_SEL_SHIFT                  11
#define MT6331_NI_VDVFS14_R2R_PDN_MASK                   0x1
#define MT6331_NI_VDVFS14_R2R_PDN_SHIFT                  14
#define MT6331_NI_VDVFS14_VSLEEP_SEL_MASK                0x1
#define MT6331_NI_VDVFS14_VSLEEP_SEL_SHIFT               15
#define MT6331_RG_VDVFS14_PKMODE_MASK                    0x1
#define MT6331_RG_VDVFS14_PKMODE_SHIFT                   0
#define MT6331_RG_VDVFS14_CS_CAL_MASK                    0x3
#define MT6331_RG_VDVFS14_CS_CAL_SHIFT                   1
#define MT6331_RG_VDVFS14_RC_MASK                        0x7
#define MT6331_RG_VDVFS14_RC_SHIFT                       5
#define MT6331_QI_VDVFS14_VSLEEP_MASK                    0x3
#define MT6331_QI_VDVFS14_VSLEEP_SHIFT                   8
#define MT6331_RG_VDVFS14_PFM_CSR_MASK                   0x3
#define MT6331_RG_VDVFS14_PFM_CSR_SHIFT                  11
#define MT6331_RGS_VDVFS14_ENPWM_STATUS_MASK             0x1
#define MT6331_RGS_VDVFS14_ENPWM_STATUS_SHIFT            13
#define MT6331_RG_VDVFS14_TRANS_BST_MASK                 0xFF
#define MT6331_RG_VDVFS14_TRANS_BST_SHIFT                0
#define MT6331_RG_VGPU_ZXOS_TRIM_MASK                    0x3F
#define MT6331_RG_VGPU_ZXOS_TRIM_SHIFT                   8
#define MT6331_RG_VGPU_TRIMH_MASK                        0x1F
#define MT6331_RG_VGPU_TRIMH_SHIFT                       0
#define MT6331_RG_VGPU_TRIML_MASK                        0x1F
#define MT6331_RG_VGPU_TRIML_SHIFT                       0
#define MT6331_RG_VGPU_RZSEL_MASK                        0x7
#define MT6331_RG_VGPU_RZSEL_SHIFT                       0
#define MT6331_RG_VGPU_CC_MASK                           0x3
#define MT6331_RG_VGPU_CC_SHIFT                          4
#define MT6331_RG_VGPU_CSR_MASK                          0x3
#define MT6331_RG_VGPU_CSR_SHIFT                         6
#define MT6331_RG_VGPU_CSL_MASK                          0xF
#define MT6331_RG_VGPU_CSL_SHIFT                         8
#define MT6331_RG_VGPU_ZX_OS_MASK                        0x3
#define MT6331_RG_VGPU_ZX_OS_SHIFT                       14
#define MT6331_RG_VGPU_CSM_MASK                          0x7
#define MT6331_RG_VGPU_CSM_SHIFT                         4
#define MT6331_RG_VGPU_MODESET_MASK                      0x1
#define MT6331_RG_VGPU_MODESET_SHIFT                     8
#define MT6331_RG_VGPU_NDIS_EN_MASK                      0x1
#define MT6331_RG_VGPU_NDIS_EN_SHIFT                     9
#define MT6331_RG_VGPU_SLP_MASK                          0x3
#define MT6331_RG_VGPU_SLP_SHIFT                         0
#define MT6331_RG_VGPU_VSLEEP_MASK                       0x7
#define MT6331_RG_VGPU_VSLEEP_SHIFT                      4
#define MT6331_RG_VGPU_RSV_MASK                          0xFF
#define MT6331_RG_VGPU_RSV_SHIFT                         0
#define MT6331_VGPU_EN_CTRL_MASK                         0x1
#define MT6331_VGPU_EN_CTRL_SHIFT                        0
#define MT6331_VGPU_VOSEL_CTRL_MASK                      0x1
#define MT6331_VGPU_VOSEL_CTRL_SHIFT                     1
#define MT6331_VGPU_DLC_CTRL_MASK                        0x1
#define MT6331_VGPU_DLC_CTRL_SHIFT                       2
#define MT6331_VGPU_BURST_CTRL_MASK                      0x1
#define MT6331_VGPU_BURST_CTRL_SHIFT                     3
#define MT6331_VGPU_EN_SEL_MASK                          0x3
#define MT6331_VGPU_EN_SEL_SHIFT                         0
#define MT6331_VGPU_VOSEL_SEL_MASK                       0x3
#define MT6331_VGPU_VOSEL_SEL_SHIFT                      4
#define MT6331_VGPU_DLC_SEL_MASK                         0x3
#define MT6331_VGPU_DLC_SEL_SHIFT                        8
#define MT6331_VGPU_BURST_SEL_MASK                       0x3
#define MT6331_VGPU_BURST_SEL_SHIFT                      12
#define MT6331_VGPU_EN_MASK                              0x1
#define MT6331_VGPU_EN_SHIFT                             0
#define MT6331_VGPU_STBTD_MASK                           0x3
#define MT6331_VGPU_STBTD_SHIFT                          4
#define MT6331_QI_VGPU_STB_MASK                          0x1
#define MT6331_QI_VGPU_STB_SHIFT                         12
#define MT6331_QI_VGPU_EN_MASK                           0x1
#define MT6331_QI_VGPU_EN_SHIFT                          13
#define MT6331_QI_VGPU_OC_STATUS_MASK                    0x1
#define MT6331_QI_VGPU_OC_STATUS_SHIFT                   15
#define MT6331_VGPU_SFCHG_FRATE_MASK                     0x7F
#define MT6331_VGPU_SFCHG_FRATE_SHIFT                    0
#define MT6331_VGPU_SFCHG_FEN_MASK                       0x1
#define MT6331_VGPU_SFCHG_FEN_SHIFT                      7
#define MT6331_VGPU_SFCHG_RRATE_MASK                     0x7F
#define MT6331_VGPU_SFCHG_RRATE_SHIFT                    8
#define MT6331_VGPU_SFCHG_REN_MASK                       0x1
#define MT6331_VGPU_SFCHG_REN_SHIFT                      15
#define MT6331_VGPU_VOSEL_MASK                           0x7F
#define MT6331_VGPU_VOSEL_SHIFT                          0
#define MT6331_VGPU_VOSEL_ON_MASK                        0x7F
#define MT6331_VGPU_VOSEL_ON_SHIFT                       0
#define MT6331_VGPU_VOSEL_SLEEP_MASK                     0x7F
#define MT6331_VGPU_VOSEL_SLEEP_SHIFT                    0
#define MT6331_NI_VGPU_VOSEL_MASK                        0x7F
#define MT6331_NI_VGPU_VOSEL_SHIFT                       0
#define MT6331_VGPU_BURST_MASK                           0x7
#define MT6331_VGPU_BURST_SHIFT                          0
#define MT6331_VGPU_BURST_ON_MASK                        0x7
#define MT6331_VGPU_BURST_ON_SHIFT                       4
#define MT6331_VGPU_BURST_SLEEP_MASK                     0x7
#define MT6331_VGPU_BURST_SLEEP_SHIFT                    8
#define MT6331_QI_VGPU_BURST_MASK                        0x7
#define MT6331_QI_VGPU_BURST_SHIFT                       12
#define MT6331_VGPU_DLC_MASK                             0x3
#define MT6331_VGPU_DLC_SHIFT                            0
#define MT6331_VGPU_DLC_ON_MASK                          0x3
#define MT6331_VGPU_DLC_ON_SHIFT                         4
#define MT6331_VGPU_DLC_SLEEP_MASK                       0x3
#define MT6331_VGPU_DLC_SLEEP_SHIFT                      8
#define MT6331_QI_VGPU_DLC_MASK                          0x3
#define MT6331_QI_VGPU_DLC_SHIFT                         12
#define MT6331_VGPU_DLC_N_MASK                           0x3
#define MT6331_VGPU_DLC_N_SHIFT                          0
#define MT6331_VGPU_DLC_N_ON_MASK                        0x3
#define MT6331_VGPU_DLC_N_ON_SHIFT                       4
#define MT6331_VGPU_DLC_N_SLEEP_MASK                     0x3
#define MT6331_VGPU_DLC_N_SLEEP_SHIFT                    8
#define MT6331_QI_VGPU_DLC_N_MASK                        0x3
#define MT6331_QI_VGPU_DLC_N_SHIFT                       12
#define MT6331_VGPU_TRANS_TD_MASK                        0x3
#define MT6331_VGPU_TRANS_TD_SHIFT                       0
#define MT6331_VGPU_TRANS_CTRL_MASK                      0x3
#define MT6331_VGPU_TRANS_CTRL_SHIFT                     4
#define MT6331_VGPU_TRANS_ONCE_MASK                      0x1
#define MT6331_VGPU_TRANS_ONCE_SHIFT                     6
#define MT6331_NI_VGPU_VOSEL_TRANS_MASK                  0x1
#define MT6331_NI_VGPU_VOSEL_TRANS_SHIFT                 7
#define MT6331_VGPU_VSLEEP_EN_MASK                       0x1
#define MT6331_VGPU_VSLEEP_EN_SHIFT                      8
#define MT6331_VGPU_R2R_PDN_MASK                         0x1
#define MT6331_VGPU_R2R_PDN_SHIFT                        10
#define MT6331_VGPU_VSLEEP_SEL_MASK                      0x1
#define MT6331_VGPU_VSLEEP_SEL_SHIFT                     11
#define MT6331_NI_VGPU_R2R_PDN_MASK                      0x1
#define MT6331_NI_VGPU_R2R_PDN_SHIFT                     14
#define MT6331_NI_VGPU_VSLEEP_SEL_MASK                   0x1
#define MT6331_NI_VGPU_VSLEEP_SEL_SHIFT                  15
#define MT6331_RG_VGPU_DTS_ENB_MASK                      0x1
#define MT6331_RG_VGPU_DTS_ENB_SHIFT                     0
#define MT6331_RG_VGPU_TRAN_BST_MASK                     0x3F
#define MT6331_RG_VGPU_TRAN_BST_SHIFT                    1
#define MT6331_QI_VGPU_VSLEEP_MASK                       0x3
#define MT6331_QI_VGPU_VSLEEP_SHIFT                      8
#define MT6331_QI_VGPU_MODE_MASK                         0x1
#define MT6331_QI_VGPU_MODE_SHIFT                        10
#define MT6331_RGS_VGPU_ENPWM_STATUS_MASK                0x1
#define MT6331_RGS_VGPU_ENPWM_STATUS_SHIFT               13
#define MT6331_RG_VGPU_PFM_RIP_MASK                      0x3
#define MT6331_RG_VGPU_PFM_RIP_SHIFT                     14
#define MT6331_RG_VGPU_RCL_TRIM_MASK                     0x1F
#define MT6331_RG_VGPU_RCL_TRIM_SHIFT                    0
#define MT6331_RG_VGPU_RCL_TRIM_EN_MASK                  0x1
#define MT6331_RG_VGPU_RCL_TRIM_EN_SHIFT                 7
#define MT6331_RG_VCORE1_ZXOS_TRIM_MASK                  0x3F
#define MT6331_RG_VCORE1_ZXOS_TRIM_SHIFT                 8
#define MT6331_RG_VCORE1_TRIMH_MASK                      0x1F
#define MT6331_RG_VCORE1_TRIMH_SHIFT                     0
#define MT6331_RG_VCORE1_TRIML_MASK                      0x1F
#define MT6331_RG_VCORE1_TRIML_SHIFT                     0
#define MT6331_RG_VCORE1_RZSEL_MASK                      0x7
#define MT6331_RG_VCORE1_RZSEL_SHIFT                     0
#define MT6331_RG_VCORE1_CC_MASK                         0x3
#define MT6331_RG_VCORE1_CC_SHIFT                        4
#define MT6331_RG_VCORE1_CSR_MASK                        0x3
#define MT6331_RG_VCORE1_CSR_SHIFT                       6
#define MT6331_RG_VCORE1_CSL_MASK                        0xF
#define MT6331_RG_VCORE1_CSL_SHIFT                       8
#define MT6331_RG_VCORE1_ZX_OS_MASK                      0x3
#define MT6331_RG_VCORE1_ZX_OS_SHIFT                     14
#define MT6331_RG_VCORE1_AVP_OS_MASK                     0x7
#define MT6331_RG_VCORE1_AVP_OS_SHIFT                    0
#define MT6331_RG_VCORE1_AVP_EN_MASK                     0x1
#define MT6331_RG_VCORE1_AVP_EN_SHIFT                    3
#define MT6331_RG_VCORE1_CSM_MASK                        0x7
#define MT6331_RG_VCORE1_CSM_SHIFT                       4
#define MT6331_RG_VCORE1_MODESET_MASK                    0x1
#define MT6331_RG_VCORE1_MODESET_SHIFT                   8
#define MT6331_RG_VCORE1_NDIS_EN_MASK                    0x1
#define MT6331_RG_VCORE1_NDIS_EN_SHIFT                   9
#define MT6331_RG_VCORE1_SLP_MASK                        0x3
#define MT6331_RG_VCORE1_SLP_SHIFT                       0
#define MT6331_RG_VCORE1_VSLEEP_MASK                     0x7
#define MT6331_RG_VCORE1_VSLEEP_SHIFT                    4
#define MT6331_RG_VCORE1_RSV_MASK                        0xFF
#define MT6331_RG_VCORE1_RSV_SHIFT                       0
#define MT6331_VCORE1_EN_CTRL_MASK                       0x1
#define MT6331_VCORE1_EN_CTRL_SHIFT                      0
#define MT6331_VCORE1_VOSEL_CTRL_MASK                    0x1
#define MT6331_VCORE1_VOSEL_CTRL_SHIFT                   1
#define MT6331_VCORE1_DLC_CTRL_MASK                      0x1
#define MT6331_VCORE1_DLC_CTRL_SHIFT                     2
#define MT6331_VCORE1_BURST_CTRL_MASK                    0x1
#define MT6331_VCORE1_BURST_CTRL_SHIFT                   3
#define MT6331_VCORE1_EN_SEL_MASK                        0x3
#define MT6331_VCORE1_EN_SEL_SHIFT                       0
#define MT6331_VCORE1_VOSEL_SEL_MASK                     0x3
#define MT6331_VCORE1_VOSEL_SEL_SHIFT                    4
#define MT6331_VCORE1_DLC_SEL_MASK                       0x3
#define MT6331_VCORE1_DLC_SEL_SHIFT                      8
#define MT6331_VCORE1_BURST_SEL_MASK                     0x3
#define MT6331_VCORE1_BURST_SEL_SHIFT                    12
#define MT6331_VCORE1_EN_MASK                            0x1
#define MT6331_VCORE1_EN_SHIFT                           0
#define MT6331_VCORE1_STBTD_MASK                         0x3
#define MT6331_VCORE1_STBTD_SHIFT                        4
#define MT6331_QI_VCORE1_STB_MASK                        0x1
#define MT6331_QI_VCORE1_STB_SHIFT                       12
#define MT6331_QI_VCORE1_EN_MASK                         0x1
#define MT6331_QI_VCORE1_EN_SHIFT                        13
#define MT6331_QI_VCORE1_OC_STATUS_MASK                  0x1
#define MT6331_QI_VCORE1_OC_STATUS_SHIFT                 15
#define MT6331_VCORE1_SFCHG_FRATE_MASK                   0x7F
#define MT6331_VCORE1_SFCHG_FRATE_SHIFT                  0
#define MT6331_VCORE1_SFCHG_FEN_MASK                     0x1
#define MT6331_VCORE1_SFCHG_FEN_SHIFT                    7
#define MT6331_VCORE1_SFCHG_RRATE_MASK                   0x7F
#define MT6331_VCORE1_SFCHG_RRATE_SHIFT                  8
#define MT6331_VCORE1_SFCHG_REN_MASK                     0x1
#define MT6331_VCORE1_SFCHG_REN_SHIFT                    15
#define MT6331_VCORE1_VOSEL_MASK                         0x7F
#define MT6331_VCORE1_VOSEL_SHIFT                        0
#define MT6331_VCORE1_VOSEL_ON_MASK                      0x7F
#define MT6331_VCORE1_VOSEL_ON_SHIFT                     0
#define MT6331_VCORE1_VOSEL_SLEEP_MASK                   0x7F
#define MT6331_VCORE1_VOSEL_SLEEP_SHIFT                  0
#define MT6331_NI_VCORE1_VOSEL_MASK                      0x7F
#define MT6331_NI_VCORE1_VOSEL_SHIFT                     0
#define MT6331_VCORE1_BURST_MASK                         0x7
#define MT6331_VCORE1_BURST_SHIFT                        0
#define MT6331_VCORE1_BURST_ON_MASK                      0x7
#define MT6331_VCORE1_BURST_ON_SHIFT                     4
#define MT6331_VCORE1_BURST_SLEEP_MASK                   0x7
#define MT6331_VCORE1_BURST_SLEEP_SHIFT                  8
#define MT6331_QI_VCORE1_BURST_MASK                      0x7
#define MT6331_QI_VCORE1_BURST_SHIFT                     12
#define MT6331_VCORE1_DLC_MASK                           0x3
#define MT6331_VCORE1_DLC_SHIFT                          0
#define MT6331_VCORE1_DLC_ON_MASK                        0x3
#define MT6331_VCORE1_DLC_ON_SHIFT                       4
#define MT6331_VCORE1_DLC_SLEEP_MASK                     0x3
#define MT6331_VCORE1_DLC_SLEEP_SHIFT                    8
#define MT6331_QI_VCORE1_DLC_MASK                        0x3
#define MT6331_QI_VCORE1_DLC_SHIFT                       12
#define MT6331_VCORE1_DLC_N_MASK                         0x3
#define MT6331_VCORE1_DLC_N_SHIFT                        0
#define MT6331_VCORE1_DLC_N_ON_MASK                      0x3
#define MT6331_VCORE1_DLC_N_ON_SHIFT                     4
#define MT6331_VCORE1_DLC_N_SLEEP_MASK                   0x3
#define MT6331_VCORE1_DLC_N_SLEEP_SHIFT                  8
#define MT6331_QI_VCORE1_DLC_N_MASK                      0x3
#define MT6331_QI_VCORE1_DLC_N_SHIFT                     12
#define MT6331_VCORE1_TRANS_TD_MASK                      0x3
#define MT6331_VCORE1_TRANS_TD_SHIFT                     0
#define MT6331_VCORE1_TRANS_CTRL_MASK                    0x3
#define MT6331_VCORE1_TRANS_CTRL_SHIFT                   4
#define MT6331_VCORE1_TRANS_ONCE_MASK                    0x1
#define MT6331_VCORE1_TRANS_ONCE_SHIFT                   6
#define MT6331_NI_VCORE1_VOSEL_TRANS_MASK                0x1
#define MT6331_NI_VCORE1_VOSEL_TRANS_SHIFT               7
#define MT6331_VCORE1_VSLEEP_EN_MASK                     0x1
#define MT6331_VCORE1_VSLEEP_EN_SHIFT                    8
#define MT6331_VCORE1_R2R_PDN_MASK                       0x1
#define MT6331_VCORE1_R2R_PDN_SHIFT                      10
#define MT6331_VCORE1_VSLEEP_SEL_MASK                    0x1
#define MT6331_VCORE1_VSLEEP_SEL_SHIFT                   11
#define MT6331_NI_VCORE1_R2R_PDN_MASK                    0x1
#define MT6331_NI_VCORE1_R2R_PDN_SHIFT                   14
#define MT6331_NI_VCORE1_VSLEEP_SEL_MASK                 0x1
#define MT6331_NI_VCORE1_VSLEEP_SEL_SHIFT                15
#define MT6331_RG_VCORE1_DTS_ENB_MASK                    0x1
#define MT6331_RG_VCORE1_DTS_ENB_SHIFT                   0
#define MT6331_RG_VCORE1_TRAN_BST_MASK                   0x3F
#define MT6331_RG_VCORE1_TRAN_BST_SHIFT                  1
#define MT6331_QI_VCORE1_VSLEEP_MASK                     0x3
#define MT6331_QI_VCORE1_VSLEEP_SHIFT                    8
#define MT6331_QI_VCORE1_MODE_MASK                       0x1
#define MT6331_QI_VCORE1_MODE_SHIFT                      10
#define MT6331_RGS_VCORE1_ENPWM_STATUS_MASK              0x1
#define MT6331_RGS_VCORE1_ENPWM_STATUS_SHIFT             13
#define MT6331_RG_VCORE1_PFM_RIP_MASK                    0x3
#define MT6331_RG_VCORE1_PFM_RIP_SHIFT                   14
#define MT6331_RG_VCORE1_RCL_TRIM_MASK                   0x1F
#define MT6331_RG_VCORE1_RCL_TRIM_SHIFT                  0
#define MT6331_RG_VCORE1_RCL_TRIM_EN_MASK                0x1
#define MT6331_RG_VCORE1_RCL_TRIM_EN_SHIFT               7
#define MT6331_RG_VCORE2_ZXOS_TRIM_MASK                  0x3F
#define MT6331_RG_VCORE2_ZXOS_TRIM_SHIFT                 8
#define MT6331_RG_VCORE2_TRIMH_MASK                      0xF
#define MT6331_RG_VCORE2_TRIMH_SHIFT                     0
#define MT6331_RG_VCORE2_TRIML_MASK                      0xF
#define MT6331_RG_VCORE2_TRIML_SHIFT                     0
#define MT6331_RG_VCORE2_RZSEL_MASK                      0x7
#define MT6331_RG_VCORE2_RZSEL_SHIFT                     0
#define MT6331_RG_VCORE2_CC_MASK                         0x3
#define MT6331_RG_VCORE2_CC_SHIFT                        4
#define MT6331_RG_VCORE2_CSR_MASK                        0x3
#define MT6331_RG_VCORE2_CSR_SHIFT                       6
#define MT6331_RG_VCORE2_CSL_MASK                        0xF
#define MT6331_RG_VCORE2_CSL_SHIFT                       8
#define MT6331_RG_VCORE2_ZX_OS_MASK                      0x3
#define MT6331_RG_VCORE2_ZX_OS_SHIFT                     14
#define MT6331_RG_VCORE2_CSM_MASK                        0x7
#define MT6331_RG_VCORE2_CSM_SHIFT                       4
#define MT6331_RG_VCORE2_MODESET_MASK                    0x1
#define MT6331_RG_VCORE2_MODESET_SHIFT                   8
#define MT6331_RG_VCORE2_NDIS_EN_MASK                    0x1
#define MT6331_RG_VCORE2_NDIS_EN_SHIFT                   9
#define MT6331_RG_VCORE2_SLP_MASK                        0x3
#define MT6331_RG_VCORE2_SLP_SHIFT                       0
#define MT6331_RG_VCORE2_VSLEEP_MASK                     0x7
#define MT6331_RG_VCORE2_VSLEEP_SHIFT                    4
#define MT6331_RG_VCORE2_RSV_MASK                        0xFF
#define MT6331_RG_VCORE2_RSV_SHIFT                       0
#define MT6331_VCORE2_EN_CTRL_MASK                       0x1
#define MT6331_VCORE2_EN_CTRL_SHIFT                      0
#define MT6331_VCORE2_VOSEL_CTRL_MASK                    0x1
#define MT6331_VCORE2_VOSEL_CTRL_SHIFT                   1
#define MT6331_VCORE2_DLC_CTRL_MASK                      0x1
#define MT6331_VCORE2_DLC_CTRL_SHIFT                     2
#define MT6331_VCORE2_BURST_CTRL_MASK                    0x1
#define MT6331_VCORE2_BURST_CTRL_SHIFT                   3
#define MT6331_VCORE2_EN_SEL_MASK                        0x3
#define MT6331_VCORE2_EN_SEL_SHIFT                       0
#define MT6331_VCORE2_VOSEL_SEL_MASK                     0x3
#define MT6331_VCORE2_VOSEL_SEL_SHIFT                    4
#define MT6331_VCORE2_DLC_SEL_MASK                       0x3
#define MT6331_VCORE2_DLC_SEL_SHIFT                      8
#define MT6331_VCORE2_BURST_SEL_MASK                     0x3
#define MT6331_VCORE2_BURST_SEL_SHIFT                    12
#define MT6331_VCORE2_EN_MASK                            0x1
#define MT6331_VCORE2_EN_SHIFT                           0
#define MT6331_VCORE2_STBTD_MASK                         0x3
#define MT6331_VCORE2_STBTD_SHIFT                        4
#define MT6331_QI_VCORE2_STB_MASK                        0x1
#define MT6331_QI_VCORE2_STB_SHIFT                       12
#define MT6331_QI_VCORE2_EN_MASK                         0x1
#define MT6331_QI_VCORE2_EN_SHIFT                        13
#define MT6331_QI_VCORE2_OC_STATUS_MASK                  0x1
#define MT6331_QI_VCORE2_OC_STATUS_SHIFT                 15
#define MT6331_VCORE2_SFCHG_FRATE_MASK                   0x7F
#define MT6331_VCORE2_SFCHG_FRATE_SHIFT                  0
#define MT6331_VCORE2_SFCHG_FEN_MASK                     0x1
#define MT6331_VCORE2_SFCHG_FEN_SHIFT                    7
#define MT6331_VCORE2_SFCHG_RRATE_MASK                   0x7F
#define MT6331_VCORE2_SFCHG_RRATE_SHIFT                  8
#define MT6331_VCORE2_SFCHG_REN_MASK                     0x1
#define MT6331_VCORE2_SFCHG_REN_SHIFT                    15
#define MT6331_VCORE2_VOSEL_MASK                         0x7F
#define MT6331_VCORE2_VOSEL_SHIFT                        0
#define MT6331_VCORE2_VOSEL_ON_MASK                      0x7F
#define MT6331_VCORE2_VOSEL_ON_SHIFT                     0
#define MT6331_VCORE2_VOSEL_SLEEP_MASK                   0x7F
#define MT6331_VCORE2_VOSEL_SLEEP_SHIFT                  0
#define MT6331_NI_VCORE2_VOSEL_MASK                      0x7F
#define MT6331_NI_VCORE2_VOSEL_SHIFT                     0
#define MT6331_VCORE2_BURST_MASK                         0x7
#define MT6331_VCORE2_BURST_SHIFT                        0
#define MT6331_VCORE2_BURST_ON_MASK                      0x7
#define MT6331_VCORE2_BURST_ON_SHIFT                     4
#define MT6331_VCORE2_BURST_SLEEP_MASK                   0x7
#define MT6331_VCORE2_BURST_SLEEP_SHIFT                  8
#define MT6331_QI_VCORE2_BURST_MASK                      0x7
#define MT6331_QI_VCORE2_BURST_SHIFT                     12
#define MT6331_VCORE2_DLC_MASK                           0x3
#define MT6331_VCORE2_DLC_SHIFT                          0
#define MT6331_VCORE2_DLC_ON_MASK                        0x3
#define MT6331_VCORE2_DLC_ON_SHIFT                       4
#define MT6331_VCORE2_DLC_SLEEP_MASK                     0x3
#define MT6331_VCORE2_DLC_SLEEP_SHIFT                    8
#define MT6331_QI_VCORE2_DLC_MASK                        0x3
#define MT6331_QI_VCORE2_DLC_SHIFT                       12
#define MT6331_VCORE2_DLC_N_MASK                         0x3
#define MT6331_VCORE2_DLC_N_SHIFT                        0
#define MT6331_VCORE2_DLC_N_ON_MASK                      0x3
#define MT6331_VCORE2_DLC_N_ON_SHIFT                     4
#define MT6331_VCORE2_DLC_N_SLEEP_MASK                   0x3
#define MT6331_VCORE2_DLC_N_SLEEP_SHIFT                  8
#define MT6331_QI_VCORE2_DLC_N_MASK                      0x3
#define MT6331_QI_VCORE2_DLC_N_SHIFT                     12
#define MT6331_VCORE2_TRANS_TD_MASK                      0x3
#define MT6331_VCORE2_TRANS_TD_SHIFT                     0
#define MT6331_VCORE2_TRANS_CTRL_MASK                    0x3
#define MT6331_VCORE2_TRANS_CTRL_SHIFT                   4
#define MT6331_VCORE2_TRANS_ONCE_MASK                    0x1
#define MT6331_VCORE2_TRANS_ONCE_SHIFT                   6
#define MT6331_NI_VCORE2_VOSEL_TRANS_MASK                0x1
#define MT6331_NI_VCORE2_VOSEL_TRANS_SHIFT               7
#define MT6331_VCORE2_VSLEEP_EN_MASK                     0x1
#define MT6331_VCORE2_VSLEEP_EN_SHIFT                    8
#define MT6331_VCORE2_R2R_PDN_MASK                       0x1
#define MT6331_VCORE2_R2R_PDN_SHIFT                      10
#define MT6331_VCORE2_VSLEEP_SEL_MASK                    0x1
#define MT6331_VCORE2_VSLEEP_SEL_SHIFT                   11
#define MT6331_NI_VCORE2_R2R_PDN_MASK                    0x1
#define MT6331_NI_VCORE2_R2R_PDN_SHIFT                   14
#define MT6331_NI_VCORE2_VSLEEP_SEL_MASK                 0x1
#define MT6331_NI_VCORE2_VSLEEP_SEL_SHIFT                15
#define MT6331_RG_VCORE2_DTS_ENB_MASK                    0x1
#define MT6331_RG_VCORE2_DTS_ENB_SHIFT                   0
#define MT6331_RG_VCORE2_TRAN_BST_MASK                   0x3F
#define MT6331_RG_VCORE2_TRAN_BST_SHIFT                  1
#define MT6331_QI_VCORE2_VSLEEP_MASK                     0x3
#define MT6331_QI_VCORE2_VSLEEP_SHIFT                    8
#define MT6331_QI_VCORE2_MODE_MASK                       0x1
#define MT6331_QI_VCORE2_MODE_SHIFT                      10
#define MT6331_RGS_VCORE2_ENPWM_STATUS_MASK              0x1
#define MT6331_RGS_VCORE2_ENPWM_STATUS_SHIFT             13
#define MT6331_RG_VCORE2_PFM_RIP_MASK                    0x3
#define MT6331_RG_VCORE2_PFM_RIP_SHIFT                   14
#define MT6331_RG_VCORE2_RCL_TRIM_MASK                   0x1F
#define MT6331_RG_VCORE2_RCL_TRIM_SHIFT                  0
#define MT6331_RG_VCORE2_RCL_TRIM_EN_MASK                0x1
#define MT6331_RG_VCORE2_RCL_TRIM_EN_SHIFT               7
#define MT6331_RG_VCORE2_FBDIV_MASK                      0x1
#define MT6331_RG_VCORE2_FBDIV_SHIFT                     7
#define MT6331_RG_VIO18_ZXOS_TRIM_MASK                   0x3F
#define MT6331_RG_VIO18_ZXOS_TRIM_SHIFT                  8
#define MT6331_RG_VIO18_TRIMH_MASK                       0xF
#define MT6331_RG_VIO18_TRIMH_SHIFT                      0
#define MT6331_RG_VIO18_TRIML_MASK                       0xF
#define MT6331_RG_VIO18_TRIML_SHIFT                      0
#define MT6331_RG_VIO18_RZSEL_MASK                       0x7
#define MT6331_RG_VIO18_RZSEL_SHIFT                      0
#define MT6331_RG_VIO18_CC_MASK                          0x3
#define MT6331_RG_VIO18_CC_SHIFT                         4
#define MT6331_RG_VIO18_CSR_MASK                         0x3
#define MT6331_RG_VIO18_CSR_SHIFT                        6
#define MT6331_RG_VIO18_CSL_MASK                         0xF
#define MT6331_RG_VIO18_CSL_SHIFT                        8
#define MT6331_RG_VIO18_ZX_OS_MASK                       0x3
#define MT6331_RG_VIO18_ZX_OS_SHIFT                      14
#define MT6331_RG_VIO18_CSM_MASK                         0x7
#define MT6331_RG_VIO18_CSM_SHIFT                        4
#define MT6331_RG_VIO18_MODESET_MASK                     0x1
#define MT6331_RG_VIO18_MODESET_SHIFT                    8
#define MT6331_RG_VIO18_NDIS_EN_MASK                     0x1
#define MT6331_RG_VIO18_NDIS_EN_SHIFT                    9
#define MT6331_RG_VIO18_SLP_MASK                         0x3
#define MT6331_RG_VIO18_SLP_SHIFT                        0
#define MT6331_RG_VIO18_VSLEEP_MASK                      0x3
#define MT6331_RG_VIO18_VSLEEP_SHIFT                     4
#define MT6331_RG_VIO18_RSV_MASK                         0xFF
#define MT6331_RG_VIO18_RSV_SHIFT                        0
#define MT6331_VIO18_EN_CTRL_MASK                        0x1
#define MT6331_VIO18_EN_CTRL_SHIFT                       0
#define MT6331_VIO18_VOSEL_CTRL_MASK                     0x1
#define MT6331_VIO18_VOSEL_CTRL_SHIFT                    1
#define MT6331_VIO18_DLC_CTRL_MASK                       0x1
#define MT6331_VIO18_DLC_CTRL_SHIFT                      2
#define MT6331_VIO18_BURST_CTRL_MASK                     0x1
#define MT6331_VIO18_BURST_CTRL_SHIFT                    3
#define MT6331_VIO18_EN_SEL_MASK                         0x3
#define MT6331_VIO18_EN_SEL_SHIFT                        0
#define MT6331_VIO18_VOSEL_SEL_MASK                      0x3
#define MT6331_VIO18_VOSEL_SEL_SHIFT                     4
#define MT6331_VIO18_DLC_SEL_MASK                        0x3
#define MT6331_VIO18_DLC_SEL_SHIFT                       8
#define MT6331_VIO18_BURST_SEL_MASK                      0x3
#define MT6331_VIO18_BURST_SEL_SHIFT                     12
#define MT6331_VIO18_EN_MASK                             0x1
#define MT6331_VIO18_EN_SHIFT                            0
#define MT6331_VIO18_STBTD_MASK                          0x3
#define MT6331_VIO18_STBTD_SHIFT                         4
#define MT6331_QI_VIO18_STB_MASK                         0x1
#define MT6331_QI_VIO18_STB_SHIFT                        12
#define MT6331_QI_VIO18_EN_MASK                          0x1
#define MT6331_QI_VIO18_EN_SHIFT                         13
#define MT6331_QI_VIO18_OC_STATUS_MASK                   0x1
#define MT6331_QI_VIO18_OC_STATUS_SHIFT                  15
#define MT6331_VIO18_SFCHG_FRATE_MASK                    0x7F
#define MT6331_VIO18_SFCHG_FRATE_SHIFT                   0
#define MT6331_VIO18_SFCHG_FEN_MASK                      0x1
#define MT6331_VIO18_SFCHG_FEN_SHIFT                     7
#define MT6331_VIO18_SFCHG_RRATE_MASK                    0x7F
#define MT6331_VIO18_SFCHG_RRATE_SHIFT                   8
#define MT6331_VIO18_SFCHG_REN_MASK                      0x1
#define MT6331_VIO18_SFCHG_REN_SHIFT                     15
#define MT6331_VIO18_VOSEL_MASK                          0x7F
#define MT6331_VIO18_VOSEL_SHIFT                         0
#define MT6331_VIO18_VOSEL_ON_MASK                       0x7F
#define MT6331_VIO18_VOSEL_ON_SHIFT                      0
#define MT6331_VIO18_VOSEL_SLEEP_MASK                    0x7F
#define MT6331_VIO18_VOSEL_SLEEP_SHIFT                   0
#define MT6331_NI_VIO18_VOSEL_MASK                       0x7F
#define MT6331_NI_VIO18_VOSEL_SHIFT                      0
#define MT6331_VIO18_BURST_MASK                          0x7
#define MT6331_VIO18_BURST_SHIFT                         0
#define MT6331_VIO18_BURST_ON_MASK                       0x7
#define MT6331_VIO18_BURST_ON_SHIFT                      4
#define MT6331_VIO18_BURST_SLEEP_MASK                    0x7
#define MT6331_VIO18_BURST_SLEEP_SHIFT                   8
#define MT6331_QI_VIO18_BURST_MASK                       0x7
#define MT6331_QI_VIO18_BURST_SHIFT                      12
#define MT6331_VIO18_DLC_MASK                            0x3
#define MT6331_VIO18_DLC_SHIFT                           0
#define MT6331_VIO18_DLC_ON_MASK                         0x3
#define MT6331_VIO18_DLC_ON_SHIFT                        4
#define MT6331_VIO18_DLC_SLEEP_MASK                      0x3
#define MT6331_VIO18_DLC_SLEEP_SHIFT                     8
#define MT6331_QI_VIO18_DLC_MASK                         0x3
#define MT6331_QI_VIO18_DLC_SHIFT                        12
#define MT6331_VIO18_DLC_N_MASK                          0x3
#define MT6331_VIO18_DLC_N_SHIFT                         0
#define MT6331_VIO18_DLC_N_ON_MASK                       0x3
#define MT6331_VIO18_DLC_N_ON_SHIFT                      4
#define MT6331_VIO18_DLC_N_SLEEP_MASK                    0x3
#define MT6331_VIO18_DLC_N_SLEEP_SHIFT                   8
#define MT6331_QI_VIO18_DLC_N_MASK                       0x3
#define MT6331_QI_VIO18_DLC_N_SHIFT                      12
#define MT6331_VIO18_TRANS_TD_MASK                       0x3
#define MT6331_VIO18_TRANS_TD_SHIFT                      0
#define MT6331_VIO18_TRANS_CTRL_MASK                     0x3
#define MT6331_VIO18_TRANS_CTRL_SHIFT                    4
#define MT6331_VIO18_TRANS_ONCE_MASK                     0x1
#define MT6331_VIO18_TRANS_ONCE_SHIFT                    6
#define MT6331_NI_VIO18_VOSEL_TRANS_MASK                 0x1
#define MT6331_NI_VIO18_VOSEL_TRANS_SHIFT                7
#define MT6331_VIO18_VSLEEP_EN_MASK                      0x1
#define MT6331_VIO18_VSLEEP_EN_SHIFT                     8
#define MT6331_VIO18_R2R_PDN_MASK                        0x1
#define MT6331_VIO18_R2R_PDN_SHIFT                       10
#define MT6331_VIO18_VSLEEP_SEL_MASK                     0x1
#define MT6331_VIO18_VSLEEP_SEL_SHIFT                    11
#define MT6331_NI_VIO18_R2R_PDN_MASK                     0x1
#define MT6331_NI_VIO18_R2R_PDN_SHIFT                    14
#define MT6331_NI_VIO18_VSLEEP_SEL_MASK                  0x1
#define MT6331_NI_VIO18_VSLEEP_SEL_SHIFT                 15
#define MT6331_RG_VIO18_DTS_ENB_MASK                     0x1
#define MT6331_RG_VIO18_DTS_ENB_SHIFT                    0
#define MT6331_RG_VIO18_TRAN_BST_MASK                    0x3F
#define MT6331_RG_VIO18_TRAN_BST_SHIFT                   1
#define MT6331_RGS_VIO18_ENPWM_STATUS_MASK               0x1
#define MT6331_RGS_VIO18_ENPWM_STATUS_SHIFT              13
#define MT6331_RG_VIO18_PFM_RIP_MASK                     0x3
#define MT6331_RG_VIO18_PFM_RIP_SHIFT                    14
#define MT6331_RG_VIO18_RCL_TRIM_MASK                    0x1F
#define MT6331_RG_VIO18_RCL_TRIM_SHIFT                   0
#define MT6331_RG_VIO18_RCL_TRIM_EN_MASK                 0x1
#define MT6331_RG_VIO18_RCL_TRIM_EN_SHIFT                7
#define MT6331_K_RST_DONE_MASK                           0x1
#define MT6331_K_RST_DONE_SHIFT                          0
#define MT6331_K_MAP_SEL_MASK                            0x1
#define MT6331_K_MAP_SEL_SHIFT                           1
#define MT6331_K_ONCE_EN_MASK                            0x1
#define MT6331_K_ONCE_EN_SHIFT                           2
#define MT6331_K_ONCE_MASK                               0x1
#define MT6331_K_ONCE_SHIFT                              3
#define MT6331_K_START_MANUAL_MASK                       0x1
#define MT6331_K_START_MANUAL_SHIFT                      4
#define MT6331_K_SRC_SEL_MASK                            0x1
#define MT6331_K_SRC_SEL_SHIFT                           5
#define MT6331_K_AUTO_EN_MASK                            0x1
#define MT6331_K_AUTO_EN_SHIFT                           6
#define MT6331_K_INV_MASK                                0x1
#define MT6331_K_INV_SHIFT                               7
#define MT6331_K_CONTROL_SMPS_MASK                       0x3F
#define MT6331_K_CONTROL_SMPS_SHIFT                      8
#define MT6331_K_RESULT_MASK                             0x1
#define MT6331_K_RESULT_SHIFT                            0
#define MT6331_K_DONE_MASK                               0x1
#define MT6331_K_DONE_SHIFT                              1
#define MT6331_K_CONTROL_MASK                            0x3F
#define MT6331_K_CONTROL_SHIFT                           2
#define MT6331_QI_SMPS_OSC_CAL_MASK                      0x3F
#define MT6331_QI_SMPS_OSC_CAL_SHIFT                     8
#define MT6331_K_BUCK_CK_CNT_MASK                        0x3FF
#define MT6331_K_BUCK_CK_CNT_SHIFT                       0
#define MT6331_RG_AUDZCDENABLE_MASK                      0x1
#define MT6331_RG_AUDZCDENABLE_SHIFT                     0
#define MT6331_RG_AUDZCDGAINSTEPTIME_MASK                0x7
#define MT6331_RG_AUDZCDGAINSTEPTIME_SHIFT               1
#define MT6331_RG_AUDZCDGAINSTEPSIZE_MASK                0x3
#define MT6331_RG_AUDZCDGAINSTEPSIZE_SHIFT               4
#define MT6331_RG_AUDZCDTIMEOUTMODESEL_MASK              0x1
#define MT6331_RG_AUDZCDTIMEOUTMODESEL_SHIFT             6
#define MT6331_RG_AUDZCDCLKSEL_VAUDP32_MASK              0x1
#define MT6331_RG_AUDZCDCLKSEL_VAUDP32_SHIFT             7
#define MT6331_RG_AUDZCDMUXSEL_VAUDP32_MASK              0x7
#define MT6331_RG_AUDZCDMUXSEL_VAUDP32_SHIFT             8
#define MT6331_RG_AUDLOLGAIN_MASK                        0x1F
#define MT6331_RG_AUDLOLGAIN_SHIFT                       0
#define MT6331_RG_AUDLORGAIN_MASK                        0x1F
#define MT6331_RG_AUDLORGAIN_SHIFT                       7
#define MT6331_RG_AUDHPLGAIN_MASK                        0x1F
#define MT6331_RG_AUDHPLGAIN_SHIFT                       0
#define MT6331_RG_AUDHPRGAIN_MASK                        0x1F
#define MT6331_RG_AUDHPRGAIN_SHIFT                       7
#define MT6331_RG_AUDHSGAIN_MASK                         0x1F
#define MT6331_RG_AUDHSGAIN_SHIFT                        0
#define MT6331_RG_AUDIVLGAIN_MASK                        0x7
#define MT6331_RG_AUDIVLGAIN_SHIFT                       0
#define MT6331_RG_AUDIVRGAIN_MASK                        0x7
#define MT6331_RG_AUDIVRGAIN_SHIFT                       8
#define MT6331_RG_AUDINTGAIN1_MASK                       0x3F
#define MT6331_RG_AUDINTGAIN1_SHIFT                      0
#define MT6331_RG_AUDINTGAIN2_MASK                       0x3F
#define MT6331_RG_AUDINTGAIN2_SHIFT                      8
#define MT6331_ISINK_CH0_MODE_MASK                       0x3
#define MT6331_ISINK_CH0_MODE_SHIFT                      2
#define MT6331_ISINK0_RSV1_MASK                          0xF
#define MT6331_ISINK0_RSV1_SHIFT                         4
#define MT6331_ISINK0_RSV0_MASK                          0x7
#define MT6331_ISINK0_RSV0_SHIFT                         13
#define MT6331_ISINK_DIM0_FSEL_MASK                      0xFFFF
#define MT6331_ISINK_DIM0_FSEL_SHIFT                     0
#define MT6331_ISINK_SFSTR0_EN_MASK                      0x1
#define MT6331_ISINK_SFSTR0_EN_SHIFT                     0
#define MT6331_ISINK_SFSTR0_TC_MASK                      0x3
#define MT6331_ISINK_SFSTR0_TC_SHIFT                     1
#define MT6331_ISINK_DIM0_DUTY_MASK                      0x1F
#define MT6331_ISINK_DIM0_DUTY_SHIFT                     3
#define MT6331_ISINK_CH0_STEP_MASK                       0x7
#define MT6331_ISINK_CH0_STEP_SHIFT                      12
#define MT6331_ISINK_BREATH0_TF2_SEL_MASK                0xF
#define MT6331_ISINK_BREATH0_TF2_SEL_SHIFT               0
#define MT6331_ISINK_BREATH0_TF1_SEL_MASK                0xF
#define MT6331_ISINK_BREATH0_TF1_SEL_SHIFT               4
#define MT6331_ISINK_BREATH0_TR2_SEL_MASK                0xF
#define MT6331_ISINK_BREATH0_TR2_SEL_SHIFT               8
#define MT6331_ISINK_BREATH0_TR1_SEL_MASK                0xF
#define MT6331_ISINK_BREATH0_TR1_SEL_SHIFT               12
#define MT6331_ISINK_BREATH0_TOFF_SEL_MASK               0xF
#define MT6331_ISINK_BREATH0_TOFF_SEL_SHIFT              0
#define MT6331_ISINK_BREATH0_TON_SEL_MASK                0xF
#define MT6331_ISINK_BREATH0_TON_SEL_SHIFT               8
#define MT6331_ISINK_CH1_MODE_MASK                       0x3
#define MT6331_ISINK_CH1_MODE_SHIFT                      2
#define MT6331_ISINK1_RSV1_MASK                          0xF
#define MT6331_ISINK1_RSV1_SHIFT                         4
#define MT6331_ISINK1_RSV0_MASK                          0x7
#define MT6331_ISINK1_RSV0_SHIFT                         13
#define MT6331_ISINK_DIM1_FSEL_MASK                      0xFFFF
#define MT6331_ISINK_DIM1_FSEL_SHIFT                     0
#define MT6331_ISINK_SFSTR1_EN_MASK                      0x1
#define MT6331_ISINK_SFSTR1_EN_SHIFT                     0
#define MT6331_ISINK_SFSTR1_TC_MASK                      0x3
#define MT6331_ISINK_SFSTR1_TC_SHIFT                     1
#define MT6331_ISINK_DIM1_DUTY_MASK                      0x1F
#define MT6331_ISINK_DIM1_DUTY_SHIFT                     3
#define MT6331_ISINK_CH1_STEP_MASK                       0x7
#define MT6331_ISINK_CH1_STEP_SHIFT                      12
#define MT6331_ISINK_BREATH1_TF2_SEL_MASK                0xF
#define MT6331_ISINK_BREATH1_TF2_SEL_SHIFT               0
#define MT6331_ISINK_BREATH1_TF1_SEL_MASK                0xF
#define MT6331_ISINK_BREATH1_TF1_SEL_SHIFT               4
#define MT6331_ISINK_BREATH1_TR2_SEL_MASK                0xF
#define MT6331_ISINK_BREATH1_TR2_SEL_SHIFT               8
#define MT6331_ISINK_BREATH1_TR1_SEL_MASK                0xF
#define MT6331_ISINK_BREATH1_TR1_SEL_SHIFT               12
#define MT6331_ISINK_BREATH1_TOFF_SEL_MASK               0xF
#define MT6331_ISINK_BREATH1_TOFF_SEL_SHIFT              0
#define MT6331_ISINK_BREATH1_TON_SEL_MASK                0xF
#define MT6331_ISINK_BREATH1_TON_SEL_SHIFT               8
#define MT6331_ISINK_CH2_MODE_MASK                       0x3
#define MT6331_ISINK_CH2_MODE_SHIFT                      2
#define MT6331_ISINK2_RSV1_MASK                          0xF
#define MT6331_ISINK2_RSV1_SHIFT                         4
#define MT6331_ISINK2_RSV0_MASK                          0x7
#define MT6331_ISINK2_RSV0_SHIFT                         13
#define MT6331_ISINK_DIM2_FSEL_MASK                      0xFFFF
#define MT6331_ISINK_DIM2_FSEL_SHIFT                     0
#define MT6331_ISINK_SFSTR2_EN_MASK                      0x1
#define MT6331_ISINK_SFSTR2_EN_SHIFT                     0
#define MT6331_ISINK_SFSTR2_TC_MASK                      0x3
#define MT6331_ISINK_SFSTR2_TC_SHIFT                     1
#define MT6331_ISINK_DIM2_DUTY_MASK                      0x1F
#define MT6331_ISINK_DIM2_DUTY_SHIFT                     3
#define MT6331_ISINK_CH2_STEP_MASK                       0x7
#define MT6331_ISINK_CH2_STEP_SHIFT                      12
#define MT6331_ISINK_BREATH2_TF2_SEL_MASK                0xF
#define MT6331_ISINK_BREATH2_TF2_SEL_SHIFT               0
#define MT6331_ISINK_BREATH2_TF1_SEL_MASK                0xF
#define MT6331_ISINK_BREATH2_TF1_SEL_SHIFT               4
#define MT6331_ISINK_BREATH2_TR2_SEL_MASK                0xF
#define MT6331_ISINK_BREATH2_TR2_SEL_SHIFT               8
#define MT6331_ISINK_BREATH2_TR1_SEL_MASK                0xF
#define MT6331_ISINK_BREATH2_TR1_SEL_SHIFT               12
#define MT6331_ISINK_BREATH2_TOFF_SEL_MASK               0xF
#define MT6331_ISINK_BREATH2_TOFF_SEL_SHIFT              0
#define MT6331_ISINK_BREATH2_TON_SEL_MASK                0xF
#define MT6331_ISINK_BREATH2_TON_SEL_SHIFT               8
#define MT6331_ISINK_CH3_MODE_MASK                       0x3
#define MT6331_ISINK_CH3_MODE_SHIFT                      2
#define MT6331_ISINK3_RSV1_MASK                          0xF
#define MT6331_ISINK3_RSV1_SHIFT                         4
#define MT6331_ISINK3_RSV0_MASK                          0x7
#define MT6331_ISINK3_RSV0_SHIFT                         13
#define MT6331_ISINK_DIM3_FSEL_MASK                      0xFFFF
#define MT6331_ISINK_DIM3_FSEL_SHIFT                     0
#define MT6331_ISINK_SFSTR3_EN_MASK                      0x1
#define MT6331_ISINK_SFSTR3_EN_SHIFT                     0
#define MT6331_ISINK_SFSTR3_TC_MASK                      0x3
#define MT6331_ISINK_SFSTR3_TC_SHIFT                     1
#define MT6331_ISINK_DIM3_DUTY_MASK                      0x1F
#define MT6331_ISINK_DIM3_DUTY_SHIFT                     3
#define MT6331_ISINK_CH3_STEP_MASK                       0x7
#define MT6331_ISINK_CH3_STEP_SHIFT                      12
#define MT6331_ISINK_BREATH3_TF2_SEL_MASK                0xF
#define MT6331_ISINK_BREATH3_TF2_SEL_SHIFT               0
#define MT6331_ISINK_BREATH3_TF1_SEL_MASK                0xF
#define MT6331_ISINK_BREATH3_TF1_SEL_SHIFT               4
#define MT6331_ISINK_BREATH3_TR2_SEL_MASK                0xF
#define MT6331_ISINK_BREATH3_TR2_SEL_SHIFT               8
#define MT6331_ISINK_BREATH3_TR1_SEL_MASK                0xF
#define MT6331_ISINK_BREATH3_TR1_SEL_SHIFT               12
#define MT6331_ISINK_BREATH3_TOFF_SEL_MASK               0xF
#define MT6331_ISINK_BREATH3_TOFF_SEL_SHIFT              0
#define MT6331_ISINK_BREATH3_TON_SEL_MASK                0xF
#define MT6331_ISINK_BREATH3_TON_SEL_SHIFT               8
#define MT6331_RG_ISINKS_RSV_MASK                        0xFF
#define MT6331_RG_ISINKS_RSV_SHIFT                       0
#define MT6331_RG_ISINK3_DOUBLE_EN_MASK                  0x1
#define MT6331_RG_ISINK3_DOUBLE_EN_SHIFT                 8
#define MT6331_RG_ISINK2_DOUBLE_EN_MASK                  0x1
#define MT6331_RG_ISINK2_DOUBLE_EN_SHIFT                 9
#define MT6331_RG_ISINK1_DOUBLE_EN_MASK                  0x1
#define MT6331_RG_ISINK1_DOUBLE_EN_SHIFT                 10
#define MT6331_RG_ISINK0_DOUBLE_EN_MASK                  0x1
#define MT6331_RG_ISINK0_DOUBLE_EN_SHIFT                 11
#define MT6331_RG_TRIM_SEL_MASK                          0x7
#define MT6331_RG_TRIM_SEL_SHIFT                         12
#define MT6331_RG_TRIM_EN_MASK                           0x1
#define MT6331_RG_TRIM_EN_SHIFT                          15
#define MT6331_NI_ISINK3_STATUS_MASK                     0x1
#define MT6331_NI_ISINK3_STATUS_SHIFT                    0
#define MT6331_NI_ISINK2_STATUS_MASK                     0x1
#define MT6331_NI_ISINK2_STATUS_SHIFT                    1
#define MT6331_NI_ISINK1_STATUS_MASK                     0x1
#define MT6331_NI_ISINK1_STATUS_SHIFT                    2
#define MT6331_NI_ISINK0_STATUS_MASK                     0x1
#define MT6331_NI_ISINK0_STATUS_SHIFT                    3
#define MT6331_ISINK_PHASE0_DLY_EN_MASK                  0x1
#define MT6331_ISINK_PHASE0_DLY_EN_SHIFT                 0
#define MT6331_ISINK_PHASE1_DLY_EN_MASK                  0x1
#define MT6331_ISINK_PHASE1_DLY_EN_SHIFT                 1
#define MT6331_ISINK_PHASE2_DLY_EN_MASK                  0x1
#define MT6331_ISINK_PHASE2_DLY_EN_SHIFT                 2
#define MT6331_ISINK_PHASE3_DLY_EN_MASK                  0x1
#define MT6331_ISINK_PHASE3_DLY_EN_SHIFT                 3
#define MT6331_ISINK_PHASE_DLY_TC_MASK                   0x3
#define MT6331_ISINK_PHASE_DLY_TC_SHIFT                  4
#define MT6331_ISINK_CH0_EN_MASK                         0x1
#define MT6331_ISINK_CH0_EN_SHIFT                        0
#define MT6331_ISINK_CH1_EN_MASK                         0x1
#define MT6331_ISINK_CH1_EN_SHIFT                        1
#define MT6331_ISINK_CH2_EN_MASK                         0x1
#define MT6331_ISINK_CH2_EN_SHIFT                        2
#define MT6331_ISINK_CH3_EN_MASK                         0x1
#define MT6331_ISINK_CH3_EN_SHIFT                        3
#define MT6331_ISINK_CHOP0_EN_MASK                       0x1
#define MT6331_ISINK_CHOP0_EN_SHIFT                      4
#define MT6331_ISINK_CHOP1_EN_MASK                       0x1
#define MT6331_ISINK_CHOP1_EN_SHIFT                      5
#define MT6331_ISINK_CHOP2_EN_MASK                       0x1
#define MT6331_ISINK_CHOP2_EN_SHIFT                      6
#define MT6331_ISINK_CHOP3_EN_MASK                       0x1
#define MT6331_ISINK_CHOP3_EN_SHIFT                      7
#define MT6331_ISINK_CH0_BIAS_EN_MASK                    0x1
#define MT6331_ISINK_CH0_BIAS_EN_SHIFT                   8
#define MT6331_ISINK_CH1_BIAS_EN_MASK                    0x1
#define MT6331_ISINK_CH1_BIAS_EN_SHIFT                   9
#define MT6331_ISINK_CH2_BIAS_EN_MASK                    0x1
#define MT6331_ISINK_CH2_BIAS_EN_SHIFT                   10
#define MT6331_ISINK_CH3_BIAS_EN_MASK                    0x1
#define MT6331_ISINK_CH3_BIAS_EN_SHIFT                   11
#define MT6331_RG_ALDO_RSV_MASK                          0x7
#define MT6331_RG_ALDO_RSV_SHIFT                         0
#define MT6331_RG_VTCXO1_LP_CTRL_MASK                    0x1
#define MT6331_RG_VTCXO1_LP_CTRL_SHIFT                   0
#define MT6331_RG_VTCXO1_LP_SET_MASK                     0x1
#define MT6331_RG_VTCXO1_LP_SET_SHIFT                    1
#define MT6331_RG_VTCXO1_SRCLK_MODE_SEL_MASK             0x3
#define MT6331_RG_VTCXO1_SRCLK_MODE_SEL_SHIFT            5
#define MT6331_QI_VTCXO1_MODE_MASK                       0x1
#define MT6331_QI_VTCXO1_MODE_SHIFT                      7
#define MT6331_RG_VTCXO1_STBTD_MASK                      0x3
#define MT6331_RG_VTCXO1_STBTD_SHIFT                     8
#define MT6331_RG_VTCXO1_EN_MASK                         0x1
#define MT6331_RG_VTCXO1_EN_SHIFT                        10
#define MT6331_RG_VTCXO1_ON_CTRL_MASK                    0x1
#define MT6331_RG_VTCXO1_ON_CTRL_SHIFT                   11
#define MT6331_RG_VTCXO1_SRCLK_EN_SEL_MASK               0x3
#define MT6331_RG_VTCXO1_SRCLK_EN_SEL_SHIFT              13
#define MT6331_QI_VTCXO1_EN_MASK                         0x1
#define MT6331_QI_VTCXO1_EN_SHIFT                        15
#define MT6331_RG_VTCXO2_LP_CTRL_MASK                    0x1
#define MT6331_RG_VTCXO2_LP_CTRL_SHIFT                   0
#define MT6331_RG_VTCXO2_LP_SET_MASK                     0x1
#define MT6331_RG_VTCXO2_LP_SET_SHIFT                    1
#define MT6331_RG_VTCXO2_SRCLK_MODE_SEL_MASK             0x3
#define MT6331_RG_VTCXO2_SRCLK_MODE_SEL_SHIFT            5
#define MT6331_QI_VTCXO2_MODE_MASK                       0x1
#define MT6331_QI_VTCXO2_MODE_SHIFT                      7
#define MT6331_RG_VTCXO2_STBTD_MASK                      0x3
#define MT6331_RG_VTCXO2_STBTD_SHIFT                     8
#define MT6331_RG_VTCXO2_EN_MASK                         0x1
#define MT6331_RG_VTCXO2_EN_SHIFT                        10
#define MT6331_RG_VTCXO2_ON_CTRL_MASK                    0x1
#define MT6331_RG_VTCXO2_ON_CTRL_SHIFT                   11
#define MT6331_RG_VTCXO2_SRCLK_EN_SEL_MASK               0x3
#define MT6331_RG_VTCXO2_SRCLK_EN_SEL_SHIFT              13
#define MT6331_QI_VTCXO2_EN_MASK                         0x1
#define MT6331_QI_VTCXO2_EN_SHIFT                        15
#define MT6331_RG_VAUD32_LP_CTRL_MASK                    0x1
#define MT6331_RG_VAUD32_LP_CTRL_SHIFT                   0
#define MT6331_RG_VAUD32_LP_SET_MASK                     0x1
#define MT6331_RG_VAUD32_LP_SET_SHIFT                    1
#define MT6331_RG_VAUD32_SRCLK_MODE_SEL_MASK             0x3
#define MT6331_RG_VAUD32_SRCLK_MODE_SEL_SHIFT            5
#define MT6331_QI_VAUD32_MODE_MASK                       0x1
#define MT6331_QI_VAUD32_MODE_SHIFT                      7
#define MT6331_RG_VAUD32_STBTD_MASK                      0x3
#define MT6331_RG_VAUD32_STBTD_SHIFT                     8
#define MT6331_RG_VAUD32_EN_MASK                         0x1
#define MT6331_RG_VAUD32_EN_SHIFT                        10
#define MT6331_RG_VAUD32_ON_CTRL_MASK                    0x1
#define MT6331_RG_VAUD32_ON_CTRL_SHIFT                   11
#define MT6331_RG_VAUD32_SRCLK_EN_SEL_MASK               0x3
#define MT6331_RG_VAUD32_SRCLK_EN_SEL_SHIFT              13
#define MT6331_QI_VAUD32_EN_MASK                         0x1
#define MT6331_QI_VAUD32_EN_SHIFT                        15
#define MT6331_RG_VAUXA32_LP_CTRL_MASK                   0x1
#define MT6331_RG_VAUXA32_LP_CTRL_SHIFT                  0
#define MT6331_RG_VAUXA32_LP_SET_MASK                    0x1
#define MT6331_RG_VAUXA32_LP_SET_SHIFT                   1
#define MT6331_RG_VAUXA32_AUXADC_PWDB_EN_MASK            0x1
#define MT6331_RG_VAUXA32_AUXADC_PWDB_EN_SHIFT           2
#define MT6331_RG_VAUXA32_SRCLK_MODE_SEL_MASK            0x3
#define MT6331_RG_VAUXA32_SRCLK_MODE_SEL_SHIFT           5
#define MT6331_QI_VAUXA32_MODE_MASK                      0x1
#define MT6331_QI_VAUXA32_MODE_SHIFT                     7
#define MT6331_RG_VAUXA32_STBTD_MASK                     0x3
#define MT6331_RG_VAUXA32_STBTD_SHIFT                    8
#define MT6331_RG_VAUXA32_EN_MASK                        0x1
#define MT6331_RG_VAUXA32_EN_SHIFT                       10
#define MT6331_RG_VAUXA32_ON_CTRL_MASK                   0x1
#define MT6331_RG_VAUXA32_ON_CTRL_SHIFT                  11
#define MT6331_RG_VAUXA32_SRCLK_EN_SEL_MASK              0x3
#define MT6331_RG_VAUXA32_SRCLK_EN_SEL_SHIFT             13
#define MT6331_QI_VAUXA32_EN_MASK                        0x1
#define MT6331_QI_VAUXA32_EN_SHIFT                       15
#define MT6331_RG_VCAMA_STBTD_MASK                       0x3
#define MT6331_RG_VCAMA_STBTD_SHIFT                      8
#define MT6331_RG_VCAMA_EN_MASK                          0x1
#define MT6331_RG_VCAMA_EN_SHIFT                         15
#define MT6331_RG_VAUXA32_NDIS_EN_MASK                   0x1
#define MT6331_RG_VAUXA32_NDIS_EN_SHIFT                  2
#define MT6331_RG_VAUXA32_VOSEL_MASK                     0x3
#define MT6331_RG_VAUXA32_VOSEL_SHIFT                    5
#define MT6331_RG_VAUXA32_CAL_MASK                       0xF
#define MT6331_RG_VAUXA32_CAL_SHIFT                      8
#define MT6331_RG_VTCXO1_NDIS_EN_MASK                    0x1
#define MT6331_RG_VTCXO1_NDIS_EN_SHIFT                   2
#define MT6331_RG_VTCXO1_VOSEL_MASK                      0x3
#define MT6331_RG_VTCXO1_VOSEL_SHIFT                     5
#define MT6331_RG_VTCXO1_CAL_MASK                        0xF
#define MT6331_RG_VTCXO1_CAL_SHIFT                       8
#define MT6331_RG_VTCXO2_NDIS_EN_MASK                    0x1
#define MT6331_RG_VTCXO2_NDIS_EN_SHIFT                   2
#define MT6331_RG_VTCXO2_VOSEL_MASK                      0x3
#define MT6331_RG_VTCXO2_VOSEL_SHIFT                     5
#define MT6331_RG_VTCXO2_CAL_MASK                        0xF
#define MT6331_RG_VTCXO2_CAL_SHIFT                       8
#define MT6331_RG_VCAMA_FBSEL_MASK                       0x3
#define MT6331_RG_VCAMA_FBSEL_SHIFT                      0
#define MT6331_RG_VCAMA_NDIS_EN_MASK                     0x1
#define MT6331_RG_VCAMA_NDIS_EN_SHIFT                    2
#define MT6331_RG_VCAMA_VOSEL_MASK                       0x7
#define MT6331_RG_VCAMA_VOSEL_SHIFT                      4
#define MT6331_RG_VCAMA_CAL_MASK                         0xF
#define MT6331_RG_VCAMA_CAL_SHIFT                        8
#define MT6331_RG_VAUD32_FBSEL_MASK                      0x3
#define MT6331_RG_VAUD32_FBSEL_SHIFT                     0
#define MT6331_RG_VAUD32_NDIS_EN_MASK                    0x1
#define MT6331_RG_VAUD32_NDIS_EN_SHIFT                   2
#define MT6331_RG_VAUD32_VOSEL_MASK                      0x3
#define MT6331_RG_VAUD32_VOSEL_SHIFT                     5
#define MT6331_RG_VAUD32_CAL_MASK                        0xF
#define MT6331_RG_VAUD32_CAL_SHIFT                       8
#define MT6331_RG_VCAMA_OCFB_EN_MASK                     0x1
#define MT6331_RG_VCAMA_OCFB_EN_SHIFT                    9
#define MT6331_RG_VAUXA32_OCFB_EN_MASK                   0x1
#define MT6331_RG_VAUXA32_OCFB_EN_SHIFT                  10
#define MT6331_RG_VAUD32_OCFB_EN_MASK                    0x1
#define MT6331_RG_VAUD32_OCFB_EN_SHIFT                   11
#define MT6331_RG_VTCXO2_OCFB_EN_MASK                    0x1
#define MT6331_RG_VTCXO2_OCFB_EN_SHIFT                   12
#define MT6331_RG_VTCXO1_OCFB_EN_MASK                    0x1
#define MT6331_RG_VTCXO1_OCFB_EN_SHIFT                   13
#define MT6331_ANALDO_DEGTD_SEL_MASK                     0x3
#define MT6331_ANALDO_DEGTD_SEL_SHIFT                    14
#define MT6331_QI_VCAMA_OCFB_EN_MASK                     0x1
#define MT6331_QI_VCAMA_OCFB_EN_SHIFT                    11
#define MT6331_QI_VAUXA32_OCFB_EN_MASK                   0x1
#define MT6331_QI_VAUXA32_OCFB_EN_SHIFT                  12
#define MT6331_QI_VAUD32_OCFB_EN_MASK                    0x1
#define MT6331_QI_VAUD32_OCFB_EN_SHIFT                   13
#define MT6331_QI_VTCXO2_OCFB_EN_MASK                    0x1
#define MT6331_QI_VTCXO2_OCFB_EN_SHIFT                   14
#define MT6331_QI_VTCXO1_OCFB_EN_MASK                    0x1
#define MT6331_QI_VTCXO1_OCFB_EN_SHIFT                   15
#define MT6331_RG_ANALDO_RSV1_MASK                       0xFF
#define MT6331_RG_ANALDO_RSV1_SHIFT                      0
#define MT6331_RG_ANALDO_RSV0_MASK                       0xFF
#define MT6331_RG_ANALDO_RSV0_SHIFT                      8
#define MT6331_RG_SYSLDO1_RSV_MASK                       0x7
#define MT6331_RG_SYSLDO1_RSV_SHIFT                      0
#define MT6331_RG_SYSLDO2_RSV_MASK                       0x7
#define MT6331_RG_SYSLDO2_RSV_SHIFT                      3
#define MT6331_RG_SYSLDO3_RSV_MASK                       0x7
#define MT6331_RG_SYSLDO3_RSV_SHIFT                      6
#define MT6331_RG_VCAMD_LP_CTRL_MASK                     0x1
#define MT6331_RG_VCAMD_LP_CTRL_SHIFT                    0
#define MT6331_RG_VCAMD_LP_MODE_SET_MASK                 0x1
#define MT6331_RG_VCAMD_LP_MODE_SET_SHIFT                1
#define MT6331_RG_VCAMD_SRCLK_MODE_SEL_MASK              0x3
#define MT6331_RG_VCAMD_SRCLK_MODE_SEL_SHIFT             5
#define MT6331_QI_VCAMD_MODE_MASK                        0x1
#define MT6331_QI_VCAMD_MODE_SHIFT                       7
#define MT6331_RG_VCAMD_STBTD_MASK                       0x3
#define MT6331_RG_VCAMD_STBTD_SHIFT                      8
#define MT6331_RG_VCAMD_EN_MASK                          0x1
#define MT6331_RG_VCAMD_EN_SHIFT                         15
#define MT6331_RG_VUSB10_LP_CTRL_MASK                    0x1
#define MT6331_RG_VUSB10_LP_CTRL_SHIFT                   0
#define MT6331_RG_VUSB10_LP_MODE_SET_MASK                0x1
#define MT6331_RG_VUSB10_LP_MODE_SET_SHIFT               1
#define MT6331_RG_VUSB10_SRCLK_MODE_SEL_MASK             0x3
#define MT6331_RG_VUSB10_SRCLK_MODE_SEL_SHIFT            5
#define MT6331_QI_VUSB10_MODE_MASK                       0x1
#define MT6331_QI_VUSB10_MODE_SHIFT                      7
#define MT6331_RG_VUSB10_STBTD_MASK                      0x3
#define MT6331_RG_VUSB10_STBTD_SHIFT                     8
#define MT6331_RG_VUSB10_EN_MASK                         0x1
#define MT6331_RG_VUSB10_EN_SHIFT                        10
#define MT6331_QI_VUSB10_EN_MASK                         0x1
#define MT6331_QI_VUSB10_EN_SHIFT                        15
#define MT6331_RG_VCAM_IO_LP_CTRL_MASK                   0x1
#define MT6331_RG_VCAM_IO_LP_CTRL_SHIFT                  0
#define MT6331_RG_VCAM_IO_LP_MODE_SET_MASK               0x1
#define MT6331_RG_VCAM_IO_LP_MODE_SET_SHIFT              1
#define MT6331_RG_VCAM_IO_SRCLK_MODE_SEL_MASK            0x3
#define MT6331_RG_VCAM_IO_SRCLK_MODE_SEL_SHIFT           5
#define MT6331_QI_VCAM_IO_MODE_MASK                      0x1
#define MT6331_QI_VCAM_IO_MODE_SHIFT                     7
#define MT6331_RG_VCAM_IO_STBTD_MASK                     0x3
#define MT6331_RG_VCAM_IO_STBTD_SHIFT                    8
#define MT6331_RG_VCAM_IO_EN_MASK                        0x1
#define MT6331_RG_VCAM_IO_EN_SHIFT                       10
#define MT6331_RG_VSRAM_DVFS1_LP_CTRL_MASK               0x1
#define MT6331_RG_VSRAM_DVFS1_LP_CTRL_SHIFT              0
#define MT6331_RG_VSRAM_DVFS1_LP_MODE_SET_MASK           0x1
#define MT6331_RG_VSRAM_DVFS1_LP_MODE_SET_SHIFT          1
#define MT6331_RG_VSRAM_DIG0_RSV0_MASK                   0x1
#define MT6331_RG_VSRAM_DIG0_RSV0_SHIFT                  4
#define MT6331_RG_VSRAM_DVFS1_SRCLK_MODE_SEL_MASK        0x3
#define MT6331_RG_VSRAM_DVFS1_SRCLK_MODE_SEL_SHIFT       5
#define MT6331_QI_VSRAM_DVFS1_MODE_MASK                  0x1
#define MT6331_QI_VSRAM_DVFS1_MODE_SHIFT                 7
#define MT6331_RG_VSRAM_DVFS1_STBTD_MASK                 0x3
#define MT6331_RG_VSRAM_DVFS1_STBTD_SHIFT                8
#define MT6331_RG_VSRAM_DVFS1_EN_MASK                    0x1
#define MT6331_RG_VSRAM_DVFS1_EN_SHIFT                   10
#define MT6331_RG_VSRAM_DVFS1_ON_CTRL_MASK               0x1
#define MT6331_RG_VSRAM_DVFS1_ON_CTRL_SHIFT              11
#define MT6331_RG_VSRAM_DVFS1_SRCLK_EN_SEL_MASK          0x3
#define MT6331_RG_VSRAM_DVFS1_SRCLK_EN_SEL_SHIFT         13
#define MT6331_QI_VSRAM_DVFS1_EN_MASK                    0x1
#define MT6331_QI_VSRAM_DVFS1_EN_SHIFT                   15
#define MT6331_RG_VMIPI_LP_CTRL_MASK                     0x1
#define MT6331_RG_VMIPI_LP_CTRL_SHIFT                    0
#define MT6331_RG_VMIPI_LP_MODE_SET_MASK                 0x1
#define MT6331_RG_VMIPI_LP_MODE_SET_SHIFT                1
#define MT6331_RG_VMIPI_SRCLK_MODE_SEL_MASK              0x3
#define MT6331_RG_VMIPI_SRCLK_MODE_SEL_SHIFT             5
#define MT6331_QI_VMIPI_MODE_MASK                        0x1
#define MT6331_QI_VMIPI_MODE_SHIFT                       7
#define MT6331_RG_VMIPI_STBTD_MASK                       0x3
#define MT6331_RG_VMIPI_STBTD_SHIFT                      8
#define MT6331_RG_VMIPI_EN_MASK                          0x1
#define MT6331_RG_VMIPI_EN_SHIFT                         10
#define MT6331_RG_VMIPI_ON_CTRL_MASK                     0x1
#define MT6331_RG_VMIPI_ON_CTRL_SHIFT                    11
#define MT6331_RG_VMIPI_SRCLK_EN_SEL_MASK                0x3
#define MT6331_RG_VMIPI_SRCLK_EN_SEL_SHIFT               13
#define MT6331_QI_VMIPI_EN_MASK                          0x1
#define MT6331_QI_VMIPI_EN_SHIFT                         15
#define MT6331_RG_VGP2_LP_CTRL_MASK                      0x1
#define MT6331_RG_VGP2_LP_CTRL_SHIFT                     0
#define MT6331_RG_VGP2_LP_MODE_SET_MASK                  0x1
#define MT6331_RG_VGP2_LP_MODE_SET_SHIFT                 1
#define MT6331_RG_VGP2_SRCLK_MODE_SEL_MASK               0x3
#define MT6331_RG_VGP2_SRCLK_MODE_SEL_SHIFT              5
#define MT6331_QI_VGP2_MODE_MASK                         0x1
#define MT6331_QI_VGP2_MODE_SHIFT                        7
#define MT6331_RG_VGP2_STBTD_MASK                        0x3
#define MT6331_RG_VGP2_STBTD_SHIFT                       8
#define MT6331_RG_VGP2_EN_MASK                           0x1
#define MT6331_RG_VGP2_EN_SHIFT                          10
#define MT6331_RG_VGP3_LP_CTRL_MASK                      0x1
#define MT6331_RG_VGP3_LP_CTRL_SHIFT                     0
#define MT6331_RG_VGP3_LP_MODE_SET_MASK                  0x1
#define MT6331_RG_VGP3_LP_MODE_SET_SHIFT                 1
#define MT6331_RG_VGP3_SRCLK_MODE_SEL_MASK               0x3
#define MT6331_RG_VGP3_SRCLK_MODE_SEL_SHIFT              5
#define MT6331_QI_VGP3_MODE_MASK                         0x1
#define MT6331_QI_VGP3_MODE_SHIFT                        7
#define MT6331_RG_VGP3_STBTD_MASK                        0x3
#define MT6331_RG_VGP3_STBTD_SHIFT                       8
#define MT6331_RG_VGP3_EN_MASK                           0x1
#define MT6331_RG_VGP3_EN_SHIFT                          10
#define MT6331_RG_VBIASN_LP_CTRL_MASK                    0x1
#define MT6331_RG_VBIASN_LP_CTRL_SHIFT                   0
#define MT6331_RG_VBIASN_LP_MODE_SET_MASK                0x1
#define MT6331_RG_VBIASN_LP_MODE_SET_SHIFT               1
#define MT6331_RG_VBIASN_SRCLK_MODE_SEL_MASK             0x3
#define MT6331_RG_VBIASN_SRCLK_MODE_SEL_SHIFT            5
#define MT6331_QI_VBIASN_MODE_MASK                       0x1
#define MT6331_QI_VBIASN_MODE_SHIFT                      7
#define MT6331_RG_VBIASN_STBTD_MASK                      0x3
#define MT6331_RG_VBIASN_STBTD_SHIFT                     8
#define MT6331_RG_VBIASN_EN_MASK                         0x1
#define MT6331_RG_VBIASN_EN_SHIFT                        10
#define MT6331_QI_VBIASN_EN_MASK                         0x1
#define MT6331_QI_VBIASN_EN_SHIFT                        15
#define MT6331_RG_VCAMD_NDIS_EN_MASK                     0x1
#define MT6331_RG_VCAMD_NDIS_EN_SHIFT                    2
#define MT6331_RG_VCAMD_VOSEL_MASK                       0x7
#define MT6331_RG_VCAMD_VOSEL_SHIFT                      4
#define MT6331_RG_VCAMD_CAL_MASK                         0xF
#define MT6331_RG_VCAMD_CAL_SHIFT                        8
#define MT6331_RG_VUSB10_NDIS_EN_MASK                    0x1
#define MT6331_RG_VUSB10_NDIS_EN_SHIFT                   2
#define MT6331_RG_VUSB10_VOSEL_MASK                      0xF
#define MT6331_RG_VUSB10_VOSEL_SHIFT                     3
#define MT6331_RG_VUSB10_CAL_MASK                        0xF
#define MT6331_RG_VUSB10_CAL_SHIFT                       8
#define MT6331_RG_VCAM_IO_NDIS_EN_MASK                   0x1
#define MT6331_RG_VCAM_IO_NDIS_EN_SHIFT                  2
#define MT6331_RG_VCAM_IO_VOSEL_MASK                     0xF
#define MT6331_RG_VCAM_IO_VOSEL_SHIFT                    3
#define MT6331_RG_VCAM_IO_CAL_MASK                       0xF
#define MT6331_RG_VCAM_IO_CAL_SHIFT                      8
#define MT6331_RG_VSRAM_DVFS1_NDIS_EN_MASK               0x1
#define MT6331_RG_VSRAM_DVFS1_NDIS_EN_SHIFT              2
#define MT6331_RG_VSRAM_DVFS1_NDIS_PLCUR_MASK            0x3
#define MT6331_RG_VSRAM_DVFS1_NDIS_PLCUR_SHIFT           5
#define MT6331_RG_VSRAM_DVFS1_POWER_DOWN_NDIS_EN_MASK    0x1
#define MT6331_RG_VSRAM_DVFS1_POWER_DOWN_NDIS_EN_SHIFT   7
#define MT6331_RG_VSRAM_DVFS1_CMP_DEBUG_EN_MASK          0x1
#define MT6331_RG_VSRAM_DVFS1_CMP_DEBUG_EN_SHIFT         8
#define MT6331_RG_VSRAM_DVFS1_VOSEL_MASK                 0x7F
#define MT6331_RG_VSRAM_DVFS1_VOSEL_SHIFT                9
#define MT6331_RG_VMIPI_NDIS_EN_MASK                     0x1
#define MT6331_RG_VMIPI_NDIS_EN_SHIFT                    2
#define MT6331_RG_VMIPI_VOSEL_MASK                       0xF
#define MT6331_RG_VMIPI_VOSEL_SHIFT                      3
#define MT6331_RG_VMIPI_CAL_MASK                         0xF
#define MT6331_RG_VMIPI_CAL_SHIFT                        8
#define MT6331_RG_VGP2_NDIS_EN_MASK                      0x1
#define MT6331_RG_VGP2_NDIS_EN_SHIFT                     2
#define MT6331_RG_VGP2_VOSEL_MASK                        0xF
#define MT6331_RG_VGP2_VOSEL_SHIFT                       3
#define MT6331_RG_VGP2_CAL_MASK                          0xF
#define MT6331_RG_VGP2_CAL_SHIFT                         8
#define MT6331_RG_VGP3_NDIS_EN_MASK                      0x1
#define MT6331_RG_VGP3_NDIS_EN_SHIFT                     2
#define MT6331_RG_VGP3_VOSEL_MASK                        0xF
#define MT6331_RG_VGP3_VOSEL_SHIFT                       3
#define MT6331_RG_VGP3_CAL_MASK                          0xF
#define MT6331_RG_VGP3_CAL_SHIFT                         8
#define MT6331_RG_VBIASN_NDIS_EN_MASK                    0x1
#define MT6331_RG_VBIASN_NDIS_EN_SHIFT                   2
#define MT6331_RG_VBIASN_CAL_MASK                        0xF
#define MT6331_RG_VBIASN_CAL_SHIFT                       8
#define MT6331_RG_VBIASN_RSV2_MASK                       0x7
#define MT6331_RG_VBIASN_RSV2_SHIFT                      0
#define MT6331_RG_VBIASN_RSV1_MASK                       0x7
#define MT6331_RG_VBIASN_RSV1_SHIFT                      7
#define MT6331_RG_VBIASN_OCFB_EN_MASK                    0x1
#define MT6331_RG_VBIASN_OCFB_EN_SHIFT                   6
#define MT6331_RG_VGP3_OCFB_EN_MASK                      0x1
#define MT6331_RG_VGP3_OCFB_EN_SHIFT                     7
#define MT6331_RG_VGP2_OCFB_EN_MASK                      0x1
#define MT6331_RG_VGP2_OCFB_EN_SHIFT                     8
#define MT6331_RG_VMIPI_OCFB_EN_MASK                     0x1
#define MT6331_RG_VMIPI_OCFB_EN_SHIFT                    9
#define MT6331_RG_VSRAM_DVFS1_OCFB_EN_MASK               0x1
#define MT6331_RG_VSRAM_DVFS1_OCFB_EN_SHIFT              10
#define MT6331_RG_VCAM_IO_OCFB_EN_MASK                   0x1
#define MT6331_RG_VCAM_IO_OCFB_EN_SHIFT                  11
#define MT6331_RG_VUSB10_OCFB_EN_MASK                    0x1
#define MT6331_RG_VUSB10_OCFB_EN_SHIFT                   12
#define MT6331_RG_VCAMD_OCFB_EN_MASK                     0x1
#define MT6331_RG_VCAMD_OCFB_EN_SHIFT                    13
#define MT6331_SYSLDO_DEGTD_SEL_MASK                     0x3
#define MT6331_SYSLDO_DEGTD_SEL_SHIFT                    14
#define MT6331_QI_VBIASN_OCFB_EN_MASK                    0x1
#define MT6331_QI_VBIASN_OCFB_EN_SHIFT                   6
#define MT6331_QI_VGP3_OCFB_EN_MASK                      0x1
#define MT6331_QI_VGP3_OCFB_EN_SHIFT                     7
#define MT6331_QI_VGP2_OCFB_EN_MASK                      0x1
#define MT6331_QI_VGP2_OCFB_EN_SHIFT                     8
#define MT6331_QI_VMIPI_OCFB_EN_MASK                     0x1
#define MT6331_QI_VMIPI_OCFB_EN_SHIFT                    9
#define MT6331_QI_VSRAM_DVFS1_OCFB_EN_MASK               0x1
#define MT6331_QI_VSRAM_DVFS1_OCFB_EN_SHIFT              10
#define MT6331_QI_VCAM_IO_OCFB_EN_MASK                   0x1
#define MT6331_QI_VCAM_IO_OCFB_EN_SHIFT                  11
#define MT6331_QI_VUSB10_OCFB_EN_MASK                    0x1
#define MT6331_QI_VUSB10_OCFB_EN_SHIFT                   12
#define MT6331_QI_VCAMD_OCFB_EN_MASK                     0x1
#define MT6331_QI_VCAMD_OCFB_EN_SHIFT                    13
#define MT6331_RG_VBIASN_VOSEL_MASK                      0x1F
#define MT6331_RG_VBIASN_VOSEL_SHIFT                     11
#define MT6331_RG_SYSLDO_RSV1_MASK                       0xFF
#define MT6331_RG_SYSLDO_RSV1_SHIFT                      0
#define MT6331_RG_SYSLDO_RSV0_MASK                       0xFF
#define MT6331_RG_SYSLDO_RSV0_SHIFT                      8
#define MT6331_RG_DLDO3_RSV_MASK                         0x7F
#define MT6331_RG_DLDO3_RSV_SHIFT                        0
#define MT6331_RG_DLDO2_RSV_MASK                         0x7
#define MT6331_RG_DLDO2_RSV_SHIFT                        10
#define MT6331_RG_DLDO1_RSV_MASK                         0x7
#define MT6331_RG_DLDO1_RSV_SHIFT                        13
#define MT6331_RG_VIO28_LP_CTRL_MASK                     0x1
#define MT6331_RG_VIO28_LP_CTRL_SHIFT                    0
#define MT6331_RG_VIO28_LP_MODE_SET_MASK                 0x1
#define MT6331_RG_VIO28_LP_MODE_SET_SHIFT                1
#define MT6331_RG_VIO28_SRCLK_MODE_SEL_MASK              0x3
#define MT6331_RG_VIO28_SRCLK_MODE_SEL_SHIFT             5
#define MT6331_QI_VIO28_MODE_MASK                        0x1
#define MT6331_QI_VIO28_MODE_SHIFT                       7
#define MT6331_RG_VIO28_STBTD_MASK                       0x3
#define MT6331_RG_VIO28_STBTD_SHIFT                      8
#define MT6331_RG_VIO28_EN_MASK                          0x1
#define MT6331_RG_VIO28_EN_SHIFT                         10
#define MT6331_QI_VIO28_EN_MASK                          0x1
#define MT6331_QI_VIO28_EN_SHIFT                         15
#define MT6331_RG_VCAM_AF_LP_CTRL_MASK                   0x1
#define MT6331_RG_VCAM_AF_LP_CTRL_SHIFT                  0
#define MT6331_RG_VCAM_AF_LP_MODE_SET_MASK               0x1
#define MT6331_RG_VCAM_AF_LP_MODE_SET_SHIFT              1
#define MT6331_RG_VCAM_AF_SRCLK_MODE_SEL_MASK            0x3
#define MT6331_RG_VCAM_AF_SRCLK_MODE_SEL_SHIFT           5
#define MT6331_QI_VCAM_AF_MODE_MASK                      0x1
#define MT6331_QI_VCAM_AF_MODE_SHIFT                     7
#define MT6331_RG_VCAM_AF_STBTD_MASK                     0x3
#define MT6331_RG_VCAM_AF_STBTD_SHIFT                    8
#define MT6331_RG_VCAM_AF_EN_MASK                        0x1
#define MT6331_RG_VCAM_AF_EN_SHIFT                       10
#define MT6331_RG_VMC_LP_CTRL_MASK                       0x1
#define MT6331_RG_VMC_LP_CTRL_SHIFT                      0
#define MT6331_RG_VMC_LP_MODE_SET_MASK                   0x1
#define MT6331_RG_VMC_LP_MODE_SET_SHIFT                  1
#define MT6331_RG_VMC_INT_DIS_SEL_MASK                   0x3
#define MT6331_RG_VMC_INT_DIS_SEL_SHIFT                  3
#define MT6331_RG_VMC_SRCLK_MODE_SEL_MASK                0x3
#define MT6331_RG_VMC_SRCLK_MODE_SEL_SHIFT               5
#define MT6331_QI_VMC_MODE_MASK                          0x1
#define MT6331_QI_VMC_MODE_SHIFT                         7
#define MT6331_RG_VMC_STBTD_MASK                         0x3
#define MT6331_RG_VMC_STBTD_SHIFT                        8
#define MT6331_RG_VMC_EN_MASK                            0x1
#define MT6331_RG_VMC_EN_SHIFT                           10
#define MT6331_RG_VMC_ON_CTRL_MASK                       0x1
#define MT6331_RG_VMC_ON_CTRL_SHIFT                      11
#define MT6331_RG_VMC_SRCLK_EN_SEL_MASK                  0x3
#define MT6331_RG_VMC_SRCLK_EN_SEL_SHIFT                 13
#define MT6331_QI_VMC_EN_MASK                            0x1
#define MT6331_QI_VMC_EN_SHIFT                           15
#define MT6331_RG_VMCH_LP_CTRL_MASK                      0x1
#define MT6331_RG_VMCH_LP_CTRL_SHIFT                     0
#define MT6331_RG_VMCH_LP_MODE_SET_MASK                  0x1
#define MT6331_RG_VMCH_LP_MODE_SET_SHIFT                 1
#define MT6331_RG_VMCH_SRCLK_MODE_SEL_MASK               0x3
#define MT6331_RG_VMCH_SRCLK_MODE_SEL_SHIFT              5
#define MT6331_QI_VMCH_MODE_MASK                         0x1
#define MT6331_QI_VMCH_MODE_SHIFT                        7
#define MT6331_RG_VMCH_STBTD_MASK                        0x3
#define MT6331_RG_VMCH_STBTD_SHIFT                       8
#define MT6331_RG_VMCH_EN_MASK                           0x1
#define MT6331_RG_VMCH_EN_SHIFT                          10
#define MT6331_RG_VMCH_ON_CTRL_MASK                      0x1
#define MT6331_RG_VMCH_ON_CTRL_SHIFT                     11
#define MT6331_RG_VMCH_SRCLK_EN_SEL_MASK                 0x3
#define MT6331_RG_VMCH_SRCLK_EN_SEL_SHIFT                13
#define MT6331_QI_VMCH_EN_MASK                           0x1
#define MT6331_QI_VMCH_EN_SHIFT                          15
#define MT6331_RG_VEMC33_LP_CTRL_MASK                    0x1
#define MT6331_RG_VEMC33_LP_CTRL_SHIFT                   0
#define MT6331_RG_VEMC33_LP_MODE_SET_MASK                0x1
#define MT6331_RG_VEMC33_LP_MODE_SET_SHIFT               1
#define MT6331_RG_VEMC33_SRCLK_MODE_SEL_MASK             0x3
#define MT6331_RG_VEMC33_SRCLK_MODE_SEL_SHIFT            5
#define MT6331_QI_VEMC33_MODE_MASK                       0x1
#define MT6331_QI_VEMC33_MODE_SHIFT                      7
#define MT6331_RG_VEMC33_STBTD_MASK                      0x3
#define MT6331_RG_VEMC33_STBTD_SHIFT                     8
#define MT6331_RG_VEMC33_EN_MASK                         0x1
#define MT6331_RG_VEMC33_EN_SHIFT                        10
#define MT6331_RG_VEMC33_ON_CTRL_MASK                    0x1
#define MT6331_RG_VEMC33_ON_CTRL_SHIFT                   11
#define MT6331_RG_VEMC33_SRCLK_EN_SEL_MASK               0x3
#define MT6331_RG_VEMC33_SRCLK_EN_SEL_SHIFT              13
#define MT6331_QI_VEMC33_EN_MASK                         0x1
#define MT6331_QI_VEMC33_EN_SHIFT                        15
#define MT6331_RG_VGP1_LP_CTRL_MASK                      0x1
#define MT6331_RG_VGP1_LP_CTRL_SHIFT                     0
#define MT6331_RG_VGP1_LP_MODE_SET_MASK                  0x1
#define MT6331_RG_VGP1_LP_MODE_SET_SHIFT                 1
#define MT6331_RG_VGP1_SRCLK_MODE_SEL_MASK               0x3
#define MT6331_RG_VGP1_SRCLK_MODE_SEL_SHIFT              5
#define MT6331_QI_VGP1_MODE_MASK                         0x1
#define MT6331_QI_VGP1_MODE_SHIFT                        7
#define MT6331_RG_VGP1_STBTD_MASK                        0x3
#define MT6331_RG_VGP1_STBTD_SHIFT                       8
#define MT6331_RG_VGP1_EN_MASK                           0x1
#define MT6331_RG_VGP1_EN_SHIFT                          10
#define MT6331_RG_VGP4_LP_CTRL_MASK                      0x1
#define MT6331_RG_VGP4_LP_CTRL_SHIFT                     0
#define MT6331_RG_VGP4_LP_MODE_SET_MASK                  0x1
#define MT6331_RG_VGP4_LP_MODE_SET_SHIFT                 1
#define MT6331_RG_VGP4_SRCLK_MODE_SEL_MASK               0x3
#define MT6331_RG_VGP4_SRCLK_MODE_SEL_SHIFT              5
#define MT6331_QI_VGP4_MODE_MASK                         0x1
#define MT6331_QI_VGP4_MODE_SHIFT                        7
#define MT6331_RG_VGP4_STBTD_MASK                        0x3
#define MT6331_RG_VGP4_STBTD_SHIFT                       8
#define MT6331_RG_VGP4_EN_MASK                           0x1
#define MT6331_RG_VGP4_EN_SHIFT                          10
#define MT6331_RG_VSIM1_LP_CTRL_MASK                     0x1
#define MT6331_RG_VSIM1_LP_CTRL_SHIFT                    0
#define MT6331_RG_VSIM1_LP_MODE_SET_MASK                 0x1
#define MT6331_RG_VSIM1_LP_MODE_SET_SHIFT                1
#define MT6331_RG_VSIM1_SRCLK_MODE_SEL_MASK              0x3
#define MT6331_RG_VSIM1_SRCLK_MODE_SEL_SHIFT             5
#define MT6331_QI_VSIM1_MODE_MASK                        0x1
#define MT6331_QI_VSIM1_MODE_SHIFT                       7
#define MT6331_RG_VSIM1_STBTD_MASK                       0x3
#define MT6331_RG_VSIM1_STBTD_SHIFT                      8
#define MT6331_RG_VSIM1_EN_MASK                          0x1
#define MT6331_RG_VSIM1_EN_SHIFT                         10
#define MT6331_RG_VSIM1_ON_CTRL_MASK                     0x1
#define MT6331_RG_VSIM1_ON_CTRL_SHIFT                    11
#define MT6331_RG_VSIM1_SRCLK_EN_SEL_MASK                0x3
#define MT6331_RG_VSIM1_SRCLK_EN_SEL_SHIFT               13
#define MT6331_QI_VSIM1_EN_MASK                          0x1
#define MT6331_QI_VSIM1_EN_SHIFT                         15
#define MT6331_RG_VSIM2_LP_CTRL_MASK                     0x1
#define MT6331_RG_VSIM2_LP_CTRL_SHIFT                    0
#define MT6331_RG_VSIM2_LP_MODE_SET_MASK                 0x1
#define MT6331_RG_VSIM2_LP_MODE_SET_SHIFT                1
#define MT6331_RG_VSIM2_SRCLK_MODE_SEL_MASK              0x3
#define MT6331_RG_VSIM2_SRCLK_MODE_SEL_SHIFT             5
#define MT6331_QI_VSIM2_MODE_MASK                        0x1
#define MT6331_QI_VSIM2_MODE_SHIFT                       7
#define MT6331_RG_VSIM2_STBTD_MASK                       0x3
#define MT6331_RG_VSIM2_STBTD_SHIFT                      8
#define MT6331_RG_VSIM2_EN_MASK                          0x1
#define MT6331_RG_VSIM2_EN_SHIFT                         10
#define MT6331_RG_VSIM2_ON_CTRL_MASK                     0x1
#define MT6331_RG_VSIM2_ON_CTRL_SHIFT                    11
#define MT6331_RG_VSIM2_SRCLK_EN_SEL_MASK                0x3
#define MT6331_RG_VSIM2_SRCLK_EN_SEL_SHIFT               13
#define MT6331_QI_VSIM2_EN_MASK                          0x1
#define MT6331_QI_VSIM2_EN_SHIFT                         15
#define MT6331_RG_VFBB_RSTB_MASK                         0x1
#define MT6331_RG_VFBB_RSTB_SHIFT                        5
#define MT6331_RG_VFBB_RSTB_SEL_MASK                     0x1
#define MT6331_RG_VFBB_RSTB_SEL_SHIFT                    6
#define MT6331_QI_VFBB_RSTB_MASK                         0x1
#define MT6331_QI_VFBB_RSTB_SHIFT                        7
#define MT6331_RG_VFBB_EN_MASK                           0x1
#define MT6331_RG_VFBB_EN_SHIFT                          13
#define MT6331_RG_VFBB_EN_SEL_MASK                       0x1
#define MT6331_RG_VFBB_EN_SEL_SHIFT                      14
#define MT6331_QI_VFBB_EN_MASK                           0x1
#define MT6331_QI_VFBB_EN_SHIFT                          15
#define MT6331_RG_VRTC_FORCE_ON_MASK                     0x1
#define MT6331_RG_VRTC_FORCE_ON_SHIFT                    0
#define MT6331_RG_VRTC_EN_MASK                           0x1
#define MT6331_RG_VRTC_EN_SHIFT                          8
#define MT6331_QI_VRTC_EN_MASK                           0x1
#define MT6331_QI_VRTC_EN_SHIFT                          15
#define MT6331_RG_VIBR_LP_CTRL_MASK                      0x1
#define MT6331_RG_VIBR_LP_CTRL_SHIFT                     0
#define MT6331_RG_VIBR_LP_MODE_SET_MASK                  0x1
#define MT6331_RG_VIBR_LP_MODE_SET_SHIFT                 1
#define MT6331_RG_VIBR_THER_SHEN_EN_MASK                 0x1
#define MT6331_RG_VIBR_THER_SHEN_EN_SHIFT                4
#define MT6331_RG_VIBR_SRCLK_MODE_SEL_MASK               0x3
#define MT6331_RG_VIBR_SRCLK_MODE_SEL_SHIFT              5
#define MT6331_QI_VIBR_MODE_MASK                         0x1
#define MT6331_QI_VIBR_MODE_SHIFT                        7
#define MT6331_RG_VIBR_STBTD_MASK                        0x3
#define MT6331_RG_VIBR_STBTD_SHIFT                       8
#define MT6331_RG_VIBR_EN_MASK                           0x1
#define MT6331_RG_VIBR_EN_SHIFT                          10
#define MT6331_QI_VIBR_EN_MASK                           0x1
#define MT6331_QI_VIBR_EN_SHIFT                          15
#define MT6331_RG_VIO28_NDIS_EN_MASK                     0x1
#define MT6331_RG_VIO28_NDIS_EN_SHIFT                    2
#define MT6331_RG_VIO28_VOSEL_MASK                       0x7
#define MT6331_RG_VIO28_VOSEL_SHIFT                      4
#define MT6331_RG_VIO28_CAL_MASK                         0xF
#define MT6331_RG_VIO28_CAL_SHIFT                        8
#define MT6331_RG_VCAM_AF_NDIS_EN_MASK                   0x1
#define MT6331_RG_VCAM_AF_NDIS_EN_SHIFT                  2
#define MT6331_RG_VCAM_AF_VOSEL_MASK                     0x7
#define MT6331_RG_VCAM_AF_VOSEL_SHIFT                    4
#define MT6331_RG_VCAM_AF_CAL_MASK                       0xF
#define MT6331_RG_VCAM_AF_CAL_SHIFT                      8
#define MT6331_RG_VMC_NDIS_EN_MASK                       0x1
#define MT6331_RG_VMC_NDIS_EN_SHIFT                      2
#define MT6331_RG_VMC_VOSEL_MASK                         0x7
#define MT6331_RG_VMC_VOSEL_SHIFT                        4
#define MT6331_RG_VMC_CAL_MASK                           0xF
#define MT6331_RG_VMC_CAL_SHIFT                          8
#define MT6331_RG_VMCH_NDIS_EN_MASK                      0x1
#define MT6331_RG_VMCH_NDIS_EN_SHIFT                     2
#define MT6331_RG_VMCH_VOSEL_MASK                        0x1
#define MT6331_RG_VMCH_VOSEL_SHIFT                       6
#define MT6331_RG_VMCH_CAL_MASK                          0xF
#define MT6331_RG_VMCH_CAL_SHIFT                         8
#define MT6331_RG_VEMC33_NDIS_EN_MASK                    0x1
#define MT6331_RG_VEMC33_NDIS_EN_SHIFT                   2
#define MT6331_RG_VEMC33_VOSEL_MASK                      0x1
#define MT6331_RG_VEMC33_VOSEL_SHIFT                     6
#define MT6331_RG_VEMC33_CAL_MASK                        0xF
#define MT6331_RG_VEMC33_CAL_SHIFT                       8
#define MT6331_RG_VGP4_NDIS_EN_MASK                      0x1
#define MT6331_RG_VGP4_NDIS_EN_SHIFT                     2
#define MT6331_RG_VGP4_VOSEL_MASK                        0x7
#define MT6331_RG_VGP4_VOSEL_SHIFT                       4
#define MT6331_RG_VGP4_CAL_MASK                          0xF
#define MT6331_RG_VGP4_CAL_SHIFT                         8
#define MT6331_RG_VGP1_NDIS_EN_MASK                      0x1
#define MT6331_RG_VGP1_NDIS_EN_SHIFT                     2
#define MT6331_RG_VGP1_VOSEL_MASK                        0x7
#define MT6331_RG_VGP1_VOSEL_SHIFT                       4
#define MT6331_RG_VGP1_CAL_MASK                          0xF
#define MT6331_RG_VGP1_CAL_SHIFT                         8
#define MT6331_RG_VIBR_NDIS_EN_MASK                      0x1
#define MT6331_RG_VIBR_NDIS_EN_SHIFT                     2
#define MT6331_RG_VIBR_VOSEL_MASK                        0x7
#define MT6331_RG_VIBR_VOSEL_SHIFT                       4
#define MT6331_RG_VIBR_CAL_MASK                          0xF
#define MT6331_RG_VIBR_CAL_SHIFT                         8
#define MT6331_RG_VSIM1_NDIS_EN_MASK                     0x1
#define MT6331_RG_VSIM1_NDIS_EN_SHIFT                    2
#define MT6331_RG_VSIM1_VOSEL_MASK                       0x7
#define MT6331_RG_VSIM1_VOSEL_SHIFT                      4
#define MT6331_RG_VSIM1_CAL_MASK                         0xF
#define MT6331_RG_VSIM1_CAL_SHIFT                        8
#define MT6331_RG_VSIM2_NDIS_EN_MASK                     0x1
#define MT6331_RG_VSIM2_NDIS_EN_SHIFT                    2
#define MT6331_RG_VSIM2_VOSEL_MASK                       0x7
#define MT6331_RG_VSIM2_VOSEL_SHIFT                      4
#define MT6331_RG_VSIM2_CAL_MASK                         0xF
#define MT6331_RG_VSIM2_CAL_SHIFT                        8
#define MT6331_RG_VFBB_RECOVERY_MASK                     0x3
#define MT6331_RG_VFBB_RECOVERY_SHIFT                    2
#define MT6331_RG_VFBB_SLEW_CNTRL_MASK                   0x3
#define MT6331_RG_VFBB_SLEW_CNTRL_SHIFT                  4
#define MT6331_RG_VFBB_VOSEL_MASK                        0x7
#define MT6331_RG_VFBB_VOSEL_SHIFT                       6
#define MT6331_RG_VFBB_TRIM_MASK                         0x7
#define MT6331_RG_VFBB_TRIM_SHIFT                        9
#define MT6331_RG_VIBR_OCFB_EN_MASK                      0x1
#define MT6331_RG_VIBR_OCFB_EN_SHIFT                     4
#define MT6331_RG_VSIM2_OCFB_EN_MASK                     0x1
#define MT6331_RG_VSIM2_OCFB_EN_SHIFT                    5
#define MT6331_RG_VSIM1_OCFB_EN_MASK                     0x1
#define MT6331_RG_VSIM1_OCFB_EN_SHIFT                    6
#define MT6331_RG_VGP4_OCFB_EN_MASK                      0x1
#define MT6331_RG_VGP4_OCFB_EN_SHIFT                     7
#define MT6331_RG_VGP1_OCFB_EN_MASK                      0x1
#define MT6331_RG_VGP1_OCFB_EN_SHIFT                     8
#define MT6331_RG_VEMC33_OCFB_EN_MASK                    0x1
#define MT6331_RG_VEMC33_OCFB_EN_SHIFT                   9
#define MT6331_RG_VMCH_OCFB_EN_MASK                      0x1
#define MT6331_RG_VMCH_OCFB_EN_SHIFT                     10
#define MT6331_RG_VMC_OCFB_EN_MASK                       0x1
#define MT6331_RG_VMC_OCFB_EN_SHIFT                      11
#define MT6331_RG_VCAM_AF_OCFB_EN_MASK                   0x1
#define MT6331_RG_VCAM_AF_OCFB_EN_SHIFT                  12
#define MT6331_RG_VIO28_OCFB_EN_MASK                     0x1
#define MT6331_RG_VIO28_OCFB_EN_SHIFT                    13
#define MT6331_DIGLDO_DEGTD_SEL_MASK                     0x3
#define MT6331_DIGLDO_DEGTD_SEL_SHIFT                    14
#define MT6331_QI_VIBR_OCFB_EN_MASK                      0x1
#define MT6331_QI_VIBR_OCFB_EN_SHIFT                     4
#define MT6331_QI_VSIM2_OCFB_EN_MASK                     0x1
#define MT6331_QI_VSIM2_OCFB_EN_SHIFT                    5
#define MT6331_QI_VSIM1_OCFB_EN_MASK                     0x1
#define MT6331_QI_VSIM1_OCFB_EN_SHIFT                    6
#define MT6331_QI_VGP4_OCFB_EN_MASK                      0x1
#define MT6331_QI_VGP4_OCFB_EN_SHIFT                     7
#define MT6331_QI_VGP1_OCFB_EN_MASK                      0x1
#define MT6331_QI_VGP1_OCFB_EN_SHIFT                     8
#define MT6331_QI_VEMC33_OCFB_EN_MASK                    0x1
#define MT6331_QI_VEMC33_OCFB_EN_SHIFT                   9
#define MT6331_QI_VMCH_OCFB_EN_MASK                      0x1
#define MT6331_QI_VMCH_OCFB_EN_SHIFT                     10
#define MT6331_QI_VMC_OCFB_EN_MASK                       0x1
#define MT6331_QI_VMC_OCFB_EN_SHIFT                      11
#define MT6331_QI_VCAM_AF_OCFB_EN_MASK                   0x1
#define MT6331_QI_VCAM_AF_OCFB_EN_SHIFT                  12
#define MT6331_QI_VIO28_OCFB_EN_MASK                     0x1
#define MT6331_QI_VIO28_OCFB_EN_SHIFT                    13
#define MT6331_RG_VFBB_RSV_MASK                          0xFF
#define MT6331_RG_VFBB_RSV_SHIFT                         0
#define MT6331_RG_DIGLDO_RSV1_MASK                       0xFF
#define MT6331_RG_DIGLDO_RSV1_SHIFT                      0
#define MT6331_RG_DIGLDO_RSV0_MASK                       0xFF
#define MT6331_RG_DIGLDO_RSV0_SHIFT                      8
#define MT6331_RG_VDIG18_SRCLKEN_SEL_MASK                0x3
#define MT6331_RG_VDIG18_SRCLKEN_SEL_SHIFT               7
#define MT6331_RG_VDIG18_SLEEP_VOSEL_MASK                0x7
#define MT6331_RG_VDIG18_SLEEP_VOSEL_SHIFT               9
#define MT6331_RG_VDIG18_VOSEL_MASK                      0x7
#define MT6331_RG_VDIG18_VOSEL_SHIFT                     12
#define MT6331_RG_VDIG18_VOSEL_CTRL_MASK                 0x1
#define MT6331_RG_VDIG18_VOSEL_CTRL_SHIFT                15
#define MT6331_RG_OTP_PA_MASK                            0x3F
#define MT6331_RG_OTP_PA_SHIFT                           0
#define MT6331_RG_OTP_PDIN_MASK                          0xFF
#define MT6331_RG_OTP_PDIN_SHIFT                         0
#define MT6331_RG_OTP_PTM_MASK                           0x3
#define MT6331_RG_OTP_PTM_SHIFT                          0
#define MT6331_RG_OTP_PWE_MASK                           0x1
#define MT6331_RG_OTP_PWE_SHIFT                          0
#define MT6331_RG_OTP_PPROG_MASK                         0x1
#define MT6331_RG_OTP_PPROG_SHIFT                        0
#define MT6331_RG_OTP_PWE_SRC_MASK                       0x1
#define MT6331_RG_OTP_PWE_SRC_SHIFT                      0
#define MT6331_RG_OTP_PROG_PKEY_MASK                     0xFFFF
#define MT6331_RG_OTP_PROG_PKEY_SHIFT                    0
#define MT6331_RG_OTP_RD_PKEY_MASK                       0xFFFF
#define MT6331_RG_OTP_RD_PKEY_SHIFT                      0
#define MT6331_RG_OTP_RD_TRIG_MASK                       0x1
#define MT6331_RG_OTP_RD_TRIG_SHIFT                      0
#define MT6331_RG_RD_RDY_BYPASS_MASK                     0x1
#define MT6331_RG_RD_RDY_BYPASS_SHIFT                    0
#define MT6331_RG_SKIP_OTP_OUT_MASK                      0x1
#define MT6331_RG_SKIP_OTP_OUT_SHIFT                     0
#define MT6331_RG_OTP_RD_SW_MASK                         0x1
#define MT6331_RG_OTP_RD_SW_SHIFT                        0
#define MT6331_RG_OTP_DOUT_SW_MASK                       0xFFFF
#define MT6331_RG_OTP_DOUT_SW_SHIFT                      0
#define MT6331_RG_OTP_RD_BUSY_MASK                       0x1
#define MT6331_RG_OTP_RD_BUSY_SHIFT                      0
#define MT6331_RG_OTP_RD_ACK_MASK                        0x1
#define MT6331_RG_OTP_RD_ACK_SHIFT                       2
#define MT6331_RG_OTP_PA_SW_MASK                         0x1F
#define MT6331_RG_OTP_PA_SW_SHIFT                        0
#define MT6331_RG_OTP_DOUT_0_15_MASK                     0xFFFF
#define MT6331_RG_OTP_DOUT_0_15_SHIFT                    0
#define MT6331_RG_OTP_DOUT_16_31_MASK                    0xFFFF
#define MT6331_RG_OTP_DOUT_16_31_SHIFT                   0
#define MT6331_RG_OTP_DOUT_32_47_MASK                    0xFFFF
#define MT6331_RG_OTP_DOUT_32_47_SHIFT                   0
#define MT6331_RG_OTP_DOUT_48_63_MASK                    0xFFFF
#define MT6331_RG_OTP_DOUT_48_63_SHIFT                   0
#define MT6331_RG_OTP_DOUT_64_79_MASK                    0xFFFF
#define MT6331_RG_OTP_DOUT_64_79_SHIFT                   0
#define MT6331_RG_OTP_DOUT_80_95_MASK                    0xFFFF
#define MT6331_RG_OTP_DOUT_80_95_SHIFT                   0
#define MT6331_RG_OTP_DOUT_96_111_MASK                   0xFFFF
#define MT6331_RG_OTP_DOUT_96_111_SHIFT                  0
#define MT6331_RG_OTP_DOUT_112_127_MASK                  0xFFFF
#define MT6331_RG_OTP_DOUT_112_127_SHIFT                 0
#define MT6331_RG_OTP_DOUT_128_143_MASK                  0xFFFF
#define MT6331_RG_OTP_DOUT_128_143_SHIFT                 0
#define MT6331_RG_OTP_DOUT_144_159_MASK                  0xFFFF
#define MT6331_RG_OTP_DOUT_144_159_SHIFT                 0
#define MT6331_RG_OTP_DOUT_160_175_MASK                  0xFFFF
#define MT6331_RG_OTP_DOUT_160_175_SHIFT                 0
#define MT6331_RG_OTP_DOUT_176_191_MASK                  0xFFFF
#define MT6331_RG_OTP_DOUT_176_191_SHIFT                 0
#define MT6331_RG_OTP_DOUT_192_207_MASK                  0xFFFF
#define MT6331_RG_OTP_DOUT_192_207_SHIFT                 0
#define MT6331_RG_OTP_DOUT_208_223_MASK                  0xFFFF
#define MT6331_RG_OTP_DOUT_208_223_SHIFT                 0
#define MT6331_RG_OTP_DOUT_224_239_MASK                  0xFFFF
#define MT6331_RG_OTP_DOUT_224_239_SHIFT                 0
#define MT6331_RG_OTP_DOUT_240_255_MASK                  0xFFFF
#define MT6331_RG_OTP_DOUT_240_255_SHIFT                 0
#define MT6331_RG_OTP_VAL_0_15_MASK                      0xFFFF
#define MT6331_RG_OTP_VAL_0_15_SHIFT                     0
#define MT6331_RG_OTP_VAL_16_31_MASK                     0xFFFF
#define MT6331_RG_OTP_VAL_16_31_SHIFT                    0
#define MT6331_RG_OTP_VAL_32_47_MASK                     0xFFFF
#define MT6331_RG_OTP_VAL_32_47_SHIFT                    0
#define MT6331_RG_OTP_VAL_48_63_MASK                     0xFFFF
#define MT6331_RG_OTP_VAL_48_63_SHIFT                    0
#define MT6331_RG_OTP_VAL_64_79_MASK                     0xFFFF
#define MT6331_RG_OTP_VAL_64_79_SHIFT                    0
#define MT6331_RG_OTP_VAL_80_95_MASK                     0xFFFF
#define MT6331_RG_OTP_VAL_80_95_SHIFT                    0
#define MT6331_RG_OTP_VAL_96_111_MASK                    0xFFFF
#define MT6331_RG_OTP_VAL_96_111_SHIFT                   0
#define MT6331_RG_OTP_VAL_112_127_MASK                   0xFFFF
#define MT6331_RG_OTP_VAL_112_127_SHIFT                  0
#define MT6331_RG_OTP_VAL_128_143_MASK                   0xFFFF
#define MT6331_RG_OTP_VAL_128_143_SHIFT                  0
#define MT6331_RG_OTP_VAL_144_159_MASK                   0xFFFF
#define MT6331_RG_OTP_VAL_144_159_SHIFT                  0
#define MT6331_RG_OTP_VAL_160_175_MASK                   0xFFFF
#define MT6331_RG_OTP_VAL_160_175_SHIFT                  0
#define MT6331_RG_OTP_VAL_176_191_MASK                   0xFFFF
#define MT6331_RG_OTP_VAL_176_191_SHIFT                  0
#define MT6331_RG_OTP_VAL_192_207_MASK                   0xFFFF
#define MT6331_RG_OTP_VAL_192_207_SHIFT                  0
#define MT6331_RG_OTP_VAL_208_223_MASK                   0xFFFF
#define MT6331_RG_OTP_VAL_208_223_SHIFT                  0
#define MT6331_RG_OTP_VAL_224_239_MASK                   0xFFFF
#define MT6331_RG_OTP_VAL_224_239_SHIFT                  0
#define MT6331_RG_OTP_VAL_240_255_MASK                   0xFFFF
#define MT6331_RG_OTP_VAL_240_255_SHIFT                  0
#define MT6331_MIX_EOSC32_OPT_MASK                       0x3
#define MT6331_MIX_EOSC32_OPT_SHIFT                      0
#define MT6331_MIX_XOSC32_STP_CPDTB_MASK                 0x1
#define MT6331_MIX_XOSC32_STP_CPDTB_SHIFT                2
#define MT6331_MIX_XOSC32_STP_PWDB_MASK                  0x1
#define MT6331_MIX_XOSC32_STP_PWDB_SHIFT                 3
#define MT6331_MIX_XOSC32_STP_LPDTB_MASK                 0x1
#define MT6331_MIX_XOSC32_STP_LPDTB_SHIFT                4
#define MT6331_MIX_XOSC32_STP_LPDEN_MASK                 0x1
#define MT6331_MIX_XOSC32_STP_LPDEN_SHIFT                5
#define MT6331_MIX_XOSC32_STP_LPDRST_MASK                0x1
#define MT6331_MIX_XOSC32_STP_LPDRST_SHIFT               6
#define MT6331_MIX_XOSC32_STP_CALI_MASK                  0x1F
#define MT6331_MIX_XOSC32_STP_CALI_SHIFT                 7
#define MT6331_STMP_MODE_MASK                            0x1
#define MT6331_STMP_MODE_SHIFT                           12
#define MT6331_MIX_EOSC32_STP_CHOP_EN_MASK               0x1
#define MT6331_MIX_EOSC32_STP_CHOP_EN_SHIFT              0
#define MT6331_MIX_DCXO_STP_LVSH_EN_MASK                 0x1
#define MT6331_MIX_DCXO_STP_LVSH_EN_SHIFT                1
#define MT6331_MIX_PMU_STP_DDLO_VRTC_MASK                0x1
#define MT6331_MIX_PMU_STP_DDLO_VRTC_SHIFT               2
#define MT6331_MIX_PMU_STP_DDLO_VRTC_EN_MASK             0x1
#define MT6331_MIX_PMU_STP_DDLO_VRTC_EN_SHIFT            3
#define MT6331_MIX_RTC_STP_XOSC32_ENB_MASK               0x1
#define MT6331_MIX_RTC_STP_XOSC32_ENB_SHIFT              4
#define MT6331_MIX_DCXO_STP_TEST_DEGLITCH_MODE_MASK      0x1
#define MT6331_MIX_DCXO_STP_TEST_DEGLITCH_MODE_SHIFT     5
#define MT6331_MIX_EOSC32_STP_RSV_MASK                   0x3
#define MT6331_MIX_EOSC32_STP_RSV_SHIFT                  6
#define MT6331_MIX_EOSC32_VCT_EN_MASK                    0x1
#define MT6331_MIX_EOSC32_VCT_EN_SHIFT                   8
#define MT6331_MIX_STP_BBWAKEUP_MASK                     0x1
#define MT6331_MIX_STP_BBWAKEUP_SHIFT                    9
#define MT6331_MIX_STP_RTC_DDLO_MASK                     0x1
#define MT6331_MIX_STP_RTC_DDLO_SHIFT                    10
#define MT6331_MIX_RTC_XOSC32_ENB_MASK                   0x1
#define MT6331_MIX_RTC_XOSC32_ENB_SHIFT                  11
#define MT6331_MIX_EFUSE_XOSC32_ENB_OPT_MASK             0x1
#define MT6331_MIX_EFUSE_XOSC32_ENB_OPT_SHIFT            12
#define MT6331_RG_AUDDACLPWRUP_VAUDP32_MASK              0x1
#define MT6331_RG_AUDDACLPWRUP_VAUDP32_SHIFT             0
#define MT6331_RG_AUDDACRPWRUP_VAUDP32_MASK              0x1
#define MT6331_RG_AUDDACRPWRUP_VAUDP32_SHIFT             1
#define MT6331_RG_AUD_DAC_PWR_UP_VA32_MASK               0x1
#define MT6331_RG_AUD_DAC_PWR_UP_VA32_SHIFT              2
#define MT6331_RG_AUD_DAC_PWL_UP_VA32_MASK               0x1
#define MT6331_RG_AUD_DAC_PWL_UP_VA32_SHIFT              3
#define MT6331_RG_AUDHSPWRUP_VAUDP32_MASK                0x1
#define MT6331_RG_AUDHSPWRUP_VAUDP32_SHIFT               0
#define MT6331_RG_AUDHPLPWRUP_VAUDP32_MASK               0x1
#define MT6331_RG_AUDHPLPWRUP_VAUDP32_SHIFT              1
#define MT6331_RG_AUDHPRPWRUP_VAUDP32_MASK               0x1
#define MT6331_RG_AUDHPRPWRUP_VAUDP32_SHIFT              2
#define MT6331_RG_AUDHSMUXINPUTSEL_VAUDP32_MASK          0x3
#define MT6331_RG_AUDHSMUXINPUTSEL_VAUDP32_SHIFT         3
#define MT6331_RG_AUDHPLMUXINPUTSEL_VAUDP32_MASK         0x3
#define MT6331_RG_AUDHPLMUXINPUTSEL_VAUDP32_SHIFT        5
#define MT6331_RG_AUDHPRMUXINPUTSEL_VAUDP32_MASK         0x3
#define MT6331_RG_AUDHPRMUXINPUTSEL_VAUDP32_SHIFT        7
#define MT6331_RG_AUDHSSCDISABLE_VAUDP32_MASK            0x1
#define MT6331_RG_AUDHSSCDISABLE_VAUDP32_SHIFT           13
#define MT6331_RG_AUDHPLSCDISABLE_VAUDP32_MASK           0x1
#define MT6331_RG_AUDHPLSCDISABLE_VAUDP32_SHIFT          14
#define MT6331_RG_AUDHPRSCDISABLE_VAUDP32_MASK           0x1
#define MT6331_RG_AUDHPRSCDISABLE_VAUDP32_SHIFT          15
#define MT6331_RG_AUDHPLBSCCURRENT_VAUDP32_MASK          0x1
#define MT6331_RG_AUDHPLBSCCURRENT_VAUDP32_SHIFT         0
#define MT6331_RG_AUDHPRBSCCURRENT_VAUDP32_MASK          0x1
#define MT6331_RG_AUDHPRBSCCURRENT_VAUDP32_SHIFT         1
#define MT6331_RG_AUDHSBSCCURRENT_VAUDP32_MASK           0x1
#define MT6331_RG_AUDHSBSCCURRENT_VAUDP32_SHIFT          2
#define MT6331_RG_AUDHPSTARTUP_VAUDP32_MASK              0x1
#define MT6331_RG_AUDHPSTARTUP_VAUDP32_SHIFT             3
#define MT6331_RG_AUDHSSTARTUP_VAUDP32_MASK              0x1
#define MT6331_RG_AUDHSSTARTUP_VAUDP32_SHIFT             4
#define MT6331_RG_AUDBGBON_VAUDP32_MASK                  0x1
#define MT6331_RG_AUDBGBON_VAUDP32_SHIFT                 5
#define MT6331_RG_PRECHARGEBUF_EN_VAUDP32_MASK           0x1
#define MT6331_RG_PRECHARGEBUF_EN_VAUDP32_SHIFT          6
#define MT6331_RG_HPINPUTSTBENH_VAUDP32_MASK             0x1
#define MT6331_RG_HPINPUTSTBENH_VAUDP32_SHIFT            7
#define MT6331_RG_HPOUTPUTSTBENH_VAUDP32_MASK            0x1
#define MT6331_RG_HPOUTPUTSTBENH_VAUDP32_SHIFT           8
#define MT6331_RG_HPINPUTRESET0_VAUDP32_MASK             0x1
#define MT6331_RG_HPINPUTRESET0_VAUDP32_SHIFT            9
#define MT6331_RG_HPOUTPUTRESET0_VAUDP32_MASK            0x1
#define MT6331_RG_HPOUTPUTRESET0_VAUDP32_SHIFT           10
#define MT6331_RG_HPOUT_SHORTVCM_VAUDP32_MASK            0x1
#define MT6331_RG_HPOUT_SHORTVCM_VAUDP32_SHIFT           11
#define MT6331_RG_LINENOISEENH_VAUDP32_MASK              0x1
#define MT6331_RG_LINENOISEENH_VAUDP32_SHIFT             12
#define MT6331_RG_HSINPUTSTBENH_VAUDP32_MASK             0x1
#define MT6331_RG_HSINPUTSTBENH_VAUDP32_SHIFT            0
#define MT6331_RG_HSOUTPUTSTBENH_VAUDP32_MASK            0x1
#define MT6331_RG_HSOUTPUTSTBENH_VAUDP32_SHIFT           1
#define MT6331_RG_HSINPUTRESET0_VAUDP32_MASK             0x1
#define MT6331_RG_HSINPUTRESET0_VAUDP32_SHIFT            2
#define MT6331_RG_HSOUTPUTRESET0_VAUDP32_MASK            0x1
#define MT6331_RG_HSOUTPUTRESET0_VAUDP32_SHIFT           3
#define MT6331_RG_HPOUTSTB_RSEL_VAUDP32_MASK             0x7
#define MT6331_RG_HPOUTSTB_RSEL_VAUDP32_SHIFT            4
#define MT6331_RG_HSOUT_SHORTVCM_VAUDP32_MASK            0x1
#define MT6331_RG_HSOUT_SHORTVCM_VAUDP32_SHIFT           7
#define MT6331_RG_AUDHPLTRIM_VAUDP32_MASK                0xF
#define MT6331_RG_AUDHPLTRIM_VAUDP32_SHIFT               0
#define MT6331_RG_AUDHPRTRIM_VAUDP32_MASK                0xF
#define MT6331_RG_AUDHPRTRIM_VAUDP32_SHIFT               4
#define MT6331_RG_AUDHPTRIM_EN_VAUDP32_MASK              0x1
#define MT6331_RG_AUDHPTRIM_EN_VAUDP32_SHIFT             8
#define MT6331_RG_AUDHPLFINETRIM_VAUDP32_MASK            0x3
#define MT6331_RG_AUDHPLFINETRIM_VAUDP32_SHIFT           9
#define MT6331_RG_AUDHPRFINETRIM_VAUDP32_MASK            0x3
#define MT6331_RG_AUDHPRFINETRIM_VAUDP32_SHIFT           11
#define MT6331_RG_ABIDEC_RSVD0_VA32_MASK                 0xFF
#define MT6331_RG_ABIDEC_RSVD0_VA32_SHIFT                0
#define MT6331_RG_ABIDEC_RSVD1_VA32_MASK                 0xFF
#define MT6331_RG_ABIDEC_RSVD1_VA32_SHIFT                8
#define MT6331_RG_ABIDEC_RSVD0_VAUDP32_MASK              0xFF
#define MT6331_RG_ABIDEC_RSVD0_VAUDP32_SHIFT             0
#define MT6331_RG_ABIDEC_RSVD1_VAUDP32_MASK              0xFF
#define MT6331_RG_ABIDEC_RSVD1_VAUDP32_SHIFT             8
#define MT6331_RG_AUDLOLPWRUP_VAUDP32_MASK               0x1
#define MT6331_RG_AUDLOLPWRUP_VAUDP32_SHIFT              0
#define MT6331_RG_AUDLORPWRUP_VAUDP32_MASK               0x1
#define MT6331_RG_AUDLORPWRUP_VAUDP32_SHIFT              1
#define MT6331_RG_AUDLOLMUXINPUTSEL_VAUDP32_MASK         0x3
#define MT6331_RG_AUDLOLMUXINPUTSEL_VAUDP32_SHIFT        2
#define MT6331_RG_AUDLORMUXINPUTSEL_VAUDP32_MASK         0x3
#define MT6331_RG_AUDLORMUXINPUTSEL_VAUDP32_SHIFT        4
#define MT6331_RG_AUDLOLSCDISABLE_VAUDP32_MASK           0x1
#define MT6331_RG_AUDLOLSCDISABLE_VAUDP32_SHIFT          6
#define MT6331_RG_AUDLORSCDISABLE_VAUDP32_MASK           0x1
#define MT6331_RG_AUDLORSCDISABLE_VAUDP32_SHIFT          7
#define MT6331_RG_AUDLOLBSCCURRENT_VAUDP32_MASK          0x1
#define MT6331_RG_AUDLOLBSCCURRENT_VAUDP32_SHIFT         8
#define MT6331_RG_AUDLORBSCCURRENT_VAUDP32_MASK          0x1
#define MT6331_RG_AUDLORBSCCURRENT_VAUDP32_SHIFT         9
#define MT6331_RG_AUDLOSTARTUP_VAUDP32_MASK              0x1
#define MT6331_RG_AUDLOSTARTUP_VAUDP32_SHIFT             10
#define MT6331_RG_AUDHPSPKDET_INPUTMUXSEL_VAUDP32_MASK   0x3
#define MT6331_RG_AUDHPSPKDET_INPUTMUXSEL_VAUDP32_SHIFT  11
#define MT6331_RG_AUDHPSPKDET_OUTPUTMUXSEL_VAUDP32_MASK  0x3
#define MT6331_RG_AUDHPSPKDET_OUTPUTMUXSEL_VAUDP32_SHIFT 13
#define MT6331_RG_LOINPUTSTBENH_VAUDP32_MASK             0x1
#define MT6331_RG_LOINPUTSTBENH_VAUDP32_SHIFT            0
#define MT6331_RG_LOOUTPUTSTBENH_VAUDP32_MASK            0x1
#define MT6331_RG_LOOUTPUTSTBENH_VAUDP32_SHIFT           1
#define MT6331_RG_LOINPUTRESET0_VAUDP32_MASK             0x1
#define MT6331_RG_LOINPUTRESET0_VAUDP32_SHIFT            2
#define MT6331_RG_LOOUTPUTRESET0_VAUDP32_MASK            0x1
#define MT6331_RG_LOOUTPUTRESET0_VAUDP32_SHIFT           3
#define MT6331_RG_LOOUT_SHORTVCM_VAUDP32_MASK            0x1
#define MT6331_RG_LOOUT_SHORTVCM_VAUDP32_SHIFT           6
#define MT6331_RG_LOOUTSTB_RSEL_VAUDP32_MASK             0x7
#define MT6331_RG_LOOUTSTB_RSEL_VAUDP32_SHIFT            7
#define MT6331_RG_AUDTRIMBUF_GAINSEL_VAUDP32_MASK        0x3
#define MT6331_RG_AUDTRIMBUF_GAINSEL_VAUDP32_SHIFT       10
#define MT6331_RG_AUDTRIMBUF_INPUTMUXSEL_VAUDP32_MASK    0xF
#define MT6331_RG_AUDTRIMBUF_INPUTMUXSEL_VAUDP32_SHIFT   12
#define MT6331_RG_AUDLOLTRIM_VAUDP32_MASK                0xF
#define MT6331_RG_AUDLOLTRIM_VAUDP32_SHIFT               0
#define MT6331_RG_AUDLORTRIM_VAUDP32_MASK                0xF
#define MT6331_RG_AUDLORTRIM_VAUDP32_SHIFT               4
#define MT6331_RG_AUDLOTRIM_EN_VAUDP32_MASK              0x1
#define MT6331_RG_AUDLOTRIM_EN_VAUDP32_SHIFT             8
#define MT6331_RG_AUDLOLFINETRIM_VAUDP32_MASK            0x3
#define MT6331_RG_AUDLOLFINETRIM_VAUDP32_SHIFT           9
#define MT6331_RG_AUDLORFINETRIM_VAUDP32_MASK            0x3
#define MT6331_RG_AUDLORFINETRIM_VAUDP32_SHIFT           11
#define MT6331_RG_AUDTRIMBUF_EN_VAUDP32_MASK             0x1
#define MT6331_RG_AUDTRIMBUF_EN_VAUDP32_SHIFT            13
#define MT6331_RG_AUDHPSPKDET_EN_VAUDP32_MASK            0x1
#define MT6331_RG_AUDHPSPKDET_EN_VAUDP32_SHIFT           14
#define MT6331_RG_AUDBIASADJ_0_VAUDP32_MASK              0x1FF
#define MT6331_RG_AUDBIASADJ_0_VAUDP32_SHIFT             0
#define MT6331_RG_AUDIBIASPWRDN_VAUDP32_MASK             0x1
#define MT6331_RG_AUDIBIASPWRDN_VAUDP32_SHIFT            9
#define MT6331_RG_RSTB_DECODER_VA32_MASK                 0x1
#define MT6331_RG_RSTB_DECODER_VA32_SHIFT                0
#define MT6331_RG_RSTB_ENCODER_VA32_MASK                 0x1
#define MT6331_RG_RSTB_ENCODER_VA32_SHIFT                1
#define MT6331_RG_SEL_DECODER_96K_VA32_MASK              0x1
#define MT6331_RG_SEL_DECODER_96K_VA32_SHIFT             2
#define MT6331_RG_SEL_ENCODER_96K_VA32_MASK              0x1
#define MT6331_RG_SEL_ENCODER_96K_VA32_SHIFT             3
#define MT6331_RG_SEL_DELAY_VCORE_MASK                   0x1
#define MT6331_RG_SEL_DELAY_VCORE_SHIFT                  4
#define MT6331_RG_AUDBIASADJ_1_VAUDP32_MASK              0xFF
#define MT6331_RG_AUDBIASADJ_1_VAUDP32_SHIFT             8
#define MT6331_RG_HCLDO_PDDIS_EN_VA18_MASK               0x1
#define MT6331_RG_HCLDO_PDDIS_EN_VA18_SHIFT              0
#define MT6331_RG_HCLDO_REMOTE_SENSE_VA18_MASK           0x1
#define MT6331_RG_HCLDO_REMOTE_SENSE_VA18_SHIFT          1
#define MT6331_RG_LCLDO_PDDIS_EN_VA18_MASK               0x1
#define MT6331_RG_LCLDO_PDDIS_EN_VA18_SHIFT              2
#define MT6331_RG_LCLDO_REMOTE_SENSE_VA18_MASK           0x1
#define MT6331_RG_LCLDO_REMOTE_SENSE_VA18_SHIFT          3
#define MT6331_RG_LCLDO_ENC_PDDIS_EN_VA18_MASK           0x1
#define MT6331_RG_LCLDO_ENC_PDDIS_EN_VA18_SHIFT          4
#define MT6331_RG_LCLDO_ENC_REMOTE_SENSE_VA18_MASK       0x1
#define MT6331_RG_LCLDO_ENC_REMOTE_SENSE_VA18_SHIFT      5
#define MT6331_RG_AUDPMU_RESERVED_VA18_MASK              0xF
#define MT6331_RG_AUDPMU_RESERVED_VA18_SHIFT             8
#define MT6331_RG_AUDPMU_RESERVED_VAUDP32_MASK           0xF
#define MT6331_RG_AUDPMU_RESERVED_VAUDP32_SHIFT          12
#define MT6331_RG_DCDC_REMOTE_SENSE_VA18_MASK            0x1
#define MT6331_RG_DCDC_REMOTE_SENSE_VA18_SHIFT           0
#define MT6331_RG_RSEL_VN18_MASK                         0x3
#define MT6331_RG_RSEL_VN18_SHIFT                        1
#define MT6331_RG_VTFCV_DISABLE_VA18_MASK                0x1
#define MT6331_RG_VTFCV_DISABLE_VA18_SHIFT               3
#define MT6331_RG_CHGBOOST_VBAT_MASK                     0x1
#define MT6331_RG_CHGBOOST_VBAT_SHIFT                    4
#define MT6331_RG_ENB_VN_TRACK_VA18_MASK                 0x1
#define MT6331_RG_ENB_VN_TRACK_VA18_SHIFT                5
#define MT6331_RG_AUDDCDC_RSVD_VA18_MASK                 0xFF
#define MT6331_RG_AUDDCDC_RSVD_VA18_SHIFT                0
#define MT6331_RG_AUDDCDC_RSVD_VBAT_MASK                 0xFF
#define MT6331_RG_AUDDCDC_RSVD_VBAT_SHIFT                8
#define MT6331_RG_AUDGLB_PWRDN_VA32_MASK                 0x1
#define MT6331_RG_AUDGLB_PWRDN_VA32_SHIFT                0
#define MT6331_RG_LCLDO_ENC_EN_VA18_MASK                 0x1
#define MT6331_RG_LCLDO_ENC_EN_VA18_SHIFT                12
#define MT6331_RG_LCLDO_EN_VA18_MASK                     0x1
#define MT6331_RG_LCLDO_EN_VA18_SHIFT                    13
#define MT6331_RG_HCLDO_EN_VA18_MASK                     0x1
#define MT6331_RG_HCLDO_EN_VA18_SHIFT                    14
#define MT6331_RG_NCP_REMOTE_SENSE_VA18_MASK             0x1
#define MT6331_RG_NCP_REMOTE_SENSE_VA18_SHIFT            15
#define MT6331_RG_AUD_DIG0_RSV0_MASK                     0x7
#define MT6331_RG_AUD_DIG0_RSV0_SHIFT                    0
#define MT6331_RG_AUD_DIG0_RSV1_MASK                     0x1
#define MT6331_RG_AUD_DIG0_RSV1_SHIFT                    3
#define MT6331_RG_AUDPREAMPCH0_1ON_MASK                  0x1
#define MT6331_RG_AUDPREAMPCH0_1ON_SHIFT                 0
#define MT6331_RG_AUDPREAMPCH0_1DCCEN_MASK               0x1
#define MT6331_RG_AUDPREAMPCH0_1DCCEN_SHIFT              1
#define MT6331_RG_AUDPREAMPCH0_1DCRPECHARGE_MASK         0x1
#define MT6331_RG_AUDPREAMPCH0_1DCRPECHARGE_SHIFT        2
#define MT6331_RG_AUDPREAMPCH0_1PGATEST_MASK             0x1
#define MT6331_RG_AUDPREAMPCH0_1PGATEST_SHIFT            3
#define MT6331_RG_AUDPREAMPCH0_1INPUTSEL_MASK            0x3
#define MT6331_RG_AUDPREAMPCH0_1INPUTSEL_SHIFT           4
#define MT6331_RG_AUDPREAMPCH_2ON_MASK                   0x1
#define MT6331_RG_AUDPREAMPCH_2ON_SHIFT                  6
#define MT6331_RG_AUDPREAMPCH_2DCCEN_MASK                0x1
#define MT6331_RG_AUDPREAMPCH_2DCCEN_SHIFT               7
#define MT6331_RG_AUDPREAMPCH_2DCRPECHARGE_MASK          0x1
#define MT6331_RG_AUDPREAMPCH_2DCRPECHARGE_SHIFT         8
#define MT6331_RG_AUDPREAMPCH_2PGATEST_MASK              0x1
#define MT6331_RG_AUDPREAMPCH_2PGATEST_SHIFT             9
#define MT6331_RG_AUDPREAMPCHOPEN_MASK                   0x1
#define MT6331_RG_AUDPREAMPCHOPEN_SHIFT                  10
#define MT6331_RG_AUDPREAMPOPENH_MASK                    0x1
#define MT6331_RG_AUDPREAMPOPENH_SHIFT                   11
#define MT6331_RG_AUDPREAMPAAFEN_MASK                    0x1
#define MT6331_RG_AUDPREAMPAAFEN_SHIFT                   12
#define MT6331_RG_AUDPREAMPCAPVALEN_MASK                 0x1
#define MT6331_RG_AUDPREAMPCAPVALEN_SHIFT                13
#define MT6331_RG_AUDSPAREPGA_MASK                       0x3
#define MT6331_RG_AUDSPAREPGA_SHIFT                      14
#define MT6331_RG_AUDADCCH0_1PWRUP_MASK                  0x1
#define MT6331_RG_AUDADCCH0_1PWRUP_SHIFT                 0
#define MT6331_RG_AUDADCCH0_1INPUTSEL_MASK               0x3
#define MT6331_RG_AUDADCCH0_1INPUTSEL_SHIFT              1
#define MT6331_RG_AUDADCCH0_1SPARE_MASK                  0x1
#define MT6331_RG_AUDADCCH0_1SPARE_SHIFT                 3
#define MT6331_RG_AUDADCCH_2PWRUP_MASK                   0x1
#define MT6331_RG_AUDADCCH_2PWRUP_SHIFT                  4
#define MT6331_RG_AUDADCCH_2INPUTSEL_MASK                0x3
#define MT6331_RG_AUDADCCH_2INPUTSEL_SHIFT               5
#define MT6331_RG_AUDADCCH_3PWRUP_MASK                   0x1
#define MT6331_RG_AUDADCCH_3PWRUP_SHIFT                  7
#define MT6331_RG_AUDADCCH_3INPUTSEL_MASK                0x3
#define MT6331_RG_AUDADCCH_3INPUTSEL_SHIFT               8
#define MT6331_RG_AUDADCCH_4PWRUP_MASK                   0x1
#define MT6331_RG_AUDADCCH_4PWRUP_SHIFT                  10
#define MT6331_RG_AUDADCCH_4INPUTSEL_MASK                0x3
#define MT6331_RG_AUDADCCH_4INPUTSEL_SHIFT               11
#define MT6331_RG_AUDPREAMPCH_3ON_MASK                   0x1
#define MT6331_RG_AUDPREAMPCH_3ON_SHIFT                  0
#define MT6331_RG_AUDPREAMPCH_3DCCEN_MASK                0x1
#define MT6331_RG_AUDPREAMPCH_3DCCEN_SHIFT               1
#define MT6331_RG_AUDPREAMPCH_3DCRPECHARGE_MASK          0x1
#define MT6331_RG_AUDPREAMPCH_3DCRPECHARGE_SHIFT         2
#define MT6331_RG_AUDPREAMPCH_3PGATEST_MASK              0x1
#define MT6331_RG_AUDPREAMPCH_3PGATEST_SHIFT             3
#define MT6331_RG_AUDPREAMPCH_4ON_MASK                   0x1
#define MT6331_RG_AUDPREAMPCH_4ON_SHIFT                  4
#define MT6331_RG_AUDPREAMPCH_4DCCEN_MASK                0x1
#define MT6331_RG_AUDPREAMPCH_4DCCEN_SHIFT               5
#define MT6331_RG_AUDPREAMPCH_4DCRPECHARGE_MASK          0x1
#define MT6331_RG_AUDPREAMPCH_4DCRPECHARGE_SHIFT         6
#define MT6331_RG_AUDPREAMPCH_4PGATEST_MASK              0x1
#define MT6331_RG_AUDPREAMPCH_4PGATEST_SHIFT             7
#define MT6331_RG_AUDPREAMPIDDTEST_MASK                  0x3
#define MT6331_RG_AUDPREAMPIDDTEST_SHIFT                 8
#define MT6331_RG_AUDPREAMPLPEN_MASK                     0x1
#define MT6331_RG_AUDPREAMPLPEN_SHIFT                    10
#define MT6331_RG_AUDADC1STSTAGEIDDTEST_MASK             0x3
#define MT6331_RG_AUDADC1STSTAGEIDDTEST_SHIFT            0
#define MT6331_RG_AUDADC2NDSTAGEIDDTEST_MASK             0x3
#define MT6331_RG_AUDADC2NDSTAGEIDDTEST_SHIFT            2
#define MT6331_RG_AUDADCREFBUFIDDTEST_MASK               0x3
#define MT6331_RG_AUDADCREFBUFIDDTEST_SHIFT              4
#define MT6331_RG_AUDADCFLASHIDDTEST_MASK                0x3
#define MT6331_RG_AUDADCFLASHIDDTEST_SHIFT               6
#define MT6331_RG_AUDADC1STSTAGELPEN_MASK                0x1
#define MT6331_RG_AUDADC1STSTAGELPEN_SHIFT               8
#define MT6331_RG_AUDADC2NDSTAGELPEN_MASK                0x1
#define MT6331_RG_AUDADC2NDSTAGELPEN_SHIFT               9
#define MT6331_RG_AUDADCCLKRSTB_MASK                     0x1
#define MT6331_RG_AUDADCCLKRSTB_SHIFT                    10
#define MT6331_RG_AUDADCFLASHLPEN_MASK                   0x1
#define MT6331_RG_AUDADCFLASHLPEN_SHIFT                  11
#define MT6331_RG_AUDADCCLKSOURCE_MASK                   0x1
#define MT6331_RG_AUDADCCLKSOURCE_SHIFT                  12
#define MT6331_RG_AUDADCCLKGENMODE_MASK                  0x3
#define MT6331_RG_AUDADCCLKGENMODE_SHIFT                 13
#define MT6331_RG_AUDADCCLKSEL_MASK                      0x1
#define MT6331_RG_AUDADCCLKSEL_SHIFT                     15
#define MT6331_RG_AUDADCWIDECM_MASK                      0x1
#define MT6331_RG_AUDADCWIDECM_SHIFT                     0
#define MT6331_RG_AUDADC2NDSTAGERESET_MASK               0x1
#define MT6331_RG_AUDADC2NDSTAGERESET_SHIFT              1
#define MT6331_RG_AUDADC3RDSTAGERESET_MASK               0x1
#define MT6331_RG_AUDADC3RDSTAGERESET_SHIFT              2
#define MT6331_RG_AUDADCFSRESET_MASK                     0x1
#define MT6331_RG_AUDADCFSRESET_SHIFT                    3
#define MT6331_RG_AUDADCNOPATEST_MASK                    0x1
#define MT6331_RG_AUDADCNOPATEST_SHIFT                   4
#define MT6331_RG_AUDADCBYPASS_MASK                      0x1
#define MT6331_RG_AUDADCBYPASS_SHIFT                     5
#define MT6331_RG_AUDADCFFBYPASS_MASK                    0x1
#define MT6331_RG_AUDADCFFBYPASS_SHIFT                   6
#define MT6331_RG_AUDADCDACFBCURRENT_MASK                0x1
#define MT6331_RG_AUDADCDACFBCURRENT_SHIFT               7
#define MT6331_RG_AUDADCDACIDDTEST_MASK                  0x3
#define MT6331_RG_AUDADCDACIDDTEST_SHIFT                 8
#define MT6331_RG_AUDADCDACNRZ_MASK                      0x1
#define MT6331_RG_AUDADCDACNRZ_SHIFT                     10
#define MT6331_RG_AUDADCNODEM_MASK                       0x1
#define MT6331_RG_AUDADCNODEM_SHIFT                      11
#define MT6331_RG_AUDADCDACTEST_MASK                     0x1
#define MT6331_RG_AUDADCDACTEST_SHIFT                    12
#define MT6331_RG_AUDADCDAC0P25FS_MASK                   0x1
#define MT6331_RG_AUDADCDAC0P25FS_SHIFT                  13
#define MT6331_RG_AUDULHALFBIAS_MASK                     0x1
#define MT6331_RG_AUDULHALFBIAS_SHIFT                    14
#define MT6331_RG_AUDADCTESTDATA_MASK                    0xFFFF
#define MT6331_RG_AUDADCTESTDATA_SHIFT                   0
#define MT6331_RG_AUDRCTUNECH0_1_MASK                    0x1F
#define MT6331_RG_AUDRCTUNECH0_1_SHIFT                   0
#define MT6331_RG_AUDRCTUNECH0_1SEL_MASK                 0x1
#define MT6331_RG_AUDRCTUNECH0_1SEL_SHIFT                5
#define MT6331_RG_AUDRCTUNECH_2_MASK                     0x1F
#define MT6331_RG_AUDRCTUNECH_2_SHIFT                    8
#define MT6331_RG_AUDRCTUNECH_2SEL_MASK                  0x1
#define MT6331_RG_AUDRCTUNECH_2SEL_SHIFT                 13
#define MT6331_RG_AUDRCTUNECH_3_MASK                     0x1F
#define MT6331_RG_AUDRCTUNECH_3_SHIFT                    0
#define MT6331_RG_AUDRCTUNECH_3SEL_MASK                  0x1
#define MT6331_RG_AUDRCTUNECH_3SEL_SHIFT                 5
#define MT6331_RG_AUDRCTUNECH_4_MASK                     0x1F
#define MT6331_RG_AUDRCTUNECH_4_SHIFT                    8
#define MT6331_RG_AUDRCTUNECH_4SEL_MASK                  0x1
#define MT6331_RG_AUDRCTUNECH_4SEL_SHIFT                 13
#define MT6331_RG_AUDSPAREVA28_MASK                      0xFF
#define MT6331_RG_AUDSPAREVA28_SHIFT                     0
#define MT6331_RG_AUDSPAREVA18_MASK                      0xFF
#define MT6331_RG_AUDSPAREVA18_SHIFT                     8
#define MT6331_RG_AUDDIGMIC0EN_MASK                      0x1
#define MT6331_RG_AUDDIGMIC0EN_SHIFT                     0
#define MT6331_RG_AUDDIGMIC0PDUTY_MASK                   0x3
#define MT6331_RG_AUDDIGMIC0PDUTY_SHIFT                  1
#define MT6331_RG_AUDDIGMIC0NDUTY_MASK                   0x3
#define MT6331_RG_AUDDIGMIC0NDUTY_SHIFT                  3
#define MT6331_RG_AUDDIGMIC0BIAS_MASK                    0x3
#define MT6331_RG_AUDDIGMIC0BIAS_SHIFT                   5
#define MT6331_RG_DMIC0MONEN_MASK                        0x1
#define MT6331_RG_DMIC0MONEN_SHIFT                       7
#define MT6331_RG_DMIC0HPCLKEN_MASK                      0x1
#define MT6331_RG_DMIC0HPCLKEN_SHIFT                     8
#define MT6331_RG_AUDDIGMIC1EN_MASK                      0x1
#define MT6331_RG_AUDDIGMIC1EN_SHIFT                     0
#define MT6331_RG_AUDDIGMIC1PDUTY_MASK                   0x3
#define MT6331_RG_AUDDIGMIC1PDUTY_SHIFT                  1
#define MT6331_RG_AUDDIGMIC1NDUTY_MASK                   0x3
#define MT6331_RG_AUDDIGMIC1NDUTY_SHIFT                  3
#define MT6331_RG_AUDDIGMIC1BIAS_MASK                    0x3
#define MT6331_RG_AUDDIGMIC1BIAS_SHIFT                   5
#define MT6331_RG_DMIC1MONEN_MASK                        0x1
#define MT6331_RG_DMIC1MONEN_SHIFT                       7
#define MT6331_RG_DMIC1MONSEL_MASK                       0x1
#define MT6331_RG_DMIC1MONSEL_SHIFT                      8
#define MT6331_RG_DMIC1HPCLKEN_MASK                      0x1
#define MT6331_RG_DMIC1HPCLKEN_SHIFT                     9
#define MT6331_RG_AUDSPAREVMIC_MASK                      0xF
#define MT6331_RG_AUDSPAREVMIC_SHIFT                     12
#define MT6331_RG_AUDPWDBMICBIAS0_MASK                   0x1
#define MT6331_RG_AUDPWDBMICBIAS0_SHIFT                  0
#define MT6331_RG_AUDMICBIAS0VREF_MASK                   0x7
#define MT6331_RG_AUDMICBIAS0VREF_SHIFT                  1
#define MT6331_RG_AUDMICBIAS0DCSWPEN_MASK                0x1
#define MT6331_RG_AUDMICBIAS0DCSWPEN_SHIFT               4
#define MT6331_RG_AUDMICBIAS0DCSWNEN_MASK                0x1
#define MT6331_RG_AUDMICBIAS0DCSWNEN_SHIFT               5
#define MT6331_RG_AUDMICBIAS0LOWPEN_MASK                 0x1
#define MT6331_RG_AUDMICBIAS0LOWPEN_SHIFT                6
#define MT6331_RG_AUDPWDBMICBIAS1_MASK                   0x1
#define MT6331_RG_AUDPWDBMICBIAS1_SHIFT                  7
#define MT6331_RG_AUDMICBIAS1VREF_MASK                   0x7
#define MT6331_RG_AUDMICBIAS1VREF_SHIFT                  8
#define MT6331_RG_AUDMICBIAS1DCSWPEN_MASK                0x1
#define MT6331_RG_AUDMICBIAS1DCSWPEN_SHIFT               11
#define MT6331_RG_AUDMICBIAS1DCSWNEN_MASK                0x1
#define MT6331_RG_AUDMICBIAS1DCSWNEN_SHIFT               12
#define MT6331_RG_AUDMICBIAS1LOWPEN_MASK                 0x1
#define MT6331_RG_AUDMICBIAS1LOWPEN_SHIFT                13
#define MT6331_RG_AUDPWDBMICBIAS2_MASK                   0x1
#define MT6331_RG_AUDPWDBMICBIAS2_SHIFT                  0
#define MT6331_RG_AUDMICBIAS2VREF_MASK                   0x7
#define MT6331_RG_AUDMICBIAS2VREF_SHIFT                  1
#define MT6331_RG_AUDMICBIAS2DCSWPEN_MASK                0x1
#define MT6331_RG_AUDMICBIAS2DCSWPEN_SHIFT               4
#define MT6331_RG_AUDMICBIAS2DCSWNEN_MASK                0x1
#define MT6331_RG_AUDMICBIAS2DCSWNEN_SHIFT               5
#define MT6331_RG_AUDMICBIAS2LOWPEN_MASK                 0x1
#define MT6331_RG_AUDMICBIAS2LOWPEN_SHIFT                6
#define MT6331_RG_AUDPWDBMICBIAS3_MASK                   0x1
#define MT6331_RG_AUDPWDBMICBIAS3_SHIFT                  7
#define MT6331_RG_AUDMICBIAS3VREF_MASK                   0x7
#define MT6331_RG_AUDMICBIAS3VREF_SHIFT                  8
#define MT6331_RG_AUDMICBIAS3DCSWPEN_MASK                0x1
#define MT6331_RG_AUDMICBIAS3DCSWPEN_SHIFT               11
#define MT6331_RG_AUDMICBIAS3DCSWNEN_MASK                0x1
#define MT6331_RG_AUDMICBIAS3DCSWNEN_SHIFT               12
#define MT6331_RG_AUDMICBIAS3LOWPEN_MASK                 0x1
#define MT6331_RG_AUDMICBIAS3LOWPEN_SHIFT                13
#define MT6331_RG_AUDENCSPAREVA28_MASK                   0xFF
#define MT6331_RG_AUDENCSPAREVA28_SHIFT                  0
#define MT6331_RG_AUDENCSPAREVA18_MASK                   0xFF
#define MT6331_RG_AUDENCSPAREVA18_SHIFT                  8
#define MT6331_RG_AUDPREAMPCH0_1GAIN_MASK                0x7
#define MT6331_RG_AUDPREAMPCH0_1GAIN_SHIFT               0
#define MT6331_RG_AUDPREAMPCH_2GAIN_MASK                 0x7
#define MT6331_RG_AUDPREAMPCH_2GAIN_SHIFT                4
#define MT6331_RG_AUDPREAMPCH_3GAIN_MASK                 0x7
#define MT6331_RG_AUDPREAMPCH_3GAIN_SHIFT                8
#define MT6331_RG_AUDPREAMPCH_4GAIN_MASK                 0x7
#define MT6331_RG_AUDPREAMPCH_4GAIN_SHIFT                12
#define MT6331_RG_PLL_EN_MASK                            0x1
#define MT6331_RG_PLL_EN_SHIFT                           0
#define MT6331_RG_PLLBS_RST_MASK                         0x1
#define MT6331_RG_PLLBS_RST_SHIFT                        1
#define MT6331_RG_PLL_DIV1_MASK                          0x3F
#define MT6331_RG_PLL_DIV1_SHIFT                         2
#define MT6331_RG_PLL_PDIV1_MASK                         0xF
#define MT6331_RG_PLL_PDIV1_SHIFT                        8
#define MT6331_RG_PLL_PDIV1_EN_MASK                      0x1
#define MT6331_RG_PLL_PDIV1_EN_SHIFT                     12
#define MT6331_RG_PLL_BC_MASK                            0x3
#define MT6331_RG_PLL_BC_SHIFT                           0
#define MT6331_RG_PLL_BP_MASK                            0x3
#define MT6331_RG_PLL_BP_SHIFT                           2
#define MT6331_RG_PLL_BR_MASK                            0x3
#define MT6331_RG_PLL_BR_SHIFT                           4
#define MT6331_RG_CKO_SEL_MASK                           0x3
#define MT6331_RG_CKO_SEL_SHIFT                          6
#define MT6331_RG_PLL_IBSEL_MASK                         0x3
#define MT6331_RG_PLL_IBSEL_SHIFT                        8
#define MT6331_RG_PLL_CKT_SEL_MASK                       0x3
#define MT6331_RG_PLL_CKT_SEL_SHIFT                      10
#define MT6331_RG_PLL_VCT_EN_MASK                        0x1
#define MT6331_RG_PLL_VCT_EN_SHIFT                       12
#define MT6331_RG_PLL_CKT_EN_MASK                        0x1
#define MT6331_RG_PLL_CKT_EN_SHIFT                       13
#define MT6331_RG_PLL_HPM_EN_MASK                        0x1
#define MT6331_RG_PLL_HPM_EN_SHIFT                       14
#define MT6331_RG_PLL_CDIV_MASK                          0x7
#define MT6331_RG_PLL_CDIV_SHIFT                         0
#define MT6331_RG_PLL_RLATCH_EN_MASK                     0x1
#define MT6331_RG_PLL_RLATCH_EN_SHIFT                    3
#define MT6331_RG_VCOBAND_MASK                           0x7
#define MT6331_RG_VCOBAND_SHIFT                          4
#define MT6331_RG_CKDRV_EN_MASK                          0x1
#define MT6331_RG_CKDRV_EN_SHIFT                         7
#define MT6331_RG_PLL_RSVA_MASK                          0xFF
#define MT6331_RG_PLL_RSVA_SHIFT                         8
#define MT6331_RG_LCLDO_DEC_EN_VA32_MASK                 0x1
#define MT6331_RG_LCLDO_DEC_EN_VA32_SHIFT                3
#define MT6331_RG_LCLDO_DEC_PDDIS_EN_VA18_MASK           0x1
#define MT6331_RG_LCLDO_DEC_PDDIS_EN_VA18_SHIFT          4
#define MT6331_RG_LCLDO_DEC_REMOTE_SENSE_VA18_MASK       0x1
#define MT6331_RG_LCLDO_DEC_REMOTE_SENSE_VA18_SHIFT      5
#define MT6331_RG_NVREG_EN_VAUDP32_MASK                  0x1
#define MT6331_RG_NVREG_EN_VAUDP32_SHIFT                 6
#define MT6331_RG_NVREG_PULL0V_VAUDP32_MASK              0x1
#define MT6331_RG_NVREG_PULL0V_VAUDP32_SHIFT             7
#define MT6331_RG_AUDPMU_RSVD_VA18_MASK                  0xFF
#define MT6331_RG_AUDPMU_RSVD_VA18_SHIFT                 8
#define MT6331_RG_LCLDO18_ENC_EN_MASK                    0x1
#define MT6331_RG_LCLDO18_ENC_EN_SHIFT                   0
#define MT6331_RG_LCLDO18_ENC_PDDIS_EN_MASK              0x1
#define MT6331_RG_LCLDO18_ENC_PDDIS_EN_SHIFT             1
#define MT6331_RG_LCLDO18_ENC_REMOTE_SENSE_MASK          0x1
#define MT6331_RG_LCLDO18_ENC_REMOTE_SENSE_SHIFT         2
#define MT6331_RG_LCLDO18_ENC_LPEN_MASK                  0x1
#define MT6331_RG_LCLDO18_ENC_LPEN_SHIFT                 3
#define MT6331_RG_LCLDO18_ENC_VOSEL_MASK                 0x3
#define MT6331_RG_LCLDO18_ENC_VOSEL_SHIFT                4
#define MT6331_RG_LCLDO19_ADC_VOSEL_MASK                 0x3
#define MT6331_RG_LCLDO19_ADC_VOSEL_SHIFT                6
#define MT6331_RG_LCLDO_ENC_RSVA_MASK                    0xFF
#define MT6331_RG_LCLDO_ENC_RSVA_SHIFT                   8
#define MT6331_RG_LCLDO19_ADCCH0_1_EN_MASK               0x1
#define MT6331_RG_LCLDO19_ADCCH0_1_EN_SHIFT              0
#define MT6331_RG_LCLDO19_ADCCH0_1_PDDIS_EN_MASK         0x1
#define MT6331_RG_LCLDO19_ADCCH0_1_PDDIS_EN_SHIFT        1
#define MT6331_RG_LCLDO19_ADCCH0_1_REMOTE_SENSE_MASK     0x1
#define MT6331_RG_LCLDO19_ADCCH0_1_REMOTE_SENSE_SHIFT    2
#define MT6331_RG_LCLDO19_ADCCH0_1_LPEN_MASK             0x1
#define MT6331_RG_LCLDO19_ADCCH0_1_LPEN_SHIFT            3
#define MT6331_RG_LCLDO19_ADCCH_2_EN_MASK                0x1
#define MT6331_RG_LCLDO19_ADCCH_2_EN_SHIFT               4
#define MT6331_RG_LCLDO19_ADCCH_2_PDDIS_EN_MASK          0x1
#define MT6331_RG_LCLDO19_ADCCH_2_PDDIS_EN_SHIFT         5
#define MT6331_RG_LCLDO19_ADCCH_2_REMOTE_SENSE_MASK      0x1
#define MT6331_RG_LCLDO19_ADCCH_2_REMOTE_SENSE_SHIFT     6
#define MT6331_RG_LCLDO19_ADCCH_2_LPEN_MASK              0x1
#define MT6331_RG_LCLDO19_ADCCH_2_LPEN_SHIFT             7
#define MT6331_RG_LCLDO19_ADCCH_3_EN_MASK                0x1
#define MT6331_RG_LCLDO19_ADCCH_3_EN_SHIFT               8
#define MT6331_RG_LCLDO19_ADCCH_3_PDDIS_EN_MASK          0x1
#define MT6331_RG_LCLDO19_ADCCH_3_PDDIS_EN_SHIFT         9
#define MT6331_RG_LCLDO19_ADCCH_3_REMOTE_SENSE_MASK      0x1
#define MT6331_RG_LCLDO19_ADCCH_3_REMOTE_SENSE_SHIFT     10
#define MT6331_RG_LCLDO19_ADCCH_3_LPEN_MASK              0x1
#define MT6331_RG_LCLDO19_ADCCH_3_LPEN_SHIFT             11
#define MT6331_RG_LCLDO19_ADCCH_4_EN_MASK                0x1
#define MT6331_RG_LCLDO19_ADCCH_4_EN_SHIFT               12
#define MT6331_RG_LCLDO19_ADCCH_4_PDDIS_EN_MASK          0x1
#define MT6331_RG_LCLDO19_ADCCH_4_PDDIS_EN_SHIFT         13
#define MT6331_RG_LCLDO19_ADCCH_4_REMOTE_SENSE_MASK      0x1
#define MT6331_RG_LCLDO19_ADCCH_4_REMOTE_SENSE_SHIFT     14
#define MT6331_RG_LCLDO19_ADCCH_4_LPEN_MASK              0x1
#define MT6331_RG_LCLDO19_ADCCH_4_LPEN_SHIFT             15
#define MT6331_AUXADC_ADC_OUT_CH0_MASK                   0xFFF
#define MT6331_AUXADC_ADC_OUT_CH0_SHIFT                  0
#define MT6331_AUXADC_ADC_RDY_CH0_MASK                   0x1
#define MT6331_AUXADC_ADC_RDY_CH0_SHIFT                  15
#define MT6331_AUXADC_ADC_OUT_CH1_MASK                   0xFFF
#define MT6331_AUXADC_ADC_OUT_CH1_SHIFT                  0
#define MT6331_AUXADC_ADC_RDY_CH1_MASK                   0x1
#define MT6331_AUXADC_ADC_RDY_CH1_SHIFT                  15
#define MT6331_AUXADC_ADC_OUT_CH2_MASK                   0xFFF
#define MT6331_AUXADC_ADC_OUT_CH2_SHIFT                  0
#define MT6331_AUXADC_ADC_RDY_CH2_MASK                   0x1
#define MT6331_AUXADC_ADC_RDY_CH2_SHIFT                  15
#define MT6331_AUXADC_ADC_OUT_CH3_MASK                   0xFFF
#define MT6331_AUXADC_ADC_OUT_CH3_SHIFT                  0
#define MT6331_AUXADC_ADC_RDY_CH3_MASK                   0x1
#define MT6331_AUXADC_ADC_RDY_CH3_SHIFT                  15
#define MT6331_AUXADC_ADC_OUT_CH4_MASK                   0xFFF
#define MT6331_AUXADC_ADC_OUT_CH4_SHIFT                  0
#define MT6331_AUXADC_ADC_RDY_CH4_MASK                   0x1
#define MT6331_AUXADC_ADC_RDY_CH4_SHIFT                  15
#define MT6331_AUXADC_ADC_OUT_CH5_MASK                   0xFFF
#define MT6331_AUXADC_ADC_OUT_CH5_SHIFT                  0
#define MT6331_AUXADC_ADC_RDY_CH5_MASK                   0x1
#define MT6331_AUXADC_ADC_RDY_CH5_SHIFT                  15
#define MT6331_AUXADC_ADC_OUT_CH6_MASK                   0xFFF
#define MT6331_AUXADC_ADC_OUT_CH6_SHIFT                  0
#define MT6331_AUXADC_ADC_RDY_CH6_MASK                   0x1
#define MT6331_AUXADC_ADC_RDY_CH6_SHIFT                  15
#define MT6331_AUXADC_ADC_OUT_CH7_MASK                   0x7FFF
#define MT6331_AUXADC_ADC_OUT_CH7_SHIFT                  0
#define MT6331_AUXADC_ADC_RDY_CH7_MASK                   0x1
#define MT6331_AUXADC_ADC_RDY_CH7_SHIFT                  15
#define MT6331_AUXADC_ADC_OUT_CH8_MASK                   0xFFF
#define MT6331_AUXADC_ADC_OUT_CH8_SHIFT                  0
#define MT6331_AUXADC_ADC_RDY_CH8_MASK                   0x1
#define MT6331_AUXADC_ADC_RDY_CH8_SHIFT                  15
#define MT6331_AUXADC_ADC_OUT_CH9_MASK                   0xFFF
#define MT6331_AUXADC_ADC_OUT_CH9_SHIFT                  0
#define MT6331_AUXADC_ADC_RDY_CH9_MASK                   0x1
#define MT6331_AUXADC_ADC_RDY_CH9_SHIFT                  15
#define MT6331_AUXADC_ADC_OUT_CH10_MASK                  0xFFF
#define MT6331_AUXADC_ADC_OUT_CH10_SHIFT                 0
#define MT6331_AUXADC_ADC_RDY_CH10_MASK                  0x1
#define MT6331_AUXADC_ADC_RDY_CH10_SHIFT                 15
#define MT6331_AUXADC_ADC_OUT_CH11_15_MASK               0xFFF
#define MT6331_AUXADC_ADC_OUT_CH11_15_SHIFT              0
#define MT6331_AUXADC_ADC_RDY_CH11_15_MASK               0x1
#define MT6331_AUXADC_ADC_RDY_CH11_15_SHIFT              15
#define MT6331_AUXADC_ADC_OUT_WAKEUP_MASK                0xFFF
#define MT6331_AUXADC_ADC_OUT_WAKEUP_SHIFT               0
#define MT6331_AUXADC_ADC_RDY_WAKEUP_MASK                0x1
#define MT6331_AUXADC_ADC_RDY_WAKEUP_SHIFT               15
#define MT6331_AUXADC_ADC_OUT_LBAT_MASK                  0xFFF
#define MT6331_AUXADC_ADC_OUT_LBAT_SHIFT                 0
#define MT6331_AUXADC_ADC_RDY_LBAT_MASK                  0x1
#define MT6331_AUXADC_ADC_RDY_LBAT_SHIFT                 15
#define MT6331_AUXADC_ADC_OUT_CH7_BY_GPS_MASK            0x7FFF
#define MT6331_AUXADC_ADC_OUT_CH7_BY_GPS_SHIFT           0
#define MT6331_AUXADC_ADC_RDY_CH7_BY_GPS_MASK            0x1
#define MT6331_AUXADC_ADC_RDY_CH7_BY_GPS_SHIFT           15
#define MT6331_AUXADC_ADC_OUT_CH7_BY_MD_MASK             0x7FFF
#define MT6331_AUXADC_ADC_OUT_CH7_BY_MD_SHIFT            0
#define MT6331_AUXADC_ADC_RDY_CH7_BY_MD_MASK             0x1
#define MT6331_AUXADC_ADC_RDY_CH7_BY_MD_SHIFT            15
#define MT6331_AUXADC_ADC_OUT_CH7_BY_AP_MASK             0x7FFF
#define MT6331_AUXADC_ADC_OUT_CH7_BY_AP_SHIFT            0
#define MT6331_AUXADC_ADC_RDY_CH7_BY_AP_MASK             0x1
#define MT6331_AUXADC_ADC_RDY_CH7_BY_AP_SHIFT            15
#define MT6331_AUXADC_ADC_OUT_CH4_BY_MD_MASK             0xFFF
#define MT6331_AUXADC_ADC_OUT_CH4_BY_MD_SHIFT            0
#define MT6331_AUXADC_ADC_RDY_CH4_BY_MD_MASK             0x1
#define MT6331_AUXADC_ADC_RDY_CH4_BY_MD_SHIFT            15
#define MT6331_AUXADC_ADC_OUT_THR_HW_MASK                0xFFF
#define MT6331_AUXADC_ADC_OUT_THR_HW_SHIFT               0
#define MT6331_AUXADC_ADC_RDY_THR_HW_MASK                0x1
#define MT6331_AUXADC_ADC_RDY_THR_HW_SHIFT               15
#define MT6331_AUXADC_ADC_OUT_RAW_MASK                   0x7FFF
#define MT6331_AUXADC_ADC_OUT_RAW_SHIFT                  0
#define MT6331_AUXADC_ADC_BUSY_IN_MASK                   0xFFF
#define MT6331_AUXADC_ADC_BUSY_IN_SHIFT                  0
#define MT6331_AUXADC_ADC_BUSY_IN_LBAT_MASK              0x1
#define MT6331_AUXADC_ADC_BUSY_IN_LBAT_SHIFT             12
#define MT6331_AUXADC_ADC_BUSY_IN_WAKEUP_MASK            0x1
#define MT6331_AUXADC_ADC_BUSY_IN_WAKEUP_SHIFT           13
#define MT6331_AUXADC_ADC_BUSY_IN_SPK_I_MASK             0x1
#define MT6331_AUXADC_ADC_BUSY_IN_SPK_I_SHIFT            14
#define MT6331_AUXADC_ADC_BUSY_IN_SPK_V_MASK             0x1
#define MT6331_AUXADC_ADC_BUSY_IN_SPK_V_SHIFT            15
#define MT6331_AUXADC_ADC_BUSY_IN_GPS_AP_MASK            0x1
#define MT6331_AUXADC_ADC_BUSY_IN_GPS_AP_SHIFT           11
#define MT6331_AUXADC_ADC_BUSY_IN_GPS_MD_MASK            0x1
#define MT6331_AUXADC_ADC_BUSY_IN_GPS_MD_SHIFT           12
#define MT6331_AUXADC_ADC_BUSY_IN_GPS_MASK               0x1
#define MT6331_AUXADC_ADC_BUSY_IN_GPS_SHIFT              13
#define MT6331_AUXADC_ADC_BUSY_IN_THR_HW_MASK            0x1
#define MT6331_AUXADC_ADC_BUSY_IN_THR_HW_SHIFT           14
#define MT6331_AUXADC_ADC_BUSY_IN_THR_MD_MASK            0x1
#define MT6331_AUXADC_ADC_BUSY_IN_THR_MD_SHIFT           15
#define MT6331_AUXADC_RQST_CH0_MASK                      0x1
#define MT6331_AUXADC_RQST_CH0_SHIFT                     0
#define MT6331_AUXADC_RQST_CH1_MASK                      0x1
#define MT6331_AUXADC_RQST_CH1_SHIFT                     1
#define MT6331_AUXADC_RQST_CH2_MASK                      0x1
#define MT6331_AUXADC_RQST_CH2_SHIFT                     2
#define MT6331_AUXADC_RQST_CH3_MASK                      0x1
#define MT6331_AUXADC_RQST_CH3_SHIFT                     3
#define MT6331_AUXADC_RQST_CH4_MASK                      0x1
#define MT6331_AUXADC_RQST_CH4_SHIFT                     4
#define MT6331_AUXADC_RQST_CH5_MASK                      0x1
#define MT6331_AUXADC_RQST_CH5_SHIFT                     5
#define MT6331_AUXADC_RQST_CH6_MASK                      0x1
#define MT6331_AUXADC_RQST_CH6_SHIFT                     6
#define MT6331_AUXADC_RQST_CH7_MASK                      0x1
#define MT6331_AUXADC_RQST_CH7_SHIFT                     7
#define MT6331_AUXADC_RQST_CH8_MASK                      0x1
#define MT6331_AUXADC_RQST_CH8_SHIFT                     8
#define MT6331_AUXADC_RQST_CH9_MASK                      0x1
#define MT6331_AUXADC_RQST_CH9_SHIFT                     9
#define MT6331_AUXADC_RQST_CH10_MASK                     0x1
#define MT6331_AUXADC_RQST_CH10_SHIFT                    10
#define MT6331_AUXADC_RQST_CH11_MASK                     0x1
#define MT6331_AUXADC_RQST_CH11_SHIFT                    11
#define MT6331_AUXADC_RQST_CH12_MASK                     0x1
#define MT6331_AUXADC_RQST_CH12_SHIFT                    12
#define MT6331_AUXADC_RQST_CH13_MASK                     0x1
#define MT6331_AUXADC_RQST_CH13_SHIFT                    13
#define MT6331_AUXADC_RQST_CH14_MASK                     0x1
#define MT6331_AUXADC_RQST_CH14_SHIFT                    14
#define MT6331_AUXADC_RQST_CH15_MASK                     0x1
#define MT6331_AUXADC_RQST_CH15_SHIFT                    15
#define MT6331_AUXADC_RQST0_SET_MASK                     0xFFFF
#define MT6331_AUXADC_RQST0_SET_SHIFT                    0
#define MT6331_AUXADC_RQST0_CLR_MASK                     0xFFFF
#define MT6331_AUXADC_RQST0_CLR_SHIFT                    0
#define MT6331_AUXADC_RQST_RSV0_MASK                     0xF
#define MT6331_AUXADC_RQST_RSV0_SHIFT                    0
#define MT6331_AUXADC_RQST_CH4_BY_MD_MASK                0x1
#define MT6331_AUXADC_RQST_CH4_BY_MD_SHIFT               4
#define MT6331_AUXADC_RQST_CH7_BY_MD_MASK                0x1
#define MT6331_AUXADC_RQST_CH7_BY_MD_SHIFT               7
#define MT6331_AUXADC_RQST_CH7_BY_GPS_MASK               0x1
#define MT6331_AUXADC_RQST_CH7_BY_GPS_SHIFT              8
#define MT6331_AUXADC_RQST_RSV1_MASK                     0x7F
#define MT6331_AUXADC_RQST_RSV1_SHIFT                    9
#define MT6331_AUXADC_RQST1_SET_MASK                     0xFFFF
#define MT6331_AUXADC_RQST1_SET_SHIFT                    0
#define MT6331_AUXADC_RQST1_CLR_MASK                     0xFFFF
#define MT6331_AUXADC_RQST1_CLR_SHIFT                    0
#define MT6331_AUXADC_CK_ON_EXTD_MASK                    0x3F
#define MT6331_AUXADC_CK_ON_EXTD_SHIFT                   0
#define MT6331_AUXADC_STRUP_CK_ON_ENB_MASK               0x1
#define MT6331_AUXADC_STRUP_CK_ON_ENB_SHIFT              10
#define MT6331_AUXADC_ADC_RDY_WAKEUP_CLR_MASK            0x1
#define MT6331_AUXADC_ADC_RDY_WAKEUP_CLR_SHIFT           11
#define MT6331_AUXADC_SRCLKEN_CK_EN_MASK                 0x1
#define MT6331_AUXADC_SRCLKEN_CK_EN_SHIFT                12
#define MT6331_AUXADC_CK_AON_GPS_MASK                    0x1
#define MT6331_AUXADC_CK_AON_GPS_SHIFT                   13
#define MT6331_AUXADC_CK_AON_MD_MASK                     0x1
#define MT6331_AUXADC_CK_AON_MD_SHIFT                    14
#define MT6331_AUXADC_CK_AON_MASK                        0x1
#define MT6331_AUXADC_CK_AON_SHIFT                       15
#define MT6331_AUXADC_AVG_NUM_SMALL_MASK                 0x7
#define MT6331_AUXADC_AVG_NUM_SMALL_SHIFT                0
#define MT6331_AUXADC_AVG_NUM_LARGE_MASK                 0x7
#define MT6331_AUXADC_AVG_NUM_LARGE_SHIFT                3
#define MT6331_AUXADC_SPL_NUM_MASK                       0x3FF
#define MT6331_AUXADC_SPL_NUM_SHIFT                      6
#define MT6331_AUXADC_AVG_NUM_SEL_MASK                   0xFFF
#define MT6331_AUXADC_AVG_NUM_SEL_SHIFT                  0
#define MT6331_AUXADC_AVG_NUM_SEL_LBAT_MASK              0x1
#define MT6331_AUXADC_AVG_NUM_SEL_LBAT_SHIFT             12
#define MT6331_AUXADC_AVG_NUM_SEL_WAKEUP_MASK            0x1
#define MT6331_AUXADC_AVG_NUM_SEL_WAKEUP_SHIFT           13
#define MT6331_AUXADC_AVG_NUM_SEL_SPK_I_MASK             0x1
#define MT6331_AUXADC_AVG_NUM_SEL_SPK_I_SHIFT            14
#define MT6331_AUXADC_AVG_NUM_SEL_SPK_V_MASK             0x1
#define MT6331_AUXADC_AVG_NUM_SEL_SPK_V_SHIFT            15
#define MT6331_AUXADC_TRIM_CH0_SEL_MASK                  0x3
#define MT6331_AUXADC_TRIM_CH0_SEL_SHIFT                 0
#define MT6331_AUXADC_TRIM_CH1_SEL_MASK                  0x3
#define MT6331_AUXADC_TRIM_CH1_SEL_SHIFT                 2
#define MT6331_AUXADC_TRIM_CH2_SEL_MASK                  0x3
#define MT6331_AUXADC_TRIM_CH2_SEL_SHIFT                 4
#define MT6331_AUXADC_TRIM_CH3_SEL_MASK                  0x3
#define MT6331_AUXADC_TRIM_CH3_SEL_SHIFT                 6
#define MT6331_AUXADC_TRIM_CH4_SEL_MASK                  0x3
#define MT6331_AUXADC_TRIM_CH4_SEL_SHIFT                 8
#define MT6331_AUXADC_TRIM_CH5_SEL_MASK                  0x3
#define MT6331_AUXADC_TRIM_CH5_SEL_SHIFT                 10
#define MT6331_AUXADC_TRIM_CH6_SEL_MASK                  0x3
#define MT6331_AUXADC_TRIM_CH6_SEL_SHIFT                 12
#define MT6331_AUXADC_TRIM_CH7_SEL_MASK                  0x3
#define MT6331_AUXADC_TRIM_CH7_SEL_SHIFT                 14
#define MT6331_AUXADC_TRIM_CH8_SEL_MASK                  0x3
#define MT6331_AUXADC_TRIM_CH8_SEL_SHIFT                 0
#define MT6331_AUXADC_TRIM_CH9_SEL_MASK                  0x3
#define MT6331_AUXADC_TRIM_CH9_SEL_SHIFT                 2
#define MT6331_AUXADC_TRIM_CH10_SEL_MASK                 0x3
#define MT6331_AUXADC_TRIM_CH10_SEL_SHIFT                4
#define MT6331_AUXADC_TRIM_CH11_SEL_MASK                 0x3
#define MT6331_AUXADC_TRIM_CH11_SEL_SHIFT                6
#define MT6331_RG_ADC_2S_COMP_ENB_MASK                   0x1
#define MT6331_RG_ADC_2S_COMP_ENB_SHIFT                  14
#define MT6331_RG_ADC_TRIM_COMP_MASK                     0x1
#define MT6331_RG_ADC_TRIM_COMP_SHIFT                    15
#define MT6331_AUXADC_SW_GAIN_TRIM_MASK                  0x7FFF
#define MT6331_AUXADC_SW_GAIN_TRIM_SHIFT                 0
#define MT6331_AUXADC_SW_OFFSET_TRIM_MASK                0x7FFF
#define MT6331_AUXADC_SW_OFFSET_TRIM_SHIFT               0
#define MT6331_AUXADC_RNG_EN_MASK                        0x1
#define MT6331_AUXADC_RNG_EN_SHIFT                       0
#define MT6331_AUXADC_DATA_REUSE_SEL_MASK                0x3
#define MT6331_AUXADC_DATA_REUSE_SEL_SHIFT               1
#define MT6331_AUXADC_TEST_MODE_MASK                     0x1
#define MT6331_AUXADC_TEST_MODE_SHIFT                    3
#define MT6331_AUXADC_BIT_SEL_MASK                       0x1
#define MT6331_AUXADC_BIT_SEL_SHIFT                      4
#define MT6331_AUXADC_START_SW_MASK                      0x1
#define MT6331_AUXADC_START_SW_SHIFT                     5
#define MT6331_AUXADC_START_SWCTRL_MASK                  0x1
#define MT6331_AUXADC_START_SWCTRL_SHIFT                 6
#define MT6331_AUXADC_ADC_PWDB_MASK                      0x1
#define MT6331_AUXADC_ADC_PWDB_SHIFT                     7
#define MT6331_AUXADC_ADC_PWDB_SWCTRL_MASK               0x1
#define MT6331_AUXADC_ADC_PWDB_SWCTRL_SHIFT              8
#define MT6331_AUXADC_OUT_SEL_MASK                       0x1
#define MT6331_AUXADC_OUT_SEL_SHIFT                      11
#define MT6331_AUXADC_DA_DAC_MASK                        0xFFF
#define MT6331_AUXADC_DA_DAC_SHIFT                       0
#define MT6331_AUXADC_DA_DAC_SWCTRL_MASK                 0x1
#define MT6331_AUXADC_DA_DAC_SWCTRL_SHIFT                12
#define MT6331_AD_AUXADC_COMP_MASK                       0x1
#define MT6331_AD_AUXADC_COMP_SHIFT                      15
#define MT6331_RG_VBUF_EXTEN_MASK                        0x1
#define MT6331_RG_VBUF_EXTEN_SHIFT                       4
#define MT6331_RG_VBUF_CALEN_MASK                        0x1
#define MT6331_RG_VBUF_CALEN_SHIFT                       5
#define MT6331_RG_VBUF_BYP_MASK                          0x1
#define MT6331_RG_VBUF_BYP_SHIFT                         6
#define MT6331_RG_VBUF_EN_MASK                           0x1
#define MT6331_RG_VBUF_EN_SHIFT                          7
#define MT6331_RG_AUX_RSV_MASK                           0xF
#define MT6331_RG_AUX_RSV_SHIFT                          8
#define MT6331_RG_AUXADC_CALI_MASK                       0xF
#define MT6331_RG_AUXADC_CALI_SHIFT                      12
#define MT6331_AUXADC_ADCIN_CHRIN_EN_MASK                0x1
#define MT6331_AUXADC_ADCIN_CHRIN_EN_SHIFT               0
#define MT6331_AUXADC_ADCIN_BATSNS_EN_MASK               0x1
#define MT6331_AUXADC_ADCIN_BATSNS_EN_SHIFT              1
#define MT6331_AUXADC_ADCIN_CS_EN_MASK                   0x1
#define MT6331_AUXADC_ADCIN_CS_EN_SHIFT                  2
#define MT6331_AUXADC_ADCIN_BATON_TED_EN_MASK            0x1
#define MT6331_AUXADC_ADCIN_BATON_TED_EN_SHIFT           3
#define MT6331_AUXADC_DIG0_RSV0_MASK                     0x7F
#define MT6331_AUXADC_DIG0_RSV0_SHIFT                    4
#define MT6331_AUXADC_CHSEL_MASK                         0xF
#define MT6331_AUXADC_CHSEL_SHIFT                        11
#define MT6331_AUXADC_SWCTRL_EN_MASK                     0x1
#define MT6331_AUXADC_SWCTRL_EN_SHIFT                    15
#define MT6331_AUXADC_DIG0_RSV2_MASK                     0x1F
#define MT6331_AUXADC_DIG0_RSV2_SHIFT                    0
#define MT6331_AUXADC_DIG1_RSV2_MASK                     0xF
#define MT6331_AUXADC_DIG1_RSV2_SHIFT                    5
#define MT6331_AUXADC_ACCDET_AUTO_SPL_MASK               0x1
#define MT6331_AUXADC_ACCDET_AUTO_SPL_SHIFT              9
#define MT6331_AUXADC_ACCDET_AUTO_RQST_CLR_MASK          0x1
#define MT6331_AUXADC_ACCDET_AUTO_RQST_CLR_SHIFT         10
#define MT6331_AUXADC_DAC_EXTD_MASK                      0xF
#define MT6331_AUXADC_DAC_EXTD_SHIFT                     11
#define MT6331_AUXADC_DAC_EXTD_EN_MASK                   0x1
#define MT6331_AUXADC_DAC_EXTD_EN_SHIFT                  15
#define MT6331_AUXADC_SPK_BUFFER_LENGTH_MASK             0x3F
#define MT6331_AUXADC_SPK_BUFFER_LENGTH_SHIFT            0
#define MT6331_AUXADC_DIG1_RSV1_MASK                     0x1F
#define MT6331_AUXADC_DIG1_RSV1_SHIFT                    6
#define MT6331_AUXADC_SPK_SW_SEL_MASK                    0x1
#define MT6331_AUXADC_SPK_SW_SEL_SHIFT                   11
#define MT6331_AUXADC_SPK_HW_SEL_ENB_MASK                0x1
#define MT6331_AUXADC_SPK_HW_SEL_ENB_SHIFT               12
#define MT6331_AUXADC_SPK_I_PTR_ENB_MASK                 0x1
#define MT6331_AUXADC_SPK_I_PTR_ENB_SHIFT                13
#define MT6331_AUXADC_SPK_V_PTR_ENB_MASK                 0x1
#define MT6331_AUXADC_SPK_V_PTR_ENB_SHIFT                14
#define MT6331_AUXADC_SPK_MODE_MASK                      0x1
#define MT6331_AUXADC_SPK_MODE_SHIFT                     15
#define MT6331_AUXADC_AUTORPT_PRD_MASK                   0x1FF
#define MT6331_AUXADC_AUTORPT_PRD_SHIFT                  0
#define MT6331_AUXADC_AUTORPT_EN_MASK                    0x1
#define MT6331_AUXADC_AUTORPT_EN_SHIFT                   9
#define MT6331_AUXADC_PMU_THR_PDN_SW_MASK                0x1
#define MT6331_AUXADC_PMU_THR_PDN_SW_SHIFT               10
#define MT6331_AUXADC_PMU_THR_PDN_SEL_MASK               0x1
#define MT6331_AUXADC_PMU_THR_PDN_SEL_SHIFT              11
#define MT6331_AUXADC_PMU_THR_PDN_STATUS_MASK            0x1
#define MT6331_AUXADC_PMU_THR_PDN_STATUS_SHIFT           12
#define MT6331_AUXADC_DIG0_RSV1_MASK                     0x7
#define MT6331_AUXADC_DIG0_RSV1_SHIFT                    13
#define MT6331_AUXADC_LBAT_DEBT_MAX_MASK                 0xFF
#define MT6331_AUXADC_LBAT_DEBT_MAX_SHIFT                0
#define MT6331_AUXADC_LBAT_DEBT_MIN_MASK                 0xFF
#define MT6331_AUXADC_LBAT_DEBT_MIN_SHIFT                8
#define MT6331_AUXADC_LBAT_DET_PRD_15_0_MASK             0xFFFF
#define MT6331_AUXADC_LBAT_DET_PRD_15_0_SHIFT            0
#define MT6331_AUXADC_LBAT_DET_PRD_19_16_MASK            0xF
#define MT6331_AUXADC_LBAT_DET_PRD_19_16_SHIFT           0
#define MT6331_AUXADC_LBAT_VOLT_MAX_MASK                 0xFFF
#define MT6331_AUXADC_LBAT_VOLT_MAX_SHIFT                0
#define MT6331_AUXADC_LBAT_IRQ_EN_MAX_MASK               0x1
#define MT6331_AUXADC_LBAT_IRQ_EN_MAX_SHIFT              12
#define MT6331_AUXADC_LBAT_EN_MAX_MASK                   0x1
#define MT6331_AUXADC_LBAT_EN_MAX_SHIFT                  13
#define MT6331_AUXADC_LBAT_MAX_IRQ_B_MASK                0x1
#define MT6331_AUXADC_LBAT_MAX_IRQ_B_SHIFT               15
#define MT6331_AUXADC_LBAT_VOLT_MIN_MASK                 0xFFF
#define MT6331_AUXADC_LBAT_VOLT_MIN_SHIFT                0
#define MT6331_AUXADC_LBAT_IRQ_EN_MIN_MASK               0x1
#define MT6331_AUXADC_LBAT_IRQ_EN_MIN_SHIFT              12
#define MT6331_AUXADC_LBAT_EN_MIN_MASK                   0x1
#define MT6331_AUXADC_LBAT_EN_MIN_SHIFT                  13
#define MT6331_AUXADC_LBAT_MIN_IRQ_B_MASK                0x1
#define MT6331_AUXADC_LBAT_MIN_IRQ_B_SHIFT               15
#define MT6331_AUXADC_LBAT_DEBOUNCE_COUNT_MAX_MASK       0x1FF
#define MT6331_AUXADC_LBAT_DEBOUNCE_COUNT_MAX_SHIFT      0
#define MT6331_AUXADC_LBAT_DEBOUNCE_COUNT_MIN_MASK       0x1FF
#define MT6331_AUXADC_LBAT_DEBOUNCE_COUNT_MIN_SHIFT      0
#define MT6331_AUXADC_ACCDET_DIG1_RSV0_MASK              0xFF
#define MT6331_AUXADC_ACCDET_DIG1_RSV0_SHIFT             0
#define MT6331_AUXADC_ACCDET_DIG0_RSV0_MASK              0xFF
#define MT6331_AUXADC_ACCDET_DIG0_RSV0_SHIFT             8
#define MT6331_AUXADC_THR_DEBT_MAX_MASK                  0xFF
#define MT6331_AUXADC_THR_DEBT_MAX_SHIFT                 0
#define MT6331_AUXADC_THR_DEBT_MIN_MASK                  0xFF
#define MT6331_AUXADC_THR_DEBT_MIN_SHIFT                 8
#define MT6331_AUXADC_THR_DET_PRD_15_0_MASK              0xFFFF
#define MT6331_AUXADC_THR_DET_PRD_15_0_SHIFT             0
#define MT6331_AUXADC_THR_DET_PRD_19_16_MASK             0xF
#define MT6331_AUXADC_THR_DET_PRD_19_16_SHIFT            0
#define MT6331_AUXADC_THR_VOLT_MAX_MASK                  0xFFF
#define MT6331_AUXADC_THR_VOLT_MAX_SHIFT                 0
#define MT6331_AUXADC_THR_IRQ_EN_MAX_MASK                0x1
#define MT6331_AUXADC_THR_IRQ_EN_MAX_SHIFT               12
#define MT6331_AUXADC_THR_EN_MAX_MASK                    0x1
#define MT6331_AUXADC_THR_EN_MAX_SHIFT                   13
#define MT6331_AUXADC_THR_MAX_IRQ_B_MASK                 0x1
#define MT6331_AUXADC_THR_MAX_IRQ_B_SHIFT                15
#define MT6331_AUXADC_THR_VOLT_MIN_MASK                  0xFFF
#define MT6331_AUXADC_THR_VOLT_MIN_SHIFT                 0
#define MT6331_AUXADC_THR_IRQ_EN_MIN_MASK                0x1
#define MT6331_AUXADC_THR_IRQ_EN_MIN_SHIFT               12
#define MT6331_AUXADC_THR_EN_MIN_MASK                    0x1
#define MT6331_AUXADC_THR_EN_MIN_SHIFT                   13
#define MT6331_AUXADC_THR_MIN_IRQ_B_MASK                 0x1
#define MT6331_AUXADC_THR_MIN_IRQ_B_SHIFT                15
#define MT6331_AUXADC_THR_DEBOUNCE_COUNT_MAX_MASK        0x1FF
#define MT6331_AUXADC_THR_DEBOUNCE_COUNT_MAX_SHIFT       0
#define MT6331_AUXADC_THR_DEBOUNCE_COUNT_MIN_MASK        0x1FF
#define MT6331_AUXADC_THR_DEBOUNCE_COUNT_MIN_SHIFT       0
#define MT6331_EFUSE_GAIN_CH4_TRIM_MASK                  0xFFF
#define MT6331_EFUSE_GAIN_CH4_TRIM_SHIFT                 0
#define MT6331_EFUSE_OFFSET_CH4_TRIM_MASK                0x7FF
#define MT6331_EFUSE_OFFSET_CH4_TRIM_SHIFT               0
#define MT6331_EFUSE_GAIN_CH7_TRIM_MASK                  0xFFF
#define MT6331_EFUSE_GAIN_CH7_TRIM_SHIFT                 0
#define MT6331_EFUSE_OFFSET_CH7_TRIM_MASK                0x7FF
#define MT6331_EFUSE_OFFSET_CH7_TRIM_SHIFT               0
#define MT6331_RG_AUDACCDETVTHCAL_MASK                   0x3
#define MT6331_RG_AUDACCDETVTHCAL_SHIFT                  0
#define MT6331_RG_AUDACCDETANASWCTRLENB_MASK             0x1
#define MT6331_RG_AUDACCDETANASWCTRLENB_SHIFT            2
#define MT6331_RG_ACCDETSEL_MASK                         0x1
#define MT6331_RG_ACCDETSEL_SHIFT                        3
#define MT6331_RG_AUDACCDETSWCTRL_MASK                   0x7
#define MT6331_RG_AUDACCDETSWCTRL_SHIFT                  4
#define MT6331_RG_AUDACCDETMICBIAS1PULLLOW_MASK          0x1
#define MT6331_RG_AUDACCDETMICBIAS1PULLLOW_SHIFT         7
#define MT6331_RG_AUDACCDETTVDET_MASK                    0x1
#define MT6331_RG_AUDACCDETTVDET_SHIFT                   8
#define MT6331_RG_AUDACCDETVIN1PULLLOW_MASK              0x1
#define MT6331_RG_AUDACCDETVIN1PULLLOW_SHIFT             9
#define MT6331_AUDACCDETAUXADCSWCTRL_MASK                0x1
#define MT6331_AUDACCDETAUXADCSWCTRL_SHIFT               10
#define MT6331_AUDACCDETAUXADCSWCTRL_SEL_MASK            0x1
#define MT6331_AUDACCDETAUXADCSWCTRL_SEL_SHIFT           11
#define MT6331_RG_AUDACCDETRSV_MASK                      0x7
#define MT6331_RG_AUDACCDETRSV_SHIFT                     13
#define MT6331_ACCDET_EN_MASK                            0x1
#define MT6331_ACCDET_EN_SHIFT                           0
#define MT6331_ACCDET_SEQ_INIT_MASK                      0x1
#define MT6331_ACCDET_SEQ_INIT_SHIFT                     1
#define MT6331_ACCDET_NEGVDET_EN_MASK                    0x1
#define MT6331_ACCDET_NEGVDET_EN_SHIFT                   2
#define MT6331_ACCDET_EINTDET_EN_MASK                    0x1
#define MT6331_ACCDET_EINTDET_EN_SHIFT                   3
#define MT6331_ACCDET_EINT_SEQ_INIT_MASK                 0x1
#define MT6331_ACCDET_EINT_SEQ_INIT_SHIFT                4
#define MT6331_ACCDET_CMP_PWM_EN_MASK                    0x1
#define MT6331_ACCDET_CMP_PWM_EN_SHIFT                   0
#define MT6331_ACCDET_VTH_PWM_EN_MASK                    0x1
#define MT6331_ACCDET_VTH_PWM_EN_SHIFT                   1
#define MT6331_ACCDET_MBIAS_PWM_EN_MASK                  0x1
#define MT6331_ACCDET_MBIAS_PWM_EN_SHIFT                 2
#define MT6331_ACCDET_EINT_PWM_EN_MASK                   0x1
#define MT6331_ACCDET_EINT_PWM_EN_SHIFT                  3
#define MT6331_ACCDET_CMP_PWM_IDLE_MASK                  0x1
#define MT6331_ACCDET_CMP_PWM_IDLE_SHIFT                 4
#define MT6331_ACCDET_VTH_PWM_IDLE_MASK                  0x1
#define MT6331_ACCDET_VTH_PWM_IDLE_SHIFT                 5
#define MT6331_ACCDET_MBIAS_PWM_IDLE_MASK                0x1
#define MT6331_ACCDET_MBIAS_PWM_IDLE_SHIFT               6
#define MT6331_ACCDET_EINT_PWM_IDLE_MASK                 0x1
#define MT6331_ACCDET_EINT_PWM_IDLE_SHIFT                7
#define MT6331_ACCDET_PWM_WIDTH_MASK                     0xFFFF
#define MT6331_ACCDET_PWM_WIDTH_SHIFT                    0
#define MT6331_ACCDET_PWM_THRESH_MASK                    0xFFFF
#define MT6331_ACCDET_PWM_THRESH_SHIFT                   0
#define MT6331_ACCDET_RISE_DELAY_MASK                    0x7FFF
#define MT6331_ACCDET_RISE_DELAY_SHIFT                   0
#define MT6331_ACCDET_FALL_DELAY_MASK                    0x1
#define MT6331_ACCDET_FALL_DELAY_SHIFT                   15
#define MT6331_ACCDET_DEBOUNCE0_MASK                     0xFFFF
#define MT6331_ACCDET_DEBOUNCE0_SHIFT                    0
#define MT6331_ACCDET_DEBOUNCE1_MASK                     0xFFFF
#define MT6331_ACCDET_DEBOUNCE1_SHIFT                    0
#define MT6331_ACCDET_DEBOUNCE2_MASK                     0xFFFF
#define MT6331_ACCDET_DEBOUNCE2_SHIFT                    0
#define MT6331_ACCDET_DEBOUNCE3_MASK                     0xFFFF
#define MT6331_ACCDET_DEBOUNCE3_SHIFT                    0
#define MT6331_ACCDET_DEBOUNCE4_MASK                     0xFFFF
#define MT6331_ACCDET_DEBOUNCE4_SHIFT                    0
#define MT6331_ACCDET_IVAL_CUR_IN_MASK                   0x3
#define MT6331_ACCDET_IVAL_CUR_IN_SHIFT                  0
#define MT6331_ACCDET_EINT_IVAL_CUR_IN_MASK              0x1
#define MT6331_ACCDET_EINT_IVAL_CUR_IN_SHIFT             2
#define MT6331_ACCDET_IVAL_SAM_IN_MASK                   0x3
#define MT6331_ACCDET_IVAL_SAM_IN_SHIFT                  4
#define MT6331_ACCDET_EINT_IVAL_SAM_IN_MASK              0x1
#define MT6331_ACCDET_EINT_IVAL_SAM_IN_SHIFT             6
#define MT6331_ACCDET_IVAL_MEM_IN_MASK                   0x3
#define MT6331_ACCDET_IVAL_MEM_IN_SHIFT                  8
#define MT6331_ACCDET_EINT_IVAL_MEM_IN_MASK              0x1
#define MT6331_ACCDET_EINT_IVAL_MEM_IN_SHIFT             10
#define MT6331_ACCDET_EINT_IVAL_SEL_MASK                 0x1
#define MT6331_ACCDET_EINT_IVAL_SEL_SHIFT                14
#define MT6331_ACCDET_IVAL_SEL_MASK                      0x1
#define MT6331_ACCDET_IVAL_SEL_SHIFT                     15
#define MT6331_ACCDET_IRQ_MASK                           0x1
#define MT6331_ACCDET_IRQ_SHIFT                          0
#define MT6331_ACCDET_NEGV_IRQ_MASK                      0x1
#define MT6331_ACCDET_NEGV_IRQ_SHIFT                     1
#define MT6331_ACCDET_EINT_IRQ_MASK                      0x1
#define MT6331_ACCDET_EINT_IRQ_SHIFT                     2
#define MT6331_ACCDET_IRQ_CLR_MASK                       0x1
#define MT6331_ACCDET_IRQ_CLR_SHIFT                      8
#define MT6331_ACCDET_NEGV_IRQ_CLR_MASK                  0x1
#define MT6331_ACCDET_NEGV_IRQ_CLR_SHIFT                 9
#define MT6331_ACCDET_EINT_IRQ_CLR_MASK                  0x1
#define MT6331_ACCDET_EINT_IRQ_CLR_SHIFT                 10
#define MT6331_ACCDET_EINT_IRQ_POLARITY_MASK             0x1
#define MT6331_ACCDET_EINT_IRQ_POLARITY_SHIFT            15
#define MT6331_ACCDET_TEST_MODE0_MASK                    0x1
#define MT6331_ACCDET_TEST_MODE0_SHIFT                   0
#define MT6331_ACCDET_TEST_MODE1_MASK                    0x1
#define MT6331_ACCDET_TEST_MODE1_SHIFT                   1
#define MT6331_ACCDET_TEST_MODE2_MASK                    0x1
#define MT6331_ACCDET_TEST_MODE2_SHIFT                   2
#define MT6331_ACCDET_TEST_MODE3_MASK                    0x1
#define MT6331_ACCDET_TEST_MODE3_SHIFT                   3
#define MT6331_ACCDET_TEST_MODE4_MASK                    0x1
#define MT6331_ACCDET_TEST_MODE4_SHIFT                   4
#define MT6331_ACCDET_TEST_MODE5_MASK                    0x1
#define MT6331_ACCDET_TEST_MODE5_SHIFT                   5
#define MT6331_ACCDET_PWM_SEL_MASK                       0x3
#define MT6331_ACCDET_PWM_SEL_SHIFT                      6
#define MT6331_ACCDET_IN_SW_MASK                         0x3
#define MT6331_ACCDET_IN_SW_SHIFT                        8
#define MT6331_ACCDET_CMP_EN_SW_MASK                     0x1
#define MT6331_ACCDET_CMP_EN_SW_SHIFT                    12
#define MT6331_ACCDET_VTH_EN_SW_MASK                     0x1
#define MT6331_ACCDET_VTH_EN_SW_SHIFT                    13
#define MT6331_ACCDET_MBIAS_EN_SW_MASK                   0x1
#define MT6331_ACCDET_MBIAS_EN_SW_SHIFT                  14
#define MT6331_ACCDET_PWM_EN_SW_MASK                     0x1
#define MT6331_ACCDET_PWM_EN_SW_SHIFT                    15
#define MT6331_ACCDET_IN_MASK                            0x3
#define MT6331_ACCDET_IN_SHIFT                           0
#define MT6331_ACCDET_CUR_IN_MASK                        0x3
#define MT6331_ACCDET_CUR_IN_SHIFT                       2
#define MT6331_ACCDET_SAM_IN_MASK                        0x3
#define MT6331_ACCDET_SAM_IN_SHIFT                       4
#define MT6331_ACCDET_MEM_IN_MASK                        0x3
#define MT6331_ACCDET_MEM_IN_SHIFT                       6
#define MT6331_ACCDET_STATE_MASK                         0x7
#define MT6331_ACCDET_STATE_SHIFT                        8
#define MT6331_ACCDET_MBIAS_CLK_MASK                     0x1
#define MT6331_ACCDET_MBIAS_CLK_SHIFT                    12
#define MT6331_ACCDET_VTH_CLK_MASK                       0x1
#define MT6331_ACCDET_VTH_CLK_SHIFT                      13
#define MT6331_ACCDET_CMP_CLK_MASK                       0x1
#define MT6331_ACCDET_CMP_CLK_SHIFT                      14
#define MT6331_DA_AUDACCDETAUXADCSWCTRL_MASK             0x1
#define MT6331_DA_AUDACCDETAUXADCSWCTRL_SHIFT            15
#define MT6331_ACCDET_EINT_DEBOUNCE_MASK                 0x7
#define MT6331_ACCDET_EINT_DEBOUNCE_SHIFT                4
#define MT6331_ACCDET_EINT_PWM_THRESH_MASK               0x7
#define MT6331_ACCDET_EINT_PWM_THRESH_SHIFT              8
#define MT6331_ACCDET_EINT_PWM_WIDTH_MASK                0x3
#define MT6331_ACCDET_EINT_PWM_WIDTH_SHIFT               12
#define MT6331_ACCDET_NEGV_THRESH_MASK                   0x1F
#define MT6331_ACCDET_NEGV_THRESH_SHIFT                  0
#define MT6331_ACCDET_EINT_PWM_FALL_DELAY_MASK           0x1
#define MT6331_ACCDET_EINT_PWM_FALL_DELAY_SHIFT          5
#define MT6331_ACCDET_EINT_PWM_RISE_DELAY_MASK           0x3FF
#define MT6331_ACCDET_EINT_PWM_RISE_DELAY_SHIFT          6
#define MT6331_ACCDET_TEST_MODE13_MASK                   0x1
#define MT6331_ACCDET_TEST_MODE13_SHIFT                  1
#define MT6331_ACCDET_TEST_MODE12_MASK                   0x1
#define MT6331_ACCDET_TEST_MODE12_SHIFT                  2
#define MT6331_ACCDET_NVDETECTOUT_SW_MASK                0x1
#define MT6331_ACCDET_NVDETECTOUT_SW_SHIFT               3
#define MT6331_ACCDET_TEST_MODE11_MASK                   0x1
#define MT6331_ACCDET_TEST_MODE11_SHIFT                  5
#define MT6331_ACCDET_TEST_MODE10_MASK                   0x1
#define MT6331_ACCDET_TEST_MODE10_SHIFT                  6
#define MT6331_ACCDET_EINTCMPOUT_SW_MASK                 0x1
#define MT6331_ACCDET_EINTCMPOUT_SW_SHIFT                7
#define MT6331_ACCDET_TEST_MODE9_MASK                    0x1
#define MT6331_ACCDET_TEST_MODE9_SHIFT                   9
#define MT6331_ACCDET_TEST_MODE8_MASK                    0x1
#define MT6331_ACCDET_TEST_MODE8_SHIFT                   10
#define MT6331_ACCDET_AUXADC_CTRL_SW_MASK                0x1
#define MT6331_ACCDET_AUXADC_CTRL_SW_SHIFT               11
#define MT6331_ACCDET_TEST_MODE7_MASK                    0x1
#define MT6331_ACCDET_TEST_MODE7_SHIFT                   13
#define MT6331_ACCDET_TEST_MODE6_MASK                    0x1
#define MT6331_ACCDET_TEST_MODE6_SHIFT                   14
#define MT6331_ACCDET_EINTCMP_EN_SW_MASK                 0x1
#define MT6331_ACCDET_EINTCMP_EN_SW_SHIFT                15
#define MT6331_RG_SWBUFSWEN_MASK                         0x1
#define MT6331_RG_SWBUFSWEN_SHIFT                        10
#define MT6331_RG_SWBUFMODSEL_MASK                       0x1
#define MT6331_RG_SWBUFMODSEL_SHIFT                      11
#define MT6331_RG_NVDETVTH_MASK                          0x1
#define MT6331_RG_NVDETVTH_SHIFT                         12
#define MT6331_RG_NVDETCMPEN_MASK                        0x1
#define MT6331_RG_NVDETCMPEN_SHIFT                       13
#define MT6331_RG_EINTCONFIGACCDET_MASK                  0x1
#define MT6331_RG_EINTCONFIGACCDET_SHIFT                 14
#define MT6331_RG_EINTCOMPVTH_MASK                       0x1
#define MT6331_RG_EINTCOMPVTH_SHIFT                      15
#define MT6331_ACCDET_EINT_STATE_MASK                    0x7
#define MT6331_ACCDET_EINT_STATE_SHIFT                   0
#define MT6331_ACCDET_EINT_CUR_IN_MASK                   0x1
#define MT6331_ACCDET_EINT_CUR_IN_SHIFT                  8
#define MT6331_ACCDET_EINT_SAM_IN_MASK                   0x1
#define MT6331_ACCDET_EINT_SAM_IN_SHIFT                  9
#define MT6331_ACCDET_EINT_MEM_IN_MASK                   0x1
#define MT6331_ACCDET_EINT_MEM_IN_SHIFT                  10
#define MT6331_NVDETECTOUT_MASK                          0x1
#define MT6331_NVDETECTOUT_SHIFT                         13
#define MT6331_EINTCMPOUT_MASK                           0x1
#define MT6331_EINTCMPOUT_SHIFT                          14
#define MT6331_NI_EINTCMPEN_MASK                         0x1
#define MT6331_NI_EINTCMPEN_SHIFT                        15
#define MT6331_ACCDET_NEGV_COUNT_IN_MASK                 0x1F
#define MT6331_ACCDET_NEGV_COUNT_IN_SHIFT                0
#define MT6331_ACCDET_NEGV_COUNT_END_MASK                0x1
#define MT6331_ACCDET_NEGV_COUNT_END_SHIFT               12
#define MT6331_ACCDET_NEGV_MINU_MASK                     0x1
#define MT6331_ACCDET_NEGV_MINU_SHIFT                    13
#define MT6331_ACCDET_NEGV_ADD_MASK                      0x1
#define MT6331_ACCDET_NEGV_ADD_SHIFT                     14
#define MT6331_ACCDET_NEGV_CMP_MASK                      0x1
#define MT6331_ACCDET_NEGV_CMP_SHIFT                     15
#define MT6331_ACCDET_CUR_DEB_MASK                       0xFFFF
#define MT6331_ACCDET_CUR_DEB_SHIFT                      0
#define MT6331_ACCDET_EINT_CUR_DEB_MASK                  0x7FFF
#define MT6331_ACCDET_EINT_CUR_DEB_SHIFT                 0
#define MT6331_ACCDET_RSV_CON0_MASK                      0xFFFF
#define MT6331_ACCDET_RSV_CON0_SHIFT                     0
#define MT6331_ACCDET_RSV_CON1_MASK                      0xFFFF
#define MT6331_ACCDET_RSV_CON1_SHIFT                     0

#endif // #ifdef PMIC_6331_REG_API
#endif // #ifndef __DCL_PMIC6331_HW_H_STRUCT__

