Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o /home/udagawa/projects/FPGA/ISE/DIV_CIR/TEST_DIV_CIR_isim_beh.exe -prj /home/udagawa/projects/FPGA/ISE/DIV_CIR/TEST_DIV_CIR_beh.prj work.TEST_DIV_CIR work.glbl 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file "/home/udagawa/projects/FPGA/ISE/DIV_CIR/DIV_CIR.vf" into library work
Analyzing Verilog file "/home/udagawa/projects/FPGA/ISE/DIV_CIR/TEST_DIV_CIR.v" into library work
Analyzing Verilog file "/opt/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 94680 KB
Fuse CPU Usage: 1800 ms
Compiling module FD
Compiling module INV
Compiling module DIV_CIR
Compiling module TEST_DIV_CIR
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 2 sub-compilation(s) to finish...
Compiled 5 Verilog Units
Built simulation executable /home/udagawa/projects/FPGA/ISE/DIV_CIR/TEST_DIV_CIR_isim_beh.exe
Fuse Memory Usage: 392712 KB
Fuse CPU Usage: 1800 ms
GCC CPU Usage: 400 ms
