

================================================================
== Vitis HLS Report for 'txEngMemAccessBreakdown'
================================================================
* Date:           Tue Jul 19 06:14:33 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        toe_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu3p-ffvc1517-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  3.271 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        2|        2|  6.542 ns|  6.542 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     278|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      70|    -|
|Register         |        -|     -|     219|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     219|     348|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1440|  2280|  788160|  394080|  320|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |ret_fu_144_p2                     |         +|   0|  0|  31|          24|          24|
    |len_V_1_fu_166_p2                 |         -|   0|  0|  23|           1|          16|
    |len_V_fu_217_p2                   |         -|   0|  0|  23|          16|          16|
    |ap_condition_134                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_185                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_217                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op18_read_state1     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op34_write_state2    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op36_write_state2    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op47_write_state3    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op49_write_state3    |       and|   0|  0|   2|           1|           1|
    |tmp_i_nbreadreq_fu_68_p3          |       and|   0|  0|  57|           1|           0|
    |icmp_ln886_fu_150_p2              |      icmp|   0|  0|  16|          24|          19|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_io                |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_io                |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2  |        or|   0|  0|   2|           1|           1|
    |or_ln174_fu_198_p2                |        or|   0|  0|  96|          96|          57|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 278|         178|         149|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done                                 |   9|          2|    1|          2|
    |m_axis_txread_cmd_V_TDATA_blk_n         |   9|          2|    1|          2|
    |m_axis_txread_cmd_V_TDATA_int_regslice  |  20|          4|  128|        512|
    |memAccessBreakdown2txPkgStitcher_blk_n  |   9|          2|    1|          2|
    |memAccessBreakdown2txPkgStitcher_din    |  14|          3|    1|          3|
    |txMetaloader2memAccessBreakdown_blk_n   |   9|          2|    1|          2|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  70|         15|  133|        523|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------+-----+----+-----+-----------+
    |                       Name                       |  FF | LUT| Bits| Const Bits|
    +--------------------------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                                         |    1|   0|    1|          0|
    |ap_done_reg                                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                           |    1|   0|    1|          0|
    |cmd_bbt_V_1                                       |   16|   0|   16|          0|
    |icmp_ln886_reg_254                                |    1|   0|    1|          0|
    |icmp_ln886_reg_254_pp0_iter1_reg                  |    1|   0|    1|          0|
    |len_V_1_reg_258                                   |   16|   0|   16|          0|
    |lengthFirstAccess_V                               |   16|   0|   16|          0|
    |p_Val2_s_reg_249                                  |   32|   0|   32|          0|
    |tmp_i_reg_240                                     |    1|   0|    1|          0|
    |tmp_i_reg_240_pp0_iter1_reg                       |    1|   0|    1|          0|
    |txEngBreakdownState_V                             |    1|   0|    1|          0|
    |txEngBreakdownState_V_load_reg_236                |    1|   0|    1|          0|
    |txEngBreakdownState_V_load_reg_236_pp0_iter1_reg  |    1|   0|    1|          0|
    |txMetaloader2memAccessBreakdown_read_reg_244      |  128|   0|  128|          0|
    +--------------------------------------------------+-----+----+-----+-----------+
    |Total                                             |  219|   0|  219|          0|
    +--------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------------+-----+-----+------------+----------------------------------+--------------+
|                RTL Ports                | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+-----------------------------------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk                                   |   in|    1|  ap_ctrl_hs|           txEngMemAccessBreakdown|  return value|
|ap_rst                                   |   in|    1|  ap_ctrl_hs|           txEngMemAccessBreakdown|  return value|
|ap_start                                 |   in|    1|  ap_ctrl_hs|           txEngMemAccessBreakdown|  return value|
|ap_done                                  |  out|    1|  ap_ctrl_hs|           txEngMemAccessBreakdown|  return value|
|ap_continue                              |   in|    1|  ap_ctrl_hs|           txEngMemAccessBreakdown|  return value|
|ap_idle                                  |  out|    1|  ap_ctrl_hs|           txEngMemAccessBreakdown|  return value|
|ap_ready                                 |  out|    1|  ap_ctrl_hs|           txEngMemAccessBreakdown|  return value|
|txMetaloader2memAccessBreakdown_dout     |   in|  128|     ap_fifo|   txMetaloader2memAccessBreakdown|       pointer|
|txMetaloader2memAccessBreakdown_empty_n  |   in|    1|     ap_fifo|   txMetaloader2memAccessBreakdown|       pointer|
|txMetaloader2memAccessBreakdown_read     |  out|    1|     ap_fifo|   txMetaloader2memAccessBreakdown|       pointer|
|memAccessBreakdown2txPkgStitcher_din     |  out|    1|     ap_fifo|  memAccessBreakdown2txPkgStitcher|       pointer|
|memAccessBreakdown2txPkgStitcher_full_n  |   in|    1|     ap_fifo|  memAccessBreakdown2txPkgStitcher|       pointer|
|memAccessBreakdown2txPkgStitcher_write   |  out|    1|     ap_fifo|  memAccessBreakdown2txPkgStitcher|       pointer|
|m_axis_txread_cmd_V_TREADY               |   in|    1|        axis|               m_axis_txread_cmd_V|       pointer|
|m_axis_txread_cmd_V_TDATA                |  out|  128|        axis|               m_axis_txread_cmd_V|       pointer|
|m_axis_txread_cmd_V_TVALID               |  out|    1|        axis|               m_axis_txread_cmd_V|       pointer|
+-----------------------------------------+-----+-----+------------+----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.44>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %memAccessBreakdown2txPkgStitcher, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %memAccessBreakdown2txPkgStitcher, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %memAccessBreakdown2txPkgStitcher, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %txMetaloader2memAccessBreakdown, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %txMetaloader2memAccessBreakdown, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %txMetaloader2memAccessBreakdown, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %memAccessBreakdown2txPkgStitcher, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %txMetaloader2memAccessBreakdown, void @empty_3, i32 0, i32 0, void @empty_5, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %m_axis_txread_cmd_V, void @empty_0, i32 1, i32 1, void @empty_6, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specpipeline_ln1463 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_5" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1463]   --->   Operation 13 'specpipeline' 'specpipeline_ln1463' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%txEngBreakdownState_V_load = load i1 %txEngBreakdownState_V"   --->   Operation 14 'load' 'txEngBreakdownState_V_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln1474 = br i1 %txEngBreakdownState_V_load, void, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1474]   --->   Operation 15 'br' 'br_ln1474' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i128P0A, i128 %txMetaloader2memAccessBreakdown, i32 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:136]   --->   Operation 16 'nbreadreq' 'tmp_i' <Predicate = (!txEngBreakdownState_V_load)> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 32> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln1477 = br i1 %tmp_i, void %txEngMemAccessBreakdown.exit, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1477]   --->   Operation 17 'br' 'br_ln1477' <Predicate = (!txEngBreakdownState_V_load)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.16ns)   --->   "%txMetaloader2memAccessBreakdown_read = read i128 @_ssdm_op_Read.ap_fifo.volatile.i128P0A, i128 %txMetaloader2memAccessBreakdown" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 18 'read' 'txMetaloader2memAccessBreakdown_read' <Predicate = (!txEngBreakdownState_V_load & tmp_i)> <Delay = 1.16> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 32> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%rhs = trunc i128 %txMetaloader2memAccessBreakdown_read" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 19 'trunc' 'rhs' <Predicate = (!txEngBreakdownState_V_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln145_1 = trunc i128 %txMetaloader2memAccessBreakdown_read" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 20 'trunc' 'trunc_ln145_1' <Predicate = (!txEngBreakdownState_V_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%store_ln145 = store i16 %trunc_ln145_1, i16 %cmd_bbt_V_1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 21 'store' 'store_ln145' <Predicate = (!txEngBreakdownState_V_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_Val2_s = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %txMetaloader2memAccessBreakdown_read, i32 64, i32 95" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 22 'partselect' 'p_Val2_s' <Predicate = (!txEngBreakdownState_V_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%lhs = partselect i18 @_ssdm_op_PartSelect.i18.i128.i32.i32, i128 %txMetaloader2memAccessBreakdown_read, i32 64, i32 81"   --->   Operation 23 'partselect' 'lhs' <Predicate = (!txEngBreakdownState_V_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln1346 = zext i18 %lhs"   --->   Operation 24 'zext' 'zext_ln1346' <Predicate = (!txEngBreakdownState_V_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln1346_1 = zext i23 %rhs"   --->   Operation 25 'zext' 'zext_ln1346_1' <Predicate = (!txEngBreakdownState_V_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.82ns)   --->   "%ret = add i24 %zext_ln1346_1, i24 %zext_ln1346"   --->   Operation 26 'add' 'ret' <Predicate = (!txEngBreakdownState_V_load & tmp_i)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.76ns)   --->   "%icmp_ln886 = icmp_ugt  i24 %ret, i24 262144"   --->   Operation 27 'icmp' 'icmp_ln886' <Predicate = (!txEngBreakdownState_V_load & tmp_i)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln1481 = br i1 %icmp_ln886, void, void" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1481]   --->   Operation 28 'br' 'br_ln1481' <Predicate = (!txEngBreakdownState_V_load & tmp_i)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i128.i32.i32, i128 %txMetaloader2memAccessBreakdown_read, i32 64, i32 79"   --->   Operation 29 'partselect' 'trunc_ln' <Predicate = (!txEngBreakdownState_V_load & tmp_i & icmp_ln886)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.78ns)   --->   "%len_V_1 = sub i16 0, i16 %trunc_ln"   --->   Operation 30 'sub' 'len_V_1' <Predicate = (!txEngBreakdownState_V_load & tmp_i & icmp_ln886)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%store_ln1483 = store i16 %len_V_1, i16 %lengthFirstAccess_V" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1483]   --->   Operation 31 'store' 'store_ln1483' <Predicate = (!txEngBreakdownState_V_load & tmp_i & icmp_ln886)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.38ns)   --->   "%store_ln1487 = store i1 1, i1 %txEngBreakdownState_V" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1487]   --->   Operation 32 'store' 'store_ln1487' <Predicate = (!txEngBreakdownState_V_load & tmp_i & icmp_ln886)> <Delay = 0.38>
ST_1 : Operation 33 [1/1] (0.38ns)   --->   "%store_ln1498 = store i1 0, i1 %txEngBreakdownState_V" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1498]   --->   Operation 33 'store' 'store_ln1498' <Predicate = (txEngBreakdownState_V_load)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.16>
ST_2 : Operation 34 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %memAccessBreakdown2txPkgStitcher, i1 0" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 34 'write' 'write_ln174' <Predicate = (!txEngBreakdownState_V_load & tmp_i & !icmp_ln886)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 32> <FIFO>
ST_2 : Operation 35 [2/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i128P128A, i128 %m_axis_txread_cmd_V, i128 %txMetaloader2memAccessBreakdown_read" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 35 'write' 'write_ln174' <Predicate = (!txEngBreakdownState_V_load & tmp_i & !icmp_ln886)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 36 [1/1] (1.16ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i1P0A, i1 %memAccessBreakdown2txPkgStitcher, i1 1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 36 'write' 'write_ln174' <Predicate = (!txEngBreakdownState_V_load & tmp_i & icmp_ln886)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.38> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 32> <FIFO>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_15_i = bitconcatenate i96 @_ssdm_op_BitConcatenate.i96.i32.i48.i16, i32 %p_Val2_s, i48 0, i16 %len_V_1" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 37 'bitconcatenate' 'tmp_15_i' <Predicate = (!txEngBreakdownState_V_load & tmp_i & icmp_ln886)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%or_ln174 = or i96 %tmp_15_i, i96 72339073309605888" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 38 'or' 'or_ln174' <Predicate = (!txEngBreakdownState_V_load & tmp_i & icmp_ln886)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln174_8 = zext i96 %or_ln174" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 39 'zext' 'zext_ln174_8' <Predicate = (!txEngBreakdownState_V_load & tmp_i & icmp_ln886)> <Delay = 0.00>
ST_2 : Operation 40 [2/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i128P128A, i128 %m_axis_txread_cmd_V, i128 %zext_ln174_8" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 40 'write' 'write_ln174' <Predicate = (!txEngBreakdownState_V_load & tmp_i & icmp_ln886)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%cmd_bbt_V_1_load = load i16 %cmd_bbt_V_1"   --->   Operation 41 'load' 'cmd_bbt_V_1_load' <Predicate = (txEngBreakdownState_V_load)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%lengthFirstAccess_V_load = load i16 %lengthFirstAccess_V"   --->   Operation 42 'load' 'lengthFirstAccess_V_load' <Predicate = (txEngBreakdownState_V_load)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.78ns)   --->   "%len_V = sub i16 %cmd_bbt_V_1_load, i16 %lengthFirstAccess_V_load"   --->   Operation 43 'sub' 'len_V' <Predicate = (txEngBreakdownState_V_load)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i57 @_ssdm_op_BitConcatenate.i57.i41.i16, i41 1103806660608, i16 %len_V" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 44 'bitconcatenate' 'or_ln' <Predicate = (txEngBreakdownState_V_load)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln174 = zext i57 %or_ln" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 45 'zext' 'zext_ln174' <Predicate = (txEngBreakdownState_V_load)> <Delay = 0.00>
ST_2 : Operation 46 [2/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i128P128A, i128 %m_axis_txread_cmd_V, i128 %zext_ln174" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 46 'write' 'write_ln174' <Predicate = (txEngBreakdownState_V_load)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 47 [1/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i128P128A, i128 %m_axis_txread_cmd_V, i128 %txMetaloader2memAccessBreakdown_read" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 47 'write' 'write_ln174' <Predicate = (!txEngBreakdownState_V_load & tmp_i & !icmp_ln886)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln0 = br void %txEngMemAccessBreakdown.exit"   --->   Operation 48 'br' 'br_ln0' <Predicate = (!txEngBreakdownState_V_load & tmp_i & !icmp_ln886)> <Delay = 0.00>
ST_3 : Operation 49 [1/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i128P128A, i128 %m_axis_txread_cmd_V, i128 %zext_ln174_8" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 49 'write' 'write_ln174' <Predicate = (!txEngBreakdownState_V_load & tmp_i & icmp_ln886)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln1488 = br void %txEngMemAccessBreakdown.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1488]   --->   Operation 50 'br' 'br_ln1488' <Predicate = (!txEngBreakdownState_V_load & tmp_i & icmp_ln886)> <Delay = 0.00>
ST_3 : Operation 51 [1/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i128P128A, i128 %m_axis_txread_cmd_V, i128 %zext_ln174" [/opt/xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 51 'write' 'write_ln174' <Predicate = (txEngBreakdownState_V_load)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 123 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln1499 = br void %txEngMemAccessBreakdown.exit" [/home/haiyang3/eth-axi-streamer/fpga-network-stack/hls/toe/tx_engine/tx_engine.cpp:1499]   --->   Operation 52 'br' 'br_ln1499' <Predicate = (txEngBreakdownState_V_load)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 53 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ m_axis_txread_cmd_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ txEngBreakdownState_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ txMetaloader2memAccessBreakdown]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ cmd_bbt_V_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ lengthFirstAccess_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ memAccessBreakdown2txPkgStitcher]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0                    (specinterface ) [ 0000]
specinterface_ln0                    (specinterface ) [ 0000]
specinterface_ln0                    (specinterface ) [ 0000]
specinterface_ln0                    (specinterface ) [ 0000]
specinterface_ln0                    (specinterface ) [ 0000]
specinterface_ln0                    (specinterface ) [ 0000]
specinterface_ln0                    (specinterface ) [ 0000]
specinterface_ln0                    (specinterface ) [ 0000]
specinterface_ln0                    (specinterface ) [ 0000]
specpipeline_ln1463                  (specpipeline  ) [ 0000]
txEngBreakdownState_V_load           (load          ) [ 0111]
br_ln1474                            (br            ) [ 0000]
tmp_i                                (nbreadreq     ) [ 0111]
br_ln1477                            (br            ) [ 0000]
txMetaloader2memAccessBreakdown_read (read          ) [ 0111]
rhs                                  (trunc         ) [ 0000]
trunc_ln145_1                        (trunc         ) [ 0000]
store_ln145                          (store         ) [ 0000]
p_Val2_s                             (partselect    ) [ 0110]
lhs                                  (partselect    ) [ 0000]
zext_ln1346                          (zext          ) [ 0000]
zext_ln1346_1                        (zext          ) [ 0000]
ret                                  (add           ) [ 0000]
icmp_ln886                           (icmp          ) [ 0111]
br_ln1481                            (br            ) [ 0000]
trunc_ln                             (partselect    ) [ 0000]
len_V_1                              (sub           ) [ 0110]
store_ln1483                         (store         ) [ 0000]
store_ln1487                         (store         ) [ 0000]
store_ln1498                         (store         ) [ 0000]
write_ln174                          (write         ) [ 0000]
write_ln174                          (write         ) [ 0000]
tmp_15_i                             (bitconcatenate) [ 0000]
or_ln174                             (or            ) [ 0000]
zext_ln174_8                         (zext          ) [ 0101]
cmd_bbt_V_1_load                     (load          ) [ 0000]
lengthFirstAccess_V_load             (load          ) [ 0000]
len_V                                (sub           ) [ 0000]
or_ln                                (bitconcatenate) [ 0000]
zext_ln174                           (zext          ) [ 0101]
write_ln174                          (write         ) [ 0000]
br_ln0                               (br            ) [ 0000]
write_ln174                          (write         ) [ 0000]
br_ln1488                            (br            ) [ 0000]
write_ln174                          (write         ) [ 0000]
br_ln1499                            (br            ) [ 0000]
ret_ln0                              (ret           ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="m_axis_txread_cmd_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m_axis_txread_cmd_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="txEngBreakdownState_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="txEngBreakdownState_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="txMetaloader2memAccessBreakdown">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="txMetaloader2memAccessBreakdown"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="cmd_bbt_V_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cmd_bbt_V_1"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="lengthFirstAccess_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lengthFirstAccess_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="memAccessBreakdown2txPkgStitcher">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="memAccessBreakdown2txPkgStitcher"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i18.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i128P128A"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i96.i32.i48.i16"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i57.i41.i16"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="tmp_i_nbreadreq_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="0" index="1" bw="128" slack="0"/>
<pin id="71" dir="0" index="2" bw="1" slack="0"/>
<pin id="72" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="txMetaloader2memAccessBreakdown_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="128" slack="0"/>
<pin id="78" dir="0" index="1" bw="128" slack="0"/>
<pin id="79" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="txMetaloader2memAccessBreakdown_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_write_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="0" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="1" slack="0"/>
<pin id="86" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 write_ln174/2 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_write_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="0" slack="0"/>
<pin id="92" dir="0" index="1" bw="128" slack="0"/>
<pin id="93" dir="0" index="2" bw="128" slack="0"/>
<pin id="94" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/2 write_ln174/2 write_ln174/2 "/>
</bind>
</comp>

<comp id="98" class="1004" name="txEngBreakdownState_V_load_load_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="txEngBreakdownState_V_load/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="rhs_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="128" slack="0"/>
<pin id="104" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="rhs/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="trunc_ln145_1_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="128" slack="0"/>
<pin id="108" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln145_1/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="store_ln145_store_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="16" slack="0"/>
<pin id="112" dir="0" index="1" bw="16" slack="0"/>
<pin id="113" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln145/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="p_Val2_s_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="128" slack="0"/>
<pin id="119" dir="0" index="2" bw="8" slack="0"/>
<pin id="120" dir="0" index="3" bw="8" slack="0"/>
<pin id="121" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="lhs_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="18" slack="0"/>
<pin id="128" dir="0" index="1" bw="128" slack="0"/>
<pin id="129" dir="0" index="2" bw="8" slack="0"/>
<pin id="130" dir="0" index="3" bw="8" slack="0"/>
<pin id="131" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lhs/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="zext_ln1346_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="18" slack="0"/>
<pin id="138" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1346/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="zext_ln1346_1_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="23" slack="0"/>
<pin id="142" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1346_1/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="ret_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="23" slack="0"/>
<pin id="146" dir="0" index="1" bw="18" slack="0"/>
<pin id="147" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="icmp_ln886_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="24" slack="0"/>
<pin id="152" dir="0" index="1" bw="24" slack="0"/>
<pin id="153" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln886/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="trunc_ln_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="16" slack="0"/>
<pin id="158" dir="0" index="1" bw="128" slack="0"/>
<pin id="159" dir="0" index="2" bw="8" slack="0"/>
<pin id="160" dir="0" index="3" bw="8" slack="0"/>
<pin id="161" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="len_V_1_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="0" index="1" bw="16" slack="0"/>
<pin id="169" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="len_V_1/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="store_ln1483_store_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="16" slack="0"/>
<pin id="174" dir="0" index="1" bw="16" slack="0"/>
<pin id="175" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1483/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="store_ln1487_store_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1487/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="store_ln1498_store_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1498/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="tmp_15_i_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="96" slack="0"/>
<pin id="192" dir="0" index="1" bw="32" slack="1"/>
<pin id="193" dir="0" index="2" bw="1" slack="0"/>
<pin id="194" dir="0" index="3" bw="16" slack="1"/>
<pin id="195" dir="1" index="4" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_15_i/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="or_ln174_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="96" slack="0"/>
<pin id="200" dir="0" index="1" bw="96" slack="0"/>
<pin id="201" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln174/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="zext_ln174_8_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="96" slack="0"/>
<pin id="206" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174_8/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="cmd_bbt_V_1_load_load_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="16" slack="0"/>
<pin id="211" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cmd_bbt_V_1_load/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="lengthFirstAccess_V_load_load_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="16" slack="0"/>
<pin id="215" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="lengthFirstAccess_V_load/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="len_V_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="16" slack="0"/>
<pin id="219" dir="0" index="1" bw="16" slack="0"/>
<pin id="220" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="len_V/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="or_ln_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="57" slack="0"/>
<pin id="225" dir="0" index="1" bw="41" slack="0"/>
<pin id="226" dir="0" index="2" bw="16" slack="0"/>
<pin id="227" dir="1" index="3" bw="57" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="zext_ln174_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="57" slack="0"/>
<pin id="233" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln174/2 "/>
</bind>
</comp>

<comp id="236" class="1005" name="txEngBreakdownState_V_load_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="1"/>
<pin id="238" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="txEngBreakdownState_V_load "/>
</bind>
</comp>

<comp id="240" class="1005" name="tmp_i_reg_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="1" slack="1"/>
<pin id="242" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="244" class="1005" name="txMetaloader2memAccessBreakdown_read_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="128" slack="1"/>
<pin id="246" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="txMetaloader2memAccessBreakdown_read "/>
</bind>
</comp>

<comp id="249" class="1005" name="p_Val2_s_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="1"/>
<pin id="251" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="254" class="1005" name="icmp_ln886_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="1"/>
<pin id="256" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln886 "/>
</bind>
</comp>

<comp id="258" class="1005" name="len_V_1_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="16" slack="1"/>
<pin id="260" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="len_V_1 "/>
</bind>
</comp>

<comp id="263" class="1005" name="zext_ln174_8_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="128" slack="1"/>
<pin id="265" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln174_8 "/>
</bind>
</comp>

<comp id="268" class="1005" name="zext_ln174_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="128" slack="1"/>
<pin id="270" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln174 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="28" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="4" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="75"><net_src comp="22" pin="0"/><net_sink comp="68" pin=2"/></net>

<net id="80"><net_src comp="30" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="4" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="87"><net_src comp="54" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="10" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="89"><net_src comp="52" pin="0"/><net_sink comp="82" pin=2"/></net>

<net id="95"><net_src comp="56" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="0" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="97"><net_src comp="50" pin="0"/><net_sink comp="82" pin=2"/></net>

<net id="101"><net_src comp="2" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="76" pin="2"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="76" pin="2"/><net_sink comp="106" pin=0"/></net>

<net id="114"><net_src comp="106" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="6" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="122"><net_src comp="32" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="76" pin="2"/><net_sink comp="116" pin=1"/></net>

<net id="124"><net_src comp="34" pin="0"/><net_sink comp="116" pin=2"/></net>

<net id="125"><net_src comp="36" pin="0"/><net_sink comp="116" pin=3"/></net>

<net id="132"><net_src comp="38" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="76" pin="2"/><net_sink comp="126" pin=1"/></net>

<net id="134"><net_src comp="34" pin="0"/><net_sink comp="126" pin=2"/></net>

<net id="135"><net_src comp="40" pin="0"/><net_sink comp="126" pin=3"/></net>

<net id="139"><net_src comp="126" pin="4"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="102" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="148"><net_src comp="140" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="136" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="144" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="42" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="162"><net_src comp="44" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="76" pin="2"/><net_sink comp="156" pin=1"/></net>

<net id="164"><net_src comp="34" pin="0"/><net_sink comp="156" pin=2"/></net>

<net id="165"><net_src comp="46" pin="0"/><net_sink comp="156" pin=3"/></net>

<net id="170"><net_src comp="48" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="156" pin="4"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="166" pin="2"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="8" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="182"><net_src comp="50" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="2" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="52" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="2" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="196"><net_src comp="58" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="60" pin="0"/><net_sink comp="190" pin=2"/></net>

<net id="202"><net_src comp="190" pin="4"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="62" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="207"><net_src comp="198" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="212"><net_src comp="6" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="216"><net_src comp="8" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="221"><net_src comp="209" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="213" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="228"><net_src comp="64" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="66" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="230"><net_src comp="217" pin="2"/><net_sink comp="223" pin=2"/></net>

<net id="234"><net_src comp="223" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="235"><net_src comp="231" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="239"><net_src comp="98" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="68" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="76" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="252"><net_src comp="116" pin="4"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="257"><net_src comp="150" pin="2"/><net_sink comp="254" pin=0"/></net>

<net id="261"><net_src comp="166" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="190" pin=3"/></net>

<net id="266"><net_src comp="204" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="271"><net_src comp="231" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="90" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: m_axis_txread_cmd_V | {3 }
	Port: txEngBreakdownState_V | {1 }
	Port: txMetaloader2memAccessBreakdown | {}
	Port: cmd_bbt_V_1 | {1 }
	Port: lengthFirstAccess_V | {1 }
	Port: memAccessBreakdown2txPkgStitcher | {2 }
 - Input state : 
	Port: txEngMemAccessBreakdown : m_axis_txread_cmd_V | {}
	Port: txEngMemAccessBreakdown : txEngBreakdownState_V | {1 }
	Port: txEngMemAccessBreakdown : txMetaloader2memAccessBreakdown | {1 }
	Port: txEngMemAccessBreakdown : cmd_bbt_V_1 | {2 }
	Port: txEngMemAccessBreakdown : lengthFirstAccess_V | {2 }
	Port: txEngMemAccessBreakdown : memAccessBreakdown2txPkgStitcher | {}
  - Chain level:
	State 1
		br_ln1474 : 1
		store_ln145 : 1
		zext_ln1346 : 1
		zext_ln1346_1 : 1
		ret : 2
		icmp_ln886 : 3
		br_ln1481 : 4
		len_V_1 : 1
		store_ln1483 : 2
	State 2
		or_ln174 : 1
		zext_ln174_8 : 1
		write_ln174 : 2
		len_V : 1
		or_ln : 2
		zext_ln174 : 3
		write_ln174 : 4
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------|---------|---------|
| Operation|                 Functional Unit                 |    FF   |   LUT   |
|----------|-------------------------------------------------|---------|---------|
|    sub   |                  len_V_1_fu_166                 |    0    |    23   |
|          |                   len_V_fu_217                  |    0    |    23   |
|----------|-------------------------------------------------|---------|---------|
|    add   |                    ret_fu_144                   |    0    |    30   |
|----------|-------------------------------------------------|---------|---------|
|   icmp   |                icmp_ln886_fu_150                |    0    |    16   |
|----------|-------------------------------------------------|---------|---------|
| nbreadreq|              tmp_i_nbreadreq_fu_68              |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|
|   read   | txMetaloader2memAccessBreakdown_read_read_fu_76 |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|
|   write  |                 grp_write_fu_82                 |    0    |    0    |
|          |                 grp_write_fu_90                 |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|
|   trunc  |                    rhs_fu_102                   |    0    |    0    |
|          |               trunc_ln145_1_fu_106              |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|
|          |                 p_Val2_s_fu_116                 |    0    |    0    |
|partselect|                    lhs_fu_126                   |    0    |    0    |
|          |                 trunc_ln_fu_156                 |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|
|          |                zext_ln1346_fu_136               |    0    |    0    |
|   zext   |               zext_ln1346_1_fu_140              |    0    |    0    |
|          |               zext_ln174_8_fu_204               |    0    |    0    |
|          |                zext_ln174_fu_231                |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|
|bitconcatenate|                 tmp_15_i_fu_190                 |    0    |    0    |
|          |                   or_ln_fu_223                  |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|
|    or    |                 or_ln174_fu_198                 |    0    |    0    |
|----------|-------------------------------------------------|---------|---------|
|   Total  |                                                 |    0    |    92   |
|----------|-------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------------------+--------+
|                                            |   FF   |
+--------------------------------------------+--------+
|             icmp_ln886_reg_254             |    1   |
|               len_V_1_reg_258              |   16   |
|              p_Val2_s_reg_249              |   32   |
|                tmp_i_reg_240               |    1   |
|     txEngBreakdownState_V_load_reg_236     |    1   |
|txMetaloader2memAccessBreakdown_read_reg_244|   128  |
|            zext_ln174_8_reg_263            |   128  |
|             zext_ln174_reg_268             |   128  |
+--------------------------------------------+--------+
|                    Total                   |   435  |
+--------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_82 |  p2  |   2  |   1  |    2   |
| grp_write_fu_90 |  p2  |   5  |  128 |   640  ||    26   |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   642  || 0.872571||    26   |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   92   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |   26   |
|  Register |    -   |   435  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   435  |   118  |
+-----------+--------+--------+--------+
