
Tach.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000021a6  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         0000007c  00800060  000021a6  0000223a  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000031  008000dc  008000dc  000022b6  2**0
                  ALLOC
  3 .stab         00001218  00000000  00000000  000022b8  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      000003ad  00000000  00000000  000034d0  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000308  00000000  00000000  00003880  2**3
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00003633  00000000  00000000  00003b88  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001314  00000000  00000000  000071bb  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00001dcb  00000000  00000000  000084cf  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000724  00000000  00000000  0000a29c  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000f6c  00000000  00000000  0000a9c0  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00002c12  00000000  00000000  0000b92c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000048  00000000  00000000  0000e53e  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 ee 00 	jmp	0x1dc	; 0x1dc <__ctors_end>
       4:	0c 94 e4 0b 	jmp	0x17c8	; 0x17c8 <__vector_1>
       8:	0c 94 0b 01 	jmp	0x216	; 0x216 <__bad_interrupt>
       c:	0c 94 0b 01 	jmp	0x216	; 0x216 <__bad_interrupt>
      10:	0c 94 be 0b 	jmp	0x177c	; 0x177c <__vector_4>
      14:	0c 94 0b 01 	jmp	0x216	; 0x216 <__bad_interrupt>
      18:	0c 94 0b 01 	jmp	0x216	; 0x216 <__bad_interrupt>
      1c:	0c 94 0b 01 	jmp	0x216	; 0x216 <__bad_interrupt>
      20:	0c 94 0b 01 	jmp	0x216	; 0x216 <__bad_interrupt>
      24:	0c 94 0b 01 	jmp	0x216	; 0x216 <__bad_interrupt>
      28:	0c 94 55 0b 	jmp	0x16aa	; 0x16aa <__vector_10>
      2c:	0c 94 0b 01 	jmp	0x216	; 0x216 <__bad_interrupt>
      30:	0c 94 0b 01 	jmp	0x216	; 0x216 <__bad_interrupt>
      34:	0c 94 0b 01 	jmp	0x216	; 0x216 <__bad_interrupt>
      38:	0c 94 0b 01 	jmp	0x216	; 0x216 <__bad_interrupt>
      3c:	0c 94 0b 01 	jmp	0x216	; 0x216 <__bad_interrupt>
      40:	0c 94 0b 01 	jmp	0x216	; 0x216 <__bad_interrupt>
      44:	0c 94 0b 01 	jmp	0x216	; 0x216 <__bad_interrupt>
      48:	0c 94 0b 01 	jmp	0x216	; 0x216 <__bad_interrupt>
      4c:	0c 94 0b 01 	jmp	0x216	; 0x216 <__bad_interrupt>
      50:	0c 94 0b 01 	jmp	0x216	; 0x216 <__bad_interrupt>
      54:	df 02       	muls	r29, r31
      56:	ea 02       	muls	r30, r26
      58:	ea 02       	muls	r30, r26
      5a:	ea 02       	muls	r30, r26
      5c:	ea 02       	muls	r30, r26
      5e:	ea 02       	muls	r30, r26
      60:	ea 02       	muls	r30, r26
      62:	ea 02       	muls	r30, r26
      64:	ea 02       	muls	r30, r26
      66:	ea 02       	muls	r30, r26
      68:	ea 02       	muls	r30, r26
      6a:	ea 02       	muls	r30, r26
      6c:	ea 02       	muls	r30, r26
      6e:	ea 02       	muls	r30, r26
      70:	ea 02       	muls	r30, r26
      72:	ea 02       	muls	r30, r26
      74:	ea 02       	muls	r30, r26
      76:	ea 02       	muls	r30, r26
      78:	ea 02       	muls	r30, r26
      7a:	ea 02       	muls	r30, r26
      7c:	ea 02       	muls	r30, r26
      7e:	ea 02       	muls	r30, r26
      80:	ea 02       	muls	r30, r26
      82:	ea 02       	muls	r30, r26
      84:	ea 02       	muls	r30, r26
      86:	ea 02       	muls	r30, r26
      88:	ea 02       	muls	r30, r26
      8a:	ea 02       	muls	r30, r26
      8c:	ea 02       	muls	r30, r26
      8e:	ea 02       	muls	r30, r26
      90:	ea 02       	muls	r30, r26
      92:	ea 02       	muls	r30, r26
      94:	ea 02       	muls	r30, r26
      96:	ea 02       	muls	r30, r26
      98:	ea 02       	muls	r30, r26
      9a:	ea 02       	muls	r30, r26
      9c:	bb 02       	muls	r27, r27
      9e:	ea 02       	muls	r30, r26
      a0:	ea 02       	muls	r30, r26
      a2:	ea 02       	muls	r30, r26
      a4:	ea 02       	muls	r30, r26
      a6:	ea 02       	muls	r30, r26
      a8:	ea 02       	muls	r30, r26
      aa:	ea 02       	muls	r30, r26
      ac:	ea 02       	muls	r30, r26
      ae:	ea 02       	muls	r30, r26
      b0:	ea 02       	muls	r30, r26
      b2:	ea 02       	muls	r30, r26
      b4:	ea 02       	muls	r30, r26
      b6:	ea 02       	muls	r30, r26
      b8:	ea 02       	muls	r30, r26
      ba:	ea 02       	muls	r30, r26
      bc:	ea 02       	muls	r30, r26
      be:	ea 02       	muls	r30, r26
      c0:	ea 02       	muls	r30, r26
      c2:	ea 02       	muls	r30, r26
      c4:	ea 02       	muls	r30, r26
      c6:	ea 02       	muls	r30, r26
      c8:	ea 02       	muls	r30, r26
      ca:	ea 02       	muls	r30, r26
      cc:	ea 02       	muls	r30, r26
      ce:	ea 02       	muls	r30, r26
      d0:	ea 02       	muls	r30, r26
      d2:	ea 02       	muls	r30, r26
      d4:	ea 02       	muls	r30, r26
      d6:	ea 02       	muls	r30, r26
      d8:	ea 02       	muls	r30, r26
      da:	ea 02       	muls	r30, r26
      dc:	ea 02       	muls	r30, r26
      de:	ea 02       	muls	r30, r26
      e0:	ea 02       	muls	r30, r26
      e2:	ea 02       	muls	r30, r26
      e4:	ea 02       	muls	r30, r26
      e6:	ea 02       	muls	r30, r26
      e8:	ea 02       	muls	r30, r26
      ea:	ea 02       	muls	r30, r26
      ec:	ea 02       	muls	r30, r26
      ee:	ea 02       	muls	r30, r26
      f0:	ea 02       	muls	r30, r26
      f2:	ea 02       	muls	r30, r26
      f4:	ea 02       	muls	r30, r26
      f6:	ea 02       	muls	r30, r26
      f8:	ea 02       	muls	r30, r26
      fa:	ea 02       	muls	r30, r26
      fc:	ea 02       	muls	r30, r26
      fe:	ea 02       	muls	r30, r26
     100:	ea 02       	muls	r30, r26
     102:	ea 02       	muls	r30, r26
     104:	ea 02       	muls	r30, r26
     106:	ea 02       	muls	r30, r26
     108:	ea 02       	muls	r30, r26
     10a:	ea 02       	muls	r30, r26
     10c:	ea 02       	muls	r30, r26
     10e:	ea 02       	muls	r30, r26
     110:	ea 02       	muls	r30, r26
     112:	ea 02       	muls	r30, r26
     114:	ea 02       	muls	r30, r26
     116:	ea 02       	muls	r30, r26
     118:	ea 02       	muls	r30, r26
     11a:	ea 02       	muls	r30, r26
     11c:	ea 02       	muls	r30, r26
     11e:	ea 02       	muls	r30, r26
     120:	ea 02       	muls	r30, r26
     122:	ea 02       	muls	r30, r26
     124:	e9 02       	muls	r30, r25
     126:	bd 02       	muls	r27, r29
     128:	bf 02       	muls	r27, r31
     12a:	c1 02       	muls	r28, r17
     12c:	ea 02       	muls	r30, r26
     12e:	c3 02       	muls	r28, r19
     130:	ea 02       	muls	r30, r26
     132:	ea 02       	muls	r30, r26
     134:	c5 02       	muls	r28, r21
     136:	c7 02       	muls	r28, r23
     138:	c9 02       	muls	r28, r25
     13a:	cb 02       	muls	r28, r27
     13c:	cd 02       	muls	r28, r29
     13e:	cf 02       	muls	r28, r31
     140:	d1 02       	muls	r29, r17
     142:	d3 02       	muls	r29, r19
     144:	d5 02       	muls	r29, r21
     146:	d7 02       	muls	r29, r23
     148:	d9 02       	muls	r29, r25
     14a:	db 02       	muls	r29, r27
     14c:	ea 02       	muls	r30, r26
     14e:	ea 02       	muls	r30, r26
     150:	ea 02       	muls	r30, r26
     152:	e1 02       	muls	r30, r17
     154:	ea 02       	muls	r30, r26
     156:	ea 02       	muls	r30, r26
     158:	ea 02       	muls	r30, r26
     15a:	e3 02       	muls	r30, r19
     15c:	e5 02       	muls	r30, r21
     15e:	ea 02       	muls	r30, r26
     160:	dd 02       	muls	r29, r29
     162:	e7 02       	muls	r30, r23

00000164 <settings_str>:
     164:	20 20 20 cd c0 d1 d2 d0 ce c9 ca c8 00                 ..........

00000171 <settings_tach_pulses_str>:
     171:	c8 cc cf d3 cb dc d1 ce c2 2f ce c1 ce d0 ce d2     ........./......
	...

00000182 <side_light_on_str>:
     182:	20 20 20 20 3c c3 ce d0 df d2 3e 20 20 20 00            <.....>   .

00000191 <side_light_off_str>:
     191:	20 20 20 3c c2 db ca cb de d7 c5 cd db 3e 00           <.........>.

000001a0 <side_light_str>:
     1a0:	20 c1 ce d0 d2 ce c2 db c5 20 ce c3 cd c8 00         ........ .....

000001af <top_light_on_str>:
     1af:	20 20 20 20 3c c3 ce d0 c8 d2 3e 20 20 20 00            <.....>   .

000001be <top_light_off_str>:
     1be:	20 20 20 3c c2 db ca cb de d7 c5 cd 3e 00              <........>.

000001cc <top_light_str>:
     1cc:	20 d2 ce cf ce c2 db c9 20 ce c3 ce cd dc 00 00      ....... .......

000001dc <__ctors_end>:
     1dc:	11 24       	eor	r1, r1
     1de:	1f be       	out	0x3f, r1	; 63
     1e0:	cf e5       	ldi	r28, 0x5F	; 95
     1e2:	d8 e0       	ldi	r29, 0x08	; 8
     1e4:	de bf       	out	0x3e, r29	; 62
     1e6:	cd bf       	out	0x3d, r28	; 61

000001e8 <__do_copy_data>:
     1e8:	10 e0       	ldi	r17, 0x00	; 0
     1ea:	a0 e6       	ldi	r26, 0x60	; 96
     1ec:	b0 e0       	ldi	r27, 0x00	; 0
     1ee:	e6 ea       	ldi	r30, 0xA6	; 166
     1f0:	f1 e2       	ldi	r31, 0x21	; 33
     1f2:	02 c0       	rjmp	.+4      	; 0x1f8 <__do_copy_data+0x10>
     1f4:	05 90       	lpm	r0, Z+
     1f6:	0d 92       	st	X+, r0
     1f8:	ac 3d       	cpi	r26, 0xDC	; 220
     1fa:	b1 07       	cpc	r27, r17
     1fc:	d9 f7       	brne	.-10     	; 0x1f4 <__do_copy_data+0xc>

000001fe <__do_clear_bss>:
     1fe:	11 e0       	ldi	r17, 0x01	; 1
     200:	ac ed       	ldi	r26, 0xDC	; 220
     202:	b0 e0       	ldi	r27, 0x00	; 0
     204:	01 c0       	rjmp	.+2      	; 0x208 <.do_clear_bss_start>

00000206 <.do_clear_bss_loop>:
     206:	1d 92       	st	X+, r1

00000208 <.do_clear_bss_start>:
     208:	ad 30       	cpi	r26, 0x0D	; 13
     20a:	b1 07       	cpc	r27, r17
     20c:	e1 f7       	brne	.-8      	; 0x206 <.do_clear_bss_loop>
     20e:	0e 94 eb 0a 	call	0x15d6	; 0x15d6 <main>
     212:	0c 94 d1 10 	jmp	0x21a2	; 0x21a2 <_exit>

00000216 <__bad_interrupt>:
     216:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

0000021a <beeper_init>:
	uint16_t rampup_freq = 120;
	/* enable sound (4 kHz)
	 * Fast PWM. MAX ICR1
	 * Tolge OCR1A
	 * prescaller 16 MHz / 64 * 60 */
	DDRD |= (1 << PD4);
     21a:	8c 9a       	sbi	0x11, 4	; 17
	TCCR1A |= (1 << COM1B1) | (1 << WGM11);
     21c:	8f b5       	in	r24, 0x2f	; 47
     21e:	82 62       	ori	r24, 0x22	; 34
     220:	8f bd       	out	0x2f, r24	; 47
	TCCR1B |= (1 << WGM13) | (1 << WGM12) | (1 << CS11) | (1 << CS10);
     222:	8e b5       	in	r24, 0x2e	; 46
     224:	8b 61       	ori	r24, 0x1B	; 27
     226:	8e bd       	out	0x2e, r24	; 46
		_delay_ms(10);
		rampup_freq--;
		
	}
#endif	
	ICR1 = 0;
     228:	17 bc       	out	0x27, r1	; 39
     22a:	16 bc       	out	0x26, r1	; 38
	OCR1B = 0;	
     22c:	19 bc       	out	0x29, r1	; 41
     22e:	18 bc       	out	0x28, r1	; 40
}
     230:	08 95       	ret

00000232 <beeper_play_tone>:

void beeper_play_tone(uint16_t sound_freq, uint16_t duration)
{
	ICR1 = sound_freq;
     232:	97 bd       	out	0x27, r25	; 39
     234:	86 bd       	out	0x26, r24	; 38
	OCR1B = sound_freq / 2;
     236:	96 95       	lsr	r25
     238:	87 95       	ror	r24
     23a:	99 bd       	out	0x29, r25	; 41
     23c:	88 bd       	out	0x28, r24	; 40
	
	remaining_duration = duration;
     23e:	70 93 dd 00 	sts	0x00DD, r23
     242:	60 93 dc 00 	sts	0x00DC, r22
}
     246:	08 95       	ret

00000248 <beeper_handle_timer_int>:

void beeper_handle_timer_int()
{
	if (0 != remaining_duration)
     248:	80 91 dc 00 	lds	r24, 0x00DC
     24c:	90 91 dd 00 	lds	r25, 0x00DD
     250:	00 97       	sbiw	r24, 0x00	; 0
     252:	59 f0       	breq	.+22     	; 0x26a <beeper_handle_timer_int+0x22>
	{
		remaining_duration--;
     254:	01 97       	sbiw	r24, 0x01	; 1
     256:	90 93 dd 00 	sts	0x00DD, r25
     25a:	80 93 dc 00 	sts	0x00DC, r24
		if (0 == remaining_duration)
     25e:	00 97       	sbiw	r24, 0x00	; 0
     260:	21 f4       	brne	.+8      	; 0x26a <beeper_handle_timer_int+0x22>
		{
			ICR1 = 0;
     262:	17 bc       	out	0x27, r1	; 39
     264:	16 bc       	out	0x26, r1	; 38
			OCR1B = 0;
     266:	19 bc       	out	0x29, r1	; 41
     268:	18 bc       	out	0x28, r1	; 40
     26a:	08 95       	ret

0000026c <display_set_backlight>:
 *      PUBLIC FUNCTIONS                    *
 *******************************************/
void display_set_backlight( uint8_t percent )
{
	/* Configure pin just in case */
	DISPLAY_BACKLIGHT_DDR |= (1 << DISPLAY_BACKLIGHT_PIN);
     26c:	8d 9a       	sbi	0x11, 5	; 17
	
	if (0 == percent)
     26e:	88 23       	and	r24, r24
     270:	11 f4       	brne	.+4      	; 0x276 <display_set_backlight+0xa>
	{
		/* Turn PWM off and set pin to 0 */
		DISPLAY_BACKLIGHT_PORT &= ~(1 << DISPLAY_BACKLIGHT_PIN);
     272:	95 98       	cbi	0x12, 5	; 18
     274:	08 95       	ret
		
	} else if ( 100 <= percent )
     276:	84 36       	cpi	r24, 0x64	; 100
     278:	08 f0       	brcs	.+2      	; 0x27c <display_set_backlight+0x10>
	{
		/* Turn PWM off and set pin to 1 */
		DISPLAY_BACKLIGHT_PORT |= (1 << DISPLAY_BACKLIGHT_PIN);
     27a:	95 9a       	sbi	0x12, 5	; 18
     27c:	08 95       	ret

0000027e <displaySendCommand>:
/********************************************
 *      LOCAL FUNCTIONS                     *
 *******************************************/

void displaySendCommand(uint8_t command, double delay_in_us)
{
     27e:	cf 92       	push	r12
     280:	df 92       	push	r13
     282:	ef 92       	push	r14
     284:	ff 92       	push	r15
     286:	cf 93       	push	r28
     288:	c8 2f       	mov	r28, r24
     28a:	6a 01       	movw	r12, r20
     28c:	7b 01       	movw	r14, r22
	uint8_t buf = 0;
	DISPLAY_CONFIG_PINS_PORT  &= ~(1 << DISPLAY_CONFIG_PIN_RS ); // 0 - command, 1 - data 
     28e:	af 98       	cbi	0x15, 7	; 21
	{
		/* No need to invert data in the port */
		// TODO: implement		
	} else
	{			
		buf = (command & 0xF0) >> 4;
     290:	82 95       	swap	r24
     292:	8f 70       	andi	r24, 0x0F	; 15
		DISPLAY_DATA_PINS_PORT = ((((buf & 0x1) << 3) | ((buf & 0x2) << 1) | ((buf & 0x4) >> 1) | ((buf & 0x8) >> 3)) << DISPLAY_DATA_PINS_SHIFT) | (DISPLAY_DATA_PINS_PORT & (~DISPLAY_DATA_PINS_MASK));		
     294:	90 e0       	ldi	r25, 0x00	; 0
     296:	e5 b3       	in	r30, 0x15	; 21
     298:	bc 01       	movw	r22, r24
     29a:	62 70       	andi	r22, 0x02	; 2
     29c:	70 70       	andi	r23, 0x00	; 0
     29e:	66 0f       	add	r22, r22
     2a0:	77 1f       	adc	r23, r23
     2a2:	ac 01       	movw	r20, r24
     2a4:	41 70       	andi	r20, 0x01	; 1
     2a6:	50 70       	andi	r21, 0x00	; 0
     2a8:	44 0f       	add	r20, r20
     2aa:	55 1f       	adc	r21, r21
     2ac:	44 0f       	add	r20, r20
     2ae:	55 1f       	adc	r21, r21
     2b0:	44 0f       	add	r20, r20
     2b2:	55 1f       	adc	r21, r21
     2b4:	46 2b       	or	r20, r22
     2b6:	57 2b       	or	r21, r23
     2b8:	9c 01       	movw	r18, r24
     2ba:	24 70       	andi	r18, 0x04	; 4
     2bc:	30 70       	andi	r19, 0x00	; 0
     2be:	35 95       	asr	r19
     2c0:	27 95       	ror	r18
     2c2:	24 2b       	or	r18, r20
     2c4:	35 2b       	or	r19, r21
     2c6:	96 95       	lsr	r25
     2c8:	87 95       	ror	r24
     2ca:	96 95       	lsr	r25
     2cc:	87 95       	ror	r24
     2ce:	96 95       	lsr	r25
     2d0:	87 95       	ror	r24
     2d2:	82 2b       	or	r24, r18
     2d4:	93 2b       	or	r25, r19
     2d6:	88 0f       	add	r24, r24
     2d8:	99 1f       	adc	r25, r25
     2da:	88 0f       	add	r24, r24
     2dc:	99 1f       	adc	r25, r25
     2de:	e3 7c       	andi	r30, 0xC3	; 195
     2e0:	8e 2b       	or	r24, r30
     2e2:	85 bb       	out	0x15, r24	; 21
	}

	DISPLAY_CONFIG_PINS_PORT |= (1 << DISPLAY_CONFIG_PIN_E);
     2e4:	ae 9a       	sbi	0x15, 6	; 21
	delay_us(delay_in_us);
     2e6:	c7 01       	movw	r24, r14
     2e8:	b6 01       	movw	r22, r12
     2ea:	0e 94 25 0c 	call	0x184a	; 0x184a <__fixunssfsi>

  } 
} 

static inline void delay_us(uint16_t count) { 
  while(count--) { 
     2ee:	61 15       	cp	r22, r1
     2f0:	71 05       	cpc	r23, r1
     2f2:	39 f0       	breq	.+14     	; 0x302 <displaySendCommand+0x84>
     2f4:	cb 01       	movw	r24, r22
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     2f6:	25 e0       	ldi	r18, 0x05	; 5
     2f8:	2a 95       	dec	r18
     2fa:	f1 f7       	brne	.-4      	; 0x2f8 <displaySendCommand+0x7a>
     2fc:	00 00       	nop
     2fe:	01 97       	sbiw	r24, 0x01	; 1
     300:	d1 f7       	brne	.-12     	; 0x2f6 <displaySendCommand+0x78>
		DISPLAY_DATA_PINS_PORT = ((((buf & 0x1) << 3) | ((buf & 0x2) << 1) | ((buf & 0x4) >> 1) | ((buf & 0x8) >> 3)) << DISPLAY_DATA_PINS_SHIFT) | (DISPLAY_DATA_PINS_PORT & (~DISPLAY_DATA_PINS_MASK));		
	}

	DISPLAY_CONFIG_PINS_PORT |= (1 << DISPLAY_CONFIG_PIN_E);
	delay_us(delay_in_us);
	DISPLAY_CONFIG_PINS_PORT &= ~(1 << DISPLAY_CONFIG_PIN_E);
     302:	ae 98       	cbi	0x15, 6	; 21
     304:	85 e0       	ldi	r24, 0x05	; 5
     306:	8a 95       	dec	r24
     308:	f1 f7       	brne	.-4      	; 0x306 <displaySendCommand+0x88>
     30a:	00 00       	nop
     30c:	25 e0       	ldi	r18, 0x05	; 5
     30e:	2a 95       	dec	r18
     310:	f1 f7       	brne	.-4      	; 0x30e <displaySendCommand+0x90>
     312:	00 00       	nop
     314:	85 e0       	ldi	r24, 0x05	; 5
     316:	8a 95       	dec	r24
     318:	f1 f7       	brne	.-4      	; 0x316 <displaySendCommand+0x98>
     31a:	00 00       	nop
     31c:	25 e0       	ldi	r18, 0x05	; 5
     31e:	2a 95       	dec	r18
     320:	f1 f7       	brne	.-4      	; 0x31e <displaySendCommand+0xa0>
     322:	00 00       	nop
     324:	85 e0       	ldi	r24, 0x05	; 5
     326:	8a 95       	dec	r24
     328:	f1 f7       	brne	.-4      	; 0x326 <displaySendCommand+0xa8>
     32a:	00 00       	nop
	{
		/* No need to invert data in the port */
		// TODO: implement		
	} else
	{			
		buf = (command & 0x0F);
     32c:	cf 70       	andi	r28, 0x0F	; 15
		DISPLAY_DATA_PINS_PORT = ((((buf & 0x1) << 3) | ((buf & 0x2) << 1) | ((buf & 0x4) >> 1) | ((buf & 0x8) >> 3)) << DISPLAY_DATA_PINS_SHIFT) | (DISPLAY_DATA_PINS_PORT & (~DISPLAY_DATA_PINS_MASK));		
     32e:	2c 2f       	mov	r18, r28
     330:	30 e0       	ldi	r19, 0x00	; 0
     332:	e5 b3       	in	r30, 0x15	; 21
     334:	a9 01       	movw	r20, r18
     336:	42 70       	andi	r20, 0x02	; 2
     338:	50 70       	andi	r21, 0x00	; 0
     33a:	44 0f       	add	r20, r20
     33c:	55 1f       	adc	r21, r21
     33e:	c9 01       	movw	r24, r18
     340:	81 70       	andi	r24, 0x01	; 1
     342:	90 70       	andi	r25, 0x00	; 0
     344:	88 0f       	add	r24, r24
     346:	99 1f       	adc	r25, r25
     348:	88 0f       	add	r24, r24
     34a:	99 1f       	adc	r25, r25
     34c:	88 0f       	add	r24, r24
     34e:	99 1f       	adc	r25, r25
     350:	48 2b       	or	r20, r24
     352:	59 2b       	or	r21, r25
     354:	c9 01       	movw	r24, r18
     356:	84 70       	andi	r24, 0x04	; 4
     358:	90 70       	andi	r25, 0x00	; 0
     35a:	95 95       	asr	r25
     35c:	87 95       	ror	r24
     35e:	84 2b       	or	r24, r20
     360:	95 2b       	or	r25, r21
     362:	36 95       	lsr	r19
     364:	27 95       	ror	r18
     366:	36 95       	lsr	r19
     368:	27 95       	ror	r18
     36a:	36 95       	lsr	r19
     36c:	27 95       	ror	r18
     36e:	28 2b       	or	r18, r24
     370:	39 2b       	or	r19, r25
     372:	22 0f       	add	r18, r18
     374:	33 1f       	adc	r19, r19
     376:	22 0f       	add	r18, r18
     378:	33 1f       	adc	r19, r19
     37a:	e3 7c       	andi	r30, 0xC3	; 195
     37c:	2e 2b       	or	r18, r30
     37e:	25 bb       	out	0x15, r18	; 21
	}

	/* E = A7 */
	DISPLAY_CONFIG_PINS_PORT |= (1 << DISPLAY_CONFIG_PIN_E);
     380:	ae 9a       	sbi	0x15, 6	; 21

  } 
} 

static inline void delay_us(uint16_t count) { 
  while(count--) { 
     382:	61 15       	cp	r22, r1
     384:	71 05       	cpc	r23, r1
     386:	39 f0       	breq	.+14     	; 0x396 <displaySendCommand+0x118>
     388:	25 e0       	ldi	r18, 0x05	; 5
     38a:	2a 95       	dec	r18
     38c:	f1 f7       	brne	.-4      	; 0x38a <displaySendCommand+0x10c>
     38e:	00 00       	nop
     390:	61 50       	subi	r22, 0x01	; 1
     392:	70 40       	sbci	r23, 0x00	; 0
     394:	c9 f7       	brne	.-14     	; 0x388 <displaySendCommand+0x10a>
	}

	/* E = A7 */
	DISPLAY_CONFIG_PINS_PORT |= (1 << DISPLAY_CONFIG_PIN_E);
	delay_us(delay_in_us);
	DISPLAY_CONFIG_PINS_PORT &= ~(1 << DISPLAY_CONFIG_PIN_E);
     396:	ae 98       	cbi	0x15, 6	; 21
     398:	85 e0       	ldi	r24, 0x05	; 5
     39a:	8a 95       	dec	r24
     39c:	f1 f7       	brne	.-4      	; 0x39a <displaySendCommand+0x11c>
     39e:	00 00       	nop
     3a0:	25 e0       	ldi	r18, 0x05	; 5
     3a2:	2a 95       	dec	r18
     3a4:	f1 f7       	brne	.-4      	; 0x3a2 <displaySendCommand+0x124>
     3a6:	00 00       	nop
     3a8:	85 e0       	ldi	r24, 0x05	; 5
     3aa:	8a 95       	dec	r24
     3ac:	f1 f7       	brne	.-4      	; 0x3aa <displaySendCommand+0x12c>
     3ae:	00 00       	nop
     3b0:	25 e0       	ldi	r18, 0x05	; 5
     3b2:	2a 95       	dec	r18
     3b4:	f1 f7       	brne	.-4      	; 0x3b2 <displaySendCommand+0x134>
     3b6:	00 00       	nop
     3b8:	85 e0       	ldi	r24, 0x05	; 5
     3ba:	8a 95       	dec	r24
     3bc:	f1 f7       	brne	.-4      	; 0x3ba <displaySendCommand+0x13c>
     3be:	00 00       	nop
	
#else
	#error
#endif

}
     3c0:	cf 91       	pop	r28
     3c2:	ff 90       	pop	r15
     3c4:	ef 90       	pop	r14
     3c6:	df 90       	pop	r13
     3c8:	cf 90       	pop	r12
     3ca:	08 95       	ret

000003cc <displayClear>:

void displayClear()
{
	/* Clear display */
	/* Wait for more than 1.53 ms */
	displaySendCommand(DISPLAY_COMMAND_CLEAR_DISPLAY, 1540);
     3cc:	81 e0       	ldi	r24, 0x01	; 1
     3ce:	40 e0       	ldi	r20, 0x00	; 0
     3d0:	50 e8       	ldi	r21, 0x80	; 128
     3d2:	60 ec       	ldi	r22, 0xC0	; 192
     3d4:	74 e4       	ldi	r23, 0x44	; 68
     3d6:	0e 94 3f 01 	call	0x27e	; 0x27e <displaySendCommand>

	/* Why don't just set DDRAM address? It takes less time */
	displaySendCommand(DISPLAY_COMMAND_RETURN_HOME, 1540);
     3da:	82 e0       	ldi	r24, 0x02	; 2
     3dc:	40 e0       	ldi	r20, 0x00	; 0
     3de:	50 e8       	ldi	r21, 0x80	; 128
     3e0:	60 ec       	ldi	r22, 0xC0	; 192
     3e2:	74 e4       	ldi	r23, 0x44	; 68
     3e4:	0e 94 3f 01 	call	0x27e	; 0x27e <displaySendCommand>
}
     3e8:	08 95       	ret

000003ea <initDisplay>:
	/*	  
	Start up steps 

	1. Wait for more than 40 ms after VDD rises to 4.5 V */

	DISPLAY_CONFIG_PINS_DDR  |= (1 << DISPLAY_CONFIG_PIN_RS) | (1 << DISPLAY_CONFIG_PIN_E);
     3ea:	84 b3       	in	r24, 0x14	; 20
     3ec:	80 6c       	ori	r24, 0xC0	; 192
     3ee:	84 bb       	out	0x14, r24	; 20
	DISPLAY_CONFIG_PINS_PORT  &= ~(1 << DISPLAY_CONFIG_PIN_RS);
     3f0:	af 98       	cbi	0x15, 7	; 21
	DISPLAY_CONFIG_PINS_PORT  &= ~(1 << DISPLAY_CONFIG_PIN_E);
     3f2:	ae 98       	cbi	0x15, 6	; 21

	DISPLAY_DATA_PINS_DDR |= DISPLAY_DATA_PINS_MASK;
     3f4:	84 b3       	in	r24, 0x14	; 20
     3f6:	8c 63       	ori	r24, 0x3C	; 60
     3f8:	84 bb       	out	0x14, r24	; 20
     3fa:	82 e3       	ldi	r24, 0x32	; 50
     3fc:	90 e0       	ldi	r25, 0x00	; 0
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     3fe:	ef e9       	ldi	r30, 0x9F	; 159
     400:	ff e0       	ldi	r31, 0x0F	; 15
     402:	31 97       	sbiw	r30, 0x01	; 1
     404:	f1 f7       	brne	.-4      	; 0x402 <initDisplay+0x18>
     406:	00 c0       	rjmp	.+0      	; 0x408 <initDisplay+0x1e>
     408:	00 00       	nop
     40a:	01 97       	sbiw	r24, 0x01	; 1
	}
	return symb;
}

static inline void delay_ms(uint16_t count) { 
  while(count--) { 
     40c:	c1 f7       	brne	.-16     	; 0x3fe <initDisplay+0x14>

	/* 	Wait for more than 39us */	
#ifdef DISPLAY_MODE_8BIT	
	displaySendCommand(DISPLAY_COMMAND_FUNCTION_SET | DISPLAY_DATA_LENGTH_8BIT | DISPLAY_TYPE_2LINE | DISPLAY_SYMB_SIZE_5X8,40);
#elif defined DISPLAY_MODE_4BIT
	displaySendCommand(DISPLAY_COMMAND_FUNCTION_SET | DISPLAY_DATA_LENGTH_4BIT, 40);
     40e:	80 e2       	ldi	r24, 0x20	; 32
     410:	40 e0       	ldi	r20, 0x00	; 0
     412:	50 e0       	ldi	r21, 0x00	; 0
     414:	60 e2       	ldi	r22, 0x20	; 32
     416:	72 e4       	ldi	r23, 0x42	; 66
     418:	0e 94 3f 01 	call	0x27e	; 0x27e <displaySendCommand>
		/* No need to invert data in the port */
		// TODO: implement		
	} else
	{		
		buf = ((DISPLAY_COMMAND_FUNCTION_SET | DISPLAY_DATA_LENGTH_8BIT) >> 4);
		DISPLAY_DATA_PINS_PORT = ((((buf & 0x1) << 3) | ((buf & 0x2) << 1) | ((buf & 0x4) >> 1) | ((buf & 0x8) >> 3)) << DISPLAY_DATA_PINS_SHIFT) | (DISPLAY_DATA_PINS_PORT & (~DISPLAY_DATA_PINS_MASK));
     41c:	85 b3       	in	r24, 0x15	; 21
     41e:	83 7c       	andi	r24, 0xC3	; 195
     420:	80 63       	ori	r24, 0x30	; 48
     422:	85 bb       	out	0x15, r24	; 21
	}
	
	
	/* Pull up E */
	DISPLAY_CONFIG_PINS_PORT |= (1 << DISPLAY_CONFIG_PIN_E);
     424:	ae 9a       	sbi	0x15, 6	; 21
     426:	88 e2       	ldi	r24, 0x28	; 40
     428:	90 e0       	ldi	r25, 0x00	; 0
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     42a:	f5 e0       	ldi	r31, 0x05	; 5
     42c:	fa 95       	dec	r31
     42e:	f1 f7       	brne	.-4      	; 0x42c <initDisplay+0x42>
     430:	00 00       	nop
     432:	01 97       	sbiw	r24, 0x01	; 1

  } 
} 

static inline void delay_us(uint16_t count) { 
  while(count--) { 
     434:	d1 f7       	brne	.-12     	; 0x42a <initDisplay+0x40>
	
	
	/* Pull up E */
	DISPLAY_CONFIG_PINS_PORT |= (1 << DISPLAY_CONFIG_PIN_E);
	delay_us(40);
	DISPLAY_CONFIG_PINS_PORT &= ~(1 << DISPLAY_CONFIG_PIN_E);
     436:	ae 98       	cbi	0x15, 6	; 21

	displaySendCommand(DISPLAY_COMMAND_FUNCTION_SET | DISPLAY_DATA_LENGTH_4BIT | DISPLAY_TYPE_2LINE | DISPLAY_SYMB_SIZE_5X8,40);	
     438:	88 e2       	ldi	r24, 0x28	; 40
     43a:	40 e0       	ldi	r20, 0x00	; 0
     43c:	50 e0       	ldi	r21, 0x00	; 0
     43e:	60 e2       	ldi	r22, 0x20	; 32
     440:	72 e4       	ldi	r23, 0x42	; 66
     442:	0e 94 3f 01 	call	0x27e	; 0x27e <displaySendCommand>
	#error
#endif

	/* Display ON/OFF control */
	/* Wait for more than 37 us */
	displaySendCommand(DISPLAY_COMMAND_DISPLAY_ON_OFF | DISPLAY_ON | DISPLAY_CURSOR_OFF | DISPLAY_CURSOR_BLINKING_OFF,38);
     446:	8c e0       	ldi	r24, 0x0C	; 12
     448:	40 e0       	ldi	r20, 0x00	; 0
     44a:	50 e0       	ldi	r21, 0x00	; 0
     44c:	68 e1       	ldi	r22, 0x18	; 24
     44e:	72 e4       	ldi	r23, 0x42	; 66
     450:	0e 94 3f 01 	call	0x27e	; 0x27e <displaySendCommand>

	/* Clear display */

	/* Wait for more than 1.53 ms */
	displaySendCommand(DISPLAY_COMMAND_CLEAR_DISPLAY, 1540);
     454:	81 e0       	ldi	r24, 0x01	; 1
     456:	40 e0       	ldi	r20, 0x00	; 0
     458:	50 e8       	ldi	r21, 0x80	; 128
     45a:	60 ec       	ldi	r22, 0xC0	; 192
     45c:	74 e4       	ldi	r23, 0x44	; 68
     45e:	0e 94 3f 01 	call	0x27e	; 0x27e <displaySendCommand>

	/* Entry mode set */
	/* Wait for more than 39 us */

	displaySendCommand(DISPLAY_COMMAND_ENTRY_MODE_SET | DISPLAY_ENTRY_MODE_INCREMENT | DISPLAY_ENTRY_MODE_SHIFT_OFF, 40);
     462:	86 e0       	ldi	r24, 0x06	; 6
     464:	40 e0       	ldi	r20, 0x00	; 0
     466:	50 e0       	ldi	r21, 0x00	; 0
     468:	60 e2       	ldi	r22, 0x20	; 32
     46a:	72 e4       	ldi	r23, 0x42	; 66
     46c:	0e 94 3f 01 	call	0x27e	; 0x27e <displaySendCommand>

	/* Move cursor */
	displaySendCommand(DISPLAY_COMMAND_RETURN_HOME, 1540);
     470:	82 e0       	ldi	r24, 0x02	; 2
     472:	40 e0       	ldi	r20, 0x00	; 0
     474:	50 e8       	ldi	r21, 0x80	; 128
     476:	60 ec       	ldi	r22, 0xC0	; 192
     478:	74 e4       	ldi	r23, 0x44	; 68
     47a:	0e 94 3f 01 	call	0x27e	; 0x27e <displaySendCommand>

}
     47e:	08 95       	ret

00000480 <displaySendData>:
}

void displaySendData(uint8_t data)
{
	uint8_t buf = 0;
	DISPLAY_CONFIG_PINS_PORT |= (1 << DISPLAY_CONFIG_PIN_RS ); // 0 - command, 1 - data 
     480:	af 9a       	sbi	0x15, 7	; 21
	{
		/* No need to invert data in the port */
		// TODO: implement		
	} else
	{			
		buf = (data & 0xF0) >> 4;
     482:	28 2f       	mov	r18, r24
     484:	22 95       	swap	r18
     486:	2f 70       	andi	r18, 0x0F	; 15
		DISPLAY_DATA_PINS_PORT = ((((buf & 0x1) << 3) | ((buf & 0x2) << 1) | ((buf & 0x4) >> 1) | ((buf & 0x8) >> 3)) << DISPLAY_DATA_PINS_SHIFT) | (DISPLAY_DATA_PINS_PORT & (~DISPLAY_DATA_PINS_MASK));		
     488:	30 e0       	ldi	r19, 0x00	; 0
     48a:	95 b3       	in	r25, 0x15	; 21
     48c:	b9 01       	movw	r22, r18
     48e:	62 70       	andi	r22, 0x02	; 2
     490:	70 70       	andi	r23, 0x00	; 0
     492:	66 0f       	add	r22, r22
     494:	77 1f       	adc	r23, r23
     496:	a9 01       	movw	r20, r18
     498:	41 70       	andi	r20, 0x01	; 1
     49a:	50 70       	andi	r21, 0x00	; 0
     49c:	44 0f       	add	r20, r20
     49e:	55 1f       	adc	r21, r21
     4a0:	44 0f       	add	r20, r20
     4a2:	55 1f       	adc	r21, r21
     4a4:	44 0f       	add	r20, r20
     4a6:	55 1f       	adc	r21, r21
     4a8:	64 2b       	or	r22, r20
     4aa:	75 2b       	or	r23, r21
     4ac:	a9 01       	movw	r20, r18
     4ae:	44 70       	andi	r20, 0x04	; 4
     4b0:	50 70       	andi	r21, 0x00	; 0
     4b2:	55 95       	asr	r21
     4b4:	47 95       	ror	r20
     4b6:	46 2b       	or	r20, r22
     4b8:	57 2b       	or	r21, r23
     4ba:	36 95       	lsr	r19
     4bc:	27 95       	ror	r18
     4be:	36 95       	lsr	r19
     4c0:	27 95       	ror	r18
     4c2:	36 95       	lsr	r19
     4c4:	27 95       	ror	r18
     4c6:	24 2b       	or	r18, r20
     4c8:	35 2b       	or	r19, r21
     4ca:	22 0f       	add	r18, r18
     4cc:	33 1f       	adc	r19, r19
     4ce:	22 0f       	add	r18, r18
     4d0:	33 1f       	adc	r19, r19
     4d2:	93 7c       	andi	r25, 0xC3	; 195
     4d4:	29 2b       	or	r18, r25
     4d6:	25 bb       	out	0x15, r18	; 21
	}


	DISPLAY_CONFIG_PINS_PORT |= (1 << DISPLAY_CONFIG_PIN_E);
     4d8:	ae 9a       	sbi	0x15, 6	; 21
     4da:	28 e2       	ldi	r18, 0x28	; 40
     4dc:	30 e0       	ldi	r19, 0x00	; 0
     4de:	95 e0       	ldi	r25, 0x05	; 5
     4e0:	9a 95       	dec	r25
     4e2:	f1 f7       	brne	.-4      	; 0x4e0 <displaySendData+0x60>
     4e4:	00 00       	nop
     4e6:	21 50       	subi	r18, 0x01	; 1
     4e8:	30 40       	sbci	r19, 0x00	; 0

  } 
} 

static inline void delay_us(uint16_t count) { 
  while(count--) { 
     4ea:	c9 f7       	brne	.-14     	; 0x4de <displaySendData+0x5e>
	}


	DISPLAY_CONFIG_PINS_PORT |= (1 << DISPLAY_CONFIG_PIN_E);
	delay_us(40);
	DISPLAY_CONFIG_PINS_PORT &= ~(1 << DISPLAY_CONFIG_PIN_E);
     4ec:	ae 98       	cbi	0x15, 6	; 21
	{
		/* No need to invert data in the port */
		// TODO: implement		
	} else
	{				
		buf = (data & 0x0F);
     4ee:	8f 70       	andi	r24, 0x0F	; 15
		DISPLAY_DATA_PINS_PORT = ((((buf & 0x1) << 3) | ((buf & 0x2) << 1) | ((buf & 0x4) >> 1) | ((buf & 0x8) >> 3)) << DISPLAY_DATA_PINS_SHIFT) | (DISPLAY_DATA_PINS_PORT & (~DISPLAY_DATA_PINS_MASK));		
     4f0:	90 e0       	ldi	r25, 0x00	; 0
     4f2:	65 b3       	in	r22, 0x15	; 21
     4f4:	ac 01       	movw	r20, r24
     4f6:	42 70       	andi	r20, 0x02	; 2
     4f8:	50 70       	andi	r21, 0x00	; 0
     4fa:	44 0f       	add	r20, r20
     4fc:	55 1f       	adc	r21, r21
     4fe:	9c 01       	movw	r18, r24
     500:	21 70       	andi	r18, 0x01	; 1
     502:	30 70       	andi	r19, 0x00	; 0
     504:	22 0f       	add	r18, r18
     506:	33 1f       	adc	r19, r19
     508:	22 0f       	add	r18, r18
     50a:	33 1f       	adc	r19, r19
     50c:	22 0f       	add	r18, r18
     50e:	33 1f       	adc	r19, r19
     510:	24 2b       	or	r18, r20
     512:	35 2b       	or	r19, r21
     514:	ac 01       	movw	r20, r24
     516:	44 70       	andi	r20, 0x04	; 4
     518:	50 70       	andi	r21, 0x00	; 0
     51a:	55 95       	asr	r21
     51c:	47 95       	ror	r20
     51e:	24 2b       	or	r18, r20
     520:	35 2b       	or	r19, r21
     522:	96 95       	lsr	r25
     524:	87 95       	ror	r24
     526:	96 95       	lsr	r25
     528:	87 95       	ror	r24
     52a:	96 95       	lsr	r25
     52c:	87 95       	ror	r24
     52e:	82 2b       	or	r24, r18
     530:	93 2b       	or	r25, r19
     532:	88 0f       	add	r24, r24
     534:	99 1f       	adc	r25, r25
     536:	88 0f       	add	r24, r24
     538:	99 1f       	adc	r25, r25
     53a:	63 7c       	andi	r22, 0xC3	; 195
     53c:	86 2b       	or	r24, r22
     53e:	85 bb       	out	0x15, r24	; 21
	}

	/* E = A7 */
	DISPLAY_CONFIG_PINS_PORT |= (1 << DISPLAY_CONFIG_PIN_E);
     540:	ae 9a       	sbi	0x15, 6	; 21
     542:	88 e2       	ldi	r24, 0x28	; 40
     544:	90 e0       	ldi	r25, 0x00	; 0
     546:	25 e0       	ldi	r18, 0x05	; 5
     548:	2a 95       	dec	r18
     54a:	f1 f7       	brne	.-4      	; 0x548 <displaySendData+0xc8>
     54c:	00 00       	nop
     54e:	01 97       	sbiw	r24, 0x01	; 1

  } 
} 

static inline void delay_us(uint16_t count) { 
  while(count--) { 
     550:	d1 f7       	brne	.-12     	; 0x546 <displaySendData+0xc6>
	}

	/* E = A7 */
	DISPLAY_CONFIG_PINS_PORT |= (1 << DISPLAY_CONFIG_PIN_E);
	delay_us(40);
	DISPLAY_CONFIG_PINS_PORT &= ~(1 << DISPLAY_CONFIG_PIN_E);
     552:	ae 98       	cbi	0x15, 6	; 21

#else
	#error
#endif

}
     554:	08 95       	ret

00000556 <displayTranslateSymb>:

char displayTranslateSymb(const char symb)
{
	switch (symb)
     556:	48 2f       	mov	r20, r24
     558:	50 e0       	ldi	r21, 0x00	; 0
     55a:	48 55       	subi	r20, 0x58	; 88
     55c:	50 40       	sbci	r21, 0x00	; 0
     55e:	48 38       	cpi	r20, 0x88	; 136
     560:	51 05       	cpc	r21, r1
     562:	c0 f5       	brcc	.+112    	; 0x5d4 <displayTranslateSymb+0x7e>
     564:	46 5d       	subi	r20, 0xD6	; 214
     566:	5f 4f       	sbci	r21, 0xFF	; 255
     568:	fa 01       	movw	r30, r20
     56a:	ee 0f       	add	r30, r30
     56c:	ff 1f       	adc	r31, r31
     56e:	05 90       	lpm	r0, Z+
     570:	f4 91       	lpm	r31, Z
     572:	e0 2d       	mov	r30, r0
     574:	09 94       	ijmp
	{

		/* Special symbols */
		case '|':
				return 0xff;
     576:	8f ef       	ldi	r24, 0xFF	; 255
     578:	08 95       	ret
				
		/* Cyrillic */
		case 'À':
				return 0x41;		
		case 'Á':
				return 0xA0;	
     57a:	80 ea       	ldi	r24, 0xA0	; 160
     57c:	08 95       	ret
		case 'Â':
				return 0x42;		
     57e:	82 e4       	ldi	r24, 0x42	; 66
     580:	08 95       	ret
		case 'Ã':
				return 0xA1;
     582:	81 ea       	ldi	r24, 0xA1	; 161
     584:	08 95       	ret
		case 'Å':
				return 0x45;
     586:	85 e4       	ldi	r24, 0x45	; 69
     588:	08 95       	ret
		case 'È':
				return 0xA5;
     58a:	85 ea       	ldi	r24, 0xA5	; 165
     58c:	08 95       	ret
		case 'É':
				return 0xA6;
     58e:	86 ea       	ldi	r24, 0xA6	; 166
     590:	08 95       	ret
		case 'Ê':
				return 0x4B;
     592:	8b e4       	ldi	r24, 0x4B	; 75
     594:	08 95       	ret
		case 'Ë':
				return 0xA7;
     596:	87 ea       	ldi	r24, 0xA7	; 167
     598:	08 95       	ret
		case 'Ì':
				return 0x4D;
     59a:	8d e4       	ldi	r24, 0x4D	; 77
     59c:	08 95       	ret
		case 'Í':
				return 0x48;
     59e:	88 e4       	ldi	r24, 0x48	; 72
     5a0:	08 95       	ret
		case 'Î':
				return 0x4F;
     5a2:	8f e4       	ldi	r24, 0x4F	; 79
     5a4:	08 95       	ret
		case 'Ï':
				return 0xA8;
     5a6:	88 ea       	ldi	r24, 0xA8	; 168
     5a8:	08 95       	ret
		case 'Ð':
				return 0x50;
     5aa:	80 e5       	ldi	r24, 0x50	; 80
     5ac:	08 95       	ret
		case 'Ñ':
				return 0x43;
     5ae:	83 e4       	ldi	r24, 0x43	; 67
     5b0:	08 95       	ret
		case 'Ò':
				return 0x54;
     5b2:	84 e5       	ldi	r24, 0x54	; 84
     5b4:	08 95       	ret
		case 'Ó':
				return 0xA9;
     5b6:	89 ea       	ldi	r24, 0xA9	; 169
     5b8:	08 95       	ret
		case 'Þ':
				return 0xB0;
     5ba:	80 eb       	ldi	r24, 0xB0	; 176
     5bc:	08 95       	ret
		case 'X':
				return 0x58;
     5be:	88 e5       	ldi	r24, 0x58	; 88
     5c0:	08 95       	ret
		case '×':
				return 0xAB;
     5c2:	8b ea       	ldi	r24, 0xAB	; 171
     5c4:	08 95       	ret
		case 'Û':
				return 0xAE;
     5c6:	8e ea       	ldi	r24, 0xAE	; 174
     5c8:	08 95       	ret
		case 'Ü':
				return 0x62;
     5ca:	82 e6       	ldi	r24, 0x62	; 98
     5cc:	08 95       	ret
		case 'ß':
				return 0xB1;
     5ce:	81 eb       	ldi	r24, 0xB1	; 177
     5d0:	08 95       	ret
		case '|':
				return 0xff;
				
		/* Cyrillic */
		case 'À':
				return 0x41;		
     5d2:	81 e4       	ldi	r24, 0x41	; 65
				return 0xB1;
		default:
			break;
	}
	return symb;
}
     5d4:	08 95       	ret

000005d6 <displayPrintString>:
	/* Why don't just set DDRAM address? It takes less time */
	displaySendCommand(DISPLAY_COMMAND_RETURN_HOME, 1540);
}

void displayPrintString(const char *string)
{
     5d6:	cf 93       	push	r28
     5d8:	df 93       	push	r29
     5da:	ec 01       	movw	r28, r24
	uint16_t counter = 0;
	while (string[counter] != 0)
     5dc:	88 81       	ld	r24, Y
     5de:	88 23       	and	r24, r24
     5e0:	41 f0       	breq	.+16     	; 0x5f2 <displayPrintString+0x1c>

	/* Why don't just set DDRAM address? It takes less time */
	displaySendCommand(DISPLAY_COMMAND_RETURN_HOME, 1540);
}

void displayPrintString(const char *string)
     5e2:	21 96       	adiw	r28, 0x01	; 1
{
	uint16_t counter = 0;
	while (string[counter] != 0)
	{
		displaySendData(displayTranslateSymb(string[counter]));
     5e4:	0e 94 ab 02 	call	0x556	; 0x556 <displayTranslateSymb>
     5e8:	0e 94 40 02 	call	0x480	; 0x480 <displaySendData>
}

void displayPrintString(const char *string)
{
	uint16_t counter = 0;
	while (string[counter] != 0)
     5ec:	89 91       	ld	r24, Y+
     5ee:	88 23       	and	r24, r24
     5f0:	c9 f7       	brne	.-14     	; 0x5e4 <displayPrintString+0xe>
	{
		displaySendData(displayTranslateSymb(string[counter]));
		counter++;
	}
}
     5f2:	df 91       	pop	r29
     5f4:	cf 91       	pop	r28
     5f6:	08 95       	ret

000005f8 <displayPrintLine>:

void displayPrintLine(const char *line1, const char* line2)
{
     5f8:	0f 93       	push	r16
     5fa:	1f 93       	push	r17
     5fc:	cf 93       	push	r28
     5fe:	df 93       	push	r29
     600:	ec 01       	movw	r28, r24
     602:	8b 01       	movw	r16, r22
	//displaySendCommand(DISPLAY_COMMAND_RETURN_HOME, 1540);
	displaySendCommand(DISPLAY_COMMAND_SET_DDRAM_ADDRESS, 40);
     604:	80 e8       	ldi	r24, 0x80	; 128
     606:	40 e0       	ldi	r20, 0x00	; 0
     608:	50 e0       	ldi	r21, 0x00	; 0
     60a:	60 e2       	ldi	r22, 0x20	; 32
     60c:	72 e4       	ldi	r23, 0x42	; 66
     60e:	0e 94 3f 01 	call	0x27e	; 0x27e <displaySendCommand>
	displayPrintString(line1);
     612:	ce 01       	movw	r24, r28
     614:	0e 94 eb 02 	call	0x5d6	; 0x5d6 <displayPrintString>


	/* Shift DDRAM address pointer to 40h */
	displaySendCommand(DISPLAY_COMMAND_SET_DDRAM_ADDRESS | 0x40, 40);
     618:	80 ec       	ldi	r24, 0xC0	; 192
     61a:	40 e0       	ldi	r20, 0x00	; 0
     61c:	50 e0       	ldi	r21, 0x00	; 0
     61e:	60 e2       	ldi	r22, 0x20	; 32
     620:	72 e4       	ldi	r23, 0x42	; 66
     622:	0e 94 3f 01 	call	0x27e	; 0x27e <displaySendCommand>
	displayPrintString(line2);
     626:	c8 01       	movw	r24, r16
     628:	0e 94 eb 02 	call	0x5d6	; 0x5d6 <displayPrintString>
}
     62c:	df 91       	pop	r29
     62e:	cf 91       	pop	r28
     630:	1f 91       	pop	r17
     632:	0f 91       	pop	r16
     634:	08 95       	ret

00000636 <encoder_monitor_init>:
	/* PD0 - encoder button, normally pulled up
	   Encoder A - PD3, B - PD1, normally pulled up */
	
	/* Start Timer2, which is used to analyse state of the connected Encoder  
	   WGM21=1 - Clear Timer on Compare mode; 64 - prescaler, 256 TOP == ~1 kHz */	
	TCCR2 = (1 << WGM21) | (1 << CS22);	
     636:	8c e0       	ldi	r24, 0x0C	; 12
     638:	85 bd       	out	0x25, r24	; 37
	OCR2 = 0xFF;
     63a:	8f ef       	ldi	r24, 0xFF	; 255
     63c:	83 bd       	out	0x23, r24	; 35
	TIMSK |= (1 << OCIE2); /* Enable output compare match interrupt. */
     63e:	89 b7       	in	r24, 0x39	; 57
     640:	80 68       	ori	r24, 0x80	; 128
     642:	89 bf       	out	0x39, r24	; 57
	/* Use the following code to stop Timer2 whenever required ( currently not used ) */
	#if 0
		TIMSK &= ~(1 << OCIE2); 
		TCCR2 = 0;		
	#endif
}
     644:	08 95       	ret

00000646 <encoder_monitor_handle_timer_int>:
{
	uint8_t enc_current_state;
	/* This is called ~1000 times a second, i.e. 1 kHz
	  * 16 000 000 (16Mhz sys clock) / 64 (pre-scaler) / 256 (top) */
	// Read encoder state
	enc_current_state = PIND & ((1 << PD3) | (1 << PD1));
     646:	90 b3       	in	r25, 0x10	; 16
     648:	9a 70       	andi	r25, 0x0A	; 10
	switch(EncoderState)
     64a:	80 91 de 00 	lds	r24, 0x00DE
     64e:	82 30       	cpi	r24, 0x02	; 2
     650:	a1 f1       	breq	.+104    	; 0x6ba <encoder_monitor_handle_timer_int+0x74>
     652:	83 30       	cpi	r24, 0x03	; 3
     654:	18 f4       	brcc	.+6      	; 0x65c <encoder_monitor_handle_timer_int+0x16>
     656:	88 23       	and	r24, r24
     658:	e1 f0       	breq	.+56     	; 0x692 <encoder_monitor_handle_timer_int+0x4c>
     65a:	57 c0       	rjmp	.+174    	; 0x70a <encoder_monitor_handle_timer_int+0xc4>
     65c:	88 30       	cpi	r24, 0x08	; 8
     65e:	21 f0       	breq	.+8      	; 0x668 <encoder_monitor_handle_timer_int+0x22>
     660:	8a 30       	cpi	r24, 0x0A	; 10
     662:	09 f0       	breq	.+2      	; 0x666 <encoder_monitor_handle_timer_int+0x20>
     664:	52 c0       	rjmp	.+164    	; 0x70a <encoder_monitor_handle_timer_int+0xc4>
     666:	3d c0       	rjmp	.+122    	; 0x6e2 <encoder_monitor_handle_timer_int+0x9c>
	{
	case 8:
		{
			if(enc_current_state == 10)
     668:	9a 30       	cpi	r25, 0x0A	; 10
     66a:	41 f4       	brne	.+16     	; 0x67c <encoder_monitor_handle_timer_int+0x36>
			{
				RightPulses++;
     66c:	80 91 df 00 	lds	r24, 0x00DF
     670:	8f 5f       	subi	r24, 0xFF	; 255
     672:	80 93 df 00 	sts	0x00DF, r24
				LeftPulses = 0;
     676:	10 92 e0 00 	sts	0x00E0, r1
     67a:	47 c0       	rjmp	.+142    	; 0x70a <encoder_monitor_handle_timer_int+0xc4>
			}		
			if(enc_current_state == 0) 
     67c:	99 23       	and	r25, r25
     67e:	09 f0       	breq	.+2      	; 0x682 <encoder_monitor_handle_timer_int+0x3c>
     680:	44 c0       	rjmp	.+136    	; 0x70a <encoder_monitor_handle_timer_int+0xc4>
			{
				LeftPulses++;
     682:	80 91 e0 00 	lds	r24, 0x00E0
     686:	8f 5f       	subi	r24, 0xFF	; 255
     688:	80 93 e0 00 	sts	0x00E0, r24
				RightPulses = 0;
     68c:	10 92 df 00 	sts	0x00DF, r1
     690:	48 c0       	rjmp	.+144    	; 0x722 <encoder_monitor_handle_timer_int+0xdc>
			break;
		}
 
	case 0:
		{
			if(enc_current_state == 8)
     692:	98 30       	cpi	r25, 0x08	; 8
     694:	41 f4       	brne	.+16     	; 0x6a6 <encoder_monitor_handle_timer_int+0x60>
			{
				RightPulses++;
     696:	80 91 df 00 	lds	r24, 0x00DF
     69a:	8f 5f       	subi	r24, 0xFF	; 255
     69c:	80 93 df 00 	sts	0x00DF, r24
				LeftPulses = 0;
     6a0:	10 92 e0 00 	sts	0x00E0, r1
     6a4:	32 c0       	rjmp	.+100    	; 0x70a <encoder_monitor_handle_timer_int+0xc4>
			}				
			if(enc_current_state == 2)
     6a6:	92 30       	cpi	r25, 0x02	; 2
     6a8:	81 f5       	brne	.+96     	; 0x70a <encoder_monitor_handle_timer_int+0xc4>
			{
				LeftPulses++;
     6aa:	80 91 e0 00 	lds	r24, 0x00E0
     6ae:	8f 5f       	subi	r24, 0xFF	; 255
     6b0:	80 93 e0 00 	sts	0x00E0, r24
				RightPulses = 0;
     6b4:	10 92 df 00 	sts	0x00DF, r1
     6b8:	34 c0       	rjmp	.+104    	; 0x722 <encoder_monitor_handle_timer_int+0xdc>
			}				
			break;
		}
	case 2:
		{
			if(enc_current_state == 0)
     6ba:	99 23       	and	r25, r25
     6bc:	41 f4       	brne	.+16     	; 0x6ce <encoder_monitor_handle_timer_int+0x88>
			{
				RightPulses++;
     6be:	80 91 df 00 	lds	r24, 0x00DF
     6c2:	8f 5f       	subi	r24, 0xFF	; 255
     6c4:	80 93 df 00 	sts	0x00DF, r24
				LeftPulses = 0;
     6c8:	10 92 e0 00 	sts	0x00E0, r1
     6cc:	1e c0       	rjmp	.+60     	; 0x70a <encoder_monitor_handle_timer_int+0xc4>
			}				
			if(enc_current_state == 10)
     6ce:	9a 30       	cpi	r25, 0x0A	; 10
     6d0:	e1 f4       	brne	.+56     	; 0x70a <encoder_monitor_handle_timer_int+0xc4>
			{
				LeftPulses++;
     6d2:	80 91 e0 00 	lds	r24, 0x00E0
     6d6:	8f 5f       	subi	r24, 0xFF	; 255
     6d8:	80 93 e0 00 	sts	0x00E0, r24
				RightPulses = 0;
     6dc:	10 92 df 00 	sts	0x00DF, r1
     6e0:	20 c0       	rjmp	.+64     	; 0x722 <encoder_monitor_handle_timer_int+0xdc>
			}				
			break;
		}
	case 10:
		{
			if(enc_current_state == 2)
     6e2:	92 30       	cpi	r25, 0x02	; 2
     6e4:	41 f4       	brne	.+16     	; 0x6f6 <encoder_monitor_handle_timer_int+0xb0>
			{
				RightPulses++;
     6e6:	80 91 df 00 	lds	r24, 0x00DF
     6ea:	8f 5f       	subi	r24, 0xFF	; 255
     6ec:	80 93 df 00 	sts	0x00DF, r24
				LeftPulses = 0;
     6f0:	10 92 e0 00 	sts	0x00E0, r1
     6f4:	0a c0       	rjmp	.+20     	; 0x70a <encoder_monitor_handle_timer_int+0xc4>
			}				
			if(enc_current_state == 8)
     6f6:	98 30       	cpi	r25, 0x08	; 8
     6f8:	41 f4       	brne	.+16     	; 0x70a <encoder_monitor_handle_timer_int+0xc4>
			{
				LeftPulses++;
     6fa:	80 91 e0 00 	lds	r24, 0x00E0
     6fe:	8f 5f       	subi	r24, 0xFF	; 255
     700:	80 93 e0 00 	sts	0x00E0, r24
				RightPulses = 0;
     704:	10 92 df 00 	sts	0x00DF, r1
     708:	0c c0       	rjmp	.+24     	; 0x722 <encoder_monitor_handle_timer_int+0xdc>
			}				
			break;
		}
	}
	
	if(RightPulses == 4)
     70a:	80 91 df 00 	lds	r24, 0x00DF
     70e:	84 30       	cpi	r24, 0x04	; 4
     710:	41 f4       	brne	.+16     	; 0x722 <encoder_monitor_handle_timer_int+0xdc>
	{
		EncoderAction = ENCODER_ACTION_RIGHT;
     712:	81 e0       	ldi	r24, 0x01	; 1
     714:	80 93 e1 00 	sts	0x00E1, r24
		RightPulses = 0;
     718:	10 92 df 00 	sts	0x00DF, r1
		LeftPulses = 0;
     71c:	10 92 e0 00 	sts	0x00E0, r1
     720:	0b c0       	rjmp	.+22     	; 0x738 <encoder_monitor_handle_timer_int+0xf2>
	}		
	if(LeftPulses == 4)
     722:	80 91 e0 00 	lds	r24, 0x00E0
     726:	84 30       	cpi	r24, 0x04	; 4
     728:	39 f4       	brne	.+14     	; 0x738 <encoder_monitor_handle_timer_int+0xf2>
	{
		EncoderAction = ENCODER_ACTION_LEFT;
     72a:	82 e0       	ldi	r24, 0x02	; 2
     72c:	80 93 e1 00 	sts	0x00E1, r24
		RightPulses = 0;
     730:	10 92 df 00 	sts	0x00DF, r1
		LeftPulses = 0;
     734:	10 92 e0 00 	sts	0x00E0, r1
	}				
	EncoderState = enc_current_state;
     738:	90 93 de 00 	sts	0x00DE, r25
	
	/* check if the button is pressed */
	if (0 == (PIND & (1 << PD0)) )
     73c:	80 99       	sbic	0x10, 0	; 16
     73e:	1f c0       	rjmp	.+62     	; 0x77e <encoder_monitor_handle_timer_int+0x138>
	{
		if (0 == EncoderPressedButtonEventFired)
     740:	80 91 e2 00 	lds	r24, 0x00E2
     744:	88 23       	and	r24, r24
     746:	09 f5       	brne	.+66     	; 0x78a <encoder_monitor_handle_timer_int+0x144>
		{
			EncoderPressedButtonCounter++;
     748:	80 91 e3 00 	lds	r24, 0x00E3
     74c:	90 91 e4 00 	lds	r25, 0x00E4
     750:	01 96       	adiw	r24, 0x01	; 1
     752:	90 93 e4 00 	sts	0x00E4, r25
     756:	80 93 e3 00 	sts	0x00E3, r24
		
			/* Fire the pressed button event whenever counter exceeds the threshold
			* Skip this cycle if another event has already happened  */
			if ((EncoderPressedButtonCounter > ENCODER_PRESSED_BUTTON_CYCLES_TRESHOLD) && (ENCODER_ACTION_NO_ACTION == EncoderAction))
     75a:	85 36       	cpi	r24, 0x65	; 101
     75c:	91 05       	cpc	r25, r1
     75e:	a8 f0       	brcs	.+42     	; 0x78a <encoder_monitor_handle_timer_int+0x144>
     760:	80 91 e1 00 	lds	r24, 0x00E1
     764:	88 23       	and	r24, r24
     766:	89 f4       	brne	.+34     	; 0x78a <encoder_monitor_handle_timer_int+0x144>
			{
				EncoderAction = ENCODER_ACTION_BUTTON_PRESSED;
     768:	83 e0       	ldi	r24, 0x03	; 3
     76a:	80 93 e1 00 	sts	0x00E1, r24
				EncoderPressedButtonCounter = 0;
     76e:	10 92 e4 00 	sts	0x00E4, r1
     772:	10 92 e3 00 	sts	0x00E3, r1
				EncoderPressedButtonEventFired = 1;
     776:	81 e0       	ldi	r24, 0x01	; 1
     778:	80 93 e2 00 	sts	0x00E2, r24
     77c:	08 95       	ret
			}
		}			
	}
	else
	{
		EncoderPressedButtonCounter = 0;
     77e:	10 92 e4 00 	sts	0x00E4, r1
     782:	10 92 e3 00 	sts	0x00E3, r1
		EncoderPressedButtonEventFired = 0;
     786:	10 92 e2 00 	sts	0x00E2, r1
     78a:	08 95       	ret

0000078c <encoder_monitor_get_last_action>:
	
}

uint8_t encoder_monitor_get_last_action()
{
	uint8_t encoder_action = EncoderAction;
     78c:	80 91 e1 00 	lds	r24, 0x00E1
	EncoderAction = ENCODER_ACTION_NO_ACTION;
     790:	10 92 e1 00 	sts	0x00E1, r1
	return encoder_action;
     794:	08 95       	ret

00000796 <one_wire_initialize_bus>:
#include <util/delay.h>
#include <stdlib.h>


one_wire_bus_data_t* one_wire_initialize_bus(one_wire_port_t port, int pin)
{
     796:	0f 93       	push	r16
     798:	1f 93       	push	r17
     79a:	cf 93       	push	r28
     79c:	c8 2f       	mov	r28, r24
     79e:	8b 01       	movw	r16, r22
	one_wire_bus_data_t *pData = malloc(sizeof(one_wire_bus_data_t));
     7a0:	83 e0       	ldi	r24, 0x03	; 3
     7a2:	90 e0       	ldi	r25, 0x00	; 0
     7a4:	0e 94 ad 0c 	call	0x195a	; 0x195a <malloc>
     7a8:	e8 2f       	mov	r30, r24
     7aa:	f9 2f       	mov	r31, r25
	if (NULL == pData)
     7ac:	30 97       	sbiw	r30, 0x00	; 0
     7ae:	51 f0       	breq	.+20     	; 0x7c4 <one_wire_initialize_bus+0x2e>
		return NULL;
	pData->port = port;
     7b0:	c0 83       	st	Z, r28
	pData->pin 	= pin;
     7b2:	12 83       	std	Z+2, r17	; 0x02
     7b4:	01 83       	std	Z+1, r16	; 0x01

	/* Configure the pin as pulled-up output by default, to charge capacitors of devices */
	switch (pData->port)
     7b6:	c4 30       	cpi	r28, 0x04	; 4
     7b8:	28 f0       	brcs	.+10     	; 0x7c4 <one_wire_initialize_bus+0x2e>
		//	PORTD |= (1 << pData->pin);
			break;

		default:
			/* Something went wrong */
			free(pData);
     7ba:	cf 01       	movw	r24, r30
     7bc:	0e 94 43 0d 	call	0x1a86	; 0x1a86 <free>
			return NULL;
     7c0:	e0 e0       	ldi	r30, 0x00	; 0
     7c2:	f0 e0       	ldi	r31, 0x00	; 0
	}

	return pData;
}
     7c4:	8e 2f       	mov	r24, r30
     7c6:	9f 2f       	mov	r25, r31
     7c8:	cf 91       	pop	r28
     7ca:	1f 91       	pop	r17
     7cc:	0f 91       	pop	r16
     7ce:	08 95       	ret

000007d0 <one_wire_check_presence>:

bool one_wire_check_presence(const one_wire_bus_data_t* pBus)
{
     7d0:	fc 01       	movw	r30, r24
	bool res = false;

	switch (pBus->port)
     7d2:	80 81       	ld	r24, Z
     7d4:	81 30       	cpi	r24, 0x01	; 1
     7d6:	09 f4       	brne	.+2      	; 0x7da <one_wire_check_presence+0xa>
     7d8:	48 c0       	rjmp	.+144    	; 0x86a <__stack+0xb>
     7da:	81 30       	cpi	r24, 0x01	; 1
     7dc:	38 f0       	brcs	.+14     	; 0x7ec <one_wire_check_presence+0x1c>
     7de:	82 30       	cpi	r24, 0x02	; 2
     7e0:	09 f4       	brne	.+2      	; 0x7e4 <one_wire_check_presence+0x14>
     7e2:	82 c0       	rjmp	.+260    	; 0x8e8 <__stack+0x89>
     7e4:	83 30       	cpi	r24, 0x03	; 3
     7e6:	09 f0       	breq	.+2      	; 0x7ea <one_wire_check_presence+0x1a>
     7e8:	fd c0       	rjmp	.+506    	; 0x9e4 <__stack+0x185>
     7ea:	bd c0       	rjmp	.+378    	; 0x966 <__stack+0x107>
	{
		case ONE_WIRE_PORT_A:
			/* Mux PIN as pulled down out */ 
			DDRA |= 1 << pBus->pin;
     7ec:	4a b3       	in	r20, 0x1a	; 26
     7ee:	81 e0       	ldi	r24, 0x01	; 1
     7f0:	90 e0       	ldi	r25, 0x00	; 0
     7f2:	9c 01       	movw	r18, r24
     7f4:	01 80       	ldd	r0, Z+1	; 0x01
     7f6:	02 c0       	rjmp	.+4      	; 0x7fc <one_wire_check_presence+0x2c>
     7f8:	22 0f       	add	r18, r18
     7fa:	33 1f       	adc	r19, r19
     7fc:	0a 94       	dec	r0
     7fe:	e2 f7       	brpl	.-8      	; 0x7f8 <one_wire_check_presence+0x28>
     800:	24 2b       	or	r18, r20
     802:	2a bb       	out	0x1a, r18	; 26
			PORTA &= ~(1 << pBus->pin);
     804:	4b b3       	in	r20, 0x1b	; 27
     806:	9c 01       	movw	r18, r24
     808:	01 80       	ldd	r0, Z+1	; 0x01
     80a:	02 c0       	rjmp	.+4      	; 0x810 <one_wire_check_presence+0x40>
     80c:	22 0f       	add	r18, r18
     80e:	33 1f       	adc	r19, r19
     810:	0a 94       	dec	r0
     812:	e2 f7       	brpl	.-8      	; 0x80c <one_wire_check_presence+0x3c>
     814:	20 95       	com	r18
     816:	24 23       	and	r18, r20
     818:	2b bb       	out	0x1b, r18	; 27
     81a:	af e7       	ldi	r26, 0x7F	; 127
     81c:	b7 e0       	ldi	r27, 0x07	; 7
     81e:	11 97       	sbiw	r26, 0x01	; 1
     820:	f1 f7       	brne	.-4      	; 0x81e <one_wire_check_presence+0x4e>
     822:	00 c0       	rjmp	.+0      	; 0x824 <one_wire_check_presence+0x54>
     824:	00 00       	nop
			/* Pause 480 us */
			_delay_us(480);
			/* Mux PIN as input */
			DDRA &= ~(1 << pBus->pin);
     826:	2a b3       	in	r18, 0x1a	; 26
     828:	01 80       	ldd	r0, Z+1	; 0x01
     82a:	02 c0       	rjmp	.+4      	; 0x830 <one_wire_check_presence+0x60>
     82c:	88 0f       	add	r24, r24
     82e:	99 1f       	adc	r25, r25
     830:	0a 94       	dec	r0
     832:	e2 f7       	brpl	.-8      	; 0x82c <one_wire_check_presence+0x5c>
     834:	80 95       	com	r24
     836:	82 23       	and	r24, r18
     838:	8a bb       	out	0x1a, r24	; 26
     83a:	87 e1       	ldi	r24, 0x17	; 23
     83c:	91 e0       	ldi	r25, 0x01	; 1
     83e:	01 97       	sbiw	r24, 0x01	; 1
     840:	f1 f7       	brne	.-4      	; 0x83e <one_wire_check_presence+0x6e>
     842:	00 c0       	rjmp	.+0      	; 0x844 <one_wire_check_presence+0x74>
     844:	00 00       	nop
			/* Pause 70 us */
			_delay_us(70);
			/* Normally PIN should be pulled-down by a remote device */
			if ((PINA & (1 << pBus->pin)) == 0x0)
     846:	29 b3       	in	r18, 0x19	; 25
     848:	30 e0       	ldi	r19, 0x00	; 0
     84a:	01 80       	ldd	r0, Z+1	; 0x01
     84c:	02 c0       	rjmp	.+4      	; 0x852 <one_wire_check_presence+0x82>
     84e:	35 95       	asr	r19
     850:	27 95       	ror	r18
     852:	0a 94       	dec	r0
     854:	e2 f7       	brpl	.-8      	; 0x84e <one_wire_check_presence+0x7e>
	}

	return pData;
}

bool one_wire_check_presence(const one_wire_bus_data_t* pBus)
     856:	81 e0       	ldi	r24, 0x01	; 1
     858:	20 fd       	sbrc	r18, 0
     85a:	80 e0       	ldi	r24, 0x00	; 0
     85c:	a7 e6       	ldi	r26, 0x67	; 103
     85e:	b6 e0       	ldi	r27, 0x06	; 6
     860:	11 97       	sbiw	r26, 0x01	; 1
     862:	f1 f7       	brne	.-4      	; 0x860 <__stack+0x1>
     864:	00 c0       	rjmp	.+0      	; 0x866 <__stack+0x7>
     866:	00 00       	nop
     868:	08 95       	ret
			 _delay_us(410);		
			
			break;
		case ONE_WIRE_PORT_B:
			/* Mux PIN as pulled down out */ 			
			DDRB |= 1 << pBus->pin;
     86a:	47 b3       	in	r20, 0x17	; 23
     86c:	81 e0       	ldi	r24, 0x01	; 1
     86e:	90 e0       	ldi	r25, 0x00	; 0
     870:	9c 01       	movw	r18, r24
     872:	01 80       	ldd	r0, Z+1	; 0x01
     874:	02 c0       	rjmp	.+4      	; 0x87a <__stack+0x1b>
     876:	22 0f       	add	r18, r18
     878:	33 1f       	adc	r19, r19
     87a:	0a 94       	dec	r0
     87c:	e2 f7       	brpl	.-8      	; 0x876 <__stack+0x17>
     87e:	24 2b       	or	r18, r20
     880:	27 bb       	out	0x17, r18	; 23
			PORTB &= ~(1 << pBus->pin);
     882:	48 b3       	in	r20, 0x18	; 24
     884:	9c 01       	movw	r18, r24
     886:	01 80       	ldd	r0, Z+1	; 0x01
     888:	02 c0       	rjmp	.+4      	; 0x88e <__stack+0x2f>
     88a:	22 0f       	add	r18, r18
     88c:	33 1f       	adc	r19, r19
     88e:	0a 94       	dec	r0
     890:	e2 f7       	brpl	.-8      	; 0x88a <__stack+0x2b>
     892:	20 95       	com	r18
     894:	24 23       	and	r18, r20
     896:	28 bb       	out	0x18, r18	; 24
     898:	af e7       	ldi	r26, 0x7F	; 127
     89a:	b7 e0       	ldi	r27, 0x07	; 7
     89c:	11 97       	sbiw	r26, 0x01	; 1
     89e:	f1 f7       	brne	.-4      	; 0x89c <__stack+0x3d>
     8a0:	00 c0       	rjmp	.+0      	; 0x8a2 <__stack+0x43>
     8a2:	00 00       	nop
			/* Pause 480 us */
			_delay_us(480);
			/* Mux PIN as input */
			DDRB &= ~(1 << pBus->pin);
     8a4:	27 b3       	in	r18, 0x17	; 23
     8a6:	01 80       	ldd	r0, Z+1	; 0x01
     8a8:	02 c0       	rjmp	.+4      	; 0x8ae <__stack+0x4f>
     8aa:	88 0f       	add	r24, r24
     8ac:	99 1f       	adc	r25, r25
     8ae:	0a 94       	dec	r0
     8b0:	e2 f7       	brpl	.-8      	; 0x8aa <__stack+0x4b>
     8b2:	80 95       	com	r24
     8b4:	82 23       	and	r24, r18
     8b6:	87 bb       	out	0x17, r24	; 23
     8b8:	87 e1       	ldi	r24, 0x17	; 23
     8ba:	91 e0       	ldi	r25, 0x01	; 1
     8bc:	01 97       	sbiw	r24, 0x01	; 1
     8be:	f1 f7       	brne	.-4      	; 0x8bc <__stack+0x5d>
     8c0:	00 c0       	rjmp	.+0      	; 0x8c2 <__stack+0x63>
     8c2:	00 00       	nop
			/* Pause 70 us */
			_delay_us(70);
			
			/* Normally PIN should be pulled-down by a remote device */
			if ((PINB & (1 << pBus->pin)) == 0x0)
     8c4:	26 b3       	in	r18, 0x16	; 22
     8c6:	30 e0       	ldi	r19, 0x00	; 0
     8c8:	01 80       	ldd	r0, Z+1	; 0x01
     8ca:	02 c0       	rjmp	.+4      	; 0x8d0 <__stack+0x71>
     8cc:	35 95       	asr	r19
     8ce:	27 95       	ror	r18
     8d0:	0a 94       	dec	r0
     8d2:	e2 f7       	brpl	.-8      	; 0x8cc <__stack+0x6d>
	}

	return pData;
}

bool one_wire_check_presence(const one_wire_bus_data_t* pBus)
     8d4:	81 e0       	ldi	r24, 0x01	; 1
     8d6:	20 fd       	sbrc	r18, 0
     8d8:	80 e0       	ldi	r24, 0x00	; 0
     8da:	a7 e6       	ldi	r26, 0x67	; 103
     8dc:	b6 e0       	ldi	r27, 0x06	; 6
     8de:	11 97       	sbiw	r26, 0x01	; 1
     8e0:	f1 f7       	brne	.-4      	; 0x8de <__stack+0x7f>
     8e2:	00 c0       	rjmp	.+0      	; 0x8e4 <__stack+0x85>
     8e4:	00 00       	nop
     8e6:	08 95       	ret
			 _delay_us(410);		

			break;
		case ONE_WIRE_PORT_C:
			/* Mux PIN as pulled down out */ 			
			DDRC |= 1 << pBus->pin;
     8e8:	44 b3       	in	r20, 0x14	; 20
     8ea:	81 e0       	ldi	r24, 0x01	; 1
     8ec:	90 e0       	ldi	r25, 0x00	; 0
     8ee:	9c 01       	movw	r18, r24
     8f0:	01 80       	ldd	r0, Z+1	; 0x01
     8f2:	02 c0       	rjmp	.+4      	; 0x8f8 <__stack+0x99>
     8f4:	22 0f       	add	r18, r18
     8f6:	33 1f       	adc	r19, r19
     8f8:	0a 94       	dec	r0
     8fa:	e2 f7       	brpl	.-8      	; 0x8f4 <__stack+0x95>
     8fc:	24 2b       	or	r18, r20
     8fe:	24 bb       	out	0x14, r18	; 20
			PORTC &= ~(1 << pBus->pin);
     900:	45 b3       	in	r20, 0x15	; 21
     902:	9c 01       	movw	r18, r24
     904:	01 80       	ldd	r0, Z+1	; 0x01
     906:	02 c0       	rjmp	.+4      	; 0x90c <__stack+0xad>
     908:	22 0f       	add	r18, r18
     90a:	33 1f       	adc	r19, r19
     90c:	0a 94       	dec	r0
     90e:	e2 f7       	brpl	.-8      	; 0x908 <__stack+0xa9>
     910:	20 95       	com	r18
     912:	24 23       	and	r18, r20
     914:	25 bb       	out	0x15, r18	; 21
     916:	af e7       	ldi	r26, 0x7F	; 127
     918:	b7 e0       	ldi	r27, 0x07	; 7
     91a:	11 97       	sbiw	r26, 0x01	; 1
     91c:	f1 f7       	brne	.-4      	; 0x91a <__stack+0xbb>
     91e:	00 c0       	rjmp	.+0      	; 0x920 <__stack+0xc1>
     920:	00 00       	nop
			/* Pause 480 us */
			_delay_us(480);
			/* Mux PIN as input */
			DDRC &= ~(1 << pBus->pin);
     922:	24 b3       	in	r18, 0x14	; 20
     924:	01 80       	ldd	r0, Z+1	; 0x01
     926:	02 c0       	rjmp	.+4      	; 0x92c <__stack+0xcd>
     928:	88 0f       	add	r24, r24
     92a:	99 1f       	adc	r25, r25
     92c:	0a 94       	dec	r0
     92e:	e2 f7       	brpl	.-8      	; 0x928 <__stack+0xc9>
     930:	80 95       	com	r24
     932:	82 23       	and	r24, r18
     934:	84 bb       	out	0x14, r24	; 20
     936:	87 e1       	ldi	r24, 0x17	; 23
     938:	91 e0       	ldi	r25, 0x01	; 1
     93a:	01 97       	sbiw	r24, 0x01	; 1
     93c:	f1 f7       	brne	.-4      	; 0x93a <__stack+0xdb>
     93e:	00 c0       	rjmp	.+0      	; 0x940 <__stack+0xe1>
     940:	00 00       	nop
			/* Pause 70 us */
			_delay_us(70);
			
			/* Normally PIN should be pulled-down by a remote device */
			if ((PINC & (1 << pBus->pin)) == 0x0)
     942:	23 b3       	in	r18, 0x13	; 19
     944:	30 e0       	ldi	r19, 0x00	; 0
     946:	01 80       	ldd	r0, Z+1	; 0x01
     948:	02 c0       	rjmp	.+4      	; 0x94e <__stack+0xef>
     94a:	35 95       	asr	r19
     94c:	27 95       	ror	r18
     94e:	0a 94       	dec	r0
     950:	e2 f7       	brpl	.-8      	; 0x94a <__stack+0xeb>
	}

	return pData;
}

bool one_wire_check_presence(const one_wire_bus_data_t* pBus)
     952:	81 e0       	ldi	r24, 0x01	; 1
     954:	20 fd       	sbrc	r18, 0
     956:	80 e0       	ldi	r24, 0x00	; 0
     958:	a7 e6       	ldi	r26, 0x67	; 103
     95a:	b6 e0       	ldi	r27, 0x06	; 6
     95c:	11 97       	sbiw	r26, 0x01	; 1
     95e:	f1 f7       	brne	.-4      	; 0x95c <__stack+0xfd>
     960:	00 c0       	rjmp	.+0      	; 0x962 <__stack+0x103>
     962:	00 00       	nop
     964:	08 95       	ret
			 _delay_us(410);	

			break;
		case ONE_WIRE_PORT_D:
			/* Mux PIN as pulled down out */ 			
			DDRD |= 1 << pBus->pin;
     966:	41 b3       	in	r20, 0x11	; 17
     968:	81 e0       	ldi	r24, 0x01	; 1
     96a:	90 e0       	ldi	r25, 0x00	; 0
     96c:	9c 01       	movw	r18, r24
     96e:	01 80       	ldd	r0, Z+1	; 0x01
     970:	02 c0       	rjmp	.+4      	; 0x976 <__stack+0x117>
     972:	22 0f       	add	r18, r18
     974:	33 1f       	adc	r19, r19
     976:	0a 94       	dec	r0
     978:	e2 f7       	brpl	.-8      	; 0x972 <__stack+0x113>
     97a:	24 2b       	or	r18, r20
     97c:	21 bb       	out	0x11, r18	; 17
			PORTD &= ~(1 << pBus->pin);
     97e:	42 b3       	in	r20, 0x12	; 18
     980:	9c 01       	movw	r18, r24
     982:	01 80       	ldd	r0, Z+1	; 0x01
     984:	02 c0       	rjmp	.+4      	; 0x98a <__stack+0x12b>
     986:	22 0f       	add	r18, r18
     988:	33 1f       	adc	r19, r19
     98a:	0a 94       	dec	r0
     98c:	e2 f7       	brpl	.-8      	; 0x986 <__stack+0x127>
     98e:	20 95       	com	r18
     990:	24 23       	and	r18, r20
     992:	22 bb       	out	0x12, r18	; 18
     994:	af e7       	ldi	r26, 0x7F	; 127
     996:	b7 e0       	ldi	r27, 0x07	; 7
     998:	11 97       	sbiw	r26, 0x01	; 1
     99a:	f1 f7       	brne	.-4      	; 0x998 <__stack+0x139>
     99c:	00 c0       	rjmp	.+0      	; 0x99e <__stack+0x13f>
     99e:	00 00       	nop
			/* Pause 480 us */
			_delay_us(480);
			/* Mux PIN as input */
			DDRD &= ~(1 << pBus->pin);
     9a0:	21 b3       	in	r18, 0x11	; 17
     9a2:	01 80       	ldd	r0, Z+1	; 0x01
     9a4:	02 c0       	rjmp	.+4      	; 0x9aa <__stack+0x14b>
     9a6:	88 0f       	add	r24, r24
     9a8:	99 1f       	adc	r25, r25
     9aa:	0a 94       	dec	r0
     9ac:	e2 f7       	brpl	.-8      	; 0x9a6 <__stack+0x147>
     9ae:	80 95       	com	r24
     9b0:	82 23       	and	r24, r18
     9b2:	81 bb       	out	0x11, r24	; 17
     9b4:	87 e1       	ldi	r24, 0x17	; 23
     9b6:	91 e0       	ldi	r25, 0x01	; 1
     9b8:	01 97       	sbiw	r24, 0x01	; 1
     9ba:	f1 f7       	brne	.-4      	; 0x9b8 <__stack+0x159>
     9bc:	00 c0       	rjmp	.+0      	; 0x9be <__stack+0x15f>
     9be:	00 00       	nop
			/* Pause 70 us */
			_delay_us(70);
			
			/* Normally PIN should be pulled-down by a remote device */
			if ((PIND & (1 << pBus->pin)) == 0x0)
     9c0:	20 b3       	in	r18, 0x10	; 16
     9c2:	30 e0       	ldi	r19, 0x00	; 0
     9c4:	01 80       	ldd	r0, Z+1	; 0x01
     9c6:	02 c0       	rjmp	.+4      	; 0x9cc <__stack+0x16d>
     9c8:	35 95       	asr	r19
     9ca:	27 95       	ror	r18
     9cc:	0a 94       	dec	r0
     9ce:	e2 f7       	brpl	.-8      	; 0x9c8 <__stack+0x169>
	}

	return pData;
}

bool one_wire_check_presence(const one_wire_bus_data_t* pBus)
     9d0:	81 e0       	ldi	r24, 0x01	; 1
     9d2:	20 fd       	sbrc	r18, 0
     9d4:	80 e0       	ldi	r24, 0x00	; 0
     9d6:	a7 e6       	ldi	r26, 0x67	; 103
     9d8:	b6 e0       	ldi	r27, 0x06	; 6
     9da:	11 97       	sbiw	r26, 0x01	; 1
     9dc:	f1 f7       	brne	.-4      	; 0x9da <__stack+0x17b>
     9de:	00 c0       	rjmp	.+0      	; 0x9e0 <__stack+0x181>
     9e0:	00 00       	nop
     9e2:	08 95       	ret
{
	bool res = false;
     9e4:	80 e0       	ldi	r24, 0x00	; 0

			break;
	}

 return res;
}
     9e6:	08 95       	ret

000009e8 <one_wire_send_command>:

void one_wire_send_command(const one_wire_bus_data_t* pBus, const unsigned char command)
{ 
     9e8:	fc 01       	movw	r30, r24
	unsigned char i, data;
 
	data = command;
     9ea:	88 e0       	ldi	r24, 0x08	; 8
				/* Pause 10 us */
				_delay_us(10);
				break;
			case ONE_WIRE_PORT_B:
				/* Mux PIN as pulled down output */
				DDRB |= 1 << pBus->pin;
     9ec:	41 e0       	ldi	r20, 0x01	; 1
     9ee:	50 e0       	ldi	r21, 0x00	; 0
	data = command;
 
	for(i=0;i<8;i++)
	{

		if ((data&0x01)==0x01) 
     9f0:	60 ff       	sbrs	r22, 0
     9f2:	b4 c0       	rjmp	.+360    	; 0xb5c <one_wire_send_command+0x174>
		{
			/* Send '1' to the bus */
			switch (pBus->port)
     9f4:	90 81       	ld	r25, Z
     9f6:	91 30       	cpi	r25, 0x01	; 1
     9f8:	99 f1       	breq	.+102    	; 0xa60 <one_wire_send_command+0x78>
     9fa:	91 30       	cpi	r25, 0x01	; 1
     9fc:	38 f0       	brcs	.+14     	; 0xa0c <one_wire_send_command+0x24>
     9fe:	92 30       	cpi	r25, 0x02	; 2
     a00:	09 f4       	brne	.+2      	; 0xa04 <one_wire_send_command+0x1c>
     a02:	58 c0       	rjmp	.+176    	; 0xab4 <one_wire_send_command+0xcc>
     a04:	93 30       	cpi	r25, 0x03	; 3
     a06:	09 f0       	breq	.+2      	; 0xa0a <one_wire_send_command+0x22>
     a08:	60 c1       	rjmp	.+704    	; 0xcca <one_wire_send_command+0x2e2>
     a0a:	7e c0       	rjmp	.+252    	; 0xb08 <one_wire_send_command+0x120>
			{
			case ONE_WIRE_PORT_A:
				/* Mux PIN as output */
				DDRA |= 1 << pBus->pin;
     a0c:	9a b3       	in	r25, 0x1a	; 26
     a0e:	9a 01       	movw	r18, r20
     a10:	01 80       	ldd	r0, Z+1	; 0x01
     a12:	02 c0       	rjmp	.+4      	; 0xa18 <one_wire_send_command+0x30>
     a14:	22 0f       	add	r18, r18
     a16:	33 1f       	adc	r19, r19
     a18:	0a 94       	dec	r0
     a1a:	e2 f7       	brpl	.-8      	; 0xa14 <one_wire_send_command+0x2c>
     a1c:	29 2b       	or	r18, r25
     a1e:	2a bb       	out	0x1a, r18	; 26
				PORTA &= ~(1 << pBus->pin);
     a20:	9b b3       	in	r25, 0x1b	; 27
     a22:	9a 01       	movw	r18, r20
     a24:	01 80       	ldd	r0, Z+1	; 0x01
     a26:	02 c0       	rjmp	.+4      	; 0xa2c <one_wire_send_command+0x44>
     a28:	22 0f       	add	r18, r18
     a2a:	33 1f       	adc	r19, r19
     a2c:	0a 94       	dec	r0
     a2e:	e2 f7       	brpl	.-8      	; 0xa28 <one_wire_send_command+0x40>
     a30:	20 95       	com	r18
     a32:	29 23       	and	r18, r25
     a34:	2b bb       	out	0x1b, r18	; 27
     a36:	90 e2       	ldi	r25, 0x20	; 32
     a38:	9a 95       	dec	r25
     a3a:	f1 f7       	brne	.-4      	; 0xa38 <one_wire_send_command+0x50>
				/* Pause 6 us */
				_delay_us(6);
				/* Mux PIN as input (release bus) */
				DDRA &= ~(1 << pBus->pin);
     a3c:	9a b3       	in	r25, 0x1a	; 26
     a3e:	9a 01       	movw	r18, r20
     a40:	01 80       	ldd	r0, Z+1	; 0x01
     a42:	02 c0       	rjmp	.+4      	; 0xa48 <one_wire_send_command+0x60>
     a44:	22 0f       	add	r18, r18
     a46:	33 1f       	adc	r19, r19
     a48:	0a 94       	dec	r0
     a4a:	e2 f7       	brpl	.-8      	; 0xa44 <one_wire_send_command+0x5c>
     a4c:	20 95       	com	r18
     a4e:	29 23       	and	r18, r25
     a50:	2a bb       	out	0x1a, r18	; 26
     a52:	af ef       	ldi	r26, 0xFF	; 255
     a54:	b0 e0       	ldi	r27, 0x00	; 0
     a56:	11 97       	sbiw	r26, 0x01	; 1
     a58:	f1 f7       	brne	.-4      	; 0xa56 <one_wire_send_command+0x6e>
     a5a:	00 c0       	rjmp	.+0      	; 0xa5c <one_wire_send_command+0x74>
     a5c:	00 00       	nop
     a5e:	35 c1       	rjmp	.+618    	; 0xcca <one_wire_send_command+0x2e2>
				/* Pause 64 us */
				_delay_us(64);			
				break;
			case ONE_WIRE_PORT_B:
				/* Mux PIN as output */
				DDRB |= 1 << pBus->pin;
     a60:	97 b3       	in	r25, 0x17	; 23
     a62:	9a 01       	movw	r18, r20
     a64:	01 80       	ldd	r0, Z+1	; 0x01
     a66:	02 c0       	rjmp	.+4      	; 0xa6c <one_wire_send_command+0x84>
     a68:	22 0f       	add	r18, r18
     a6a:	33 1f       	adc	r19, r19
     a6c:	0a 94       	dec	r0
     a6e:	e2 f7       	brpl	.-8      	; 0xa68 <one_wire_send_command+0x80>
     a70:	29 2b       	or	r18, r25
     a72:	27 bb       	out	0x17, r18	; 23
				PORTB &= ~(1 << pBus->pin);
     a74:	98 b3       	in	r25, 0x18	; 24
     a76:	9a 01       	movw	r18, r20
     a78:	01 80       	ldd	r0, Z+1	; 0x01
     a7a:	02 c0       	rjmp	.+4      	; 0xa80 <one_wire_send_command+0x98>
     a7c:	22 0f       	add	r18, r18
     a7e:	33 1f       	adc	r19, r19
     a80:	0a 94       	dec	r0
     a82:	e2 f7       	brpl	.-8      	; 0xa7c <one_wire_send_command+0x94>
     a84:	20 95       	com	r18
     a86:	29 23       	and	r18, r25
     a88:	28 bb       	out	0x18, r18	; 24
     a8a:	b0 e2       	ldi	r27, 0x20	; 32
     a8c:	ba 95       	dec	r27
     a8e:	f1 f7       	brne	.-4      	; 0xa8c <one_wire_send_command+0xa4>
				/* Pause 6 us */
				_delay_us(6);
				/* Mux PIN as input (release bus) */
				DDRB &= ~(1 << pBus->pin);
     a90:	97 b3       	in	r25, 0x17	; 23
     a92:	9a 01       	movw	r18, r20
     a94:	01 80       	ldd	r0, Z+1	; 0x01
     a96:	02 c0       	rjmp	.+4      	; 0xa9c <one_wire_send_command+0xb4>
     a98:	22 0f       	add	r18, r18
     a9a:	33 1f       	adc	r19, r19
     a9c:	0a 94       	dec	r0
     a9e:	e2 f7       	brpl	.-8      	; 0xa98 <one_wire_send_command+0xb0>
     aa0:	20 95       	com	r18
     aa2:	29 23       	and	r18, r25
     aa4:	27 bb       	out	0x17, r18	; 23
     aa6:	af ef       	ldi	r26, 0xFF	; 255
     aa8:	b0 e0       	ldi	r27, 0x00	; 0
     aaa:	11 97       	sbiw	r26, 0x01	; 1
     aac:	f1 f7       	brne	.-4      	; 0xaaa <one_wire_send_command+0xc2>
     aae:	00 c0       	rjmp	.+0      	; 0xab0 <one_wire_send_command+0xc8>
     ab0:	00 00       	nop
     ab2:	0b c1       	rjmp	.+534    	; 0xcca <one_wire_send_command+0x2e2>
				/* Pause 64 us */
				_delay_us(64);
				break;
			case ONE_WIRE_PORT_C:
				/* Mux PIN as output */
				DDRC |= 1 << pBus->pin;
     ab4:	94 b3       	in	r25, 0x14	; 20
     ab6:	9a 01       	movw	r18, r20
     ab8:	01 80       	ldd	r0, Z+1	; 0x01
     aba:	02 c0       	rjmp	.+4      	; 0xac0 <one_wire_send_command+0xd8>
     abc:	22 0f       	add	r18, r18
     abe:	33 1f       	adc	r19, r19
     ac0:	0a 94       	dec	r0
     ac2:	e2 f7       	brpl	.-8      	; 0xabc <one_wire_send_command+0xd4>
     ac4:	29 2b       	or	r18, r25
     ac6:	24 bb       	out	0x14, r18	; 20
				PORTC &= ~(1 << pBus->pin);
     ac8:	95 b3       	in	r25, 0x15	; 21
     aca:	9a 01       	movw	r18, r20
     acc:	01 80       	ldd	r0, Z+1	; 0x01
     ace:	02 c0       	rjmp	.+4      	; 0xad4 <one_wire_send_command+0xec>
     ad0:	22 0f       	add	r18, r18
     ad2:	33 1f       	adc	r19, r19
     ad4:	0a 94       	dec	r0
     ad6:	e2 f7       	brpl	.-8      	; 0xad0 <one_wire_send_command+0xe8>
     ad8:	20 95       	com	r18
     ada:	29 23       	and	r18, r25
     adc:	25 bb       	out	0x15, r18	; 21
     ade:	b0 e2       	ldi	r27, 0x20	; 32
     ae0:	ba 95       	dec	r27
     ae2:	f1 f7       	brne	.-4      	; 0xae0 <one_wire_send_command+0xf8>
				/* Pause 6 us */
				_delay_us(6);
				/* Mux PIN as input (release bus) */
				DDRC &= ~(1 << pBus->pin);
     ae4:	94 b3       	in	r25, 0x14	; 20
     ae6:	9a 01       	movw	r18, r20
     ae8:	01 80       	ldd	r0, Z+1	; 0x01
     aea:	02 c0       	rjmp	.+4      	; 0xaf0 <one_wire_send_command+0x108>
     aec:	22 0f       	add	r18, r18
     aee:	33 1f       	adc	r19, r19
     af0:	0a 94       	dec	r0
     af2:	e2 f7       	brpl	.-8      	; 0xaec <one_wire_send_command+0x104>
     af4:	20 95       	com	r18
     af6:	29 23       	and	r18, r25
     af8:	24 bb       	out	0x14, r18	; 20
     afa:	af ef       	ldi	r26, 0xFF	; 255
     afc:	b0 e0       	ldi	r27, 0x00	; 0
     afe:	11 97       	sbiw	r26, 0x01	; 1
     b00:	f1 f7       	brne	.-4      	; 0xafe <one_wire_send_command+0x116>
     b02:	00 c0       	rjmp	.+0      	; 0xb04 <one_wire_send_command+0x11c>
     b04:	00 00       	nop
     b06:	e1 c0       	rjmp	.+450    	; 0xcca <one_wire_send_command+0x2e2>
				/* Pause 64 us */
				_delay_us(64);
				break;
			case ONE_WIRE_PORT_D:
				/* Mux PIN as output */
				DDRD |= 1 << pBus->pin;
     b08:	91 b3       	in	r25, 0x11	; 17
     b0a:	9a 01       	movw	r18, r20
     b0c:	01 80       	ldd	r0, Z+1	; 0x01
     b0e:	02 c0       	rjmp	.+4      	; 0xb14 <one_wire_send_command+0x12c>
     b10:	22 0f       	add	r18, r18
     b12:	33 1f       	adc	r19, r19
     b14:	0a 94       	dec	r0
     b16:	e2 f7       	brpl	.-8      	; 0xb10 <one_wire_send_command+0x128>
     b18:	29 2b       	or	r18, r25
     b1a:	21 bb       	out	0x11, r18	; 17
				PORTD &= ~(1 << pBus->pin);
     b1c:	92 b3       	in	r25, 0x12	; 18
     b1e:	9a 01       	movw	r18, r20
     b20:	01 80       	ldd	r0, Z+1	; 0x01
     b22:	02 c0       	rjmp	.+4      	; 0xb28 <one_wire_send_command+0x140>
     b24:	22 0f       	add	r18, r18
     b26:	33 1f       	adc	r19, r19
     b28:	0a 94       	dec	r0
     b2a:	e2 f7       	brpl	.-8      	; 0xb24 <one_wire_send_command+0x13c>
     b2c:	20 95       	com	r18
     b2e:	29 23       	and	r18, r25
     b30:	22 bb       	out	0x12, r18	; 18
     b32:	b0 e2       	ldi	r27, 0x20	; 32
     b34:	ba 95       	dec	r27
     b36:	f1 f7       	brne	.-4      	; 0xb34 <one_wire_send_command+0x14c>
				/* Pause 6 us */
				_delay_us(6);
				/* Mux PIN as input (release bus) */
				DDRD &= ~(1 << pBus->pin);
     b38:	91 b3       	in	r25, 0x11	; 17
     b3a:	9a 01       	movw	r18, r20
     b3c:	01 80       	ldd	r0, Z+1	; 0x01
     b3e:	02 c0       	rjmp	.+4      	; 0xb44 <one_wire_send_command+0x15c>
     b40:	22 0f       	add	r18, r18
     b42:	33 1f       	adc	r19, r19
     b44:	0a 94       	dec	r0
     b46:	e2 f7       	brpl	.-8      	; 0xb40 <one_wire_send_command+0x158>
     b48:	20 95       	com	r18
     b4a:	29 23       	and	r18, r25
     b4c:	21 bb       	out	0x11, r18	; 17
     b4e:	af ef       	ldi	r26, 0xFF	; 255
     b50:	b0 e0       	ldi	r27, 0x00	; 0
     b52:	11 97       	sbiw	r26, 0x01	; 1
     b54:	f1 f7       	brne	.-4      	; 0xb52 <one_wire_send_command+0x16a>
     b56:	00 c0       	rjmp	.+0      	; 0xb58 <one_wire_send_command+0x170>
     b58:	00 00       	nop
     b5a:	b7 c0       	rjmp	.+366    	; 0xcca <one_wire_send_command+0x2e2>
			}
        } 
		else 
        {
			/* Send '0' to the bus */
			switch (pBus->port)
     b5c:	90 81       	ld	r25, Z
     b5e:	91 30       	cpi	r25, 0x01	; 1
     b60:	a1 f1       	breq	.+104    	; 0xbca <one_wire_send_command+0x1e2>
     b62:	91 30       	cpi	r25, 0x01	; 1
     b64:	38 f0       	brcs	.+14     	; 0xb74 <one_wire_send_command+0x18c>
     b66:	92 30       	cpi	r25, 0x02	; 2
     b68:	09 f4       	brne	.+2      	; 0xb6c <one_wire_send_command+0x184>
     b6a:	5a c0       	rjmp	.+180    	; 0xc20 <one_wire_send_command+0x238>
     b6c:	93 30       	cpi	r25, 0x03	; 3
     b6e:	09 f0       	breq	.+2      	; 0xb72 <one_wire_send_command+0x18a>
     b70:	ac c0       	rjmp	.+344    	; 0xcca <one_wire_send_command+0x2e2>
     b72:	81 c0       	rjmp	.+258    	; 0xc76 <one_wire_send_command+0x28e>
			{
			case ONE_WIRE_PORT_A:
				/* Mux PIN as pulled down output */
				DDRA |= 1 << pBus->pin;
     b74:	9a b3       	in	r25, 0x1a	; 26
     b76:	9a 01       	movw	r18, r20
     b78:	01 80       	ldd	r0, Z+1	; 0x01
     b7a:	02 c0       	rjmp	.+4      	; 0xb80 <one_wire_send_command+0x198>
     b7c:	22 0f       	add	r18, r18
     b7e:	33 1f       	adc	r19, r19
     b80:	0a 94       	dec	r0
     b82:	e2 f7       	brpl	.-8      	; 0xb7c <one_wire_send_command+0x194>
     b84:	29 2b       	or	r18, r25
     b86:	2a bb       	out	0x1a, r18	; 26
				PORTA &= ~(1 << pBus->pin);
     b88:	9b b3       	in	r25, 0x1b	; 27
     b8a:	9a 01       	movw	r18, r20
     b8c:	01 80       	ldd	r0, Z+1	; 0x01
     b8e:	02 c0       	rjmp	.+4      	; 0xb94 <one_wire_send_command+0x1ac>
     b90:	22 0f       	add	r18, r18
     b92:	33 1f       	adc	r19, r19
     b94:	0a 94       	dec	r0
     b96:	e2 f7       	brpl	.-8      	; 0xb90 <one_wire_send_command+0x1a8>
     b98:	20 95       	com	r18
     b9a:	29 23       	and	r18, r25
     b9c:	2b bb       	out	0x1b, r18	; 27
     b9e:	af ee       	ldi	r26, 0xEF	; 239
     ba0:	b0 e0       	ldi	r27, 0x00	; 0
     ba2:	11 97       	sbiw	r26, 0x01	; 1
     ba4:	f1 f7       	brne	.-4      	; 0xba2 <one_wire_send_command+0x1ba>
     ba6:	00 c0       	rjmp	.+0      	; 0xba8 <one_wire_send_command+0x1c0>
     ba8:	00 00       	nop
				/* Pause 60 us */
				_delay_us(60);
				/* Mux PIN as input (release bus) */
				DDRA &= ~(1 << pBus->pin);
     baa:	9a b3       	in	r25, 0x1a	; 26
     bac:	9a 01       	movw	r18, r20
     bae:	01 80       	ldd	r0, Z+1	; 0x01
     bb0:	02 c0       	rjmp	.+4      	; 0xbb6 <one_wire_send_command+0x1ce>
     bb2:	22 0f       	add	r18, r18
     bb4:	33 1f       	adc	r19, r19
     bb6:	0a 94       	dec	r0
     bb8:	e2 f7       	brpl	.-8      	; 0xbb2 <one_wire_send_command+0x1ca>
     bba:	20 95       	com	r18
     bbc:	29 23       	and	r18, r25
     bbe:	2a bb       	out	0x1a, r18	; 26
     bc0:	b5 e3       	ldi	r27, 0x35	; 53
     bc2:	ba 95       	dec	r27
     bc4:	f1 f7       	brne	.-4      	; 0xbc2 <one_wire_send_command+0x1da>
     bc6:	00 00       	nop
     bc8:	80 c0       	rjmp	.+256    	; 0xcca <one_wire_send_command+0x2e2>
				/* Pause 10 us */
				_delay_us(10);
				break;
			case ONE_WIRE_PORT_B:
				/* Mux PIN as pulled down output */
				DDRB |= 1 << pBus->pin;
     bca:	97 b3       	in	r25, 0x17	; 23
     bcc:	9a 01       	movw	r18, r20
     bce:	01 80       	ldd	r0, Z+1	; 0x01
     bd0:	02 c0       	rjmp	.+4      	; 0xbd6 <one_wire_send_command+0x1ee>
     bd2:	22 0f       	add	r18, r18
     bd4:	33 1f       	adc	r19, r19
     bd6:	0a 94       	dec	r0
     bd8:	e2 f7       	brpl	.-8      	; 0xbd2 <one_wire_send_command+0x1ea>
     bda:	29 2b       	or	r18, r25
     bdc:	27 bb       	out	0x17, r18	; 23
				PORTB &= ~(1 << pBus->pin);
     bde:	98 b3       	in	r25, 0x18	; 24
     be0:	9a 01       	movw	r18, r20
     be2:	01 80       	ldd	r0, Z+1	; 0x01
     be4:	02 c0       	rjmp	.+4      	; 0xbea <one_wire_send_command+0x202>
     be6:	22 0f       	add	r18, r18
     be8:	33 1f       	adc	r19, r19
     bea:	0a 94       	dec	r0
     bec:	e2 f7       	brpl	.-8      	; 0xbe6 <one_wire_send_command+0x1fe>
     bee:	20 95       	com	r18
     bf0:	29 23       	and	r18, r25
     bf2:	28 bb       	out	0x18, r18	; 24
     bf4:	af ee       	ldi	r26, 0xEF	; 239
     bf6:	b0 e0       	ldi	r27, 0x00	; 0
     bf8:	11 97       	sbiw	r26, 0x01	; 1
     bfa:	f1 f7       	brne	.-4      	; 0xbf8 <one_wire_send_command+0x210>
     bfc:	00 c0       	rjmp	.+0      	; 0xbfe <one_wire_send_command+0x216>
     bfe:	00 00       	nop
				/* Pause 60 us */
				_delay_us(60);
				/* Mux PIN as input (release bus) */
				DDRB &= ~(1 << pBus->pin);
     c00:	97 b3       	in	r25, 0x17	; 23
     c02:	9a 01       	movw	r18, r20
     c04:	01 80       	ldd	r0, Z+1	; 0x01
     c06:	02 c0       	rjmp	.+4      	; 0xc0c <one_wire_send_command+0x224>
     c08:	22 0f       	add	r18, r18
     c0a:	33 1f       	adc	r19, r19
     c0c:	0a 94       	dec	r0
     c0e:	e2 f7       	brpl	.-8      	; 0xc08 <one_wire_send_command+0x220>
     c10:	20 95       	com	r18
     c12:	29 23       	and	r18, r25
     c14:	27 bb       	out	0x17, r18	; 23
     c16:	b5 e3       	ldi	r27, 0x35	; 53
     c18:	ba 95       	dec	r27
     c1a:	f1 f7       	brne	.-4      	; 0xc18 <one_wire_send_command+0x230>
     c1c:	00 00       	nop
     c1e:	55 c0       	rjmp	.+170    	; 0xcca <one_wire_send_command+0x2e2>
				/* Pause 10 us */
				_delay_us(10);
				break;
			case ONE_WIRE_PORT_C:
				/* Mux PIN as pulled down output */
				DDRC |= 1 << pBus->pin;
     c20:	94 b3       	in	r25, 0x14	; 20
     c22:	9a 01       	movw	r18, r20
     c24:	01 80       	ldd	r0, Z+1	; 0x01
     c26:	02 c0       	rjmp	.+4      	; 0xc2c <one_wire_send_command+0x244>
     c28:	22 0f       	add	r18, r18
     c2a:	33 1f       	adc	r19, r19
     c2c:	0a 94       	dec	r0
     c2e:	e2 f7       	brpl	.-8      	; 0xc28 <one_wire_send_command+0x240>
     c30:	29 2b       	or	r18, r25
     c32:	24 bb       	out	0x14, r18	; 20
				PORTC &= ~(1 << pBus->pin);
     c34:	95 b3       	in	r25, 0x15	; 21
     c36:	9a 01       	movw	r18, r20
     c38:	01 80       	ldd	r0, Z+1	; 0x01
     c3a:	02 c0       	rjmp	.+4      	; 0xc40 <one_wire_send_command+0x258>
     c3c:	22 0f       	add	r18, r18
     c3e:	33 1f       	adc	r19, r19
     c40:	0a 94       	dec	r0
     c42:	e2 f7       	brpl	.-8      	; 0xc3c <one_wire_send_command+0x254>
     c44:	20 95       	com	r18
     c46:	29 23       	and	r18, r25
     c48:	25 bb       	out	0x15, r18	; 21
     c4a:	af ee       	ldi	r26, 0xEF	; 239
     c4c:	b0 e0       	ldi	r27, 0x00	; 0
     c4e:	11 97       	sbiw	r26, 0x01	; 1
     c50:	f1 f7       	brne	.-4      	; 0xc4e <one_wire_send_command+0x266>
     c52:	00 c0       	rjmp	.+0      	; 0xc54 <one_wire_send_command+0x26c>
     c54:	00 00       	nop
				/* Pause 60 us */
				_delay_us(60);
				/* Mux PIN as input (release bus) */
				DDRC &= ~(1 << pBus->pin);
     c56:	94 b3       	in	r25, 0x14	; 20
     c58:	9a 01       	movw	r18, r20
     c5a:	01 80       	ldd	r0, Z+1	; 0x01
     c5c:	02 c0       	rjmp	.+4      	; 0xc62 <one_wire_send_command+0x27a>
     c5e:	22 0f       	add	r18, r18
     c60:	33 1f       	adc	r19, r19
     c62:	0a 94       	dec	r0
     c64:	e2 f7       	brpl	.-8      	; 0xc5e <one_wire_send_command+0x276>
     c66:	20 95       	com	r18
     c68:	29 23       	and	r18, r25
     c6a:	24 bb       	out	0x14, r18	; 20
     c6c:	b5 e3       	ldi	r27, 0x35	; 53
     c6e:	ba 95       	dec	r27
     c70:	f1 f7       	brne	.-4      	; 0xc6e <one_wire_send_command+0x286>
     c72:	00 00       	nop
     c74:	2a c0       	rjmp	.+84     	; 0xcca <one_wire_send_command+0x2e2>
				/* Pause 10 us */
				_delay_us(10);
				break;
			case ONE_WIRE_PORT_D:
				/* Mux PIN as pulled down output */
				DDRD |= 1 << pBus->pin;
     c76:	91 b3       	in	r25, 0x11	; 17
     c78:	9a 01       	movw	r18, r20
     c7a:	01 80       	ldd	r0, Z+1	; 0x01
     c7c:	02 c0       	rjmp	.+4      	; 0xc82 <one_wire_send_command+0x29a>
     c7e:	22 0f       	add	r18, r18
     c80:	33 1f       	adc	r19, r19
     c82:	0a 94       	dec	r0
     c84:	e2 f7       	brpl	.-8      	; 0xc7e <one_wire_send_command+0x296>
     c86:	29 2b       	or	r18, r25
     c88:	21 bb       	out	0x11, r18	; 17
				PORTD &= ~(1 << pBus->pin);
     c8a:	92 b3       	in	r25, 0x12	; 18
     c8c:	9a 01       	movw	r18, r20
     c8e:	01 80       	ldd	r0, Z+1	; 0x01
     c90:	02 c0       	rjmp	.+4      	; 0xc96 <one_wire_send_command+0x2ae>
     c92:	22 0f       	add	r18, r18
     c94:	33 1f       	adc	r19, r19
     c96:	0a 94       	dec	r0
     c98:	e2 f7       	brpl	.-8      	; 0xc92 <one_wire_send_command+0x2aa>
     c9a:	20 95       	com	r18
     c9c:	29 23       	and	r18, r25
     c9e:	22 bb       	out	0x12, r18	; 18
     ca0:	af ee       	ldi	r26, 0xEF	; 239
     ca2:	b0 e0       	ldi	r27, 0x00	; 0
     ca4:	11 97       	sbiw	r26, 0x01	; 1
     ca6:	f1 f7       	brne	.-4      	; 0xca4 <one_wire_send_command+0x2bc>
     ca8:	00 c0       	rjmp	.+0      	; 0xcaa <one_wire_send_command+0x2c2>
     caa:	00 00       	nop
				/* Pause 60 us */
				_delay_us(60);
				/* Mux PIN as input (release bus) */
				DDRD &= ~(1 << pBus->pin);
     cac:	91 b3       	in	r25, 0x11	; 17
     cae:	9a 01       	movw	r18, r20
     cb0:	01 80       	ldd	r0, Z+1	; 0x01
     cb2:	02 c0       	rjmp	.+4      	; 0xcb8 <one_wire_send_command+0x2d0>
     cb4:	22 0f       	add	r18, r18
     cb6:	33 1f       	adc	r19, r19
     cb8:	0a 94       	dec	r0
     cba:	e2 f7       	brpl	.-8      	; 0xcb4 <one_wire_send_command+0x2cc>
     cbc:	20 95       	com	r18
     cbe:	29 23       	and	r18, r25
     cc0:	21 bb       	out	0x11, r18	; 17
     cc2:	b5 e3       	ldi	r27, 0x35	; 53
     cc4:	ba 95       	dec	r27
     cc6:	f1 f7       	brne	.-4      	; 0xcc4 <one_wire_send_command+0x2dc>
     cc8:	00 00       	nop
				/* Pause 10 us */
				_delay_us(10);
				break;
			}
        }
  		data=data>>1;
     cca:	66 95       	lsr	r22
     ccc:	81 50       	subi	r24, 0x01	; 1
{ 
	unsigned char i, data;
 
	data = command;
 
	for(i=0;i<8;i++)
     cce:	09 f0       	breq	.+2      	; 0xcd2 <one_wire_send_command+0x2ea>
     cd0:	8f ce       	rjmp	.-738    	; 0x9f0 <one_wire_send_command+0x8>
				break;
			}
        }
  		data=data>>1;
	}
}
     cd2:	08 95       	ret

00000cd4 <one_wire_send_command_wait_done>:

void one_wire_send_command_wait_done(const one_wire_bus_data_t* pBus, const unsigned char command, const uint16_t max_timeout_us)
{ 
     cd4:	0f 93       	push	r16
     cd6:	1f 93       	push	r17
     cd8:	cf 93       	push	r28
     cda:	df 93       	push	r29
     cdc:	ec 01       	movw	r28, r24
     cde:	8a 01       	movw	r16, r20
	uint16_t wait_loops = 0;

	one_wire_send_command(pBus, command);
     ce0:	0e 94 f4 04 	call	0x9e8	; 0x9e8 <one_wire_send_command>

	/* As per the spec remote device will hold "0" on the bus until handling is in progress, so we will be waiting for "1" */
	switch (pBus->port)
     ce4:	88 81       	ld	r24, Y
     ce6:	81 30       	cpi	r24, 0x01	; 1
     ce8:	21 f1       	breq	.+72     	; 0xd32 <one_wire_send_command_wait_done+0x5e>
     cea:	81 30       	cpi	r24, 0x01	; 1
     cec:	80 f1       	brcs	.+96     	; 0xd4e <one_wire_send_command_wait_done+0x7a>
     cee:	82 30       	cpi	r24, 0x02	; 2
     cf0:	91 f0       	breq	.+36     	; 0xd16 <one_wire_send_command_wait_done+0x42>
     cf2:	83 30       	cpi	r24, 0x03	; 3
     cf4:	09 f0       	breq	.+2      	; 0xcf8 <one_wire_send_command_wait_done+0x24>
     cf6:	73 c0       	rjmp	.+230    	; 0xdde <one_wire_send_command_wait_done+0x10a>
			_delay_us(1);
			//wait_loops++;
		}
		break;
	case ONE_WIRE_PORT_D:
		while (((PIND & (1 << pBus->pin)) == 0x0) && (wait_loops != max_timeout_us))
     cf8:	80 b3       	in	r24, 0x10	; 16
     cfa:	90 e0       	ldi	r25, 0x00	; 0
     cfc:	09 80       	ldd	r0, Y+1	; 0x01
     cfe:	02 c0       	rjmp	.+4      	; 0xd04 <one_wire_send_command_wait_done+0x30>
     d00:	95 95       	asr	r25
     d02:	87 95       	ror	r24
     d04:	0a 94       	dec	r0
     d06:	e2 f7       	brpl	.-8      	; 0xd00 <one_wire_send_command_wait_done+0x2c>
     d08:	80 fd       	sbrc	r24, 0
     d0a:	69 c0       	rjmp	.+210    	; 0xdde <one_wire_send_command_wait_done+0x10a>
     d0c:	01 15       	cp	r16, r1
     d0e:	11 05       	cpc	r17, r1
     d10:	09 f0       	breq	.+2      	; 0xd14 <one_wire_send_command_wait_done+0x40>
     d12:	57 c0       	rjmp	.+174    	; 0xdc2 <one_wire_send_command_wait_done+0xee>
     d14:	64 c0       	rjmp	.+200    	; 0xdde <one_wire_send_command_wait_done+0x10a>
			_delay_us(1);
			//wait_loops++;
		}
		break;
	case ONE_WIRE_PORT_C:
		while (((PINC & (1 << pBus->pin)) == 0x0) && (wait_loops != max_timeout_us))
     d16:	83 b3       	in	r24, 0x13	; 19
     d18:	90 e0       	ldi	r25, 0x00	; 0
     d1a:	09 80       	ldd	r0, Y+1	; 0x01
     d1c:	02 c0       	rjmp	.+4      	; 0xd22 <one_wire_send_command_wait_done+0x4e>
     d1e:	95 95       	asr	r25
     d20:	87 95       	ror	r24
     d22:	0a 94       	dec	r0
     d24:	e2 f7       	brpl	.-8      	; 0xd1e <one_wire_send_command_wait_done+0x4a>
     d26:	80 fd       	sbrc	r24, 0
     d28:	5a c0       	rjmp	.+180    	; 0xdde <one_wire_send_command_wait_done+0x10a>
     d2a:	01 15       	cp	r16, r1
     d2c:	11 05       	cpc	r17, r1
     d2e:	d1 f5       	brne	.+116    	; 0xda4 <one_wire_send_command_wait_done+0xd0>
     d30:	56 c0       	rjmp	.+172    	; 0xdde <one_wire_send_command_wait_done+0x10a>
			_delay_us(1);
			//wait_loops++;
		}
		break;
	case ONE_WIRE_PORT_B:
		while (((PINB & (1 << pBus->pin)) == 0x0) && (wait_loops != max_timeout_us))
     d32:	86 b3       	in	r24, 0x16	; 22
     d34:	90 e0       	ldi	r25, 0x00	; 0
     d36:	09 80       	ldd	r0, Y+1	; 0x01
     d38:	02 c0       	rjmp	.+4      	; 0xd3e <one_wire_send_command_wait_done+0x6a>
     d3a:	95 95       	asr	r25
     d3c:	87 95       	ror	r24
     d3e:	0a 94       	dec	r0
     d40:	e2 f7       	brpl	.-8      	; 0xd3a <one_wire_send_command_wait_done+0x66>
     d42:	80 fd       	sbrc	r24, 0
     d44:	4c c0       	rjmp	.+152    	; 0xdde <one_wire_send_command_wait_done+0x10a>
     d46:	01 15       	cp	r16, r1
     d48:	11 05       	cpc	r17, r1
     d4a:	e9 f4       	brne	.+58     	; 0xd86 <one_wire_send_command_wait_done+0xb2>
     d4c:	48 c0       	rjmp	.+144    	; 0xdde <one_wire_send_command_wait_done+0x10a>

	/* As per the spec remote device will hold "0" on the bus until handling is in progress, so we will be waiting for "1" */
	switch (pBus->port)
	{
	case ONE_WIRE_PORT_A:
		while (((PINA & (1 << pBus->pin)) == 0x0) && (wait_loops != max_timeout_us))
     d4e:	89 b3       	in	r24, 0x19	; 25
     d50:	90 e0       	ldi	r25, 0x00	; 0
     d52:	09 80       	ldd	r0, Y+1	; 0x01
     d54:	02 c0       	rjmp	.+4      	; 0xd5a <one_wire_send_command_wait_done+0x86>
     d56:	95 95       	asr	r25
     d58:	87 95       	ror	r24
     d5a:	0a 94       	dec	r0
     d5c:	e2 f7       	brpl	.-8      	; 0xd56 <one_wire_send_command_wait_done+0x82>
     d5e:	80 fd       	sbrc	r24, 0
     d60:	3e c0       	rjmp	.+124    	; 0xdde <one_wire_send_command_wait_done+0x10a>
     d62:	01 15       	cp	r16, r1
     d64:	11 05       	cpc	r17, r1
     d66:	d9 f1       	breq	.+118    	; 0xdde <one_wire_send_command_wait_done+0x10a>
     d68:	85 e0       	ldi	r24, 0x05	; 5
     d6a:	8a 95       	dec	r24
     d6c:	f1 f7       	brne	.-4      	; 0xd6a <one_wire_send_command_wait_done+0x96>
     d6e:	00 00       	nop
     d70:	89 b3       	in	r24, 0x19	; 25
     d72:	90 e0       	ldi	r25, 0x00	; 0
     d74:	09 80       	ldd	r0, Y+1	; 0x01
     d76:	02 c0       	rjmp	.+4      	; 0xd7c <one_wire_send_command_wait_done+0xa8>
     d78:	95 95       	asr	r25
     d7a:	87 95       	ror	r24
     d7c:	0a 94       	dec	r0
     d7e:	e2 f7       	brpl	.-8      	; 0xd78 <one_wire_send_command_wait_done+0xa4>
     d80:	80 ff       	sbrs	r24, 0
     d82:	f2 cf       	rjmp	.-28     	; 0xd68 <one_wire_send_command_wait_done+0x94>
     d84:	2c c0       	rjmp	.+88     	; 0xdde <one_wire_send_command_wait_done+0x10a>
     d86:	85 e0       	ldi	r24, 0x05	; 5
     d88:	8a 95       	dec	r24
     d8a:	f1 f7       	brne	.-4      	; 0xd88 <one_wire_send_command_wait_done+0xb4>
     d8c:	00 00       	nop
			_delay_us(1);
			//wait_loops++;
		}
		break;
	case ONE_WIRE_PORT_B:
		while (((PINB & (1 << pBus->pin)) == 0x0) && (wait_loops != max_timeout_us))
     d8e:	86 b3       	in	r24, 0x16	; 22
     d90:	90 e0       	ldi	r25, 0x00	; 0
     d92:	09 80       	ldd	r0, Y+1	; 0x01
     d94:	02 c0       	rjmp	.+4      	; 0xd9a <one_wire_send_command_wait_done+0xc6>
     d96:	95 95       	asr	r25
     d98:	87 95       	ror	r24
     d9a:	0a 94       	dec	r0
     d9c:	e2 f7       	brpl	.-8      	; 0xd96 <one_wire_send_command_wait_done+0xc2>
     d9e:	80 ff       	sbrs	r24, 0
     da0:	f2 cf       	rjmp	.-28     	; 0xd86 <one_wire_send_command_wait_done+0xb2>
     da2:	1d c0       	rjmp	.+58     	; 0xdde <one_wire_send_command_wait_done+0x10a>
     da4:	85 e0       	ldi	r24, 0x05	; 5
     da6:	8a 95       	dec	r24
     da8:	f1 f7       	brne	.-4      	; 0xda6 <one_wire_send_command_wait_done+0xd2>
     daa:	00 00       	nop
			_delay_us(1);
			//wait_loops++;
		}
		break;
	case ONE_WIRE_PORT_C:
		while (((PINC & (1 << pBus->pin)) == 0x0) && (wait_loops != max_timeout_us))
     dac:	83 b3       	in	r24, 0x13	; 19
     dae:	90 e0       	ldi	r25, 0x00	; 0
     db0:	09 80       	ldd	r0, Y+1	; 0x01
     db2:	02 c0       	rjmp	.+4      	; 0xdb8 <one_wire_send_command_wait_done+0xe4>
     db4:	95 95       	asr	r25
     db6:	87 95       	ror	r24
     db8:	0a 94       	dec	r0
     dba:	e2 f7       	brpl	.-8      	; 0xdb4 <one_wire_send_command_wait_done+0xe0>
     dbc:	80 ff       	sbrs	r24, 0
     dbe:	f2 cf       	rjmp	.-28     	; 0xda4 <one_wire_send_command_wait_done+0xd0>
     dc0:	0e c0       	rjmp	.+28     	; 0xdde <one_wire_send_command_wait_done+0x10a>
     dc2:	85 e0       	ldi	r24, 0x05	; 5
     dc4:	8a 95       	dec	r24
     dc6:	f1 f7       	brne	.-4      	; 0xdc4 <one_wire_send_command_wait_done+0xf0>
     dc8:	00 00       	nop
			_delay_us(1);
			//wait_loops++;
		}
		break;
	case ONE_WIRE_PORT_D:
		while (((PIND & (1 << pBus->pin)) == 0x0) && (wait_loops != max_timeout_us))
     dca:	80 b3       	in	r24, 0x10	; 16
     dcc:	90 e0       	ldi	r25, 0x00	; 0
     dce:	09 80       	ldd	r0, Y+1	; 0x01
     dd0:	02 c0       	rjmp	.+4      	; 0xdd6 <one_wire_send_command_wait_done+0x102>
     dd2:	95 95       	asr	r25
     dd4:	87 95       	ror	r24
     dd6:	0a 94       	dec	r0
     dd8:	e2 f7       	brpl	.-8      	; 0xdd2 <one_wire_send_command_wait_done+0xfe>
     dda:	80 ff       	sbrs	r24, 0
     ddc:	f2 cf       	rjmp	.-28     	; 0xdc2 <one_wire_send_command_wait_done+0xee>
			_delay_us(1);
			//wait_loops++;
		}
		break;
	}
}
     dde:	df 91       	pop	r29
     de0:	cf 91       	pop	r28
     de2:	1f 91       	pop	r17
     de4:	0f 91       	pop	r16
     de6:	08 95       	ret

00000de8 <one_wire_receive_data>:


uint16_t one_wire_receive_data(const one_wire_bus_data_t* pBus)
{
     de8:	fc 01       	movw	r30, r24
     dea:	20 e0       	ldi	r18, 0x00	; 0
     dec:	30 e0       	ldi	r19, 0x00	; 0
	unsigned char bit_counter;
	uint16_t out_val = 0;
     dee:	60 e0       	ldi	r22, 0x00	; 0
     df0:	70 e0       	ldi	r23, 0x00	; 0
			/* Pause 55 us */
  			_delay_us(55);		
			break;
		case ONE_WIRE_PORT_B:
		 	/* Mux PIN as pulled down output */
			DDRB |= 1 << pBus->pin;
     df2:	41 e0       	ldi	r20, 0x01	; 1
     df4:	50 e0       	ldi	r21, 0x00	; 0
	uint16_t out_val = 0;

 	/* Receive 16 bits from the bus */
	for(bit_counter=0;bit_counter<16;bit_counter++)
	{
		switch (pBus->port)
     df6:	80 81       	ld	r24, Z
     df8:	81 30       	cpi	r24, 0x01	; 1
     dfa:	09 f4       	brne	.+2      	; 0xdfe <one_wire_receive_data+0x16>
     dfc:	55 c0       	rjmp	.+170    	; 0xea8 <one_wire_receive_data+0xc0>
     dfe:	81 30       	cpi	r24, 0x01	; 1
     e00:	38 f0       	brcs	.+14     	; 0xe10 <one_wire_receive_data+0x28>
     e02:	82 30       	cpi	r24, 0x02	; 2
     e04:	09 f4       	brne	.+2      	; 0xe08 <one_wire_receive_data+0x20>
     e06:	9c c0       	rjmp	.+312    	; 0xf40 <one_wire_receive_data+0x158>
     e08:	83 30       	cpi	r24, 0x03	; 3
     e0a:	09 f0       	breq	.+2      	; 0xe0e <one_wire_receive_data+0x26>
     e0c:	30 c1       	rjmp	.+608    	; 0x106e <one_wire_receive_data+0x286>
     e0e:	e4 c0       	rjmp	.+456    	; 0xfd8 <one_wire_receive_data+0x1f0>
		{
		case ONE_WIRE_PORT_A:
		 	/* Mux PIN as pulled down output */
			DDRA |= 1 << pBus->pin;
     e10:	aa b3       	in	r26, 0x1a	; 26
     e12:	ca 01       	movw	r24, r20
     e14:	01 80       	ldd	r0, Z+1	; 0x01
     e16:	02 c0       	rjmp	.+4      	; 0xe1c <one_wire_receive_data+0x34>
     e18:	88 0f       	add	r24, r24
     e1a:	99 1f       	adc	r25, r25
     e1c:	0a 94       	dec	r0
     e1e:	e2 f7       	brpl	.-8      	; 0xe18 <one_wire_receive_data+0x30>
     e20:	8a 2b       	or	r24, r26
     e22:	8a bb       	out	0x1a, r24	; 26
			PORTA &= ~(1 << pBus->pin);
     e24:	ab b3       	in	r26, 0x1b	; 27
     e26:	ca 01       	movw	r24, r20
     e28:	01 80       	ldd	r0, Z+1	; 0x01
     e2a:	02 c0       	rjmp	.+4      	; 0xe30 <one_wire_receive_data+0x48>
     e2c:	88 0f       	add	r24, r24
     e2e:	99 1f       	adc	r25, r25
     e30:	0a 94       	dec	r0
     e32:	e2 f7       	brpl	.-8      	; 0xe2c <one_wire_receive_data+0x44>
     e34:	80 95       	com	r24
     e36:	8a 23       	and	r24, r26
     e38:	8b bb       	out	0x1b, r24	; 27
     e3a:	80 e2       	ldi	r24, 0x20	; 32
     e3c:	8a 95       	dec	r24
     e3e:	f1 f7       	brne	.-4      	; 0xe3c <one_wire_receive_data+0x54>
			/* Pause 6 us */
	  		_delay_us(6);
			/* Mux PIN as input (release bus) */
			DDRA &= ~(1 << pBus->pin);
     e40:	aa b3       	in	r26, 0x1a	; 26
     e42:	ca 01       	movw	r24, r20
     e44:	01 80       	ldd	r0, Z+1	; 0x01
     e46:	02 c0       	rjmp	.+4      	; 0xe4c <one_wire_receive_data+0x64>
     e48:	88 0f       	add	r24, r24
     e4a:	99 1f       	adc	r25, r25
     e4c:	0a 94       	dec	r0
     e4e:	e2 f7       	brpl	.-8      	; 0xe48 <one_wire_receive_data+0x60>
     e50:	80 95       	com	r24
     e52:	8a 23       	and	r24, r26
     e54:	8a bb       	out	0x1a, r24	; 26
     e56:	90 e3       	ldi	r25, 0x30	; 48
     e58:	9a 95       	dec	r25
     e5a:	f1 f7       	brne	.-4      	; 0xe58 <one_wire_receive_data+0x70>
			/* Pause 9 us */
  			_delay_us(9);
 
  			if ((PINA & (1 << pBus->pin)) == 0x0)
     e5c:	89 b3       	in	r24, 0x19	; 25
     e5e:	90 e0       	ldi	r25, 0x00	; 0
     e60:	01 80       	ldd	r0, Z+1	; 0x01
     e62:	02 c0       	rjmp	.+4      	; 0xe68 <one_wire_receive_data+0x80>
     e64:	95 95       	asr	r25
     e66:	87 95       	ror	r24
     e68:	0a 94       	dec	r0
     e6a:	e2 f7       	brpl	.-8      	; 0xe64 <one_wire_receive_data+0x7c>
     e6c:	80 fd       	sbrc	r24, 0
     e6e:	0c c0       	rjmp	.+24     	; 0xe88 <one_wire_receive_data+0xa0>
				out_val &= ~(1<<bit_counter); // 0 on the bus
     e70:	ca 01       	movw	r24, r20
     e72:	02 2e       	mov	r0, r18
     e74:	02 c0       	rjmp	.+4      	; 0xe7a <one_wire_receive_data+0x92>
     e76:	88 0f       	add	r24, r24
     e78:	99 1f       	adc	r25, r25
     e7a:	0a 94       	dec	r0
     e7c:	e2 f7       	brpl	.-8      	; 0xe76 <one_wire_receive_data+0x8e>
     e7e:	80 95       	com	r24
     e80:	90 95       	com	r25
     e82:	68 23       	and	r22, r24
     e84:	79 23       	and	r23, r25
     e86:	09 c0       	rjmp	.+18     	; 0xe9a <one_wire_receive_data+0xb2>
			else 
				out_val |= 1<<bit_counter;	// 1 on the bus
     e88:	ca 01       	movw	r24, r20
     e8a:	02 2e       	mov	r0, r18
     e8c:	02 c0       	rjmp	.+4      	; 0xe92 <one_wire_receive_data+0xaa>
     e8e:	88 0f       	add	r24, r24
     e90:	99 1f       	adc	r25, r25
     e92:	0a 94       	dec	r0
     e94:	e2 f7       	brpl	.-8      	; 0xe8e <one_wire_receive_data+0xa6>
     e96:	68 2b       	or	r22, r24
     e98:	79 2b       	or	r23, r25
     e9a:	8b ed       	ldi	r24, 0xDB	; 219
     e9c:	90 e0       	ldi	r25, 0x00	; 0
     e9e:	01 97       	sbiw	r24, 0x01	; 1
     ea0:	f1 f7       	brne	.-4      	; 0xe9e <one_wire_receive_data+0xb6>
     ea2:	00 c0       	rjmp	.+0      	; 0xea4 <one_wire_receive_data+0xbc>
     ea4:	00 00       	nop
     ea6:	e3 c0       	rjmp	.+454    	; 0x106e <one_wire_receive_data+0x286>
			/* Pause 55 us */
  			_delay_us(55);		
			break;
		case ONE_WIRE_PORT_B:
		 	/* Mux PIN as pulled down output */
			DDRB |= 1 << pBus->pin;
     ea8:	a7 b3       	in	r26, 0x17	; 23
     eaa:	ca 01       	movw	r24, r20
     eac:	01 80       	ldd	r0, Z+1	; 0x01
     eae:	02 c0       	rjmp	.+4      	; 0xeb4 <one_wire_receive_data+0xcc>
     eb0:	88 0f       	add	r24, r24
     eb2:	99 1f       	adc	r25, r25
     eb4:	0a 94       	dec	r0
     eb6:	e2 f7       	brpl	.-8      	; 0xeb0 <one_wire_receive_data+0xc8>
     eb8:	8a 2b       	or	r24, r26
     eba:	87 bb       	out	0x17, r24	; 23
			PORTB &= ~(1 << pBus->pin);
     ebc:	a8 b3       	in	r26, 0x18	; 24
     ebe:	ca 01       	movw	r24, r20
     ec0:	01 80       	ldd	r0, Z+1	; 0x01
     ec2:	02 c0       	rjmp	.+4      	; 0xec8 <one_wire_receive_data+0xe0>
     ec4:	88 0f       	add	r24, r24
     ec6:	99 1f       	adc	r25, r25
     ec8:	0a 94       	dec	r0
     eca:	e2 f7       	brpl	.-8      	; 0xec4 <one_wire_receive_data+0xdc>
     ecc:	80 95       	com	r24
     ece:	8a 23       	and	r24, r26
     ed0:	88 bb       	out	0x18, r24	; 24
     ed2:	90 e2       	ldi	r25, 0x20	; 32
     ed4:	9a 95       	dec	r25
     ed6:	f1 f7       	brne	.-4      	; 0xed4 <one_wire_receive_data+0xec>
			/* Pause 6 us */
	  		_delay_us(6);
			/* Mux PIN as input (release bus) */
			DDRB &= ~(1 << pBus->pin);
     ed8:	a7 b3       	in	r26, 0x17	; 23
     eda:	ca 01       	movw	r24, r20
     edc:	01 80       	ldd	r0, Z+1	; 0x01
     ede:	02 c0       	rjmp	.+4      	; 0xee4 <one_wire_receive_data+0xfc>
     ee0:	88 0f       	add	r24, r24
     ee2:	99 1f       	adc	r25, r25
     ee4:	0a 94       	dec	r0
     ee6:	e2 f7       	brpl	.-8      	; 0xee0 <one_wire_receive_data+0xf8>
     ee8:	80 95       	com	r24
     eea:	8a 23       	and	r24, r26
     eec:	87 bb       	out	0x17, r24	; 23
     eee:	80 e3       	ldi	r24, 0x30	; 48
     ef0:	8a 95       	dec	r24
     ef2:	f1 f7       	brne	.-4      	; 0xef0 <one_wire_receive_data+0x108>
			/* Pause 9 us */
  			_delay_us(9);
 
  			if ((PINB & (1 << pBus->pin)) == 0x0)
     ef4:	86 b3       	in	r24, 0x16	; 22
     ef6:	90 e0       	ldi	r25, 0x00	; 0
     ef8:	01 80       	ldd	r0, Z+1	; 0x01
     efa:	02 c0       	rjmp	.+4      	; 0xf00 <one_wire_receive_data+0x118>
     efc:	95 95       	asr	r25
     efe:	87 95       	ror	r24
     f00:	0a 94       	dec	r0
     f02:	e2 f7       	brpl	.-8      	; 0xefc <one_wire_receive_data+0x114>
     f04:	80 fd       	sbrc	r24, 0
     f06:	0c c0       	rjmp	.+24     	; 0xf20 <one_wire_receive_data+0x138>
				out_val &= ~(1<<bit_counter); // 0 on the bus
     f08:	ca 01       	movw	r24, r20
     f0a:	02 2e       	mov	r0, r18
     f0c:	02 c0       	rjmp	.+4      	; 0xf12 <one_wire_receive_data+0x12a>
     f0e:	88 0f       	add	r24, r24
     f10:	99 1f       	adc	r25, r25
     f12:	0a 94       	dec	r0
     f14:	e2 f7       	brpl	.-8      	; 0xf0e <one_wire_receive_data+0x126>
     f16:	80 95       	com	r24
     f18:	90 95       	com	r25
     f1a:	68 23       	and	r22, r24
     f1c:	79 23       	and	r23, r25
     f1e:	09 c0       	rjmp	.+18     	; 0xf32 <one_wire_receive_data+0x14a>
			else 
				out_val |= 1<<bit_counter;	// 1 on the bus
     f20:	ca 01       	movw	r24, r20
     f22:	02 2e       	mov	r0, r18
     f24:	02 c0       	rjmp	.+4      	; 0xf2a <one_wire_receive_data+0x142>
     f26:	88 0f       	add	r24, r24
     f28:	99 1f       	adc	r25, r25
     f2a:	0a 94       	dec	r0
     f2c:	e2 f7       	brpl	.-8      	; 0xf26 <one_wire_receive_data+0x13e>
     f2e:	68 2b       	or	r22, r24
     f30:	79 2b       	or	r23, r25
     f32:	8b ed       	ldi	r24, 0xDB	; 219
     f34:	90 e0       	ldi	r25, 0x00	; 0
     f36:	01 97       	sbiw	r24, 0x01	; 1
     f38:	f1 f7       	brne	.-4      	; 0xf36 <one_wire_receive_data+0x14e>
     f3a:	00 c0       	rjmp	.+0      	; 0xf3c <one_wire_receive_data+0x154>
     f3c:	00 00       	nop
     f3e:	97 c0       	rjmp	.+302    	; 0x106e <one_wire_receive_data+0x286>
			/* Pause 55 us */
  			_delay_us(55);
			break;
		case ONE_WIRE_PORT_C:
			/* Mux PIN as pulled down output */
			DDRC |= 1 << pBus->pin;
     f40:	a4 b3       	in	r26, 0x14	; 20
     f42:	ca 01       	movw	r24, r20
     f44:	01 80       	ldd	r0, Z+1	; 0x01
     f46:	02 c0       	rjmp	.+4      	; 0xf4c <one_wire_receive_data+0x164>
     f48:	88 0f       	add	r24, r24
     f4a:	99 1f       	adc	r25, r25
     f4c:	0a 94       	dec	r0
     f4e:	e2 f7       	brpl	.-8      	; 0xf48 <one_wire_receive_data+0x160>
     f50:	8a 2b       	or	r24, r26
     f52:	84 bb       	out	0x14, r24	; 20
			PORTC &= ~(1 << pBus->pin);
     f54:	a5 b3       	in	r26, 0x15	; 21
     f56:	ca 01       	movw	r24, r20
     f58:	01 80       	ldd	r0, Z+1	; 0x01
     f5a:	02 c0       	rjmp	.+4      	; 0xf60 <one_wire_receive_data+0x178>
     f5c:	88 0f       	add	r24, r24
     f5e:	99 1f       	adc	r25, r25
     f60:	0a 94       	dec	r0
     f62:	e2 f7       	brpl	.-8      	; 0xf5c <one_wire_receive_data+0x174>
     f64:	80 95       	com	r24
     f66:	8a 23       	and	r24, r26
     f68:	85 bb       	out	0x15, r24	; 21
     f6a:	90 e2       	ldi	r25, 0x20	; 32
     f6c:	9a 95       	dec	r25
     f6e:	f1 f7       	brne	.-4      	; 0xf6c <one_wire_receive_data+0x184>
			/* Pause 6 us */
	  		_delay_us(6);
			/* Mux PIN as input (release bus) */
			DDRC &= ~(1 << pBus->pin);
     f70:	a4 b3       	in	r26, 0x14	; 20
     f72:	ca 01       	movw	r24, r20
     f74:	01 80       	ldd	r0, Z+1	; 0x01
     f76:	02 c0       	rjmp	.+4      	; 0xf7c <one_wire_receive_data+0x194>
     f78:	88 0f       	add	r24, r24
     f7a:	99 1f       	adc	r25, r25
     f7c:	0a 94       	dec	r0
     f7e:	e2 f7       	brpl	.-8      	; 0xf78 <one_wire_receive_data+0x190>
     f80:	80 95       	com	r24
     f82:	8a 23       	and	r24, r26
     f84:	84 bb       	out	0x14, r24	; 20
     f86:	80 e3       	ldi	r24, 0x30	; 48
     f88:	8a 95       	dec	r24
     f8a:	f1 f7       	brne	.-4      	; 0xf88 <one_wire_receive_data+0x1a0>
			/* Pause 9 us */
  			_delay_us(9);
 
  			if ((PINC & (1 << pBus->pin)) == 0x0)
     f8c:	83 b3       	in	r24, 0x13	; 19
     f8e:	90 e0       	ldi	r25, 0x00	; 0
     f90:	01 80       	ldd	r0, Z+1	; 0x01
     f92:	02 c0       	rjmp	.+4      	; 0xf98 <one_wire_receive_data+0x1b0>
     f94:	95 95       	asr	r25
     f96:	87 95       	ror	r24
     f98:	0a 94       	dec	r0
     f9a:	e2 f7       	brpl	.-8      	; 0xf94 <one_wire_receive_data+0x1ac>
     f9c:	80 fd       	sbrc	r24, 0
     f9e:	0c c0       	rjmp	.+24     	; 0xfb8 <one_wire_receive_data+0x1d0>
				out_val &= ~(1<<bit_counter); // 0 on the bus
     fa0:	ca 01       	movw	r24, r20
     fa2:	02 2e       	mov	r0, r18
     fa4:	02 c0       	rjmp	.+4      	; 0xfaa <one_wire_receive_data+0x1c2>
     fa6:	88 0f       	add	r24, r24
     fa8:	99 1f       	adc	r25, r25
     faa:	0a 94       	dec	r0
     fac:	e2 f7       	brpl	.-8      	; 0xfa6 <one_wire_receive_data+0x1be>
     fae:	80 95       	com	r24
     fb0:	90 95       	com	r25
     fb2:	68 23       	and	r22, r24
     fb4:	79 23       	and	r23, r25
     fb6:	09 c0       	rjmp	.+18     	; 0xfca <one_wire_receive_data+0x1e2>
			else 
				out_val |= 1<<bit_counter;	// 1 on the bus
     fb8:	ca 01       	movw	r24, r20
     fba:	02 2e       	mov	r0, r18
     fbc:	02 c0       	rjmp	.+4      	; 0xfc2 <one_wire_receive_data+0x1da>
     fbe:	88 0f       	add	r24, r24
     fc0:	99 1f       	adc	r25, r25
     fc2:	0a 94       	dec	r0
     fc4:	e2 f7       	brpl	.-8      	; 0xfbe <one_wire_receive_data+0x1d6>
     fc6:	68 2b       	or	r22, r24
     fc8:	79 2b       	or	r23, r25
     fca:	8b ed       	ldi	r24, 0xDB	; 219
     fcc:	90 e0       	ldi	r25, 0x00	; 0
     fce:	01 97       	sbiw	r24, 0x01	; 1
     fd0:	f1 f7       	brne	.-4      	; 0xfce <one_wire_receive_data+0x1e6>
     fd2:	00 c0       	rjmp	.+0      	; 0xfd4 <one_wire_receive_data+0x1ec>
     fd4:	00 00       	nop
     fd6:	4b c0       	rjmp	.+150    	; 0x106e <one_wire_receive_data+0x286>
			/* Pause 55 us */
  			_delay_us(55);
			break;
		case ONE_WIRE_PORT_D:
		 	/* Mux PIN as pulled down output */
			DDRD |= 1 << pBus->pin;
     fd8:	a1 b3       	in	r26, 0x11	; 17
     fda:	ca 01       	movw	r24, r20
     fdc:	01 80       	ldd	r0, Z+1	; 0x01
     fde:	02 c0       	rjmp	.+4      	; 0xfe4 <one_wire_receive_data+0x1fc>
     fe0:	88 0f       	add	r24, r24
     fe2:	99 1f       	adc	r25, r25
     fe4:	0a 94       	dec	r0
     fe6:	e2 f7       	brpl	.-8      	; 0xfe0 <one_wire_receive_data+0x1f8>
     fe8:	8a 2b       	or	r24, r26
     fea:	81 bb       	out	0x11, r24	; 17
			PORTD &= ~(1 << pBus->pin);
     fec:	a2 b3       	in	r26, 0x12	; 18
     fee:	ca 01       	movw	r24, r20
     ff0:	01 80       	ldd	r0, Z+1	; 0x01
     ff2:	02 c0       	rjmp	.+4      	; 0xff8 <one_wire_receive_data+0x210>
     ff4:	88 0f       	add	r24, r24
     ff6:	99 1f       	adc	r25, r25
     ff8:	0a 94       	dec	r0
     ffa:	e2 f7       	brpl	.-8      	; 0xff4 <one_wire_receive_data+0x20c>
     ffc:	80 95       	com	r24
     ffe:	8a 23       	and	r24, r26
    1000:	82 bb       	out	0x12, r24	; 18
    1002:	90 e2       	ldi	r25, 0x20	; 32
    1004:	9a 95       	dec	r25
    1006:	f1 f7       	brne	.-4      	; 0x1004 <one_wire_receive_data+0x21c>
			/* Pause 6 us */
	  		_delay_us(6);
			/* Mux PIN as input (release bus) */
			DDRD &= ~(1 << pBus->pin);
    1008:	a1 b3       	in	r26, 0x11	; 17
    100a:	ca 01       	movw	r24, r20
    100c:	01 80       	ldd	r0, Z+1	; 0x01
    100e:	02 c0       	rjmp	.+4      	; 0x1014 <one_wire_receive_data+0x22c>
    1010:	88 0f       	add	r24, r24
    1012:	99 1f       	adc	r25, r25
    1014:	0a 94       	dec	r0
    1016:	e2 f7       	brpl	.-8      	; 0x1010 <one_wire_receive_data+0x228>
    1018:	80 95       	com	r24
    101a:	8a 23       	and	r24, r26
    101c:	81 bb       	out	0x11, r24	; 17
    101e:	80 e3       	ldi	r24, 0x30	; 48
    1020:	8a 95       	dec	r24
    1022:	f1 f7       	brne	.-4      	; 0x1020 <one_wire_receive_data+0x238>
			/* Pause 9 us */
  			_delay_us(9);
 
  			if ((PIND & (1 << pBus->pin)) == 0x0)
    1024:	80 b3       	in	r24, 0x10	; 16
    1026:	90 e0       	ldi	r25, 0x00	; 0
    1028:	01 80       	ldd	r0, Z+1	; 0x01
    102a:	02 c0       	rjmp	.+4      	; 0x1030 <one_wire_receive_data+0x248>
    102c:	95 95       	asr	r25
    102e:	87 95       	ror	r24
    1030:	0a 94       	dec	r0
    1032:	e2 f7       	brpl	.-8      	; 0x102c <one_wire_receive_data+0x244>
    1034:	80 fd       	sbrc	r24, 0
    1036:	0c c0       	rjmp	.+24     	; 0x1050 <one_wire_receive_data+0x268>
				out_val &= ~(1<<bit_counter); // 0 on the bus
    1038:	ca 01       	movw	r24, r20
    103a:	02 2e       	mov	r0, r18
    103c:	02 c0       	rjmp	.+4      	; 0x1042 <one_wire_receive_data+0x25a>
    103e:	88 0f       	add	r24, r24
    1040:	99 1f       	adc	r25, r25
    1042:	0a 94       	dec	r0
    1044:	e2 f7       	brpl	.-8      	; 0x103e <one_wire_receive_data+0x256>
    1046:	80 95       	com	r24
    1048:	90 95       	com	r25
    104a:	68 23       	and	r22, r24
    104c:	79 23       	and	r23, r25
    104e:	09 c0       	rjmp	.+18     	; 0x1062 <one_wire_receive_data+0x27a>
			else 
				out_val |= 1<<bit_counter;	// 1 on the bus
    1050:	ca 01       	movw	r24, r20
    1052:	02 2e       	mov	r0, r18
    1054:	02 c0       	rjmp	.+4      	; 0x105a <one_wire_receive_data+0x272>
    1056:	88 0f       	add	r24, r24
    1058:	99 1f       	adc	r25, r25
    105a:	0a 94       	dec	r0
    105c:	e2 f7       	brpl	.-8      	; 0x1056 <one_wire_receive_data+0x26e>
    105e:	68 2b       	or	r22, r24
    1060:	79 2b       	or	r23, r25
    1062:	8b ed       	ldi	r24, 0xDB	; 219
    1064:	90 e0       	ldi	r25, 0x00	; 0
    1066:	01 97       	sbiw	r24, 0x01	; 1
    1068:	f1 f7       	brne	.-4      	; 0x1066 <one_wire_receive_data+0x27e>
    106a:	00 c0       	rjmp	.+0      	; 0x106c <one_wire_receive_data+0x284>
    106c:	00 00       	nop
    106e:	2f 5f       	subi	r18, 0xFF	; 255
    1070:	3f 4f       	sbci	r19, 0xFF	; 255
{
	unsigned char bit_counter;
	uint16_t out_val = 0;

 	/* Receive 16 bits from the bus */
	for(bit_counter=0;bit_counter<16;bit_counter++)
    1072:	20 31       	cpi	r18, 0x10	; 16
    1074:	31 05       	cpc	r19, r1
    1076:	09 f0       	breq	.+2      	; 0x107a <one_wire_receive_data+0x292>
    1078:	be ce       	rjmp	.-644    	; 0xdf6 <one_wire_receive_data+0xe>
		break;
		}
	}

	return out_val;
}
    107a:	86 2f       	mov	r24, r22
    107c:	97 2f       	mov	r25, r23
    107e:	08 95       	ret

00001080 <one_wire_temperature_convert>:

void one_wire_temperature_convert(one_wire_temperature_data_t* pTempData, uint16_t sourceData)
{
    1080:	fc 01       	movw	r30, r24
	if (NULL != pTempData)
    1082:	00 97       	sbiw	r24, 0x00	; 0
    1084:	c1 f0       	breq	.+48     	; 0x10b6 <one_wire_temperature_convert+0x36>
	{
			/* Read sign bit */
			pTempData->is_positive = (((sourceData & (1 << 11)) == 1) ? ONE_WIRE_TEMPERATURE_NEGATIVE : ONE_WIRE_TEMPERATURE_POSITIVE);
    1086:	81 e0       	ldi	r24, 0x01	; 1
    1088:	80 83       	st	Z, r24
			
			/* Calculate base */
			pTempData->degree_base = (sourceData & 0x7ff) >> 4;
    108a:	cb 01       	movw	r24, r22
    108c:	97 70       	andi	r25, 0x07	; 7
    108e:	92 95       	swap	r25
    1090:	82 95       	swap	r24
    1092:	8f 70       	andi	r24, 0x0F	; 15
    1094:	89 27       	eor	r24, r25
    1096:	9f 70       	andi	r25, 0x0F	; 15
    1098:	89 27       	eor	r24, r25
    109a:	81 83       	std	Z+1, r24	; 0x01
			
			/* Calculate mantissa */
			pTempData->degree_mantissa = (sourceData & 0xf) * 625;
    109c:	6f 70       	andi	r22, 0x0F	; 15
    109e:	70 70       	andi	r23, 0x00	; 0
    10a0:	81 e7       	ldi	r24, 0x71	; 113
    10a2:	92 e0       	ldi	r25, 0x02	; 2
    10a4:	68 9f       	mul	r22, r24
    10a6:	90 01       	movw	r18, r0
    10a8:	69 9f       	mul	r22, r25
    10aa:	30 0d       	add	r19, r0
    10ac:	78 9f       	mul	r23, r24
    10ae:	30 0d       	add	r19, r0
    10b0:	11 24       	eor	r1, r1
    10b2:	33 83       	std	Z+3, r19	; 0x03
    10b4:	22 83       	std	Z+2, r18	; 0x02
    10b6:	08 95       	ret

000010b8 <power_monitor_init>:
static uint8_t voltage_compensation = 0;

void power_monitor_init()
{
	/* Enable ADC */
	ADCSRA |= (1 << ADEN);
    10b8:	37 9a       	sbi	0x06, 7	; 6
	/* ADC-1 */
	ADMUX = (1<<REFS1)|(1<<REFS0)|(1<<MUX0);
    10ba:	81 ec       	ldi	r24, 0xC1	; 193
    10bc:	87 b9       	out	0x07, r24	; 7
}
    10be:	08 95       	ret

000010c0 <power_monitor_get_voltage>:
	
	/* To start conversion write 1 to ADSC. It will be cleared by hardware when the conversion is completed. */
	/* Read ADCL at first. Once it is read ADC is blocked until ADCH is read. This is to ensure that a result of the same conversion is read */

	/* Start conversation */
	ADCSRA |=(1<<ADSC);
    10c0:	36 9a       	sbi	0x06, 6	; 6
 
	/* Wait for some time (it takes about 18 ADC cycles */
	while ((ADCSRA &_BV(ADIF))==0x00) ;    
    10c2:	34 9b       	sbis	0x06, 4	; 6
    10c4:	fe cf       	rjmp	.-4      	; 0x10c2 <power_monitor_get_voltage+0x2>
 
	/* Read result */
	voltage = ADCL;
    10c6:	84 b1       	in	r24, 0x04	; 4
    10c8:	90 e0       	ldi	r25, 0x00	; 0
	voltage |= ADCH<<8;
    10ca:	45 b1       	in	r20, 0x05	; 5
    10cc:	34 2f       	mov	r19, r20
    10ce:	20 e0       	ldi	r18, 0x00	; 0
    10d0:	82 2b       	or	r24, r18
    10d2:	93 2b       	or	r25, r19
	
	// Skip the last two bits to digitally cancel noise
	//result &= 0xFFFC;
	
	/* Calculate voltage */
	return voltage + voltage_compensation;
    10d4:	20 91 e5 00 	lds	r18, 0x00E5
    10d8:	82 0f       	add	r24, r18
    10da:	91 1d       	adc	r25, r1
}
    10dc:	08 95       	ret

000010de <power_monitor_set_voltage_compensation>:

void power_monitor_set_voltage_compensation(uint8_t compensation)
{
	voltage_compensation = compensation;
    10de:	80 93 e5 00 	sts	0x00E5, r24
    10e2:	08 95       	ret

000010e4 <tach_states_set_state>:
		state_settings_tach_pulses_exit,
		state_settings_tach_pulses_event_handler},		
};

void tach_states_set_state(TACH_STATE_ID_T state_id)
{
    10e4:	cf 93       	push	r28
    10e6:	df 93       	push	r29
    10e8:	c8 2f       	mov	r28, r24
	/* Check if appropriate state ID exists */
	if ((state_id <= TACH_STATE_NO_STATE) || (state_id >= TACH_STATE_STATE_MAX))
    10ea:	81 50       	subi	r24, 0x01	; 1
    10ec:	85 30       	cpi	r24, 0x05	; 5
    10ee:	28 f5       	brcc	.+74     	; 0x113a <tach_states_set_state+0x56>
		return;
	
	/* If it is the same state - no need to exit and then re-init */
	if (state_id != s_current_state)
    10f0:	e0 91 e6 00 	lds	r30, 0x00E6
    10f4:	ce 17       	cp	r28, r30
    10f6:	09 f1       	breq	.+66     	; 0x113a <tach_states_set_state+0x56>
	{
		/* Check whether we have an active state. Tear it down if necessary */
		if (TACH_STATE_NO_STATE != s_current_state)
    10f8:	ee 23       	and	r30, r30
    10fa:	79 f0       	breq	.+30     	; 0x111a <tach_states_set_state+0x36>
		{
			s_states[s_current_state].state_exit(&pCurrentStateBuf);
    10fc:	f0 e0       	ldi	r31, 0x00	; 0
    10fe:	ee 0f       	add	r30, r30
    1100:	ff 1f       	adc	r31, r31
    1102:	ee 0f       	add	r30, r30
    1104:	ff 1f       	adc	r31, r31
    1106:	ee 0f       	add	r30, r30
    1108:	ff 1f       	adc	r31, r31
    110a:	e0 5a       	subi	r30, 0xA0	; 160
    110c:	ff 4f       	sbci	r31, 0xFF	; 255
    110e:	04 80       	ldd	r0, Z+4	; 0x04
    1110:	f5 81       	ldd	r31, Z+5	; 0x05
    1112:	e0 2d       	mov	r30, r0
    1114:	87 ee       	ldi	r24, 0xE7	; 231
    1116:	90 e0       	ldi	r25, 0x00	; 0
    1118:	09 95       	icall
		}
	
		/* Init the new state */
		s_current_state = state_id;
    111a:	c0 93 e6 00 	sts	0x00E6, r28
		s_states[s_current_state].state_enter(&pCurrentStateBuf);
    111e:	d0 e0       	ldi	r29, 0x00	; 0
    1120:	cc 0f       	add	r28, r28
    1122:	dd 1f       	adc	r29, r29
    1124:	cc 0f       	add	r28, r28
    1126:	dd 1f       	adc	r29, r29
    1128:	cc 0f       	add	r28, r28
    112a:	dd 1f       	adc	r29, r29
    112c:	c0 5a       	subi	r28, 0xA0	; 160
    112e:	df 4f       	sbci	r29, 0xFF	; 255
    1130:	ea 81       	ldd	r30, Y+2	; 0x02
    1132:	fb 81       	ldd	r31, Y+3	; 0x03
    1134:	87 ee       	ldi	r24, 0xE7	; 231
    1136:	90 e0       	ldi	r25, 0x00	; 0
    1138:	09 95       	icall
	}
}
    113a:	df 91       	pop	r29
    113c:	cf 91       	pop	r28
    113e:	08 95       	ret

00001140 <tach_states_schedule_state>:

void tach_states_schedule_state(TACH_STATE_ID_T state_id)
{
	s_scheduled_state = state_id;
    1140:	80 93 e9 00 	sts	0x00E9, r24
}
    1144:	08 95       	ret

00001146 <tach_states_get_next_state>:

TACH_STATE_ID_T tach_states_get_next_state()
{
	TACH_STATE_ID_T next_state = s_current_state + 1;
    1146:	80 91 e6 00 	lds	r24, 0x00E6
    114a:	8f 5f       	subi	r24, 0xFF	; 255
	
	if (TACH_STATE_STATE_MAX == next_state)
    114c:	86 30       	cpi	r24, 0x06	; 6
    114e:	09 f4       	brne	.+2      	; 0x1152 <tach_states_get_next_state+0xc>
	{
		/* Start from the beginning */
		next_state = TACH_STATE_NO_STATE + 1;
    1150:	81 e0       	ldi	r24, 0x01	; 1
	}
	
	return next_state;
}
    1152:	08 95       	ret

00001154 <tach_states_get_prev_state>:

TACH_STATE_ID_T tach_states_get_prev_state()
{
	TACH_STATE_ID_T prev_state = s_current_state - 1;
    1154:	80 91 e6 00 	lds	r24, 0x00E6
    1158:	81 50       	subi	r24, 0x01	; 1
	
	if (TACH_STATE_NO_STATE == prev_state)
    115a:	09 f4       	brne	.+2      	; 0x115e <tach_states_get_prev_state+0xa>
	{
		/* Jump to the last state  */
		prev_state = TACH_STATE_STATE_MAX - 1;
    115c:	85 e0       	ldi	r24, 0x05	; 5
	}
	
	return prev_state;
}
    115e:	08 95       	ret

00001160 <tach_states_get_scheduled_state>:

TACH_STATE_ID_T tach_states_get_scheduled_state()
{
	TACH_STATE_ID_T scheduled_state = s_scheduled_state;
    1160:	80 91 e9 00 	lds	r24, 0x00E9
	s_scheduled_state = TACH_STATE_NO_STATE;
    1164:	10 92 e9 00 	sts	0x00E9, r1
	return scheduled_state;
}
    1168:	08 95       	ret

0000116a <tach_states_dispatch_event>:

void tach_states_dispatch_event(uint8_t event, void *data)
{
    116a:	ab 01       	movw	r20, r22
	/* Check if any state is set */
	if (s_current_state == TACH_STATE_NO_STATE) 
    116c:	e0 91 e6 00 	lds	r30, 0x00E6
    1170:	ee 23       	and	r30, r30
    1172:	79 f0       	breq	.+30     	; 0x1192 <tach_states_dispatch_event+0x28>
		return;
	
	/* Dispatch event to current state */
	s_states[s_current_state].state_event_handler(event, &pCurrentStateBuf, data);
    1174:	f0 e0       	ldi	r31, 0x00	; 0
    1176:	ee 0f       	add	r30, r30
    1178:	ff 1f       	adc	r31, r31
    117a:	ee 0f       	add	r30, r30
    117c:	ff 1f       	adc	r31, r31
    117e:	ee 0f       	add	r30, r30
    1180:	ff 1f       	adc	r31, r31
    1182:	e0 5a       	subi	r30, 0xA0	; 160
    1184:	ff 4f       	sbci	r31, 0xFF	; 255
    1186:	06 80       	ldd	r0, Z+6	; 0x06
    1188:	f7 81       	ldd	r31, Z+7	; 0x07
    118a:	e0 2d       	mov	r30, r0
    118c:	67 ee       	ldi	r22, 0xE7	; 231
    118e:	70 e0       	ldi	r23, 0x00	; 0
    1190:	09 95       	icall
    1192:	08 95       	ret

00001194 <state_main_screen_state_enter>:
#include "power_monitor.h"
#include "display.h"

void state_main_screen_state_enter(void **pStateBuf)
{
	displayClear();
    1194:	0e 94 e6 01 	call	0x3cc	; 0x3cc <displayClear>
}
    1198:	08 95       	ret

0000119a <state_main_screen_state_exit>:

void state_main_screen_state_exit(void **pStateBuf)
{
	
}
    119a:	08 95       	ret

0000119c <state_main_screen_state_event_handler>:


void state_main_screen_state_event_handler(uint8_t event, void **pStateBuf, void *data)
{	
    119c:	0f 93       	push	r16
    119e:	1f 93       	push	r17
    11a0:	cf 93       	push	r28
    11a2:	df 93       	push	r29
	char *out_buf = NULL;
	uint16_t voltage = 0;
	
	switch (event)
    11a4:	81 30       	cpi	r24, 0x01	; 1
    11a6:	09 f4       	brne	.+2      	; 0x11aa <state_main_screen_state_event_handler+0xe>
    11a8:	45 c0       	rjmp	.+138    	; 0x1234 <state_main_screen_state_event_handler+0x98>
    11aa:	81 30       	cpi	r24, 0x01	; 1
    11ac:	20 f0       	brcs	.+8      	; 0x11b6 <state_main_screen_state_event_handler+0x1a>
    11ae:	82 30       	cpi	r24, 0x02	; 2
    11b0:	09 f0       	breq	.+2      	; 0x11b4 <state_main_screen_state_event_handler+0x18>
    11b2:	49 c0       	rjmp	.+146    	; 0x1246 <state_main_screen_state_event_handler+0xaa>
    11b4:	44 c0       	rjmp	.+136    	; 0x123e <state_main_screen_state_event_handler+0xa2>
	{
		case TACH_EVENT_REDRAW_SCREEN:
			voltage = power_monitor_get_voltage();
    11b6:	0e 94 60 08 	call	0x10c0	; 0x10c0 <power_monitor_get_voltage>
    11ba:	8c 01       	movw	r16, r24
			out_buf = (char*) malloc(17);
    11bc:	81 e1       	ldi	r24, 0x11	; 17
    11be:	90 e0       	ldi	r25, 0x00	; 0
    11c0:	0e 94 ad 0c 	call	0x195a	; 0x195a <malloc>
    11c4:	c8 2f       	mov	r28, r24
    11c6:	d9 2f       	mov	r29, r25
			snprintf(out_buf, 16, "%.2u.%.2uV                 ", voltage/66, voltage % 66);
    11c8:	8d b7       	in	r24, 0x3d	; 61
    11ca:	9e b7       	in	r25, 0x3e	; 62
    11cc:	0a 97       	sbiw	r24, 0x0a	; 10
    11ce:	0f b6       	in	r0, 0x3f	; 63
    11d0:	f8 94       	cli
    11d2:	9e bf       	out	0x3e, r25	; 62
    11d4:	0f be       	out	0x3f, r0	; 63
    11d6:	8d bf       	out	0x3d, r24	; 61
    11d8:	ed b7       	in	r30, 0x3d	; 61
    11da:	fe b7       	in	r31, 0x3e	; 62
    11dc:	31 96       	adiw	r30, 0x01	; 1
    11de:	ad b7       	in	r26, 0x3d	; 61
    11e0:	be b7       	in	r27, 0x3e	; 62
    11e2:	11 96       	adiw	r26, 0x01	; 1
    11e4:	cc 93       	st	X, r28
    11e6:	d1 83       	std	Z+1, r29	; 0x01
    11e8:	80 e1       	ldi	r24, 0x10	; 16
    11ea:	90 e0       	ldi	r25, 0x00	; 0
    11ec:	93 83       	std	Z+3, r25	; 0x03
    11ee:	82 83       	std	Z+2, r24	; 0x02
    11f0:	80 e9       	ldi	r24, 0x90	; 144
    11f2:	90 e0       	ldi	r25, 0x00	; 0
    11f4:	95 83       	std	Z+5, r25	; 0x05
    11f6:	84 83       	std	Z+4, r24	; 0x04
    11f8:	c8 01       	movw	r24, r16
    11fa:	62 e4       	ldi	r22, 0x42	; 66
    11fc:	70 e0       	ldi	r23, 0x00	; 0
    11fe:	0e 94 99 0c 	call	0x1932	; 0x1932 <__udivmodhi4>
    1202:	77 83       	std	Z+7, r23	; 0x07
    1204:	66 83       	std	Z+6, r22	; 0x06
    1206:	91 87       	std	Z+9, r25	; 0x09
    1208:	80 87       	std	Z+8, r24	; 0x08
    120a:	0e 94 ec 0d 	call	0x1bd8	; 0x1bd8 <snprintf>
			displayPrintLine("REdRAW", out_buf);
    120e:	8d b7       	in	r24, 0x3d	; 61
    1210:	9e b7       	in	r25, 0x3e	; 62
    1212:	0a 96       	adiw	r24, 0x0a	; 10
    1214:	0f b6       	in	r0, 0x3f	; 63
    1216:	f8 94       	cli
    1218:	9e bf       	out	0x3e, r25	; 62
    121a:	0f be       	out	0x3f, r0	; 63
    121c:	8d bf       	out	0x3d, r24	; 61
    121e:	8c ea       	ldi	r24, 0xAC	; 172
    1220:	90 e0       	ldi	r25, 0x00	; 0
    1222:	6c 2f       	mov	r22, r28
    1224:	7d 2f       	mov	r23, r29
    1226:	0e 94 fc 02 	call	0x5f8	; 0x5f8 <displayPrintLine>
			free(out_buf);
    122a:	8c 2f       	mov	r24, r28
    122c:	9d 2f       	mov	r25, r29
    122e:	0e 94 43 0d 	call	0x1a86	; 0x1a86 <free>
			break;
    1232:	09 c0       	rjmp	.+18     	; 0x1246 <state_main_screen_state_event_handler+0xaa>
		case TACH_EVENT_ENCODER_RIGHT:
			/* Schedule next state */
			tach_states_schedule_state(tach_states_get_next_state());
    1234:	0e 94 a3 08 	call	0x1146	; 0x1146 <tach_states_get_next_state>
    1238:	0e 94 a0 08 	call	0x1140	; 0x1140 <tach_states_schedule_state>
			break;
    123c:	04 c0       	rjmp	.+8      	; 0x1246 <state_main_screen_state_event_handler+0xaa>
		case TACH_EVENT_ENCODER_LEFT:
			/* Schedule prev state */
			tach_states_schedule_state(tach_states_get_prev_state());			
    123e:	0e 94 aa 08 	call	0x1154	; 0x1154 <tach_states_get_prev_state>
    1242:	0e 94 a0 08 	call	0x1140	; 0x1140 <tach_states_schedule_state>
			break;			
		default:
			break;				
	}	
    1246:	df 91       	pop	r29
    1248:	cf 91       	pop	r28
    124a:	1f 91       	pop	r17
    124c:	0f 91       	pop	r16
    124e:	08 95       	ret

00001250 <state_settings_parent_enter>:
#include "display.h"

const char settings_str[] PROGMEM = "   ÍÀÑÒÐÎÉÊÈ";

void state_settings_parent_enter(void **pStateBuf)
{
    1250:	cf 93       	push	r28
    1252:	df 93       	push	r29
    1254:	ec 01       	movw	r28, r24
	*pStateBuf = utils_read_string_from_progmem(settings_str);
    1256:	84 e6       	ldi	r24, 0x64	; 100
    1258:	91 e0       	ldi	r25, 0x01	; 1
    125a:	0e 94 09 0c 	call	0x1812	; 0x1812 <utils_read_string_from_progmem>
    125e:	99 83       	std	Y+1, r25	; 0x01
    1260:	88 83       	st	Y, r24
	displayClear();
    1262:	0e 94 e6 01 	call	0x3cc	; 0x3cc <displayClear>
}
    1266:	df 91       	pop	r29
    1268:	cf 91       	pop	r28
    126a:	08 95       	ret

0000126c <state_settings_parent_exit>:

void state_settings_parent_exit(void **pStateBuf)
{
	if (NULL != *pStateBuf)
    126c:	fc 01       	movw	r30, r24
    126e:	80 81       	ld	r24, Z
    1270:	91 81       	ldd	r25, Z+1	; 0x01
    1272:	00 97       	sbiw	r24, 0x00	; 0
    1274:	11 f0       	breq	.+4      	; 0x127a <state_settings_parent_exit+0xe>
	{
		free(*pStateBuf);
    1276:	0e 94 43 0d 	call	0x1a86	; 0x1a86 <free>
    127a:	08 95       	ret

0000127c <state_settings_parent_event_handler>:
	}
}

void state_settings_parent_event_handler(uint8_t event, void **pStateBuf, void *data)
{	
	char* settings_str_tmp = (char*) *pStateBuf;
    127c:	fb 01       	movw	r30, r22
    127e:	20 81       	ld	r18, Z
    1280:	31 81       	ldd	r19, Z+1	; 0x01
	
	switch (event)
    1282:	81 30       	cpi	r24, 0x01	; 1
    1284:	59 f0       	breq	.+22     	; 0x129c <state_settings_parent_event_handler+0x20>
    1286:	81 30       	cpi	r24, 0x01	; 1
    1288:	18 f0       	brcs	.+6      	; 0x1290 <state_settings_parent_event_handler+0x14>
    128a:	82 30       	cpi	r24, 0x02	; 2
    128c:	81 f4       	brne	.+32     	; 0x12ae <state_settings_parent_event_handler+0x32>
    128e:	0b c0       	rjmp	.+22     	; 0x12a6 <state_settings_parent_event_handler+0x2a>
			/* jump into the first settings sub-item */
			
		
			break;
		case TACH_EVENT_REDRAW_SCREEN:		
			displayPrintLine(settings_str_tmp, "");
    1290:	c9 01       	movw	r24, r18
    1292:	63 eb       	ldi	r22, 0xB3	; 179
    1294:	70 e0       	ldi	r23, 0x00	; 0
    1296:	0e 94 fc 02 	call	0x5f8	; 0x5f8 <displayPrintLine>
			break;
    129a:	08 95       	ret
		case TACH_EVENT_ENCODER_RIGHT:
			/* Jump to the first state */
			tach_states_schedule_state(tach_states_get_next_state());
    129c:	0e 94 a3 08 	call	0x1146	; 0x1146 <tach_states_get_next_state>
    12a0:	0e 94 a0 08 	call	0x1140	; 0x1140 <tach_states_schedule_state>
			break;
    12a4:	08 95       	ret
		case TACH_EVENT_ENCODER_LEFT:
			/* Schedule prev state */
			tach_states_schedule_state(tach_states_get_prev_state());		
    12a6:	0e 94 aa 08 	call	0x1154	; 0x1154 <tach_states_get_prev_state>
    12aa:	0e 94 a0 08 	call	0x1140	; 0x1140 <tach_states_schedule_state>
    12ae:	08 95       	ret

000012b0 <state_settings_tach_pulses_enter>:
{
	char* settings_tach_pulses_str_tmp;
} settings_tach_pulses_state_strings;

void state_settings_tach_pulses_enter(void **pStateBuf)
{
    12b0:	0f 93       	push	r16
    12b2:	1f 93       	push	r17
    12b4:	cf 93       	push	r28
    12b6:	df 93       	push	r29
    12b8:	8c 01       	movw	r16, r24
	settings_tach_pulses_state_strings *pStrings;
	displayClear();	
    12ba:	0e 94 e6 01 	call	0x3cc	; 0x3cc <displayClear>
	*pStateBuf = malloc(sizeof(settings_tach_pulses_state_strings));
    12be:	82 e0       	ldi	r24, 0x02	; 2
    12c0:	90 e0       	ldi	r25, 0x00	; 0
    12c2:	0e 94 ad 0c 	call	0x195a	; 0x195a <malloc>
    12c6:	c8 2f       	mov	r28, r24
    12c8:	d9 2f       	mov	r29, r25
    12ca:	f8 01       	movw	r30, r16
    12cc:	d1 83       	std	Z+1, r29	; 0x01
    12ce:	c0 83       	st	Z, r28
	pStrings = (settings_tach_pulses_state_strings*) *pStateBuf;
	pStrings->settings_tach_pulses_str_tmp = utils_read_string_from_progmem(settings_tach_pulses_str);
    12d0:	81 e7       	ldi	r24, 0x71	; 113
    12d2:	91 e0       	ldi	r25, 0x01	; 1
    12d4:	0e 94 09 0c 	call	0x1812	; 0x1812 <utils_read_string_from_progmem>
    12d8:	99 83       	std	Y+1, r25	; 0x01
    12da:	88 83       	st	Y, r24
}
    12dc:	df 91       	pop	r29
    12de:	cf 91       	pop	r28
    12e0:	1f 91       	pop	r17
    12e2:	0f 91       	pop	r16
    12e4:	08 95       	ret

000012e6 <state_settings_tach_pulses_exit>:

void state_settings_tach_pulses_exit(void **pStateBuf)
{
    12e6:	cf 93       	push	r28
    12e8:	df 93       	push	r29
    12ea:	ec 01       	movw	r28, r24
		settings_tach_pulses_state_strings *pStrings = (settings_tach_pulses_state_strings*) *pStateBuf;
		
		if (NULL != pStrings->settings_tach_pulses_str_tmp)
    12ec:	e8 81       	ld	r30, Y
    12ee:	f9 81       	ldd	r31, Y+1	; 0x01
    12f0:	80 81       	ld	r24, Z
    12f2:	91 81       	ldd	r25, Z+1	; 0x01
    12f4:	00 97       	sbiw	r24, 0x00	; 0
    12f6:	11 f0       	breq	.+4      	; 0x12fc <state_settings_tach_pulses_exit+0x16>
		{
			free(pStrings->settings_tach_pulses_str_tmp);
    12f8:	0e 94 43 0d 	call	0x1a86	; 0x1a86 <free>
		}
		if (NULL != *pStateBuf)
    12fc:	88 81       	ld	r24, Y
    12fe:	99 81       	ldd	r25, Y+1	; 0x01
    1300:	00 97       	sbiw	r24, 0x00	; 0
    1302:	11 f0       	breq	.+4      	; 0x1308 <state_settings_tach_pulses_exit+0x22>
		{
			free(*pStateBuf);
    1304:	0e 94 43 0d 	call	0x1a86	; 0x1a86 <free>
		}
}
    1308:	df 91       	pop	r29
    130a:	cf 91       	pop	r28
    130c:	08 95       	ret

0000130e <state_settings_tach_pulses_event_handler>:


void state_settings_tach_pulses_event_handler(uint8_t event, void **pStateBuf, void *data)
{	
    130e:	0f 93       	push	r16
    1310:	1f 93       	push	r17
    1312:	cf 93       	push	r28
    1314:	df 93       	push	r29
	settings_tach_pulses_state_strings *pStrings = (settings_tach_pulses_state_strings*) *pStateBuf;
    1316:	db 01       	movw	r26, r22
    1318:	cd 91       	ld	r28, X+
    131a:	dc 91       	ld	r29, X
    131c:	11 97       	sbiw	r26, 0x01	; 1

	switch (event)
    131e:	81 30       	cpi	r24, 0x01	; 1
    1320:	09 f4       	brne	.+2      	; 0x1324 <state_settings_tach_pulses_event_handler+0x16>
    1322:	43 c0       	rjmp	.+134    	; 0x13aa <state_settings_tach_pulses_event_handler+0x9c>
    1324:	81 30       	cpi	r24, 0x01	; 1
    1326:	68 f0       	brcs	.+26     	; 0x1342 <state_settings_tach_pulses_event_handler+0x34>
    1328:	82 30       	cpi	r24, 0x02	; 2
    132a:	09 f4       	brne	.+2      	; 0x132e <state_settings_tach_pulses_event_handler+0x20>
    132c:	4f c0       	rjmp	.+158    	; 0x13cc <state_settings_tach_pulses_event_handler+0xbe>
    132e:	83 30       	cpi	r24, 0x03	; 3
    1330:	09 f0       	breq	.+2      	; 0x1334 <state_settings_tach_pulses_event_handler+0x26>
    1332:	5c c0       	rjmp	.+184    	; 0x13ec <state_settings_tach_pulses_event_handler+0xde>
	{
		case TACH_EVENT_ENCODER_BUTTON_PRESSED:
			/* Switch view/enter mode */
			view_mode = (view_mode == 0 ? 1 : 0);
    1334:	81 e0       	ldi	r24, 0x01	; 1
    1336:	90 91 d2 00 	lds	r25, 0x00D2
    133a:	91 11       	cpse	r25, r1
    133c:	80 e0       	ldi	r24, 0x00	; 0
    133e:	80 93 d2 00 	sts	0x00D2, r24
		
			/* do not break here to redraw screen immediatelly */	
		case TACH_EVENT_REDRAW_SCREEN:
			snprintf(tmp_buf, 18, (view_mode == 1 ? "      %u      " : "     <%u>     "), tmp_pulses_setting);		
    1342:	80 91 d2 00 	lds	r24, 0x00D2
    1346:	81 30       	cpi	r24, 0x01	; 1
    1348:	19 f4       	brne	.+6      	; 0x1350 <state_settings_tach_pulses_event_handler+0x42>
    134a:	24 eb       	ldi	r18, 0xB4	; 180
    134c:	30 e0       	ldi	r19, 0x00	; 0
    134e:	02 c0       	rjmp	.+4      	; 0x1354 <state_settings_tach_pulses_event_handler+0x46>
    1350:	23 ec       	ldi	r18, 0xC3	; 195
    1352:	30 e0       	ldi	r19, 0x00	; 0
    1354:	ed b7       	in	r30, 0x3d	; 61
    1356:	fe b7       	in	r31, 0x3e	; 62
    1358:	38 97       	sbiw	r30, 0x08	; 8
    135a:	0f b6       	in	r0, 0x3f	; 63
    135c:	f8 94       	cli
    135e:	fe bf       	out	0x3e, r31	; 62
    1360:	0f be       	out	0x3f, r0	; 63
    1362:	ed bf       	out	0x3d, r30	; 61
    1364:	31 96       	adiw	r30, 0x01	; 1
    1366:	0a ee       	ldi	r16, 0xEA	; 234
    1368:	10 e0       	ldi	r17, 0x00	; 0
    136a:	ad b7       	in	r26, 0x3d	; 61
    136c:	be b7       	in	r27, 0x3e	; 62
    136e:	12 96       	adiw	r26, 0x02	; 2
    1370:	1c 93       	st	X, r17
    1372:	0e 93       	st	-X, r16
    1374:	11 97       	sbiw	r26, 0x01	; 1
    1376:	82 e1       	ldi	r24, 0x12	; 18
    1378:	90 e0       	ldi	r25, 0x00	; 0
    137a:	93 83       	std	Z+3, r25	; 0x03
    137c:	82 83       	std	Z+2, r24	; 0x02
    137e:	35 83       	std	Z+5, r19	; 0x05
    1380:	24 83       	std	Z+4, r18	; 0x04
    1382:	80 91 d3 00 	lds	r24, 0x00D3
    1386:	86 83       	std	Z+6, r24	; 0x06
    1388:	17 82       	std	Z+7, r1	; 0x07
    138a:	0e 94 ec 0d 	call	0x1bd8	; 0x1bd8 <snprintf>
			displayPrintLine(pStrings->settings_tach_pulses_str_tmp, tmp_buf);
    138e:	ed b7       	in	r30, 0x3d	; 61
    1390:	fe b7       	in	r31, 0x3e	; 62
    1392:	38 96       	adiw	r30, 0x08	; 8
    1394:	0f b6       	in	r0, 0x3f	; 63
    1396:	f8 94       	cli
    1398:	fe bf       	out	0x3e, r31	; 62
    139a:	0f be       	out	0x3f, r0	; 63
    139c:	ed bf       	out	0x3d, r30	; 61
    139e:	88 81       	ld	r24, Y
    13a0:	99 81       	ldd	r25, Y+1	; 0x01
    13a2:	b8 01       	movw	r22, r16
    13a4:	0e 94 fc 02 	call	0x5f8	; 0x5f8 <displayPrintLine>
			break;
    13a8:	21 c0       	rjmp	.+66     	; 0x13ec <state_settings_tach_pulses_event_handler+0xde>
		case TACH_EVENT_ENCODER_RIGHT:
			if (1 == view_mode)
    13aa:	80 91 d2 00 	lds	r24, 0x00D2
    13ae:	81 30       	cpi	r24, 0x01	; 1
    13b0:	29 f4       	brne	.+10     	; 0x13bc <state_settings_tach_pulses_event_handler+0xae>
			{
				/* schedule next state in view mode */
				tach_states_schedule_state(tach_states_get_next_state());	
    13b2:	0e 94 a3 08 	call	0x1146	; 0x1146 <tach_states_get_next_state>
    13b6:	0e 94 a0 08 	call	0x1140	; 0x1140 <tach_states_schedule_state>
    13ba:	18 c0       	rjmp	.+48     	; 0x13ec <state_settings_tach_pulses_event_handler+0xde>
			}
			else
			{
				/* otherwise, increase the counter */
				if (tmp_pulses_setting < 100) tmp_pulses_setting++;
    13bc:	80 91 d3 00 	lds	r24, 0x00D3
    13c0:	84 36       	cpi	r24, 0x64	; 100
    13c2:	a0 f4       	brcc	.+40     	; 0x13ec <state_settings_tach_pulses_event_handler+0xde>
    13c4:	8f 5f       	subi	r24, 0xFF	; 255
    13c6:	80 93 d3 00 	sts	0x00D3, r24
    13ca:	10 c0       	rjmp	.+32     	; 0x13ec <state_settings_tach_pulses_event_handler+0xde>
			}
			
			break;
		case TACH_EVENT_ENCODER_LEFT:
			if (1 == view_mode)
    13cc:	80 91 d2 00 	lds	r24, 0x00D2
    13d0:	81 30       	cpi	r24, 0x01	; 1
    13d2:	29 f4       	brne	.+10     	; 0x13de <state_settings_tach_pulses_event_handler+0xd0>
			{
				/* Schedule prev state */
				tach_states_schedule_state(tach_states_get_prev_state());				
    13d4:	0e 94 aa 08 	call	0x1154	; 0x1154 <tach_states_get_prev_state>
    13d8:	0e 94 a0 08 	call	0x1140	; 0x1140 <tach_states_schedule_state>
    13dc:	07 c0       	rjmp	.+14     	; 0x13ec <state_settings_tach_pulses_event_handler+0xde>
			}
			else
			{
				/* otherwise, decrease the counter */
				if (tmp_pulses_setting > 1) tmp_pulses_setting--;
    13de:	80 91 d3 00 	lds	r24, 0x00D3
    13e2:	82 30       	cpi	r24, 0x02	; 2
    13e4:	18 f0       	brcs	.+6      	; 0x13ec <state_settings_tach_pulses_event_handler+0xde>
    13e6:	81 50       	subi	r24, 0x01	; 1
    13e8:	80 93 d3 00 	sts	0x00D3, r24
			}			
			break;		
		default:
			break;				
	}	
    13ec:	df 91       	pop	r29
    13ee:	cf 91       	pop	r28
    13f0:	1f 91       	pop	r17
    13f2:	0f 91       	pop	r16
    13f4:	08 95       	ret

000013f6 <state_side_light_switch_enter>:
	char* side_light_off_tmp;
	char* side_light_on_tmp;
} sidelight_state_strings;

void state_side_light_switch_enter(void **pStateBuf)
{
    13f6:	0f 93       	push	r16
    13f8:	1f 93       	push	r17
    13fa:	cf 93       	push	r28
    13fc:	df 93       	push	r29
    13fe:	8c 01       	movw	r16, r24
	sidelight_state_strings *pStrings;
	displayClear();
    1400:	0e 94 e6 01 	call	0x3cc	; 0x3cc <displayClear>
	*pStateBuf = malloc(sizeof(sidelight_state_strings));
    1404:	86 e0       	ldi	r24, 0x06	; 6
    1406:	90 e0       	ldi	r25, 0x00	; 0
    1408:	0e 94 ad 0c 	call	0x195a	; 0x195a <malloc>
    140c:	c8 2f       	mov	r28, r24
    140e:	d9 2f       	mov	r29, r25
    1410:	f8 01       	movw	r30, r16
    1412:	d1 83       	std	Z+1, r29	; 0x01
    1414:	c0 83       	st	Z, r28
	pStrings = (sidelight_state_strings*) *pStateBuf;
	pStrings->side_light_str_tmp = utils_read_string_from_progmem(side_light_str);
    1416:	80 ea       	ldi	r24, 0xA0	; 160
    1418:	91 e0       	ldi	r25, 0x01	; 1
    141a:	0e 94 09 0c 	call	0x1812	; 0x1812 <utils_read_string_from_progmem>
    141e:	99 83       	std	Y+1, r25	; 0x01
    1420:	88 83       	st	Y, r24
	pStrings->side_light_off_tmp = utils_read_string_from_progmem(side_light_off_str);
    1422:	81 e9       	ldi	r24, 0x91	; 145
    1424:	91 e0       	ldi	r25, 0x01	; 1
    1426:	0e 94 09 0c 	call	0x1812	; 0x1812 <utils_read_string_from_progmem>
    142a:	9b 83       	std	Y+3, r25	; 0x03
    142c:	8a 83       	std	Y+2, r24	; 0x02
	pStrings->side_light_on_tmp = utils_read_string_from_progmem(side_light_on_str);
    142e:	82 e8       	ldi	r24, 0x82	; 130
    1430:	91 e0       	ldi	r25, 0x01	; 1
    1432:	0e 94 09 0c 	call	0x1812	; 0x1812 <utils_read_string_from_progmem>
    1436:	9d 83       	std	Y+5, r25	; 0x05
    1438:	8c 83       	std	Y+4, r24	; 0x04
}
    143a:	df 91       	pop	r29
    143c:	cf 91       	pop	r28
    143e:	1f 91       	pop	r17
    1440:	0f 91       	pop	r16
    1442:	08 95       	ret

00001444 <state_side_light_switch_exit>:

void state_side_light_switch_exit(void **pStateBuf)
{
    1444:	0f 93       	push	r16
    1446:	1f 93       	push	r17
    1448:	cf 93       	push	r28
    144a:	df 93       	push	r29
    144c:	8c 01       	movw	r16, r24
		sidelight_state_strings *pStrings = (sidelight_state_strings*) *pStateBuf;
    144e:	fc 01       	movw	r30, r24
    1450:	c0 81       	ld	r28, Z
    1452:	d1 81       	ldd	r29, Z+1	; 0x01
		
		if (NULL != pStrings->side_light_str_tmp)
    1454:	88 81       	ld	r24, Y
    1456:	99 81       	ldd	r25, Y+1	; 0x01
    1458:	00 97       	sbiw	r24, 0x00	; 0
    145a:	11 f0       	breq	.+4      	; 0x1460 <state_side_light_switch_exit+0x1c>
		{
			free(pStrings->side_light_str_tmp);
    145c:	0e 94 43 0d 	call	0x1a86	; 0x1a86 <free>
		}
		if (NULL != pStrings->side_light_off_tmp)
    1460:	8a 81       	ldd	r24, Y+2	; 0x02
    1462:	9b 81       	ldd	r25, Y+3	; 0x03
    1464:	00 97       	sbiw	r24, 0x00	; 0
    1466:	11 f0       	breq	.+4      	; 0x146c <state_side_light_switch_exit+0x28>
		{
			free(pStrings->side_light_off_tmp);
    1468:	0e 94 43 0d 	call	0x1a86	; 0x1a86 <free>
		}
		if (NULL != pStrings->side_light_on_tmp)
    146c:	8c 81       	ldd	r24, Y+4	; 0x04
    146e:	9d 81       	ldd	r25, Y+5	; 0x05
    1470:	00 97       	sbiw	r24, 0x00	; 0
    1472:	11 f0       	breq	.+4      	; 0x1478 <state_side_light_switch_exit+0x34>
		{
			free(pStrings->side_light_on_tmp);
    1474:	0e 94 43 0d 	call	0x1a86	; 0x1a86 <free>
		}
		if (NULL != *pStateBuf)
    1478:	f8 01       	movw	r30, r16
    147a:	80 81       	ld	r24, Z
    147c:	91 81       	ldd	r25, Z+1	; 0x01
    147e:	00 97       	sbiw	r24, 0x00	; 0
    1480:	11 f0       	breq	.+4      	; 0x1486 <state_side_light_switch_exit+0x42>
		{
			free(*pStateBuf);
    1482:	0e 94 43 0d 	call	0x1a86	; 0x1a86 <free>
		}	
}
    1486:	df 91       	pop	r29
    1488:	cf 91       	pop	r28
    148a:	1f 91       	pop	r17
    148c:	0f 91       	pop	r16
    148e:	08 95       	ret

00001490 <state_side_light_switch_event_handler>:


void state_side_light_switch_event_handler(uint8_t event, void **pStateBuf, void *data)
{	
	sidelight_state_strings *pStrings = (sidelight_state_strings*) *pStateBuf;
    1490:	db 01       	movw	r26, r22
    1492:	ed 91       	ld	r30, X+
    1494:	fc 91       	ld	r31, X
    1496:	11 97       	sbiw	r26, 0x01	; 1

	switch (event)
    1498:	81 30       	cpi	r24, 0x01	; 1
    149a:	d9 f0       	breq	.+54     	; 0x14d2 <state_side_light_switch_event_handler+0x42>
    149c:	81 30       	cpi	r24, 0x01	; 1
    149e:	58 f0       	brcs	.+22     	; 0x14b6 <state_side_light_switch_event_handler+0x26>
    14a0:	82 30       	cpi	r24, 0x02	; 2
    14a2:	e1 f0       	breq	.+56     	; 0x14dc <state_side_light_switch_event_handler+0x4c>
    14a4:	83 30       	cpi	r24, 0x03	; 3
    14a6:	f1 f4       	brne	.+60     	; 0x14e4 <state_side_light_switch_event_handler+0x54>
	{
		case TACH_EVENT_ENCODER_BUTTON_PRESSED:
			/* Switch state of the top light */
			sidelight = (sidelight == 0 ? 1 : 0);
    14a8:	81 e0       	ldi	r24, 0x01	; 1
    14aa:	90 91 d4 00 	lds	r25, 0x00D4
    14ae:	91 11       	cpse	r25, r1
    14b0:	80 e0       	ldi	r24, 0x00	; 0
    14b2:	80 93 d4 00 	sts	0x00D4, r24
		
			/* do not break here to redraw screen immediately */				
		case TACH_EVENT_REDRAW_SCREEN:		
			displayPrintLine(pStrings->side_light_str_tmp, (sidelight == 0 ? pStrings->side_light_off_tmp : pStrings->side_light_on_tmp));
    14b6:	80 81       	ld	r24, Z
    14b8:	91 81       	ldd	r25, Z+1	; 0x01
    14ba:	20 91 d4 00 	lds	r18, 0x00D4
    14be:	22 23       	and	r18, r18
    14c0:	19 f4       	brne	.+6      	; 0x14c8 <state_side_light_switch_event_handler+0x38>
    14c2:	62 81       	ldd	r22, Z+2	; 0x02
    14c4:	73 81       	ldd	r23, Z+3	; 0x03
    14c6:	02 c0       	rjmp	.+4      	; 0x14cc <state_side_light_switch_event_handler+0x3c>
    14c8:	64 81       	ldd	r22, Z+4	; 0x04
    14ca:	75 81       	ldd	r23, Z+5	; 0x05
    14cc:	0e 94 fc 02 	call	0x5f8	; 0x5f8 <displayPrintLine>
			break;
    14d0:	08 95       	ret
		case TACH_EVENT_ENCODER_RIGHT:
			/* Schedule next state */
			tach_states_schedule_state(tach_states_get_next_state());
    14d2:	0e 94 a3 08 	call	0x1146	; 0x1146 <tach_states_get_next_state>
    14d6:	0e 94 a0 08 	call	0x1140	; 0x1140 <tach_states_schedule_state>
			break;
    14da:	08 95       	ret
		case TACH_EVENT_ENCODER_LEFT:
			/* Schedule prev state */
			tach_states_schedule_state(tach_states_get_prev_state());		
    14dc:	0e 94 aa 08 	call	0x1154	; 0x1154 <tach_states_get_prev_state>
    14e0:	0e 94 a0 08 	call	0x1140	; 0x1140 <tach_states_schedule_state>
    14e4:	08 95       	ret

000014e6 <state_top_light_switch_enter>:
	char* top_light_off_tmp;
	char* top_light_on_tmp;
} toplight_state_strings;

void state_top_light_switch_enter(void **pStateBuf)
{
    14e6:	0f 93       	push	r16
    14e8:	1f 93       	push	r17
    14ea:	cf 93       	push	r28
    14ec:	df 93       	push	r29
    14ee:	8c 01       	movw	r16, r24
	toplight_state_strings *pStrings;
	displayClear();	
    14f0:	0e 94 e6 01 	call	0x3cc	; 0x3cc <displayClear>
	*pStateBuf = malloc(sizeof(toplight_state_strings));
    14f4:	86 e0       	ldi	r24, 0x06	; 6
    14f6:	90 e0       	ldi	r25, 0x00	; 0
    14f8:	0e 94 ad 0c 	call	0x195a	; 0x195a <malloc>
    14fc:	c8 2f       	mov	r28, r24
    14fe:	d9 2f       	mov	r29, r25
    1500:	f8 01       	movw	r30, r16
    1502:	d1 83       	std	Z+1, r29	; 0x01
    1504:	c0 83       	st	Z, r28
	pStrings = (toplight_state_strings*) *pStateBuf;
	pStrings->top_light_str_tmp = utils_read_string_from_progmem(top_light_str);
    1506:	8c ec       	ldi	r24, 0xCC	; 204
    1508:	91 e0       	ldi	r25, 0x01	; 1
    150a:	0e 94 09 0c 	call	0x1812	; 0x1812 <utils_read_string_from_progmem>
    150e:	99 83       	std	Y+1, r25	; 0x01
    1510:	88 83       	st	Y, r24
	pStrings->top_light_off_tmp = utils_read_string_from_progmem(top_light_off_str);
    1512:	8e eb       	ldi	r24, 0xBE	; 190
    1514:	91 e0       	ldi	r25, 0x01	; 1
    1516:	0e 94 09 0c 	call	0x1812	; 0x1812 <utils_read_string_from_progmem>
    151a:	9b 83       	std	Y+3, r25	; 0x03
    151c:	8a 83       	std	Y+2, r24	; 0x02
	pStrings->top_light_on_tmp = utils_read_string_from_progmem(top_light_on_str);
    151e:	8f ea       	ldi	r24, 0xAF	; 175
    1520:	91 e0       	ldi	r25, 0x01	; 1
    1522:	0e 94 09 0c 	call	0x1812	; 0x1812 <utils_read_string_from_progmem>
    1526:	9d 83       	std	Y+5, r25	; 0x05
    1528:	8c 83       	std	Y+4, r24	; 0x04
}
    152a:	df 91       	pop	r29
    152c:	cf 91       	pop	r28
    152e:	1f 91       	pop	r17
    1530:	0f 91       	pop	r16
    1532:	08 95       	ret

00001534 <state_top_light_switch_exit>:

void state_top_light_switch_exit(void **pStateBuf)
{
    1534:	0f 93       	push	r16
    1536:	1f 93       	push	r17
    1538:	cf 93       	push	r28
    153a:	df 93       	push	r29
    153c:	8c 01       	movw	r16, r24
		toplight_state_strings *pStrings = (toplight_state_strings*) *pStateBuf;
    153e:	fc 01       	movw	r30, r24
    1540:	c0 81       	ld	r28, Z
    1542:	d1 81       	ldd	r29, Z+1	; 0x01
		
		if (NULL != pStrings->top_light_str_tmp)
    1544:	88 81       	ld	r24, Y
    1546:	99 81       	ldd	r25, Y+1	; 0x01
    1548:	00 97       	sbiw	r24, 0x00	; 0
    154a:	11 f0       	breq	.+4      	; 0x1550 <state_top_light_switch_exit+0x1c>
		{
			free(pStrings->top_light_str_tmp);
    154c:	0e 94 43 0d 	call	0x1a86	; 0x1a86 <free>
		}
		if (NULL != pStrings->top_light_off_tmp)
    1550:	8a 81       	ldd	r24, Y+2	; 0x02
    1552:	9b 81       	ldd	r25, Y+3	; 0x03
    1554:	00 97       	sbiw	r24, 0x00	; 0
    1556:	11 f0       	breq	.+4      	; 0x155c <state_top_light_switch_exit+0x28>
		{
			free(pStrings->top_light_off_tmp);
    1558:	0e 94 43 0d 	call	0x1a86	; 0x1a86 <free>
		}
		if (NULL != pStrings->top_light_on_tmp)
    155c:	8c 81       	ldd	r24, Y+4	; 0x04
    155e:	9d 81       	ldd	r25, Y+5	; 0x05
    1560:	00 97       	sbiw	r24, 0x00	; 0
    1562:	11 f0       	breq	.+4      	; 0x1568 <state_top_light_switch_exit+0x34>
		{
			free(pStrings->top_light_on_tmp);
    1564:	0e 94 43 0d 	call	0x1a86	; 0x1a86 <free>
		}
		if (NULL != *pStateBuf)
    1568:	f8 01       	movw	r30, r16
    156a:	80 81       	ld	r24, Z
    156c:	91 81       	ldd	r25, Z+1	; 0x01
    156e:	00 97       	sbiw	r24, 0x00	; 0
    1570:	11 f0       	breq	.+4      	; 0x1576 <state_top_light_switch_exit+0x42>
		{
			free(*pStateBuf);
    1572:	0e 94 43 0d 	call	0x1a86	; 0x1a86 <free>
		}
}
    1576:	df 91       	pop	r29
    1578:	cf 91       	pop	r28
    157a:	1f 91       	pop	r17
    157c:	0f 91       	pop	r16
    157e:	08 95       	ret

00001580 <state_top_light_switch_event_handler>:


void state_top_light_switch_event_handler(uint8_t event, void **pStateBuf, void *data)
{	
	toplight_state_strings *pStrings = (toplight_state_strings*) *pStateBuf;
    1580:	db 01       	movw	r26, r22
    1582:	ed 91       	ld	r30, X+
    1584:	fc 91       	ld	r31, X
    1586:	11 97       	sbiw	r26, 0x01	; 1

	switch (event)
    1588:	81 30       	cpi	r24, 0x01	; 1
    158a:	d9 f0       	breq	.+54     	; 0x15c2 <state_top_light_switch_event_handler+0x42>
    158c:	81 30       	cpi	r24, 0x01	; 1
    158e:	58 f0       	brcs	.+22     	; 0x15a6 <state_top_light_switch_event_handler+0x26>
    1590:	82 30       	cpi	r24, 0x02	; 2
    1592:	e1 f0       	breq	.+56     	; 0x15cc <state_top_light_switch_event_handler+0x4c>
    1594:	83 30       	cpi	r24, 0x03	; 3
    1596:	f1 f4       	brne	.+60     	; 0x15d4 <state_top_light_switch_event_handler+0x54>
	{
		case TACH_EVENT_ENCODER_BUTTON_PRESSED:
			/* Switch state of the top light */
			toplight = (toplight == 0 ? 1 : 0);
    1598:	81 e0       	ldi	r24, 0x01	; 1
    159a:	90 91 d5 00 	lds	r25, 0x00D5
    159e:	91 11       	cpse	r25, r1
    15a0:	80 e0       	ldi	r24, 0x00	; 0
    15a2:	80 93 d5 00 	sts	0x00D5, r24
		
			/* do not break here to redraw screen immediatelly */	
		case TACH_EVENT_REDRAW_SCREEN:		
			displayPrintLine(pStrings->top_light_str_tmp, (toplight == 0 ? pStrings->top_light_off_tmp : pStrings->top_light_on_tmp));
    15a6:	80 81       	ld	r24, Z
    15a8:	91 81       	ldd	r25, Z+1	; 0x01
    15aa:	20 91 d5 00 	lds	r18, 0x00D5
    15ae:	22 23       	and	r18, r18
    15b0:	19 f4       	brne	.+6      	; 0x15b8 <state_top_light_switch_event_handler+0x38>
    15b2:	62 81       	ldd	r22, Z+2	; 0x02
    15b4:	73 81       	ldd	r23, Z+3	; 0x03
    15b6:	02 c0       	rjmp	.+4      	; 0x15bc <state_top_light_switch_event_handler+0x3c>
    15b8:	64 81       	ldd	r22, Z+4	; 0x04
    15ba:	75 81       	ldd	r23, Z+5	; 0x05
    15bc:	0e 94 fc 02 	call	0x5f8	; 0x5f8 <displayPrintLine>
			break;
    15c0:	08 95       	ret
		case TACH_EVENT_ENCODER_RIGHT:
			/* Schedule next state */
			tach_states_schedule_state(tach_states_get_next_state());
    15c2:	0e 94 a3 08 	call	0x1146	; 0x1146 <tach_states_get_next_state>
    15c6:	0e 94 a0 08 	call	0x1140	; 0x1140 <tach_states_schedule_state>
			break;
    15ca:	08 95       	ret
		case TACH_EVENT_ENCODER_LEFT:
			/* Schedule prev state */
			tach_states_schedule_state(tach_states_get_prev_state());		
    15cc:	0e 94 aa 08 	call	0x1154	; 0x1154 <tach_states_get_prev_state>
    15d0:	0e 94 a0 08 	call	0x1140	; 0x1140 <tach_states_schedule_state>
    15d4:	08 95       	ret

000015d6 <main>:
int main(void)
{
	uint8_t redraw_cycle = 0; /* Used to count sleep cycles to redraw screen every 0,5 sec */
	TACH_STATE_ID_T scheduled_state; /* Used to store scheduled state */
	
	power_monitor_init();
    15d6:	0e 94 5c 08 	call	0x10b8	; 0x10b8 <power_monitor_init>
	power_monitor_set_voltage_compensation(VOLTAGE_COMPENSATION);
    15da:	86 e1       	ldi	r24, 0x16	; 22
    15dc:	0e 94 6f 08 	call	0x10de	; 0x10de <power_monitor_set_voltage_compensation>
	
	encoder_monitor_init();
    15e0:	0e 94 1b 03 	call	0x636	; 0x636 <encoder_monitor_init>
	
	/* Beeper used the same timer as encoder monitor, therefore
	 * sound will only work together wil encoder monitor and should
	 * be initialized only after encoder */
	beeper_init();
    15e4:	0e 94 0d 01 	call	0x21a	; 0x21a <beeper_init>
//	one_wire_bus_data_t *pBus;
	//uint8_t sound_freq = 0;
	
	/* NEVER PULL-UP PD7 as it is GND'ed */
	
	initDisplay();
    15e8:	0e 94 f5 01 	call	0x3ea	; 0x3ea <initDisplay>
	displayClear();
    15ec:	0e 94 e6 01 	call	0x3cc	; 0x3cc <displayClear>
	display_set_backlight(DISPLAY_BACKLIGHT_ON);
    15f0:	84 e6       	ldi	r24, 0x64	; 100
    15f2:	0e 94 36 01 	call	0x26c	; 0x26c <display_set_backlight>
	
	/* Initialize 1-wire bus */
//	pBus = 	one_wire_initialize_bus(ONE_WIRE_PORT_A, PA4);
	
	/* Show the main screen on start-up */
	tach_states_set_state(TACH_STATE_MAIN_SCREEN);
    15f6:	81 e0       	ldi	r24, 0x01	; 1
    15f8:	0e 94 72 08 	call	0x10e4	; 0x10e4 <tach_states_set_state>

	sei();
    15fc:	78 94       	sei
uint32_t total_pulse_count = 0;
uint32_t RPM_3 = 0;

int main(void)
{
	uint8_t redraw_cycle = 0; /* Used to count sleep cycles to redraw screen every 0,5 sec */
    15fe:	c0 e0       	ldi	r28, 0x00	; 0
    {		
		
		/* Main loop */
		
		/* Get current state to update screen every 0.5 sec */
		if (50 == redraw_cycle)
    1600:	c2 33       	cpi	r28, 0x32	; 50
    1602:	39 f4       	brne	.+14     	; 0x1612 <main+0x3c>
		{
			tach_states_dispatch_event(TACH_EVENT_REDRAW_SCREEN, NULL);	
    1604:	80 e0       	ldi	r24, 0x00	; 0
    1606:	60 e0       	ldi	r22, 0x00	; 0
    1608:	70 e0       	ldi	r23, 0x00	; 0
    160a:	0e 94 b5 08 	call	0x116a	; 0x116a <tach_states_dispatch_event>
			redraw_cycle = 0;
    160e:	c0 e0       	ldi	r28, 0x00	; 0
    1610:	01 c0       	rjmp	.+2      	; 0x1614 <main+0x3e>
		} 
		else 
		{
			redraw_cycle++;
    1612:	cf 5f       	subi	r28, 0xFF	; 255
		}
		
		/* Check if any Encoder events happened */
		switch(encoder_monitor_get_last_action())
    1614:	0e 94 c6 03 	call	0x78c	; 0x78c <encoder_monitor_get_last_action>
    1618:	82 30       	cpi	r24, 0x02	; 2
    161a:	81 f0       	breq	.+32     	; 0x163c <main+0x66>
    161c:	83 30       	cpi	r24, 0x03	; 3
    161e:	d1 f0       	breq	.+52     	; 0x1654 <main+0x7e>
    1620:	81 30       	cpi	r24, 0x01	; 1
    1622:	19 f5       	brne	.+70     	; 0x166a <main+0x94>
		{
			case ENCODER_ACTION_RIGHT:
				beeper_play_tone(BEEPER_FREQ_70, 40);
    1624:	86 e4       	ldi	r24, 0x46	; 70
    1626:	90 e0       	ldi	r25, 0x00	; 0
    1628:	68 e2       	ldi	r22, 0x28	; 40
    162a:	70 e0       	ldi	r23, 0x00	; 0
    162c:	0e 94 19 01 	call	0x232	; 0x232 <beeper_play_tone>
				tach_states_dispatch_event(TACH_EVENT_ENCODER_RIGHT , NULL);
    1630:	81 e0       	ldi	r24, 0x01	; 1
    1632:	60 e0       	ldi	r22, 0x00	; 0
    1634:	70 e0       	ldi	r23, 0x00	; 0
    1636:	0e 94 b5 08 	call	0x116a	; 0x116a <tach_states_dispatch_event>
				break;
    163a:	17 c0       	rjmp	.+46     	; 0x166a <main+0x94>
			case ENCODER_ACTION_LEFT:
				beeper_play_tone(BEEPER_FREQ_70, 40);
    163c:	86 e4       	ldi	r24, 0x46	; 70
    163e:	90 e0       	ldi	r25, 0x00	; 0
    1640:	68 e2       	ldi	r22, 0x28	; 40
    1642:	70 e0       	ldi	r23, 0x00	; 0
    1644:	0e 94 19 01 	call	0x232	; 0x232 <beeper_play_tone>
				tach_states_dispatch_event(TACH_EVENT_ENCODER_LEFT , NULL);
    1648:	82 e0       	ldi	r24, 0x02	; 2
    164a:	60 e0       	ldi	r22, 0x00	; 0
    164c:	70 e0       	ldi	r23, 0x00	; 0
    164e:	0e 94 b5 08 	call	0x116a	; 0x116a <tach_states_dispatch_event>
				break;
    1652:	0b c0       	rjmp	.+22     	; 0x166a <main+0x94>
			case ENCODER_ACTION_BUTTON_PRESSED:
				beeper_play_tone(BEEPER_FREQ_60, 400);
    1654:	8c e3       	ldi	r24, 0x3C	; 60
    1656:	90 e0       	ldi	r25, 0x00	; 0
    1658:	60 e9       	ldi	r22, 0x90	; 144
    165a:	71 e0       	ldi	r23, 0x01	; 1
    165c:	0e 94 19 01 	call	0x232	; 0x232 <beeper_play_tone>
				tach_states_dispatch_event(TACH_EVENT_ENCODER_BUTTON_PRESSED , NULL);
    1660:	83 e0       	ldi	r24, 0x03	; 3
    1662:	60 e0       	ldi	r22, 0x00	; 0
    1664:	70 e0       	ldi	r23, 0x00	; 0
    1666:	0e 94 b5 08 	call	0x116a	; 0x116a <tach_states_dispatch_event>
			default:
				break;
		}
		
		/* Check if any state switch is scheduled */
		scheduled_state = tach_states_get_scheduled_state();
    166a:	0e 94 b0 08 	call	0x1160	; 0x1160 <tach_states_get_scheduled_state>
		if (TACH_STATE_NO_STATE != scheduled_state)
    166e:	88 23       	and	r24, r24
    1670:	41 f0       	breq	.+16     	; 0x1682 <main+0xac>
		{
			tach_states_set_state(scheduled_state);
    1672:	0e 94 72 08 	call	0x10e4	; 0x10e4 <tach_states_set_state>
			
			/* Immediately redraw the screen to show new state */
			tach_states_dispatch_event(TACH_EVENT_REDRAW_SCREEN, NULL);
    1676:	80 e0       	ldi	r24, 0x00	; 0
    1678:	60 e0       	ldi	r22, 0x00	; 0
    167a:	70 e0       	ldi	r23, 0x00	; 0
    167c:	0e 94 b5 08 	call	0x116a	; 0x116a <tach_states_dispatch_event>
			redraw_cycle = 0;
    1680:	c0 e0       	ldi	r28, 0x00	; 0
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
    1682:	8f e3       	ldi	r24, 0x3F	; 63
    1684:	9c e9       	ldi	r25, 0x9C	; 156
    1686:	01 97       	sbiw	r24, 0x01	; 1
    1688:	f1 f7       	brne	.-4      	; 0x1686 <main+0xb0>
    168a:	00 c0       	rjmp	.+0      	; 0x168c <main+0xb6>
    168c:	00 00       	nop
    168e:	b8 cf       	rjmp	.-144    	; 0x1600 <main+0x2a>

00001690 <start_timer0_tach>:

/* Timer0 is used to count Tach impulses */
void start_timer0_tach()
{
	/* WGM01=1 - Clear Timer on Compare mode; 1024 - prescaler */	
	TCCR0 = (1 << WGM01) | (1 << CS02) | (1 << CS00);
    1690:	8d e0       	ldi	r24, 0x0D	; 13
    1692:	83 bf       	out	0x33, r24	; 51
	OCR0 = 0xFF;
    1694:	8f ef       	ldi	r24, 0xFF	; 255
    1696:	8c bf       	out	0x3c, r24	; 60
	TIMSK |= (1 << OCIE0); /* Enable output compare match interrupt */
    1698:	89 b7       	in	r24, 0x39	; 57
    169a:	82 60       	ori	r24, 0x02	; 2
    169c:	89 bf       	out	0x39, r24	; 57
}
    169e:	08 95       	ret

000016a0 <stop_timer0_tach>:

void stop_timer0_tach()
{
	TIMSK &= ~(1 << OCIE0); 
    16a0:	89 b7       	in	r24, 0x39	; 57
    16a2:	8d 7f       	andi	r24, 0xFD	; 253
    16a4:	89 bf       	out	0x39, r24	; 57
	TCCR0 = 0;		
    16a6:	13 be       	out	0x33, r1	; 51
}
    16a8:	08 95       	ret

000016aa <__vector_10>:

ISR(TIMER0_COMP_vect)
{
    16aa:	1f 92       	push	r1
    16ac:	0f 92       	push	r0
    16ae:	0f b6       	in	r0, 0x3f	; 63
    16b0:	0f 92       	push	r0
    16b2:	11 24       	eor	r1, r1
    16b4:	cf 92       	push	r12
    16b6:	df 92       	push	r13
    16b8:	ef 92       	push	r14
    16ba:	ff 92       	push	r15
    16bc:	2f 93       	push	r18
    16be:	3f 93       	push	r19
    16c0:	4f 93       	push	r20
    16c2:	5f 93       	push	r21
    16c4:	6f 93       	push	r22
    16c6:	7f 93       	push	r23
    16c8:	8f 93       	push	r24
    16ca:	9f 93       	push	r25
    16cc:	af 93       	push	r26
    16ce:	bf 93       	push	r27
    16d0:	ef 93       	push	r30
    16d2:	ff 93       	push	r31
	/* This is called 61 times a second, i.e. 61 Hz
	  * 16 000 000 (16Mhz sys clock) / 1024 (pre-scaler) / 256 (top) = 61 */

	timer_count++;	
    16d4:	80 91 08 01 	lds	r24, 0x0108
    16d8:	8f 5f       	subi	r24, 0xFF	; 255
    16da:	80 93 08 01 	sts	0x0108, r24

	if (timer_count == 61)
    16de:	8d 33       	cpi	r24, 0x3D	; 61
    16e0:	c1 f5       	brne	.+112    	; 0x1752 <__vector_10+0xa8>
	{
		RPM_3 = tach_pulse_count * 60;
    16e2:	c0 90 04 01 	lds	r12, 0x0104
    16e6:	d0 90 05 01 	lds	r13, 0x0105
    16ea:	e0 90 06 01 	lds	r14, 0x0106
    16ee:	f0 90 07 01 	lds	r15, 0x0107
    16f2:	c7 01       	movw	r24, r14
    16f4:	b6 01       	movw	r22, r12
    16f6:	2c e3       	ldi	r18, 0x3C	; 60
    16f8:	30 e0       	ldi	r19, 0x00	; 0
    16fa:	40 e0       	ldi	r20, 0x00	; 0
    16fc:	50 e0       	ldi	r21, 0x00	; 0
    16fe:	0e 94 7a 0c 	call	0x18f4	; 0x18f4 <__mulsi3>
    1702:	dc 01       	movw	r26, r24
    1704:	cb 01       	movw	r24, r22
    1706:	80 93 fc 00 	sts	0x00FC, r24
    170a:	90 93 fd 00 	sts	0x00FD, r25
    170e:	a0 93 fe 00 	sts	0x00FE, r26
    1712:	b0 93 ff 00 	sts	0x00FF, r27
		total_pulse_count += tach_pulse_count;
    1716:	80 91 00 01 	lds	r24, 0x0100
    171a:	90 91 01 01 	lds	r25, 0x0101
    171e:	a0 91 02 01 	lds	r26, 0x0102
    1722:	b0 91 03 01 	lds	r27, 0x0103
    1726:	c8 0e       	add	r12, r24
    1728:	d9 1e       	adc	r13, r25
    172a:	ea 1e       	adc	r14, r26
    172c:	fb 1e       	adc	r15, r27
    172e:	c0 92 00 01 	sts	0x0100, r12
    1732:	d0 92 01 01 	sts	0x0101, r13
    1736:	e0 92 02 01 	sts	0x0102, r14
    173a:	f0 92 03 01 	sts	0x0103, r15
		tach_pulse_count = 0;
    173e:	10 92 04 01 	sts	0x0104, r1
    1742:	10 92 05 01 	sts	0x0105, r1
    1746:	10 92 06 01 	sts	0x0106, r1
    174a:	10 92 07 01 	sts	0x0107, r1
		timer_count = 0;		
    174e:	10 92 08 01 	sts	0x0108, r1
	}
}
    1752:	ff 91       	pop	r31
    1754:	ef 91       	pop	r30
    1756:	bf 91       	pop	r27
    1758:	af 91       	pop	r26
    175a:	9f 91       	pop	r25
    175c:	8f 91       	pop	r24
    175e:	7f 91       	pop	r23
    1760:	6f 91       	pop	r22
    1762:	5f 91       	pop	r21
    1764:	4f 91       	pop	r20
    1766:	3f 91       	pop	r19
    1768:	2f 91       	pop	r18
    176a:	ff 90       	pop	r15
    176c:	ef 90       	pop	r14
    176e:	df 90       	pop	r13
    1770:	cf 90       	pop	r12
    1772:	0f 90       	pop	r0
    1774:	0f be       	out	0x3f, r0	; 63
    1776:	0f 90       	pop	r0
    1778:	1f 90       	pop	r1
    177a:	18 95       	reti

0000177c <__vector_4>:

ISR(TIMER2_COMP_vect)
{
    177c:	1f 92       	push	r1
    177e:	0f 92       	push	r0
    1780:	0f b6       	in	r0, 0x3f	; 63
    1782:	0f 92       	push	r0
    1784:	11 24       	eor	r1, r1
    1786:	2f 93       	push	r18
    1788:	3f 93       	push	r19
    178a:	4f 93       	push	r20
    178c:	5f 93       	push	r21
    178e:	6f 93       	push	r22
    1790:	7f 93       	push	r23
    1792:	8f 93       	push	r24
    1794:	9f 93       	push	r25
    1796:	af 93       	push	r26
    1798:	bf 93       	push	r27
    179a:	ef 93       	push	r30
    179c:	ff 93       	push	r31
	encoder_monitor_handle_timer_int();
    179e:	0e 94 23 03 	call	0x646	; 0x646 <encoder_monitor_handle_timer_int>
	beeper_handle_timer_int();
    17a2:	0e 94 24 01 	call	0x248	; 0x248 <beeper_handle_timer_int>
}
    17a6:	ff 91       	pop	r31
    17a8:	ef 91       	pop	r30
    17aa:	bf 91       	pop	r27
    17ac:	af 91       	pop	r26
    17ae:	9f 91       	pop	r25
    17b0:	8f 91       	pop	r24
    17b2:	7f 91       	pop	r23
    17b4:	6f 91       	pop	r22
    17b6:	5f 91       	pop	r21
    17b8:	4f 91       	pop	r20
    17ba:	3f 91       	pop	r19
    17bc:	2f 91       	pop	r18
    17be:	0f 90       	pop	r0
    17c0:	0f be       	out	0x3f, r0	; 63
    17c2:	0f 90       	pop	r0
    17c4:	1f 90       	pop	r1
    17c6:	18 95       	reti

000017c8 <__vector_1>:

ISR(INT0_vect)
{
    17c8:	1f 92       	push	r1
    17ca:	0f 92       	push	r0
    17cc:	0f b6       	in	r0, 0x3f	; 63
    17ce:	0f 92       	push	r0
    17d0:	11 24       	eor	r1, r1
    17d2:	8f 93       	push	r24
    17d4:	9f 93       	push	r25
    17d6:	af 93       	push	r26
    17d8:	bf 93       	push	r27
	tach_pulse_count++;	
    17da:	80 91 04 01 	lds	r24, 0x0104
    17de:	90 91 05 01 	lds	r25, 0x0105
    17e2:	a0 91 06 01 	lds	r26, 0x0106
    17e6:	b0 91 07 01 	lds	r27, 0x0107
    17ea:	01 96       	adiw	r24, 0x01	; 1
    17ec:	a1 1d       	adc	r26, r1
    17ee:	b1 1d       	adc	r27, r1
    17f0:	80 93 04 01 	sts	0x0104, r24
    17f4:	90 93 05 01 	sts	0x0105, r25
    17f8:	a0 93 06 01 	sts	0x0106, r26
    17fc:	b0 93 07 01 	sts	0x0107, r27
    1800:	bf 91       	pop	r27
    1802:	af 91       	pop	r26
    1804:	9f 91       	pop	r25
    1806:	8f 91       	pop	r24
    1808:	0f 90       	pop	r0
    180a:	0f be       	out	0x3f, r0	; 63
    180c:	0f 90       	pop	r0
    180e:	1f 90       	pop	r1
    1810:	18 95       	reti

00001812 <utils_read_string_from_progmem>:
#include <stdlib.h>

#include "utils.h"

char* utils_read_string_from_progmem(const char* str_to_read)
{
    1812:	0f 93       	push	r16
    1814:	1f 93       	push	r17
    1816:	cf 93       	push	r28
    1818:	df 93       	push	r29
    181a:	8c 01       	movw	r16, r24


__attribute__((__always_inline__)) static inline size_t strlen_P(const char * s);
static inline size_t strlen_P(const char *s) {
  return __builtin_constant_p(__builtin_strlen(s))
     ? __builtin_strlen(s) : __strlen_P(s);
    181c:	0e 94 e3 0d 	call	0x1bc6	; 0x1bc6 <__strlen_P>
	size_t length = strlen_P(str_to_read);
	char* result = NULL;
	
	if (length > 0)	
    1820:	00 97       	sbiw	r24, 0x00	; 0
    1822:	51 f0       	breq	.+20     	; 0x1838 <utils_read_string_from_progmem+0x26>
	{
		result = malloc((length + 1 ) * sizeof(char));
    1824:	01 96       	adiw	r24, 0x01	; 1
    1826:	0e 94 ad 0c 	call	0x195a	; 0x195a <malloc>
    182a:	c8 2f       	mov	r28, r24
    182c:	d9 2f       	mov	r29, r25
		strcpy_P(result, str_to_read);
    182e:	ce 01       	movw	r24, r28
    1830:	b8 01       	movw	r22, r16
    1832:	0e 94 dc 0d 	call	0x1bb8	; 0x1bb8 <strcpy_P>
    1836:	02 c0       	rjmp	.+4      	; 0x183c <utils_read_string_from_progmem+0x2a>
#include "utils.h"

char* utils_read_string_from_progmem(const char* str_to_read)
{
	size_t length = strlen_P(str_to_read);
	char* result = NULL;
    1838:	c0 e0       	ldi	r28, 0x00	; 0
    183a:	d0 e0       	ldi	r29, 0x00	; 0
		result = malloc((length + 1 ) * sizeof(char));
		strcpy_P(result, str_to_read);
	}
	
	return result;
    183c:	8c 2f       	mov	r24, r28
    183e:	9d 2f       	mov	r25, r29
    1840:	df 91       	pop	r29
    1842:	cf 91       	pop	r28
    1844:	1f 91       	pop	r17
    1846:	0f 91       	pop	r16
    1848:	08 95       	ret

0000184a <__fixunssfsi>:
    184a:	33 d0       	rcall	.+102    	; 0x18b2 <__fp_splitA>
    184c:	88 f0       	brcs	.+34     	; 0x1870 <__fixunssfsi+0x26>
    184e:	9f 57       	subi	r25, 0x7F	; 127
    1850:	90 f0       	brcs	.+36     	; 0x1876 <__fixunssfsi+0x2c>
    1852:	b9 2f       	mov	r27, r25
    1854:	99 27       	eor	r25, r25
    1856:	b7 51       	subi	r27, 0x17	; 23
    1858:	a0 f0       	brcs	.+40     	; 0x1882 <__fixunssfsi+0x38>
    185a:	d1 f0       	breq	.+52     	; 0x1890 <__fixunssfsi+0x46>
    185c:	66 0f       	add	r22, r22
    185e:	77 1f       	adc	r23, r23
    1860:	88 1f       	adc	r24, r24
    1862:	99 1f       	adc	r25, r25
    1864:	1a f0       	brmi	.+6      	; 0x186c <__fixunssfsi+0x22>
    1866:	ba 95       	dec	r27
    1868:	c9 f7       	brne	.-14     	; 0x185c <__fixunssfsi+0x12>
    186a:	12 c0       	rjmp	.+36     	; 0x1890 <__fixunssfsi+0x46>
    186c:	b1 30       	cpi	r27, 0x01	; 1
    186e:	81 f0       	breq	.+32     	; 0x1890 <__fixunssfsi+0x46>
    1870:	3a d0       	rcall	.+116    	; 0x18e6 <__fp_zero>
    1872:	b1 e0       	ldi	r27, 0x01	; 1
    1874:	08 95       	ret
    1876:	37 c0       	rjmp	.+110    	; 0x18e6 <__fp_zero>
    1878:	67 2f       	mov	r22, r23
    187a:	78 2f       	mov	r23, r24
    187c:	88 27       	eor	r24, r24
    187e:	b8 5f       	subi	r27, 0xF8	; 248
    1880:	39 f0       	breq	.+14     	; 0x1890 <__fixunssfsi+0x46>
    1882:	b9 3f       	cpi	r27, 0xF9	; 249
    1884:	cc f3       	brlt	.-14     	; 0x1878 <__fixunssfsi+0x2e>
    1886:	86 95       	lsr	r24
    1888:	77 95       	ror	r23
    188a:	67 95       	ror	r22
    188c:	b3 95       	inc	r27
    188e:	d9 f7       	brne	.-10     	; 0x1886 <__fixunssfsi+0x3c>
    1890:	3e f4       	brtc	.+14     	; 0x18a0 <__fixunssfsi+0x56>
    1892:	90 95       	com	r25
    1894:	80 95       	com	r24
    1896:	70 95       	com	r23
    1898:	61 95       	neg	r22
    189a:	7f 4f       	sbci	r23, 0xFF	; 255
    189c:	8f 4f       	sbci	r24, 0xFF	; 255
    189e:	9f 4f       	sbci	r25, 0xFF	; 255
    18a0:	08 95       	ret

000018a2 <__fp_split3>:
    18a2:	57 fd       	sbrc	r21, 7
    18a4:	90 58       	subi	r25, 0x80	; 128
    18a6:	44 0f       	add	r20, r20
    18a8:	55 1f       	adc	r21, r21
    18aa:	59 f0       	breq	.+22     	; 0x18c2 <__fp_splitA+0x10>
    18ac:	5f 3f       	cpi	r21, 0xFF	; 255
    18ae:	71 f0       	breq	.+28     	; 0x18cc <__fp_splitA+0x1a>
    18b0:	47 95       	ror	r20

000018b2 <__fp_splitA>:
    18b2:	88 0f       	add	r24, r24
    18b4:	97 fb       	bst	r25, 7
    18b6:	99 1f       	adc	r25, r25
    18b8:	61 f0       	breq	.+24     	; 0x18d2 <__fp_splitA+0x20>
    18ba:	9f 3f       	cpi	r25, 0xFF	; 255
    18bc:	79 f0       	breq	.+30     	; 0x18dc <__fp_splitA+0x2a>
    18be:	87 95       	ror	r24
    18c0:	08 95       	ret
    18c2:	12 16       	cp	r1, r18
    18c4:	13 06       	cpc	r1, r19
    18c6:	14 06       	cpc	r1, r20
    18c8:	55 1f       	adc	r21, r21
    18ca:	f2 cf       	rjmp	.-28     	; 0x18b0 <__fp_split3+0xe>
    18cc:	46 95       	lsr	r20
    18ce:	f1 df       	rcall	.-30     	; 0x18b2 <__fp_splitA>
    18d0:	08 c0       	rjmp	.+16     	; 0x18e2 <__fp_splitA+0x30>
    18d2:	16 16       	cp	r1, r22
    18d4:	17 06       	cpc	r1, r23
    18d6:	18 06       	cpc	r1, r24
    18d8:	99 1f       	adc	r25, r25
    18da:	f1 cf       	rjmp	.-30     	; 0x18be <__fp_splitA+0xc>
    18dc:	86 95       	lsr	r24
    18de:	71 05       	cpc	r23, r1
    18e0:	61 05       	cpc	r22, r1
    18e2:	08 94       	sec
    18e4:	08 95       	ret

000018e6 <__fp_zero>:
    18e6:	e8 94       	clt

000018e8 <__fp_szero>:
    18e8:	bb 27       	eor	r27, r27
    18ea:	66 27       	eor	r22, r22
    18ec:	77 27       	eor	r23, r23
    18ee:	cb 01       	movw	r24, r22
    18f0:	97 f9       	bld	r25, 7
    18f2:	08 95       	ret

000018f4 <__mulsi3>:
    18f4:	62 9f       	mul	r22, r18
    18f6:	d0 01       	movw	r26, r0
    18f8:	73 9f       	mul	r23, r19
    18fa:	f0 01       	movw	r30, r0
    18fc:	82 9f       	mul	r24, r18
    18fe:	e0 0d       	add	r30, r0
    1900:	f1 1d       	adc	r31, r1
    1902:	64 9f       	mul	r22, r20
    1904:	e0 0d       	add	r30, r0
    1906:	f1 1d       	adc	r31, r1
    1908:	92 9f       	mul	r25, r18
    190a:	f0 0d       	add	r31, r0
    190c:	83 9f       	mul	r24, r19
    190e:	f0 0d       	add	r31, r0
    1910:	74 9f       	mul	r23, r20
    1912:	f0 0d       	add	r31, r0
    1914:	65 9f       	mul	r22, r21
    1916:	f0 0d       	add	r31, r0
    1918:	99 27       	eor	r25, r25
    191a:	72 9f       	mul	r23, r18
    191c:	b0 0d       	add	r27, r0
    191e:	e1 1d       	adc	r30, r1
    1920:	f9 1f       	adc	r31, r25
    1922:	63 9f       	mul	r22, r19
    1924:	b0 0d       	add	r27, r0
    1926:	e1 1d       	adc	r30, r1
    1928:	f9 1f       	adc	r31, r25
    192a:	bd 01       	movw	r22, r26
    192c:	cf 01       	movw	r24, r30
    192e:	11 24       	eor	r1, r1
    1930:	08 95       	ret

00001932 <__udivmodhi4>:
    1932:	aa 1b       	sub	r26, r26
    1934:	bb 1b       	sub	r27, r27
    1936:	51 e1       	ldi	r21, 0x11	; 17
    1938:	07 c0       	rjmp	.+14     	; 0x1948 <__udivmodhi4_ep>

0000193a <__udivmodhi4_loop>:
    193a:	aa 1f       	adc	r26, r26
    193c:	bb 1f       	adc	r27, r27
    193e:	a6 17       	cp	r26, r22
    1940:	b7 07       	cpc	r27, r23
    1942:	10 f0       	brcs	.+4      	; 0x1948 <__udivmodhi4_ep>
    1944:	a6 1b       	sub	r26, r22
    1946:	b7 0b       	sbc	r27, r23

00001948 <__udivmodhi4_ep>:
    1948:	88 1f       	adc	r24, r24
    194a:	99 1f       	adc	r25, r25
    194c:	5a 95       	dec	r21
    194e:	a9 f7       	brne	.-22     	; 0x193a <__udivmodhi4_loop>
    1950:	80 95       	com	r24
    1952:	90 95       	com	r25
    1954:	bc 01       	movw	r22, r24
    1956:	cd 01       	movw	r24, r26
    1958:	08 95       	ret

0000195a <malloc>:
    195a:	cf 93       	push	r28
    195c:	df 93       	push	r29
    195e:	ac 01       	movw	r20, r24
    1960:	82 30       	cpi	r24, 0x02	; 2
    1962:	91 05       	cpc	r25, r1
    1964:	10 f4       	brcc	.+4      	; 0x196a <malloc+0x10>
    1966:	42 e0       	ldi	r20, 0x02	; 2
    1968:	50 e0       	ldi	r21, 0x00	; 0
    196a:	e0 91 0b 01 	lds	r30, 0x010B
    196e:	f0 91 0c 01 	lds	r31, 0x010C
    1972:	20 e0       	ldi	r18, 0x00	; 0
    1974:	30 e0       	ldi	r19, 0x00	; 0
    1976:	a0 e0       	ldi	r26, 0x00	; 0
    1978:	b0 e0       	ldi	r27, 0x00	; 0
    197a:	24 c0       	rjmp	.+72     	; 0x19c4 <malloc+0x6a>
    197c:	80 81       	ld	r24, Z
    197e:	91 81       	ldd	r25, Z+1	; 0x01
    1980:	84 17       	cp	r24, r20
    1982:	95 07       	cpc	r25, r21
    1984:	d0 f0       	brcs	.+52     	; 0x19ba <malloc+0x60>
    1986:	84 17       	cp	r24, r20
    1988:	95 07       	cpc	r25, r21
    198a:	71 f4       	brne	.+28     	; 0x19a8 <malloc+0x4e>
    198c:	82 81       	ldd	r24, Z+2	; 0x02
    198e:	93 81       	ldd	r25, Z+3	; 0x03
    1990:	10 97       	sbiw	r26, 0x00	; 0
    1992:	29 f0       	breq	.+10     	; 0x199e <malloc+0x44>
    1994:	13 96       	adiw	r26, 0x03	; 3
    1996:	9c 93       	st	X, r25
    1998:	8e 93       	st	-X, r24
    199a:	12 97       	sbiw	r26, 0x02	; 2
    199c:	2c c0       	rjmp	.+88     	; 0x19f6 <malloc+0x9c>
    199e:	90 93 0c 01 	sts	0x010C, r25
    19a2:	80 93 0b 01 	sts	0x010B, r24
    19a6:	27 c0       	rjmp	.+78     	; 0x19f6 <malloc+0x9c>
    19a8:	21 15       	cp	r18, r1
    19aa:	31 05       	cpc	r19, r1
    19ac:	19 f0       	breq	.+6      	; 0x19b4 <malloc+0x5a>
    19ae:	82 17       	cp	r24, r18
    19b0:	93 07       	cpc	r25, r19
    19b2:	18 f4       	brcc	.+6      	; 0x19ba <malloc+0x60>
    19b4:	9c 01       	movw	r18, r24
    19b6:	bd 01       	movw	r22, r26
    19b8:	ef 01       	movw	r28, r30
    19ba:	92 81       	ldd	r25, Z+2	; 0x02
    19bc:	83 81       	ldd	r24, Z+3	; 0x03
    19be:	df 01       	movw	r26, r30
    19c0:	e9 2f       	mov	r30, r25
    19c2:	f8 2f       	mov	r31, r24
    19c4:	30 97       	sbiw	r30, 0x00	; 0
    19c6:	d1 f6       	brne	.-76     	; 0x197c <malloc+0x22>
    19c8:	21 15       	cp	r18, r1
    19ca:	31 05       	cpc	r19, r1
    19cc:	f9 f0       	breq	.+62     	; 0x1a0c <malloc+0xb2>
    19ce:	c9 01       	movw	r24, r18
    19d0:	84 1b       	sub	r24, r20
    19d2:	95 0b       	sbc	r25, r21
    19d4:	84 30       	cpi	r24, 0x04	; 4
    19d6:	91 05       	cpc	r25, r1
    19d8:	80 f4       	brcc	.+32     	; 0x19fa <malloc+0xa0>
    19da:	8a 81       	ldd	r24, Y+2	; 0x02
    19dc:	9b 81       	ldd	r25, Y+3	; 0x03
    19de:	61 15       	cp	r22, r1
    19e0:	71 05       	cpc	r23, r1
    19e2:	21 f0       	breq	.+8      	; 0x19ec <malloc+0x92>
    19e4:	fb 01       	movw	r30, r22
    19e6:	93 83       	std	Z+3, r25	; 0x03
    19e8:	82 83       	std	Z+2, r24	; 0x02
    19ea:	04 c0       	rjmp	.+8      	; 0x19f4 <malloc+0x9a>
    19ec:	90 93 0c 01 	sts	0x010C, r25
    19f0:	80 93 0b 01 	sts	0x010B, r24
    19f4:	fe 01       	movw	r30, r28
    19f6:	32 96       	adiw	r30, 0x02	; 2
    19f8:	42 c0       	rjmp	.+132    	; 0x1a7e <malloc+0x124>
    19fa:	fe 01       	movw	r30, r28
    19fc:	e8 0f       	add	r30, r24
    19fe:	f9 1f       	adc	r31, r25
    1a00:	41 93       	st	Z+, r20
    1a02:	51 93       	st	Z+, r21
    1a04:	02 97       	sbiw	r24, 0x02	; 2
    1a06:	99 83       	std	Y+1, r25	; 0x01
    1a08:	88 83       	st	Y, r24
    1a0a:	39 c0       	rjmp	.+114    	; 0x1a7e <malloc+0x124>
    1a0c:	80 91 09 01 	lds	r24, 0x0109
    1a10:	90 91 0a 01 	lds	r25, 0x010A
    1a14:	00 97       	sbiw	r24, 0x00	; 0
    1a16:	41 f4       	brne	.+16     	; 0x1a28 <malloc+0xce>
    1a18:	80 91 d8 00 	lds	r24, 0x00D8
    1a1c:	90 91 d9 00 	lds	r25, 0x00D9
    1a20:	90 93 0a 01 	sts	0x010A, r25
    1a24:	80 93 09 01 	sts	0x0109, r24
    1a28:	20 91 d6 00 	lds	r18, 0x00D6
    1a2c:	30 91 d7 00 	lds	r19, 0x00D7
    1a30:	21 15       	cp	r18, r1
    1a32:	31 05       	cpc	r19, r1
    1a34:	41 f4       	brne	.+16     	; 0x1a46 <malloc+0xec>
    1a36:	2d b7       	in	r18, 0x3d	; 61
    1a38:	3e b7       	in	r19, 0x3e	; 62
    1a3a:	80 91 da 00 	lds	r24, 0x00DA
    1a3e:	90 91 db 00 	lds	r25, 0x00DB
    1a42:	28 1b       	sub	r18, r24
    1a44:	39 0b       	sbc	r19, r25
    1a46:	e0 91 09 01 	lds	r30, 0x0109
    1a4a:	f0 91 0a 01 	lds	r31, 0x010A
    1a4e:	e2 17       	cp	r30, r18
    1a50:	f3 07       	cpc	r31, r19
    1a52:	98 f4       	brcc	.+38     	; 0x1a7a <malloc+0x120>
    1a54:	2e 1b       	sub	r18, r30
    1a56:	3f 0b       	sbc	r19, r31
    1a58:	24 17       	cp	r18, r20
    1a5a:	35 07       	cpc	r19, r21
    1a5c:	70 f0       	brcs	.+28     	; 0x1a7a <malloc+0x120>
    1a5e:	ca 01       	movw	r24, r20
    1a60:	02 96       	adiw	r24, 0x02	; 2
    1a62:	28 17       	cp	r18, r24
    1a64:	39 07       	cpc	r19, r25
    1a66:	48 f0       	brcs	.+18     	; 0x1a7a <malloc+0x120>
    1a68:	8e 0f       	add	r24, r30
    1a6a:	9f 1f       	adc	r25, r31
    1a6c:	90 93 0a 01 	sts	0x010A, r25
    1a70:	80 93 09 01 	sts	0x0109, r24
    1a74:	41 93       	st	Z+, r20
    1a76:	51 93       	st	Z+, r21
    1a78:	02 c0       	rjmp	.+4      	; 0x1a7e <malloc+0x124>
    1a7a:	e0 e0       	ldi	r30, 0x00	; 0
    1a7c:	f0 e0       	ldi	r31, 0x00	; 0
    1a7e:	cf 01       	movw	r24, r30
    1a80:	df 91       	pop	r29
    1a82:	cf 91       	pop	r28
    1a84:	08 95       	ret

00001a86 <free>:
    1a86:	0f 93       	push	r16
    1a88:	1f 93       	push	r17
    1a8a:	cf 93       	push	r28
    1a8c:	df 93       	push	r29
    1a8e:	9c 01       	movw	r18, r24
    1a90:	00 97       	sbiw	r24, 0x00	; 0
    1a92:	09 f4       	brne	.+2      	; 0x1a96 <free+0x10>
    1a94:	8c c0       	rjmp	.+280    	; 0x1bae <free+0x128>
    1a96:	dc 01       	movw	r26, r24
    1a98:	12 97       	sbiw	r26, 0x02	; 2
    1a9a:	13 96       	adiw	r26, 0x03	; 3
    1a9c:	1c 92       	st	X, r1
    1a9e:	1e 92       	st	-X, r1
    1aa0:	12 97       	sbiw	r26, 0x02	; 2
    1aa2:	60 91 0b 01 	lds	r22, 0x010B
    1aa6:	70 91 0c 01 	lds	r23, 0x010C
    1aaa:	61 15       	cp	r22, r1
    1aac:	71 05       	cpc	r23, r1
    1aae:	89 f4       	brne	.+34     	; 0x1ad2 <free+0x4c>
    1ab0:	8d 91       	ld	r24, X+
    1ab2:	9c 91       	ld	r25, X
    1ab4:	11 97       	sbiw	r26, 0x01	; 1
    1ab6:	82 0f       	add	r24, r18
    1ab8:	93 1f       	adc	r25, r19
    1aba:	20 91 09 01 	lds	r18, 0x0109
    1abe:	30 91 0a 01 	lds	r19, 0x010A
    1ac2:	28 17       	cp	r18, r24
    1ac4:	39 07       	cpc	r19, r25
    1ac6:	69 f5       	brne	.+90     	; 0x1b22 <free+0x9c>
    1ac8:	b0 93 0a 01 	sts	0x010A, r27
    1acc:	a0 93 09 01 	sts	0x0109, r26
    1ad0:	6e c0       	rjmp	.+220    	; 0x1bae <free+0x128>
    1ad2:	fb 01       	movw	r30, r22
    1ad4:	40 e0       	ldi	r20, 0x00	; 0
    1ad6:	50 e0       	ldi	r21, 0x00	; 0
    1ad8:	01 c0       	rjmp	.+2      	; 0x1adc <free+0x56>
    1ada:	fc 01       	movw	r30, r24
    1adc:	ea 17       	cp	r30, r26
    1ade:	fb 07       	cpc	r31, r27
    1ae0:	30 f4       	brcc	.+12     	; 0x1aee <free+0x68>
    1ae2:	82 81       	ldd	r24, Z+2	; 0x02
    1ae4:	93 81       	ldd	r25, Z+3	; 0x03
    1ae6:	af 01       	movw	r20, r30
    1ae8:	00 97       	sbiw	r24, 0x00	; 0
    1aea:	b9 f7       	brne	.-18     	; 0x1ada <free+0x54>
    1aec:	1f c0       	rjmp	.+62     	; 0x1b2c <free+0xa6>
    1aee:	e9 01       	movw	r28, r18
    1af0:	22 97       	sbiw	r28, 0x02	; 2
    1af2:	fb 83       	std	Y+3, r31	; 0x03
    1af4:	ea 83       	std	Y+2, r30	; 0x02
    1af6:	08 81       	ld	r16, Y
    1af8:	19 81       	ldd	r17, Y+1	; 0x01
    1afa:	c9 01       	movw	r24, r18
    1afc:	80 0f       	add	r24, r16
    1afe:	91 1f       	adc	r25, r17
    1b00:	8e 17       	cp	r24, r30
    1b02:	9f 07       	cpc	r25, r31
    1b04:	59 f4       	brne	.+22     	; 0x1b1c <free+0x96>
    1b06:	80 81       	ld	r24, Z
    1b08:	91 81       	ldd	r25, Z+1	; 0x01
    1b0a:	80 0f       	add	r24, r16
    1b0c:	91 1f       	adc	r25, r17
    1b0e:	02 96       	adiw	r24, 0x02	; 2
    1b10:	99 83       	std	Y+1, r25	; 0x01
    1b12:	88 83       	st	Y, r24
    1b14:	82 81       	ldd	r24, Z+2	; 0x02
    1b16:	93 81       	ldd	r25, Z+3	; 0x03
    1b18:	9b 83       	std	Y+3, r25	; 0x03
    1b1a:	8a 83       	std	Y+2, r24	; 0x02
    1b1c:	41 15       	cp	r20, r1
    1b1e:	51 05       	cpc	r21, r1
    1b20:	29 f4       	brne	.+10     	; 0x1b2c <free+0xa6>
    1b22:	b0 93 0c 01 	sts	0x010C, r27
    1b26:	a0 93 0b 01 	sts	0x010B, r26
    1b2a:	41 c0       	rjmp	.+130    	; 0x1bae <free+0x128>
    1b2c:	fa 01       	movw	r30, r20
    1b2e:	b3 83       	std	Z+3, r27	; 0x03
    1b30:	a2 83       	std	Z+2, r26	; 0x02
    1b32:	c1 91       	ld	r28, Z+
    1b34:	d1 91       	ld	r29, Z+
    1b36:	ec 0f       	add	r30, r28
    1b38:	fd 1f       	adc	r31, r29
    1b3a:	ae 17       	cp	r26, r30
    1b3c:	bf 07       	cpc	r27, r31
    1b3e:	81 f4       	brne	.+32     	; 0x1b60 <free+0xda>
    1b40:	f9 01       	movw	r30, r18
    1b42:	92 91       	ld	r25, -Z
    1b44:	82 91       	ld	r24, -Z
    1b46:	8c 0f       	add	r24, r28
    1b48:	9d 1f       	adc	r25, r29
    1b4a:	02 96       	adiw	r24, 0x02	; 2
    1b4c:	da 01       	movw	r26, r20
    1b4e:	11 96       	adiw	r26, 0x01	; 1
    1b50:	9c 93       	st	X, r25
    1b52:	8e 93       	st	-X, r24
    1b54:	82 81       	ldd	r24, Z+2	; 0x02
    1b56:	93 81       	ldd	r25, Z+3	; 0x03
    1b58:	13 96       	adiw	r26, 0x03	; 3
    1b5a:	9c 93       	st	X, r25
    1b5c:	8e 93       	st	-X, r24
    1b5e:	12 97       	sbiw	r26, 0x02	; 2
    1b60:	e0 e0       	ldi	r30, 0x00	; 0
    1b62:	f0 e0       	ldi	r31, 0x00	; 0
    1b64:	02 c0       	rjmp	.+4      	; 0x1b6a <free+0xe4>
    1b66:	fb 01       	movw	r30, r22
    1b68:	bc 01       	movw	r22, r24
    1b6a:	db 01       	movw	r26, r22
    1b6c:	12 96       	adiw	r26, 0x02	; 2
    1b6e:	8d 91       	ld	r24, X+
    1b70:	9c 91       	ld	r25, X
    1b72:	13 97       	sbiw	r26, 0x03	; 3
    1b74:	00 97       	sbiw	r24, 0x00	; 0
    1b76:	b9 f7       	brne	.-18     	; 0x1b66 <free+0xe0>
    1b78:	cb 01       	movw	r24, r22
    1b7a:	02 96       	adiw	r24, 0x02	; 2
    1b7c:	2d 91       	ld	r18, X+
    1b7e:	3c 91       	ld	r19, X
    1b80:	11 97       	sbiw	r26, 0x01	; 1
    1b82:	82 0f       	add	r24, r18
    1b84:	93 1f       	adc	r25, r19
    1b86:	20 91 09 01 	lds	r18, 0x0109
    1b8a:	30 91 0a 01 	lds	r19, 0x010A
    1b8e:	28 17       	cp	r18, r24
    1b90:	39 07       	cpc	r19, r25
    1b92:	69 f4       	brne	.+26     	; 0x1bae <free+0x128>
    1b94:	30 97       	sbiw	r30, 0x00	; 0
    1b96:	29 f4       	brne	.+10     	; 0x1ba2 <free+0x11c>
    1b98:	10 92 0c 01 	sts	0x010C, r1
    1b9c:	10 92 0b 01 	sts	0x010B, r1
    1ba0:	02 c0       	rjmp	.+4      	; 0x1ba6 <free+0x120>
    1ba2:	13 82       	std	Z+3, r1	; 0x03
    1ba4:	12 82       	std	Z+2, r1	; 0x02
    1ba6:	70 93 0a 01 	sts	0x010A, r23
    1baa:	60 93 09 01 	sts	0x0109, r22
    1bae:	df 91       	pop	r29
    1bb0:	cf 91       	pop	r28
    1bb2:	1f 91       	pop	r17
    1bb4:	0f 91       	pop	r16
    1bb6:	08 95       	ret

00001bb8 <strcpy_P>:
    1bb8:	fb 01       	movw	r30, r22
    1bba:	dc 01       	movw	r26, r24
    1bbc:	05 90       	lpm	r0, Z+
    1bbe:	0d 92       	st	X+, r0
    1bc0:	00 20       	and	r0, r0
    1bc2:	e1 f7       	brne	.-8      	; 0x1bbc <strcpy_P+0x4>
    1bc4:	08 95       	ret

00001bc6 <__strlen_P>:
    1bc6:	fc 01       	movw	r30, r24
    1bc8:	05 90       	lpm	r0, Z+
    1bca:	00 20       	and	r0, r0
    1bcc:	e9 f7       	brne	.-6      	; 0x1bc8 <__strlen_P+0x2>
    1bce:	80 95       	com	r24
    1bd0:	90 95       	com	r25
    1bd2:	8e 0f       	add	r24, r30
    1bd4:	9f 1f       	adc	r25, r31
    1bd6:	08 95       	ret

00001bd8 <snprintf>:
    1bd8:	ae e0       	ldi	r26, 0x0E	; 14
    1bda:	b0 e0       	ldi	r27, 0x00	; 0
    1bdc:	e2 ef       	ldi	r30, 0xF2	; 242
    1bde:	fd e0       	ldi	r31, 0x0D	; 13
    1be0:	0c 94 a8 10 	jmp	0x2150	; 0x2150 <__prologue_saves__+0x1c>
    1be4:	0d 89       	ldd	r16, Y+21	; 0x15
    1be6:	1e 89       	ldd	r17, Y+22	; 0x16
    1be8:	8f 89       	ldd	r24, Y+23	; 0x17
    1bea:	98 8d       	ldd	r25, Y+24	; 0x18
    1bec:	26 e0       	ldi	r18, 0x06	; 6
    1bee:	2c 83       	std	Y+4, r18	; 0x04
    1bf0:	1a 83       	std	Y+2, r17	; 0x02
    1bf2:	09 83       	std	Y+1, r16	; 0x01
    1bf4:	97 ff       	sbrs	r25, 7
    1bf6:	02 c0       	rjmp	.+4      	; 0x1bfc <snprintf+0x24>
    1bf8:	80 e0       	ldi	r24, 0x00	; 0
    1bfa:	90 e8       	ldi	r25, 0x80	; 128
    1bfc:	01 97       	sbiw	r24, 0x01	; 1
    1bfe:	9e 83       	std	Y+6, r25	; 0x06
    1c00:	8d 83       	std	Y+5, r24	; 0x05
    1c02:	ae 01       	movw	r20, r28
    1c04:	45 5e       	subi	r20, 0xE5	; 229
    1c06:	5f 4f       	sbci	r21, 0xFF	; 255
    1c08:	ce 01       	movw	r24, r28
    1c0a:	01 96       	adiw	r24, 0x01	; 1
    1c0c:	69 8d       	ldd	r22, Y+25	; 0x19
    1c0e:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1c10:	0e 94 1c 0e 	call	0x1c38	; 0x1c38 <vfprintf>
    1c14:	4d 81       	ldd	r20, Y+5	; 0x05
    1c16:	5e 81       	ldd	r21, Y+6	; 0x06
    1c18:	57 fd       	sbrc	r21, 7
    1c1a:	0a c0       	rjmp	.+20     	; 0x1c30 <snprintf+0x58>
    1c1c:	2f 81       	ldd	r18, Y+7	; 0x07
    1c1e:	38 85       	ldd	r19, Y+8	; 0x08
    1c20:	42 17       	cp	r20, r18
    1c22:	53 07       	cpc	r21, r19
    1c24:	0c f4       	brge	.+2      	; 0x1c28 <snprintf+0x50>
    1c26:	9a 01       	movw	r18, r20
    1c28:	02 0f       	add	r16, r18
    1c2a:	13 1f       	adc	r17, r19
    1c2c:	f8 01       	movw	r30, r16
    1c2e:	10 82       	st	Z, r1
    1c30:	2e 96       	adiw	r28, 0x0e	; 14
    1c32:	e4 e0       	ldi	r30, 0x04	; 4
    1c34:	0c 94 c4 10 	jmp	0x2188	; 0x2188 <__epilogue_restores__+0x1c>

00001c38 <vfprintf>:
    1c38:	ad e0       	ldi	r26, 0x0D	; 13
    1c3a:	b0 e0       	ldi	r27, 0x00	; 0
    1c3c:	e2 e2       	ldi	r30, 0x22	; 34
    1c3e:	fe e0       	ldi	r31, 0x0E	; 14
    1c40:	0c 94 9a 10 	jmp	0x2134	; 0x2134 <__prologue_saves__>
    1c44:	3c 01       	movw	r6, r24
    1c46:	7d 87       	std	Y+13, r23	; 0x0d
    1c48:	6c 87       	std	Y+12, r22	; 0x0c
    1c4a:	5a 01       	movw	r10, r20
    1c4c:	fc 01       	movw	r30, r24
    1c4e:	17 82       	std	Z+7, r1	; 0x07
    1c50:	16 82       	std	Z+6, r1	; 0x06
    1c52:	83 81       	ldd	r24, Z+3	; 0x03
    1c54:	81 ff       	sbrs	r24, 1
    1c56:	c8 c1       	rjmp	.+912    	; 0x1fe8 <vfprintf+0x3b0>
    1c58:	2e 01       	movw	r4, r28
    1c5a:	08 94       	sec
    1c5c:	41 1c       	adc	r4, r1
    1c5e:	51 1c       	adc	r5, r1
    1c60:	f3 01       	movw	r30, r6
    1c62:	93 81       	ldd	r25, Z+3	; 0x03
    1c64:	ec 85       	ldd	r30, Y+12	; 0x0c
    1c66:	fd 85       	ldd	r31, Y+13	; 0x0d
    1c68:	93 fd       	sbrc	r25, 3
    1c6a:	85 91       	lpm	r24, Z+
    1c6c:	93 ff       	sbrs	r25, 3
    1c6e:	81 91       	ld	r24, Z+
    1c70:	fd 87       	std	Y+13, r31	; 0x0d
    1c72:	ec 87       	std	Y+12, r30	; 0x0c
    1c74:	88 23       	and	r24, r24
    1c76:	09 f4       	brne	.+2      	; 0x1c7a <vfprintf+0x42>
    1c78:	b3 c1       	rjmp	.+870    	; 0x1fe0 <vfprintf+0x3a8>
    1c7a:	85 32       	cpi	r24, 0x25	; 37
    1c7c:	41 f4       	brne	.+16     	; 0x1c8e <vfprintf+0x56>
    1c7e:	93 fd       	sbrc	r25, 3
    1c80:	85 91       	lpm	r24, Z+
    1c82:	93 ff       	sbrs	r25, 3
    1c84:	81 91       	ld	r24, Z+
    1c86:	fd 87       	std	Y+13, r31	; 0x0d
    1c88:	ec 87       	std	Y+12, r30	; 0x0c
    1c8a:	85 32       	cpi	r24, 0x25	; 37
    1c8c:	29 f4       	brne	.+10     	; 0x1c98 <vfprintf+0x60>
    1c8e:	90 e0       	ldi	r25, 0x00	; 0
    1c90:	b3 01       	movw	r22, r6
    1c92:	0e 94 10 10 	call	0x2020	; 0x2020 <fputc>
    1c96:	e4 cf       	rjmp	.-56     	; 0x1c60 <vfprintf+0x28>
    1c98:	ff 24       	eor	r15, r15
    1c9a:	ee 24       	eor	r14, r14
    1c9c:	10 e0       	ldi	r17, 0x00	; 0
    1c9e:	10 32       	cpi	r17, 0x20	; 32
    1ca0:	b0 f4       	brcc	.+44     	; 0x1cce <vfprintf+0x96>
    1ca2:	8b 32       	cpi	r24, 0x2B	; 43
    1ca4:	69 f0       	breq	.+26     	; 0x1cc0 <vfprintf+0x88>
    1ca6:	8c 32       	cpi	r24, 0x2C	; 44
    1ca8:	28 f4       	brcc	.+10     	; 0x1cb4 <vfprintf+0x7c>
    1caa:	80 32       	cpi	r24, 0x20	; 32
    1cac:	51 f0       	breq	.+20     	; 0x1cc2 <vfprintf+0x8a>
    1cae:	83 32       	cpi	r24, 0x23	; 35
    1cb0:	71 f4       	brne	.+28     	; 0x1cce <vfprintf+0x96>
    1cb2:	0b c0       	rjmp	.+22     	; 0x1cca <vfprintf+0x92>
    1cb4:	8d 32       	cpi	r24, 0x2D	; 45
    1cb6:	39 f0       	breq	.+14     	; 0x1cc6 <vfprintf+0x8e>
    1cb8:	80 33       	cpi	r24, 0x30	; 48
    1cba:	49 f4       	brne	.+18     	; 0x1cce <vfprintf+0x96>
    1cbc:	11 60       	ori	r17, 0x01	; 1
    1cbe:	2c c0       	rjmp	.+88     	; 0x1d18 <vfprintf+0xe0>
    1cc0:	12 60       	ori	r17, 0x02	; 2
    1cc2:	14 60       	ori	r17, 0x04	; 4
    1cc4:	29 c0       	rjmp	.+82     	; 0x1d18 <vfprintf+0xe0>
    1cc6:	18 60       	ori	r17, 0x08	; 8
    1cc8:	27 c0       	rjmp	.+78     	; 0x1d18 <vfprintf+0xe0>
    1cca:	10 61       	ori	r17, 0x10	; 16
    1ccc:	25 c0       	rjmp	.+74     	; 0x1d18 <vfprintf+0xe0>
    1cce:	17 fd       	sbrc	r17, 7
    1cd0:	2e c0       	rjmp	.+92     	; 0x1d2e <vfprintf+0xf6>
    1cd2:	28 2f       	mov	r18, r24
    1cd4:	20 53       	subi	r18, 0x30	; 48
    1cd6:	2a 30       	cpi	r18, 0x0A	; 10
    1cd8:	98 f4       	brcc	.+38     	; 0x1d00 <vfprintf+0xc8>
    1cda:	16 ff       	sbrs	r17, 6
    1cdc:	08 c0       	rjmp	.+16     	; 0x1cee <vfprintf+0xb6>
    1cde:	8f 2d       	mov	r24, r15
    1ce0:	88 0f       	add	r24, r24
    1ce2:	f8 2e       	mov	r15, r24
    1ce4:	ff 0c       	add	r15, r15
    1ce6:	ff 0c       	add	r15, r15
    1ce8:	f8 0e       	add	r15, r24
    1cea:	f2 0e       	add	r15, r18
    1cec:	15 c0       	rjmp	.+42     	; 0x1d18 <vfprintf+0xe0>
    1cee:	8e 2d       	mov	r24, r14
    1cf0:	88 0f       	add	r24, r24
    1cf2:	e8 2e       	mov	r14, r24
    1cf4:	ee 0c       	add	r14, r14
    1cf6:	ee 0c       	add	r14, r14
    1cf8:	e8 0e       	add	r14, r24
    1cfa:	e2 0e       	add	r14, r18
    1cfc:	10 62       	ori	r17, 0x20	; 32
    1cfe:	0c c0       	rjmp	.+24     	; 0x1d18 <vfprintf+0xe0>
    1d00:	8e 32       	cpi	r24, 0x2E	; 46
    1d02:	21 f4       	brne	.+8      	; 0x1d0c <vfprintf+0xd4>
    1d04:	16 fd       	sbrc	r17, 6
    1d06:	6c c1       	rjmp	.+728    	; 0x1fe0 <vfprintf+0x3a8>
    1d08:	10 64       	ori	r17, 0x40	; 64
    1d0a:	06 c0       	rjmp	.+12     	; 0x1d18 <vfprintf+0xe0>
    1d0c:	8c 36       	cpi	r24, 0x6C	; 108
    1d0e:	11 f4       	brne	.+4      	; 0x1d14 <vfprintf+0xdc>
    1d10:	10 68       	ori	r17, 0x80	; 128
    1d12:	02 c0       	rjmp	.+4      	; 0x1d18 <vfprintf+0xe0>
    1d14:	88 36       	cpi	r24, 0x68	; 104
    1d16:	59 f4       	brne	.+22     	; 0x1d2e <vfprintf+0xf6>
    1d18:	ec 85       	ldd	r30, Y+12	; 0x0c
    1d1a:	fd 85       	ldd	r31, Y+13	; 0x0d
    1d1c:	93 fd       	sbrc	r25, 3
    1d1e:	85 91       	lpm	r24, Z+
    1d20:	93 ff       	sbrs	r25, 3
    1d22:	81 91       	ld	r24, Z+
    1d24:	fd 87       	std	Y+13, r31	; 0x0d
    1d26:	ec 87       	std	Y+12, r30	; 0x0c
    1d28:	88 23       	and	r24, r24
    1d2a:	09 f0       	breq	.+2      	; 0x1d2e <vfprintf+0xf6>
    1d2c:	b8 cf       	rjmp	.-144    	; 0x1c9e <vfprintf+0x66>
    1d2e:	98 2f       	mov	r25, r24
    1d30:	95 54       	subi	r25, 0x45	; 69
    1d32:	93 30       	cpi	r25, 0x03	; 3
    1d34:	18 f0       	brcs	.+6      	; 0x1d3c <vfprintf+0x104>
    1d36:	90 52       	subi	r25, 0x20	; 32
    1d38:	93 30       	cpi	r25, 0x03	; 3
    1d3a:	38 f4       	brcc	.+14     	; 0x1d4a <vfprintf+0x112>
    1d3c:	24 e0       	ldi	r18, 0x04	; 4
    1d3e:	30 e0       	ldi	r19, 0x00	; 0
    1d40:	a2 0e       	add	r10, r18
    1d42:	b3 1e       	adc	r11, r19
    1d44:	3f e3       	ldi	r19, 0x3F	; 63
    1d46:	39 83       	std	Y+1, r19	; 0x01
    1d48:	0f c0       	rjmp	.+30     	; 0x1d68 <vfprintf+0x130>
    1d4a:	83 36       	cpi	r24, 0x63	; 99
    1d4c:	31 f0       	breq	.+12     	; 0x1d5a <vfprintf+0x122>
    1d4e:	83 37       	cpi	r24, 0x73	; 115
    1d50:	81 f0       	breq	.+32     	; 0x1d72 <vfprintf+0x13a>
    1d52:	83 35       	cpi	r24, 0x53	; 83
    1d54:	09 f0       	breq	.+2      	; 0x1d58 <vfprintf+0x120>
    1d56:	5a c0       	rjmp	.+180    	; 0x1e0c <vfprintf+0x1d4>
    1d58:	22 c0       	rjmp	.+68     	; 0x1d9e <vfprintf+0x166>
    1d5a:	f5 01       	movw	r30, r10
    1d5c:	80 81       	ld	r24, Z
    1d5e:	89 83       	std	Y+1, r24	; 0x01
    1d60:	22 e0       	ldi	r18, 0x02	; 2
    1d62:	30 e0       	ldi	r19, 0x00	; 0
    1d64:	a2 0e       	add	r10, r18
    1d66:	b3 1e       	adc	r11, r19
    1d68:	21 e0       	ldi	r18, 0x01	; 1
    1d6a:	c2 2e       	mov	r12, r18
    1d6c:	d1 2c       	mov	r13, r1
    1d6e:	42 01       	movw	r8, r4
    1d70:	14 c0       	rjmp	.+40     	; 0x1d9a <vfprintf+0x162>
    1d72:	92 e0       	ldi	r25, 0x02	; 2
    1d74:	29 2e       	mov	r2, r25
    1d76:	31 2c       	mov	r3, r1
    1d78:	2a 0c       	add	r2, r10
    1d7a:	3b 1c       	adc	r3, r11
    1d7c:	f5 01       	movw	r30, r10
    1d7e:	80 80       	ld	r8, Z
    1d80:	91 80       	ldd	r9, Z+1	; 0x01
    1d82:	16 ff       	sbrs	r17, 6
    1d84:	03 c0       	rjmp	.+6      	; 0x1d8c <vfprintf+0x154>
    1d86:	6f 2d       	mov	r22, r15
    1d88:	70 e0       	ldi	r23, 0x00	; 0
    1d8a:	02 c0       	rjmp	.+4      	; 0x1d90 <vfprintf+0x158>
    1d8c:	6f ef       	ldi	r22, 0xFF	; 255
    1d8e:	7f ef       	ldi	r23, 0xFF	; 255
    1d90:	c4 01       	movw	r24, r8
    1d92:	0e 94 05 10 	call	0x200a	; 0x200a <strnlen>
    1d96:	6c 01       	movw	r12, r24
    1d98:	51 01       	movw	r10, r2
    1d9a:	1f 77       	andi	r17, 0x7F	; 127
    1d9c:	15 c0       	rjmp	.+42     	; 0x1dc8 <vfprintf+0x190>
    1d9e:	82 e0       	ldi	r24, 0x02	; 2
    1da0:	28 2e       	mov	r2, r24
    1da2:	31 2c       	mov	r3, r1
    1da4:	2a 0c       	add	r2, r10
    1da6:	3b 1c       	adc	r3, r11
    1da8:	f5 01       	movw	r30, r10
    1daa:	80 80       	ld	r8, Z
    1dac:	91 80       	ldd	r9, Z+1	; 0x01
    1dae:	16 ff       	sbrs	r17, 6
    1db0:	03 c0       	rjmp	.+6      	; 0x1db8 <vfprintf+0x180>
    1db2:	6f 2d       	mov	r22, r15
    1db4:	70 e0       	ldi	r23, 0x00	; 0
    1db6:	02 c0       	rjmp	.+4      	; 0x1dbc <vfprintf+0x184>
    1db8:	6f ef       	ldi	r22, 0xFF	; 255
    1dba:	7f ef       	ldi	r23, 0xFF	; 255
    1dbc:	c4 01       	movw	r24, r8
    1dbe:	0e 94 fa 0f 	call	0x1ff4	; 0x1ff4 <strnlen_P>
    1dc2:	6c 01       	movw	r12, r24
    1dc4:	10 68       	ori	r17, 0x80	; 128
    1dc6:	51 01       	movw	r10, r2
    1dc8:	13 fd       	sbrc	r17, 3
    1dca:	1c c0       	rjmp	.+56     	; 0x1e04 <vfprintf+0x1cc>
    1dcc:	06 c0       	rjmp	.+12     	; 0x1dda <vfprintf+0x1a2>
    1dce:	80 e2       	ldi	r24, 0x20	; 32
    1dd0:	90 e0       	ldi	r25, 0x00	; 0
    1dd2:	b3 01       	movw	r22, r6
    1dd4:	0e 94 10 10 	call	0x2020	; 0x2020 <fputc>
    1dd8:	ea 94       	dec	r14
    1dda:	8e 2d       	mov	r24, r14
    1ddc:	90 e0       	ldi	r25, 0x00	; 0
    1dde:	c8 16       	cp	r12, r24
    1de0:	d9 06       	cpc	r13, r25
    1de2:	a8 f3       	brcs	.-22     	; 0x1dce <vfprintf+0x196>
    1de4:	0f c0       	rjmp	.+30     	; 0x1e04 <vfprintf+0x1cc>
    1de6:	f4 01       	movw	r30, r8
    1de8:	17 fd       	sbrc	r17, 7
    1dea:	85 91       	lpm	r24, Z+
    1dec:	17 ff       	sbrs	r17, 7
    1dee:	81 91       	ld	r24, Z+
    1df0:	4f 01       	movw	r8, r30
    1df2:	90 e0       	ldi	r25, 0x00	; 0
    1df4:	b3 01       	movw	r22, r6
    1df6:	0e 94 10 10 	call	0x2020	; 0x2020 <fputc>
    1dfa:	e1 10       	cpse	r14, r1
    1dfc:	ea 94       	dec	r14
    1dfe:	08 94       	sec
    1e00:	c1 08       	sbc	r12, r1
    1e02:	d1 08       	sbc	r13, r1
    1e04:	c1 14       	cp	r12, r1
    1e06:	d1 04       	cpc	r13, r1
    1e08:	71 f7       	brne	.-36     	; 0x1de6 <vfprintf+0x1ae>
    1e0a:	e7 c0       	rjmp	.+462    	; 0x1fda <vfprintf+0x3a2>
    1e0c:	84 36       	cpi	r24, 0x64	; 100
    1e0e:	11 f0       	breq	.+4      	; 0x1e14 <vfprintf+0x1dc>
    1e10:	89 36       	cpi	r24, 0x69	; 105
    1e12:	51 f5       	brne	.+84     	; 0x1e68 <vfprintf+0x230>
    1e14:	f5 01       	movw	r30, r10
    1e16:	17 ff       	sbrs	r17, 7
    1e18:	07 c0       	rjmp	.+14     	; 0x1e28 <vfprintf+0x1f0>
    1e1a:	80 81       	ld	r24, Z
    1e1c:	91 81       	ldd	r25, Z+1	; 0x01
    1e1e:	a2 81       	ldd	r26, Z+2	; 0x02
    1e20:	b3 81       	ldd	r27, Z+3	; 0x03
    1e22:	24 e0       	ldi	r18, 0x04	; 4
    1e24:	30 e0       	ldi	r19, 0x00	; 0
    1e26:	08 c0       	rjmp	.+16     	; 0x1e38 <vfprintf+0x200>
    1e28:	80 81       	ld	r24, Z
    1e2a:	91 81       	ldd	r25, Z+1	; 0x01
    1e2c:	aa 27       	eor	r26, r26
    1e2e:	97 fd       	sbrc	r25, 7
    1e30:	a0 95       	com	r26
    1e32:	ba 2f       	mov	r27, r26
    1e34:	22 e0       	ldi	r18, 0x02	; 2
    1e36:	30 e0       	ldi	r19, 0x00	; 0
    1e38:	a2 0e       	add	r10, r18
    1e3a:	b3 1e       	adc	r11, r19
    1e3c:	01 2f       	mov	r16, r17
    1e3e:	0f 76       	andi	r16, 0x6F	; 111
    1e40:	b7 ff       	sbrs	r27, 7
    1e42:	08 c0       	rjmp	.+16     	; 0x1e54 <vfprintf+0x21c>
    1e44:	b0 95       	com	r27
    1e46:	a0 95       	com	r26
    1e48:	90 95       	com	r25
    1e4a:	81 95       	neg	r24
    1e4c:	9f 4f       	sbci	r25, 0xFF	; 255
    1e4e:	af 4f       	sbci	r26, 0xFF	; 255
    1e50:	bf 4f       	sbci	r27, 0xFF	; 255
    1e52:	00 68       	ori	r16, 0x80	; 128
    1e54:	bc 01       	movw	r22, r24
    1e56:	cd 01       	movw	r24, r26
    1e58:	a2 01       	movw	r20, r4
    1e5a:	2a e0       	ldi	r18, 0x0A	; 10
    1e5c:	30 e0       	ldi	r19, 0x00	; 0
    1e5e:	0e 94 3c 10 	call	0x2078	; 0x2078 <__ultoa_invert>
    1e62:	d8 2e       	mov	r13, r24
    1e64:	d4 18       	sub	r13, r4
    1e66:	3f c0       	rjmp	.+126    	; 0x1ee6 <vfprintf+0x2ae>
    1e68:	85 37       	cpi	r24, 0x75	; 117
    1e6a:	21 f4       	brne	.+8      	; 0x1e74 <vfprintf+0x23c>
    1e6c:	1f 7e       	andi	r17, 0xEF	; 239
    1e6e:	2a e0       	ldi	r18, 0x0A	; 10
    1e70:	30 e0       	ldi	r19, 0x00	; 0
    1e72:	20 c0       	rjmp	.+64     	; 0x1eb4 <vfprintf+0x27c>
    1e74:	19 7f       	andi	r17, 0xF9	; 249
    1e76:	8f 36       	cpi	r24, 0x6F	; 111
    1e78:	a9 f0       	breq	.+42     	; 0x1ea4 <vfprintf+0x26c>
    1e7a:	80 37       	cpi	r24, 0x70	; 112
    1e7c:	20 f4       	brcc	.+8      	; 0x1e86 <vfprintf+0x24e>
    1e7e:	88 35       	cpi	r24, 0x58	; 88
    1e80:	09 f0       	breq	.+2      	; 0x1e84 <vfprintf+0x24c>
    1e82:	ae c0       	rjmp	.+348    	; 0x1fe0 <vfprintf+0x3a8>
    1e84:	0b c0       	rjmp	.+22     	; 0x1e9c <vfprintf+0x264>
    1e86:	80 37       	cpi	r24, 0x70	; 112
    1e88:	21 f0       	breq	.+8      	; 0x1e92 <vfprintf+0x25a>
    1e8a:	88 37       	cpi	r24, 0x78	; 120
    1e8c:	09 f0       	breq	.+2      	; 0x1e90 <vfprintf+0x258>
    1e8e:	a8 c0       	rjmp	.+336    	; 0x1fe0 <vfprintf+0x3a8>
    1e90:	01 c0       	rjmp	.+2      	; 0x1e94 <vfprintf+0x25c>
    1e92:	10 61       	ori	r17, 0x10	; 16
    1e94:	14 ff       	sbrs	r17, 4
    1e96:	09 c0       	rjmp	.+18     	; 0x1eaa <vfprintf+0x272>
    1e98:	14 60       	ori	r17, 0x04	; 4
    1e9a:	07 c0       	rjmp	.+14     	; 0x1eaa <vfprintf+0x272>
    1e9c:	14 ff       	sbrs	r17, 4
    1e9e:	08 c0       	rjmp	.+16     	; 0x1eb0 <vfprintf+0x278>
    1ea0:	16 60       	ori	r17, 0x06	; 6
    1ea2:	06 c0       	rjmp	.+12     	; 0x1eb0 <vfprintf+0x278>
    1ea4:	28 e0       	ldi	r18, 0x08	; 8
    1ea6:	30 e0       	ldi	r19, 0x00	; 0
    1ea8:	05 c0       	rjmp	.+10     	; 0x1eb4 <vfprintf+0x27c>
    1eaa:	20 e1       	ldi	r18, 0x10	; 16
    1eac:	30 e0       	ldi	r19, 0x00	; 0
    1eae:	02 c0       	rjmp	.+4      	; 0x1eb4 <vfprintf+0x27c>
    1eb0:	20 e1       	ldi	r18, 0x10	; 16
    1eb2:	32 e0       	ldi	r19, 0x02	; 2
    1eb4:	f5 01       	movw	r30, r10
    1eb6:	17 ff       	sbrs	r17, 7
    1eb8:	07 c0       	rjmp	.+14     	; 0x1ec8 <vfprintf+0x290>
    1eba:	60 81       	ld	r22, Z
    1ebc:	71 81       	ldd	r23, Z+1	; 0x01
    1ebe:	82 81       	ldd	r24, Z+2	; 0x02
    1ec0:	93 81       	ldd	r25, Z+3	; 0x03
    1ec2:	44 e0       	ldi	r20, 0x04	; 4
    1ec4:	50 e0       	ldi	r21, 0x00	; 0
    1ec6:	06 c0       	rjmp	.+12     	; 0x1ed4 <vfprintf+0x29c>
    1ec8:	60 81       	ld	r22, Z
    1eca:	71 81       	ldd	r23, Z+1	; 0x01
    1ecc:	80 e0       	ldi	r24, 0x00	; 0
    1ece:	90 e0       	ldi	r25, 0x00	; 0
    1ed0:	42 e0       	ldi	r20, 0x02	; 2
    1ed2:	50 e0       	ldi	r21, 0x00	; 0
    1ed4:	a4 0e       	add	r10, r20
    1ed6:	b5 1e       	adc	r11, r21
    1ed8:	a2 01       	movw	r20, r4
    1eda:	0e 94 3c 10 	call	0x2078	; 0x2078 <__ultoa_invert>
    1ede:	d8 2e       	mov	r13, r24
    1ee0:	d4 18       	sub	r13, r4
    1ee2:	01 2f       	mov	r16, r17
    1ee4:	0f 77       	andi	r16, 0x7F	; 127
    1ee6:	06 ff       	sbrs	r16, 6
    1ee8:	09 c0       	rjmp	.+18     	; 0x1efc <vfprintf+0x2c4>
    1eea:	0e 7f       	andi	r16, 0xFE	; 254
    1eec:	df 14       	cp	r13, r15
    1eee:	30 f4       	brcc	.+12     	; 0x1efc <vfprintf+0x2c4>
    1ef0:	04 ff       	sbrs	r16, 4
    1ef2:	06 c0       	rjmp	.+12     	; 0x1f00 <vfprintf+0x2c8>
    1ef4:	02 fd       	sbrc	r16, 2
    1ef6:	04 c0       	rjmp	.+8      	; 0x1f00 <vfprintf+0x2c8>
    1ef8:	0f 7e       	andi	r16, 0xEF	; 239
    1efa:	02 c0       	rjmp	.+4      	; 0x1f00 <vfprintf+0x2c8>
    1efc:	1d 2d       	mov	r17, r13
    1efe:	01 c0       	rjmp	.+2      	; 0x1f02 <vfprintf+0x2ca>
    1f00:	1f 2d       	mov	r17, r15
    1f02:	80 2f       	mov	r24, r16
    1f04:	90 e0       	ldi	r25, 0x00	; 0
    1f06:	04 ff       	sbrs	r16, 4
    1f08:	0c c0       	rjmp	.+24     	; 0x1f22 <vfprintf+0x2ea>
    1f0a:	fe 01       	movw	r30, r28
    1f0c:	ed 0d       	add	r30, r13
    1f0e:	f1 1d       	adc	r31, r1
    1f10:	20 81       	ld	r18, Z
    1f12:	20 33       	cpi	r18, 0x30	; 48
    1f14:	11 f4       	brne	.+4      	; 0x1f1a <vfprintf+0x2e2>
    1f16:	09 7e       	andi	r16, 0xE9	; 233
    1f18:	09 c0       	rjmp	.+18     	; 0x1f2c <vfprintf+0x2f4>
    1f1a:	02 ff       	sbrs	r16, 2
    1f1c:	06 c0       	rjmp	.+12     	; 0x1f2a <vfprintf+0x2f2>
    1f1e:	1e 5f       	subi	r17, 0xFE	; 254
    1f20:	05 c0       	rjmp	.+10     	; 0x1f2c <vfprintf+0x2f4>
    1f22:	86 78       	andi	r24, 0x86	; 134
    1f24:	90 70       	andi	r25, 0x00	; 0
    1f26:	00 97       	sbiw	r24, 0x00	; 0
    1f28:	09 f0       	breq	.+2      	; 0x1f2c <vfprintf+0x2f4>
    1f2a:	1f 5f       	subi	r17, 0xFF	; 255
    1f2c:	80 2e       	mov	r8, r16
    1f2e:	99 24       	eor	r9, r9
    1f30:	03 fd       	sbrc	r16, 3
    1f32:	12 c0       	rjmp	.+36     	; 0x1f58 <vfprintf+0x320>
    1f34:	00 ff       	sbrs	r16, 0
    1f36:	0d c0       	rjmp	.+26     	; 0x1f52 <vfprintf+0x31a>
    1f38:	fd 2c       	mov	r15, r13
    1f3a:	1e 15       	cp	r17, r14
    1f3c:	50 f4       	brcc	.+20     	; 0x1f52 <vfprintf+0x31a>
    1f3e:	fe 0c       	add	r15, r14
    1f40:	f1 1a       	sub	r15, r17
    1f42:	1e 2d       	mov	r17, r14
    1f44:	06 c0       	rjmp	.+12     	; 0x1f52 <vfprintf+0x31a>
    1f46:	80 e2       	ldi	r24, 0x20	; 32
    1f48:	90 e0       	ldi	r25, 0x00	; 0
    1f4a:	b3 01       	movw	r22, r6
    1f4c:	0e 94 10 10 	call	0x2020	; 0x2020 <fputc>
    1f50:	1f 5f       	subi	r17, 0xFF	; 255
    1f52:	1e 15       	cp	r17, r14
    1f54:	c0 f3       	brcs	.-16     	; 0x1f46 <vfprintf+0x30e>
    1f56:	04 c0       	rjmp	.+8      	; 0x1f60 <vfprintf+0x328>
    1f58:	1e 15       	cp	r17, r14
    1f5a:	10 f4       	brcc	.+4      	; 0x1f60 <vfprintf+0x328>
    1f5c:	e1 1a       	sub	r14, r17
    1f5e:	01 c0       	rjmp	.+2      	; 0x1f62 <vfprintf+0x32a>
    1f60:	ee 24       	eor	r14, r14
    1f62:	84 fe       	sbrs	r8, 4
    1f64:	0f c0       	rjmp	.+30     	; 0x1f84 <vfprintf+0x34c>
    1f66:	80 e3       	ldi	r24, 0x30	; 48
    1f68:	90 e0       	ldi	r25, 0x00	; 0
    1f6a:	b3 01       	movw	r22, r6
    1f6c:	0e 94 10 10 	call	0x2020	; 0x2020 <fputc>
    1f70:	82 fe       	sbrs	r8, 2
    1f72:	1f c0       	rjmp	.+62     	; 0x1fb2 <vfprintf+0x37a>
    1f74:	81 fe       	sbrs	r8, 1
    1f76:	03 c0       	rjmp	.+6      	; 0x1f7e <vfprintf+0x346>
    1f78:	88 e5       	ldi	r24, 0x58	; 88
    1f7a:	90 e0       	ldi	r25, 0x00	; 0
    1f7c:	10 c0       	rjmp	.+32     	; 0x1f9e <vfprintf+0x366>
    1f7e:	88 e7       	ldi	r24, 0x78	; 120
    1f80:	90 e0       	ldi	r25, 0x00	; 0
    1f82:	0d c0       	rjmp	.+26     	; 0x1f9e <vfprintf+0x366>
    1f84:	c4 01       	movw	r24, r8
    1f86:	86 78       	andi	r24, 0x86	; 134
    1f88:	90 70       	andi	r25, 0x00	; 0
    1f8a:	00 97       	sbiw	r24, 0x00	; 0
    1f8c:	91 f0       	breq	.+36     	; 0x1fb2 <vfprintf+0x37a>
    1f8e:	81 fc       	sbrc	r8, 1
    1f90:	02 c0       	rjmp	.+4      	; 0x1f96 <vfprintf+0x35e>
    1f92:	80 e2       	ldi	r24, 0x20	; 32
    1f94:	01 c0       	rjmp	.+2      	; 0x1f98 <vfprintf+0x360>
    1f96:	8b e2       	ldi	r24, 0x2B	; 43
    1f98:	07 fd       	sbrc	r16, 7
    1f9a:	8d e2       	ldi	r24, 0x2D	; 45
    1f9c:	90 e0       	ldi	r25, 0x00	; 0
    1f9e:	b3 01       	movw	r22, r6
    1fa0:	0e 94 10 10 	call	0x2020	; 0x2020 <fputc>
    1fa4:	06 c0       	rjmp	.+12     	; 0x1fb2 <vfprintf+0x37a>
    1fa6:	80 e3       	ldi	r24, 0x30	; 48
    1fa8:	90 e0       	ldi	r25, 0x00	; 0
    1faa:	b3 01       	movw	r22, r6
    1fac:	0e 94 10 10 	call	0x2020	; 0x2020 <fputc>
    1fb0:	fa 94       	dec	r15
    1fb2:	df 14       	cp	r13, r15
    1fb4:	c0 f3       	brcs	.-16     	; 0x1fa6 <vfprintf+0x36e>
    1fb6:	da 94       	dec	r13
    1fb8:	f2 01       	movw	r30, r4
    1fba:	ed 0d       	add	r30, r13
    1fbc:	f1 1d       	adc	r31, r1
    1fbe:	80 81       	ld	r24, Z
    1fc0:	90 e0       	ldi	r25, 0x00	; 0
    1fc2:	b3 01       	movw	r22, r6
    1fc4:	0e 94 10 10 	call	0x2020	; 0x2020 <fputc>
    1fc8:	dd 20       	and	r13, r13
    1fca:	a9 f7       	brne	.-22     	; 0x1fb6 <vfprintf+0x37e>
    1fcc:	06 c0       	rjmp	.+12     	; 0x1fda <vfprintf+0x3a2>
    1fce:	80 e2       	ldi	r24, 0x20	; 32
    1fd0:	90 e0       	ldi	r25, 0x00	; 0
    1fd2:	b3 01       	movw	r22, r6
    1fd4:	0e 94 10 10 	call	0x2020	; 0x2020 <fputc>
    1fd8:	ea 94       	dec	r14
    1fda:	ee 20       	and	r14, r14
    1fdc:	c1 f7       	brne	.-16     	; 0x1fce <vfprintf+0x396>
    1fde:	40 ce       	rjmp	.-896    	; 0x1c60 <vfprintf+0x28>
    1fe0:	f3 01       	movw	r30, r6
    1fe2:	86 81       	ldd	r24, Z+6	; 0x06
    1fe4:	97 81       	ldd	r25, Z+7	; 0x07
    1fe6:	02 c0       	rjmp	.+4      	; 0x1fec <vfprintf+0x3b4>
    1fe8:	8f ef       	ldi	r24, 0xFF	; 255
    1fea:	9f ef       	ldi	r25, 0xFF	; 255
    1fec:	2d 96       	adiw	r28, 0x0d	; 13
    1fee:	e2 e1       	ldi	r30, 0x12	; 18
    1ff0:	0c 94 b6 10 	jmp	0x216c	; 0x216c <__epilogue_restores__>

00001ff4 <strnlen_P>:
    1ff4:	fc 01       	movw	r30, r24
    1ff6:	05 90       	lpm	r0, Z+
    1ff8:	61 50       	subi	r22, 0x01	; 1
    1ffa:	70 40       	sbci	r23, 0x00	; 0
    1ffc:	01 10       	cpse	r0, r1
    1ffe:	d8 f7       	brcc	.-10     	; 0x1ff6 <strnlen_P+0x2>
    2000:	80 95       	com	r24
    2002:	90 95       	com	r25
    2004:	8e 0f       	add	r24, r30
    2006:	9f 1f       	adc	r25, r31
    2008:	08 95       	ret

0000200a <strnlen>:
    200a:	fc 01       	movw	r30, r24
    200c:	61 50       	subi	r22, 0x01	; 1
    200e:	70 40       	sbci	r23, 0x00	; 0
    2010:	01 90       	ld	r0, Z+
    2012:	01 10       	cpse	r0, r1
    2014:	d8 f7       	brcc	.-10     	; 0x200c <strnlen+0x2>
    2016:	80 95       	com	r24
    2018:	90 95       	com	r25
    201a:	8e 0f       	add	r24, r30
    201c:	9f 1f       	adc	r25, r31
    201e:	08 95       	ret

00002020 <fputc>:
    2020:	0f 93       	push	r16
    2022:	1f 93       	push	r17
    2024:	cf 93       	push	r28
    2026:	df 93       	push	r29
    2028:	8c 01       	movw	r16, r24
    202a:	eb 01       	movw	r28, r22
    202c:	8b 81       	ldd	r24, Y+3	; 0x03
    202e:	81 ff       	sbrs	r24, 1
    2030:	1b c0       	rjmp	.+54     	; 0x2068 <fputc+0x48>
    2032:	82 ff       	sbrs	r24, 2
    2034:	0d c0       	rjmp	.+26     	; 0x2050 <fputc+0x30>
    2036:	2e 81       	ldd	r18, Y+6	; 0x06
    2038:	3f 81       	ldd	r19, Y+7	; 0x07
    203a:	8c 81       	ldd	r24, Y+4	; 0x04
    203c:	9d 81       	ldd	r25, Y+5	; 0x05
    203e:	28 17       	cp	r18, r24
    2040:	39 07       	cpc	r19, r25
    2042:	64 f4       	brge	.+24     	; 0x205c <fputc+0x3c>
    2044:	e8 81       	ld	r30, Y
    2046:	f9 81       	ldd	r31, Y+1	; 0x01
    2048:	01 93       	st	Z+, r16
    204a:	f9 83       	std	Y+1, r31	; 0x01
    204c:	e8 83       	st	Y, r30
    204e:	06 c0       	rjmp	.+12     	; 0x205c <fputc+0x3c>
    2050:	e8 85       	ldd	r30, Y+8	; 0x08
    2052:	f9 85       	ldd	r31, Y+9	; 0x09
    2054:	80 2f       	mov	r24, r16
    2056:	09 95       	icall
    2058:	00 97       	sbiw	r24, 0x00	; 0
    205a:	31 f4       	brne	.+12     	; 0x2068 <fputc+0x48>
    205c:	8e 81       	ldd	r24, Y+6	; 0x06
    205e:	9f 81       	ldd	r25, Y+7	; 0x07
    2060:	01 96       	adiw	r24, 0x01	; 1
    2062:	9f 83       	std	Y+7, r25	; 0x07
    2064:	8e 83       	std	Y+6, r24	; 0x06
    2066:	02 c0       	rjmp	.+4      	; 0x206c <fputc+0x4c>
    2068:	0f ef       	ldi	r16, 0xFF	; 255
    206a:	1f ef       	ldi	r17, 0xFF	; 255
    206c:	c8 01       	movw	r24, r16
    206e:	df 91       	pop	r29
    2070:	cf 91       	pop	r28
    2072:	1f 91       	pop	r17
    2074:	0f 91       	pop	r16
    2076:	08 95       	ret

00002078 <__ultoa_invert>:
    2078:	fa 01       	movw	r30, r20
    207a:	aa 27       	eor	r26, r26
    207c:	28 30       	cpi	r18, 0x08	; 8
    207e:	51 f1       	breq	.+84     	; 0x20d4 <__ultoa_invert+0x5c>
    2080:	20 31       	cpi	r18, 0x10	; 16
    2082:	81 f1       	breq	.+96     	; 0x20e4 <__ultoa_invert+0x6c>
    2084:	e8 94       	clt
    2086:	6f 93       	push	r22
    2088:	6e 7f       	andi	r22, 0xFE	; 254
    208a:	6e 5f       	subi	r22, 0xFE	; 254
    208c:	7f 4f       	sbci	r23, 0xFF	; 255
    208e:	8f 4f       	sbci	r24, 0xFF	; 255
    2090:	9f 4f       	sbci	r25, 0xFF	; 255
    2092:	af 4f       	sbci	r26, 0xFF	; 255
    2094:	b1 e0       	ldi	r27, 0x01	; 1
    2096:	3e d0       	rcall	.+124    	; 0x2114 <__ultoa_invert+0x9c>
    2098:	b4 e0       	ldi	r27, 0x04	; 4
    209a:	3c d0       	rcall	.+120    	; 0x2114 <__ultoa_invert+0x9c>
    209c:	67 0f       	add	r22, r23
    209e:	78 1f       	adc	r23, r24
    20a0:	89 1f       	adc	r24, r25
    20a2:	9a 1f       	adc	r25, r26
    20a4:	a1 1d       	adc	r26, r1
    20a6:	68 0f       	add	r22, r24
    20a8:	79 1f       	adc	r23, r25
    20aa:	8a 1f       	adc	r24, r26
    20ac:	91 1d       	adc	r25, r1
    20ae:	a1 1d       	adc	r26, r1
    20b0:	6a 0f       	add	r22, r26
    20b2:	71 1d       	adc	r23, r1
    20b4:	81 1d       	adc	r24, r1
    20b6:	91 1d       	adc	r25, r1
    20b8:	a1 1d       	adc	r26, r1
    20ba:	20 d0       	rcall	.+64     	; 0x20fc <__ultoa_invert+0x84>
    20bc:	09 f4       	brne	.+2      	; 0x20c0 <__ultoa_invert+0x48>
    20be:	68 94       	set
    20c0:	3f 91       	pop	r19
    20c2:	2a e0       	ldi	r18, 0x0A	; 10
    20c4:	26 9f       	mul	r18, r22
    20c6:	11 24       	eor	r1, r1
    20c8:	30 19       	sub	r19, r0
    20ca:	30 5d       	subi	r19, 0xD0	; 208
    20cc:	31 93       	st	Z+, r19
    20ce:	de f6       	brtc	.-74     	; 0x2086 <__ultoa_invert+0xe>
    20d0:	cf 01       	movw	r24, r30
    20d2:	08 95       	ret
    20d4:	46 2f       	mov	r20, r22
    20d6:	47 70       	andi	r20, 0x07	; 7
    20d8:	40 5d       	subi	r20, 0xD0	; 208
    20da:	41 93       	st	Z+, r20
    20dc:	b3 e0       	ldi	r27, 0x03	; 3
    20de:	0f d0       	rcall	.+30     	; 0x20fe <__ultoa_invert+0x86>
    20e0:	c9 f7       	brne	.-14     	; 0x20d4 <__ultoa_invert+0x5c>
    20e2:	f6 cf       	rjmp	.-20     	; 0x20d0 <__ultoa_invert+0x58>
    20e4:	46 2f       	mov	r20, r22
    20e6:	4f 70       	andi	r20, 0x0F	; 15
    20e8:	40 5d       	subi	r20, 0xD0	; 208
    20ea:	4a 33       	cpi	r20, 0x3A	; 58
    20ec:	18 f0       	brcs	.+6      	; 0x20f4 <__ultoa_invert+0x7c>
    20ee:	49 5d       	subi	r20, 0xD9	; 217
    20f0:	31 fd       	sbrc	r19, 1
    20f2:	40 52       	subi	r20, 0x20	; 32
    20f4:	41 93       	st	Z+, r20
    20f6:	02 d0       	rcall	.+4      	; 0x20fc <__ultoa_invert+0x84>
    20f8:	a9 f7       	brne	.-22     	; 0x20e4 <__ultoa_invert+0x6c>
    20fa:	ea cf       	rjmp	.-44     	; 0x20d0 <__ultoa_invert+0x58>
    20fc:	b4 e0       	ldi	r27, 0x04	; 4
    20fe:	a6 95       	lsr	r26
    2100:	97 95       	ror	r25
    2102:	87 95       	ror	r24
    2104:	77 95       	ror	r23
    2106:	67 95       	ror	r22
    2108:	ba 95       	dec	r27
    210a:	c9 f7       	brne	.-14     	; 0x20fe <__ultoa_invert+0x86>
    210c:	00 97       	sbiw	r24, 0x00	; 0
    210e:	61 05       	cpc	r22, r1
    2110:	71 05       	cpc	r23, r1
    2112:	08 95       	ret
    2114:	9b 01       	movw	r18, r22
    2116:	ac 01       	movw	r20, r24
    2118:	0a 2e       	mov	r0, r26
    211a:	06 94       	lsr	r0
    211c:	57 95       	ror	r21
    211e:	47 95       	ror	r20
    2120:	37 95       	ror	r19
    2122:	27 95       	ror	r18
    2124:	ba 95       	dec	r27
    2126:	c9 f7       	brne	.-14     	; 0x211a <__ultoa_invert+0xa2>
    2128:	62 0f       	add	r22, r18
    212a:	73 1f       	adc	r23, r19
    212c:	84 1f       	adc	r24, r20
    212e:	95 1f       	adc	r25, r21
    2130:	a0 1d       	adc	r26, r0
    2132:	08 95       	ret

00002134 <__prologue_saves__>:
    2134:	2f 92       	push	r2
    2136:	3f 92       	push	r3
    2138:	4f 92       	push	r4
    213a:	5f 92       	push	r5
    213c:	6f 92       	push	r6
    213e:	7f 92       	push	r7
    2140:	8f 92       	push	r8
    2142:	9f 92       	push	r9
    2144:	af 92       	push	r10
    2146:	bf 92       	push	r11
    2148:	cf 92       	push	r12
    214a:	df 92       	push	r13
    214c:	ef 92       	push	r14
    214e:	ff 92       	push	r15
    2150:	0f 93       	push	r16
    2152:	1f 93       	push	r17
    2154:	cf 93       	push	r28
    2156:	df 93       	push	r29
    2158:	cd b7       	in	r28, 0x3d	; 61
    215a:	de b7       	in	r29, 0x3e	; 62
    215c:	ca 1b       	sub	r28, r26
    215e:	db 0b       	sbc	r29, r27
    2160:	0f b6       	in	r0, 0x3f	; 63
    2162:	f8 94       	cli
    2164:	de bf       	out	0x3e, r29	; 62
    2166:	0f be       	out	0x3f, r0	; 63
    2168:	cd bf       	out	0x3d, r28	; 61
    216a:	09 94       	ijmp

0000216c <__epilogue_restores__>:
    216c:	2a 88       	ldd	r2, Y+18	; 0x12
    216e:	39 88       	ldd	r3, Y+17	; 0x11
    2170:	48 88       	ldd	r4, Y+16	; 0x10
    2172:	5f 84       	ldd	r5, Y+15	; 0x0f
    2174:	6e 84       	ldd	r6, Y+14	; 0x0e
    2176:	7d 84       	ldd	r7, Y+13	; 0x0d
    2178:	8c 84       	ldd	r8, Y+12	; 0x0c
    217a:	9b 84       	ldd	r9, Y+11	; 0x0b
    217c:	aa 84       	ldd	r10, Y+10	; 0x0a
    217e:	b9 84       	ldd	r11, Y+9	; 0x09
    2180:	c8 84       	ldd	r12, Y+8	; 0x08
    2182:	df 80       	ldd	r13, Y+7	; 0x07
    2184:	ee 80       	ldd	r14, Y+6	; 0x06
    2186:	fd 80       	ldd	r15, Y+5	; 0x05
    2188:	0c 81       	ldd	r16, Y+4	; 0x04
    218a:	1b 81       	ldd	r17, Y+3	; 0x03
    218c:	aa 81       	ldd	r26, Y+2	; 0x02
    218e:	b9 81       	ldd	r27, Y+1	; 0x01
    2190:	ce 0f       	add	r28, r30
    2192:	d1 1d       	adc	r29, r1
    2194:	0f b6       	in	r0, 0x3f	; 63
    2196:	f8 94       	cli
    2198:	de bf       	out	0x3e, r29	; 62
    219a:	0f be       	out	0x3f, r0	; 63
    219c:	cd bf       	out	0x3d, r28	; 61
    219e:	ed 01       	movw	r28, r26
    21a0:	08 95       	ret

000021a2 <_exit>:
    21a2:	f8 94       	cli

000021a4 <__stop_program>:
    21a4:	ff cf       	rjmp	.-2      	; 0x21a4 <__stop_program>
