// Seed: 450856266
module module_0 (
    input wor id_0,
    output supply1 id_1,
    output tri id_2
);
  wire id_4;
endmodule
module module_1 (
    output logic id_0,
    output tri1 id_1,
    input wand id_2,
    input supply1 id_3,
    input tri0 id_4,
    input tri id_5,
    output logic id_6,
    input uwire id_7,
    input wand id_8
);
  always #(id_8) if ("") disable id_10;
  always @(posedge id_3 or posedge -1) begin : LABEL_0
    if (-1) begin : LABEL_1
      $signed(63);
      ;
      id_6 <= "" & 1;
    end else begin : LABEL_2
      id_0 = #id_11 id_4 >= -1;
      id_11#(
          .id_7 (""),
          .id_2 (1),
          .id_10(~1)
      ) <= 1 ==? 1;
    end
  end
  assign id_1 = {1'b0 == 1, 1};
  module_0 modCall_1 (
      id_5,
      id_1,
      id_1
  );
endmodule
