===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 37.0347 seconds

  ----Wall Time----  ----Name----
    4.1322 ( 11.2%)  FIR Parser
    0.0000 (  0.0%)    Parse annotations
    3.4157 (  9.2%)    Parse modules
    0.6794 (  1.8%)    Verify circuit
   19.5024 ( 52.7%)  'firrtl.circuit' Pipeline
    1.6664 (  4.5%)    'firrtl.module' Pipeline
    1.5731 (  4.2%)      CSE
    0.0000 (  0.0%)        (A) DominanceInfo
    0.0932 (  0.3%)      LowerCHIRRTLPass
    0.1218 (  0.3%)    InferWidths
    0.8632 (  2.3%)    InferResets
    0.0571 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0842 (  0.2%)    WireDFT
    0.0897 (  0.2%)    PrefixModules
    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.7617 (  2.1%)    LowerFIRRTLTypes
    7.9626 ( 21.5%)    'firrtl.module' Pipeline
    0.8618 (  2.3%)      ExpandWhens
    0.0249 (  0.1%)      RemoveInvalid
    6.6278 ( 17.9%)      Canonicalizer
    0.4481 (  1.2%)      InferReadWrite
    0.5931 (  1.6%)    Inliner
    1.2028 (  3.2%)    IMConstProp
    0.0738 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0719 (  0.2%)    BlackBoxReader
    0.0719 (  0.2%)      (A) circt::firrtl::InstanceGraph
    4.9774 ( 13.4%)    'firrtl.module' Pipeline
    4.9774 ( 13.4%)      Canonicalizer
    0.4910 (  1.3%)    RemoveUnusedPorts
    0.0741 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.4594 (  1.2%)    CreateSiFiveMetadata
    0.0000 (  0.0%)    EmitOMIR
    3.9189 ( 10.6%)  LowerFIRRTLToHW
    0.0763 (  0.2%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)  HWMemSimImpl
    4.3406 ( 11.7%)  'hw.module' Pipeline
    0.9556 (  2.6%)    CSE
    0.0000 (  0.0%)      (A) DominanceInfo
    2.6678 (  7.2%)    Canonicalizer
    0.7171 (  1.9%)    HWCleanup
    0.8856 (  2.4%)  'hw.module' Pipeline
    0.0870 (  0.2%)    HWLegalizeModules
    0.7985 (  2.2%)    PrettifyVerilog
    4.0329 ( 10.9%)  ExportVerilog
    0.0020 (  0.0%)  Rest
   37.0347 (100.0%)  Total

{
  totalTime: 37.062,
  maxMemory: 697458688
}
