# learningVerilog
this repo contains the Verilog codes that I learned from the CSE 2205: DIGITAL LOGIC DESIGN course conducted by Prof. Anisur Rahman, PhD, CSE Discipline, Khulna University.
