{"vcs1":{"timestamp_begin":1685454613.386007615, "rt":2.83, "ut":0.71, "st":0.31}}
{"vcselab":{"timestamp_begin":1685454616.306566059, "rt":1.60, "ut":0.34, "st":0.07}}
{"link":{"timestamp_begin":1685454617.978991611, "rt":0.81, "ut":0.36, "st":0.28}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1685454612.712342320}
{"VCS_COMP_START_TIME": 1685454612.712342320}
{"VCS_COMP_END_TIME": 1685454620.540944098}
{"VCS_USER_OPTIONS": "BIST_Checkboard_tb.v BIST_SRAM_syn.v -v /home/m110/m110061576/process/CBDK_TSMC90GUTM_Arm_f1.0/orig_lib/aci/sc-x/verilog/tsmc090.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 351500}}
{"stitch_vcselab": {"peak_mem": 222384}}
