#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000002348744d870 .scope module, "counter_tb" "counter_tb" 2 2;
 .timescale -9 -10;
v00000234874a8860_0 .net "clock", 0 0, L_00000234874a89a0;  1 drivers
v00000234874a93a0_0 .var/i "i", 31 0;
v00000234874a8900_0 .net "q", 4 0, L_00000234874ac370;  1 drivers
v00000234874a9580_0 .var "reset", 0 0;
L_00000234874a89a0 .part v00000234874a93a0_0, 0, 1;
S_000002348744fed0 .scope module, "counter" "counter_mod32" 2 8, 3 1 0, S_000002348744d870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 5 "q";
L_00000234874f01f0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v00000234874a8720_0 .net/2u *"_ivl_16", 1 0, L_00000234874f01f0;  1 drivers
v00000234874a9080_0 .net "clock", 0 0, L_00000234874a89a0;  alias, 1 drivers
v00000234874a8c20_0 .net "q", 4 0, L_00000234874ac370;  alias, 1 drivers
v00000234874a91c0_0 .net "reset", 0 0, v00000234874a9580_0;  1 drivers
v00000234874a9300_0 .net "tff_in", 6 0, L_00000234874ac870;  1 drivers
L_00000234874a7e60 .part L_00000234874ac870, 0, 2;
L_00000234874a9760 .part L_00000234874ac870, 0, 3;
L_00000234874a8a40 .part L_00000234874ac870, 0, 4;
L_00000234874a7f00 .part L_00000234874ac870, 0, 5;
L_00000234874ab510 .part L_00000234874ac870, 0, 6;
LS_00000234874ac370_0_0 .concat8 [ 1 1 1 1], v000002348744a150_0, v0000023487448a30_0, v0000023487449f70_0, v00000234874a8cc0_0;
LS_00000234874ac370_0_4 .concat8 [ 1 0 0 0], v00000234874a8180_0;
L_00000234874ac370 .concat8 [ 4 1 0 0], LS_00000234874ac370_0_0, LS_00000234874ac370_0_4;
L_00000234874ac870 .concat [ 2 5 0 0], L_00000234874f01f0, L_00000234874ac370;
S_000002348743e430 .scope generate, "genblk1[0]" "genblk1[0]" 3 8, 3 8 0, S_000002348744fed0;
 .timescale 0 0;
P_0000023487446160 .param/l "i" 0 3 8, +C4<00>;
v00000234874494d0_0 .net *"_ivl_0", 1 0, L_00000234874a7e60;  1 drivers
v0000023487448c10_0 .net "toggle", 0 0, L_00000234874a96c0;  1 drivers
L_00000234874a96c0 .reduce/and L_00000234874a7e60;
S_000002348743e5c0 .scope module, "tff1" "tff" 3 10, 4 1 0, S_000002348743e430;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "T";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "clr";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "qn";
L_0000023487445590 .functor NOT 1, v000002348744a150_0, C4<0>, C4<0>, C4<0>;
L_0000023487445600 .functor AND 1, L_00000234874a96c0, L_0000023487445590, C4<1>, C4<1>;
L_00000234874457c0 .functor NOT 1, L_00000234874a96c0, C4<0>, C4<0>, C4<0>;
L_0000023487445980 .functor AND 1, L_00000234874457c0, v000002348744a150_0, C4<1>, C4<1>;
L_0000023487445440 .functor OR 1, L_0000023487445600, L_0000023487445980, C4<0>, C4<0>;
v0000023487449250_0 .net "T", 0 0, L_00000234874a96c0;  alias, 1 drivers
v000002348744a330_0 .net *"_ivl_3", 0 0, L_0000023487445600;  1 drivers
v0000023487448490_0 .net *"_ivl_4", 0 0, L_00000234874457c0;  1 drivers
v0000023487449890_0 .net *"_ivl_7", 0 0, L_0000023487445980;  1 drivers
v0000023487449930_0 .net "clock", 0 0, L_00000234874a89a0;  alias, 1 drivers
v00000234874492f0_0 .net "clr", 0 0, v00000234874a9580_0;  alias, 1 drivers
v00000234874497f0_0 .net "dff_d", 0 0, L_0000023487445440;  1 drivers
L_00000234874f0088 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000023487448fd0_0 .net "en", 0 0, L_00000234874f0088;  1 drivers
v0000023487448850_0 .net "q", 0 0, v000002348744a150_0;  1 drivers
v0000023487448990_0 .net "qn", 0 0, L_0000023487445590;  1 drivers
S_000002348743b610 .scope module, "dff" "dffe_ref" 4 9, 5 1 0, S_000002348743e5c0;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /INPUT 1 "clr";
v0000023487448e90_0 .net "clk", 0 0, L_00000234874a89a0;  alias, 1 drivers
v0000023487449c50_0 .net "clr", 0 0, v00000234874a9580_0;  alias, 1 drivers
v00000234874487b0_0 .net "d", 0 0, L_0000023487445440;  alias, 1 drivers
v0000023487449070_0 .net "en", 0 0, L_00000234874f0088;  alias, 1 drivers
v000002348744a150_0 .var "q", 0 0;
E_0000023487446920 .event posedge, v0000023487449c50_0, v0000023487448e90_0;
S_000002348743b7a0 .scope generate, "genblk1[1]" "genblk1[1]" 3 8, 3 8 0, S_000002348744fed0;
 .timescale 0 0;
P_0000023487446560 .param/l "i" 0 3 8, +C4<01>;
v0000023487449a70_0 .net *"_ivl_0", 2 0, L_00000234874a9760;  1 drivers
v0000023487449b10_0 .net "toggle", 0 0, L_00000234874a8360;  1 drivers
L_00000234874a8360 .reduce/and L_00000234874a9760;
S_000002348731cdc0 .scope module, "tff1" "tff" 3 10, 4 1 0, S_000002348743b7a0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "T";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "clr";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "qn";
L_0000023487445c90 .functor NOT 1, v0000023487448a30_0, C4<0>, C4<0>, C4<0>;
L_0000023487445ad0 .functor AND 1, L_00000234874a8360, L_0000023487445c90, C4<1>, C4<1>;
L_00000234874454b0 .functor NOT 1, L_00000234874a8360, C4<0>, C4<0>, C4<0>;
L_0000023487445280 .functor AND 1, L_00000234874454b0, v0000023487448a30_0, C4<1>, C4<1>;
L_0000023487445670 .functor OR 1, L_0000023487445ad0, L_0000023487445280, C4<0>, C4<0>;
v0000023487449430_0 .net "T", 0 0, L_00000234874a8360;  alias, 1 drivers
v0000023487449ed0_0 .net *"_ivl_3", 0 0, L_0000023487445ad0;  1 drivers
v0000023487449570_0 .net *"_ivl_4", 0 0, L_00000234874454b0;  1 drivers
v0000023487448b70_0 .net *"_ivl_7", 0 0, L_0000023487445280;  1 drivers
v0000023487448ad0_0 .net "clock", 0 0, L_00000234874a89a0;  alias, 1 drivers
v0000023487449750_0 .net "clr", 0 0, v00000234874a9580_0;  alias, 1 drivers
v0000023487448530_0 .net "dff_d", 0 0, L_0000023487445670;  1 drivers
L_00000234874f00d0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000234874485d0_0 .net "en", 0 0, L_00000234874f00d0;  1 drivers
v0000023487448cb0_0 .net "q", 0 0, v0000023487448a30_0;  1 drivers
v0000023487448670_0 .net "qn", 0 0, L_0000023487445c90;  1 drivers
S_000002348731cf50 .scope module, "dff" "dffe_ref" 4 9, 5 1 0, S_000002348731cdc0;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /INPUT 1 "clr";
v000002348744a010_0 .net "clk", 0 0, L_00000234874a89a0;  alias, 1 drivers
v0000023487449110_0 .net "clr", 0 0, v00000234874a9580_0;  alias, 1 drivers
v00000234874488f0_0 .net "d", 0 0, L_0000023487445670;  alias, 1 drivers
v00000234874499d0_0 .net "en", 0 0, L_00000234874f00d0;  alias, 1 drivers
v0000023487448a30_0 .var "q", 0 0;
S_0000023487402ce0 .scope generate, "genblk1[2]" "genblk1[2]" 3 8, 3 8 0, S_000002348744fed0;
 .timescale 0 0;
P_0000023487446860 .param/l "i" 0 3 8, +C4<010>;
v0000023487443850_0 .net *"_ivl_0", 3 0, L_00000234874a8a40;  1 drivers
v0000023487443d50_0 .net "toggle", 0 0, L_00000234874a9940;  1 drivers
L_00000234874a9940 .reduce/and L_00000234874a8a40;
S_0000023487402e70 .scope module, "tff1" "tff" 3 10, 4 1 0, S_0000023487402ce0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "T";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "clr";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "qn";
L_0000023487445b40 .functor NOT 1, v0000023487449f70_0, C4<0>, C4<0>, C4<0>;
L_0000023487445e50 .functor AND 1, L_00000234874a9940, L_0000023487445b40, C4<1>, C4<1>;
L_0000023487445d00 .functor NOT 1, L_00000234874a9940, C4<0>, C4<0>, C4<0>;
L_0000023487445d70 .functor AND 1, L_0000023487445d00, v0000023487449f70_0, C4<1>, C4<1>;
L_0000023487445de0 .functor OR 1, L_0000023487445e50, L_0000023487445d70, C4<0>, C4<0>;
v000002348744a0b0_0 .net "T", 0 0, L_00000234874a9940;  alias, 1 drivers
v0000023487448710_0 .net *"_ivl_3", 0 0, L_0000023487445e50;  1 drivers
v0000023487448d50_0 .net *"_ivl_4", 0 0, L_0000023487445d00;  1 drivers
v0000023487448df0_0 .net *"_ivl_7", 0 0, L_0000023487445d70;  1 drivers
v00000234874438f0_0 .net "clock", 0 0, L_00000234874a89a0;  alias, 1 drivers
v0000023487443350_0 .net "clr", 0 0, v00000234874a9580_0;  alias, 1 drivers
v0000023487443c10_0 .net "dff_d", 0 0, L_0000023487445de0;  1 drivers
L_00000234874f0118 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000023487443710_0 .net "en", 0 0, L_00000234874f0118;  1 drivers
v00000234874433f0_0 .net "q", 0 0, v0000023487449f70_0;  1 drivers
v00000234874437b0_0 .net "qn", 0 0, L_0000023487445b40;  1 drivers
S_00000234874a74b0 .scope module, "dff" "dffe_ref" 4 9, 5 1 0, S_0000023487402e70;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /INPUT 1 "clr";
v0000023487449bb0_0 .net "clk", 0 0, L_00000234874a89a0;  alias, 1 drivers
v0000023487449cf0_0 .net "clr", 0 0, v00000234874a9580_0;  alias, 1 drivers
v0000023487449d90_0 .net "d", 0 0, L_0000023487445de0;  alias, 1 drivers
v0000023487449e30_0 .net "en", 0 0, L_00000234874f0118;  alias, 1 drivers
v0000023487449f70_0 .var "q", 0 0;
S_00000234874a7640 .scope generate, "genblk1[3]" "genblk1[3]" 3 8, 3 8 0, S_000002348744fed0;
 .timescale 0 0;
P_0000023487446d20 .param/l "i" 0 3 8, +C4<011>;
v00000234874a9260_0 .net *"_ivl_0", 4 0, L_00000234874a7f00;  1 drivers
v00000234874a85e0_0 .net "toggle", 0 0, L_00000234874abe70;  1 drivers
L_00000234874abe70 .reduce/and L_00000234874a7f00;
S_00000234874a77d0 .scope module, "tff1" "tff" 3 10, 4 1 0, S_00000234874a7640;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "T";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "clr";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "qn";
L_0000023487445ec0 .functor NOT 1, v00000234874a8cc0_0, C4<0>, C4<0>, C4<0>;
L_0000023487445050 .functor AND 1, L_00000234874abe70, L_0000023487445ec0, C4<1>, C4<1>;
L_00000234874451a0 .functor NOT 1, L_00000234874abe70, C4<0>, C4<0>, C4<0>;
L_00000234874452f0 .functor AND 1, L_00000234874451a0, v00000234874a8cc0_0, C4<1>, C4<1>;
L_0000023487445360 .functor OR 1, L_0000023487445050, L_00000234874452f0, C4<0>, C4<0>;
v00000234874a7fa0_0 .net "T", 0 0, L_00000234874abe70;  alias, 1 drivers
v00000234874a8e00_0 .net *"_ivl_3", 0 0, L_0000023487445050;  1 drivers
v00000234874a9120_0 .net *"_ivl_4", 0 0, L_00000234874451a0;  1 drivers
v00000234874a8040_0 .net *"_ivl_7", 0 0, L_00000234874452f0;  1 drivers
v00000234874a80e0_0 .net "clock", 0 0, L_00000234874a89a0;  alias, 1 drivers
v00000234874a9620_0 .net "clr", 0 0, v00000234874a9580_0;  alias, 1 drivers
v00000234874a8400_0 .net "dff_d", 0 0, L_0000023487445360;  1 drivers
L_00000234874f0160 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000234874a8d60_0 .net "en", 0 0, L_00000234874f0160;  1 drivers
v00000234874a8ae0_0 .net "q", 0 0, v00000234874a8cc0_0;  1 drivers
v00000234874a94e0_0 .net "qn", 0 0, L_0000023487445ec0;  1 drivers
S_00000234874a7960 .scope module, "dff" "dffe_ref" 4 9, 5 1 0, S_00000234874a77d0;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /INPUT 1 "clr";
v0000023487443e90_0 .net "clk", 0 0, L_00000234874a89a0;  alias, 1 drivers
v00000234874a7c80_0 .net "clr", 0 0, v00000234874a9580_0;  alias, 1 drivers
v00000234874a9440_0 .net "d", 0 0, L_0000023487445360;  alias, 1 drivers
v00000234874a99e0_0 .net "en", 0 0, L_00000234874f0160;  alias, 1 drivers
v00000234874a8cc0_0 .var "q", 0 0;
S_00000234874a9b00 .scope generate, "genblk1[4]" "genblk1[4]" 3 8, 3 8 0, S_000002348744fed0;
 .timescale 0 0;
P_0000023487446e20 .param/l "i" 0 3 8, +C4<0100>;
v00000234874a8b80_0 .net *"_ivl_0", 5 0, L_00000234874ab510;  1 drivers
v00000234874a8fe0_0 .net "toggle", 0 0, L_00000234874ac2d0;  1 drivers
L_00000234874ac2d0 .reduce/and L_00000234874ab510;
S_00000234874a9c90 .scope module, "tff1" "tff" 3 10, 4 1 0, S_00000234874a9b00;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "T";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "clr";
    .port_info 4 /OUTPUT 1 "q";
    .port_info 5 /OUTPUT 1 "qn";
L_000002348743eeb0 .functor NOT 1, v00000234874a8180_0, C4<0>, C4<0>, C4<0>;
L_0000023487538c40 .functor AND 1, L_00000234874ac2d0, L_000002348743eeb0, C4<1>, C4<1>;
L_00000234875384d0 .functor NOT 1, L_00000234874ac2d0, C4<0>, C4<0>, C4<0>;
L_0000023487538930 .functor AND 1, L_00000234875384d0, v00000234874a8180_0, C4<1>, C4<1>;
L_0000023487538540 .functor OR 1, L_0000023487538c40, L_0000023487538930, C4<0>, C4<0>;
v00000234874a8220_0 .net "T", 0 0, L_00000234874ac2d0;  alias, 1 drivers
v00000234874a87c0_0 .net *"_ivl_3", 0 0, L_0000023487538c40;  1 drivers
v00000234874a98a0_0 .net *"_ivl_4", 0 0, L_00000234875384d0;  1 drivers
v00000234874a7be0_0 .net *"_ivl_7", 0 0, L_0000023487538930;  1 drivers
v00000234874a82c0_0 .net "clock", 0 0, L_00000234874a89a0;  alias, 1 drivers
v00000234874a7dc0_0 .net "clr", 0 0, v00000234874a9580_0;  alias, 1 drivers
v00000234874a8ea0_0 .net "dff_d", 0 0, L_0000023487538540;  1 drivers
L_00000234874f01a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v00000234874a8f40_0 .net "en", 0 0, L_00000234874f01a8;  1 drivers
v00000234874a8540_0 .net "q", 0 0, v00000234874a8180_0;  1 drivers
v00000234874a7b40_0 .net "qn", 0 0, L_000002348743eeb0;  1 drivers
S_00000234874aae30 .scope module, "dff" "dffe_ref" 4 9, 5 1 0, S_00000234874a9c90;
 .timescale -9 -10;
    .port_info 0 /OUTPUT 1 "q";
    .port_info 1 /INPUT 1 "d";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "en";
    .port_info 4 /INPUT 1 "clr";
v00000234874a7d20_0 .net "clk", 0 0, L_00000234874a89a0;  alias, 1 drivers
v00000234874a84a0_0 .net "clr", 0 0, v00000234874a9580_0;  alias, 1 drivers
v00000234874a9800_0 .net "d", 0 0, L_0000023487538540;  alias, 1 drivers
v00000234874a8680_0 .net "en", 0 0, L_00000234874f01a8;  alias, 1 drivers
v00000234874a8180_0 .var "q", 0 0;
    .scope S_000002348743b610;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002348744a150_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_000002348743b610;
T_1 ;
    %wait E_0000023487446920;
    %load/vec4 v0000023487449c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002348744a150_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000023487449070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v00000234874487b0_0;
    %assign/vec4 v000002348744a150_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000002348731cf50;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023487448a30_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_000002348731cf50;
T_3 ;
    %wait E_0000023487446920;
    %load/vec4 v0000023487449110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023487448a30_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000234874499d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v00000234874488f0_0;
    %assign/vec4 v0000023487448a30_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000234874a74b0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023487449f70_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_00000234874a74b0;
T_5 ;
    %wait E_0000023487446920;
    %load/vec4 v0000023487449cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023487449f70_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000023487449e30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0000023487449d90_0;
    %assign/vec4 v0000023487449f70_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000234874a7960;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000234874a8cc0_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_00000234874a7960;
T_7 ;
    %wait E_0000023487446920;
    %load/vec4 v00000234874a7c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000234874a8cc0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v00000234874a99e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v00000234874a9440_0;
    %assign/vec4 v00000234874a8cc0_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_00000234874aae30;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000234874a8180_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_00000234874aae30;
T_9 ;
    %wait E_0000023487446920;
    %load/vec4 v00000234874a84a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000234874a8180_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v00000234874a8680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v00000234874a9800_0;
    %assign/vec4 v00000234874a8180_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000002348744d870;
T_10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000234874a93a0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000234874a9580_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_000002348744d870;
T_11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000234874a93a0_0, 0, 32;
T_11.0 ;
    %load/vec4 v00000234874a93a0_0;
    %cmpi/s 65, 0, 32;
    %jmp/0xz T_11.1, 5;
    %load/vec4 v00000234874a93a0_0;
    %cmpi/e 46, 0, 32;
    %jmp/1 T_11.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000234874a93a0_0;
    %cmpi/e 48, 0, 32;
    %flag_or 4, 8;
T_11.4;
    %jmp/0xz  T_11.2, 4;
    %load/vec4 v00000234874a9580_0;
    %inv;
    %cassign/vec4 v00000234874a9580_0;
T_11.2 ;
    %delay 200, 0;
    %vpi_call 2 16 "$display", "%d | %b | q = %b", v00000234874a93a0_0, v00000234874a8860_0, v00000234874a8900_0 {0 0 0};
    %load/vec4 v00000234874a93a0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000234874a93a0_0, 0, 32;
    %jmp T_11.0;
T_11.1 ;
    %vpi_call 2 18 "$finish" {0 0 0};
    %end;
    .thread T_11;
    .scope S_000002348744d870;
T_12 ;
    %vpi_call 2 22 "$dumpfile", "counter_tb_wave.vcd" {0 0 0};
    %vpi_call 2 23 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002348744d870 {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    ".\counter_tb.v";
    ".\counter_mod32.v";
    "..\t_flip-flop\tff.v";
    "..\t_flip-flop\dffe_ref.v";
