{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543444686946 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543444686960 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 28 16:38:06 2018 " "Processing started: Wed Nov 28 16:38:06 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543444686960 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543444686960 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RelojDigital -c RelojDigital " "Command: quartus_map --read_settings_files=on --write_settings_files=off RelojDigital -c RelojDigital" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543444686960 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1543444688469 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1543444688469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "relojdigital.vhd 2 1 " "Found 2 design units, including 1 entities, in source file relojdigital.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RelojDigital-rtl " "Found design unit 1: RelojDigital-rtl" {  } { { "RelojDigital.vhd" "" { Text "C:/Users/Erick .LAPTOP-3QCCTCO7/Desktop/ProyectoRelojAnalogico/RelojDigital.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543444710112 ""} { "Info" "ISGN_ENTITY_NAME" "1 RelojDigital " "Found entity 1: RelojDigital" {  } { { "RelojDigital.vhd" "" { Text "C:/Users/Erick .LAPTOP-3QCCTCO7/Desktop/ProyectoRelojAnalogico/RelojDigital.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543444710112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543444710112 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RelojDigital " "Elaborating entity \"RelojDigital\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1543444710206 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk1 RelojDigital.vhd(85) " "VHDL Process Statement warning at RelojDigital.vhd(85): signal \"clk1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RelojDigital.vhd" "" { Text "C:/Users/Erick .LAPTOP-3QCCTCO7/Desktop/ProyectoRelojAnalogico/RelojDigital.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543444710211 "|RelojDigital"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk2 RelojDigital.vhd(100) " "VHDL Process Statement warning at RelojDigital.vhd(100): signal \"clk2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RelojDigital.vhd" "" { Text "C:/Users/Erick .LAPTOP-3QCCTCO7/Desktop/ProyectoRelojAnalogico/RelojDigital.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543444710211 "|RelojDigital"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ajuste_sync RelojDigital.vhd(100) " "VHDL Process Statement warning at RelojDigital.vhd(100): signal \"ajuste_sync\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RelojDigital.vhd" "" { Text "C:/Users/Erick .LAPTOP-3QCCTCO7/Desktop/ProyectoRelojAnalogico/RelojDigital.vhd" 100 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543444710212 "|RelojDigital"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_a1 RelojDigital.vhd(104) " "VHDL Process Statement warning at RelojDigital.vhd(104): signal \"clk_a1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RelojDigital.vhd" "" { Text "C:/Users/Erick .LAPTOP-3QCCTCO7/Desktop/ProyectoRelojAnalogico/RelojDigital.vhd" 104 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543444710212 "|RelojDigital"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk3 RelojDigital.vhd(114) " "VHDL Process Statement warning at RelojDigital.vhd(114): signal \"clk3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RelojDigital.vhd" "" { Text "C:/Users/Erick .LAPTOP-3QCCTCO7/Desktop/ProyectoRelojAnalogico/RelojDigital.vhd" 114 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543444710212 "|RelojDigital"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk4 RelojDigital.vhd(125) " "VHDL Process Statement warning at RelojDigital.vhd(125): signal \"clk4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RelojDigital.vhd" "" { Text "C:/Users/Erick .LAPTOP-3QCCTCO7/Desktop/ProyectoRelojAnalogico/RelojDigital.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543444710212 "|RelojDigital"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ajuste_sync RelojDigital.vhd(125) " "VHDL Process Statement warning at RelojDigital.vhd(125): signal \"ajuste_sync\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RelojDigital.vhd" "" { Text "C:/Users/Erick .LAPTOP-3QCCTCO7/Desktop/ProyectoRelojAnalogico/RelojDigital.vhd" 125 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543444710212 "|RelojDigital"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_a2 RelojDigital.vhd(129) " "VHDL Process Statement warning at RelojDigital.vhd(129): signal \"clk_a2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RelojDigital.vhd" "" { Text "C:/Users/Erick .LAPTOP-3QCCTCO7/Desktop/ProyectoRelojAnalogico/RelojDigital.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543444710213 "|RelojDigital"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk5 RelojDigital.vhd(137) " "VHDL Process Statement warning at RelojDigital.vhd(137): signal \"clk5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "RelojDigital.vhd" "" { Text "C:/Users/Erick .LAPTOP-3QCCTCO7/Desktop/ProyectoRelojAnalogico/RelojDigital.vhd" 137 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1543444710213 "|RelojDigital"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clk_a1 RelojDigital.vhd(56) " "VHDL Process Statement warning at RelojDigital.vhd(56): inferring latch(es) for signal or variable \"clk_a1\", which holds its previous value in one or more paths through the process" {  } { { "RelojDigital.vhd" "" { Text "C:/Users/Erick .LAPTOP-3QCCTCO7/Desktop/ProyectoRelojAnalogico/RelojDigital.vhd" 56 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1543444710213 "|RelojDigital"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "clk_a2 RelojDigital.vhd(56) " "VHDL Process Statement warning at RelojDigital.vhd(56): inferring latch(es) for signal or variable \"clk_a2\", which holds its previous value in one or more paths through the process" {  } { { "RelojDigital.vhd" "" { Text "C:/Users/Erick .LAPTOP-3QCCTCO7/Desktop/ProyectoRelojAnalogico/RelojDigital.vhd" 56 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1543444710213 "|RelojDigital"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_a2 RelojDigital.vhd(56) " "Inferred latch for \"clk_a2\" at RelojDigital.vhd(56)" {  } { { "RelojDigital.vhd" "" { Text "C:/Users/Erick .LAPTOP-3QCCTCO7/Desktop/ProyectoRelojAnalogico/RelojDigital.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543444710213 "|RelojDigital"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "clk_a1 RelojDigital.vhd(56) " "Inferred latch for \"clk_a1\" at RelojDigital.vhd(56)" {  } { { "RelojDigital.vhd" "" { Text "C:/Users/Erick .LAPTOP-3QCCTCO7/Desktop/ProyectoRelojAnalogico/RelojDigital.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1543444710213 "|RelojDigital"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "hex5\[1\] GND " "Pin \"hex5\[1\]\" is stuck at GND" {  } { { "RelojDigital.vhd" "" { Text "C:/Users/Erick .LAPTOP-3QCCTCO7/Desktop/ProyectoRelojAnalogico/RelojDigital.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543444711505 "|RelojDigital|hex5[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1543444711505 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1543444711798 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1543444713108 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543444713108 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "158 " "Implemented 158 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1543444713358 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1543444713358 ""} { "Info" "ICUT_CUT_TM_LCELLS" "111 " "Implemented 111 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1543444713358 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1543444713358 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4795 " "Peak virtual memory: 4795 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543444713504 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 28 16:38:33 2018 " "Processing ended: Wed Nov 28 16:38:33 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543444713504 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543444713504 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:55 " "Total CPU time (on all processors): 00:00:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543444713504 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543444713504 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1543444716607 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543444716619 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 28 16:38:35 2018 " "Processing started: Wed Nov 28 16:38:35 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543444716619 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1543444716619 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off RelojDigital -c RelojDigital " "Command: quartus_fit --read_settings_files=off --write_settings_files=off RelojDigital -c RelojDigital" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1543444716619 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1543444717086 ""}
{ "Info" "0" "" "Project  = RelojDigital" {  } {  } 0 0 "Project  = RelojDigital" 0 0 "Fitter" 0 0 1543444717087 ""}
{ "Info" "0" "" "Revision = RelojDigital" {  } {  } 0 0 "Revision = RelojDigital" 0 0 "Fitter" 0 0 1543444717087 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1543444717343 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1543444717344 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "RelojDigital 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"RelojDigital\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1543444717364 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1543444717467 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1543444717467 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1543444718309 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1543444718343 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543444719254 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543444719254 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543444719254 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543444719254 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543444719254 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543444719254 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543444719254 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543444719254 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543444719254 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543444719254 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1543444719254 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1543444719254 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Erick .LAPTOP-3QCCTCO7/Desktop/ProyectoRelojAnalogico/" { { 0 { 0 ""} 0 356 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1543444719259 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Erick .LAPTOP-3QCCTCO7/Desktop/ProyectoRelojAnalogico/" { { 0 { 0 ""} 0 358 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1543444719259 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Erick .LAPTOP-3QCCTCO7/Desktop/ProyectoRelojAnalogico/" { { 0 { 0 ""} 0 360 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1543444719259 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Erick .LAPTOP-3QCCTCO7/Desktop/ProyectoRelojAnalogico/" { { 0 { 0 ""} 0 362 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1543444719259 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Erick .LAPTOP-3QCCTCO7/Desktop/ProyectoRelojAnalogico/" { { 0 { 0 ""} 0 364 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1543444719259 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Erick .LAPTOP-3QCCTCO7/Desktop/ProyectoRelojAnalogico/" { { 0 { 0 ""} 0 366 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1543444719259 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Erick .LAPTOP-3QCCTCO7/Desktop/ProyectoRelojAnalogico/" { { 0 { 0 ""} 0 368 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1543444719259 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Erick .LAPTOP-3QCCTCO7/Desktop/ProyectoRelojAnalogico/" { { 0 { 0 ""} 0 370 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1543444719259 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1543444719259 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1543444719264 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1543444719264 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1543444719264 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1543444719264 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1543444719266 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "The Timing Analyzer is analyzing 2 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1543444720764 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "RelojDigital.sdc " "Synopsys Design Constraints File file not found: 'RelojDigital.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1543444720765 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1543444720766 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1543444720771 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1543444720772 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1543444720773 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_50Mhz~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node clk_50Mhz~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1543444720802 ""}  } { { "RelojDigital.vhd" "" { Text "C:/Users/Erick .LAPTOP-3QCCTCO7/Desktop/ProyectoRelojAnalogico/RelojDigital.vhd" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Erick .LAPTOP-3QCCTCO7/Desktop/ProyectoRelojAnalogico/" { { 0 { 0 ""} 0 349 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1543444720802 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk0  " "Automatically promoted node clk0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1543444720802 ""}  } { { "RelojDigital.vhd" "" { Text "C:/Users/Erick .LAPTOP-3QCCTCO7/Desktop/ProyectoRelojAnalogico/RelojDigital.vhd" 13 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Erick .LAPTOP-3QCCTCO7/Desktop/ProyectoRelojAnalogico/" { { 0 { 0 ""} 0 123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1543444720802 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_a1  " "Automatically promoted node clk_a1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1543444720802 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_a1 " "Destination node clk_a1" {  } { { "RelojDigital.vhd" "" { Text "C:/Users/Erick .LAPTOP-3QCCTCO7/Desktop/ProyectoRelojAnalogico/RelojDigital.vhd" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Erick .LAPTOP-3QCCTCO7/Desktop/ProyectoRelojAnalogico/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543444720802 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1543444720802 ""}  } { { "RelojDigital.vhd" "" { Text "C:/Users/Erick .LAPTOP-3QCCTCO7/Desktop/ProyectoRelojAnalogico/RelojDigital.vhd" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Erick .LAPTOP-3QCCTCO7/Desktop/ProyectoRelojAnalogico/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1543444720802 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_a2  " "Automatically promoted node clk_a2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1543444720803 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_a2 " "Destination node clk_a2" {  } { { "RelojDigital.vhd" "" { Text "C:/Users/Erick .LAPTOP-3QCCTCO7/Desktop/ProyectoRelojAnalogico/RelojDigital.vhd" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Erick .LAPTOP-3QCCTCO7/Desktop/ProyectoRelojAnalogico/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1543444720803 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1543444720803 ""}  } { { "RelojDigital.vhd" "" { Text "C:/Users/Erick .LAPTOP-3QCCTCO7/Desktop/ProyectoRelojAnalogico/RelojDigital.vhd" 14 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Erick .LAPTOP-3QCCTCO7/Desktop/ProyectoRelojAnalogico/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1543444720803 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk1  " "Automatically promoted node clk1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1543444720803 ""}  } { { "RelojDigital.vhd" "" { Text "C:/Users/Erick .LAPTOP-3QCCTCO7/Desktop/ProyectoRelojAnalogico/RelojDigital.vhd" 13 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Erick .LAPTOP-3QCCTCO7/Desktop/ProyectoRelojAnalogico/" { { 0 { 0 ""} 0 163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1543444720803 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk3  " "Automatically promoted node clk3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1543444720803 ""}  } { { "RelojDigital.vhd" "" { Text "C:/Users/Erick .LAPTOP-3QCCTCO7/Desktop/ProyectoRelojAnalogico/RelojDigital.vhd" 13 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Erick .LAPTOP-3QCCTCO7/Desktop/ProyectoRelojAnalogico/" { { 0 { 0 ""} 0 164 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1543444720803 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk5  " "Automatically promoted node clk5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1543444720804 ""}  } { { "RelojDigital.vhd" "" { Text "C:/Users/Erick .LAPTOP-3QCCTCO7/Desktop/ProyectoRelojAnalogico/RelojDigital.vhd" 13 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Erick .LAPTOP-3QCCTCO7/Desktop/ProyectoRelojAnalogico/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1543444720804 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1543444721650 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1543444721651 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1543444721652 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1543444721653 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1543444721656 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1543444721658 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1543444721658 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1543444721659 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1543444721693 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1543444721694 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1543444721694 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543444721794 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1543444721806 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1543444725960 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543444726115 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1543444726166 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1543444729586 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543444729586 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1543444730723 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X56_Y44 X66_Y54 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X56_Y44 to location X66_Y54" {  } { { "loc" "" { Generic "C:/Users/Erick .LAPTOP-3QCCTCO7/Desktop/ProyectoRelojAnalogico/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X56_Y44 to location X66_Y54"} { { 12 { 0 ""} 56 44 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1543444733578 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1543444733578 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1543444735389 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1543444735389 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543444735394 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.61 " "Total time spent on timing analysis during the Fitter is 0.61 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1543444735756 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1543444735771 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1543444736720 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1543444736720 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1543444738479 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543444741210 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "5 MAX 10 " "5 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "reset 3.3-V LVTTL C11 " "Pin reset uses I/O standard 3.3-V LVTTL at C11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { reset } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "reset" } } } } { "RelojDigital.vhd" "" { Text "C:/Users/Erick .LAPTOP-3QCCTCO7/Desktop/ProyectoRelojAnalogico/RelojDigital.vhd" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Erick .LAPTOP-3QCCTCO7/Desktop/ProyectoRelojAnalogico/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1543444741692 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk_50Mhz 3.3-V LVTTL P11 " "Pin clk_50Mhz uses I/O standard 3.3-V LVTTL at P11" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { clk_50Mhz } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk_50Mhz" } } } } { "RelojDigital.vhd" "" { Text "C:/Users/Erick .LAPTOP-3QCCTCO7/Desktop/ProyectoRelojAnalogico/RelojDigital.vhd" 5 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Erick .LAPTOP-3QCCTCO7/Desktop/ProyectoRelojAnalogico/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1543444741692 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ajuste_mm 3.3-V LVTTL A7 " "Pin ajuste_mm uses I/O standard 3.3-V LVTTL at A7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ajuste_mm } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ajuste_mm" } } } } { "RelojDigital.vhd" "" { Text "C:/Users/Erick .LAPTOP-3QCCTCO7/Desktop/ProyectoRelojAnalogico/RelojDigital.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Erick .LAPTOP-3QCCTCO7/Desktop/ProyectoRelojAnalogico/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1543444741692 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ajuste_hh 3.3-V LVTTL B8 " "Pin ajuste_hh uses I/O standard 3.3-V LVTTL at B8" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ajuste_hh } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ajuste_hh" } } } } { "RelojDigital.vhd" "" { Text "C:/Users/Erick .LAPTOP-3QCCTCO7/Desktop/ProyectoRelojAnalogico/RelojDigital.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Erick .LAPTOP-3QCCTCO7/Desktop/ProyectoRelojAnalogico/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1543444741692 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ajuste 3.3-V LVTTL C10 " "Pin ajuste uses I/O standard 3.3-V LVTTL at C10" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ajuste } } } { "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/18.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ajuste" } } } } { "RelojDigital.vhd" "" { Text "C:/Users/Erick .LAPTOP-3QCCTCO7/Desktop/ProyectoRelojAnalogico/RelojDigital.vhd" 6 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Erick .LAPTOP-3QCCTCO7/Desktop/ProyectoRelojAnalogico/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1543444741692 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1543444741692 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Erick .LAPTOP-3QCCTCO7/Desktop/ProyectoRelojAnalogico/output_files/RelojDigital.fit.smsg " "Generated suppressed messages file C:/Users/Erick .LAPTOP-3QCCTCO7/Desktop/ProyectoRelojAnalogico/output_files/RelojDigital.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1543444741810 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5339 " "Peak virtual memory: 5339 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543444743254 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 28 16:39:03 2018 " "Processing ended: Wed Nov 28 16:39:03 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543444743254 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543444743254 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543444743254 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1543444743254 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1543444745889 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543444745908 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 28 16:39:05 2018 " "Processing started: Wed Nov 28 16:39:05 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543444745908 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1543444745908 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off RelojDigital -c RelojDigital " "Command: quartus_asm --read_settings_files=off --write_settings_files=off RelojDigital -c RelojDigital" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1543444745908 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1543444747126 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1543444752161 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1543444752482 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4689 " "Peak virtual memory: 4689 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543444754641 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 28 16:39:14 2018 " "Processing ended: Wed Nov 28 16:39:14 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543444754641 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543444754641 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543444754641 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1543444754641 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1543444755542 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1543444758086 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543444758101 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 28 16:39:16 2018 " "Processing started: Wed Nov 28 16:39:16 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543444758101 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1543444758101 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta RelojDigital -c RelojDigital " "Command: quartus_sta RelojDigital -c RelojDigital" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1543444758101 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1543444758609 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1543444759468 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1543444759468 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543444759560 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543444759560 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "The Timing Analyzer is analyzing 2 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1543444760154 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "RelojDigital.sdc " "Synopsys Design Constraints File file not found: 'RelojDigital.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1543444760229 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1543444760230 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_50Mhz clk_50Mhz " "create_clock -period 1.000 -name clk_50Mhz clk_50Mhz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1543444760232 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk0 clk0 " "create_clock -period 1.000 -name clk0 clk0" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1543444760232 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk1 clk1 " "create_clock -period 1.000 -name clk1 clk1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1543444760232 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_a1 clk_a1 " "create_clock -period 1.000 -name clk_a1 clk_a1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1543444760232 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name reset reset " "create_clock -period 1.000 -name reset reset" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1543444760232 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk3 clk3 " "create_clock -period 1.000 -name clk3 clk3" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1543444760232 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_a2 clk_a2 " "create_clock -period 1.000 -name clk_a2 clk_a2" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1543444760232 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk5 clk5 " "create_clock -period 1.000 -name clk5 clk5" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1543444760232 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1543444760232 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1543444760237 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1543444760242 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1543444760244 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1543444760281 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1543444760303 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1543444760308 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.004 " "Worst-case setup slack is -3.004" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444760322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444760322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.004             -74.541 clk_50Mhz  " "   -3.004             -74.541 clk_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444760322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.631              -5.158 reset  " "   -2.631              -5.158 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444760322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.961              -2.251 clk3  " "   -1.961              -2.251 clk3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444760322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.901              -2.186 clk1  " "   -1.901              -2.186 clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444760322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.892              -3.347 clk0  " "   -1.892              -3.347 clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444760322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.660              -2.316 clk_a2  " "   -1.660              -2.316 clk_a2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444760322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.563              -2.100 clk_a1  " "   -1.563              -2.100 clk_a1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444760322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.115               0.000 clk5  " "    0.115               0.000 clk5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444760322 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543444760322 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.347 " "Worst-case hold slack is 0.347" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444760344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444760344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.347               0.000 clk0  " "    0.347               0.000 clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444760344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.347               0.000 clk1  " "    0.347               0.000 clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444760344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.347               0.000 clk_a1  " "    0.347               0.000 clk_a1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444760344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.348               0.000 clk3  " "    0.348               0.000 clk3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444760344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.348               0.000 clk5  " "    0.348               0.000 clk5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444760344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.348               0.000 clk_a2  " "    0.348               0.000 clk_a2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444760344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.419               0.000 clk_50Mhz  " "    0.419               0.000 clk_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444760344 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.914               0.000 reset  " "    1.914               0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444760344 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543444760344 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.617 " "Worst-case recovery slack is -2.617" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444760361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444760361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.617              -5.234 clk5  " "   -2.617              -5.234 clk5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444760361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.487              -9.948 clk_a2  " "   -2.487              -9.948 clk_a2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444760361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.094              -6.282 clk3  " "   -2.094              -6.282 clk3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444760361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.034              -6.102 clk1  " "   -2.034              -6.102 clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444760361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.025              -8.100 clk0  " "   -2.025              -8.100 clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444760361 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.696              -6.784 clk_a1  " "   -1.696              -6.784 clk_a1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444760361 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543444760361 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.389 " "Worst-case removal slack is 1.389" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444760433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444760433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.389               0.000 clk_a1  " "    1.389               0.000 clk_a1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444760433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.408               0.000 clk_a2  " "    1.408               0.000 clk_a2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444760433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.580               0.000 clk5  " "    1.580               0.000 clk5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444760433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.887               0.000 clk0  " "    1.887               0.000 clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444760433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.901               0.000 clk1  " "    1.901               0.000 clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444760433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.982               0.000 clk3  " "    1.982               0.000 clk3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444760433 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543444760433 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444760447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444760447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -40.881 clk_50Mhz  " "   -3.000             -40.881 clk_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444760447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 reset  " "   -3.000              -3.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444760447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -8.418 clk0  " "   -1.403              -8.418 clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444760447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -7.015 clk_a1  " "   -1.403              -7.015 clk_a1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444760447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -7.015 clk_a2  " "   -1.403              -7.015 clk_a2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444760447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -5.612 clk1  " "   -1.403              -5.612 clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444760447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -5.612 clk3  " "   -1.403              -5.612 clk3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444760447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -2.806 clk5  " "   -1.403              -2.806 clk5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444760447 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543444760447 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1543444760480 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1543444760534 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1543444762447 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1543444762684 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1543444762743 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.746 " "Worst-case setup slack is -2.746" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444762755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444762755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.746             -67.590 clk_50Mhz  " "   -2.746             -67.590 clk_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444762755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.332              -4.454 reset  " "   -2.332              -4.454 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444762755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.743              -1.836 clk3  " "   -1.743              -1.836 clk3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444762755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.693              -1.776 clk1  " "   -1.693              -1.776 clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444762755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.680              -2.881 clk0  " "   -1.680              -2.881 clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444762755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.482              -1.819 clk_a2  " "   -1.482              -1.819 clk_a2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444762755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.394              -1.625 clk_a1  " "   -1.394              -1.625 clk_a1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444762755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 clk5  " "    0.187               0.000 clk5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444762755 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543444762755 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.311 " "Worst-case hold slack is 0.311" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444762771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444762771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 clk3  " "    0.311               0.000 clk3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444762771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 clk_a1  " "    0.311               0.000 clk_a1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444762771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 clk0  " "    0.312               0.000 clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444762771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 clk1  " "    0.312               0.000 clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444762771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 clk5  " "    0.312               0.000 clk5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444762771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 clk_a2  " "    0.312               0.000 clk_a2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444762771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.387               0.000 clk_50Mhz  " "    0.387               0.000 clk_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444762771 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.750               0.000 reset  " "    1.750               0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444762771 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543444762771 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.346 " "Worst-case recovery slack is -2.346" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444762786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444762786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.346              -4.692 clk5  " "   -2.346              -4.692 clk5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444762786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.198              -8.792 clk_a2  " "   -2.198              -8.792 clk_a2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444762786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.846              -5.538 clk3  " "   -1.846              -5.538 clk3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444762786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.796              -5.388 clk1  " "   -1.796              -5.388 clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444762786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.783              -7.132 clk0  " "   -1.783              -7.132 clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444762786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.497              -5.988 clk_a1  " "   -1.497              -5.988 clk_a1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444762786 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543444762786 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.353 " "Worst-case removal slack is 1.353" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444762802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444762802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.353               0.000 clk_a2  " "    1.353               0.000 clk_a2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444762802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.381               0.000 clk_a1  " "    1.381               0.000 clk_a1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444762802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.505               0.000 clk5  " "    1.505               0.000 clk5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444762802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.871               0.000 clk1  " "    1.871               0.000 clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444762802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.875               0.000 clk0  " "    1.875               0.000 clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444762802 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.956               0.000 clk3  " "    1.956               0.000 clk3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444762802 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543444762802 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444762839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444762839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -40.881 clk_50Mhz  " "   -3.000             -40.881 clk_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444762839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 reset  " "   -3.000              -3.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444762839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -8.418 clk0  " "   -1.403              -8.418 clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444762839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -7.015 clk_a1  " "   -1.403              -7.015 clk_a1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444762839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -7.015 clk_a2  " "   -1.403              -7.015 clk_a2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444762839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -5.612 clk1  " "   -1.403              -5.612 clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444762839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -5.612 clk3  " "   -1.403              -5.612 clk3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444762839 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.403              -2.806 clk5  " "   -1.403              -2.806 clk5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444762839 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543444762839 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1543444762868 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1543444763345 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1543444763349 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.928 " "Worst-case setup slack is -0.928" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444763397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444763397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.928              -0.928 clk3  " "   -0.928              -0.928 clk3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444763397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.868              -0.868 clk1  " "   -0.868              -0.868 clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444763397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.850              -0.850 clk0  " "   -0.850              -0.850 clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444763397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.766              -0.766 clk_a2  " "   -0.766              -0.766 clk_a2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444763397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.761             -17.258 clk_50Mhz  " "   -0.761             -17.258 clk_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444763397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.715              -0.715 clk_a1  " "   -0.715              -0.715 clk_a1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444763397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.711              -1.284 reset  " "   -0.711              -1.284 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444763397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.620               0.000 clk5  " "    0.620               0.000 clk5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444763397 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543444763397 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.151 " "Worst-case hold slack is 0.151" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444763419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444763419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.151               0.000 clk0  " "    0.151               0.000 clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444763419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.151               0.000 clk3  " "    0.151               0.000 clk3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444763419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 clk1  " "    0.152               0.000 clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444763419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 clk5  " "    0.152               0.000 clk5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444763419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 clk_a1  " "    0.152               0.000 clk_a1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444763419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.152               0.000 clk_a2  " "    0.152               0.000 clk_a2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444763419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.165               0.000 clk_50Mhz  " "    0.165               0.000 clk_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444763419 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.858               0.000 reset  " "    0.858               0.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444763419 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543444763419 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.017 " "Worst-case recovery slack is -1.017" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444763439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444763439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.017              -3.051 clk3  " "   -1.017              -3.051 clk3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444763439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.957              -2.871 clk1  " "   -0.957              -2.871 clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444763439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.939              -3.756 clk0  " "   -0.939              -3.756 clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444763439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.804              -3.216 clk_a1  " "   -0.804              -3.216 clk_a1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444763439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.769              -1.538 clk5  " "   -0.769              -1.538 clk5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444763439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.655              -2.620 clk_a2  " "   -0.655              -2.620 clk_a2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444763439 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543444763439 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.329 " "Worst-case removal slack is 0.329" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444763455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444763455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.329               0.000 clk_a2  " "    0.329               0.000 clk_a2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444763455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.351               0.000 clk_a1  " "    0.351               0.000 clk_a1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444763455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.456               0.000 clk0  " "    0.456               0.000 clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444763455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.470               0.000 clk5  " "    0.470               0.000 clk5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444763455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.507               0.000 clk1  " "    0.507               0.000 clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444763455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.553               0.000 clk3  " "    0.553               0.000 clk3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444763455 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543444763455 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444763492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444763492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -34.580 clk_50Mhz  " "   -3.000             -34.580 clk_50Mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444763492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 reset  " "   -3.000              -3.000 reset " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444763492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -6.000 clk0  " "   -1.000              -6.000 clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444763492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -5.000 clk_a1  " "   -1.000              -5.000 clk_a1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444763492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -5.000 clk_a2  " "   -1.000              -5.000 clk_a2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444763492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 clk1  " "   -1.000              -4.000 clk1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444763492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 clk3  " "   -1.000              -4.000 clk3 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444763492 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 clk5  " "   -1.000              -2.000 clk5 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543444763492 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543444763492 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1543444765902 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1543444765904 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4796 " "Peak virtual memory: 4796 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543444766152 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 28 16:39:26 2018 " "Processing ended: Wed Nov 28 16:39:26 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543444766152 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543444766152 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543444766152 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1543444766152 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 27 s " "Quartus Prime Full Compilation was successful. 0 errors, 27 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1543444767170 ""}
