
*** Running vivado
    with args -log sub_BD_microblaze_0_xlconcat_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source sub_BD_microblaze_0_xlconcat_0.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source sub_BD_microblaze_0_xlconcat_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 339.617 ; gain = 81.223
INFO: [Synth 8-638] synthesizing module 'sub_BD_microblaze_0_xlconcat_0' [e:/Xilinx/XD58_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_microblaze_0_xlconcat_0/synth/sub_BD_microblaze_0_xlconcat_0.v:58]
INFO: [Synth 8-638] synthesizing module 'xlconcat_v2_1_1_xlconcat' [e:/Xilinx/XD58_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ipshared/73b7/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-256] done synthesizing module 'xlconcat_v2_1_1_xlconcat' (1#1) [e:/Xilinx/XD58_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ipshared/73b7/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-256] done synthesizing module 'sub_BD_microblaze_0_xlconcat_0' (2#1) [e:/Xilinx/XD58_Project/XD58_Artix_100T_project_microblaze/Project.srcs/sources_1/bd/sub_BD/ip/sub_BD_microblaze_0_xlconcat_0/synth/sub_BD_microblaze_0_xlconcat_0.v:58]
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 380.695 ; gain = 122.301
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 380.695 ; gain = 122.301
INFO: [Device 21-403] Loading part xc7a100tfgg484-2L
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 586.469 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 586.469 ; gain = 328.074
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 586.469 ; gain = 328.074
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 586.469 ; gain = 328.074
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 586.469 ; gain = 328.074
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 586.469 ; gain = 328.074
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 625.059 ; gain = 366.664
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 625.059 ; gain = 366.664
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 634.199 ; gain = 375.805
Finished IO Insertion : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 634.199 ; gain = 375.805
Finished Renaming Generated Instances : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 634.199 ; gain = 375.805
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 634.199 ; gain = 375.805
Finished Renaming Generated Ports : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 634.199 ; gain = 375.805
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 634.199 ; gain = 375.805
Finished Renaming Generated Nets : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 634.199 ; gain = 375.805

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 634.199 ; gain = 375.805
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 647.727 ; gain = 390.957
