<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: AFEPHY_CDRRXWRAP_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_AFEPHY_CDRRXWRAP_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_AFEPHY_CDRRXWRAP_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r')">AFEPHY_CDRRXWRAP_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 24.18</td>
<td class="s5 cl rt"><a href="mod940.html#Line" > 53.85</a></td>
<td class="s0 cl rt"><a href="mod940.html#Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod940.html#Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod940.html#Branch" > 42.86</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/design/ip/USB//phy_behav/cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r.sv')">/nfs_project/gemini/DV/nadeem/dv/night_reg/gemini/design/ip/USB//phy_behav/cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r.sv</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod940.html#inst_tag_78929"  onclick="showContent('inst_tag_78929')">config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_afephy_cdrrxwrap</a></td>
<td class="s2 cl rt"> 24.18</td>
<td class="s5 cl rt"><a href="mod940.html#Line" > 53.85</a></td>
<td class="s0 cl rt"><a href="mod940.html#Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod940.html#Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod940.html#Branch" > 42.86</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='tag_AFEPHY_CDRRXWRAP_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r'>
<hr>
<a name="inst_tag_78929"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy3.html#tag_urg_inst_78929" >config_ss_tb.DUT.config_ss.usb_ctl_phy.U_CDNSUSBHS_USBHS_RAM.U_CDNSUSBHS_USBHS_PHY.U_CDNSUSBHS_CORE_UTMI_PHY.U_CDN_SD1000_T16FFC_01_VC176_2XA1XD3XE2Y2R.c_udc_dvdd_sw_top.c_udc_top.c_udc_cntrl.c_afephy_cdrrxwrap</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 24.18</td>
<td class="s5 cl rt"><a href="mod940.html#Line" > 53.85</a></td>
<td class="s0 cl rt"><a href="mod940.html#Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod940.html#Toggle" >  0.00</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod940.html#Branch" > 42.86</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 29.40</td>
<td class="s5 cl rt"> 53.85</td>
<td class="s2 cl rt"> 20.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 43.75</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s2 cl rt"> 22.70</td>
<td class="s3 cl rt"> 38.62</td>
<td class="s4 cl rt"> 42.51</td>
<td class="s0 cl rt">  0.21</td>
<td class="s0 cl rt">  0.00</td>
<td class="s3 cl rt"> 32.15</td>
<td class="wht cl rt"></td>
<td><a href="mod679.html#inst_tag_67755" >c_udc_cntrl</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1351_1.html#inst_tag_169772" id="tag_urg_inst_169772">c_scan_rstrx</a></td>
<td class="s3 cl rt"> 33.33</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<hr>
Since this is the module's only instance, the coverage report is the same as for the module.</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_AFEPHY_CDRRXWRAP_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod940.html" >AFEPHY_CDRRXWRAP_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s5"><td class="lf">TOTAL</td><td></td><td>52</td><td>28</td><td>53.85</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>85</td><td>7</td><td>4</td><td>57.14</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>100</td><td>15</td><td>8</td><td>53.33</td></tr>
<tr class="s6"><td class="lf">ALWAYS</td><td>125</td><td>5</td><td>3</td><td>60.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>138</td><td>11</td><td>6</td><td>54.55</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>157</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>173</td><td>8</td><td>4</td><td>50.00</td></tr>
</table>
<pre class="code"><br clear=all>
84                          begin
85         1/1              if (rst480 == 1'b0)
86                            begin
87         1/1                data_valid_sync0 &lt;= 1'b0;
88         1/1                data_valid_sync1 &lt;= 1'b0;
89         1/1                data_valid_sync2 &lt;= 1'b0;
90                            end
91                          else
92                            begin
93         <font color = "red">0/1     ==>        data_valid_sync0 &lt;= afe_hsrx_rec_data_valid;</font>
94         <font color = "red">0/1     ==>        data_valid_sync1 &lt;= data_valid_sync0;</font>
95         <font color = "red">0/1     ==>        data_valid_sync2 &lt;= data_valid_sync1;</font>
96                            end  
97                          end
98                        always @(posedge clk480 or negedge rst480)
99                          begin
100        1/1              if (rst480 == 1'b0)
101                           begin
102        1/1                data_valid_sync_1d &lt;= 1'b0;
103        1/1                data_valid_sync_2d &lt;= 1'b0;
104        1/1                data_valid_sync_3d &lt;= 1'b0;
105        1/1                data_valid_sync_4d &lt;= 1'b0;
106        1/1                data_valid_sync_5d &lt;= 1'b0;
107        1/1                data_valid_sync_6d &lt;= 1'b0;
108        1/1                data_valid_sync_7d &lt;= 1'b0;
109                           end
110                         else
111                         begin
112        <font color = "red">0/1     ==>        data_valid_sync_1d &lt;= data_valid_sync2;</font>
113        <font color = "red">0/1     ==>        data_valid_sync_2d &lt;= data_valid_sync_1d;</font>
114        <font color = "red">0/1     ==>        data_valid_sync_3d &lt;= data_valid_sync_2d;</font>
115        <font color = "red">0/1     ==>        data_valid_sync_4d &lt;= data_valid_sync_3d;</font>
116        <font color = "red">0/1     ==>        data_valid_sync_5d &lt;= data_valid_sync_4d;</font>
117        <font color = "red">0/1     ==>        data_valid_sync_6d &lt;= data_valid_sync_5d;</font>
118        <font color = "red">0/1     ==>        data_valid_sync_7d &lt;= data_valid_sync_6d;</font>
119                           end
120                         end
121                       assign eop_rst = data_valid_sync_7d &amp; ~data_valid_sync_6d; 
122                       assign rec_valid = afe_hsrx_rec_data_valid | rec_valid_reg_3d; 
123                       always @(posedge rxclk or negedge rstrx)
124                         begin
125        1/1              if (rstrx == 1'b0)
126                           begin
127        1/1                rx_data_hs_int[2:0]  &lt;= 3'b000;
128        1/1                rx_valid_hs_int[2:0] &lt;= 3'b000;
129                           end
130                         else
131                           begin
132        <font color = "red">0/1     ==>        rx_data_hs_int[2:0]  &lt;= {afe_hsrx_rec_data,rx_data_hs_int[2:1]};</font>
133        <font color = "red">0/1     ==>        rx_valid_hs_int[2:0] &lt;= {rec_valid,rx_valid_hs_int[2:1]};</font>
134                           end  
135                         end
136                       always @(posedge rxclk or negedge rstrx)
137                         begin
138        1/1              if (rstrx == 1'b0)
139                         begin
140        1/1                rx_clk240_int &lt;= 1'b0;
141        1/1                rec_valid_reg &lt;= 1'b0;
142        1/1                rec_valid_reg_d &lt;= 1'b0;
143        1/1                rec_valid_reg_2d &lt;= 1'b0;
144        1/1                rec_valid_reg_3d &lt;= 1'b0;
145                         end
146                         else
147                         begin 
148        <font color = "red">0/1     ==>        rx_clk240_int &lt;= ~rx_clk240_int;</font>
149        <font color = "red">0/1     ==>        rec_valid_reg &lt;= afe_hsrx_rec_data_valid;</font>
150        <font color = "red">0/1     ==>        rec_valid_reg_d &lt;= rec_valid_reg;</font>
151        <font color = "red">0/1     ==>        rec_valid_reg_2d &lt;= rec_valid_reg_d;</font>
152        <font color = "red">0/1     ==>        rec_valid_reg_3d &lt;= rec_valid_reg_2d;</font>
153                         end
154                         end
155                       always @(posedge rxclk or negedge rstrx)
156                         begin
157        1/1              if (rstrx == 1'b0)
158                           begin
159        1/1                rx_clk240 &lt;= 1'b0;
160        1/1                rx_clk120 &lt;= 1'b0;
161                           end
162                         else 
163                           begin
164        <font color = "red">0/1     ==>        rx_clk240 &lt;= rx_clk240_int;</font>
165        <font color = "red">0/1     ==>        if (rx_clk240 == 1'b1)</font>
166                             begin
167        <font color = "red">0/1     ==>          rx_clk120 &lt;= ~rx_clk120;</font>
168                             end
                   <font color = "red">==>  MISSING_ELSE</font>
169                           end  
170                         end
171                       always @(posedge rxclk or negedge rstrx)
172                         begin
173        1/1              if (rstrx == 1'b0)
174                           begin
175        1/1                rx_data_hs  &lt;= 4'b0000; 
176        1/1                rx_valid_hs &lt;= 1'b0;
177        1/1                rx_error_hs &lt;= 1'b0;
178                           end
179        <font color = "red">0/1     ==>      else if (rx_clk120 == 1'b1 &amp;&amp; rx_clk240 == 1'b1)</font>
180                           begin
181        <font color = "red">0/1     ==>        rx_data_hs  &lt;= {afe_hsrx_rec_data,rx_data_hs_int};</font>
182        <font color = "red">0/1     ==>        rx_valid_hs &lt;= &amp;{rec_valid,rx_valid_hs_int};</font>
183        <font color = "red">0/1     ==>        rx_error_hs &lt;= afe_hsrx_rec_decision_error;</font>
184                           end  
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod940.html" >AFEPHY_CDRRXWRAP_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s0"><td class="lf">Conditions</td><td>3</td><td>0</td><td>0.00</td></tr>
<tr class="s0"><td class="lf">Logical</td><td>3</td><td>0</td><td>0.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       179
 EXPRESSION ((rx_clk120 == 1'b1) &amp;&amp; (rx_clk240 == 1'b1))
             ---------1---------    ---------2---------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod940.html" >AFEPHY_CDRRXWRAP_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">11</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">28</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">14</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">14</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">11</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">28</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">14</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">14</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>rst480</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>clk480</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>afe_hsrx_rec_clk</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>afe_hsrx_rec_data</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>afe_hsrx_rec_data_valid</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>afe_hsrx_rec_decision_error</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rx_clk120</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_data_hs[3:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_valid_hs</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>rx_error_hs</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>testmode</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod940.html" >AFEPHY_CDRRXWRAP_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">14</td>
<td class="rt">6</td>
<td class="rt">42.86 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">85</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">100</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">125</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">138</td>
<td class="rt">2</td>
<td class="rt">1</td>
<td class="rt">50.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">157</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">173</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
85             if (rst480 == 1'b0)
               <font color = "red">-1-</font>  
86               begin
87               data_valid_sync0 <= 1'b0;
           <font color = "green">      ==></font>
88               data_valid_sync1 <= 1'b0;
89               data_valid_sync2 <= 1'b0;
90               end
91             else
92               begin
93               data_valid_sync0 <= afe_hsrx_rec_data_valid;
           <font color = "red">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
100            if (rst480 == 1'b0)
               <font color = "red">-1-</font>  
101              begin
102              data_valid_sync_1d <= 1'b0;
           <font color = "green">      ==></font>
103              data_valid_sync_2d <= 1'b0;
104              data_valid_sync_3d <= 1'b0;
105              data_valid_sync_4d <= 1'b0;
106              data_valid_sync_5d <= 1'b0;
107              data_valid_sync_6d <= 1'b0;
108              data_valid_sync_7d <= 1'b0;
109              end
110            else
111            begin
112              data_valid_sync_1d <= data_valid_sync2;
           <font color = "red">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
125            if (rstrx == 1'b0)
               <font color = "red">-1-</font>  
126              begin
127              rx_data_hs_int[2:0]  <= 3'b000;
           <font color = "green">      ==></font>
128              rx_valid_hs_int[2:0] <= 3'b000;
129              end
130            else
131              begin
132              rx_data_hs_int[2:0]  <= {afe_hsrx_rec_data,rx_data_hs_int[2:1]};
           <font color = "red">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
138            if (rstrx == 1'b0)
               <font color = "red">-1-</font>  
139            begin
140              rx_clk240_int <= 1'b0;
           <font color = "green">      ==></font>
141              rec_valid_reg <= 1'b0;
142              rec_valid_reg_d <= 1'b0;
143              rec_valid_reg_2d <= 1'b0;
144              rec_valid_reg_3d <= 1'b0;
145            end
146            else
147            begin 
148              rx_clk240_int <= ~rx_clk240_int;
           <font color = "red">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
157            if (rstrx == 1'b0)
               <font color = "red">-1-</font>  
158              begin
159              rx_clk240 <= 1'b0;
           <font color = "green">      ==></font>
160              rx_clk120 <= 1'b0;
161              end
162            else 
163              begin
164              rx_clk240 <= rx_clk240_int;
165              if (rx_clk240 == 1'b1)
                 <font color = "red">-2-</font>  
166                begin
167                rx_clk120 <= ~rx_clk120;
           <font color = "red">        ==></font>
168                end
                   MISSING_ELSE
           <font color = "red">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
173            if (rstrx == 1'b0)
               <font color = "red">-1-</font>  
174              begin
175              rx_data_hs  <= 4'b0000; 
           <font color = "green">      ==></font>
176              rx_valid_hs <= 1'b0;
177              rx_error_hs <= 1'b0;
178              end
179            else if (rx_clk120 == 1'b1 && rx_clk240 == 1'b1)
                    <font color = "red">-2-</font>  
180              begin
181              rx_data_hs  <= {afe_hsrx_rec_data,rx_data_hs_int};
           <font color = "red">      ==></font>
182              rx_valid_hs <= &{rec_valid,rx_valid_hs_int};
183              rx_error_hs <= afe_hsrx_rec_decision_error;
184              end  
                 MISSING_ELSE
           <font color = "red">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_78929">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_AFEPHY_CDRRXWRAP_cdn_sd1000_t16ffc_01_vc176_2xa1xd3xe2y2r">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
