
---------- Begin Simulation Statistics ----------
simSeconds                                   0.003220                       # Number of seconds simulated (Second)
simTicks                                   3220139500                       # Number of ticks simulated (Tick)
finalTick                                412802985500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                      5.80                       # Real time elapsed on the host (Second)
hostTickRate                                555004128                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     777412                       # Number of bytes of host memory used (Byte)
simInsts                                      3719810                       # Number of instructions simulated (Count)
simOps                                        3730108                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   641104                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     642878                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                          6440279                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               1.731346                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.577585                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.branchPred.lookups_0::NoBranch            7      0.00%      0.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return        180375     31.01%     31.01% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect       188827     32.46%     63.47% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect            0      0.00%     63.47% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond       166440     28.61%     92.08% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond        42818      7.36%     99.44% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     99.44% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond         3267      0.56%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total         581734                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch            3      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return        14550     21.09%     21.09% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect        23001     33.34%     54.43% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect            0      0.00%     54.43% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond        23920     34.67%     89.10% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond         7388     10.71%     99.80% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     99.80% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond          136      0.20%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total         68998                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch            4      0.00%      0.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return         9535      9.23%      9.23% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect        48124     46.59%     55.82% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect            0      0.00%     55.82% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond        31199     30.20%     86.03% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond        12849     12.44%     98.46% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     98.46% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond         1586      1.54%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total       103297                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch            4      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return       165825     32.34%     32.34% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect       165826     32.34%     64.68% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect            0      0.00%     64.68% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond       142520     27.80%     92.48% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond        35430      6.91%     99.39% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     99.39% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond         3131      0.61%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total       512736                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch            4      0.00%      0.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return         9535      9.23%      9.23% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect        48124     46.59%     55.82% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect            0      0.00%     55.82% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond        31199     30.20%     86.03% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond        12849     12.44%     98.46% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     98.46% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond         1586      1.54%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total       103297                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget        92989     15.98%     15.98% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB       305532     52.52%     68.51% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS       180375     31.01%     99.51% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect         2838      0.49%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total       581734                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch        12008     52.53%     52.53% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return        10840     47.42%     99.96% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect           10      0.04%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total        22858                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted            166447                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken        82243                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect            103297                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss           4135                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted        92914                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted         10383                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups               581734                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                82075                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                  370877                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.637537                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted            4369                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups            3267                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               2838                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              429                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch            7      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return       180375     31.01%     31.01% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect       188827     32.46%     63.47% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect            0      0.00%     63.47% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond       166440     28.61%     92.08% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond        42818      7.36%     99.44% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     99.44% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond         3267      0.56%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total       581734                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch            7      0.00%      0.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return       178845     84.82%     84.82% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect         4569      2.17%     86.99% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect            0      0.00%     86.99% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond        22946     10.88%     97.87% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond         1223      0.58%     98.45% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     98.45% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond         3267      1.55%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total        210857                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect        48124     58.63%     58.63% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%     58.63% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond        22066     26.89%     85.52% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond        11885     14.48%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total        82075                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect        48124     58.63%     58.63% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%     58.63% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond        22066     26.89%     85.52% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond        11885     14.48%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total        82075                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 412802985500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups         3267                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits         2838                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses          429                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords         1300                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords         4853                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes               203377                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                 203376                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes              37551                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                 165825                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct              156290                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect              9535                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commitStats0.numInsts              3719810                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps                3730108                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP              0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP                0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  1.731346                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.577585                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs                  0                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts                  0                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts                 0                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts                0                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts               0                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass            4      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu      1981972     53.13%     53.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult         5599      0.15%     53.28% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv            0      0.00%     53.28% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd            0      0.00%     53.28% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     53.28% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt          624      0.02%     53.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     53.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     53.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     53.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     53.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     53.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd         1952      0.05%     53.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     53.35% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu          297      0.01%     53.36% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp          297      0.01%     53.37% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStrcmp         1655      0.04%     53.41% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt            0      0.00%     53.41% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc         9298      0.25%     53.66% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     53.66% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc         1400      0.04%     53.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     53.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            0      0.00%     53.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     53.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     53.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     53.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     53.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     53.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     53.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     53.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     53.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     53.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     53.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     53.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     53.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     53.70% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd         1200      0.03%     53.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     53.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     53.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     53.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     53.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     53.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     53.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     53.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     53.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     53.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     53.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     53.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     53.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     53.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     53.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     53.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     53.73% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead      1018331     27.30%     81.03% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite       679271     18.21%     99.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead         1248      0.03%     99.28% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite          624      0.02%     99.29% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%     99.29% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%     99.29% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad         8405      0.23%     99.52% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore         3695      0.10%     99.62% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%     99.62% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%     99.62% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%     99.62% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%     99.62% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftLoad            0      0.00%     99.62% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftStore         4560      0.12%     99.74% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCastLoad         1400      0.04%     99.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftSegmentedLoad            0      0.00%     99.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftSegmentedStore            0      0.00%     99.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%     99.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%     99.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%     99.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%     99.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%     99.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%     99.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%     99.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%     99.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%     99.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig         8276      0.22%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total      3730108                       # Class of committed instruction. (Count)
system.cpu.dcache.demandHits::cpu.data        1572041                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           1572041                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       1572041                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          1572041                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data         7952                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total            7952                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data         7952                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total           7952                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data    348912000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total    348912000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data    348912000                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total    348912000                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data      1579993                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       1579993                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      1579993                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      1579993                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.005033                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.005033                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.005033                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.005033                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 43877.263581                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 43877.263581                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 43877.263581                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 43877.263581                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks         4638                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total              4638                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data          682                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total           682                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data          682                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total          682                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data         7270                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total         7270                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data         7270                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total         7270                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data    302126000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total    302126000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data    302126000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total    302126000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.004601                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.004601                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.004601                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.004601                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 41557.909216                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 41557.909216                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 41557.909216                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 41557.909216                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                   7270                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data       887973                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total          887973                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data         5948                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total          5948                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data    230135000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total    230135000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data       893921                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total       893921                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.006654                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.006654                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 38691.156691                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 38691.156691                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data           18                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total           18                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data         5930                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total         5930                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data    224007500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total    224007500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.006634                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.006634                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 37775.295110                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 37775.295110                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data       684068                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total         684068                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data         2004                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total         2004                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data    118777000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total    118777000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data       686072                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total       686072                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.002921                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.002921                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 59269.960080                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 59269.960080                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data          664                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total          664                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data         1340                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total         1340                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data     78118500                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total     78118500                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.001953                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.001953                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 58297.388060                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 58297.388060                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 412802985500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                  512                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs              5326493                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs               7270                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             732.667538                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data          512                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           47                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          225                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          209                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3           31                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses            3167256                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses           3167256                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 412802985500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 412802985500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 412802985500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.executeStats0.numInsts                   0                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches                0                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts               0                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts              0                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate                   0                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numFpRegWrites             0                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numMemRefs                 0                       # Number of memory refs (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps       103807                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch2.intInstructions             2264840                       # Number of integer instructions successfully decoded (Count)
system.cpu.fetch2.fpInstructions                  624                       # Number of floating point instructions successfully decoded (Count)
system.cpu.fetch2.vecInstructions               25831                       # Number of SIMD instructions successfully decoded (Count)
system.cpu.fetch2.loadInstructions            1183231                       # Number of memory load instructions successfully decoded (Count)
system.cpu.fetch2.storeInstructions            819884                       # Number of memory store instructions successfully decoded (Count)
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded (Count)
system.cpu.fetchStats0.numInsts                     0                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate                    0                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.branchRate                   0                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst        1425167                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           1425167                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       1425167                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          1425167                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst        27134                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total           27134                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst        27134                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total          27134                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    367921000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    367921000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    367921000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    367921000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      1452301                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       1452301                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      1452301                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      1452301                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.018683                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.018683                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.018683                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.018683                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 13559.408860                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 13559.408860                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 13559.408860                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 13559.408860                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks        27134                       # number of writebacks (Count)
system.cpu.icache.writebacks::total             27134                       # number of writebacks (Count)
system.cpu.icache.demandMshrMisses::cpu.inst        27134                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total        27134                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst        27134                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total        27134                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    340786000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    340786000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    340786000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    340786000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.018683                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.018683                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.018683                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.018683                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 12559.372006                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 12559.372006                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 12559.372006                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 12559.372006                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                  27134                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      1425167                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         1425167                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst        27134                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total         27134                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    367921000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    367921000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      1452301                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      1452301                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.018683                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.018683                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 13559.408860                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 13559.408860                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrMisses::cpu.inst        27134                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total        27134                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    340786000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    340786000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.018683                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.018683                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 12559.372006                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 12559.372006                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 412802985500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           511.959125                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             28849811                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs              27134                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            1063.234724                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   511.959125                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.999920                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.999920                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           18                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1           33                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2           39                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3          360                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4           62                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses            2931737                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses           2931737                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 412802985500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 412802985500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 412802985500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.dtb.readHits                         0                       # read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # read misses (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # read accesses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.dtb.walker.num_4kb_walks             0                       # Completed page walks with 4KB pages (Count)
system.cpu.mmu.dtb.walker.num_2mb_walks             0                       # Completed page walks with 2MB pages (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 412802985500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.readHits                         0                       # read hits (Count)
system.cpu.mmu.itb.readMisses                       0                       # read misses (Count)
system.cpu.mmu.itb.readAccesses                     0                       # read accesses (Count)
system.cpu.mmu.itb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.itb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.itb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.itb.walker.num_4kb_walks             0                       # Completed page walks with 4KB pages (Count)
system.cpu.mmu.itb.walker.num_2mb_walks             0                       # Completed page walks with 2MB pages (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 412802985500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 412802985500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                  3719810                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                    3730108                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                     4                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                  26925                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                   4411                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                     31336                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                 26925                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                  4411                       # number of overall hits (Count)
system.l2.overallHits::total                    31336                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                  209                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                 2825                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                    3034                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                 209                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data                2825                       # number of overall misses (Count)
system.l2.overallMisses::total                   3034                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst        17347000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data       243867500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total          261214500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst       17347000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data      243867500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total         261214500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst              27134                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data               7236                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                 34370                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst             27134                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data              7236                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total                34370                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.007703                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.390409                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.088275                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.007703                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.390409                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.088275                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst        83000                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 86324.778761                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    86095.748187                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst        83000                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 86324.778761                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   86095.748187                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                 2114                       # number of writebacks (Count)
system.l2.writebacks::total                      2114                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst              209                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data             2825                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total                3034                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst             209                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data            2825                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total               3034                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst     15247000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data    215617500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total      230864500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     15247000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data    215617500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total     230864500                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.007703                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.390409                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.088275                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.007703                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.390409                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.088275                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 72952.153110                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 76324.778761                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 76092.452208                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 72952.153110                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 76324.778761                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 76092.452208                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                           3220                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks           12                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total             12                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.InvalidateReq.misses::cpu.data           34                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total              34                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::cpu.data           34                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total            34                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::cpu.data            1                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total             1                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::cpu.data           34                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total           34                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::cpu.data       646000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total       646000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::cpu.data            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::cpu.data        19000                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total        19000                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.hits::cpu.inst           26925                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total              26925                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst           209                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              209                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst     17347000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     17347000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst        27134                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total          27134                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.007703                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.007703                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst        83000                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total        83000                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst          209                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          209                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     15247000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     15247000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.007703                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.007703                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 72952.153110                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 72952.153110                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data                490                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                   490                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data              816                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                 816                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data     69967500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total       69967500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data           1306                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total              1306                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.624809                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.624809                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 85744.485294                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 85744.485294                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data          816                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total             816                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data     61807500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total     61807500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.624809                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.624809                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 75744.485294                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 75744.485294                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data           3921                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total              3921                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data         2009                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total            2009                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data    173900000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total    173900000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data         5930                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total          5930                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.338786                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.338786                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 86560.477850                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 86560.477850                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data         2009                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total         2009                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data    153810000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total    153810000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.338786                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.338786                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 76560.477850                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 76560.477850                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks        27134                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total            27134                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks        27134                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total        27134                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks         4638                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total             4638                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks         4638                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total         4638                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 412802985500                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                         4096                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                      5064851                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                       3220                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                    1572.935093                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks     449.263449                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst       515.479844                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      3131.256707                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.109683                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.125850                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.764467                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                       1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                   24                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                   99                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                  905                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 2704                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                  364                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                     553684                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                    553684                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 412802985500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples      2115.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       210.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples      2822.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.000412836500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds          123                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds          123                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState                8932                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState               1992                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                        3035                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                       2115                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                      3035                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                     2115                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      3                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      24.91                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                  3035                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                 2115                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                    3019                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                      13                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                     69                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                     74                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                    119                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                    123                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                    124                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                    125                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                    125                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                    123                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                    123                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                    123                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                    124                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                    125                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                    123                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                    123                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                    123                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                    123                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                    123                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                    123                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples          123                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      24.617886                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     23.506531                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev      7.617409                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::10-11             2      1.63%      1.63% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::12-13             3      2.44%      4.07% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::14-15             5      4.07%      8.13% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16-17             9      7.32%     15.45% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::18-19             9      7.32%     22.76% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::20-21            16     13.01%     35.77% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::22-23            24     19.51%     55.28% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::24-25            10      8.13%     63.41% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::26-27             9      7.32%     70.73% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::28-29             7      5.69%     76.42% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::30-31             8      6.50%     82.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32-33             6      4.88%     87.80% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::34-35             5      4.07%     91.87% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::36-37             1      0.81%     92.68% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::38-39             1      0.81%     93.50% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::40-41             3      2.44%     95.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::42-43             2      1.63%     97.56% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::44-45             2      1.63%     99.19% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::48-49             1      0.81%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total           123                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples          123                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      17.186992                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     17.159446                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.969617                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16               48     39.02%     39.02% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17                4      3.25%     42.28% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18               71     57.72%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total           123                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                     192                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                  194240                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys               135360                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              60320368.10827605                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              42035445.97990242                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                    3219826500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     625209.03                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst        13440                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data       180608                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks       135296                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 4173732.224954850506                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 56087011.137250415981                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 42015571.064545497298                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst          210                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data         2825                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks         2115                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst      6627000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data     99103750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks  77221671000                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     31557.14                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     35080.97                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks  36511428.37                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst        13440                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data       180800                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total         194240                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        13440                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        13440                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks       135360                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total       135360                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst          210                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data         2825                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total            3035                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks         2115                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total           2115                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst        4173732                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data       56146636                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total          60320368                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst      4173732                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       4173732                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks     42035446                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total         42035446                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks     42035446                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst       4173732                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data      56146636                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        102355814                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                 3032                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                2114                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0          110                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1          178                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2          109                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3          156                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4          263                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5          254                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6          252                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7          211                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8          169                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9          287                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10          268                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11          246                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12          143                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13          111                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14          139                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15          136                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0           83                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1           97                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2          118                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3          107                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4           93                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5          125                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6          152                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7          145                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8          153                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9          158                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10          193                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11          190                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12          170                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13          158                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14           86                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15           86                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat                48880750                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat              15160000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat          105730750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                16121.62                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           34871.62                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                 983                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits                495                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            32.42                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           23.42                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples         3664                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean    89.746725                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean    79.012692                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev    76.041321                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127         2775     75.74%     75.74% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255          801     21.86%     97.60% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383           46      1.26%     98.85% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511           11      0.30%     99.15% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639           10      0.27%     99.43% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767            8      0.22%     99.65% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895            4      0.11%     99.75% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023            3      0.08%     99.84% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151            6      0.16%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total         3664                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.dramBytesRead            194048                       # Total bytes read (Byte)
system.mem_ctrls.dram.dramBytesWritten         135296                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW               60.260743                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW               42.015571                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    0.80                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                0.47                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.33                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               28.72                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 412802985500                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy        11830980                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy         6276930                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy       10967040                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy       4802400                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 253846320.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy    886582560                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy    490049280                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy    1664355510                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   516.858201                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   1265019250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    107380000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   1848030250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy        14372820                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy         7627950                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy       10702860                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy       6232680                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 253846320.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy   1034731260                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy    365181120                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy    1692695010                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   525.658907                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    941554750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    107380000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   2173668250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 412802985500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                2219                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty          2115                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict               924                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq                816                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp               816                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           2219                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq             34                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port         9143                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                    9143                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port       329600                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                   329600                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples               3069                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                     3069    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                 3069                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 412802985500                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy            15468500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy           16520500                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests           6108                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests         3039                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp              33065                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty         6752                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean        27134                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict             3738                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq              1306                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp             1306                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq          27134                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq          5930                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq            34                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp           34                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        81403                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        21810                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                 103213                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      3473216                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       759936                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                 4233152                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                            3220                       # Total snoops (Count)
system.tol2bus.snoopTraffic                    135296                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples             37624                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.005130                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.071439                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                   37431     99.49%     99.49% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     193      0.51%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total               37624                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 412802985500                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy           66176000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy          40702500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy          10871000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests         68808                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests        34404                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops             193                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops          193                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)
system.cpu.idleCycles                         1028408                       # Total number of cycles that the object has spent stopped (Unspecified)
system.cpu.tickCycles                         5411871                       # Number of cycles that the object actually ticked (Unspecified)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.016908                       # Number of seconds simulated (Second)
simTicks                                  16908112000                       # Number of ticks simulated (Tick)
finalTick                                426490958000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     24.09                       # Real time elapsed on the host (Second)
hostTickRate                                702010453                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     779460                       # Number of bytes of host memory used (Byte)
simInsts                                     13366932                       # Number of instructions simulated (Count)
simOps                                       13377230                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   554983                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     555410                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                         33816224                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               2.529842                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.395282                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.branchPred.lookups_0::NoBranch          116      0.00%      0.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return        756803     30.27%     30.28% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect       763893     30.56%     60.84% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect          134      0.01%     60.84% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond       721197     28.85%     89.69% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond       253360     10.13%     99.82% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     99.82% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond         4379      0.18%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total        2499882                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch            3      0.00%      0.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return        41832     20.63%     20.63% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect        49038     24.19%     44.82% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect           18      0.01%     44.83% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond        91750     45.25%     90.08% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond        19941      9.84%     99.92% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     99.92% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond          167      0.08%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total        202749                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch          112      0.07%      0.07% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return        11135      6.69%      6.76% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect        55172     33.15%     39.91% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect           18      0.01%     39.92% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond        81171     48.77%     88.69% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond        16884     10.14%     98.84% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     98.84% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond         1937      1.16%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total       166429                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch          112      0.00%      0.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return       714972     31.12%     31.13% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect       714854     31.12%     62.25% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect          116      0.01%     62.25% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond       629446     27.40%     89.66% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond       233417     10.16%     99.82% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     99.82% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond         4212      0.18%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total      2297129                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch          112      0.07%      0.07% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return        11135      6.69%      6.76% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect        55172     33.15%     39.91% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect           18      0.01%     39.92% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond        81171     48.77%     88.69% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond        16884     10.14%     98.84% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     98.84% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond         1937      1.16%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total       166429                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget       348785     13.95%     13.95% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB      1390579     55.63%     69.58% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS       756803     30.27%     99.85% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect         3715      0.15%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total      2499882                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch        28364     40.53%     40.53% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return        41599     59.45%     99.98% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect           14      0.02%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total        69977                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted            721313                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken       387961                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect            166429                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss           6315                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted       125297                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted         41132                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups              2499882                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates               112541                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                 1646641                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.658687                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted            6624                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups            4513                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               3715                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses              798                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch          116      0.00%      0.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return       756803     30.27%     30.28% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect       763893     30.56%     60.84% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect          134      0.01%     60.84% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond       721197     28.85%     89.69% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond       253360     10.13%     99.82% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     99.82% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond         4379      0.18%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total      2499882                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch          116      0.01%      0.01% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return       754371     88.41%     88.43% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect         6885      0.81%     89.23% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect          130      0.02%     89.25% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond        84479      9.90%     99.15% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond         2881      0.34%     99.49% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     99.49% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond         4379      0.51%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total        853241                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect        55172     49.02%     49.02% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%     49.02% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond        41551     36.92%     85.94% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond        15818     14.06%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total       112541                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect        55172     49.02%     49.02% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%     49.02% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond        41551     36.92%     85.94% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond        15818     14.06%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total       112541                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 426490958000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups         4513                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits         3715                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses          798                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords         1509                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords         6468                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes               805859                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                 805859                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes              90888                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                 714972                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct              703837                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect             11135                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commitStats0.numInsts             13366932                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps               13377230                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP              0                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP                0                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  2.529842                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.395282                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs                  0                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts                  0                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts                 0                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts                0                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts               0                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass          113      0.00%      0.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu      7218680     53.96%     53.96% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult        26462      0.20%     54.16% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv            2      0.00%     54.16% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd            0      0.00%     54.16% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     54.16% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt          624      0.00%     54.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     54.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     54.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     54.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     54.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     54.17% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd         1952      0.01%     54.18% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     54.18% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu          297      0.00%     54.18% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp          297      0.00%     54.18% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStrcmp         1655      0.01%     54.20% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt            0      0.00%     54.20% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc         9298      0.07%     54.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     54.27% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc         1400      0.01%     54.28% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     54.28% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift            2      0.00%     54.28% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     54.28% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     54.28% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     54.28% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     54.28% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     54.28% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     54.28% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     54.28% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     54.28% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     54.28% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     54.28% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     54.28% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     54.28% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     54.28% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd         1200      0.01%     54.29% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     54.29% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     54.29% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     54.29% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     54.29% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     54.29% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     54.29% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     54.29% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     54.29% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     54.29% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     54.29% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     54.29% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     54.29% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     54.29% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     54.29% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     54.29% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     54.29% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead      3534460     26.42%     80.71% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite      2550075     19.06%     99.77% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead         1248      0.01%     99.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite          624      0.00%     99.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%     99.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%     99.78% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad         9070      0.07%     99.85% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore         4360      0.03%     99.88% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%     99.88% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%     99.88% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%     99.88% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%     99.88% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftLoad            0      0.00%     99.88% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftStore         4560      0.03%     99.92% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCastLoad         1400      0.01%     99.93% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftSegmentedLoad            0      0.00%     99.93% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftSegmentedStore            0      0.00%     99.93% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%     99.93% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%     99.93% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%     99.93% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%     99.93% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%     99.93% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%     99.93% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%     99.93% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%     99.93% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%     99.93% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig         9451      0.07%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total     13377230                       # Class of committed instruction. (Count)
system.cpu.dcache.demandHits::cpu.data        5329330                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total           5329330                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data       5329330                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total          5329330                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       184556                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          184556                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       184556                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         184556                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data   9288271500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total   9288271500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data   9288271500                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total   9288271500                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data      5513886                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total       5513886                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data      5513886                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total      5513886                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.033471                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.033471                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.033471                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.033471                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 50327.659355                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 50327.659355                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 50327.659355                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 50327.659355                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       129571                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            129571                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data         1751                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total          1751                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data         1751                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total         1751                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data       182805                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       182805                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data       182805                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       182805                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   9037499000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   9037499000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   9037499000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   9037499000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.033154                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.033154                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.033154                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.033154                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 49437.920188                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 49437.920188                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 49437.920188                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 49437.920188                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                 182805                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data      2806814                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total         2806814                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data       149531                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        149531                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data   7512572500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   7512572500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data      2956345                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total      2956345                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.050580                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.050580                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 50240.903224                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 50240.903224                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data          990                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total          990                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data       148541                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total       148541                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   7338084500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   7338084500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.050245                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.050245                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 49401.071085                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 49401.071085                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      2522516                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        2522516                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data        35025                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total        35025                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data   1775699000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total   1775699000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      2557541                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      2557541                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.013695                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.013695                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 50698.044254                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 50698.044254                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data          761                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total          761                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data        34264                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total        34264                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data   1699414500                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total   1699414500                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.013397                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.013397                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 49597.668106                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 49597.668106                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 426490958000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                  512                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             10473512                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             183317                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              57.133337                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data          512                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data            1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           56                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          329                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          126                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           11210577                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          11210577                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 426490958000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 426490958000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 426490958000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.executeStats0.numInsts                   0                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches                0                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts               0                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts              0                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate                   0                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numFpRegWrites             0                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numMemRefs                 0                       # Number of memory refs (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps       249989                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch2.intInstructions             7879064                       # Number of integer instructions successfully decoded (Count)
system.cpu.fetch2.fpInstructions                  624                       # Number of floating point instructions successfully decoded (Count)
system.cpu.fetch2.vecInstructions               27139                       # Number of SIMD instructions successfully decoded (Count)
system.cpu.fetch2.loadInstructions            3877542                       # Number of memory load instructions successfully decoded (Count)
system.cpu.fetch2.storeInstructions           2797980                       # Number of memory store instructions successfully decoded (Count)
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded (Count)
system.cpu.fetchStats0.numInsts                     0                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate                    0                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.branchRate                   0                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.icache.demandHits::cpu.inst        5606231                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           5606231                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       5606231                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          5606231                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst        33254                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total           33254                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst        33254                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total          33254                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    468987500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    468987500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    468987500                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    468987500                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      5639485                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       5639485                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      5639485                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      5639485                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.005897                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.005897                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.005897                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.005897                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 14103.190594                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 14103.190594                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 14103.190594                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 14103.190594                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.writebacks::writebacks        33254                       # number of writebacks (Count)
system.cpu.icache.writebacks::total             33254                       # number of writebacks (Count)
system.cpu.icache.demandMshrMisses::cpu.inst        33254                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total        33254                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst        33254                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total        33254                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    435732500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    435732500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    435732500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    435732500                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.005897                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.005897                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.005897                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.005897                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 13103.160522                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 13103.160522                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 13103.160522                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 13103.160522                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                  33254                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      5606231                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         5606231                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst        33254                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total         33254                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    468987500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    468987500                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      5639485                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      5639485                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.005897                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.005897                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 14103.190594                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 14103.190594                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrMisses::cpu.inst        33254                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total        33254                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    435732500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    435732500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.005897                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.005897                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 13103.160522                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 13103.160522                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 426490958000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           511.992215                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             51904242                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs              33766                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            1537.174732                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   511.992215                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.999985                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.999985                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           70                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1           13                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          428                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           11312225                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          11312225                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 426490958000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 426490958000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 426490958000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.dtb.readHits                         0                       # read hits (Count)
system.cpu.mmu.dtb.readMisses                       0                       # read misses (Count)
system.cpu.mmu.dtb.readAccesses                     0                       # read accesses (Count)
system.cpu.mmu.dtb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.dtb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.dtb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.dtb.hits                             0                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.dtb.misses                           0                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.dtb.accesses                         0                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.dtb.walker.num_4kb_walks             0                       # Completed page walks with 4KB pages (Count)
system.cpu.mmu.dtb.walker.num_2mb_walks             0                       # Completed page walks with 2MB pages (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 426490958000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.readHits                         0                       # read hits (Count)
system.cpu.mmu.itb.readMisses                       0                       # read misses (Count)
system.cpu.mmu.itb.readAccesses                     0                       # read accesses (Count)
system.cpu.mmu.itb.writeHits                        0                       # write hits (Count)
system.cpu.mmu.itb.writeMisses                      0                       # write misses (Count)
system.cpu.mmu.itb.writeAccesses                    0                       # write accesses (Count)
system.cpu.mmu.itb.hits                             0                       # Total TLB (read and write) hits (Count)
system.cpu.mmu.itb.misses                           0                       # Total TLB (read and write) misses (Count)
system.cpu.mmu.itb.accesses                         0                       # Total TLB (read and write) accesses (Count)
system.cpu.mmu.itb.walker.num_4kb_walks             0                       # Completed page walks with 4KB pages (Count)
system.cpu.mmu.itb.walker.num_2mb_walks             0                       # Completed page walks with 2MB pages (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 426490958000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 426490958000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                 13366932                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   13377230                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                   113                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu.inst                  32741                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu.data                  89189                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                    121930                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu.inst                 32741                       # number of overall hits (Count)
system.l2.overallHits::cpu.data                 89189                       # number of overall hits (Count)
system.l2.overallHits::total                   121930                       # number of overall hits (Count)
system.l2.demandMisses::cpu.inst                  513                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu.data                93582                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                   94095                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu.inst                 513                       # number of overall misses (Count)
system.l2.overallMisses::cpu.data               93582                       # number of overall misses (Count)
system.l2.overallMisses::total                  94095                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu.inst        42042000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu.data      7816513500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total         7858555500                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu.inst       42042000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu.data     7816513500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total        7858555500                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu.inst              33254                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu.data             182771                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                216025                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu.inst             33254                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu.data            182771                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total               216025                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu.inst           0.015427                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu.data           0.512018                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.435575                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu.inst          0.015427                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu.data          0.512018                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.435575                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu.inst 81953.216374                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu.data 83525.822274                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    83517.248525                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.inst 81953.216374                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu.data 83525.822274                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   83517.248525                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                45071                       # number of writebacks (Count)
system.l2.writebacks::total                     45071                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu.inst              513                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu.data            93582                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total               94095                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu.inst             513                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu.data           93582                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total              94095                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu.inst     36902000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu.data   6880693500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total     6917595500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.inst     36902000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu.data   6880693500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total    6917595500                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu.inst       0.015427                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu.data       0.512018                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.435575                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu.inst      0.015427                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu.data      0.512018                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.435575                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu.inst 71933.723197                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu.data 73525.822274                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 73517.142250                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.inst 71933.723197                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu.data 73525.822274                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 73517.142250                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                          94566                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks           28                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total             28                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.InvalidateReq.misses::cpu.data           34                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.misses::total              34                       # number of InvalidateReq misses (Count)
system.l2.InvalidateReq.accesses::cpu.data           34                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.accesses::total            34                       # number of InvalidateReq accesses(hits+misses) (Count)
system.l2.InvalidateReq.missRate::cpu.data            1                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.missRate::total             1                       # miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMisses::cpu.data           34                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMisses::total           34                       # number of InvalidateReq MSHR misses (Count)
system.l2.InvalidateReq.mshrMissLatency::cpu.data       646000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissLatency::total       646000                       # number of InvalidateReq MSHR miss ticks (Tick)
system.l2.InvalidateReq.mshrMissRate::cpu.data            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.mshrMissRate::total            1                       # mshr miss rate for InvalidateReq accesses (Ratio)
system.l2.InvalidateReq.avgMshrMissLatency::cpu.data        19000                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.InvalidateReq.avgMshrMissLatency::total        19000                       # average InvalidateReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.hits::cpu.inst           32741                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total              32741                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu.inst           513                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total              513                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu.inst     42042000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total     42042000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu.inst        33254                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total          33254                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu.inst     0.015427                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.015427                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu.inst 81953.216374                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 81953.216374                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu.inst          513                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total          513                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu.inst     36902000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total     36902000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu.inst     0.015427                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.015427                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu.inst 71933.723197                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 71933.723197                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu.data              19281                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                 19281                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu.data            14949                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total               14949                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu.data   1439760500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total     1439760500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu.data          34230                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total             34230                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu.data       0.436722                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.436722                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu.data 96311.492408                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 96311.492408                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu.data        14949                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total           14949                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu.data   1290270500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total   1290270500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu.data     0.436722                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.436722                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu.data 86311.492408                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 86311.492408                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu.data          69908                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total             69908                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu.data        78633                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total           78633                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu.data   6376753000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total   6376753000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu.data       148541                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total        148541                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu.data     0.529369                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.529369                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu.data 81095.125456                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 81095.125456                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu.data        78633                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total        78633                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu.data   5590423000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total   5590423000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu.data     0.529369                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.529369                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu.data 71095.125456                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 71095.125456                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks        33254                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total            33254                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks        33254                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total        33254                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks       129571                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total           129571                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks       129571                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total       129571                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 426490958000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                         4096                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                      9883403                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                      98662                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                     100.174363                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks     110.772837                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.inst       123.274097                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu.data      3861.953067                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.027044                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.inst             0.030096                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu.data             0.942860                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                       1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           4096                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  194                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                  338                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                 2422                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 1138                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::4                    4                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                    3551510                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                   3551510                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 426490958000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples     45071.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.inst::samples       514.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_cpu.data::samples     93309.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.001704900500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds         2655                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds         2655                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState              233355                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState              42449                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                       94096                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                      45071                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                     94096                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                    45071                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                    273                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.06                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      24.96                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                 94096                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                45071                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                   88695                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                    5128                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                   1201                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                   1278                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                   2606                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                   2668                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                   2667                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                   2669                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                   2666                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                   2661                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                   2658                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                   2660                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                   2660                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                   2677                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                   2677                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                   2678                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                   2678                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                   2655                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                   2655                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                   2655                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples         2655                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      35.335970                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     28.297687                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     88.935051                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-127          2627     98.95%     98.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::128-255            4      0.15%     99.10% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::256-383            6      0.23%     99.32% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::384-511            4      0.15%     99.47% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::512-639            2      0.08%     99.55% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::640-767            3      0.11%     99.66% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::768-895            4      0.15%     99.81% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::896-1023            2      0.08%     99.89% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.04%     99.92% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2304-2431            2      0.08%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total          2655                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples         2655                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.974011                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.942341                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.041926                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16             1374     51.75%     51.75% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::17               73      2.75%     54.50% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18             1116     42.03%     96.53% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::19               87      3.28%     99.81% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20                5      0.19%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total          2655                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                   17472                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                 6022144                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys              2884544                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              356168920.57492876                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              170601188.35266766                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                   16908122500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     121495.20                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::cpu.inst        32896                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::cpu.data      5971776                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks      2884224                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::cpu.inst 1945574.999739769846                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::cpu.data 353189995.429412841797                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 170582262.525821924210                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::cpu.inst          514                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::cpu.data        93582                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks        45071                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::cpu.inst     15818750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::cpu.data   3025250000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 408328650750                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::cpu.inst     30775.78                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::cpu.data     32327.26                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks   9059675.86                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::cpu.inst        32896                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::cpu.data      5989248                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total        6022144                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::cpu.inst        32896                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total        32896                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks      2884544                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total      2884544                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::cpu.inst          514                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::cpu.data        93582                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total           94096                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks        45071                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total          45071                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::cpu.inst        1945575                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::cpu.data      354223346                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         356168921                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::cpu.inst      1945575                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total       1945575                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks    170601188                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total        170601188                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks    170601188                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.inst       1945575                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::cpu.data     354223346                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        526770109                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                93823                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts               45066                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0         5566                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1         5687                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2         5823                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3         6045                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4         6288                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5         6162                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6         6030                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7         5906                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8         5887                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9         5961                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10         5999                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11         5977                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12         5673                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13         5768                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14         5572                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15         5479                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0         2586                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1         2616                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2         2778                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3         2990                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4         3162                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5         3152                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6         3063                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7         2847                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8         2828                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9         2917                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10         2918                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11         2914                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12         2638                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13         2711                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14         2511                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15         2435                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat              1281887500                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat             469115000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat         3041068750                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                13662.83                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           32412.83                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits               55818                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits               9695                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            59.49                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           21.51                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples        73369                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   121.141081                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean    93.907882                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   134.725154                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127        47833     65.20%     65.20% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255        17774     24.23%     89.42% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383         5473      7.46%     96.88% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511          893      1.22%     98.10% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639          196      0.27%     98.36% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767           81      0.11%     98.47% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895           74      0.10%     98.58% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023           48      0.07%     98.64% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151          997      1.36%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total        73369                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.dramBytesRead           6004672                       # Total bytes read (Byte)
system.mem_ctrls.dram.dramBytesWritten        2884224                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              355.135570                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW              170.582263                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    4.11                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                2.77                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               1.33                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               47.17                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 426490958000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy       267614340                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy       142225215                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy      339221400                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy     121072680                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 1334383440.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy   6317315700                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy   1172981760                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy    9694814535                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   573.382441                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   2989503000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF    564460000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  13354439000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy       256304580                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy       136210140                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy      330696240                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy     114171840                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 1334383440.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy   6464764440                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy   1048703040                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy    9685233720                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   572.815801                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   2667106750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF    564460000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  13679008750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 426490958000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               79147                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty         45071                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict             48824                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              14949                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             14949                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq          79147                       # Transaction distribution (Count)
system.membus.transDist::InvalidateReq             34                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port       282121                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  282121                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port      8906688                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  8906688                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              94130                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    94130    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                94130                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 426490958000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer0.occupancy           397912000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy          506354500                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         188025                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        93895                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp             181796                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty       174642                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean        33254                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict           102729                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq             34230                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp            34230                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq          33254                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq        148541                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateReq            34                       # Transaction distribution (Count)
system.tol2bus.transDist::InvalidateResp           34                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        99763                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       548415                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                 648178                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      4256576                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     19989888                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                24246464                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                           94566                       # Total snoops (Count)
system.tol2bus.snoopTraffic                   2884544                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples            310625                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.002250                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.047384                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                  309926     99.77%     99.77% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     699      0.23%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total              310625                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 426490958000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy          378884000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy          49882500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy         274173500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests        432118                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests       216059                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops             699                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops          699                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)
system.cpu.idleCycles                        14277799                       # Total number of cycles that the object has spent stopped (Unspecified)
system.cpu.tickCycles                        19538425                       # Number of cycles that the object actually ticked (Unspecified)

---------- End Simulation Statistics   ----------
