# Verilog
Verilog practice (myschool_project,assignment)
