# SPDX-License-Identifier: None
%YAML 1.2
---
$id: http://devicetree.org/schemas/Bindings/arm/mediatek/mediatek,infracfg.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#
version: 1

title: Mediatek infracfg controller

maintainers:
  - Sascha Hauer <s.hauer@pengutronix.de>
description: |+
  The Mediatek infracfg controller provides various clocks and reset
  outputs to the system.

             

properties:
  compatible: {}
historical: |+
  Mediatek infracfg controller
  ============================

  The Mediatek infracfg controller provides various clocks and reset
  outputs to the system.

  Required Properties:

  - compatible: Should be one of:
  	- "mediatek,mt2701-infracfg", "syscon"
  	- "mediatek,mt2712-infracfg", "syscon"
  	- "mediatek,mt6797-infracfg", "syscon"
  	- "mediatek,mt7622-infracfg", "syscon"
  	- "mediatek,mt8135-infracfg", "syscon"
  	- "mediatek,mt8173-infracfg", "syscon"
  - #clock-cells: Must be 1
  - #reset-cells: Must be 1

  The infracfg controller uses the common clk binding from
  Documentation/devicetree/bindings/clock/clock-bindings.txt
  The available clocks are defined in dt-bindings/clock/mt*-clk.h.
  Also it uses the common reset controller binding from
  Documentation/devicetree/bindings/reset/reset.txt.
  The available reset outputs are defined in
  dt-bindings/reset/mt*-resets.h

...
