TimeQuest Timing Analyzer report for lab7
Wed Mar 07 12:00:14 2018
Quartus II 64-Bit Version 15.0.2 Build 153 07/15/2015 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'main_clk_50'
 15. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 16. Slow 1200mV 85C Model Hold: 'main_clk_50'
 17. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 18. Slow 1200mV 85C Model Hold: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'
 19. Slow 1200mV 85C Model Recovery: 'main_clk_50'
 20. Slow 1200mV 85C Model Recovery: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'
 21. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 22. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 23. Slow 1200mV 85C Model Removal: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'
 24. Slow 1200mV 85C Model Removal: 'main_clk_50'
 25. Slow 1200mV 85C Model Minimum Pulse Width: 'main_clk_50'
 26. Slow 1200mV 85C Model Minimum Pulse Width: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'
 27. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 28. Setup Times
 29. Hold Times
 30. Clock to Output Times
 31. Minimum Clock to Output Times
 32. Output Enable Times
 33. Minimum Output Enable Times
 34. Output Disable Times
 35. Minimum Output Disable Times
 36. Slow 1200mV 85C Model Metastability Summary
 37. Slow 1200mV 0C Model Fmax Summary
 38. Slow 1200mV 0C Model Setup Summary
 39. Slow 1200mV 0C Model Hold Summary
 40. Slow 1200mV 0C Model Recovery Summary
 41. Slow 1200mV 0C Model Removal Summary
 42. Slow 1200mV 0C Model Minimum Pulse Width Summary
 43. Slow 1200mV 0C Model Setup: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'
 44. Slow 1200mV 0C Model Setup: 'main_clk_50'
 45. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 46. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 47. Slow 1200mV 0C Model Hold: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'
 48. Slow 1200mV 0C Model Hold: 'main_clk_50'
 49. Slow 1200mV 0C Model Recovery: 'main_clk_50'
 50. Slow 1200mV 0C Model Recovery: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'
 51. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 52. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 53. Slow 1200mV 0C Model Removal: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'
 54. Slow 1200mV 0C Model Removal: 'main_clk_50'
 55. Slow 1200mV 0C Model Minimum Pulse Width: 'main_clk_50'
 56. Slow 1200mV 0C Model Minimum Pulse Width: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'
 57. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 58. Setup Times
 59. Hold Times
 60. Clock to Output Times
 61. Minimum Clock to Output Times
 62. Output Enable Times
 63. Minimum Output Enable Times
 64. Output Disable Times
 65. Minimum Output Disable Times
 66. Slow 1200mV 0C Model Metastability Summary
 67. Fast 1200mV 0C Model Setup Summary
 68. Fast 1200mV 0C Model Hold Summary
 69. Fast 1200mV 0C Model Recovery Summary
 70. Fast 1200mV 0C Model Removal Summary
 71. Fast 1200mV 0C Model Minimum Pulse Width Summary
 72. Fast 1200mV 0C Model Setup: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'
 73. Fast 1200mV 0C Model Setup: 'main_clk_50'
 74. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 75. Fast 1200mV 0C Model Hold: 'main_clk_50'
 76. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 77. Fast 1200mV 0C Model Hold: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'
 78. Fast 1200mV 0C Model Recovery: 'main_clk_50'
 79. Fast 1200mV 0C Model Recovery: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'
 80. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 81. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 82. Fast 1200mV 0C Model Removal: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'
 83. Fast 1200mV 0C Model Removal: 'main_clk_50'
 84. Fast 1200mV 0C Model Minimum Pulse Width: 'main_clk_50'
 85. Fast 1200mV 0C Model Minimum Pulse Width: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'
 86. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 87. Setup Times
 88. Hold Times
 89. Clock to Output Times
 90. Minimum Clock to Output Times
 91. Output Enable Times
 92. Minimum Output Enable Times
 93. Output Disable Times
 94. Minimum Output Disable Times
 95. Fast 1200mV 0C Model Metastability Summary
 96. Multicorner Timing Analysis Summary
 97. Setup Times
 98. Hold Times
 99. Clock to Output Times
100. Minimum Clock to Output Times
101. Board Trace Model Assignments
102. Input Transition Times
103. Signal Integrity Metrics (Slow 1200mv 0c Model)
104. Signal Integrity Metrics (Slow 1200mv 85c Model)
105. Signal Integrity Metrics (Fast 1200mv 0c Model)
106. Setup Transfers
107. Hold Transfers
108. Recovery Transfers
109. Removal Transfers
110. Report TCCS
111. Report RSKM
112. Unconstrained Paths
113. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 15.0.2 Build 153 07/15/2015 SJ Full Version ;
; Revision Name      ; lab7                                                ;
; Device Family      ; Cyclone IV E                                        ;
; Device Name        ; EP4CE115F29C7                                       ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------+
; SDC File List                                                                                   ;
+-------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                               ; Status ; Read at                  ;
+-------------------------------------------------------------+--------+--------------------------+
; lab7_soc/synthesis/submodules/altera_reset_controller.sdc   ; OK     ; Wed Mar 07 12:00:06 2018 ;
; lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.sdc ; OK     ; Wed Mar 07 12:00:06 2018 ;
; ../../Downloads/lab7_sdc.sdc                                ; OK     ; Wed Mar 07 12:00:06 2018 ;
+-------------------------------------------------------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                 ;
+--------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-------------+----------------------------------------+------------------------------------------+
; Clock Name                           ; Type      ; Period  ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master      ; Source                                 ; Targets                                  ;
+--------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-------------+----------------------------------------+------------------------------------------+
; altera_reserved_tck                  ; Base      ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;             ;                                        ; { altera_reserved_tck }                  ;
; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Generated ; 20.000  ; 50.0 MHz  ; -3.000 ; 7.000  ; 50.00      ; 1         ; 1           ; -54.0 ;        ;           ;            ; false    ; main_clk_50 ; m_lab7_soc|sdram_pll|sd1|pll7|inclk[0] ; { m_lab7_soc|sdram_pll|sd1|pll7|clk[0] } ;
; m_lab7_soc|sdram_pll|sd1|pll7|clk[1] ; Generated ; 20.000  ; 50.0 MHz  ; -3.000 ; 7.000  ; 50.00      ; 1         ; 1           ; -54.0 ;        ;           ;            ; false    ; main_clk_50 ; m_lab7_soc|sdram_pll|sd1|pll7|inclk[0] ; { m_lab7_soc|sdram_pll|sd1|pll7|clk[1] } ;
; main_clk_50                          ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;             ;                                        ; { CLOCK_50 }                             ;
+--------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-------------+----------------------------------------+------------------------------------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                         ;
+------------+-----------------+--------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                           ; Note ;
+------------+-----------------+--------------------------------------+------+
; 73.61 MHz  ; 73.61 MHz       ; main_clk_50                          ;      ;
; 83.21 MHz  ; 83.21 MHz       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;      ;
; 154.32 MHz ; 154.32 MHz      ; altera_reserved_tck                  ;      ;
+------------+-----------------+--------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                           ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 3.141  ; 0.000         ;
; main_clk_50                          ; 6.414  ; 0.000         ;
; altera_reserved_tck                  ; 46.760 ; 0.000         ;
+--------------------------------------+--------+---------------+


+--------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                           ;
+--------------------------------------+-------+---------------+
; Clock                                ; Slack ; End Point TNS ;
+--------------------------------------+-------+---------------+
; main_clk_50                          ; 0.391 ; 0.000         ;
; altera_reserved_tck                  ; 0.402 ; 0.000         ;
; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.403 ; 0.000         ;
+--------------------------------------+-------+---------------+


+---------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                        ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; main_clk_50                          ; 13.168 ; 0.000         ;
; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 14.099 ; 0.000         ;
; altera_reserved_tck                  ; 48.526 ; 0.000         ;
+--------------------------------------+--------+---------------+


+--------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                        ;
+--------------------------------------+-------+---------------+
; Clock                                ; Slack ; End Point TNS ;
+--------------------------------------+-------+---------------+
; altera_reserved_tck                  ; 1.140 ; 0.000         ;
; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 4.640 ; 0.000         ;
; main_clk_50                          ; 5.732 ; 0.000         ;
+--------------------------------------+-------+---------------+


+---------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary             ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; main_clk_50                          ; 9.630  ; 0.000         ;
; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 9.711  ; 0.000         ;
; altera_reserved_tck                  ; 49.633 ; 0.000         ;
+--------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                               ;
+-------+------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                    ; To Node                                             ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 3.141 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[1]                                                                                         ; DRAM_CLK                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[1] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 10.000       ; 0.000      ; 4.859      ;
; 7.982 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_1[49] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[5]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.155     ; 11.768     ;
; 7.998 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_1[49] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[9]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.167     ; 11.740     ;
; 8.017 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_0[49] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[5]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.155     ; 11.733     ;
; 8.033 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_0[49] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[9]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.167     ; 11.705     ;
; 8.056 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_1[49] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[4]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.179     ; 11.670     ;
; 8.069 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_1[49] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[7]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.148     ; 11.688     ;
; 8.074 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|rd_address  ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[9]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.160     ; 11.671     ;
; 8.082 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|rd_address  ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[5]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.148     ; 11.675     ;
; 8.091 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_0[49] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[4]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.179     ; 11.635     ;
; 8.104 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_0[49] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[7]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.148     ; 11.653     ;
; 8.128 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_1[49] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[0]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.167     ; 11.610     ;
; 8.149 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|rd_address  ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[7]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.141     ; 11.615     ;
; 8.156 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|rd_address  ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[4]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.172     ; 11.577     ;
; 8.163 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_0[49] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[0]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.167     ; 11.575     ;
; 8.205 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_1[49] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_bank[0]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.187     ; 11.513     ;
; 8.209 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_1[49] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[8]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.161     ; 11.535     ;
; 8.209 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_1[49] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[0]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.126     ; 11.570     ;
; 8.218 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|rd_address  ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[0]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.160     ; 11.527     ;
; 8.240 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_0[49] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_bank[0]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.187     ; 11.478     ;
; 8.244 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_0[49] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[8]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.161     ; 11.500     ;
; 8.244 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_0[49] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[0]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.126     ; 11.535     ;
; 8.269 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_1[49] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[6]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.161     ; 11.475     ;
; 8.288 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|rd_address  ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[8]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.154     ; 11.463     ;
; 8.304 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_0[49] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[6]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.161     ; 11.440     ;
; 8.305 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|rd_address  ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_bank[0]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.180     ; 11.420     ;
; 8.305 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|rd_address  ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[0]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.119     ; 11.481     ;
; 8.349 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|rd_address  ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[6]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.154     ; 11.402     ;
; 8.395 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_1[49] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_dqm[1]   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.173     ; 11.337     ;
; 8.430 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_0[49] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_dqm[1]   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.173     ; 11.302     ;
; 8.485 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_1[49] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[21] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.155     ; 11.265     ;
; 8.491 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_1[48] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[5]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.155     ; 11.259     ;
; 8.495 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|rd_address  ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_dqm[1]   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.166     ; 11.244     ;
; 8.506 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_1[48] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[9]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.167     ; 11.232     ;
; 8.520 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_0[49] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[21] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.155     ; 11.230     ;
; 8.525 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_1[49] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[19] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.127     ; 11.253     ;
; 8.527 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_1[49] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[20] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.127     ; 11.251     ;
; 8.549 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_1[49] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[12] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.138     ; 11.218     ;
; 8.560 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_0[49] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[19] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.127     ; 11.218     ;
; 8.562 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_0[49] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[20] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.127     ; 11.216     ;
; 8.565 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_1[48] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[4]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.179     ; 11.161     ;
; 8.566 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_1[49] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[31] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.130     ; 11.209     ;
; 8.569 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_1[49] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[24] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.150     ; 11.186     ;
; 8.578 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_1[48] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[7]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.148     ; 11.179     ;
; 8.581 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|rd_address  ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[21] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.148     ; 11.176     ;
; 8.584 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_0[49] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[12] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.138     ; 11.183     ;
; 8.592 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_1[49] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[28] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.126     ; 11.187     ;
; 8.593 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_1[49] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[13] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.155     ; 11.157     ;
; 8.601 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_0[49] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[31] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.130     ; 11.174     ;
; 8.604 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_0[48] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[5]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.155     ; 11.146     ;
; 8.604 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_0[49] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[24] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.150     ; 11.151     ;
; 8.619 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_0[48] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[9]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.167     ; 11.119     ;
; 8.625 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|rd_address  ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[19] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.120     ; 11.160     ;
; 8.627 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|rd_address  ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[20] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.120     ; 11.158     ;
; 8.627 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_0[49] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[28] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.126     ; 11.152     ;
; 8.628 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_0[49] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[13] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.155     ; 11.122     ;
; 8.637 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_1[48] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[0]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.167     ; 11.101     ;
; 8.649 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|rd_address  ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[12] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.131     ; 11.125     ;
; 8.653 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|rd_address  ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[31] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.123     ; 11.129     ;
; 8.662 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|rd_address  ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[24] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.143     ; 11.100     ;
; 8.669 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|rd_address  ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[13] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.148     ; 11.088     ;
; 8.672 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_1[49] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[1]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.179     ; 11.054     ;
; 8.678 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_0[48] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[4]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.179     ; 11.048     ;
; 8.691 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_0[48] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[7]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.148     ; 11.066     ;
; 8.692 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|rd_address  ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[28] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.119     ; 11.094     ;
; 8.707 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_0[49] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[1]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.179     ; 11.019     ;
; 8.714 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_1[48] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_bank[0]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.187     ; 11.004     ;
; 8.718 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_1[48] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[8]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.161     ; 11.026     ;
; 8.718 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_1[48] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[0]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.126     ; 11.061     ;
; 8.726 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_1[49] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[22] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.124     ; 11.055     ;
; 8.737 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_1[50] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[9]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.167     ; 11.001     ;
; 8.739 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_1[49] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[14] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.167     ; 10.999     ;
; 8.748 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|rd_address  ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[1]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.172     ; 10.985     ;
; 8.750 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_0[48] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[0]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.167     ; 10.988     ;
; 8.751 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_1[49] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[2]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.187     ; 10.967     ;
; 8.755 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_1[50] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[5]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.155     ; 10.995     ;
; 8.761 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_0[49] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[22] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.124     ; 11.020     ;
; 8.774 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_0[49] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[14] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.167     ; 10.964     ;
; 8.777 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_0[53] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[5]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.155     ; 10.973     ;
; 8.778 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_1[48] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[6]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.161     ; 10.966     ;
; 8.785 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_1[49] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[2]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.132     ; 10.988     ;
; 8.786 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_0[49] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[2]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.187     ; 10.932     ;
; 8.790 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_1[49] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[3]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.148     ; 10.967     ;
; 8.795 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_1[49] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[15] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.150     ; 10.960     ;
; 8.812 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_1[50] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[7]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.148     ; 10.945     ;
; 8.814 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_0[53] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[9]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.167     ; 10.924     ;
; 8.820 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_0[49] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[2]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.132     ; 10.953     ;
; 8.823 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|rd_address  ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[22] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.117     ; 10.965     ;
; 8.825 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_0[49] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[3]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.148     ; 10.932     ;
; 8.827 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_0[48] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_bank[0]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.187     ; 10.891     ;
; 8.827 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|rd_address  ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[2]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.180     ; 10.898     ;
; 8.828 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|rd_address  ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[14] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.160     ; 10.917     ;
; 8.829 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_1[49] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_cmd[1]   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.173     ; 10.903     ;
; 8.829 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_1[50] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[4]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.179     ; 10.897     ;
; 8.830 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_0[49] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[15] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.150     ; 10.925     ;
; 8.831 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_0[48] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[8]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.161     ; 10.913     ;
; 8.831 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_0[48] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[0]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.126     ; 10.948     ;
; 8.833 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_1[49] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[23] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.130     ; 10.942     ;
; 8.846 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_1[49] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[27] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.114     ; 10.945     ;
; 8.846 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_1[49] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[11] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.179     ; 10.880     ;
+-------+------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'main_clk_50'                                                                                                                                                                                                                                                                                                                               ;
+-------+-------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                             ; To Node                                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 6.414 ; lab7_soc:m_lab7_soc|lab7_soc_LED:led|data_out[3]                                                      ; LEDG[3]                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 20.000       ; -3.089     ; 8.497      ;
; 6.838 ; lab7_soc:m_lab7_soc|lab7_soc_LED:led|data_out[0]                                                      ; LEDG[0]                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 20.000       ; -3.089     ; 8.073      ;
; 7.182 ; lab7_soc:m_lab7_soc|lab7_soc_LED:led|data_out[1]                                                      ; LEDG[1]                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 20.000       ; -3.089     ; 7.729      ;
; 7.315 ; lab7_soc:m_lab7_soc|lab7_soc_LED:led|data_out[5]                                                      ; LEDG[5]                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 20.000       ; -3.088     ; 7.597      ;
; 7.572 ; lab7_soc:m_lab7_soc|lab7_soc_LED:led|data_out[4]                                                      ; LEDG[4]                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 20.000       ; -3.089     ; 7.339      ;
; 7.598 ; lab7_soc:m_lab7_soc|lab7_soc_LED:led|data_out[6]                                                      ; LEDG[6]                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 20.000       ; -3.089     ; 7.313      ;
; 7.991 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[20]         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.072     ; 11.955     ;
; 7.998 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[20]         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.072     ; 11.948     ;
; 8.330 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[22]         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.072     ; 11.616     ;
; 8.337 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[22]         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.072     ; 11.609     ;
; 8.343 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[13] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.072     ; 11.603     ;
; 8.350 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[13] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.072     ; 11.596     ;
; 8.410 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[14] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.072     ; 11.536     ;
; 8.417 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[14] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.072     ; 11.529     ;
; 8.608 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[19] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.075     ; 11.335     ;
; 8.611 ; lab7_soc:m_lab7_soc|lab7_soc_LED:led|data_out[7]                                                      ; LEDG[7]                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 20.000       ; -3.089     ; 6.300      ;
; 8.615 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[19] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.075     ; 11.328     ;
; 8.652 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[18] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.075     ; 11.291     ;
; 8.655 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[16] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.072     ; 11.291     ;
; 8.659 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[18] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.075     ; 11.284     ;
; 8.662 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[16] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.072     ; 11.284     ;
; 8.668 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[20]         ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.110     ; 11.240     ;
; 8.745 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[2]          ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|R_wr_dst_reg                                                                                  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.090     ; 11.183     ;
; 8.757 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[26] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.076     ; 11.185     ;
; 8.766 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[0]          ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|R_wr_dst_reg                                                                                  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.092     ; 11.160     ;
; 8.767 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[27] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.076     ; 11.175     ;
; 8.798 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[26] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.076     ; 11.144     ;
; 8.802 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[20] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.075     ; 11.141     ;
; 8.808 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[27] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.076     ; 11.134     ;
; 8.809 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[20] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.075     ; 11.134     ;
; 8.825 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[26]         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.072     ; 11.121     ;
; 8.828 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[15] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.072     ; 11.118     ;
; 8.835 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[15] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.072     ; 11.111     ;
; 8.839 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[26]         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.072     ; 11.107     ;
; 8.879 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[11]         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.072     ; 11.067     ;
; 8.884 ; lab7_soc:m_lab7_soc|lab7_soc_LED:led|data_out[2]                                                      ; LEDG[2]                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 20.000       ; -3.088     ; 6.028      ;
; 8.886 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[11]         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.072     ; 11.060     ;
; 8.889 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[22] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.074     ; 11.055     ;
; 8.896 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[22] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.074     ; 11.048     ;
; 8.897 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[17] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.075     ; 11.046     ;
; 8.897 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[23] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.074     ; 11.047     ;
; 8.904 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[17] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.075     ; 11.039     ;
; 8.904 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[23] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.074     ; 11.040     ;
; 8.912 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[19]         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.086     ; 11.020     ;
; 8.915 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[20]         ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.112     ; 10.991     ;
; 8.918 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[20]         ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.110     ; 10.990     ;
; 8.919 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[19]         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.086     ; 11.013     ;
; 8.930 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[1]          ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|R_wr_dst_reg                                                                                  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.092     ; 10.996     ;
; 8.937 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[18]         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.076     ; 11.005     ;
; 8.944 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[18]         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.076     ; 10.998     ;
; 8.948 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[25] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.076     ; 10.994     ;
; 8.958 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[21]         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.075     ; 10.985     ;
; 8.965 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[21]         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.075     ; 10.978     ;
; 8.989 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[25] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.076     ; 10.953     ;
; 9.007 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[22]         ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.110     ; 10.901     ;
; 9.020 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[13] ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.110     ; 10.888     ;
; 9.050 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[17]         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.075     ; 10.893     ;
; 9.057 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[17]         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.075     ; 10.886     ;
; 9.060 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[24] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.074     ; 10.884     ;
; 9.064 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[3]          ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|R_wr_dst_reg                                                                                  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.082     ; 10.872     ;
; 9.064 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[28] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.076     ; 10.878     ;
; 9.067 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[24] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.074     ; 10.877     ;
; 9.067 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[16]         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.075     ; 10.876     ;
; 9.074 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[16]         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.075     ; 10.869     ;
; 9.086 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[20]         ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.114     ; 10.818     ;
; 9.086 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[20]         ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[48]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.114     ; 10.818     ;
; 9.086 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[20]         ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.114     ; 10.818     ;
; 9.086 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[20]         ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.114     ; 10.818     ;
; 9.086 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[20]         ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[32]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.114     ; 10.818     ;
; 9.086 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[20]         ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[35]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.114     ; 10.818     ;
; 9.087 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[14] ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.110     ; 10.821     ;
; 9.090 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[13]         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.072     ; 10.856     ;
; 9.097 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[13]         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.072     ; 10.849     ;
; 9.105 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[28] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.076     ; 10.837     ;
; 9.107 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[20]         ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.110     ; 10.801     ;
; 9.107 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[20]         ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.110     ; 10.801     ;
; 9.107 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[20]         ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.110     ; 10.801     ;
; 9.107 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[20]         ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[45]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.110     ; 10.801     ;
; 9.107 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[20]         ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[33]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.110     ; 10.801     ;
; 9.107 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[20]         ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[34]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.110     ; 10.801     ;
; 9.160 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[15]         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.075     ; 10.783     ;
; 9.162 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[13] ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.109     ; 10.747     ;
; 9.162 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[13] ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.109     ; 10.747     ;
; 9.167 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[15]         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.075     ; 10.776     ;
; 9.170 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[20]         ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[49]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.116     ; 10.732     ;
; 9.170 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[20]         ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.116     ; 10.732     ;
; 9.170 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[20]         ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[50]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.116     ; 10.732     ;
; 9.170 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[20]         ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[51]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.116     ; 10.732     ;
; 9.170 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[20]         ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[52]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.116     ; 10.732     ;
; 9.170 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[20]         ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[61]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.116     ; 10.732     ;
; 9.174 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[23]         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.076     ; 10.768     ;
; 9.178 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[20]         ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.115     ; 10.725     ;
; 9.178 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[20]         ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.115     ; 10.725     ;
; 9.179 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[25]         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.076     ; 10.763     ;
; 9.181 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[23]         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.076     ; 10.761     ;
; 9.186 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[25]         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.076     ; 10.756     ;
; 9.190 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[12]         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.076     ; 10.752     ;
; 9.197 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[14]         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.072     ; 10.749     ;
; 9.197 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[12]         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.076     ; 10.745     ;
; 9.204 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[14]         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.072     ; 10.742     ;
+-------+-------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                                                                                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.760 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.076      ; 3.334      ;
; 46.908 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.072      ; 3.182      ;
; 46.951 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.080      ; 3.147      ;
; 46.998 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.080      ; 3.100      ;
; 47.028 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.080      ; 3.070      ;
; 47.098 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.080      ; 3.000      ;
; 47.233 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.080      ; 2.865      ;
; 47.312 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.071      ; 2.777      ;
; 47.469 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.074      ; 2.623      ;
; 47.684 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.074      ; 2.408      ;
; 47.728 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.075      ; 2.365      ;
; 47.848 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.075      ; 2.245      ;
; 94.809 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 5.092      ;
; 94.809 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 5.092      ;
; 95.026 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 4.875      ;
; 95.027 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 4.874      ;
; 95.028 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 4.873      ;
; 95.028 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 4.873      ;
; 95.043 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 4.858      ;
; 95.046 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 4.855      ;
; 95.096 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 4.805      ;
; 95.175 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 4.729      ;
; 95.175 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 4.729      ;
; 95.374 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 4.527      ;
; 95.375 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 4.526      ;
; 95.376 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 4.525      ;
; 95.378 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 4.523      ;
; 95.380 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 4.521      ;
; 95.381 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 4.520      ;
; 95.387 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 4.517      ;
; 95.388 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 4.513      ;
; 95.388 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 4.516      ;
; 95.389 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 4.515      ;
; 95.389 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 4.515      ;
; 95.396 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 4.508      ;
; 95.398 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 4.506      ;
; 95.437 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 4.467      ;
; 95.519 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 4.385      ;
; 95.519 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 4.385      ;
; 95.519 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 4.385      ;
; 95.519 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 4.385      ;
; 95.519 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 4.385      ;
; 95.519 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 4.385      ;
; 95.519 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 4.385      ;
; 95.548 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 4.358      ;
; 95.548 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 4.358      ;
; 95.735 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.209      ;
; 95.735 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.209      ;
; 95.735 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.209      ;
; 95.735 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.209      ;
; 95.760 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 4.146      ;
; 95.761 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 4.145      ;
; 95.762 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 4.144      ;
; 95.762 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 4.144      ;
; 95.769 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 4.137      ;
; 95.771 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 4.135      ;
; 95.774 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 4.128      ;
; 95.791 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.153      ;
; 95.791 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.153      ;
; 95.791 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.153      ;
; 95.791 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.153      ;
; 95.810 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 4.096      ;
; 95.826 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 4.076      ;
; 95.834 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.100      ;
; 95.889 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.055      ;
; 95.889 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.055      ;
; 95.889 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.055      ;
; 95.889 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.055      ;
; 95.910 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 3.992      ;
; 95.914 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.020      ;
; 95.924 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.020      ;
; 95.924 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.020      ;
; 95.924 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.020      ;
; 95.924 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.020      ;
; 95.935 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 3.966      ;
; 95.935 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.117     ; 3.966      ;
; 95.957 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 3.949      ;
; 95.961 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.976      ;
; 95.992 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 3.945      ;
; 96.011 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 3.895      ;
; 96.012 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 3.894      ;
; 96.012 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 3.894      ;
; 96.016 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 3.890      ;
; 96.031 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 3.873      ;
; 96.062 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 3.842      ;
; 96.062 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 3.842      ;
; 96.071 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 3.833      ;
; 96.079 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 3.826      ;
; 96.081 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 3.824      ;
; 96.081 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 3.824      ;
; 96.081 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 3.824      ;
; 96.081 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 3.824      ;
; 96.081 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 3.824      ;
; 96.081 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 3.824      ;
; 96.081 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 3.824      ;
; 96.081 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 3.824      ;
; 96.081 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 3.824      ;
; 96.081 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 3.824      ;
; 96.088 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 3.818      ;
; 96.089 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.112     ; 3.817      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'main_clk_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.391 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|R_dst_regnum[0]                                                                                                                                                                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_register_bank_b_module:lab7_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.435      ; 1.048      ;
; 0.401 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM_pll:sdram_pll|pfdena_reg                                                                                                                                                                                                                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM_pll:sdram_pll|pfdena_reg                                                                                                                                                                                                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accul_reset_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accul_reset_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accul_reset_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accul_reset_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accumulate_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accumulate_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accumulate_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accumulate_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accumulate_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accumulate_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                              ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                                                                                       ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted                                                                                                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted                                                                                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_write                                                                                                                                                                                                                                                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_write                                                                                                                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                                                                                                                                                                                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                                                                                                                                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                                                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|read                                                                                                                                                                                                                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|read                                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|write                                                                                                                                                                                                                                                      ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|write                                                                                                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|hbreak_pending                                                                                                                                                                                                                                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|hbreak_pending                                                                                                                                                                                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error                                                                                                                                                      ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                                                                                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break                                                                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset                                                                                                                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr                                                                                                                                                              ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch                                                                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go                                                                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                                                                                                                                                                                                                                                                          ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                                                                                                                                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_read                                                                                                                                                                                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_read                                                                                                                                                                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer                                                                                                                                                                                                                                                                      ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer                                                                                                                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                    ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                    ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.669      ;
; 0.407 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accul_reset_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                           ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accul_reset_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accumulate_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accumulate_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                              ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_aligning_data                                                                                                                                                                                                                                                                                                                    ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_aligning_data                                                                                                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.674      ;
; 0.407 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[0]                                                                                                                                                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[0]                                                                                                                                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.674      ;
; 0.408 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.674      ;
; 0.419 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                                                           ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.686      ;
; 0.419 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                    ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 0.685      ;
; 0.427 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 0.695      ;
; 0.427 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[4]                                                                                                                                                                                                                                                                                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[4]                                                                                                                                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.694      ;
; 0.428 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM_pll:sdram_pll|lab7_soc_SDRAM_pll_stdsync_sv6:stdsync2|lab7_soc_SDRAM_pll_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                                                                                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|av_readdata_pre[0]                                                                                                                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.695      ;
; 0.429 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                           ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_early_rst                                                                                                                                                                                                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                           ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                                                           ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM_pll:sdram_pll|lab7_soc_SDRAM_pll_stdsync_sv6:stdsync2|lab7_soc_SDRAM_pll_dffpipe_l2c:dffpipe3|dffe4a[0]                                                                                                                                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM_pll:sdram_pll|lab7_soc_SDRAM_pll_stdsync_sv6:stdsync2|lab7_soc_SDRAM_pll_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                                                                                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.696      ;
; 0.430 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                           ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|saved_grant[1]                                                                                                                                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; lab7_soc:m_lab7_soc|lab7_soc_switches:switches|readdata[0]                                                                                                                                                                                                                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[0]                                                                                                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.697      ;
; 0.431 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                              ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.698      ;
; 0.432 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.699      ;
; 0.435 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 0.703      ;
; 0.435 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.702      ;
; 0.436 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 0.704      ;
; 0.436 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.703      ;
; 0.437 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[0]                                                                                                                                                                                                                                                                                                                    ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[0]                                                                                                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 0.705      ;
; 0.437 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.704      ;
; 0.444 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_writedata[28]                                                                                                                                                                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]                                                                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 0.712      ;
; 0.445 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                              ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.712      ;
; 0.449 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                                           ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.716      ;
; 0.450 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_writedata[6]                                                                                                                                                                                                                                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_LED:led|data_out[6]                                                                                                                                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 0.718      ;
; 0.450 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error                                                                                                                                                      ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[0]                                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.717      ;
; 0.450 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_writedata[8]                                                                                                                                                                                                                                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|writedata[8]                                                                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 0.718      ;
; 0.450 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_writedata[24]                                                                                                                                                                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|writedata[24]                                                                                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 0.718      ;
; 0.450 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_writedata[25]                                                                                                                                                                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|writedata[25]                                                                                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 0.718      ;
; 0.451 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_writedata[20]                                                                                                                                                                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                                                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 0.719      ;
; 0.451 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_shift_rot_result[30]                                                                                                                                                                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_shift_rot_result[29]                                                                                                                                                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[12]                                                      ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[12]                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.718      ;
; 0.452 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                                           ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.719      ;
; 0.452 ; lab7_soc:m_lab7_soc|lab7_soc_LED:led|data_out[5]                                                                                                                                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[5]                                                                                                                                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 0.719      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.402 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.407 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.674      ;
; 0.420 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.687      ;
; 0.425 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.693      ;
; 0.425 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.693      ;
; 0.427 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.695      ;
; 0.428 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.695      ;
; 0.429 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.696      ;
; 0.430 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.697      ;
; 0.434 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.702      ;
; 0.434 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.702      ;
; 0.435 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.702      ;
; 0.436 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.703      ;
; 0.436 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.703      ;
; 0.436 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.704      ;
; 0.437 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.705      ;
; 0.438 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.705      ;
; 0.438 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.705      ;
; 0.439 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.706      ;
; 0.441 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.708      ;
; 0.444 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.711      ;
; 0.445 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.712      ;
; 0.446 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.713      ;
; 0.451 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[6]                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[5]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.718      ;
; 0.456 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.723      ;
; 0.458 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.725      ;
; 0.459 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.726      ;
; 0.466 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.733      ;
; 0.473 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.741      ;
; 0.473 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.740      ;
; 0.553 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.820      ;
; 0.554 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.821      ;
; 0.559 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.826      ;
; 0.560 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.827      ;
; 0.561 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.828      ;
; 0.561 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.828      ;
; 0.561 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[14]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[13]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.828      ;
; 0.562 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.829      ;
; 0.563 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[9]                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[8]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.830      ;
; 0.574 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[37]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[36]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.841      ;
; 0.576 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.843      ;
; 0.577 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[11]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[10]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.844      ;
; 0.589 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.857      ;
; 0.595 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.861      ;
; 0.599 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.866      ;
; 0.599 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.866      ;
; 0.600 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.867      ;
; 0.601 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[35]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.867      ;
; 0.601 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.868      ;
; 0.601 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.869      ;
; 0.602 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.010                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[15]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.868      ;
; 0.602 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.869      ;
; 0.602 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.869      ;
; 0.603 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.870      ;
; 0.604 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[0]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.870      ;
; 0.604 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.872      ;
; 0.605 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.872      ;
; 0.607 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.874      ;
; 0.608 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.874      ;
; 0.611 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.878      ;
; 0.620 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.888      ;
; 0.621 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[4]                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.114      ; 0.921      ;
; 0.623 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.890      ;
; 0.626 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.893      ;
; 0.636 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.903      ;
; 0.637 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.904      ;
; 0.642 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.909      ;
; 0.644 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.911      ;
; 0.648 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.915      ;
; 0.649 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[13]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.916      ;
; 0.650 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.917      ;
; 0.651 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.918      ;
; 0.657 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.924      ;
; 0.657 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.924      ;
; 0.658 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.925      ;
; 0.659 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.926      ;
; 0.659 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[5]                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.926      ;
; 0.660 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[10]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[9]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.927      ;
; 0.662 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.929      ;
; 0.663 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.930      ;
; 0.663 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[32]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.930      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                               ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.403 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_count[1]                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_count[1]                                                                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_count[0]                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_count[0]                                                                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_count[2]                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_count[2]                                                                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_cmd[3]                                                                                                                                                                    ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_cmd[3]                                                                                                                                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_state.000100000                                                                                                                                                           ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_state.000100000                                                                                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_count[1]                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_count[1]                                                                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_next.010000000                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_next.010000000                                                                                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entries[1]                                                                                          ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entries[1]                                                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entries[0]                                                                                          ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entries[0]                                                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|wr_address                                                                                          ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|wr_address                                                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                   ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                           ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                           ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|rd_address                                                                                          ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|rd_address                                                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68]                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68]                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][107]                                                                                           ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][107]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                           ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                           ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_cmd[0]                                                                                                                                                                    ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_cmd[0]                                                                                                                                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_cmd[1]                                                                                                                                                                    ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_cmd[1]                                                                                                                                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_cmd[2]                                                                                                                                                                    ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_cmd[2]                                                                                                                                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|ack_refresh_request                                                                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|ack_refresh_request                                                                                                                                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|refresh_request                                                                                                                                                             ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|refresh_request                                                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|init_done                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|init_done                                                                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_next.101                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_next.101                                                                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_state.101                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_state.101                                                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_next.000                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_next.000                                                                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_state.000                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_state.000                                                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_refs[2]                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_refs[2]                                                                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_refs[0]                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_refs[0]                                                                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_refs[1]                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_refs[1]                                                                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.669      ;
; 0.405 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_state.000000001                                                                                                                                                           ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_state.000000001                                                                                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|active_cs_n                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|active_cs_n                                                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[0]                                                                                           ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[0]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                                                           ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                           ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.405 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.669      ;
; 0.409 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]                                                                                           ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.674      ;
; 0.422 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_cmd[2]~_Duplicate_1                                                                                                                                                       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|rd_valid[0]                                                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.687      ;
; 0.431 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_next.000001000                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_state.000001000                                                                                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.695      ;
; 0.431 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][86]                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][86]                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][68]                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][68]                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.696      ;
; 0.431 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][68]                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][68]                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.695      ;
; 0.432 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][68]                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][68]                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.697      ;
; 0.432 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                     ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.697      ;
; 0.433 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_payload[0]                                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[0]                                                                                       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.697      ;
; 0.434 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_next.000010000                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_state.000010000                                                                                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.698      ;
; 0.439 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_next.010000000                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_state.010000000                                                                                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.704      ;
; 0.442 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                           ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.707      ;
; 0.451 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[29]                                                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.717      ;
; 0.451 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]                                                                                           ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.716      ;
; 0.452 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[20]                                                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[9]                                                                                      ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[1]                                                                                      ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.717      ;
; 0.453 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[13]                                                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.717      ;
; 0.453 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[2]                                                                                      ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.718      ;
; 0.453 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[18]                                                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.718      ;
; 0.453 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[8]                                                                                      ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.719      ;
; 0.453 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[28]                                                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.718      ;
; 0.453 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[15]                                                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.718      ;
; 0.454 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[25]                                                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.718      ;
; 0.454 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[11]                                                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.718      ;
; 0.454 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[21]                                                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.719      ;
; 0.454 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[30]                                                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.719      ;
; 0.454 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[17]                                                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.719      ;
; 0.455 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[22]                                                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.719      ;
; 0.456 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[26]                                                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.720      ;
; 0.459 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_state.111                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_count[2]                                                                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.725      ;
; 0.479 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_state.101                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_cmd[2]                                                                                                                                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.744      ;
; 0.485 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_state.010                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_next.010                                                                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.751      ;
; 0.486 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_state.010                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_state.011                                                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.752      ;
; 0.487 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_state.101                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_next.000                                                                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.752      ;
; 0.494 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_state.101                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|init_done                                                                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.759      ;
; 0.515 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_state.011                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_state.111                                                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.781      ;
; 0.517 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_state.011                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_state.010                                                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.783      ;
; 0.555 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_cmd[2]                                                                                                                                                                    ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_cmd[2]~_Duplicate_1                                                                                                                                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.820      ;
; 0.561 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_next.111                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_state.111                                                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.827      ;
; 0.562 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_next.010                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_state.010                                                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 0.828      ;
; 0.576 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[1]                                                                                           ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[2]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.841      ;
; 0.578 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[6]                                                                                           ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[5]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.843      ;
; 0.579 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                           ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[1]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.844      ;
; 0.583 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[5]                                                                                           ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[6]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.848      ;
; 0.586 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[5]                                                                                           ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[4]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.851      ;
; 0.593 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_state.000                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_state.001                                                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.858      ;
; 0.601 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|rd_valid[1]                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|rd_valid[2]                                                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.866      ;
; 0.602 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.867      ;
; 0.602 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.866      ;
; 0.604 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.868      ;
; 0.604 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                     ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 0.869      ;
; 0.609 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][68]                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][68]                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.876      ;
; 0.613 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[9]                                                                                      ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 0.880      ;
; 0.619 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[1]                                                                                      ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.883      ;
; 0.622 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                        ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_0[3]                                                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.886      ;
; 0.622 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                        ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_0[0]                                                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 0.886      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'main_clk_50'                                                                                                                                                                                                                                                                                            ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 13.168 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.132     ; 6.718      ;
; 13.168 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.132     ; 6.718      ;
; 13.197 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[49]     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.130     ; 6.691      ;
; 13.197 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.130     ; 6.691      ;
; 13.197 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[50]     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.130     ; 6.691      ;
; 13.197 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[51]     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.130     ; 6.691      ;
; 13.197 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[52]     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.130     ; 6.691      ;
; 13.197 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[53]     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.130     ; 6.691      ;
; 13.197 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[55]     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.130     ; 6.691      ;
; 13.197 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.124     ; 6.697      ;
; 13.197 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.124     ; 6.697      ;
; 13.197 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.130     ; 6.691      ;
; 13.197 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.130     ; 6.691      ;
; 13.198 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[32]     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.135     ; 6.685      ;
; 13.198 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.135     ; 6.685      ;
; 13.198 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.130     ; 6.690      ;
; 13.198 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.130     ; 6.690      ;
; 13.198 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.130     ; 6.690      ;
; 13.198 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]    ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.127     ; 6.693      ;
; 13.198 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[49] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.133     ; 6.687      ;
; 13.198 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.133     ; 6.687      ;
; 13.198 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[50] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.133     ; 6.687      ;
; 13.198 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[51] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.133     ; 6.687      ;
; 13.198 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[52] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.133     ; 6.687      ;
; 13.198 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[53] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.126     ; 6.694      ;
; 13.198 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[48]     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.127     ; 6.693      ;
; 13.198 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[54]     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.131     ; 6.689      ;
; 13.198 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[54] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.126     ; 6.694      ;
; 13.198 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[55] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.126     ; 6.694      ;
; 13.198 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.126     ; 6.694      ;
; 13.198 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.131     ; 6.689      ;
; 13.198 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[59] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.126     ; 6.694      ;
; 13.198 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[59]     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.131     ; 6.689      ;
; 13.198 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[60] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.126     ; 6.694      ;
; 13.198 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[60]     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.131     ; 6.689      ;
; 13.198 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[61] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.133     ; 6.687      ;
; 13.198 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[61]     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.131     ; 6.689      ;
; 13.198 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[56] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.126     ; 6.694      ;
; 13.198 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[56]     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.131     ; 6.689      ;
; 13.198 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[57] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.126     ; 6.694      ;
; 13.198 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[57]     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.131     ; 6.689      ;
; 13.198 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40]     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.135     ; 6.685      ;
; 13.198 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[41] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.126     ; 6.694      ;
; 13.198 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42]     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.135     ; 6.685      ;
; 13.198 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[43]     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.135     ; 6.685      ;
; 13.198 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[43] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.126     ; 6.694      ;
; 13.198 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44]     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.127     ; 6.693      ;
; 13.198 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[45]     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.127     ; 6.693      ;
; 13.198 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.127     ; 6.693      ;
; 13.198 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47]     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.135     ; 6.685      ;
; 13.198 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.135     ; 6.685      ;
; 13.198 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.131     ; 6.689      ;
; 13.198 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.135     ; 6.685      ;
; 13.198 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.135     ; 6.685      ;
; 13.198 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.127     ; 6.693      ;
; 13.198 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.135     ; 6.685      ;
; 13.198 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.127     ; 6.693      ;
; 13.198 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.130     ; 6.690      ;
; 13.198 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.131     ; 6.689      ;
; 13.198 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.131     ; 6.689      ;
; 13.198 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.131     ; 6.689      ;
; 13.198 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.131     ; 6.689      ;
; 13.199 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.132     ; 6.687      ;
; 13.199 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.132     ; 6.687      ;
; 13.199 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.132     ; 6.687      ;
; 13.594 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_LED:led|data_out[7]                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.114     ; 6.310      ;
; 13.594 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_switches:switches|readdata[6]                                                                                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.113     ; 6.311      ;
; 13.594 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[6]                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.113     ; 6.311      ;
; 13.594 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_writedata[6]                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.114     ; 6.310      ;
; 13.594 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_LED:led|data_out[6]                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.114     ; 6.310      ;
; 13.594 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[6]                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.113     ; 6.311      ;
; 13.594 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[6]                                                                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.113     ; 6.311      ;
; 13.594 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_switches:switches|readdata[4]                                                                                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.113     ; 6.311      ;
; 13.594 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[4]                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.113     ; 6.311      ;
; 13.594 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_writedata[4]                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.114     ; 6.310      ;
; 13.594 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_LED:led|data_out[4]                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.114     ; 6.310      ;
; 13.594 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[4]                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.113     ; 6.311      ;
; 13.594 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_switches:switches|readdata[3]                                                                                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.113     ; 6.311      ;
; 13.594 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[3]                                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.113     ; 6.311      ;
; 13.594 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_writedata[3]                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.114     ; 6.310      ;
; 13.594 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_LED:led|data_out[3]                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.114     ; 6.310      ;
; 13.594 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[3]                                              ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.113     ; 6.311      ;
; 13.594 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_switches:switches|readdata[2]                                                                                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.113     ; 6.311      ;
; 13.594 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_writedata[0]                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.114     ; 6.310      ;
; 13.594 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM_pll:sdram_pll|pfdena_reg                                                                                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.114     ; 6.310      ;
; 13.594 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_switches:switches|readdata[1]                                                                                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.113     ; 6.311      ;
; 13.594 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_LED:led|data_out[1]                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.114     ; 6.310      ;
; 13.594 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_LED:led|data_out[0]                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.114     ; 6.310      ;
; 13.594 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM_pll:sdram_pll|prev_reset                                                                                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.114     ; 6.310      ;
; 13.595 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_write                                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.129     ; 6.294      ;
; 13.595 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data                                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.114     ; 6.309      ;
; 13.595 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[7]                                                                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.123     ; 6.300      ;
; 13.595 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[7]                                                                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.123     ; 6.300      ;
; 13.595 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[1]                                                                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.122     ; 6.301      ;
; 13.595 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[6]                                                                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.123     ; 6.300      ;
; 13.595 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[3]                                                                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.123     ; 6.300      ;
; 13.595 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[1]                                                                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.123     ; 6.300      ;
; 13.595 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[0]                                                                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.123     ; 6.300      ;
; 13.595 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[6]                                                                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.123     ; 6.300      ;
; 13.595 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[5]                                                                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.123     ; 6.300      ;
+--------+-----------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                         ; To Node                                                                                                                                                                             ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 14.099 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|za_data[3]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.250     ; 5.546      ;
; 14.100 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|za_data[30]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.228     ; 5.567      ;
; 14.100 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|za_data[7]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.228     ; 5.567      ;
; 14.100 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|za_data[28]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.228     ; 5.567      ;
; 14.102 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|za_data[5]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.237     ; 5.556      ;
; 14.102 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|za_data[4]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.234     ; 5.559      ;
; 14.102 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|za_data[14]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.269     ; 5.524      ;
; 14.102 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|za_data[10]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.240     ; 5.553      ;
; 14.102 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|za_data[6]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.237     ; 5.556      ;
; 14.102 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|za_data[29]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.228     ; 5.565      ;
; 14.102 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|za_data[31]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.232     ; 5.561      ;
; 14.102 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|za_data[12]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.240     ; 5.553      ;
; 14.102 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|za_data[0]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.269     ; 5.524      ;
; 14.102 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|za_data[2]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.234     ; 5.559      ;
; 14.104 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|za_data[15]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.252     ; 5.539      ;
; 14.104 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|za_data[8]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.252     ; 5.539      ;
; 14.104 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|za_data[9]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.252     ; 5.539      ;
; 14.104 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|za_data[24]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.252     ; 5.539      ;
; 14.106 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|za_data[11]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.281     ; 5.508      ;
; 14.107 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[3]                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.139     ; 5.659      ;
; 14.108 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[30]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.117     ; 5.680      ;
; 14.108 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[28]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.117     ; 5.680      ;
; 14.108 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[7]                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.117     ; 5.680      ;
; 14.108 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[0]                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.117     ; 5.680      ;
; 14.108 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_bank[1]                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.118     ; 5.679      ;
; 14.110 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_dqm[0]                                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.121     ; 5.674      ;
; 14.110 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[31]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.121     ; 5.674      ;
; 14.110 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[29]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.117     ; 5.678      ;
; 14.110 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[14]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.158     ; 5.637      ;
; 14.110 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[12]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.129     ; 5.666      ;
; 14.110 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[10]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.129     ; 5.666      ;
; 14.110 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[6]                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.126     ; 5.669      ;
; 14.110 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[5]                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.126     ; 5.669      ;
; 14.110 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[4]                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.123     ; 5.672      ;
; 14.110 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[2]                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.123     ; 5.672      ;
; 14.110 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[0]                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.158     ; 5.637      ;
; 14.110 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[9]                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.158     ; 5.637      ;
; 14.110 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[10]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.117     ; 5.678      ;
; 14.111 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_dqm[1]                                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.164     ; 5.630      ;
; 14.111 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[8]                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.152     ; 5.642      ;
; 14.111 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[6]                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.152     ; 5.642      ;
; 14.112 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[24]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.141     ; 5.652      ;
; 14.112 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[15]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.141     ; 5.652      ;
; 14.112 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[9]                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.141     ; 5.652      ;
; 14.112 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[8]                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.141     ; 5.652      ;
; 14.112 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[5]                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.146     ; 5.647      ;
; 14.112 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[2]                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.178     ; 5.615      ;
; 14.112 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[12]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.146     ; 5.647      ;
; 14.112 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[11]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.141     ; 5.652      ;
; 14.112 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_bank[0]                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.178     ; 5.615      ;
; 14.114 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[11]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.170     ; 5.621      ;
; 14.114 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[4]                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.170     ; 5.621      ;
; 14.114 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[1]                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.170     ; 5.621      ;
; 14.116 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|za_data[1]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.245     ; 5.534      ;
; 14.120 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|za_data[13]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.257     ; 5.518      ;
; 14.123 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[7]                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.139     ; 5.643      ;
; 14.124 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[1]                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.134     ; 5.647      ;
; 14.125 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|za_data[20]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.229     ; 5.541      ;
; 14.125 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|za_data[19]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.229     ; 5.541      ;
; 14.125 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|za_data[22]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.226     ; 5.544      ;
; 14.125 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|za_data[16]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.226     ; 5.544      ;
; 14.127 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|za_data[25]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.216     ; 5.552      ;
; 14.127 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|za_data[26]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.216     ; 5.552      ;
; 14.127 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|za_data[27]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.216     ; 5.552      ;
; 14.128 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[13]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.146     ; 5.631      ;
; 14.128 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|za_data[21]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.257     ; 5.510      ;
; 14.129 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|za_data[17]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.236     ; 5.530      ;
; 14.133 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[22]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.115     ; 5.657      ;
; 14.133 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[20]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.118     ; 5.654      ;
; 14.133 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[19]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.118     ; 5.654      ;
; 14.133 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[16]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.115     ; 5.657      ;
; 14.135 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[27]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.105     ; 5.665      ;
; 14.135 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[26]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.105     ; 5.665      ;
; 14.135 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[25]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.105     ; 5.665      ;
; 14.136 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[21]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.146     ; 5.623      ;
; 14.136 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|za_data[18]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.210     ; 5.549      ;
; 14.137 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_dqm[2]                                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.125     ; 5.643      ;
; 14.137 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[17]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.125     ; 5.643      ;
; 14.141 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_dqm[3]                                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.097     ; 5.667      ;
; 14.141 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[3]                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.097     ; 5.667      ;
; 14.144 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[18]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.099     ; 5.662      ;
; 14.144 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|za_data[23]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.232     ; 5.519      ;
; 14.152 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[23]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.121     ; 5.632      ;
; 14.193 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.071     ; 5.754      ;
; 14.193 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.071     ; 5.754      ;
; 14.193 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.071     ; 5.754      ;
; 14.193 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.071     ; 5.754      ;
; 14.193 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.071     ; 5.754      ;
; 14.193 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.071     ; 5.754      ;
; 14.193 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.071     ; 5.754      ;
; 14.194 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.072     ; 5.752      ;
; 14.194 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.072     ; 5.752      ;
; 14.194 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.072     ; 5.752      ;
; 14.218 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.064     ; 5.736      ;
; 14.218 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.064     ; 5.736      ;
; 14.218 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.064     ; 5.736      ;
; 14.218 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.064     ; 5.736      ;
; 14.218 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.064     ; 5.736      ;
; 14.218 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.064     ; 5.736      ;
; 14.218 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.064     ; 5.736      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                       ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.526 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.076      ; 1.568      ;
; 97.475 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.466      ;
; 97.475 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.466      ;
; 97.730 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.203      ;
; 97.730 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.203      ;
; 97.730 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.203      ;
; 97.730 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.203      ;
; 97.730 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.203      ;
; 97.802 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.138      ;
; 97.802 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.138      ;
; 97.802 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.138      ;
; 97.802 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.138      ;
; 97.802 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.138      ;
; 97.802 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.138      ;
; 97.802 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.138      ;
; 97.802 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.138      ;
; 97.802 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.138      ;
; 97.802 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.138      ;
; 97.802 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.138      ;
; 97.802 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.138      ;
; 97.825 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.114      ;
; 97.935 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 1.997      ;
; 98.409 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.527      ;
; 98.409 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 1.527      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                       ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.140  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.406      ;
; 1.140  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.406      ;
; 1.570  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.833      ;
; 1.708  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.977      ;
; 1.733  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.004      ;
; 1.733  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.004      ;
; 1.733  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.004      ;
; 1.733  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.004      ;
; 1.733  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.004      ;
; 1.733  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.004      ;
; 1.733  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.004      ;
; 1.733  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.004      ;
; 1.733  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.004      ;
; 1.733  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.004      ;
; 1.733  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.004      ;
; 1.733  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.004      ;
; 1.795  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.058      ;
; 1.795  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.058      ;
; 1.795  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.058      ;
; 1.795  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.058      ;
; 1.795  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.058      ;
; 2.066  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.337      ;
; 2.066  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.337      ;
; 51.015 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                 ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.240      ; 1.441      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                         ; To Node                                                                                                                                                                            ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 4.640 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_valid                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 4.888      ;
; 4.640 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 4.888      ;
; 4.640 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 4.888      ;
; 4.640 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[23]                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 4.888      ;
; 4.640 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[16]                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 4.888      ;
; 4.640 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[12]                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 4.888      ;
; 4.640 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[0]                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 4.888      ;
; 4.640 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 4.896      ;
; 4.640 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 4.896      ;
; 4.640 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 4.896      ;
; 4.640 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 4.896      ;
; 4.640 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 4.896      ;
; 4.640 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 4.896      ;
; 4.640 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 4.896      ;
; 4.640 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 4.896      ;
; 4.640 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 4.896      ;
; 4.640 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 4.896      ;
; 4.640 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 4.896      ;
; 4.640 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 4.896      ;
; 4.640 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 4.896      ;
; 4.640 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 4.896      ;
; 4.640 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|za_valid                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 4.888      ;
; 4.648 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[7]                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 4.919      ;
; 4.648 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[20]                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 4.919      ;
; 4.648 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[8]                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 4.919      ;
; 4.648 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[9]                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 4.919      ;
; 4.648 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[29]                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 4.919      ;
; 4.648 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 4.920      ;
; 4.648 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 4.920      ;
; 4.648 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 4.920      ;
; 4.648 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 4.920      ;
; 4.648 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 4.920      ;
; 4.648 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 4.920      ;
; 4.648 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 4.920      ;
; 4.648 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 4.920      ;
; 4.648 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 4.920      ;
; 4.648 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 4.920      ;
; 4.648 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 4.920      ;
; 4.648 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 4.920      ;
; 4.648 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 4.920      ;
; 4.648 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 4.920      ;
; 4.648 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 4.920      ;
; 4.648 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.086      ; 4.920      ;
; 4.648 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 4.919      ;
; 4.648 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 4.919      ;
; 4.648 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 4.919      ;
; 4.648 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 4.919      ;
; 4.648 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 4.919      ;
; 4.648 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 4.919      ;
; 4.648 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 4.919      ;
; 4.648 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.085      ; 4.919      ;
; 4.648 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_count[1]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.087      ; 4.921      ;
; 4.648 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_count[0]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.087      ; 4.921      ;
; 4.648 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_count[2]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.087      ; 4.921      ;
; 4.648 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_next.111                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.087      ; 4.921      ;
; 4.648 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_next.010                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.087      ; 4.921      ;
; 4.648 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_state.011                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.087      ; 4.921      ;
; 4.648 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_state.111                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.087      ; 4.921      ;
; 4.648 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_state.010                                                                                                                               ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.087      ; 4.921      ;
; 4.648 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_addr[12]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.090      ; 4.924      ;
; 4.648 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.092      ; 4.926      ;
; 4.648 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.092      ; 4.926      ;
; 4.648 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.092      ; 4.926      ;
; 4.648 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[51] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.092      ; 4.926      ;
; 4.648 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.092      ; 4.926      ;
; 4.648 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.099      ; 4.933      ;
; 4.648 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[54] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.099      ; 4.933      ;
; 4.648 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[58] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.099      ; 4.933      ;
; 4.648 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[59] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.099      ; 4.933      ;
; 4.648 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[60] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.099      ; 4.933      ;
; 4.648 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[61] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.092      ; 4.926      ;
; 4.648 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[56] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.099      ; 4.933      ;
; 4.648 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[86] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.093      ; 4.927      ;
; 4.648 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.101      ; 4.935      ;
; 4.648 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.101      ; 4.935      ;
; 4.648 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 4.914      ;
; 4.648 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 4.914      ;
; 4.648 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 4.914      ;
; 4.648 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 4.914      ;
; 4.648 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 4.914      ;
; 4.648 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 4.914      ;
; 4.648 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.097      ; 4.931      ;
; 4.648 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.097      ; 4.931      ;
; 4.648 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.097      ; 4.931      ;
; 4.648 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.094      ; 4.928      ;
; 4.648 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.094      ; 4.928      ;
; 4.648 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.094      ; 4.928      ;
; 4.648 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.097      ; 4.931      ;
; 4.648 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.097      ; 4.931      ;
; 4.648 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.094      ; 4.928      ;
; 4.649 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_cmd[3]                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 4.914      ;
; 4.649 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[31]~_Duplicate_1                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 4.914      ;
; 4.649 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[29]~_Duplicate_1                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 4.914      ;
; 4.649 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[28]~_Duplicate_1                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 4.906      ;
; 4.649 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[27]~_Duplicate_1                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.084      ; 4.919      ;
; 4.649 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[26]~_Duplicate_1                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 4.911      ;
; 4.649 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[25]~_Duplicate_1                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 4.911      ;
; 4.649 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[24]~_Duplicate_1                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 4.911      ;
; 4.649 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[23]~_Duplicate_1                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 4.911      ;
; 4.649 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[22]~_Duplicate_1                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 4.906      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'main_clk_50'                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                             ; To Node                                                                                                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 5.732 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|R_ctrl_exception                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.098      ; 6.016      ;
; 5.732 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.094      ; 6.012      ;
; 5.732 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.094      ; 6.012      ;
; 5.732 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|hbreak_pending                                                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.092      ; 6.010      ;
; 5.732 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.093      ; 6.011      ;
; 5.734 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_src1[2]                                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.092      ; 6.012      ;
; 5.734 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_src1[14]                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.092      ; 6.012      ;
; 5.734 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[25]                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.092      ; 6.012      ;
; 5.734 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[12]                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.092      ; 6.012      ;
; 5.734 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[18]                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.092      ; 6.012      ;
; 5.734 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[23]                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.092      ; 6.012      ;
; 5.734 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[24]                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.092      ; 6.012      ;
; 5.734 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[2]                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.092      ; 6.012      ;
; 5.734 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[0]                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.092      ; 6.012      ;
; 5.734 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_cmp_result                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.093      ; 6.013      ;
; 5.734 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[28]                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.092      ; 6.012      ;
; 5.734 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[27]                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.092      ; 6.012      ;
; 5.734 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[26]                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.092      ; 6.012      ;
; 5.734 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[25]                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.092      ; 6.012      ;
; 5.734 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[5]                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.100      ; 6.020      ;
; 5.734 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[4]                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.100      ; 6.020      ;
; 5.734 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[3]                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.100      ; 6.020      ;
; 5.734 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[2]                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.100      ; 6.020      ;
; 5.734 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[0]                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.100      ; 6.020      ;
; 5.734 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[5]                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.100      ; 6.020      ;
; 5.734 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[4]                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.100      ; 6.020      ;
; 5.734 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[2]                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.100      ; 6.020      ;
; 5.734 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[7]                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.100      ; 6.020      ;
; 5.734 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_alu_sub                                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.101      ; 6.021      ;
; 5.734 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_invert_arith_src_msb                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.102      ; 6.022      ;
; 5.734 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|R_src2_use_imm                                                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.102      ; 6.022      ;
; 5.734 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[7]                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.098      ; 6.018      ;
; 5.734 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.098      ; 6.018      ;
; 5.734 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[7]                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.098      ; 6.018      ;
; 5.734 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|R_logic_op[0]                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.101      ; 6.021      ;
; 5.734 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|R_logic_op[1]                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.093      ; 6.013      ;
; 5.734 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|R_ctrl_logic                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.101      ; 6.021      ;
; 5.734 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|R_ctrl_shift_rot_right                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.101      ; 6.021      ;
; 5.734 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.098      ; 6.018      ;
; 5.734 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|R_ctrl_unsigned_lo_imm16                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.102      ; 6.022      ;
; 5.734 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.099      ; 6.019      ;
; 5.734 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[24]                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.099      ; 6.019      ;
; 5.734 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[24]                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.099      ; 6.019      ;
; 5.734 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.099      ; 6.019      ;
; 5.734 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[26]                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.099      ; 6.019      ;
; 5.734 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[26]                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.099      ; 6.019      ;
; 5.734 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[27]                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.098      ; 6.018      ;
; 5.734 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.098      ; 6.018      ;
; 5.734 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[27]                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.098      ; 6.018      ;
; 5.734 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28]                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.098      ; 6.018      ;
; 5.734 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[28]                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.098      ; 6.018      ;
; 5.734 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[28]                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.098      ; 6.018      ;
; 5.734 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.099      ; 6.019      ;
; 5.734 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[29]                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.099      ; 6.019      ;
; 5.734 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[29]                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.099      ; 6.019      ;
; 5.734 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|R_compare_op[0]                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.093      ; 6.013      ;
; 5.734 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|R_compare_op[1]                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.093      ; 6.013      ;
; 5.734 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.099      ; 6.019      ;
; 5.734 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[31]                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.098      ; 6.018      ;
; 5.734 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[31]                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.099      ; 6.019      ;
; 5.734 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.099      ; 6.019      ;
; 5.734 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.099      ; 6.019      ;
; 5.734 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.099      ; 6.019      ;
; 5.734 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.099      ; 6.019      ;
; 5.734 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[2]                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.098      ; 6.018      ;
; 5.734 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|R_ctrl_src_imm5_shift_rot                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.101      ; 6.021      ;
; 5.734 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.101      ; 6.021      ;
; 5.734 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.101      ; 6.021      ;
; 5.734 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|saved_grant[0]                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.101      ; 6.021      ;
; 5.734 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|saved_grant[1]                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.101      ; 6.021      ;
; 5.734 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.099      ; 6.019      ;
; 5.734 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|R_ctrl_break                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.101      ; 6.021      ;
; 5.734 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.093      ; 6.013      ;
; 5.734 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[2]                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.093      ; 6.013      ;
; 5.734 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|R_ctrl_br_cmp                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.102      ; 6.022      ;
; 5.734 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[4]                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.092      ; 6.012      ;
; 5.734 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.093      ; 6.013      ;
; 5.735 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_src1[13]                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.100      ; 6.021      ;
; 5.735 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_src1[0]                                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.100      ; 6.021      ;
; 5.735 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_src1[20]                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.100      ; 6.021      ;
; 5.735 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_src1[25]                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.100      ; 6.021      ;
; 5.735 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_src1[26]                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.100      ; 6.021      ;
; 5.735 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_src1[4]                                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.100      ; 6.021      ;
; 5.735 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[15]                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.091      ; 6.012      ;
; 5.735 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[16]                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.091      ; 6.012      ;
; 5.735 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[17]                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.091      ; 6.012      ;
; 5.735 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[21]                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.091      ; 6.012      ;
; 5.735 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_src2[31]                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.100      ; 6.021      ;
; 5.735 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_src2[30]                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.100      ; 6.021      ;
; 5.735 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_src2[16]                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.100      ; 6.021      ;
; 5.735 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_src2[17]                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.099      ; 6.020      ;
; 5.735 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_src2[18]                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.099      ; 6.020      ;
; 5.735 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_src2[19]                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.100      ; 6.021      ;
; 5.735 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_src2[20]                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.099      ; 6.020      ;
; 5.735 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_src2[21]                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.100      ; 6.021      ;
; 5.735 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_src2[23]                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.100      ; 6.021      ;
; 5.735 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_src2[24]                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.100      ; 6.021      ;
; 5.735 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_src2[25]                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.100      ; 6.021      ;
; 5.735 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_src2[26]                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.100      ; 6.021      ;
; 5.735 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_src2[1]                                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.099      ; 6.020      ;
+-------+-----------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'main_clk_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+--------------+----------------+-----------------+-------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock       ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------+----------------+-----------------+-------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.630 ; 9.865        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_register_bank_a_module:lab7_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                           ;
; 9.630 ; 9.865        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                                                                            ;
; 9.630 ; 9.865        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_loc1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                                                                                                                                  ;
; 9.630 ; 9.865        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_loc1:auto_generated|ram_block1a8~porta_address_reg0                                                                                                                                                                                                                                                                            ;
; 9.630 ; 9.865        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_loc1:auto_generated|ram_block1a8~porta_we_reg                                                                                                                                                                                                                                                                                  ;
; 9.631 ; 9.866        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_register_bank_a_module:lab7_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                           ;
; 9.631 ; 9.866        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_register_bank_a_module:lab7_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                 ;
; 9.631 ; 9.866        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_register_bank_b_module:lab7_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                           ;
; 9.632 ; 9.867        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_register_bank_b_module:lab7_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                           ;
; 9.632 ; 9.867        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_register_bank_b_module:lab7_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                 ;
; 9.632 ; 9.867        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_loc1:auto_generated|ram_block1a0~porta_bytena_reg0                                                                                                                                                                                                                                                                             ;
; 9.632 ; 9.867        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_loc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                                                             ;
; 9.632 ; 9.867        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_loc1:auto_generated|ram_block1a8~porta_bytena_reg0                                                                                                                                                                                                                                                                             ;
; 9.632 ; 9.867        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_loc1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                                                                                                                                                                             ;
; 9.633 ; 9.868        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.633 ; 9.868        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a0~porta_we_reg       ;
; 9.633 ; 9.868        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a8~porta_address_reg0 ;
; 9.633 ; 9.868        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a8~porta_we_reg       ;
; 9.633 ; 9.868        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_register_bank_a_module:lab7_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                            ;
; 9.634 ; 9.869        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_register_bank_b_module:lab7_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                            ;
; 9.635 ; 9.870        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a0~porta_bytena_reg0  ;
; 9.635 ; 9.870        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 9.635 ; 9.870        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a8~porta_bytena_reg0  ;
; 9.635 ; 9.870        ; 0.235          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a8~porta_datain_reg0  ;
; 9.749 ; 9.937        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM_pll:sdram_pll|lab7_soc_SDRAM_pll_stdsync_sv6:stdsync2|lab7_soc_SDRAM_pll_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                                                                                                                                                                                                                                         ;
; 9.749 ; 9.937        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                                                                                                                                                                                                  ;
; 9.749 ; 9.937        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                                                                                                                                                                                                  ;
; 9.749 ; 9.937        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                                                                                                                                                                                                  ;
; 9.749 ; 9.937        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                                                                                                                                                                                                 ;
; 9.749 ; 9.937        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[0]                                                                                                                                                                                                                                                                         ;
; 9.749 ; 9.937        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[1]                                                                                                                                                                                                                                                                         ;
; 9.749 ; 9.937        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|av_readdata_pre[0]                                                                                                                                                                                                                                                                                  ;
; 9.749 ; 9.937        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|av_readdata_pre[1]                                                                                                                                                                                                                                                                                  ;
; 9.749 ; 9.937        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[0]                                                                                                                                                                                                                                                                                                                                       ;
; 9.749 ; 9.937        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[1]                                                                                                                                                                                                                                                                                                                                       ;
; 9.750 ; 9.938        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_LED:led|data_out[2]                                                                                                                                                                                                                                                                                                                                                                                   ;
; 9.750 ; 9.938        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_LED:led|data_out[5]                                                                                                                                                                                                                                                                                                                                                                                   ;
; 9.750 ; 9.938        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM_pll:sdram_pll|lab7_soc_SDRAM_pll_stdsync_sv6:stdsync2|lab7_soc_SDRAM_pll_dffpipe_l2c:dffpipe3|dffe4a[0]                                                                                                                                                                                                                                                                                         ;
; 9.750 ; 9.938        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM_pll:sdram_pll|lab7_soc_SDRAM_pll_stdsync_sv6:stdsync2|lab7_soc_SDRAM_pll_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                                                                                                                                                                                                                                         ;
; 9.750 ; 9.938        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                                                      ;
; 9.750 ; 9.938        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                                      ;
; 9.750 ; 9.938        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                      ;
; 9.750 ; 9.938        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                      ;
; 9.750 ; 9.938        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                     ;
; 9.750 ; 9.938        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                     ;
; 9.750 ; 9.938        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                                                        ;
; 9.750 ; 9.938        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                                        ;
; 9.750 ; 9.938        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                        ;
; 9.750 ; 9.938        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                        ;
; 9.750 ; 9.938        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                       ;
; 9.750 ; 9.938        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                       ;
; 9.750 ; 9.938        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                                               ;
; 9.750 ; 9.938        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                              ;
; 9.750 ; 9.938        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                                                                                                                                                                                                  ;
; 9.750 ; 9.938        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                                                                                                                                                                 ;
; 9.750 ; 9.938        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                                                                                                                                                                                 ;
; 9.750 ; 9.938        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                                                                                                                                                                                                 ;
; 9.750 ; 9.938        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                                                                                                                                                                                                  ;
; 9.750 ; 9.938        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                                                                                                                                                                                                  ;
; 9.750 ; 9.938        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                                                                                                                                                                                                  ;
; 9.750 ; 9.938        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                                                                                                                                                                                                  ;
; 9.750 ; 9.938        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                                                             ;
; 9.750 ; 9.938        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                                                                                                                                                                 ;
; 9.750 ; 9.938        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                                                                                                                                                                                                  ;
; 9.750 ; 9.938        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[2]                                                                                                                                                                                                                                                                                               ;
; 9.750 ; 9.938        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[5]                                                                                                                                                                                                                                                                                               ;
; 9.750 ; 9.938        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[10]                                                                                                                                                                                                                                                                        ;
; 9.750 ; 9.938        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[21]                                                                                                                                                                                                                                                                        ;
; 9.750 ; 9.938        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[8]                                                                                                                                                                                                                                                                         ;
; 9.750 ; 9.938        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[9]                                                                                                                                                                                                                                                                         ;
; 9.750 ; 9.938        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                                                                  ;
; 9.750 ; 9.938        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[2]                                                                                                                                                                                                                                                                                          ;
; 9.750 ; 9.938        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[5]                                                                                                                                                                                                                                                                                          ;
; 9.750 ; 9.938        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[30]                                                                                                                                                                                                                                                                          ;
; 9.750 ; 9.938        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                                                                    ;
; 9.750 ; 9.938        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[10]                                                                                                                                                                                                                                                                                                                                      ;
; 9.750 ; 9.938        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[21]                                                                                                                                                                                                                                                                                                                                      ;
; 9.750 ; 9.938        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[9]                                                                                                                                                                                                                                                                                                                                       ;
; 9.750 ; 9.938        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_new_inst                                                                                                                                                                                                                                                                                                                                    ;
; 9.750 ; 9.938        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[0]                                                                                                                                                                                                                                                                                                                           ;
; 9.750 ; 9.938        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[1]                                                                                                                                                                                                                                                                                                                           ;
; 9.750 ; 9.938        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[2]                                                                                                                                                                                                                                                                                                                           ;
; 9.750 ; 9.938        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[5]                                                                                                                                                                                                                                                                                                                           ;
; 9.750 ; 9.938        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[0]                                                                                                                                                                                                                                                                                                                           ;
; 9.750 ; 9.938        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                                                                                                                                                                        ;
; 9.750 ; 9.938        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|read                                                                                                                                                                                                                                                              ;
; 9.750 ; 9.938        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[10]                                                                                                                                                                                                                                                      ;
; 9.750 ; 9.938        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[9]                                                                                                                                                                                                                                                       ;
; 9.750 ; 9.938        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                                                                                                                                                                   ;
; 9.750 ; 9.938        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_switches:switches|readdata[5]                                                                                                                                                                                                                                                                                                                                                                         ;
; 9.756 ; 9.944        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_accul_reset:accul_reset|readdata[0]                                                                                                                                                                                                                                                                                                                                                                   ;
; 9.756 ; 9.944        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_accul_reset:accumulate|readdata[0]                                                                                                                                                                                                                                                                                                                                                                    ;
; 9.756 ; 9.944        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accul_reset_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                   ;
; 9.756 ; 9.944        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accul_reset_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                   ;
; 9.756 ; 9.944        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accumulate_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                    ;
; 9.756 ; 9.944        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accumulate_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                    ;
; 9.756 ; 9.944        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                                                               ;
; 9.756 ; 9.944        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                                               ;
; 9.756 ; 9.944        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                               ;
; 9.756 ; 9.944        ; 0.188          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                               ;
+-------+--------------+----------------+-----------------+-------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                 ;
+-------+--------------+----------------+------------------+--------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                ; Clock Edge ; Target                                                                                                                                                                             ;
+-------+--------------+----------------+------------------+--------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.711 ; 9.931        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|active_addr[5]                                                                                                                            ;
; 9.711 ; 9.931        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|active_data[14]                                                                                                                           ;
; 9.711 ; 9.931        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|active_data[20]                                                                                                                           ;
; 9.711 ; 9.931        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|active_data[22]                                                                                                                           ;
; 9.711 ; 9.931        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|active_data[23]                                                                                                                           ;
; 9.711 ; 9.931        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|active_data[24]                                                                                                                           ;
; 9.711 ; 9.931        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|active_data[25]                                                                                                                           ;
; 9.711 ; 9.931        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|active_data[26]                                                                                                                           ;
; 9.711 ; 9.931        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|active_data[28]                                                                                                                           ;
; 9.711 ; 9.931        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|active_dqm[0]                                                                                                                             ;
; 9.711 ; 9.931        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|active_dqm[1]                                                                                                                             ;
; 9.711 ; 9.931        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_count[0]                                                                                                                                ;
; 9.711 ; 9.931        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_count[1]                                                                                                                                ;
; 9.711 ; 9.931        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[14]~_Duplicate_1                                                                                                                   ;
; 9.711 ; 9.931        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[20]~_Duplicate_1                                                                                                                   ;
; 9.711 ; 9.931        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[22]~_Duplicate_1                                                                                                                   ;
; 9.711 ; 9.931        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[23]~_Duplicate_1                                                                                                                   ;
; 9.711 ; 9.931        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[24]~_Duplicate_1                                                                                                                   ;
; 9.711 ; 9.931        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[25]~_Duplicate_1                                                                                                                   ;
; 9.711 ; 9.931        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[26]~_Duplicate_1                                                                                                                   ;
; 9.711 ; 9.931        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[28]~_Duplicate_1                                                                                                                   ;
; 9.711 ; 9.931        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_next.000000001                                                                                                                          ;
; 9.711 ; 9.931        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_state.000000001                                                                                                                         ;
; 9.711 ; 9.931        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_state.000000100                                                                                                                         ;
; 9.711 ; 9.931        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_state.001000000                                                                                                                         ;
; 9.711 ; 9.931        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|refresh_counter[1]                                                                                                                        ;
; 9.711 ; 9.931        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|refresh_counter[2]                                                                                                                        ;
; 9.711 ; 9.931        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|refresh_counter[7]                                                                                                                        ;
; 9.711 ; 9.931        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|refresh_counter[8]                                                                                                                        ;
; 9.711 ; 9.931        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33] ;
; 9.711 ; 9.931        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46] ;
; 9.711 ; 9.931        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]      ;
; 9.711 ; 9.931        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]     ;
; 9.711 ; 9.931        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]      ;
; 9.711 ; 9.931        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32]     ;
; 9.711 ; 9.931        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[33]     ;
; 9.711 ; 9.931        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]      ;
; 9.711 ; 9.931        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[40]     ;
; 9.711 ; 9.931        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]     ;
; 9.711 ; 9.931        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]     ;
; 9.711 ; 9.931        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]     ;
; 9.711 ; 9.931        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47]     ;
; 9.711 ; 9.931        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49]     ;
; 9.711 ; 9.931        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50]     ;
; 9.711 ; 9.931        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[51]     ;
; 9.711 ; 9.931        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52]     ;
; 9.711 ; 9.931        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[53]     ;
; 9.711 ; 9.931        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55]     ;
; 9.711 ; 9.931        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62]     ;
; 9.711 ; 9.931        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]      ;
; 9.711 ; 9.931        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]      ;
; 9.711 ; 9.931        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|packet_in_progress                                                 ;
; 9.712 ; 9.932        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|active_addr[12]                                                                                                                           ;
; 9.712 ; 9.932        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|active_addr[13]                                                                                                                           ;
; 9.712 ; 9.932        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|active_addr[1]                                                                                                                            ;
; 9.712 ; 9.932        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|active_addr[2]                                                                                                                            ;
; 9.712 ; 9.932        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|active_addr[8]                                                                                                                            ;
; 9.712 ; 9.932        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|active_addr[9]                                                                                                                            ;
; 9.712 ; 9.932        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|active_cs_n                                                                                                                               ;
; 9.712 ; 9.932        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|active_data[0]                                                                                                                            ;
; 9.712 ; 9.932        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|active_data[12]                                                                                                                           ;
; 9.712 ; 9.932        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|active_data[13]                                                                                                                           ;
; 9.712 ; 9.932        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|active_data[15]                                                                                                                           ;
; 9.712 ; 9.932        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|active_data[16]                                                                                                                           ;
; 9.712 ; 9.932        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|active_data[17]                                                                                                                           ;
; 9.712 ; 9.932        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|active_data[1]                                                                                                                            ;
; 9.712 ; 9.932        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|active_data[29]                                                                                                                           ;
; 9.712 ; 9.932        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|active_data[2]                                                                                                                            ;
; 9.712 ; 9.932        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|active_data[30]                                                                                                                           ;
; 9.712 ; 9.932        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|active_data[31]                                                                                                                           ;
; 9.712 ; 9.932        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|active_data[3]                                                                                                                            ;
; 9.712 ; 9.932        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|active_data[4]                                                                                                                            ;
; 9.712 ; 9.932        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|active_data[5]                                                                                                                            ;
; 9.712 ; 9.932        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|active_data[6]                                                                                                                            ;
; 9.712 ; 9.932        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_0[0]                                                        ;
; 9.712 ; 9.932        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_0[1]                                                        ;
; 9.712 ; 9.932        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_0[28]                                                       ;
; 9.712 ; 9.932        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_0[29]                                                       ;
; 9.712 ; 9.932        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_0[2]                                                        ;
; 9.712 ; 9.932        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_0[30]                                                       ;
; 9.712 ; 9.932        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_0[31]                                                       ;
; 9.712 ; 9.932        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_0[33]                                                       ;
; 9.712 ; 9.932        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_0[34]                                                       ;
; 9.712 ; 9.932        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_0[35]                                                       ;
; 9.712 ; 9.932        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_0[3]                                                        ;
; 9.712 ; 9.932        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_0[45]                                                       ;
; 9.712 ; 9.932        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_1[0]                                                        ;
; 9.712 ; 9.932        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_1[1]                                                        ;
; 9.712 ; 9.932        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_1[28]                                                       ;
; 9.712 ; 9.932        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_1[29]                                                       ;
; 9.712 ; 9.932        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_1[2]                                                        ;
; 9.712 ; 9.932        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_1[30]                                                       ;
; 9.712 ; 9.932        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_1[31]                                                       ;
; 9.712 ; 9.932        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_1[32]                                                       ;
; 9.712 ; 9.932        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_1[33]                                                       ;
; 9.712 ; 9.932        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_1[34]                                                       ;
; 9.712 ; 9.932        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_1[35]                                                       ;
; 9.712 ; 9.932        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_1[3]                                                        ;
; 9.712 ; 9.932        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_1[45]                                                       ;
; 9.712 ; 9.932        ; 0.220          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_1[61]                                                       ;
+-------+--------------+----------------+------------------+--------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.633 ; 49.853       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                                                         ;
; 49.686 ; 49.874       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                                                             ;
; 49.686 ; 49.874       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                                             ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000                                                   ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.010                                                   ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100                                                   ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0]                                                    ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1]                                                    ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[0]                                                        ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[15]                                                       ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23]                                                       ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24]                                                       ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25]                                                       ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26]                                                       ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27]                                                       ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[32]                                                       ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33]                                                       ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34]                                                       ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[35]                                                       ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[36]                                                       ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[37]                                                       ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                                                                                     ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                             ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                                                                                               ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                         ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                         ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                         ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                         ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                         ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                         ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                          ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                          ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                          ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                          ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                          ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                          ;
; 49.687 ; 49.875       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                          ;
; 49.688 ; 49.876       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[10]                                                       ;
; 49.688 ; 49.876       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[11]                                                       ;
; 49.688 ; 49.876       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[12]                                                       ;
; 49.688 ; 49.876       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[13]                                                       ;
; 49.688 ; 49.876       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[14]                                                       ;
; 49.688 ; 49.876       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16]                                                       ;
; 49.688 ; 49.876       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17]                                                       ;
; 49.688 ; 49.876       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18]                                                       ;
; 49.688 ; 49.876       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19]                                                       ;
; 49.688 ; 49.876       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[1]                                                        ;
; 49.688 ; 49.876       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20]                                                       ;
; 49.688 ; 49.876       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21]                                                       ;
; 49.688 ; 49.876       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22]                                                       ;
; 49.688 ; 49.876       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28]                                                       ;
; 49.688 ; 49.876       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29]                                                       ;
; 49.688 ; 49.876       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[2]                                                        ;
; 49.688 ; 49.876       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30]                                                       ;
; 49.688 ; 49.876       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[31]                                                       ;
; 49.688 ; 49.876       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[3]                                                        ;
; 49.688 ; 49.876       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[4]                                                        ;
; 49.688 ; 49.876       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[5]                                                        ;
; 49.688 ; 49.876       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[6]                                                        ;
; 49.688 ; 49.876       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[7]                                                        ;
; 49.688 ; 49.876       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[8]                                                        ;
; 49.688 ; 49.876       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[9]                                                        ;
; 49.688 ; 49.876       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                                                                          ;
; 49.688 ; 49.876       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                                                                          ;
; 49.688 ; 49.876       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                                                          ;
; 49.688 ; 49.876       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                                                                                          ;
; 49.688 ; 49.876       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                                                                                        ;
; 49.688 ; 49.876       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                                                                        ;
; 49.688 ; 49.876       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                                                                        ;
; 49.688 ; 49.876       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                                                                                                        ;
; 49.688 ; 49.876       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                                                                               ;
; 49.688 ; 49.876       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                                                               ;
; 49.688 ; 49.876       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                                                               ;
; 49.688 ; 49.876       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                                                                               ;
; 49.688 ; 49.876       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                                                               ;
; 49.688 ; 49.876       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                                                                                                               ;
; 49.688 ; 49.876       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                                                                                 ;
; 49.688 ; 49.876       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                                                 ;
; 49.688 ; 49.876       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                                                                 ;
; 49.688 ; 49.876       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                                                 ;
; 49.688 ; 49.876       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                                                                                 ;
; 49.688 ; 49.876       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                                                              ;
; 49.688 ; 49.876       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                                              ;
; 49.688 ; 49.876       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                                                              ;
; 49.688 ; 49.876       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                                                              ;
; 49.688 ; 49.876       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                                                                              ;
; 49.688 ; 49.876       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                                                                              ;
; 49.688 ; 49.876       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                                                                              ;
; 49.688 ; 49.876       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                                                                              ;
; 49.688 ; 49.876       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                                                                              ;
; 49.688 ; 49.876       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                                                                                                              ;
; 49.688 ; 49.876       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]                                                                                                                                                  ;
; 49.688 ; 49.876       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]                                                                                                                                                  ;
; 49.688 ; 49.876       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]                                                                                                                                                  ;
; 49.688 ; 49.876       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]                                                                                                                                                  ;
; 49.688 ; 49.876       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                                                                                                  ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Setup Times                                                                                    ;
+--------------+-------------+-------+-------+------------+--------------------------------------+
; Data Port    ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                      ;
+--------------+-------------+-------+-------+------------+--------------------------------------+
; DRAM_DQ[*]   ; main_clk_50 ; 6.786 ; 7.207 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]  ; main_clk_50 ; 6.738 ; 7.159 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]  ; main_clk_50 ; 6.734 ; 7.155 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]  ; main_clk_50 ; 6.723 ; 7.144 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]  ; main_clk_50 ; 6.749 ; 7.170 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]  ; main_clk_50 ; 6.713 ; 7.134 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]  ; main_clk_50 ; 6.736 ; 7.157 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]  ; main_clk_50 ; 6.746 ; 7.167 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]  ; main_clk_50 ; 6.717 ; 7.138 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]  ; main_clk_50 ; 6.731 ; 7.152 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]  ; main_clk_50 ; 6.741 ; 7.162 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10] ; main_clk_50 ; 6.759 ; 7.180 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11] ; main_clk_50 ; 6.760 ; 7.181 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12] ; main_clk_50 ; 6.739 ; 7.160 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13] ; main_clk_50 ; 6.786 ; 7.207 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14] ; main_clk_50 ; 6.768 ; 7.189 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15] ; main_clk_50 ; 6.761 ; 7.182 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16] ; main_clk_50 ; 6.710 ; 7.131 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17] ; main_clk_50 ; 6.720 ; 7.141 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18] ; main_clk_50 ; 6.714 ; 7.135 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19] ; main_clk_50 ; 6.733 ; 7.154 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20] ; main_clk_50 ; 6.723 ; 7.144 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21] ; main_clk_50 ; 6.751 ; 7.172 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22] ; main_clk_50 ; 6.720 ; 7.141 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23] ; main_clk_50 ; 6.706 ; 7.127 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24] ; main_clk_50 ; 6.701 ; 7.122 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25] ; main_clk_50 ; 6.665 ; 7.086 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26] ; main_clk_50 ; 6.695 ; 7.116 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27] ; main_clk_50 ; 6.695 ; 7.116 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28] ; main_clk_50 ; 6.687 ; 7.108 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29] ; main_clk_50 ; 6.687 ; 7.108 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30] ; main_clk_50 ; 6.717 ; 7.138 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31] ; main_clk_50 ; 6.731 ; 7.152 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; KEY[*]       ; main_clk_50 ; 2.704 ; 3.203 ; Rise       ; main_clk_50                          ;
;  KEY[2]      ; main_clk_50 ; 2.105 ; 2.528 ; Rise       ; main_clk_50                          ;
;  KEY[3]      ; main_clk_50 ; 2.704 ; 3.203 ; Rise       ; main_clk_50                          ;
; SW[*]        ; main_clk_50 ; 3.263 ; 3.778 ; Rise       ; main_clk_50                          ;
;  SW[0]       ; main_clk_50 ; 2.924 ; 3.413 ; Rise       ; main_clk_50                          ;
;  SW[1]       ; main_clk_50 ; 3.263 ; 3.778 ; Rise       ; main_clk_50                          ;
;  SW[2]       ; main_clk_50 ; 2.842 ; 3.319 ; Rise       ; main_clk_50                          ;
;  SW[3]       ; main_clk_50 ; 2.849 ; 3.336 ; Rise       ; main_clk_50                          ;
;  SW[4]       ; main_clk_50 ; 2.818 ; 3.308 ; Rise       ; main_clk_50                          ;
;  SW[5]       ; main_clk_50 ; 2.887 ; 3.359 ; Rise       ; main_clk_50                          ;
;  SW[6]       ; main_clk_50 ; 2.839 ; 3.320 ; Rise       ; main_clk_50                          ;
;  SW[7]       ; main_clk_50 ; 3.026 ; 3.527 ; Rise       ; main_clk_50                          ;
+--------------+-------------+-------+-------+------------+--------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Hold Times                                                                                       ;
+--------------+-------------+--------+--------+------------+--------------------------------------+
; Data Port    ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                      ;
+--------------+-------------+--------+--------+------------+--------------------------------------+
; DRAM_DQ[*]   ; main_clk_50 ; -5.935 ; -6.344 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]  ; main_clk_50 ; -6.010 ; -6.419 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]  ; main_clk_50 ; -6.005 ; -6.414 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]  ; main_clk_50 ; -5.994 ; -6.403 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]  ; main_clk_50 ; -6.020 ; -6.429 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]  ; main_clk_50 ; -5.984 ; -6.393 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]  ; main_clk_50 ; -6.007 ; -6.416 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]  ; main_clk_50 ; -6.017 ; -6.426 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]  ; main_clk_50 ; -5.988 ; -6.397 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]  ; main_clk_50 ; -6.003 ; -6.412 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]  ; main_clk_50 ; -6.013 ; -6.422 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10] ; main_clk_50 ; -6.031 ; -6.440 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11] ; main_clk_50 ; -6.033 ; -6.442 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12] ; main_clk_50 ; -6.011 ; -6.420 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13] ; main_clk_50 ; -6.058 ; -6.467 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14] ; main_clk_50 ; -6.040 ; -6.449 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15] ; main_clk_50 ; -6.033 ; -6.442 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16] ; main_clk_50 ; -5.982 ; -6.391 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17] ; main_clk_50 ; -5.992 ; -6.401 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18] ; main_clk_50 ; -5.985 ; -6.394 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19] ; main_clk_50 ; -6.005 ; -6.414 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20] ; main_clk_50 ; -5.995 ; -6.404 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21] ; main_clk_50 ; -6.024 ; -6.433 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22] ; main_clk_50 ; -5.992 ; -6.401 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23] ; main_clk_50 ; -5.978 ; -6.387 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24] ; main_clk_50 ; -5.973 ; -6.382 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25] ; main_clk_50 ; -5.935 ; -6.344 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26] ; main_clk_50 ; -5.965 ; -6.374 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27] ; main_clk_50 ; -5.965 ; -6.374 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28] ; main_clk_50 ; -5.958 ; -6.367 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29] ; main_clk_50 ; -5.958 ; -6.367 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30] ; main_clk_50 ; -5.988 ; -6.397 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31] ; main_clk_50 ; -6.002 ; -6.411 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; KEY[*]       ; main_clk_50 ; -1.627 ; -2.024 ; Rise       ; main_clk_50                          ;
;  KEY[2]      ; main_clk_50 ; -1.627 ; -2.024 ; Rise       ; main_clk_50                          ;
;  KEY[3]      ; main_clk_50 ; -2.202 ; -2.672 ; Rise       ; main_clk_50                          ;
; SW[*]        ; main_clk_50 ; -2.256 ; -2.704 ; Rise       ; main_clk_50                          ;
;  SW[0]       ; main_clk_50 ; -2.415 ; -2.876 ; Rise       ; main_clk_50                          ;
;  SW[1]       ; main_clk_50 ; -2.684 ; -3.156 ; Rise       ; main_clk_50                          ;
;  SW[2]       ; main_clk_50 ; -2.337 ; -2.786 ; Rise       ; main_clk_50                          ;
;  SW[3]       ; main_clk_50 ; -2.343 ; -2.802 ; Rise       ; main_clk_50                          ;
;  SW[4]       ; main_clk_50 ; -2.256 ; -2.704 ; Rise       ; main_clk_50                          ;
;  SW[5]       ; main_clk_50 ; -2.378 ; -2.822 ; Rise       ; main_clk_50                          ;
;  SW[6]       ; main_clk_50 ; -2.333 ; -2.786 ; Rise       ; main_clk_50                          ;
;  SW[7]       ; main_clk_50 ; -2.513 ; -2.985 ; Rise       ; main_clk_50                          ;
+--------------+-------------+--------+--------+------------+--------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                              ;
+----------------+-------------+--------+--------+------------+--------------------------------------+
; Data Port      ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                      ;
+----------------+-------------+--------+--------+------------+--------------------------------------+
; DRAM_ADDR[*]   ; main_clk_50 ; 1.234  ; 1.074  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[0]  ; main_clk_50 ; 1.199  ; 1.039  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[1]  ; main_clk_50 ; 1.144  ; 0.984  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[2]  ; main_clk_50 ; 1.044  ; 0.881  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[3]  ; main_clk_50 ; 1.234  ; 1.074  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[4]  ; main_clk_50 ; 1.154  ; 0.994  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[5]  ; main_clk_50 ; 1.169  ; 1.009  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[6]  ; main_clk_50 ; 1.080  ; 0.917  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[7]  ; main_clk_50 ; 1.105  ; 0.942  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[8]  ; main_clk_50 ; 1.172  ; 1.012  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[9]  ; main_clk_50 ; 1.167  ; 1.007  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[10] ; main_clk_50 ; 1.117  ; 0.954  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[11] ; main_clk_50 ; 1.194  ; 1.034  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[12] ; main_clk_50 ; 1.179  ; 1.019  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_BA[*]     ; main_clk_50 ; 1.198  ; 1.038  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_BA[0]    ; main_clk_50 ; 1.054  ; 0.891  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_BA[1]    ; main_clk_50 ; 1.198  ; 1.038  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CAS_N     ; main_clk_50 ; 1.161  ; 1.001  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CS_N      ; main_clk_50 ; 1.218  ; 1.058  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_DQ[*]     ; main_clk_50 ; 1.256  ; 1.096  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]    ; main_clk_50 ; 1.177  ; 1.017  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]    ; main_clk_50 ; 1.222  ; 1.062  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]    ; main_clk_50 ; 1.233  ; 1.073  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]    ; main_clk_50 ; 1.227  ; 1.067  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]    ; main_clk_50 ; 1.223  ; 1.063  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]    ; main_clk_50 ; 1.240  ; 1.080  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]    ; main_clk_50 ; 1.250  ; 1.090  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]    ; main_clk_50 ; 1.239  ; 1.079  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]    ; main_clk_50 ; 1.204  ; 1.044  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]    ; main_clk_50 ; 1.214  ; 1.054  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]   ; main_clk_50 ; 1.256  ; 1.096  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]   ; main_clk_50 ; 1.174  ; 1.014  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]   ; main_clk_50 ; 1.236  ; 1.076  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]   ; main_clk_50 ; 1.249  ; 1.089  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]   ; main_clk_50 ; 1.115  ; 0.952  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]   ; main_clk_50 ; 1.234  ; 1.074  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16]   ; main_clk_50 ; 1.185  ; 1.025  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17]   ; main_clk_50 ; 1.175  ; 1.015  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18]   ; main_clk_50 ; 1.222  ; 1.062  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19]   ; main_clk_50 ; 1.202  ; 1.042  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20]   ; main_clk_50 ; 1.192  ; 1.032  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21]   ; main_clk_50 ; 1.163  ; 1.003  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22]   ; main_clk_50 ; 1.195  ; 1.035  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23]   ; main_clk_50 ; 1.169  ; 1.009  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24]   ; main_clk_50 ; 1.174  ; 1.014  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25]   ; main_clk_50 ; 1.212  ; 1.052  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26]   ; main_clk_50 ; 1.242  ; 1.082  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27]   ; main_clk_50 ; 1.242  ; 1.082  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28]   ; main_clk_50 ; 1.209  ; 1.049  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29]   ; main_clk_50 ; 1.209  ; 1.049  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30]   ; main_clk_50 ; 1.239  ; 1.079  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31]   ; main_clk_50 ; 1.245  ; 1.085  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_DQM[*]    ; main_clk_50 ; 1.235  ; 1.075  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQM[0]   ; main_clk_50 ; 1.235  ; 1.075  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQM[1]   ; main_clk_50 ; 1.171  ; 1.011  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQM[2]   ; main_clk_50 ; 1.195  ; 1.035  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQM[3]   ; main_clk_50 ; 1.102  ; 0.939  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_RAS_N     ; main_clk_50 ; 1.177  ; 1.017  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_WE_N      ; main_clk_50 ; 1.156  ; 0.996  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CLK       ; main_clk_50 ; -2.189 ;        ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[1] ;
; DRAM_CLK       ; main_clk_50 ;        ; -2.205 ; Fall       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[1] ;
; LEDG[*]        ; main_clk_50 ; 11.586 ; 11.361 ; Rise       ; main_clk_50                          ;
;  LEDG[0]       ; main_clk_50 ; 11.162 ; 11.081 ; Rise       ; main_clk_50                          ;
;  LEDG[1]       ; main_clk_50 ; 10.818 ; 10.796 ; Rise       ; main_clk_50                          ;
;  LEDG[2]       ; main_clk_50 ; 9.029  ; 9.116  ; Rise       ; main_clk_50                          ;
;  LEDG[3]       ; main_clk_50 ; 11.586 ; 11.361 ; Rise       ; main_clk_50                          ;
;  LEDG[4]       ; main_clk_50 ; 10.428 ; 10.364 ; Rise       ; main_clk_50                          ;
;  LEDG[5]       ; main_clk_50 ; 10.685 ; 10.606 ; Rise       ; main_clk_50                          ;
;  LEDG[6]       ; main_clk_50 ; 10.402 ; 10.251 ; Rise       ; main_clk_50                          ;
;  LEDG[7]       ; main_clk_50 ; 9.389  ; 9.389  ; Rise       ; main_clk_50                          ;
+----------------+-------------+--------+--------+------------+--------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                      ;
+----------------+-------------+--------+--------+------------+--------------------------------------+
; Data Port      ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                      ;
+----------------+-------------+--------+--------+------------+--------------------------------------+
; DRAM_ADDR[*]   ; main_clk_50 ; 0.528  ; 0.372  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[0]  ; main_clk_50 ; 0.681  ; 0.528  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[1]  ; main_clk_50 ; 0.628  ; 0.475  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[2]  ; main_clk_50 ; 0.528  ; 0.372  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[3]  ; main_clk_50 ; 0.716  ; 0.563  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[4]  ; main_clk_50 ; 0.638  ; 0.485  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[5]  ; main_clk_50 ; 0.652  ; 0.499  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[6]  ; main_clk_50 ; 0.564  ; 0.408  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[7]  ; main_clk_50 ; 0.587  ; 0.431  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[8]  ; main_clk_50 ; 0.656  ; 0.503  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[9]  ; main_clk_50 ; 0.650  ; 0.497  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[10] ; main_clk_50 ; 0.599  ; 0.443  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[11] ; main_clk_50 ; 0.677  ; 0.524  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[12] ; main_clk_50 ; 0.662  ; 0.509  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_BA[*]     ; main_clk_50 ; 0.538  ; 0.382  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_BA[0]    ; main_clk_50 ; 0.538  ; 0.382  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_BA[1]    ; main_clk_50 ; 0.680  ; 0.527  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CAS_N     ; main_clk_50 ; 0.644  ; 0.491  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CS_N      ; main_clk_50 ; 0.700  ; 0.547  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_DQ[*]     ; main_clk_50 ; 0.598  ; 0.442  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]    ; main_clk_50 ; 0.660  ; 0.507  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]    ; main_clk_50 ; 0.704  ; 0.551  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]    ; main_clk_50 ; 0.715  ; 0.562  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]    ; main_clk_50 ; 0.709  ; 0.556  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]    ; main_clk_50 ; 0.705  ; 0.552  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]    ; main_clk_50 ; 0.722  ; 0.569  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]    ; main_clk_50 ; 0.732  ; 0.579  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]    ; main_clk_50 ; 0.721  ; 0.568  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]    ; main_clk_50 ; 0.687  ; 0.534  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]    ; main_clk_50 ; 0.697  ; 0.544  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]   ; main_clk_50 ; 0.739  ; 0.586  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]   ; main_clk_50 ; 0.658  ; 0.505  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]   ; main_clk_50 ; 0.719  ; 0.566  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]   ; main_clk_50 ; 0.732  ; 0.579  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]   ; main_clk_50 ; 0.598  ; 0.442  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]   ; main_clk_50 ; 0.717  ; 0.564  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16]   ; main_clk_50 ; 0.668  ; 0.515  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17]   ; main_clk_50 ; 0.658  ; 0.505  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18]   ; main_clk_50 ; 0.704  ; 0.551  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19]   ; main_clk_50 ; 0.685  ; 0.532  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20]   ; main_clk_50 ; 0.675  ; 0.522  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21]   ; main_clk_50 ; 0.647  ; 0.494  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22]   ; main_clk_50 ; 0.678  ; 0.525  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23]   ; main_clk_50 ; 0.652  ; 0.499  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24]   ; main_clk_50 ; 0.657  ; 0.504  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25]   ; main_clk_50 ; 0.693  ; 0.540  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26]   ; main_clk_50 ; 0.723  ; 0.570  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27]   ; main_clk_50 ; 0.723  ; 0.570  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28]   ; main_clk_50 ; 0.691  ; 0.538  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29]   ; main_clk_50 ; 0.691  ; 0.538  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30]   ; main_clk_50 ; 0.721  ; 0.568  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31]   ; main_clk_50 ; 0.727  ; 0.574  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_DQM[*]    ; main_clk_50 ; 0.584  ; 0.428  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQM[0]   ; main_clk_50 ; 0.717  ; 0.564  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQM[1]   ; main_clk_50 ; 0.654  ; 0.501  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQM[2]   ; main_clk_50 ; 0.678  ; 0.525  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQM[3]   ; main_clk_50 ; 0.584  ; 0.428  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_RAS_N     ; main_clk_50 ; 0.659  ; 0.506  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_WE_N      ; main_clk_50 ; 0.640  ; 0.487  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CLK       ; main_clk_50 ; -2.646 ;        ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[1] ;
; DRAM_CLK       ; main_clk_50 ;        ; -2.663 ; Fall       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[1] ;
; LEDG[*]        ; main_clk_50 ; 8.717  ; 8.799  ; Rise       ; main_clk_50                          ;
;  LEDG[0]       ; main_clk_50 ; 10.761 ; 10.681 ; Rise       ; main_clk_50                          ;
;  LEDG[1]       ; main_clk_50 ; 10.430 ; 10.408 ; Rise       ; main_clk_50                          ;
;  LEDG[2]       ; main_clk_50 ; 8.717  ; 8.799  ; Rise       ; main_clk_50                          ;
;  LEDG[3]       ; main_clk_50 ; 11.171 ; 10.953 ; Rise       ; main_clk_50                          ;
;  LEDG[4]       ; main_clk_50 ; 10.057 ; 9.994  ; Rise       ; main_clk_50                          ;
;  LEDG[5]       ; main_clk_50 ; 10.306 ; 10.228 ; Rise       ; main_clk_50                          ;
;  LEDG[6]       ; main_clk_50 ; 10.033 ; 9.886  ; Rise       ; main_clk_50                          ;
;  LEDG[7]       ; main_clk_50 ; 9.061  ; 9.059  ; Rise       ; main_clk_50                          ;
+----------------+-------------+--------+--------+------------+--------------------------------------+


+------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                            ;
+--------------+-------------+-------+-------+------------+--------------------------------------+
; Data Port    ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                      ;
+--------------+-------------+-------+-------+------------+--------------------------------------+
; DRAM_DQ[*]   ; main_clk_50 ; 0.865 ; 0.669 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]  ; main_clk_50 ; 0.955 ; 0.764 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]  ; main_clk_50 ; 0.980 ; 0.789 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]  ; main_clk_50 ; 0.991 ; 0.800 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]  ; main_clk_50 ; 0.975 ; 0.784 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]  ; main_clk_50 ; 0.991 ; 0.800 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]  ; main_clk_50 ; 0.988 ; 0.797 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]  ; main_clk_50 ; 0.988 ; 0.797 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]  ; main_clk_50 ; 0.997 ; 0.806 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]  ; main_clk_50 ; 0.972 ; 0.781 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]  ; main_clk_50 ; 0.972 ; 0.781 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10] ; main_clk_50 ; 0.984 ; 0.793 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11] ; main_clk_50 ; 0.942 ; 0.751 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12] ; main_clk_50 ; 0.984 ; 0.793 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13] ; main_clk_50 ; 0.967 ; 0.776 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14] ; main_clk_50 ; 0.865 ; 0.669 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15] ; main_clk_50 ; 0.972 ; 0.781 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16] ; main_clk_50 ; 0.973 ; 0.782 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17] ; main_clk_50 ; 0.963 ; 0.772 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18] ; main_clk_50 ; 0.990 ; 0.799 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19] ; main_clk_50 ; 0.970 ; 0.779 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20] ; main_clk_50 ; 0.970 ; 0.779 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21] ; main_clk_50 ; 0.941 ; 0.750 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22] ; main_clk_50 ; 0.973 ; 0.782 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23] ; main_clk_50 ; 0.967 ; 0.776 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24] ; main_clk_50 ; 0.972 ; 0.781 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25] ; main_clk_50 ; 1.010 ; 0.819 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26] ; main_clk_50 ; 1.010 ; 0.819 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27] ; main_clk_50 ; 1.010 ; 0.819 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28] ; main_clk_50 ; 0.997 ; 0.806 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29] ; main_clk_50 ; 0.997 ; 0.806 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30] ; main_clk_50 ; 0.997 ; 0.806 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31] ; main_clk_50 ; 0.993 ; 0.802 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
+--------------+-------------+-------+-------+------------+--------------------------------------+


+------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                    ;
+--------------+-------------+-------+-------+------------+--------------------------------------+
; Data Port    ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                      ;
+--------------+-------------+-------+-------+------------+--------------------------------------+
; DRAM_DQ[*]   ; main_clk_50 ; 0.354 ; 0.163 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]  ; main_clk_50 ; 0.444 ; 0.258 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]  ; main_clk_50 ; 0.468 ; 0.282 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]  ; main_clk_50 ; 0.479 ; 0.293 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]  ; main_clk_50 ; 0.463 ; 0.277 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]  ; main_clk_50 ; 0.479 ; 0.293 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]  ; main_clk_50 ; 0.476 ; 0.290 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]  ; main_clk_50 ; 0.476 ; 0.290 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]  ; main_clk_50 ; 0.485 ; 0.299 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]  ; main_clk_50 ; 0.461 ; 0.275 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]  ; main_clk_50 ; 0.461 ; 0.275 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10] ; main_clk_50 ; 0.473 ; 0.287 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11] ; main_clk_50 ; 0.432 ; 0.246 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12] ; main_clk_50 ; 0.473 ; 0.287 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13] ; main_clk_50 ; 0.456 ; 0.270 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14] ; main_clk_50 ; 0.354 ; 0.163 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15] ; main_clk_50 ; 0.461 ; 0.275 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16] ; main_clk_50 ; 0.462 ; 0.276 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17] ; main_clk_50 ; 0.452 ; 0.266 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18] ; main_clk_50 ; 0.478 ; 0.292 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19] ; main_clk_50 ; 0.459 ; 0.273 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20] ; main_clk_50 ; 0.459 ; 0.273 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21] ; main_clk_50 ; 0.431 ; 0.245 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22] ; main_clk_50 ; 0.462 ; 0.276 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23] ; main_clk_50 ; 0.456 ; 0.270 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24] ; main_clk_50 ; 0.461 ; 0.275 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25] ; main_clk_50 ; 0.497 ; 0.311 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26] ; main_clk_50 ; 0.497 ; 0.311 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27] ; main_clk_50 ; 0.497 ; 0.311 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28] ; main_clk_50 ; 0.485 ; 0.299 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29] ; main_clk_50 ; 0.485 ; 0.299 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30] ; main_clk_50 ; 0.485 ; 0.299 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31] ; main_clk_50 ; 0.481 ; 0.295 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
+--------------+-------------+-------+-------+------------+--------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                   ;
+--------------+-------------+-----------+-----------+------------+--------------------------------------+
; Data Port    ; Clock Port  ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                      ;
+--------------+-------------+-----------+-----------+------------+--------------------------------------+
; DRAM_DQ[*]   ; main_clk_50 ; 0.737     ; 0.933     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]  ; main_clk_50 ; 0.832     ; 1.023     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]  ; main_clk_50 ; 0.857     ; 1.048     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]  ; main_clk_50 ; 0.868     ; 1.059     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]  ; main_clk_50 ; 0.852     ; 1.043     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]  ; main_clk_50 ; 0.868     ; 1.059     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]  ; main_clk_50 ; 0.865     ; 1.056     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]  ; main_clk_50 ; 0.865     ; 1.056     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]  ; main_clk_50 ; 0.874     ; 1.065     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]  ; main_clk_50 ; 0.849     ; 1.040     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]  ; main_clk_50 ; 0.849     ; 1.040     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10] ; main_clk_50 ; 0.861     ; 1.052     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11] ; main_clk_50 ; 0.819     ; 1.010     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12] ; main_clk_50 ; 0.861     ; 1.052     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13] ; main_clk_50 ; 0.844     ; 1.035     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14] ; main_clk_50 ; 0.737     ; 0.933     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15] ; main_clk_50 ; 0.849     ; 1.040     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16] ; main_clk_50 ; 0.850     ; 1.041     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17] ; main_clk_50 ; 0.840     ; 1.031     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18] ; main_clk_50 ; 0.867     ; 1.058     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19] ; main_clk_50 ; 0.847     ; 1.038     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20] ; main_clk_50 ; 0.847     ; 1.038     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21] ; main_clk_50 ; 0.818     ; 1.009     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22] ; main_clk_50 ; 0.850     ; 1.041     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23] ; main_clk_50 ; 0.844     ; 1.035     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24] ; main_clk_50 ; 0.849     ; 1.040     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25] ; main_clk_50 ; 0.887     ; 1.078     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26] ; main_clk_50 ; 0.887     ; 1.078     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27] ; main_clk_50 ; 0.887     ; 1.078     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28] ; main_clk_50 ; 0.874     ; 1.065     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29] ; main_clk_50 ; 0.874     ; 1.065     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30] ; main_clk_50 ; 0.874     ; 1.065     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31] ; main_clk_50 ; 0.870     ; 1.061     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
+--------------+-------------+-----------+-----------+------------+--------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                           ;
+--------------+-------------+-----------+-----------+------------+--------------------------------------+
; Data Port    ; Clock Port  ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                      ;
+--------------+-------------+-----------+-----------+------------+--------------------------------------+
; DRAM_DQ[*]   ; main_clk_50 ; 0.229     ; 0.420     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]  ; main_clk_50 ; 0.324     ; 0.510     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]  ; main_clk_50 ; 0.348     ; 0.534     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]  ; main_clk_50 ; 0.359     ; 0.545     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]  ; main_clk_50 ; 0.343     ; 0.529     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]  ; main_clk_50 ; 0.359     ; 0.545     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]  ; main_clk_50 ; 0.356     ; 0.542     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]  ; main_clk_50 ; 0.356     ; 0.542     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]  ; main_clk_50 ; 0.365     ; 0.551     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]  ; main_clk_50 ; 0.341     ; 0.527     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]  ; main_clk_50 ; 0.341     ; 0.527     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10] ; main_clk_50 ; 0.353     ; 0.539     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11] ; main_clk_50 ; 0.312     ; 0.498     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12] ; main_clk_50 ; 0.353     ; 0.539     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13] ; main_clk_50 ; 0.336     ; 0.522     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14] ; main_clk_50 ; 0.229     ; 0.420     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15] ; main_clk_50 ; 0.341     ; 0.527     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16] ; main_clk_50 ; 0.342     ; 0.528     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17] ; main_clk_50 ; 0.332     ; 0.518     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18] ; main_clk_50 ; 0.358     ; 0.544     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19] ; main_clk_50 ; 0.339     ; 0.525     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20] ; main_clk_50 ; 0.339     ; 0.525     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21] ; main_clk_50 ; 0.311     ; 0.497     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22] ; main_clk_50 ; 0.342     ; 0.528     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23] ; main_clk_50 ; 0.336     ; 0.522     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24] ; main_clk_50 ; 0.341     ; 0.527     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25] ; main_clk_50 ; 0.377     ; 0.563     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26] ; main_clk_50 ; 0.377     ; 0.563     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27] ; main_clk_50 ; 0.377     ; 0.563     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28] ; main_clk_50 ; 0.365     ; 0.551     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29] ; main_clk_50 ; 0.365     ; 0.551     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30] ; main_clk_50 ; 0.365     ; 0.551     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31] ; main_clk_50 ; 0.361     ; 0.547     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
+--------------+-------------+-----------+-----------+------------+--------------------------------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 17
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.235
Worst Case Available Settling Time: 33.113 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                          ;
+------------+-----------------+--------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                           ; Note ;
+------------+-----------------+--------------------------------------+------+
; 79.4 MHz   ; 79.4 MHz        ; main_clk_50                          ;      ;
; 90.85 MHz  ; 90.85 MHz       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;      ;
; 170.82 MHz ; 170.82 MHz      ; altera_reserved_tck                  ;      ;
+------------+-----------------+--------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                            ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 3.692  ; 0.000         ;
; main_clk_50                          ; 7.406  ; 0.000         ;
; altera_reserved_tck                  ; 47.073 ; 0.000         ;
+--------------------------------------+--------+---------------+


+--------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                            ;
+--------------------------------------+-------+---------------+
; Clock                                ; Slack ; End Point TNS ;
+--------------------------------------+-------+---------------+
; altera_reserved_tck                  ; 0.353 ; 0.000         ;
; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.353 ; 0.000         ;
; main_clk_50                          ; 0.353 ; 0.000         ;
+--------------------------------------+-------+---------------+


+---------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                         ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; main_clk_50                          ; 13.744 ; 0.000         ;
; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 14.708 ; 0.000         ;
; altera_reserved_tck                  ; 48.748 ; 0.000         ;
+--------------------------------------+--------+---------------+


+--------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                         ;
+--------------------------------------+-------+---------------+
; Clock                                ; Slack ; End Point TNS ;
+--------------------------------------+-------+---------------+
; altera_reserved_tck                  ; 1.040 ; 0.000         ;
; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 4.219 ; 0.000         ;
; main_clk_50                          ; 5.142 ; 0.000         ;
+--------------------------------------+-------+---------------+


+---------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary              ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; main_clk_50                          ; 9.648  ; 0.000         ;
; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 9.710  ; 0.000         ;
; altera_reserved_tck                  ; 49.578 ; 0.000         ;
+--------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                ;
+-------+------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                    ; To Node                                             ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 3.692 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[1]                                                                                         ; DRAM_CLK                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[1] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 10.000       ; 0.000      ; 4.308      ;
; 8.993 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_1[49] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[5]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.143     ; 10.773     ;
; 9.001 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_1[49] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[9]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.155     ; 10.753     ;
; 9.024 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_0[49] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[5]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.143     ; 10.742     ;
; 9.032 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_0[49] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[9]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.155     ; 10.722     ;
; 9.035 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|rd_address  ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[5]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.136     ; 10.738     ;
; 9.043 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|rd_address  ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[9]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.148     ; 10.718     ;
; 9.050 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_1[49] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[4]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.168     ; 10.691     ;
; 9.067 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_1[49] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[7]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.134     ; 10.708     ;
; 9.081 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_0[49] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[4]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.168     ; 10.660     ;
; 9.092 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|rd_address  ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[4]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.161     ; 10.656     ;
; 9.098 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_0[49] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[7]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.134     ; 10.677     ;
; 9.109 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|rd_address  ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[7]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.127     ; 10.673     ;
; 9.143 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_1[49] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[0]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.155     ; 10.611     ;
; 9.161 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_1[49] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_bank[0]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.175     ; 10.573     ;
; 9.174 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_0[49] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[0]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.155     ; 10.580     ;
; 9.185 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|rd_address  ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[0]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.148     ; 10.576     ;
; 9.192 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_0[49] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_bank[0]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.175     ; 10.542     ;
; 9.203 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|rd_address  ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_bank[0]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.168     ; 10.538     ;
; 9.204 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_1[49] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[0]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.112     ; 10.593     ;
; 9.217 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_1[49] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[8]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.149     ; 10.543     ;
; 9.235 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_0[49] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[0]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.112     ; 10.562     ;
; 9.246 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|rd_address  ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[0]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.105     ; 10.558     ;
; 9.248 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_0[49] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[8]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.149     ; 10.512     ;
; 9.257 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_1[49] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[6]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.149     ; 10.503     ;
; 9.259 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|rd_address  ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[8]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.142     ; 10.508     ;
; 9.288 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_0[49] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[6]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.149     ; 10.472     ;
; 9.299 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|rd_address  ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[6]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.142     ; 10.468     ;
; 9.369 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_1[49] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_dqm[1]   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.161     ; 10.379     ;
; 9.400 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_0[49] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_dqm[1]   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.161     ; 10.348     ;
; 9.411 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|rd_address  ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_dqm[1]   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.154     ; 10.344     ;
; 9.441 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_1[49] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[21] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.147     ; 10.321     ;
; 9.448 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_1[48] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[5]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.143     ; 10.318     ;
; 9.456 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_1[48] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[9]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.155     ; 10.298     ;
; 9.472 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_0[49] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[21] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.147     ; 10.290     ;
; 9.480 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_1[49] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[19] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.119     ; 10.310     ;
; 9.483 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|rd_address  ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[21] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.140     ; 10.286     ;
; 9.492 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_1[49] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[20] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.119     ; 10.298     ;
; 9.498 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_1[49] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[31] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.118     ; 10.293     ;
; 9.505 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_1[48] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[4]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.168     ; 10.236     ;
; 9.510 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_1[49] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[24] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.138     ; 10.261     ;
; 9.511 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_0[49] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[19] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.119     ; 10.279     ;
; 9.522 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_1[49] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[12] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.126     ; 10.261     ;
; 9.522 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_1[48] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[7]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.134     ; 10.253     ;
; 9.522 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|rd_address  ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[19] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.112     ; 10.275     ;
; 9.523 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_0[49] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[20] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.119     ; 10.267     ;
; 9.529 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_0[49] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[31] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.118     ; 10.262     ;
; 9.534 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|rd_address  ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[20] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.112     ; 10.263     ;
; 9.540 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|rd_address  ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[31] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.111     ; 10.258     ;
; 9.541 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_0[48] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[5]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.143     ; 10.225     ;
; 9.541 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_0[49] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[24] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.138     ; 10.230     ;
; 9.549 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_0[48] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[9]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.155     ; 10.205     ;
; 9.552 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_1[49] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[13] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.143     ; 10.214     ;
; 9.552 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|rd_address  ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[24] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.131     ; 10.226     ;
; 9.553 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_0[49] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[12] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.126     ; 10.230     ;
; 9.557 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_1[49] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[28] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.112     ; 10.240     ;
; 9.564 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|rd_address  ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[12] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.119     ; 10.226     ;
; 9.583 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_0[49] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[13] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.143     ; 10.183     ;
; 9.588 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_0[49] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[28] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.112     ; 10.209     ;
; 9.594 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|rd_address  ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[13] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.136     ; 10.179     ;
; 9.598 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_1[48] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[0]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.155     ; 10.156     ;
; 9.598 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_0[48] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[4]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.168     ; 10.143     ;
; 9.599 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|rd_address  ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[28] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.105     ; 10.205     ;
; 9.607 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_1[49] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[1]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.168     ; 10.134     ;
; 9.615 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_0[48] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[7]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.134     ; 10.160     ;
; 9.616 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_1[48] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_bank[0]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.175     ; 10.118     ;
; 9.638 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_0[49] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[1]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.168     ; 10.103     ;
; 9.649 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|rd_address  ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[1]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.161     ; 10.099     ;
; 9.652 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_1[50] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[5]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.143     ; 10.114     ;
; 9.659 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_1[48] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[0]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.112     ; 10.138     ;
; 9.660 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_1[50] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[9]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.155     ; 10.094     ;
; 9.661 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_1[49] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[22] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.116     ; 10.132     ;
; 9.672 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_1[48] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[8]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.149     ; 10.088     ;
; 9.686 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_1[49] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[2]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.175     ; 10.048     ;
; 9.688 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_1[49] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[14] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.155     ; 10.066     ;
; 9.691 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_0[48] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[0]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.155     ; 10.063     ;
; 9.692 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_0[49] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[22] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.116     ; 10.101     ;
; 9.701 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_0[53] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[5]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.143     ; 10.065     ;
; 9.703 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|rd_address  ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[22] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.109     ; 10.097     ;
; 9.709 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_1[50] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[4]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.168     ; 10.032     ;
; 9.709 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_0[53] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[9]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.155     ; 10.045     ;
; 9.709 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_0[48] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_bank[0]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.175     ; 10.025     ;
; 9.712 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_1[48] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[6]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.149     ; 10.048     ;
; 9.717 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_1[49] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_cmd[1]   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.161     ; 10.031     ;
; 9.717 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_0[49] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[2]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.175     ; 10.017     ;
; 9.719 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_0[49] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[14] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.155     ; 10.035     ;
; 9.726 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_1[49] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[2]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.121     ; 10.062     ;
; 9.726 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_1[50] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[7]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.134     ; 10.049     ;
; 9.728 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|rd_address  ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[2]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.168     ; 10.013     ;
; 9.729 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_1[49] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[3]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.134     ; 10.046     ;
; 9.730 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|rd_address  ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[14] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.148     ; 10.031     ;
; 9.736 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_1[49] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[15] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.138     ; 10.035     ;
; 9.748 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_0[49] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_cmd[1]   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.161     ; 10.000     ;
; 9.752 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_0[48] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[0]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.112     ; 10.045     ;
; 9.756 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_1[49] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[23] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.123     ; 10.030     ;
; 9.757 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_0[49] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[2]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.121     ; 10.031     ;
; 9.758 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_0[53] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[4]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.168     ; 9.983      ;
; 9.759 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|rd_address  ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_cmd[1]   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.154     ; 9.996      ;
; 9.760 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_0[49] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[3]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.134     ; 10.015     ;
; 9.765 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_0[48] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[8]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.149     ; 9.995      ;
+-------+------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'main_clk_50'                                                                                                                                                                                                                                                                                                                                 ;
+--------+-------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                             ; To Node                                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 7.406  ; lab7_soc:m_lab7_soc|lab7_soc_LED:led|data_out[3]                                                      ; LEDG[3]                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 20.000       ; -2.805     ; 7.789      ;
; 7.797  ; lab7_soc:m_lab7_soc|lab7_soc_LED:led|data_out[0]                                                      ; LEDG[0]                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 20.000       ; -2.805     ; 7.398      ;
; 8.129  ; lab7_soc:m_lab7_soc|lab7_soc_LED:led|data_out[1]                                                      ; LEDG[1]                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 20.000       ; -2.805     ; 7.066      ;
; 8.247  ; lab7_soc:m_lab7_soc|lab7_soc_LED:led|data_out[5]                                                      ; LEDG[5]                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 20.000       ; -2.805     ; 6.948      ;
; 8.489  ; lab7_soc:m_lab7_soc|lab7_soc_LED:led|data_out[4]                                                      ; LEDG[4]                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 20.000       ; -2.805     ; 6.706      ;
; 8.509  ; lab7_soc:m_lab7_soc|lab7_soc_LED:led|data_out[6]                                                      ; LEDG[6]                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 20.000       ; -2.805     ; 6.686      ;
; 8.970  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[20]         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.064     ; 10.985     ;
; 8.985  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[20]         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.064     ; 10.970     ;
; 9.282  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[22]         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.064     ; 10.673     ;
; 9.294  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[13] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.064     ; 10.661     ;
; 9.297  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[22]         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.064     ; 10.658     ;
; 9.322  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[13] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.064     ; 10.633     ;
; 9.426  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[14] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.064     ; 10.529     ;
; 9.454  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[14] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.064     ; 10.501     ;
; 9.455  ; lab7_soc:m_lab7_soc|lab7_soc_LED:led|data_out[7]                                                      ; LEDG[7]                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 20.000       ; -2.805     ; 5.740      ;
; 9.607  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[20]         ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.099     ; 10.313     ;
; 9.616  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[16] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.064     ; 10.339     ;
; 9.625  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[26] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.066     ; 10.328     ;
; 9.632  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[27] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.066     ; 10.321     ;
; 9.642  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[19] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.066     ; 10.311     ;
; 9.644  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[16] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.064     ; 10.311     ;
; 9.652  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[2]          ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|R_wr_dst_reg                                                                                  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.078     ; 10.289     ;
; 9.653  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[26] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.066     ; 10.300     ;
; 9.660  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[27] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.066     ; 10.293     ;
; 9.670  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[19] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.066     ; 10.283     ;
; 9.686  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[18] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.066     ; 10.267     ;
; 9.697  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[0]          ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|R_wr_dst_reg                                                                                  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.081     ; 10.241     ;
; 9.714  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[18] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.066     ; 10.239     ;
; 9.718  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[26]         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.064     ; 10.237     ;
; 9.733  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[26]         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.064     ; 10.222     ;
; 9.757  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[1]          ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|R_wr_dst_reg                                                                                  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.081     ; 10.181     ;
; 9.763  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[15] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.064     ; 10.192     ;
; 9.786  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[25] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.066     ; 10.167     ;
; 9.790  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[20] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.066     ; 10.163     ;
; 9.791  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[15] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.064     ; 10.164     ;
; 9.792  ; lab7_soc:m_lab7_soc|lab7_soc_LED:led|data_out[2]                                                      ; LEDG[2]                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 20.000       ; -2.805     ; 5.403      ;
; 9.797  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[19]         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.074     ; 10.148     ;
; 9.804  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[11]         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.064     ; 10.151     ;
; 9.808  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[20]         ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.099     ; 10.112     ;
; 9.812  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[19]         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.074     ; 10.133     ;
; 9.814  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[25] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.066     ; 10.139     ;
; 9.818  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[20] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.066     ; 10.135     ;
; 9.819  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[11]         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.064     ; 10.136     ;
; 9.827  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[18]         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.066     ; 10.126     ;
; 9.828  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[22] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.065     ; 10.126     ;
; 9.833  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[21]         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.066     ; 10.120     ;
; 9.842  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[18]         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.066     ; 10.111     ;
; 9.848  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[21]         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.066     ; 10.105     ;
; 9.852  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[23] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.065     ; 10.102     ;
; 9.856  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[22] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.065     ; 10.098     ;
; 9.861  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[20]         ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.101     ; 10.057     ;
; 9.875  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[17] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.066     ; 10.078     ;
; 9.880  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[23] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.065     ; 10.074     ;
; 9.891  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[13] ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.099     ; 10.029     ;
; 9.892  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[3]          ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|R_wr_dst_reg                                                                                  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.070     ; 10.057     ;
; 9.895  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[28] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.066     ; 10.058     ;
; 9.903  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[17] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.066     ; 10.050     ;
; 9.919  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[22]         ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.099     ; 10.001     ;
; 9.923  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[28] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.066     ; 10.030     ;
; 9.936  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[17]         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.066     ; 10.017     ;
; 9.950  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[16]         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.066     ; 10.003     ;
; 9.951  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[17]         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.066     ; 10.002     ;
; 9.964  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[24] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.065     ; 9.990      ;
; 9.965  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[16]         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.066     ; 9.988      ;
; 9.982  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[13]         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.064     ; 9.973      ;
; 9.992  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[24] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.065     ; 9.962      ;
; 9.997  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[13]         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.064     ; 9.958      ;
; 10.023 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[14] ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.099     ; 9.897      ;
; 10.029 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[15]         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.066     ; 9.924      ;
; 10.030 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[20]         ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.103     ; 9.886      ;
; 10.030 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[20]         ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[48]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.103     ; 9.886      ;
; 10.030 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[20]         ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.103     ; 9.886      ;
; 10.030 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[20]         ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.103     ; 9.886      ;
; 10.030 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[20]         ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[32]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.103     ; 9.886      ;
; 10.030 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[20]         ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[35]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.103     ; 9.886      ;
; 10.044 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[15]         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.066     ; 9.909      ;
; 10.047 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[13] ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.098     ; 9.874      ;
; 10.047 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[13] ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.098     ; 9.874      ;
; 10.048 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[20]         ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.100     ; 9.871      ;
; 10.048 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[20]         ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.100     ; 9.871      ;
; 10.048 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[20]         ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.100     ; 9.871      ;
; 10.048 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[20]         ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[45]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.100     ; 9.871      ;
; 10.048 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[20]         ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[33]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.100     ; 9.871      ;
; 10.048 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[20]         ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[34]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.100     ; 9.871      ;
; 10.070 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[23]         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.066     ; 9.883      ;
; 10.076 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[25]         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.066     ; 9.877      ;
; 10.082 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[14]         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.064     ; 9.873      ;
; 10.085 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[23]         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.066     ; 9.868      ;
; 10.088 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[12]         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.066     ; 9.865      ;
; 10.089 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[20]         ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[49]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.106     ; 9.824      ;
; 10.089 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[20]         ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.106     ; 9.824      ;
; 10.089 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[20]         ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[50]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.106     ; 9.824      ;
; 10.089 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[20]         ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[51]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.106     ; 9.824      ;
; 10.089 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[20]         ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[52]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.106     ; 9.824      ;
; 10.089 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[20]         ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[61]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.106     ; 9.824      ;
; 10.091 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[25]         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.066     ; 9.862      ;
; 10.092 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[13] ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.099     ; 9.828      ;
; 10.096 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[20]         ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.105     ; 9.818      ;
; 10.096 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[20]         ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.105     ; 9.818      ;
; 10.097 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[14]         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.064     ; 9.858      ;
+--------+-------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                                                                                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.073 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.142      ; 3.088      ;
; 47.265 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.138      ; 2.892      ;
; 47.306 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.147      ; 2.860      ;
; 47.378 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.147      ; 2.788      ;
; 47.404 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.147      ; 2.762      ;
; 47.452 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.147      ; 2.714      ;
; 47.589 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.147      ; 2.577      ;
; 47.618 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.137      ; 2.538      ;
; 47.782 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.140      ; 2.377      ;
; 47.986 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.140      ; 2.173      ;
; 48.016 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.141      ; 2.144      ;
; 48.074 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.141      ; 2.086      ;
; 95.253 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 4.661      ;
; 95.253 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 4.661      ;
; 95.449 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 4.465      ;
; 95.449 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 4.465      ;
; 95.450 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 4.464      ;
; 95.450 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 4.464      ;
; 95.464 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 4.449      ;
; 95.467 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 4.446      ;
; 95.517 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 4.396      ;
; 95.558 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 4.359      ;
; 95.558 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 4.359      ;
; 95.754 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 4.163      ;
; 95.754 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 4.163      ;
; 95.755 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 4.162      ;
; 95.755 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 4.162      ;
; 95.769 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 4.147      ;
; 95.772 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 4.144      ;
; 95.777 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 4.136      ;
; 95.778 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 4.135      ;
; 95.779 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 4.134      ;
; 95.781 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 4.132      ;
; 95.782 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 4.131      ;
; 95.783 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 4.130      ;
; 95.789 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 4.124      ;
; 95.822 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 4.094      ;
; 95.842 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 4.074      ;
; 95.842 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 4.074      ;
; 95.842 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 4.074      ;
; 95.842 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 4.074      ;
; 95.842 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 4.074      ;
; 95.842 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 4.074      ;
; 95.842 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 4.074      ;
; 95.963 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 3.956      ;
; 95.963 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 3.956      ;
; 96.057 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 3.858      ;
; 96.122 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.832      ;
; 96.122 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.832      ;
; 96.122 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.832      ;
; 96.122 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.832      ;
; 96.158 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.796      ;
; 96.158 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.796      ;
; 96.158 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.796      ;
; 96.158 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.796      ;
; 96.159 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 3.760      ;
; 96.159 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 3.760      ;
; 96.160 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 3.759      ;
; 96.160 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 3.759      ;
; 96.174 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 3.744      ;
; 96.177 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 3.741      ;
; 96.191 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 3.723      ;
; 96.227 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 3.691      ;
; 96.242 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.712      ;
; 96.242 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.712      ;
; 96.242 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.712      ;
; 96.242 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.712      ;
; 96.244 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.699      ;
; 96.266 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 3.648      ;
; 96.269 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.674      ;
; 96.278 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.676      ;
; 96.278 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.676      ;
; 96.278 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.676      ;
; 96.278 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 3.676      ;
; 96.308 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 3.606      ;
; 96.308 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 3.606      ;
; 96.311 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 3.608      ;
; 96.317 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.629      ;
; 96.329 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.617      ;
; 96.348 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 3.571      ;
; 96.348 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 3.571      ;
; 96.349 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 3.570      ;
; 96.356 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 3.561      ;
; 96.356 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 3.561      ;
; 96.357 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 3.562      ;
; 96.368 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 3.549      ;
; 96.368 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 3.549      ;
; 96.368 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 3.549      ;
; 96.368 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 3.549      ;
; 96.368 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 3.549      ;
; 96.368 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 3.549      ;
; 96.368 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 3.549      ;
; 96.368 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 3.549      ;
; 96.368 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 3.549      ;
; 96.368 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 3.549      ;
; 96.404 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 3.513      ;
; 96.420 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 3.496      ;
; 96.420 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 3.496      ;
; 96.461 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 3.490      ;
; 96.487 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 3.431      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.353 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.597      ;
; 0.364 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.608      ;
; 0.380 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.624      ;
; 0.386 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.629      ;
; 0.386 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.629      ;
; 0.386 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.630      ;
; 0.387 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.630      ;
; 0.387 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.631      ;
; 0.395 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.638      ;
; 0.395 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.638      ;
; 0.396 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.640      ;
; 0.396 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.639      ;
; 0.397 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.641      ;
; 0.400 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.644      ;
; 0.401 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.644      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.646      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.646      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.645      ;
; 0.403 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.647      ;
; 0.404 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.648      ;
; 0.405 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.648      ;
; 0.406 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.649      ;
; 0.407 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.650      ;
; 0.410 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.653      ;
; 0.411 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.654      ;
; 0.413 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.656      ;
; 0.415 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[6]                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[5]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.659      ;
; 0.421 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.664      ;
; 0.422 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.665      ;
; 0.424 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.667      ;
; 0.429 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.672      ;
; 0.430 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.673      ;
; 0.435 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.678      ;
; 0.507 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.751      ;
; 0.507 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.751      ;
; 0.511 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.755      ;
; 0.514 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.757      ;
; 0.515 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.758      ;
; 0.515 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.758      ;
; 0.515 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[14]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[13]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.758      ;
; 0.515 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.759      ;
; 0.516 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[9]                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[8]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.759      ;
; 0.526 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[37]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[36]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.769      ;
; 0.529 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.772      ;
; 0.530 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[11]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[10]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.773      ;
; 0.542 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.785      ;
; 0.546 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.789      ;
; 0.547 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.791      ;
; 0.548 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.792      ;
; 0.548 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.791      ;
; 0.549 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.793      ;
; 0.550 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.794      ;
; 0.551 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.794      ;
; 0.552 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.796      ;
; 0.553 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.796      ;
; 0.554 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.798      ;
; 0.555 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[35]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.798      ;
; 0.556 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.010                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[15]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.799      ;
; 0.557 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.800      ;
; 0.558 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[0]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.801      ;
; 0.558 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.801      ;
; 0.560 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.803      ;
; 0.564 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.808      ;
; 0.566 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.809      ;
; 0.568 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.811      ;
; 0.573 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.817      ;
; 0.581 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.825      ;
; 0.581 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.825      ;
; 0.581 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[4]                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.103      ; 0.855      ;
; 0.587 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.830      ;
; 0.587 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.831      ;
; 0.591 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.835      ;
; 0.594 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.838      ;
; 0.594 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[13]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.837      ;
; 0.595 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.838      ;
; 0.600 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.843      ;
; 0.601 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.844      ;
; 0.601 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[5]                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.845      ;
; 0.602 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.845      ;
; 0.602 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.845      ;
; 0.603 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.846      ;
; 0.604 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[10]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[9]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.847      ;
; 0.605 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.848      ;
; 0.606 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.850      ;
; 0.607 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.851      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                               ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_state.000100000                                                                                                                                                           ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_state.000100000                                                                                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entries[1]                                                                                          ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entries[1]                                                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entries[0]                                                                                          ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entries[0]                                                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|wr_address                                                                                          ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|wr_address                                                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                   ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|rd_address                                                                                          ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|rd_address                                                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_cmd[0]                                                                                                                                                                    ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_cmd[0]                                                                                                                                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_cmd[1]                                                                                                                                                                    ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_cmd[1]                                                                                                                                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_cmd[2]                                                                                                                                                                    ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_cmd[2]                                                                                                                                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|init_done                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|init_done                                                                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_next.101                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_next.101                                                                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_state.101                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_state.101                                                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_count[1]                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_count[1]                                                                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_count[0]                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_count[0]                                                                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_count[2]                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_count[2]                                                                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_next.000                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_next.000                                                                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_state.000                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_state.000                                                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_cmd[3]                                                                                                                                                                    ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_cmd[3]                                                                                                                                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_count[1]                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_count[1]                                                                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_next.010000000                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_next.010000000                                                                                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_state.000000001                                                                                                                                                           ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_state.000000001                                                                                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                           ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                           ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|active_cs_n                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|active_cs_n                                                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68]                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68]                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][107]                                                                                           ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][107]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[0]                                                                                           ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[0]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                                                           ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                           ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                           ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                           ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|ack_refresh_request                                                                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|ack_refresh_request                                                                                                                                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|refresh_request                                                                                                                                                             ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|refresh_request                                                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_refs[2]                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_refs[2]                                                                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_refs[0]                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_refs[0]                                                                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_refs[1]                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_refs[1]                                                                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.355 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.355 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.597      ;
; 0.365 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]                                                                                           ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.608      ;
; 0.379 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_cmd[2]~_Duplicate_1                                                                                                                                                       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|rd_valid[0]                                                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.623      ;
; 0.395 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_next.000001000                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_state.000001000                                                                                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.638      ;
; 0.396 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][86]                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][86]                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][68]                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][68]                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.638      ;
; 0.397 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][68]                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][68]                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][68]                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][68]                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.640      ;
; 0.398 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_next.000010000                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_state.000010000                                                                                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.641      ;
; 0.398 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_payload[0]                                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[0]                                                                                       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                     ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.641      ;
; 0.399 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                           ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.642      ;
; 0.405 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_next.010000000                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_state.010000000                                                                                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.648      ;
; 0.408 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]                                                                                           ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.651      ;
; 0.415 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[18]                                                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.659      ;
; 0.415 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[28]                                                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.659      ;
; 0.416 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[13]                                                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[11]                                                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[2]                                                                                      ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[20]                                                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[9]                                                                                      ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[29]                                                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[1]                                                                                      ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.659      ;
; 0.417 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[25]                                                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.660      ;
; 0.417 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[22]                                                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.660      ;
; 0.417 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[30]                                                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.661      ;
; 0.417 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[17]                                                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.661      ;
; 0.417 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[15]                                                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.660      ;
; 0.418 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[21]                                                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.661      ;
; 0.418 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[8]                                                                                      ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.661      ;
; 0.419 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[26]                                                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.662      ;
; 0.422 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_state.111                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_count[2]                                                                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.666      ;
; 0.430 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_state.101                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_cmd[2]                                                                                                                                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.674      ;
; 0.438 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_state.101                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_next.000                                                                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.682      ;
; 0.445 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_state.010                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_next.010                                                                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.689      ;
; 0.446 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_state.010                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_state.011                                                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.690      ;
; 0.452 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_state.101                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|init_done                                                                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.696      ;
; 0.472 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_state.011                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_state.111                                                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.716      ;
; 0.474 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_state.011                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_state.010                                                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.718      ;
; 0.507 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_cmd[2]                                                                                                                                                                    ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_cmd[2]~_Duplicate_1                                                                                                                                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.751      ;
; 0.513 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_next.111                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_state.111                                                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.757      ;
; 0.514 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_next.010                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_state.010                                                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.758      ;
; 0.527 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[1]                                                                                           ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[2]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.770      ;
; 0.529 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                           ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[1]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.772      ;
; 0.529 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[6]                                                                                           ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[5]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.772      ;
; 0.533 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[5]                                                                                           ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[6]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.776      ;
; 0.534 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_state.000                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_state.001                                                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.778      ;
; 0.536 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[5]                                                                                           ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[4]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.779      ;
; 0.547 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.791      ;
; 0.548 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.791      ;
; 0.548 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|rd_valid[1]                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|rd_valid[2]                                                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.791      ;
; 0.549 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.792      ;
; 0.550 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                     ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.793      ;
; 0.558 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][68]                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][68]                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 0.803      ;
; 0.565 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[9]                                                                                      ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.809      ;
; 0.567 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[31]                                                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.073      ; 0.811      ;
; 0.568 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[1]                                                                                      ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.071      ; 0.810      ;
; 0.568 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[3]                                                                                      ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 0.811      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'main_clk_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM_pll:sdram_pll|pfdena_reg                                                                                                                                                                                                                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM_pll:sdram_pll|pfdena_reg                                                                                                                                                                                                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                                                                                       ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                                                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|read                                                                                                                                                                                                                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|read                                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|write                                                                                                                                                                                                                                                      ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|write                                                                                                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|hbreak_pending                                                                                                                                                                                                                                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|hbreak_pending                                                                                                                                                                                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                                                                                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break                                                                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset                                                                                                                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr                                                                                                                                                              ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch                                                                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accul_reset_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accul_reset_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accul_reset_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accul_reset_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accumulate_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accumulate_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accumulate_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accumulate_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accumulate_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accumulate_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                              ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted                                                                                                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted                                                                                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                                                                                                                                                                                                                                                                          ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                                                                                                                                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_read                                                                                                                                                                                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_read                                                                                                                                                                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_write                                                                                                                                                                                                                                                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_write                                                                                                                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                                                                                                                                                                                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                                                                                                                                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer                                                                                                                                                                                                                                                                      ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer                                                                                                                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                    ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                    ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error                                                                                                                                                      ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go                                                                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.597      ;
; 0.364 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.608      ;
; 0.364 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_aligning_data                                                                                                                                                                                                                                                                                                                    ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_aligning_data                                                                                                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.608      ;
; 0.364 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[0]                                                                                                                                                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[0]                                                                                                                                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.608      ;
; 0.365 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accul_reset_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                           ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accul_reset_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accumulate_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accumulate_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                              ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.608      ;
; 0.365 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.608      ;
; 0.379 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                                                           ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.623      ;
; 0.379 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                    ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.622      ;
; 0.385 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[4]                                                                                                                                                                                                                                                                                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[4]                                                                                                                                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.629      ;
; 0.387 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.631      ;
; 0.388 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.632      ;
; 0.389 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|R_dst_regnum[0]                                                                                                                                                                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_register_bank_b_module:lab7_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.389      ; 0.979      ;
; 0.390 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                              ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.633      ;
; 0.395 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                           ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_early_rst                                                                                                                                                                                                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                           ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.639      ;
; 0.396 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                           ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.640      ;
; 0.396 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                                                           ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.640      ;
; 0.396 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM_pll:sdram_pll|lab7_soc_SDRAM_pll_stdsync_sv6:stdsync2|lab7_soc_SDRAM_pll_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                                                                                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|av_readdata_pre[0]                                                                                                                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM_pll:sdram_pll|lab7_soc_SDRAM_pll_stdsync_sv6:stdsync2|lab7_soc_SDRAM_pll_dffpipe_l2c:dffpipe3|dffe4a[0]                                                                                                                                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM_pll:sdram_pll|lab7_soc_SDRAM_pll_stdsync_sv6:stdsync2|lab7_soc_SDRAM_pll_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                                                                                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.640      ;
; 0.396 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.640      ;
; 0.397 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|saved_grant[1]                                                                                                                                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; lab7_soc:m_lab7_soc|lab7_soc_switches:switches|readdata[0]                                                                                                                                                                                                                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[0]                                                                                                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.640      ;
; 0.398 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.642      ;
; 0.401 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.645      ;
; 0.401 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.645      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.646      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.646      ;
; 0.402 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.646      ;
; 0.403 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[0]                                                                                                                                                                                                                                                                                                                    ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[0]                                                                                                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.647      ;
; 0.410 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                              ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.653      ;
; 0.410 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_writedata[28]                                                                                                                                                                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]                                                                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.654      ;
; 0.413 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                                           ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.657      ;
; 0.415 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error                                                                                                                                                      ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[0]                                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.072      ; 0.658      ;
; 0.415 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_writedata[8]                                                                                                                                                                                                                                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|writedata[8]                                                                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.659      ;
; 0.415 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_writedata[25]                                                                                                                                                                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|writedata[25]                                                                                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.659      ;
; 0.415 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[12]                                                      ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[12]                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.659      ;
; 0.416 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_writedata[6]                                                                                                                                                                                                                                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_LED:led|data_out[6]                                                                                                                                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.660      ;
; 0.416 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                                           ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.660      ;
; 0.416 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_writedata[20]                                                                                                                                                                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                                                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.660      ;
; 0.416 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_shift_rot_result[30]                                                                                                                                                                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_shift_rot_result[29]                                                                                                                                                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.660      ;
; 0.416 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_writedata[24]                                                                                                                                                                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|writedata[24]                                                                                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.660      ;
; 0.417 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                                           ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.073      ; 0.661      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'main_clk_50'                                                                                                                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                                                                                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 13.744 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.121     ; 6.154      ;
; 13.744 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.121     ; 6.154      ;
; 13.772 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.120     ; 6.127      ;
; 13.772 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.120     ; 6.127      ;
; 13.772 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.120     ; 6.127      ;
; 13.772 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.120     ; 6.127      ;
; 13.773 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[49]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.122     ; 6.124      ;
; 13.773 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.122     ; 6.124      ;
; 13.773 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[50]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.122     ; 6.124      ;
; 13.773 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[51]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.122     ; 6.124      ;
; 13.773 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[52]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.122     ; 6.124      ;
; 13.773 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[54]          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.121     ; 6.125      ;
; 13.773 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.121     ; 6.125      ;
; 13.773 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[59]          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.121     ; 6.125      ;
; 13.773 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[60]          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.121     ; 6.125      ;
; 13.773 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[61]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.122     ; 6.124      ;
; 13.773 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[61]          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.121     ; 6.125      ;
; 13.773 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[56]          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.121     ; 6.125      ;
; 13.773 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[57]          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.121     ; 6.125      ;
; 13.773 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.113     ; 6.133      ;
; 13.773 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.113     ; 6.133      ;
; 13.773 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.121     ; 6.125      ;
; 13.774 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.121     ; 6.124      ;
; 13.774 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.116     ; 6.129      ;
; 13.774 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[53]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.115     ; 6.130      ;
; 13.774 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[48]          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.116     ; 6.129      ;
; 13.774 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[54]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.115     ; 6.130      ;
; 13.774 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[55]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.115     ; 6.130      ;
; 13.774 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.115     ; 6.130      ;
; 13.774 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[59]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.115     ; 6.130      ;
; 13.774 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[60]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.115     ; 6.130      ;
; 13.774 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[56]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.115     ; 6.130      ;
; 13.774 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[57]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.115     ; 6.130      ;
; 13.774 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[41]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.115     ; 6.130      ;
; 13.774 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[43]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.115     ; 6.130      ;
; 13.774 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44]          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.116     ; 6.129      ;
; 13.774 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[45]          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.116     ; 6.129      ;
; 13.774 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.116     ; 6.129      ;
; 13.774 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.116     ; 6.129      ;
; 13.774 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.121     ; 6.124      ;
; 13.774 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.121     ; 6.124      ;
; 13.774 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.116     ; 6.129      ;
; 13.775 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[32]          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.123     ; 6.121      ;
; 13.775 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.123     ; 6.121      ;
; 13.775 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[49]          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.118     ; 6.126      ;
; 13.775 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.118     ; 6.126      ;
; 13.775 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[50]          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.118     ; 6.126      ;
; 13.775 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[51]          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.118     ; 6.126      ;
; 13.775 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[52]          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.118     ; 6.126      ;
; 13.775 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[53]          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.118     ; 6.126      ;
; 13.775 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[55]          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.118     ; 6.126      ;
; 13.775 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42]          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.123     ; 6.121      ;
; 13.775 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[43]          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.123     ; 6.121      ;
; 13.775 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.118     ; 6.126      ;
; 13.775 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.123     ; 6.121      ;
; 13.775 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.123     ; 6.121      ;
; 13.775 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.118     ; 6.126      ;
; 13.776 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40]          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.123     ; 6.120      ;
; 13.776 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47]          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.123     ; 6.120      ;
; 13.776 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.123     ; 6.120      ;
; 13.776 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.123     ; 6.120      ;
; 13.777 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.117     ; 6.125      ;
; 13.777 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.117     ; 6.125      ;
; 13.777 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.117     ; 6.125      ;
; 13.777 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.117     ; 6.125      ;
; 14.135 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data                                                                            ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.103     ; 5.781      ;
; 14.135 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[6]                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.113     ; 5.771      ;
; 14.135 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[7]                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.112     ; 5.772      ;
; 14.135 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[7]                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.112     ; 5.772      ;
; 14.135 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[1]                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.111     ; 5.773      ;
; 14.135 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[6]                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.112     ; 5.772      ;
; 14.135 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[3]                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.112     ; 5.772      ;
; 14.135 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[1]                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.112     ; 5.772      ;
; 14.135 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[0]                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.112     ; 5.772      ;
; 14.135 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[6]                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.112     ; 5.772      ;
; 14.135 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[5]                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.112     ; 5.772      ;
; 14.135 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[4]                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.112     ; 5.772      ;
; 14.135 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[3]                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.112     ; 5.772      ;
; 14.135 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[2]                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.112     ; 5.772      ;
; 14.135 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[1]                                                                               ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.112     ; 5.772      ;
; 14.135 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_new_inst                                                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.103     ; 5.781      ;
; 14.135 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.103     ; 5.781      ;
; 14.135 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.131     ; 5.753      ;
; 14.135 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30]     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.113     ; 5.771      ;
; 14.135 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.113     ; 5.771      ;
; 14.135 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[14]                            ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.113     ; 5.771      ;
; 14.135 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[14]                                                                                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.113     ; 5.771      ;
; 14.135 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[30]                            ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.113     ; 5.771      ;
; 14.135 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_LED:led|data_out[7]                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.103     ; 5.781      ;
; 14.135 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.114     ; 5.770      ;
; 14.135 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[23]                            ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.114     ; 5.770      ;
; 14.135 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.113     ; 5.771      ;
; 14.135 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.113     ; 5.771      ;
; 14.135 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[19]                            ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.114     ; 5.770      ;
; 14.135 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[19]                                                                                          ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.113     ; 5.771      ;
; 14.135 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[6]                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.113     ; 5.771      ;
; 14.135 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.113     ; 5.771      ;
; 14.135 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[6]                                                                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.113     ; 5.771      ;
; 14.135 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.113     ; 5.771      ;
; 14.135 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[8]                                                                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.113     ; 5.771      ;
+--------+-----------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                         ; To Node                                                                                                                                                                             ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 14.708 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|za_data[4]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.218     ; 4.974      ;
; 14.708 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|za_data[2]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.218     ; 4.974      ;
; 14.709 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|za_data[30]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.209     ; 4.982      ;
; 14.709 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|za_data[7]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.209     ; 4.982      ;
; 14.709 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|za_data[28]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.209     ; 4.982      ;
; 14.709 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|za_data[29]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.211     ; 4.980      ;
; 14.710 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|za_data[3]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.231     ; 4.959      ;
; 14.710 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|za_data[5]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.220     ; 4.970      ;
; 14.710 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|za_data[11]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.265     ; 4.925      ;
; 14.710 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|za_data[14]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.252     ; 4.938      ;
; 14.710 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|za_data[10]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.223     ; 4.967      ;
; 14.710 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|za_data[15]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.235     ; 4.955      ;
; 14.710 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|za_data[6]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.220     ; 4.970      ;
; 14.710 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|za_data[8]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.235     ; 4.955      ;
; 14.710 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|za_data[9]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.235     ; 4.955      ;
; 14.710 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|za_data[24]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.235     ; 4.955      ;
; 14.710 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|za_data[31]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.215     ; 4.975      ;
; 14.710 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|za_data[12]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.223     ; 4.967      ;
; 14.710 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|za_data[0]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.252     ; 4.938      ;
; 14.723 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|za_data[13]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.240     ; 4.937      ;
; 14.723 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|za_data[1]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.227     ; 4.950      ;
; 14.724 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[4]                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.111     ; 5.074      ;
; 14.724 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[2]                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.111     ; 5.074      ;
; 14.725 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[30]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.102     ; 5.082      ;
; 14.725 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[29]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.104     ; 5.080      ;
; 14.725 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[28]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.102     ; 5.082      ;
; 14.725 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[7]                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.102     ; 5.082      ;
; 14.725 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[8]                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.139     ; 5.045      ;
; 14.725 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[6]                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.139     ; 5.045      ;
; 14.725 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[10]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.104     ; 5.080      ;
; 14.725 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[0]                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.102     ; 5.082      ;
; 14.725 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_bank[1]                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.103     ; 5.081      ;
; 14.726 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_dqm[0]                                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.108     ; 5.075      ;
; 14.726 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[31]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.108     ; 5.075      ;
; 14.726 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[24]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.128     ; 5.055      ;
; 14.726 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[15]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.128     ; 5.055      ;
; 14.726 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[14]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.145     ; 5.038      ;
; 14.726 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[12]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.116     ; 5.067      ;
; 14.726 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[11]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.158     ; 5.025      ;
; 14.726 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[10]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.116     ; 5.067      ;
; 14.726 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[9]                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.128     ; 5.055      ;
; 14.726 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[8]                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.128     ; 5.055      ;
; 14.726 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[6]                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.113     ; 5.070      ;
; 14.726 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[5]                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.113     ; 5.070      ;
; 14.726 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[3]                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.124     ; 5.059      ;
; 14.726 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[0]                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.145     ; 5.038      ;
; 14.726 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[9]                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.145     ; 5.038      ;
; 14.726 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[5]                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.133     ; 5.050      ;
; 14.726 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[4]                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.158     ; 5.025      ;
; 14.726 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[1]                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.158     ; 5.025      ;
; 14.726 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[12]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.133     ; 5.050      ;
; 14.726 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[11]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.128     ; 5.055      ;
; 14.727 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_dqm[1]                                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.151     ; 5.031      ;
; 14.727 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|za_data[22]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.213     ; 4.960      ;
; 14.727 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|za_data[16]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.213     ; 4.960      ;
; 14.728 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[2]                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.165     ; 5.016      ;
; 14.728 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_bank[0]                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.165     ; 5.016      ;
; 14.728 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|za_data[20]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.216     ; 4.956      ;
; 14.728 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|za_data[19]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.216     ; 4.956      ;
; 14.729 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|za_data[17]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.223     ; 4.948      ;
; 14.731 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|za_data[21]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.244     ; 4.925      ;
; 14.733 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|za_data[25]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.198     ; 4.969      ;
; 14.733 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|za_data[26]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.198     ; 4.969      ;
; 14.733 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|za_data[27]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.198     ; 4.969      ;
; 14.739 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[13]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.133     ; 5.037      ;
; 14.739 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[1]                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.120     ; 5.050      ;
; 14.739 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|za_data[18]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.199     ; 4.962      ;
; 14.740 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[7]                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.124     ; 5.045      ;
; 14.741 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|za_data[23]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.220     ; 4.939      ;
; 14.743 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[22]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.106     ; 5.060      ;
; 14.743 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[16]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.106     ; 5.060      ;
; 14.744 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[20]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.109     ; 5.056      ;
; 14.744 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[19]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.109     ; 5.056      ;
; 14.745 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_dqm[2]                                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.116     ; 5.048      ;
; 14.745 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[17]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.116     ; 5.048      ;
; 14.747 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[21]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.137     ; 5.025      ;
; 14.749 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[27]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.091     ; 5.069      ;
; 14.749 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[26]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.091     ; 5.069      ;
; 14.749 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[25]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.091     ; 5.069      ;
; 14.755 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[18]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.092     ; 5.062      ;
; 14.757 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[23]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.113     ; 5.039      ;
; 14.758 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_dqm[3]                                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.088     ; 5.063      ;
; 14.758 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[3]                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.088     ; 5.063      ;
; 14.824 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.065     ; 5.130      ;
; 14.824 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.065     ; 5.130      ;
; 14.824 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.065     ; 5.130      ;
; 14.824 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.065     ; 5.130      ;
; 14.824 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.065     ; 5.130      ;
; 14.824 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.065     ; 5.130      ;
; 14.824 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.064     ; 5.131      ;
; 14.824 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.064     ; 5.131      ;
; 14.824 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.065     ; 5.130      ;
; 14.824 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.064     ; 5.131      ;
; 14.852 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.057     ; 5.110      ;
; 14.852 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.057     ; 5.110      ;
; 14.852 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.057     ; 5.110      ;
; 14.852 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.057     ; 5.110      ;
; 14.852 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.057     ; 5.110      ;
; 14.852 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.057     ; 5.110      ;
; 14.852 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.057     ; 5.110      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                       ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.748 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.142      ; 1.413      ;
; 97.714 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.237      ;
; 97.714 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 2.237      ;
; 97.962 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.980      ;
; 97.962 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.980      ;
; 97.962 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.980      ;
; 97.962 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.980      ;
; 97.962 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.980      ;
; 97.976 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.975      ;
; 97.976 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.975      ;
; 97.976 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.975      ;
; 97.976 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.975      ;
; 97.976 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.975      ;
; 97.976 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.975      ;
; 97.976 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.975      ;
; 97.976 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.975      ;
; 97.976 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.975      ;
; 97.976 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.975      ;
; 97.976 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.975      ;
; 97.976 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.068     ; 1.975      ;
; 98.052 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.896      ;
; 98.140 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 1.802      ;
; 98.570 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.376      ;
; 98.570 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.376      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                       ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.040  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.283      ;
; 1.040  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.283      ;
; 1.449  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.687      ;
; 1.556  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.804      ;
; 1.556  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.804      ;
; 1.556  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.804      ;
; 1.556  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.804      ;
; 1.556  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.804      ;
; 1.556  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.804      ;
; 1.556  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.804      ;
; 1.556  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.804      ;
; 1.556  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.804      ;
; 1.556  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.804      ;
; 1.556  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.804      ;
; 1.556  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 1.804      ;
; 1.569  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.814      ;
; 1.651  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.889      ;
; 1.651  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.889      ;
; 1.651  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.889      ;
; 1.651  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.889      ;
; 1.651  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 1.889      ;
; 1.878  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.125      ;
; 1.878  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.125      ;
; 50.851 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                 ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.293      ; 1.315      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                         ; To Node                                                                                                                                                                                                               ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 4.219 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 4.452      ;
; 4.219 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 4.452      ;
; 4.219 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 4.452      ;
; 4.219 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 4.452      ;
; 4.219 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 4.452      ;
; 4.219 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 4.452      ;
; 4.219 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 4.452      ;
; 4.219 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 4.452      ;
; 4.219 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 4.452      ;
; 4.219 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 4.452      ;
; 4.219 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 4.452      ;
; 4.219 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 4.452      ;
; 4.219 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 4.452      ;
; 4.219 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.062      ; 4.452      ;
; 4.220 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_valid                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 4.445      ;
; 4.220 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 4.445      ;
; 4.220 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 4.445      ;
; 4.220 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[23]                                                                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 4.445      ;
; 4.220 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[16]                                                                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 4.445      ;
; 4.220 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[12]                                                                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 4.445      ;
; 4.220 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[0]                                                                                       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 4.445      ;
; 4.220 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|za_valid                                                                                                                                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.054      ; 4.445      ;
; 4.228 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 4.487      ;
; 4.228 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 4.487      ;
; 4.228 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 4.487      ;
; 4.228 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.088      ; 4.487      ;
; 4.229 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_cmd[3]                                                                                                                                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 4.472      ;
; 4.229 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[31]~_Duplicate_1                                                                                                                                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 4.472      ;
; 4.229 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[30]~_Duplicate_1                                                                                                                                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 4.468      ;
; 4.229 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[29]~_Duplicate_1                                                                                                                                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 4.472      ;
; 4.229 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[27]~_Duplicate_1                                                                                                                                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 4.476      ;
; 4.229 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[26]~_Duplicate_1                                                                                                                                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 4.470      ;
; 4.229 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[25]~_Duplicate_1                                                                                                                                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 4.470      ;
; 4.229 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[24]~_Duplicate_1                                                                                                                                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 4.470      ;
; 4.229 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[23]~_Duplicate_1                                                                                                                                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 4.470      ;
; 4.229 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[21]~_Duplicate_1                                                                                                                                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 4.476      ;
; 4.229 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[19]~_Duplicate_1                                                                                                                                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 4.476      ;
; 4.229 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[18]~_Duplicate_1                                                                                                                                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.076      ; 4.476      ;
; 4.229 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[14]~_Duplicate_1                                                                                                                                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.070      ; 4.470      ;
; 4.229 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[11]~_Duplicate_1                                                                                                                                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 4.475      ;
; 4.229 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[10]~_Duplicate_1                                                                                                                                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 4.475      ;
; 4.229 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[9]~_Duplicate_1                                                                                                                                                       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 4.475      ;
; 4.229 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[8]~_Duplicate_1                                                                                                                                                       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 4.475      ;
; 4.229 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[7]~_Duplicate_1                                                                                                                                                       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 4.475      ;
; 4.229 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[6]~_Duplicate_1                                                                                                                                                       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 4.468      ;
; 4.229 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[5]~_Duplicate_1                                                                                                                                                       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 4.468      ;
; 4.229 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[4]~_Duplicate_1                                                                                                                                                       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 4.468      ;
; 4.229 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[3]~_Duplicate_1                                                                                                                                                       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.068      ; 4.468      ;
; 4.229 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[2]~_Duplicate_1                                                                                                                                                       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 4.472      ;
; 4.229 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[1]~_Duplicate_1                                                                                                                                                       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 4.472      ;
; 4.229 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[0]~_Duplicate_1                                                                                                                                                       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 4.472      ;
; 4.229 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_state.000100000                                                                                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 4.474      ;
; 4.229 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_next.010000000                                                                                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 4.472      ;
; 4.229 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|f_pop                                                                                                                                                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 4.474      ;
; 4.229 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entries[1]                                                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 4.474      ;
; 4.229 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_state.000000010                                                                                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 4.474      ;
; 4.229 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entries[0]                                                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.074      ; 4.474      ;
; 4.229 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|wr_address                                                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 4.481      ;
; 4.229 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 4.481      ;
; 4.229 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|packet_in_progress                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.072      ; 4.472      ;
; 4.229 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 4.481      ;
; 4.229 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|rd_address                                                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.075      ; 4.475      ;
; 4.229 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_cmd[1]~_Duplicate_1                                                                                                                                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 4.479      ;
; 4.229 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_cmd[0]~_Duplicate_1                                                                                                                                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 4.479      ;
; 4.229 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.081      ; 4.481      ;
; 4.229 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[2]                                                                                       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 4.463      ;
; 4.229 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[3]                                                                                       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 4.463      ;
; 4.229 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[5]                                                                                       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 4.463      ;
; 4.229 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[4]                                                                                       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 4.459      ;
; 4.229 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[11]                                                                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 4.459      ;
; 4.229 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[30]                                                                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 4.480      ;
; 4.229 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[7]                                                                                       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 4.478      ;
; 4.229 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[10]                                                                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 4.463      ;
; 4.229 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[15]                                                                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 4.463      ;
; 4.229 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[20]                                                                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 4.478      ;
; 4.229 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[21]                                                                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 4.463      ;
; 4.229 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[18]                                                                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 4.480      ;
; 4.229 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[8]                                                                                       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 4.478      ;
; 4.229 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[22]                                                                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 4.459      ;
; 4.229 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[9]                                                                                       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 4.478      ;
; 4.229 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[24]                                                                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 4.459      ;
; 4.229 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[25]                                                                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 4.459      ;
; 4.229 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[26]                                                                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 4.459      ;
; 4.229 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[27]                                                                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 4.480      ;
; 4.229 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[28]                                                                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 4.480      ;
; 4.229 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[29]                                                                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.078      ; 4.478      ;
; 4.229 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[17]                                                                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 4.480      ;
; 4.229 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[31]                                                                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.080      ; 4.480      ;
; 4.229 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[13]                                                                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 4.459      ;
; 4.229 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[1]                                                                                       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.063      ; 4.463      ;
; 4.229 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 4.479      ;
; 4.229 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 4.479      ;
; 4.229 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 4.479      ;
; 4.229 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 4.479      ;
; 4.229 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 4.479      ;
; 4.229 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 4.479      ;
; 4.229 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 4.459      ;
; 4.229 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 4.459      ;
; 4.229 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.059      ; 4.459      ;
; 4.229 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.079      ; 4.479      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'main_clk_50'                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                             ; To Node                                                                                                                                                                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 5.142 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|R_ctrl_rot_right                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.088      ; 5.401      ;
; 5.142 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|R_ctrl_wrctl_inst                                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.088      ; 5.401      ;
; 5.142 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|R_ctrl_shift_rot                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.088      ; 5.401      ;
; 5.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_src1[2]                                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 5.394      ;
; 5.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_src1[11]                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.086      ; 5.400      ;
; 5.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_src1[1]                                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.088      ; 5.402      ;
; 5.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_src1[31]                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.088      ; 5.402      ;
; 5.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_src1[30]                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.088      ; 5.402      ;
; 5.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_src1[29]                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.088      ; 5.402      ;
; 5.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_src1[10]                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.086      ; 5.400      ;
; 5.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_src1[7]                                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.086      ; 5.400      ;
; 5.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_src1[6]                                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.086      ; 5.400      ;
; 5.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_src1[14]                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.080      ; 5.394      ;
; 5.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_src1[23]                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.086      ; 5.400      ;
; 5.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_src1[27]                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.086      ; 5.400      ;
; 5.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[5]                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.079      ; 5.393      ;
; 5.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[8]                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.079      ; 5.393      ;
; 5.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[4]                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.079      ; 5.393      ;
; 5.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[13]                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.078      ; 5.392      ;
; 5.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[14]                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.078      ; 5.392      ;
; 5.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[11]                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.078      ; 5.392      ;
; 5.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[9]                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.079      ; 5.393      ;
; 5.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_src2[17]                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.088      ; 5.402      ;
; 5.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_src2[18]                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.088      ; 5.402      ;
; 5.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_src2[20]                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.088      ; 5.402      ;
; 5.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_src2[1]                                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.088      ; 5.402      ;
; 5.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_src2[2]                                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.088      ; 5.402      ;
; 5.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_src2[4]                                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.088      ; 5.402      ;
; 5.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_src2[0]                                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.088      ; 5.402      ;
; 5.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_src2[3]                                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.088      ; 5.402      ;
; 5.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_src2[7]                                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.090      ; 5.404      ;
; 5.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_src2[8]                                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.090      ; 5.404      ;
; 5.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_src2[9]                                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.090      ; 5.404      ;
; 5.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[12]                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.079      ; 5.393      ;
; 5.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[24]                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.079      ; 5.393      ;
; 5.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[23]                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.079      ; 5.393      ;
; 5.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[22]                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.079      ; 5.393      ;
; 5.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[21]                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.079      ; 5.393      ;
; 5.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[16]                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.078      ; 5.392      ;
; 5.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[15]                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.078      ; 5.392      ;
; 5.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[14]                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.078      ; 5.392      ;
; 5.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[13]                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.078      ; 5.392      ;
; 5.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[11]                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.079      ; 5.393      ;
; 5.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_shift_rot_result[19]                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 5.395      ;
; 5.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_shift_rot_result[18]                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 5.395      ;
; 5.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_shift_rot_result[17]                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 5.395      ;
; 5.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[5]                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.088      ; 5.402      ;
; 5.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[4]                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.088      ; 5.402      ;
; 5.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[3]                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.088      ; 5.402      ;
; 5.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[2]                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.088      ; 5.402      ;
; 5.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[0]                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.088      ; 5.402      ;
; 5.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[5]                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.088      ; 5.402      ;
; 5.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[4]                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.088      ; 5.402      ;
; 5.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_byte2_data[2]                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.088      ; 5.402      ;
; 5.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_byte3_data[7]                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.088      ; 5.402      ;
; 5.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[6]                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.079      ; 5.393      ;
; 5.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[7]                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.079      ; 5.393      ;
; 5.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[10]                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.079      ; 5.393      ;
; 5.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[9]                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.079      ; 5.393      ;
; 5.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[8]                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.079      ; 5.393      ;
; 5.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.085      ; 5.399      ;
; 5.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_writedata[31]                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.090      ; 5.404      ;
; 5.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_writedata[28]                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.087      ; 5.401      ;
; 5.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_writedata[26]                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.090      ; 5.404      ;
; 5.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_writedata[25]                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.090      ; 5.404      ;
; 5.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_writedata[24]                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.090      ; 5.404      ;
; 5.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_writedata[15]                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.090      ; 5.404      ;
; 5.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_writedata[12]                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.087      ; 5.401      ;
; 5.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_writedata[10]                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.090      ; 5.404      ;
; 5.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_writedata[9]                                                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.090      ; 5.404      ;
; 5.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|R_ctrl_hi_imm16                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.088      ; 5.402      ;
; 5.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_writedata[8]                                                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.090      ; 5.404      ;
; 5.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_shift_rot_result[29]                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.088      ; 5.402      ;
; 5.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_shift_rot_result[30]                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.088      ; 5.402      ;
; 5.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|R_ctrl_exception                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.086      ; 5.400      ;
; 5.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|R_ctrl_uncond_cti_non_br                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.088      ; 5.402      ;
; 5.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_shift_rot_result[14]                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 5.395      ;
; 5.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_shift_rot_result[15]                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 5.395      ;
; 5.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_shift_rot_result[16]                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 5.395      ;
; 5.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_shift_rot_result[20]                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 5.395      ;
; 5.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_shift_rot_result[21]                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 5.395      ;
; 5.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_shift_rot_result[22]                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 5.395      ;
; 5.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_shift_rot_result[23]                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 5.395      ;
; 5.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_shift_rot_result[24]                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 5.395      ;
; 5.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_shift_rot_result[25]                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 5.395      ;
; 5.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_shift_rot_result[26]                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 5.395      ;
; 5.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_shift_rot_result[27]                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 5.395      ;
; 5.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 5.396      ;
; 5.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_writedata[1]                                                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.087      ; 5.401      ;
; 5.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|R_ctrl_rd_ctl_reg                                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.089      ; 5.403      ;
; 5.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[2]                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.079      ; 5.393      ;
; 5.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.082      ; 5.396      ;
; 5.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.089      ; 5.403      ;
; 5.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.089      ; 5.403      ;
; 5.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|saved_grant[0]                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.089      ; 5.403      ;
; 5.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_writedata[20]                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.087      ; 5.401      ;
; 5.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_writedata[17]                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.088      ; 5.402      ;
; 5.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|saved_grant[1]                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.089      ; 5.403      ;
; 5.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_shift_rot_result[28]                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.081      ; 5.395      ;
; 5.143 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.085      ; 5.399      ;
+-------+-----------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'main_clk_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+--------------+----------------+-----------------+-------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock       ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------+----------------+-----------------+-------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.648 ; 9.881        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_register_bank_a_module:lab7_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                           ;
; 9.648 ; 9.881        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_register_bank_b_module:lab7_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                           ;
; 9.648 ; 9.881        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                                                                            ;
; 9.648 ; 9.881        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_loc1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                                                                                                                                  ;
; 9.648 ; 9.881        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_loc1:auto_generated|ram_block1a8~porta_address_reg0                                                                                                                                                                                                                                                                            ;
; 9.648 ; 9.881        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_loc1:auto_generated|ram_block1a8~porta_we_reg                                                                                                                                                                                                                                                                                  ;
; 9.649 ; 9.882        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_loc1:auto_generated|ram_block1a0~porta_bytena_reg0                                                                                                                                                                                                                                                                             ;
; 9.649 ; 9.882        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_loc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                                                             ;
; 9.649 ; 9.882        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_loc1:auto_generated|ram_block1a8~porta_bytena_reg0                                                                                                                                                                                                                                                                             ;
; 9.649 ; 9.882        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_loc1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                                                                                                                                                                             ;
; 9.650 ; 9.883        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.650 ; 9.883        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a0~porta_we_reg       ;
; 9.650 ; 9.883        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a8~porta_address_reg0 ;
; 9.650 ; 9.883        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a8~porta_we_reg       ;
; 9.650 ; 9.883        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_register_bank_a_module:lab7_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                           ;
; 9.650 ; 9.883        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_register_bank_a_module:lab7_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                 ;
; 9.650 ; 9.883        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_register_bank_b_module:lab7_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                           ;
; 9.650 ; 9.883        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_register_bank_b_module:lab7_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                 ;
; 9.651 ; 9.884        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a0~porta_bytena_reg0  ;
; 9.651 ; 9.884        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 9.651 ; 9.884        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a8~porta_bytena_reg0  ;
; 9.651 ; 9.884        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a8~porta_datain_reg0  ;
; 9.651 ; 9.884        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_register_bank_a_module:lab7_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                            ;
; 9.651 ; 9.884        ; 0.233          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_register_bank_b_module:lab7_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                            ;
; 9.774 ; 9.960        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_LED:led|data_out[2]                                                                                                                                                                                                                                                                                                                                                                                   ;
; 9.774 ; 9.960        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_LED:led|data_out[5]                                                                                                                                                                                                                                                                                                                                                                                   ;
; 9.774 ; 9.960        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                                                      ;
; 9.774 ; 9.960        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                                      ;
; 9.774 ; 9.960        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                      ;
; 9.774 ; 9.960        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                      ;
; 9.774 ; 9.960        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                     ;
; 9.774 ; 9.960        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                     ;
; 9.774 ; 9.960        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                                               ;
; 9.774 ; 9.960        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                              ;
; 9.774 ; 9.960        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                                                                                                                                                                                                  ;
; 9.774 ; 9.960        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                                                                                                                                                                                 ;
; 9.774 ; 9.960        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                                                                                                                                                                                                  ;
; 9.774 ; 9.960        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                                                                                                                                                                                                  ;
; 9.774 ; 9.960        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                                                                                                                                                                                                  ;
; 9.774 ; 9.960        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                                                             ;
; 9.774 ; 9.960        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[2]                                                                                                                                                                                                                                                                                               ;
; 9.774 ; 9.960        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[5]                                                                                                                                                                                                                                                                                               ;
; 9.774 ; 9.960        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[8]                                                                                                                                                                                                                                                                         ;
; 9.774 ; 9.960        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                                                                  ;
; 9.774 ; 9.960        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[2]                                                                                                                                                                                                                                                                                          ;
; 9.774 ; 9.960        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_new_inst                                                                                                                                                                                                                                                                                                                                    ;
; 9.774 ; 9.960        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                                                                                                                                                                        ;
; 9.774 ; 9.960        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|read                                                                                                                                                                                                                                                              ;
; 9.775 ; 9.961        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM_pll:sdram_pll|lab7_soc_SDRAM_pll_stdsync_sv6:stdsync2|lab7_soc_SDRAM_pll_dffpipe_l2c:dffpipe3|dffe4a[0]                                                                                                                                                                                                                                                                                         ;
; 9.775 ; 9.961        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM_pll:sdram_pll|lab7_soc_SDRAM_pll_stdsync_sv6:stdsync2|lab7_soc_SDRAM_pll_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                                                                                                                                                                                                                                         ;
; 9.775 ; 9.961        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM_pll:sdram_pll|lab7_soc_SDRAM_pll_stdsync_sv6:stdsync2|lab7_soc_SDRAM_pll_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                                                                                                                                                                                                                                         ;
; 9.775 ; 9.961        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                                                        ;
; 9.775 ; 9.961        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                                        ;
; 9.775 ; 9.961        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                        ;
; 9.775 ; 9.961        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                        ;
; 9.775 ; 9.961        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                       ;
; 9.775 ; 9.961        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                       ;
; 9.775 ; 9.961        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                                                                                                                                                                 ;
; 9.775 ; 9.961        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                                                                                                                                                                                                  ;
; 9.775 ; 9.961        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                                                                                                                                                                                                 ;
; 9.775 ; 9.961        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                                                                                                                                                                                                  ;
; 9.775 ; 9.961        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                                                                                                                                                                                                  ;
; 9.775 ; 9.961        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                                                                                                                                                                 ;
; 9.775 ; 9.961        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                                                                                                                                                                                                  ;
; 9.775 ; 9.961        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                                                                                                                                                                                                 ;
; 9.775 ; 9.961        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                                                                                                                                                                                                  ;
; 9.775 ; 9.961        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[0]                                                                                                                                                                                                                                                                         ;
; 9.775 ; 9.961        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[10]                                                                                                                                                                                                                                                                        ;
; 9.775 ; 9.961        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[1]                                                                                                                                                                                                                                                                         ;
; 9.775 ; 9.961        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[21]                                                                                                                                                                                                                                                                        ;
; 9.775 ; 9.961        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[9]                                                                                                                                                                                                                                                                         ;
; 9.775 ; 9.961        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|av_readdata_pre[0]                                                                                                                                                                                                                                                                                  ;
; 9.775 ; 9.961        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|av_readdata_pre[1]                                                                                                                                                                                                                                                                                  ;
; 9.775 ; 9.961        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[5]                                                                                                                                                                                                                                                                                          ;
; 9.775 ; 9.961        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[30]                                                                                                                                                                                                                                                                          ;
; 9.775 ; 9.961        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                                                                    ;
; 9.775 ; 9.961        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[0]                                                                                                                                                                                                                                                                                                                                       ;
; 9.775 ; 9.961        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[10]                                                                                                                                                                                                                                                                                                                                      ;
; 9.775 ; 9.961        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[1]                                                                                                                                                                                                                                                                                                                                       ;
; 9.775 ; 9.961        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[21]                                                                                                                                                                                                                                                                                                                                      ;
; 9.775 ; 9.961        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[9]                                                                                                                                                                                                                                                                                                                                       ;
; 9.775 ; 9.961        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[0]                                                                                                                                                                                                                                                                                                                           ;
; 9.775 ; 9.961        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[1]                                                                                                                                                                                                                                                                                                                           ;
; 9.775 ; 9.961        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[2]                                                                                                                                                                                                                                                                                                                           ;
; 9.775 ; 9.961        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[5]                                                                                                                                                                                                                                                                                                                           ;
; 9.775 ; 9.961        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[0]                                                                                                                                                                                                                                                                                                                           ;
; 9.775 ; 9.961        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[10]                                                                                                                                                                                                                                                      ;
; 9.775 ; 9.961        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[9]                                                                                                                                                                                                                                                       ;
; 9.775 ; 9.961        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                                                                                                                                                                   ;
; 9.775 ; 9.961        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_switches:switches|readdata[5]                                                                                                                                                                                                                                                                                                                                                                         ;
; 9.776 ; 9.962        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                                                               ;
; 9.776 ; 9.962        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                                               ;
; 9.776 ; 9.962        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                               ;
; 9.776 ; 9.962        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                               ;
; 9.776 ; 9.962        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                              ;
; 9.776 ; 9.962        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                              ;
; 9.776 ; 9.962        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                                                               ;
; 9.776 ; 9.962        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                                               ;
; 9.776 ; 9.962        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                               ;
; 9.776 ; 9.962        ; 0.186          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                               ;
+-------+--------------+----------------+-----------------+-------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                             ;
+-------+--------------+----------------+------------------+--------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                ; Clock Edge ; Target                                                                                                                                                                        ;
+-------+--------------+----------------+------------------+--------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|active_data[30]                                                                                                                      ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|active_data[3]                                                                                                                       ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|active_data[4]                                                                                                                       ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|active_data[5]                                                                                                                       ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|active_data[6]                                                                                                                       ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_0[20]                                                  ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_0[21]                                                  ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_0[22]                                                  ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_0[23]                                                  ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_0[24]                                                  ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_0[25]                                                  ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_0[26]                                                  ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_0[27]                                                  ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_0[28]                                                  ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_0[29]                                                  ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_0[31]                                                  ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_0[33]                                                  ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_0[34]                                                  ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_0[35]                                                  ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_0[45]                                                  ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_1[20]                                                  ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_1[21]                                                  ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_1[22]                                                  ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_1[23]                                                  ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_1[24]                                                  ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_1[25]                                                  ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_1[26]                                                  ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_1[27]                                                  ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_1[28]                                                  ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_1[29]                                                  ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_1[30]                                                  ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_1[31]                                                  ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_1[33]                                                  ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_1[34]                                                  ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_1[35]                                                  ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_1[45]                                                  ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_1[61]                                                  ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[30]~_Duplicate_1                                                                                                              ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[3]~_Duplicate_1                                                                                                               ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[4]~_Duplicate_1                                                                                                               ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[5]~_Duplicate_1                                                                                                               ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[6]~_Duplicate_1                                                                                                               ;
; 9.710 ; 9.928        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4] ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|active_addr[12]                                                                                                                      ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|active_addr[13]                                                                                                                      ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|active_addr[1]                                                                                                                       ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|active_addr[2]                                                                                                                       ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|active_addr[8]                                                                                                                       ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|active_addr[9]                                                                                                                       ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|active_data[0]                                                                                                                       ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|active_data[10]                                                                                                                      ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|active_data[11]                                                                                                                      ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|active_data[14]                                                                                                                      ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|active_data[1]                                                                                                                       ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|active_data[23]                                                                                                                      ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|active_data[24]                                                                                                                      ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|active_data[25]                                                                                                                      ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|active_data[26]                                                                                                                      ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|active_data[29]                                                                                                                      ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|active_data[2]                                                                                                                       ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|active_data[31]                                                                                                                      ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|active_data[7]                                                                                                                       ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|active_data[8]                                                                                                                       ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|active_data[9]                                                                                                                       ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|f_pop                                                                                                                                ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entries[0]                                                   ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entries[1]                                                   ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_0[0]                                                   ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_0[10]                                                  ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_0[11]                                                  ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_0[12]                                                  ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_0[13]                                                  ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_0[14]                                                  ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_0[15]                                                  ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_0[16]                                                  ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_0[17]                                                  ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_0[18]                                                  ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_0[19]                                                  ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_0[1]                                                   ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_0[2]                                                   ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_0[30]                                                  ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_0[32]                                                  ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_0[36]                                                  ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_0[37]                                                  ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_0[38]                                                  ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_0[39]                                                  ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_0[3]                                                   ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_0[40]                                                  ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_0[41]                                                  ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_0[42]                                                  ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_0[43]                                                  ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_0[44]                                                  ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_0[46]                                                  ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_0[47]                                                  ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_0[48]                                                  ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_0[49]                                                  ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_0[4]                                                   ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_0[50]                                                  ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_0[51]                                                  ;
; 9.711 ; 9.929        ; 0.218          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_0[52]                                                  ;
+-------+--------------+----------------+------------------+--------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.578 ; 49.796       ; 0.218          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                                                         ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000                                                   ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.010                                                   ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100                                                   ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0]                                                    ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1]                                                    ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[0]                                                        ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[10]                                                       ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[11]                                                       ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[12]                                                       ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[13]                                                       ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[14]                                                       ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[15]                                                       ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16]                                                       ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17]                                                       ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18]                                                       ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19]                                                       ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[1]                                                        ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20]                                                       ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21]                                                       ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22]                                                       ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23]                                                       ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24]                                                       ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25]                                                       ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26]                                                       ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27]                                                       ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28]                                                       ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29]                                                       ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[2]                                                        ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30]                                                       ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[31]                                                       ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[32]                                                       ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33]                                                       ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34]                                                       ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[35]                                                       ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[36]                                                       ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[37]                                                       ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[4]                                                        ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[5]                                                        ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[6]                                                        ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[7]                                                        ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[8]                                                        ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[9]                                                        ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                                                                                     ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                                                             ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                                             ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                             ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                                                               ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                                                                                                               ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]                                                                                                                                                  ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]                                                                                                                                                  ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]                                                                                                                                                  ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]                                                                                                                                                  ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                                                                                                  ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                                                                                               ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                          ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                          ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                          ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                          ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                     ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                     ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                     ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                     ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                     ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                         ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                         ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                         ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                         ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                         ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                         ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                          ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                          ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                          ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                          ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                          ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                          ;
; 49.622 ; 49.808       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                          ;
; 49.623 ; 49.809       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[3]                                                        ;
; 49.623 ; 49.809       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                                                                          ;
; 49.623 ; 49.809       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                                                                          ;
; 49.623 ; 49.809       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                                                          ;
; 49.623 ; 49.809       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                                                                                          ;
; 49.623 ; 49.809       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                                                                                        ;
; 49.623 ; 49.809       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                                                                        ;
; 49.623 ; 49.809       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                                                                        ;
; 49.623 ; 49.809       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                                                                                                        ;
; 49.623 ; 49.809       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                                                                               ;
; 49.623 ; 49.809       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                                                               ;
; 49.623 ; 49.809       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                                                               ;
; 49.623 ; 49.809       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                                                                               ;
; 49.623 ; 49.809       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                                                                                 ;
; 49.623 ; 49.809       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                                                 ;
; 49.623 ; 49.809       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                                                                 ;
; 49.623 ; 49.809       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                                                 ;
; 49.623 ; 49.809       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                                                                                 ;
; 49.623 ; 49.809       ; 0.186          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Setup Times                                                                                    ;
+--------------+-------------+-------+-------+------------+--------------------------------------+
; Data Port    ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                      ;
+--------------+-------------+-------+-------+------------+--------------------------------------+
; DRAM_DQ[*]   ; main_clk_50 ; 6.220 ; 6.579 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]  ; main_clk_50 ; 6.172 ; 6.531 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]  ; main_clk_50 ; 6.167 ; 6.526 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]  ; main_clk_50 ; 6.158 ; 6.517 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]  ; main_clk_50 ; 6.181 ; 6.540 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]  ; main_clk_50 ; 6.148 ; 6.507 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]  ; main_clk_50 ; 6.170 ; 6.529 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]  ; main_clk_50 ; 6.180 ; 6.539 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]  ; main_clk_50 ; 6.149 ; 6.508 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]  ; main_clk_50 ; 6.165 ; 6.524 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]  ; main_clk_50 ; 6.175 ; 6.534 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10] ; main_clk_50 ; 6.193 ; 6.552 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11] ; main_clk_50 ; 6.195 ; 6.554 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12] ; main_clk_50 ; 6.173 ; 6.532 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13] ; main_clk_50 ; 6.220 ; 6.579 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14] ; main_clk_50 ; 6.202 ; 6.561 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15] ; main_clk_50 ; 6.195 ; 6.554 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16] ; main_clk_50 ; 6.143 ; 6.502 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17] ; main_clk_50 ; 6.153 ; 6.512 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18] ; main_clk_50 ; 6.149 ; 6.508 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19] ; main_clk_50 ; 6.166 ; 6.525 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20] ; main_clk_50 ; 6.156 ; 6.515 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21] ; main_clk_50 ; 6.184 ; 6.543 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22] ; main_clk_50 ; 6.153 ; 6.512 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23] ; main_clk_50 ; 6.140 ; 6.499 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24] ; main_clk_50 ; 6.135 ; 6.494 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25] ; main_clk_50 ; 6.098 ; 6.457 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26] ; main_clk_50 ; 6.128 ; 6.487 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27] ; main_clk_50 ; 6.128 ; 6.487 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28] ; main_clk_50 ; 6.119 ; 6.478 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29] ; main_clk_50 ; 6.121 ; 6.480 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30] ; main_clk_50 ; 6.149 ; 6.508 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31] ; main_clk_50 ; 6.165 ; 6.524 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; KEY[*]       ; main_clk_50 ; 2.418 ; 2.735 ; Rise       ; main_clk_50                          ;
;  KEY[2]      ; main_clk_50 ; 1.864 ; 2.126 ; Rise       ; main_clk_50                          ;
;  KEY[3]      ; main_clk_50 ; 2.418 ; 2.735 ; Rise       ; main_clk_50                          ;
; SW[*]        ; main_clk_50 ; 2.944 ; 3.251 ; Rise       ; main_clk_50                          ;
;  SW[0]       ; main_clk_50 ; 2.631 ; 2.924 ; Rise       ; main_clk_50                          ;
;  SW[1]       ; main_clk_50 ; 2.944 ; 3.251 ; Rise       ; main_clk_50                          ;
;  SW[2]       ; main_clk_50 ; 2.556 ; 2.833 ; Rise       ; main_clk_50                          ;
;  SW[3]       ; main_clk_50 ; 2.563 ; 2.851 ; Rise       ; main_clk_50                          ;
;  SW[4]       ; main_clk_50 ; 2.527 ; 2.830 ; Rise       ; main_clk_50                          ;
;  SW[5]       ; main_clk_50 ; 2.596 ; 2.868 ; Rise       ; main_clk_50                          ;
;  SW[6]       ; main_clk_50 ; 2.552 ; 2.835 ; Rise       ; main_clk_50                          ;
;  SW[7]       ; main_clk_50 ; 2.727 ; 3.027 ; Rise       ; main_clk_50                          ;
+--------------+-------------+-------+-------+------------+--------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Hold Times                                                                                       ;
+--------------+-------------+--------+--------+------------+--------------------------------------+
; Data Port    ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                      ;
+--------------+-------------+--------+--------+------------+--------------------------------------+
; DRAM_DQ[*]   ; main_clk_50 ; -5.451 ; -5.799 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]  ; main_clk_50 ; -5.527 ; -5.875 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]  ; main_clk_50 ; -5.521 ; -5.869 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]  ; main_clk_50 ; -5.511 ; -5.859 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]  ; main_clk_50 ; -5.535 ; -5.883 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]  ; main_clk_50 ; -5.501 ; -5.849 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]  ; main_clk_50 ; -5.524 ; -5.872 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]  ; main_clk_50 ; -5.534 ; -5.882 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]  ; main_clk_50 ; -5.502 ; -5.850 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]  ; main_clk_50 ; -5.519 ; -5.867 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]  ; main_clk_50 ; -5.529 ; -5.877 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10] ; main_clk_50 ; -5.547 ; -5.895 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11] ; main_clk_50 ; -5.551 ; -5.899 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12] ; main_clk_50 ; -5.527 ; -5.875 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13] ; main_clk_50 ; -5.574 ; -5.922 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14] ; main_clk_50 ; -5.557 ; -5.905 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15] ; main_clk_50 ; -5.549 ; -5.897 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16] ; main_clk_50 ; -5.497 ; -5.845 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17] ; main_clk_50 ; -5.508 ; -5.856 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18] ; main_clk_50 ; -5.503 ; -5.851 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19] ; main_clk_50 ; -5.520 ; -5.868 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20] ; main_clk_50 ; -5.510 ; -5.858 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21] ; main_clk_50 ; -5.540 ; -5.888 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22] ; main_clk_50 ; -5.507 ; -5.855 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23] ; main_clk_50 ; -5.494 ; -5.842 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24] ; main_clk_50 ; -5.489 ; -5.837 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25] ; main_clk_50 ; -5.451 ; -5.799 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26] ; main_clk_50 ; -5.481 ; -5.829 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27] ; main_clk_50 ; -5.481 ; -5.829 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28] ; main_clk_50 ; -5.472 ; -5.820 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29] ; main_clk_50 ; -5.475 ; -5.823 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30] ; main_clk_50 ; -5.502 ; -5.850 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31] ; main_clk_50 ; -5.519 ; -5.867 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; KEY[*]       ; main_clk_50 ; -1.437 ; -1.679 ; Rise       ; main_clk_50                          ;
;  KEY[2]      ; main_clk_50 ; -1.437 ; -1.679 ; Rise       ; main_clk_50                          ;
;  KEY[3]      ; main_clk_50 ; -1.968 ; -2.264 ; Rise       ; main_clk_50                          ;
; SW[*]        ; main_clk_50 ; -2.023 ; -2.291 ; Rise       ; main_clk_50                          ;
;  SW[0]       ; main_clk_50 ; -2.176 ; -2.447 ; Rise       ; main_clk_50                          ;
;  SW[1]       ; main_clk_50 ; -2.424 ; -2.695 ; Rise       ; main_clk_50                          ;
;  SW[2]       ; main_clk_50 ; -2.102 ; -2.359 ; Rise       ; main_clk_50                          ;
;  SW[3]       ; main_clk_50 ; -2.110 ; -2.376 ; Rise       ; main_clk_50                          ;
;  SW[4]       ; main_clk_50 ; -2.023 ; -2.291 ; Rise       ; main_clk_50                          ;
;  SW[5]       ; main_clk_50 ; -2.141 ; -2.393 ; Rise       ; main_clk_50                          ;
;  SW[6]       ; main_clk_50 ; -2.098 ; -2.360 ; Rise       ; main_clk_50                          ;
;  SW[7]       ; main_clk_50 ; -2.267 ; -2.546 ; Rise       ; main_clk_50                          ;
+--------------+-------------+--------+--------+------------+--------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                              ;
+----------------+-------------+--------+--------+------------+--------------------------------------+
; Data Port      ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                      ;
+----------------+-------------+--------+--------+------------+--------------------------------------+
; DRAM_ADDR[*]   ; main_clk_50 ; 0.813  ; 0.702  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[0]  ; main_clk_50 ; 0.780  ; 0.669  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[1]  ; main_clk_50 ; 0.721  ; 0.610  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[2]  ; main_clk_50 ; 0.608  ; 0.520  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[3]  ; main_clk_50 ; 0.813  ; 0.702  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[4]  ; main_clk_50 ; 0.731  ; 0.620  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[5]  ; main_clk_50 ; 0.748  ; 0.637  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[6]  ; main_clk_50 ; 0.645  ; 0.557  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[7]  ; main_clk_50 ; 0.671  ; 0.583  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[8]  ; main_clk_50 ; 0.751  ; 0.640  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[9]  ; main_clk_50 ; 0.745  ; 0.634  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[10] ; main_clk_50 ; 0.681  ; 0.593  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[11] ; main_clk_50 ; 0.773  ; 0.662  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[12] ; main_clk_50 ; 0.758  ; 0.647  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_BA[*]     ; main_clk_50 ; 0.779  ; 0.668  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_BA[0]    ; main_clk_50 ; 0.618  ; 0.530  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_BA[1]    ; main_clk_50 ; 0.779  ; 0.668  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CAS_N     ; main_clk_50 ; 0.739  ; 0.628  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CS_N      ; main_clk_50 ; 0.799  ; 0.688  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_DQ[*]     ; main_clk_50 ; 0.835  ; 0.724  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]    ; main_clk_50 ; 0.755  ; 0.644  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]    ; main_clk_50 ; 0.801  ; 0.690  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]    ; main_clk_50 ; 0.811  ; 0.700  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]    ; main_clk_50 ; 0.807  ; 0.696  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]    ; main_clk_50 ; 0.801  ; 0.690  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]    ; main_clk_50 ; 0.818  ; 0.707  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]    ; main_clk_50 ; 0.828  ; 0.717  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]    ; main_clk_50 ; 0.820  ; 0.709  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]    ; main_clk_50 ; 0.783  ; 0.672  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]    ; main_clk_50 ; 0.793  ; 0.682  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]   ; main_clk_50 ; 0.835  ; 0.724  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]   ; main_clk_50 ; 0.751  ; 0.640  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]   ; main_clk_50 ; 0.815  ; 0.704  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]   ; main_clk_50 ; 0.828  ; 0.717  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]   ; main_clk_50 ; 0.679  ; 0.591  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]   ; main_clk_50 ; 0.813  ; 0.702  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16]   ; main_clk_50 ; 0.765  ; 0.654  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17]   ; main_clk_50 ; 0.754  ; 0.643  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18]   ; main_clk_50 ; 0.799  ; 0.688  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19]   ; main_clk_50 ; 0.782  ; 0.671  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20]   ; main_clk_50 ; 0.772  ; 0.661  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21]   ; main_clk_50 ; 0.742  ; 0.631  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22]   ; main_clk_50 ; 0.775  ; 0.664  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23]   ; main_clk_50 ; 0.748  ; 0.637  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24]   ; main_clk_50 ; 0.753  ; 0.642  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25]   ; main_clk_50 ; 0.791  ; 0.680  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26]   ; main_clk_50 ; 0.821  ; 0.710  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27]   ; main_clk_50 ; 0.821  ; 0.710  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28]   ; main_clk_50 ; 0.790  ; 0.679  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29]   ; main_clk_50 ; 0.787  ; 0.676  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30]   ; main_clk_50 ; 0.820  ; 0.709  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31]   ; main_clk_50 ; 0.823  ; 0.712  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_DQM[*]    ; main_clk_50 ; 0.813  ; 0.702  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQM[0]   ; main_clk_50 ; 0.813  ; 0.702  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQM[1]   ; main_clk_50 ; 0.749  ; 0.638  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQM[2]   ; main_clk_50 ; 0.774  ; 0.663  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQM[3]   ; main_clk_50 ; 0.667  ; 0.579  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_RAS_N     ; main_clk_50 ; 0.757  ; 0.646  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_WE_N      ; main_clk_50 ; 0.734  ; 0.623  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CLK       ; main_clk_50 ; -2.173 ;        ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[1] ;
; DRAM_CLK       ; main_clk_50 ;        ; -2.172 ; Fall       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[1] ;
; LEDG[*]        ; main_clk_50 ; 10.594 ; 10.223 ; Rise       ; main_clk_50                          ;
;  LEDG[0]       ; main_clk_50 ; 10.203 ; 9.968  ; Rise       ; main_clk_50                          ;
;  LEDG[1]       ; main_clk_50 ; 9.871  ; 9.720  ; Rise       ; main_clk_50                          ;
;  LEDG[2]       ; main_clk_50 ; 8.208  ; 8.186  ; Rise       ; main_clk_50                          ;
;  LEDG[3]       ; main_clk_50 ; 10.594 ; 10.223 ; Rise       ; main_clk_50                          ;
;  LEDG[4]       ; main_clk_50 ; 9.511  ; 9.324  ; Rise       ; main_clk_50                          ;
;  LEDG[5]       ; main_clk_50 ; 9.753  ; 9.551  ; Rise       ; main_clk_50                          ;
;  LEDG[6]       ; main_clk_50 ; 9.491  ; 9.230  ; Rise       ; main_clk_50                          ;
;  LEDG[7]       ; main_clk_50 ; 8.545  ; 8.432  ; Rise       ; main_clk_50                          ;
+----------------+-------------+--------+--------+------------+--------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                      ;
+----------------+-------------+--------+--------+------------+--------------------------------------+
; Data Port      ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                      ;
+----------------+-------------+--------+--------+------------+--------------------------------------+
; DRAM_ADDR[*]   ; main_clk_50 ; 0.155  ; 0.069  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[0]  ; main_clk_50 ; 0.324  ; 0.215  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[1]  ; main_clk_50 ; 0.268  ; 0.159  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[2]  ; main_clk_50 ; 0.155  ; 0.069  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[3]  ; main_clk_50 ; 0.358  ; 0.249  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[4]  ; main_clk_50 ; 0.278  ; 0.169  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[5]  ; main_clk_50 ; 0.293  ; 0.184  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[6]  ; main_clk_50 ; 0.191  ; 0.105  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[7]  ; main_clk_50 ; 0.216  ; 0.130  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[8]  ; main_clk_50 ; 0.297  ; 0.188  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[9]  ; main_clk_50 ; 0.291  ; 0.182  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[10] ; main_clk_50 ; 0.226  ; 0.140  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[11] ; main_clk_50 ; 0.318  ; 0.209  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[12] ; main_clk_50 ; 0.303  ; 0.194  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_BA[*]     ; main_clk_50 ; 0.165  ; 0.079  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_BA[0]    ; main_clk_50 ; 0.165  ; 0.079  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_BA[1]    ; main_clk_50 ; 0.323  ; 0.214  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CAS_N     ; main_clk_50 ; 0.285  ; 0.176  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CS_N      ; main_clk_50 ; 0.343  ; 0.234  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_DQ[*]     ; main_clk_50 ; 0.225  ; 0.139  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]    ; main_clk_50 ; 0.301  ; 0.192  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]    ; main_clk_50 ; 0.346  ; 0.237  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]    ; main_clk_50 ; 0.355  ; 0.246  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]    ; main_clk_50 ; 0.352  ; 0.243  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]    ; main_clk_50 ; 0.345  ; 0.236  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]    ; main_clk_50 ; 0.363  ; 0.254  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]    ; main_clk_50 ; 0.373  ; 0.264  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]    ; main_clk_50 ; 0.364  ; 0.255  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]    ; main_clk_50 ; 0.328  ; 0.219  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]    ; main_clk_50 ; 0.338  ; 0.229  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]   ; main_clk_50 ; 0.380  ; 0.271  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]   ; main_clk_50 ; 0.298  ; 0.189  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]   ; main_clk_50 ; 0.360  ; 0.251  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]   ; main_clk_50 ; 0.373  ; 0.264  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]   ; main_clk_50 ; 0.225  ; 0.139  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]   ; main_clk_50 ; 0.358  ; 0.249  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16]   ; main_clk_50 ; 0.310  ; 0.201  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17]   ; main_clk_50 ; 0.300  ; 0.191  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18]   ; main_clk_50 ; 0.344  ; 0.235  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19]   ; main_clk_50 ; 0.327  ; 0.218  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20]   ; main_clk_50 ; 0.317  ; 0.208  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21]   ; main_clk_50 ; 0.289  ; 0.180  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22]   ; main_clk_50 ; 0.320  ; 0.211  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23]   ; main_clk_50 ; 0.293  ; 0.184  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24]   ; main_clk_50 ; 0.298  ; 0.189  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25]   ; main_clk_50 ; 0.335  ; 0.226  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26]   ; main_clk_50 ; 0.365  ; 0.256  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27]   ; main_clk_50 ; 0.365  ; 0.256  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28]   ; main_clk_50 ; 0.334  ; 0.225  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29]   ; main_clk_50 ; 0.332  ; 0.223  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30]   ; main_clk_50 ; 0.364  ; 0.255  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31]   ; main_clk_50 ; 0.368  ; 0.259  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_DQM[*]    ; main_clk_50 ; 0.212  ; 0.126  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQM[0]   ; main_clk_50 ; 0.358  ; 0.249  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQM[1]   ; main_clk_50 ; 0.295  ; 0.186  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQM[2]   ; main_clk_50 ; 0.320  ; 0.211  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQM[3]   ; main_clk_50 ; 0.212  ; 0.126  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_RAS_N     ; main_clk_50 ; 0.302  ; 0.193  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_WE_N      ; main_clk_50 ; 0.281  ; 0.172  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CLK       ; main_clk_50 ; -2.596 ;        ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[1] ;
; DRAM_CLK       ; main_clk_50 ;        ; -2.596 ; Fall       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[1] ;
; LEDG[*]        ; main_clk_50 ; 7.906  ; 7.885  ; Rise       ; main_clk_50                          ;
;  LEDG[0]       ; main_clk_50 ; 9.819  ; 9.593  ; Rise       ; main_clk_50                          ;
;  LEDG[1]       ; main_clk_50 ; 9.501  ; 9.355  ; Rise       ; main_clk_50                          ;
;  LEDG[2]       ; main_clk_50 ; 7.906  ; 7.885  ; Rise       ; main_clk_50                          ;
;  LEDG[3]       ; main_clk_50 ; 10.198 ; 9.841  ; Rise       ; main_clk_50                          ;
;  LEDG[4]       ; main_clk_50 ; 9.157  ; 8.976  ; Rise       ; main_clk_50                          ;
;  LEDG[5]       ; main_clk_50 ; 9.389  ; 9.195  ; Rise       ; main_clk_50                          ;
;  LEDG[6]       ; main_clk_50 ; 9.137  ; 8.885  ; Rise       ; main_clk_50                          ;
;  LEDG[7]       ; main_clk_50 ; 8.230  ; 8.120  ; Rise       ; main_clk_50                          ;
+----------------+-------------+--------+--------+------------+--------------------------------------+


+------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                            ;
+--------------+-------------+-------+-------+------------+--------------------------------------+
; Data Port    ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                      ;
+--------------+-------------+-------+-------+------------+--------------------------------------+
; DRAM_DQ[*]   ; main_clk_50 ; 0.459 ; 0.335 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]  ; main_clk_50 ; 0.564 ; 0.407 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]  ; main_clk_50 ; 0.590 ; 0.433 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]  ; main_clk_50 ; 0.600 ; 0.443 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]  ; main_clk_50 ; 0.586 ; 0.429 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]  ; main_clk_50 ; 0.600 ; 0.443 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]  ; main_clk_50 ; 0.597 ; 0.440 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]  ; main_clk_50 ; 0.597 ; 0.440 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]  ; main_clk_50 ; 0.609 ; 0.452 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]  ; main_clk_50 ; 0.582 ; 0.425 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]  ; main_clk_50 ; 0.582 ; 0.425 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10] ; main_clk_50 ; 0.594 ; 0.437 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11] ; main_clk_50 ; 0.550 ; 0.393 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12] ; main_clk_50 ; 0.594 ; 0.437 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13] ; main_clk_50 ; 0.577 ; 0.420 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14] ; main_clk_50 ; 0.459 ; 0.335 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15] ; main_clk_50 ; 0.582 ; 0.425 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16] ; main_clk_50 ; 0.584 ; 0.427 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17] ; main_clk_50 ; 0.573 ; 0.416 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18] ; main_clk_50 ; 0.598 ; 0.441 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19] ; main_clk_50 ; 0.581 ; 0.424 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20] ; main_clk_50 ; 0.581 ; 0.424 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21] ; main_clk_50 ; 0.551 ; 0.394 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22] ; main_clk_50 ; 0.584 ; 0.427 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23] ; main_clk_50 ; 0.577 ; 0.420 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24] ; main_clk_50 ; 0.582 ; 0.425 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25] ; main_clk_50 ; 0.620 ; 0.463 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26] ; main_clk_50 ; 0.620 ; 0.463 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27] ; main_clk_50 ; 0.620 ; 0.463 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28] ; main_clk_50 ; 0.609 ; 0.452 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29] ; main_clk_50 ; 0.606 ; 0.449 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30] ; main_clk_50 ; 0.609 ; 0.452 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31] ; main_clk_50 ; 0.602 ; 0.445 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
+--------------+-------------+-------+-------+------------+--------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                     ;
+--------------+-------------+-------+--------+------------+--------------------------------------+
; Data Port    ; Clock Port  ; Rise  ; Fall   ; Clock Edge ; Clock Reference                      ;
+--------------+-------------+-------+--------+------------+--------------------------------------+
; DRAM_DQ[*]   ; main_clk_50 ; 0.011 ; -0.110 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]  ; main_clk_50 ; 0.116 ; -0.038 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]  ; main_clk_50 ; 0.141 ; -0.013 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]  ; main_clk_50 ; 0.150 ; -0.004 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]  ; main_clk_50 ; 0.137 ; -0.017 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]  ; main_clk_50 ; 0.150 ; -0.004 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]  ; main_clk_50 ; 0.148 ; -0.006 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]  ; main_clk_50 ; 0.148 ; -0.006 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]  ; main_clk_50 ; 0.159 ; 0.005  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]  ; main_clk_50 ; 0.133 ; -0.021 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]  ; main_clk_50 ; 0.133 ; -0.021 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10] ; main_clk_50 ; 0.145 ; -0.009 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11] ; main_clk_50 ; 0.103 ; -0.051 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12] ; main_clk_50 ; 0.145 ; -0.009 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13] ; main_clk_50 ; 0.128 ; -0.026 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14] ; main_clk_50 ; 0.011 ; -0.110 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15] ; main_clk_50 ; 0.133 ; -0.021 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16] ; main_clk_50 ; 0.135 ; -0.019 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17] ; main_clk_50 ; 0.125 ; -0.029 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18] ; main_clk_50 ; 0.149 ; -0.005 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19] ; main_clk_50 ; 0.132 ; -0.022 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20] ; main_clk_50 ; 0.132 ; -0.022 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21] ; main_clk_50 ; 0.104 ; -0.050 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22] ; main_clk_50 ; 0.135 ; -0.019 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23] ; main_clk_50 ; 0.128 ; -0.026 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24] ; main_clk_50 ; 0.133 ; -0.021 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25] ; main_clk_50 ; 0.170 ; 0.016  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26] ; main_clk_50 ; 0.170 ; 0.016  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27] ; main_clk_50 ; 0.170 ; 0.016  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28] ; main_clk_50 ; 0.159 ; 0.005  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29] ; main_clk_50 ; 0.157 ; 0.003  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30] ; main_clk_50 ; 0.159 ; 0.005  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31] ; main_clk_50 ; 0.153 ; -0.001 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
+--------------+-------------+-------+--------+------------+--------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                   ;
+--------------+-------------+-----------+-----------+------------+--------------------------------------+
; Data Port    ; Clock Port  ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                      ;
+--------------+-------------+-----------+-----------+------------+--------------------------------------+
; DRAM_DQ[*]   ; main_clk_50 ; 0.402     ; 0.526     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]  ; main_clk_50 ; 0.474     ; 0.631     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]  ; main_clk_50 ; 0.500     ; 0.657     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]  ; main_clk_50 ; 0.510     ; 0.667     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]  ; main_clk_50 ; 0.496     ; 0.653     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]  ; main_clk_50 ; 0.510     ; 0.667     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]  ; main_clk_50 ; 0.507     ; 0.664     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]  ; main_clk_50 ; 0.507     ; 0.664     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]  ; main_clk_50 ; 0.519     ; 0.676     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]  ; main_clk_50 ; 0.492     ; 0.649     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]  ; main_clk_50 ; 0.492     ; 0.649     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10] ; main_clk_50 ; 0.504     ; 0.661     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11] ; main_clk_50 ; 0.460     ; 0.617     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12] ; main_clk_50 ; 0.504     ; 0.661     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13] ; main_clk_50 ; 0.487     ; 0.644     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14] ; main_clk_50 ; 0.402     ; 0.526     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15] ; main_clk_50 ; 0.492     ; 0.649     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16] ; main_clk_50 ; 0.494     ; 0.651     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17] ; main_clk_50 ; 0.483     ; 0.640     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18] ; main_clk_50 ; 0.508     ; 0.665     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19] ; main_clk_50 ; 0.491     ; 0.648     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20] ; main_clk_50 ; 0.491     ; 0.648     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21] ; main_clk_50 ; 0.461     ; 0.618     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22] ; main_clk_50 ; 0.494     ; 0.651     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23] ; main_clk_50 ; 0.487     ; 0.644     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24] ; main_clk_50 ; 0.492     ; 0.649     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25] ; main_clk_50 ; 0.530     ; 0.687     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26] ; main_clk_50 ; 0.530     ; 0.687     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27] ; main_clk_50 ; 0.530     ; 0.687     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28] ; main_clk_50 ; 0.519     ; 0.676     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29] ; main_clk_50 ; 0.516     ; 0.673     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30] ; main_clk_50 ; 0.519     ; 0.676     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31] ; main_clk_50 ; 0.512     ; 0.669     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
+--------------+-------------+-----------+-----------+------------+--------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                           ;
+--------------+-------------+-----------+-----------+------------+--------------------------------------+
; Data Port    ; Clock Port  ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                      ;
+--------------+-------------+-----------+-----------+------------+--------------------------------------+
; DRAM_DQ[*]   ; main_clk_50 ; -0.046    ; 0.075     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]  ; main_clk_50 ; 0.026     ; 0.180     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]  ; main_clk_50 ; 0.051     ; 0.205     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]  ; main_clk_50 ; 0.060     ; 0.214     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]  ; main_clk_50 ; 0.047     ; 0.201     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]  ; main_clk_50 ; 0.060     ; 0.214     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]  ; main_clk_50 ; 0.058     ; 0.212     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]  ; main_clk_50 ; 0.058     ; 0.212     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]  ; main_clk_50 ; 0.069     ; 0.223     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]  ; main_clk_50 ; 0.043     ; 0.197     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]  ; main_clk_50 ; 0.043     ; 0.197     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10] ; main_clk_50 ; 0.055     ; 0.209     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11] ; main_clk_50 ; 0.013     ; 0.167     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12] ; main_clk_50 ; 0.055     ; 0.209     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13] ; main_clk_50 ; 0.038     ; 0.192     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14] ; main_clk_50 ; -0.046    ; 0.075     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15] ; main_clk_50 ; 0.043     ; 0.197     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16] ; main_clk_50 ; 0.045     ; 0.199     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17] ; main_clk_50 ; 0.035     ; 0.189     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18] ; main_clk_50 ; 0.059     ; 0.213     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19] ; main_clk_50 ; 0.042     ; 0.196     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20] ; main_clk_50 ; 0.042     ; 0.196     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21] ; main_clk_50 ; 0.014     ; 0.168     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22] ; main_clk_50 ; 0.045     ; 0.199     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23] ; main_clk_50 ; 0.038     ; 0.192     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24] ; main_clk_50 ; 0.043     ; 0.197     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25] ; main_clk_50 ; 0.080     ; 0.234     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26] ; main_clk_50 ; 0.080     ; 0.234     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27] ; main_clk_50 ; 0.080     ; 0.234     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28] ; main_clk_50 ; 0.069     ; 0.223     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29] ; main_clk_50 ; 0.067     ; 0.221     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30] ; main_clk_50 ; 0.069     ; 0.223     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31] ; main_clk_50 ; 0.063     ; 0.217     ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
+--------------+-------------+-----------+-----------+------------+--------------------------------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 17
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.235
Worst Case Available Settling Time: 33.781 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+---------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                            ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 5.328  ; 0.000         ;
; main_clk_50                          ; 11.695 ; 0.000         ;
; altera_reserved_tck                  ; 48.592 ; 0.000         ;
+--------------------------------------+--------+---------------+


+--------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                            ;
+--------------------------------------+-------+---------------+
; Clock                                ; Slack ; End Point TNS ;
+--------------------------------------+-------+---------------+
; main_clk_50                          ; 0.162 ; 0.000         ;
; altera_reserved_tck                  ; 0.181 ; 0.000         ;
; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.181 ; 0.000         ;
+--------------------------------------+-------+---------------+


+---------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                         ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; main_clk_50                          ; 16.253 ; 0.000         ;
; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 16.843 ; 0.000         ;
; altera_reserved_tck                  ; 49.502 ; 0.000         ;
+--------------------------------------+--------+---------------+


+--------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                         ;
+--------------------------------------+-------+---------------+
; Clock                                ; Slack ; End Point TNS ;
+--------------------------------------+-------+---------------+
; altera_reserved_tck                  ; 0.543 ; 0.000         ;
; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 2.401 ; 0.000         ;
; main_clk_50                          ; 2.958 ; 0.000         ;
+--------------------------------------+-------+---------------+


+---------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary              ;
+--------------------------------------+--------+---------------+
; Clock                                ; Slack  ; End Point TNS ;
+--------------------------------------+--------+---------------+
; main_clk_50                          ; 9.374  ; 0.000         ;
; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 9.780  ; 0.000         ;
; altera_reserved_tck                  ; 49.474 ; 0.000         ;
+--------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                ;
+--------+------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                    ; To Node                                            ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 5.328  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[1]                                                                                         ; DRAM_CLK                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[1] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 10.000       ; 0.000      ; 2.672      ;
; 13.446 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[10]                                                                          ; DRAM_DQ[10]                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.339     ; 2.215      ;
; 13.452 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[6]                                                                           ; DRAM_DQ[6]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.343     ; 2.205      ;
; 13.454 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[13]                                                                          ; DRAM_DQ[13]                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.321     ; 2.225      ;
; 13.457 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[31]                                                                          ; DRAM_DQ[31]                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.348     ; 2.195      ;
; 13.461 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[30]                                                                          ; DRAM_DQ[30]                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.354     ; 2.185      ;
; 13.461 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[7]                                                                           ; DRAM_DQ[7]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.354     ; 2.185      ;
; 13.462 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[5]                                                                           ; DRAM_DQ[5]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.343     ; 2.195      ;
; 13.465 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[27]                                                                          ; DRAM_DQ[27]                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.360     ; 2.175      ;
; 13.465 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[26]                                                                          ; DRAM_DQ[26]                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.360     ; 2.175      ;
; 13.466 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[12]                                                                          ; DRAM_DQ[12]                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.339     ; 2.195      ;
; 13.467 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_dqm[0]                                                                            ; DRAM_DQM[0]                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.348     ; 2.185      ;
; 13.467 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[3]                                                                           ; DRAM_ADDR[3]                                       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.348     ; 2.185      ;
; 13.469 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[15]                                                                          ; DRAM_DQ[15]                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.326     ; 2.205      ;
; 13.470 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[2]                                                                           ; DRAM_DQ[2]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.345     ; 2.185      ;
; 13.473 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[3]                                                                           ; DRAM_DQ[3]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.332     ; 2.195      ;
; 13.479 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[1]                                                                           ; DRAM_DQ[1]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.336     ; 2.185      ;
; 13.480 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[4]                                                                           ; DRAM_DQ[4]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.345     ; 2.175      ;
; 13.480 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[18]                                                                          ; DRAM_DQ[18]                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.345     ; 2.175      ;
; 13.482 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_cmd[3]                                                                            ; DRAM_CS_N                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.353     ; 2.165      ;
; 13.489 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[9]                                                                           ; DRAM_DQ[9]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.326     ; 2.185      ;
; 13.491 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[28]                                                                          ; DRAM_DQ[28]                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.354     ; 2.155      ;
; 13.493 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[29]                                                                          ; DRAM_DQ[29]                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.352     ; 2.155      ;
; 13.495 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[25]                                                                          ; DRAM_DQ[25]                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.360     ; 2.145      ;
; 13.495 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[19]                                                                          ; DRAM_DQ[19]                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.330     ; 2.175      ;
; 13.499 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[8]                                                                           ; DRAM_DQ[8]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.326     ; 2.175      ;
; 13.501 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[0]                                                                           ; DRAM_ADDR[0]                                       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.354     ; 2.145      ;
; 13.502 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_bank[1]                                                                           ; DRAM_BA[1]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.353     ; 2.145      ;
; 13.502 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[22]                                                                          ; DRAM_DQ[22]                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.333     ; 2.165      ;
; 13.503 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_dqm[2]                                                                            ; DRAM_DQM[2]                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.322     ; 2.175      ;
; 13.505 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[20]                                                                          ; DRAM_DQ[20]                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.330     ; 2.165      ;
; 13.509 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[11]                                                                          ; DRAM_ADDR[11]                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.326     ; 2.165      ;
; 13.512 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[16]                                                                          ; DRAM_DQ[16]                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.333     ; 2.155      ;
; 13.523 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_cmd[2]                                                                            ; DRAM_RAS_N                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.332     ; 2.145      ;
; 13.523 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[17]                                                                          ; DRAM_DQ[17]                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.322     ; 2.155      ;
; 13.524 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[12]                                                                          ; DRAM_ADDR[12]                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.321     ; 2.155      ;
; 13.524 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[0]                                                                           ; DRAM_DQ[0]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.311     ; 2.165      ;
; 13.528 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[11]                                                                          ; DRAM_DQ[11]                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.297     ; 2.175      ;
; 13.529 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[24]                                                                          ; DRAM_DQ[24]                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.326     ; 2.145      ;
; 13.529 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[8]                                                                           ; DRAM_ADDR[8]                                       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.316     ; 2.155      ;
; 13.529 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[23]                                                                          ; DRAM_DQ[23]                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.326     ; 2.145      ;
; 13.531 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_dqm[1]                                                                            ; DRAM_DQM[1]                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.304     ; 2.165      ;
; 13.534 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[9]                                                                           ; DRAM_ADDR[9]                                       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.311     ; 2.155      ;
; 13.534 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[5]                                                                           ; DRAM_ADDR[5]                                       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.321     ; 2.145      ;
; 13.534 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[21]                                                                          ; DRAM_DQ[21]                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.301     ; 2.165      ;
; 13.541 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_cmd[1]                                                                            ; DRAM_CAS_N                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.304     ; 2.155      ;
; 13.546 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_cmd[0]                                                                            ; DRAM_WE_N                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.289     ; 2.165      ;
; 13.547 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[10]                                                                          ; DRAM_ADDR[10]                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.352     ; 2.101      ;
; 13.548 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[14]                                                                          ; DRAM_DQ[14]                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.311     ; 2.141      ;
; 13.548 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[4]                                                                           ; DRAM_ADDR[4]                                       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.297     ; 2.155      ;
; 13.557 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[7]                                                                           ; DRAM_ADDR[7]                                       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.332     ; 2.111      ;
; 13.558 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[1]                                                                           ; DRAM_ADDR[1]                                       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.297     ; 2.145      ;
; 13.558 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|oe~_Duplicate_27                                                                    ; DRAM_DQ[27]                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.352     ; 2.090      ;
; 13.558 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|oe~_Duplicate_26                                                                    ; DRAM_DQ[26]                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.352     ; 2.090      ;
; 13.558 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|oe~_Duplicate_25                                                                    ; DRAM_DQ[25]                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.352     ; 2.090      ;
; 13.561 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_dqm[3]                                                                            ; DRAM_DQM[3]                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.348     ; 2.091      ;
; 13.564 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|oe~_Duplicate_30                                                                    ; DRAM_DQ[30]                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.346     ; 2.090      ;
; 13.564 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|oe~_Duplicate_7                                                                     ; DRAM_DQ[7]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.346     ; 2.090      ;
; 13.564 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|oe~_Duplicate_28                                                                    ; DRAM_DQ[28]                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.346     ; 2.090      ;
; 13.566 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|oe~_Duplicate_29                                                                    ; DRAM_DQ[29]                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.344     ; 2.090      ;
; 13.570 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|oe~_Duplicate_31                                                                    ; DRAM_DQ[31]                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.340     ; 2.090      ;
; 13.573 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|oe~_Duplicate_2                                                                     ; DRAM_DQ[2]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.337     ; 2.090      ;
; 13.573 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|oe~_Duplicate_4                                                                     ; DRAM_DQ[4]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.337     ; 2.090      ;
; 13.573 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|oe~_Duplicate_18                                                                    ; DRAM_DQ[18]                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.337     ; 2.090      ;
; 13.575 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|oe~_Duplicate_6                                                                     ; DRAM_DQ[6]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.335     ; 2.090      ;
; 13.575 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|oe~_Duplicate_5                                                                     ; DRAM_DQ[5]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.335     ; 2.090      ;
; 13.579 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|oe~_Duplicate_10                                                                    ; DRAM_DQ[10]                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.331     ; 2.090      ;
; 13.579 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|oe~_Duplicate_12                                                                    ; DRAM_DQ[12]                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.331     ; 2.090      ;
; 13.582 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|oe~_Duplicate_1                                                                     ; DRAM_DQ[1]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.328     ; 2.090      ;
; 13.583 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[6]                                                                           ; DRAM_ADDR[6]                                       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.316     ; 2.101      ;
; 13.585 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|oe~_Duplicate_22                                                                    ; DRAM_DQ[22]                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.325     ; 2.090      ;
; 13.585 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|oe~_Duplicate_16                                                                    ; DRAM_DQ[16]                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.325     ; 2.090      ;
; 13.586 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|oe~_Duplicate_3                                                                     ; DRAM_DQ[3]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.324     ; 2.090      ;
; 13.588 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|oe~_Duplicate_19                                                                    ; DRAM_DQ[19]                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.322     ; 2.090      ;
; 13.588 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|oe~_Duplicate_20                                                                    ; DRAM_DQ[20]                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.322     ; 2.090      ;
; 13.592 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|oe~_Duplicate_15                                                                    ; DRAM_DQ[15]                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.318     ; 2.090      ;
; 13.592 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|oe~_Duplicate_9                                                                     ; DRAM_DQ[9]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.318     ; 2.090      ;
; 13.592 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|oe~_Duplicate_8                                                                     ; DRAM_DQ[8]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.318     ; 2.090      ;
; 13.592 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|oe~_Duplicate_24                                                                    ; DRAM_DQ[24]                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.318     ; 2.090      ;
; 13.592 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|oe~_Duplicate_23                                                                    ; DRAM_DQ[23]                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.318     ; 2.090      ;
; 13.596 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|oe~_Duplicate_17                                                                    ; DRAM_DQ[17]                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.314     ; 2.090      ;
; 13.597 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|oe~_Duplicate_13                                                                    ; DRAM_DQ[13]                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.313     ; 2.090      ;
; 13.607 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|oe                                                                                  ; DRAM_DQ[0]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.303     ; 2.090      ;
; 13.610 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_bank[0]                                                                           ; DRAM_BA[0]                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.289     ; 2.101      ;
; 13.617 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|oe~_Duplicate_21                                                                    ; DRAM_DQ[21]                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.293     ; 2.090      ;
; 13.620 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[2]                                                                           ; DRAM_ADDR[2]                                       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.289     ; 2.091      ;
; 13.621 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|oe~_Duplicate_11                                                                    ; DRAM_DQ[11]                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.289     ; 2.090      ;
; 13.662 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|oe~_Duplicate_14                                                                    ; DRAM_DQ[14]                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -2.303     ; 2.035      ;
; 13.729 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_1[49] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[9] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.107     ; 6.124      ;
; 13.769 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_0[49] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[9] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.107     ; 6.084      ;
; 13.802 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_1[49] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.107     ; 6.051      ;
; 13.813 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_1[49] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[5] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.097     ; 6.050      ;
; 13.814 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_1[49] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[7] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.087     ; 6.059      ;
; 13.825 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|rd_address  ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[9] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.097     ; 6.038      ;
; 13.836 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_1[49] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_bank[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.128     ; 5.996      ;
; 13.842 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_0[49] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.107     ; 6.011      ;
; 13.849 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_1[49] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[4] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.121     ; 5.990      ;
; 13.853 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_0[49] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[5] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.097     ; 6.010      ;
; 13.854 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_0[49] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[7] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.087     ; 6.019      ;
; 13.876 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_0[49] ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_bank[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.128     ; 5.956      ;
+--------+------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'main_clk_50'                                                                                                                                                                                                                                                                                                                                 ;
+--------+-------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                             ; To Node                                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 11.695 ; lab7_soc:m_lab7_soc|lab7_soc_LED:led|data_out[3]                                                      ; LEDG[3]                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.655     ; 4.650      ;
; 11.872 ; lab7_soc:m_lab7_soc|lab7_soc_LED:led|data_out[0]                                                      ; LEDG[0]                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.655     ; 4.473      ;
; 12.018 ; lab7_soc:m_lab7_soc|lab7_soc_LED:led|data_out[1]                                                      ; LEDG[1]                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.655     ; 4.327      ;
; 12.113 ; lab7_soc:m_lab7_soc|lab7_soc_LED:led|data_out[5]                                                      ; LEDG[5]                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.655     ; 4.232      ;
; 12.269 ; lab7_soc:m_lab7_soc|lab7_soc_LED:led|data_out[4]                                                      ; LEDG[4]                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.655     ; 4.076      ;
; 12.333 ; lab7_soc:m_lab7_soc|lab7_soc_LED:led|data_out[6]                                                      ; LEDG[6]                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.655     ; 4.012      ;
; 12.845 ; lab7_soc:m_lab7_soc|lab7_soc_LED:led|data_out[7]                                                      ; LEDG[7]                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.655     ; 3.500      ;
; 12.993 ; lab7_soc:m_lab7_soc|lab7_soc_LED:led|data_out[2]                                                      ; LEDG[2]                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 20.000       ; -1.655     ; 3.352      ;
; 13.971 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[20]         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.036     ; 6.000      ;
; 14.001 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[20]         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.036     ; 5.970      ;
; 14.137 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[22]         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.036     ; 5.834      ;
; 14.167 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[22]         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.036     ; 5.804      ;
; 14.194 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[13] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.036     ; 5.777      ;
; 14.198 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[13] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.036     ; 5.773      ;
; 14.246 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[14] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.036     ; 5.725      ;
; 14.250 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[1]          ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|R_wr_dst_reg                                                                                  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.048     ; 5.709      ;
; 14.250 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[14] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.036     ; 5.721      ;
; 14.279 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[26]         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.036     ; 5.692      ;
; 14.309 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[26]         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.036     ; 5.662      ;
; 14.311 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[3]          ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|R_wr_dst_reg                                                                                  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.041     ; 5.655      ;
; 14.311 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[2]          ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|R_wr_dst_reg                                                                                  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.048     ; 5.648      ;
; 14.328 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[20]         ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.062     ; 5.617      ;
; 14.333 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[0]          ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|R_wr_dst_reg                                                                                  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.048     ; 5.626      ;
; 14.348 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[19] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.038     ; 5.621      ;
; 14.351 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[16] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.036     ; 5.620      ;
; 14.352 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[19] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.038     ; 5.617      ;
; 14.355 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[16] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.036     ; 5.616      ;
; 14.366 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[18] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.038     ; 5.603      ;
; 14.370 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[18] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.038     ; 5.599      ;
; 14.374 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[26] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.039     ; 5.594      ;
; 14.375 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[27] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.039     ; 5.593      ;
; 14.378 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[26] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.039     ; 5.590      ;
; 14.379 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[27] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.039     ; 5.589      ;
; 14.402 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[11]         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.036     ; 5.569      ;
; 14.419 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[19]         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.044     ; 5.544      ;
; 14.428 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[15] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.036     ; 5.543      ;
; 14.431 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[18]         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.039     ; 5.537      ;
; 14.432 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[11]         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.036     ; 5.539      ;
; 14.432 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[15] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.036     ; 5.539      ;
; 14.435 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[21]         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.038     ; 5.534      ;
; 14.436 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[20] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.038     ; 5.533      ;
; 14.440 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[20] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.038     ; 5.529      ;
; 14.441 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[13] ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.062     ; 5.504      ;
; 14.449 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[19]         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.044     ; 5.514      ;
; 14.461 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[18]         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.039     ; 5.507      ;
; 14.462 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[20]         ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.063     ; 5.482      ;
; 14.462 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[25] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.039     ; 5.506      ;
; 14.465 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[21]         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.038     ; 5.504      ;
; 14.466 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[25] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.039     ; 5.502      ;
; 14.468 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[20]         ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.062     ; 5.477      ;
; 14.480 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[17] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.038     ; 5.489      ;
; 14.484 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[17] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.038     ; 5.485      ;
; 14.485 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[22] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.038     ; 5.484      ;
; 14.489 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[22] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.038     ; 5.480      ;
; 14.489 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[17]         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.038     ; 5.480      ;
; 14.489 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[23] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.038     ; 5.480      ;
; 14.493 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[14] ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.062     ; 5.452      ;
; 14.493 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[23] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.038     ; 5.476      ;
; 14.494 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[22]         ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.062     ; 5.451      ;
; 14.498 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[13]         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.036     ; 5.473      ;
; 14.501 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[16]         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.038     ; 5.468      ;
; 14.518 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[28] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.039     ; 5.450      ;
; 14.519 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[17]         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.038     ; 5.450      ;
; 14.522 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[28] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.039     ; 5.446      ;
; 14.528 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[13]         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.036     ; 5.443      ;
; 14.531 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[16]         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.038     ; 5.438      ;
; 14.539 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[15]         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.038     ; 5.430      ;
; 14.557 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[14]         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.036     ; 5.414      ;
; 14.561 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[12]         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.039     ; 5.407      ;
; 14.563 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[24] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.038     ; 5.406      ;
; 14.565 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[23]         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.039     ; 5.403      ;
; 14.567 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[24] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.038     ; 5.402      ;
; 14.569 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[25]         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.039     ; 5.399      ;
; 14.569 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[15]         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.038     ; 5.400      ;
; 14.573 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[4]          ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|R_wr_dst_reg                                                                                  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.041     ; 5.393      ;
; 14.575 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[20]         ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.065     ; 5.367      ;
; 14.575 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[20]         ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[48]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.065     ; 5.367      ;
; 14.575 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[20]         ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[38]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.065     ; 5.367      ;
; 14.575 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[20]         ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.065     ; 5.367      ;
; 14.575 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[20]         ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[32]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.065     ; 5.367      ;
; 14.575 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[20]         ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[35]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.065     ; 5.367      ;
; 14.575 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[13] ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.063     ; 5.369      ;
; 14.581 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[13] ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer                             ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.062     ; 5.364      ;
; 14.587 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[14]         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.036     ; 5.384      ;
; 14.591 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[12]         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.039     ; 5.377      ;
; 14.594 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[20]         ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.062     ; 5.351      ;
; 14.594 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[20]         ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.062     ; 5.351      ;
; 14.594 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[20]         ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.062     ; 5.351      ;
; 14.594 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[20]         ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[45]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.062     ; 5.351      ;
; 14.594 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[20]         ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[33]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.062     ; 5.351      ;
; 14.594 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[20]         ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[34]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.062     ; 5.351      ;
; 14.595 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[23]         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.039     ; 5.373      ;
; 14.595 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[19] ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.064     ; 5.348      ;
; 14.598 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[16] ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                                 ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.062     ; 5.347      ;
; 14.599 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[25]         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.039     ; 5.369      ;
; 14.600 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[13] ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.061     ; 5.346      ;
; 14.600 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[13] ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.061     ; 5.346      ;
; 14.609 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[20]         ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[49]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.065     ; 5.333      ;
; 14.609 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[20]         ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.065     ; 5.333      ;
; 14.609 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[20]         ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[50]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.065     ; 5.333      ;
+--------+-------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                                      ; To Node                                                                                                                                                                                                                                                                                                                                                         ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.592 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.270      ; 1.685      ;
; 48.694 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.266      ; 1.579      ;
; 48.725 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.271      ; 1.553      ;
; 48.729 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.271      ; 1.549      ;
; 48.738 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.271      ; 1.540      ;
; 48.812 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.271      ; 1.466      ;
; 48.838 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.271      ; 1.440      ;
; 48.929 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.266      ; 1.344      ;
; 49.005 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.269      ; 1.271      ;
; 49.093 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.268      ; 1.182      ;
; 49.113 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                   ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.268      ; 1.162      ;
; 49.166 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.268      ; 1.109      ;
; 97.387 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.554      ;
; 97.387 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.554      ;
; 97.467 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.476      ;
; 97.467 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.476      ;
; 97.504 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.437      ;
; 97.505 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.436      ;
; 97.505 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.436      ;
; 97.505 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.436      ;
; 97.512 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.430      ;
; 97.515 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.427      ;
; 97.529 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.413      ;
; 97.584 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.359      ;
; 97.585 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.358      ;
; 97.585 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.358      ;
; 97.585 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 2.358      ;
; 97.592 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.352      ;
; 97.595 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.349      ;
; 97.609 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.335      ;
; 97.672 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.270      ;
; 97.673 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.269      ;
; 97.673 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.269      ;
; 97.676 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.266      ;
; 97.677 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.265      ;
; 97.678 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.264      ;
; 97.686 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.256      ;
; 97.693 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.252      ;
; 97.693 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.252      ;
; 97.752 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.192      ;
; 97.753 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.191      ;
; 97.753 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.191      ;
; 97.754 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.190      ;
; 97.754 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.190      ;
; 97.754 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.190      ;
; 97.754 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 2.190      ;
; 97.790 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 2.151      ;
; 97.810 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.135      ;
; 97.811 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.134      ;
; 97.811 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.134      ;
; 97.811 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.062     ; 2.134      ;
; 97.818 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.128      ;
; 97.821 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.125      ;
; 97.834 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.134      ;
; 97.834 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.134      ;
; 97.834 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.134      ;
; 97.834 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.134      ;
; 97.835 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 2.111      ;
; 97.838 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.104      ;
; 97.863 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.105      ;
; 97.863 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.105      ;
; 97.863 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.105      ;
; 97.863 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.105      ;
; 97.903 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 2.039      ;
; 97.913 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.049      ;
; 97.919 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 2.043      ;
; 97.947 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.997      ;
; 97.965 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.979      ;
; 97.978 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.968      ;
; 97.979 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.967      ;
; 97.979 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.967      ;
; 97.982 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.964      ;
; 97.983 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.963      ;
; 97.984 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.962      ;
; 97.985 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.956      ;
; 97.985 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 1.956      ;
; 97.992 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.954      ;
; 97.998 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.948      ;
; 98.001 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.967      ;
; 98.001 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.967      ;
; 98.001 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.967      ;
; 98.001 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.967      ;
; 98.015 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.953      ;
; 98.015 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.953      ;
; 98.015 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.953      ;
; 98.015 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.953      ;
; 98.020 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.926      ;
; 98.029 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.917      ;
; 98.029 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.917      ;
; 98.030 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.061     ; 1.916      ;
; 98.037 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.907      ;
; 98.037 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.907      ;
; 98.037 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.907      ;
; 98.037 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.907      ;
; 98.037 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.907      ;
; 98.037 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.907      ;
; 98.037 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.907      ;
; 98.037 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.907      ;
; 98.037 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.907      ;
; 98.037 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.063     ; 1.907      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'main_clk_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.162 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|R_dst_regnum[0]                                                                                                                                                                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_register_bank_b_module:lab7_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.224      ; 0.490      ;
; 0.180 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM_pll:sdram_pll|pfdena_reg                                                                                                                                                                                                                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM_pll:sdram_pll|pfdena_reg                                                                                                                                                                                                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                                                                                       ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accul_reset_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accul_reset_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accul_reset_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accul_reset_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accumulate_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accumulate_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accumulate_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:accumulate_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accumulate_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accumulate_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:switches_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                              ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted                                                                                                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator|read_accepted                                                                                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                                                                                                                                                                                                                                                                          ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|read_accepted                                                                                                                                                                                                                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_read                                                                                                                                                                                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_read                                                                                                                                                                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_write                                                                                                                                                                                                                                                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_write                                                                                                                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                                                                                                                                                                                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|write_accepted                                                                                                                                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                                                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|i_read                                                                                                                                                                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer                                                                                                                                                                                                                                                                      ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator|end_begintransfer                                                                                                                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|read                                                                                                                                                                                                                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|read                                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                    ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                    ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|write                                                                                                                                                                                                                                                      ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|write                                                                                                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|hbreak_pending                                                                                                                                                                                                                                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|hbreak_pending                                                                                                                                                                                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_ienable[31]                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg:the_lab7_soc_nios2_gen2_0_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error                                                                                                                                                      ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                                                                                                                             ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                                                                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break                                                                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset                                                                                                                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|break_on_reset                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr                                                                                                                                                              ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_ram_wr                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch                                                                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|jtag_rd                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go                                                                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_go                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.307      ;
; 0.187 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                           ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_early_rst                                                                                                                                                                                                                                                                                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                           ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                                                           ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.043      ; 0.314      ;
; 0.187 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                    ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.313      ;
; 0.188 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accul_reset_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                           ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accul_reset_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accumulate_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:accumulate_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                              ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM_pll:sdram_pll|lab7_soc_SDRAM_pll_stdsync_sv6:stdsync2|lab7_soc_SDRAM_pll_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                                                                                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|av_readdata_pre[0]                                                                                                                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM_pll:sdram_pll|lab7_soc_SDRAM_pll_stdsync_sv6:stdsync2|lab7_soc_SDRAM_pll_dffpipe_l2c:dffpipe3|dffe4a[0]                                                                                                                                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM_pll:sdram_pll|lab7_soc_SDRAM_pll_stdsync_sv6:stdsync2|lab7_soc_SDRAM_pll_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                                                                                                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_aligning_data                                                                                                                                                                                                                                                                                                                    ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_aligning_data                                                                                                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[0]                                                                                                                                                                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_align_cycle[0]                                                                                                                                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                                                                           ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.043      ; 0.316      ;
; 0.190 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.043      ; 0.317      ;
; 0.190 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|saved_grant[1]                                                                                                                                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; lab7_soc:m_lab7_soc|lab7_soc_switches:switches|readdata[0]                                                                                                                                                                                                                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[0]                                                                                                                                                                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.315      ;
; 0.191 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                                                           ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[4]                                                                                                                                                                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.043      ; 0.318      ;
; 0.191 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_uir                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.317      ;
; 0.192 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|update_jdo_strobe                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|sync2_udr                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[4]                                                                                                                                                                                                                                                                                                                     ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[4]                                                                                                                                                                                                                                                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jxuir                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|resetlatch                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.318      ;
; 0.193 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|jtag_break                                                                                                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.319      ;
; 0.194 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[0]                                                                                                                                                                                                                                                                                                                    ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[0]                                                                                                                                                                                                                                                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.320      ;
; 0.194 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_pll_pll_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.320      ;
; 0.196 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                              ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|wait_latency_counter[0]                                                                                                                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.322      ;
; 0.197 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                                           ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst_chain[2]                                                                                                                                                                                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.043      ; 0.324      ;
; 0.197 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_writedata[28]                                                                                                                                                                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]                                                                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.323      ;
; 0.198 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                              ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.324      ;
; 0.199 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_writedata[6]                                                                                                                                                                                                                                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_LED:led|data_out[6]                                                                                                                                                                                                                                                                                                                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.043      ; 0.326      ;
; 0.199 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                                           ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst_chain[3]                                                                                                                                                                                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.043      ; 0.326      ;
; 0.199 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_debug|monitor_error                                                                                                                                                      ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[0]                                                                                                                                                                                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_writedata[8]                                                                                                                                                                                                                                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|writedata[8]                                                                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_writedata[25]                                                                                                                                                                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|writedata[25]                                                                                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.325      ;
; 0.200 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_writedata[20]                                                                                                                                                                                                                                                                                                                        ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                                                                                                                                                                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_shift_rot_result[30]                                                                                                                                                                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_shift_rot_result[29]                                                                                                                                                                                                                                                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_sysclk|jdo[12]                                                      ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_oci_break:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci_break|break_readreg[12]                                                                                                                                                  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.041      ; 0.325      ;
; 0.201 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                                           ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst_chain[1]                                                                                                                                                                                                                                                                                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.043      ; 0.328      ;
; 0.201 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[2]                                                                                                                                                                                                                                                                                                                           ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|altera_reset_synchronizer_int_chain[3]                                                                                                                                                                                                                                                                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.043      ; 0.328      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                                                                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.313      ;
; 0.188 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.315      ;
; 0.190 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.316      ;
; 0.191 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.317      ;
; 0.192 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.318      ;
; 0.192 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.318      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.319      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.319      ;
; 0.193 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.319      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.320      ;
; 0.194 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.320      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.321      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.321      ;
; 0.195 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.321      ;
; 0.196 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.322      ;
; 0.197 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.323      ;
; 0.197 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.323      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.324      ;
; 0.199 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[6]                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[5]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.325      ;
; 0.202 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.328      ;
; 0.203 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.329      ;
; 0.204 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.330      ;
; 0.205 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.331      ;
; 0.207 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.333      ;
; 0.211 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.337      ;
; 0.215 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.341      ;
; 0.248 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.374      ;
; 0.248 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.374      ;
; 0.250 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.376      ;
; 0.252 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.378      ;
; 0.252 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.378      ;
; 0.252 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[14]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[13]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.378      ;
; 0.253 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.379      ;
; 0.254 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[9]                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[8]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.380      ;
; 0.254 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.380      ;
; 0.256 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.382      ;
; 0.257 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.383      ;
; 0.258 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[37]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[36]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.384      ;
; 0.260 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.386      ;
; 0.260 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.386      ;
; 0.261 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[35]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.387      ;
; 0.261 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.387      ;
; 0.261 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.387      ;
; 0.261 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[11]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[10]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.387      ;
; 0.262 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.010                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[15]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.388      ;
; 0.262 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.388      ;
; 0.263 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.389      ;
; 0.264 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000                                                   ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[0]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.390      ;
; 0.264 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.390      ;
; 0.264 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.390      ;
; 0.264 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.390      ;
; 0.264 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.390      ;
; 0.264 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.390      ;
; 0.265 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.391      ;
; 0.265 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.391      ;
; 0.267 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.393      ;
; 0.272 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                                                                              ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.398      ;
; 0.272 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[4]                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 0.418      ;
; 0.289 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.415      ;
; 0.289 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.415      ;
; 0.289 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.415      ;
; 0.290 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                             ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.416      ;
; 0.292 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.418      ;
; 0.292 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.418      ;
; 0.295 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[13]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.421      ;
; 0.296 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.422      ;
; 0.297 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.423      ;
; 0.297 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.423      ;
; 0.298 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.424      ;
; 0.299 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.425      ;
; 0.300 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[5]                                                        ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.426      ;
; 0.301 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.427      ;
; 0.302 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.428      ;
; 0.302 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[10]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[9]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.428      ;
; 0.302 ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18]                                                       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.428      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                               ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|wr_address                                                                                          ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|wr_address                                                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                   ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_count[1]                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_count[1]                                                                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_count[0]                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_count[0]                                                                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_count[2]                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_count[2]                                                                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_refs[2]                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_refs[2]                                                                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_refs[0]                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_refs[0]                                                                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_refs[1]                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_refs[1]                                                                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_cmd[3]                                                                                                                                                                    ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_cmd[3]                                                                                                                                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_state.000100000                                                                                                                                                           ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_state.000100000                                                                                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_count[1]                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_count[1]                                                                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_next.010000000                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_next.010000000                                                                                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entries[1]                                                                                          ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entries[1]                                                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entries[0]                                                                                          ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entries[0]                                                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                           ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                           ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|active_cs_n                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|active_cs_n                                                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|rd_address                                                                                          ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|rd_address                                                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_cmd[0]                                                                                                                                                                    ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_cmd[0]                                                                                                                                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_cmd[1]                                                                                                                                                                    ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_cmd[1]                                                                                                                                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_cmd[2]                                                                                                                                                                    ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_cmd[2]                                                                                                                                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|ack_refresh_request                                                                                                                                                         ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|ack_refresh_request                                                                                                                                                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|refresh_request                                                                                                                                                             ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|refresh_request                                                                                                                                                              ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|init_done                                                                                                                                                                   ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|init_done                                                                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_next.101                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_next.101                                                                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_state.101                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_state.101                                                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_next.000                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_next.000                                                                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_state.000                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_state.000                                                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_state.000000001                                                                                                                                                           ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_state.000000001                                                                                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][86]                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68]                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68]                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][107]                                                                                           ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][107]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[0]                                                                                           ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[0]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                               ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                                                           ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                           ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                        ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                         ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                           ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                           ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.307      ;
; 0.188 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_next.000001000                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_state.000001000                                                                                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.313      ;
; 0.190 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][86]                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][86]                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][68]                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][68]                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]                                                                                           ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.314      ;
; 0.191 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_next.000010000                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_state.000010000                                                                                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_payload[0]                                                                             ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[0]                                                                                       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.315      ;
; 0.191 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][68]                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][68]                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.315      ;
; 0.191 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][68]                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][68]                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.315      ;
; 0.191 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                     ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.316      ;
; 0.193 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_cmd[2]~_Duplicate_1                                                                                                                                                       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|rd_valid[0]                                                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.318      ;
; 0.195 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_next.010000000                                                                                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_state.010000000                                                                                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.320      ;
; 0.199 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[20]                                                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[29]                                                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.325      ;
; 0.200 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[2]                                                                                      ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[18]                                                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[9]                                                                                      ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[1]                                                                                      ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.325      ;
; 0.201 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[13]                                                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.325      ;
; 0.201 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[11]                                                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.325      ;
; 0.201 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[8]                                                                                      ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.327      ;
; 0.201 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[28]                                                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.326      ;
; 0.201 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[15]                                                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.326      ;
; 0.201 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                           ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.325      ;
; 0.202 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[25]                                                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.326      ;
; 0.202 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[21]                                                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.327      ;
; 0.202 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[30]                                                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.327      ;
; 0.202 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[17]                                                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.327      ;
; 0.203 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[22]                                                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.327      ;
; 0.204 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[26]                                                                                     ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.328      ;
; 0.204 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_state.111                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_count[2]                                                                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.330      ;
; 0.206 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[0]                                                                                           ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.330      ;
; 0.220 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_state.010                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_next.010                                                                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.346      ;
; 0.221 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_state.010                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_state.011                                                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.347      ;
; 0.222 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_state.101                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_cmd[2]                                                                                                                                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.347      ;
; 0.225 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_state.101                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|init_done                                                                                                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.350      ;
; 0.230 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_state.101                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_next.000                                                                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.355      ;
; 0.235 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_state.011                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_state.111                                                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.361      ;
; 0.236 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_state.011                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_state.010                                                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.362      ;
; 0.249 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_cmd[2]                                                                                                                                                                    ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_cmd[2]~_Duplicate_1                                                                                                                                                        ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.374      ;
; 0.252 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_next.111                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_state.111                                                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.378      ;
; 0.253 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_next.010                                                                                                                                                                  ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_state.010                                                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.379      ;
; 0.259 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[6]                                                                                           ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[5]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.384      ;
; 0.260 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[1]                                                                                           ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[2]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.385      ;
; 0.261 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][68]                                                                                            ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][68]                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.387      ;
; 0.262 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                           ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[1]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.387      ;
; 0.262 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 0.388      ;
; 0.262 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|rd_valid[1]                                                                                                                                                                 ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|rd_valid[2]                                                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.387      ;
; 0.263 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.387      ;
; 0.264 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[5]                                                                                           ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[6]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.389      ;
; 0.264 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                     ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.389      ;
; 0.265 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[5]                                                                                           ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[4]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.390      ;
; 0.265 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|din_s1 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer|dreg[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.040      ; 0.389      ;
; 0.267 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                        ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_0[3]                                                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.392      ;
; 0.267 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                        ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_0[0]                                                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.392      ;
; 0.267 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[9]                                                                                      ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.043      ; 0.394      ;
; 0.268 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                        ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|entry_0[1]                                                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.393      ;
; 0.269 ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[1]                                                                                      ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 0.394      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'main_clk_50'                                                                                                                                                                                                                                                                                              ;
+--------+-----------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                             ; To Node                                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.253 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.075     ; 3.679      ;
; 16.253 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.075     ; 3.679      ;
; 16.272 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.074     ; 3.661      ;
; 16.272 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.074     ; 3.661      ;
; 16.272 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.074     ; 3.661      ;
; 16.272 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.074     ; 3.661      ;
; 16.273 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[49]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.076     ; 3.658      ;
; 16.273 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.076     ; 3.658      ;
; 16.273 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[50]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.076     ; 3.658      ;
; 16.273 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[51]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.076     ; 3.658      ;
; 16.273 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[52]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.076     ; 3.658      ;
; 16.273 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[53]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.072     ; 3.662      ;
; 16.273 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[54]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.075     ; 3.659      ;
; 16.273 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[54]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.072     ; 3.662      ;
; 16.273 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[55]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.072     ; 3.662      ;
; 16.273 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.072     ; 3.662      ;
; 16.273 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[58]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.075     ; 3.659      ;
; 16.273 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[59]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.072     ; 3.662      ;
; 16.273 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[59]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.075     ; 3.659      ;
; 16.273 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[60]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.072     ; 3.662      ;
; 16.273 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[60]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.075     ; 3.659      ;
; 16.273 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[61]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.076     ; 3.658      ;
; 16.273 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[61]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.075     ; 3.659      ;
; 16.273 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[56]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.072     ; 3.662      ;
; 16.273 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[56]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.075     ; 3.659      ;
; 16.273 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[57]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.072     ; 3.662      ;
; 16.273 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[57]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.075     ; 3.659      ;
; 16.273 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[39]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.071     ; 3.663      ;
; 16.273 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.071     ; 3.663      ;
; 16.273 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[41]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.072     ; 3.662      ;
; 16.273 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[43]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.072     ; 3.662      ;
; 16.273 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.075     ; 3.659      ;
; 16.274 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[32]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.077     ; 3.656      ;
; 16.274 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.075     ; 3.658      ;
; 16.274 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.077     ; 3.656      ;
; 16.274 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[107]     ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.073     ; 3.660      ;
; 16.274 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[48]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.073     ; 3.660      ;
; 16.274 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[42]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.077     ; 3.656      ;
; 16.274 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[43]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.077     ; 3.656      ;
; 16.274 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[44]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.073     ; 3.660      ;
; 16.274 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[45]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.073     ; 3.660      ;
; 16.274 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[46]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.073     ; 3.660      ;
; 16.274 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4]       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.077     ; 3.656      ;
; 16.274 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.073     ; 3.660      ;
; 16.274 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.077     ; 3.656      ;
; 16.274 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.075     ; 3.658      ;
; 16.274 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.075     ; 3.658      ;
; 16.274 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.073     ; 3.660      ;
; 16.275 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.075     ; 3.657      ;
; 16.275 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.075     ; 3.657      ;
; 16.275 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.075     ; 3.657      ;
; 16.275 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[49]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.074     ; 3.658      ;
; 16.275 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.074     ; 3.658      ;
; 16.275 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[50]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.074     ; 3.658      ;
; 16.275 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[51]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.074     ; 3.658      ;
; 16.275 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[52]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.074     ; 3.658      ;
; 16.275 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[53]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.074     ; 3.658      ;
; 16.275 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[55]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.074     ; 3.658      ;
; 16.275 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.077     ; 3.655      ;
; 16.275 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.077     ; 3.655      ;
; 16.275 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.077     ; 3.655      ;
; 16.275 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.074     ; 3.658      ;
; 16.275 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.077     ; 3.655      ;
; 16.275 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.074     ; 3.658      ;
; 16.275 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.075     ; 3.657      ;
; 16.474 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[0]                                                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.064     ; 3.469      ;
; 16.474 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.064     ; 3.469      ;
; 16.474 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][86]                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.064     ; 3.469      ;
; 16.474 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][68]                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.064     ; 3.469      ;
; 16.474 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][68]                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.064     ; 3.469      ;
; 16.474 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.065     ; 3.468      ;
; 16.474 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[10]                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.065     ; 3.468      ;
; 16.474 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[10]                                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.065     ; 3.468      ;
; 16.474 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_LED:led|data_out[7]                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.065     ; 3.468      ;
; 16.474 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[21]                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.065     ; 3.468      ;
; 16.474 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[21]                                                                                      ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.065     ; 3.468      ;
; 16.474 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[8]                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.064     ; 3.469      ;
; 16.474 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.065     ; 3.468      ;
; 16.474 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[9]                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.065     ; 3.468      ;
; 16.474 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[9]                                                                                       ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.065     ; 3.468      ;
; 16.474 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.065     ; 3.468      ;
; 16.474 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10] ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.065     ; 3.468      ;
; 16.474 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.065     ; 3.468      ;
; 16.474 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.064     ; 3.469      ;
; 16.474 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_writedata[6]                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.065     ; 3.468      ;
; 16.474 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_LED:led|data_out[6]                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.065     ; 3.468      ;
; 16.474 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.064     ; 3.469      ;
; 16.474 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[5]                                                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.064     ; 3.469      ;
; 16.474 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_writedata[4]                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.065     ; 3.468      ;
; 16.474 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_LED:led|data_out[4]                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.065     ; 3.468      ;
; 16.474 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_writedata[3]                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.065     ; 3.468      ;
; 16.474 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_LED:led|data_out[3]                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.065     ; 3.468      ;
; 16.474 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_writedata[0]                                                                                ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.065     ; 3.468      ;
; 16.474 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[2]                                                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.064     ; 3.469      ;
; 16.474 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.065     ; 3.468      ;
; 16.474 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM_pll:sdram_pll|pfdena_reg                                                                                                                        ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.065     ; 3.468      ;
; 16.474 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|av_readdata_pre[1]                                  ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.065     ; 3.468      ;
; 16.474 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[1]                         ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.065     ; 3.468      ;
; 16.474 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_LED:led|data_out[1]                                                                                                                                   ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.065     ; 3.468      ;
; 16.474 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[1]                                                                           ; main_clk_50  ; main_clk_50 ; 20.000       ; -0.064     ; 3.469      ;
+--------+-----------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                         ; To Node                                                                                                                                                                             ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 16.843 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_dqm[0]                                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.059     ; 3.058      ;
; 16.843 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[31]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.059     ; 3.058      ;
; 16.843 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[29]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.055     ; 3.062      ;
; 16.843 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[12]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.067     ; 3.050      ;
; 16.843 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[10]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.067     ; 3.050      ;
; 16.843 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[4]                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.061     ; 3.056      ;
; 16.843 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[2]                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.061     ; 3.056      ;
; 16.843 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[10]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.055     ; 3.062      ;
; 16.844 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[30]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.053     ; 3.063      ;
; 16.844 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[28]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.053     ; 3.063      ;
; 16.844 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[24]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.080     ; 3.036      ;
; 16.844 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[15]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.080     ; 3.036      ;
; 16.844 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[9]                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.080     ; 3.036      ;
; 16.844 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[8]                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.080     ; 3.036      ;
; 16.844 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[7]                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.053     ; 3.063      ;
; 16.844 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[6]                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.063     ; 3.053      ;
; 16.844 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[5]                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.063     ; 3.053      ;
; 16.844 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[3]                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.074     ; 3.042      ;
; 16.844 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[11]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.080     ; 3.036      ;
; 16.844 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[0]                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.053     ; 3.063      ;
; 16.844 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_bank[1]                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.054     ; 3.062      ;
; 16.845 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_dqm[1]                                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.101     ; 3.014      ;
; 16.845 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[11]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.108     ; 3.007      ;
; 16.845 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[8]                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.089     ; 3.026      ;
; 16.845 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[6]                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.089     ; 3.026      ;
; 16.845 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[5]                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.084     ; 3.031      ;
; 16.845 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[4]                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.108     ; 3.007      ;
; 16.845 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[1]                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.108     ; 3.007      ;
; 16.845 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[12]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.084     ; 3.031      ;
; 16.845 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|za_data[4]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.115     ; 2.998      ;
; 16.845 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|za_data[10]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.121     ; 2.992      ;
; 16.845 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|za_data[29]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.109     ; 3.004      ;
; 16.845 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|za_data[31]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.113     ; 3.000      ;
; 16.845 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|za_data[12]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.121     ; 2.992      ;
; 16.845 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|za_data[2]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.115     ; 2.998      ;
; 16.846 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[14]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.094     ; 3.020      ;
; 16.846 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[0]                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.094     ; 3.020      ;
; 16.846 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[9]                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.094     ; 3.020      ;
; 16.846 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[2]                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.115     ; 2.999      ;
; 16.846 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_bank[0]                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.115     ; 2.999      ;
; 16.846 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|za_data[3]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.128     ; 2.984      ;
; 16.846 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|za_data[5]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.117     ; 2.995      ;
; 16.846 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|za_data[30]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.107     ; 3.005      ;
; 16.846 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|za_data[7]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.107     ; 3.005      ;
; 16.846 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|za_data[15]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.134     ; 2.978      ;
; 16.846 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|za_data[6]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.117     ; 2.995      ;
; 16.846 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|za_data[8]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.134     ; 2.978      ;
; 16.846 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|za_data[9]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.134     ; 2.978      ;
; 16.846 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|za_data[24]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.134     ; 2.978      ;
; 16.846 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|za_data[28]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.107     ; 3.005      ;
; 16.847 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|za_data[11]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.162     ; 2.949      ;
; 16.848 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|za_data[14]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.148     ; 2.962      ;
; 16.848 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|za_data[0]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.148     ; 2.962      ;
; 16.851 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[1]                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.070     ; 3.039      ;
; 16.852 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[7]                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.074     ; 3.034      ;
; 16.853 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[13]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.084     ; 3.023      ;
; 16.853 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|za_data[1]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.124     ; 2.981      ;
; 16.855 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|za_data[13]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.138     ; 2.965      ;
; 16.855 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.029     ; 3.123      ;
; 16.855 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.029     ; 3.123      ;
; 16.855 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[35]      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.029     ; 3.123      ;
; 16.857 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[27]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.047     ; 3.056      ;
; 16.857 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[26]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.047     ; 3.056      ;
; 16.857 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[25]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.047     ; 3.056      ;
; 16.857 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[22]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.058     ; 3.045      ;
; 16.857 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[16]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.058     ; 3.045      ;
; 16.857 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.028     ; 3.122      ;
; 16.857 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.028     ; 3.122      ;
; 16.857 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.028     ; 3.122      ;
; 16.857 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.028     ; 3.122      ;
; 16.857 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.028     ; 3.122      ;
; 16.857 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.028     ; 3.122      ;
; 16.857 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.028     ; 3.122      ;
; 16.858 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_dqm[2]                                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.069     ; 3.033      ;
; 16.858 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[20]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.061     ; 3.041      ;
; 16.858 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[19]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.061     ; 3.041      ;
; 16.858 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[17]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.069     ; 3.033      ;
; 16.859 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|za_data[22]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.112     ; 2.987      ;
; 16.859 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|za_data[25]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.101     ; 2.998      ;
; 16.859 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|za_data[26]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.101     ; 2.998      ;
; 16.859 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|za_data[27]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.101     ; 2.998      ;
; 16.859 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|za_data[16]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.112     ; 2.987      ;
; 16.860 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[21]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.089     ; 3.011      ;
; 16.860 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|za_data[20]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.115     ; 2.983      ;
; 16.860 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|za_data[19]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.115     ; 2.983      ;
; 16.860 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|za_data[17]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.123     ; 2.975      ;
; 16.862 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|za_data[21]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.143     ; 2.953      ;
; 16.863 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_dqm[3]                                                                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.044     ; 3.053      ;
; 16.863 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[18]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.047     ; 3.050      ;
; 16.863 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_addr[3]                                                                                                                                  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.044     ; 3.053      ;
; 16.865 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|za_data[18]                                                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.101     ; 2.992      ;
; 16.867 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[23]                                                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.064     ; 3.029      ;
; 16.868 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.025     ; 3.114      ;
; 16.868 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[55]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.025     ; 3.114      ;
; 16.868 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[57]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.025     ; 3.114      ;
; 16.868 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.025     ; 3.114      ;
; 16.868 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[41]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.025     ; 3.114      ;
; 16.868 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.025     ; 3.114      ;
; 16.868 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.025     ; 3.114      ;
; 16.868 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[47]  ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 20.000       ; -0.025     ; 3.114      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                       ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.502 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                 ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.270      ; 0.775      ;
; 98.690 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.279      ;
; 98.690 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.279      ;
; 98.828 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.136      ;
; 98.828 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.136      ;
; 98.828 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.136      ;
; 98.828 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.136      ;
; 98.828 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.136      ;
; 98.870 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.097      ;
; 98.870 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.097      ;
; 98.870 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.097      ;
; 98.870 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.097      ;
; 98.870 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.097      ;
; 98.870 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.097      ;
; 98.870 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.097      ;
; 98.870 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.097      ;
; 98.870 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.097      ;
; 98.870 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.097      ;
; 98.870 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.097      ;
; 98.870 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.097      ;
; 98.898 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.069      ;
; 98.933 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 1.028      ;
; 99.214 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.751      ;
; 99.214 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 0.751      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                       ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.543  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.669      ;
; 0.543  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.669      ;
; 0.746  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.868      ;
; 0.806  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.934      ;
; 0.807  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.935      ;
; 0.807  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.935      ;
; 0.807  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.935      ;
; 0.807  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.935      ;
; 0.807  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.935      ;
; 0.807  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.935      ;
; 0.807  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.935      ;
; 0.807  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.935      ;
; 0.807  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.935      ;
; 0.807  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.935      ;
; 0.807  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.935      ;
; 0.807  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.935      ;
; 0.863  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.988      ;
; 0.863  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.988      ;
; 0.863  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.988      ;
; 0.863  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.988      ;
; 0.863  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.988      ;
; 0.984  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.114      ;
; 0.984  ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.114      ;
; 50.244 ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                 ; altera_reserved_tck ; altera_reserved_tck ; -50.000      ; 0.360      ; 0.688      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                         ; To Node                                                                                                                                                                                                               ; Launch Clock                         ; Latch Clock                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+
; 2.401 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.032      ; 2.517      ;
; 2.401 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.032      ; 2.517      ;
; 2.401 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.032      ; 2.517      ;
; 2.401 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.032      ; 2.517      ;
; 2.401 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.032      ; 2.517      ;
; 2.401 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.032      ; 2.517      ;
; 2.401 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1]                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.032      ; 2.517      ;
; 2.401 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.032      ; 2.517      ;
; 2.401 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5]                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.032      ; 2.517      ;
; 2.401 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.032      ; 2.517      ;
; 2.401 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.032      ; 2.517      ;
; 2.401 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.032      ; 2.517      ;
; 2.401 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.032      ; 2.517      ;
; 2.401 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.032      ; 2.517      ;
; 2.402 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_valid                                                                                   ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.024      ; 2.510      ;
; 2.402 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty                                                                                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.024      ; 2.510      ;
; 2.402 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full                                                                                                 ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.024      ; 2.510      ;
; 2.402 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[23]                                                                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.024      ; 2.510      ;
; 2.402 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[16]                                                                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.024      ; 2.510      ;
; 2.402 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[12]                                                                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.024      ; 2.510      ;
; 2.402 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[0]                                                                                       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.024      ; 2.510      ;
; 2.402 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|za_valid                                                                                                                                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.024      ; 2.510      ;
; 2.406 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[49]                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 2.548      ;
; 2.406 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62]                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 2.548      ;
; 2.406 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[50]                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 2.548      ;
; 2.406 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[51]                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 2.548      ;
; 2.406 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[52]                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 2.548      ;
; 2.406 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[61]                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.058      ; 2.548      ;
; 2.407 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|i_cmd[3]                                                                                                                                                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 2.532      ;
; 2.407 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[31]~_Duplicate_1                                                                                                                                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 2.539      ;
; 2.407 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[30]~_Duplicate_1                                                                                                                                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 2.533      ;
; 2.407 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[29]~_Duplicate_1                                                                                                                                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 2.539      ;
; 2.407 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[27]~_Duplicate_1                                                                                                                                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 2.539      ;
; 2.407 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[21]~_Duplicate_1                                                                                                                                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 2.539      ;
; 2.407 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[19]~_Duplicate_1                                                                                                                                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 2.539      ;
; 2.407 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[18]~_Duplicate_1                                                                                                                                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 2.539      ;
; 2.407 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[17]~_Duplicate_1                                                                                                                                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 2.527      ;
; 2.407 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[16]~_Duplicate_1                                                                                                                                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 2.527      ;
; 2.407 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[15]~_Duplicate_1                                                                                                                                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 2.527      ;
; 2.407 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[13]~_Duplicate_1                                                                                                                                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 2.527      ;
; 2.407 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[12]~_Duplicate_1                                                                                                                                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 2.527      ;
; 2.407 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[11]~_Duplicate_1                                                                                                                                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 2.535      ;
; 2.407 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[10]~_Duplicate_1                                                                                                                                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 2.535      ;
; 2.407 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[9]~_Duplicate_1                                                                                                                                                       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 2.535      ;
; 2.407 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[8]~_Duplicate_1                                                                                                                                                       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 2.535      ;
; 2.407 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[7]~_Duplicate_1                                                                                                                                                       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 2.535      ;
; 2.407 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[6]~_Duplicate_1                                                                                                                                                       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 2.533      ;
; 2.407 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[5]~_Duplicate_1                                                                                                                                                       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 2.533      ;
; 2.407 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[4]~_Duplicate_1                                                                                                                                                       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 2.533      ;
; 2.407 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[3]~_Duplicate_1                                                                                                                                                       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.042      ; 2.533      ;
; 2.407 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[2]~_Duplicate_1                                                                                                                                                       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 2.539      ;
; 2.407 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[1]~_Duplicate_1                                                                                                                                                       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 2.539      ;
; 2.407 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[0]~_Duplicate_1                                                                                                                                                       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 2.539      ;
; 2.407 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_state.100000000                                                                                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.036      ; 2.527      ;
; 2.407 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_next.010000000                                                                                                                                                             ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.041      ; 2.532      ;
; 2.407 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|wr_address                                                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 2.544      ;
; 2.407 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 2.544      ;
; 2.407 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|packet_in_progress                                                                                    ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 2.540      ;
; 2.407 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 2.544      ;
; 2.407 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 2.537      ;
; 2.407 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[0]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 2.537      ;
; 2.407 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[1]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 2.537      ;
; 2.407 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[2]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 2.537      ;
; 2.407 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[3]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 2.537      ;
; 2.407 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[4]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 2.537      ;
; 2.407 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[5]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 2.537      ;
; 2.407 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[6]                                                                                            ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.046      ; 2.537      ;
; 2.407 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|lab7_soc_SDRAM_input_efifo_module:the_lab7_soc_SDRAM_input_efifo_module|rd_address                                                                                           ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.044      ; 2.535      ;
; 2.407 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.053      ; 2.544      ;
; 2.407 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[30]                                                                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 2.540      ;
; 2.407 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[7]                                                                                       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.047      ; 2.538      ;
; 2.407 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[20]                                                                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.047      ; 2.538      ;
; 2.407 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[18]                                                                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 2.540      ;
; 2.407 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[8]                                                                                       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.047      ; 2.538      ;
; 2.407 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[9]                                                                                       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.047      ; 2.538      ;
; 2.407 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[27]                                                                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 2.540      ;
; 2.407 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[28]                                                                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 2.540      ;
; 2.407 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[29]                                                                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.047      ; 2.538      ;
; 2.407 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[17]                                                                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 2.540      ;
; 2.407 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[31]                                                                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.049      ; 2.540      ;
; 2.407 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 2.539      ;
; 2.407 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 2.539      ;
; 2.407 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 2.539      ;
; 2.407 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 2.539      ;
; 2.407 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 2.539      ;
; 2.407 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 2.539      ;
; 2.407 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 2.539      ;
; 2.407 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.055      ; 2.546      ;
; 2.407 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 2.539      ;
; 2.407 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 2.539      ;
; 2.407 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.052      ; 2.543      ;
; 2.407 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 2.539      ;
; 2.407 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9]                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 2.539      ;
; 2.407 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8]                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 2.539      ;
; 2.407 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6]                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 2.539      ;
; 2.407 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 2.539      ;
; 2.407 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2]                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 2.539      ;
; 2.407 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.048      ; 2.539      ;
; 2.407 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7]                                      ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.047      ; 2.538      ;
; 2.407 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20]                                     ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000        ; 0.047      ; 2.538      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------+--------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'main_clk_50'                                                                                                                                                                                                                                                                                              ;
+-------+-----------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                             ; To Node                                                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.958 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_valid_from_R                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.053      ; 3.095      ;
; 2.958 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_valid                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.053      ; 3.095      ;
; 2.958 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_src1[13]                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.054      ; 3.096      ;
; 2.958 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_src1[28]                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.047      ; 3.089      ;
; 2.958 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_src1[12]                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.047      ; 3.089      ;
; 2.958 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_src1[3]                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.047      ; 3.089      ;
; 2.958 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_src1[0]                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.054      ; 3.096      ;
; 2.958 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_src1[15]                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.047      ; 3.089      ;
; 2.958 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_src1[16]                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.047      ; 3.089      ;
; 2.958 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_src1[20]                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.054      ; 3.096      ;
; 2.958 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_src1[22]                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.047      ; 3.089      ;
; 2.958 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_src1[24]                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.047      ; 3.089      ;
; 2.958 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_src1[25]                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.054      ; 3.096      ;
; 2.958 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_src1[26]                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.054      ; 3.096      ;
; 2.958 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_src1[4]                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.054      ; 3.096      ;
; 2.958 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[25]                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.050      ; 3.092      ;
; 2.958 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[26]                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.047      ; 3.089      ;
; 2.958 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[10]                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.047      ; 3.089      ;
; 2.958 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[12]                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.050      ; 3.092      ;
; 2.958 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[18]                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.050      ; 3.092      ;
; 2.958 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[20]                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.047      ; 3.089      ;
; 2.958 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[22]                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.047      ; 3.089      ;
; 2.958 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[23]                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.050      ; 3.092      ;
; 2.958 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[24]                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.050      ; 3.092      ;
; 2.958 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[2]                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.050      ; 3.092      ;
; 2.958 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[1]                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.047      ; 3.089      ;
; 2.958 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|F_pc[0]                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.050      ; 3.092      ;
; 2.958 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[28]                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.050      ; 3.092      ;
; 2.958 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[27]                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.050      ; 3.092      ;
; 2.958 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[26]                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.050      ; 3.092      ;
; 2.958 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[25]                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.050      ; 3.092      ;
; 2.958 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[24]                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.049      ; 3.091      ;
; 2.958 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[23]                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.049      ; 3.091      ;
; 2.958 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[22]                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.049      ; 3.091      ;
; 2.958 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[21]                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.049      ; 3.091      ;
; 2.958 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29]      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.052      ; 3.094      ;
; 2.958 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_invert_arith_src_msb                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.055      ; 3.097      ;
; 2.958 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|R_src2_use_imm                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.055      ; 3.097      ;
; 2.958 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[7]                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.053      ; 3.095      ;
; 2.958 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.053      ; 3.095      ;
; 2.958 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[7]                                                                                       ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.053      ; 3.095      ;
; 2.958 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_shift_rot_result[1]                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.050      ; 3.092      ;
; 2.958 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|R_ctrl_rot_right                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.053      ; 3.095      ;
; 2.958 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_shift_rot_result[31]                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.053      ; 3.095      ;
; 2.958 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|R_ctrl_shift_logical                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.050      ; 3.092      ;
; 2.958 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_shift_rot_result[0]                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.050      ; 3.092      ;
; 2.958 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7]  ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.053      ; 3.095      ;
; 2.958 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_shift_rot_result[10]                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.050      ; 3.092      ;
; 2.958 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_shift_rot_result[9]                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.050      ; 3.092      ;
; 2.958 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_shift_rot_result[6]                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.050      ; 3.092      ;
; 2.958 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_shift_rot_result[7]                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.050      ; 3.092      ;
; 2.958 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_shift_rot_result[8]                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.050      ; 3.092      ;
; 2.958 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_writedata[7]                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.053      ; 3.095      ;
; 2.958 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|R_ctrl_unsigned_lo_imm16                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.055      ; 3.097      ;
; 2.958 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[27]                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.053      ; 3.095      ;
; 2.958 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.053      ; 3.095      ;
; 2.958 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[27]                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.053      ; 3.095      ;
; 2.958 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28] ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.053      ; 3.095      ;
; 2.958 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[28]                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.053      ; 3.095      ;
; 2.958 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[28]                                                                                      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.053      ; 3.095      ;
; 2.958 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[31]                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.053      ; 3.095      ;
; 2.958 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_writedata[5]                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.053      ; 3.095      ;
; 2.958 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_writedata[2]                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.053      ; 3.095      ;
; 2.958 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[2]                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.053      ; 3.095      ;
; 2.958 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|R_ctrl_wrctl_inst                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.053      ; 3.095      ;
; 2.958 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_estatus_reg                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.054      ; 3.096      ;
; 2.958 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_bstatus_reg                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.054      ; 3.096      ;
; 2.958 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_status_reg_pie                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.054      ; 3.096      ;
; 2.958 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_control_rd_data[0]                                                                          ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.054      ; 3.096      ;
; 2.958 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|R_ctrl_rd_ctl_reg                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.054      ; 3.096      ;
; 2.958 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_shift_rot_result[4]                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.050      ; 3.092      ;
; 2.958 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_shift_rot_result[3]                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.050      ; 3.092      ;
; 2.958 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_shift_rot_result[2]                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.050      ; 3.092      ;
; 2.958 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|R_ctrl_jmp_direct                                                                             ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.054      ; 3.096      ;
; 2.958 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_shift_rot_result[12]                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.050      ; 3.092      ;
; 2.958 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.054      ; 3.096      ;
; 2.958 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                   ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.054      ; 3.096      ;
; 2.958 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|saved_grant[0]                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.054      ; 3.096      ;
; 2.958 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_writedata[23]                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.053      ; 3.095      ;
; 2.958 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_writedata[21]                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.053      ; 3.095      ;
; 2.958 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_writedata[18]                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.053      ; 3.095      ;
; 2.958 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|d_writedata[16]                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.053      ; 3.095      ;
; 2.958 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_001|saved_grant[1]                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.054      ; 3.096      ;
; 2.958 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_shift_rot_result[11]                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.050      ; 3.092      ;
; 2.958 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_aligning_data                                                                           ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.053      ; 3.095      ;
; 2.958 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_shift_rot_result[5]                                                                         ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.050      ; 3.092      ;
; 2.958 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_shift_rot_result[13]                                                                        ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.050      ; 3.092      ;
; 2.958 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|hbreak_enabled                                                                                ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.054      ; 3.096      ;
; 2.958 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|R_ctrl_br_cmp                                                                                 ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.055      ; 3.097      ;
; 2.958 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|R_ctrl_shift_rot                                                                              ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.053      ; 3.095      ;
; 2.958 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|W_alu_result[4]                                                                               ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.050      ; 3.092      ;
; 2.958 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[0]                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.053      ; 3.095      ;
; 2.958 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[1]                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.053      ; 3.095      ;
; 2.958 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[2]                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.053      ; 3.095      ;
; 2.958 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[3]                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.053      ; 3.095      ;
; 2.958 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_shift_rot_cnt[4]                                                                            ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.053      ; 3.095      ;
; 2.958 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10]      ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.052      ; 3.094      ;
; 2.959 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_src1[2]                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.048      ; 3.091      ;
; 2.959 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_src1[11]                                                                                    ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.052      ; 3.095      ;
; 2.959 ; lab7_soc:m_lab7_soc|altera_reset_controller:rst_controller|r_sync_rst ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_src1[1]                                                                                     ; main_clk_50  ; main_clk_50 ; 0.000        ; 0.053      ; 3.096      ;
+-------+-----------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'main_clk_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+--------------+----------------+-----------------+-------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock       ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------+----------------+-----------------+-------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.374 ; 9.604        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a0~porta_address_reg0 ;
; 9.374 ; 9.604        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a0~porta_we_reg       ;
; 9.374 ; 9.604        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a8~porta_address_reg0 ;
; 9.374 ; 9.604        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a8~porta_we_reg       ;
; 9.374 ; 9.604        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_loc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                                                                            ;
; 9.374 ; 9.604        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_loc1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                                                                                                                                  ;
; 9.374 ; 9.604        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_loc1:auto_generated|ram_block1a8~porta_address_reg0                                                                                                                                                                                                                                                                            ;
; 9.374 ; 9.604        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_loc1:auto_generated|ram_block1a8~porta_we_reg                                                                                                                                                                                                                                                                                  ;
; 9.375 ; 9.605        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_register_bank_a_module:lab7_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                           ;
; 9.375 ; 9.605        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_register_bank_a_module:lab7_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                 ;
; 9.376 ; 9.606        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a0~porta_bytena_reg0  ;
; 9.376 ; 9.606        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a0~porta_datain_reg0  ;
; 9.376 ; 9.606        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a8~porta_bytena_reg0  ;
; 9.376 ; 9.606        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_nios2_ocimem:the_lab7_soc_nios2_gen2_0_cpu_nios2_ocimem|lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram_module:lab7_soc_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_4a31:auto_generated|ram_block1a8~porta_datain_reg0  ;
; 9.376 ; 9.606        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_register_bank_a_module:lab7_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                           ;
; 9.376 ; 9.606        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_register_bank_b_module:lab7_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                           ;
; 9.376 ; 9.606        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_register_bank_b_module:lab7_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                 ;
; 9.376 ; 9.606        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_loc1:auto_generated|ram_block1a0~porta_bytena_reg0                                                                                                                                                                                                                                                                             ;
; 9.376 ; 9.606        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_loc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                                                                                                             ;
; 9.376 ; 9.606        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_loc1:auto_generated|ram_block1a8~porta_bytena_reg0                                                                                                                                                                                                                                                                             ;
; 9.376 ; 9.606        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_loc1:auto_generated|ram_block1a8~porta_datain_reg0                                                                                                                                                                                                                                                                             ;
; 9.377 ; 9.607        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_register_bank_a_module:lab7_soc_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                            ;
; 9.377 ; 9.607        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_register_bank_b_module:lab7_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                                           ;
; 9.378 ; 9.608        ; 0.230          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_register_bank_b_module:lab7_soc_nios2_gen2_0_cpu_register_bank_b|altsyncram:the_altsyncram|altsyncram_6mc1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                            ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM_pll:sdram_pll|lab7_soc_SDRAM_pll_stdsync_sv6:stdsync2|lab7_soc_SDRAM_pll_dffpipe_l2c:dffpipe3|dffe4a[0]                                                                                                                                                                                                                                                                                         ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM_pll:sdram_pll|lab7_soc_SDRAM_pll_stdsync_sv6:stdsync2|lab7_soc_SDRAM_pll_dffpipe_l2c:dffpipe3|dffe5a[0]                                                                                                                                                                                                                                                                                         ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM_pll:sdram_pll|lab7_soc_SDRAM_pll_stdsync_sv6:stdsync2|lab7_soc_SDRAM_pll_dffpipe_l2c:dffpipe3|dffe6a[0]                                                                                                                                                                                                                                                                                         ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                                                                                                                                                                                                  ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                                                                                                                                                                                                  ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                                                                                                                                                                                                                                  ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[0]                                                                                                                                                                                                                                                                         ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[1]                                                                                                                                                                                                                                                                         ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|av_readdata_pre[0]                                                                                                                                                                                                                                                                                  ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_pll_pll_slave_translator|av_readdata_pre[1]                                                                                                                                                                                                                                                                                  ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[0]                                                                                                                                                                                                                                                                                                                                       ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[1]                                                                                                                                                                                                                                                                                                                                       ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[0]                                                                                                                                                                                                                                                                                                                           ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[1]                                                                                                                                                                                                                                                                                                                           ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[2]                                                                                                                                                                                                                                                                                                                           ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_byte0_data[5]                                                                                                                                                                                                                                                                                                                           ;
; 9.435 ; 9.619        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_byte1_data[0]                                                                                                                                                                                                                                                                                                                           ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_LED:led|data_out[2]                                                                                                                                                                                                                                                                                                                                                                                   ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_LED:led|data_out[5]                                                                                                                                                                                                                                                                                                                                                                                   ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                                                      ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                                      ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                      ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                      ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                     ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                     ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][68]                                                                                                                                                                                                                                                                                        ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[0][86]                                                                                                                                                                                                                                                                                        ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][68]                                                                                                                                                                                                                                                                                        ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem[1][86]                                                                                                                                                                                                                                                                                        ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                       ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_0_control_slave_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                       ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|din_s1                                                                                                                                                                                                               ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer|dreg[0]                                                                                                                                                                                                              ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]                                                                                                                                                                                                                                                  ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                                                                                                                                                                 ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]                                                                                                                                                                                                                                                 ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                                                                                                                                                                                                 ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2]                                                                                                                                                                                                                                                  ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                                                                                                                                                                                                                                  ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]                                                                                                                                                                                                                                                  ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                                                                                                                                                                                                  ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped                                                                                                                                                                                                                                             ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]                                                                                                                                                                                                                                                 ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                                                                                                                                                                                                                                 ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]                                                                                                                                                                                                                                                  ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0]                                                                                                                                                                                                                                                       ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12]                                                                                                                                                                                                                                                      ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15]                                                                                                                                                                                                                                                      ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17]                                                                                                                                                                                                                                                      ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3]                                                                                                                                                                                                                                                       ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[40]                                                                                                                                                                                                                                                      ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[47]                                                                                                                                                                                                                                                      ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[2]                                                                                                                                                                                                                                                                                               ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:led_s1_translator|av_readdata_pre[5]                                                                                                                                                                                                                                                                                               ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[10]                                                                                                                                                                                                                                                                        ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[21]                                                                                                                                                                                                                                                                        ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[8]                                                                                                                                                                                                                                                                         ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|av_readdata_pre[9]                                                                                                                                                                                                                                                                         ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                                                                  ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[2]                                                                                                                                                                                                                                                                                          ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:switches_s1_translator|av_readdata_pre[5]                                                                                                                                                                                                                                                                                          ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|av_readdata_pre[30]                                                                                                                                                                                                                                                                          ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator|read_latency_shift_reg[0]                                                                                                                                                                                                                                                                    ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                                                                                                                                                                                                                   ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                                   ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|saved_grant[0]                                                                                                                                                                                                                                                                                                     ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_003|saved_grant[1]                                                                                                                                                                                                                                                                                                     ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[10]                                                                                                                                                                                                                                                                                                                                      ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[21]                                                                                                                                                                                                                                                                                                                                      ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|D_iw[9]                                                                                                                                                                                                                                                                                                                                       ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|E_new_inst                                                                                                                                                                                                                                                                                                                                    ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                                                                                                                                                                        ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|read                                                                                                                                                                                                                                                              ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[10]                                                                                                                                                                                                                                                      ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|readdata[9]                                                                                                                                                                                                                                                       ;
; 9.436 ; 9.620        ; 0.184          ; Low Pulse Width ; main_clk_50 ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                                                                                                                                                                   ;
+-------+--------------+----------------+-----------------+-------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'm_lab7_soc|sdram_pll|sd1|pll7|clk[0]'                                                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+--------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                ; Clock Edge ; Target                                                                                                                                                                              ;
+-------+--------------+----------------+------------------+--------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|refresh_counter[0]                                                                                                                         ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|refresh_counter[10]                                                                                                                        ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|refresh_counter[11]                                                                                                                        ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|refresh_counter[12]                                                                                                                        ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|refresh_counter[13]                                                                                                                        ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|refresh_counter[3]                                                                                                                         ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|refresh_counter[4]                                                                                                                         ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|refresh_counter[5]                                                                                                                         ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|refresh_counter[6]                                                                                                                         ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|refresh_counter[9]                                                                                                                         ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][107]                                                          ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][68]                                                           ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][86]                                                           ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][107]                                                          ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][68]                                                           ;
; 9.780 ; 9.996        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][86]                                                           ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|active_addr[12]                                                                                                                            ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|active_addr[13]                                                                                                                            ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|active_addr[1]                                                                                                                             ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|active_addr[2]                                                                                                                             ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|active_addr[5]                                                                                                                             ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|active_addr[8]                                                                                                                             ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|active_addr[9]                                                                                                                             ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|active_data[0]                                                                                                                             ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|active_data[12]                                                                                                                            ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|active_data[13]                                                                                                                            ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|active_data[15]                                                                                                                            ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|active_data[16]                                                                                                                            ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|active_data[17]                                                                                                                            ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|active_data[1]                                                                                                                             ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|active_data[20]                                                                                                                            ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|active_data[22]                                                                                                                            ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|active_data[28]                                                                                                                            ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|active_data[29]                                                                                                                            ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|active_data[2]                                                                                                                             ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|active_data[31]                                                                                                                            ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|active_dqm[0]                                                                                                                              ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|active_dqm[1]                                                                                                                              ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[0]~_Duplicate_1                                                                                                                     ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[12]~_Duplicate_1                                                                                                                    ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[13]~_Duplicate_1                                                                                                                    ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[15]~_Duplicate_1                                                                                                                    ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[16]~_Duplicate_1                                                                                                                    ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[17]~_Duplicate_1                                                                                                                    ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[1]~_Duplicate_1                                                                                                                     ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[20]~_Duplicate_1                                                                                                                    ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[22]~_Duplicate_1                                                                                                                    ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[28]~_Duplicate_1                                                                                                                    ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[29]~_Duplicate_1                                                                                                                    ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[2]~_Duplicate_1                                                                                                                     ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_data[31]~_Duplicate_1                                                                                                                    ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_next.000001000                                                                                                                           ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_next.000010000                                                                                                                           ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_state.000001000                                                                                                                          ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|m_state.000010000                                                                                                                          ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|refresh_counter[1]                                                                                                                         ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|refresh_counter[2]                                                                                                                         ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|refresh_counter[7]                                                                                                                         ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|refresh_counter[8]                                                                                                                         ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~10                                                             ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~20                                                             ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~28                                                             ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~38                                                             ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~39                                                             ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~40                                                             ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~41                                                             ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~42                                                             ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~46                                                             ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~52                                                             ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~59                                                             ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~6                                                              ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~60                                                             ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~7                                                              ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~8                                                              ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem~9                                                              ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107] ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[34]  ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]  ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]  ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]  ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[107]     ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]      ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]      ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29]      ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[38]      ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[39]      ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]      ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[45]      ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[46]      ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[48]      ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]       ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[67]      ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]      ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]       ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]       ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[0]                    ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[1]                    ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[0]                                                      ;
; 9.781 ; 9.997        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_mm_interconnect_0:mm_interconnect_0|lab7_soc_mm_interconnect_0_cmd_mux:cmd_mux_005|saved_grant[1]                                                      ;
; 9.782 ; 9.998        ; 0.216          ; High Pulse Width ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_SDRAM:sdram|active_cs_n                                                                                                                                ;
+-------+--------------+----------------+------------------+--------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.474 ; 49.690       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                                                                                                         ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.000                                                   ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.010                                                   ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|DRsize.100                                                   ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|ir_out[0]                                                    ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|ir_out[1]                                                    ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[0]                                                        ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[15]                                                       ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[16]                                                       ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[17]                                                       ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[18]                                                       ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[19]                                                       ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[1]                                                        ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[20]                                                       ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[21]                                                       ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[22]                                                       ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[23]                                                       ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[24]                                                       ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[25]                                                       ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[26]                                                       ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[27]                                                       ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[28]                                                       ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[29]                                                       ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[2]                                                        ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[30]                                                       ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[31]                                                       ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[32]                                                       ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[33]                                                       ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[34]                                                       ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[35]                                                       ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[36]                                                       ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[37]                                                       ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[3]                                                        ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[4]                                                        ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[5]                                                        ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[6]                                                        ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; lab7_soc:m_lab7_soc|lab7_soc_nios2_gen2_0:nios2_gen2_0|lab7_soc_nios2_gen2_0_cpu:cpu|lab7_soc_nios2_gen2_0_cpu_nios2_oci:the_lab7_soc_nios2_gen2_0_cpu_nios2_oci|lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_wrapper|lab7_soc_nios2_gen2_0_cpu_debug_slave_tck:the_lab7_soc_nios2_gen2_0_cpu_debug_slave_tck|sr[7]                                                        ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                                                                                     ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                                                                          ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                                                                          ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                                                          ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                                                                                          ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                                                                                        ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                                                                        ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                                                                        ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                                                                                                        ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                                                             ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                                             ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                                             ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                                                                               ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                                                               ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                                                               ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                                                                               ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                                                                                                               ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                                                                                                               ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                                                                                 ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                                                 ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                                                                 ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                                                 ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                                                                                 ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                                                              ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                                              ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                                                              ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                                                              ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                                                                              ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                                                                              ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                                                                              ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                                                                              ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                                                                              ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                                                                                                              ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]                                                                                                                                                  ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]                                                                                                                                                  ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]                                                                                                                                                  ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]                                                                                                                                                  ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                                                                                                  ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                                                                                               ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                          ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                          ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                          ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                          ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                          ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                         ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                         ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                         ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                         ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                         ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                         ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                          ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                          ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                          ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                          ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                          ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                          ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                          ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                          ;
; 49.518 ; 49.702       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                          ;
+--------+--------------+----------------+------------------+---------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Setup Times                                                                                    ;
+--------------+-------------+-------+-------+------------+--------------------------------------+
; Data Port    ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                      ;
+--------------+-------------+-------+-------+------------+--------------------------------------+
; DRAM_DQ[*]   ; main_clk_50 ; 5.054 ; 5.597 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]  ; main_clk_50 ; 5.004 ; 5.547 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]  ; main_clk_50 ; 5.000 ; 5.543 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]  ; main_clk_50 ; 4.991 ; 5.534 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]  ; main_clk_50 ; 5.014 ; 5.557 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]  ; main_clk_50 ; 4.981 ; 5.524 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]  ; main_clk_50 ; 5.003 ; 5.546 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]  ; main_clk_50 ; 5.013 ; 5.556 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]  ; main_clk_50 ; 4.983 ; 5.526 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]  ; main_clk_50 ; 5.000 ; 5.543 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]  ; main_clk_50 ; 5.010 ; 5.553 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10] ; main_clk_50 ; 5.027 ; 5.570 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11] ; main_clk_50 ; 5.028 ; 5.571 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12] ; main_clk_50 ; 5.007 ; 5.550 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13] ; main_clk_50 ; 5.054 ; 5.597 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14] ; main_clk_50 ; 5.034 ; 5.577 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15] ; main_clk_50 ; 5.030 ; 5.573 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16] ; main_clk_50 ; 4.973 ; 5.516 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17] ; main_clk_50 ; 4.984 ; 5.527 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18] ; main_clk_50 ; 4.982 ; 5.525 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19] ; main_clk_50 ; 4.996 ; 5.539 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20] ; main_clk_50 ; 4.986 ; 5.529 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21] ; main_clk_50 ; 5.014 ; 5.557 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22] ; main_clk_50 ; 4.983 ; 5.526 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23] ; main_clk_50 ; 4.969 ; 5.512 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24] ; main_clk_50 ; 4.970 ; 5.513 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25] ; main_clk_50 ; 4.937 ; 5.480 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26] ; main_clk_50 ; 4.967 ; 5.510 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27] ; main_clk_50 ; 4.967 ; 5.510 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28] ; main_clk_50 ; 4.953 ; 5.496 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29] ; main_clk_50 ; 4.955 ; 5.498 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30] ; main_clk_50 ; 4.983 ; 5.526 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31] ; main_clk_50 ; 4.999 ; 5.542 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; KEY[*]       ; main_clk_50 ; 1.304 ; 2.032 ; Rise       ; main_clk_50                          ;
;  KEY[2]      ; main_clk_50 ; 0.987 ; 1.664 ; Rise       ; main_clk_50                          ;
;  KEY[3]      ; main_clk_50 ; 1.304 ; 2.032 ; Rise       ; main_clk_50                          ;
; SW[*]        ; main_clk_50 ; 1.595 ; 2.353 ; Rise       ; main_clk_50                          ;
;  SW[0]       ; main_clk_50 ; 1.436 ; 2.181 ; Rise       ; main_clk_50                          ;
;  SW[1]       ; main_clk_50 ; 1.595 ; 2.353 ; Rise       ; main_clk_50                          ;
;  SW[2]       ; main_clk_50 ; 1.379 ; 2.120 ; Rise       ; main_clk_50                          ;
;  SW[3]       ; main_clk_50 ; 1.388 ; 2.133 ; Rise       ; main_clk_50                          ;
;  SW[4]       ; main_clk_50 ; 1.377 ; 2.100 ; Rise       ; main_clk_50                          ;
;  SW[5]       ; main_clk_50 ; 1.395 ; 2.143 ; Rise       ; main_clk_50                          ;
;  SW[6]       ; main_clk_50 ; 1.384 ; 2.123 ; Rise       ; main_clk_50                          ;
;  SW[7]       ; main_clk_50 ; 1.491 ; 2.253 ; Rise       ; main_clk_50                          ;
+--------------+-------------+-------+-------+------------+--------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Hold Times                                                                                       ;
+--------------+-------------+--------+--------+------------+--------------------------------------+
; Data Port    ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                      ;
+--------------+-------------+--------+--------+------------+--------------------------------------+
; DRAM_DQ[*]   ; main_clk_50 ; -4.564 ; -5.101 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]  ; main_clk_50 ; -4.633 ; -5.170 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]  ; main_clk_50 ; -4.628 ; -5.165 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]  ; main_clk_50 ; -4.619 ; -5.156 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]  ; main_clk_50 ; -4.642 ; -5.179 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]  ; main_clk_50 ; -4.609 ; -5.146 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]  ; main_clk_50 ; -4.631 ; -5.168 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]  ; main_clk_50 ; -4.641 ; -5.178 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]  ; main_clk_50 ; -4.610 ; -5.147 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]  ; main_clk_50 ; -4.628 ; -5.165 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]  ; main_clk_50 ; -4.638 ; -5.175 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10] ; main_clk_50 ; -4.655 ; -5.192 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11] ; main_clk_50 ; -4.657 ; -5.194 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12] ; main_clk_50 ; -4.635 ; -5.172 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13] ; main_clk_50 ; -4.683 ; -5.220 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14] ; main_clk_50 ; -4.663 ; -5.200 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15] ; main_clk_50 ; -4.658 ; -5.195 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16] ; main_clk_50 ; -4.601 ; -5.138 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17] ; main_clk_50 ; -4.612 ; -5.149 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18] ; main_clk_50 ; -4.609 ; -5.146 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19] ; main_clk_50 ; -4.624 ; -5.161 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20] ; main_clk_50 ; -4.614 ; -5.151 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21] ; main_clk_50 ; -4.643 ; -5.180 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22] ; main_clk_50 ; -4.611 ; -5.148 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23] ; main_clk_50 ; -4.598 ; -5.135 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24] ; main_clk_50 ; -4.598 ; -5.135 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25] ; main_clk_50 ; -4.564 ; -5.101 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26] ; main_clk_50 ; -4.594 ; -5.131 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27] ; main_clk_50 ; -4.594 ; -5.131 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28] ; main_clk_50 ; -4.580 ; -5.117 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29] ; main_clk_50 ; -4.582 ; -5.119 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30] ; main_clk_50 ; -4.610 ; -5.147 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31] ; main_clk_50 ; -4.626 ; -5.163 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; KEY[*]       ; main_clk_50 ; -0.747 ; -1.407 ; Rise       ; main_clk_50                          ;
;  KEY[2]      ; main_clk_50 ; -0.747 ; -1.407 ; Rise       ; main_clk_50                          ;
;  KEY[3]      ; main_clk_50 ; -1.052 ; -1.760 ; Rise       ; main_clk_50                          ;
; SW[*]        ; main_clk_50 ; -1.095 ; -1.794 ; Rise       ; main_clk_50                          ;
;  SW[0]       ; main_clk_50 ; -1.181 ; -1.905 ; Rise       ; main_clk_50                          ;
;  SW[1]       ; main_clk_50 ; -1.304 ; -2.037 ; Rise       ; main_clk_50                          ;
;  SW[2]       ; main_clk_50 ; -1.124 ; -1.846 ; Rise       ; main_clk_50                          ;
;  SW[3]       ; main_clk_50 ; -1.133 ; -1.858 ; Rise       ; main_clk_50                          ;
;  SW[4]       ; main_clk_50 ; -1.095 ; -1.794 ; Rise       ; main_clk_50                          ;
;  SW[5]       ; main_clk_50 ; -1.140 ; -1.868 ; Rise       ; main_clk_50                          ;
;  SW[6]       ; main_clk_50 ; -1.129 ; -1.848 ; Rise       ; main_clk_50                          ;
;  SW[7]       ; main_clk_50 ; -1.233 ; -1.974 ; Rise       ; main_clk_50                          ;
+--------------+-------------+--------+--------+------------+--------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                              ;
+----------------+-------------+--------+--------+------------+--------------------------------------+
; Data Port      ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                      ;
+----------------+-------------+--------+--------+------------+--------------------------------------+
; DRAM_ADDR[*]   ; main_clk_50 ; -0.715 ; -0.761 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[0]  ; main_clk_50 ; -0.749 ; -0.795 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[1]  ; main_clk_50 ; -0.806 ; -0.852 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[2]  ; main_clk_50 ; -0.868 ; -0.934 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[3]  ; main_clk_50 ; -0.715 ; -0.761 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[4]  ; main_clk_50 ; -0.796 ; -0.842 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[5]  ; main_clk_50 ; -0.782 ; -0.828 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[6]  ; main_clk_50 ; -0.831 ; -0.897 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[7]  ; main_clk_50 ; -0.805 ; -0.871 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[8]  ; main_clk_50 ; -0.777 ; -0.823 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[9]  ; main_clk_50 ; -0.782 ; -0.828 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[10] ; main_clk_50 ; -0.795 ; -0.861 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[11] ; main_clk_50 ; -0.757 ; -0.803 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[12] ; main_clk_50 ; -0.772 ; -0.818 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_BA[*]     ; main_clk_50 ; -0.750 ; -0.796 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_BA[0]    ; main_clk_50 ; -0.858 ; -0.924 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_BA[1]    ; main_clk_50 ; -0.750 ; -0.796 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CAS_N     ; main_clk_50 ; -0.789 ; -0.835 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CS_N      ; main_clk_50 ; -0.730 ; -0.776 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_DQ[*]     ; main_clk_50 ; -0.694 ; -0.740 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]    ; main_clk_50 ; -0.772 ; -0.818 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]    ; main_clk_50 ; -0.727 ; -0.773 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]    ; main_clk_50 ; -0.718 ; -0.764 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]    ; main_clk_50 ; -0.721 ; -0.767 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]    ; main_clk_50 ; -0.728 ; -0.774 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]    ; main_clk_50 ; -0.710 ; -0.756 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]    ; main_clk_50 ; -0.700 ; -0.746 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]    ; main_clk_50 ; -0.709 ; -0.755 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]    ; main_clk_50 ; -0.747 ; -0.793 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]    ; main_clk_50 ; -0.737 ; -0.783 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]   ; main_clk_50 ; -0.694 ; -0.740 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]   ; main_clk_50 ; -0.776 ; -0.822 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]   ; main_clk_50 ; -0.714 ; -0.760 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]   ; main_clk_50 ; -0.702 ; -0.748 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]   ; main_clk_50 ; -0.796 ; -0.862 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]   ; main_clk_50 ; -0.717 ; -0.763 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16]   ; main_clk_50 ; -0.760 ; -0.806 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17]   ; main_clk_50 ; -0.771 ; -0.817 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18]   ; main_clk_50 ; -0.728 ; -0.774 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19]   ; main_clk_50 ; -0.743 ; -0.789 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20]   ; main_clk_50 ; -0.753 ; -0.799 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21]   ; main_clk_50 ; -0.782 ; -0.828 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22]   ; main_clk_50 ; -0.750 ; -0.796 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23]   ; main_clk_50 ; -0.777 ; -0.823 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24]   ; main_clk_50 ; -0.777 ; -0.823 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25]   ; main_clk_50 ; -0.743 ; -0.789 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26]   ; main_clk_50 ; -0.713 ; -0.759 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27]   ; main_clk_50 ; -0.713 ; -0.759 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28]   ; main_clk_50 ; -0.739 ; -0.785 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29]   ; main_clk_50 ; -0.741 ; -0.787 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30]   ; main_clk_50 ; -0.709 ; -0.755 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31]   ; main_clk_50 ; -0.705 ; -0.751 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_DQM[*]    ; main_clk_50 ; -0.715 ; -0.761 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQM[0]   ; main_clk_50 ; -0.715 ; -0.761 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQM[1]   ; main_clk_50 ; -0.779 ; -0.825 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQM[2]   ; main_clk_50 ; -0.751 ; -0.797 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQM[3]   ; main_clk_50 ; -0.809 ; -0.875 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_RAS_N     ; main_clk_50 ; -0.771 ; -0.817 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_WE_N      ; main_clk_50 ; -0.794 ; -0.840 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CLK       ; main_clk_50 ; -2.581 ;        ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[1] ;
; DRAM_CLK       ; main_clk_50 ;        ; -2.576 ; Fall       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[1] ;
; LEDG[*]        ; main_clk_50 ; 6.005  ; 6.305  ; Rise       ; main_clk_50                          ;
;  LEDG[0]       ; main_clk_50 ; 5.808  ; 6.128  ; Rise       ; main_clk_50                          ;
;  LEDG[1]       ; main_clk_50 ; 5.663  ; 5.982  ; Rise       ; main_clk_50                          ;
;  LEDG[2]       ; main_clk_50 ; 4.778  ; 5.007  ; Rise       ; main_clk_50                          ;
;  LEDG[3]       ; main_clk_50 ; 6.005  ; 6.305  ; Rise       ; main_clk_50                          ;
;  LEDG[4]       ; main_clk_50 ; 5.446  ; 5.731  ; Rise       ; main_clk_50                          ;
;  LEDG[5]       ; main_clk_50 ; 5.602  ; 5.887  ; Rise       ; main_clk_50                          ;
;  LEDG[6]       ; main_clk_50 ; 5.422  ; 5.667  ; Rise       ; main_clk_50                          ;
;  LEDG[7]       ; main_clk_50 ; 4.926  ; 5.155  ; Rise       ; main_clk_50                          ;
+----------------+-------------+--------+--------+------------+--------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                      ;
+----------------+-------------+--------+--------+------------+--------------------------------------+
; Data Port      ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                      ;
+----------------+-------------+--------+--------+------------+--------------------------------------+
; DRAM_ADDR[*]   ; main_clk_50 ; -1.139 ; -1.201 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[0]  ; main_clk_50 ; -1.023 ; -1.065 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[1]  ; main_clk_50 ; -1.078 ; -1.120 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[2]  ; main_clk_50 ; -1.139 ; -1.201 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[3]  ; main_clk_50 ; -0.989 ; -1.031 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[4]  ; main_clk_50 ; -1.068 ; -1.110 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[5]  ; main_clk_50 ; -1.054 ; -1.096 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[6]  ; main_clk_50 ; -1.103 ; -1.165 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[7]  ; main_clk_50 ; -1.078 ; -1.140 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[8]  ; main_clk_50 ; -1.049 ; -1.091 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[9]  ; main_clk_50 ; -1.054 ; -1.096 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[10] ; main_clk_50 ; -1.069 ; -1.131 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[11] ; main_clk_50 ; -1.030 ; -1.072 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[12] ; main_clk_50 ; -1.044 ; -1.086 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_BA[*]     ; main_clk_50 ; -1.129 ; -1.191 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_BA[0]    ; main_clk_50 ; -1.129 ; -1.191 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_BA[1]    ; main_clk_50 ; -1.024 ; -1.066 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CAS_N     ; main_clk_50 ; -1.061 ; -1.103 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CS_N      ; main_clk_50 ; -1.004 ; -1.046 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_DQ[*]     ; main_clk_50 ; -1.068 ; -1.130 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]    ; main_clk_50 ; -1.044 ; -1.086 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]    ; main_clk_50 ; -1.000 ; -1.042 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]    ; main_clk_50 ; -0.991 ; -1.033 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]    ; main_clk_50 ; -0.994 ; -1.036 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]    ; main_clk_50 ; -1.001 ; -1.043 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]    ; main_clk_50 ; -0.983 ; -1.025 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]    ; main_clk_50 ; -0.973 ; -1.015 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]    ; main_clk_50 ; -0.983 ; -1.025 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]    ; main_clk_50 ; -1.020 ; -1.062 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]    ; main_clk_50 ; -1.010 ; -1.052 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]   ; main_clk_50 ; -0.967 ; -1.009 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]   ; main_clk_50 ; -1.048 ; -1.090 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]   ; main_clk_50 ; -0.987 ; -1.029 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]   ; main_clk_50 ; -0.974 ; -1.016 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]   ; main_clk_50 ; -1.068 ; -1.130 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]   ; main_clk_50 ; -0.990 ; -1.032 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16]   ; main_clk_50 ; -1.033 ; -1.075 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17]   ; main_clk_50 ; -1.044 ; -1.086 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18]   ; main_clk_50 ; -1.002 ; -1.044 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19]   ; main_clk_50 ; -1.016 ; -1.058 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20]   ; main_clk_50 ; -1.026 ; -1.068 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21]   ; main_clk_50 ; -1.054 ; -1.096 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22]   ; main_clk_50 ; -1.023 ; -1.065 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23]   ; main_clk_50 ; -1.049 ; -1.091 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24]   ; main_clk_50 ; -1.050 ; -1.092 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25]   ; main_clk_50 ; -1.017 ; -1.059 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26]   ; main_clk_50 ; -0.987 ; -1.029 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27]   ; main_clk_50 ; -0.987 ; -1.029 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28]   ; main_clk_50 ; -1.013 ; -1.055 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29]   ; main_clk_50 ; -1.015 ; -1.057 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30]   ; main_clk_50 ; -0.983 ; -1.025 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31]   ; main_clk_50 ; -0.979 ; -1.021 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_DQM[*]    ; main_clk_50 ; -1.083 ; -1.145 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQM[0]   ; main_clk_50 ; -0.989 ; -1.031 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQM[1]   ; main_clk_50 ; -1.051 ; -1.093 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQM[2]   ; main_clk_50 ; -1.024 ; -1.066 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQM[3]   ; main_clk_50 ; -1.083 ; -1.145 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_RAS_N     ; main_clk_50 ; -1.044 ; -1.086 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_WE_N      ; main_clk_50 ; -1.065 ; -1.107 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CLK       ; main_clk_50 ; -2.820 ;        ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[1] ;
; DRAM_CLK       ; main_clk_50 ;        ; -2.815 ; Fall       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[1] ;
; LEDG[*]        ; main_clk_50 ; 4.616  ; 4.836  ; Rise       ; main_clk_50                          ;
;  LEDG[0]       ; main_clk_50 ; 5.601  ; 5.908  ; Rise       ; main_clk_50                          ;
;  LEDG[1]       ; main_clk_50 ; 5.462  ; 5.768  ; Rise       ; main_clk_50                          ;
;  LEDG[2]       ; main_clk_50 ; 4.616  ; 4.836  ; Rise       ; main_clk_50                          ;
;  LEDG[3]       ; main_clk_50 ; 5.794  ; 6.081  ; Rise       ; main_clk_50                          ;
;  LEDG[4]       ; main_clk_50 ; 5.255  ; 5.529  ; Rise       ; main_clk_50                          ;
;  LEDG[5]       ; main_clk_50 ; 5.407  ; 5.681  ; Rise       ; main_clk_50                          ;
;  LEDG[6]       ; main_clk_50 ; 5.232  ; 5.467  ; Rise       ; main_clk_50                          ;
;  LEDG[7]       ; main_clk_50 ; 4.757  ; 4.977  ; Rise       ; main_clk_50                          ;
+----------------+-------------+--------+--------+------------+--------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                              ;
+--------------+-------------+--------+--------+------------+--------------------------------------+
; Data Port    ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                      ;
+--------------+-------------+--------+--------+------------+--------------------------------------+
; DRAM_DQ[*]   ; main_clk_50 ; -0.942 ; -1.014 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]  ; main_clk_50 ; -0.887 ; -0.947 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]  ; main_clk_50 ; -0.862 ; -0.922 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]  ; main_clk_50 ; -0.853 ; -0.913 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]  ; main_clk_50 ; -0.866 ; -0.926 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]  ; main_clk_50 ; -0.853 ; -0.913 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]  ; main_clk_50 ; -0.855 ; -0.915 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]  ; main_clk_50 ; -0.855 ; -0.915 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]  ; main_clk_50 ; -0.844 ; -0.904 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]  ; main_clk_50 ; -0.872 ; -0.932 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]  ; main_clk_50 ; -0.872 ; -0.932 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10] ; main_clk_50 ; -0.859 ; -0.919 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11] ; main_clk_50 ; -0.901 ; -0.961 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12] ; main_clk_50 ; -0.859 ; -0.919 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13] ; main_clk_50 ; -0.877 ; -0.937 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14] ; main_clk_50 ; -0.942 ; -1.014 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15] ; main_clk_50 ; -0.872 ; -0.932 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16] ; main_clk_50 ; -0.865 ; -0.925 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17] ; main_clk_50 ; -0.876 ; -0.936 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18] ; main_clk_50 ; -0.853 ; -0.913 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19] ; main_clk_50 ; -0.868 ; -0.928 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20] ; main_clk_50 ; -0.868 ; -0.928 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21] ; main_clk_50 ; -0.897 ; -0.957 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22] ; main_clk_50 ; -0.865 ; -0.925 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23] ; main_clk_50 ; -0.872 ; -0.932 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24] ; main_clk_50 ; -0.872 ; -0.932 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25] ; main_clk_50 ; -0.838 ; -0.898 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26] ; main_clk_50 ; -0.838 ; -0.898 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27] ; main_clk_50 ; -0.838 ; -0.898 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28] ; main_clk_50 ; -0.844 ; -0.904 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29] ; main_clk_50 ; -0.846 ; -0.906 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30] ; main_clk_50 ; -0.844 ; -0.904 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31] ; main_clk_50 ; -0.850 ; -0.910 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
+--------------+-------------+--------+--------+------------+--------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                      ;
+--------------+-------------+--------+--------+------------+--------------------------------------+
; Data Port    ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                      ;
+--------------+-------------+--------+--------+------------+--------------------------------------+
; DRAM_DQ[*]   ; main_clk_50 ; -1.211 ; -1.281 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]  ; main_clk_50 ; -1.156 ; -1.214 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]  ; main_clk_50 ; -1.132 ; -1.190 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]  ; main_clk_50 ; -1.123 ; -1.181 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]  ; main_clk_50 ; -1.136 ; -1.194 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]  ; main_clk_50 ; -1.123 ; -1.181 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]  ; main_clk_50 ; -1.125 ; -1.183 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]  ; main_clk_50 ; -1.125 ; -1.183 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]  ; main_clk_50 ; -1.115 ; -1.173 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]  ; main_clk_50 ; -1.142 ; -1.200 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]  ; main_clk_50 ; -1.142 ; -1.200 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10] ; main_clk_50 ; -1.129 ; -1.187 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11] ; main_clk_50 ; -1.170 ; -1.228 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12] ; main_clk_50 ; -1.129 ; -1.187 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13] ; main_clk_50 ; -1.146 ; -1.204 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14] ; main_clk_50 ; -1.211 ; -1.281 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15] ; main_clk_50 ; -1.142 ; -1.200 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16] ; main_clk_50 ; -1.135 ; -1.193 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17] ; main_clk_50 ; -1.146 ; -1.204 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18] ; main_clk_50 ; -1.124 ; -1.182 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19] ; main_clk_50 ; -1.138 ; -1.196 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20] ; main_clk_50 ; -1.138 ; -1.196 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21] ; main_clk_50 ; -1.166 ; -1.224 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22] ; main_clk_50 ; -1.135 ; -1.193 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23] ; main_clk_50 ; -1.141 ; -1.199 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24] ; main_clk_50 ; -1.142 ; -1.200 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25] ; main_clk_50 ; -1.109 ; -1.167 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26] ; main_clk_50 ; -1.109 ; -1.167 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27] ; main_clk_50 ; -1.109 ; -1.167 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28] ; main_clk_50 ; -1.115 ; -1.173 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29] ; main_clk_50 ; -1.117 ; -1.175 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30] ; main_clk_50 ; -1.115 ; -1.173 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31] ; main_clk_50 ; -1.121 ; -1.179 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
+--------------+-------------+--------+--------+------------+--------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                   ;
+--------------+-------------+-----------+-----------+------------+--------------------------------------+
; Data Port    ; Clock Port  ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                      ;
+--------------+-------------+-----------+-----------+------------+--------------------------------------+
; DRAM_DQ[*]   ; main_clk_50 ; -0.982    ; -0.910    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]  ; main_clk_50 ; -0.915    ; -0.855    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]  ; main_clk_50 ; -0.890    ; -0.830    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]  ; main_clk_50 ; -0.881    ; -0.821    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]  ; main_clk_50 ; -0.894    ; -0.834    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]  ; main_clk_50 ; -0.881    ; -0.821    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]  ; main_clk_50 ; -0.883    ; -0.823    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]  ; main_clk_50 ; -0.883    ; -0.823    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]  ; main_clk_50 ; -0.872    ; -0.812    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]  ; main_clk_50 ; -0.900    ; -0.840    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]  ; main_clk_50 ; -0.900    ; -0.840    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10] ; main_clk_50 ; -0.887    ; -0.827    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11] ; main_clk_50 ; -0.929    ; -0.869    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12] ; main_clk_50 ; -0.887    ; -0.827    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13] ; main_clk_50 ; -0.905    ; -0.845    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14] ; main_clk_50 ; -0.982    ; -0.910    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15] ; main_clk_50 ; -0.900    ; -0.840    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16] ; main_clk_50 ; -0.893    ; -0.833    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17] ; main_clk_50 ; -0.904    ; -0.844    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18] ; main_clk_50 ; -0.881    ; -0.821    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19] ; main_clk_50 ; -0.896    ; -0.836    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20] ; main_clk_50 ; -0.896    ; -0.836    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21] ; main_clk_50 ; -0.925    ; -0.865    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22] ; main_clk_50 ; -0.893    ; -0.833    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23] ; main_clk_50 ; -0.900    ; -0.840    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24] ; main_clk_50 ; -0.900    ; -0.840    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25] ; main_clk_50 ; -0.866    ; -0.806    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26] ; main_clk_50 ; -0.866    ; -0.806    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27] ; main_clk_50 ; -0.866    ; -0.806    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28] ; main_clk_50 ; -0.872    ; -0.812    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29] ; main_clk_50 ; -0.874    ; -0.814    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30] ; main_clk_50 ; -0.872    ; -0.812    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31] ; main_clk_50 ; -0.878    ; -0.818    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
+--------------+-------------+-----------+-----------+------------+--------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                           ;
+--------------+-------------+-----------+-----------+------------+--------------------------------------+
; Data Port    ; Clock Port  ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                      ;
+--------------+-------------+-----------+-----------+------------+--------------------------------------+
; DRAM_DQ[*]   ; main_clk_50 ; -1.250    ; -1.180    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]  ; main_clk_50 ; -1.183    ; -1.125    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]  ; main_clk_50 ; -1.159    ; -1.101    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]  ; main_clk_50 ; -1.150    ; -1.092    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]  ; main_clk_50 ; -1.163    ; -1.105    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]  ; main_clk_50 ; -1.150    ; -1.092    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]  ; main_clk_50 ; -1.152    ; -1.094    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]  ; main_clk_50 ; -1.152    ; -1.094    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]  ; main_clk_50 ; -1.142    ; -1.084    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]  ; main_clk_50 ; -1.169    ; -1.111    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]  ; main_clk_50 ; -1.169    ; -1.111    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10] ; main_clk_50 ; -1.156    ; -1.098    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11] ; main_clk_50 ; -1.197    ; -1.139    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12] ; main_clk_50 ; -1.156    ; -1.098    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13] ; main_clk_50 ; -1.173    ; -1.115    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14] ; main_clk_50 ; -1.250    ; -1.180    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15] ; main_clk_50 ; -1.169    ; -1.111    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16] ; main_clk_50 ; -1.162    ; -1.104    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17] ; main_clk_50 ; -1.173    ; -1.115    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18] ; main_clk_50 ; -1.151    ; -1.093    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19] ; main_clk_50 ; -1.165    ; -1.107    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20] ; main_clk_50 ; -1.165    ; -1.107    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21] ; main_clk_50 ; -1.193    ; -1.135    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22] ; main_clk_50 ; -1.162    ; -1.104    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23] ; main_clk_50 ; -1.168    ; -1.110    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24] ; main_clk_50 ; -1.169    ; -1.111    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25] ; main_clk_50 ; -1.136    ; -1.078    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26] ; main_clk_50 ; -1.136    ; -1.078    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27] ; main_clk_50 ; -1.136    ; -1.078    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28] ; main_clk_50 ; -1.142    ; -1.084    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29] ; main_clk_50 ; -1.144    ; -1.086    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30] ; main_clk_50 ; -1.142    ; -1.084    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31] ; main_clk_50 ; -1.148    ; -1.090    ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
+--------------+-------------+-----------+-----------+------------+--------------------------------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 17
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.235
Worst Case Available Settling Time: 36.595 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+---------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                               ;
+---------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                 ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                      ; 3.141  ; 0.162 ; 13.168   ; 0.543   ; 9.374               ;
;  altera_reserved_tck                  ; 46.760 ; 0.181 ; 48.526   ; 0.543   ; 49.474              ;
;  m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 3.141  ; 0.181 ; 14.099   ; 2.401   ; 9.710               ;
;  main_clk_50                          ; 6.414  ; 0.162 ; 13.168   ; 2.958   ; 9.374               ;
; Design-wide TNS                       ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  altera_reserved_tck                  ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  main_clk_50                          ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+---------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------+
; Setup Times                                                                                    ;
+--------------+-------------+-------+-------+------------+--------------------------------------+
; Data Port    ; Clock Port  ; Rise  ; Fall  ; Clock Edge ; Clock Reference                      ;
+--------------+-------------+-------+-------+------------+--------------------------------------+
; DRAM_DQ[*]   ; main_clk_50 ; 6.786 ; 7.207 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]  ; main_clk_50 ; 6.738 ; 7.159 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]  ; main_clk_50 ; 6.734 ; 7.155 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]  ; main_clk_50 ; 6.723 ; 7.144 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]  ; main_clk_50 ; 6.749 ; 7.170 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]  ; main_clk_50 ; 6.713 ; 7.134 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]  ; main_clk_50 ; 6.736 ; 7.157 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]  ; main_clk_50 ; 6.746 ; 7.167 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]  ; main_clk_50 ; 6.717 ; 7.138 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]  ; main_clk_50 ; 6.731 ; 7.152 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]  ; main_clk_50 ; 6.741 ; 7.162 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10] ; main_clk_50 ; 6.759 ; 7.180 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11] ; main_clk_50 ; 6.760 ; 7.181 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12] ; main_clk_50 ; 6.739 ; 7.160 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13] ; main_clk_50 ; 6.786 ; 7.207 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14] ; main_clk_50 ; 6.768 ; 7.189 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15] ; main_clk_50 ; 6.761 ; 7.182 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16] ; main_clk_50 ; 6.710 ; 7.131 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17] ; main_clk_50 ; 6.720 ; 7.141 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18] ; main_clk_50 ; 6.714 ; 7.135 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19] ; main_clk_50 ; 6.733 ; 7.154 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20] ; main_clk_50 ; 6.723 ; 7.144 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21] ; main_clk_50 ; 6.751 ; 7.172 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22] ; main_clk_50 ; 6.720 ; 7.141 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23] ; main_clk_50 ; 6.706 ; 7.127 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24] ; main_clk_50 ; 6.701 ; 7.122 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25] ; main_clk_50 ; 6.665 ; 7.086 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26] ; main_clk_50 ; 6.695 ; 7.116 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27] ; main_clk_50 ; 6.695 ; 7.116 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28] ; main_clk_50 ; 6.687 ; 7.108 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29] ; main_clk_50 ; 6.687 ; 7.108 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30] ; main_clk_50 ; 6.717 ; 7.138 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31] ; main_clk_50 ; 6.731 ; 7.152 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; KEY[*]       ; main_clk_50 ; 2.704 ; 3.203 ; Rise       ; main_clk_50                          ;
;  KEY[2]      ; main_clk_50 ; 2.105 ; 2.528 ; Rise       ; main_clk_50                          ;
;  KEY[3]      ; main_clk_50 ; 2.704 ; 3.203 ; Rise       ; main_clk_50                          ;
; SW[*]        ; main_clk_50 ; 3.263 ; 3.778 ; Rise       ; main_clk_50                          ;
;  SW[0]       ; main_clk_50 ; 2.924 ; 3.413 ; Rise       ; main_clk_50                          ;
;  SW[1]       ; main_clk_50 ; 3.263 ; 3.778 ; Rise       ; main_clk_50                          ;
;  SW[2]       ; main_clk_50 ; 2.842 ; 3.319 ; Rise       ; main_clk_50                          ;
;  SW[3]       ; main_clk_50 ; 2.849 ; 3.336 ; Rise       ; main_clk_50                          ;
;  SW[4]       ; main_clk_50 ; 2.818 ; 3.308 ; Rise       ; main_clk_50                          ;
;  SW[5]       ; main_clk_50 ; 2.887 ; 3.359 ; Rise       ; main_clk_50                          ;
;  SW[6]       ; main_clk_50 ; 2.839 ; 3.320 ; Rise       ; main_clk_50                          ;
;  SW[7]       ; main_clk_50 ; 3.026 ; 3.527 ; Rise       ; main_clk_50                          ;
+--------------+-------------+-------+-------+------------+--------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Hold Times                                                                                       ;
+--------------+-------------+--------+--------+------------+--------------------------------------+
; Data Port    ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                      ;
+--------------+-------------+--------+--------+------------+--------------------------------------+
; DRAM_DQ[*]   ; main_clk_50 ; -4.564 ; -5.101 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]  ; main_clk_50 ; -4.633 ; -5.170 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]  ; main_clk_50 ; -4.628 ; -5.165 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]  ; main_clk_50 ; -4.619 ; -5.156 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]  ; main_clk_50 ; -4.642 ; -5.179 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]  ; main_clk_50 ; -4.609 ; -5.146 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]  ; main_clk_50 ; -4.631 ; -5.168 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]  ; main_clk_50 ; -4.641 ; -5.178 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]  ; main_clk_50 ; -4.610 ; -5.147 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]  ; main_clk_50 ; -4.628 ; -5.165 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]  ; main_clk_50 ; -4.638 ; -5.175 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10] ; main_clk_50 ; -4.655 ; -5.192 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11] ; main_clk_50 ; -4.657 ; -5.194 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12] ; main_clk_50 ; -4.635 ; -5.172 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13] ; main_clk_50 ; -4.683 ; -5.220 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14] ; main_clk_50 ; -4.663 ; -5.200 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15] ; main_clk_50 ; -4.658 ; -5.195 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16] ; main_clk_50 ; -4.601 ; -5.138 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17] ; main_clk_50 ; -4.612 ; -5.149 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18] ; main_clk_50 ; -4.609 ; -5.146 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19] ; main_clk_50 ; -4.624 ; -5.161 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20] ; main_clk_50 ; -4.614 ; -5.151 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21] ; main_clk_50 ; -4.643 ; -5.180 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22] ; main_clk_50 ; -4.611 ; -5.148 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23] ; main_clk_50 ; -4.598 ; -5.135 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24] ; main_clk_50 ; -4.598 ; -5.135 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25] ; main_clk_50 ; -4.564 ; -5.101 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26] ; main_clk_50 ; -4.594 ; -5.131 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27] ; main_clk_50 ; -4.594 ; -5.131 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28] ; main_clk_50 ; -4.580 ; -5.117 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29] ; main_clk_50 ; -4.582 ; -5.119 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30] ; main_clk_50 ; -4.610 ; -5.147 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31] ; main_clk_50 ; -4.626 ; -5.163 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; KEY[*]       ; main_clk_50 ; -0.747 ; -1.407 ; Rise       ; main_clk_50                          ;
;  KEY[2]      ; main_clk_50 ; -0.747 ; -1.407 ; Rise       ; main_clk_50                          ;
;  KEY[3]      ; main_clk_50 ; -1.052 ; -1.760 ; Rise       ; main_clk_50                          ;
; SW[*]        ; main_clk_50 ; -1.095 ; -1.794 ; Rise       ; main_clk_50                          ;
;  SW[0]       ; main_clk_50 ; -1.181 ; -1.905 ; Rise       ; main_clk_50                          ;
;  SW[1]       ; main_clk_50 ; -1.304 ; -2.037 ; Rise       ; main_clk_50                          ;
;  SW[2]       ; main_clk_50 ; -1.124 ; -1.846 ; Rise       ; main_clk_50                          ;
;  SW[3]       ; main_clk_50 ; -1.133 ; -1.858 ; Rise       ; main_clk_50                          ;
;  SW[4]       ; main_clk_50 ; -1.095 ; -1.794 ; Rise       ; main_clk_50                          ;
;  SW[5]       ; main_clk_50 ; -1.140 ; -1.868 ; Rise       ; main_clk_50                          ;
;  SW[6]       ; main_clk_50 ; -1.129 ; -1.848 ; Rise       ; main_clk_50                          ;
;  SW[7]       ; main_clk_50 ; -1.233 ; -1.974 ; Rise       ; main_clk_50                          ;
+--------------+-------------+--------+--------+------------+--------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                              ;
+----------------+-------------+--------+--------+------------+--------------------------------------+
; Data Port      ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                      ;
+----------------+-------------+--------+--------+------------+--------------------------------------+
; DRAM_ADDR[*]   ; main_clk_50 ; 1.234  ; 1.074  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[0]  ; main_clk_50 ; 1.199  ; 1.039  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[1]  ; main_clk_50 ; 1.144  ; 0.984  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[2]  ; main_clk_50 ; 1.044  ; 0.881  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[3]  ; main_clk_50 ; 1.234  ; 1.074  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[4]  ; main_clk_50 ; 1.154  ; 0.994  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[5]  ; main_clk_50 ; 1.169  ; 1.009  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[6]  ; main_clk_50 ; 1.080  ; 0.917  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[7]  ; main_clk_50 ; 1.105  ; 0.942  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[8]  ; main_clk_50 ; 1.172  ; 1.012  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[9]  ; main_clk_50 ; 1.167  ; 1.007  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[10] ; main_clk_50 ; 1.117  ; 0.954  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[11] ; main_clk_50 ; 1.194  ; 1.034  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[12] ; main_clk_50 ; 1.179  ; 1.019  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_BA[*]     ; main_clk_50 ; 1.198  ; 1.038  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_BA[0]    ; main_clk_50 ; 1.054  ; 0.891  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_BA[1]    ; main_clk_50 ; 1.198  ; 1.038  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CAS_N     ; main_clk_50 ; 1.161  ; 1.001  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CS_N      ; main_clk_50 ; 1.218  ; 1.058  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_DQ[*]     ; main_clk_50 ; 1.256  ; 1.096  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]    ; main_clk_50 ; 1.177  ; 1.017  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]    ; main_clk_50 ; 1.222  ; 1.062  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]    ; main_clk_50 ; 1.233  ; 1.073  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]    ; main_clk_50 ; 1.227  ; 1.067  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]    ; main_clk_50 ; 1.223  ; 1.063  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]    ; main_clk_50 ; 1.240  ; 1.080  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]    ; main_clk_50 ; 1.250  ; 1.090  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]    ; main_clk_50 ; 1.239  ; 1.079  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]    ; main_clk_50 ; 1.204  ; 1.044  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]    ; main_clk_50 ; 1.214  ; 1.054  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]   ; main_clk_50 ; 1.256  ; 1.096  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]   ; main_clk_50 ; 1.174  ; 1.014  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]   ; main_clk_50 ; 1.236  ; 1.076  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]   ; main_clk_50 ; 1.249  ; 1.089  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]   ; main_clk_50 ; 1.115  ; 0.952  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]   ; main_clk_50 ; 1.234  ; 1.074  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16]   ; main_clk_50 ; 1.185  ; 1.025  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17]   ; main_clk_50 ; 1.175  ; 1.015  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18]   ; main_clk_50 ; 1.222  ; 1.062  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19]   ; main_clk_50 ; 1.202  ; 1.042  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20]   ; main_clk_50 ; 1.192  ; 1.032  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21]   ; main_clk_50 ; 1.163  ; 1.003  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22]   ; main_clk_50 ; 1.195  ; 1.035  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23]   ; main_clk_50 ; 1.169  ; 1.009  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24]   ; main_clk_50 ; 1.174  ; 1.014  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25]   ; main_clk_50 ; 1.212  ; 1.052  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26]   ; main_clk_50 ; 1.242  ; 1.082  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27]   ; main_clk_50 ; 1.242  ; 1.082  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28]   ; main_clk_50 ; 1.209  ; 1.049  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29]   ; main_clk_50 ; 1.209  ; 1.049  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30]   ; main_clk_50 ; 1.239  ; 1.079  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31]   ; main_clk_50 ; 1.245  ; 1.085  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_DQM[*]    ; main_clk_50 ; 1.235  ; 1.075  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQM[0]   ; main_clk_50 ; 1.235  ; 1.075  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQM[1]   ; main_clk_50 ; 1.171  ; 1.011  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQM[2]   ; main_clk_50 ; 1.195  ; 1.035  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQM[3]   ; main_clk_50 ; 1.102  ; 0.939  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_RAS_N     ; main_clk_50 ; 1.177  ; 1.017  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_WE_N      ; main_clk_50 ; 1.156  ; 0.996  ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CLK       ; main_clk_50 ; -2.173 ;        ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[1] ;
; DRAM_CLK       ; main_clk_50 ;        ; -2.172 ; Fall       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[1] ;
; LEDG[*]        ; main_clk_50 ; 11.586 ; 11.361 ; Rise       ; main_clk_50                          ;
;  LEDG[0]       ; main_clk_50 ; 11.162 ; 11.081 ; Rise       ; main_clk_50                          ;
;  LEDG[1]       ; main_clk_50 ; 10.818 ; 10.796 ; Rise       ; main_clk_50                          ;
;  LEDG[2]       ; main_clk_50 ; 9.029  ; 9.116  ; Rise       ; main_clk_50                          ;
;  LEDG[3]       ; main_clk_50 ; 11.586 ; 11.361 ; Rise       ; main_clk_50                          ;
;  LEDG[4]       ; main_clk_50 ; 10.428 ; 10.364 ; Rise       ; main_clk_50                          ;
;  LEDG[5]       ; main_clk_50 ; 10.685 ; 10.606 ; Rise       ; main_clk_50                          ;
;  LEDG[6]       ; main_clk_50 ; 10.402 ; 10.251 ; Rise       ; main_clk_50                          ;
;  LEDG[7]       ; main_clk_50 ; 9.389  ; 9.389  ; Rise       ; main_clk_50                          ;
+----------------+-------------+--------+--------+------------+--------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                      ;
+----------------+-------------+--------+--------+------------+--------------------------------------+
; Data Port      ; Clock Port  ; Rise   ; Fall   ; Clock Edge ; Clock Reference                      ;
+----------------+-------------+--------+--------+------------+--------------------------------------+
; DRAM_ADDR[*]   ; main_clk_50 ; -1.139 ; -1.201 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[0]  ; main_clk_50 ; -1.023 ; -1.065 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[1]  ; main_clk_50 ; -1.078 ; -1.120 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[2]  ; main_clk_50 ; -1.139 ; -1.201 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[3]  ; main_clk_50 ; -0.989 ; -1.031 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[4]  ; main_clk_50 ; -1.068 ; -1.110 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[5]  ; main_clk_50 ; -1.054 ; -1.096 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[6]  ; main_clk_50 ; -1.103 ; -1.165 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[7]  ; main_clk_50 ; -1.078 ; -1.140 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[8]  ; main_clk_50 ; -1.049 ; -1.091 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[9]  ; main_clk_50 ; -1.054 ; -1.096 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[10] ; main_clk_50 ; -1.069 ; -1.131 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[11] ; main_clk_50 ; -1.030 ; -1.072 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_ADDR[12] ; main_clk_50 ; -1.044 ; -1.086 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_BA[*]     ; main_clk_50 ; -1.129 ; -1.191 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_BA[0]    ; main_clk_50 ; -1.129 ; -1.191 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_BA[1]    ; main_clk_50 ; -1.024 ; -1.066 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CAS_N     ; main_clk_50 ; -1.061 ; -1.103 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CS_N      ; main_clk_50 ; -1.004 ; -1.046 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_DQ[*]     ; main_clk_50 ; -1.068 ; -1.130 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[0]    ; main_clk_50 ; -1.044 ; -1.086 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[1]    ; main_clk_50 ; -1.000 ; -1.042 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[2]    ; main_clk_50 ; -0.991 ; -1.033 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[3]    ; main_clk_50 ; -0.994 ; -1.036 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[4]    ; main_clk_50 ; -1.001 ; -1.043 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[5]    ; main_clk_50 ; -0.983 ; -1.025 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[6]    ; main_clk_50 ; -0.973 ; -1.015 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[7]    ; main_clk_50 ; -0.983 ; -1.025 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[8]    ; main_clk_50 ; -1.020 ; -1.062 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[9]    ; main_clk_50 ; -1.010 ; -1.052 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[10]   ; main_clk_50 ; -0.967 ; -1.009 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[11]   ; main_clk_50 ; -1.048 ; -1.090 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[12]   ; main_clk_50 ; -0.987 ; -1.029 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[13]   ; main_clk_50 ; -0.974 ; -1.016 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[14]   ; main_clk_50 ; -1.068 ; -1.130 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[15]   ; main_clk_50 ; -0.990 ; -1.032 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[16]   ; main_clk_50 ; -1.033 ; -1.075 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[17]   ; main_clk_50 ; -1.044 ; -1.086 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[18]   ; main_clk_50 ; -1.002 ; -1.044 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[19]   ; main_clk_50 ; -1.016 ; -1.058 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[20]   ; main_clk_50 ; -1.026 ; -1.068 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[21]   ; main_clk_50 ; -1.054 ; -1.096 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[22]   ; main_clk_50 ; -1.023 ; -1.065 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[23]   ; main_clk_50 ; -1.049 ; -1.091 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[24]   ; main_clk_50 ; -1.050 ; -1.092 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[25]   ; main_clk_50 ; -1.017 ; -1.059 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[26]   ; main_clk_50 ; -0.987 ; -1.029 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[27]   ; main_clk_50 ; -0.987 ; -1.029 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[28]   ; main_clk_50 ; -1.013 ; -1.055 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[29]   ; main_clk_50 ; -1.015 ; -1.057 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[30]   ; main_clk_50 ; -0.983 ; -1.025 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQ[31]   ; main_clk_50 ; -0.979 ; -1.021 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_DQM[*]    ; main_clk_50 ; -1.083 ; -1.145 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQM[0]   ; main_clk_50 ; -0.989 ; -1.031 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQM[1]   ; main_clk_50 ; -1.051 ; -1.093 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQM[2]   ; main_clk_50 ; -1.024 ; -1.066 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
;  DRAM_DQM[3]   ; main_clk_50 ; -1.083 ; -1.145 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_RAS_N     ; main_clk_50 ; -1.044 ; -1.086 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_WE_N      ; main_clk_50 ; -1.065 ; -1.107 ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ;
; DRAM_CLK       ; main_clk_50 ; -2.820 ;        ; Rise       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[1] ;
; DRAM_CLK       ; main_clk_50 ;        ; -2.815 ; Fall       ; m_lab7_soc|sdram_pll|sd1|pll7|clk[1] ;
; LEDG[*]        ; main_clk_50 ; 4.616  ; 4.836  ; Rise       ; main_clk_50                          ;
;  LEDG[0]       ; main_clk_50 ; 5.601  ; 5.908  ; Rise       ; main_clk_50                          ;
;  LEDG[1]       ; main_clk_50 ; 5.462  ; 5.768  ; Rise       ; main_clk_50                          ;
;  LEDG[2]       ; main_clk_50 ; 4.616  ; 4.836  ; Rise       ; main_clk_50                          ;
;  LEDG[3]       ; main_clk_50 ; 5.794  ; 6.081  ; Rise       ; main_clk_50                          ;
;  LEDG[4]       ; main_clk_50 ; 5.255  ; 5.529  ; Rise       ; main_clk_50                          ;
;  LEDG[5]       ; main_clk_50 ; 5.407  ; 5.681  ; Rise       ; main_clk_50                          ;
;  LEDG[6]       ; main_clk_50 ; 5.232  ; 5.467  ; Rise       ; main_clk_50                          ;
;  LEDG[7]       ; main_clk_50 ; 4.757  ; 4.977  ; Rise       ; main_clk_50                          ;
+----------------+-------------+--------+--------+------------+--------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LEDG[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[16]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[17]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[18]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[19]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[20]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[21]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[22]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[23]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[24]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[25]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[26]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[27]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[28]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[29]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[30]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[31]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[4]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[5]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[6]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[7]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[8]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[9]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[10]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[11]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[12]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[13]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[14]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[15]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[16]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[17]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[18]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[19]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[20]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[21]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[22]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[23]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[24]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[25]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[26]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[27]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[28]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[29]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[30]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[31]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tms     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tck     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tdi     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CKE            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CS_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_RAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_WE_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CLK            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[18]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[19]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[20]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[21]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[22]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[23]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[24]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[25]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[26]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[27]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[28]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[29]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[30]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[31]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-08 V                   ; 2.33 V              ; -0.0049 V           ; 0.041 V                              ; 0.094 V                              ; 8.74e-10 s                  ; 1.89e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-08 V                  ; 2.33 V             ; -0.0049 V          ; 0.041 V                             ; 0.094 V                             ; 8.74e-10 s                 ; 1.89e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CKE            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CS_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_RAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_WE_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CLK            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[18]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[19]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[20]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[21]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[22]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[23]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[24]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[25]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[26]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[27]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[28]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[29]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[30]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[31]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.15e-06 V                   ; 2.33 V              ; 3.15e-06 V          ; 0.014 V                              ; 0.05 V                               ; 1.08e-09 s                  ; 2.51e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.15e-06 V                  ; 2.33 V             ; 3.15e-06 V         ; 0.014 V                             ; 0.05 V                              ; 1.08e-09 s                 ; 2.51e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[4]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[5]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[6]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[8]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[9]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[10]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[11]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[12]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_BA[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_CAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_CKE            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_CS_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQM[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQM[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQM[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQM[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_RAS_N          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_WE_N           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_CLK            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[16]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[17]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[18]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[19]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[20]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[21]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[22]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[23]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[24]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[25]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[26]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[27]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[28]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[29]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[30]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[31]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.77e-07 V                   ; 2.65 V              ; -0.0108 V           ; 0.18 V                               ; 0.17 V                               ; 6.63e-10 s                  ; 1.56e-09 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 1.77e-07 V                  ; 2.65 V             ; -0.0108 V          ; 0.18 V                              ; 0.17 V                              ; 6.63e-10 s                 ; 1.56e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                             ;
+--------------------------------------+--------------------------------------+------------+------------+----------+----------+
; From Clock                           ; To Clock                             ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+--------------------------------------+--------------------------------------+------------+------------+----------+----------+
; altera_reserved_tck                  ; altera_reserved_tck                  ; 1083       ; 0          ; 24       ; 0        ;
; main_clk_50                          ; altera_reserved_tck                  ; false path ; 0          ; 0        ; 0        ;
; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 30284      ; 0          ; 0        ; 0        ;
; m_lab7_soc|sdram_pll|sd1|pll7|clk[1] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 1          ; 1          ; 0        ; 0        ;
; main_clk_50                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 101        ; 0          ; 0        ; 0        ;
; altera_reserved_tck                  ; main_clk_50                          ; false path ; false path ; 0        ; 0        ;
; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; main_clk_50                          ; 68         ; 0          ; 0        ; 0        ;
; main_clk_50                          ; main_clk_50                          ; 43543      ; 0          ; 0        ; 0        ;
+--------------------------------------+--------------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                              ;
+--------------------------------------+--------------------------------------+------------+------------+----------+----------+
; From Clock                           ; To Clock                             ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+--------------------------------------+--------------------------------------+------------+------------+----------+----------+
; altera_reserved_tck                  ; altera_reserved_tck                  ; 1083       ; 0          ; 24       ; 0        ;
; main_clk_50                          ; altera_reserved_tck                  ; false path ; 0          ; 0        ; 0        ;
; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 30284      ; 0          ; 0        ; 0        ;
; m_lab7_soc|sdram_pll|sd1|pll7|clk[1] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 1          ; 1          ; 0        ; 0        ;
; main_clk_50                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 101        ; 0          ; 0        ; 0        ;
; altera_reserved_tck                  ; main_clk_50                          ; false path ; false path ; 0        ; 0        ;
; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; main_clk_50                          ; 68         ; 0          ; 0        ; 0        ;
; main_clk_50                          ; main_clk_50                          ; 43543      ; 0          ; 0        ; 0        ;
+--------------------------------------+--------------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                      ;
+--------------------------------------+--------------------------------------+----------+----------+----------+----------+
; From Clock                           ; To Clock                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------+--------------------------------------+----------+----------+----------+----------+
; altera_reserved_tck                  ; altera_reserved_tck                  ; 23       ; 0        ; 1        ; 0        ;
; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 465      ; 0        ; 0        ; 0        ;
; main_clk_50                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 3        ; 0        ; 0        ; 0        ;
; main_clk_50                          ; main_clk_50                          ; 644      ; 0        ; 0        ; 0        ;
+--------------------------------------+--------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                       ;
+--------------------------------------+--------------------------------------+----------+----------+----------+----------+
; From Clock                           ; To Clock                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------+--------------------------------------+----------+----------+----------+----------+
; altera_reserved_tck                  ; altera_reserved_tck                  ; 23       ; 0        ; 1        ; 0        ;
; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 465      ; 0        ; 0        ; 0        ;
; main_clk_50                          ; m_lab7_soc|sdram_pll|sd1|pll7|clk[0] ; 3        ; 0        ; 0        ; 0        ;
; main_clk_50                          ; main_clk_50                          ; 644      ; 0        ; 0        ; 0        ;
+--------------------------------------+--------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 0     ; 0    ;
; Unconstrained Output Port Paths ; 0     ; 0    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 15.0.2 Build 153 07/15/2015 SJ Full Version
    Info: Processing started: Wed Mar 07 12:00:04 2018
Info: Command: quartus_sta lab7 -c lab7
Info: qsta_default_script.tcl version: #11
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity altera_avalon_st_clock_crosser
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'lab7_soc/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'lab7_soc/synthesis/submodules/lab7_soc_nios2_gen2_0_cpu.sdc'
Info (332104): Reading SDC File: '../../Downloads/lab7_sdc.sdc'
Warning (332043): Overwriting existing clock: altera_reserved_tck
Warning (332174): Ignored filter at lab7_sdc.sdc(250): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_oci_break:the_lab7_soc_nios2_qsys_0_nios2_oci_break|break_readreg* could not be matched with a keeper
Warning (332174): Ignored filter at lab7_sdc.sdc(250): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck|*sr* could not be matched with a keeper
Warning (332049): Ignored set_false_path at lab7_sdc.sdc(250): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_oci_break:the_lab7_soc_nios2_qsys_0_nios2_oci_break|break_readreg*}] -to [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck|*sr*}]
Warning (332049): Ignored set_false_path at lab7_sdc.sdc(250): Argument <to> is an empty collection
Warning (332174): Ignored filter at lab7_sdc.sdc(251): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug|*resetlatch could not be matched with a keeper
Warning (332174): Ignored filter at lab7_sdc.sdc(251): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck|*sr[33] could not be matched with a keeper
Warning (332049): Ignored set_false_path at lab7_sdc.sdc(251): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug|*resetlatch}] -to [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck|*sr[33]}]
Warning (332049): Ignored set_false_path at lab7_sdc.sdc(251): Argument <to> is an empty collection
Warning (332174): Ignored filter at lab7_sdc.sdc(252): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug|monitor_ready could not be matched with a keeper
Warning (332174): Ignored filter at lab7_sdc.sdc(252): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck|*sr[0] could not be matched with a keeper
Warning (332049): Ignored set_false_path at lab7_sdc.sdc(252): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug|monitor_ready}] -to [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck|*sr[0]}]
Warning (332049): Ignored set_false_path at lab7_sdc.sdc(252): Argument <to> is an empty collection
Warning (332174): Ignored filter at lab7_sdc.sdc(253): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug|monitor_error could not be matched with a keeper
Warning (332174): Ignored filter at lab7_sdc.sdc(253): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck|*sr[34] could not be matched with a keeper
Warning (332049): Ignored set_false_path at lab7_sdc.sdc(253): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug|monitor_error}] -to [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck|*sr[34]}]
Warning (332049): Ignored set_false_path at lab7_sdc.sdc(253): Argument <to> is an empty collection
Warning (332174): Ignored filter at lab7_sdc.sdc(254): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_ocimem:the_lab7_soc_nios2_qsys_0_nios2_ocimem|*MonDReg* could not be matched with a keeper
Warning (332049): Ignored set_false_path at lab7_sdc.sdc(254): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_ocimem:the_lab7_soc_nios2_qsys_0_nios2_ocimem|*MonDReg*}] -to [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck|*sr*}]
Warning (332049): Ignored set_false_path at lab7_sdc.sdc(254): Argument <to> is an empty collection
Warning (332174): Ignored filter at lab7_sdc.sdc(255): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk|*jdo* could not be matched with a keeper
Warning (332049): Ignored set_false_path at lab7_sdc.sdc(255): Argument <from> is an empty collection
    Info (332050): set_false_path -from [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_tck:the_lab7_soc_nios2_qsys_0_jtag_debug_module_tck|*sr*}] -to [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk|*jdo*}]
Warning (332049): Ignored set_false_path at lab7_sdc.sdc(255): Argument <to> is an empty collection
Warning (332174): Ignored filter at lab7_sdc.sdc(256): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk|ir* could not be matched with a keeper
Warning (332049): Ignored set_false_path at lab7_sdc.sdc(256): Argument <to> is an empty collection
    Info (332050): set_false_path -from [get_keepers {sld_hub:*|irf_reg*}] -to [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper:the_lab7_soc_nios2_qsys_0_jtag_debug_module_wrapper|lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk:the_lab7_soc_nios2_qsys_0_jtag_debug_module_sysclk|ir*}]
Warning (332174): Ignored filter at lab7_sdc.sdc(257): *lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug|monitor_go could not be matched with a keeper
Warning (332049): Ignored set_false_path at lab7_sdc.sdc(257): Argument <to> is an empty collection
    Info (332050): set_false_path -from [get_keepers {sld_hub:*|sld_shadow_jsm:shadow_jsm|state[1]}] -to [get_keepers {*lab7_soc_nios2_qsys_0:*|lab7_soc_nios2_qsys_0_nios2_oci:the_lab7_soc_nios2_qsys_0_nios2_oci|lab7_soc_nios2_qsys_0_nios2_oci_debug:the_lab7_soc_nios2_qsys_0_nios2_oci_debug|monitor_go}]
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: m_lab7_soc|sdram_pll|sd1|pll7|clk[0] was found on node: m_lab7_soc|sdram_pll|sd1|pll7|clk[0] with settings that do not match the following PLL specifications:
        Warning (332056): -phase (expected: 0.00, found: -54.00)
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From main_clk_50 (Rise) to main_clk_50 (Rise) (setup and hold)
    Critical Warning (332169): From m_lab7_soc|sdram_pll|sd1|pll7|clk[0] (Rise) to main_clk_50 (Rise) (setup and hold)
    Critical Warning (332169): From main_clk_50 (Rise) to m_lab7_soc|sdram_pll|sd1|pll7|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From m_lab7_soc|sdram_pll|sd1|pll7|clk[0] (Rise) to m_lab7_soc|sdram_pll|sd1|pll7|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From m_lab7_soc|sdram_pll|sd1|pll7|clk[1] (Rise) to m_lab7_soc|sdram_pll|sd1|pll7|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From m_lab7_soc|sdram_pll|sd1|pll7|clk[1] (Fall) to m_lab7_soc|sdram_pll|sd1|pll7|clk[0] (Rise) (setup and hold)
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 3.141
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.141               0.000 m_lab7_soc|sdram_pll|sd1|pll7|clk[0] 
    Info (332119):     6.414               0.000 main_clk_50 
    Info (332119):    46.760               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.391
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.391               0.000 main_clk_50 
    Info (332119):     0.402               0.000 altera_reserved_tck 
    Info (332119):     0.403               0.000 m_lab7_soc|sdram_pll|sd1|pll7|clk[0] 
Info (332146): Worst-case recovery slack is 13.168
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    13.168               0.000 main_clk_50 
    Info (332119):    14.099               0.000 m_lab7_soc|sdram_pll|sd1|pll7|clk[0] 
    Info (332119):    48.526               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.140
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.140               0.000 altera_reserved_tck 
    Info (332119):     4.640               0.000 m_lab7_soc|sdram_pll|sd1|pll7|clk[0] 
    Info (332119):     5.732               0.000 main_clk_50 
Info (332146): Worst-case minimum pulse width slack is 9.630
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.630               0.000 main_clk_50 
    Info (332119):     9.711               0.000 m_lab7_soc|sdram_pll|sd1|pll7|clk[0] 
    Info (332119):    49.633               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 17 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 17
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.235
    Info (332114): Worst Case Available Settling Time: 33.113 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: m_lab7_soc|sdram_pll|sd1|pll7|clk[0] was found on node: m_lab7_soc|sdram_pll|sd1|pll7|clk[0] with settings that do not match the following PLL specifications:
        Warning (332056): -phase (expected: 0.00, found: -54.00)
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From main_clk_50 (Rise) to main_clk_50 (Rise) (setup and hold)
    Critical Warning (332169): From m_lab7_soc|sdram_pll|sd1|pll7|clk[0] (Rise) to main_clk_50 (Rise) (setup and hold)
    Critical Warning (332169): From main_clk_50 (Rise) to m_lab7_soc|sdram_pll|sd1|pll7|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From m_lab7_soc|sdram_pll|sd1|pll7|clk[0] (Rise) to m_lab7_soc|sdram_pll|sd1|pll7|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From m_lab7_soc|sdram_pll|sd1|pll7|clk[1] (Rise) to m_lab7_soc|sdram_pll|sd1|pll7|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From m_lab7_soc|sdram_pll|sd1|pll7|clk[1] (Fall) to m_lab7_soc|sdram_pll|sd1|pll7|clk[0] (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 3.692
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.692               0.000 m_lab7_soc|sdram_pll|sd1|pll7|clk[0] 
    Info (332119):     7.406               0.000 main_clk_50 
    Info (332119):    47.073               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.353
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.353               0.000 altera_reserved_tck 
    Info (332119):     0.353               0.000 m_lab7_soc|sdram_pll|sd1|pll7|clk[0] 
    Info (332119):     0.353               0.000 main_clk_50 
Info (332146): Worst-case recovery slack is 13.744
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    13.744               0.000 main_clk_50 
    Info (332119):    14.708               0.000 m_lab7_soc|sdram_pll|sd1|pll7|clk[0] 
    Info (332119):    48.748               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.040
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.040               0.000 altera_reserved_tck 
    Info (332119):     4.219               0.000 m_lab7_soc|sdram_pll|sd1|pll7|clk[0] 
    Info (332119):     5.142               0.000 main_clk_50 
Info (332146): Worst-case minimum pulse width slack is 9.648
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.648               0.000 main_clk_50 
    Info (332119):     9.710               0.000 m_lab7_soc|sdram_pll|sd1|pll7|clk[0] 
    Info (332119):    49.578               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 17 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 17
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.235
    Info (332114): Worst Case Available Settling Time: 33.781 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Clock: m_lab7_soc|sdram_pll|sd1|pll7|clk[0] was found on node: m_lab7_soc|sdram_pll|sd1|pll7|clk[0] with settings that do not match the following PLL specifications:
        Warning (332056): -phase (expected: 0.00, found: -54.00)
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)
    Critical Warning (332169): From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)
    Critical Warning (332169): From main_clk_50 (Rise) to main_clk_50 (Rise) (setup and hold)
    Critical Warning (332169): From m_lab7_soc|sdram_pll|sd1|pll7|clk[0] (Rise) to main_clk_50 (Rise) (setup and hold)
    Critical Warning (332169): From main_clk_50 (Rise) to m_lab7_soc|sdram_pll|sd1|pll7|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From m_lab7_soc|sdram_pll|sd1|pll7|clk[0] (Rise) to m_lab7_soc|sdram_pll|sd1|pll7|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From m_lab7_soc|sdram_pll|sd1|pll7|clk[1] (Rise) to m_lab7_soc|sdram_pll|sd1|pll7|clk[0] (Rise) (setup and hold)
    Critical Warning (332169): From m_lab7_soc|sdram_pll|sd1|pll7|clk[1] (Fall) to m_lab7_soc|sdram_pll|sd1|pll7|clk[0] (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 5.328
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.328               0.000 m_lab7_soc|sdram_pll|sd1|pll7|clk[0] 
    Info (332119):    11.695               0.000 main_clk_50 
    Info (332119):    48.592               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.162
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.162               0.000 main_clk_50 
    Info (332119):     0.181               0.000 altera_reserved_tck 
    Info (332119):     0.181               0.000 m_lab7_soc|sdram_pll|sd1|pll7|clk[0] 
Info (332146): Worst-case recovery slack is 16.253
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    16.253               0.000 main_clk_50 
    Info (332119):    16.843               0.000 m_lab7_soc|sdram_pll|sd1|pll7|clk[0] 
    Info (332119):    49.502               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.543
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.543               0.000 altera_reserved_tck 
    Info (332119):     2.401               0.000 m_lab7_soc|sdram_pll|sd1|pll7|clk[0] 
    Info (332119):     2.958               0.000 main_clk_50 
Info (332146): Worst-case minimum pulse width slack is 9.374
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.374               0.000 main_clk_50 
    Info (332119):     9.780               0.000 m_lab7_soc|sdram_pll|sd1|pll7|clk[0] 
    Info (332119):    49.474               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 17 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 17
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.235
    Info (332114): Worst Case Available Settling Time: 36.595 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332101): Design is fully constrained for setup requirements
Info (332101): Design is fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 63 warnings
    Info: Peak virtual memory: 833 megabytes
    Info: Processing ended: Wed Mar 07 12:00:14 2018
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:05


