

================================================================
== Vivado HLS Report for 'CCLabel'
================================================================
* Date:           Mon Feb 27 17:20:33 2017

* Version:        2014.4 (Build 1071461 on Tue Nov 18 16:42:57 PM 2014)
* Project:        ConnectedComponentLabeling_HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.67|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  131586|  131586|  131587|  131587|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +------------------------------+--------------------+--------+--------+--------+--------+---------+
        |                              |                    |     Latency     |     Interval    | Pipeline|
        |           Instance           |       Module       |   min  |   max  |   min  |   max  |   Type  |
        +------------------------------+--------------------+--------+--------+--------+--------+---------+
        |grp_CCLabel_preProcess_fu_13  |CCLabel_preProcess  |  131585|  131585|  131585|  131585|   none  |
        +------------------------------+--------------------+--------+--------+--------+--------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|    5408|  19694|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      7|
|Register         |        -|      -|       3|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|    5411|  19701|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       5|     37|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +------------------------------+--------------------+---------+-------+------+-------+
    |           Instance           |       Module       | BRAM_18K| DSP48E|  FF  |  LUT  |
    +------------------------------+--------------------+---------+-------+------+-------+
    |grp_CCLabel_preProcess_fu_13  |CCLabel_preProcess  |        0|      0|  5408|  19694|
    +------------------------------+--------------------+---------+-------+------+-------+
    |Total                         |                    |        0|      0|  5408|  19694|
    +------------------------------+--------------------+---------+-------+------+-------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |Image_r_ce0  |   1|          2|    1|          2|
    |Image_r_ce1  |   1|          2|    1|          2|
    |ap_NS_fsm    |   1|          3|    1|          3|
    |lbImage_ce0  |   1|          2|    1|          2|
    |lbImage_ce1  |   1|          2|    1|          2|
    |lbImage_we0  |   1|          2|    1|          2|
    |lbImage_we1  |   1|          2|    1|          2|
    +-------------+----+-----------+-----+-----------+
    |Total        |   7|         15|    7|         15|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------+---+----+-----+-----------+
    |                        Name                        | FF| LUT| Bits| Const Bits|
    +----------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                           |  2|   0|    2|          0|
    |grp_CCLabel_preProcess_fu_13_ap_start_ap_start_reg  |  1|   0|    1|          0|
    +----------------------------------------------------+---+----+-----+-----------+
    |Total                                               |  3|   0|    3|          0|
    +----------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs |    CCLabel   | return value |
|ap_rst            |  in |    1| ap_ctrl_hs |    CCLabel   | return value |
|ap_start          |  in |    1| ap_ctrl_hs |    CCLabel   | return value |
|ap_done           | out |    1| ap_ctrl_hs |    CCLabel   | return value |
|ap_idle           | out |    1| ap_ctrl_hs |    CCLabel   | return value |
|ap_ready          | out |    1| ap_ctrl_hs |    CCLabel   | return value |
|Image_r_address0  | out |   18|  ap_memory |    Image_r   |     array    |
|Image_r_ce0       | out |    1|  ap_memory |    Image_r   |     array    |
|Image_r_q0        |  in |   32|  ap_memory |    Image_r   |     array    |
|Image_r_address1  | out |   18|  ap_memory |    Image_r   |     array    |
|Image_r_ce1       | out |    1|  ap_memory |    Image_r   |     array    |
|Image_r_q1        |  in |   32|  ap_memory |    Image_r   |     array    |
|lbImage_address0  | out |   18|  ap_memory |    lbImage   |     array    |
|lbImage_ce0       | out |    1|  ap_memory |    lbImage   |     array    |
|lbImage_we0       | out |    1|  ap_memory |    lbImage   |     array    |
|lbImage_d0        | out |   32|  ap_memory |    lbImage   |     array    |
|lbImage_address1  | out |   18|  ap_memory |    lbImage   |     array    |
|lbImage_ce1       | out |    1|  ap_memory |    lbImage   |     array    |
|lbImage_we1       | out |    1|  ap_memory |    lbImage   |     array    |
|lbImage_d1        | out |   32|  ap_memory |    lbImage   |     array    |
+------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 2
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: stg_3 [2/2] 0.00ns
:3  call fastcc void @CCLabel_preProcess([262144 x i32]* %Image_r, [262144 x i32]* %lbImage) nounwind


 <State 2>: 0.00ns
ST_2: stg_4 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap([262144 x i32]* %Image_r) nounwind, !map !7

ST_2: stg_5 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap([262144 x i32]* %lbImage) nounwind, !map !13

ST_2: stg_6 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @str) nounwind

ST_2: stg_7 [1/2] 0.00ns
:3  call fastcc void @CCLabel_preProcess([262144 x i32]* %Image_r, [262144 x i32]* %lbImage) nounwind

ST_2: stg_8 [1/1] 0.00ns
:4  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ Image_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; mode=0x7312a50; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ lbImage]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; mode=0x73129c0; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_4 (specbitsmap  ) [ 000]
stg_5 (specbitsmap  ) [ 000]
stg_6 (spectopmodule) [ 000]
stg_7 (call         ) [ 000]
stg_8 (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="Image_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Image_r"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="lbImage">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lbImage"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="CCLabel_preProcess"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str"/></StgValue>
</bind>
</comp>

<comp id="13" class="1004" name="grp_CCLabel_preProcess_fu_13">
<pin_list>
<pin id="14" dir="0" index="0" bw="0" slack="0"/>
<pin id="15" dir="0" index="1" bw="32" slack="0"/>
<pin id="16" dir="0" index="2" bw="32" slack="0"/>
<pin id="17" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stg_3/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="18"><net_src comp="4" pin="0"/><net_sink comp="13" pin=0"/></net>

<net id="19"><net_src comp="0" pin="0"/><net_sink comp="13" pin=1"/></net>

<net id="20"><net_src comp="2" pin="0"/><net_sink comp="13" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |  Delay  |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|   call   | grp_CCLabel_preProcess_fu_13 |  19.89  |  42023  |   9237  |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |  19.89  |  42023  |   9237  |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |   19   |  42023 |  9237  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |
+-----------+--------+--------+--------+
|   Total   |   19   |  42023 |  9237  |
+-----------+--------+--------+--------+
