<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="low_power_high_speed_approximate_adder.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="four_bit_CLA_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="four_bit_CLA_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="four_bit_CLA_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="four_bit_CLA_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="low_power_adder_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="low_power_adder_tb_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="one_bit_CLA_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="one_bit_CLA_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="one_bit_lookahead_carry_calculator_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="one_bit_lookahead_carry_calculator_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="one_bit_lookahead_carry_calculator_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="one_bit_lookahead_carry_calculator_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="sixteen_bit_low_power_yet_high_speed_approximate_adder_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="sixteen_bit_low_power_yet_high_speed_approximate_adder_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="sixteen_bit_low_power_yet_high_speed_approximate_adder_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="sixteen_bit_low_power_yet_high_speed_approximate_adder_tb_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1559080315" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1559080315">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1559235457" xil_pn:in_ck="7637470909634183924" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1559235457">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="low_power_adder.v"/>
      <outfile xil_pn:name="low_power_adder_tb.v"/>
      <outfile xil_pn:name="one_bit_LCA.v"/>
      <outfile xil_pn:name="one_bit_lookahead_carry_adder.v"/>
      <outfile xil_pn:name="one_bit_lookahead_carry_calculator.v"/>
      <outfile xil_pn:name="one_bit_masking.v"/>
      <outfile xil_pn:name="one_bit_xor_gate.v"/>
      <outfile xil_pn:name="sixteen_bit_low_power_yet_high_speed_approximate_adder.v"/>
      <outfile xil_pn:name="sixteen_bit_low_power_yet_high_speed_approximate_adder_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1559234635" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-5965922420852350513" xil_pn:start_ts="1559234635">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1559234635" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="1518249532609558413" xil_pn:start_ts="1559234635">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1559234635" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="505626187671431727" xil_pn:start_ts="1559234635">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1559235461" xil_pn:in_ck="7637470909634183924" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1559235461">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="low_power_adder.v"/>
      <outfile xil_pn:name="low_power_adder_tb.v"/>
      <outfile xil_pn:name="one_bit_LCA.v"/>
      <outfile xil_pn:name="one_bit_lookahead_carry_adder.v"/>
      <outfile xil_pn:name="one_bit_lookahead_carry_calculator.v"/>
      <outfile xil_pn:name="one_bit_masking.v"/>
      <outfile xil_pn:name="one_bit_xor_gate.v"/>
      <outfile xil_pn:name="sixteen_bit_low_power_yet_high_speed_approximate_adder.v"/>
      <outfile xil_pn:name="sixteen_bit_low_power_yet_high_speed_approximate_adder_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1559235464" xil_pn:in_ck="7637470909634183924" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-536146971353017571" xil_pn:start_ts="1559235461">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="sixteen_bit_low_power_yet_high_speed_approximate_adder_tb_beh.prj"/>
      <outfile xil_pn:name="sixteen_bit_low_power_yet_high_speed_approximate_adder_tb_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1559235465" xil_pn:in_ck="3778466468840020924" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="3045781231522451456" xil_pn:start_ts="1559235464">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="sixteen_bit_low_power_yet_high_speed_approximate_adder_tb_isim_beh.wdb"/>
    </transform>
  </transforms>

</generated_project>
