
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000590                       # Number of seconds simulated
sim_ticks                                   590421000                       # Number of ticks simulated
final_tick                                  590421000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 144289                       # Simulator instruction rate (inst/s)
host_op_rate                                   280277                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               49311607                       # Simulator tick rate (ticks/s)
host_mem_usage                                 449576                       # Number of bytes of host memory used
host_seconds                                    11.97                       # Real time elapsed on the host
sim_insts                                     1727605                       # Number of instructions simulated
sim_ops                                       3355833                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    590421000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         101952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         247808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             349760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       101952                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        101952                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        41472                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           41472                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1593                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            3872                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                5465                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          648                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                648                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         172676785                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         419714068                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             592390853                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    172676785                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        172676785                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       70241404                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             70241404                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       70241404                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        172676785                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        419714068                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            662632257                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      1699.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1528.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      3845.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000316616500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          103                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          103                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               12183                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1586                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        5466                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1727                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5466                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1727                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 343872                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    5952                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  107584                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  349824                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               110528                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     93                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    28                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               221                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               285                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               361                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               369                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               274                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               443                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               523                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               721                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               289                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               265                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              253                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              235                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              326                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              362                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              280                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               104                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               114                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                58                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                20                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                71                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               215                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               261                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               335                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                74                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               118                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               97                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               53                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               35                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               21                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               62                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               43                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     590419000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5466                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1727                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3225                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1434                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     500                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     194                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    103                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1336                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    337.053892                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   204.108410                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   333.972180                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          426     31.89%     31.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          323     24.18%     56.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          155     11.60%     67.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           83      6.21%     73.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           70      5.24%     79.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           44      3.29%     82.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           39      2.92%     85.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           24      1.80%     87.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          172     12.87%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1336                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          103                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      52.145631                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     32.502405                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     91.927231                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31             64     62.14%     62.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            24     23.30%     85.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             6      5.83%     91.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            2      1.94%     93.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            3      2.91%     96.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            1      0.97%     97.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            1      0.97%     98.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            1      0.97%     99.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703            1      0.97%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           103                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          103                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.320388                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.304052                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.756846                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               86     83.50%     83.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      2.91%     86.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               12     11.65%     98.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      1.94%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           103                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        97792                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       246080                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       107584                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 165630965.023263037205                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 416787343.268616795540                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 182215740.971273034811                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1594                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         3872                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1727                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     56683750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    140258250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  12602113750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     35560.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     36223.72                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7297112.77                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                     96198250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               196942000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   26865000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     17904.01                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36654.01                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       582.42                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       182.22                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    592.50                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    187.20                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.97                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.55                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.42                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.31                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.58                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     4433                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1276                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.51                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                75.10                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      82082.44                       # Average gap between requests
system.mem_ctrls.pageHitRate                    80.73                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  6326040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  3347190                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                22826580                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                6149160                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         38722320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             61670010                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              1850400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       125409120                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        32836800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy         26529060                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              325666680                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            551.583836                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime            450364250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      2851000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      16380000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF     89828250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     85515500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     120825750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    275020500                       # Time in different power states
system.mem_ctrls_1.actEnergy                  3277260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1722930                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                15529500                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                2625660                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         33805200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             50042010                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              1924320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       115416450                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        24793440                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         41232540                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              290369310                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            491.800444                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime            475634750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      3049000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      14300000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF    157996500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     64565250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      97437250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    253073000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    590421000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  204659                       # Number of BP lookups
system.cpu.branchPred.condPredicted            204659                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             11025                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                72390                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   24558                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                355                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           72390                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              68185                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             4205                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1541                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    590421000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      690814                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      123715                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1866                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           127                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    590421000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    590421000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      207976                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           356                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       590421000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          1180843                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             250859                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        2062208                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      204659                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches              92743                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                        836190                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   22440                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  166                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1952                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles          107                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          207                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    207729                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  3348                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            1100701                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.609519                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.695530                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   503389     45.73%     45.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    12914      1.17%     46.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    50518      4.59%     51.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    28692      2.61%     54.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    32967      3.00%     57.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    28499      2.59%     59.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    14456      1.31%     61.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    22252      2.02%     63.02% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   407014     36.98%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1100701                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.173316                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.746386                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   241560                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                280213                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    550892                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 16816                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  11220                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                3871306                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  11220                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   252373                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  150519                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           5379                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    554899                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                126311                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                3818859                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  3021                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  13008                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  36414                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  74418                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             4389426                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               8515317                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          3895974                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           2567350                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               3842643                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   546783                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                186                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            145                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     69384                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               695477                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              131564                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             37868                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            11356                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    3728716                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 314                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   3608063                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              4205                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          373196                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       548319                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            250                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       1100701                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.277968                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.828756                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              325102     29.54%     29.54% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               64241      5.84%     35.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              106413      9.67%     45.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               95995      8.72%     53.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              116030     10.54%     64.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               91588      8.32%     72.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               97533      8.86%     81.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               94639      8.60%     90.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              109160      9.92%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1100701                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   13440      9.11%      9.11% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      9.11% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      9.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  6660      4.52%     13.63% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     13.63% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     13.63% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     13.63% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     13.63% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     13.63% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     13.63% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     13.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      1      0.00%     13.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     13.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     17      0.01%     13.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     13.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     18      0.01%     13.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                  1073      0.73%     14.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     14.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     14.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    3      0.00%     14.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     14.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     14.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd             60842     41.26%     55.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     55.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     55.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     55.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     55.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     55.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            36325     24.63%     80.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     80.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     80.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     80.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     80.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     80.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     80.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     80.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     80.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     80.28% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     80.28% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   2295      1.56%     81.83% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   756      0.51%     82.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             25985     17.62%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               48      0.03%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              8985      0.25%      0.25% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1575432     43.66%     43.91% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 9077      0.25%     44.16% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1586      0.04%     44.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              429877     11.91%     56.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     56.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  64      0.00%     56.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     56.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     56.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     56.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     56.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     56.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  736      0.02%     56.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     56.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                19962      0.55%     56.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     56.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 2010      0.06%     56.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              297332      8.24%     65.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     65.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     65.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                963      0.03%     65.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     65.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     65.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd          236000      6.54%     71.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     71.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     71.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            8078      0.22%     71.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     71.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     71.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult         208000      5.76%     77.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.55% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               247253      6.85%     84.40% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               99488      2.76%     87.16% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          437530     12.13%     99.29% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          25690      0.71%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                3608063                       # Type of FU issued
system.cpu.iq.rate                           3.055498                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      147463                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.040870                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            4478120                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           2150822                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      1640518                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             3990375                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            1951468                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      1925210                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                1685550                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 2060991                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           109188                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        53666                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           69                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           67                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        14796                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         1011                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           744                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  11220                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   99036                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  4380                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             3729030                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               505                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                695477                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               131564                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                195                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    690                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  3294                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             67                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           1815                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        12864                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                14679                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               3584283                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                678650                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             23780                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       802356                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   149795                       # Number of branches executed
system.cpu.iew.exec_stores                     123706                       # Number of stores executed
system.cpu.iew.exec_rate                     3.035359                       # Inst execution rate
system.cpu.iew.wb_sent                        3572794                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       3565728                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   2279311                       # num instructions producing a value
system.cpu.iew.wb_consumers                   3627995                       # num instructions consuming a value
system.cpu.iew.wb_rate                       3.019646                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.628256                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          373238                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             11169                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      1042471                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     3.219114                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.167415                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       346327     33.22%     33.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       124108     11.91%     45.13% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        66792      6.41%     51.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        67708      6.49%     58.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        77330      7.42%     65.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        51655      4.96%     70.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        49817      4.78%     75.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        41352      3.97%     79.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       217382     20.85%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1042471                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              1727605                       # Number of instructions committed
system.cpu.commit.committedOps                3355833                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         758579                       # Number of memory references committed
system.cpu.commit.loads                        641811                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     133513                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    1918366                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   1893623                       # Number of committed integer instructions.
system.cpu.commit.function_calls                24884                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         3044      0.09%      0.09% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1386181     41.31%     41.40% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            9047      0.27%     41.67% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1463      0.04%     41.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         428154     12.76%     54.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     54.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             64      0.00%     54.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     54.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     54.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     54.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     54.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     54.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             470      0.01%     54.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     54.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           18746      0.56%     55.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     55.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1064      0.03%     55.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         296724      8.84%     63.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     63.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     63.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           297      0.01%     63.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     63.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     63.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd       236000      7.03%     70.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     70.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     70.96% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt         8000      0.24%     71.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     71.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     71.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult       208000      6.20%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     77.40% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          208573      6.22%     83.61% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          91286      2.72%     86.33% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       433238     12.91%     99.24% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        25482      0.76%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3355833                       # Class of committed instruction
system.cpu.commit.bw_lim_events                217382                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      4554160                       # The number of ROB reads
system.cpu.rob.rob_writes                     7517449                       # The number of ROB writes
system.cpu.timesIdled                             781                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           80142                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     1727605                       # Number of Instructions Simulated
system.cpu.committedOps                       3355833                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.683514                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.683514                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.463027                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.463027                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  3497975                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1402914                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   2542679                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  1899266                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    630631                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   779514                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1115951                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    590421000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1570.635117                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              173480                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1897                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             91.449657                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            150000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1570.635117                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.766912                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.766912                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1975                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           62                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1913                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.964355                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1393606                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1393606                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    590421000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       561905                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          561905                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       115710                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         115710                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       677615                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           677615                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       677615                       # number of overall hits
system.cpu.dcache.overall_hits::total          677615                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        16190                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         16190                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         1062                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1062                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        17252                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          17252                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        17252                       # number of overall misses
system.cpu.dcache.overall_misses::total         17252                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    923216000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    923216000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     67499500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     67499500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    990715500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    990715500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    990715500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    990715500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       578095                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       578095                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       116772                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       116772                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       694867                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       694867                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       694867                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       694867                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.028006                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.028006                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.009095                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.009095                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.024828                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.024828                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.024828                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.024828                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 57023.841878                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 57023.841878                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 63558.851224                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 63558.851224                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 57426.124507                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 57426.124507                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 57426.124507                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 57426.124507                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        14359                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           35                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               209                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    68.703349                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    17.500000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          648                       # number of writebacks
system.cpu.dcache.writebacks::total               648                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        13375                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        13375                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        13380                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        13380                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        13380                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        13380                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2815                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2815                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1057                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1057                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         3872                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         3872                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         3872                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         3872                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    196824500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    196824500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     66222500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     66222500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    263047000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    263047000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    263047000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    263047000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004869                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004869                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.009052                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009052                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.005572                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005572                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.005572                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005572                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 69919.893428                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 69919.893428                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 62651.371807                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 62651.371807                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 67935.692149                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67935.692149                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67935.692149                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67935.692149                       # average overall mshr miss latency
system.cpu.dcache.replacements                   1897                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    590421000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           491.561860                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               49725                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1081                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             45.999075                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   491.561860                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.960082                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.960082                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          123                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          385                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            417049                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           417049                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    590421000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       205439                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          205439                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       205439                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           205439                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       205439                       # number of overall hits
system.cpu.icache.overall_hits::total          205439                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2289                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2289                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         2289                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2289                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2289                       # number of overall misses
system.cpu.icache.overall_misses::total          2289                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    139812998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    139812998                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    139812998                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    139812998                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    139812998                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    139812998                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       207728                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       207728                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       207728                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       207728                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       207728                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       207728                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.011019                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.011019                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.011019                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.011019                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.011019                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.011019                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61080.383574                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61080.383574                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61080.383574                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61080.383574                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61080.383574                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61080.383574                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1674                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                31                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           54                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets            5                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1081                       # number of writebacks
system.cpu.icache.writebacks::total              1081                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          695                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          695                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          695                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          695                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          695                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          695                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1594                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1594                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1594                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1594                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1594                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1594                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    107631498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    107631498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    107631498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    107631498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    107631498                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    107631498                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.007673                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.007673                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.007673                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.007673                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.007673                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.007673                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 67522.897114                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 67522.897114                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 67522.897114                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 67522.897114                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 67522.897114                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 67522.897114                       # average overall mshr miss latency
system.cpu.icache.replacements                   1081                       # number of replacements
system.membus.snoop_filter.tot_requests          8444                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         2980                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    590421000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               4408                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          648                       # Transaction distribution
system.membus.trans_dist::WritebackClean         1081                       # Transaction distribution
system.membus.trans_dist::CleanEvict             1249                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1057                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1057                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1594                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2815                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         4268                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         4268                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         9641                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         9641                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  13909                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       171136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       171136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       289280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       289280                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  460416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              5466                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001281                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.035766                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    5459     99.87%     99.87% # Request fanout histogram
system.membus.snoop_fanout::1                       7      0.13%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                5466                       # Request fanout histogram
system.membus.reqLayer2.occupancy            16423000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy            8436499                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.4                       # Layer utilization (%)
system.membus.respLayer2.occupancy           20410748                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.5                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
