
*** Running vivado
    with args -log SPI_ip_v1_0.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source SPI_ip_v1_0.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source SPI_ip_v1_0.tcl -notrace
Command: link_design -top SPI_ip_v1_0 -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 49 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

6 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 560.367 ; gain = 334.484
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.647 . Memory (MB): peak = 579.879 ; gain = 19.441

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: c0424682

Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1135.219 ; gain = 555.340

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: c0424682

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 1135.219 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: c0424682

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 1135.219 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: c0424682

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 1135.219 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: c0424682

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 1135.219 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: c0424682

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.078 . Memory (MB): peak = 1135.219 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: c0424682

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.082 . Memory (MB): peak = 1135.219 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1135.219 ; gain = 0.000
Ending Logic Optimization Task | Checksum: c0424682

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.085 . Memory (MB): peak = 1135.219 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: c0424682

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1135.219 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: c0424682

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1135.219 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1135.219 ; gain = 574.852
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'c:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.tmp/axi4_pl_spi_ip_v1_0_project/axi4_pl_SPI_ip_v1_0_project.runs/impl_1/SPI_ip_v1_0_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file SPI_ip_v1_0_drc_opted.rpt -pb SPI_ip_v1_0_drc_opted.pb -rpx SPI_ip_v1_0_drc_opted.rpx
Command: report_drc -file SPI_ip_v1_0_drc_opted.rpt -pb SPI_ip_v1_0_drc_opted.pb -rpx SPI_ip_v1_0_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/Vivado/projects/ip_repo/SPI_ip_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/Vivado/projects/ip_repo/axi4_pl_interrupt_generator_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file c:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.tmp/axi4_pl_spi_ip_v1_0_project/axi4_pl_SPI_ip_v1_0_project.runs/impl_1/SPI_ip_v1_0_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1135.219 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 8992ba60

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1135.219 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1135.219 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 115148c11

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1137.930 ; gain = 2.711

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 179bc840f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1137.930 ; gain = 2.711

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 179bc840f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1137.930 ; gain = 2.711
Phase 1 Placer Initialization | Checksum: 179bc840f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1137.930 ; gain = 2.711

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 179bc840f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1137.930 ; gain = 2.711
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2 Global Placement | Checksum: 11dd33759

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1137.930 ; gain = 2.711

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 11dd33759

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1137.930 ; gain = 2.711

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1f1c9efbb

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1137.930 ; gain = 2.711

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 20763ee26

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1137.930 ; gain = 2.711

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 20763ee26

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1137.930 ; gain = 2.711

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: bb9abcc8

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1137.930 ; gain = 2.711

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: bb9abcc8

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1137.930 ; gain = 2.711

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: bb9abcc8

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1137.930 ; gain = 2.711
Phase 3 Detail Placement | Checksum: bb9abcc8

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1137.930 ; gain = 2.711

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: bb9abcc8

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1137.930 ; gain = 2.711

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: bb9abcc8

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1137.930 ; gain = 2.711

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: bb9abcc8

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1137.930 ; gain = 2.711

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: aa65c26d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1137.930 ; gain = 2.711
Phase 4 Post Placement Optimization and Clean-Up | Checksum: aa65c26d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1137.930 ; gain = 2.711
Ending Placer Task | Checksum: 582ce0f9

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1137.930 ; gain = 2.711
INFO: [Common 17-83] Releasing license: Implementation
40 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
WARNING: [Constraints 18-5210] No constraint will be written out.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.166 . Memory (MB): peak = 1137.930 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'c:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.tmp/axi4_pl_spi_ip_v1_0_project/axi4_pl_SPI_ip_v1_0_project.runs/impl_1/SPI_ip_v1_0_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file SPI_ip_v1_0_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.110 . Memory (MB): peak = 1140.207 ; gain = 2.277
INFO: [runtcl-4] Executing : report_utilization -file SPI_ip_v1_0_utilization_placed.rpt -pb SPI_ip_v1_0_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 1140.207 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file SPI_ip_v1_0_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1140.207 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 49ef2e5b ConstDB: 0 ShapeSum: e3db29e RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 930f041f

Time (s): cpu = 00:00:29 ; elapsed = 00:00:25 . Memory (MB): peak = 1281.973 ; gain = 141.074
Post Restoration Checksum: NetGraph: 78d06d1e NumContArr: 1a3e9701 Constraints: 0 Timing: 0

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 930f041f

Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 1288.359 ; gain = 147.461

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 930f041f

Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 1288.359 ; gain = 147.461
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: 186e32b8d

Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 1300.809 ; gain = 159.910

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 108bb5d29

Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 1300.809 ; gain = 159.910

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: adf04d9c

Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 1300.809 ; gain = 159.910
Phase 4 Rip-up And Reroute | Checksum: adf04d9c

Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 1300.809 ; gain = 159.910

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: adf04d9c

Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 1300.809 ; gain = 159.910

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: adf04d9c

Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 1300.809 ; gain = 159.910
Phase 6 Post Hold Fix | Checksum: adf04d9c

Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 1300.809 ; gain = 159.910

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.165269 %
  Global Horizontal Routing Utilization  = 0.0689655 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 21.6216%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 36.036%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 20.5882%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 30.8824%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: adf04d9c

Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 1300.809 ; gain = 159.910

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: adf04d9c

Time (s): cpu = 00:00:29 ; elapsed = 00:00:26 . Memory (MB): peak = 1300.809 ; gain = 159.910

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: efa52574

Time (s): cpu = 00:00:30 ; elapsed = 00:00:26 . Memory (MB): peak = 1300.809 ; gain = 159.910
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:30 ; elapsed = 00:00:26 . Memory (MB): peak = 1300.809 ; gain = 159.910

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:27 . Memory (MB): peak = 1300.809 ; gain = 160.602
WARNING: [Constraints 18-5210] No constraint will be written out.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.111 . Memory (MB): peak = 1300.809 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'c:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.tmp/axi4_pl_spi_ip_v1_0_project/axi4_pl_SPI_ip_v1_0_project.runs/impl_1/SPI_ip_v1_0_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file SPI_ip_v1_0_drc_routed.rpt -pb SPI_ip_v1_0_drc_routed.pb -rpx SPI_ip_v1_0_drc_routed.rpx
Command: report_drc -file SPI_ip_v1_0_drc_routed.rpt -pb SPI_ip_v1_0_drc_routed.pb -rpx SPI_ip_v1_0_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file c:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.tmp/axi4_pl_spi_ip_v1_0_project/axi4_pl_SPI_ip_v1_0_project.runs/impl_1/SPI_ip_v1_0_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file SPI_ip_v1_0_methodology_drc_routed.rpt -pb SPI_ip_v1_0_methodology_drc_routed.pb -rpx SPI_ip_v1_0_methodology_drc_routed.rpx
Command: report_methodology -file SPI_ip_v1_0_methodology_drc_routed.rpt -pb SPI_ip_v1_0_methodology_drc_routed.pb -rpx SPI_ip_v1_0_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file c:/Xilinx/Vivado/projects/pl2ps_interrupt_example/pl2ps_interrupt_example.tmp/axi4_pl_spi_ip_v1_0_project/axi4_pl_SPI_ip_v1_0_project.runs/impl_1/SPI_ip_v1_0_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file SPI_ip_v1_0_power_routed.rpt -pb SPI_ip_v1_0_power_summary_routed.pb -rpx SPI_ip_v1_0_power_routed.rpx
Command: report_power -file SPI_ip_v1_0_power_routed.rpt -pb SPI_ip_v1_0_power_summary_routed.pb -rpx SPI_ip_v1_0_power_routed.rpx
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
63 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file SPI_ip_v1_0_route_status.rpt -pb SPI_ip_v1_0_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file SPI_ip_v1_0_timing_summary_routed.rpt -pb SPI_ip_v1_0_timing_summary_routed.pb -rpx SPI_ip_v1_0_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file SPI_ip_v1_0_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file SPI_ip_v1_0_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file SPI_ip_v1_0_bus_skew_routed.rpt -pb SPI_ip_v1_0_bus_skew_routed.pb -rpx SPI_ip_v1_0_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri Jan 11 16:16:04 2019...

*** Running vivado
    with args -log SPI_ip_v1_0.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source SPI_ip_v1_0.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source SPI_ip_v1_0.tcl -notrace
Command: open_checkpoint SPI_ip_v1_0_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 222.922 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 49 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.165 . Memory (MB): peak = 565.094 ; gain = 5.477
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.165 . Memory (MB): peak = 565.094 ; gain = 5.477
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
open_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 565.094 ; gain = 348.824
Command: write_bitstream -force SPI_ip_v1_0.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
ERROR: [DRC NSTD-1] Unspecified I/O Standard: 94 out of 94 logical ports use I/O standard (IOSTANDARD) value 'DEFAULT', instead of a user assigned specific value. This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all I/O standards. This design will fail to generate a bitstream unless all logical ports have a user specified I/O standard value defined. To allow bitstream creation with unspecified I/O standard values (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks NSTD-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. Problem ports: s00_axi_araddr[3], s00_axi_araddr[2], s00_axi_awaddr[3], s00_axi_awaddr[2], s00_axi_bresp[1:0], s00_axi_rdata[31:0], s00_axi_rresp[1:0], s00_axi_wdata[31:0], s00_axi_wstrb[3:0], FSM_DONE, FSM_START, SPI_CS, SPI_MISO, SPI_MOSI, SPI_SCK... and (the first 15 of 27 listed).
ERROR: [DRC UCIO-1] Unconstrained Logical Port: 94 out of 94 logical ports have no user assigned specific location constraint (LOC). This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all pin locations. This design will fail to generate a bitstream unless all logical ports have a user specified site LOC constraint defined.  To allow bitstream creation with unspecified pin locations (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks UCIO-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run.  Problem ports: s00_axi_araddr[3], s00_axi_araddr[2], s00_axi_awaddr[3], s00_axi_awaddr[2], s00_axi_bresp[1:0], s00_axi_rdata[31:0], s00_axi_rresp[1:0], s00_axi_wdata[31:0], s00_axi_wstrb[3:0], FSM_DONE, FSM_START, SPI_CS, SPI_MISO, SPI_MOSI, SPI_SCK... and (the first 15 of 27 listed).
WARNING: [DRC PDRC-153] Gated clock check: Net SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff1/FSM_onehot_state_reg[0] is a gated clock net sourced by a combinational pin SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff1/FSM_onehot_state_reg[4]_i_3/O, cell SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/CLOCKDIV/ff1/FSM_onehot_state_reg[4]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[3]_P is a gated clock net sourced by a combinational pin SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[4]_LDC_i_1/O, cell SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/FSM/r_reg_reg[4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[0]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[0]_LDC_i_1/O, cell SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[10]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[10]_LDC_i_1/O, cell SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[10]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[11]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[11]_LDC_i_1/O, cell SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[11]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[12]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[12]_LDC_i_1/O, cell SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[12]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[13]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[13]_LDC_i_1/O, cell SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[13]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[14]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[14]_LDC_i_1/O, cell SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[14]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[15]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[15]_LDC_i_1/O, cell SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[15]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[16]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[16]_LDC_i_1/O, cell SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[16]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[17]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[17]_LDC_i_1/O, cell SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[17]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[18]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[18]_LDC_i_1/O, cell SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[18]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[19]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[19]_LDC_i_1/O, cell SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[19]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[1]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[1]_LDC_i_1/O, cell SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[1]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[20]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[20]_LDC_i_1/O, cell SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[20]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[21]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[21]_LDC_i_1/O, cell SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[21]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[22]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[22]_LDC_i_1/O, cell SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[22]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[23]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[23]_LDC_i_1/O, cell SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[23]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[2]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[2]_LDC_i_1/O, cell SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[3]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[3]_LDC_i_1/O, cell SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[4]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[4]_LDC_i_1/O, cell SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[5]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[5]_LDC_i_1/O, cell SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[6]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[6]_LDC_i_1/O, cell SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[7]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[7]_LDC_i_1/O, cell SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[8]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[8]_LDC_i_1/O, cell SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[8]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[9]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[9]_LDC_i_1/O, cell SPI_ip_v1_0_S00_AXI_inst/user_SPI_Block/SR25Bits/r_reg_reg[9]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 2 Errors, 27 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
ERROR: [Vivado 12-1345] Error(s) found during DRC. Bitgen not run.
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 27 Warnings, 0 Critical Warnings and 3 Errors encountered.
write_bitstream failed
ERROR: [Common 17-39] 'write_bitstream' failed due to earlier errors.

INFO: [Common 17-206] Exiting Vivado at Fri Jan 11 16:16:40 2019...
