
---------- Begin Simulation Statistics ----------
final_tick                                79442163500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  57081                       # Simulator instruction rate (inst/s)
host_mem_usage                                 971868                       # Number of bytes of host memory used
host_op_rate                                   114848                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1751.89                       # Real time elapsed on the host
host_tick_rate                               45346461                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     201200649                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.079442                       # Number of seconds simulated
sim_ticks                                 79442163500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 100216664                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 58676824                       # number of cc regfile writes
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     201200649                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.588843                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.588843                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   3306037                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  1637466                       # number of floating regfile writes
system.cpu.idleCycles                         9572091                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              1937543                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 23336550                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.470064                       # Inst execution rate
system.cpu.iew.exec_refs                     51632591                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   19025999                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 6450172                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              34621680                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               3332                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts            115624                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             20292739                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           247954959                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              32606592                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           2542419                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             233570156                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  41014                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               1874462                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                1712864                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               1927306                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents          29276                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect      1424083                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         513460                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 252312275                       # num instructions consuming a value
system.cpu.iew.wb_count                     232067343                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.638731                       # average fanout of values written-back
system.cpu.iew.wb_producers                 161159568                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.460606                       # insts written-back per cycle
system.cpu.iew.wb_sent                      232676523                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                359246294                       # number of integer regfile reads
system.cpu.int_regfile_writes               186137081                       # number of integer regfile writes
system.cpu.ipc                               0.629389                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.629389                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           3304451      1.40%      1.40% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             178844111     75.75%     77.14% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               283316      0.12%     77.26% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                153417      0.06%     77.33% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              119946      0.05%     77.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     77.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  96      0.00%     77.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  2      0.00%     77.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     77.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     77.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     77.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     77.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                23817      0.01%     77.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     77.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               396259      0.17%     77.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   68      0.00%     77.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt               123666      0.05%     77.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              371050      0.16%     77.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     77.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     77.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift              11836      0.01%     77.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     77.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     77.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     77.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               8      0.00%     77.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     77.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               6      0.00%     77.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt             110      0.00%     77.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               1      0.00%     77.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     77.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult             53      0.00%     77.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     77.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     77.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     77.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     77.77% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             32475583     13.75%     91.53% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            17966401      7.61%     99.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          681097      0.29%     99.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        1357287      0.57%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              236112581                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 3334484                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             6528447                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      3039774                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            4356229                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     3051187                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.012923                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 2611822     85.60%     85.60% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     85.60% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     85.60% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     85.60% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     85.60% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     85.60% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     85.60% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     85.60% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     85.60% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     85.60% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     85.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      5      0.00%     85.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     85.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                  28491      0.93%     86.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     86.53% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    431      0.01%     86.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   946      0.03%     86.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     86.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     86.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  360      0.01%     86.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     86.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     86.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     86.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     86.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     86.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     86.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     86.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     86.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     86.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     86.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     86.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     86.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     86.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     86.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     86.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     86.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     86.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     86.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     86.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     86.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     86.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     86.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     86.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     86.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     86.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     86.59% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 174211      5.71%     92.30% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                107954      3.54%     95.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             48011      1.57%     97.41% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite            78956      2.59%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              232524833                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          618254893                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    229027569                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         290381425                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  247935471                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 236112581                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               19488                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        46754276                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            194760                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved          11661                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     49665083                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     149312237                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.581334                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.212041                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            83792726     56.12%     56.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            11223092      7.52%     63.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            11842333      7.93%     71.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            11151737      7.47%     79.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             9900848      6.63%     85.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             7953886      5.33%     90.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             7585968      5.08%     96.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             4032194      2.70%     98.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             1829453      1.23%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       149312237                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.486066                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads           1062811                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          1833206                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             34621680                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            20292739                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               101176658                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     54                       # number of misc regfile writes
system.cpu.numCycles                        158884328                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                         1546254                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   111                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       186263                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        380711                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        53085                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          111                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      4631078                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         2755                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      9263737                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           2866                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                28066864                       # Number of BP lookups
system.cpu.branchPred.condPredicted          19383995                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           2141481                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             12436933                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                10465706                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             84.150216                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 2598990                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect              38859                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         1226150                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             528935                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           697215                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted       331308                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        46355966                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            7827                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1675383                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples    142408856                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.412838                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.384085                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        88271028     61.98%     61.98% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        12665358      8.89%     70.88% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         8320573      5.84%     76.72% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3        13072901      9.18%     85.90% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         3837038      2.69%     88.59% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         2349128      1.65%     90.24% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         2122608      1.49%     91.73% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         1315774      0.92%     92.66% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8        10454448      7.34%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total    142408856                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            100000000                       # Number of instructions committed
system.cpu.commit.opsCommitted              201200649                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    44727849                       # Number of memory references committed
system.cpu.commit.loads                      28062285                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                        4584                       # Number of memory barriers committed
system.cpu.commit.branches                   20806579                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    2470067                       # Number of committed floating point instructions.
system.cpu.commit.integer                   198196507                       # Number of committed integer instructions.
system.cpu.commit.functionCalls               2041639                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      2134652      1.06%      1.06% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    152981825     76.03%     77.10% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult       267686      0.13%     77.23% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       142996      0.07%     77.30% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       105110      0.05%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           96      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     77.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd        20062      0.01%     77.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu       354750      0.18%     77.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           66      0.00%     77.54% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt       109018      0.05%     77.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       350255      0.17%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         6127      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            7      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            2      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt           99      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            1      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult           48      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     77.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     27651913     13.74%     91.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite     15638360      7.77%     99.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       410372      0.20%     99.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite      1027204      0.51%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    201200649                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples      10454448                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     44882267                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         44882267                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     44918003                       # number of overall hits
system.cpu.dcache.overall_hits::total        44918003                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1378177                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1378177                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1380797                       # number of overall misses
system.cpu.dcache.overall_misses::total       1380797                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  34902101976                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  34902101976                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  34902101976                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  34902101976                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     46260444                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     46260444                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     46298800                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     46298800                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.029792                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.029792                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.029824                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.029824                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 25324.832715                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 25324.832715                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 25276.779987                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 25276.779987                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       213716                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          319                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              8281                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    25.807994                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    79.750000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       519252                       # number of writebacks
system.cpu.dcache.writebacks::total            519252                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       474007                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       474007                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       474007                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       474007                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       904170                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       904170                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       905409                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       905409                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  21118271983                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  21118271983                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  21170903483                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  21170903483                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.019545                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.019545                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.019556                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.019556                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 23356.528068                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 23356.528068                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 23382.696089                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 23382.696089                       # average overall mshr miss latency
system.cpu.dcache.replacements                 904463                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     28458199                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        28458199                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1132360                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1132360                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  25582672500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  25582672500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     29590559                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     29590559                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.038268                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.038268                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 22592.349165                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 22592.349165                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       471559                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       471559                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       660801                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       660801                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  12100511500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  12100511500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.022331                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.022331                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 18311.884365                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18311.884365                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     16424068                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       16424068                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       245817                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       245817                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   9319429476                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   9319429476                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     16669885                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     16669885                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.014746                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.014746                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 37912.062534                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 37912.062534                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         2448                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2448                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       243369                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       243369                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   9017760483                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   9017760483                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.014599                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.014599                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 37053.858474                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 37053.858474                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        35736                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         35736                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         2620                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         2620                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        38356                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        38356                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.068307                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.068307                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         1239                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1239                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     52631500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     52631500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.032303                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.032303                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 42479.015335                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 42479.015335                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  79442163500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.796230                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            45823555                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            904975                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             50.635161                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.796230                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999602                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999602                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           63                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          311                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          131                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          93502575                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         93502575                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  79442163500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 88529758                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              18746965                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  38745133                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               1577517                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                1712864                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved             10550724                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                478997                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              259685263                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts               2193187                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    32603092                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    19030581                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        309309                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         47028                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  79442163500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  79442163500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  79442163500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           92170084                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      134399373                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    28066864                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           13593631                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      54906572                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 4368184                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                         82                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                 6168                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles         44249                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           44                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles          946                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                  21103679                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes               1314420                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples          149312237                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.803086                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.109932                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                106843625     71.56%     71.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  2253679      1.51%     73.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  2484902      1.66%     74.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  2053320      1.38%     76.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  2878737      1.93%     78.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  3147024      2.11%     80.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  2868398      1.92%     82.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                  2881488      1.93%     83.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 23901064     16.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            149312237                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.176650                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.845894                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     17102455                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         17102455                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     17102455                       # number of overall hits
system.cpu.icache.overall_hits::total        17102455                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      4001218                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        4001218                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      4001218                       # number of overall misses
system.cpu.icache.overall_misses::total       4001218                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst  53785409460                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  53785409460                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst  53785409460                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  53785409460                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     21103673                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     21103673                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     21103673                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     21103673                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.189598                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.189598                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.189598                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.189598                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13442.259197                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13442.259197                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13442.259197                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13442.259197                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        15867                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs              1052                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    15.082700                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      3726455                       # number of writebacks
system.cpu.icache.writebacks::total           3726455                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst       273812                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       273812                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst       273812                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       273812                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst      3727406                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      3727406                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      3727406                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      3727406                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst  47860241967                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  47860241967                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst  47860241967                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  47860241967                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.176624                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.176624                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.176624                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.176624                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12840.093611                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12840.093611                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12840.093611                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12840.093611                       # average overall mshr miss latency
system.cpu.icache.replacements                3726455                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     17102455                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        17102455                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      4001218                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       4001218                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst  53785409460                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  53785409460                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     21103673                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     21103673                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.189598                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.189598                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13442.259197                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13442.259197                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst       273812                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       273812                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      3727406                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      3727406                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst  47860241967                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  47860241967                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.176624                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.176624                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12840.093611                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12840.093611                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  79442163500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.587094                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            20829860                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           3727405                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              5.588301                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.587094                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999194                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999194                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          286                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          218                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          45934751                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         45934751                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  79442163500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    21111360                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                        391199                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  79442163500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  79442163500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  79442163500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     2892597                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 6559394                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                17983                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation               29276                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                3627169                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                58154                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   6156                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  79442163500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                1712864                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 89763609                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                10320909                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           4807                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  38975289                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               8534759                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              255748492                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                129877                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 632279                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 509410                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                7141680                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents              14                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           272160731                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   630608498                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                399948723                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   3787736                       # Number of floating rename lookups
system.cpu.rename.committedMaps             214580217                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 57580483                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     101                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  85                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   4766290                       # count of insts added to the skid buffer
system.cpu.rob.reads                        379338188                       # The number of ROB reads
system.cpu.rob.writes                       502064811                       # The number of ROB writes
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  201200649                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst              3685746                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               751480                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4437226                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst             3685746                       # number of overall hits
system.l2.overall_hits::.cpu.data              751480                       # number of overall hits
system.l2.overall_hits::total                 4437226                       # number of overall hits
system.l2.demand_misses::.cpu.inst              40984                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             153495                       # number of demand (read+write) misses
system.l2.demand_misses::total                 194479                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst             40984                       # number of overall misses
system.l2.overall_misses::.cpu.data            153495                       # number of overall misses
system.l2.overall_misses::total                194479                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst   3184647500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  11714281000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      14898928500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst   3184647500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  11714281000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     14898928500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst          3726730                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           904975                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              4631705                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst         3726730                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          904975                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             4631705                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.010997                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.169612                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.041989                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.010997                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.169612                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.041989                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77704.653035                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 76317.020098                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 76609.446264                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77704.653035                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 76317.020098                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 76609.446264                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              107721                       # number of writebacks
system.l2.writebacks::total                    107721                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst              24                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  24                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst             24                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 24                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst         40960                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        153495                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            194455                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst        40960                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       153495                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           194455                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst   2766025000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  10153147750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  12919172750                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst   2766025000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  10153147750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  12919172750                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.010991                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.169612                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.041983                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.010991                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.169612                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.041983                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67529.907227                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 66146.439623                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66437.853231                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67529.907227                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 66146.439623                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66437.853231                       # average overall mshr miss latency
system.l2.replacements                         188263                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       519252                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           519252                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       519252                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       519252                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      3724272                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          3724272                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      3724272                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      3724272                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          601                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           601                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data              437                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  437                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu.data              1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  1                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.cpu.data          438                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              438                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu.data     0.002283                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.002283                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.cpu.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data        13500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        13500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data     0.002283                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.002283                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data        13500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        13500                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data            148420                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                148420                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           95046                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               95046                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   6998687000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    6998687000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        243466                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            243466                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.390387                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.390387                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 73634.734760                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 73634.734760                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        95046                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          95046                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   6030611750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6030611750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.390387                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.390387                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 63449.400816                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 63449.400816                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst        3685746                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            3685746                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst        40984                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            40984                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst   3184647500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   3184647500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst      3726730                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        3726730                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.010997                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.010997                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77704.653035                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77704.653035                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst           24                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            24                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst        40960                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        40960                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst   2766025000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   2766025000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.010991                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.010991                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67529.907227                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67529.907227                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        603060                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            603060                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        58449                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           58449                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   4715594000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   4715594000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       661509                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        661509                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.088357                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.088357                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80678.779791                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80678.779791                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        58449                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        58449                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   4122536000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4122536000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.088357                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.088357                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70532.190457                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70532.190457                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  79442163500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8173.045124                       # Cycle average of tags in use
system.l2.tags.total_refs                     9258008                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    196455                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     47.125337                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     202.885202                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      3100.904477                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4869.255445                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.024766                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.378528                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.594392                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997686                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          112                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1159                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3645                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         3269                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  74265527                       # Number of tag accesses
system.l2.tags.data_accesses                 74265527                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  79442163500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    107721.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     40960.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    153138.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000448957750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6353                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6353                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              507108                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             101433                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      194455                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     107721                       # Number of write requests accepted
system.mem_ctrls.readBursts                    194455                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   107721                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    357                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.73                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                194455                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               107721                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  163028                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   22914                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    7148                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     947                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      57                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2831                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5782                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6413                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   6484                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   6360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         6353                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.549032                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     27.432402                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     95.837797                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255          6351     99.97%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7424-7679            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6353                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6353                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.951204                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.918941                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.052680                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3407     53.63%     53.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               86      1.35%     54.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2655     41.79%     96.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              178      2.80%     99.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               23      0.36%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.05%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6353                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   22848                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                12445120                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              6894144                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    156.66                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     86.78                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   79441193000                       # Total gap between requests
system.mem_ctrls.avgGap                     262897.10                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst      2621440                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      9800832                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      6892224                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 32998094.267661783844                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 123370658.202177494764                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 86757758.051239386201                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst        40960                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       153495                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       107721                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst   1414304250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   5091084250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1881789106500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     34528.91                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     33167.75                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  17469101.72                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst      2621440                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      9823680                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      12445120                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst      2621440                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total      2621440                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      6894144                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      6894144                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst        40960                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       153495                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         194455                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       107721                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        107721                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     32998094                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    123658264                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        156656358                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     32998094                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     32998094                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     86781927                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        86781927                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     86781927                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     32998094                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    123658264                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       243438285                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               194098                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              107691                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        12908                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        11559                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        11867                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        11799                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        11316                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        11986                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        12511                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        14729                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        13757                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        11489                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        11317                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        11513                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        10343                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        10784                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        12968                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        13252                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         6863                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         6841                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         6167                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         6672                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         6120                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         6576                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         6459                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         7357                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         7583                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         7142                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         6397                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         6486                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         6141                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         6463                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         6735                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         7689                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              2866051000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             970490000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         6505388500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                14766.00                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           33516.00                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              110014                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              55987                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            56.68                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           51.99                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       135786                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   142.241233                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   104.452784                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   162.565852                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        77742     57.25%     57.25% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        39149     28.83%     86.08% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        10077      7.42%     93.51% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         3444      2.54%     96.04% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         1468      1.08%     97.12% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          792      0.58%     97.71% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          511      0.38%     98.08% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          364      0.27%     98.35% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         2239      1.65%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       135786                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              12422272                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            6892224                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              156.368752                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               86.757758                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.90                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.22                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.68                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               55.01                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  79442163500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       490425180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       260667165                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      704539500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     276947100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 6270557280.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  27002626530                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   7766736960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   42772499715                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   538.410560                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  19929530750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2652520000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  56860112750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       479101140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       254640705                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      681320220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     285199920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 6270557280.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  27102401040                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   7682716320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   42755936625                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   538.202067                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  19708201000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2652520000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  57081442500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  79442163500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              99409                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       107721                       # Transaction distribution
system.membus.trans_dist::CleanEvict            78534                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq             95046                       # Transaction distribution
system.membus.trans_dist::ReadExResp            95046                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         99409                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       575166                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       575166                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 575166                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     19339264                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total     19339264                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                19339264                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            194456                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  194456    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              194456                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  79442163500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           202898750                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          243068750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp           4388914                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       626973                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      3726455                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          465753                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             438                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            438                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           243466                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          243466                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       3727406                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       661509                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     11180590                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2715289                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              13895879                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port    477003776                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     91150528                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              568154304                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          188939                       # Total snoops (count)
system.tol2bus.snoopTraffic                   6937408                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4821082                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.011641                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.107479                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4765070     98.84%     98.84% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  55901      1.16%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    111      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4821082                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  79442163500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         8877575500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        5592911884                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             7.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1358755348                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
