set ::env(PROJECT_NAME) hpc_16
set ::env(DESIGN_TOP) cpu
set ::env(DESIGN_DIR) RTL_Benchmark/VHDL/opencores/processors/hpc-16/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/VHDL/opencores/processors/hpc-16/rtl/cpu.vhd
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) processor
