

================================================================
== Vivado HLS Report for 'correlator'
================================================================
* Date:           Sat Mar  9 14:10:26 2019

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        correlator
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.58|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    2|    2|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     144|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      75|
|Register         |        -|      -|     116|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     116|     219|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |ap_block_state1_pp0_stage0_iter0  |    and   |      0|  0|   8|           1|           1|
    |ap_block_state2_io                |    and   |      0|  0|   8|           1|           1|
    |ap_block_state3_io                |    and   |      0|  0|   8|           1|           1|
    |ap_condition_255                  |    and   |      0|  0|   8|           1|           1|
    |ap_predicate_op11_read_state1     |    and   |      0|  0|   8|           1|           1|
    |ap_predicate_op61_write_state2    |    and   |      0|  0|   8|           1|           1|
    |ap_predicate_op84_write_state3    |    and   |      0|  0|   8|           1|           1|
    |o_data_V_data_V_1_load_A          |    and   |      0|  0|   8|           1|           1|
    |o_data_V_data_V_1_load_B          |    and   |      0|  0|   8|           1|           1|
    |o_data_V_last_V_1_load_A          |    and   |      0|  0|   8|           1|           1|
    |o_data_V_last_V_1_load_B          |    and   |      0|  0|   8|           1|           1|
    |tmp_nbreadreq_fu_100_p4           |    and   |      0|  0|   8|           1|           0|
    |o_data_V_data_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |o_data_V_last_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   8|           1|           1|
    |ap_block_pp0_stage0_11001         |    or    |      0|  0|   8|           1|           1|
    |ap_block_state3_pp0_stage0_iter2  |    or    |      0|  0|   8|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   8|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 144|          20|          18|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+-----+-----------+
    |            Name            | LUT| Input Size| Bits| Total Bits|
    +----------------------------+----+-----------+-----+-----------+
    |i_data_TDATA_blk_n          |   9|          2|    1|          2|
    |loadCount_V                 |   9|          2|   32|         64|
    |o_data_TDATA_blk_n          |   9|          2|    1|          2|
    |o_data_V_data_V_1_data_out  |   9|          2|   32|         64|
    |o_data_V_data_V_1_state     |  15|          3|    2|          6|
    |o_data_V_last_V_1_data_out  |   9|          2|    1|          2|
    |o_data_V_last_V_1_state     |  15|          3|    2|          6|
    +----------------------------+----+-----------+-----+-----------+
    |Total                       |  75|         16|   71|        146|
    +----------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------+----+----+-----+-----------+
    |                    Name                    | FF | LUT| Bits| Const Bits|
    +--------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                     |   1|   0|    1|          0|
    |ap_reg_pp0_iter1_currentState_load_reg_403  |   1|   0|    1|          0|
    |ap_reg_pp0_iter1_tmp_reg_407                |   1|   0|    1|          0|
    |currentState                                |   1|   0|    1|          0|
    |currentState_load_reg_403                   |   1|   0|    1|          0|
    |loadCount_V                                 |  32|   0|   32|          0|
    |o_data_V_data_V_1_payload_A                 |  32|   0|   32|          0|
    |o_data_V_data_V_1_payload_B                 |  32|   0|   32|          0|
    |o_data_V_data_V_1_sel_rd                    |   1|   0|    1|          0|
    |o_data_V_data_V_1_sel_wr                    |   1|   0|    1|          0|
    |o_data_V_data_V_1_state                     |   2|   0|    2|          0|
    |o_data_V_last_V_1_payload_A                 |   1|   0|    1|          0|
    |o_data_V_last_V_1_payload_B                 |   1|   0|    1|          0|
    |o_data_V_last_V_1_sel_rd                    |   1|   0|    1|          0|
    |o_data_V_last_V_1_sel_wr                    |   1|   0|    1|          0|
    |o_data_V_last_V_1_state                     |   2|   0|    2|          0|
    |start_V_read_reg_399                        |   1|   0|    1|          0|
    |tmp_last_V_reg_411                          |   1|   0|    1|          0|
    |tmp_reg_407                                 |   1|   0|    1|          0|
    +--------------------------------------------+----+----+-----+-----------+
    |Total                                       | 116|   0|  116|          0|
    +--------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+--------------+-----------------+--------------+
|   RTL Ports   | Dir | Bits|   Protocol   |  Source Object  |    C Type    |
+---------------+-----+-----+--------------+-----------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_none |    correlator   | return value |
|ap_rst_n       |  in |    1| ap_ctrl_none |    correlator   | return value |
|i_data_TDATA   |  in |   32|     axis     | i_data_V_data_V |    pointer   |
|i_data_TVALID  |  in |    1|     axis     | i_data_V_last_V |    pointer   |
|i_data_TREADY  | out |    1|     axis     | i_data_V_last_V |    pointer   |
|i_data_TLAST   |  in |    1|     axis     | i_data_V_last_V |    pointer   |
|o_data_TDATA   | out |   32|     axis     | o_data_V_data_V |    pointer   |
|o_data_TVALID  | out |    1|     axis     | o_data_V_last_V |    pointer   |
|o_data_TREADY  |  in |    1|     axis     | o_data_V_last_V |    pointer   |
|o_data_TLAST   | out |    1|     axis     | o_data_V_last_V |    pointer   |
|start_V        |  in |    1|    ap_none   |     start_V     |    scalar    |
|phaseClass_V   |  in |    4|    ap_none   |   phaseClass_V  |    scalar    |
+---------------+-----+-----+--------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 

* FSM state operations: 

 <State 1> : 6.58ns
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%start_V_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %start_V)"
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%currentState_load = load i1* @currentState, align 1"
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "br i1 %currentState_load, label %2, label %0" [correlator.cpp:206]
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "br i1 %start_V_read, label %1, label %._crit_edge866" [correlator.cpp:208]
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "store i1 true, i1* @currentState, align 1" [correlator.cpp:210]
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_NbReadReq.axis.i32P.i1P(i32* %i_data_V_data_V, i1* %i_data_V_last_V, i32 1)" [correlator.cpp:214]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "br i1 %tmp, label %._crit_edge868.0, label %._crit_edge867" [correlator.cpp:214]
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%empty = call { i32, i1 } @_ssdm_op_Read.axis.volatile.i32P.i1P(i32* %i_data_V_data_V, i1* %i_data_V_last_V)" [correlator.cpp:215]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_data_V_1 = extractvalue { i32, i1 } %empty, 0" [correlator.cpp:215]
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue { i32, i1 } %empty, 1" [correlator.cpp:215]
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_1 = trunc i32 %tmp_data_V_1 to i16" [correlator.cpp:217]
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "store i16 %tmp_1, i16* @newVal_V, align 2" [correlator.cpp:217]
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%phaseClass0_V_14_loa = load i16* @phaseClass0_V_14, align 4" [correlator.cpp:222]
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%phaseClass0_V_13_loa = load i16* @phaseClass0_V_13, align 2" [correlator.cpp:222]
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "store i16 %phaseClass0_V_13_loa, i16* @phaseClass0_V_14, align 4" [correlator.cpp:222]
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%phaseClass0_V_12_loa = load i16* @phaseClass0_V_12, align 8" [correlator.cpp:222]
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "store i16 %phaseClass0_V_12_loa, i16* @phaseClass0_V_13, align 2" [correlator.cpp:222]
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%phaseClass0_V_11_loa = load i16* @phaseClass0_V_11, align 2" [correlator.cpp:222]
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "store i16 %phaseClass0_V_11_loa, i16* @phaseClass0_V_12, align 8" [correlator.cpp:222]
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%phaseClass0_V_10_loa = load i16* @phaseClass0_V_10, align 4" [correlator.cpp:222]
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "store i16 %phaseClass0_V_10_loa, i16* @phaseClass0_V_11, align 2" [correlator.cpp:222]
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%phaseClass0_V_9_load = load i16* @phaseClass0_V_9, align 2" [correlator.cpp:222]
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "store i16 %phaseClass0_V_9_load, i16* @phaseClass0_V_10, align 4" [correlator.cpp:222]
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%phaseClass0_V_8_load = load i16* @phaseClass0_V_8, align 16" [correlator.cpp:222]
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "store i16 %phaseClass0_V_8_load, i16* @phaseClass0_V_9, align 2" [correlator.cpp:222]
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%phaseClass0_V_7_load = load i16* @phaseClass0_V_7, align 2" [correlator.cpp:222]
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "store i16 %phaseClass0_V_7_load, i16* @phaseClass0_V_8, align 16" [correlator.cpp:222]
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%phaseClass0_V_6_load = load i16* @phaseClass0_V_6, align 4" [correlator.cpp:222]
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "store i16 %phaseClass0_V_6_load, i16* @phaseClass0_V_7, align 2" [correlator.cpp:222]
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%phaseClass0_V_5_load = load i16* @phaseClass0_V_5, align 2" [correlator.cpp:222]
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "store i16 %phaseClass0_V_5_load, i16* @phaseClass0_V_6, align 4" [correlator.cpp:222]
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%phaseClass0_V_4_load = load i16* @phaseClass0_V_4, align 8" [correlator.cpp:222]
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "store i16 %phaseClass0_V_4_load, i16* @phaseClass0_V_5, align 2" [correlator.cpp:222]
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%phaseClass0_V_3_load = load i16* @phaseClass0_V_3, align 2" [correlator.cpp:222]
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "store i16 %phaseClass0_V_3_load, i16* @phaseClass0_V_4, align 8" [correlator.cpp:222]
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%phaseClass0_V_2_load = load i16* @phaseClass0_V_2, align 4" [correlator.cpp:222]
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "store i16 %phaseClass0_V_2_load, i16* @phaseClass0_V_3, align 2" [correlator.cpp:222]
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%phaseClass0_V_1_load = load i16* @phaseClass0_V_1, align 2" [correlator.cpp:222]
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "store i16 %phaseClass0_V_1_load, i16* @phaseClass0_V_2, align 4" [correlator.cpp:222]
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%phaseClass0_V_0_load = load i16* @phaseClass0_V_0, align 16" [correlator.cpp:222]
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "store i16 %phaseClass0_V_0_load, i16* @phaseClass0_V_1, align 2" [correlator.cpp:222]
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "store i16 %tmp_1, i16* @phaseClass0_V_0, align 16" [correlator.cpp:224]
ST_1 : Operation 46 [1/1] (1.48ns)   --->   "%tmp2 = add i16 %phaseClass0_V_14_loa, %phaseClass0_V_12_loa" [correlator.cpp:232]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp3 = add i16 %phaseClass0_V_7_load, %phaseClass0_V_9_load" [correlator.cpp:232]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.27> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 48 [1/1] (2.54ns) (root node of TernaryAdder)   --->   "%tmp1 = add i16 %tmp2, %tmp3" [correlator.cpp:232]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.27> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 49 [1/1] (1.48ns)   --->   "%tmp5 = add i16 %phaseClass0_V_1_load, %phaseClass0_V_2_load" [correlator.cpp:232]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (1.48ns)   --->   "%tmp6 = add i16 %tmp_1, %phaseClass0_V_0_load" [correlator.cpp:232]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp4 = add i16 %tmp5, %tmp6" [correlator.cpp:232]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.27> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 52 [1/1] (2.54ns) (root node of TernaryAdder)   --->   "%p_Val2_5_4 = add i16 %tmp1, %tmp4" [correlator.cpp:232]   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.27> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "store i16 %p_Val2_5_4, i16* @corHelperI_V, align 2" [correlator.cpp:232]
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "store i1 true, i1* @currentState, align 1" [correlator.cpp:242]

 <State 2> : 1.06ns
ST_2 : Operation 55 [1/1] (1.06ns)   --->   "store i32 0, i32* @loadCount_V, align 4" [correlator.cpp:209]
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%p_Val2_1 = load i32* @loadCount_V, align 4" [correlator.cpp:218]
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_2 = trunc i32 %p_Val2_1 to i31" [correlator.cpp:218]
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%p_Result_s = call i32 @llvm.part.set.i32.i31(i32 %p_Val2_1, i31 %tmp_2, i32 1, i32 31)" [correlator.cpp:218]
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%p_Result_1 = call i32 @llvm.part.set.i32.i2(i32 %p_Result_s, i2 1, i32 0, i32 1)" [correlator.cpp:219]
ST_2 : Operation 60 [1/1] (1.06ns)   --->   "store i32 %p_Result_1, i32* @loadCount_V, align 4" [correlator.cpp:219]
ST_2 : Operation 61 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %o_data_V_data_V, i1* %o_data_V_last_V, i32 %p_Result_1, i1 %tmp_last_V)" [correlator.cpp:238]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

 <State 3> : 0.00ns
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %i_data_V_data_V), !map !83"
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %i_data_V_last_V), !map !87"
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %o_data_V_data_V), !map !91"
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %o_data_V_last_V), !map !95"
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1 %start_V), !map !99"
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4 %phaseClass_V), !map !105"
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @correlator_str) nounwind"
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResource(i32* %o_data_V_data_V, i1* %o_data_V_last_V, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)" [correlator.cpp:12]
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [correlator.cpp:14]
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %o_data_V_data_V, i1* %o_data_V_last_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [correlator.cpp:15]
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %i_data_V_data_V, i1* %i_data_V_last_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [correlator.cpp:16]
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [correlator.cpp:18]
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i16* @newVal_V, i32 1, [1 x i8]* @p_str) nounwind" [correlator.cpp:165]
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i32 1, [1 x i8]* @p_str)" [correlator.cpp:172]
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i32 1, [1 x i8]* @p_str) nounwind" [correlator.cpp:182]
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i32* @loadCount_V, i32 1, [1 x i8]* @p_str) nounwind" [correlator.cpp:185]
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i32 1, [1 x i8]* @p_str) nounwind" [correlator.cpp:190]
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i16* @corHelperI_V, i32 1, [1 x i8]* @p_str) nounwind" [correlator.cpp:193]
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i32 1, [1 x i8]* @p_str) nounwind" [correlator.cpp:196]
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i1* @currentState, i32 1, [1 x i8]* @p_str) nounwind" [correlator.cpp:201]
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "br label %._crit_edge866" [correlator.cpp:211]
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "br label %._crit_edge865" [correlator.cpp:212]
ST_3 : Operation 84 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P.i1P(i32* %o_data_V_data_V, i1* %o_data_V_last_V, i32 %p_Result_1, i1 %tmp_last_V)" [correlator.cpp:238]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "br label %._crit_edge867" [correlator.cpp:244]
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "br label %._crit_edge865" [correlator.cpp:245]
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "ret void" [correlator.cpp:591]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ i_data_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ i_data_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ o_data_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ o_data_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ start_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ phaseClass_V]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ currentState]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ loadCount_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ newVal_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_vld:ce=0
Port [ phaseClass0_V_14]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ phaseClass0_V_13]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ phaseClass0_V_12]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ phaseClass0_V_11]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ phaseClass0_V_10]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ phaseClass0_V_9]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ phaseClass0_V_8]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ phaseClass0_V_7]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ phaseClass0_V_6]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ phaseClass0_V_5]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ phaseClass0_V_4]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ phaseClass0_V_3]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ phaseClass0_V_2]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ phaseClass0_V_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ phaseClass0_V_0]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ corHelperI_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
start_V_read         (read         ) [ 0111]
currentState_load    (load         ) [ 0111]
StgValue_6           (br           ) [ 0000]
StgValue_7           (br           ) [ 0000]
StgValue_8           (store        ) [ 0000]
tmp                  (nbreadreq    ) [ 0111]
StgValue_10          (br           ) [ 0000]
empty                (read         ) [ 0000]
tmp_data_V_1         (extractvalue ) [ 0000]
tmp_last_V           (extractvalue ) [ 0111]
tmp_1                (trunc        ) [ 0000]
StgValue_15          (store        ) [ 0000]
phaseClass0_V_14_loa (load         ) [ 0000]
phaseClass0_V_13_loa (load         ) [ 0000]
StgValue_18          (store        ) [ 0000]
phaseClass0_V_12_loa (load         ) [ 0000]
StgValue_20          (store        ) [ 0000]
phaseClass0_V_11_loa (load         ) [ 0000]
StgValue_22          (store        ) [ 0000]
phaseClass0_V_10_loa (load         ) [ 0000]
StgValue_24          (store        ) [ 0000]
phaseClass0_V_9_load (load         ) [ 0000]
StgValue_26          (store        ) [ 0000]
phaseClass0_V_8_load (load         ) [ 0000]
StgValue_28          (store        ) [ 0000]
phaseClass0_V_7_load (load         ) [ 0000]
StgValue_30          (store        ) [ 0000]
phaseClass0_V_6_load (load         ) [ 0000]
StgValue_32          (store        ) [ 0000]
phaseClass0_V_5_load (load         ) [ 0000]
StgValue_34          (store        ) [ 0000]
phaseClass0_V_4_load (load         ) [ 0000]
StgValue_36          (store        ) [ 0000]
phaseClass0_V_3_load (load         ) [ 0000]
StgValue_38          (store        ) [ 0000]
phaseClass0_V_2_load (load         ) [ 0000]
StgValue_40          (store        ) [ 0000]
phaseClass0_V_1_load (load         ) [ 0000]
StgValue_42          (store        ) [ 0000]
phaseClass0_V_0_load (load         ) [ 0000]
StgValue_44          (store        ) [ 0000]
StgValue_45          (store        ) [ 0000]
tmp2                 (add          ) [ 0000]
tmp3                 (add          ) [ 0000]
tmp1                 (add          ) [ 0000]
tmp5                 (add          ) [ 0000]
tmp6                 (add          ) [ 0000]
tmp4                 (add          ) [ 0000]
p_Val2_5_4           (add          ) [ 0000]
StgValue_53          (store        ) [ 0000]
StgValue_54          (store        ) [ 0000]
StgValue_55          (store        ) [ 0000]
p_Val2_1             (load         ) [ 0000]
tmp_2                (trunc        ) [ 0000]
p_Result_s           (partset      ) [ 0000]
p_Result_1           (partset      ) [ 0101]
StgValue_60          (store        ) [ 0000]
StgValue_62          (specbitsmap  ) [ 0000]
StgValue_63          (specbitsmap  ) [ 0000]
StgValue_64          (specbitsmap  ) [ 0000]
StgValue_65          (specbitsmap  ) [ 0000]
StgValue_66          (specbitsmap  ) [ 0000]
StgValue_67          (specbitsmap  ) [ 0000]
StgValue_68          (spectopmodule) [ 0000]
StgValue_69          (specresource ) [ 0000]
StgValue_70          (specinterface) [ 0000]
StgValue_71          (specinterface) [ 0000]
StgValue_72          (specinterface) [ 0000]
StgValue_73          (specpipeline ) [ 0000]
StgValue_74          (specreset    ) [ 0000]
StgValue_75          (specreset    ) [ 0000]
StgValue_76          (specreset    ) [ 0000]
StgValue_77          (specreset    ) [ 0000]
StgValue_78          (specreset    ) [ 0000]
StgValue_79          (specreset    ) [ 0000]
StgValue_80          (specreset    ) [ 0000]
StgValue_81          (specreset    ) [ 0000]
StgValue_82          (br           ) [ 0000]
StgValue_83          (br           ) [ 0000]
StgValue_84          (write        ) [ 0000]
StgValue_85          (br           ) [ 0000]
StgValue_86          (br           ) [ 0000]
StgValue_87          (ret          ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="i_data_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_data_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="i_data_V_last_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_data_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="o_data_V_data_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o_data_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="o_data_V_last_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="o_data_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="start_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="start_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="phaseClass_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="phaseClass_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="currentState">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="currentState"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="loadCount_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="loadCount_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="newVal_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="newVal_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="phaseClass0_V_14">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="phaseClass0_V_14"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="phaseClass0_V_13">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="phaseClass0_V_13"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="phaseClass0_V_12">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="phaseClass0_V_12"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="phaseClass0_V_11">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="phaseClass0_V_11"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="phaseClass0_V_10">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="phaseClass0_V_10"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="phaseClass0_V_9">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="phaseClass0_V_9"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="phaseClass0_V_8">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="phaseClass0_V_8"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="phaseClass0_V_7">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="phaseClass0_V_7"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="phaseClass0_V_6">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="phaseClass0_V_6"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="phaseClass0_V_5">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="phaseClass0_V_5"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="phaseClass0_V_4">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="phaseClass0_V_4"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="phaseClass0_V_3">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="phaseClass0_V_3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="phaseClass0_V_2">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="phaseClass0_V_2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="phaseClass0_V_1">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="phaseClass0_V_1"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="phaseClass0_V_0">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="phaseClass0_V_0"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="corHelperI_V">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="corHelperI_V"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.axis.i32P.i1P"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P.i1P"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.set.i32.i31"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.set.i32.i2"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P.i1P"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="correlator_str"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecResource"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecReset"/></StgValue>
</bind>
</comp>

<comp id="94" class="1004" name="start_V_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="start_V_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="tmp_nbreadreq_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="0" index="2" bw="1" slack="0"/>
<pin id="104" dir="0" index="3" bw="1" slack="0"/>
<pin id="105" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="empty_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="33" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="0" index="2" bw="1" slack="0"/>
<pin id="114" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="grp_write_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="0" slack="0"/>
<pin id="120" dir="0" index="1" bw="32" slack="0"/>
<pin id="121" dir="0" index="2" bw="1" slack="0"/>
<pin id="122" dir="0" index="3" bw="32" slack="0"/>
<pin id="123" dir="0" index="4" bw="1" slack="1"/>
<pin id="124" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_61/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_store_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_8/1 StgValue_54/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="currentState_load_load_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="currentState_load/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="tmp_data_V_1_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="33" slack="0"/>
<pin id="140" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_1/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="tmp_last_V_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="33" slack="0"/>
<pin id="144" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last_V/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="tmp_1_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="StgValue_15_store_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="16" slack="0"/>
<pin id="152" dir="0" index="1" bw="16" slack="0"/>
<pin id="153" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_15/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="phaseClass0_V_14_loa_load_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="16" slack="0"/>
<pin id="158" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phaseClass0_V_14_loa/1 "/>
</bind>
</comp>

<comp id="160" class="1004" name="phaseClass0_V_13_loa_load_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="16" slack="0"/>
<pin id="162" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phaseClass0_V_13_loa/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="StgValue_18_store_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="16" slack="0"/>
<pin id="166" dir="0" index="1" bw="16" slack="0"/>
<pin id="167" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_18/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="phaseClass0_V_12_loa_load_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="16" slack="0"/>
<pin id="172" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phaseClass0_V_12_loa/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="StgValue_20_store_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="16" slack="0"/>
<pin id="176" dir="0" index="1" bw="16" slack="0"/>
<pin id="177" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_20/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="phaseClass0_V_11_loa_load_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="16" slack="0"/>
<pin id="182" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phaseClass0_V_11_loa/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="StgValue_22_store_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="16" slack="0"/>
<pin id="186" dir="0" index="1" bw="16" slack="0"/>
<pin id="187" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_22/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="phaseClass0_V_10_loa_load_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="16" slack="0"/>
<pin id="192" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phaseClass0_V_10_loa/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="StgValue_24_store_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="16" slack="0"/>
<pin id="196" dir="0" index="1" bw="16" slack="0"/>
<pin id="197" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_24/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="phaseClass0_V_9_load_load_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="16" slack="0"/>
<pin id="202" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phaseClass0_V_9_load/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="StgValue_26_store_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="16" slack="0"/>
<pin id="206" dir="0" index="1" bw="16" slack="0"/>
<pin id="207" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_26/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="phaseClass0_V_8_load_load_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="16" slack="0"/>
<pin id="212" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phaseClass0_V_8_load/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="StgValue_28_store_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="16" slack="0"/>
<pin id="216" dir="0" index="1" bw="16" slack="0"/>
<pin id="217" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_28/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="phaseClass0_V_7_load_load_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="16" slack="0"/>
<pin id="222" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phaseClass0_V_7_load/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="StgValue_30_store_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="16" slack="0"/>
<pin id="226" dir="0" index="1" bw="16" slack="0"/>
<pin id="227" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_30/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="phaseClass0_V_6_load_load_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="16" slack="0"/>
<pin id="232" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phaseClass0_V_6_load/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="StgValue_32_store_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="16" slack="0"/>
<pin id="236" dir="0" index="1" bw="16" slack="0"/>
<pin id="237" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_32/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="phaseClass0_V_5_load_load_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="16" slack="0"/>
<pin id="242" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phaseClass0_V_5_load/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="StgValue_34_store_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="16" slack="0"/>
<pin id="246" dir="0" index="1" bw="16" slack="0"/>
<pin id="247" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_34/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="phaseClass0_V_4_load_load_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="16" slack="0"/>
<pin id="252" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phaseClass0_V_4_load/1 "/>
</bind>
</comp>

<comp id="254" class="1004" name="StgValue_36_store_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="16" slack="0"/>
<pin id="256" dir="0" index="1" bw="16" slack="0"/>
<pin id="257" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_36/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="phaseClass0_V_3_load_load_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="16" slack="0"/>
<pin id="262" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phaseClass0_V_3_load/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="StgValue_38_store_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="16" slack="0"/>
<pin id="266" dir="0" index="1" bw="16" slack="0"/>
<pin id="267" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_38/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="phaseClass0_V_2_load_load_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="16" slack="0"/>
<pin id="272" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phaseClass0_V_2_load/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="StgValue_40_store_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="16" slack="0"/>
<pin id="276" dir="0" index="1" bw="16" slack="0"/>
<pin id="277" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_40/1 "/>
</bind>
</comp>

<comp id="280" class="1004" name="phaseClass0_V_1_load_load_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="16" slack="0"/>
<pin id="282" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phaseClass0_V_1_load/1 "/>
</bind>
</comp>

<comp id="284" class="1004" name="StgValue_42_store_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="16" slack="0"/>
<pin id="286" dir="0" index="1" bw="16" slack="0"/>
<pin id="287" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_42/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="phaseClass0_V_0_load_load_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="16" slack="0"/>
<pin id="292" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phaseClass0_V_0_load/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="StgValue_44_store_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="16" slack="0"/>
<pin id="296" dir="0" index="1" bw="16" slack="0"/>
<pin id="297" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_44/1 "/>
</bind>
</comp>

<comp id="300" class="1004" name="StgValue_45_store_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="16" slack="0"/>
<pin id="302" dir="0" index="1" bw="16" slack="0"/>
<pin id="303" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_45/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="tmp2_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="16" slack="0"/>
<pin id="308" dir="0" index="1" bw="16" slack="0"/>
<pin id="309" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="tmp3_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="16" slack="0"/>
<pin id="314" dir="0" index="1" bw="16" slack="0"/>
<pin id="315" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="tmp1_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="16" slack="0"/>
<pin id="320" dir="0" index="1" bw="16" slack="0"/>
<pin id="321" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="tmp5_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="16" slack="0"/>
<pin id="326" dir="0" index="1" bw="16" slack="0"/>
<pin id="327" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp5/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="tmp6_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="16" slack="0"/>
<pin id="332" dir="0" index="1" bw="16" slack="0"/>
<pin id="333" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp6/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="tmp4_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="16" slack="0"/>
<pin id="338" dir="0" index="1" bw="16" slack="0"/>
<pin id="339" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="p_Val2_5_4_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="16" slack="0"/>
<pin id="344" dir="0" index="1" bw="16" slack="0"/>
<pin id="345" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_5_4/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="StgValue_53_store_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="16" slack="0"/>
<pin id="350" dir="0" index="1" bw="16" slack="0"/>
<pin id="351" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_53/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="StgValue_55_store_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="0"/>
<pin id="356" dir="0" index="1" bw="32" slack="0"/>
<pin id="357" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_55/2 "/>
</bind>
</comp>

<comp id="360" class="1004" name="p_Val2_1_load_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="32" slack="0"/>
<pin id="362" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_1/2 "/>
</bind>
</comp>

<comp id="364" class="1004" name="tmp_2_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="0"/>
<pin id="366" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="368" class="1004" name="p_Result_s_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="0"/>
<pin id="370" dir="0" index="1" bw="32" slack="0"/>
<pin id="371" dir="0" index="2" bw="31" slack="0"/>
<pin id="372" dir="0" index="3" bw="1" slack="0"/>
<pin id="373" dir="0" index="4" bw="6" slack="0"/>
<pin id="374" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="380" class="1004" name="p_Result_1_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="32" slack="0"/>
<pin id="382" dir="0" index="1" bw="32" slack="0"/>
<pin id="383" dir="0" index="2" bw="1" slack="0"/>
<pin id="384" dir="0" index="3" bw="1" slack="0"/>
<pin id="385" dir="0" index="4" bw="1" slack="0"/>
<pin id="386" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_1/2 "/>
</bind>
</comp>

<comp id="393" class="1004" name="StgValue_60_store_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="32" slack="0"/>
<pin id="395" dir="0" index="1" bw="32" slack="0"/>
<pin id="396" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_60/2 "/>
</bind>
</comp>

<comp id="399" class="1005" name="start_V_read_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="1" slack="1"/>
<pin id="401" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="start_V_read "/>
</bind>
</comp>

<comp id="403" class="1005" name="currentState_load_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="1" slack="1"/>
<pin id="405" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="currentState_load "/>
</bind>
</comp>

<comp id="407" class="1005" name="tmp_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="1" slack="1"/>
<pin id="409" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="411" class="1005" name="tmp_last_V_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="1" slack="1"/>
<pin id="413" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="416" class="1005" name="p_Result_1_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="32" slack="1"/>
<pin id="418" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="98"><net_src comp="50" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="8" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="54" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="0" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="108"><net_src comp="2" pin="0"/><net_sink comp="100" pin=2"/></net>

<net id="109"><net_src comp="56" pin="0"/><net_sink comp="100" pin=3"/></net>

<net id="115"><net_src comp="58" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="0" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="117"><net_src comp="2" pin="0"/><net_sink comp="110" pin=2"/></net>

<net id="125"><net_src comp="70" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="126"><net_src comp="4" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="127"><net_src comp="6" pin="0"/><net_sink comp="118" pin=2"/></net>

<net id="132"><net_src comp="52" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="12" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="137"><net_src comp="12" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="110" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="110" pin="3"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="138" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="154"><net_src comp="146" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="16" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="159"><net_src comp="18" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="20" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="168"><net_src comp="160" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="18" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="173"><net_src comp="22" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="178"><net_src comp="170" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="20" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="183"><net_src comp="24" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="188"><net_src comp="180" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="22" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="193"><net_src comp="26" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="198"><net_src comp="190" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="24" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="203"><net_src comp="28" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="208"><net_src comp="200" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="26" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="213"><net_src comp="30" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="218"><net_src comp="210" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="28" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="223"><net_src comp="32" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="228"><net_src comp="220" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="30" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="233"><net_src comp="34" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="238"><net_src comp="230" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="32" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="243"><net_src comp="36" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="248"><net_src comp="240" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="34" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="253"><net_src comp="38" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="258"><net_src comp="250" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="36" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="263"><net_src comp="40" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="268"><net_src comp="260" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="38" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="273"><net_src comp="42" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="278"><net_src comp="270" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="40" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="283"><net_src comp="44" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="288"><net_src comp="280" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="42" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="293"><net_src comp="46" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="298"><net_src comp="290" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="44" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="304"><net_src comp="146" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="46" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="310"><net_src comp="156" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="170" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="220" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="200" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="322"><net_src comp="306" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="312" pin="2"/><net_sink comp="318" pin=1"/></net>

<net id="328"><net_src comp="280" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="270" pin="1"/><net_sink comp="324" pin=1"/></net>

<net id="334"><net_src comp="146" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="290" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="340"><net_src comp="324" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="330" pin="2"/><net_sink comp="336" pin=1"/></net>

<net id="346"><net_src comp="318" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="336" pin="2"/><net_sink comp="342" pin=1"/></net>

<net id="352"><net_src comp="342" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="48" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="358"><net_src comp="60" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="14" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="363"><net_src comp="14" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="367"><net_src comp="360" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="375"><net_src comp="62" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="376"><net_src comp="360" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="377"><net_src comp="364" pin="1"/><net_sink comp="368" pin=2"/></net>

<net id="378"><net_src comp="56" pin="0"/><net_sink comp="368" pin=3"/></net>

<net id="379"><net_src comp="64" pin="0"/><net_sink comp="368" pin=4"/></net>

<net id="387"><net_src comp="66" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="388"><net_src comp="368" pin="5"/><net_sink comp="380" pin=1"/></net>

<net id="389"><net_src comp="68" pin="0"/><net_sink comp="380" pin=2"/></net>

<net id="390"><net_src comp="60" pin="0"/><net_sink comp="380" pin=3"/></net>

<net id="391"><net_src comp="56" pin="0"/><net_sink comp="380" pin=4"/></net>

<net id="392"><net_src comp="380" pin="5"/><net_sink comp="118" pin=3"/></net>

<net id="397"><net_src comp="380" pin="5"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="14" pin="0"/><net_sink comp="393" pin=1"/></net>

<net id="402"><net_src comp="94" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="406"><net_src comp="134" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="410"><net_src comp="100" pin="4"/><net_sink comp="407" pin=0"/></net>

<net id="414"><net_src comp="142" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="118" pin=4"/></net>

<net id="419"><net_src comp="380" pin="5"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="118" pin=3"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: o_data_V_data_V | {3 }
	Port: o_data_V_last_V | {3 }
	Port: currentState | {1 }
	Port: loadCount_V | {2 }
	Port: newVal_V | {1 }
	Port: phaseClass0_V_14 | {1 }
	Port: phaseClass0_V_13 | {1 }
	Port: phaseClass0_V_12 | {1 }
	Port: phaseClass0_V_11 | {1 }
	Port: phaseClass0_V_10 | {1 }
	Port: phaseClass0_V_9 | {1 }
	Port: phaseClass0_V_8 | {1 }
	Port: phaseClass0_V_7 | {1 }
	Port: phaseClass0_V_6 | {1 }
	Port: phaseClass0_V_5 | {1 }
	Port: phaseClass0_V_4 | {1 }
	Port: phaseClass0_V_3 | {1 }
	Port: phaseClass0_V_2 | {1 }
	Port: phaseClass0_V_1 | {1 }
	Port: phaseClass0_V_0 | {1 }
	Port: corHelperI_V | {1 }
 - Input state : 
	Port: correlator : i_data_V_data_V | {1 }
	Port: correlator : i_data_V_last_V | {1 }
	Port: correlator : start_V | {1 }
	Port: correlator : currentState | {1 }
	Port: correlator : loadCount_V | {2 }
	Port: correlator : phaseClass0_V_14 | {1 }
	Port: correlator : phaseClass0_V_13 | {1 }
	Port: correlator : phaseClass0_V_12 | {1 }
	Port: correlator : phaseClass0_V_11 | {1 }
	Port: correlator : phaseClass0_V_10 | {1 }
	Port: correlator : phaseClass0_V_9 | {1 }
	Port: correlator : phaseClass0_V_8 | {1 }
	Port: correlator : phaseClass0_V_7 | {1 }
	Port: correlator : phaseClass0_V_6 | {1 }
	Port: correlator : phaseClass0_V_5 | {1 }
	Port: correlator : phaseClass0_V_4 | {1 }
	Port: correlator : phaseClass0_V_3 | {1 }
	Port: correlator : phaseClass0_V_2 | {1 }
	Port: correlator : phaseClass0_V_1 | {1 }
	Port: correlator : phaseClass0_V_0 | {1 }
  - Chain level:
	State 1
		StgValue_6 : 1
		tmp_1 : 1
		StgValue_15 : 2
		StgValue_18 : 1
		StgValue_20 : 1
		StgValue_22 : 1
		StgValue_24 : 1
		StgValue_26 : 1
		StgValue_28 : 1
		StgValue_30 : 1
		StgValue_32 : 1
		StgValue_34 : 1
		StgValue_36 : 1
		StgValue_38 : 1
		StgValue_40 : 1
		StgValue_42 : 1
		StgValue_44 : 1
		StgValue_45 : 2
		tmp2 : 1
		tmp3 : 1
		tmp1 : 2
		tmp5 : 1
		tmp6 : 2
		tmp4 : 3
		p_Val2_5_4 : 4
		StgValue_53 : 5
	State 2
		tmp_2 : 1
		p_Result_s : 2
		p_Result_1 : 3
		StgValue_60 : 4
		StgValue_61 : 4
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |       tmp2_fu_306       |    0    |    23   |
|          |       tmp3_fu_312       |    0    |    16   |
|          |       tmp1_fu_318       |    0    |    16   |
|    add   |       tmp5_fu_324       |    0    |    23   |
|          |       tmp6_fu_330       |    0    |    23   |
|          |       tmp4_fu_336       |    0    |    16   |
|          |    p_Val2_5_4_fu_342    |    0    |    16   |
|----------|-------------------------|---------|---------|
|   read   | start_V_read_read_fu_94 |    0    |    0    |
|          |    empty_read_fu_110    |    0    |    0    |
|----------|-------------------------|---------|---------|
| nbreadreq|   tmp_nbreadreq_fu_100  |    0    |    0    |
|----------|-------------------------|---------|---------|
|   write  |     grp_write_fu_118    |    0    |    0    |
|----------|-------------------------|---------|---------|
|extractvalue|   tmp_data_V_1_fu_138   |    0    |    0    |
|          |    tmp_last_V_fu_142    |    0    |    0    |
|----------|-------------------------|---------|---------|
|   trunc  |       tmp_1_fu_146      |    0    |    0    |
|          |       tmp_2_fu_364      |    0    |    0    |
|----------|-------------------------|---------|---------|
|  partset |    p_Result_s_fu_368    |    0    |    0    |
|          |    p_Result_1_fu_380    |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   133   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|currentState_load_reg_403|    1   |
|    p_Result_1_reg_416   |   32   |
|   start_V_read_reg_399  |    1   |
|    tmp_last_V_reg_411   |    1   |
|       tmp_reg_407       |    1   |
+-------------------------+--------+
|          Total          |   36   |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_118 |  p3  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   64   ||  1.061  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   133  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   36   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   36   |   142  |
+-----------+--------+--------+--------+
