--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

B:\programfolder\ise\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v
3 -s 3 -n 3 -fastpaths -xml TopModule.twx TopModule.ncd -o TopModule.twr
TopModule.pcf

Design file:              TopModule.ncd
Physical constraint file: TopModule.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_i_CLK = PERIOD TIMEGRP "i_CLK" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_i_CLK = PERIOD TIMEGRP "i_CLK" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: CLKGEN/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: CLKGEN/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN2
  Clock network: CLKGEN/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: CLKGEN/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: CLKGEN/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN2
  Clock network: CLKGEN/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 18.148ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.852ns (539.957MHz) (Tpllper_CLKIN(Finmax))
  Physical resource: CLKGEN/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: CLKGEN/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN2
  Clock network: CLKGEN/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLKGEN_clkout0 = PERIOD TIMEGRP "CLKGEN_clkout0" TS_i_CLK 
* 0.1 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 69 paths analyzed, 53 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.074ns.
--------------------------------------------------------------------------------

Paths for end point sDriver/counter_2 (SLICE_X4Y50.CE), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     197.926ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sDriver/counter_1 (FF)
  Destination:          sDriver/counter_2 (FF)
  Requirement:          200.000ns
  Data Path Delay:      1.870ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         o_PSCLK_OBUF rising at 0.000ns
  Destination Clock:    o_PSCLK_OBUF rising at 200.000ns
  Clock Uncertainty:    0.204ns

  Clock Uncertainty:          0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.401ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sDriver/counter_1 to sDriver/counter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y50.AMUX     Tshcko                0.488   sDriver/counter<3>
                                                       sDriver/counter_1
    SLICE_X5Y50.D1       net (fanout=4)        0.507   sDriver/counter<1>
    SLICE_X5Y50.D        Tilo                  0.259   sDriver/latch
                                                       sDriver/counter[4]_PWR_6_o_equal_2_o_inv1
    SLICE_X4Y50.CE       net (fanout=1)        0.285   sDriver/counter[4]_PWR_6_o_equal_2_o_inv
    SLICE_X4Y50.CLK      Tceck                 0.331   sDriver/counter<3>
                                                       sDriver/counter_2
    -------------------------------------------------  ---------------------------
    Total                                      1.870ns (1.078ns logic, 0.792ns route)
                                                       (57.6% logic, 42.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     198.035ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sDriver/counter_3 (FF)
  Destination:          sDriver/counter_2 (FF)
  Requirement:          200.000ns
  Data Path Delay:      1.761ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         o_PSCLK_OBUF rising at 0.000ns
  Destination Clock:    o_PSCLK_OBUF rising at 200.000ns
  Clock Uncertainty:    0.204ns

  Clock Uncertainty:          0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.401ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sDriver/counter_3 to sDriver/counter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y50.BQ       Tcko                  0.447   sDriver/counter<3>
                                                       sDriver/counter_3
    SLICE_X5Y50.D2       net (fanout=3)        0.439   sDriver/counter<3>
    SLICE_X5Y50.D        Tilo                  0.259   sDriver/latch
                                                       sDriver/counter[4]_PWR_6_o_equal_2_o_inv1
    SLICE_X4Y50.CE       net (fanout=1)        0.285   sDriver/counter[4]_PWR_6_o_equal_2_o_inv
    SLICE_X4Y50.CLK      Tceck                 0.331   sDriver/counter<3>
                                                       sDriver/counter_2
    -------------------------------------------------  ---------------------------
    Total                                      1.761ns (1.037ns logic, 0.724ns route)
                                                       (58.9% logic, 41.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     198.104ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sDriver/counter_0 (FF)
  Destination:          sDriver/counter_2 (FF)
  Requirement:          200.000ns
  Data Path Delay:      1.679ns (Levels of Logic = 1)
  Clock Path Skew:      -0.013ns (0.278 - 0.291)
  Source Clock:         o_PSCLK_OBUF rising at 0.000ns
  Destination Clock:    o_PSCLK_OBUF rising at 200.000ns
  Clock Uncertainty:    0.204ns

  Clock Uncertainty:          0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.401ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sDriver/counter_0 to sDriver/counter_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y50.DQ       Tcko                  0.391   sDriver/counter<0>
                                                       sDriver/counter_0
    SLICE_X5Y50.D5       net (fanout=4)        0.413   sDriver/counter<0>
    SLICE_X5Y50.D        Tilo                  0.259   sDriver/latch
                                                       sDriver/counter[4]_PWR_6_o_equal_2_o_inv1
    SLICE_X4Y50.CE       net (fanout=1)        0.285   sDriver/counter[4]_PWR_6_o_equal_2_o_inv
    SLICE_X4Y50.CLK      Tceck                 0.331   sDriver/counter<3>
                                                       sDriver/counter_2
    -------------------------------------------------  ---------------------------
    Total                                      1.679ns (0.981ns logic, 0.698ns route)
                                                       (58.4% logic, 41.6% route)

--------------------------------------------------------------------------------

Paths for end point sDriver/counter_1 (SLICE_X4Y50.CE), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     197.961ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sDriver/counter_1 (FF)
  Destination:          sDriver/counter_1 (FF)
  Requirement:          200.000ns
  Data Path Delay:      1.835ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         o_PSCLK_OBUF rising at 0.000ns
  Destination Clock:    o_PSCLK_OBUF rising at 200.000ns
  Clock Uncertainty:    0.204ns

  Clock Uncertainty:          0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.401ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sDriver/counter_1 to sDriver/counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y50.AMUX     Tshcko                0.488   sDriver/counter<3>
                                                       sDriver/counter_1
    SLICE_X5Y50.D1       net (fanout=4)        0.507   sDriver/counter<1>
    SLICE_X5Y50.D        Tilo                  0.259   sDriver/latch
                                                       sDriver/counter[4]_PWR_6_o_equal_2_o_inv1
    SLICE_X4Y50.CE       net (fanout=1)        0.285   sDriver/counter[4]_PWR_6_o_equal_2_o_inv
    SLICE_X4Y50.CLK      Tceck                 0.296   sDriver/counter<3>
                                                       sDriver/counter_1
    -------------------------------------------------  ---------------------------
    Total                                      1.835ns (1.043ns logic, 0.792ns route)
                                                       (56.8% logic, 43.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     198.070ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sDriver/counter_3 (FF)
  Destination:          sDriver/counter_1 (FF)
  Requirement:          200.000ns
  Data Path Delay:      1.726ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         o_PSCLK_OBUF rising at 0.000ns
  Destination Clock:    o_PSCLK_OBUF rising at 200.000ns
  Clock Uncertainty:    0.204ns

  Clock Uncertainty:          0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.401ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sDriver/counter_3 to sDriver/counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y50.BQ       Tcko                  0.447   sDriver/counter<3>
                                                       sDriver/counter_3
    SLICE_X5Y50.D2       net (fanout=3)        0.439   sDriver/counter<3>
    SLICE_X5Y50.D        Tilo                  0.259   sDriver/latch
                                                       sDriver/counter[4]_PWR_6_o_equal_2_o_inv1
    SLICE_X4Y50.CE       net (fanout=1)        0.285   sDriver/counter[4]_PWR_6_o_equal_2_o_inv
    SLICE_X4Y50.CLK      Tceck                 0.296   sDriver/counter<3>
                                                       sDriver/counter_1
    -------------------------------------------------  ---------------------------
    Total                                      1.726ns (1.002ns logic, 0.724ns route)
                                                       (58.1% logic, 41.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     198.139ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sDriver/counter_0 (FF)
  Destination:          sDriver/counter_1 (FF)
  Requirement:          200.000ns
  Data Path Delay:      1.644ns (Levels of Logic = 1)
  Clock Path Skew:      -0.013ns (0.278 - 0.291)
  Source Clock:         o_PSCLK_OBUF rising at 0.000ns
  Destination Clock:    o_PSCLK_OBUF rising at 200.000ns
  Clock Uncertainty:    0.204ns

  Clock Uncertainty:          0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.401ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sDriver/counter_0 to sDriver/counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y50.DQ       Tcko                  0.391   sDriver/counter<0>
                                                       sDriver/counter_0
    SLICE_X5Y50.D5       net (fanout=4)        0.413   sDriver/counter<0>
    SLICE_X5Y50.D        Tilo                  0.259   sDriver/latch
                                                       sDriver/counter[4]_PWR_6_o_equal_2_o_inv1
    SLICE_X4Y50.CE       net (fanout=1)        0.285   sDriver/counter[4]_PWR_6_o_equal_2_o_inv
    SLICE_X4Y50.CLK      Tceck                 0.296   sDriver/counter<3>
                                                       sDriver/counter_1
    -------------------------------------------------  ---------------------------
    Total                                      1.644ns (0.946ns logic, 0.698ns route)
                                                       (57.5% logic, 42.5% route)

--------------------------------------------------------------------------------

Paths for end point sDriver/counter_4 (SLICE_X4Y50.CE), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     197.963ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sDriver/counter_1 (FF)
  Destination:          sDriver/counter_4 (FF)
  Requirement:          200.000ns
  Data Path Delay:      1.833ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         o_PSCLK_OBUF rising at 0.000ns
  Destination Clock:    o_PSCLK_OBUF rising at 200.000ns
  Clock Uncertainty:    0.204ns

  Clock Uncertainty:          0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.401ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sDriver/counter_1 to sDriver/counter_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y50.AMUX     Tshcko                0.488   sDriver/counter<3>
                                                       sDriver/counter_1
    SLICE_X5Y50.D1       net (fanout=4)        0.507   sDriver/counter<1>
    SLICE_X5Y50.D        Tilo                  0.259   sDriver/latch
                                                       sDriver/counter[4]_PWR_6_o_equal_2_o_inv1
    SLICE_X4Y50.CE       net (fanout=1)        0.285   sDriver/counter[4]_PWR_6_o_equal_2_o_inv
    SLICE_X4Y50.CLK      Tceck                 0.294   sDriver/counter<3>
                                                       sDriver/counter_4
    -------------------------------------------------  ---------------------------
    Total                                      1.833ns (1.041ns logic, 0.792ns route)
                                                       (56.8% logic, 43.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     198.072ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sDriver/counter_3 (FF)
  Destination:          sDriver/counter_4 (FF)
  Requirement:          200.000ns
  Data Path Delay:      1.724ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         o_PSCLK_OBUF rising at 0.000ns
  Destination Clock:    o_PSCLK_OBUF rising at 200.000ns
  Clock Uncertainty:    0.204ns

  Clock Uncertainty:          0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.401ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sDriver/counter_3 to sDriver/counter_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y50.BQ       Tcko                  0.447   sDriver/counter<3>
                                                       sDriver/counter_3
    SLICE_X5Y50.D2       net (fanout=3)        0.439   sDriver/counter<3>
    SLICE_X5Y50.D        Tilo                  0.259   sDriver/latch
                                                       sDriver/counter[4]_PWR_6_o_equal_2_o_inv1
    SLICE_X4Y50.CE       net (fanout=1)        0.285   sDriver/counter[4]_PWR_6_o_equal_2_o_inv
    SLICE_X4Y50.CLK      Tceck                 0.294   sDriver/counter<3>
                                                       sDriver/counter_4
    -------------------------------------------------  ---------------------------
    Total                                      1.724ns (1.000ns logic, 0.724ns route)
                                                       (58.0% logic, 42.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     198.141ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sDriver/counter_0 (FF)
  Destination:          sDriver/counter_4 (FF)
  Requirement:          200.000ns
  Data Path Delay:      1.642ns (Levels of Logic = 1)
  Clock Path Skew:      -0.013ns (0.278 - 0.291)
  Source Clock:         o_PSCLK_OBUF rising at 0.000ns
  Destination Clock:    o_PSCLK_OBUF rising at 200.000ns
  Clock Uncertainty:    0.204ns

  Clock Uncertainty:          0.204ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.401ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sDriver/counter_0 to sDriver/counter_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y50.DQ       Tcko                  0.391   sDriver/counter<0>
                                                       sDriver/counter_0
    SLICE_X5Y50.D5       net (fanout=4)        0.413   sDriver/counter<0>
    SLICE_X5Y50.D        Tilo                  0.259   sDriver/latch
                                                       sDriver/counter[4]_PWR_6_o_equal_2_o_inv1
    SLICE_X4Y50.CE       net (fanout=1)        0.285   sDriver/counter[4]_PWR_6_o_equal_2_o_inv
    SLICE_X4Y50.CLK      Tceck                 0.294   sDriver/counter<3>
                                                       sDriver/counter_4
    -------------------------------------------------  ---------------------------
    Total                                      1.642ns (0.944ns logic, 0.698ns route)
                                                       (57.5% logic, 42.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLKGEN_clkout0 = PERIOD TIMEGRP "CLKGEN_clkout0" TS_i_CLK * 0.1 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point lDriver/counter_0 (SLICE_X1Y35.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.410ns (requirement - (clock path skew + uncertainty - data path))
  Source:               lDriver/counter_4 (FF)
  Destination:          lDriver/counter_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.410ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         o_PSCLK_OBUF rising at 200.000ns
  Destination Clock:    o_PSCLK_OBUF rising at 200.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: lDriver/counter_4 to lDriver/counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y35.CQ       Tcko                  0.198   lDriver/latch
                                                       lDriver/counter_4
    SLICE_X1Y35.C5       net (fanout=2)        0.057   lDriver/counter<4>
    SLICE_X1Y35.CLK      Tah         (-Th)    -0.155   lDriver/latch
                                                       lDriver/counter_0_rstpot
                                                       lDriver/counter_0
    -------------------------------------------------  ---------------------------
    Total                                      0.410ns (0.353ns logic, 0.057ns route)
                                                       (86.1% logic, 13.9% route)

--------------------------------------------------------------------------------

Paths for end point sDriver/counter_4 (SLICE_X4Y50.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.435ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sDriver/counter_3 (FF)
  Destination:          sDriver/counter_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.435ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         o_PSCLK_OBUF rising at 200.000ns
  Destination Clock:    o_PSCLK_OBUF rising at 200.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: sDriver/counter_3 to sDriver/counter_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y50.BQ       Tcko                  0.234   sDriver/counter<3>
                                                       sDriver/counter_3
    SLICE_X4Y50.B5       net (fanout=3)        0.070   sDriver/counter<3>
    SLICE_X4Y50.CLK      Tah         (-Th)    -0.131   sDriver/counter<3>
                                                       sDriver/Result<4>1
                                                       sDriver/counter_4
    -------------------------------------------------  ---------------------------
    Total                                      0.435ns (0.365ns logic, 0.070ns route)
                                                       (83.9% logic, 16.1% route)

--------------------------------------------------------------------------------

Paths for end point sDriver/counter_0 (SLICE_X7Y50.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.436ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sDriver/counter_0 (FF)
  Destination:          sDriver/counter_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.436ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         o_PSCLK_OBUF rising at 200.000ns
  Destination Clock:    o_PSCLK_OBUF rising at 200.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: sDriver/counter_0 to sDriver/counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y50.DQ       Tcko                  0.198   sDriver/counter<0>
                                                       sDriver/counter_0
    SLICE_X7Y50.D6       net (fanout=4)        0.023   sDriver/counter<0>
    SLICE_X7Y50.CLK      Tah         (-Th)    -0.215   sDriver/counter<0>
                                                       sDriver/counter_0_rstpot
                                                       sDriver/counter_0
    -------------------------------------------------  ---------------------------
    Total                                      0.436ns (0.413ns logic, 0.023ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLKGEN_clkout0 = PERIOD TIMEGRP "CLKGEN_clkout0" TS_i_CLK * 0.1 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 198.270ns (period - min period limit)
  Period: 200.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: CLKGEN/clkout1_buf/I0
  Logical resource: CLKGEN/clkout1_buf/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: CLKGEN/clkout0
--------------------------------------------------------------------------------
Slack: 199.595ns (period - min period limit)
  Period: 200.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: sDriver/counter<3>/CLK
  Logical resource: sDriver/counter_1/CK
  Location pin: SLICE_X4Y50.CLK
  Clock network: o_PSCLK_OBUF
--------------------------------------------------------------------------------
Slack: 199.595ns (period - min period limit)
  Period: 200.000ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: sDriver/counter<3>/CLK
  Logical resource: sDriver/counter_2/CK
  Location pin: SLICE_X4Y50.CLK
  Clock network: o_PSCLK_OBUF
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_i_CLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_i_CLK                       |     20.000ns|      5.000ns|      0.207ns|            0|            0|            0|           69|
| TS_CLKGEN_clkout0             |    200.000ns|      2.074ns|          N/A|            0|            0|           69|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock i_CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
i_CLK          |    2.074|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 69 paths, 0 nets, and 46 connections

Design statistics:
   Minimum period:   5.000ns{1}   (Maximum frequency: 200.000MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Mar 03 20:21:51 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 166 MB



