EESchema-LIBRARY Version 2.3
#encoding utf-8
#
# C
#
DEF C C 0 10 N Y 1 F N
F0 "C" 25 100 50 H V L CNN
F1 "C" 25 -100 50 H V L CNN
F2 "" 38 -150 50 H V C CNN
F3 "" 0 0 50 H V C CNN
$FPLIST
 C?
 C_????_*
 C_????
 SMD*_c
 Capacitor*
$ENDFPLIST
DRAW
P 2 0 1 20  -80 -30  80 -30 N
P 2 0 1 20  -80 30  80 30 N
X ~ 1 0 150 110 D 40 40 1 1 P
X ~ 2 0 -150 110 U 40 40 1 1 P
ENDDRAW
ENDDEF
#
# MK20DX128VLH5
#
DEF MK20DX128VLH5 U 0 40 Y Y 1 F N
F0 "U" 2000 -3000 60 H V C CNN
F1 "MK20DX128VLH5" 0 0 60 H V C CNN
F2 "" -1100 700 60 H V C CNN
F3 "" -1100 700 60 H V C CNN
DRAW
S 2100 2500 -1600 -2700 0 1 0 N
X PTE0/UART1_TX 1 -1800 1950 200 R 50 50 1 1 I
X PTE1/LLWU_P0/UART1_RX 2 -1800 1800 200 R 50 50 1 1 I
X VDD 3 -700 2700 200 D 50 50 1 1 W
X VSS 4 -150 -2900 200 U 50 50 1 1 I
X USB0_DP 5 -1800 -400 200 R 50 50 1 1 I
X USB0_DM 6 -1800 -550 200 R 50 50 1 1 I
X VOUT33 7 -1800 -700 200 R 50 50 1 1 I
X VREGIN 8 -1800 -850 200 R 50 50 1 1 I
X ADC0_DP0 9 -1800 1550 200 R 50 50 1 1 I
X ADC0_DM0 10 -1800 1400 200 R 50 50 1 1 I
X EXTAL32 20 -1800 -1350 200 R 50 50 1 1 I
X VDD 30 -550 2700 200 D 50 50 1 1 W
X PTB17/UART0_TX 40 2300 1000 200 L 50 50 1 1 I
X PTC5/LLWU_P9/SPI0_SCK 50 2300 -300 200 L 50 50 1 1 I
X PTD3/SPI0_SIN/UART2_TX 60 2300 -2000 200 L 50 50 1 1 I
X ADC0_DP3 11 -1800 1250 200 R 50 50 1 1 I
X VBAT 21 650 2700 200 D 50 50 1 1 I
X VSS 31 0 -2900 200 U 50 50 1 1 I
X PTB18 41 2300 850 200 L 50 50 1 1 I
X PTC6/LLWU_P10/SPI0_SOUT 51 2300 -450 200 L 50 50 1 1 I
X PTD4/LLWU_P14/SPI0_PCS1/~UART0_RTS 61 2300 -2150 200 L 50 50 1 1 I
X ADC0_DM3 12 -1800 1100 200 R 50 50 1 1 I
X PTA0/JTAG_TCLK 22 -1800 600 200 R 50 50 1 1 I
X PTA18/EXTAL 32 -1800 -1750 200 R 50 50 1 1 I
X PTB19 42 2300 700 200 L 50 50 1 1 I
X PTC7/SPI0_SIN 52 2300 -600 200 L 50 50 1 1 I
X PTD5/SPI0_PCS2/~UART0_CTS~/~UART0_COL 62 2300 -2300 200 L 50 50 1 1 I
X VDDA 13 -150 2700 200 D 50 50 1 1 I
X PTA1/JTAG_TDI 23 -1800 450 200 R 50 50 1 1 I
X PTA19/XTAL 33 -1800 -1900 200 R 50 50 1 1 I
X PTC0/SPI0_PCS4 43 2300 450 200 L 50 50 1 1 I
X PTC8 53 2300 -850 200 L 50 50 1 1 I
X PTD6/LLWU_P15/SPI0_PCS3/UART0_RX 63 2300 -2450 200 L 50 50 1 1 I
X VREFH 14 250 2700 200 D 50 50 1 1 I
X PTA2/JTAG_TDO 24 -1800 300 200 R 50 50 1 1 I
X ~RESET 34 -1800 -1100 200 R 50 50 1 1 I
X PTC1/LLWU_P6/SPI0_PCS3/~UART1_RTS 44 2300 300 200 L 50 50 1 1 I
X PTC9 54 2300 -1000 200 L 50 50 1 1 I
X PTD7/UART0_TX 64 2300 -2600 200 L 50 50 1 1 I
X VREFL 15 400 2700 200 D 50 50 1 1 I
X PTA3/JTAG_TMS 25 -1800 150 200 R 50 50 1 1 I
X PTB0/LLWU_P5/I2C0_SCL 35 2300 1750 200 L 50 50 1 1 I
X PTC2/SPI0_PCS2/~UART1_CTS 45 2300 150 200 L 50 50 1 1 I
X PTC10 55 2300 -1150 200 L 50 50 1 1 I
X VSSA 16 0 2700 200 D 50 50 1 1 I
X PTA4/LLWU_P3/NMI/EZP_CS 26 -1800 0 200 R 50 50 1 1 I
X PTB1/I2C0_SDA 36 2300 1600 200 L 50 50 1 1 I
X PTC3/LLWU_P7/SPI0_PCS1/UART1_RX 46 2300 0 200 L 50 50 1 1 I
X PTC11/LLWU_P11 56 2300 -1300 200 L 50 50 1 1 I
X VREF_OUT/CMP1_IN5/CMP0_IN5 17 2300 2400 200 L 50 50 1 1 I
X PTA5/~JTAG_TRST 27 -1800 -150 200 R 50 50 1 1 I
X PTB2/I2C0_SCL/~UART0_RTS 37 2300 1450 200 L 50 50 1 1 I
X VSS 47 150 -2900 200 U 50 50 1 1 I
X PTD0/LLWU_P12/SPI0_PCS0/~UART2_RTS 57 2300 -1550 200 L 50 50 1 1 I
X CMP1_IN3/ADC0_SE23 18 -1800 850 200 R 50 50 1 1 I
X PTA12 28 2300 2150 200 L 50 50 1 1 I
X PTB3/I2C0_SDA/~UART0_CTS~/~UART0_COL 38 2300 1300 200 L 50 50 1 1 I
X VDD 48 -400 2700 200 D 50 50 1 1 W
X PTD1/SPI0_SCK/~UART2_CTS 58 2300 -1700 200 L 50 50 1 1 I
X XTAL32 19 -1800 -1500 200 R 50 50 1 1 I
X PTA13/LLWU_P4 29 2300 2000 200 L 50 50 1 1 I
X PTB16/UART0_RX 39 2300 1150 200 L 50 50 1 1 I
X PTC4/LLWU_P8/SPI0_PCS0/UART1_TX 49 2300 -150 200 L 50 50 1 1 I
X PTD2/LLWU_P13/SPI0_SOUT/UART2_RX 59 2300 -1850 200 L 50 50 1 1 I
ENDDRAW
ENDDEF
#
#End Library
