-- Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, the Altera Quartus II License Agreement,
-- the Altera MegaCore Function License Agreement, or other 
-- applicable license agreement, including, without limitation, 
-- that your use is for the sole purpose of programming logic 
-- devices manufactured by Altera and sold by Altera or its 
-- authorized distributors.  Please refer to the applicable 
-- agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus II 64-Bit"
-- VERSION "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition"

-- DATE "05/10/2015 23:29:53"

-- 
-- Device: Altera 5CSEMA5F31C6 Package FBGA896
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY ALTERA_LNSIM;
LIBRARY CYCLONEV;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE ALTERA_LNSIM.ALTERA_LNSIM_COMPONENTS.ALL;
USE CYCLONEV.CYCLONEV_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	CCD IS
    PORT (
	LEDR : OUT std_logic_vector(9 DOWNTO 0);
	CLOCK_50 : IN std_logic;
	SW : IN std_logic_vector(9 DOWNTO 0);
	TD_CLK27 : IN std_logic;
	TD_DATA : IN std_logic_vector(7 DOWNTO 0);
	TD_HS : IN std_logic;
	TD_VS : IN std_logic;
	TD_RESET_N : OUT std_logic;
	KEY : IN std_logic_vector(3 DOWNTO 0);
	VGA_B : OUT std_logic_vector(7 DOWNTO 0);
	VGA_G : OUT std_logic_vector(7 DOWNTO 0);
	VGA_R : OUT std_logic_vector(7 DOWNTO 0);
	VGA_CLK : OUT std_logic;
	VGA_BLANK_N : OUT std_logic;
	VGA_HS : OUT std_logic;
	VGA_VS : OUT std_logic;
	VGA_SYNC_N : OUT std_logic;
	DRAM_ADDR : OUT std_logic_vector(12 DOWNTO 0);
	DRAM_BA : OUT std_logic_vector(1 DOWNTO 0);
	DRAM_CAS_N : OUT std_logic;
	DRAM_CKE : OUT std_logic;
	DRAM_CLK : OUT std_logic;
	DRAM_CS_N : OUT std_logic;
	DRAM_DQ : INOUT std_logic_vector(15 DOWNTO 0);
	DRAM_RAS_N : OUT std_logic;
	DRAM_WE_N : OUT std_logic;
	DRAM_LDQM : OUT std_logic;
	DRAM_UDQM : OUT std_logic
	);
END CCD;

-- Design Ports Information
-- LEDR[0]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[1]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[2]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[3]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[4]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[5]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[7]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[8]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- LEDR[9]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[0]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[1]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[2]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[3]	=>  Location: PIN_AF10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[4]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[5]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[6]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[7]	=>  Location: PIN_AC9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[8]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- SW[9]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- TD_HS	=>  Location: PIN_A5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- TD_VS	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- TD_RESET_N	=>  Location: PIN_F6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[2]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[3]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[0]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[1]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[2]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[3]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[4]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[5]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[6]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_B[7]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[0]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[1]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[2]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[3]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[4]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[5]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[6]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_G[7]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[0]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[1]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[2]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[3]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[4]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[5]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[6]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_R[7]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_CLK	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_BLANK_N	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_HS	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_VS	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- VGA_SYNC_N	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_ADDR[0]	=>  Location: PIN_AK14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_ADDR[1]	=>  Location: PIN_AH14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_ADDR[2]	=>  Location: PIN_AG15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_ADDR[3]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_ADDR[4]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_ADDR[5]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_ADDR[6]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_ADDR[7]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_ADDR[8]	=>  Location: PIN_AH15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_ADDR[9]	=>  Location: PIN_AG13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_ADDR[10]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_ADDR[11]	=>  Location: PIN_AH13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_ADDR[12]	=>  Location: PIN_AJ14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_BA[0]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_BA[1]	=>  Location: PIN_AJ12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_CAS_N	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_CKE	=>  Location: PIN_AK13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_CLK	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_CS_N	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_RAS_N	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_WE_N	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_LDQM	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_UDQM	=>  Location: PIN_AK12,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_DQ[0]	=>  Location: PIN_AK6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_DQ[1]	=>  Location: PIN_AJ7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_DQ[2]	=>  Location: PIN_AK7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_DQ[3]	=>  Location: PIN_AK8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_DQ[4]	=>  Location: PIN_AK9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_DQ[5]	=>  Location: PIN_AG10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_DQ[6]	=>  Location: PIN_AK11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_DQ[7]	=>  Location: PIN_AJ11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_DQ[8]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_DQ[9]	=>  Location: PIN_AJ10,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_DQ[10]	=>  Location: PIN_AJ9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_DQ[11]	=>  Location: PIN_AH9,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_DQ[12]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_DQ[13]	=>  Location: PIN_AH7,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_DQ[14]	=>  Location: PIN_AJ6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- DRAM_DQ[15]	=>  Location: PIN_AJ5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[0]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- KEY[1]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- TD_CLK27	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- TD_DATA[4]	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- TD_DATA[0]	=>  Location: PIN_D2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- TD_DATA[7]	=>  Location: PIN_B3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- TD_DATA[5]	=>  Location: PIN_E1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- TD_DATA[6]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- TD_DATA[1]	=>  Location: PIN_B1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- TD_DATA[2]	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- TD_DATA[3]	=>  Location: PIN_B2,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF CCD IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_LEDR : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_CLOCK_50 : std_logic;
SIGNAL ww_SW : std_logic_vector(9 DOWNTO 0);
SIGNAL ww_TD_CLK27 : std_logic;
SIGNAL ww_TD_DATA : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_TD_HS : std_logic;
SIGNAL ww_TD_VS : std_logic;
SIGNAL ww_TD_RESET_N : std_logic;
SIGNAL ww_KEY : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_VGA_B : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_VGA_G : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_VGA_R : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_VGA_CLK : std_logic;
SIGNAL ww_VGA_BLANK_N : std_logic;
SIGNAL ww_VGA_HS : std_logic;
SIGNAL ww_VGA_VS : std_logic;
SIGNAL ww_VGA_SYNC_N : std_logic;
SIGNAL ww_DRAM_ADDR : std_logic_vector(12 DOWNTO 0);
SIGNAL ww_DRAM_BA : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_DRAM_CAS_N : std_logic;
SIGNAL ww_DRAM_CKE : std_logic;
SIGNAL ww_DRAM_CLK : std_logic;
SIGNAL ww_DRAM_CS_N : std_logic;
SIGNAL ww_DRAM_RAS_N : std_logic;
SIGNAL ww_DRAM_WE_N : std_logic;
SIGNAL ww_DRAM_LDQM : std_logic;
SIGNAL ww_DRAM_UDQM : std_logic;
SIGNAL \u4|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \u4|ram_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u4|ram_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u4|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \u5|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \u5|ram_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u5|ram_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u5|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(19 DOWNTO 0);
SIGNAL \u2|Mult0~8_ACLR_bus\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u2|Mult0~8_CLK_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u2|Mult0~8_ENA_bus\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u2|Mult0~8_AX_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u2|Mult0~8_AY_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u2|Mult0~8_RESULTA_bus\ : std_logic_vector(63 DOWNTO 0);
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_CLKIN_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_MHI_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER_VCO0PH_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|pll_0|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER_VCO0PH_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER_VCO0PH_bus\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u2|Mult0~8_resulta\ : std_logic;
SIGNAL \u2|Mult0~9\ : std_logic;
SIGNAL \u2|Mult0~10\ : std_logic;
SIGNAL \u2|Mult0~16\ : std_logic;
SIGNAL \u2|Mult0~17\ : std_logic;
SIGNAL \u2|Mult0~18\ : std_logic;
SIGNAL \u2|Mult0~19\ : std_logic;
SIGNAL \u2|Mult0~20\ : std_logic;
SIGNAL \u2|Mult0~21\ : std_logic;
SIGNAL \u2|Mult0~22\ : std_logic;
SIGNAL \u2|Mult0~23\ : std_logic;
SIGNAL \u2|Mult0~24\ : std_logic;
SIGNAL \u2|Mult0~25\ : std_logic;
SIGNAL \u2|Mult0~26\ : std_logic;
SIGNAL \u2|Mult0~27\ : std_logic;
SIGNAL \u2|Mult0~28\ : std_logic;
SIGNAL \u2|Mult0~29\ : std_logic;
SIGNAL \u2|Mult0~30\ : std_logic;
SIGNAL \u2|Mult0~31\ : std_logic;
SIGNAL \u2|Mult0~32\ : std_logic;
SIGNAL \u2|Mult0~33\ : std_logic;
SIGNAL \u2|Mult0~34\ : std_logic;
SIGNAL \u2|Mult0~35\ : std_logic;
SIGNAL \u2|Mult0~36\ : std_logic;
SIGNAL \u2|Mult0~37\ : std_logic;
SIGNAL \u2|Mult0~38\ : std_logic;
SIGNAL \u2|Mult0~39\ : std_logic;
SIGNAL \u2|Mult0~40\ : std_logic;
SIGNAL \u2|Mult0~41\ : std_logic;
SIGNAL \u2|Mult0~42\ : std_logic;
SIGNAL \u2|Mult0~43\ : std_logic;
SIGNAL \u2|Mult0~44\ : std_logic;
SIGNAL \u2|Mult0~45\ : std_logic;
SIGNAL \u2|Mult0~46\ : std_logic;
SIGNAL \u2|Mult0~47\ : std_logic;
SIGNAL \u2|Mult0~48\ : std_logic;
SIGNAL \u2|Mult0~49\ : std_logic;
SIGNAL \u2|Mult0~50\ : std_logic;
SIGNAL \u2|Mult0~51\ : std_logic;
SIGNAL \u2|Mult0~52\ : std_logic;
SIGNAL \u2|Mult0~53\ : std_logic;
SIGNAL \u2|Mult0~54\ : std_logic;
SIGNAL \u2|Mult0~55\ : std_logic;
SIGNAL \u2|Mult0~56\ : std_logic;
SIGNAL \u2|Mult0~57\ : std_logic;
SIGNAL \u2|Mult0~58\ : std_logic;
SIGNAL \u2|Mult0~59\ : std_logic;
SIGNAL \u2|Mult0~60\ : std_logic;
SIGNAL \u2|Mult0~61\ : std_logic;
SIGNAL \u2|Mult0~62\ : std_logic;
SIGNAL \u2|Mult0~63\ : std_logic;
SIGNAL \u2|Mult0~64\ : std_logic;
SIGNAL \u2|Mult0~65\ : std_logic;
SIGNAL \u2|Mult0~66\ : std_logic;
SIGNAL \u2|Mult0~67\ : std_logic;
SIGNAL \u2|Mult0~68\ : std_logic;
SIGNAL \u2|Mult0~69\ : std_logic;
SIGNAL \u2|Mult0~70\ : std_logic;
SIGNAL \u2|Mult0~71\ : std_logic;
SIGNAL \SW[0]~input_o\ : std_logic;
SIGNAL \SW[1]~input_o\ : std_logic;
SIGNAL \SW[2]~input_o\ : std_logic;
SIGNAL \SW[3]~input_o\ : std_logic;
SIGNAL \SW[4]~input_o\ : std_logic;
SIGNAL \SW[5]~input_o\ : std_logic;
SIGNAL \SW[6]~input_o\ : std_logic;
SIGNAL \SW[7]~input_o\ : std_logic;
SIGNAL \SW[8]~input_o\ : std_logic;
SIGNAL \SW[9]~input_o\ : std_logic;
SIGNAL \TD_HS~input_o\ : std_logic;
SIGNAL \TD_VS~input_o\ : std_logic;
SIGNAL \KEY[2]~input_o\ : std_logic;
SIGNAL \KEY[3]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[8]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[9]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[10]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[11]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[12]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[13]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[14]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[15]~input_o\ : std_logic;
SIGNAL \~QUARTUS_CREATED_GND~I_combout\ : std_logic;
SIGNAL \CLOCK_50~input_o\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF\ : std_logic;
SIGNAL \CLOCK_50~inputCLKENA0_outclk\ : std_logic;
SIGNAL \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\ : std_logic;
SIGNAL \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN5\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\ : std_logic;
SIGNAL \KEY[1]~input_o\ : std_logic;
SIGNAL \TD_CLK27~input_o\ : std_logic;
SIGNAL \TD_CLK27~inputCLKENA0_outclk\ : std_logic;
SIGNAL \TD_DATA[1]~input_o\ : std_logic;
SIGNAL \u3|tv_buff[0][1]~q\ : std_logic;
SIGNAL \TD_DATA[4]~input_o\ : std_logic;
SIGNAL \u3|tv_buff[0][4]~q\ : std_logic;
SIGNAL \u3|process_0~12_combout\ : std_logic;
SIGNAL \TD_DATA[5]~input_o\ : std_logic;
SIGNAL \u3|tv_buff[0][5]~q\ : std_logic;
SIGNAL \TD_DATA[3]~input_o\ : std_logic;
SIGNAL \u3|tv_buff[0][3]~q\ : std_logic;
SIGNAL \TD_DATA[2]~input_o\ : std_logic;
SIGNAL \u3|tv_buff[0][2]~q\ : std_logic;
SIGNAL \TD_DATA[6]~input_o\ : std_logic;
SIGNAL \u3|tv_buff[0][6]~q\ : std_logic;
SIGNAL \u3|process_0~13_combout\ : std_logic;
SIGNAL \TD_DATA[7]~input_o\ : std_logic;
SIGNAL \u3|tv_buff[0][7]~q\ : std_logic;
SIGNAL \u3|tv_buff[1][2]~q\ : std_logic;
SIGNAL \TD_DATA[0]~input_o\ : std_logic;
SIGNAL \u3|tv_buff[0][0]~q\ : std_logic;
SIGNAL \u3|tv_buff[1][0]~q\ : std_logic;
SIGNAL \u3|tv_buff[1][1]~q\ : std_logic;
SIGNAL \u3|tv_buff[1][4]~q\ : std_logic;
SIGNAL \u3|tv_buff[1][3]~q\ : std_logic;
SIGNAL \u3|process_0~2_combout\ : std_logic;
SIGNAL \u3|tv_buff[1][5]~q\ : std_logic;
SIGNAL \u3|tv_buff[1][0]~DUPLICATE_q\ : std_logic;
SIGNAL \u3|tv_buff[2][0]~DUPLICATE_q\ : std_logic;
SIGNAL \u3|tv_buff[1][7]~q\ : std_logic;
SIGNAL \u3|tv_buff[2][1]~q\ : std_logic;
SIGNAL \u3|tv_buff[1][6]~q\ : std_logic;
SIGNAL \u3|tv_buff[2][2]~q\ : std_logic;
SIGNAL \u3|process_0~3_combout\ : std_logic;
SIGNAL \u3|tv_buff[1][7]~DUPLICATE_q\ : std_logic;
SIGNAL \u3|tv_buff[2][7]~q\ : std_logic;
SIGNAL \u3|tv_buff[3][7]~q\ : std_logic;
SIGNAL \u3|tv_buff[1][4]~DUPLICATE_q\ : std_logic;
SIGNAL \u3|tv_buff[2][4]~q\ : std_logic;
SIGNAL \u3|tv_buff[3][4]~q\ : std_logic;
SIGNAL \u3|tv_buff[3][1]~q\ : std_logic;
SIGNAL \u3|tv_buff[3][2]~q\ : std_logic;
SIGNAL \u3|tv_buff[1][3]~DUPLICATE_q\ : std_logic;
SIGNAL \u3|tv_buff[2][3]~q\ : std_logic;
SIGNAL \u3|tv_buff[3][3]~q\ : std_logic;
SIGNAL \u3|tv_buff[2][6]~q\ : std_logic;
SIGNAL \u3|tv_buff[3][6]~q\ : std_logic;
SIGNAL \u3|tv_buff[1][5]~DUPLICATE_q\ : std_logic;
SIGNAL \u3|tv_buff[2][5]~q\ : std_logic;
SIGNAL \u3|tv_buff[3][5]~q\ : std_logic;
SIGNAL \u3|process_0~0_combout\ : std_logic;
SIGNAL \u3|tv_buff[2][0]~q\ : std_logic;
SIGNAL \u3|tv_buff[3][0]~q\ : std_logic;
SIGNAL \u3|process_0~1_combout\ : std_logic;
SIGNAL \u3|process_0~4_combout\ : std_logic;
SIGNAL \u3|process_0~14_combout\ : std_logic;
SIGNAL \u3|process_0~5_combout\ : std_logic;
SIGNAL \u3|videostate.IMGDONE~q\ : std_logic;
SIGNAL \u3|process_0~6_combout\ : std_logic;
SIGNAL \u3|process_0~7_combout\ : std_logic;
SIGNAL \u3|process_0~9_combout\ : std_logic;
SIGNAL \u3|process_0~8_combout\ : std_logic;
SIGNAL \u3|Selector11~0_combout\ : std_logic;
SIGNAL \u3|Selector10~1_combout\ : std_logic;
SIGNAL \u3|videostate.EAV1~q\ : std_logic;
SIGNAL \u3|Selector9~5_combout\ : std_logic;
SIGNAL \u3|Selector9~6_combout\ : std_logic;
SIGNAL \u3|Selector7~0_combout\ : std_logic;
SIGNAL \u3|videostate.VS1~q\ : std_logic;
SIGNAL \u3|Selector9~7_combout\ : std_logic;
SIGNAL \u3|process_0~10_combout\ : std_logic;
SIGNAL \u3|process_0~11_combout\ : std_logic;
SIGNAL \u3|Selector9~14_combout\ : std_logic;
SIGNAL \u3|Selector8~1_combout\ : std_logic;
SIGNAL \u3|videostate.VS2~q\ : std_logic;
SIGNAL \u3|videostate.EAV2~DUPLICATE_q\ : std_logic;
SIGNAL \u3|Selector9~8_combout\ : std_logic;
SIGNAL \u3|Selector9~9_combout\ : std_logic;
SIGNAL \u3|Selector9~10_combout\ : std_logic;
SIGNAL \u3|Selector10~0_combout\ : std_logic;
SIGNAL \u3|Selector9~15_combout\ : std_logic;
SIGNAL \u3|Selector11~1_combout\ : std_logic;
SIGNAL \u3|videostate.SAV2~q\ : std_logic;
SIGNAL \u3|Selector9~11_combout\ : std_logic;
SIGNAL \u3|Selector9~12_combout\ : std_logic;
SIGNAL \u3|Selector8~0_combout\ : std_logic;
SIGNAL \u3|Selector9~16_combout\ : std_logic;
SIGNAL \u3|videostate.SAV1~q\ : std_logic;
SIGNAL \u3|Selector9~4_combout\ : std_logic;
SIGNAL \u3|Selector12~0_combout\ : std_logic;
SIGNAL \u3|videostate.EAV2~q\ : std_logic;
SIGNAL \u3|Selector9~13_combout\ : std_logic;
SIGNAL \u3|videostate.IMGDONE~DUPLICATE_q\ : std_logic;
SIGNAL \u3|Selector4~0_combout\ : std_logic;
SIGNAL \u3|Selector5~0_combout\ : std_logic;
SIGNAL \u3|Selector5~1_combout\ : std_logic;
SIGNAL \u3|Selector4~1_combout\ : std_logic;
SIGNAL \u3|count[0]~DUPLICATE_q\ : std_logic;
SIGNAL \u3|Selector3~0_combout\ : std_logic;
SIGNAL \u3|Add0~0_combout\ : std_logic;
SIGNAL \u3|Selector2~0_combout\ : std_logic;
SIGNAL \u3|Selector1~0_combout\ : std_logic;
SIGNAL \u3|LessThan0~0_combout\ : std_logic;
SIGNAL \u3|Selector6~0_combout\ : std_logic;
SIGNAL \u3|beginfrm~q\ : std_logic;
SIGNAL \TV_FLAG[2]~feeder_combout\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\ : std_logic;
SIGNAL \u1|Add1~25_sumout\ : std_logic;
SIGNAL \u1|Add0~41_sumout\ : std_logic;
SIGNAL \u1|Xpos[9]~0_combout\ : std_logic;
SIGNAL \u1|Add0~26\ : std_logic;
SIGNAL \u1|Add0~21_sumout\ : std_logic;
SIGNAL \u1|Add0~22\ : std_logic;
SIGNAL \u1|Add0~9_sumout\ : std_logic;
SIGNAL \u1|Add0~10\ : std_logic;
SIGNAL \u1|Add0~5_sumout\ : std_logic;
SIGNAL \u1|Add0~6\ : std_logic;
SIGNAL \u1|Add0~1_sumout\ : std_logic;
SIGNAL \u1|Xpos[10]~DUPLICATE_q\ : std_logic;
SIGNAL \u1|Equal3~0_combout\ : std_logic;
SIGNAL \u1|LessThan0~1_combout\ : std_logic;
SIGNAL \u1|Add0~42\ : std_logic;
SIGNAL \u1|Add0~29_sumout\ : std_logic;
SIGNAL \u1|Add0~30\ : std_logic;
SIGNAL \u1|Add0~33_sumout\ : std_logic;
SIGNAL \u1|Add0~34\ : std_logic;
SIGNAL \u1|Add0~37_sumout\ : std_logic;
SIGNAL \u1|Add0~38\ : std_logic;
SIGNAL \u1|Add0~13_sumout\ : std_logic;
SIGNAL \u1|Add0~14\ : std_logic;
SIGNAL \u1|Add0~17_sumout\ : std_logic;
SIGNAL \u1|Add0~18\ : std_logic;
SIGNAL \u1|Add0~25_sumout\ : std_logic;
SIGNAL \u1|LessThan0~0_combout\ : std_logic;
SIGNAL \u1|Add1~30\ : std_logic;
SIGNAL \u1|Add1~21_sumout\ : std_logic;
SIGNAL \u1|Add1~22\ : std_logic;
SIGNAL \u1|Add1~17_sumout\ : std_logic;
SIGNAL \u1|Add1~18\ : std_logic;
SIGNAL \u1|Add1~13_sumout\ : std_logic;
SIGNAL \u1|Equal0~1_combout\ : std_logic;
SIGNAL \u1|Ypos[2]~0_combout\ : std_logic;
SIGNAL \u1|Add1~14\ : std_logic;
SIGNAL \u1|Add1~9_sumout\ : std_logic;
SIGNAL \u1|Add1~10\ : std_logic;
SIGNAL \u1|Add1~41_sumout\ : std_logic;
SIGNAL \u1|Add1~42\ : std_logic;
SIGNAL \u1|Add1~37_sumout\ : std_logic;
SIGNAL \u1|Add1~38\ : std_logic;
SIGNAL \u1|Add1~5_sumout\ : std_logic;
SIGNAL \u1|Ypos[9]~DUPLICATE_q\ : std_logic;
SIGNAL \u1|Add1~6\ : std_logic;
SIGNAL \u1|Add1~1_sumout\ : std_logic;
SIGNAL \u1|Ypos[6]~DUPLICATE_q\ : std_logic;
SIGNAL \u1|Equal0~0_combout\ : std_logic;
SIGNAL \u1|Equal0~2_combout\ : std_logic;
SIGNAL \u1|Add1~26\ : std_logic;
SIGNAL \u1|Add1~33_sumout\ : std_logic;
SIGNAL \u1|Add1~34\ : std_logic;
SIGNAL \u1|Add1~29_sumout\ : std_logic;
SIGNAL \u1|Equal1~0_combout\ : std_logic;
SIGNAL \u1|VGA_FRAMEEND~q\ : std_logic;
SIGNAL \Add3~13_sumout\ : std_logic;
SIGNAL \Selector59~0_combout\ : std_logic;
SIGNAL \Add3~26\ : std_logic;
SIGNAL \Add3~29_sumout\ : std_logic;
SIGNAL \Selector55~0_combout\ : std_logic;
SIGNAL \u3|Selector26~0_combout\ : std_logic;
SIGNAL \u3|endfrm~q\ : std_logic;
SIGNAL \BT656_ENDFRAME[1]~feeder_combout\ : std_logic;
SIGNAL \BT656_ENDFRAME[2]~feeder_combout\ : std_logic;
SIGNAL \Add11~1_sumout\ : std_logic;
SIGNAL \Add11~10\ : std_logic;
SIGNAL \Add11~13_sumout\ : std_logic;
SIGNAL \RAMADDR2[0]~12_combout\ : std_logic;
SIGNAL \Add11~14\ : std_logic;
SIGNAL \Add11~17_sumout\ : std_logic;
SIGNAL \Add11~18\ : std_logic;
SIGNAL \Add11~21_sumout\ : std_logic;
SIGNAL \Add10~1_sumout\ : std_logic;
SIGNAL \LessThan5~0_combout\ : std_logic;
SIGNAL \RAMADDR1[1]~0_combout\ : std_logic;
SIGNAL \Add0~1_sumout\ : std_logic;
SIGNAL \u3|WideOr2~combout\ : std_logic;
SIGNAL \u3|Selector17~0_combout\ : std_logic;
SIGNAL \u3|Selector16~0_combout\ : std_logic;
SIGNAL \u3|Selector15~0_combout\ : std_logic;
SIGNAL \u3|Selector14~0_combout\ : std_logic;
SIGNAL \u3|Selector0~0_combout\ : std_logic;
SIGNAL \u3|venable~q\ : std_logic;
SIGNAL \COLOR_CTRL.GETY~q\ : std_logic;
SIGNAL \COLOR_CTRL~5_combout\ : std_logic;
SIGNAL \COLOR_CTRL.GETY~DUPLICATE_q\ : std_logic;
SIGNAL \Comp_Y[7]~0_combout\ : std_logic;
SIGNAL \validin~feeder_combout\ : std_logic;
SIGNAL \validin~q\ : std_logic;
SIGNAL \u2|EN0~feeder_combout\ : std_logic;
SIGNAL \u2|EN0~q\ : std_logic;
SIGNAL \u2|EN1~q\ : std_logic;
SIGNAL \u2|EN2~q\ : std_logic;
SIGNAL \u2|enableout~feeder_combout\ : std_logic;
SIGNAL \u2|enableout~q\ : std_logic;
SIGNAL \Add0~22\ : std_logic;
SIGNAL \Add0~25_sumout\ : std_logic;
SIGNAL \TVADDR1[8]~1_combout\ : std_logic;
SIGNAL \Add0~26\ : std_logic;
SIGNAL \Add0~29_sumout\ : std_logic;
SIGNAL \Add0~30\ : std_logic;
SIGNAL \Add0~33_sumout\ : std_logic;
SIGNAL \LessThan0~0_combout\ : std_logic;
SIGNAL \TVADDR1[8]~0_combout\ : std_logic;
SIGNAL \Add0~2\ : std_logic;
SIGNAL \Add0~5_sumout\ : std_logic;
SIGNAL \Add0~6\ : std_logic;
SIGNAL \Add0~9_sumout\ : std_logic;
SIGNAL \Add0~10\ : std_logic;
SIGNAL \Add0~13_sumout\ : std_logic;
SIGNAL \Add0~14\ : std_logic;
SIGNAL \Add0~17_sumout\ : std_logic;
SIGNAL \Add0~18\ : std_logic;
SIGNAL \Add0~21_sumout\ : std_logic;
SIGNAL \TVADDR1[6]~DUPLICATE_q\ : std_logic;
SIGNAL \gray~10_combout\ : std_logic;
SIGNAL \TVADDR1GR_sync1[5]~feeder_combout\ : std_logic;
SIGNAL \gray~9_combout\ : std_logic;
SIGNAL \TVADDR1GR_sync0[6]~feeder_combout\ : std_logic;
SIGNAL \TVADDR1GR_sync1[6]~feeder_combout\ : std_logic;
SIGNAL \gray~8_combout\ : std_logic;
SIGNAL \TVADDR1GR[8]~feeder_combout\ : std_logic;
SIGNAL \TVADDR1GR_sync0[8]~feeder_combout\ : std_logic;
SIGNAL \TVADDR1GR_sync1[8]~feeder_combout\ : std_logic;
SIGNAL \binary~8_combout\ : std_logic;
SIGNAL \gray~11_combout\ : std_logic;
SIGNAL \TVADDR1GR_sync0[4]~feeder_combout\ : std_logic;
SIGNAL \binary~14_combout\ : std_logic;
SIGNAL \binary~15_combout\ : std_logic;
SIGNAL \Add2~13_sumout\ : std_logic;
SIGNAL \Add2~34\ : std_logic;
SIGNAL \Add2~1_sumout\ : std_logic;
SIGNAL \Add2~6\ : std_logic;
SIGNAL \Add2~9_sumout\ : std_logic;
SIGNAL \TVADDR2[8]~feeder_combout\ : std_logic;
SIGNAL \binary~9_combout\ : std_logic;
SIGNAL \TVADDR1GR_sync1[8]~DUPLICATE_q\ : std_logic;
SIGNAL \Equal0~0_combout\ : std_logic;
SIGNAL \gray~13_combout\ : std_logic;
SIGNAL \TVADDR1GR_sync0[2]~feeder_combout\ : std_logic;
SIGNAL \TVADDR1GR_sync1[2]~feeder_combout\ : std_logic;
SIGNAL \TVADDR1GR_sync1[4]~DUPLICATE_q\ : std_logic;
SIGNAL \gray~12_combout\ : std_logic;
SIGNAL \TVADDR1GR_sync0[3]~feeder_combout\ : std_logic;
SIGNAL \binary~10_combout\ : std_logic;
SIGNAL \binary~13_combout\ : std_logic;
SIGNAL \TVADDR1[1]~DUPLICATE_q\ : std_logic;
SIGNAL \gray~14_combout\ : std_logic;
SIGNAL \binary~12_combout\ : std_logic;
SIGNAL \gray~15_combout\ : std_logic;
SIGNAL \TVADDR1GR_sync0[0]~feeder_combout\ : std_logic;
SIGNAL \TVADDR1GR_sync1[0]~feeder_combout\ : std_logic;
SIGNAL \binary~11_combout\ : std_logic;
SIGNAL \TVADDR1_bin[0]~feeder_combout\ : std_logic;
SIGNAL \Equal0~1_combout\ : std_logic;
SIGNAL \Add11~22\ : std_logic;
SIGNAL \Add11~25_sumout\ : std_logic;
SIGNAL \Add11~26\ : std_logic;
SIGNAL \Add11~29_sumout\ : std_logic;
SIGNAL \Add11~30\ : std_logic;
SIGNAL \Add11~33_sumout\ : std_logic;
SIGNAL \gray~17_combout\ : std_logic;
SIGNAL \RAMADDR2GR_sync1[6]~feeder_combout\ : std_logic;
SIGNAL \gray~16_combout\ : std_logic;
SIGNAL \binary~16_combout\ : std_logic;
SIGNAL \binary~17_combout\ : std_logic;
SIGNAL \Equal1~0_combout\ : std_logic;
SIGNAL \Equal1~3_combout\ : std_logic;
SIGNAL \Selector5~0_combout\ : std_logic;
SIGNAL \SDRAM_RE_N~q\ : std_logic;
SIGNAL \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\ : std_logic;
SIGNAL \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\ : std_logic;
SIGNAL \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|i_state.010~q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|Selector6~0_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|Selector5~0_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|Selector4~0_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|Selector19~0_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|Add0~13_sumout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|refresh_counter[0]~11_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|Add0~14\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|Add0~9_sumout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|refresh_counter[1]~10_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|refresh_counter[12]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|Add0~10\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|Add0~5_sumout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|refresh_counter[2]~9_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|Add0~6\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|Add0~53_sumout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|refresh_counter[3]~18_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|Add0~54\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|Add0~49_sumout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|refresh_counter~7_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|Add0~50\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|Add0~45_sumout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|refresh_counter~6_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|Add0~46\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|Add0~41_sumout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|Add0~42\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|Add0~37_sumout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|refresh_counter~5_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|Add0~38\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|Add0~1_sumout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|refresh_counter~0_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|Add0~2\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|Add0~33_sumout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|refresh_counter~4_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|refresh_counter[9]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|Add0~34\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|Add0~29_sumout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|refresh_counter[10]~14_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|refresh_counter[10]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|Add0~30\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|Add0~25_sumout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|refresh_counter~3_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|Add0~26\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|Add0~21_sumout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|refresh_counter~2_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|Add0~22\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|Add0~17_sumout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|refresh_counter~1_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|Equal0~0_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|Equal0~1_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|Equal0~2_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|Selector8~0_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|i_state.001~q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|Selector17~0_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|i_next.010~q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|Selector9~0_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|i_state.010~DUPLICATE_q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|i_count[0]~3_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|i_state.101~DUPLICATE_q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|Selector15~0_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|i_count[2]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|Selector19~1_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|i_next.111~q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|Selector12~0_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|i_state.111~q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|Selector14~0_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|Selector14~1_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|i_count[0]~0_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|i_next.000~0_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|i_next.000~q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|Selector7~0_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|i_state.000~q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|i_count[0]~1_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|Add2~0_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|i_count[3]~2_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|Selector10~0_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|Selector10~1_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|i_state.011~q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|WideOr6~combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|Selector18~0_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|i_next.101~q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|i_state.101~0_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|i_state.101~q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|init_done~0_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|init_done~q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|Selector24~0_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ack_refresh_request~q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|refresh_request~0_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|refresh_request~q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|Selector31~0_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|Selector26~0_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|m_state.000010000~q\ : std_logic;
SIGNAL \offset[11]~feeder_combout\ : std_logic;
SIGNAL \RAMADDR1[1]~2_combout\ : std_logic;
SIGNAL \Add4~25_sumout\ : std_logic;
SIGNAL \Add4~14\ : std_logic;
SIGNAL \Add4~9_sumout\ : std_logic;
SIGNAL \LessThan3~0_combout\ : std_logic;
SIGNAL \Add4~10\ : std_logic;
SIGNAL \Add4~5_sumout\ : std_logic;
SIGNAL \Add4~6\ : std_logic;
SIGNAL \Add4~1_sumout\ : std_logic;
SIGNAL \pixcount[9]~0_combout\ : std_logic;
SIGNAL \Add4~26\ : std_logic;
SIGNAL \Add4~37_sumout\ : std_logic;
SIGNAL \Add4~38\ : std_logic;
SIGNAL \Add4~33_sumout\ : std_logic;
SIGNAL \Add4~34\ : std_logic;
SIGNAL \Add4~29_sumout\ : std_logic;
SIGNAL \Add4~30\ : std_logic;
SIGNAL \Add4~21_sumout\ : std_logic;
SIGNAL \Add4~22\ : std_logic;
SIGNAL \Add4~17_sumout\ : std_logic;
SIGNAL \Add4~18\ : std_logic;
SIGNAL \Add4~13_sumout\ : std_logic;
SIGNAL \LessThan3~1_combout\ : std_logic;
SIGNAL \Selector70~1_combout\ : std_logic;
SIGNAL \ODD~q\ : std_logic;
SIGNAL \Add6~61_sumout\ : std_logic;
SIGNAL \Add6~62\ : std_logic;
SIGNAL \Add6~65_sumout\ : std_logic;
SIGNAL \Add6~66\ : std_logic;
SIGNAL \Add6~69_sumout\ : std_logic;
SIGNAL \Add6~70\ : std_logic;
SIGNAL \Add6~73_sumout\ : std_logic;
SIGNAL \Add6~74\ : std_logic;
SIGNAL \Add6~77_sumout\ : std_logic;
SIGNAL \Add6~78\ : std_logic;
SIGNAL \Add6~81_sumout\ : std_logic;
SIGNAL \Add6~82\ : std_logic;
SIGNAL \Add6~85_sumout\ : std_logic;
SIGNAL \Add6~86\ : std_logic;
SIGNAL \Add6~89_sumout\ : std_logic;
SIGNAL \Add6~90\ : std_logic;
SIGNAL \Add6~93_sumout\ : std_logic;
SIGNAL \Add6~94\ : std_logic;
SIGNAL \Add6~97_sumout\ : std_logic;
SIGNAL \Selector111~0_combout\ : std_logic;
SIGNAL \Add6~98\ : std_logic;
SIGNAL \Add6~17_sumout\ : std_logic;
SIGNAL \Add6~18\ : std_logic;
SIGNAL \Add6~25_sumout\ : std_logic;
SIGNAL \Selector109~0_combout\ : std_logic;
SIGNAL \Add6~26\ : std_logic;
SIGNAL \Add6~29_sumout\ : std_logic;
SIGNAL \Add6~30\ : std_logic;
SIGNAL \Add6~33_sumout\ : std_logic;
SIGNAL \Selector107~0_combout\ : std_logic;
SIGNAL \Add6~34\ : std_logic;
SIGNAL \Add6~37_sumout\ : std_logic;
SIGNAL \Add6~38\ : std_logic;
SIGNAL \Add6~41_sumout\ : std_logic;
SIGNAL \Add6~42\ : std_logic;
SIGNAL \Add6~45_sumout\ : std_logic;
SIGNAL \Selector104~0_combout\ : std_logic;
SIGNAL \Add5~61_sumout\ : std_logic;
SIGNAL \Add5~62\ : std_logic;
SIGNAL \Add5~65_sumout\ : std_logic;
SIGNAL \Add5~66\ : std_logic;
SIGNAL \Add5~69_sumout\ : std_logic;
SIGNAL \Add5~70\ : std_logic;
SIGNAL \Add5~73_sumout\ : std_logic;
SIGNAL \Add5~74\ : std_logic;
SIGNAL \Add5~77_sumout\ : std_logic;
SIGNAL \Add5~78\ : std_logic;
SIGNAL \Add5~81_sumout\ : std_logic;
SIGNAL \Add5~82\ : std_logic;
SIGNAL \Add5~85_sumout\ : std_logic;
SIGNAL \Add5~86\ : std_logic;
SIGNAL \Add5~89_sumout\ : std_logic;
SIGNAL \Add5~90\ : std_logic;
SIGNAL \Add5~93_sumout\ : std_logic;
SIGNAL \Add5~94\ : std_logic;
SIGNAL \Add5~97_sumout\ : std_logic;
SIGNAL \Add5~98\ : std_logic;
SIGNAL \Add5~17_sumout\ : std_logic;
SIGNAL \Add5~18\ : std_logic;
SIGNAL \Add5~25_sumout\ : std_logic;
SIGNAL \Add5~26\ : std_logic;
SIGNAL \Add5~29_sumout\ : std_logic;
SIGNAL \Add5~30\ : std_logic;
SIGNAL \Add5~33_sumout\ : std_logic;
SIGNAL \Add5~34\ : std_logic;
SIGNAL \Add5~37_sumout\ : std_logic;
SIGNAL \Add5~38\ : std_logic;
SIGNAL \Add5~41_sumout\ : std_logic;
SIGNAL \Add5~42\ : std_logic;
SIGNAL \Add5~45_sumout\ : std_logic;
SIGNAL \Add1~61_sumout\ : std_logic;
SIGNAL \Selector31~0_combout\ : std_logic;
SIGNAL \SDRAM_ADDR[7]~0_combout\ : std_logic;
SIGNAL \SDRAM_ADDR[7]~1_combout\ : std_logic;
SIGNAL \SDRAM_ADDR[7]~2_combout\ : std_logic;
SIGNAL \Add1~62\ : std_logic;
SIGNAL \Add1~65_sumout\ : std_logic;
SIGNAL \Selector30~0_combout\ : std_logic;
SIGNAL \Add1~66\ : std_logic;
SIGNAL \Add1~69_sumout\ : std_logic;
SIGNAL \Selector29~0_combout\ : std_logic;
SIGNAL \Add1~70\ : std_logic;
SIGNAL \Add1~73_sumout\ : std_logic;
SIGNAL \Selector28~0_combout\ : std_logic;
SIGNAL \Add1~74\ : std_logic;
SIGNAL \Add1~77_sumout\ : std_logic;
SIGNAL \Selector27~0_combout\ : std_logic;
SIGNAL \Add1~78\ : std_logic;
SIGNAL \Add1~81_sumout\ : std_logic;
SIGNAL \Selector26~0_combout\ : std_logic;
SIGNAL \Add1~82\ : std_logic;
SIGNAL \Add1~85_sumout\ : std_logic;
SIGNAL \Selector25~0_combout\ : std_logic;
SIGNAL \Add1~86\ : std_logic;
SIGNAL \Add1~89_sumout\ : std_logic;
SIGNAL \Selector24~0_combout\ : std_logic;
SIGNAL \Add1~90\ : std_logic;
SIGNAL \Add1~93_sumout\ : std_logic;
SIGNAL \Selector23~0_combout\ : std_logic;
SIGNAL \Add1~94\ : std_logic;
SIGNAL \Add1~97_sumout\ : std_logic;
SIGNAL \Selector22~0_combout\ : std_logic;
SIGNAL \Add1~98\ : std_logic;
SIGNAL \Add1~18\ : std_logic;
SIGNAL \Add1~25_sumout\ : std_logic;
SIGNAL \Selector20~0_combout\ : std_logic;
SIGNAL \Add1~26\ : std_logic;
SIGNAL \Add1~29_sumout\ : std_logic;
SIGNAL \Selector19~0_combout\ : std_logic;
SIGNAL \Add1~30\ : std_logic;
SIGNAL \Add1~33_sumout\ : std_logic;
SIGNAL \Selector18~0_combout\ : std_logic;
SIGNAL \Add1~34\ : std_logic;
SIGNAL \Add1~37_sumout\ : std_logic;
SIGNAL \Selector17~0_combout\ : std_logic;
SIGNAL \Add1~38\ : std_logic;
SIGNAL \Add1~41_sumout\ : std_logic;
SIGNAL \Selector16~0_combout\ : std_logic;
SIGNAL \Add1~42\ : std_logic;
SIGNAL \Add1~45_sumout\ : std_logic;
SIGNAL \Selector15~0_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|wr_address~q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|wr_address~0_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|wr_address~DUPLICATE_q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[43]~0_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[43]~0_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[34]~DUPLICATE_q\ : std_logic;
SIGNAL \Add5~46\ : std_logic;
SIGNAL \Add5~49_sumout\ : std_logic;
SIGNAL \Add5~50\ : std_logic;
SIGNAL \Add5~53_sumout\ : std_logic;
SIGNAL \Add5~54\ : std_logic;
SIGNAL \Add5~57_sumout\ : std_logic;
SIGNAL \Add5~58\ : std_logic;
SIGNAL \Add5~1_sumout\ : std_logic;
SIGNAL \Add5~2\ : std_logic;
SIGNAL \Add5~5_sumout\ : std_logic;
SIGNAL \Add6~46\ : std_logic;
SIGNAL \Add6~49_sumout\ : std_logic;
SIGNAL \Selector103~0_combout\ : std_logic;
SIGNAL \Add6~50\ : std_logic;
SIGNAL \Add6~53_sumout\ : std_logic;
SIGNAL \Add6~54\ : std_logic;
SIGNAL \Add6~57_sumout\ : std_logic;
SIGNAL \Add6~58\ : std_logic;
SIGNAL \Add6~1_sumout\ : std_logic;
SIGNAL \Add6~2\ : std_logic;
SIGNAL \Add6~5_sumout\ : std_logic;
SIGNAL \Add1~46\ : std_logic;
SIGNAL \Add1~49_sumout\ : std_logic;
SIGNAL \Selector14~0_combout\ : std_logic;
SIGNAL \Add1~50\ : std_logic;
SIGNAL \Add1~53_sumout\ : std_logic;
SIGNAL \Selector13~0_combout\ : std_logic;
SIGNAL \Add1~54\ : std_logic;
SIGNAL \Add1~57_sumout\ : std_logic;
SIGNAL \Selector12~0_combout\ : std_logic;
SIGNAL \Add1~58\ : std_logic;
SIGNAL \Add1~1_sumout\ : std_logic;
SIGNAL \Selector11~0_combout\ : std_logic;
SIGNAL \Add1~2\ : std_logic;
SIGNAL \Add1~5_sumout\ : std_logic;
SIGNAL \Selector10~0_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_address~DUPLICATE_q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[39]~1_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|pending~4_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|active_rnw~0_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|active_rnw~1_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|active_rnw~2_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[38]~0_combout\ : std_logic;
SIGNAL \Add6~6\ : std_logic;
SIGNAL \Add6~9_sumout\ : std_logic;
SIGNAL \Add5~6\ : std_logic;
SIGNAL \Add5~9_sumout\ : std_logic;
SIGNAL \Add1~6\ : std_logic;
SIGNAL \Add1~9_sumout\ : std_logic;
SIGNAL \Selector9~0_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[40]~16_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|Equal3~0_combout\ : std_logic;
SIGNAL \Add6~10\ : std_logic;
SIGNAL \Add6~13_sumout\ : std_logic;
SIGNAL \Add5~10\ : std_logic;
SIGNAL \Add5~13_sumout\ : std_logic;
SIGNAL \Add1~10\ : std_logic;
SIGNAL \Add1~13_sumout\ : std_logic;
SIGNAL \Selector8~0_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[41]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[41]~17_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[41]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|Equal3~1_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|pending~0_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_address~0_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_address~q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[34]~22_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|Equal3~7_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[37]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[37]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[37]~25_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|Equal3~10_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[32]~20_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|Equal3~5_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[33]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[33]~21_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|Equal3~6_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[36]~24_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|active_addr[18]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|Equal3~9_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[35]~feeder_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[35]~23_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|active_addr[17]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|Equal3~8_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|pending~3_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|Selector34~0_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|Selector36~0_combout\ : std_logic;
SIGNAL \SDRAM_WE_N~q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[43]~15_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|active_rnw~q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|m_state.000000010~q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|Selector35~0_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|Selector35~1_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|m_next.000001000~q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|Selector31~1_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|m_state.001000000~q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|WideOr8~0_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|Selector29~2_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|Selector29~0_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|Selector29~3_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|Selector29~5_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|Selector29~6_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|Selector29~8_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|Selector29~9_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|Selector29~7_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|Selector29~10_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|Selector29~4_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|Selector29~11_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|Selector28~0_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|m_state.000001000~q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|m_addr~0_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|m_count[1]~0_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|Selector33~0_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|m_state.100000000~q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|Selector43~0_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|f_pop~q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entries[1]~0_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entries[1]~DUPLICATE_q\ : std_logic;
SIGNAL \Selector36~0_combout\ : std_logic;
SIGNAL \TVADDR2[0]~0_combout\ : std_logic;
SIGNAL \Add2~2\ : std_logic;
SIGNAL \Add2~5_sumout\ : std_logic;
SIGNAL \TVADDR2[7]~feeder_combout\ : std_logic;
SIGNAL \Selector36~2_combout\ : std_logic;
SIGNAL \Selector36~1_combout\ : std_logic;
SIGNAL \Selector36~3_combout\ : std_logic;
SIGNAL \Add2~14\ : std_logic;
SIGNAL \Add2~17_sumout\ : std_logic;
SIGNAL \Add2~18\ : std_logic;
SIGNAL \Add2~21_sumout\ : std_logic;
SIGNAL \Add2~22\ : std_logic;
SIGNAL \Add2~25_sumout\ : std_logic;
SIGNAL \Add2~26\ : std_logic;
SIGNAL \Add2~29_sumout\ : std_logic;
SIGNAL \Add2~30\ : std_logic;
SIGNAL \Add2~33_sumout\ : std_logic;
SIGNAL \Equal0~2_combout\ : std_logic;
SIGNAL \Selector6~0_combout\ : std_logic;
SIGNAL \SDRAM_WE_N~DUPLICATE_q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entries[0]~1_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entries[0]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|Equal1~0_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|Selector34~1_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|m_count[2]~3_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|Add3~0_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|m_count[3]~4_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|m_count[1]~12_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|m_count[3]~5_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|Selector27~1_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|Selector27~2_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|Selector27~0_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|Selector27~3_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|m_state.000000100~q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|m_count[3]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|Selector30~0_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|Selector30~1_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|m_state.000100000~q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|Selector37~3_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|Selector34~2_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|Selector34~3_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|Selector34~4_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|m_next.000000001~q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|Selector25~2_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|Selector25~3_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|Selector25~4_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|m_state.000000001~q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|Selector2~0_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|always5~0_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|Selector22~0_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|m_cmd[1]~_Duplicate_1_q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|Selector3~0_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|Selector23~0_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|m_cmd[0]~_Duplicate_1_q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|Selector1~0_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|Selector21~0_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|m_cmd[2]~_Duplicate_1_q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|Equal4~0_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|rd_valid[1]~feeder_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|za_valid~q\ : std_logic;
SIGNAL \RAMADDR1[1]~1_combout\ : std_logic;
SIGNAL \Add10~2\ : std_logic;
SIGNAL \Add10~5_sumout\ : std_logic;
SIGNAL \Add10~6\ : std_logic;
SIGNAL \Add10~9_sumout\ : std_logic;
SIGNAL \Add10~10\ : std_logic;
SIGNAL \Add10~13_sumout\ : std_logic;
SIGNAL \Add10~14\ : std_logic;
SIGNAL \Add10~17_sumout\ : std_logic;
SIGNAL \Add10~18\ : std_logic;
SIGNAL \Add10~21_sumout\ : std_logic;
SIGNAL \Add10~22\ : std_logic;
SIGNAL \Add10~25_sumout\ : std_logic;
SIGNAL \Add10~26\ : std_logic;
SIGNAL \Add10~29_sumout\ : std_logic;
SIGNAL \Add10~30\ : std_logic;
SIGNAL \Add10~33_sumout\ : std_logic;
SIGNAL \RAMADDR1GR_sync0[8]~feeder_combout\ : std_logic;
SIGNAL \RAMADDR1GR_sync1[8]~feeder_combout\ : std_logic;
SIGNAL \gray~2_combout\ : std_logic;
SIGNAL \RAMADDR1GR_sync0[5]~feeder_combout\ : std_logic;
SIGNAL \RAMADDR1GR_sync1[5]~feeder_combout\ : std_logic;
SIGNAL \gray~0_combout\ : std_logic;
SIGNAL \RAMADDR1GR_sync1[7]~feeder_combout\ : std_logic;
SIGNAL \gray~1_combout\ : std_logic;
SIGNAL \RAMADDR1GR_sync0[6]~feeder_combout\ : std_logic;
SIGNAL \RAMADDR1GR_sync1[6]~feeder_combout\ : std_logic;
SIGNAL \binary~7_combout\ : std_logic;
SIGNAL \gray~3_combout\ : std_logic;
SIGNAL \RAMADDR1GR_sync0[4]~feeder_combout\ : std_logic;
SIGNAL \RAMADDR1GR_sync1[4]~feeder_combout\ : std_logic;
SIGNAL \binary~6_combout\ : std_logic;
SIGNAL \gray~4_combout\ : std_logic;
SIGNAL \RAMADDR1GR_sync0[3]~feeder_combout\ : std_logic;
SIGNAL \binary~2_combout\ : std_logic;
SIGNAL \Equal3~2_combout\ : std_logic;
SIGNAL \gray~5_combout\ : std_logic;
SIGNAL \RAMADDR1GR_sync0[2]~feeder_combout\ : std_logic;
SIGNAL \RAMADDR1GR_sync1[2]~feeder_combout\ : std_logic;
SIGNAL \gray~6_combout\ : std_logic;
SIGNAL \RAMADDR1GR_sync0[1]~feeder_combout\ : std_logic;
SIGNAL \binary~4_combout\ : std_logic;
SIGNAL \gray~7_combout\ : std_logic;
SIGNAL \RAMADDR1GR_sync1[0]~feeder_combout\ : std_logic;
SIGNAL \binary~3_combout\ : std_logic;
SIGNAL \binary~5_combout\ : std_logic;
SIGNAL \Equal3~1_combout\ : std_logic;
SIGNAL \u1|ACTVID~1_combout\ : std_logic;
SIGNAL \u1|Equal3~1_combout\ : std_logic;
SIGNAL \u1|Xpos[8]~DUPLICATE_q\ : std_logic;
SIGNAL \u1|Equal3~2_combout\ : std_logic;
SIGNAL \u1|Equal2~0_combout\ : std_logic;
SIGNAL \u1|ACTVID~0_combout\ : std_logic;
SIGNAL \u1|LessThan5~0_combout\ : std_logic;
SIGNAL \u1|ACTVID~2_combout\ : std_logic;
SIGNAL \u1|ACTVID~q\ : std_logic;
SIGNAL \binary~1_combout\ : std_logic;
SIGNAL \binary~0_combout\ : std_logic;
SIGNAL \Equal3~0_combout\ : std_logic;
SIGNAL \process_3~0_combout\ : std_logic;
SIGNAL \RAMADDR2~1_combout\ : std_logic;
SIGNAL \RAMADDR2~0_combout\ : std_logic;
SIGNAL \RAMADDR2~11_combout\ : std_logic;
SIGNAL \Add11~2\ : std_logic;
SIGNAL \Add11~5_sumout\ : std_logic;
SIGNAL \Add11~6\ : std_logic;
SIGNAL \Add11~9_sumout\ : std_logic;
SIGNAL \gray~22_combout\ : std_logic;
SIGNAL \gray~20_combout\ : std_logic;
SIGNAL \gray~18_combout\ : std_logic;
SIGNAL \RAMADDR2GR_sync0[5]~feeder_combout\ : std_logic;
SIGNAL \RAMADDR2GR_sync1[5]~feeder_combout\ : std_logic;
SIGNAL \gray~19_combout\ : std_logic;
SIGNAL \RAMADDR2GR_sync0[4]~feeder_combout\ : std_logic;
SIGNAL \binary~18_combout\ : std_logic;
SIGNAL \gray~21_combout\ : std_logic;
SIGNAL \RAMADDR2GR_sync0[2]~feeder_combout\ : std_logic;
SIGNAL \binary~20_combout\ : std_logic;
SIGNAL \RAMADDR2_bin[1]~DUPLICATE_q\ : std_logic;
SIGNAL \binary~21_combout\ : std_logic;
SIGNAL \gray~23_combout\ : std_logic;
SIGNAL \binary~19_combout\ : std_logic;
SIGNAL \Equal1~1_combout\ : std_logic;
SIGNAL \RAMRESTART_POINTER[8]~0_combout\ : std_logic;
SIGNAL \binary~22_combout\ : std_logic;
SIGNAL \RAMADDR2_bin[4]~DUPLICATE_q\ : std_logic;
SIGNAL \RAMADDR2_bin[3]~feeder_combout\ : std_logic;
SIGNAL \RAMADDR2_bin[2]~DUPLICATE_q\ : std_logic;
SIGNAL \Add8~18\ : std_logic;
SIGNAL \Add8~22\ : std_logic;
SIGNAL \Add8~26\ : std_logic;
SIGNAL \Add8~30\ : std_logic;
SIGNAL \Add8~33_sumout\ : std_logic;
SIGNAL \Add7~22\ : std_logic;
SIGNAL \Add7~26\ : std_logic;
SIGNAL \Add7~30\ : std_logic;
SIGNAL \Add7~34\ : std_logic;
SIGNAL \Add7~38\ : std_logic;
SIGNAL \Add7~2\ : std_logic;
SIGNAL \Add7~6\ : std_logic;
SIGNAL \Add7~9_sumout\ : std_logic;
SIGNAL \Add7~1_sumout\ : std_logic;
SIGNAL \Add7~10\ : std_logic;
SIGNAL \Add7~14\ : std_logic;
SIGNAL \Add7~17_sumout\ : std_logic;
SIGNAL \Add7~13_sumout\ : std_logic;
SIGNAL \Add7~37_sumout\ : std_logic;
SIGNAL \Add7~29_sumout\ : std_logic;
SIGNAL \Add7~21_sumout\ : std_logic;
SIGNAL \Add7~25_sumout\ : std_logic;
SIGNAL \Add7~33_sumout\ : std_logic;
SIGNAL \LessThan4~0_combout\ : std_logic;
SIGNAL \Add7~5_sumout\ : std_logic;
SIGNAL \LessThan4~1_combout\ : std_logic;
SIGNAL \Add8~29_sumout\ : std_logic;
SIGNAL \Equal2~2_combout\ : std_logic;
SIGNAL \Add8~21_sumout\ : std_logic;
SIGNAL \Add8~25_sumout\ : std_logic;
SIGNAL \Add8~17_sumout\ : std_logic;
SIGNAL \Equal2~1_combout\ : std_logic;
SIGNAL \binary~23_combout\ : std_logic;
SIGNAL \RAMADDR2_bin[5]~DUPLICATE_q\ : std_logic;
SIGNAL \Add8~34\ : std_logic;
SIGNAL \Add8~1_sumout\ : std_logic;
SIGNAL \Add8~2\ : std_logic;
SIGNAL \Add8~6\ : std_logic;
SIGNAL \Add8~10\ : std_logic;
SIGNAL \Add8~13_sumout\ : std_logic;
SIGNAL \Add8~9_sumout\ : std_logic;
SIGNAL \Add8~5_sumout\ : std_logic;
SIGNAL \Add9~30_cout\ : std_logic;
SIGNAL \Add9~26_cout\ : std_logic;
SIGNAL \Add9~22_cout\ : std_logic;
SIGNAL \Add9~18_cout\ : std_logic;
SIGNAL \Add9~14_cout\ : std_logic;
SIGNAL \Add9~10_cout\ : std_logic;
SIGNAL \Add9~2\ : std_logic;
SIGNAL \Add9~5_sumout\ : std_logic;
SIGNAL \RAMADDR2_bin[6]~_wirecell_combout\ : std_logic;
SIGNAL \Add9~1_sumout\ : std_logic;
SIGNAL \Equal2~0_combout\ : std_logic;
SIGNAL \Equal2~3_combout\ : std_logic;
SIGNAL \Selector50~0_combout\ : std_logic;
SIGNAL \BUFF_WAIT~q\ : std_logic;
SIGNAL \Selector70~0_combout\ : std_logic;
SIGNAL \RAMFULL_POINTER[5]~2_combout\ : std_logic;
SIGNAL \Add3~30\ : std_logic;
SIGNAL \Add3~33_sumout\ : std_logic;
SIGNAL \Selector54~0_combout\ : std_logic;
SIGNAL \Add3~34\ : std_logic;
SIGNAL \Add3~1_sumout\ : std_logic;
SIGNAL \Selector53~0_combout\ : std_logic;
SIGNAL \Add3~2\ : std_logic;
SIGNAL \Add3~5_sumout\ : std_logic;
SIGNAL \Selector52~0_combout\ : std_logic;
SIGNAL \Add3~6\ : std_logic;
SIGNAL \Add3~9_sumout\ : std_logic;
SIGNAL \Selector51~0_combout\ : std_logic;
SIGNAL \RAMFULL_POINTER[5]~0_combout\ : std_logic;
SIGNAL \RAMFULL_POINTER[5]~1_combout\ : std_logic;
SIGNAL \Add3~14\ : std_logic;
SIGNAL \Add3~17_sumout\ : std_logic;
SIGNAL \Selector58~0_combout\ : std_logic;
SIGNAL \Add3~18\ : std_logic;
SIGNAL \Add3~21_sumout\ : std_logic;
SIGNAL \Selector57~0_combout\ : std_logic;
SIGNAL \Add3~22\ : std_logic;
SIGNAL \Add3~25_sumout\ : std_logic;
SIGNAL \Selector56~0_combout\ : std_logic;
SIGNAL \Equal1~2_combout\ : std_logic;
SIGNAL \VGAFLAG~0_combout\ : std_logic;
SIGNAL \VGAFLAG[1]~feeder_combout\ : std_logic;
SIGNAL \u1|VGA_FRAMESTART~q\ : std_logic;
SIGNAL \VGABEGIN~0_combout\ : std_logic;
SIGNAL \VGABEGIN~q\ : std_logic;
SIGNAL \process_3~1_combout\ : std_logic;
SIGNAL \Selector2~0_combout\ : std_logic;
SIGNAL \Selector2~1_combout\ : std_logic;
SIGNAL \BUFF_CTRL.ST0~q\ : std_logic;
SIGNAL \Selector3~0_combout\ : std_logic;
SIGNAL \BUFF_CTRL.ST1~q\ : std_logic;
SIGNAL \BUFF_CTRL.ST2~0_combout\ : std_logic;
SIGNAL \BUFF_CTRL.ST2~1_combout\ : std_logic;
SIGNAL \BUFF_CTRL.ST2~q\ : std_logic;
SIGNAL \Add1~17_sumout\ : std_logic;
SIGNAL \Selector21~0_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[28]~12_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|Equal2~0_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[31]~19_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|Equal3~4_combout\ : std_logic;
SIGNAL \Add6~14\ : std_logic;
SIGNAL \Add6~21_sumout\ : std_logic;
SIGNAL \Add5~14\ : std_logic;
SIGNAL \Add5~21_sumout\ : std_logic;
SIGNAL \Add1~14\ : std_logic;
SIGNAL \Add1~21_sumout\ : std_logic;
SIGNAL \Selector7~0_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[42]~13_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|Equal2~1_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|active_cs_n~0_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|active_cs_n~q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|pending~1_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[29]~14_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|Equal3~2_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[30]~18_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|Equal3~3_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|pending~2_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|m_state.001000000~DUPLICATE_q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|m_count[1]~1_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|m_count[1]~2_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|m_count[0]~10_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|m_count[0]~11_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|m_count[2]~7_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|m_count[1]~6_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|m_count[2]~8_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|Selector25~1_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|Selector37~0_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|Selector37~1_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|Selector37~2_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|m_next.010000000~q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|Selector32~0_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|m_state.010000000~q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|Selector40~0_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|m_count[1]~9_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|m_count[1]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|Selector25~0_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|Selector29~1_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|m_next.000010000~DUPLICATE_q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|Selector36~1_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|Selector36~2_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|m_next.000010000~q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|Selector29~12_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|m_state.000010000~DUPLICATE_q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|WideOr17~0_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|m_data[3]~0_combout\ : std_logic;
SIGNAL \TVWE1~q\ : std_logic;
SIGNAL \u3|tv_buff[4][0]~feeder_combout\ : std_logic;
SIGNAL \u3|tv_buff[4][0]~q\ : std_logic;
SIGNAL \u3|dataout[7]~0_combout\ : std_logic;
SIGNAL \COLOR_CTRL~7_combout\ : std_logic;
SIGNAL \COLOR_CTRL.GETCB~q\ : std_logic;
SIGNAL \STATE_FLAG~0_combout\ : std_logic;
SIGNAL \STATE_FLAG~q\ : std_logic;
SIGNAL \COLOR_CTRL~6_combout\ : std_logic;
SIGNAL \COLOR_CTRL.GETCR~q\ : std_logic;
SIGNAL \Comp_Cr[0]~0_combout\ : std_logic;
SIGNAL \u3|tv_buff[4][1]~feeder_combout\ : std_logic;
SIGNAL \u3|tv_buff[4][1]~q\ : std_logic;
SIGNAL \u3|tv_buff[4][2]~q\ : std_logic;
SIGNAL \Comp_Cr[2]~feeder_combout\ : std_logic;
SIGNAL \u3|tv_buff[4][3]~feeder_combout\ : std_logic;
SIGNAL \u3|tv_buff[4][3]~q\ : std_logic;
SIGNAL \Comp_Cr[3]~feeder_combout\ : std_logic;
SIGNAL \u3|tv_buff[3][4]~DUPLICATE_q\ : std_logic;
SIGNAL \u3|tv_buff[4][4]~q\ : std_logic;
SIGNAL \Comp_Cr[4]~feeder_combout\ : std_logic;
SIGNAL \u3|tv_buff[3][5]~DUPLICATE_q\ : std_logic;
SIGNAL \u3|tv_buff[4][5]~feeder_combout\ : std_logic;
SIGNAL \u3|tv_buff[4][5]~q\ : std_logic;
SIGNAL \u3|tv_buff[4][6]~feeder_combout\ : std_logic;
SIGNAL \u3|tv_buff[4][6]~q\ : std_logic;
SIGNAL \Comp_Cr[6]~feeder_combout\ : std_logic;
SIGNAL \u3|tv_buff[4][7]~q\ : std_logic;
SIGNAL \u2|Temp_CrR2[0]~feeder_combout\ : std_logic;
SIGNAL \u2|Add0~1_sumout\ : std_logic;
SIGNAL \u2|R[0]~feeder_combout\ : std_logic;
SIGNAL \Selector36~4_combout\ : std_logic;
SIGNAL \Selector36~5_combout\ : std_logic;
SIGNAL \Selector40~0_combout\ : std_logic;
SIGNAL \Selector39~0_combout\ : std_logic;
SIGNAL \Selector38~0_combout\ : std_logic;
SIGNAL \Selector37~0_combout\ : std_logic;
SIGNAL \Selector36~6_combout\ : std_logic;
SIGNAL \Selector35~0_combout\ : std_logic;
SIGNAL \Selector34~0_combout\ : std_logic;
SIGNAL \Selector33~0_combout\ : std_logic;
SIGNAL \Selector32~0_combout\ : std_logic;
SIGNAL \u2|Temp_CrR2[1]~feeder_combout\ : std_logic;
SIGNAL \Comp_Y[1]~feeder_combout\ : std_logic;
SIGNAL \u2|Add0~2\ : std_logic;
SIGNAL \u2|Add0~5_sumout\ : std_logic;
SIGNAL \Comp_Y[2]~feeder_combout\ : std_logic;
SIGNAL \u2|Temp_CrR2[2]~feeder_combout\ : std_logic;
SIGNAL \u2|Add0~6\ : std_logic;
SIGNAL \u2|Add0~9_sumout\ : std_logic;
SIGNAL \u2|R[2]~feeder_combout\ : std_logic;
SIGNAL \Comp_Y[3]~feeder_combout\ : std_logic;
SIGNAL \u2|Temp_CrR2[3]~feeder_combout\ : std_logic;
SIGNAL \u2|Add0~10\ : std_logic;
SIGNAL \u2|Add0~13_sumout\ : std_logic;
SIGNAL \u2|R[3]~feeder_combout\ : std_logic;
SIGNAL \TVIN1[3]~feeder_combout\ : std_logic;
SIGNAL \u2|Temp_CrR2[4]~feeder_combout\ : std_logic;
SIGNAL \u2|Add0~14\ : std_logic;
SIGNAL \u2|Add0~17_sumout\ : std_logic;
SIGNAL \u2|R[4]~feeder_combout\ : std_logic;
SIGNAL \u2|Add0~18\ : std_logic;
SIGNAL \u2|Add0~21_sumout\ : std_logic;
SIGNAL \u2|R[5]~feeder_combout\ : std_logic;
SIGNAL \Comp_Y[6]~feeder_combout\ : std_logic;
SIGNAL \u2|Add0~22\ : std_logic;
SIGNAL \u2|Add0~25_sumout\ : std_logic;
SIGNAL \u2|R[6]~feeder_combout\ : std_logic;
SIGNAL \Comp_Y[7]~feeder_combout\ : std_logic;
SIGNAL \u2|Add0~26\ : std_logic;
SIGNAL \u2|Add0~29_sumout\ : std_logic;
SIGNAL \u5|ram_rtl_0|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \SDRAM_WRITEDATA[0]~feeder_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[0]~feeder_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[0]~26_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|m_data[0]~_Duplicate_1_q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|Selector118~0_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|oe~q\ : std_logic;
SIGNAL \u5|ram_rtl_0|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[1]~27_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|m_data[1]~_Duplicate_1_q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|Selector117~0_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|oe~_Duplicate_1_q\ : std_logic;
SIGNAL \u5|ram_rtl_0|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[2]~feeder_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[2]~feeder_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[2]~28_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|m_data[2]~_Duplicate_1_q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|Selector116~0_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|oe~_Duplicate_2_q\ : std_logic;
SIGNAL \u5|ram_rtl_0|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \SDRAM_WRITEDATA[3]~feeder_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[3]~29_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|m_data[3]~_Duplicate_1_q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|Selector115~0_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|oe~_Duplicate_3_q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|m_data[4]~_Duplicate_1_q\ : std_logic;
SIGNAL \u5|ram_rtl_0|auto_generated|ram_block1a4\ : std_logic;
SIGNAL \SDRAM_WRITEDATA[4]~feeder_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[4]~feeder_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[4]~feeder_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[4]~30_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|Selector114~0_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|oe~_Duplicate_4_q\ : std_logic;
SIGNAL \u5|ram_rtl_0|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \SDRAM_WRITEDATA[5]~feeder_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[5]~feeder_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[5]~feeder_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[5]~31_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|m_data[5]~_Duplicate_1_q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|Selector113~0_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|oe~_Duplicate_5_q\ : std_logic;
SIGNAL \u5|ram_rtl_0|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[6]~feeder_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[6]~feeder_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[6]~32_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|m_data[6]~_Duplicate_1_q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|Selector112~0_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|oe~_Duplicate_6_q\ : std_logic;
SIGNAL \u5|ram_rtl_0|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \SDRAM_WRITEDATA[7]~feeder_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[7]~33_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|m_data[7]~_Duplicate_1_q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|Selector111~0_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|oe~_Duplicate_7_q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|oe~_Duplicate_8_q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|oe~_Duplicate_9_q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|oe~_Duplicate_10_q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|oe~_Duplicate_11_q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|oe~_Duplicate_12_q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|oe~_Duplicate_13_q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|oe~_Duplicate_14_q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|oe~_Duplicate_15_q\ : std_logic;
SIGNAL \KEY[0]~input_o\ : std_logic;
SIGNAL \u1|Xpos[7]~DUPLICATE_q\ : std_logic;
SIGNAL \u1|LessThan6~0_combout\ : std_logic;
SIGNAL \RAMWE1~q\ : std_logic;
SIGNAL \DRAM_DQ[0]~input_o\ : std_logic;
SIGNAL \RAMIN1[0]~feeder_combout\ : std_logic;
SIGNAL \RAMADDR2~2_combout\ : std_logic;
SIGNAL \RAMADDR2~3_combout\ : std_logic;
SIGNAL \RAMADDR2~4_combout\ : std_logic;
SIGNAL \RAMADDR2~5_combout\ : std_logic;
SIGNAL \RAMADDR2~6_combout\ : std_logic;
SIGNAL \RAMADDR2~7_combout\ : std_logic;
SIGNAL \RAMADDR2~8_combout\ : std_logic;
SIGNAL \RAMADDR2~9_combout\ : std_logic;
SIGNAL \RAMADDR2~10_combout\ : std_logic;
SIGNAL \DRAM_DQ[1]~input_o\ : std_logic;
SIGNAL \RAMIN1[1]~feeder_combout\ : std_logic;
SIGNAL \DRAM_DQ[2]~input_o\ : std_logic;
SIGNAL \RAMIN1[2]~feeder_combout\ : std_logic;
SIGNAL \DRAM_DQ[3]~input_o\ : std_logic;
SIGNAL \DRAM_DQ[4]~input_o\ : std_logic;
SIGNAL \RAMIN1[4]~feeder_combout\ : std_logic;
SIGNAL \DRAM_DQ[5]~input_o\ : std_logic;
SIGNAL \RAMIN1[5]~feeder_combout\ : std_logic;
SIGNAL \DRAM_DQ[6]~input_o\ : std_logic;
SIGNAL \RAMIN1[6]~feeder_combout\ : std_logic;
SIGNAL \DRAM_DQ[7]~input_o\ : std_logic;
SIGNAL \RAMIN1[7]~feeder_combout\ : std_logic;
SIGNAL \u4|ram_rtl_0|auto_generated|ram_block1a0~portbdataout\ : std_logic;
SIGNAL \RED[7]~0_combout\ : std_logic;
SIGNAL \u1|Ypos[2]~DUPLICATE_q\ : std_logic;
SIGNAL \u1|Ypos[1]~DUPLICATE_q\ : std_logic;
SIGNAL \u1|Ypos[0]~DUPLICATE_q\ : std_logic;
SIGNAL \u1|Ypos[5]~DUPLICATE_q\ : std_logic;
SIGNAL \u1|process_0~0_combout\ : std_logic;
SIGNAL \u1|process_0~1_combout\ : std_logic;
SIGNAL \u1|B_OUT~0_combout\ : std_logic;
SIGNAL \u4|ram_rtl_0|auto_generated|ram_block1a1\ : std_logic;
SIGNAL \u1|B_OUT~1_combout\ : std_logic;
SIGNAL \u1|B_OUT[1]~feeder_combout\ : std_logic;
SIGNAL \u4|ram_rtl_0|auto_generated|ram_block1a2\ : std_logic;
SIGNAL \RED[2]~feeder_combout\ : std_logic;
SIGNAL \u1|B_OUT~2_combout\ : std_logic;
SIGNAL \u1|B_OUT[2]~feeder_combout\ : std_logic;
SIGNAL \u4|ram_rtl_0|auto_generated|ram_block1a3\ : std_logic;
SIGNAL \RED[3]~feeder_combout\ : std_logic;
SIGNAL \u1|B_OUT~3_combout\ : std_logic;
SIGNAL \u1|B_OUT[3]~feeder_combout\ : std_logic;
SIGNAL \u4|ram_rtl_0|auto_generated|ram_block1a4\ : std_logic;
SIGNAL \u1|B_OUT~4_combout\ : std_logic;
SIGNAL \u1|B_OUT[4]~feeder_combout\ : std_logic;
SIGNAL \u4|ram_rtl_0|auto_generated|ram_block1a5\ : std_logic;
SIGNAL \u1|B_OUT~5_combout\ : std_logic;
SIGNAL \u1|B_OUT[5]~feeder_combout\ : std_logic;
SIGNAL \u4|ram_rtl_0|auto_generated|ram_block1a6\ : std_logic;
SIGNAL \RED[6]~feeder_combout\ : std_logic;
SIGNAL \u1|B_OUT~6_combout\ : std_logic;
SIGNAL \u1|B_OUT[6]~feeder_combout\ : std_logic;
SIGNAL \u4|ram_rtl_0|auto_generated|ram_block1a7\ : std_logic;
SIGNAL \u1|B_OUT~7_combout\ : std_logic;
SIGNAL \u1|B_OUT[7]~feeder_combout\ : std_logic;
SIGNAL \u1|G_OUT[1]~feeder_combout\ : std_logic;
SIGNAL \u1|G_OUT[2]~feeder_combout\ : std_logic;
SIGNAL \u1|G_OUT[3]~feeder_combout\ : std_logic;
SIGNAL \u1|G_OUT[4]~feeder_combout\ : std_logic;
SIGNAL \u1|G_OUT[5]~feeder_combout\ : std_logic;
SIGNAL \u1|G_OUT[6]~feeder_combout\ : std_logic;
SIGNAL \u1|G_OUT[7]~feeder_combout\ : std_logic;
SIGNAL \u1|R_OUT[1]~feeder_combout\ : std_logic;
SIGNAL \u1|process_0~2_combout\ : std_logic;
SIGNAL \u1|process_0~3_combout\ : std_logic;
SIGNAL \u1|VGAHS~q\ : std_logic;
SIGNAL \u1|process_0~4_combout\ : std_logic;
SIGNAL \u1|VGAVS~q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[18]~2_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|m_addr[1]~1_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|Selector100~0_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|m_addr[1]~2_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[19]~feeder_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[19]~3_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|Selector99~0_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[20]~4_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|active_addr[13]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|Selector98~0_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[21]~5_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|Selector97~0_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[22]~6_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|Selector96~0_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|Selector96~1_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[23]~feeder_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[23]~feeder_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[23]~7_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|active_addr[5]~feeder_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|Selector95~0_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[24]~8_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|Selector94~0_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[25]~feeder_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[25]~9_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|Selector93~0_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|active_addr[19]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[26]~10_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|Selector92~0_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[27]~11_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|active_addr[20]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|Selector91~0_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|Selector90~0_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|Selector89~0_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|Selector88~0_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|Selector102~0_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|WideOr16~0_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|Selector101~0_combout\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN7\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|Selector20~0_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|Selector0~0_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|Selector20~1_combout\ : std_logic;
SIGNAL \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\ : std_logic_vector(1 DOWNTO 0);
SIGNAL TVADDR1GR_sync1 : std_logic_vector(8 DOWNTO 0);
SIGNAL RED : std_logic_vector(7 DOWNTO 0);
SIGNAL RAMADDR2 : std_logic_vector(8 DOWNTO 0);
SIGNAL Comp_Cr : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|new_sdram_controller_0|rd_valid\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|new_sdram_controller_0|i_cmd\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\ : std_logic_vector(43 DOWNTO 0);
SIGNAL pixcount : std_logic_vector(9 DOWNTO 0);
SIGNAL TVADDR1GR_sync0 : std_logic_vector(8 DOWNTO 0);
SIGNAL RAMRESTART_POINTER : std_logic_vector(8 DOWNTO 0);
SIGNAL RAMADDR1_bin : std_logic_vector(8 DOWNTO 0);
SIGNAL BT656_ENDFRAME : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|new_sdram_controller_0|m_data\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|new_sdram_controller_0|i_addr\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\ : std_logic_vector(43 DOWNTO 0);
SIGNAL offset : std_logic_vector(18 DOWNTO 0);
SIGNAL TVADDR1GR : std_logic_vector(8 DOWNTO 0);
SIGNAL RAMIN1 : std_logic_vector(7 DOWNTO 0);
SIGNAL RAMADDR1GR_sync1 : std_logic_vector(8 DOWNTO 0);
SIGNAL \u0|new_sdram_controller_0|m_count\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|new_sdram_controller_0|active_data\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entries\ : std_logic_vector(1 DOWNTO 0);
SIGNAL VGAFLAG : std_logic_vector(2 DOWNTO 0);
SIGNAL TVADDR1 : std_logic_vector(8 DOWNTO 0);
SIGNAL RAMFULL_POINTER : std_logic_vector(8 DOWNTO 0);
SIGNAL RAMADDR1GR_sync0 : std_logic_vector(8 DOWNTO 0);
SIGNAL \u0|new_sdram_controller_0|m_cmd\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|new_sdram_controller_0|active_addr\ : std_logic_vector(24 DOWNTO 0);
SIGNAL TV_FLAG : std_logic_vector(2 DOWNTO 0);
SIGNAL SDRAM_WRITEDATA : std_logic_vector(15 DOWNTO 0);
SIGNAL RAMADDR2_bin : std_logic_vector(8 DOWNTO 0);
SIGNAL RAMADDR1GR : std_logic_vector(8 DOWNTO 0);
SIGNAL \u0|new_sdram_controller_0|m_bank\ : std_logic_vector(1 DOWNTO 0);
SIGNAL TVIN1 : std_logic_vector(7 DOWNTO 0);
SIGNAL SDRAM_ADDR2 : std_logic_vector(24 DOWNTO 0);
SIGNAL RAMADDR2GR_sync1 : std_logic_vector(8 DOWNTO 0);
SIGNAL RAMADDR1 : std_logic_vector(8 DOWNTO 0);
SIGNAL \u0|new_sdram_controller_0|m_addr\ : std_logic_vector(12 DOWNTO 0);
SIGNAL TVADDR2 : std_logic_vector(8 DOWNTO 0);
SIGNAL SDRAM_ADDR1 : std_logic_vector(24 DOWNTO 0);
SIGNAL RAMADDR2GR_sync0 : std_logic_vector(8 DOWNTO 0);
SIGNAL NEXTFRAME : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|new_sdram_controller_0|za_data\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \u0|new_sdram_controller_0|i_refs\ : std_logic_vector(2 DOWNTO 0);
SIGNAL TVADDR1_bin : std_logic_vector(8 DOWNTO 0);
SIGNAL SDRAM_ADDR : std_logic_vector(24 DOWNTO 0);
SIGNAL RAMADDR2GR : std_logic_vector(8 DOWNTO 0);
SIGNAL Comp_Y : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|new_sdram_controller_0|refresh_counter\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \u0|new_sdram_controller_0|i_count\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u1|Ypos\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \u0|pll_0|altera_pll_i|fboutclk_wire\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u2|Rv\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u1|B_OUT\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u2|R\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u1|G_OUT\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u3|dataout\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u2|Temp_CrR1\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u3|delay\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u1|R_OUT\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u3|count\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u2|Temp_CrR2\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|pll_0|altera_pll_i|outclk_wire\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u1|Xpos\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \ALT_INV_Add8~33_sumout\ : std_logic;
SIGNAL \ALT_INV_Add8~29_sumout\ : std_logic;
SIGNAL \ALT_INV_Add8~25_sumout\ : std_logic;
SIGNAL \ALT_INV_Add8~21_sumout\ : std_logic;
SIGNAL \ALT_INV_Add8~17_sumout\ : std_logic;
SIGNAL \ALT_INV_Add8~13_sumout\ : std_logic;
SIGNAL \ALT_INV_Add8~9_sumout\ : std_logic;
SIGNAL \ALT_INV_Add8~5_sumout\ : std_logic;
SIGNAL \ALT_INV_Add7~37_sumout\ : std_logic;
SIGNAL \ALT_INV_Add7~33_sumout\ : std_logic;
SIGNAL \ALT_INV_Add7~29_sumout\ : std_logic;
SIGNAL \ALT_INV_Add7~25_sumout\ : std_logic;
SIGNAL \ALT_INV_Add7~21_sumout\ : std_logic;
SIGNAL \ALT_INV_Add7~17_sumout\ : std_logic;
SIGNAL \ALT_INV_Add7~13_sumout\ : std_logic;
SIGNAL \ALT_INV_Add7~9_sumout\ : std_logic;
SIGNAL \ALT_INV_Add7~5_sumout\ : std_logic;
SIGNAL \ALT_INV_Add7~1_sumout\ : std_logic;
SIGNAL \ALT_INV_Add8~1_sumout\ : std_logic;
SIGNAL \ALT_INV_Add6~97_sumout\ : std_logic;
SIGNAL \ALT_INV_Add6~49_sumout\ : std_logic;
SIGNAL \ALT_INV_Add6~45_sumout\ : std_logic;
SIGNAL \ALT_INV_Add6~33_sumout\ : std_logic;
SIGNAL \ALT_INV_Add6~25_sumout\ : std_logic;
SIGNAL ALT_INV_pixcount : std_logic_vector(9 DOWNTO 0);
SIGNAL \ALT_INV_Add3~33_sumout\ : std_logic;
SIGNAL \ALT_INV_Add3~29_sumout\ : std_logic;
SIGNAL \ALT_INV_Add3~25_sumout\ : std_logic;
SIGNAL \ALT_INV_Add3~21_sumout\ : std_logic;
SIGNAL \ALT_INV_Add3~17_sumout\ : std_logic;
SIGNAL \ALT_INV_Add3~13_sumout\ : std_logic;
SIGNAL \ALT_INV_Add3~9_sumout\ : std_logic;
SIGNAL \ALT_INV_Add3~5_sumout\ : std_logic;
SIGNAL \ALT_INV_Add3~1_sumout\ : std_logic;
SIGNAL ALT_INV_RAMRESTART_POINTER : std_logic_vector(8 DOWNTO 0);
SIGNAL \ALT_INV_Add2~33_sumout\ : std_logic;
SIGNAL \ALT_INV_Add2~29_sumout\ : std_logic;
SIGNAL \ALT_INV_Add2~25_sumout\ : std_logic;
SIGNAL \ALT_INV_Add2~21_sumout\ : std_logic;
SIGNAL \ALT_INV_Add2~17_sumout\ : std_logic;
SIGNAL \ALT_INV_Add2~13_sumout\ : std_logic;
SIGNAL \ALT_INV_Add2~9_sumout\ : std_logic;
SIGNAL \ALT_INV_Add2~5_sumout\ : std_logic;
SIGNAL \ALT_INV_Add2~1_sumout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_Add0~53_sumout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_Add0~49_sumout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_Add0~45_sumout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_Add0~37_sumout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_Add0~33_sumout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_Add0~29_sumout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_Add0~25_sumout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_Add0~21_sumout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_Add0~17_sumout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_Add0~13_sumout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_Add0~9_sumout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_Add0~5_sumout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_Add0~1_sumout\ : std_logic;
SIGNAL ALT_INV_SDRAM_ADDR1 : std_logic_vector(24 DOWNTO 0);
SIGNAL \ALT_INV_Add1~97_sumout\ : std_logic;
SIGNAL ALT_INV_SDRAM_ADDR2 : std_logic_vector(24 DOWNTO 0);
SIGNAL \ALT_INV_Add1~93_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~89_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~85_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~81_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~77_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~73_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~69_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~65_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~61_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~57_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~53_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~49_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~45_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~41_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~37_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~33_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~29_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~25_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~21_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~17_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~13_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~9_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~5_sumout\ : std_logic;
SIGNAL \ALT_INV_Add1~1_sumout\ : std_logic;
SIGNAL ALT_INV_RAMFULL_POINTER : std_logic_vector(8 DOWNTO 0);
SIGNAL ALT_INV_TVADDR2 : std_logic_vector(8 DOWNTO 0);
SIGNAL \ALT_INV_Add11~33_sumout\ : std_logic;
SIGNAL \ALT_INV_Add11~29_sumout\ : std_logic;
SIGNAL \ALT_INV_Add11~25_sumout\ : std_logic;
SIGNAL \ALT_INV_Add11~21_sumout\ : std_logic;
SIGNAL \ALT_INV_Add11~17_sumout\ : std_logic;
SIGNAL \ALT_INV_Add11~13_sumout\ : std_logic;
SIGNAL \ALT_INV_Add11~9_sumout\ : std_logic;
SIGNAL \ALT_INV_Add11~5_sumout\ : std_logic;
SIGNAL \ALT_INV_Add11~1_sumout\ : std_logic;
SIGNAL ALT_INV_RAMADDR1 : std_logic_vector(8 DOWNTO 0);
SIGNAL \u0|new_sdram_controller_0|ALT_INV_oe~_Duplicate_15_q\ : std_logic;
SIGNAL ALT_INV_SDRAM_ADDR : std_logic_vector(24 DOWNTO 0);
SIGNAL ALT_INV_RAMADDR2 : std_logic_vector(8 DOWNTO 0);
SIGNAL \u4|ram_rtl_0|auto_generated|ALT_INV_ram_block1a2\ : std_logic;
SIGNAL \u4|ram_rtl_0|auto_generated|ALT_INV_ram_block1a3\ : std_logic;
SIGNAL \u4|ram_rtl_0|auto_generated|ALT_INV_ram_block1a6\ : std_logic;
SIGNAL ALT_INV_RED : std_logic_vector(7 DOWNTO 0);
SIGNAL \u1|ALT_INV_Ypos\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \u1|ALT_INV_Xpos\ : std_logic_vector(10 DOWNTO 0);
SIGNAL \ALT_INV_COLOR_CTRL.GETY~DUPLICATE_q\ : std_logic;
SIGNAL \u3|ALT_INV_count[0]~DUPLICATE_q\ : std_logic;
SIGNAL \u3|ALT_INV_videostate.IMGDONE~DUPLICATE_q\ : std_logic;
SIGNAL \u3|ALT_INV_videostate.EAV2~DUPLICATE_q\ : std_logic;
SIGNAL \u3|ALT_INV_tv_buff[2][0]~DUPLICATE_q\ : std_logic;
SIGNAL \u3|ALT_INV_tv_buff[3][5]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_TVADDR1GR_sync1[4]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_i_count[2]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_RAMADDR2_bin[5]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_RAMADDR2_bin[4]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_RAMADDR2_bin[2]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_RAMADDR2_bin[1]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_i_state.010~DUPLICATE_q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_refresh_counter[9]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_refresh_counter[10]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_refresh_counter[12]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_i_state.101~DUPLICATE_q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_wr_address~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_SDRAM_WE_N~DUPLICATE_q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_m_next.000010000~DUPLICATE_q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_m_count[1]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_m_count[3]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_m_state.001000000~DUPLICATE_q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_0[37]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_1[37]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_active_addr[19]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_active_addr[18]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_active_addr[17]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_1[34]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_0[33]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_active_addr[13]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_0[41]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_rd_address~DUPLICATE_q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_1[41]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_active_addr[20]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entries[0]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entries[1]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_m_state.000010000~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_TVADDR1[6]~DUPLICATE_q\ : std_logic;
SIGNAL \ALT_INV_TVADDR1[1]~DUPLICATE_q\ : std_logic;
SIGNAL \u1|ALT_INV_Ypos[1]~DUPLICATE_q\ : std_logic;
SIGNAL \u1|ALT_INV_Ypos[2]~DUPLICATE_q\ : std_logic;
SIGNAL \u1|ALT_INV_Ypos[0]~DUPLICATE_q\ : std_logic;
SIGNAL \u1|ALT_INV_Ypos[5]~DUPLICATE_q\ : std_logic;
SIGNAL \u1|ALT_INV_Ypos[6]~DUPLICATE_q\ : std_logic;
SIGNAL \u1|ALT_INV_Ypos[9]~DUPLICATE_q\ : std_logic;
SIGNAL \u1|ALT_INV_Xpos[7]~DUPLICATE_q\ : std_logic;
SIGNAL \u1|ALT_INV_Xpos[8]~DUPLICATE_q\ : std_logic;
SIGNAL \u1|ALT_INV_Xpos[10]~DUPLICATE_q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_oe~_Duplicate_14_q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_oe~_Duplicate_13_q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_oe~_Duplicate_12_q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_oe~_Duplicate_11_q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_oe~_Duplicate_10_q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_oe~_Duplicate_9_q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_oe~_Duplicate_8_q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_oe~_Duplicate_7_q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_oe~_Duplicate_6_q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_oe~_Duplicate_5_q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_oe~_Duplicate_4_q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_oe~_Duplicate_3_q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_oe~_Duplicate_2_q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_oe~_Duplicate_1_q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_oe~q\ : std_logic;
SIGNAL \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\ : std_logic;
SIGNAL \ALT_INV_KEY[1]~input_o\ : std_logic;
SIGNAL \ALT_INV_COLOR_CTRL.GETCB~q\ : std_logic;
SIGNAL \u3|ALT_INV_delay\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \ALT_INV_STATE_FLAG~q\ : std_logic;
SIGNAL \ALT_INV_COLOR_CTRL.GETCR~q\ : std_logic;
SIGNAL \u3|ALT_INV_WideOr2~combout\ : std_logic;
SIGNAL ALT_INV_Comp_Cr : std_logic_vector(7 DOWNTO 7);
SIGNAL \u3|ALT_INV_Selector9~4_combout\ : std_logic;
SIGNAL \u3|ALT_INV_process_0~9_combout\ : std_logic;
SIGNAL \u3|ALT_INV_videostate.SAV1~q\ : std_logic;
SIGNAL \u3|ALT_INV_process_0~8_combout\ : std_logic;
SIGNAL \u3|ALT_INV_process_0~7_combout\ : std_logic;
SIGNAL \u3|ALT_INV_process_0~6_combout\ : std_logic;
SIGNAL \u3|ALT_INV_beginfrm~q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_rd_valid\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \u3|ALT_INV_videostate.IMGDONE~q\ : std_logic;
SIGNAL \u3|ALT_INV_process_0~5_combout\ : std_logic;
SIGNAL \u3|ALT_INV_tv_buff[0][3]~q\ : std_logic;
SIGNAL \u3|ALT_INV_tv_buff[0][2]~q\ : std_logic;
SIGNAL \u3|ALT_INV_tv_buff[0][1]~q\ : std_logic;
SIGNAL \u3|ALT_INV_tv_buff[0][6]~q\ : std_logic;
SIGNAL \u3|ALT_INV_tv_buff[0][5]~q\ : std_logic;
SIGNAL \u3|ALT_INV_videostate.EAV2~q\ : std_logic;
SIGNAL \u3|ALT_INV_process_0~4_combout\ : std_logic;
SIGNAL \u3|ALT_INV_process_0~3_combout\ : std_logic;
SIGNAL \u3|ALT_INV_tv_buff[2][2]~q\ : std_logic;
SIGNAL \u3|ALT_INV_tv_buff[2][1]~q\ : std_logic;
SIGNAL \u3|ALT_INV_tv_buff[1][7]~q\ : std_logic;
SIGNAL \u3|ALT_INV_tv_buff[1][6]~q\ : std_logic;
SIGNAL \u3|ALT_INV_tv_buff[1][5]~q\ : std_logic;
SIGNAL \u3|ALT_INV_process_0~2_combout\ : std_logic;
SIGNAL \u3|ALT_INV_tv_buff[1][4]~q\ : std_logic;
SIGNAL \u3|ALT_INV_tv_buff[1][3]~q\ : std_logic;
SIGNAL \u3|ALT_INV_tv_buff[1][2]~q\ : std_logic;
SIGNAL \u3|ALT_INV_tv_buff[1][1]~q\ : std_logic;
SIGNAL \u3|ALT_INV_tv_buff[1][0]~q\ : std_logic;
SIGNAL \u3|ALT_INV_tv_buff[0][7]~q\ : std_logic;
SIGNAL \u3|ALT_INV_process_0~1_combout\ : std_logic;
SIGNAL \u3|ALT_INV_tv_buff[3][0]~q\ : std_logic;
SIGNAL \u3|ALT_INV_tv_buff[2][7]~q\ : std_logic;
SIGNAL \u3|ALT_INV_tv_buff[2][6]~q\ : std_logic;
SIGNAL \u3|ALT_INV_tv_buff[2][5]~q\ : std_logic;
SIGNAL \u3|ALT_INV_tv_buff[2][4]~q\ : std_logic;
SIGNAL \u3|ALT_INV_tv_buff[2][3]~q\ : std_logic;
SIGNAL \u3|ALT_INV_process_0~0_combout\ : std_logic;
SIGNAL \u3|ALT_INV_tv_buff[3][6]~q\ : std_logic;
SIGNAL \u3|ALT_INV_tv_buff[3][5]~q\ : std_logic;
SIGNAL \u3|ALT_INV_tv_buff[3][4]~q\ : std_logic;
SIGNAL \u3|ALT_INV_tv_buff[3][3]~q\ : std_logic;
SIGNAL \u3|ALT_INV_tv_buff[3][2]~q\ : std_logic;
SIGNAL \u3|ALT_INV_tv_buff[3][1]~q\ : std_logic;
SIGNAL \u3|ALT_INV_tv_buff[3][7]~q\ : std_logic;
SIGNAL \u3|ALT_INV_tv_buff[0][0]~q\ : std_logic;
SIGNAL \u3|ALT_INV_tv_buff[0][4]~q\ : std_logic;
SIGNAL ALT_INV_RAMADDR2GR : std_logic_vector(5 DOWNTO 2);
SIGNAL ALT_INV_TVADDR1GR : std_logic_vector(8 DOWNTO 0);
SIGNAL \u3|ALT_INV_dataout\ : std_logic_vector(7 DOWNTO 1);
SIGNAL \ALT_INV_Comp_Y[7]~0_combout\ : std_logic;
SIGNAL \ALT_INV_COLOR_CTRL.GETY~q\ : std_logic;
SIGNAL \u3|ALT_INV_venable~q\ : std_logic;
SIGNAL \ALT_INV_validin~q\ : std_logic;
SIGNAL ALT_INV_Comp_Y : std_logic_vector(7 DOWNTO 0);
SIGNAL \u2|ALT_INV_Temp_CrR2\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u2|ALT_INV_Rv\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \u2|ALT_INV_EN2~q\ : std_logic;
SIGNAL \u3|ALT_INV_Selector11~0_combout\ : std_logic;
SIGNAL \u3|ALT_INV_Selector5~0_combout\ : std_logic;
SIGNAL \u3|ALT_INV_Add0~0_combout\ : std_logic;
SIGNAL \u3|ALT_INV_Selector4~0_combout\ : std_logic;
SIGNAL \u3|ALT_INV_process_0~14_combout\ : std_logic;
SIGNAL \u3|ALT_INV_Selector8~0_combout\ : std_logic;
SIGNAL \u3|ALT_INV_Selector9~15_combout\ : std_logic;
SIGNAL \u3|ALT_INV_Selector9~14_combout\ : std_logic;
SIGNAL \u2|ALT_INV_R\ : std_logic_vector(3 DOWNTO 3);
SIGNAL \ALT_INV_LessThan0~0_combout\ : std_logic;
SIGNAL \u2|ALT_INV_enableout~q\ : std_logic;
SIGNAL \u3|ALT_INV_Selector9~13_combout\ : std_logic;
SIGNAL \u3|ALT_INV_Selector9~12_combout\ : std_logic;
SIGNAL \u3|ALT_INV_Selector9~11_combout\ : std_logic;
SIGNAL \u3|ALT_INV_videostate.SAV2~q\ : std_logic;
SIGNAL \u3|ALT_INV_Selector10~0_combout\ : std_logic;
SIGNAL \u3|ALT_INV_Selector9~10_combout\ : std_logic;
SIGNAL \u3|ALT_INV_Selector9~9_combout\ : std_logic;
SIGNAL \u3|ALT_INV_Selector9~8_combout\ : std_logic;
SIGNAL \u3|ALT_INV_videostate.VS2~q\ : std_logic;
SIGNAL \u3|ALT_INV_Selector9~7_combout\ : std_logic;
SIGNAL \u3|ALT_INV_process_0~13_combout\ : std_logic;
SIGNAL \u3|ALT_INV_process_0~12_combout\ : std_logic;
SIGNAL \u3|ALT_INV_videostate.VS1~q\ : std_logic;
SIGNAL \u3|ALT_INV_process_0~11_combout\ : std_logic;
SIGNAL \u3|ALT_INV_process_0~10_combout\ : std_logic;
SIGNAL \u3|ALT_INV_Selector9~6_combout\ : std_logic;
SIGNAL \u3|ALT_INV_Selector9~5_combout\ : std_logic;
SIGNAL \u3|ALT_INV_LessThan0~0_combout\ : std_logic;
SIGNAL \u3|ALT_INV_count\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \u3|ALT_INV_videostate.EAV1~q\ : std_logic;
SIGNAL \ALT_INV_Selector36~5_combout\ : std_logic;
SIGNAL \ALT_INV_Selector36~4_combout\ : std_logic;
SIGNAL \u3|ALT_INV_endfrm~q\ : std_logic;
SIGNAL ALT_INV_RAMADDR2GR_sync0 : std_logic_vector(6 DOWNTO 5);
SIGNAL \ALT_INV_LessThan4~0_combout\ : std_logic;
SIGNAL ALT_INV_TVADDR1GR_sync0 : std_logic_vector(8 DOWNTO 0);
SIGNAL ALT_INV_TV_FLAG : std_logic_vector(2 DOWNTO 1);
SIGNAL ALT_INV_RAMADDR1GR : std_logic_vector(8 DOWNTO 1);
SIGNAL ALT_INV_VGAFLAG : std_logic_vector(2 DOWNTO 0);
SIGNAL ALT_INV_SDRAM_WRITEDATA : std_logic_vector(6 DOWNTO 0);
SIGNAL \u0|new_sdram_controller_0|ALT_INV_Selector14~0_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_Add2~0_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_i_count\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|new_sdram_controller_0|ALT_INV_i_count[0]~1_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_Selector19~0_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_i_refs\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \u0|new_sdram_controller_0|ALT_INV_WideOr6~combout\ : std_logic;
SIGNAL ALT_INV_offset : std_logic_vector(11 DOWNTO 11);
SIGNAL ALT_INV_BT656_ENDFRAME : std_logic_vector(2 DOWNTO 1);
SIGNAL \ALT_INV_LessThan3~1_combout\ : std_logic;
SIGNAL \ALT_INV_LessThan3~0_combout\ : std_logic;
SIGNAL ALT_INV_RAMADDR2GR_sync1 : std_logic_vector(8 DOWNTO 0);
SIGNAL \ALT_INV_binary~18_combout\ : std_logic;
SIGNAL \ALT_INV_Selector70~0_combout\ : std_logic;
SIGNAL \ALT_INV_RAMFULL_POINTER[5]~0_combout\ : std_logic;
SIGNAL \ALT_INV_binary~16_combout\ : std_logic;
SIGNAL \ALT_INV_BUFF_CTRL.ST2~0_combout\ : std_logic;
SIGNAL \ALT_INV_Equal2~3_combout\ : std_logic;
SIGNAL \ALT_INV_Equal2~2_combout\ : std_logic;
SIGNAL \ALT_INV_Equal2~1_combout\ : std_logic;
SIGNAL \ALT_INV_Equal2~0_combout\ : std_logic;
SIGNAL \ALT_INV_RAMRESTART_POINTER[8]~0_combout\ : std_logic;
SIGNAL \ALT_INV_RAMADDR1[1]~2_combout\ : std_logic;
SIGNAL \ALT_INV_binary~11_combout\ : std_logic;
SIGNAL ALT_INV_TVADDR1GR_sync1 : std_logic_vector(8 DOWNTO 0);
SIGNAL \ALT_INV_binary~10_combout\ : std_logic;
SIGNAL \ALT_INV_Selector36~2_combout\ : std_logic;
SIGNAL \ALT_INV_Selector36~1_combout\ : std_logic;
SIGNAL \ALT_INV_binary~8_combout\ : std_logic;
SIGNAL \ALT_INV_Selector2~0_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_m_count[0]~10_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_za_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL ALT_INV_RAMADDR1GR_sync0 : std_logic_vector(8 DOWNTO 0);
SIGNAL \ALT_INV_LessThan5~0_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_za_valid~q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_active_data\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_rd_data[7]~33_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_0\ : std_logic_vector(43 DOWNTO 0);
SIGNAL \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_1\ : std_logic_vector(43 DOWNTO 0);
SIGNAL \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_rd_data[6]~32_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_rd_data[5]~31_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_rd_data[4]~30_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_rd_data[3]~29_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_rd_data[2]~28_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_rd_data[1]~27_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_WideOr17~0_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_rd_data[0]~26_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_m_data[3]~0_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_i_next.010~q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_Selector10~0_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_i_next.000~q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_Selector34~3_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_Selector34~2_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_Selector37~3_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_i_next.101~q\ : std_logic;
SIGNAL \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain\ : std_logic_vector(1 DOWNTO 1);
SIGNAL \u0|new_sdram_controller_0|ALT_INV_i_count[0]~0_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_i_next.111~q\ : std_logic;
SIGNAL \ALT_INV_SDRAM_ADDR[7]~1_combout\ : std_logic;
SIGNAL \ALT_INV_Selector36~0_combout\ : std_logic;
SIGNAL ALT_INV_NEXTFRAME : std_logic_vector(2 DOWNTO 2);
SIGNAL \ALT_INV_ODD~q\ : std_logic;
SIGNAL \ALT_INV_Equal1~3_combout\ : std_logic;
SIGNAL \ALT_INV_Equal1~2_combout\ : std_logic;
SIGNAL ALT_INV_RAMADDR2_bin : std_logic_vector(8 DOWNTO 0);
SIGNAL \ALT_INV_Equal1~1_combout\ : std_logic;
SIGNAL \ALT_INV_Equal1~0_combout\ : std_logic;
SIGNAL \ALT_INV_BUFF_CTRL.ST2~q\ : std_logic;
SIGNAL \ALT_INV_BUFF_WAIT~q\ : std_logic;
SIGNAL \ALT_INV_Equal0~2_combout\ : std_logic;
SIGNAL ALT_INV_TVADDR1_bin : std_logic_vector(8 DOWNTO 0);
SIGNAL \ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \ALT_INV_BUFF_CTRL.ST1~q\ : std_logic;
SIGNAL \ALT_INV_BUFF_CTRL.ST0~q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_Selector36~1_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_Selector40~0_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_m_count[2]~7_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_m_count[1]~6_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_m_count[3]~4_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_m_count[2]~3_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_Add3~0_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_m_count\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|new_sdram_controller_0|ALT_INV_m_count[1]~2_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_m_count[1]~1_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_Selector34~1_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_Selector36~0_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_Selector35~0_combout\ : std_logic;
SIGNAL ALT_INV_RAMADDR1GR_sync1 : std_logic_vector(8 DOWNTO 0);
SIGNAL \ALT_INV_binary~2_combout\ : std_logic;
SIGNAL \u1|ALT_INV_ACTVID~1_combout\ : std_logic;
SIGNAL \u1|ALT_INV_ACTVID~0_combout\ : std_logic;
SIGNAL \u1|ALT_INV_Equal3~2_combout\ : std_logic;
SIGNAL \u1|ALT_INV_Equal3~1_combout\ : std_logic;
SIGNAL \u1|ALT_INV_Equal2~0_combout\ : std_logic;
SIGNAL \u1|ALT_INV_LessThan5~0_combout\ : std_logic;
SIGNAL \u1|ALT_INV_VGA_FRAMESTART~q\ : std_logic;
SIGNAL \u1|ALT_INV_VGA_FRAMEEND~q\ : std_logic;
SIGNAL \ALT_INV_RAMADDR2~1_combout\ : std_logic;
SIGNAL \ALT_INV_RAMADDR2~0_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_m_data[7]~_Duplicate_1_q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_m_data[6]~_Duplicate_1_q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_m_data[5]~_Duplicate_1_q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_m_data[4]~_Duplicate_1_q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_m_data[3]~_Duplicate_1_q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_m_data[2]~_Duplicate_1_q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_m_data[1]~_Duplicate_1_q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_m_data[0]~_Duplicate_1_q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_i_state.010~q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_Selector37~1_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_Selector37~0_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_Equal0~2_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_refresh_counter\ : std_logic_vector(13 DOWNTO 0);
SIGNAL \u0|new_sdram_controller_0|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_ack_refresh_request~q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_i_state.011~q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_i_state.000~q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_i_state.001~q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_m_next.000000001~q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_Selector25~3_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_i_state.101~q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_Selector25~2_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_Selector34~0_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_Selector30~0_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_m_count[1]~0_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_Selector27~2_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_Selector27~1_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_Selector27~0_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_i_state.111~q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_wr_address~q\ : std_logic;
SIGNAL \ALT_INV_SDRAM_RE_N~q\ : std_logic;
SIGNAL \ALT_INV_SDRAM_WE_N~q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_Selector26~0_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_m_next.000010000~q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_Selector29~11_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_Selector29~10_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_Selector29~9_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_Selector29~8_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_Selector29~7_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_Selector29~6_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_Selector29~5_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_Selector29~4_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_Selector29~3_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_Selector29~2_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_Selector25~1_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_Selector29~1_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_Selector29~0_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_Selector25~0_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_m_next.000001000~q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_rd_data[43]~15_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_active_rnw~1_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_active_rnw~0_combout\ : std_logic;
SIGNAL \u1|ALT_INV_Equal0~1_combout\ : std_logic;
SIGNAL \u1|ALT_INV_LessThan0~0_combout\ : std_logic;
SIGNAL \ALT_INV_process_3~0_combout\ : std_logic;
SIGNAL \ALT_INV_Equal3~2_combout\ : std_logic;
SIGNAL ALT_INV_RAMADDR1_bin : std_logic_vector(8 DOWNTO 0);
SIGNAL \ALT_INV_Equal3~1_combout\ : std_logic;
SIGNAL \ALT_INV_Equal3~0_combout\ : std_logic;
SIGNAL \ALT_INV_VGABEGIN~q\ : std_logic;
SIGNAL \u1|ALT_INV_ACTVID~q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_Selector23~0_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_i_cmd\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \u0|new_sdram_controller_0|ALT_INV_Selector21~0_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_WideOr8~0_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_Selector20~1_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_Selector20~0_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_m_next.010000000~q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_refresh_request~q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_Selector22~0_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_always5~0_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_rd_data[42]~13_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_rd_data[28]~12_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_rd_data[27]~11_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_active_addr\ : std_logic_vector(24 DOWNTO 0);
SIGNAL \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_rd_data[26]~10_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_rd_data[25]~9_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_rd_data[24]~8_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_rd_data[23]~7_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_rd_data[22]~6_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_Selector96~0_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_rd_data[21]~5_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_rd_data[20]~4_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_rd_data[19]~3_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_m_state.000000001~q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_init_done~q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_m_state.100000000~q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_Selector31~0_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_m_state.010000000~q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_m_state.000100000~q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_m_state.001000000~q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_m_state.000000100~q\ : std_logic;
SIGNAL \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_i_addr\ : std_logic_vector(12 DOWNTO 12);
SIGNAL \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_rd_data[18]~2_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_m_state.000000010~q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_m_addr[1]~1_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_pending~3_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_pending~4_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_Equal3~10_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_Equal3~9_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_Equal3~8_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_Equal3~7_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_Equal3~6_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_Equal3~5_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_pending~2_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_pending~1_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_active_cs_n~q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_active_rnw~q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_Equal3~4_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_Equal3~3_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_Equal3~2_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_Equal2~1_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_Equal2~0_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_pending~0_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_Equal3~1_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_Equal3~0_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_rd_data[39]~1_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_rd_data[38]~0_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_rd_address~q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_Equal1~0_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entries\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \u0|new_sdram_controller_0|ALT_INV_f_pop~q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_m_addr~0_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_m_state.000010000~q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_m_state.000001000~q\ : std_logic;
SIGNAL \u1|ALT_INV_Equal0~0_combout\ : std_logic;
SIGNAL \u1|ALT_INV_process_0~2_combout\ : std_logic;
SIGNAL \u0|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~q\ : std_logic;
SIGNAL \u1|ALT_INV_B_OUT~7_combout\ : std_logic;
SIGNAL \u1|ALT_INV_B_OUT~6_combout\ : std_logic;
SIGNAL \u1|ALT_INV_B_OUT~5_combout\ : std_logic;
SIGNAL \u1|ALT_INV_B_OUT~4_combout\ : std_logic;
SIGNAL \u1|ALT_INV_B_OUT~3_combout\ : std_logic;
SIGNAL \u1|ALT_INV_B_OUT~2_combout\ : std_logic;
SIGNAL \u1|ALT_INV_B_OUT~1_combout\ : std_logic;
SIGNAL \u1|ALT_INV_process_0~1_combout\ : std_logic;
SIGNAL \u1|ALT_INV_process_0~0_combout\ : std_logic;
SIGNAL \u1|ALT_INV_LessThan6~0_combout\ : std_logic;
SIGNAL \u1|ALT_INV_Equal3~0_combout\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_m_cmd[0]~_Duplicate_1_q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_m_cmd[2]~_Duplicate_1_q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_m_cmd[1]~_Duplicate_1_q\ : std_logic;
SIGNAL \u0|new_sdram_controller_0|ALT_INV_m_count[1]~12_combout\ : std_logic;
SIGNAL \u2|ALT_INV_Temp_CrR1\ : std_logic_vector(7 DOWNTO 3);
SIGNAL ALT_INV_TVADDR1 : std_logic_vector(8 DOWNTO 0);
SIGNAL \u5|ram_rtl_0|auto_generated|ALT_INV_ram_block1a3\ : std_logic;
SIGNAL \u5|ram_rtl_0|auto_generated|ALT_INV_ram_block1a4\ : std_logic;
SIGNAL \u5|ram_rtl_0|auto_generated|ALT_INV_ram_block1a5\ : std_logic;
SIGNAL \u5|ram_rtl_0|auto_generated|ALT_INV_ram_block1a7\ : std_logic;
SIGNAL \u5|ram_rtl_0|auto_generated|ALT_INV_ram_block1a0~portbdataout\ : std_logic;

BEGIN

LEDR <= ww_LEDR;
ww_CLOCK_50 <= CLOCK_50;
ww_SW <= SW;
ww_TD_CLK27 <= TD_CLK27;
ww_TD_DATA <= TD_DATA;
ww_TD_HS <= TD_HS;
ww_TD_VS <= TD_VS;
TD_RESET_N <= ww_TD_RESET_N;
ww_KEY <= KEY;
VGA_B <= ww_VGA_B;
VGA_G <= ww_VGA_G;
VGA_R <= ww_VGA_R;
VGA_CLK <= ww_VGA_CLK;
VGA_BLANK_N <= ww_VGA_BLANK_N;
VGA_HS <= ww_VGA_HS;
VGA_VS <= ww_VGA_VS;
VGA_SYNC_N <= ww_VGA_SYNC_N;
DRAM_ADDR <= ww_DRAM_ADDR;
DRAM_BA <= ww_DRAM_BA;
DRAM_CAS_N <= ww_DRAM_CAS_N;
DRAM_CKE <= ww_DRAM_CKE;
DRAM_CLK <= ww_DRAM_CLK;
DRAM_CS_N <= ww_DRAM_CS_N;
DRAM_RAS_N <= ww_DRAM_RAS_N;
DRAM_WE_N <= ww_DRAM_WE_N;
DRAM_LDQM <= ww_DRAM_LDQM;
DRAM_UDQM <= ww_DRAM_UDQM;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\u4|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & RAMIN1(7) & RAMIN1(6) & RAMIN1(5) & RAMIN1(4) & RAMIN1(3) & RAMIN1(2) & RAMIN1(1) & RAMIN1(0));

\u4|ram_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (RAMADDR1(8) & RAMADDR1(7) & RAMADDR1(6) & RAMADDR1(5) & RAMADDR1(4) & RAMADDR1(3) & RAMADDR1(2) & RAMADDR1(1) & RAMADDR1(0));

\u4|ram_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\RAMADDR2~10_combout\ & \RAMADDR2~9_combout\ & \RAMADDR2~8_combout\ & \RAMADDR2~7_combout\ & \RAMADDR2~6_combout\ & \RAMADDR2~5_combout\ & \RAMADDR2~4_combout\ & \RAMADDR2~3_combout\ & 
\RAMADDR2~2_combout\);

\u4|ram_rtl_0|auto_generated|ram_block1a0~portbdataout\ <= \u4|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\u4|ram_rtl_0|auto_generated|ram_block1a1\ <= \u4|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\u4|ram_rtl_0|auto_generated|ram_block1a2\ <= \u4|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\u4|ram_rtl_0|auto_generated|ram_block1a3\ <= \u4|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\u4|ram_rtl_0|auto_generated|ram_block1a4\ <= \u4|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\u4|ram_rtl_0|auto_generated|ram_block1a5\ <= \u4|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\u4|ram_rtl_0|auto_generated|ram_block1a6\ <= \u4|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\u4|ram_rtl_0|auto_generated|ram_block1a7\ <= \u4|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);

\u5|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & gnd & TVIN1(7) & TVIN1(6) & TVIN1(5) & TVIN1(4) & TVIN1(3) & TVIN1(2) & TVIN1(1) & TVIN1(0));

\u5|ram_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (TVADDR1(8) & TVADDR1(7) & \TVADDR1[6]~DUPLICATE_q\ & TVADDR1(5) & TVADDR1(4) & TVADDR1(3) & TVADDR1(2) & \TVADDR1[1]~DUPLICATE_q\ & TVADDR1(0));

\u5|ram_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\Selector32~0_combout\ & \Selector33~0_combout\ & \Selector34~0_combout\ & \Selector35~0_combout\ & \Selector36~6_combout\ & \Selector37~0_combout\ & \Selector38~0_combout\ & 
\Selector39~0_combout\ & \Selector40~0_combout\);

\u5|ram_rtl_0|auto_generated|ram_block1a0~portbdataout\ <= \u5|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\u5|ram_rtl_0|auto_generated|ram_block1a1\ <= \u5|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\u5|ram_rtl_0|auto_generated|ram_block1a2\ <= \u5|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\u5|ram_rtl_0|auto_generated|ram_block1a3\ <= \u5|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\u5|ram_rtl_0|auto_generated|ram_block1a4\ <= \u5|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\u5|ram_rtl_0|auto_generated|ram_block1a5\ <= \u5|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\u5|ram_rtl_0|auto_generated|ram_block1a6\ <= \u5|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\u5|ram_rtl_0|auto_generated|ram_block1a7\ <= \u5|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);

\u2|Mult0~8_ACLR_bus\ <= (gnd & gnd);

\u2|Mult0~8_CLK_bus\ <= (gnd & gnd & \TD_CLK27~inputCLKENA0_outclk\);

\u2|Mult0~8_ENA_bus\ <= (vcc & vcc & vcc);

\u2|Mult0~8_AX_bus\ <= (NOT Comp_Cr(7) & Comp_Cr(6) & Comp_Cr(5) & Comp_Cr(4) & Comp_Cr(3) & Comp_Cr(2) & Comp_Cr(1) & Comp_Cr(0));

\u2|Mult0~8_AY_bus\ <= (vcc & gnd & vcc & vcc);

\u2|Mult0~8_resulta\ <= \u2|Mult0~8_RESULTA_bus\(0);
\u2|Mult0~9\ <= \u2|Mult0~8_RESULTA_bus\(1);
\u2|Mult0~10\ <= \u2|Mult0~8_RESULTA_bus\(2);
\u2|Temp_CrR1\(3) <= \u2|Mult0~8_RESULTA_bus\(3);
\u2|Temp_CrR1\(4) <= \u2|Mult0~8_RESULTA_bus\(4);
\u2|Temp_CrR1\(5) <= \u2|Mult0~8_RESULTA_bus\(5);
\u2|Temp_CrR1\(6) <= \u2|Mult0~8_RESULTA_bus\(6);
\u2|Temp_CrR1\(7) <= \u2|Mult0~8_RESULTA_bus\(7);
\u2|Mult0~16\ <= \u2|Mult0~8_RESULTA_bus\(8);
\u2|Mult0~17\ <= \u2|Mult0~8_RESULTA_bus\(9);
\u2|Mult0~18\ <= \u2|Mult0~8_RESULTA_bus\(10);
\u2|Mult0~19\ <= \u2|Mult0~8_RESULTA_bus\(11);
\u2|Mult0~20\ <= \u2|Mult0~8_RESULTA_bus\(12);
\u2|Mult0~21\ <= \u2|Mult0~8_RESULTA_bus\(13);
\u2|Mult0~22\ <= \u2|Mult0~8_RESULTA_bus\(14);
\u2|Mult0~23\ <= \u2|Mult0~8_RESULTA_bus\(15);
\u2|Mult0~24\ <= \u2|Mult0~8_RESULTA_bus\(16);
\u2|Mult0~25\ <= \u2|Mult0~8_RESULTA_bus\(17);
\u2|Mult0~26\ <= \u2|Mult0~8_RESULTA_bus\(18);
\u2|Mult0~27\ <= \u2|Mult0~8_RESULTA_bus\(19);
\u2|Mult0~28\ <= \u2|Mult0~8_RESULTA_bus\(20);
\u2|Mult0~29\ <= \u2|Mult0~8_RESULTA_bus\(21);
\u2|Mult0~30\ <= \u2|Mult0~8_RESULTA_bus\(22);
\u2|Mult0~31\ <= \u2|Mult0~8_RESULTA_bus\(23);
\u2|Mult0~32\ <= \u2|Mult0~8_RESULTA_bus\(24);
\u2|Mult0~33\ <= \u2|Mult0~8_RESULTA_bus\(25);
\u2|Mult0~34\ <= \u2|Mult0~8_RESULTA_bus\(26);
\u2|Mult0~35\ <= \u2|Mult0~8_RESULTA_bus\(27);
\u2|Mult0~36\ <= \u2|Mult0~8_RESULTA_bus\(28);
\u2|Mult0~37\ <= \u2|Mult0~8_RESULTA_bus\(29);
\u2|Mult0~38\ <= \u2|Mult0~8_RESULTA_bus\(30);
\u2|Mult0~39\ <= \u2|Mult0~8_RESULTA_bus\(31);
\u2|Mult0~40\ <= \u2|Mult0~8_RESULTA_bus\(32);
\u2|Mult0~41\ <= \u2|Mult0~8_RESULTA_bus\(33);
\u2|Mult0~42\ <= \u2|Mult0~8_RESULTA_bus\(34);
\u2|Mult0~43\ <= \u2|Mult0~8_RESULTA_bus\(35);
\u2|Mult0~44\ <= \u2|Mult0~8_RESULTA_bus\(36);
\u2|Mult0~45\ <= \u2|Mult0~8_RESULTA_bus\(37);
\u2|Mult0~46\ <= \u2|Mult0~8_RESULTA_bus\(38);
\u2|Mult0~47\ <= \u2|Mult0~8_RESULTA_bus\(39);
\u2|Mult0~48\ <= \u2|Mult0~8_RESULTA_bus\(40);
\u2|Mult0~49\ <= \u2|Mult0~8_RESULTA_bus\(41);
\u2|Mult0~50\ <= \u2|Mult0~8_RESULTA_bus\(42);
\u2|Mult0~51\ <= \u2|Mult0~8_RESULTA_bus\(43);
\u2|Mult0~52\ <= \u2|Mult0~8_RESULTA_bus\(44);
\u2|Mult0~53\ <= \u2|Mult0~8_RESULTA_bus\(45);
\u2|Mult0~54\ <= \u2|Mult0~8_RESULTA_bus\(46);
\u2|Mult0~55\ <= \u2|Mult0~8_RESULTA_bus\(47);
\u2|Mult0~56\ <= \u2|Mult0~8_RESULTA_bus\(48);
\u2|Mult0~57\ <= \u2|Mult0~8_RESULTA_bus\(49);
\u2|Mult0~58\ <= \u2|Mult0~8_RESULTA_bus\(50);
\u2|Mult0~59\ <= \u2|Mult0~8_RESULTA_bus\(51);
\u2|Mult0~60\ <= \u2|Mult0~8_RESULTA_bus\(52);
\u2|Mult0~61\ <= \u2|Mult0~8_RESULTA_bus\(53);
\u2|Mult0~62\ <= \u2|Mult0~8_RESULTA_bus\(54);
\u2|Mult0~63\ <= \u2|Mult0~8_RESULTA_bus\(55);
\u2|Mult0~64\ <= \u2|Mult0~8_RESULTA_bus\(56);
\u2|Mult0~65\ <= \u2|Mult0~8_RESULTA_bus\(57);
\u2|Mult0~66\ <= \u2|Mult0~8_RESULTA_bus\(58);
\u2|Mult0~67\ <= \u2|Mult0~8_RESULTA_bus\(59);
\u2|Mult0~68\ <= \u2|Mult0~8_RESULTA_bus\(60);
\u2|Mult0~69\ <= \u2|Mult0~8_RESULTA_bus\(61);
\u2|Mult0~70\ <= \u2|Mult0~8_RESULTA_bus\(62);
\u2|Mult0~71\ <= \u2|Mult0~8_RESULTA_bus\(63);

\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0\ <= \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\(0);
\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1\ <= \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\(1);
\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2\ <= \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\(2);
\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3\ <= \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\(3);
\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4\ <= \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\(4);
\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5\ <= \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\(5);
\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6\ <= \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\(6);
\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7\ <= \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\(7);

\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0\ <= \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\(0);
\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1\ <= \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\(1);
\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2\ <= \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\(2);
\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3\ <= \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\(3);
\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4\ <= \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\(4);
\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5\ <= \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\(5);
\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6\ <= \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\(6);
\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7\ <= \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\(7);

\u0|pll_0|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_CLKIN_bus\ <= (gnd & gnd & gnd & \CLOCK_50~input_o\);

\u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_MHI_bus\ <= (\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7\ & \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6\ & \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5\
& \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4\ & \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3\ & \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2\ & \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1\
& \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0\);

\u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN5\ <= \u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus\(5);
\u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6\ <= \u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus\(6);
\u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN7\ <= \u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus\(7);

\u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER_VCO0PH_bus\ <= (\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7\ & \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6\ & 
\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5\ & \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4\ & \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3\ & 
\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2\ & \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1\ & \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0\);

\u0|pll_0|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER_VCO0PH_bus\ <= (\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7\ & \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6\ & 
\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5\ & \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4\ & \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3\ & 
\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2\ & \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1\ & \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0\);

\u0|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER_VCO0PH_bus\ <= (\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7\ & \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6\ & 
\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5\ & \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4\ & \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3\ & 
\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2\ & \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1\ & \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0\);
\ALT_INV_Add8~33_sumout\ <= NOT \Add8~33_sumout\;
\ALT_INV_Add8~29_sumout\ <= NOT \Add8~29_sumout\;
\ALT_INV_Add8~25_sumout\ <= NOT \Add8~25_sumout\;
\ALT_INV_Add8~21_sumout\ <= NOT \Add8~21_sumout\;
\ALT_INV_Add8~17_sumout\ <= NOT \Add8~17_sumout\;
\ALT_INV_Add8~13_sumout\ <= NOT \Add8~13_sumout\;
\ALT_INV_Add8~9_sumout\ <= NOT \Add8~9_sumout\;
\ALT_INV_Add8~5_sumout\ <= NOT \Add8~5_sumout\;
\ALT_INV_Add7~37_sumout\ <= NOT \Add7~37_sumout\;
\ALT_INV_Add7~33_sumout\ <= NOT \Add7~33_sumout\;
\ALT_INV_Add7~29_sumout\ <= NOT \Add7~29_sumout\;
\ALT_INV_Add7~25_sumout\ <= NOT \Add7~25_sumout\;
\ALT_INV_Add7~21_sumout\ <= NOT \Add7~21_sumout\;
\ALT_INV_Add7~17_sumout\ <= NOT \Add7~17_sumout\;
\ALT_INV_Add7~13_sumout\ <= NOT \Add7~13_sumout\;
\ALT_INV_Add7~9_sumout\ <= NOT \Add7~9_sumout\;
\ALT_INV_Add7~5_sumout\ <= NOT \Add7~5_sumout\;
\ALT_INV_Add7~1_sumout\ <= NOT \Add7~1_sumout\;
\ALT_INV_Add8~1_sumout\ <= NOT \Add8~1_sumout\;
\ALT_INV_Add6~97_sumout\ <= NOT \Add6~97_sumout\;
\ALT_INV_Add6~49_sumout\ <= NOT \Add6~49_sumout\;
\ALT_INV_Add6~45_sumout\ <= NOT \Add6~45_sumout\;
\ALT_INV_Add6~33_sumout\ <= NOT \Add6~33_sumout\;
\ALT_INV_Add6~25_sumout\ <= NOT \Add6~25_sumout\;
ALT_INV_pixcount(1) <= NOT pixcount(1);
ALT_INV_pixcount(2) <= NOT pixcount(2);
ALT_INV_pixcount(3) <= NOT pixcount(3);
ALT_INV_pixcount(0) <= NOT pixcount(0);
ALT_INV_pixcount(4) <= NOT pixcount(4);
ALT_INV_pixcount(5) <= NOT pixcount(5);
ALT_INV_pixcount(6) <= NOT pixcount(6);
ALT_INV_pixcount(7) <= NOT pixcount(7);
ALT_INV_pixcount(8) <= NOT pixcount(8);
ALT_INV_pixcount(9) <= NOT pixcount(9);
\ALT_INV_Add3~33_sumout\ <= NOT \Add3~33_sumout\;
\ALT_INV_Add3~29_sumout\ <= NOT \Add3~29_sumout\;
\ALT_INV_Add3~25_sumout\ <= NOT \Add3~25_sumout\;
\ALT_INV_Add3~21_sumout\ <= NOT \Add3~21_sumout\;
\ALT_INV_Add3~17_sumout\ <= NOT \Add3~17_sumout\;
\ALT_INV_Add3~13_sumout\ <= NOT \Add3~13_sumout\;
\ALT_INV_Add3~9_sumout\ <= NOT \Add3~9_sumout\;
\ALT_INV_Add3~5_sumout\ <= NOT \Add3~5_sumout\;
\ALT_INV_Add3~1_sumout\ <= NOT \Add3~1_sumout\;
ALT_INV_RAMRESTART_POINTER(4) <= NOT RAMRESTART_POINTER(4);
ALT_INV_RAMRESTART_POINTER(3) <= NOT RAMRESTART_POINTER(3);
ALT_INV_RAMRESTART_POINTER(2) <= NOT RAMRESTART_POINTER(2);
ALT_INV_RAMRESTART_POINTER(1) <= NOT RAMRESTART_POINTER(1);
ALT_INV_RAMRESTART_POINTER(0) <= NOT RAMRESTART_POINTER(0);
ALT_INV_RAMRESTART_POINTER(8) <= NOT RAMRESTART_POINTER(8);
ALT_INV_RAMRESTART_POINTER(7) <= NOT RAMRESTART_POINTER(7);
ALT_INV_RAMRESTART_POINTER(6) <= NOT RAMRESTART_POINTER(6);
ALT_INV_RAMRESTART_POINTER(5) <= NOT RAMRESTART_POINTER(5);
\ALT_INV_Add2~33_sumout\ <= NOT \Add2~33_sumout\;
\ALT_INV_Add2~29_sumout\ <= NOT \Add2~29_sumout\;
\ALT_INV_Add2~25_sumout\ <= NOT \Add2~25_sumout\;
\ALT_INV_Add2~21_sumout\ <= NOT \Add2~21_sumout\;
\ALT_INV_Add2~17_sumout\ <= NOT \Add2~17_sumout\;
\ALT_INV_Add2~13_sumout\ <= NOT \Add2~13_sumout\;
\ALT_INV_Add2~9_sumout\ <= NOT \Add2~9_sumout\;
\ALT_INV_Add2~5_sumout\ <= NOT \Add2~5_sumout\;
\ALT_INV_Add2~1_sumout\ <= NOT \Add2~1_sumout\;
\u0|new_sdram_controller_0|ALT_INV_Add0~53_sumout\ <= NOT \u0|new_sdram_controller_0|Add0~53_sumout\;
\u0|new_sdram_controller_0|ALT_INV_Add0~49_sumout\ <= NOT \u0|new_sdram_controller_0|Add0~49_sumout\;
\u0|new_sdram_controller_0|ALT_INV_Add0~45_sumout\ <= NOT \u0|new_sdram_controller_0|Add0~45_sumout\;
\u0|new_sdram_controller_0|ALT_INV_Add0~37_sumout\ <= NOT \u0|new_sdram_controller_0|Add0~37_sumout\;
\u0|new_sdram_controller_0|ALT_INV_Add0~33_sumout\ <= NOT \u0|new_sdram_controller_0|Add0~33_sumout\;
\u0|new_sdram_controller_0|ALT_INV_Add0~29_sumout\ <= NOT \u0|new_sdram_controller_0|Add0~29_sumout\;
\u0|new_sdram_controller_0|ALT_INV_Add0~25_sumout\ <= NOT \u0|new_sdram_controller_0|Add0~25_sumout\;
\u0|new_sdram_controller_0|ALT_INV_Add0~21_sumout\ <= NOT \u0|new_sdram_controller_0|Add0~21_sumout\;
\u0|new_sdram_controller_0|ALT_INV_Add0~17_sumout\ <= NOT \u0|new_sdram_controller_0|Add0~17_sumout\;
\u0|new_sdram_controller_0|ALT_INV_Add0~13_sumout\ <= NOT \u0|new_sdram_controller_0|Add0~13_sumout\;
\u0|new_sdram_controller_0|ALT_INV_Add0~9_sumout\ <= NOT \u0|new_sdram_controller_0|Add0~9_sumout\;
\u0|new_sdram_controller_0|ALT_INV_Add0~5_sumout\ <= NOT \u0|new_sdram_controller_0|Add0~5_sumout\;
\u0|new_sdram_controller_0|ALT_INV_Add0~1_sumout\ <= NOT \u0|new_sdram_controller_0|Add0~1_sumout\;
ALT_INV_SDRAM_ADDR1(9) <= NOT SDRAM_ADDR1(9);
\ALT_INV_Add1~97_sumout\ <= NOT \Add1~97_sumout\;
ALT_INV_SDRAM_ADDR1(8) <= NOT SDRAM_ADDR1(8);
ALT_INV_SDRAM_ADDR2(8) <= NOT SDRAM_ADDR2(8);
\ALT_INV_Add1~93_sumout\ <= NOT \Add1~93_sumout\;
ALT_INV_SDRAM_ADDR1(7) <= NOT SDRAM_ADDR1(7);
ALT_INV_SDRAM_ADDR2(7) <= NOT SDRAM_ADDR2(7);
\ALT_INV_Add1~89_sumout\ <= NOT \Add1~89_sumout\;
ALT_INV_SDRAM_ADDR1(6) <= NOT SDRAM_ADDR1(6);
ALT_INV_SDRAM_ADDR2(6) <= NOT SDRAM_ADDR2(6);
\ALT_INV_Add1~85_sumout\ <= NOT \Add1~85_sumout\;
ALT_INV_SDRAM_ADDR1(5) <= NOT SDRAM_ADDR1(5);
ALT_INV_SDRAM_ADDR2(5) <= NOT SDRAM_ADDR2(5);
\ALT_INV_Add1~81_sumout\ <= NOT \Add1~81_sumout\;
ALT_INV_SDRAM_ADDR1(4) <= NOT SDRAM_ADDR1(4);
ALT_INV_SDRAM_ADDR2(4) <= NOT SDRAM_ADDR2(4);
\ALT_INV_Add1~77_sumout\ <= NOT \Add1~77_sumout\;
ALT_INV_SDRAM_ADDR1(3) <= NOT SDRAM_ADDR1(3);
ALT_INV_SDRAM_ADDR2(3) <= NOT SDRAM_ADDR2(3);
\ALT_INV_Add1~73_sumout\ <= NOT \Add1~73_sumout\;
ALT_INV_SDRAM_ADDR1(2) <= NOT SDRAM_ADDR1(2);
ALT_INV_SDRAM_ADDR2(2) <= NOT SDRAM_ADDR2(2);
\ALT_INV_Add1~69_sumout\ <= NOT \Add1~69_sumout\;
ALT_INV_SDRAM_ADDR1(1) <= NOT SDRAM_ADDR1(1);
ALT_INV_SDRAM_ADDR2(1) <= NOT SDRAM_ADDR2(1);
\ALT_INV_Add1~65_sumout\ <= NOT \Add1~65_sumout\;
ALT_INV_SDRAM_ADDR1(0) <= NOT SDRAM_ADDR1(0);
ALT_INV_SDRAM_ADDR2(0) <= NOT SDRAM_ADDR2(0);
\ALT_INV_Add1~61_sumout\ <= NOT \Add1~61_sumout\;
ALT_INV_SDRAM_ADDR1(19) <= NOT SDRAM_ADDR1(19);
ALT_INV_SDRAM_ADDR2(19) <= NOT SDRAM_ADDR2(19);
\ALT_INV_Add1~57_sumout\ <= NOT \Add1~57_sumout\;
ALT_INV_SDRAM_ADDR1(18) <= NOT SDRAM_ADDR1(18);
ALT_INV_SDRAM_ADDR2(18) <= NOT SDRAM_ADDR2(18);
\ALT_INV_Add1~53_sumout\ <= NOT \Add1~53_sumout\;
ALT_INV_SDRAM_ADDR1(17) <= NOT SDRAM_ADDR1(17);
\ALT_INV_Add1~49_sumout\ <= NOT \Add1~49_sumout\;
ALT_INV_SDRAM_ADDR1(16) <= NOT SDRAM_ADDR1(16);
\ALT_INV_Add1~45_sumout\ <= NOT \Add1~45_sumout\;
ALT_INV_SDRAM_ADDR1(15) <= NOT SDRAM_ADDR1(15);
ALT_INV_SDRAM_ADDR2(15) <= NOT SDRAM_ADDR2(15);
\ALT_INV_Add1~41_sumout\ <= NOT \Add1~41_sumout\;
ALT_INV_SDRAM_ADDR1(14) <= NOT SDRAM_ADDR1(14);
ALT_INV_SDRAM_ADDR2(14) <= NOT SDRAM_ADDR2(14);
\ALT_INV_Add1~37_sumout\ <= NOT \Add1~37_sumout\;
ALT_INV_SDRAM_ADDR1(13) <= NOT SDRAM_ADDR1(13);
\ALT_INV_Add1~33_sumout\ <= NOT \Add1~33_sumout\;
ALT_INV_SDRAM_ADDR1(12) <= NOT SDRAM_ADDR1(12);
ALT_INV_SDRAM_ADDR2(12) <= NOT SDRAM_ADDR2(12);
\ALT_INV_Add1~29_sumout\ <= NOT \Add1~29_sumout\;
ALT_INV_SDRAM_ADDR1(11) <= NOT SDRAM_ADDR1(11);
\ALT_INV_Add1~25_sumout\ <= NOT \Add1~25_sumout\;
ALT_INV_SDRAM_ADDR1(24) <= NOT SDRAM_ADDR1(24);
ALT_INV_SDRAM_ADDR2(24) <= NOT SDRAM_ADDR2(24);
\ALT_INV_Add1~21_sumout\ <= NOT \Add1~21_sumout\;
ALT_INV_SDRAM_ADDR1(10) <= NOT SDRAM_ADDR1(10);
ALT_INV_SDRAM_ADDR2(10) <= NOT SDRAM_ADDR2(10);
\ALT_INV_Add1~17_sumout\ <= NOT \Add1~17_sumout\;
ALT_INV_SDRAM_ADDR1(23) <= NOT SDRAM_ADDR1(23);
ALT_INV_SDRAM_ADDR2(23) <= NOT SDRAM_ADDR2(23);
\ALT_INV_Add1~13_sumout\ <= NOT \Add1~13_sumout\;
ALT_INV_SDRAM_ADDR1(22) <= NOT SDRAM_ADDR1(22);
ALT_INV_SDRAM_ADDR2(22) <= NOT SDRAM_ADDR2(22);
\ALT_INV_Add1~9_sumout\ <= NOT \Add1~9_sumout\;
ALT_INV_SDRAM_ADDR1(21) <= NOT SDRAM_ADDR1(21);
ALT_INV_SDRAM_ADDR2(21) <= NOT SDRAM_ADDR2(21);
\ALT_INV_Add1~5_sumout\ <= NOT \Add1~5_sumout\;
ALT_INV_SDRAM_ADDR1(20) <= NOT SDRAM_ADDR1(20);
ALT_INV_SDRAM_ADDR2(20) <= NOT SDRAM_ADDR2(20);
\ALT_INV_Add1~1_sumout\ <= NOT \Add1~1_sumout\;
ALT_INV_RAMFULL_POINTER(5) <= NOT RAMFULL_POINTER(5);
ALT_INV_RAMFULL_POINTER(4) <= NOT RAMFULL_POINTER(4);
ALT_INV_RAMFULL_POINTER(3) <= NOT RAMFULL_POINTER(3);
ALT_INV_RAMFULL_POINTER(2) <= NOT RAMFULL_POINTER(2);
ALT_INV_RAMFULL_POINTER(1) <= NOT RAMFULL_POINTER(1);
ALT_INV_RAMFULL_POINTER(0) <= NOT RAMFULL_POINTER(0);
ALT_INV_RAMFULL_POINTER(8) <= NOT RAMFULL_POINTER(8);
ALT_INV_RAMFULL_POINTER(7) <= NOT RAMFULL_POINTER(7);
ALT_INV_RAMFULL_POINTER(6) <= NOT RAMFULL_POINTER(6);
ALT_INV_TVADDR2(5) <= NOT TVADDR2(5);
ALT_INV_TVADDR2(4) <= NOT TVADDR2(4);
ALT_INV_TVADDR2(3) <= NOT TVADDR2(3);
ALT_INV_TVADDR2(2) <= NOT TVADDR2(2);
ALT_INV_TVADDR2(1) <= NOT TVADDR2(1);
ALT_INV_TVADDR2(0) <= NOT TVADDR2(0);
ALT_INV_TVADDR2(8) <= NOT TVADDR2(8);
ALT_INV_TVADDR2(7) <= NOT TVADDR2(7);
ALT_INV_TVADDR2(6) <= NOT TVADDR2(6);
\ALT_INV_Add11~33_sumout\ <= NOT \Add11~33_sumout\;
\ALT_INV_Add11~29_sumout\ <= NOT \Add11~29_sumout\;
\ALT_INV_Add11~25_sumout\ <= NOT \Add11~25_sumout\;
\ALT_INV_Add11~21_sumout\ <= NOT \Add11~21_sumout\;
\ALT_INV_Add11~17_sumout\ <= NOT \Add11~17_sumout\;
\ALT_INV_Add11~13_sumout\ <= NOT \Add11~13_sumout\;
\ALT_INV_Add11~9_sumout\ <= NOT \Add11~9_sumout\;
\ALT_INV_Add11~5_sumout\ <= NOT \Add11~5_sumout\;
\ALT_INV_Add11~1_sumout\ <= NOT \Add11~1_sumout\;
ALT_INV_RAMADDR1(8) <= NOT RAMADDR1(8);
ALT_INV_RAMADDR1(7) <= NOT RAMADDR1(7);
ALT_INV_RAMADDR1(6) <= NOT RAMADDR1(6);
ALT_INV_RAMADDR1(5) <= NOT RAMADDR1(5);
ALT_INV_RAMADDR1(4) <= NOT RAMADDR1(4);
ALT_INV_RAMADDR1(3) <= NOT RAMADDR1(3);
ALT_INV_RAMADDR1(2) <= NOT RAMADDR1(2);
ALT_INV_RAMADDR1(1) <= NOT RAMADDR1(1);
ALT_INV_RAMADDR1(0) <= NOT RAMADDR1(0);
\u0|new_sdram_controller_0|ALT_INV_oe~_Duplicate_15_q\ <= NOT \u0|new_sdram_controller_0|oe~_Duplicate_15_q\;
ALT_INV_SDRAM_ADDR(9) <= NOT SDRAM_ADDR(9);
ALT_INV_SDRAM_ADDR(8) <= NOT SDRAM_ADDR(8);
ALT_INV_SDRAM_ADDR(7) <= NOT SDRAM_ADDR(7);
ALT_INV_SDRAM_ADDR(6) <= NOT SDRAM_ADDR(6);
ALT_INV_SDRAM_ADDR(5) <= NOT SDRAM_ADDR(5);
ALT_INV_SDRAM_ADDR(4) <= NOT SDRAM_ADDR(4);
ALT_INV_SDRAM_ADDR(3) <= NOT SDRAM_ADDR(3);
ALT_INV_SDRAM_ADDR(2) <= NOT SDRAM_ADDR(2);
ALT_INV_SDRAM_ADDR(1) <= NOT SDRAM_ADDR(1);
ALT_INV_SDRAM_ADDR(0) <= NOT SDRAM_ADDR(0);
ALT_INV_SDRAM_ADDR(19) <= NOT SDRAM_ADDR(19);
ALT_INV_SDRAM_ADDR(18) <= NOT SDRAM_ADDR(18);
ALT_INV_SDRAM_ADDR(17) <= NOT SDRAM_ADDR(17);
ALT_INV_SDRAM_ADDR(16) <= NOT SDRAM_ADDR(16);
ALT_INV_SDRAM_ADDR(15) <= NOT SDRAM_ADDR(15);
ALT_INV_SDRAM_ADDR(14) <= NOT SDRAM_ADDR(14);
ALT_INV_SDRAM_ADDR(13) <= NOT SDRAM_ADDR(13);
ALT_INV_SDRAM_ADDR(12) <= NOT SDRAM_ADDR(12);
ALT_INV_SDRAM_ADDR(11) <= NOT SDRAM_ADDR(11);
ALT_INV_SDRAM_ADDR(24) <= NOT SDRAM_ADDR(24);
ALT_INV_SDRAM_ADDR(10) <= NOT SDRAM_ADDR(10);
ALT_INV_SDRAM_ADDR(23) <= NOT SDRAM_ADDR(23);
ALT_INV_SDRAM_ADDR(22) <= NOT SDRAM_ADDR(22);
ALT_INV_SDRAM_ADDR(21) <= NOT SDRAM_ADDR(21);
ALT_INV_SDRAM_ADDR(20) <= NOT SDRAM_ADDR(20);
ALT_INV_RAMADDR2(5) <= NOT RAMADDR2(5);
ALT_INV_RAMADDR2(4) <= NOT RAMADDR2(4);
ALT_INV_RAMADDR2(3) <= NOT RAMADDR2(3);
ALT_INV_RAMADDR2(2) <= NOT RAMADDR2(2);
ALT_INV_RAMADDR2(1) <= NOT RAMADDR2(1);
ALT_INV_RAMADDR2(0) <= NOT RAMADDR2(0);
ALT_INV_RAMADDR2(8) <= NOT RAMADDR2(8);
ALT_INV_RAMADDR2(7) <= NOT RAMADDR2(7);
ALT_INV_RAMADDR2(6) <= NOT RAMADDR2(6);
\u4|ram_rtl_0|auto_generated|ALT_INV_ram_block1a2\ <= NOT \u4|ram_rtl_0|auto_generated|ram_block1a2\;
\u4|ram_rtl_0|auto_generated|ALT_INV_ram_block1a3\ <= NOT \u4|ram_rtl_0|auto_generated|ram_block1a3\;
\u4|ram_rtl_0|auto_generated|ALT_INV_ram_block1a6\ <= NOT \u4|ram_rtl_0|auto_generated|ram_block1a6\;
ALT_INV_RED(7) <= NOT RED(7);
ALT_INV_RED(6) <= NOT RED(6);
ALT_INV_RED(5) <= NOT RED(5);
ALT_INV_RED(4) <= NOT RED(4);
ALT_INV_RED(3) <= NOT RED(3);
ALT_INV_RED(2) <= NOT RED(2);
ALT_INV_RED(1) <= NOT RED(1);
\u1|ALT_INV_Ypos\(7) <= NOT \u1|Ypos\(7);
\u1|ALT_INV_Ypos\(8) <= NOT \u1|Ypos\(8);
\u1|ALT_INV_Ypos\(1) <= NOT \u1|Ypos\(1);
\u1|ALT_INV_Ypos\(2) <= NOT \u1|Ypos\(2);
\u1|ALT_INV_Ypos\(0) <= NOT \u1|Ypos\(0);
\u1|ALT_INV_Ypos\(3) <= NOT \u1|Ypos\(3);
\u1|ALT_INV_Ypos\(4) <= NOT \u1|Ypos\(4);
\u1|ALT_INV_Ypos\(5) <= NOT \u1|Ypos\(5);
\u1|ALT_INV_Ypos\(6) <= NOT \u1|Ypos\(6);
\u1|ALT_INV_Ypos\(9) <= NOT \u1|Ypos\(9);
\u1|ALT_INV_Xpos\(0) <= NOT \u1|Xpos\(0);
\u1|ALT_INV_Xpos\(3) <= NOT \u1|Xpos\(3);
\u1|ALT_INV_Xpos\(2) <= NOT \u1|Xpos\(2);
\u1|ALT_INV_Xpos\(1) <= NOT \u1|Xpos\(1);
\u1|ALT_INV_Xpos\(6) <= NOT \u1|Xpos\(6);
\u1|ALT_INV_Xpos\(7) <= NOT \u1|Xpos\(7);
\u1|ALT_INV_Xpos\(5) <= NOT \u1|Xpos\(5);
\u1|ALT_INV_Xpos\(4) <= NOT \u1|Xpos\(4);
\u1|ALT_INV_Xpos\(8) <= NOT \u1|Xpos\(8);
\u1|ALT_INV_Xpos\(9) <= NOT \u1|Xpos\(9);
\u1|ALT_INV_Ypos\(10) <= NOT \u1|Ypos\(10);
\u1|ALT_INV_Xpos\(10) <= NOT \u1|Xpos\(10);
ALT_INV_RED(0) <= NOT RED(0);
\ALT_INV_COLOR_CTRL.GETY~DUPLICATE_q\ <= NOT \COLOR_CTRL.GETY~DUPLICATE_q\;
\u3|ALT_INV_count[0]~DUPLICATE_q\ <= NOT \u3|count[0]~DUPLICATE_q\;
\u3|ALT_INV_videostate.IMGDONE~DUPLICATE_q\ <= NOT \u3|videostate.IMGDONE~DUPLICATE_q\;
\u3|ALT_INV_videostate.EAV2~DUPLICATE_q\ <= NOT \u3|videostate.EAV2~DUPLICATE_q\;
\u3|ALT_INV_tv_buff[2][0]~DUPLICATE_q\ <= NOT \u3|tv_buff[2][0]~DUPLICATE_q\;
\u3|ALT_INV_tv_buff[3][5]~DUPLICATE_q\ <= NOT \u3|tv_buff[3][5]~DUPLICATE_q\;
\ALT_INV_TVADDR1GR_sync1[4]~DUPLICATE_q\ <= NOT \TVADDR1GR_sync1[4]~DUPLICATE_q\;
\u0|new_sdram_controller_0|ALT_INV_i_count[2]~DUPLICATE_q\ <= NOT \u0|new_sdram_controller_0|i_count[2]~DUPLICATE_q\;
\ALT_INV_RAMADDR2_bin[5]~DUPLICATE_q\ <= NOT \RAMADDR2_bin[5]~DUPLICATE_q\;
\ALT_INV_RAMADDR2_bin[4]~DUPLICATE_q\ <= NOT \RAMADDR2_bin[4]~DUPLICATE_q\;
\ALT_INV_RAMADDR2_bin[2]~DUPLICATE_q\ <= NOT \RAMADDR2_bin[2]~DUPLICATE_q\;
\ALT_INV_RAMADDR2_bin[1]~DUPLICATE_q\ <= NOT \RAMADDR2_bin[1]~DUPLICATE_q\;
\u0|new_sdram_controller_0|ALT_INV_i_state.010~DUPLICATE_q\ <= NOT \u0|new_sdram_controller_0|i_state.010~DUPLICATE_q\;
\u0|new_sdram_controller_0|ALT_INV_refresh_counter[9]~DUPLICATE_q\ <= NOT \u0|new_sdram_controller_0|refresh_counter[9]~DUPLICATE_q\;
\u0|new_sdram_controller_0|ALT_INV_refresh_counter[10]~DUPLICATE_q\ <= NOT \u0|new_sdram_controller_0|refresh_counter[10]~DUPLICATE_q\;
\u0|new_sdram_controller_0|ALT_INV_refresh_counter[12]~DUPLICATE_q\ <= NOT \u0|new_sdram_controller_0|refresh_counter[12]~DUPLICATE_q\;
\u0|new_sdram_controller_0|ALT_INV_i_state.101~DUPLICATE_q\ <= NOT \u0|new_sdram_controller_0|i_state.101~DUPLICATE_q\;
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_wr_address~DUPLICATE_q\ <= NOT \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|wr_address~DUPLICATE_q\;
\ALT_INV_SDRAM_WE_N~DUPLICATE_q\ <= NOT \SDRAM_WE_N~DUPLICATE_q\;
\u0|new_sdram_controller_0|ALT_INV_m_next.000010000~DUPLICATE_q\ <= NOT \u0|new_sdram_controller_0|m_next.000010000~DUPLICATE_q\;
\u0|new_sdram_controller_0|ALT_INV_m_count[1]~DUPLICATE_q\ <= NOT \u0|new_sdram_controller_0|m_count[1]~DUPLICATE_q\;
\u0|new_sdram_controller_0|ALT_INV_m_count[3]~DUPLICATE_q\ <= NOT \u0|new_sdram_controller_0|m_count[3]~DUPLICATE_q\;
\u0|new_sdram_controller_0|ALT_INV_m_state.001000000~DUPLICATE_q\ <= NOT \u0|new_sdram_controller_0|m_state.001000000~DUPLICATE_q\;
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_0[37]~DUPLICATE_q\ <= NOT \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[37]~DUPLICATE_q\;
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_1[37]~DUPLICATE_q\ <= NOT \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[37]~DUPLICATE_q\;
\u0|new_sdram_controller_0|ALT_INV_active_addr[19]~DUPLICATE_q\ <= NOT \u0|new_sdram_controller_0|active_addr[19]~DUPLICATE_q\;
\u0|new_sdram_controller_0|ALT_INV_active_addr[18]~DUPLICATE_q\ <= NOT \u0|new_sdram_controller_0|active_addr[18]~DUPLICATE_q\;
\u0|new_sdram_controller_0|ALT_INV_active_addr[17]~DUPLICATE_q\ <= NOT \u0|new_sdram_controller_0|active_addr[17]~DUPLICATE_q\;
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_1[34]~DUPLICATE_q\ <= NOT \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[34]~DUPLICATE_q\;
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_0[33]~DUPLICATE_q\ <= NOT \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[33]~DUPLICATE_q\;
\u0|new_sdram_controller_0|ALT_INV_active_addr[13]~DUPLICATE_q\ <= NOT \u0|new_sdram_controller_0|active_addr[13]~DUPLICATE_q\;
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_0[41]~DUPLICATE_q\ <= NOT \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[41]~DUPLICATE_q\;
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_rd_address~DUPLICATE_q\ <= NOT \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_address~DUPLICATE_q\;
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_1[41]~DUPLICATE_q\ <= NOT \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[41]~DUPLICATE_q\;
\u0|new_sdram_controller_0|ALT_INV_active_addr[20]~DUPLICATE_q\ <= NOT \u0|new_sdram_controller_0|active_addr[20]~DUPLICATE_q\;
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entries[0]~DUPLICATE_q\ <= NOT \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entries[0]~DUPLICATE_q\;
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entries[1]~DUPLICATE_q\ <= NOT \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entries[1]~DUPLICATE_q\;
\u0|new_sdram_controller_0|ALT_INV_m_state.000010000~DUPLICATE_q\ <= NOT \u0|new_sdram_controller_0|m_state.000010000~DUPLICATE_q\;
\ALT_INV_TVADDR1[6]~DUPLICATE_q\ <= NOT \TVADDR1[6]~DUPLICATE_q\;
\ALT_INV_TVADDR1[1]~DUPLICATE_q\ <= NOT \TVADDR1[1]~DUPLICATE_q\;
\u1|ALT_INV_Ypos[1]~DUPLICATE_q\ <= NOT \u1|Ypos[1]~DUPLICATE_q\;
\u1|ALT_INV_Ypos[2]~DUPLICATE_q\ <= NOT \u1|Ypos[2]~DUPLICATE_q\;
\u1|ALT_INV_Ypos[0]~DUPLICATE_q\ <= NOT \u1|Ypos[0]~DUPLICATE_q\;
\u1|ALT_INV_Ypos[5]~DUPLICATE_q\ <= NOT \u1|Ypos[5]~DUPLICATE_q\;
\u1|ALT_INV_Ypos[6]~DUPLICATE_q\ <= NOT \u1|Ypos[6]~DUPLICATE_q\;
\u1|ALT_INV_Ypos[9]~DUPLICATE_q\ <= NOT \u1|Ypos[9]~DUPLICATE_q\;
\u1|ALT_INV_Xpos[7]~DUPLICATE_q\ <= NOT \u1|Xpos[7]~DUPLICATE_q\;
\u1|ALT_INV_Xpos[8]~DUPLICATE_q\ <= NOT \u1|Xpos[8]~DUPLICATE_q\;
\u1|ALT_INV_Xpos[10]~DUPLICATE_q\ <= NOT \u1|Xpos[10]~DUPLICATE_q\;
\u0|new_sdram_controller_0|ALT_INV_oe~_Duplicate_14_q\ <= NOT \u0|new_sdram_controller_0|oe~_Duplicate_14_q\;
\u0|new_sdram_controller_0|ALT_INV_oe~_Duplicate_13_q\ <= NOT \u0|new_sdram_controller_0|oe~_Duplicate_13_q\;
\u0|new_sdram_controller_0|ALT_INV_oe~_Duplicate_12_q\ <= NOT \u0|new_sdram_controller_0|oe~_Duplicate_12_q\;
\u0|new_sdram_controller_0|ALT_INV_oe~_Duplicate_11_q\ <= NOT \u0|new_sdram_controller_0|oe~_Duplicate_11_q\;
\u0|new_sdram_controller_0|ALT_INV_oe~_Duplicate_10_q\ <= NOT \u0|new_sdram_controller_0|oe~_Duplicate_10_q\;
\u0|new_sdram_controller_0|ALT_INV_oe~_Duplicate_9_q\ <= NOT \u0|new_sdram_controller_0|oe~_Duplicate_9_q\;
\u0|new_sdram_controller_0|ALT_INV_oe~_Duplicate_8_q\ <= NOT \u0|new_sdram_controller_0|oe~_Duplicate_8_q\;
\u0|new_sdram_controller_0|ALT_INV_oe~_Duplicate_7_q\ <= NOT \u0|new_sdram_controller_0|oe~_Duplicate_7_q\;
\u0|new_sdram_controller_0|ALT_INV_oe~_Duplicate_6_q\ <= NOT \u0|new_sdram_controller_0|oe~_Duplicate_6_q\;
\u0|new_sdram_controller_0|ALT_INV_oe~_Duplicate_5_q\ <= NOT \u0|new_sdram_controller_0|oe~_Duplicate_5_q\;
\u0|new_sdram_controller_0|ALT_INV_oe~_Duplicate_4_q\ <= NOT \u0|new_sdram_controller_0|oe~_Duplicate_4_q\;
\u0|new_sdram_controller_0|ALT_INV_oe~_Duplicate_3_q\ <= NOT \u0|new_sdram_controller_0|oe~_Duplicate_3_q\;
\u0|new_sdram_controller_0|ALT_INV_oe~_Duplicate_2_q\ <= NOT \u0|new_sdram_controller_0|oe~_Duplicate_2_q\;
\u0|new_sdram_controller_0|ALT_INV_oe~_Duplicate_1_q\ <= NOT \u0|new_sdram_controller_0|oe~_Duplicate_1_q\;
\u0|new_sdram_controller_0|ALT_INV_oe~q\ <= NOT \u0|new_sdram_controller_0|oe~q\;
\u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\ <= NOT \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\;
\ALT_INV_KEY[1]~input_o\ <= NOT \KEY[1]~input_o\;
\ALT_INV_COLOR_CTRL.GETCB~q\ <= NOT \COLOR_CTRL.GETCB~q\;
\u3|ALT_INV_delay\(0) <= NOT \u3|delay\(0);
\ALT_INV_STATE_FLAG~q\ <= NOT \STATE_FLAG~q\;
\u3|ALT_INV_delay\(1) <= NOT \u3|delay\(1);
\ALT_INV_COLOR_CTRL.GETCR~q\ <= NOT \COLOR_CTRL.GETCR~q\;
\u3|ALT_INV_WideOr2~combout\ <= NOT \u3|WideOr2~combout\;
\u3|ALT_INV_delay\(2) <= NOT \u3|delay\(2);
ALT_INV_Comp_Cr(7) <= NOT Comp_Cr(7);
\u3|ALT_INV_Selector9~4_combout\ <= NOT \u3|Selector9~4_combout\;
\u3|ALT_INV_process_0~9_combout\ <= NOT \u3|process_0~9_combout\;
\u3|ALT_INV_videostate.SAV1~q\ <= NOT \u3|videostate.SAV1~q\;
\u3|ALT_INV_process_0~8_combout\ <= NOT \u3|process_0~8_combout\;
\u3|ALT_INV_process_0~7_combout\ <= NOT \u3|process_0~7_combout\;
\u3|ALT_INV_process_0~6_combout\ <= NOT \u3|process_0~6_combout\;
\u3|ALT_INV_beginfrm~q\ <= NOT \u3|beginfrm~q\;
\u0|new_sdram_controller_0|ALT_INV_rd_valid\(0) <= NOT \u0|new_sdram_controller_0|rd_valid\(0);
\u3|ALT_INV_videostate.IMGDONE~q\ <= NOT \u3|videostate.IMGDONE~q\;
\u3|ALT_INV_process_0~5_combout\ <= NOT \u3|process_0~5_combout\;
\u3|ALT_INV_tv_buff[0][3]~q\ <= NOT \u3|tv_buff[0][3]~q\;
\u3|ALT_INV_tv_buff[0][2]~q\ <= NOT \u3|tv_buff[0][2]~q\;
\u3|ALT_INV_tv_buff[0][1]~q\ <= NOT \u3|tv_buff[0][1]~q\;
\u3|ALT_INV_tv_buff[0][6]~q\ <= NOT \u3|tv_buff[0][6]~q\;
\u3|ALT_INV_tv_buff[0][5]~q\ <= NOT \u3|tv_buff[0][5]~q\;
\u3|ALT_INV_videostate.EAV2~q\ <= NOT \u3|videostate.EAV2~q\;
\u3|ALT_INV_process_0~4_combout\ <= NOT \u3|process_0~4_combout\;
\u3|ALT_INV_process_0~3_combout\ <= NOT \u3|process_0~3_combout\;
\u3|ALT_INV_tv_buff[2][2]~q\ <= NOT \u3|tv_buff[2][2]~q\;
\u3|ALT_INV_tv_buff[2][1]~q\ <= NOT \u3|tv_buff[2][1]~q\;
\u3|ALT_INV_tv_buff[1][7]~q\ <= NOT \u3|tv_buff[1][7]~q\;
\u3|ALT_INV_tv_buff[1][6]~q\ <= NOT \u3|tv_buff[1][6]~q\;
\u3|ALT_INV_tv_buff[1][5]~q\ <= NOT \u3|tv_buff[1][5]~q\;
\u3|ALT_INV_process_0~2_combout\ <= NOT \u3|process_0~2_combout\;
\u3|ALT_INV_tv_buff[1][4]~q\ <= NOT \u3|tv_buff[1][4]~q\;
\u3|ALT_INV_tv_buff[1][3]~q\ <= NOT \u3|tv_buff[1][3]~q\;
\u3|ALT_INV_tv_buff[1][2]~q\ <= NOT \u3|tv_buff[1][2]~q\;
\u3|ALT_INV_tv_buff[1][1]~q\ <= NOT \u3|tv_buff[1][1]~q\;
\u3|ALT_INV_tv_buff[1][0]~q\ <= NOT \u3|tv_buff[1][0]~q\;
\u3|ALT_INV_tv_buff[0][7]~q\ <= NOT \u3|tv_buff[0][7]~q\;
\u3|ALT_INV_process_0~1_combout\ <= NOT \u3|process_0~1_combout\;
\u3|ALT_INV_tv_buff[3][0]~q\ <= NOT \u3|tv_buff[3][0]~q\;
\u3|ALT_INV_tv_buff[2][7]~q\ <= NOT \u3|tv_buff[2][7]~q\;
\u3|ALT_INV_tv_buff[2][6]~q\ <= NOT \u3|tv_buff[2][6]~q\;
\u3|ALT_INV_tv_buff[2][5]~q\ <= NOT \u3|tv_buff[2][5]~q\;
\u3|ALT_INV_tv_buff[2][4]~q\ <= NOT \u3|tv_buff[2][4]~q\;
\u3|ALT_INV_tv_buff[2][3]~q\ <= NOT \u3|tv_buff[2][3]~q\;
\u3|ALT_INV_process_0~0_combout\ <= NOT \u3|process_0~0_combout\;
\u3|ALT_INV_tv_buff[3][6]~q\ <= NOT \u3|tv_buff[3][6]~q\;
\u3|ALT_INV_tv_buff[3][5]~q\ <= NOT \u3|tv_buff[3][5]~q\;
\u3|ALT_INV_tv_buff[3][4]~q\ <= NOT \u3|tv_buff[3][4]~q\;
\u3|ALT_INV_tv_buff[3][3]~q\ <= NOT \u3|tv_buff[3][3]~q\;
\u3|ALT_INV_tv_buff[3][2]~q\ <= NOT \u3|tv_buff[3][2]~q\;
\u3|ALT_INV_tv_buff[3][1]~q\ <= NOT \u3|tv_buff[3][1]~q\;
\u3|ALT_INV_tv_buff[3][7]~q\ <= NOT \u3|tv_buff[3][7]~q\;
\u3|ALT_INV_tv_buff[0][0]~q\ <= NOT \u3|tv_buff[0][0]~q\;
\u3|ALT_INV_tv_buff[0][4]~q\ <= NOT \u3|tv_buff[0][4]~q\;
ALT_INV_RAMADDR2GR(2) <= NOT RAMADDR2GR(2);
ALT_INV_RAMADDR2GR(4) <= NOT RAMADDR2GR(4);
ALT_INV_RAMADDR2GR(5) <= NOT RAMADDR2GR(5);
ALT_INV_TVADDR1GR(0) <= NOT TVADDR1GR(0);
ALT_INV_TVADDR1GR(2) <= NOT TVADDR1GR(2);
ALT_INV_TVADDR1GR(3) <= NOT TVADDR1GR(3);
ALT_INV_TVADDR1GR(4) <= NOT TVADDR1GR(4);
\u3|ALT_INV_delay\(3) <= NOT \u3|delay\(3);
\u3|ALT_INV_dataout\(7) <= NOT \u3|dataout\(7);
\u3|ALT_INV_dataout\(6) <= NOT \u3|dataout\(6);
\u3|ALT_INV_dataout\(4) <= NOT \u3|dataout\(4);
\u3|ALT_INV_dataout\(3) <= NOT \u3|dataout\(3);
\u3|ALT_INV_dataout\(2) <= NOT \u3|dataout\(2);
\u3|ALT_INV_dataout\(1) <= NOT \u3|dataout\(1);
\ALT_INV_Comp_Y[7]~0_combout\ <= NOT \Comp_Y[7]~0_combout\;
\ALT_INV_COLOR_CTRL.GETY~q\ <= NOT \COLOR_CTRL.GETY~q\;
\u3|ALT_INV_venable~q\ <= NOT \u3|venable~q\;
\ALT_INV_validin~q\ <= NOT \validin~q\;
ALT_INV_Comp_Y(7) <= NOT Comp_Y(7);
ALT_INV_Comp_Y(6) <= NOT Comp_Y(6);
ALT_INV_Comp_Y(5) <= NOT Comp_Y(5);
ALT_INV_Comp_Y(4) <= NOT Comp_Y(4);
\u2|ALT_INV_Temp_CrR2\(4) <= NOT \u2|Temp_CrR2\(4);
ALT_INV_Comp_Y(3) <= NOT Comp_Y(3);
\u2|ALT_INV_Temp_CrR2\(3) <= NOT \u2|Temp_CrR2\(3);
ALT_INV_Comp_Y(2) <= NOT Comp_Y(2);
\u2|ALT_INV_Temp_CrR2\(2) <= NOT \u2|Temp_CrR2\(2);
ALT_INV_Comp_Y(1) <= NOT Comp_Y(1);
\u2|ALT_INV_Temp_CrR2\(1) <= NOT \u2|Temp_CrR2\(1);
ALT_INV_Comp_Y(0) <= NOT Comp_Y(0);
\u2|ALT_INV_Temp_CrR2\(0) <= NOT \u2|Temp_CrR2\(0);
\u2|ALT_INV_Rv\(6) <= NOT \u2|Rv\(6);
\u2|ALT_INV_Rv\(5) <= NOT \u2|Rv\(5);
\u2|ALT_INV_Rv\(4) <= NOT \u2|Rv\(4);
\u2|ALT_INV_Rv\(3) <= NOT \u2|Rv\(3);
\u2|ALT_INV_Rv\(2) <= NOT \u2|Rv\(2);
\u2|ALT_INV_Rv\(0) <= NOT \u2|Rv\(0);
\u2|ALT_INV_EN2~q\ <= NOT \u2|EN2~q\;
\u3|ALT_INV_Selector11~0_combout\ <= NOT \u3|Selector11~0_combout\;
\u3|ALT_INV_Selector5~0_combout\ <= NOT \u3|Selector5~0_combout\;
\u3|ALT_INV_Add0~0_combout\ <= NOT \u3|Add0~0_combout\;
\u3|ALT_INV_Selector4~0_combout\ <= NOT \u3|Selector4~0_combout\;
\u3|ALT_INV_process_0~14_combout\ <= NOT \u3|process_0~14_combout\;
\u3|ALT_INV_Selector8~0_combout\ <= NOT \u3|Selector8~0_combout\;
\u3|ALT_INV_Selector9~15_combout\ <= NOT \u3|Selector9~15_combout\;
\u3|ALT_INV_Selector9~14_combout\ <= NOT \u3|Selector9~14_combout\;
\u2|ALT_INV_R\(3) <= NOT \u2|R\(3);
\ALT_INV_LessThan0~0_combout\ <= NOT \LessThan0~0_combout\;
\u2|ALT_INV_enableout~q\ <= NOT \u2|enableout~q\;
\u3|ALT_INV_Selector9~13_combout\ <= NOT \u3|Selector9~13_combout\;
\u3|ALT_INV_Selector9~12_combout\ <= NOT \u3|Selector9~12_combout\;
\u3|ALT_INV_Selector9~11_combout\ <= NOT \u3|Selector9~11_combout\;
\u3|ALT_INV_videostate.SAV2~q\ <= NOT \u3|videostate.SAV2~q\;
\u3|ALT_INV_Selector10~0_combout\ <= NOT \u3|Selector10~0_combout\;
\u3|ALT_INV_Selector9~10_combout\ <= NOT \u3|Selector9~10_combout\;
\u3|ALT_INV_Selector9~9_combout\ <= NOT \u3|Selector9~9_combout\;
\u3|ALT_INV_Selector9~8_combout\ <= NOT \u3|Selector9~8_combout\;
\u3|ALT_INV_videostate.VS2~q\ <= NOT \u3|videostate.VS2~q\;
\u3|ALT_INV_Selector9~7_combout\ <= NOT \u3|Selector9~7_combout\;
\u3|ALT_INV_process_0~13_combout\ <= NOT \u3|process_0~13_combout\;
\u3|ALT_INV_process_0~12_combout\ <= NOT \u3|process_0~12_combout\;
\u3|ALT_INV_videostate.VS1~q\ <= NOT \u3|videostate.VS1~q\;
\u3|ALT_INV_process_0~11_combout\ <= NOT \u3|process_0~11_combout\;
\u3|ALT_INV_process_0~10_combout\ <= NOT \u3|process_0~10_combout\;
\u3|ALT_INV_Selector9~6_combout\ <= NOT \u3|Selector9~6_combout\;
\u3|ALT_INV_Selector9~5_combout\ <= NOT \u3|Selector9~5_combout\;
\u3|ALT_INV_LessThan0~0_combout\ <= NOT \u3|LessThan0~0_combout\;
\u3|ALT_INV_count\(1) <= NOT \u3|count\(1);
\u3|ALT_INV_count\(0) <= NOT \u3|count\(0);
\u3|ALT_INV_count\(3) <= NOT \u3|count\(3);
\u3|ALT_INV_count\(2) <= NOT \u3|count\(2);
\u3|ALT_INV_count\(4) <= NOT \u3|count\(4);
\u3|ALT_INV_videostate.EAV1~q\ <= NOT \u3|videostate.EAV1~q\;
ALT_INV_TVADDR1GR(6) <= NOT TVADDR1GR(6);
ALT_INV_TVADDR1GR(8) <= NOT TVADDR1GR(8);
\ALT_INV_Selector36~5_combout\ <= NOT \Selector36~5_combout\;
\ALT_INV_Selector36~4_combout\ <= NOT \Selector36~4_combout\;
\u3|ALT_INV_endfrm~q\ <= NOT \u3|endfrm~q\;
ALT_INV_RAMADDR2GR_sync0(5) <= NOT RAMADDR2GR_sync0(5);
ALT_INV_RAMADDR2GR_sync0(6) <= NOT RAMADDR2GR_sync0(6);
\ALT_INV_LessThan4~0_combout\ <= NOT \LessThan4~0_combout\;
ALT_INV_TVADDR1GR_sync0(0) <= NOT TVADDR1GR_sync0(0);
ALT_INV_TVADDR1GR_sync0(2) <= NOT TVADDR1GR_sync0(2);
ALT_INV_TVADDR1GR_sync0(5) <= NOT TVADDR1GR_sync0(5);
ALT_INV_TVADDR1GR_sync0(6) <= NOT TVADDR1GR_sync0(6);
ALT_INV_TVADDR1GR_sync0(8) <= NOT TVADDR1GR_sync0(8);
ALT_INV_TV_FLAG(1) <= NOT TV_FLAG(1);
ALT_INV_RAMADDR1GR(1) <= NOT RAMADDR1GR(1);
ALT_INV_RAMADDR1GR(2) <= NOT RAMADDR1GR(2);
ALT_INV_RAMADDR1GR(3) <= NOT RAMADDR1GR(3);
ALT_INV_RAMADDR1GR(4) <= NOT RAMADDR1GR(4);
ALT_INV_RAMADDR1GR(5) <= NOT RAMADDR1GR(5);
ALT_INV_RAMADDR1GR(6) <= NOT RAMADDR1GR(6);
ALT_INV_RAMADDR1GR(8) <= NOT RAMADDR1GR(8);
ALT_INV_VGAFLAG(0) <= NOT VGAFLAG(0);
ALT_INV_SDRAM_WRITEDATA(6) <= NOT SDRAM_WRITEDATA(6);
ALT_INV_SDRAM_WRITEDATA(5) <= NOT SDRAM_WRITEDATA(5);
ALT_INV_SDRAM_WRITEDATA(4) <= NOT SDRAM_WRITEDATA(4);
ALT_INV_SDRAM_WRITEDATA(2) <= NOT SDRAM_WRITEDATA(2);
ALT_INV_SDRAM_WRITEDATA(0) <= NOT SDRAM_WRITEDATA(0);
\u0|new_sdram_controller_0|ALT_INV_Selector14~0_combout\ <= NOT \u0|new_sdram_controller_0|Selector14~0_combout\;
\u0|new_sdram_controller_0|ALT_INV_Add2~0_combout\ <= NOT \u0|new_sdram_controller_0|Add2~0_combout\;
\u0|new_sdram_controller_0|ALT_INV_i_count\(0) <= NOT \u0|new_sdram_controller_0|i_count\(0);
\u0|new_sdram_controller_0|ALT_INV_i_count[0]~1_combout\ <= NOT \u0|new_sdram_controller_0|i_count[0]~1_combout\;
\u0|new_sdram_controller_0|ALT_INV_Selector19~0_combout\ <= NOT \u0|new_sdram_controller_0|Selector19~0_combout\;
\u0|new_sdram_controller_0|ALT_INV_i_refs\(0) <= NOT \u0|new_sdram_controller_0|i_refs\(0);
\u0|new_sdram_controller_0|ALT_INV_i_refs\(1) <= NOT \u0|new_sdram_controller_0|i_refs\(1);
\u0|new_sdram_controller_0|ALT_INV_i_refs\(2) <= NOT \u0|new_sdram_controller_0|i_refs\(2);
\u0|new_sdram_controller_0|ALT_INV_WideOr6~combout\ <= NOT \u0|new_sdram_controller_0|WideOr6~combout\;
ALT_INV_offset(11) <= NOT offset(11);
ALT_INV_BT656_ENDFRAME(1) <= NOT BT656_ENDFRAME(1);
\ALT_INV_LessThan3~1_combout\ <= NOT \LessThan3~1_combout\;
\ALT_INV_LessThan3~0_combout\ <= NOT \LessThan3~0_combout\;
ALT_INV_RAMADDR2GR_sync1(0) <= NOT RAMADDR2GR_sync1(0);
ALT_INV_RAMADDR2GR_sync1(1) <= NOT RAMADDR2GR_sync1(1);
ALT_INV_RAMADDR2GR_sync1(2) <= NOT RAMADDR2GR_sync1(2);
\ALT_INV_binary~18_combout\ <= NOT \binary~18_combout\;
ALT_INV_RAMADDR2GR_sync1(3) <= NOT RAMADDR2GR_sync1(3);
ALT_INV_RAMADDR2GR_sync1(4) <= NOT RAMADDR2GR_sync1(4);
ALT_INV_RAMADDR2GR_sync1(5) <= NOT RAMADDR2GR_sync1(5);
\ALT_INV_Selector70~0_combout\ <= NOT \Selector70~0_combout\;
\ALT_INV_RAMFULL_POINTER[5]~0_combout\ <= NOT \RAMFULL_POINTER[5]~0_combout\;
ALT_INV_RAMADDR2GR_sync1(6) <= NOT RAMADDR2GR_sync1(6);
\ALT_INV_binary~16_combout\ <= NOT \binary~16_combout\;
ALT_INV_RAMADDR2GR_sync1(8) <= NOT RAMADDR2GR_sync1(8);
ALT_INV_RAMADDR2GR_sync1(7) <= NOT RAMADDR2GR_sync1(7);
\ALT_INV_BUFF_CTRL.ST2~0_combout\ <= NOT \BUFF_CTRL.ST2~0_combout\;
\ALT_INV_Equal2~3_combout\ <= NOT \Equal2~3_combout\;
\ALT_INV_Equal2~2_combout\ <= NOT \Equal2~2_combout\;
\ALT_INV_Equal2~1_combout\ <= NOT \Equal2~1_combout\;
\ALT_INV_Equal2~0_combout\ <= NOT \Equal2~0_combout\;
\ALT_INV_RAMRESTART_POINTER[8]~0_combout\ <= NOT \RAMRESTART_POINTER[8]~0_combout\;
\ALT_INV_RAMADDR1[1]~2_combout\ <= NOT \RAMADDR1[1]~2_combout\;
\ALT_INV_binary~11_combout\ <= NOT \binary~11_combout\;
ALT_INV_TVADDR1GR_sync1(0) <= NOT TVADDR1GR_sync1(0);
ALT_INV_TVADDR1GR_sync1(1) <= NOT TVADDR1GR_sync1(1);
ALT_INV_TVADDR1GR_sync1(2) <= NOT TVADDR1GR_sync1(2);
\ALT_INV_binary~10_combout\ <= NOT \binary~10_combout\;
ALT_INV_TVADDR1GR_sync1(3) <= NOT TVADDR1GR_sync1(3);
ALT_INV_TVADDR1GR_sync1(4) <= NOT TVADDR1GR_sync1(4);
ALT_INV_TVADDR1GR_sync1(5) <= NOT TVADDR1GR_sync1(5);
\ALT_INV_Selector36~2_combout\ <= NOT \Selector36~2_combout\;
\ALT_INV_Selector36~1_combout\ <= NOT \Selector36~1_combout\;
ALT_INV_TVADDR1GR_sync1(6) <= NOT TVADDR1GR_sync1(6);
\ALT_INV_binary~8_combout\ <= NOT \binary~8_combout\;
ALT_INV_TVADDR1GR_sync1(8) <= NOT TVADDR1GR_sync1(8);
ALT_INV_TVADDR1GR_sync1(7) <= NOT TVADDR1GR_sync1(7);
ALT_INV_TV_FLAG(2) <= NOT TV_FLAG(2);
\ALT_INV_Selector2~0_combout\ <= NOT \Selector2~0_combout\;
\u0|new_sdram_controller_0|ALT_INV_m_count[0]~10_combout\ <= NOT \u0|new_sdram_controller_0|m_count[0]~10_combout\;
\u0|new_sdram_controller_0|ALT_INV_za_data\(7) <= NOT \u0|new_sdram_controller_0|za_data\(7);
\u0|new_sdram_controller_0|ALT_INV_za_data\(6) <= NOT \u0|new_sdram_controller_0|za_data\(6);
\u0|new_sdram_controller_0|ALT_INV_za_data\(5) <= NOT \u0|new_sdram_controller_0|za_data\(5);
\u0|new_sdram_controller_0|ALT_INV_za_data\(4) <= NOT \u0|new_sdram_controller_0|za_data\(4);
\u0|new_sdram_controller_0|ALT_INV_za_data\(2) <= NOT \u0|new_sdram_controller_0|za_data\(2);
\u0|new_sdram_controller_0|ALT_INV_za_data\(1) <= NOT \u0|new_sdram_controller_0|za_data\(1);
ALT_INV_RAMADDR1GR_sync0(0) <= NOT RAMADDR1GR_sync0(0);
ALT_INV_RAMADDR1GR_sync0(2) <= NOT RAMADDR1GR_sync0(2);
ALT_INV_RAMADDR1GR_sync0(4) <= NOT RAMADDR1GR_sync0(4);
ALT_INV_RAMADDR1GR_sync0(5) <= NOT RAMADDR1GR_sync0(5);
ALT_INV_RAMADDR1GR_sync0(6) <= NOT RAMADDR1GR_sync0(6);
ALT_INV_RAMADDR1GR_sync0(8) <= NOT RAMADDR1GR_sync0(8);
ALT_INV_RAMADDR1GR_sync0(7) <= NOT RAMADDR1GR_sync0(7);
\ALT_INV_LessThan5~0_combout\ <= NOT \LessThan5~0_combout\;
\u0|new_sdram_controller_0|ALT_INV_za_data\(0) <= NOT \u0|new_sdram_controller_0|za_data\(0);
\u0|new_sdram_controller_0|ALT_INV_za_valid~q\ <= NOT \u0|new_sdram_controller_0|za_valid~q\;
\u0|new_sdram_controller_0|ALT_INV_active_data\(7) <= NOT \u0|new_sdram_controller_0|active_data\(7);
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_rd_data[7]~33_combout\ <= NOT \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[7]~33_combout\;
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_0\(7) <= NOT \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\(7);
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_1\(7) <= NOT \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(7);
\u0|new_sdram_controller_0|ALT_INV_active_data\(6) <= NOT \u0|new_sdram_controller_0|active_data\(6);
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_rd_data[6]~32_combout\ <= NOT \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[6]~32_combout\;
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_0\(6) <= NOT \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\(6);
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_1\(6) <= NOT \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(6);
\u0|new_sdram_controller_0|ALT_INV_active_data\(5) <= NOT \u0|new_sdram_controller_0|active_data\(5);
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_rd_data[5]~31_combout\ <= NOT \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[5]~31_combout\;
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_0\(5) <= NOT \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\(5);
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_1\(5) <= NOT \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(5);
\u0|new_sdram_controller_0|ALT_INV_active_data\(4) <= NOT \u0|new_sdram_controller_0|active_data\(4);
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_rd_data[4]~30_combout\ <= NOT \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[4]~30_combout\;
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_0\(4) <= NOT \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\(4);
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_1\(4) <= NOT \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(4);
\u0|new_sdram_controller_0|ALT_INV_active_data\(3) <= NOT \u0|new_sdram_controller_0|active_data\(3);
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_rd_data[3]~29_combout\ <= NOT \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[3]~29_combout\;
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_0\(3) <= NOT \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\(3);
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_1\(3) <= NOT \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(3);
\u0|new_sdram_controller_0|ALT_INV_active_data\(2) <= NOT \u0|new_sdram_controller_0|active_data\(2);
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_rd_data[2]~28_combout\ <= NOT \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[2]~28_combout\;
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_0\(2) <= NOT \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\(2);
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_1\(2) <= NOT \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(2);
\u0|new_sdram_controller_0|ALT_INV_active_data\(1) <= NOT \u0|new_sdram_controller_0|active_data\(1);
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_rd_data[1]~27_combout\ <= NOT \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[1]~27_combout\;
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_0\(1) <= NOT \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\(1);
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_1\(1) <= NOT \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(1);
\u0|new_sdram_controller_0|ALT_INV_WideOr17~0_combout\ <= NOT \u0|new_sdram_controller_0|WideOr17~0_combout\;
\u0|new_sdram_controller_0|ALT_INV_active_data\(0) <= NOT \u0|new_sdram_controller_0|active_data\(0);
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_rd_data[0]~26_combout\ <= NOT \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[0]~26_combout\;
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_0\(0) <= NOT \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\(0);
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_1\(0) <= NOT \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(0);
\u0|new_sdram_controller_0|ALT_INV_m_data[3]~0_combout\ <= NOT \u0|new_sdram_controller_0|m_data[3]~0_combout\;
\u0|new_sdram_controller_0|ALT_INV_i_next.010~q\ <= NOT \u0|new_sdram_controller_0|i_next.010~q\;
\u0|new_sdram_controller_0|ALT_INV_Selector10~0_combout\ <= NOT \u0|new_sdram_controller_0|Selector10~0_combout\;
\u0|new_sdram_controller_0|ALT_INV_i_next.000~q\ <= NOT \u0|new_sdram_controller_0|i_next.000~q\;
ALT_INV_SDRAM_ADDR2(9) <= NOT SDRAM_ADDR2(9);
\u0|new_sdram_controller_0|ALT_INV_Selector34~3_combout\ <= NOT \u0|new_sdram_controller_0|Selector34~3_combout\;
\u0|new_sdram_controller_0|ALT_INV_Selector34~2_combout\ <= NOT \u0|new_sdram_controller_0|Selector34~2_combout\;
\u0|new_sdram_controller_0|ALT_INV_Selector37~3_combout\ <= NOT \u0|new_sdram_controller_0|Selector37~3_combout\;
\u0|new_sdram_controller_0|ALT_INV_i_next.101~q\ <= NOT \u0|new_sdram_controller_0|i_next.101~q\;
\u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain\(1) <= NOT \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1);
\u0|new_sdram_controller_0|ALT_INV_i_count[0]~0_combout\ <= NOT \u0|new_sdram_controller_0|i_count[0]~0_combout\;
\u0|new_sdram_controller_0|ALT_INV_i_count\(1) <= NOT \u0|new_sdram_controller_0|i_count\(1);
\u0|new_sdram_controller_0|ALT_INV_i_count\(2) <= NOT \u0|new_sdram_controller_0|i_count\(2);
\u0|new_sdram_controller_0|ALT_INV_i_count\(3) <= NOT \u0|new_sdram_controller_0|i_count\(3);
\u0|new_sdram_controller_0|ALT_INV_i_next.111~q\ <= NOT \u0|new_sdram_controller_0|i_next.111~q\;
ALT_INV_SDRAM_ADDR2(17) <= NOT SDRAM_ADDR2(17);
ALT_INV_SDRAM_ADDR2(16) <= NOT SDRAM_ADDR2(16);
ALT_INV_SDRAM_ADDR2(13) <= NOT SDRAM_ADDR2(13);
ALT_INV_SDRAM_ADDR2(11) <= NOT SDRAM_ADDR2(11);
\ALT_INV_SDRAM_ADDR[7]~1_combout\ <= NOT \SDRAM_ADDR[7]~1_combout\;
\ALT_INV_Selector36~0_combout\ <= NOT \Selector36~0_combout\;
ALT_INV_BT656_ENDFRAME(2) <= NOT BT656_ENDFRAME(2);
ALT_INV_NEXTFRAME(2) <= NOT NEXTFRAME(2);
\ALT_INV_ODD~q\ <= NOT \ODD~q\;
\ALT_INV_Equal1~3_combout\ <= NOT \Equal1~3_combout\;
\ALT_INV_Equal1~2_combout\ <= NOT \Equal1~2_combout\;
ALT_INV_RAMADDR2_bin(5) <= NOT RAMADDR2_bin(5);
ALT_INV_RAMADDR2_bin(4) <= NOT RAMADDR2_bin(4);
ALT_INV_RAMADDR2_bin(3) <= NOT RAMADDR2_bin(3);
\ALT_INV_Equal1~1_combout\ <= NOT \Equal1~1_combout\;
ALT_INV_RAMADDR2_bin(2) <= NOT RAMADDR2_bin(2);
ALT_INV_RAMADDR2_bin(1) <= NOT RAMADDR2_bin(1);
ALT_INV_RAMADDR2_bin(0) <= NOT RAMADDR2_bin(0);
\ALT_INV_Equal1~0_combout\ <= NOT \Equal1~0_combout\;
ALT_INV_RAMADDR2_bin(8) <= NOT RAMADDR2_bin(8);
ALT_INV_RAMADDR2_bin(7) <= NOT RAMADDR2_bin(7);
ALT_INV_RAMADDR2_bin(6) <= NOT RAMADDR2_bin(6);
\ALT_INV_BUFF_CTRL.ST2~q\ <= NOT \BUFF_CTRL.ST2~q\;
\ALT_INV_BUFF_WAIT~q\ <= NOT \BUFF_WAIT~q\;
\ALT_INV_Equal0~2_combout\ <= NOT \Equal0~2_combout\;
ALT_INV_TVADDR1_bin(5) <= NOT TVADDR1_bin(5);
ALT_INV_TVADDR1_bin(4) <= NOT TVADDR1_bin(4);
ALT_INV_TVADDR1_bin(3) <= NOT TVADDR1_bin(3);
\ALT_INV_Equal0~1_combout\ <= NOT \Equal0~1_combout\;
ALT_INV_TVADDR1_bin(2) <= NOT TVADDR1_bin(2);
ALT_INV_TVADDR1_bin(1) <= NOT TVADDR1_bin(1);
ALT_INV_TVADDR1_bin(0) <= NOT TVADDR1_bin(0);
\ALT_INV_Equal0~0_combout\ <= NOT \Equal0~0_combout\;
ALT_INV_TVADDR1_bin(8) <= NOT TVADDR1_bin(8);
ALT_INV_TVADDR1_bin(7) <= NOT TVADDR1_bin(7);
ALT_INV_TVADDR1_bin(6) <= NOT TVADDR1_bin(6);
\ALT_INV_BUFF_CTRL.ST1~q\ <= NOT \BUFF_CTRL.ST1~q\;
\ALT_INV_BUFF_CTRL.ST0~q\ <= NOT \BUFF_CTRL.ST0~q\;
\u0|new_sdram_controller_0|ALT_INV_Selector36~1_combout\ <= NOT \u0|new_sdram_controller_0|Selector36~1_combout\;
\u0|new_sdram_controller_0|ALT_INV_Selector40~0_combout\ <= NOT \u0|new_sdram_controller_0|Selector40~0_combout\;
\u0|new_sdram_controller_0|ALT_INV_m_count[2]~7_combout\ <= NOT \u0|new_sdram_controller_0|m_count[2]~7_combout\;
\u0|new_sdram_controller_0|ALT_INV_m_count[1]~6_combout\ <= NOT \u0|new_sdram_controller_0|m_count[1]~6_combout\;
\u0|new_sdram_controller_0|ALT_INV_m_count[3]~4_combout\ <= NOT \u0|new_sdram_controller_0|m_count[3]~4_combout\;
\u0|new_sdram_controller_0|ALT_INV_m_count[2]~3_combout\ <= NOT \u0|new_sdram_controller_0|m_count[2]~3_combout\;
\u0|new_sdram_controller_0|ALT_INV_Add3~0_combout\ <= NOT \u0|new_sdram_controller_0|Add3~0_combout\;
\u0|new_sdram_controller_0|ALT_INV_m_count\(0) <= NOT \u0|new_sdram_controller_0|m_count\(0);
\u0|new_sdram_controller_0|ALT_INV_m_count[1]~2_combout\ <= NOT \u0|new_sdram_controller_0|m_count[1]~2_combout\;
\u0|new_sdram_controller_0|ALT_INV_m_count[1]~1_combout\ <= NOT \u0|new_sdram_controller_0|m_count[1]~1_combout\;
\u0|new_sdram_controller_0|ALT_INV_Selector34~1_combout\ <= NOT \u0|new_sdram_controller_0|Selector34~1_combout\;
\u0|new_sdram_controller_0|ALT_INV_Selector36~0_combout\ <= NOT \u0|new_sdram_controller_0|Selector36~0_combout\;
\u0|new_sdram_controller_0|ALT_INV_Selector35~0_combout\ <= NOT \u0|new_sdram_controller_0|Selector35~0_combout\;
ALT_INV_RAMADDR1GR_sync1(0) <= NOT RAMADDR1GR_sync1(0);
ALT_INV_RAMADDR1GR_sync1(1) <= NOT RAMADDR1GR_sync1(1);
ALT_INV_RAMADDR1GR_sync1(2) <= NOT RAMADDR1GR_sync1(2);
\ALT_INV_binary~2_combout\ <= NOT \binary~2_combout\;
ALT_INV_RAMADDR1GR_sync1(3) <= NOT RAMADDR1GR_sync1(3);
ALT_INV_RAMADDR1GR_sync1(4) <= NOT RAMADDR1GR_sync1(4);
ALT_INV_RAMADDR1GR_sync1(5) <= NOT RAMADDR1GR_sync1(5);
ALT_INV_RAMADDR1GR_sync1(6) <= NOT RAMADDR1GR_sync1(6);
ALT_INV_RAMADDR1GR_sync1(8) <= NOT RAMADDR1GR_sync1(8);
ALT_INV_RAMADDR1GR_sync1(7) <= NOT RAMADDR1GR_sync1(7);
\u1|ALT_INV_ACTVID~1_combout\ <= NOT \u1|ACTVID~1_combout\;
\u1|ALT_INV_ACTVID~0_combout\ <= NOT \u1|ACTVID~0_combout\;
\u1|ALT_INV_Equal3~2_combout\ <= NOT \u1|Equal3~2_combout\;
\u1|ALT_INV_Equal3~1_combout\ <= NOT \u1|Equal3~1_combout\;
\u1|ALT_INV_Equal2~0_combout\ <= NOT \u1|Equal2~0_combout\;
\u1|ALT_INV_LessThan5~0_combout\ <= NOT \u1|LessThan5~0_combout\;
\u1|ALT_INV_VGA_FRAMESTART~q\ <= NOT \u1|VGA_FRAMESTART~q\;
ALT_INV_VGAFLAG(2) <= NOT VGAFLAG(2);
\u1|ALT_INV_VGA_FRAMEEND~q\ <= NOT \u1|VGA_FRAMEEND~q\;
\ALT_INV_RAMADDR2~1_combout\ <= NOT \RAMADDR2~1_combout\;
\ALT_INV_RAMADDR2~0_combout\ <= NOT \RAMADDR2~0_combout\;
\u0|new_sdram_controller_0|ALT_INV_m_data[7]~_Duplicate_1_q\ <= NOT \u0|new_sdram_controller_0|m_data[7]~_Duplicate_1_q\;
\u0|new_sdram_controller_0|ALT_INV_m_data[6]~_Duplicate_1_q\ <= NOT \u0|new_sdram_controller_0|m_data[6]~_Duplicate_1_q\;
\u0|new_sdram_controller_0|ALT_INV_m_data[5]~_Duplicate_1_q\ <= NOT \u0|new_sdram_controller_0|m_data[5]~_Duplicate_1_q\;
\u0|new_sdram_controller_0|ALT_INV_m_data[4]~_Duplicate_1_q\ <= NOT \u0|new_sdram_controller_0|m_data[4]~_Duplicate_1_q\;
\u0|new_sdram_controller_0|ALT_INV_m_data[3]~_Duplicate_1_q\ <= NOT \u0|new_sdram_controller_0|m_data[3]~_Duplicate_1_q\;
\u0|new_sdram_controller_0|ALT_INV_m_data[2]~_Duplicate_1_q\ <= NOT \u0|new_sdram_controller_0|m_data[2]~_Duplicate_1_q\;
\u0|new_sdram_controller_0|ALT_INV_m_data[1]~_Duplicate_1_q\ <= NOT \u0|new_sdram_controller_0|m_data[1]~_Duplicate_1_q\;
\u0|new_sdram_controller_0|ALT_INV_m_data[0]~_Duplicate_1_q\ <= NOT \u0|new_sdram_controller_0|m_data[0]~_Duplicate_1_q\;
\u0|new_sdram_controller_0|ALT_INV_i_state.010~q\ <= NOT \u0|new_sdram_controller_0|i_state.010~q\;
\u0|new_sdram_controller_0|ALT_INV_Selector37~1_combout\ <= NOT \u0|new_sdram_controller_0|Selector37~1_combout\;
\u0|new_sdram_controller_0|ALT_INV_Selector37~0_combout\ <= NOT \u0|new_sdram_controller_0|Selector37~0_combout\;
\u0|new_sdram_controller_0|ALT_INV_Equal0~2_combout\ <= NOT \u0|new_sdram_controller_0|Equal0~2_combout\;
\u0|new_sdram_controller_0|ALT_INV_Equal0~1_combout\ <= NOT \u0|new_sdram_controller_0|Equal0~1_combout\;
\u0|new_sdram_controller_0|ALT_INV_refresh_counter\(3) <= NOT \u0|new_sdram_controller_0|refresh_counter\(3);
\u0|new_sdram_controller_0|ALT_INV_refresh_counter\(4) <= NOT \u0|new_sdram_controller_0|refresh_counter\(4);
\u0|new_sdram_controller_0|ALT_INV_refresh_counter\(5) <= NOT \u0|new_sdram_controller_0|refresh_counter\(5);
\u0|new_sdram_controller_0|ALT_INV_refresh_counter\(6) <= NOT \u0|new_sdram_controller_0|refresh_counter\(6);
\u0|new_sdram_controller_0|ALT_INV_refresh_counter\(7) <= NOT \u0|new_sdram_controller_0|refresh_counter\(7);
\u0|new_sdram_controller_0|ALT_INV_Equal0~0_combout\ <= NOT \u0|new_sdram_controller_0|Equal0~0_combout\;
\u0|new_sdram_controller_0|ALT_INV_refresh_counter\(9) <= NOT \u0|new_sdram_controller_0|refresh_counter\(9);
\u0|new_sdram_controller_0|ALT_INV_refresh_counter\(10) <= NOT \u0|new_sdram_controller_0|refresh_counter\(10);
\u0|new_sdram_controller_0|ALT_INV_refresh_counter\(11) <= NOT \u0|new_sdram_controller_0|refresh_counter\(11);
\u0|new_sdram_controller_0|ALT_INV_refresh_counter\(12) <= NOT \u0|new_sdram_controller_0|refresh_counter\(12);
\u0|new_sdram_controller_0|ALT_INV_refresh_counter\(13) <= NOT \u0|new_sdram_controller_0|refresh_counter\(13);
\u0|new_sdram_controller_0|ALT_INV_refresh_counter\(0) <= NOT \u0|new_sdram_controller_0|refresh_counter\(0);
\u0|new_sdram_controller_0|ALT_INV_refresh_counter\(1) <= NOT \u0|new_sdram_controller_0|refresh_counter\(1);
\u0|new_sdram_controller_0|ALT_INV_refresh_counter\(2) <= NOT \u0|new_sdram_controller_0|refresh_counter\(2);
\u0|new_sdram_controller_0|ALT_INV_refresh_counter\(8) <= NOT \u0|new_sdram_controller_0|refresh_counter\(8);
\u0|new_sdram_controller_0|ALT_INV_ack_refresh_request~q\ <= NOT \u0|new_sdram_controller_0|ack_refresh_request~q\;
\u0|new_sdram_controller_0|ALT_INV_i_state.011~q\ <= NOT \u0|new_sdram_controller_0|i_state.011~q\;
\u0|new_sdram_controller_0|ALT_INV_i_state.000~q\ <= NOT \u0|new_sdram_controller_0|i_state.000~q\;
\u0|new_sdram_controller_0|ALT_INV_i_state.001~q\ <= NOT \u0|new_sdram_controller_0|i_state.001~q\;
\u0|new_sdram_controller_0|ALT_INV_m_next.000000001~q\ <= NOT \u0|new_sdram_controller_0|m_next.000000001~q\;
\u0|new_sdram_controller_0|ALT_INV_Selector25~3_combout\ <= NOT \u0|new_sdram_controller_0|Selector25~3_combout\;
\u0|new_sdram_controller_0|ALT_INV_i_state.101~q\ <= NOT \u0|new_sdram_controller_0|i_state.101~q\;
\u0|new_sdram_controller_0|ALT_INV_Selector25~2_combout\ <= NOT \u0|new_sdram_controller_0|Selector25~2_combout\;
\u0|new_sdram_controller_0|ALT_INV_Selector34~0_combout\ <= NOT \u0|new_sdram_controller_0|Selector34~0_combout\;
\u0|new_sdram_controller_0|ALT_INV_Selector30~0_combout\ <= NOT \u0|new_sdram_controller_0|Selector30~0_combout\;
\u0|new_sdram_controller_0|ALT_INV_m_count[1]~0_combout\ <= NOT \u0|new_sdram_controller_0|m_count[1]~0_combout\;
\u0|new_sdram_controller_0|ALT_INV_Selector27~2_combout\ <= NOT \u0|new_sdram_controller_0|Selector27~2_combout\;
\u0|new_sdram_controller_0|ALT_INV_Selector27~1_combout\ <= NOT \u0|new_sdram_controller_0|Selector27~1_combout\;
\u0|new_sdram_controller_0|ALT_INV_Selector27~0_combout\ <= NOT \u0|new_sdram_controller_0|Selector27~0_combout\;
\u0|new_sdram_controller_0|ALT_INV_i_state.111~q\ <= NOT \u0|new_sdram_controller_0|i_state.111~q\;
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_wr_address~q\ <= NOT \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|wr_address~q\;
\ALT_INV_SDRAM_RE_N~q\ <= NOT \SDRAM_RE_N~q\;
\ALT_INV_SDRAM_WE_N~q\ <= NOT \SDRAM_WE_N~q\;
\u0|new_sdram_controller_0|ALT_INV_Selector26~0_combout\ <= NOT \u0|new_sdram_controller_0|Selector26~0_combout\;
\u0|new_sdram_controller_0|ALT_INV_m_next.000010000~q\ <= NOT \u0|new_sdram_controller_0|m_next.000010000~q\;
\u0|new_sdram_controller_0|ALT_INV_Selector29~11_combout\ <= NOT \u0|new_sdram_controller_0|Selector29~11_combout\;
\u0|new_sdram_controller_0|ALT_INV_Selector29~10_combout\ <= NOT \u0|new_sdram_controller_0|Selector29~10_combout\;
\u0|new_sdram_controller_0|ALT_INV_Selector29~9_combout\ <= NOT \u0|new_sdram_controller_0|Selector29~9_combout\;
\u0|new_sdram_controller_0|ALT_INV_Selector29~8_combout\ <= NOT \u0|new_sdram_controller_0|Selector29~8_combout\;
\u0|new_sdram_controller_0|ALT_INV_Selector29~7_combout\ <= NOT \u0|new_sdram_controller_0|Selector29~7_combout\;
\u0|new_sdram_controller_0|ALT_INV_Selector29~6_combout\ <= NOT \u0|new_sdram_controller_0|Selector29~6_combout\;
\u0|new_sdram_controller_0|ALT_INV_Selector29~5_combout\ <= NOT \u0|new_sdram_controller_0|Selector29~5_combout\;
\u0|new_sdram_controller_0|ALT_INV_Selector29~4_combout\ <= NOT \u0|new_sdram_controller_0|Selector29~4_combout\;
\u0|new_sdram_controller_0|ALT_INV_Selector29~3_combout\ <= NOT \u0|new_sdram_controller_0|Selector29~3_combout\;
\u0|new_sdram_controller_0|ALT_INV_Selector29~2_combout\ <= NOT \u0|new_sdram_controller_0|Selector29~2_combout\;
\u0|new_sdram_controller_0|ALT_INV_Selector25~1_combout\ <= NOT \u0|new_sdram_controller_0|Selector25~1_combout\;
\u0|new_sdram_controller_0|ALT_INV_Selector29~1_combout\ <= NOT \u0|new_sdram_controller_0|Selector29~1_combout\;
\u0|new_sdram_controller_0|ALT_INV_Selector29~0_combout\ <= NOT \u0|new_sdram_controller_0|Selector29~0_combout\;
\u0|new_sdram_controller_0|ALT_INV_Selector25~0_combout\ <= NOT \u0|new_sdram_controller_0|Selector25~0_combout\;
\u0|new_sdram_controller_0|ALT_INV_m_count\(1) <= NOT \u0|new_sdram_controller_0|m_count\(1);
\u0|new_sdram_controller_0|ALT_INV_m_count\(2) <= NOT \u0|new_sdram_controller_0|m_count\(2);
\u0|new_sdram_controller_0|ALT_INV_m_count\(3) <= NOT \u0|new_sdram_controller_0|m_count\(3);
\u0|new_sdram_controller_0|ALT_INV_m_next.000001000~q\ <= NOT \u0|new_sdram_controller_0|m_next.000001000~q\;
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_rd_data[43]~15_combout\ <= NOT \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[43]~15_combout\;
\u0|new_sdram_controller_0|ALT_INV_active_rnw~1_combout\ <= NOT \u0|new_sdram_controller_0|active_rnw~1_combout\;
\u0|new_sdram_controller_0|ALT_INV_active_rnw~0_combout\ <= NOT \u0|new_sdram_controller_0|active_rnw~0_combout\;
\u1|ALT_INV_Equal0~1_combout\ <= NOT \u1|Equal0~1_combout\;
\u1|ALT_INV_LessThan0~0_combout\ <= NOT \u1|LessThan0~0_combout\;
\ALT_INV_process_3~0_combout\ <= NOT \process_3~0_combout\;
\ALT_INV_Equal3~2_combout\ <= NOT \Equal3~2_combout\;
ALT_INV_RAMADDR1_bin(5) <= NOT RAMADDR1_bin(5);
ALT_INV_RAMADDR1_bin(4) <= NOT RAMADDR1_bin(4);
ALT_INV_RAMADDR1_bin(3) <= NOT RAMADDR1_bin(3);
\ALT_INV_Equal3~1_combout\ <= NOT \Equal3~1_combout\;
ALT_INV_RAMADDR1_bin(2) <= NOT RAMADDR1_bin(2);
ALT_INV_RAMADDR1_bin(1) <= NOT RAMADDR1_bin(1);
ALT_INV_RAMADDR1_bin(0) <= NOT RAMADDR1_bin(0);
\ALT_INV_Equal3~0_combout\ <= NOT \Equal3~0_combout\;
ALT_INV_RAMADDR1_bin(8) <= NOT RAMADDR1_bin(8);
ALT_INV_RAMADDR1_bin(7) <= NOT RAMADDR1_bin(7);
ALT_INV_RAMADDR1_bin(6) <= NOT RAMADDR1_bin(6);
\ALT_INV_VGABEGIN~q\ <= NOT \VGABEGIN~q\;
\u1|ALT_INV_ACTVID~q\ <= NOT \u1|ACTVID~q\;
\u0|new_sdram_controller_0|ALT_INV_Selector23~0_combout\ <= NOT \u0|new_sdram_controller_0|Selector23~0_combout\;
\u0|new_sdram_controller_0|ALT_INV_i_cmd\(0) <= NOT \u0|new_sdram_controller_0|i_cmd\(0);
\u0|new_sdram_controller_0|ALT_INV_Selector21~0_combout\ <= NOT \u0|new_sdram_controller_0|Selector21~0_combout\;
\u0|new_sdram_controller_0|ALT_INV_i_cmd\(2) <= NOT \u0|new_sdram_controller_0|i_cmd\(2);
\u0|new_sdram_controller_0|ALT_INV_WideOr8~0_combout\ <= NOT \u0|new_sdram_controller_0|WideOr8~0_combout\;
\u0|new_sdram_controller_0|ALT_INV_Selector20~1_combout\ <= NOT \u0|new_sdram_controller_0|Selector20~1_combout\;
\u0|new_sdram_controller_0|ALT_INV_Selector20~0_combout\ <= NOT \u0|new_sdram_controller_0|Selector20~0_combout\;
\u0|new_sdram_controller_0|ALT_INV_m_next.010000000~q\ <= NOT \u0|new_sdram_controller_0|m_next.010000000~q\;
\u0|new_sdram_controller_0|ALT_INV_i_cmd\(3) <= NOT \u0|new_sdram_controller_0|i_cmd\(3);
\u0|new_sdram_controller_0|ALT_INV_refresh_request~q\ <= NOT \u0|new_sdram_controller_0|refresh_request~q\;
\u0|new_sdram_controller_0|ALT_INV_Selector22~0_combout\ <= NOT \u0|new_sdram_controller_0|Selector22~0_combout\;
\u0|new_sdram_controller_0|ALT_INV_always5~0_combout\ <= NOT \u0|new_sdram_controller_0|always5~0_combout\;
\u0|new_sdram_controller_0|ALT_INV_i_cmd\(1) <= NOT \u0|new_sdram_controller_0|i_cmd\(1);
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_rd_data[42]~13_combout\ <= NOT \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[42]~13_combout\;
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_rd_data[28]~12_combout\ <= NOT \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[28]~12_combout\;
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_rd_data[27]~11_combout\ <= NOT \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[27]~11_combout\;
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_0\(27) <= NOT \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\(27);
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_1\(27) <= NOT \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(27);
\u0|new_sdram_controller_0|ALT_INV_active_addr\(9) <= NOT \u0|new_sdram_controller_0|active_addr\(9);
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_rd_data[26]~10_combout\ <= NOT \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[26]~10_combout\;
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_0\(26) <= NOT \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\(26);
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_1\(26) <= NOT \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(26);
\u0|new_sdram_controller_0|ALT_INV_active_addr\(8) <= NOT \u0|new_sdram_controller_0|active_addr\(8);
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_rd_data[25]~9_combout\ <= NOT \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[25]~9_combout\;
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_0\(25) <= NOT \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\(25);
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_1\(25) <= NOT \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(25);
\u0|new_sdram_controller_0|ALT_INV_active_addr\(7) <= NOT \u0|new_sdram_controller_0|active_addr\(7);
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_rd_data[24]~8_combout\ <= NOT \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[24]~8_combout\;
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_0\(24) <= NOT \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\(24);
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_1\(24) <= NOT \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(24);
\u0|new_sdram_controller_0|ALT_INV_active_addr\(6) <= NOT \u0|new_sdram_controller_0|active_addr\(6);
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_rd_data[23]~7_combout\ <= NOT \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[23]~7_combout\;
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_0\(23) <= NOT \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\(23);
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_1\(23) <= NOT \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(23);
\u0|new_sdram_controller_0|ALT_INV_active_addr\(5) <= NOT \u0|new_sdram_controller_0|active_addr\(5);
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_rd_data[22]~6_combout\ <= NOT \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[22]~6_combout\;
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_0\(22) <= NOT \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\(22);
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_1\(22) <= NOT \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(22);
\u0|new_sdram_controller_0|ALT_INV_Selector96~0_combout\ <= NOT \u0|new_sdram_controller_0|Selector96~0_combout\;
\u0|new_sdram_controller_0|ALT_INV_active_addr\(4) <= NOT \u0|new_sdram_controller_0|active_addr\(4);
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_rd_data[21]~5_combout\ <= NOT \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[21]~5_combout\;
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_0\(21) <= NOT \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\(21);
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_1\(21) <= NOT \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(21);
\u0|new_sdram_controller_0|ALT_INV_active_addr\(3) <= NOT \u0|new_sdram_controller_0|active_addr\(3);
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_rd_data[20]~4_combout\ <= NOT \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[20]~4_combout\;
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_0\(20) <= NOT \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\(20);
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_1\(20) <= NOT \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(20);
\u0|new_sdram_controller_0|ALT_INV_active_addr\(2) <= NOT \u0|new_sdram_controller_0|active_addr\(2);
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_rd_data[19]~3_combout\ <= NOT \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[19]~3_combout\;
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_0\(19) <= NOT \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\(19);
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_1\(19) <= NOT \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(19);
\u0|new_sdram_controller_0|ALT_INV_active_addr\(1) <= NOT \u0|new_sdram_controller_0|active_addr\(1);
\u0|new_sdram_controller_0|ALT_INV_m_state.000000001~q\ <= NOT \u0|new_sdram_controller_0|m_state.000000001~q\;
\u0|new_sdram_controller_0|ALT_INV_init_done~q\ <= NOT \u0|new_sdram_controller_0|init_done~q\;
\u0|new_sdram_controller_0|ALT_INV_m_state.100000000~q\ <= NOT \u0|new_sdram_controller_0|m_state.100000000~q\;
\u0|new_sdram_controller_0|ALT_INV_Selector31~0_combout\ <= NOT \u0|new_sdram_controller_0|Selector31~0_combout\;
\u0|new_sdram_controller_0|ALT_INV_m_state.010000000~q\ <= NOT \u0|new_sdram_controller_0|m_state.010000000~q\;
\u0|new_sdram_controller_0|ALT_INV_m_state.000100000~q\ <= NOT \u0|new_sdram_controller_0|m_state.000100000~q\;
\u0|new_sdram_controller_0|ALT_INV_m_state.001000000~q\ <= NOT \u0|new_sdram_controller_0|m_state.001000000~q\;
\u0|new_sdram_controller_0|ALT_INV_m_state.000000100~q\ <= NOT \u0|new_sdram_controller_0|m_state.000000100~q\;
\u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~q\ <= NOT \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\;
\u0|new_sdram_controller_0|ALT_INV_i_addr\(12) <= NOT \u0|new_sdram_controller_0|i_addr\(12);
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_rd_data[18]~2_combout\ <= NOT \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[18]~2_combout\;
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_0\(18) <= NOT \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\(18);
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_1\(18) <= NOT \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(18);
\u0|new_sdram_controller_0|ALT_INV_m_state.000000010~q\ <= NOT \u0|new_sdram_controller_0|m_state.000000010~q\;
\u0|new_sdram_controller_0|ALT_INV_m_addr[1]~1_combout\ <= NOT \u0|new_sdram_controller_0|m_addr[1]~1_combout\;
\u0|new_sdram_controller_0|ALT_INV_pending~3_combout\ <= NOT \u0|new_sdram_controller_0|pending~3_combout\;
\u0|new_sdram_controller_0|ALT_INV_pending~4_combout\ <= NOT \u0|new_sdram_controller_0|pending~4_combout\;
\u0|new_sdram_controller_0|ALT_INV_Equal3~10_combout\ <= NOT \u0|new_sdram_controller_0|Equal3~10_combout\;
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_0\(37) <= NOT \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\(37);
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_1\(37) <= NOT \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(37);
\u0|new_sdram_controller_0|ALT_INV_active_addr\(19) <= NOT \u0|new_sdram_controller_0|active_addr\(19);
\u0|new_sdram_controller_0|ALT_INV_Equal3~9_combout\ <= NOT \u0|new_sdram_controller_0|Equal3~9_combout\;
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_0\(36) <= NOT \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\(36);
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_1\(36) <= NOT \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(36);
\u0|new_sdram_controller_0|ALT_INV_active_addr\(18) <= NOT \u0|new_sdram_controller_0|active_addr\(18);
\u0|new_sdram_controller_0|ALT_INV_Equal3~8_combout\ <= NOT \u0|new_sdram_controller_0|Equal3~8_combout\;
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_0\(35) <= NOT \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\(35);
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_1\(35) <= NOT \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(35);
\u0|new_sdram_controller_0|ALT_INV_active_addr\(17) <= NOT \u0|new_sdram_controller_0|active_addr\(17);
\u0|new_sdram_controller_0|ALT_INV_Equal3~7_combout\ <= NOT \u0|new_sdram_controller_0|Equal3~7_combout\;
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_0\(34) <= NOT \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\(34);
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_1\(34) <= NOT \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(34);
\u0|new_sdram_controller_0|ALT_INV_active_addr\(16) <= NOT \u0|new_sdram_controller_0|active_addr\(16);
\u0|new_sdram_controller_0|ALT_INV_Equal3~6_combout\ <= NOT \u0|new_sdram_controller_0|Equal3~6_combout\;
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_0\(33) <= NOT \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\(33);
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_1\(33) <= NOT \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(33);
\u0|new_sdram_controller_0|ALT_INV_active_addr\(15) <= NOT \u0|new_sdram_controller_0|active_addr\(15);
\u0|new_sdram_controller_0|ALT_INV_Equal3~5_combout\ <= NOT \u0|new_sdram_controller_0|Equal3~5_combout\;
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_0\(32) <= NOT \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\(32);
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_1\(32) <= NOT \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(32);
\u0|new_sdram_controller_0|ALT_INV_pending~2_combout\ <= NOT \u0|new_sdram_controller_0|pending~2_combout\;
\u0|new_sdram_controller_0|ALT_INV_active_addr\(14) <= NOT \u0|new_sdram_controller_0|active_addr\(14);
\u0|new_sdram_controller_0|ALT_INV_pending~1_combout\ <= NOT \u0|new_sdram_controller_0|pending~1_combout\;
\u0|new_sdram_controller_0|ALT_INV_active_cs_n~q\ <= NOT \u0|new_sdram_controller_0|active_cs_n~q\;
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_0\(43) <= NOT \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\(43);
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_1\(43) <= NOT \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(43);
\u0|new_sdram_controller_0|ALT_INV_active_rnw~q\ <= NOT \u0|new_sdram_controller_0|active_rnw~q\;
\u0|new_sdram_controller_0|ALT_INV_Equal3~4_combout\ <= NOT \u0|new_sdram_controller_0|Equal3~4_combout\;
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_0\(31) <= NOT \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\(31);
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_1\(31) <= NOT \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(31);
\u0|new_sdram_controller_0|ALT_INV_active_addr\(13) <= NOT \u0|new_sdram_controller_0|active_addr\(13);
\u0|new_sdram_controller_0|ALT_INV_Equal3~3_combout\ <= NOT \u0|new_sdram_controller_0|Equal3~3_combout\;
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_0\(30) <= NOT \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\(30);
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_1\(30) <= NOT \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(30);
\u0|new_sdram_controller_0|ALT_INV_active_addr\(12) <= NOT \u0|new_sdram_controller_0|active_addr\(12);
\u0|new_sdram_controller_0|ALT_INV_Equal3~2_combout\ <= NOT \u0|new_sdram_controller_0|Equal3~2_combout\;
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_0\(29) <= NOT \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\(29);
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_1\(29) <= NOT \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(29);
\u0|new_sdram_controller_0|ALT_INV_Equal2~1_combout\ <= NOT \u0|new_sdram_controller_0|Equal2~1_combout\;
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_0\(42) <= NOT \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\(42);
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_1\(42) <= NOT \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(42);
\u0|new_sdram_controller_0|ALT_INV_active_addr\(24) <= NOT \u0|new_sdram_controller_0|active_addr\(24);
\u0|new_sdram_controller_0|ALT_INV_Equal2~0_combout\ <= NOT \u0|new_sdram_controller_0|Equal2~0_combout\;
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_0\(28) <= NOT \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\(28);
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_1\(28) <= NOT \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(28);
\u0|new_sdram_controller_0|ALT_INV_pending~0_combout\ <= NOT \u0|new_sdram_controller_0|pending~0_combout\;
\u0|new_sdram_controller_0|ALT_INV_active_addr\(10) <= NOT \u0|new_sdram_controller_0|active_addr\(10);
\u0|new_sdram_controller_0|ALT_INV_Equal3~1_combout\ <= NOT \u0|new_sdram_controller_0|Equal3~1_combout\;
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_0\(41) <= NOT \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\(41);
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_1\(41) <= NOT \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(41);
\u0|new_sdram_controller_0|ALT_INV_active_addr\(23) <= NOT \u0|new_sdram_controller_0|active_addr\(23);
\u0|new_sdram_controller_0|ALT_INV_Equal3~0_combout\ <= NOT \u0|new_sdram_controller_0|Equal3~0_combout\;
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_0\(40) <= NOT \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\(40);
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_1\(40) <= NOT \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(40);
\u0|new_sdram_controller_0|ALT_INV_active_addr\(22) <= NOT \u0|new_sdram_controller_0|active_addr\(22);
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_rd_data[39]~1_combout\ <= NOT \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[39]~1_combout\;
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_0\(39) <= NOT \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\(39);
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_1\(39) <= NOT \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(39);
\u0|new_sdram_controller_0|ALT_INV_active_addr\(21) <= NOT \u0|new_sdram_controller_0|active_addr\(21);
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_rd_data[38]~0_combout\ <= NOT \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[38]~0_combout\;
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_0\(38) <= NOT \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\(38);
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_1\(38) <= NOT \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(38);
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_rd_address~q\ <= NOT \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_address~q\;
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_Equal1~0_combout\ <= NOT \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|Equal1~0_combout\;
\u0|new_sdram_controller_0|ALT_INV_active_addr\(20) <= NOT \u0|new_sdram_controller_0|active_addr\(20);
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entries\(0) <= NOT \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entries\(0);
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entries\(1) <= NOT \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entries\(1);
\u0|new_sdram_controller_0|ALT_INV_f_pop~q\ <= NOT \u0|new_sdram_controller_0|f_pop~q\;
\u0|new_sdram_controller_0|ALT_INV_m_addr~0_combout\ <= NOT \u0|new_sdram_controller_0|m_addr~0_combout\;
\u0|new_sdram_controller_0|ALT_INV_m_state.000010000~q\ <= NOT \u0|new_sdram_controller_0|m_state.000010000~q\;
\u0|new_sdram_controller_0|ALT_INV_m_state.000001000~q\ <= NOT \u0|new_sdram_controller_0|m_state.000001000~q\;
\u0|new_sdram_controller_0|ALT_INV_active_addr\(11) <= NOT \u0|new_sdram_controller_0|active_addr\(11);
\u0|new_sdram_controller_0|ALT_INV_active_addr\(0) <= NOT \u0|new_sdram_controller_0|active_addr\(0);
\u1|ALT_INV_Equal0~0_combout\ <= NOT \u1|Equal0~0_combout\;
\u1|ALT_INV_process_0~2_combout\ <= NOT \u1|process_0~2_combout\;
\u0|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~q\ <= NOT \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\;
\u1|ALT_INV_B_OUT~7_combout\ <= NOT \u1|B_OUT~7_combout\;
\u1|ALT_INV_B_OUT~6_combout\ <= NOT \u1|B_OUT~6_combout\;
\u1|ALT_INV_B_OUT~5_combout\ <= NOT \u1|B_OUT~5_combout\;
\u1|ALT_INV_B_OUT~4_combout\ <= NOT \u1|B_OUT~4_combout\;
\u1|ALT_INV_B_OUT~3_combout\ <= NOT \u1|B_OUT~3_combout\;
\u1|ALT_INV_B_OUT~2_combout\ <= NOT \u1|B_OUT~2_combout\;
\u1|ALT_INV_B_OUT~1_combout\ <= NOT \u1|B_OUT~1_combout\;
\u1|ALT_INV_process_0~1_combout\ <= NOT \u1|process_0~1_combout\;
\u1|ALT_INV_process_0~0_combout\ <= NOT \u1|process_0~0_combout\;
\u1|ALT_INV_LessThan6~0_combout\ <= NOT \u1|LessThan6~0_combout\;
\u1|ALT_INV_Equal3~0_combout\ <= NOT \u1|Equal3~0_combout\;
\u0|new_sdram_controller_0|ALT_INV_m_cmd[0]~_Duplicate_1_q\ <= NOT \u0|new_sdram_controller_0|m_cmd[0]~_Duplicate_1_q\;
\u0|new_sdram_controller_0|ALT_INV_m_cmd[2]~_Duplicate_1_q\ <= NOT \u0|new_sdram_controller_0|m_cmd[2]~_Duplicate_1_q\;
\u0|new_sdram_controller_0|ALT_INV_m_cmd[1]~_Duplicate_1_q\ <= NOT \u0|new_sdram_controller_0|m_cmd[1]~_Duplicate_1_q\;
\u0|new_sdram_controller_0|ALT_INV_m_count[1]~12_combout\ <= NOT \u0|new_sdram_controller_0|m_count[1]~12_combout\;
\u2|ALT_INV_Temp_CrR1\(7) <= NOT \u2|Temp_CrR1\(7);
\u2|ALT_INV_Temp_CrR1\(6) <= NOT \u2|Temp_CrR1\(6);
\u2|ALT_INV_Temp_CrR1\(5) <= NOT \u2|Temp_CrR1\(5);
\u2|ALT_INV_Temp_CrR1\(4) <= NOT \u2|Temp_CrR1\(4);
\u2|ALT_INV_Temp_CrR1\(3) <= NOT \u2|Temp_CrR1\(3);
ALT_INV_TVADDR1(8) <= NOT TVADDR1(8);
ALT_INV_TVADDR1(7) <= NOT TVADDR1(7);
ALT_INV_TVADDR1(6) <= NOT TVADDR1(6);
ALT_INV_TVADDR1(5) <= NOT TVADDR1(5);
ALT_INV_TVADDR1(4) <= NOT TVADDR1(4);
ALT_INV_TVADDR1(3) <= NOT TVADDR1(3);
ALT_INV_TVADDR1(2) <= NOT TVADDR1(2);
ALT_INV_TVADDR1(1) <= NOT TVADDR1(1);
ALT_INV_TVADDR1(0) <= NOT TVADDR1(0);
\u5|ram_rtl_0|auto_generated|ALT_INV_ram_block1a3\ <= NOT \u5|ram_rtl_0|auto_generated|ram_block1a3\;
\u5|ram_rtl_0|auto_generated|ALT_INV_ram_block1a4\ <= NOT \u5|ram_rtl_0|auto_generated|ram_block1a4\;
\u5|ram_rtl_0|auto_generated|ALT_INV_ram_block1a5\ <= NOT \u5|ram_rtl_0|auto_generated|ram_block1a5\;
\u5|ram_rtl_0|auto_generated|ALT_INV_ram_block1a7\ <= NOT \u5|ram_rtl_0|auto_generated|ram_block1a7\;
\u5|ram_rtl_0|auto_generated|ALT_INV_ram_block1a0~portbdataout\ <= NOT \u5|ram_rtl_0|auto_generated|ram_block1a0~portbdataout\;

-- Location: IOOBUF_X52_Y0_N2
\LEDR[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(0));

-- Location: IOOBUF_X52_Y0_N19
\LEDR[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(1));

-- Location: IOOBUF_X60_Y0_N2
\LEDR[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(2));

-- Location: IOOBUF_X80_Y0_N2
\LEDR[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(3));

-- Location: IOOBUF_X60_Y0_N19
\LEDR[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(4));

-- Location: IOOBUF_X80_Y0_N19
\LEDR[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(5));

-- Location: IOOBUF_X84_Y0_N2
\LEDR[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(6));

-- Location: IOOBUF_X89_Y6_N5
\LEDR[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(7));

-- Location: IOOBUF_X89_Y8_N5
\LEDR[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(8));

-- Location: IOOBUF_X89_Y6_N22
\LEDR[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_LEDR(9));

-- Location: IOOBUF_X2_Y81_N93
\TD_RESET_N~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \KEY[0]~input_o\,
	devoe => ww_devoe,
	o => ww_TD_RESET_N);

-- Location: IOOBUF_X40_Y81_N36
\VGA_B[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u1|B_OUT\(0),
	devoe => ww_devoe,
	o => ww_VGA_B(0));

-- Location: IOOBUF_X28_Y81_N19
\VGA_B[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u1|B_OUT\(1),
	devoe => ww_devoe,
	o => ww_VGA_B(1));

-- Location: IOOBUF_X20_Y81_N2
\VGA_B[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u1|B_OUT\(2),
	devoe => ww_devoe,
	o => ww_VGA_B(2));

-- Location: IOOBUF_X36_Y81_N19
\VGA_B[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u1|B_OUT\(3),
	devoe => ww_devoe,
	o => ww_VGA_B(3));

-- Location: IOOBUF_X28_Y81_N2
\VGA_B[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u1|B_OUT\(4),
	devoe => ww_devoe,
	o => ww_VGA_B(4));

-- Location: IOOBUF_X36_Y81_N2
\VGA_B[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u1|B_OUT\(5),
	devoe => ww_devoe,
	o => ww_VGA_B(5));

-- Location: IOOBUF_X40_Y81_N19
\VGA_B[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u1|B_OUT\(6),
	devoe => ww_devoe,
	o => ww_VGA_B(6));

-- Location: IOOBUF_X32_Y81_N19
\VGA_B[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u1|B_OUT\(7),
	devoe => ww_devoe,
	o => ww_VGA_B(7));

-- Location: IOOBUF_X4_Y81_N19
\VGA_G[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u1|G_OUT\(0),
	devoe => ww_devoe,
	o => ww_VGA_G(0));

-- Location: IOOBUF_X4_Y81_N2
\VGA_G[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u1|G_OUT\(1),
	devoe => ww_devoe,
	o => ww_VGA_G(1));

-- Location: IOOBUF_X20_Y81_N19
\VGA_G[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u1|G_OUT\(2),
	devoe => ww_devoe,
	o => ww_VGA_G(2));

-- Location: IOOBUF_X6_Y81_N2
\VGA_G[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u1|G_OUT\(3),
	devoe => ww_devoe,
	o => ww_VGA_G(3));

-- Location: IOOBUF_X10_Y81_N59
\VGA_G[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u1|G_OUT\(4),
	devoe => ww_devoe,
	o => ww_VGA_G(4));

-- Location: IOOBUF_X10_Y81_N42
\VGA_G[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u1|G_OUT\(5),
	devoe => ww_devoe,
	o => ww_VGA_G(5));

-- Location: IOOBUF_X18_Y81_N42
\VGA_G[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u1|G_OUT\(6),
	devoe => ww_devoe,
	o => ww_VGA_G(6));

-- Location: IOOBUF_X18_Y81_N59
\VGA_G[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u1|G_OUT\(7),
	devoe => ww_devoe,
	o => ww_VGA_G(7));

-- Location: IOOBUF_X40_Y81_N53
\VGA_R[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u1|R_OUT\(0),
	devoe => ww_devoe,
	o => ww_VGA_R(0));

-- Location: IOOBUF_X38_Y81_N2
\VGA_R[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u1|R_OUT\(1),
	devoe => ww_devoe,
	o => ww_VGA_R(1));

-- Location: IOOBUF_X26_Y81_N59
\VGA_R[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u1|R_OUT\(2),
	devoe => ww_devoe,
	o => ww_VGA_R(2));

-- Location: IOOBUF_X38_Y81_N19
\VGA_R[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u1|R_OUT\(3),
	devoe => ww_devoe,
	o => ww_VGA_R(3));

-- Location: IOOBUF_X36_Y81_N36
\VGA_R[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u1|R_OUT\(4),
	devoe => ww_devoe,
	o => ww_VGA_R(4));

-- Location: IOOBUF_X22_Y81_N19
\VGA_R[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u1|R_OUT\(5),
	devoe => ww_devoe,
	o => ww_VGA_R(5));

-- Location: IOOBUF_X22_Y81_N2
\VGA_R[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u1|R_OUT\(6),
	devoe => ww_devoe,
	o => ww_VGA_R(6));

-- Location: IOOBUF_X26_Y81_N42
\VGA_R[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u1|R_OUT\(7),
	devoe => ww_devoe,
	o => ww_VGA_R(7));

-- Location: IOOBUF_X38_Y81_N36
\VGA_CLK~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|pll_0|altera_pll_i|ALT_INV_outclk_wire[0]~CLKENA0_outclk\,
	devoe => ww_devoe,
	o => ww_VGA_CLK);

-- Location: IOOBUF_X6_Y81_N19
\VGA_BLANK_N~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_VGA_BLANK_N);

-- Location: IOOBUF_X36_Y81_N53
\VGA_HS~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u1|VGAHS~q\,
	devoe => ww_devoe,
	o => ww_VGA_HS);

-- Location: IOOBUF_X34_Y81_N42
\VGA_VS~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u1|VGAVS~q\,
	devoe => ww_devoe,
	o => ww_VGA_VS);

-- Location: IOOBUF_X28_Y81_N36
\VGA_SYNC_N~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_VGA_SYNC_N);

-- Location: IOOBUF_X40_Y0_N53
\DRAM_ADDR[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|new_sdram_controller_0|m_addr\(0),
	devoe => ww_devoe,
	o => ww_DRAM_ADDR(0));

-- Location: IOOBUF_X30_Y0_N19
\DRAM_ADDR[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|new_sdram_controller_0|m_addr\(1),
	devoe => ww_devoe,
	o => ww_DRAM_ADDR(1));

-- Location: IOOBUF_X38_Y0_N2
\DRAM_ADDR[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|new_sdram_controller_0|m_addr\(2),
	devoe => ww_devoe,
	o => ww_DRAM_ADDR(2));

-- Location: IOOBUF_X24_Y0_N19
\DRAM_ADDR[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|new_sdram_controller_0|m_addr\(3),
	devoe => ww_devoe,
	o => ww_DRAM_ADDR(3));

-- Location: IOOBUF_X28_Y0_N2
\DRAM_ADDR[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|new_sdram_controller_0|m_addr\(4),
	devoe => ww_devoe,
	o => ww_DRAM_ADDR(4));

-- Location: IOOBUF_X28_Y0_N19
\DRAM_ADDR[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|new_sdram_controller_0|m_addr\(5),
	devoe => ww_devoe,
	o => ww_DRAM_ADDR(5));

-- Location: IOOBUF_X24_Y0_N2
\DRAM_ADDR[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|new_sdram_controller_0|m_addr\(6),
	devoe => ww_devoe,
	o => ww_DRAM_ADDR(6));

-- Location: IOOBUF_X32_Y0_N19
\DRAM_ADDR[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|new_sdram_controller_0|m_addr\(7),
	devoe => ww_devoe,
	o => ww_DRAM_ADDR(7));

-- Location: IOOBUF_X38_Y0_N19
\DRAM_ADDR[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|new_sdram_controller_0|m_addr\(8),
	devoe => ww_devoe,
	o => ww_DRAM_ADDR(8));

-- Location: IOOBUF_X26_Y0_N59
\DRAM_ADDR[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|new_sdram_controller_0|m_addr\(9),
	devoe => ww_devoe,
	o => ww_DRAM_ADDR(9));

-- Location: IOOBUF_X26_Y0_N42
\DRAM_ADDR[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|new_sdram_controller_0|m_addr\(10),
	devoe => ww_devoe,
	o => ww_DRAM_ADDR(10));

-- Location: IOOBUF_X30_Y0_N2
\DRAM_ADDR[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|new_sdram_controller_0|m_addr\(11),
	devoe => ww_devoe,
	o => ww_DRAM_ADDR(11));

-- Location: IOOBUF_X40_Y0_N36
\DRAM_ADDR[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|new_sdram_controller_0|m_addr\(12),
	devoe => ww_devoe,
	o => ww_DRAM_ADDR(12));

-- Location: IOOBUF_X22_Y0_N19
\DRAM_BA[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|new_sdram_controller_0|m_bank\(0),
	devoe => ww_devoe,
	o => ww_DRAM_BA(0));

-- Location: IOOBUF_X38_Y0_N53
\DRAM_BA[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|new_sdram_controller_0|m_bank\(1),
	devoe => ww_devoe,
	o => ww_DRAM_BA(1));

-- Location: IOOBUF_X18_Y0_N42
\DRAM_CAS_N~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|new_sdram_controller_0|m_cmd\(1),
	devoe => ww_devoe,
	o => ww_DRAM_CAS_N);

-- Location: IOOBUF_X36_Y0_N53
\DRAM_CKE~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => ww_DRAM_CKE);

-- Location: IOOBUF_X38_Y0_N36
\DRAM_CLK~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|pll_0|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\,
	devoe => ww_devoe,
	o => ww_DRAM_CLK);

-- Location: IOOBUF_X18_Y0_N59
\DRAM_CS_N~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|new_sdram_controller_0|m_cmd\(3),
	devoe => ww_devoe,
	o => ww_DRAM_CS_N);

-- Location: IOOBUF_X22_Y0_N2
\DRAM_RAS_N~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|new_sdram_controller_0|m_cmd\(2),
	devoe => ww_devoe,
	o => ww_DRAM_RAS_N);

-- Location: IOOBUF_X20_Y0_N2
\DRAM_WE_N~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|new_sdram_controller_0|m_cmd\(0),
	devoe => ww_devoe,
	o => ww_DRAM_WE_N);

-- Location: IOOBUF_X20_Y0_N19
\DRAM_LDQM~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DRAM_LDQM);

-- Location: IOOBUF_X36_Y0_N36
\DRAM_UDQM~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => ww_DRAM_UDQM);

-- Location: IOOBUF_X24_Y0_N53
\DRAM_DQ[0]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|new_sdram_controller_0|m_data\(0),
	oe => \u0|new_sdram_controller_0|ALT_INV_oe~q\,
	devoe => ww_devoe,
	o => DRAM_DQ(0));

-- Location: IOOBUF_X26_Y0_N93
\DRAM_DQ[1]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|new_sdram_controller_0|m_data\(1),
	oe => \u0|new_sdram_controller_0|ALT_INV_oe~_Duplicate_1_q\,
	devoe => ww_devoe,
	o => DRAM_DQ(1));

-- Location: IOOBUF_X28_Y0_N36
\DRAM_DQ[2]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|new_sdram_controller_0|m_data\(2),
	oe => \u0|new_sdram_controller_0|ALT_INV_oe~_Duplicate_2_q\,
	devoe => ww_devoe,
	o => DRAM_DQ(2));

-- Location: IOOBUF_X28_Y0_N53
\DRAM_DQ[3]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|new_sdram_controller_0|m_data\(3),
	oe => \u0|new_sdram_controller_0|ALT_INV_oe~_Duplicate_3_q\,
	devoe => ww_devoe,
	o => DRAM_DQ(3));

-- Location: IOOBUF_X30_Y0_N53
\DRAM_DQ[4]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|new_sdram_controller_0|m_data\(4),
	oe => \u0|new_sdram_controller_0|ALT_INV_oe~_Duplicate_4_q\,
	devoe => ww_devoe,
	o => DRAM_DQ(4));

-- Location: IOOBUF_X18_Y0_N76
\DRAM_DQ[5]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|new_sdram_controller_0|m_data\(5),
	oe => \u0|new_sdram_controller_0|ALT_INV_oe~_Duplicate_5_q\,
	devoe => ww_devoe,
	o => DRAM_DQ(5));

-- Location: IOOBUF_X34_Y0_N59
\DRAM_DQ[6]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|new_sdram_controller_0|m_data\(6),
	oe => \u0|new_sdram_controller_0|ALT_INV_oe~_Duplicate_6_q\,
	devoe => ww_devoe,
	o => DRAM_DQ(6));

-- Location: IOOBUF_X34_Y0_N42
\DRAM_DQ[7]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => \u0|new_sdram_controller_0|m_data\(7),
	oe => \u0|new_sdram_controller_0|ALT_INV_oe~_Duplicate_7_q\,
	devoe => ww_devoe,
	o => DRAM_DQ(7));

-- Location: IOOBUF_X34_Y0_N76
\DRAM_DQ[8]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	oe => \u0|new_sdram_controller_0|ALT_INV_oe~_Duplicate_8_q\,
	devoe => ww_devoe,
	o => DRAM_DQ(8));

-- Location: IOOBUF_X34_Y0_N93
\DRAM_DQ[9]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	oe => \u0|new_sdram_controller_0|ALT_INV_oe~_Duplicate_9_q\,
	devoe => ww_devoe,
	o => DRAM_DQ(9));

-- Location: IOOBUF_X30_Y0_N36
\DRAM_DQ[10]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	oe => \u0|new_sdram_controller_0|ALT_INV_oe~_Duplicate_10_q\,
	devoe => ww_devoe,
	o => DRAM_DQ(10));

-- Location: IOOBUF_X18_Y0_N93
\DRAM_DQ[11]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	oe => \u0|new_sdram_controller_0|ALT_INV_oe~_Duplicate_11_q\,
	devoe => ww_devoe,
	o => DRAM_DQ(11));

-- Location: IOOBUF_X32_Y0_N53
\DRAM_DQ[12]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	oe => \u0|new_sdram_controller_0|ALT_INV_oe~_Duplicate_12_q\,
	devoe => ww_devoe,
	o => DRAM_DQ(12));

-- Location: IOOBUF_X32_Y0_N36
\DRAM_DQ[13]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	oe => \u0|new_sdram_controller_0|ALT_INV_oe~_Duplicate_13_q\,
	devoe => ww_devoe,
	o => DRAM_DQ(13));

-- Location: IOOBUF_X26_Y0_N76
\DRAM_DQ[14]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	oe => \u0|new_sdram_controller_0|ALT_INV_oe~_Duplicate_14_q\,
	devoe => ww_devoe,
	o => DRAM_DQ(14));

-- Location: IOOBUF_X24_Y0_N36
\DRAM_DQ[15]~output\ : cyclonev_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false",
	shift_series_termination_control => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	oe => \u0|new_sdram_controller_0|ALT_INV_oe~_Duplicate_15_q\,
	devoe => ww_devoe,
	o => DRAM_DQ(15));

-- Location: IOIBUF_X32_Y0_N1
\CLOCK_50~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLOCK_50,
	o => \CLOCK_50~input_o\);

-- Location: PLLREFCLKSELECT_X0_Y21_N0
\u0|pll_0|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT\ : cyclonev_pll_refclk_select
-- pragma translate_off
GENERIC MAP (
	pll_auto_clk_sw_en => "false",
	pll_clk_loss_edge => "both_edges",
	pll_clk_loss_sw_en => "false",
	pll_clk_sw_dly => 0,
	pll_clkin_0_src => "clk_0",
	pll_clkin_1_src => "ref_clk1",
	pll_manu_clk_sw_en => "false",
	pll_sw_refclk_src => "clk_0")
-- pragma translate_on
PORT MAP (
	clkin => \u0|pll_0|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_CLKIN_bus\,
	clkout => \u0|pll_0|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT\,
	extswitchbuf => \u0|pll_0|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF\);

-- Location: CLKCTRL_G7
\CLOCK_50~inputCLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \CLOCK_50~input_o\,
	outclk => \CLOCK_50~inputCLKENA0_outclk\);

-- Location: LABCELL_X9_Y32_N9
\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	combout => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\);

-- Location: FF_X9_Y32_N11
\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	d => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1));

-- Location: FF_X9_Y32_N8
\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0));

-- Location: FF_X9_Y32_N49
\u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputCLKENA0_outclk\,
	asdata => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\);

-- Location: FRACTIONALPLL_X0_Y15_N0
\u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL\ : cyclonev_fractional_pll
-- pragma translate_off
GENERIC MAP (
	dsm_accumulator_reset_value => 0,
	forcelock => "false",
	mimic_fbclk_type => "none",
	nreset_invert => "true",
	output_clock_frequency => "990.0 mhz",
	pll_atb => 0,
	pll_bwctrl => 10000,
	pll_cmp_buf_dly => "0 ps",
	pll_cp_comp => "true",
	pll_cp_current => 20,
	pll_ctrl_override_setting => "false",
	pll_dsm_dither => "disable",
	pll_dsm_out_sel => "disable",
	pll_dsm_reset => "false",
	pll_ecn_bypass => "false",
	pll_ecn_test_en => "false",
	pll_enable => "true",
	pll_fbclk_mux_1 => "glb",
	pll_fbclk_mux_2 => "m_cnt",
	pll_fractional_carry_out => 32,
	pll_fractional_division => 1,
	pll_fractional_division_string => "'0'",
	pll_fractional_value_ready => "true",
	pll_lf_testen => "false",
	pll_lock_fltr_cfg => 25,
	pll_lock_fltr_test => "false",
	pll_m_cnt_bypass_en => "false",
	pll_m_cnt_coarse_dly => "0 ps",
	pll_m_cnt_fine_dly => "0 ps",
	pll_m_cnt_hi_div => 50,
	pll_m_cnt_in_src => "ph_mux_clk",
	pll_m_cnt_lo_div => 49,
	pll_m_cnt_odd_div_duty_en => "true",
	pll_m_cnt_ph_mux_prst => 7,
	pll_m_cnt_prst => 10,
	pll_n_cnt_bypass_en => "false",
	pll_n_cnt_coarse_dly => "0 ps",
	pll_n_cnt_fine_dly => "0 ps",
	pll_n_cnt_hi_div => 3,
	pll_n_cnt_lo_div => 2,
	pll_n_cnt_odd_div_duty_en => "false",
	pll_ref_buf_dly => "0 ps",
	pll_reg_boost => 0,
	pll_regulator_bypass => "false",
	pll_ripplecap_ctrl => 0,
	pll_slf_rst => "false",
	pll_tclk_mux_en => "false",
	pll_tclk_sel => "n_src",
	pll_test_enable => "false",
	pll_testdn_enable => "false",
	pll_testup_enable => "false",
	pll_unlock_fltr_cfg => 2,
	pll_vco_div => 1,
	pll_vco_ph0_en => "true",
	pll_vco_ph1_en => "true",
	pll_vco_ph2_en => "true",
	pll_vco_ph3_en => "true",
	pll_vco_ph4_en => "true",
	pll_vco_ph5_en => "true",
	pll_vco_ph6_en => "true",
	pll_vco_ph7_en => "true",
	pll_vctrl_test_voltage => 750,
	reference_clock_frequency => "50.0 mhz",
	vccd0g_atb => "disable",
	vccd0g_output => 0,
	vccd1g_atb => "disable",
	vccd1g_output => 0,
	vccm1g_tap => 2,
	vccr_pd => "false",
	vcodiv_override => "false",
	fractional_pll_index => 0)
-- pragma translate_on
PORT MAP (
	coreclkfb => \u0|pll_0|altera_pll_i|fboutclk_wire\(0),
	ecnc1test => \u0|pll_0|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF\,
	nresync => \u0|rst_controller_001|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~q\,
	refclkin => \u0|pll_0|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT\,
	shift => \u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT\,
	shiftdonein => \u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT\,
	shiften => \u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM\,
	up => \u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP\,
	cntnen => \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN\,
	fbclk => \u0|pll_0|altera_pll_i|fboutclk_wire\(0),
	tclk => \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK\,
	vcoph => \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus\,
	mhi => \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus\);

-- Location: PLLRECONFIG_X0_Y19_N0
\u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG\ : cyclonev_pll_reconfig
-- pragma translate_off
GENERIC MAP (
	fractional_pll_index => 0)
-- pragma translate_on
PORT MAP (
	cntnen => \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN\,
	mhi => \u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_MHI_bus\,
	shift => \u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT\,
	shiftenm => \u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM\,
	up => \u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP\,
	shiften => \u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus\);

-- Location: PLLOUTPUTCOUNTER_X0_Y19_N1
\u0|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER\ : cyclonev_pll_output_counter
-- pragma translate_off
GENERIC MAP (
	c_cnt_coarse_dly => "0 ps",
	c_cnt_fine_dly => "0 ps",
	c_cnt_in_src => "ph_mux_clk",
	c_cnt_ph_mux_prst => 0,
	c_cnt_prst => 1,
	cnt_fpll_src => "fpll_0",
	dprio0_cnt_bypass_en => "false",
	dprio0_cnt_hi_div => 4,
	dprio0_cnt_lo_div => 3,
	dprio0_cnt_odd_div_even_duty_en => "true",
	duty_cycle => 50,
	output_clock_frequency => "141.428571 mhz",
	phase_shift => "0 ps",
	fractional_pll_index => 0,
	output_counter_index => 5)
-- pragma translate_on
PORT MAP (
	nen0 => \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN\,
	shift0 => \u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT\,
	shiften => \u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN5\,
	tclk0 => \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK\,
	up0 => \u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP\,
	vco0ph => \u0|pll_0|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER_VCO0PH_bus\,
	divclk => \u0|pll_0|altera_pll_i|outclk_wire\(1));

-- Location: CLKCTRL_G5
\u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \u0|pll_0|altera_pll_i|outclk_wire\(1),
	outclk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\);

-- Location: IOIBUF_X36_Y0_N18
\KEY[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(1),
	o => \KEY[1]~input_o\);

-- Location: IOIBUF_X40_Y81_N1
\TD_CLK27~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_TD_CLK27,
	o => \TD_CLK27~input_o\);

-- Location: CLKCTRL_G15
\TD_CLK27~inputCLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \TD_CLK27~input_o\,
	outclk => \TD_CLK27~inputCLKENA0_outclk\);

-- Location: IOIBUF_X16_Y81_N52
\TD_DATA[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_TD_DATA(1),
	o => \TD_DATA[1]~input_o\);

-- Location: FF_X29_Y30_N44
\u3|tv_buff[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	asdata => \TD_DATA[1]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|tv_buff[0][1]~q\);

-- Location: IOIBUF_X6_Y81_N52
\TD_DATA[4]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_TD_DATA(4),
	o => \TD_DATA[4]~input_o\);

-- Location: FF_X29_Y30_N41
\u3|tv_buff[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	asdata => \TD_DATA[4]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|tv_buff[0][4]~q\);

-- Location: LABCELL_X29_Y30_N33
\u3|process_0~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \u3|process_0~12_combout\ = ( !\u3|tv_buff[0][4]~q\ & ( \u3|tv_buff[0][1]~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u3|ALT_INV_tv_buff[0][1]~q\,
	dataf => \u3|ALT_INV_tv_buff[0][4]~q\,
	combout => \u3|process_0~12_combout\);

-- Location: IOIBUF_X6_Y81_N35
\TD_DATA[5]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_TD_DATA(5),
	o => \TD_DATA[5]~input_o\);

-- Location: FF_X29_Y30_N11
\u3|tv_buff[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	asdata => \TD_DATA[5]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|tv_buff[0][5]~q\);

-- Location: IOIBUF_X16_Y81_N35
\TD_DATA[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_TD_DATA(3),
	o => \TD_DATA[3]~input_o\);

-- Location: FF_X29_Y30_N23
\u3|tv_buff[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	asdata => \TD_DATA[3]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|tv_buff[0][3]~q\);

-- Location: IOIBUF_X8_Y81_N52
\TD_DATA[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_TD_DATA(2),
	o => \TD_DATA[2]~input_o\);

-- Location: FF_X29_Y30_N5
\u3|tv_buff[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	asdata => \TD_DATA[2]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|tv_buff[0][2]~q\);

-- Location: IOIBUF_X12_Y81_N52
\TD_DATA[6]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_TD_DATA(6),
	o => \TD_DATA[6]~input_o\);

-- Location: FF_X29_Y30_N53
\u3|tv_buff[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	asdata => \TD_DATA[6]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|tv_buff[0][6]~q\);

-- Location: LABCELL_X29_Y30_N48
\u3|process_0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \u3|process_0~13_combout\ = ( !\u3|tv_buff[0][6]~q\ & ( (\u3|tv_buff[0][5]~q\ & (\u3|tv_buff[0][3]~q\ & !\u3|tv_buff[0][2]~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000000000000110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u3|ALT_INV_tv_buff[0][5]~q\,
	datac => \u3|ALT_INV_tv_buff[0][3]~q\,
	datad => \u3|ALT_INV_tv_buff[0][2]~q\,
	dataf => \u3|ALT_INV_tv_buff[0][6]~q\,
	combout => \u3|process_0~13_combout\);

-- Location: IOIBUF_X14_Y81_N52
\TD_DATA[7]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_TD_DATA(7),
	o => \TD_DATA[7]~input_o\);

-- Location: FF_X31_Y30_N5
\u3|tv_buff[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	asdata => \TD_DATA[7]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|tv_buff[0][7]~q\);

-- Location: FF_X31_Y30_N11
\u3|tv_buff[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	asdata => \u3|tv_buff[0][2]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|tv_buff[1][2]~q\);

-- Location: IOIBUF_X12_Y81_N35
\TD_DATA[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_TD_DATA(0),
	o => \TD_DATA[0]~input_o\);

-- Location: FF_X31_Y30_N47
\u3|tv_buff[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	asdata => \TD_DATA[0]~input_o\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|tv_buff[0][0]~q\);

-- Location: FF_X31_Y30_N35
\u3|tv_buff[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	asdata => \u3|tv_buff[0][0]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|tv_buff[1][0]~q\);

-- Location: FF_X31_Y30_N37
\u3|tv_buff[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	asdata => \u3|tv_buff[0][1]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|tv_buff[1][1]~q\);

-- Location: FF_X31_Y30_N52
\u3|tv_buff[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	asdata => \u3|tv_buff[0][4]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|tv_buff[1][4]~q\);

-- Location: FF_X31_Y30_N22
\u3|tv_buff[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	asdata => \u3|tv_buff[0][3]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|tv_buff[1][3]~q\);

-- Location: LABCELL_X31_Y30_N54
\u3|process_0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u3|process_0~2_combout\ = ( !\u3|tv_buff[1][4]~q\ & ( !\u3|tv_buff[1][3]~q\ & ( (\u3|tv_buff[0][7]~q\ & (!\u3|tv_buff[1][2]~q\ & (!\u3|tv_buff[1][0]~q\ & !\u3|tv_buff[1][1]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u3|ALT_INV_tv_buff[0][7]~q\,
	datab => \u3|ALT_INV_tv_buff[1][2]~q\,
	datac => \u3|ALT_INV_tv_buff[1][0]~q\,
	datad => \u3|ALT_INV_tv_buff[1][1]~q\,
	datae => \u3|ALT_INV_tv_buff[1][4]~q\,
	dataf => \u3|ALT_INV_tv_buff[1][3]~q\,
	combout => \u3|process_0~2_combout\);

-- Location: FF_X30_Y30_N20
\u3|tv_buff[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	asdata => \u3|tv_buff[0][5]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|tv_buff[1][5]~q\);

-- Location: FF_X31_Y30_N34
\u3|tv_buff[1][0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	asdata => \u3|tv_buff[0][0]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|tv_buff[1][0]~DUPLICATE_q\);

-- Location: FF_X30_Y30_N17
\u3|tv_buff[2][0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	asdata => \u3|tv_buff[1][0]~DUPLICATE_q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|tv_buff[2][0]~DUPLICATE_q\);

-- Location: FF_X30_Y30_N38
\u3|tv_buff[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	asdata => \u3|tv_buff[0][7]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|tv_buff[1][7]~q\);

-- Location: FF_X30_Y30_N5
\u3|tv_buff[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	asdata => \u3|tv_buff[1][1]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|tv_buff[2][1]~q\);

-- Location: FF_X30_Y30_N14
\u3|tv_buff[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	asdata => \u3|tv_buff[0][6]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|tv_buff[1][6]~q\);

-- Location: FF_X30_Y30_N11
\u3|tv_buff[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	asdata => \u3|tv_buff[1][2]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|tv_buff[2][2]~q\);

-- Location: LABCELL_X30_Y30_N12
\u3|process_0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \u3|process_0~3_combout\ = ( !\u3|tv_buff[1][6]~q\ & ( !\u3|tv_buff[2][2]~q\ & ( (!\u3|tv_buff[1][5]~q\ & (!\u3|tv_buff[2][0]~DUPLICATE_q\ & (!\u3|tv_buff[1][7]~q\ & !\u3|tv_buff[2][1]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u3|ALT_INV_tv_buff[1][5]~q\,
	datab => \u3|ALT_INV_tv_buff[2][0]~DUPLICATE_q\,
	datac => \u3|ALT_INV_tv_buff[1][7]~q\,
	datad => \u3|ALT_INV_tv_buff[2][1]~q\,
	datae => \u3|ALT_INV_tv_buff[1][6]~q\,
	dataf => \u3|ALT_INV_tv_buff[2][2]~q\,
	combout => \u3|process_0~3_combout\);

-- Location: FF_X30_Y30_N37
\u3|tv_buff[1][7]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	asdata => \u3|tv_buff[0][7]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|tv_buff[1][7]~DUPLICATE_q\);

-- Location: FF_X31_Y30_N44
\u3|tv_buff[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	asdata => \u3|tv_buff[1][7]~DUPLICATE_q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|tv_buff[2][7]~q\);

-- Location: FF_X31_Y30_N50
\u3|tv_buff[3][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	asdata => \u3|tv_buff[2][7]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|tv_buff[3][7]~q\);

-- Location: FF_X31_Y30_N53
\u3|tv_buff[1][4]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	asdata => \u3|tv_buff[0][4]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|tv_buff[1][4]~DUPLICATE_q\);

-- Location: FF_X31_Y30_N14
\u3|tv_buff[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	asdata => \u3|tv_buff[1][4]~DUPLICATE_q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|tv_buff[2][4]~q\);

-- Location: FF_X30_Y30_N31
\u3|tv_buff[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	asdata => \u3|tv_buff[2][4]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|tv_buff[3][4]~q\);

-- Location: FF_X30_Y30_N41
\u3|tv_buff[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	asdata => \u3|tv_buff[2][1]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|tv_buff[3][1]~q\);

-- Location: FF_X30_Y30_N59
\u3|tv_buff[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	asdata => \u3|tv_buff[2][2]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|tv_buff[3][2]~q\);

-- Location: FF_X31_Y30_N23
\u3|tv_buff[1][3]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	asdata => \u3|tv_buff[0][3]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|tv_buff[1][3]~DUPLICATE_q\);

-- Location: FF_X31_Y30_N59
\u3|tv_buff[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	asdata => \u3|tv_buff[1][3]~DUPLICATE_q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|tv_buff[2][3]~q\);

-- Location: FF_X30_Y30_N2
\u3|tv_buff[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	asdata => \u3|tv_buff[2][3]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|tv_buff[3][3]~q\);

-- Location: FF_X31_Y30_N41
\u3|tv_buff[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	asdata => \u3|tv_buff[1][6]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|tv_buff[2][6]~q\);

-- Location: FF_X30_Y30_N23
\u3|tv_buff[3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	asdata => \u3|tv_buff[2][6]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|tv_buff[3][6]~q\);

-- Location: FF_X30_Y30_N19
\u3|tv_buff[1][5]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	asdata => \u3|tv_buff[0][5]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|tv_buff[1][5]~DUPLICATE_q\);

-- Location: FF_X31_Y30_N17
\u3|tv_buff[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	asdata => \u3|tv_buff[1][5]~DUPLICATE_q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|tv_buff[2][5]~q\);

-- Location: FF_X30_Y30_N53
\u3|tv_buff[3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	asdata => \u3|tv_buff[2][5]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|tv_buff[3][5]~q\);

-- Location: LABCELL_X30_Y30_N33
\u3|process_0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u3|process_0~0_combout\ = ( \u3|tv_buff[3][6]~q\ & ( \u3|tv_buff[3][5]~q\ & ( (\u3|tv_buff[3][4]~q\ & (\u3|tv_buff[3][1]~q\ & (\u3|tv_buff[3][2]~q\ & \u3|tv_buff[3][3]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u3|ALT_INV_tv_buff[3][4]~q\,
	datab => \u3|ALT_INV_tv_buff[3][1]~q\,
	datac => \u3|ALT_INV_tv_buff[3][2]~q\,
	datad => \u3|ALT_INV_tv_buff[3][3]~q\,
	datae => \u3|ALT_INV_tv_buff[3][6]~q\,
	dataf => \u3|ALT_INV_tv_buff[3][5]~q\,
	combout => \u3|process_0~0_combout\);

-- Location: FF_X30_Y30_N16
\u3|tv_buff[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	asdata => \u3|tv_buff[1][0]~DUPLICATE_q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|tv_buff[2][0]~q\);

-- Location: FF_X31_Y30_N20
\u3|tv_buff[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	asdata => \u3|tv_buff[2][0]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|tv_buff[3][0]~q\);

-- Location: LABCELL_X31_Y30_N30
\u3|process_0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u3|process_0~1_combout\ = ( !\u3|tv_buff[2][3]~q\ & ( !\u3|tv_buff[2][7]~q\ & ( (!\u3|tv_buff[2][4]~q\ & (!\u3|tv_buff[2][6]~q\ & (\u3|tv_buff[3][0]~q\ & !\u3|tv_buff[2][5]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u3|ALT_INV_tv_buff[2][4]~q\,
	datab => \u3|ALT_INV_tv_buff[2][6]~q\,
	datac => \u3|ALT_INV_tv_buff[3][0]~q\,
	datad => \u3|ALT_INV_tv_buff[2][5]~q\,
	datae => \u3|ALT_INV_tv_buff[2][3]~q\,
	dataf => \u3|ALT_INV_tv_buff[2][7]~q\,
	combout => \u3|process_0~1_combout\);

-- Location: LABCELL_X31_Y30_N6
\u3|process_0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \u3|process_0~4_combout\ = ( \u3|process_0~0_combout\ & ( \u3|process_0~1_combout\ & ( (\u3|process_0~2_combout\ & (\u3|tv_buff[0][0]~q\ & (\u3|process_0~3_combout\ & \u3|tv_buff[3][7]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u3|ALT_INV_process_0~2_combout\,
	datab => \u3|ALT_INV_tv_buff[0][0]~q\,
	datac => \u3|ALT_INV_process_0~3_combout\,
	datad => \u3|ALT_INV_tv_buff[3][7]~q\,
	datae => \u3|ALT_INV_process_0~0_combout\,
	dataf => \u3|ALT_INV_process_0~1_combout\,
	combout => \u3|process_0~4_combout\);

-- Location: LABCELL_X30_Y29_N27
\u3|process_0~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \u3|process_0~14_combout\ = ( \u3|process_0~4_combout\ & ( (\u3|process_0~12_combout\ & \u3|process_0~13_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u3|ALT_INV_process_0~12_combout\,
	datad => \u3|ALT_INV_process_0~13_combout\,
	dataf => \u3|ALT_INV_process_0~4_combout\,
	combout => \u3|process_0~14_combout\);

-- Location: LABCELL_X29_Y30_N24
\u3|process_0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \u3|process_0~5_combout\ = ( \u3|tv_buff[0][5]~q\ & ( (\u3|tv_buff[0][6]~q\ & (!\u3|tv_buff[0][1]~q\ & (!\u3|tv_buff[0][3]~q\ & !\u3|tv_buff[0][2]~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001000000000000000100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u3|ALT_INV_tv_buff[0][6]~q\,
	datab => \u3|ALT_INV_tv_buff[0][1]~q\,
	datac => \u3|ALT_INV_tv_buff[0][3]~q\,
	datad => \u3|ALT_INV_tv_buff[0][2]~q\,
	dataf => \u3|ALT_INV_tv_buff[0][5]~q\,
	combout => \u3|process_0~5_combout\);

-- Location: FF_X29_Y30_N59
\u3|videostate.IMGDONE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	asdata => \u3|Selector9~13_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|videostate.IMGDONE~q\);

-- Location: LABCELL_X30_Y30_N0
\u3|process_0~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \u3|process_0~6_combout\ = (\u3|tv_buff[0][4]~q\ & (\u3|process_0~5_combout\ & \u3|process_0~4_combout\))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000100000001000000010000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u3|ALT_INV_tv_buff[0][4]~q\,
	datab => \u3|ALT_INV_process_0~5_combout\,
	datac => \u3|ALT_INV_process_0~4_combout\,
	combout => \u3|process_0~6_combout\);

-- Location: LABCELL_X30_Y30_N6
\u3|process_0~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \u3|process_0~7_combout\ = ( \u3|process_0~1_combout\ & ( (\u3|tv_buff[3][7]~q\ & (\u3|process_0~3_combout\ & (\u3|process_0~0_combout\ & \u3|process_0~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u3|ALT_INV_tv_buff[3][7]~q\,
	datab => \u3|ALT_INV_process_0~3_combout\,
	datac => \u3|ALT_INV_process_0~0_combout\,
	datad => \u3|ALT_INV_process_0~2_combout\,
	dataf => \u3|ALT_INV_process_0~1_combout\,
	combout => \u3|process_0~7_combout\);

-- Location: LABCELL_X29_Y30_N51
\u3|process_0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \u3|process_0~9_combout\ = ( !\u3|tv_buff[0][4]~q\ & ( (!\u3|tv_buff[0][5]~q\ & !\u3|tv_buff[0][6]~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110000000000110011000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u3|ALT_INV_tv_buff[0][5]~q\,
	datad => \u3|ALT_INV_tv_buff[0][6]~q\,
	dataf => \u3|ALT_INV_tv_buff[0][4]~q\,
	combout => \u3|process_0~9_combout\);

-- Location: LABCELL_X29_Y30_N6
\u3|process_0~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \u3|process_0~8_combout\ = ( !\u3|tv_buff[0][2]~q\ & ( !\u3|tv_buff[0][1]~q\ & ( !\u3|tv_buff[0][3]~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u3|ALT_INV_tv_buff[0][3]~q\,
	datae => \u3|ALT_INV_tv_buff[0][2]~q\,
	dataf => \u3|ALT_INV_tv_buff[0][1]~q\,
	combout => \u3|process_0~8_combout\);

-- Location: LABCELL_X31_Y30_N48
\u3|Selector11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u3|Selector11~0_combout\ = ( \u3|process_0~12_combout\ & ( (\u3|videostate.SAV2~q\ & ((!\u3|process_0~4_combout\) # (!\u3|Selector9~11_combout\))) ) ) # ( !\u3|process_0~12_combout\ & ( \u3|videostate.SAV2~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101000101010001010101010101010101010001010100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u3|ALT_INV_videostate.SAV2~q\,
	datab => \u3|ALT_INV_process_0~4_combout\,
	datac => \u3|ALT_INV_Selector9~11_combout\,
	datae => \u3|ALT_INV_process_0~12_combout\,
	combout => \u3|Selector11~0_combout\);

-- Location: LABCELL_X29_Y30_N12
\u3|Selector10~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u3|Selector10~1_combout\ = ( \u3|Selector10~0_combout\ & ( (\u3|Selector8~0_combout\ & ((\u3|videostate.EAV1~q\) # (\u3|Selector9~4_combout\))) ) ) # ( !\u3|Selector10~0_combout\ & ( (\u3|Selector9~4_combout\ & \u3|Selector8~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011000011110000001100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u3|ALT_INV_Selector9~4_combout\,
	datac => \u3|ALT_INV_Selector8~0_combout\,
	datad => \u3|ALT_INV_videostate.EAV1~q\,
	dataf => \u3|ALT_INV_Selector10~0_combout\,
	combout => \u3|Selector10~1_combout\);

-- Location: FF_X29_Y30_N14
\u3|videostate.EAV1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	d => \u3|Selector10~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|videostate.EAV1~q\);

-- Location: LABCELL_X31_Y30_N39
\u3|Selector9~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \u3|Selector9~5_combout\ = ( \u3|tv_buff[0][2]~q\ & ( !\u3|tv_buff[0][1]~q\ & ( (!\u3|tv_buff[0][6]~q\ & (!\u3|tv_buff[0][5]~q\ & (\u3|videostate.EAV1~q\ & \u3|tv_buff[0][3]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u3|ALT_INV_tv_buff[0][6]~q\,
	datab => \u3|ALT_INV_tv_buff[0][5]~q\,
	datac => \u3|ALT_INV_videostate.EAV1~q\,
	datad => \u3|ALT_INV_tv_buff[0][3]~q\,
	datae => \u3|ALT_INV_tv_buff[0][2]~q\,
	dataf => \u3|ALT_INV_tv_buff[0][1]~q\,
	combout => \u3|Selector9~5_combout\);

-- Location: LABCELL_X31_Y30_N0
\u3|Selector9~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \u3|Selector9~6_combout\ = ( \u3|Selector9~5_combout\ & ( (!\u3|tv_buff[0][4]~q\ & (((\u3|LessThan0~0_combout\ & !\u3|videostate.EAV1~q\)))) # (\u3|tv_buff[0][4]~q\ & (((\u3|LessThan0~0_combout\ & !\u3|videostate.EAV1~q\)) # (\u3|process_0~4_combout\))) ) 
-- ) # ( !\u3|Selector9~5_combout\ & ( (\u3|LessThan0~0_combout\ & !\u3|videostate.EAV1~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000011111000100010001111100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u3|ALT_INV_tv_buff[0][4]~q\,
	datab => \u3|ALT_INV_process_0~4_combout\,
	datac => \u3|ALT_INV_LessThan0~0_combout\,
	datad => \u3|ALT_INV_videostate.EAV1~q\,
	dataf => \u3|ALT_INV_Selector9~5_combout\,
	combout => \u3|Selector9~6_combout\);

-- Location: LABCELL_X31_Y30_N12
\u3|Selector7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u3|Selector7~0_combout\ = ( \u3|process_0~12_combout\ & ( \u3|process_0~4_combout\ & ( (!\u3|videostate.IMGDONE~DUPLICATE_q\ & (((\u3|process_0~13_combout\ & \u3|LessThan0~0_combout\)) # (\u3|videostate.VS1~q\))) ) ) ) # ( !\u3|process_0~12_combout\ & ( 
-- \u3|process_0~4_combout\ & ( (\u3|videostate.VS1~q\ & !\u3|videostate.IMGDONE~DUPLICATE_q\) ) ) ) # ( \u3|process_0~12_combout\ & ( !\u3|process_0~4_combout\ & ( (\u3|videostate.VS1~q\ & !\u3|videostate.IMGDONE~DUPLICATE_q\) ) ) ) # ( 
-- !\u3|process_0~12_combout\ & ( !\u3|process_0~4_combout\ & ( (\u3|videostate.VS1~q\ & !\u3|videostate.IMGDONE~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000001010101000000000101011100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u3|ALT_INV_videostate.VS1~q\,
	datab => \u3|ALT_INV_process_0~13_combout\,
	datac => \u3|ALT_INV_LessThan0~0_combout\,
	datad => \u3|ALT_INV_videostate.IMGDONE~DUPLICATE_q\,
	datae => \u3|ALT_INV_process_0~12_combout\,
	dataf => \u3|ALT_INV_process_0~4_combout\,
	combout => \u3|Selector7~0_combout\);

-- Location: FF_X31_Y30_N32
\u3|videostate.VS1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	asdata => \u3|Selector7~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|videostate.VS1~q\);

-- Location: LABCELL_X31_Y30_N45
\u3|Selector9~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \u3|Selector9~7_combout\ = ( \u3|process_0~12_combout\ & ( \u3|process_0~4_combout\ & ( (!\u3|videostate.VS1~q\ & \u3|process_0~13_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u3|ALT_INV_videostate.VS1~q\,
	datad => \u3|ALT_INV_process_0~13_combout\,
	datae => \u3|ALT_INV_process_0~12_combout\,
	dataf => \u3|ALT_INV_process_0~4_combout\,
	combout => \u3|Selector9~7_combout\);

-- Location: LABCELL_X29_Y30_N36
\u3|process_0~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \u3|process_0~10_combout\ = ( \u3|tv_buff[0][2]~q\ & ( \u3|tv_buff[0][5]~q\ & ( (!\u3|tv_buff[0][3]~q\ & !\u3|tv_buff[0][6]~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001010000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u3|ALT_INV_tv_buff[0][3]~q\,
	datac => \u3|ALT_INV_tv_buff[0][6]~q\,
	datae => \u3|ALT_INV_tv_buff[0][2]~q\,
	dataf => \u3|ALT_INV_tv_buff[0][5]~q\,
	combout => \u3|process_0~10_combout\);

-- Location: LABCELL_X30_Y30_N27
\u3|process_0~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \u3|process_0~11_combout\ = ( \u3|process_0~10_combout\ & ( (!\u3|tv_buff[0][0]~q\ & (\u3|process_0~7_combout\ & (\u3|tv_buff[0][4]~q\ & \u3|tv_buff[0][1]~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000100000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u3|ALT_INV_tv_buff[0][0]~q\,
	datab => \u3|ALT_INV_process_0~7_combout\,
	datac => \u3|ALT_INV_tv_buff[0][4]~q\,
	datad => \u3|ALT_INV_tv_buff[0][1]~q\,
	dataf => \u3|ALT_INV_process_0~10_combout\,
	combout => \u3|process_0~11_combout\);

-- Location: LABCELL_X30_Y30_N21
\u3|Selector9~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \u3|Selector9~14_combout\ = ( \u3|videostate.EAV1~q\ & ( \u3|process_0~10_combout\ & ( (!\u3|tv_buff[0][0]~q\ & (\u3|process_0~7_combout\ & (\u3|tv_buff[0][1]~q\ & \u3|tv_buff[0][4]~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u3|ALT_INV_tv_buff[0][0]~q\,
	datab => \u3|ALT_INV_process_0~7_combout\,
	datac => \u3|ALT_INV_tv_buff[0][1]~q\,
	datad => \u3|ALT_INV_tv_buff[0][4]~q\,
	datae => \u3|ALT_INV_videostate.EAV1~q\,
	dataf => \u3|ALT_INV_process_0~10_combout\,
	combout => \u3|Selector9~14_combout\);

-- Location: LABCELL_X29_Y30_N18
\u3|Selector8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u3|Selector8~1_combout\ = ( \u3|videostate.VS2~q\ & ( \u3|process_0~6_combout\ & ( (!\u3|Selector9~12_combout\ & (!\u3|videostate.IMGDONE~q\ & (\u3|Selector9~14_combout\ & !\u3|videostate.EAV2~q\))) ) ) ) # ( !\u3|videostate.VS2~q\ & ( 
-- \u3|process_0~6_combout\ & ( (!\u3|Selector9~12_combout\ & (!\u3|videostate.IMGDONE~q\ & (\u3|Selector9~14_combout\ & !\u3|videostate.EAV2~q\))) ) ) ) # ( \u3|videostate.VS2~q\ & ( !\u3|process_0~6_combout\ & ( (!\u3|Selector9~12_combout\ & 
-- !\u3|videostate.IMGDONE~q\) ) ) ) # ( !\u3|videostate.VS2~q\ & ( !\u3|process_0~6_combout\ & ( (!\u3|Selector9~12_combout\ & (!\u3|videostate.IMGDONE~q\ & \u3|Selector9~14_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000001000100010001000100000001000000000000000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u3|ALT_INV_Selector9~12_combout\,
	datab => \u3|ALT_INV_videostate.IMGDONE~q\,
	datac => \u3|ALT_INV_Selector9~14_combout\,
	datad => \u3|ALT_INV_videostate.EAV2~q\,
	datae => \u3|ALT_INV_videostate.VS2~q\,
	dataf => \u3|ALT_INV_process_0~6_combout\,
	combout => \u3|Selector8~1_combout\);

-- Location: FF_X29_Y30_N19
\u3|videostate.VS2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	d => \u3|Selector8~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|videostate.VS2~q\);

-- Location: FF_X30_Y30_N49
\u3|videostate.EAV2~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	d => \u3|Selector12~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|videostate.EAV2~DUPLICATE_q\);

-- Location: LABCELL_X30_Y30_N3
\u3|Selector9~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \u3|Selector9~8_combout\ = ( \u3|process_0~4_combout\ & ( (\u3|tv_buff[0][4]~q\ & (\u3|process_0~5_combout\ & (\u3|videostate.VS2~q\ & !\u3|videostate.EAV2~DUPLICATE_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000000000000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u3|ALT_INV_tv_buff[0][4]~q\,
	datab => \u3|ALT_INV_process_0~5_combout\,
	datac => \u3|ALT_INV_videostate.VS2~q\,
	datad => \u3|ALT_INV_videostate.EAV2~DUPLICATE_q\,
	dataf => \u3|ALT_INV_process_0~4_combout\,
	combout => \u3|Selector9~8_combout\);

-- Location: LABCELL_X29_Y30_N54
\u3|Selector9~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \u3|Selector9~9_combout\ = ( !\u3|tv_buff[0][2]~q\ & ( (\u3|tv_buff[0][3]~q\ & (\u3|videostate.EAV2~q\ & (\u3|tv_buff[0][6]~q\ & !\u3|tv_buff[0][5]~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000000000000000000000000000001000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u3|ALT_INV_tv_buff[0][3]~q\,
	datab => \u3|ALT_INV_videostate.EAV2~q\,
	datac => \u3|ALT_INV_tv_buff[0][6]~q\,
	datad => \u3|ALT_INV_tv_buff[0][5]~q\,
	datae => \u3|ALT_INV_tv_buff[0][2]~q\,
	combout => \u3|Selector9~9_combout\);

-- Location: LABCELL_X30_Y30_N42
\u3|Selector9~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \u3|Selector9~10_combout\ = ( \u3|Selector9~9_combout\ & ( (!\u3|tv_buff[0][0]~q\ & (\u3|process_0~7_combout\ & (\u3|tv_buff[0][4]~q\ & \u3|tv_buff[0][1]~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000100000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u3|ALT_INV_tv_buff[0][0]~q\,
	datab => \u3|ALT_INV_process_0~7_combout\,
	datac => \u3|ALT_INV_tv_buff[0][4]~q\,
	datad => \u3|ALT_INV_tv_buff[0][1]~q\,
	dataf => \u3|ALT_INV_Selector9~9_combout\,
	combout => \u3|Selector9~10_combout\);

-- Location: LABCELL_X30_Y30_N39
\u3|Selector10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u3|Selector10~0_combout\ = ( !\u3|Selector9~8_combout\ & ( !\u3|Selector9~10_combout\ & ( (!\u3|Selector9~6_combout\ & (((!\u3|videostate.EAV1~q\) # (!\u3|process_0~11_combout\)))) # (\u3|Selector9~6_combout\ & (!\u3|Selector9~7_combout\ & 
-- (!\u3|videostate.EAV1~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110101011100000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u3|ALT_INV_Selector9~6_combout\,
	datab => \u3|ALT_INV_Selector9~7_combout\,
	datac => \u3|ALT_INV_videostate.EAV1~q\,
	datad => \u3|ALT_INV_process_0~11_combout\,
	datae => \u3|ALT_INV_Selector9~8_combout\,
	dataf => \u3|ALT_INV_Selector9~10_combout\,
	combout => \u3|Selector10~0_combout\);

-- Location: LABCELL_X30_Y30_N9
\u3|Selector9~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \u3|Selector9~15_combout\ = ( !\u3|Selector9~10_combout\ & ( !\u3|Selector9~8_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u3|ALT_INV_Selector9~8_combout\,
	dataf => \u3|ALT_INV_Selector9~10_combout\,
	combout => \u3|Selector9~15_combout\);

-- Location: LABCELL_X30_Y30_N54
\u3|Selector11~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u3|Selector11~1_combout\ = ( \u3|Selector10~0_combout\ & ( \u3|Selector9~15_combout\ & ( (!\u3|Selector9~4_combout\ & (!\u3|videostate.IMGDONE~DUPLICATE_q\ & (\u3|Selector11~0_combout\ & !\u3|Selector9~13_combout\))) ) ) ) # ( \u3|Selector10~0_combout\ & 
-- ( !\u3|Selector9~15_combout\ & ( (!\u3|videostate.IMGDONE~DUPLICATE_q\ & !\u3|Selector9~13_combout\) ) ) ) # ( !\u3|Selector10~0_combout\ & ( !\u3|Selector9~15_combout\ & ( (!\u3|videostate.IMGDONE~DUPLICATE_q\ & !\u3|Selector9~13_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110000000000110011000000000000000000000000000000100000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u3|ALT_INV_Selector9~4_combout\,
	datab => \u3|ALT_INV_videostate.IMGDONE~DUPLICATE_q\,
	datac => \u3|ALT_INV_Selector11~0_combout\,
	datad => \u3|ALT_INV_Selector9~13_combout\,
	datae => \u3|ALT_INV_Selector10~0_combout\,
	dataf => \u3|ALT_INV_Selector9~15_combout\,
	combout => \u3|Selector11~1_combout\);

-- Location: FF_X30_Y30_N56
\u3|videostate.SAV2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	d => \u3|Selector11~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|videostate.SAV2~q\);

-- Location: LABCELL_X29_Y30_N30
\u3|Selector9~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \u3|Selector9~11_combout\ = ( \u3|tv_buff[0][6]~q\ & ( (!\u3|tv_buff[0][3]~q\ & (!\u3|tv_buff[0][5]~q\ & (\u3|tv_buff[0][2]~q\ & \u3|videostate.SAV2~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000010000000000000001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u3|ALT_INV_tv_buff[0][3]~q\,
	datab => \u3|ALT_INV_tv_buff[0][5]~q\,
	datac => \u3|ALT_INV_tv_buff[0][2]~q\,
	datad => \u3|ALT_INV_videostate.SAV2~q\,
	dataf => \u3|ALT_INV_tv_buff[0][6]~q\,
	combout => \u3|Selector9~11_combout\);

-- Location: LABCELL_X29_Y30_N45
\u3|Selector9~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \u3|Selector9~12_combout\ = ( \u3|process_0~4_combout\ & ( (\u3|process_0~12_combout\ & \u3|Selector9~11_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u3|ALT_INV_process_0~12_combout\,
	datac => \u3|ALT_INV_Selector9~11_combout\,
	dataf => \u3|ALT_INV_process_0~4_combout\,
	combout => \u3|Selector9~12_combout\);

-- Location: LABCELL_X29_Y30_N27
\u3|Selector8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u3|Selector8~0_combout\ = ( !\u3|Selector9~13_combout\ & ( (!\u3|videostate.IMGDONE~q\ & !\u3|Selector9~12_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u3|ALT_INV_videostate.IMGDONE~q\,
	datad => \u3|ALT_INV_Selector9~12_combout\,
	dataf => \u3|ALT_INV_Selector9~13_combout\,
	combout => \u3|Selector8~0_combout\);

-- Location: LABCELL_X29_Y30_N0
\u3|Selector9~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \u3|Selector9~16_combout\ = ( \u3|videostate.SAV1~q\ & ( \u3|Selector9~15_combout\ & ( (\u3|Selector8~0_combout\ & (!\u3|Selector9~4_combout\ & ((!\u3|Selector9~14_combout\) # (\u3|Selector10~0_combout\)))) ) ) ) # ( !\u3|videostate.SAV1~q\ & ( 
-- \u3|Selector9~15_combout\ & ( (\u3|Selector8~0_combout\ & (!\u3|Selector9~4_combout\ & (!\u3|Selector10~0_combout\ & !\u3|Selector9~14_combout\))) ) ) ) # ( \u3|videostate.SAV1~q\ & ( !\u3|Selector9~15_combout\ & ( (\u3|Selector8~0_combout\ & 
-- (!\u3|Selector9~4_combout\ & \u3|Selector10~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001000000010001000000000000000100010000000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u3|ALT_INV_Selector8~0_combout\,
	datab => \u3|ALT_INV_Selector9~4_combout\,
	datac => \u3|ALT_INV_Selector10~0_combout\,
	datad => \u3|ALT_INV_Selector9~14_combout\,
	datae => \u3|ALT_INV_videostate.SAV1~q\,
	dataf => \u3|ALT_INV_Selector9~15_combout\,
	combout => \u3|Selector9~16_combout\);

-- Location: FF_X29_Y30_N1
\u3|videostate.SAV1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	d => \u3|Selector9~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|videostate.SAV1~q\);

-- Location: LABCELL_X30_Y30_N24
\u3|Selector9~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \u3|Selector9~4_combout\ = ( \u3|videostate.SAV1~q\ & ( (!\u3|tv_buff[0][0]~q\ & (\u3|process_0~7_combout\ & (\u3|process_0~9_combout\ & \u3|process_0~8_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000100000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u3|ALT_INV_tv_buff[0][0]~q\,
	datab => \u3|ALT_INV_process_0~7_combout\,
	datac => \u3|ALT_INV_process_0~9_combout\,
	datad => \u3|ALT_INV_process_0~8_combout\,
	dataf => \u3|ALT_INV_videostate.SAV1~q\,
	combout => \u3|Selector9~4_combout\);

-- Location: LABCELL_X30_Y30_N48
\u3|Selector12~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u3|Selector12~0_combout\ = ( \u3|videostate.EAV2~q\ & ( \u3|Selector10~0_combout\ & ( (!\u3|videostate.IMGDONE~q\ & (!\u3|process_0~6_combout\ & !\u3|Selector9~4_combout\)) ) ) ) # ( !\u3|videostate.EAV2~q\ & ( \u3|Selector10~0_combout\ & ( 
-- (!\u3|videostate.IMGDONE~q\ & \u3|Selector9~12_combout\) ) ) ) # ( !\u3|videostate.EAV2~q\ & ( !\u3|Selector10~0_combout\ & ( (!\u3|videostate.IMGDONE~q\ & \u3|Selector9~12_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000000000000000000000101010101000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u3|ALT_INV_videostate.IMGDONE~q\,
	datab => \u3|ALT_INV_process_0~6_combout\,
	datac => \u3|ALT_INV_Selector9~4_combout\,
	datad => \u3|ALT_INV_Selector9~12_combout\,
	datae => \u3|ALT_INV_videostate.EAV2~q\,
	dataf => \u3|ALT_INV_Selector10~0_combout\,
	combout => \u3|Selector12~0_combout\);

-- Location: FF_X30_Y30_N50
\u3|videostate.EAV2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	d => \u3|Selector12~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|videostate.EAV2~q\);

-- Location: LABCELL_X29_Y30_N15
\u3|Selector9~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \u3|Selector9~13_combout\ = ( \u3|process_0~4_combout\ & ( (\u3|process_0~5_combout\ & (\u3|tv_buff[0][4]~q\ & \u3|videostate.EAV2~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001010000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u3|ALT_INV_process_0~5_combout\,
	datac => \u3|ALT_INV_tv_buff[0][4]~q\,
	datad => \u3|ALT_INV_videostate.EAV2~q\,
	dataf => \u3|ALT_INV_process_0~4_combout\,
	combout => \u3|Selector9~13_combout\);

-- Location: FF_X29_Y30_N58
\u3|videostate.IMGDONE~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	asdata => \u3|Selector9~13_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|videostate.IMGDONE~DUPLICATE_q\);

-- Location: LABCELL_X31_Y30_N3
\u3|Selector4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u3|Selector4~0_combout\ = ( \u3|videostate.VS1~q\ & ( !\u3|videostate.IMGDONE~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u3|ALT_INV_videostate.IMGDONE~DUPLICATE_q\,
	dataf => \u3|ALT_INV_videostate.VS1~q\,
	combout => \u3|Selector4~0_combout\);

-- Location: LABCELL_X30_Y30_N45
\u3|Selector5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u3|Selector5~0_combout\ = ( \u3|process_0~9_combout\ & ( (!\u3|videostate.VS1~q\ & (((!\u3|process_0~7_combout\) # (!\u3|process_0~8_combout\)) # (\u3|tv_buff[0][0]~q\))) ) ) # ( !\u3|process_0~9_combout\ & ( !\u3|videostate.VS1~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000110100001111000011010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u3|ALT_INV_tv_buff[0][0]~q\,
	datab => \u3|ALT_INV_process_0~7_combout\,
	datac => \u3|ALT_INV_videostate.VS1~q\,
	datad => \u3|ALT_INV_process_0~8_combout\,
	dataf => \u3|ALT_INV_process_0~9_combout\,
	combout => \u3|Selector5~0_combout\);

-- Location: LABCELL_X30_Y29_N21
\u3|Selector5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u3|Selector5~1_combout\ = ( \u3|count\(0) & ( \u3|Selector5~0_combout\ & ( (!\u3|process_0~14_combout\) # (\u3|Selector4~0_combout\) ) ) ) # ( !\u3|count\(0) & ( \u3|Selector5~0_combout\ & ( \u3|process_0~14_combout\ ) ) ) # ( \u3|count\(0) & ( 
-- !\u3|Selector5~0_combout\ & ( \u3|Selector4~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111101010101010101011010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u3|ALT_INV_process_0~14_combout\,
	datad => \u3|ALT_INV_Selector4~0_combout\,
	datae => \u3|ALT_INV_count\(0),
	dataf => \u3|ALT_INV_Selector5~0_combout\,
	combout => \u3|Selector5~1_combout\);

-- Location: FF_X30_Y29_N22
\u3|count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	d => \u3|Selector5~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|count\(0));

-- Location: LABCELL_X30_Y29_N15
\u3|Selector4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u3|Selector4~1_combout\ = ( \u3|Selector5~0_combout\ & ( (!\u3|process_0~14_combout\ & (((\u3|count\(1))))) # (\u3|process_0~14_combout\ & ((!\u3|count\(0) & ((\u3|count\(1)))) # (\u3|count\(0) & ((!\u3|count\(1)) # (\u3|Selector4~0_combout\))))) ) ) # ( 
-- !\u3|Selector5~0_combout\ & ( (\u3|Selector4~0_combout\ & \u3|count\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100010001111011110001000111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u3|ALT_INV_process_0~14_combout\,
	datab => \u3|ALT_INV_count\(0),
	datac => \u3|ALT_INV_Selector4~0_combout\,
	datad => \u3|ALT_INV_count\(1),
	dataf => \u3|ALT_INV_Selector5~0_combout\,
	combout => \u3|Selector4~1_combout\);

-- Location: FF_X30_Y29_N17
\u3|count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	d => \u3|Selector4~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|count\(1));

-- Location: FF_X30_Y29_N23
\u3|count[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	d => \u3|Selector5~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|count[0]~DUPLICATE_q\);

-- Location: LABCELL_X30_Y29_N42
\u3|Selector3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u3|Selector3~0_combout\ = ( \u3|count\(2) & ( \u3|Selector5~0_combout\ & ( (!\u3|process_0~14_combout\) # ((!\u3|count\(1)) # ((!\u3|count[0]~DUPLICATE_q\) # (\u3|Selector4~0_combout\))) ) ) ) # ( !\u3|count\(2) & ( \u3|Selector5~0_combout\ & ( 
-- (\u3|process_0~14_combout\ & (\u3|count\(1) & \u3|count[0]~DUPLICATE_q\)) ) ) ) # ( \u3|count\(2) & ( !\u3|Selector5~0_combout\ & ( \u3|Selector4~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000001000000011111111011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u3|ALT_INV_process_0~14_combout\,
	datab => \u3|ALT_INV_count\(1),
	datac => \u3|ALT_INV_count[0]~DUPLICATE_q\,
	datad => \u3|ALT_INV_Selector4~0_combout\,
	datae => \u3|ALT_INV_count\(2),
	dataf => \u3|ALT_INV_Selector5~0_combout\,
	combout => \u3|Selector3~0_combout\);

-- Location: FF_X30_Y29_N44
\u3|count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	d => \u3|Selector3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|count\(2));

-- Location: LABCELL_X30_Y29_N12
\u3|Add0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u3|Add0~0_combout\ = ( \u3|count\(2) & ( (\u3|count\(0) & \u3|count\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000001100110000000000110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u3|ALT_INV_count\(0),
	datad => \u3|ALT_INV_count\(1),
	dataf => \u3|ALT_INV_count\(2),
	combout => \u3|Add0~0_combout\);

-- Location: LABCELL_X30_Y29_N24
\u3|Selector2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u3|Selector2~0_combout\ = ( \u3|Selector5~0_combout\ & ( (!\u3|process_0~14_combout\ & (((\u3|count\(3))))) # (\u3|process_0~14_combout\ & ((!\u3|Add0~0_combout\ & ((\u3|count\(3)))) # (\u3|Add0~0_combout\ & ((!\u3|count\(3)) # 
-- (\u3|Selector4~0_combout\))))) ) ) # ( !\u3|Selector5~0_combout\ & ( (\u3|Selector4~0_combout\ & \u3|count\(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100010001111011110001000111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u3|ALT_INV_process_0~14_combout\,
	datab => \u3|ALT_INV_Add0~0_combout\,
	datac => \u3|ALT_INV_Selector4~0_combout\,
	datad => \u3|ALT_INV_count\(3),
	dataf => \u3|ALT_INV_Selector5~0_combout\,
	combout => \u3|Selector2~0_combout\);

-- Location: FF_X30_Y29_N26
\u3|count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	d => \u3|Selector2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|count\(3));

-- Location: LABCELL_X30_Y29_N48
\u3|Selector1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u3|Selector1~0_combout\ = ( \u3|count\(4) & ( \u3|Selector5~0_combout\ & ( (!\u3|process_0~14_combout\) # ((!\u3|Add0~0_combout\) # ((!\u3|count\(3)) # (\u3|Selector4~0_combout\))) ) ) ) # ( !\u3|count\(4) & ( \u3|Selector5~0_combout\ & ( 
-- (\u3|process_0~14_combout\ & (\u3|Add0~0_combout\ & \u3|count\(3))) ) ) ) # ( \u3|count\(4) & ( !\u3|Selector5~0_combout\ & ( \u3|Selector4~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111100000001000000011111111011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u3|ALT_INV_process_0~14_combout\,
	datab => \u3|ALT_INV_Add0~0_combout\,
	datac => \u3|ALT_INV_count\(3),
	datad => \u3|ALT_INV_Selector4~0_combout\,
	datae => \u3|ALT_INV_count\(4),
	dataf => \u3|ALT_INV_Selector5~0_combout\,
	combout => \u3|Selector1~0_combout\);

-- Location: FF_X30_Y29_N50
\u3|count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	d => \u3|Selector1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|count\(4));

-- Location: LABCELL_X30_Y29_N6
\u3|LessThan0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u3|LessThan0~0_combout\ = ( \u3|count\(2) & ( ((\u3|count\(3) & ((\u3|count[0]~DUPLICATE_q\) # (\u3|count\(1))))) # (\u3|count\(4)) ) ) # ( !\u3|count\(2) & ( \u3|count\(4) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010111010111110101011101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u3|ALT_INV_count\(4),
	datab => \u3|ALT_INV_count\(1),
	datac => \u3|ALT_INV_count\(3),
	datad => \u3|ALT_INV_count[0]~DUPLICATE_q\,
	dataf => \u3|ALT_INV_count\(2),
	combout => \u3|LessThan0~0_combout\);

-- Location: LABCELL_X31_Y30_N24
\u3|Selector6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u3|Selector6~0_combout\ = ( !\u3|beginfrm~q\ & ( (\u3|LessThan0~0_combout\ & (!\u3|videostate.VS1~q\ & (\u3|process_0~13_combout\ & (\u3|process_0~4_combout\ & \u3|process_0~12_combout\)))) ) ) # ( \u3|beginfrm~q\ & ( ((!\u3|videostate.VS1~q\) # 
-- ((!\u3|videostate.SAV1~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "0000000000000000111111001111110000000000000001001111110011111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u3|ALT_INV_LessThan0~0_combout\,
	datab => \u3|ALT_INV_videostate.VS1~q\,
	datac => \u3|ALT_INV_videostate.SAV1~q\,
	datad => \u3|ALT_INV_process_0~4_combout\,
	datae => \u3|ALT_INV_beginfrm~q\,
	dataf => \u3|ALT_INV_process_0~12_combout\,
	datag => \u3|ALT_INV_process_0~13_combout\,
	combout => \u3|Selector6~0_combout\);

-- Location: FF_X31_Y30_N25
\u3|beginfrm\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	d => \u3|Selector6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|beginfrm~q\);

-- Location: FF_X27_Y12_N13
\TV_FLAG[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	asdata => \u3|beginfrm~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TV_FLAG(0));

-- Location: FF_X27_Y12_N32
\TV_FLAG[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => TV_FLAG(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TV_FLAG(1));

-- Location: LABCELL_X27_Y12_N27
\TV_FLAG[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \TV_FLAG[2]~feeder_combout\ = TV_FLAG(1)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_TV_FLAG(1),
	combout => \TV_FLAG[2]~feeder_combout\);

-- Location: FF_X27_Y12_N28
\TV_FLAG[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \TV_FLAG[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TV_FLAG(2));

-- Location: PLLOUTPUTCOUNTER_X0_Y20_N1
\u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER\ : cyclonev_pll_output_counter
-- pragma translate_off
GENERIC MAP (
	c_cnt_coarse_dly => "0 ps",
	c_cnt_fine_dly => "0 ps",
	c_cnt_in_src => "ph_mux_clk",
	c_cnt_ph_mux_prst => 0,
	c_cnt_prst => 1,
	cnt_fpll_src => "fpll_0",
	dprio0_cnt_bypass_en => "false",
	dprio0_cnt_hi_div => 10,
	dprio0_cnt_lo_div => 10,
	dprio0_cnt_odd_div_even_duty_en => "false",
	duty_cycle => 50,
	output_clock_frequency => "49.5 mhz",
	phase_shift => "0 ps",
	fractional_pll_index => 0,
	output_counter_index => 6)
-- pragma translate_on
PORT MAP (
	nen0 => \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN\,
	shift0 => \u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT\,
	shiften => \u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN6\,
	tclk0 => \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK\,
	up0 => \u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP\,
	vco0ph => \u0|pll_0|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER_VCO0PH_bus\,
	divclk => \u0|pll_0|altera_pll_i|outclk_wire\(0));

-- Location: CLKCTRL_G4
\u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \u0|pll_0|altera_pll_i|outclk_wire\(0),
	outclk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\);

-- Location: MLABCELL_X28_Y25_N0
\u1|Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \u1|Add1~25_sumout\ = SUM(( \u1|Ypos\(0) ) + ( VCC ) + ( !VCC ))
-- \u1|Add1~26\ = CARRY(( \u1|Ypos\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u1|ALT_INV_Ypos\(0),
	cin => GND,
	sumout => \u1|Add1~25_sumout\,
	cout => \u1|Add1~26\);

-- Location: LABCELL_X30_Y27_N0
\u1|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \u1|Add0~41_sumout\ = SUM(( \u1|Xpos\(0) ) + ( VCC ) + ( !VCC ))
-- \u1|Add0~42\ = CARRY(( \u1|Xpos\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u1|ALT_INV_Xpos\(0),
	cin => GND,
	sumout => \u1|Add0~41_sumout\,
	cout => \u1|Add0~42\);

-- Location: LABCELL_X29_Y25_N39
\u1|Xpos[9]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u1|Xpos[9]~0_combout\ = (!\u1|Xpos[10]~DUPLICATE_q\) # (\u1|LessThan0~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101110111011101110111011101110111011101110111011101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ALT_INV_LessThan0~0_combout\,
	datab => \u1|ALT_INV_Xpos[10]~DUPLICATE_q\,
	combout => \u1|Xpos[9]~0_combout\);

-- Location: FF_X30_Y27_N32
\u1|Xpos[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \u1|Add0~1_sumout\,
	sclr => \u1|LessThan0~1_combout\,
	ena => \u1|Xpos[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|Xpos\(10));

-- Location: LABCELL_X30_Y27_N18
\u1|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \u1|Add0~25_sumout\ = SUM(( \u1|Xpos\(6) ) + ( GND ) + ( \u1|Add0~18\ ))
-- \u1|Add0~26\ = CARRY(( \u1|Xpos\(6) ) + ( GND ) + ( \u1|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u1|ALT_INV_Xpos\(6),
	cin => \u1|Add0~18\,
	sumout => \u1|Add0~25_sumout\,
	cout => \u1|Add0~26\);

-- Location: LABCELL_X30_Y27_N21
\u1|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \u1|Add0~21_sumout\ = SUM(( \u1|Xpos\(7) ) + ( GND ) + ( \u1|Add0~26\ ))
-- \u1|Add0~22\ = CARRY(( \u1|Xpos\(7) ) + ( GND ) + ( \u1|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u1|ALT_INV_Xpos\(7),
	cin => \u1|Add0~26\,
	sumout => \u1|Add0~21_sumout\,
	cout => \u1|Add0~22\);

-- Location: FF_X30_Y27_N22
\u1|Xpos[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \u1|Add0~21_sumout\,
	sclr => \u1|LessThan0~1_combout\,
	ena => \u1|Xpos[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|Xpos\(7));

-- Location: LABCELL_X30_Y27_N24
\u1|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \u1|Add0~9_sumout\ = SUM(( \u1|Xpos\(8) ) + ( GND ) + ( \u1|Add0~22\ ))
-- \u1|Add0~10\ = CARRY(( \u1|Xpos\(8) ) + ( GND ) + ( \u1|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u1|ALT_INV_Xpos\(8),
	cin => \u1|Add0~22\,
	sumout => \u1|Add0~9_sumout\,
	cout => \u1|Add0~10\);

-- Location: FF_X30_Y27_N26
\u1|Xpos[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \u1|Add0~9_sumout\,
	sclr => \u1|LessThan0~1_combout\,
	ena => \u1|Xpos[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|Xpos\(8));

-- Location: LABCELL_X30_Y27_N27
\u1|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \u1|Add0~5_sumout\ = SUM(( \u1|Xpos\(9) ) + ( GND ) + ( \u1|Add0~10\ ))
-- \u1|Add0~6\ = CARRY(( \u1|Xpos\(9) ) + ( GND ) + ( \u1|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u1|ALT_INV_Xpos\(9),
	cin => \u1|Add0~10\,
	sumout => \u1|Add0~5_sumout\,
	cout => \u1|Add0~6\);

-- Location: FF_X30_Y27_N29
\u1|Xpos[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \u1|Add0~5_sumout\,
	sclr => \u1|LessThan0~1_combout\,
	ena => \u1|Xpos[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|Xpos\(9));

-- Location: LABCELL_X30_Y27_N30
\u1|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u1|Add0~1_sumout\ = SUM(( \u1|Xpos\(10) ) + ( GND ) + ( \u1|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u1|ALT_INV_Xpos\(10),
	cin => \u1|Add0~6\,
	sumout => \u1|Add0~1_sumout\);

-- Location: FF_X30_Y27_N31
\u1|Xpos[10]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \u1|Add0~1_sumout\,
	sclr => \u1|LessThan0~1_combout\,
	ena => \u1|Xpos[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|Xpos[10]~DUPLICATE_q\);

-- Location: LABCELL_X30_Y27_N42
\u1|Equal3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u1|Equal3~0_combout\ = ( \u1|Xpos\(2) & ( (\u1|Xpos\(3) & (\u1|Xpos\(0) & \u1|Xpos\(1))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000110000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u1|ALT_INV_Xpos\(3),
	datac => \u1|ALT_INV_Xpos\(0),
	datad => \u1|ALT_INV_Xpos\(1),
	dataf => \u1|ALT_INV_Xpos\(2),
	combout => \u1|Equal3~0_combout\);

-- Location: LABCELL_X29_Y25_N21
\u1|LessThan0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u1|LessThan0~1_combout\ = ( \u1|Xpos[10]~DUPLICATE_q\ & ( \u1|Equal3~0_combout\ & ( (!\u1|LessThan0~0_combout\) # (\u1|Xpos\(4)) ) ) ) # ( \u1|Xpos[10]~DUPLICATE_q\ & ( !\u1|Equal3~0_combout\ & ( !\u1|LessThan0~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000001010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ALT_INV_LessThan0~0_combout\,
	datac => \u1|ALT_INV_Xpos\(4),
	datae => \u1|ALT_INV_Xpos[10]~DUPLICATE_q\,
	dataf => \u1|ALT_INV_Equal3~0_combout\,
	combout => \u1|LessThan0~1_combout\);

-- Location: FF_X30_Y27_N2
\u1|Xpos[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \u1|Add0~41_sumout\,
	sclr => \u1|LessThan0~1_combout\,
	ena => \u1|Xpos[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|Xpos\(0));

-- Location: LABCELL_X30_Y27_N3
\u1|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \u1|Add0~29_sumout\ = SUM(( \u1|Xpos\(1) ) + ( GND ) + ( \u1|Add0~42\ ))
-- \u1|Add0~30\ = CARRY(( \u1|Xpos\(1) ) + ( GND ) + ( \u1|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u1|ALT_INV_Xpos\(1),
	cin => \u1|Add0~42\,
	sumout => \u1|Add0~29_sumout\,
	cout => \u1|Add0~30\);

-- Location: FF_X30_Y27_N5
\u1|Xpos[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \u1|Add0~29_sumout\,
	sclr => \u1|LessThan0~1_combout\,
	ena => \u1|Xpos[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|Xpos\(1));

-- Location: LABCELL_X30_Y27_N6
\u1|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \u1|Add0~33_sumout\ = SUM(( \u1|Xpos\(2) ) + ( GND ) + ( \u1|Add0~30\ ))
-- \u1|Add0~34\ = CARRY(( \u1|Xpos\(2) ) + ( GND ) + ( \u1|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u1|ALT_INV_Xpos\(2),
	cin => \u1|Add0~30\,
	sumout => \u1|Add0~33_sumout\,
	cout => \u1|Add0~34\);

-- Location: FF_X30_Y27_N8
\u1|Xpos[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \u1|Add0~33_sumout\,
	sclr => \u1|LessThan0~1_combout\,
	ena => \u1|Xpos[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|Xpos\(2));

-- Location: LABCELL_X30_Y27_N9
\u1|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \u1|Add0~37_sumout\ = SUM(( \u1|Xpos\(3) ) + ( GND ) + ( \u1|Add0~34\ ))
-- \u1|Add0~38\ = CARRY(( \u1|Xpos\(3) ) + ( GND ) + ( \u1|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u1|ALT_INV_Xpos\(3),
	cin => \u1|Add0~34\,
	sumout => \u1|Add0~37_sumout\,
	cout => \u1|Add0~38\);

-- Location: FF_X30_Y27_N11
\u1|Xpos[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \u1|Add0~37_sumout\,
	sclr => \u1|LessThan0~1_combout\,
	ena => \u1|Xpos[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|Xpos\(3));

-- Location: LABCELL_X30_Y27_N12
\u1|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \u1|Add0~13_sumout\ = SUM(( \u1|Xpos\(4) ) + ( GND ) + ( \u1|Add0~38\ ))
-- \u1|Add0~14\ = CARRY(( \u1|Xpos\(4) ) + ( GND ) + ( \u1|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u1|ALT_INV_Xpos\(4),
	cin => \u1|Add0~38\,
	sumout => \u1|Add0~13_sumout\,
	cout => \u1|Add0~14\);

-- Location: FF_X30_Y27_N14
\u1|Xpos[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \u1|Add0~13_sumout\,
	sclr => \u1|LessThan0~1_combout\,
	ena => \u1|Xpos[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|Xpos\(4));

-- Location: LABCELL_X30_Y27_N15
\u1|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \u1|Add0~17_sumout\ = SUM(( \u1|Xpos\(5) ) + ( GND ) + ( \u1|Add0~14\ ))
-- \u1|Add0~18\ = CARRY(( \u1|Xpos\(5) ) + ( GND ) + ( \u1|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u1|ALT_INV_Xpos\(5),
	cin => \u1|Add0~14\,
	sumout => \u1|Add0~17_sumout\,
	cout => \u1|Add0~18\);

-- Location: FF_X30_Y27_N17
\u1|Xpos[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \u1|Add0~17_sumout\,
	sclr => \u1|LessThan0~1_combout\,
	ena => \u1|Xpos[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|Xpos\(5));

-- Location: FF_X30_Y27_N20
\u1|Xpos[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \u1|Add0~25_sumout\,
	sclr => \u1|LessThan0~1_combout\,
	ena => \u1|Xpos[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|Xpos\(6));

-- Location: LABCELL_X30_Y27_N54
\u1|LessThan0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u1|LessThan0~0_combout\ = ( !\u1|Xpos\(5) & ( (!\u1|Xpos\(6) & (!\u1|Xpos\(7) & (!\u1|Xpos\(8) & !\u1|Xpos\(9)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ALT_INV_Xpos\(6),
	datab => \u1|ALT_INV_Xpos\(7),
	datac => \u1|ALT_INV_Xpos\(8),
	datad => \u1|ALT_INV_Xpos\(9),
	dataf => \u1|ALT_INV_Xpos\(5),
	combout => \u1|LessThan0~0_combout\);

-- Location: MLABCELL_X28_Y25_N6
\u1|Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \u1|Add1~29_sumout\ = SUM(( \u1|Ypos\(2) ) + ( GND ) + ( \u1|Add1~34\ ))
-- \u1|Add1~30\ = CARRY(( \u1|Ypos\(2) ) + ( GND ) + ( \u1|Add1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u1|ALT_INV_Ypos\(2),
	cin => \u1|Add1~34\,
	sumout => \u1|Add1~29_sumout\,
	cout => \u1|Add1~30\);

-- Location: MLABCELL_X28_Y25_N9
\u1|Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \u1|Add1~21_sumout\ = SUM(( \u1|Ypos\(3) ) + ( GND ) + ( \u1|Add1~30\ ))
-- \u1|Add1~22\ = CARRY(( \u1|Ypos\(3) ) + ( GND ) + ( \u1|Add1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u1|ALT_INV_Ypos\(3),
	cin => \u1|Add1~30\,
	sumout => \u1|Add1~21_sumout\,
	cout => \u1|Add1~22\);

-- Location: FF_X28_Y25_N10
\u1|Ypos[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \u1|Add1~21_sumout\,
	sclr => \u1|Equal0~2_combout\,
	ena => \u1|Ypos[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|Ypos\(3));

-- Location: MLABCELL_X28_Y25_N12
\u1|Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \u1|Add1~17_sumout\ = SUM(( \u1|Ypos\(4) ) + ( GND ) + ( \u1|Add1~22\ ))
-- \u1|Add1~18\ = CARRY(( \u1|Ypos\(4) ) + ( GND ) + ( \u1|Add1~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u1|ALT_INV_Ypos\(4),
	cin => \u1|Add1~22\,
	sumout => \u1|Add1~17_sumout\,
	cout => \u1|Add1~18\);

-- Location: FF_X28_Y25_N13
\u1|Ypos[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \u1|Add1~17_sumout\,
	sclr => \u1|Equal0~2_combout\,
	ena => \u1|Ypos[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|Ypos\(4));

-- Location: MLABCELL_X28_Y25_N15
\u1|Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \u1|Add1~13_sumout\ = SUM(( \u1|Ypos\(5) ) + ( GND ) + ( \u1|Add1~18\ ))
-- \u1|Add1~14\ = CARRY(( \u1|Ypos\(5) ) + ( GND ) + ( \u1|Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u1|ALT_INV_Ypos\(5),
	cin => \u1|Add1~18\,
	sumout => \u1|Add1~13_sumout\,
	cout => \u1|Add1~14\);

-- Location: FF_X28_Y25_N16
\u1|Ypos[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \u1|Add1~13_sumout\,
	sclr => \u1|Equal0~2_combout\,
	ena => \u1|Ypos[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|Ypos\(5));

-- Location: LABCELL_X29_Y25_N51
\u1|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u1|Equal0~1_combout\ = ( \u1|Ypos\(5) & ( (!\u1|Ypos\(2) & (!\u1|Ypos\(1) & (!\u1|Ypos\(3) & !\u1|Ypos\(0)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000001000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ALT_INV_Ypos\(2),
	datab => \u1|ALT_INV_Ypos\(1),
	datac => \u1|ALT_INV_Ypos\(3),
	datad => \u1|ALT_INV_Ypos\(0),
	dataf => \u1|ALT_INV_Ypos\(5),
	combout => \u1|Equal0~1_combout\);

-- Location: LABCELL_X29_Y25_N0
\u1|Ypos[2]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u1|Ypos[2]~0_combout\ = ( \u1|Xpos[10]~DUPLICATE_q\ & ( \u1|Equal0~1_combout\ & ( ((\u1|LessThan0~0_combout\ & (\u1|Equal3~0_combout\ & \u1|Xpos\(4)))) # (\u1|Equal0~0_combout\) ) ) ) # ( !\u1|Xpos[10]~DUPLICATE_q\ & ( \u1|Equal0~1_combout\ & ( 
-- \u1|Equal0~0_combout\ ) ) ) # ( \u1|Xpos[10]~DUPLICATE_q\ & ( !\u1|Equal0~1_combout\ & ( (\u1|LessThan0~0_combout\ & (\u1|Equal3~0_combout\ & \u1|Xpos\(4))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000010100110011001100110011001100110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ALT_INV_LessThan0~0_combout\,
	datab => \u1|ALT_INV_Equal0~0_combout\,
	datac => \u1|ALT_INV_Equal3~0_combout\,
	datad => \u1|ALT_INV_Xpos\(4),
	datae => \u1|ALT_INV_Xpos[10]~DUPLICATE_q\,
	dataf => \u1|ALT_INV_Equal0~1_combout\,
	combout => \u1|Ypos[2]~0_combout\);

-- Location: FF_X28_Y25_N28
\u1|Ypos[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \u1|Add1~5_sumout\,
	sclr => \u1|Equal0~2_combout\,
	ena => \u1|Ypos[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|Ypos\(9));

-- Location: MLABCELL_X28_Y25_N18
\u1|Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \u1|Add1~9_sumout\ = SUM(( \u1|Ypos\(6) ) + ( GND ) + ( \u1|Add1~14\ ))
-- \u1|Add1~10\ = CARRY(( \u1|Ypos\(6) ) + ( GND ) + ( \u1|Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u1|ALT_INV_Ypos\(6),
	cin => \u1|Add1~14\,
	sumout => \u1|Add1~9_sumout\,
	cout => \u1|Add1~10\);

-- Location: FF_X28_Y25_N19
\u1|Ypos[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \u1|Add1~9_sumout\,
	sclr => \u1|Equal0~2_combout\,
	ena => \u1|Ypos[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|Ypos\(6));

-- Location: MLABCELL_X28_Y25_N21
\u1|Add1~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \u1|Add1~41_sumout\ = SUM(( \u1|Ypos\(7) ) + ( GND ) + ( \u1|Add1~10\ ))
-- \u1|Add1~42\ = CARRY(( \u1|Ypos\(7) ) + ( GND ) + ( \u1|Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u1|ALT_INV_Ypos\(7),
	cin => \u1|Add1~10\,
	sumout => \u1|Add1~41_sumout\,
	cout => \u1|Add1~42\);

-- Location: FF_X28_Y25_N23
\u1|Ypos[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \u1|Add1~41_sumout\,
	sclr => \u1|Equal0~2_combout\,
	ena => \u1|Ypos[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|Ypos\(7));

-- Location: MLABCELL_X28_Y25_N24
\u1|Add1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \u1|Add1~37_sumout\ = SUM(( \u1|Ypos\(8) ) + ( GND ) + ( \u1|Add1~42\ ))
-- \u1|Add1~38\ = CARRY(( \u1|Ypos\(8) ) + ( GND ) + ( \u1|Add1~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u1|ALT_INV_Ypos\(8),
	cin => \u1|Add1~42\,
	sumout => \u1|Add1~37_sumout\,
	cout => \u1|Add1~38\);

-- Location: FF_X28_Y25_N25
\u1|Ypos[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \u1|Add1~37_sumout\,
	sclr => \u1|Equal0~2_combout\,
	ena => \u1|Ypos[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|Ypos\(8));

-- Location: MLABCELL_X28_Y25_N27
\u1|Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \u1|Add1~5_sumout\ = SUM(( \u1|Ypos\(9) ) + ( GND ) + ( \u1|Add1~38\ ))
-- \u1|Add1~6\ = CARRY(( \u1|Ypos\(9) ) + ( GND ) + ( \u1|Add1~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u1|ALT_INV_Ypos\(9),
	cin => \u1|Add1~38\,
	sumout => \u1|Add1~5_sumout\,
	cout => \u1|Add1~6\);

-- Location: FF_X28_Y25_N29
\u1|Ypos[9]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \u1|Add1~5_sumout\,
	sclr => \u1|Equal0~2_combout\,
	ena => \u1|Ypos[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|Ypos[9]~DUPLICATE_q\);

-- Location: MLABCELL_X28_Y25_N30
\u1|Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u1|Add1~1_sumout\ = SUM(( \u1|Ypos\(10) ) + ( GND ) + ( \u1|Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u1|ALT_INV_Ypos\(10),
	cin => \u1|Add1~6\,
	sumout => \u1|Add1~1_sumout\);

-- Location: FF_X28_Y25_N32
\u1|Ypos[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \u1|Add1~1_sumout\,
	sclr => \u1|Equal0~2_combout\,
	ena => \u1|Ypos[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|Ypos\(10));

-- Location: FF_X28_Y25_N20
\u1|Ypos[6]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \u1|Add1~9_sumout\,
	sclr => \u1|Equal0~2_combout\,
	ena => \u1|Ypos[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|Ypos[6]~DUPLICATE_q\);

-- Location: MLABCELL_X28_Y25_N48
\u1|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u1|Equal0~0_combout\ = ( !\u1|Ypos\(7) & ( \u1|Ypos\(4) & ( (\u1|Ypos[9]~DUPLICATE_q\ & (!\u1|Ypos\(10) & (\u1|Ypos[6]~DUPLICATE_q\ & !\u1|Ypos\(8)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000100000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ALT_INV_Ypos[9]~DUPLICATE_q\,
	datab => \u1|ALT_INV_Ypos\(10),
	datac => \u1|ALT_INV_Ypos[6]~DUPLICATE_q\,
	datad => \u1|ALT_INV_Ypos\(8),
	datae => \u1|ALT_INV_Ypos\(7),
	dataf => \u1|ALT_INV_Ypos\(4),
	combout => \u1|Equal0~0_combout\);

-- Location: LABCELL_X29_Y25_N48
\u1|Equal0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u1|Equal0~2_combout\ = ( \u1|Equal0~1_combout\ & ( \u1|Equal0~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u1|ALT_INV_Equal0~0_combout\,
	dataf => \u1|ALT_INV_Equal0~1_combout\,
	combout => \u1|Equal0~2_combout\);

-- Location: FF_X28_Y25_N1
\u1|Ypos[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \u1|Add1~25_sumout\,
	sclr => \u1|Equal0~2_combout\,
	ena => \u1|Ypos[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|Ypos\(0));

-- Location: MLABCELL_X28_Y25_N3
\u1|Add1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \u1|Add1~33_sumout\ = SUM(( \u1|Ypos\(1) ) + ( GND ) + ( \u1|Add1~26\ ))
-- \u1|Add1~34\ = CARRY(( \u1|Ypos\(1) ) + ( GND ) + ( \u1|Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u1|ALT_INV_Ypos\(1),
	cin => \u1|Add1~26\,
	sumout => \u1|Add1~33_sumout\,
	cout => \u1|Add1~34\);

-- Location: FF_X28_Y25_N4
\u1|Ypos[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \u1|Add1~33_sumout\,
	sclr => \u1|Equal0~2_combout\,
	ena => \u1|Ypos[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|Ypos\(1));

-- Location: FF_X28_Y25_N7
\u1|Ypos[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \u1|Add1~29_sumout\,
	sclr => \u1|Equal0~2_combout\,
	ena => \u1|Ypos[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|Ypos\(2));

-- Location: LABCELL_X29_Y25_N9
\u1|Equal1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u1|Equal1~0_combout\ = ( !\u1|Ypos\(5) & ( \u1|Equal0~0_combout\ & ( (!\u1|Ypos\(2) & (\u1|Ypos\(3) & (!\u1|Ypos\(1) & !\u1|Ypos\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000100000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ALT_INV_Ypos\(2),
	datab => \u1|ALT_INV_Ypos\(3),
	datac => \u1|ALT_INV_Ypos\(1),
	datad => \u1|ALT_INV_Ypos\(0),
	datae => \u1|ALT_INV_Ypos\(5),
	dataf => \u1|ALT_INV_Equal0~0_combout\,
	combout => \u1|Equal1~0_combout\);

-- Location: FF_X29_Y25_N11
\u1|VGA_FRAMEEND\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \u1|Equal1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|VGA_FRAMEEND~q\);

-- Location: MLABCELL_X34_Y36_N30
\Add3~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add3~13_sumout\ = SUM(( RAMFULL_POINTER(0) ) + ( VCC ) + ( !VCC ))
-- \Add3~14\ = CARRY(( RAMFULL_POINTER(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_RAMFULL_POINTER(0),
	cin => GND,
	sumout => \Add3~13_sumout\,
	cout => \Add3~14\);

-- Location: LABCELL_X33_Y36_N54
\Selector59~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector59~0_combout\ = ( \Add3~13_sumout\ & ( \BUFF_CTRL.ST2~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_BUFF_CTRL.ST2~q\,
	dataf => \ALT_INV_Add3~13_sumout\,
	combout => \Selector59~0_combout\);

-- Location: MLABCELL_X34_Y36_N39
\Add3~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add3~25_sumout\ = SUM(( RAMFULL_POINTER(3) ) + ( GND ) + ( \Add3~22\ ))
-- \Add3~26\ = CARRY(( RAMFULL_POINTER(3) ) + ( GND ) + ( \Add3~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_RAMFULL_POINTER(3),
	cin => \Add3~22\,
	sumout => \Add3~25_sumout\,
	cout => \Add3~26\);

-- Location: MLABCELL_X34_Y36_N42
\Add3~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add3~29_sumout\ = SUM(( RAMFULL_POINTER(4) ) + ( GND ) + ( \Add3~26\ ))
-- \Add3~30\ = CARRY(( RAMFULL_POINTER(4) ) + ( GND ) + ( \Add3~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_RAMFULL_POINTER(4),
	cin => \Add3~26\,
	sumout => \Add3~29_sumout\,
	cout => \Add3~30\);

-- Location: LABCELL_X33_Y36_N24
\Selector55~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector55~0_combout\ = ( \Add3~29_sumout\ & ( \BUFF_CTRL.ST2~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_BUFF_CTRL.ST2~q\,
	dataf => \ALT_INV_Add3~29_sumout\,
	combout => \Selector55~0_combout\);

-- Location: LABCELL_X33_Y30_N9
\u3|Selector26~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u3|Selector26~0_combout\ = ( \u3|endfrm~q\ & ( \u3|process_0~4_combout\ & ( (!\u3|videostate.IMGDONE~DUPLICATE_q\) # (\u3|videostate.EAV2~DUPLICATE_q\) ) ) ) # ( !\u3|endfrm~q\ & ( \u3|process_0~4_combout\ & ( (\u3|process_0~5_combout\ & 
-- (\u3|videostate.EAV2~DUPLICATE_q\ & \u3|tv_buff[0][4]~q\)) ) ) ) # ( \u3|endfrm~q\ & ( !\u3|process_0~4_combout\ & ( (!\u3|videostate.IMGDONE~DUPLICATE_q\) # (\u3|videostate.EAV2~DUPLICATE_q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101011111010111100000000000000111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u3|ALT_INV_videostate.IMGDONE~DUPLICATE_q\,
	datab => \u3|ALT_INV_process_0~5_combout\,
	datac => \u3|ALT_INV_videostate.EAV2~DUPLICATE_q\,
	datad => \u3|ALT_INV_tv_buff[0][4]~q\,
	datae => \u3|ALT_INV_endfrm~q\,
	dataf => \u3|ALT_INV_process_0~4_combout\,
	combout => \u3|Selector26~0_combout\);

-- Location: FF_X33_Y30_N10
\u3|endfrm\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	d => \u3|Selector26~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|endfrm~q\);

-- Location: LABCELL_X33_Y30_N27
\BT656_ENDFRAME[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \BT656_ENDFRAME[1]~feeder_combout\ = ( \u3|endfrm~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u3|ALT_INV_endfrm~q\,
	combout => \BT656_ENDFRAME[1]~feeder_combout\);

-- Location: FF_X33_Y30_N28
\BT656_ENDFRAME[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \BT656_ENDFRAME[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => BT656_ENDFRAME(1));

-- Location: LABCELL_X30_Y14_N6
\BT656_ENDFRAME[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \BT656_ENDFRAME[2]~feeder_combout\ = ( BT656_ENDFRAME(1) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_BT656_ENDFRAME(1),
	combout => \BT656_ENDFRAME[2]~feeder_combout\);

-- Location: FF_X30_Y14_N8
\BT656_ENDFRAME[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \BT656_ENDFRAME[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => BT656_ENDFRAME(2));

-- Location: LABCELL_X31_Y37_N30
\Add11~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add11~1_sumout\ = SUM(( RAMADDR2(0) ) + ( VCC ) + ( !VCC ))
-- \Add11~2\ = CARRY(( RAMADDR2(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_RAMADDR2(0),
	cin => GND,
	sumout => \Add11~1_sumout\,
	cout => \Add11~2\);

-- Location: LABCELL_X31_Y37_N36
\Add11~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add11~9_sumout\ = SUM(( RAMADDR2(2) ) + ( GND ) + ( \Add11~6\ ))
-- \Add11~10\ = CARRY(( RAMADDR2(2) ) + ( GND ) + ( \Add11~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_RAMADDR2(2),
	cin => \Add11~6\,
	sumout => \Add11~9_sumout\,
	cout => \Add11~10\);

-- Location: LABCELL_X31_Y37_N39
\Add11~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add11~13_sumout\ = SUM(( RAMADDR2(3) ) + ( GND ) + ( \Add11~10\ ))
-- \Add11~14\ = CARRY(( RAMADDR2(3) ) + ( GND ) + ( \Add11~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_RAMADDR2(3),
	cin => \Add11~10\,
	sumout => \Add11~13_sumout\,
	cout => \Add11~14\);

-- Location: LABCELL_X29_Y37_N6
\RAMADDR2[0]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAMADDR2[0]~12_combout\ = (!\VGABEGIN~q\) # (!\process_3~0_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110111011101110111011101110111011101110111011101110111011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_VGABEGIN~q\,
	datab => \ALT_INV_process_3~0_combout\,
	combout => \RAMADDR2[0]~12_combout\);

-- Location: FF_X33_Y38_N11
\RAMADDR2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \Add11~13_sumout\,
	sclr => \RAMADDR2~11_combout\,
	sload => VCC,
	ena => \RAMADDR2[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => RAMADDR2(3));

-- Location: LABCELL_X31_Y37_N42
\Add11~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add11~17_sumout\ = SUM(( RAMADDR2(4) ) + ( GND ) + ( \Add11~14\ ))
-- \Add11~18\ = CARRY(( RAMADDR2(4) ) + ( GND ) + ( \Add11~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_RAMADDR2(4),
	cin => \Add11~14\,
	sumout => \Add11~17_sumout\,
	cout => \Add11~18\);

-- Location: FF_X33_Y38_N14
\RAMADDR2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \Add11~17_sumout\,
	sclr => \RAMADDR2~11_combout\,
	sload => VCC,
	ena => \RAMADDR2[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => RAMADDR2(4));

-- Location: LABCELL_X31_Y37_N45
\Add11~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add11~21_sumout\ = SUM(( RAMADDR2(5) ) + ( GND ) + ( \Add11~18\ ))
-- \Add11~22\ = CARRY(( RAMADDR2(5) ) + ( GND ) + ( \Add11~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_RAMADDR2(5),
	cin => \Add11~18\,
	sumout => \Add11~21_sumout\,
	cout => \Add11~22\);

-- Location: FF_X33_Y38_N17
\RAMADDR2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \Add11~21_sumout\,
	sclr => \RAMADDR2~11_combout\,
	sload => VCC,
	ena => \RAMADDR2[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => RAMADDR2(5));

-- Location: LABCELL_X27_Y28_N30
\Add10~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add10~1_sumout\ = SUM(( RAMADDR1(0) ) + ( VCC ) + ( !VCC ))
-- \Add10~2\ = CARRY(( RAMADDR1(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_RAMADDR1(0),
	cin => GND,
	sumout => \Add10~1_sumout\,
	cout => \Add10~2\);

-- Location: LABCELL_X27_Y28_N12
\LessThan5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan5~0_combout\ = ( RAMADDR1(7) & ( (RAMADDR1(1) & (RAMADDR1(4) & (RAMADDR1(6) & RAMADDR1(5)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_RAMADDR1(1),
	datab => ALT_INV_RAMADDR1(4),
	datac => ALT_INV_RAMADDR1(6),
	datad => ALT_INV_RAMADDR1(5),
	dataf => ALT_INV_RAMADDR1(7),
	combout => \LessThan5~0_combout\);

-- Location: LABCELL_X27_Y28_N18
\RAMADDR1[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAMADDR1[1]~0_combout\ = ( \BUFF_CTRL.ST2~q\ & ( \LessThan5~0_combout\ & ( (RAMADDR1(2) & (RAMADDR1(3) & (RAMADDR1(8) & RAMADDR1(0)))) ) ) ) # ( !\BUFF_CTRL.ST2~q\ & ( \LessThan5~0_combout\ ) ) # ( !\BUFF_CTRL.ST2~q\ & ( !\LessThan5~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111111111111110000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_RAMADDR1(2),
	datab => ALT_INV_RAMADDR1(3),
	datac => ALT_INV_RAMADDR1(8),
	datad => ALT_INV_RAMADDR1(0),
	datae => \ALT_INV_BUFF_CTRL.ST2~q\,
	dataf => \ALT_INV_LessThan5~0_combout\,
	combout => \RAMADDR1[1]~0_combout\);

-- Location: LABCELL_X27_Y14_N30
\Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~1_sumout\ = SUM(( TVADDR1(0) ) + ( VCC ) + ( !VCC ))
-- \Add0~2\ = CARRY(( TVADDR1(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_TVADDR1(0),
	cin => GND,
	sumout => \Add0~1_sumout\,
	cout => \Add0~2\);

-- Location: LABCELL_X30_Y29_N9
\u3|WideOr2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u3|WideOr2~combout\ = ( \u3|Selector4~0_combout\ & ( !\u3|videostate.VS2~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u3|ALT_INV_videostate.VS2~q\,
	dataf => \u3|ALT_INV_Selector4~0_combout\,
	combout => \u3|WideOr2~combout\);

-- Location: LABCELL_X30_Y29_N39
\u3|Selector17~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u3|Selector17~0_combout\ = ( \u3|WideOr2~combout\ & ( (\u3|videostate.EAV2~q\) # (\u3|videostate.EAV1~q\) ) ) # ( !\u3|WideOr2~combout\ & ( ((\u3|delay\(0)) # (\u3|videostate.EAV2~q\)) # (\u3|videostate.EAV1~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011111111111011101111111111101110111011101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u3|ALT_INV_videostate.EAV1~q\,
	datab => \u3|ALT_INV_videostate.EAV2~q\,
	datad => \u3|ALT_INV_delay\(0),
	dataf => \u3|ALT_INV_WideOr2~combout\,
	combout => \u3|Selector17~0_combout\);

-- Location: FF_X30_Y29_N41
\u3|delay[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	d => \u3|Selector17~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|delay\(0));

-- Location: LABCELL_X30_Y29_N57
\u3|Selector16~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u3|Selector16~0_combout\ = ( \u3|WideOr2~combout\ & ( (\u3|delay\(0) & ((\u3|videostate.EAV2~q\) # (\u3|videostate.EAV1~q\))) ) ) # ( !\u3|WideOr2~combout\ & ( ((\u3|delay\(0) & ((\u3|videostate.EAV2~q\) # (\u3|videostate.EAV1~q\)))) # (\u3|delay\(1)) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011111111111000001111111111100000111000001110000011100000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u3|ALT_INV_videostate.EAV1~q\,
	datab => \u3|ALT_INV_videostate.EAV2~q\,
	datac => \u3|ALT_INV_delay\(0),
	datad => \u3|ALT_INV_delay\(1),
	dataf => \u3|ALT_INV_WideOr2~combout\,
	combout => \u3|Selector16~0_combout\);

-- Location: FF_X30_Y29_N59
\u3|delay[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	d => \u3|Selector16~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|delay\(1));

-- Location: LABCELL_X30_Y29_N54
\u3|Selector15~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u3|Selector15~0_combout\ = ( \u3|WideOr2~combout\ & ( (\u3|delay\(1) & ((\u3|videostate.EAV2~q\) # (\u3|videostate.EAV1~q\))) ) ) # ( !\u3|WideOr2~combout\ & ( ((\u3|delay\(1) & ((\u3|videostate.EAV2~q\) # (\u3|videostate.EAV1~q\)))) # (\u3|delay\(2)) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011111111111000001111111111100000111000001110000011100000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u3|ALT_INV_videostate.EAV1~q\,
	datab => \u3|ALT_INV_videostate.EAV2~q\,
	datac => \u3|ALT_INV_delay\(1),
	datad => \u3|ALT_INV_delay\(2),
	dataf => \u3|ALT_INV_WideOr2~combout\,
	combout => \u3|Selector15~0_combout\);

-- Location: FF_X30_Y29_N56
\u3|delay[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	d => \u3|Selector15~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|delay\(2));

-- Location: LABCELL_X30_Y29_N36
\u3|Selector14~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u3|Selector14~0_combout\ = ( \u3|WideOr2~combout\ & ( (\u3|delay\(2) & ((\u3|videostate.EAV2~q\) # (\u3|videostate.EAV1~q\))) ) ) # ( !\u3|WideOr2~combout\ & ( ((\u3|delay\(2) & ((\u3|videostate.EAV2~q\) # (\u3|videostate.EAV1~q\)))) # (\u3|delay\(3)) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011111111111000001111111111100000111000001110000011100000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u3|ALT_INV_videostate.EAV1~q\,
	datab => \u3|ALT_INV_videostate.EAV2~q\,
	datac => \u3|ALT_INV_delay\(2),
	datad => \u3|ALT_INV_delay\(3),
	dataf => \u3|ALT_INV_WideOr2~combout\,
	combout => \u3|Selector14~0_combout\);

-- Location: FF_X30_Y29_N37
\u3|delay[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	d => \u3|Selector14~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|delay\(3));

-- Location: LABCELL_X29_Y28_N12
\u3|Selector0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u3|Selector0~0_combout\ = ( \u3|venable~q\ & ( \u3|delay\(3) & ( (\u3|videostate.EAV2~DUPLICATE_q\) # (\u3|videostate.EAV1~q\) ) ) ) # ( !\u3|venable~q\ & ( \u3|delay\(3) & ( (\u3|videostate.EAV2~DUPLICATE_q\) # (\u3|videostate.EAV1~q\) ) ) ) # ( 
-- \u3|venable~q\ & ( !\u3|delay\(3) & ( (\u3|videostate.EAV2~DUPLICATE_q\) # (\u3|videostate.EAV1~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010111110101111101011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u3|ALT_INV_videostate.EAV1~q\,
	datac => \u3|ALT_INV_videostate.EAV2~DUPLICATE_q\,
	datae => \u3|ALT_INV_venable~q\,
	dataf => \u3|ALT_INV_delay\(3),
	combout => \u3|Selector0~0_combout\);

-- Location: FF_X29_Y28_N14
\u3|venable\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	d => \u3|Selector0~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|venable~q\);

-- Location: FF_X29_Y26_N32
\COLOR_CTRL.GETY\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	d => \COLOR_CTRL~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COLOR_CTRL.GETY~q\);

-- Location: LABCELL_X29_Y26_N30
\COLOR_CTRL~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \COLOR_CTRL~5_combout\ = ( !\COLOR_CTRL.GETY~q\ & ( \u3|venable~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000000000001111000011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u3|ALT_INV_venable~q\,
	datae => \ALT_INV_COLOR_CTRL.GETY~q\,
	combout => \COLOR_CTRL~5_combout\);

-- Location: FF_X29_Y26_N31
\COLOR_CTRL.GETY~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	d => \COLOR_CTRL~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COLOR_CTRL.GETY~DUPLICATE_q\);

-- Location: LABCELL_X29_Y26_N39
\Comp_Y[7]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Comp_Y[7]~0_combout\ = ( \u3|venable~q\ & ( \COLOR_CTRL.GETY~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \u3|ALT_INV_venable~q\,
	dataf => \ALT_INV_COLOR_CTRL.GETY~DUPLICATE_q\,
	combout => \Comp_Y[7]~0_combout\);

-- Location: LABCELL_X29_Y26_N12
\validin~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \validin~feeder_combout\ = ( \Comp_Y[7]~0_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Comp_Y[7]~0_combout\,
	combout => \validin~feeder_combout\);

-- Location: FF_X29_Y26_N14
validin : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	d => \validin~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \validin~q\);

-- Location: MLABCELL_X28_Y26_N48
\u2|EN0~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u2|EN0~feeder_combout\ = ( \validin~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_validin~q\,
	combout => \u2|EN0~feeder_combout\);

-- Location: FF_X28_Y26_N50
\u2|EN0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	d => \u2|EN0~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|EN0~q\);

-- Location: FF_X28_Y26_N23
\u2|EN1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	asdata => \u2|EN0~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|EN1~q\);

-- Location: FF_X28_Y26_N25
\u2|EN2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	asdata => \u2|EN1~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|EN2~q\);

-- Location: LABCELL_X27_Y14_N3
\u2|enableout~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u2|enableout~feeder_combout\ = ( \u2|EN2~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u2|ALT_INV_EN2~q\,
	combout => \u2|enableout~feeder_combout\);

-- Location: FF_X27_Y14_N5
\u2|enableout\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	d => \u2|enableout~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|enableout~q\);

-- Location: LABCELL_X27_Y14_N45
\Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~21_sumout\ = SUM(( TVADDR1(5) ) + ( GND ) + ( \Add0~18\ ))
-- \Add0~22\ = CARRY(( TVADDR1(5) ) + ( GND ) + ( \Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_TVADDR1(5),
	cin => \Add0~18\,
	sumout => \Add0~21_sumout\,
	cout => \Add0~22\);

-- Location: LABCELL_X27_Y14_N48
\Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~25_sumout\ = SUM(( TVADDR1(6) ) + ( GND ) + ( \Add0~22\ ))
-- \Add0~26\ = CARRY(( TVADDR1(6) ) + ( GND ) + ( \Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_TVADDR1(6),
	cin => \Add0~22\,
	sumout => \Add0~25_sumout\,
	cout => \Add0~26\);

-- Location: LABCELL_X27_Y14_N21
\TVADDR1[8]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \TVADDR1[8]~1_combout\ = ( \u2|enableout~q\ & ( \u3|beginfrm~q\ ) ) # ( !\u2|enableout~q\ & ( \u3|beginfrm~q\ ) ) # ( \u2|enableout~q\ & ( !\u3|beginfrm~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \u2|ALT_INV_enableout~q\,
	dataf => \u3|ALT_INV_beginfrm~q\,
	combout => \TVADDR1[8]~1_combout\);

-- Location: FF_X27_Y14_N50
\TVADDR1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	d => \Add0~25_sumout\,
	sclr => \TVADDR1[8]~0_combout\,
	ena => \TVADDR1[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TVADDR1(6));

-- Location: LABCELL_X27_Y14_N51
\Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~29_sumout\ = SUM(( TVADDR1(7) ) + ( GND ) + ( \Add0~26\ ))
-- \Add0~30\ = CARRY(( TVADDR1(7) ) + ( GND ) + ( \Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_TVADDR1(7),
	cin => \Add0~26\,
	sumout => \Add0~29_sumout\,
	cout => \Add0~30\);

-- Location: FF_X27_Y14_N53
\TVADDR1[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	d => \Add0~29_sumout\,
	sclr => \TVADDR1[8]~0_combout\,
	ena => \TVADDR1[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TVADDR1(7));

-- Location: LABCELL_X27_Y14_N54
\Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~33_sumout\ = SUM(( TVADDR1(8) ) + ( GND ) + ( \Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_TVADDR1(8),
	cin => \Add0~30\,
	sumout => \Add0~33_sumout\);

-- Location: FF_X27_Y14_N56
\TVADDR1[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	d => \Add0~33_sumout\,
	sclr => \TVADDR1[8]~0_combout\,
	ena => \TVADDR1[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TVADDR1(8));

-- Location: LABCELL_X27_Y14_N24
\LessThan0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan0~0_combout\ = ( TVADDR1(8) & ( TVADDR1(1) & ( (TVADDR1(6) & (TVADDR1(7) & TVADDR1(0))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_TVADDR1(6),
	datac => ALT_INV_TVADDR1(7),
	datad => ALT_INV_TVADDR1(0),
	datae => ALT_INV_TVADDR1(8),
	dataf => ALT_INV_TVADDR1(1),
	combout => \LessThan0~0_combout\);

-- Location: LABCELL_X27_Y14_N6
\TVADDR1[8]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \TVADDR1[8]~0_combout\ = ( TVADDR1(3) & ( \LessThan0~0_combout\ & ( (!\u2|enableout~q\) # ((TVADDR1(2) & (TVADDR1(5) & TVADDR1(4)))) ) ) ) # ( !TVADDR1(3) & ( \LessThan0~0_combout\ & ( !\u2|enableout~q\ ) ) ) # ( TVADDR1(3) & ( !\LessThan0~0_combout\ & ( 
-- !\u2|enableout~q\ ) ) ) # ( !TVADDR1(3) & ( !\LessThan0~0_combout\ & ( !\u2|enableout~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011110000111100001111000011110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_TVADDR1(2),
	datab => ALT_INV_TVADDR1(5),
	datac => \u2|ALT_INV_enableout~q\,
	datad => ALT_INV_TVADDR1(4),
	datae => ALT_INV_TVADDR1(3),
	dataf => \ALT_INV_LessThan0~0_combout\,
	combout => \TVADDR1[8]~0_combout\);

-- Location: FF_X27_Y14_N32
\TVADDR1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	d => \Add0~1_sumout\,
	sclr => \TVADDR1[8]~0_combout\,
	ena => \TVADDR1[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TVADDR1(0));

-- Location: LABCELL_X27_Y14_N33
\Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~5_sumout\ = SUM(( TVADDR1(1) ) + ( GND ) + ( \Add0~2\ ))
-- \Add0~6\ = CARRY(( TVADDR1(1) ) + ( GND ) + ( \Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_TVADDR1(1),
	cin => \Add0~2\,
	sumout => \Add0~5_sumout\,
	cout => \Add0~6\);

-- Location: FF_X27_Y14_N35
\TVADDR1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	d => \Add0~5_sumout\,
	sclr => \TVADDR1[8]~0_combout\,
	ena => \TVADDR1[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TVADDR1(1));

-- Location: LABCELL_X27_Y14_N36
\Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~9_sumout\ = SUM(( TVADDR1(2) ) + ( GND ) + ( \Add0~6\ ))
-- \Add0~10\ = CARRY(( TVADDR1(2) ) + ( GND ) + ( \Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_TVADDR1(2),
	cin => \Add0~6\,
	sumout => \Add0~9_sumout\,
	cout => \Add0~10\);

-- Location: FF_X27_Y14_N38
\TVADDR1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	d => \Add0~9_sumout\,
	sclr => \TVADDR1[8]~0_combout\,
	ena => \TVADDR1[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TVADDR1(2));

-- Location: LABCELL_X27_Y14_N39
\Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~13_sumout\ = SUM(( TVADDR1(3) ) + ( GND ) + ( \Add0~10\ ))
-- \Add0~14\ = CARRY(( TVADDR1(3) ) + ( GND ) + ( \Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_TVADDR1(3),
	cin => \Add0~10\,
	sumout => \Add0~13_sumout\,
	cout => \Add0~14\);

-- Location: FF_X27_Y14_N40
\TVADDR1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	d => \Add0~13_sumout\,
	sclr => \TVADDR1[8]~0_combout\,
	ena => \TVADDR1[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TVADDR1(3));

-- Location: LABCELL_X27_Y14_N42
\Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add0~17_sumout\ = SUM(( TVADDR1(4) ) + ( GND ) + ( \Add0~14\ ))
-- \Add0~18\ = CARRY(( TVADDR1(4) ) + ( GND ) + ( \Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_TVADDR1(4),
	cin => \Add0~14\,
	sumout => \Add0~17_sumout\,
	cout => \Add0~18\);

-- Location: FF_X27_Y14_N44
\TVADDR1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	d => \Add0~17_sumout\,
	sclr => \TVADDR1[8]~0_combout\,
	ena => \TVADDR1[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TVADDR1(4));

-- Location: FF_X27_Y14_N47
\TVADDR1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	d => \Add0~21_sumout\,
	sclr => \TVADDR1[8]~0_combout\,
	ena => \TVADDR1[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TVADDR1(5));

-- Location: FF_X27_Y14_N49
\TVADDR1[6]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	d => \Add0~25_sumout\,
	sclr => \TVADDR1[8]~0_combout\,
	ena => \TVADDR1[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \TVADDR1[6]~DUPLICATE_q\);

-- Location: MLABCELL_X25_Y9_N39
\gray~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \gray~10_combout\ = ( \TVADDR1[6]~DUPLICATE_q\ & ( !TVADDR1(5) ) ) # ( !\TVADDR1[6]~DUPLICATE_q\ & ( TVADDR1(5) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_TVADDR1(5),
	dataf => \ALT_INV_TVADDR1[6]~DUPLICATE_q\,
	combout => \gray~10_combout\);

-- Location: FF_X25_Y9_N40
\TVADDR1GR[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	d => \gray~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TVADDR1GR(5));

-- Location: FF_X25_Y9_N2
\TVADDR1GR_sync0[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => TVADDR1GR(5),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TVADDR1GR_sync0(5));

-- Location: MLABCELL_X25_Y9_N9
\TVADDR1GR_sync1[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \TVADDR1GR_sync1[5]~feeder_combout\ = TVADDR1GR_sync0(5)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_TVADDR1GR_sync0(5),
	combout => \TVADDR1GR_sync1[5]~feeder_combout\);

-- Location: FF_X25_Y9_N11
\TVADDR1GR_sync1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \TVADDR1GR_sync1[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TVADDR1GR_sync1(5));

-- Location: MLABCELL_X25_Y9_N36
\gray~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \gray~9_combout\ = ( \TVADDR1[6]~DUPLICATE_q\ & ( !TVADDR1(7) ) ) # ( !\TVADDR1[6]~DUPLICATE_q\ & ( TVADDR1(7) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_TVADDR1(7),
	dataf => \ALT_INV_TVADDR1[6]~DUPLICATE_q\,
	combout => \gray~9_combout\);

-- Location: FF_X25_Y9_N37
\TVADDR1GR[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	d => \gray~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TVADDR1GR(6));

-- Location: MLABCELL_X25_Y9_N30
\TVADDR1GR_sync0[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \TVADDR1GR_sync0[6]~feeder_combout\ = ( TVADDR1GR(6) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_TVADDR1GR(6),
	combout => \TVADDR1GR_sync0[6]~feeder_combout\);

-- Location: FF_X25_Y9_N32
\TVADDR1GR_sync0[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \TVADDR1GR_sync0[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TVADDR1GR_sync0(6));

-- Location: MLABCELL_X25_Y9_N33
\TVADDR1GR_sync1[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \TVADDR1GR_sync1[6]~feeder_combout\ = TVADDR1GR_sync0(6)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_TVADDR1GR_sync0(6),
	combout => \TVADDR1GR_sync1[6]~feeder_combout\);

-- Location: FF_X25_Y9_N35
\TVADDR1GR_sync1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \TVADDR1GR_sync1[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TVADDR1GR_sync1(6));

-- Location: LABCELL_X24_Y9_N6
\gray~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \gray~8_combout\ = ( !TVADDR1(8) & ( TVADDR1(7) ) ) # ( TVADDR1(8) & ( !TVADDR1(7) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111111111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => ALT_INV_TVADDR1(8),
	dataf => ALT_INV_TVADDR1(7),
	combout => \gray~8_combout\);

-- Location: FF_X24_Y9_N7
\TVADDR1GR[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	d => \gray~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TVADDR1GR(7));

-- Location: FF_X24_Y9_N58
\TVADDR1GR_sync0[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => TVADDR1GR(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TVADDR1GR_sync0(7));

-- Location: FF_X24_Y9_N55
\TVADDR1GR_sync1[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => TVADDR1GR_sync0(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TVADDR1GR_sync1(7));

-- Location: LABCELL_X29_Y12_N54
\TVADDR1GR[8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \TVADDR1GR[8]~feeder_combout\ = ( TVADDR1(8) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_TVADDR1(8),
	combout => \TVADDR1GR[8]~feeder_combout\);

-- Location: FF_X29_Y12_N55
\TVADDR1GR[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	d => \TVADDR1GR[8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TVADDR1GR(8));

-- Location: LABCELL_X29_Y12_N0
\TVADDR1GR_sync0[8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \TVADDR1GR_sync0[8]~feeder_combout\ = ( TVADDR1GR(8) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_TVADDR1GR(8),
	combout => \TVADDR1GR_sync0[8]~feeder_combout\);

-- Location: FF_X29_Y12_N2
\TVADDR1GR_sync0[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \TVADDR1GR_sync0[8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TVADDR1GR_sync0(8));

-- Location: LABCELL_X29_Y12_N24
\TVADDR1GR_sync1[8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \TVADDR1GR_sync1[8]~feeder_combout\ = TVADDR1GR_sync0(8)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_TVADDR1GR_sync0(8),
	combout => \TVADDR1GR_sync1[8]~feeder_combout\);

-- Location: FF_X29_Y12_N26
\TVADDR1GR_sync1[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \TVADDR1GR_sync1[8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TVADDR1GR_sync1(8));

-- Location: LABCELL_X24_Y9_N54
\binary~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \binary~8_combout\ = ( !TVADDR1GR_sync1(7) & ( TVADDR1GR_sync1(8) ) ) # ( TVADDR1GR_sync1(7) & ( !TVADDR1GR_sync1(8) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111111111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => ALT_INV_TVADDR1GR_sync1(7),
	dataf => ALT_INV_TVADDR1GR_sync1(8),
	combout => \binary~8_combout\);

-- Location: MLABCELL_X25_Y9_N48
\gray~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \gray~11_combout\ = ( TVADDR1(4) & ( !TVADDR1(5) ) ) # ( !TVADDR1(4) & ( TVADDR1(5) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_TVADDR1(5),
	dataf => ALT_INV_TVADDR1(4),
	combout => \gray~11_combout\);

-- Location: FF_X25_Y9_N49
\TVADDR1GR[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	d => \gray~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TVADDR1GR(4));

-- Location: MLABCELL_X25_Y9_N6
\TVADDR1GR_sync0[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \TVADDR1GR_sync0[4]~feeder_combout\ = ( TVADDR1GR(4) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_TVADDR1GR(4),
	combout => \TVADDR1GR_sync0[4]~feeder_combout\);

-- Location: FF_X25_Y9_N7
\TVADDR1GR_sync0[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \TVADDR1GR_sync0[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TVADDR1GR_sync0(4));

-- Location: FF_X25_Y9_N13
\TVADDR1GR_sync1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => TVADDR1GR_sync0(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TVADDR1GR_sync1(4));

-- Location: LABCELL_X29_Y9_N54
\binary~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \binary~14_combout\ = !TVADDR1GR_sync1(5) $ (!TVADDR1GR_sync1(6) $ (!\binary~8_combout\ $ (!TVADDR1GR_sync1(4))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100110010110011010011001011001101001100101100110100110010110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_TVADDR1GR_sync1(5),
	datab => ALT_INV_TVADDR1GR_sync1(6),
	datac => \ALT_INV_binary~8_combout\,
	datad => ALT_INV_TVADDR1GR_sync1(4),
	combout => \binary~14_combout\);

-- Location: FF_X29_Y9_N56
\TVADDR1_bin[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \binary~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TVADDR1_bin(4));

-- Location: LABCELL_X29_Y9_N57
\binary~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \binary~15_combout\ = ( \binary~8_combout\ & ( !TVADDR1GR_sync1(5) $ (TVADDR1GR_sync1(6)) ) ) # ( !\binary~8_combout\ & ( !TVADDR1GR_sync1(5) $ (!TVADDR1GR_sync1(6)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011010011001100110011001100110011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_TVADDR1GR_sync1(5),
	datab => ALT_INV_TVADDR1GR_sync1(6),
	dataf => \ALT_INV_binary~8_combout\,
	combout => \binary~15_combout\);

-- Location: FF_X29_Y9_N59
\TVADDR1_bin[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \binary~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TVADDR1_bin(5));

-- Location: LABCELL_X29_Y9_N0
\Add2~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~13_sumout\ = SUM(( TVADDR2(0) ) + ( VCC ) + ( !VCC ))
-- \Add2~14\ = CARRY(( TVADDR2(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_TVADDR2(0),
	cin => GND,
	sumout => \Add2~13_sumout\,
	cout => \Add2~14\);

-- Location: LABCELL_X29_Y9_N15
\Add2~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~33_sumout\ = SUM(( TVADDR2(5) ) + ( GND ) + ( \Add2~30\ ))
-- \Add2~34\ = CARRY(( TVADDR2(5) ) + ( GND ) + ( \Add2~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_TVADDR2(5),
	cin => \Add2~30\,
	sumout => \Add2~33_sumout\,
	cout => \Add2~34\);

-- Location: LABCELL_X29_Y9_N18
\Add2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~1_sumout\ = SUM(( TVADDR2(6) ) + ( GND ) + ( \Add2~34\ ))
-- \Add2~2\ = CARRY(( TVADDR2(6) ) + ( GND ) + ( \Add2~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_TVADDR2(6),
	cin => \Add2~34\,
	sumout => \Add2~1_sumout\,
	cout => \Add2~2\);

-- Location: FF_X28_Y9_N50
\TVADDR1_bin[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => \binary~8_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TVADDR1_bin(7));

-- Location: LABCELL_X29_Y9_N21
\Add2~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~5_sumout\ = SUM(( TVADDR2(7) ) + ( GND ) + ( \Add2~2\ ))
-- \Add2~6\ = CARRY(( TVADDR2(7) ) + ( GND ) + ( \Add2~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_TVADDR2(7),
	cin => \Add2~2\,
	sumout => \Add2~5_sumout\,
	cout => \Add2~6\);

-- Location: LABCELL_X29_Y9_N24
\Add2~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~9_sumout\ = SUM(( TVADDR2(8) ) + ( GND ) + ( \Add2~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_TVADDR2(8),
	cin => \Add2~6\,
	sumout => \Add2~9_sumout\);

-- Location: LABCELL_X29_Y9_N48
\TVADDR2[8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \TVADDR2[8]~feeder_combout\ = ( \Add2~9_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add2~9_sumout\,
	combout => \TVADDR2[8]~feeder_combout\);

-- Location: FF_X29_Y9_N49
\TVADDR2[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \TVADDR2[8]~feeder_combout\,
	sclr => \Selector36~3_combout\,
	ena => \TVADDR2[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TVADDR2(8));

-- Location: MLABCELL_X28_Y9_N45
\binary~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \binary~9_combout\ = ( \binary~8_combout\ & ( !TVADDR1GR_sync1(6) ) ) # ( !\binary~8_combout\ & ( TVADDR1GR_sync1(6) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_TVADDR1GR_sync1(6),
	dataf => \ALT_INV_binary~8_combout\,
	combout => \binary~9_combout\);

-- Location: FF_X28_Y9_N47
\TVADDR1_bin[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \binary~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TVADDR1_bin(6));

-- Location: FF_X29_Y12_N25
\TVADDR1GR_sync1[8]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \TVADDR1GR_sync1[8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \TVADDR1GR_sync1[8]~DUPLICATE_q\);

-- Location: FF_X28_Y9_N53
\TVADDR1_bin[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => \TVADDR1GR_sync1[8]~DUPLICATE_q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TVADDR1_bin(8));

-- Location: MLABCELL_X28_Y9_N18
\Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal0~0_combout\ = ( TVADDR2(6) & ( TVADDR1_bin(8) & ( (TVADDR2(8) & (TVADDR1_bin(6) & (!TVADDR1_bin(7) $ (TVADDR2(7))))) ) ) ) # ( !TVADDR2(6) & ( TVADDR1_bin(8) & ( (TVADDR2(8) & (!TVADDR1_bin(6) & (!TVADDR1_bin(7) $ (TVADDR2(7))))) ) ) ) # ( 
-- TVADDR2(6) & ( !TVADDR1_bin(8) & ( (!TVADDR2(8) & (TVADDR1_bin(6) & (!TVADDR1_bin(7) $ (TVADDR2(7))))) ) ) ) # ( !TVADDR2(6) & ( !TVADDR1_bin(8) & ( (!TVADDR2(8) & (!TVADDR1_bin(6) & (!TVADDR1_bin(7) $ (TVADDR2(7))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001000000000000000000001001000000001001000000000000000000001001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_TVADDR1_bin(7),
	datab => ALT_INV_TVADDR2(7),
	datac => ALT_INV_TVADDR2(8),
	datad => ALT_INV_TVADDR1_bin(6),
	datae => ALT_INV_TVADDR2(6),
	dataf => ALT_INV_TVADDR1_bin(8),
	combout => \Equal0~0_combout\);

-- Location: MLABCELL_X25_Y9_N21
\gray~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \gray~13_combout\ = ( TVADDR1(3) & ( !TVADDR1(2) ) ) # ( !TVADDR1(3) & ( TVADDR1(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_TVADDR1(2),
	dataf => ALT_INV_TVADDR1(3),
	combout => \gray~13_combout\);

-- Location: FF_X25_Y9_N22
\TVADDR1GR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	d => \gray~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TVADDR1GR(2));

-- Location: MLABCELL_X25_Y9_N42
\TVADDR1GR_sync0[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \TVADDR1GR_sync0[2]~feeder_combout\ = ( TVADDR1GR(2) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_TVADDR1GR(2),
	combout => \TVADDR1GR_sync0[2]~feeder_combout\);

-- Location: FF_X25_Y9_N44
\TVADDR1GR_sync0[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \TVADDR1GR_sync0[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TVADDR1GR_sync0(2));

-- Location: MLABCELL_X25_Y9_N45
\TVADDR1GR_sync1[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \TVADDR1GR_sync1[2]~feeder_combout\ = TVADDR1GR_sync0(2)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_TVADDR1GR_sync0(2),
	combout => \TVADDR1GR_sync1[2]~feeder_combout\);

-- Location: FF_X25_Y9_N47
\TVADDR1GR_sync1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \TVADDR1GR_sync1[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TVADDR1GR_sync1(2));

-- Location: FF_X25_Y9_N14
\TVADDR1GR_sync1[4]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => TVADDR1GR_sync0(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \TVADDR1GR_sync1[4]~DUPLICATE_q\);

-- Location: LABCELL_X27_Y12_N39
\gray~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \gray~12_combout\ = ( !TVADDR1(4) & ( TVADDR1(3) ) ) # ( TVADDR1(4) & ( !TVADDR1(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111111111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => ALT_INV_TVADDR1(4),
	dataf => ALT_INV_TVADDR1(3),
	combout => \gray~12_combout\);

-- Location: FF_X27_Y12_N40
\TVADDR1GR[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	d => \gray~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TVADDR1GR(3));

-- Location: LABCELL_X27_Y12_N51
\TVADDR1GR_sync0[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \TVADDR1GR_sync0[3]~feeder_combout\ = ( TVADDR1GR(3) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_TVADDR1GR(3),
	combout => \TVADDR1GR_sync0[3]~feeder_combout\);

-- Location: FF_X27_Y12_N52
\TVADDR1GR_sync0[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \TVADDR1GR_sync0[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TVADDR1GR_sync0(3));

-- Location: FF_X25_Y9_N17
\TVADDR1GR_sync1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => TVADDR1GR_sync0(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TVADDR1GR_sync1(3));

-- Location: MLABCELL_X25_Y9_N15
\binary~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \binary~10_combout\ = ( TVADDR1GR_sync1(3) & ( TVADDR1GR_sync1(6) & ( !TVADDR1GR_sync1(8) $ (!\TVADDR1GR_sync1[4]~DUPLICATE_q\ $ (!TVADDR1GR_sync1(5) $ (!TVADDR1GR_sync1(7)))) ) ) ) # ( !TVADDR1GR_sync1(3) & ( TVADDR1GR_sync1(6) & ( !TVADDR1GR_sync1(8) $ 
-- (!\TVADDR1GR_sync1[4]~DUPLICATE_q\ $ (!TVADDR1GR_sync1(5) $ (TVADDR1GR_sync1(7)))) ) ) ) # ( TVADDR1GR_sync1(3) & ( !TVADDR1GR_sync1(6) & ( !TVADDR1GR_sync1(8) $ (!\TVADDR1GR_sync1[4]~DUPLICATE_q\ $ (!TVADDR1GR_sync1(5) $ (TVADDR1GR_sync1(7)))) ) ) ) # ( 
-- !TVADDR1GR_sync1(3) & ( !TVADDR1GR_sync1(6) & ( !TVADDR1GR_sync1(8) $ (!\TVADDR1GR_sync1[4]~DUPLICATE_q\ $ (!TVADDR1GR_sync1(5) $ (!TVADDR1GR_sync1(7)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100110010110100101100110100110010110011010010110100110010110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_TVADDR1GR_sync1(8),
	datab => \ALT_INV_TVADDR1GR_sync1[4]~DUPLICATE_q\,
	datac => ALT_INV_TVADDR1GR_sync1(5),
	datad => ALT_INV_TVADDR1GR_sync1(7),
	datae => ALT_INV_TVADDR1GR_sync1(3),
	dataf => ALT_INV_TVADDR1GR_sync1(6),
	combout => \binary~10_combout\);

-- Location: LABCELL_X29_Y9_N36
\binary~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \binary~13_combout\ = !TVADDR1GR_sync1(2) $ (!\binary~10_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_TVADDR1GR_sync1(2),
	datab => \ALT_INV_binary~10_combout\,
	combout => \binary~13_combout\);

-- Location: FF_X29_Y9_N37
\TVADDR1_bin[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \binary~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TVADDR1_bin(2));

-- Location: FF_X27_Y14_N34
\TVADDR1[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	d => \Add0~5_sumout\,
	sclr => \TVADDR1[8]~0_combout\,
	ena => \TVADDR1[8]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \TVADDR1[1]~DUPLICATE_q\);

-- Location: MLABCELL_X25_Y9_N18
\gray~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \gray~14_combout\ = ( \TVADDR1[1]~DUPLICATE_q\ & ( !TVADDR1(2) ) ) # ( !\TVADDR1[1]~DUPLICATE_q\ & ( TVADDR1(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_TVADDR1(2),
	dataf => \ALT_INV_TVADDR1[1]~DUPLICATE_q\,
	combout => \gray~14_combout\);

-- Location: FF_X25_Y9_N19
\TVADDR1GR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	d => \gray~14_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TVADDR1GR(1));

-- Location: FF_X25_Y9_N58
\TVADDR1GR_sync0[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => TVADDR1GR(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TVADDR1GR_sync0(1));

-- Location: FF_X25_Y9_N4
\TVADDR1GR_sync1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => TVADDR1GR_sync0(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TVADDR1GR_sync1(1));

-- Location: LABCELL_X29_Y9_N39
\binary~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \binary~12_combout\ = ( TVADDR1GR_sync1(1) & ( !TVADDR1GR_sync1(2) $ (\binary~10_combout\) ) ) # ( !TVADDR1GR_sync1(1) & ( !TVADDR1GR_sync1(2) $ (!\binary~10_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011010011001100110011001100110011001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_TVADDR1GR_sync1(2),
	datab => \ALT_INV_binary~10_combout\,
	dataf => ALT_INV_TVADDR1GR_sync1(1),
	combout => \binary~12_combout\);

-- Location: FF_X29_Y9_N41
\TVADDR1_bin[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \binary~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TVADDR1_bin(1));

-- Location: MLABCELL_X25_Y9_N51
\gray~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \gray~15_combout\ = ( \TVADDR1[1]~DUPLICATE_q\ & ( !TVADDR1(0) ) ) # ( !\TVADDR1[1]~DUPLICATE_q\ & ( TVADDR1(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010110101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_TVADDR1(0),
	dataf => \ALT_INV_TVADDR1[1]~DUPLICATE_q\,
	combout => \gray~15_combout\);

-- Location: FF_X25_Y9_N52
\TVADDR1GR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	d => \gray~15_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TVADDR1GR(0));

-- Location: MLABCELL_X25_Y9_N54
\TVADDR1GR_sync0[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \TVADDR1GR_sync0[0]~feeder_combout\ = ( TVADDR1GR(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_TVADDR1GR(0),
	combout => \TVADDR1GR_sync0[0]~feeder_combout\);

-- Location: FF_X25_Y9_N56
\TVADDR1GR_sync0[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \TVADDR1GR_sync0[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TVADDR1GR_sync0(0));

-- Location: MLABCELL_X25_Y11_N3
\TVADDR1GR_sync1[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \TVADDR1GR_sync1[0]~feeder_combout\ = ( TVADDR1GR_sync0(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_TVADDR1GR_sync0(0),
	combout => \TVADDR1GR_sync1[0]~feeder_combout\);

-- Location: FF_X25_Y11_N4
\TVADDR1GR_sync1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \TVADDR1GR_sync1[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TVADDR1GR_sync1(0));

-- Location: MLABCELL_X25_Y9_N3
\binary~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \binary~11_combout\ = ( TVADDR1GR_sync1(1) & ( \binary~10_combout\ & ( !TVADDR1GR_sync1(0) $ (!TVADDR1GR_sync1(2)) ) ) ) # ( !TVADDR1GR_sync1(1) & ( \binary~10_combout\ & ( !TVADDR1GR_sync1(0) $ (TVADDR1GR_sync1(2)) ) ) ) # ( TVADDR1GR_sync1(1) & ( 
-- !\binary~10_combout\ & ( !TVADDR1GR_sync1(0) $ (TVADDR1GR_sync1(2)) ) ) ) # ( !TVADDR1GR_sync1(1) & ( !\binary~10_combout\ & ( !TVADDR1GR_sync1(0) $ (!TVADDR1GR_sync1(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101001011010101001011010010110100101101001010101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_TVADDR1GR_sync1(0),
	datac => ALT_INV_TVADDR1GR_sync1(2),
	datae => ALT_INV_TVADDR1GR_sync1(1),
	dataf => \ALT_INV_binary~10_combout\,
	combout => \binary~11_combout\);

-- Location: LABCELL_X24_Y9_N15
\TVADDR1_bin[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \TVADDR1_bin[0]~feeder_combout\ = \binary~11_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_binary~11_combout\,
	combout => \TVADDR1_bin[0]~feeder_combout\);

-- Location: FF_X24_Y9_N16
\TVADDR1_bin[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \TVADDR1_bin[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TVADDR1_bin(0));

-- Location: LABCELL_X29_Y9_N45
\Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal0~1_combout\ = ( TVADDR2(2) & ( TVADDR1_bin(0) & ( (TVADDR1_bin(2) & (TVADDR2(0) & (!TVADDR2(1) $ (TVADDR1_bin(1))))) ) ) ) # ( !TVADDR2(2) & ( TVADDR1_bin(0) & ( (!TVADDR1_bin(2) & (TVADDR2(0) & (!TVADDR2(1) $ (TVADDR1_bin(1))))) ) ) ) # ( 
-- TVADDR2(2) & ( !TVADDR1_bin(0) & ( (TVADDR1_bin(2) & (!TVADDR2(0) & (!TVADDR2(1) $ (TVADDR1_bin(1))))) ) ) ) # ( !TVADDR2(2) & ( !TVADDR1_bin(0) & ( (!TVADDR1_bin(2) & (!TVADDR2(0) & (!TVADDR2(1) $ (TVADDR1_bin(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000010000000000001000010000000000000000100001000000000000100001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_TVADDR2(1),
	datab => ALT_INV_TVADDR1_bin(2),
	datac => ALT_INV_TVADDR1_bin(1),
	datad => ALT_INV_TVADDR2(0),
	datae => ALT_INV_TVADDR2(2),
	dataf => ALT_INV_TVADDR1_bin(0),
	combout => \Equal0~1_combout\);

-- Location: LABCELL_X31_Y37_N48
\Add11~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add11~25_sumout\ = SUM(( RAMADDR2(6) ) + ( GND ) + ( \Add11~22\ ))
-- \Add11~26\ = CARRY(( RAMADDR2(6) ) + ( GND ) + ( \Add11~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_RAMADDR2(6),
	cin => \Add11~22\,
	sumout => \Add11~25_sumout\,
	cout => \Add11~26\);

-- Location: FF_X33_Y38_N20
\RAMADDR2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \Add11~25_sumout\,
	sclr => \RAMADDR2~11_combout\,
	sload => VCC,
	ena => \RAMADDR2[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => RAMADDR2(6));

-- Location: LABCELL_X31_Y37_N51
\Add11~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add11~29_sumout\ = SUM(( RAMADDR2(7) ) + ( GND ) + ( \Add11~26\ ))
-- \Add11~30\ = CARRY(( RAMADDR2(7) ) + ( GND ) + ( \Add11~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_RAMADDR2(7),
	cin => \Add11~26\,
	sumout => \Add11~29_sumout\,
	cout => \Add11~30\);

-- Location: FF_X33_Y38_N23
\RAMADDR2[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \Add11~29_sumout\,
	sclr => \RAMADDR2~11_combout\,
	sload => VCC,
	ena => \RAMADDR2[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => RAMADDR2(7));

-- Location: LABCELL_X31_Y37_N54
\Add11~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add11~33_sumout\ = SUM(( RAMADDR2(8) ) + ( GND ) + ( \Add11~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_RAMADDR2(8),
	cin => \Add11~30\,
	sumout => \Add11~33_sumout\);

-- Location: FF_X33_Y38_N26
\RAMADDR2[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \Add11~33_sumout\,
	sclr => \RAMADDR2~11_combout\,
	sload => VCC,
	ena => \RAMADDR2[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => RAMADDR2(8));

-- Location: FF_X33_Y36_N40
\RAMADDR2GR[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => RAMADDR2(8),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => RAMADDR2GR(8));

-- Location: FF_X33_Y36_N10
\RAMADDR2GR_sync0[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => RAMADDR2GR(8),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => RAMADDR2GR_sync0(8));

-- Location: FF_X33_Y36_N49
\RAMADDR2GR_sync1[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => RAMADDR2GR_sync0(8),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => RAMADDR2GR_sync1(8));

-- Location: FF_X33_Y36_N2
\RAMADDR2_bin[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => RAMADDR2GR_sync1(8),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => RAMADDR2_bin(8));

-- Location: LABCELL_X33_Y37_N54
\gray~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \gray~17_combout\ = !RAMADDR2(6) $ (!RAMADDR2(7))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110000111100001111000011110000111100001111000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_RAMADDR2(6),
	datac => ALT_INV_RAMADDR2(7),
	combout => \gray~17_combout\);

-- Location: FF_X33_Y37_N43
\RAMADDR2GR[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \gray~17_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => RAMADDR2GR(6));

-- Location: FF_X33_Y37_N26
\RAMADDR2GR_sync0[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => RAMADDR2GR(6),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => RAMADDR2GR_sync0(6));

-- Location: LABCELL_X33_Y37_N15
\RAMADDR2GR_sync1[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAMADDR2GR_sync1[6]~feeder_combout\ = RAMADDR2GR_sync0(6)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_RAMADDR2GR_sync0(6),
	combout => \RAMADDR2GR_sync1[6]~feeder_combout\);

-- Location: FF_X33_Y37_N17
\RAMADDR2GR_sync1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \RAMADDR2GR_sync1[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => RAMADDR2GR_sync1(6));

-- Location: LABCELL_X30_Y37_N39
\gray~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \gray~16_combout\ = ( RAMADDR2(8) & ( !RAMADDR2(7) ) ) # ( !RAMADDR2(8) & ( RAMADDR2(7) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_RAMADDR2(7),
	dataf => ALT_INV_RAMADDR2(8),
	combout => \gray~16_combout\);

-- Location: FF_X30_Y37_N40
\RAMADDR2GR[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \gray~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => RAMADDR2GR(7));

-- Location: FF_X30_Y37_N28
\RAMADDR2GR_sync0[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => RAMADDR2GR(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => RAMADDR2GR_sync0(7));

-- Location: FF_X33_Y37_N29
\RAMADDR2GR_sync1[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => RAMADDR2GR_sync0(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => RAMADDR2GR_sync1(7));

-- Location: LABCELL_X33_Y37_N0
\binary~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \binary~16_combout\ = ( RAMADDR2GR_sync1(8) & ( !RAMADDR2GR_sync1(7) ) ) # ( !RAMADDR2GR_sync1(8) & ( RAMADDR2GR_sync1(7) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_RAMADDR2GR_sync1(7),
	dataf => ALT_INV_RAMADDR2GR_sync1(8),
	combout => \binary~16_combout\);

-- Location: LABCELL_X33_Y37_N6
\binary~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \binary~17_combout\ = ( \binary~16_combout\ & ( !RAMADDR2GR_sync1(6) ) ) # ( !\binary~16_combout\ & ( RAMADDR2GR_sync1(6) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011110011001100110000110011001100111100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_RAMADDR2GR_sync1(6),
	datae => \ALT_INV_binary~16_combout\,
	combout => \binary~17_combout\);

-- Location: FF_X33_Y37_N8
\RAMADDR2_bin[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \binary~17_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => RAMADDR2_bin(6));

-- Location: FF_X33_Y37_N34
\RAMADDR2_bin[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => \binary~16_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => RAMADDR2_bin(7));

-- Location: LABCELL_X33_Y36_N51
\Equal1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal1~0_combout\ = ( RAMFULL_POINTER(8) & ( RAMADDR2_bin(7) & ( (RAMADDR2_bin(8) & (RAMFULL_POINTER(7) & (!RAMFULL_POINTER(6) $ (RAMADDR2_bin(6))))) ) ) ) # ( !RAMFULL_POINTER(8) & ( RAMADDR2_bin(7) & ( (!RAMADDR2_bin(8) & (RAMFULL_POINTER(7) & 
-- (!RAMFULL_POINTER(6) $ (RAMADDR2_bin(6))))) ) ) ) # ( RAMFULL_POINTER(8) & ( !RAMADDR2_bin(7) & ( (RAMADDR2_bin(8) & (!RAMFULL_POINTER(7) & (!RAMFULL_POINTER(6) $ (RAMADDR2_bin(6))))) ) ) ) # ( !RAMFULL_POINTER(8) & ( !RAMADDR2_bin(7) & ( 
-- (!RAMADDR2_bin(8) & (!RAMFULL_POINTER(7) & (!RAMFULL_POINTER(6) $ (RAMADDR2_bin(6))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000001000010000000000010000100000000000100001000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_RAMADDR2_bin(8),
	datab => ALT_INV_RAMFULL_POINTER(7),
	datac => ALT_INV_RAMFULL_POINTER(6),
	datad => ALT_INV_RAMADDR2_bin(6),
	datae => ALT_INV_RAMFULL_POINTER(8),
	dataf => ALT_INV_RAMADDR2_bin(7),
	combout => \Equal1~0_combout\);

-- Location: LABCELL_X29_Y20_N51
\Equal1~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal1~3_combout\ = ( \Equal1~1_combout\ & ( (\Equal1~0_combout\ & \Equal1~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Equal1~0_combout\,
	datad => \ALT_INV_Equal1~2_combout\,
	dataf => \ALT_INV_Equal1~1_combout\,
	combout => \Equal1~3_combout\);

-- Location: LABCELL_X29_Y20_N48
\Selector5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector5~0_combout\ = ( \Equal1~3_combout\ & ( ((\BUFF_CTRL.ST0~q\ & ((!\BUFF_WAIT~q\) # (!\BUFF_CTRL.ST2~q\)))) # (\SDRAM_RE_N~q\) ) ) # ( !\Equal1~3_combout\ & ( (!\BUFF_CTRL.ST2~q\ & (((\SDRAM_RE_N~q\)) # (\BUFF_CTRL.ST0~q\))) # (\BUFF_CTRL.ST2~q\ & 
-- (((\BUFF_WAIT~q\ & \SDRAM_RE_N~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000011110011010100001111001101010100111111110101010011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_BUFF_CTRL.ST0~q\,
	datab => \ALT_INV_BUFF_WAIT~q\,
	datac => \ALT_INV_BUFF_CTRL.ST2~q\,
	datad => \ALT_INV_SDRAM_RE_N~q\,
	dataf => \ALT_INV_Equal1~3_combout\,
	combout => \Selector5~0_combout\);

-- Location: FF_X29_Y20_N49
SDRAM_RE_N : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Selector5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SDRAM_RE_N~q\);

-- Location: MLABCELL_X28_Y12_N0
\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	combout => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\);

-- Location: FF_X28_Y12_N2
\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1));

-- Location: MLABCELL_X28_Y12_N3
\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\ = \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(1)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain\(1),
	combout => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\);

-- Location: FF_X28_Y12_N5
\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0));

-- Location: FF_X28_Y7_N2
\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain\(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\);

-- Location: FF_X21_Y6_N38
\u0|new_sdram_controller_0|i_state.010\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|Selector9~0_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|i_state.010~q\);

-- Location: MLABCELL_X21_Y6_N3
\u0|new_sdram_controller_0|Selector6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|Selector6~0_combout\ = ( \u0|new_sdram_controller_0|i_state.000~q\ & ( !\u0|new_sdram_controller_0|i_state.010~q\ $ (!\u0|new_sdram_controller_0|i_refs\(0)) ) ) # ( !\u0|new_sdram_controller_0|i_state.000~q\ & ( 
-- (\u0|new_sdram_controller_0|i_state.010~q\ & !\u0|new_sdram_controller_0|i_refs\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000001010101101010100101010110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|new_sdram_controller_0|ALT_INV_i_state.010~q\,
	datad => \u0|new_sdram_controller_0|ALT_INV_i_refs\(0),
	dataf => \u0|new_sdram_controller_0|ALT_INV_i_state.000~q\,
	combout => \u0|new_sdram_controller_0|Selector6~0_combout\);

-- Location: FF_X21_Y6_N5
\u0|new_sdram_controller_0|i_refs[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|Selector6~0_combout\,
	ena => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|i_refs\(0));

-- Location: MLABCELL_X21_Y6_N0
\u0|new_sdram_controller_0|Selector5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|Selector5~0_combout\ = ( \u0|new_sdram_controller_0|i_state.000~q\ & ( !\u0|new_sdram_controller_0|i_refs\(1) $ (((!\u0|new_sdram_controller_0|i_state.010~q\) # (!\u0|new_sdram_controller_0|i_refs\(0)))) ) ) # ( 
-- !\u0|new_sdram_controller_0|i_state.000~q\ & ( (\u0|new_sdram_controller_0|i_state.010~q\ & (!\u0|new_sdram_controller_0|i_refs\(0) $ (!\u0|new_sdram_controller_0|i_refs\(1)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010101010000000001010101000000000101111110100000010111111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|new_sdram_controller_0|ALT_INV_i_state.010~q\,
	datac => \u0|new_sdram_controller_0|ALT_INV_i_refs\(0),
	datad => \u0|new_sdram_controller_0|ALT_INV_i_refs\(1),
	dataf => \u0|new_sdram_controller_0|ALT_INV_i_state.000~q\,
	combout => \u0|new_sdram_controller_0|Selector5~0_combout\);

-- Location: FF_X21_Y6_N1
\u0|new_sdram_controller_0|i_refs[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|Selector5~0_combout\,
	ena => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|i_refs\(1));

-- Location: MLABCELL_X21_Y6_N21
\u0|new_sdram_controller_0|Selector4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|Selector4~0_combout\ = ( \u0|new_sdram_controller_0|i_state.010~DUPLICATE_q\ & ( !\u0|new_sdram_controller_0|i_refs\(2) $ (((!\u0|new_sdram_controller_0|i_refs\(0)) # (!\u0|new_sdram_controller_0|i_refs\(1)))) ) ) # ( 
-- !\u0|new_sdram_controller_0|i_state.010~DUPLICATE_q\ & ( (\u0|new_sdram_controller_0|i_state.000~q\ & \u0|new_sdram_controller_0|i_refs\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111100010001111011100001000111101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|new_sdram_controller_0|ALT_INV_i_refs\(0),
	datab => \u0|new_sdram_controller_0|ALT_INV_i_refs\(1),
	datac => \u0|new_sdram_controller_0|ALT_INV_i_state.000~q\,
	datad => \u0|new_sdram_controller_0|ALT_INV_i_refs\(2),
	dataf => \u0|new_sdram_controller_0|ALT_INV_i_state.010~DUPLICATE_q\,
	combout => \u0|new_sdram_controller_0|Selector4~0_combout\);

-- Location: FF_X21_Y6_N22
\u0|new_sdram_controller_0|i_refs[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|Selector4~0_combout\,
	ena => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|i_refs\(2));

-- Location: MLABCELL_X21_Y6_N18
\u0|new_sdram_controller_0|Selector19~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|Selector19~0_combout\ = ( !\u0|new_sdram_controller_0|i_refs\(2) & ( (\u0|new_sdram_controller_0|i_refs\(0) & !\u0|new_sdram_controller_0|i_refs\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|new_sdram_controller_0|ALT_INV_i_refs\(0),
	datab => \u0|new_sdram_controller_0|ALT_INV_i_refs\(1),
	dataf => \u0|new_sdram_controller_0|ALT_INV_i_refs\(2),
	combout => \u0|new_sdram_controller_0|Selector19~0_combout\);

-- Location: MLABCELL_X25_Y8_N0
\u0|new_sdram_controller_0|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|Add0~13_sumout\ = SUM(( !\u0|new_sdram_controller_0|refresh_counter\(0) ) + ( VCC ) + ( !VCC ))
-- \u0|new_sdram_controller_0|Add0~14\ = CARRY(( !\u0|new_sdram_controller_0|refresh_counter\(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|new_sdram_controller_0|ALT_INV_refresh_counter\(0),
	cin => GND,
	sumout => \u0|new_sdram_controller_0|Add0~13_sumout\,
	cout => \u0|new_sdram_controller_0|Add0~14\);

-- Location: LABCELL_X24_Y8_N39
\u0|new_sdram_controller_0|refresh_counter[0]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|refresh_counter[0]~11_combout\ = !\u0|new_sdram_controller_0|Add0~13_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|new_sdram_controller_0|ALT_INV_Add0~13_sumout\,
	combout => \u0|new_sdram_controller_0|refresh_counter[0]~11_combout\);

-- Location: FF_X24_Y8_N40
\u0|new_sdram_controller_0|refresh_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|refresh_counter[0]~11_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|refresh_counter\(0));

-- Location: MLABCELL_X25_Y8_N3
\u0|new_sdram_controller_0|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|Add0~9_sumout\ = SUM(( !\u0|new_sdram_controller_0|refresh_counter\(1) ) + ( VCC ) + ( \u0|new_sdram_controller_0|Add0~14\ ))
-- \u0|new_sdram_controller_0|Add0~10\ = CARRY(( !\u0|new_sdram_controller_0|refresh_counter\(1) ) + ( VCC ) + ( \u0|new_sdram_controller_0|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|new_sdram_controller_0|ALT_INV_refresh_counter\(1),
	cin => \u0|new_sdram_controller_0|Add0~14\,
	sumout => \u0|new_sdram_controller_0|Add0~9_sumout\,
	cout => \u0|new_sdram_controller_0|Add0~10\);

-- Location: MLABCELL_X25_Y8_N45
\u0|new_sdram_controller_0|refresh_counter[1]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|refresh_counter[1]~10_combout\ = !\u0|new_sdram_controller_0|Add0~9_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|new_sdram_controller_0|ALT_INV_Add0~9_sumout\,
	combout => \u0|new_sdram_controller_0|refresh_counter[1]~10_combout\);

-- Location: FF_X25_Y8_N47
\u0|new_sdram_controller_0|refresh_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|refresh_counter[1]~10_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|refresh_counter\(1));

-- Location: FF_X24_Y8_N34
\u0|new_sdram_controller_0|refresh_counter[12]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|refresh_counter~2_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|refresh_counter[12]~DUPLICATE_q\);

-- Location: MLABCELL_X25_Y8_N6
\u0|new_sdram_controller_0|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|Add0~5_sumout\ = SUM(( !\u0|new_sdram_controller_0|refresh_counter\(2) ) + ( VCC ) + ( \u0|new_sdram_controller_0|Add0~10\ ))
-- \u0|new_sdram_controller_0|Add0~6\ = CARRY(( !\u0|new_sdram_controller_0|refresh_counter\(2) ) + ( VCC ) + ( \u0|new_sdram_controller_0|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|new_sdram_controller_0|ALT_INV_refresh_counter\(2),
	cin => \u0|new_sdram_controller_0|Add0~10\,
	sumout => \u0|new_sdram_controller_0|Add0~5_sumout\,
	cout => \u0|new_sdram_controller_0|Add0~6\);

-- Location: LABCELL_X24_Y8_N45
\u0|new_sdram_controller_0|refresh_counter[2]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|refresh_counter[2]~9_combout\ = !\u0|new_sdram_controller_0|Add0~5_sumout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|new_sdram_controller_0|ALT_INV_Add0~5_sumout\,
	combout => \u0|new_sdram_controller_0|refresh_counter[2]~9_combout\);

-- Location: FF_X24_Y8_N46
\u0|new_sdram_controller_0|refresh_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|refresh_counter[2]~9_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|refresh_counter\(2));

-- Location: MLABCELL_X25_Y8_N9
\u0|new_sdram_controller_0|Add0~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|Add0~53_sumout\ = SUM(( !\u0|new_sdram_controller_0|refresh_counter\(3) ) + ( VCC ) + ( \u0|new_sdram_controller_0|Add0~6\ ))
-- \u0|new_sdram_controller_0|Add0~54\ = CARRY(( !\u0|new_sdram_controller_0|refresh_counter\(3) ) + ( VCC ) + ( \u0|new_sdram_controller_0|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|new_sdram_controller_0|ALT_INV_refresh_counter\(3),
	cin => \u0|new_sdram_controller_0|Add0~6\,
	sumout => \u0|new_sdram_controller_0|Add0~53_sumout\,
	cout => \u0|new_sdram_controller_0|Add0~54\);

-- Location: LABCELL_X29_Y8_N33
\u0|new_sdram_controller_0|refresh_counter[3]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|refresh_counter[3]~18_combout\ = ( !\u0|new_sdram_controller_0|Add0~53_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|new_sdram_controller_0|ALT_INV_Add0~53_sumout\,
	combout => \u0|new_sdram_controller_0|refresh_counter[3]~18_combout\);

-- Location: FF_X29_Y8_N34
\u0|new_sdram_controller_0|refresh_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|refresh_counter[3]~18_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|refresh_counter\(3));

-- Location: MLABCELL_X25_Y8_N12
\u0|new_sdram_controller_0|Add0~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|Add0~49_sumout\ = SUM(( !\u0|new_sdram_controller_0|refresh_counter\(4) ) + ( VCC ) + ( \u0|new_sdram_controller_0|Add0~54\ ))
-- \u0|new_sdram_controller_0|Add0~50\ = CARRY(( !\u0|new_sdram_controller_0|refresh_counter\(4) ) + ( VCC ) + ( \u0|new_sdram_controller_0|Add0~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|new_sdram_controller_0|ALT_INV_refresh_counter\(4),
	cin => \u0|new_sdram_controller_0|Add0~54\,
	sumout => \u0|new_sdram_controller_0|Add0~49_sumout\,
	cout => \u0|new_sdram_controller_0|Add0~50\);

-- Location: MLABCELL_X25_Y8_N57
\u0|new_sdram_controller_0|refresh_counter~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|refresh_counter~7_combout\ = ( \u0|new_sdram_controller_0|Add0~49_sumout\ & ( \u0|new_sdram_controller_0|Equal0~2_combout\ ) ) # ( !\u0|new_sdram_controller_0|Add0~49_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|new_sdram_controller_0|ALT_INV_Equal0~2_combout\,
	dataf => \u0|new_sdram_controller_0|ALT_INV_Add0~49_sumout\,
	combout => \u0|new_sdram_controller_0|refresh_counter~7_combout\);

-- Location: FF_X25_Y8_N59
\u0|new_sdram_controller_0|refresh_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|refresh_counter~7_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|refresh_counter\(4));

-- Location: MLABCELL_X25_Y8_N15
\u0|new_sdram_controller_0|Add0~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|Add0~45_sumout\ = SUM(( !\u0|new_sdram_controller_0|refresh_counter\(5) ) + ( VCC ) + ( \u0|new_sdram_controller_0|Add0~50\ ))
-- \u0|new_sdram_controller_0|Add0~46\ = CARRY(( !\u0|new_sdram_controller_0|refresh_counter\(5) ) + ( VCC ) + ( \u0|new_sdram_controller_0|Add0~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|new_sdram_controller_0|ALT_INV_refresh_counter\(5),
	cin => \u0|new_sdram_controller_0|Add0~50\,
	sumout => \u0|new_sdram_controller_0|Add0~45_sumout\,
	cout => \u0|new_sdram_controller_0|Add0~46\);

-- Location: MLABCELL_X25_Y8_N51
\u0|new_sdram_controller_0|refresh_counter~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|refresh_counter~6_combout\ = ( \u0|new_sdram_controller_0|Add0~45_sumout\ & ( \u0|new_sdram_controller_0|Equal0~2_combout\ ) ) # ( !\u0|new_sdram_controller_0|Add0~45_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|new_sdram_controller_0|ALT_INV_Equal0~2_combout\,
	dataf => \u0|new_sdram_controller_0|ALT_INV_Add0~45_sumout\,
	combout => \u0|new_sdram_controller_0|refresh_counter~6_combout\);

-- Location: FF_X25_Y8_N53
\u0|new_sdram_controller_0|refresh_counter[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|refresh_counter~6_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|refresh_counter\(5));

-- Location: MLABCELL_X25_Y8_N18
\u0|new_sdram_controller_0|Add0~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|Add0~41_sumout\ = SUM(( \u0|new_sdram_controller_0|refresh_counter\(6) ) + ( VCC ) + ( \u0|new_sdram_controller_0|Add0~46\ ))
-- \u0|new_sdram_controller_0|Add0~42\ = CARRY(( \u0|new_sdram_controller_0|refresh_counter\(6) ) + ( VCC ) + ( \u0|new_sdram_controller_0|Add0~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|new_sdram_controller_0|ALT_INV_refresh_counter\(6),
	cin => \u0|new_sdram_controller_0|Add0~46\,
	sumout => \u0|new_sdram_controller_0|Add0~41_sumout\,
	cout => \u0|new_sdram_controller_0|Add0~42\);

-- Location: FF_X25_Y8_N20
\u0|new_sdram_controller_0|refresh_counter[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|Add0~41_sumout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|refresh_counter\(6));

-- Location: MLABCELL_X25_Y8_N21
\u0|new_sdram_controller_0|Add0~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|Add0~37_sumout\ = SUM(( \u0|new_sdram_controller_0|refresh_counter\(7) ) + ( VCC ) + ( \u0|new_sdram_controller_0|Add0~42\ ))
-- \u0|new_sdram_controller_0|Add0~38\ = CARRY(( \u0|new_sdram_controller_0|refresh_counter\(7) ) + ( VCC ) + ( \u0|new_sdram_controller_0|Add0~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|new_sdram_controller_0|ALT_INV_refresh_counter\(7),
	cin => \u0|new_sdram_controller_0|Add0~42\,
	sumout => \u0|new_sdram_controller_0|Add0~37_sumout\,
	cout => \u0|new_sdram_controller_0|Add0~38\);

-- Location: MLABCELL_X25_Y8_N48
\u0|new_sdram_controller_0|refresh_counter~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|refresh_counter~5_combout\ = (\u0|new_sdram_controller_0|Add0~37_sumout\ & !\u0|new_sdram_controller_0|Equal0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111000000000000111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|new_sdram_controller_0|ALT_INV_Add0~37_sumout\,
	datad => \u0|new_sdram_controller_0|ALT_INV_Equal0~2_combout\,
	combout => \u0|new_sdram_controller_0|refresh_counter~5_combout\);

-- Location: FF_X25_Y8_N49
\u0|new_sdram_controller_0|refresh_counter[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|refresh_counter~5_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|refresh_counter\(7));

-- Location: MLABCELL_X25_Y8_N24
\u0|new_sdram_controller_0|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|Add0~1_sumout\ = SUM(( !\u0|new_sdram_controller_0|refresh_counter\(8) ) + ( VCC ) + ( \u0|new_sdram_controller_0|Add0~38\ ))
-- \u0|new_sdram_controller_0|Add0~2\ = CARRY(( !\u0|new_sdram_controller_0|refresh_counter\(8) ) + ( VCC ) + ( \u0|new_sdram_controller_0|Add0~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|new_sdram_controller_0|ALT_INV_refresh_counter\(8),
	cin => \u0|new_sdram_controller_0|Add0~38\,
	sumout => \u0|new_sdram_controller_0|Add0~1_sumout\,
	cout => \u0|new_sdram_controller_0|Add0~2\);

-- Location: LABCELL_X24_Y8_N12
\u0|new_sdram_controller_0|refresh_counter~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|refresh_counter~0_combout\ = ( \u0|new_sdram_controller_0|Equal0~2_combout\ ) # ( !\u0|new_sdram_controller_0|Equal0~2_combout\ & ( !\u0|new_sdram_controller_0|Add0~1_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011001100110011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|new_sdram_controller_0|ALT_INV_Add0~1_sumout\,
	dataf => \u0|new_sdram_controller_0|ALT_INV_Equal0~2_combout\,
	combout => \u0|new_sdram_controller_0|refresh_counter~0_combout\);

-- Location: FF_X24_Y8_N13
\u0|new_sdram_controller_0|refresh_counter[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|refresh_counter~0_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|refresh_counter\(8));

-- Location: MLABCELL_X25_Y8_N27
\u0|new_sdram_controller_0|Add0~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|Add0~33_sumout\ = SUM(( !\u0|new_sdram_controller_0|refresh_counter[9]~DUPLICATE_q\ ) + ( VCC ) + ( \u0|new_sdram_controller_0|Add0~2\ ))
-- \u0|new_sdram_controller_0|Add0~34\ = CARRY(( !\u0|new_sdram_controller_0|refresh_counter[9]~DUPLICATE_q\ ) + ( VCC ) + ( \u0|new_sdram_controller_0|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|new_sdram_controller_0|ALT_INV_refresh_counter[9]~DUPLICATE_q\,
	cin => \u0|new_sdram_controller_0|Add0~2\,
	sumout => \u0|new_sdram_controller_0|Add0~33_sumout\,
	cout => \u0|new_sdram_controller_0|Add0~34\);

-- Location: LABCELL_X24_Y8_N36
\u0|new_sdram_controller_0|refresh_counter~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|refresh_counter~4_combout\ = ( \u0|new_sdram_controller_0|Equal0~2_combout\ ) # ( !\u0|new_sdram_controller_0|Equal0~2_combout\ & ( !\u0|new_sdram_controller_0|Add0~33_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|new_sdram_controller_0|ALT_INV_Add0~33_sumout\,
	dataf => \u0|new_sdram_controller_0|ALT_INV_Equal0~2_combout\,
	combout => \u0|new_sdram_controller_0|refresh_counter~4_combout\);

-- Location: FF_X24_Y8_N37
\u0|new_sdram_controller_0|refresh_counter[9]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|refresh_counter~4_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|refresh_counter[9]~DUPLICATE_q\);

-- Location: MLABCELL_X25_Y8_N30
\u0|new_sdram_controller_0|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|Add0~29_sumout\ = SUM(( !\u0|new_sdram_controller_0|refresh_counter[10]~DUPLICATE_q\ ) + ( VCC ) + ( \u0|new_sdram_controller_0|Add0~34\ ))
-- \u0|new_sdram_controller_0|Add0~30\ = CARRY(( !\u0|new_sdram_controller_0|refresh_counter[10]~DUPLICATE_q\ ) + ( VCC ) + ( \u0|new_sdram_controller_0|Add0~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|new_sdram_controller_0|ALT_INV_refresh_counter[10]~DUPLICATE_q\,
	cin => \u0|new_sdram_controller_0|Add0~34\,
	sumout => \u0|new_sdram_controller_0|Add0~29_sumout\,
	cout => \u0|new_sdram_controller_0|Add0~30\);

-- Location: LABCELL_X24_Y8_N15
\u0|new_sdram_controller_0|refresh_counter[10]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|refresh_counter[10]~14_combout\ = ( !\u0|new_sdram_controller_0|Add0~29_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|new_sdram_controller_0|ALT_INV_Add0~29_sumout\,
	combout => \u0|new_sdram_controller_0|refresh_counter[10]~14_combout\);

-- Location: FF_X24_Y8_N16
\u0|new_sdram_controller_0|refresh_counter[10]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|refresh_counter[10]~14_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|refresh_counter[10]~DUPLICATE_q\);

-- Location: MLABCELL_X25_Y8_N33
\u0|new_sdram_controller_0|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|Add0~25_sumout\ = SUM(( \u0|new_sdram_controller_0|refresh_counter\(11) ) + ( VCC ) + ( \u0|new_sdram_controller_0|Add0~30\ ))
-- \u0|new_sdram_controller_0|Add0~26\ = CARRY(( \u0|new_sdram_controller_0|refresh_counter\(11) ) + ( VCC ) + ( \u0|new_sdram_controller_0|Add0~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|new_sdram_controller_0|ALT_INV_refresh_counter\(11),
	cin => \u0|new_sdram_controller_0|Add0~30\,
	sumout => \u0|new_sdram_controller_0|Add0~25_sumout\,
	cout => \u0|new_sdram_controller_0|Add0~26\);

-- Location: LABCELL_X24_Y8_N48
\u0|new_sdram_controller_0|refresh_counter~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|refresh_counter~3_combout\ = ( !\u0|new_sdram_controller_0|Equal0~2_combout\ & ( \u0|new_sdram_controller_0|Add0~25_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|new_sdram_controller_0|ALT_INV_Add0~25_sumout\,
	dataf => \u0|new_sdram_controller_0|ALT_INV_Equal0~2_combout\,
	combout => \u0|new_sdram_controller_0|refresh_counter~3_combout\);

-- Location: FF_X24_Y8_N49
\u0|new_sdram_controller_0|refresh_counter[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|refresh_counter~3_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|refresh_counter\(11));

-- Location: MLABCELL_X25_Y8_N36
\u0|new_sdram_controller_0|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|Add0~21_sumout\ = SUM(( !\u0|new_sdram_controller_0|refresh_counter[12]~DUPLICATE_q\ ) + ( VCC ) + ( \u0|new_sdram_controller_0|Add0~26\ ))
-- \u0|new_sdram_controller_0|Add0~22\ = CARRY(( !\u0|new_sdram_controller_0|refresh_counter[12]~DUPLICATE_q\ ) + ( VCC ) + ( \u0|new_sdram_controller_0|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|new_sdram_controller_0|ALT_INV_refresh_counter[12]~DUPLICATE_q\,
	cin => \u0|new_sdram_controller_0|Add0~26\,
	sumout => \u0|new_sdram_controller_0|Add0~21_sumout\,
	cout => \u0|new_sdram_controller_0|Add0~22\);

-- Location: LABCELL_X24_Y8_N33
\u0|new_sdram_controller_0|refresh_counter~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|refresh_counter~2_combout\ = ( \u0|new_sdram_controller_0|Add0~21_sumout\ & ( \u0|new_sdram_controller_0|Equal0~2_combout\ ) ) # ( !\u0|new_sdram_controller_0|Add0~21_sumout\ & ( \u0|new_sdram_controller_0|Equal0~2_combout\ ) ) 
-- # ( !\u0|new_sdram_controller_0|Add0~21_sumout\ & ( !\u0|new_sdram_controller_0|Equal0~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \u0|new_sdram_controller_0|ALT_INV_Add0~21_sumout\,
	dataf => \u0|new_sdram_controller_0|ALT_INV_Equal0~2_combout\,
	combout => \u0|new_sdram_controller_0|refresh_counter~2_combout\);

-- Location: FF_X24_Y8_N35
\u0|new_sdram_controller_0|refresh_counter[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|refresh_counter~2_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|refresh_counter\(12));

-- Location: FF_X24_Y8_N17
\u0|new_sdram_controller_0|refresh_counter[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|refresh_counter[10]~14_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|refresh_counter\(10));

-- Location: FF_X24_Y8_N38
\u0|new_sdram_controller_0|refresh_counter[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|refresh_counter~4_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|refresh_counter\(9));

-- Location: MLABCELL_X25_Y8_N39
\u0|new_sdram_controller_0|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|Add0~17_sumout\ = SUM(( !\u0|new_sdram_controller_0|refresh_counter\(13) ) + ( VCC ) + ( \u0|new_sdram_controller_0|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|new_sdram_controller_0|ALT_INV_refresh_counter\(13),
	cin => \u0|new_sdram_controller_0|Add0~22\,
	sumout => \u0|new_sdram_controller_0|Add0~17_sumout\);

-- Location: MLABCELL_X25_Y8_N42
\u0|new_sdram_controller_0|refresh_counter~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|refresh_counter~1_combout\ = ( \u0|new_sdram_controller_0|Add0~17_sumout\ & ( \u0|new_sdram_controller_0|Equal0~2_combout\ ) ) # ( !\u0|new_sdram_controller_0|Add0~17_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|new_sdram_controller_0|ALT_INV_Equal0~2_combout\,
	dataf => \u0|new_sdram_controller_0|ALT_INV_Add0~17_sumout\,
	combout => \u0|new_sdram_controller_0|refresh_counter~1_combout\);

-- Location: FF_X25_Y8_N44
\u0|new_sdram_controller_0|refresh_counter[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|refresh_counter~1_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|refresh_counter\(13));

-- Location: LABCELL_X24_Y8_N42
\u0|new_sdram_controller_0|Equal0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|Equal0~0_combout\ = ( \u0|new_sdram_controller_0|refresh_counter\(13) & ( (\u0|new_sdram_controller_0|refresh_counter\(12) & (\u0|new_sdram_controller_0|refresh_counter\(10) & (\u0|new_sdram_controller_0|refresh_counter\(9) & 
-- !\u0|new_sdram_controller_0|refresh_counter\(11)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000000000000100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|new_sdram_controller_0|ALT_INV_refresh_counter\(12),
	datab => \u0|new_sdram_controller_0|ALT_INV_refresh_counter\(10),
	datac => \u0|new_sdram_controller_0|ALT_INV_refresh_counter\(9),
	datad => \u0|new_sdram_controller_0|ALT_INV_refresh_counter\(11),
	dataf => \u0|new_sdram_controller_0|ALT_INV_refresh_counter\(13),
	combout => \u0|new_sdram_controller_0|Equal0~0_combout\);

-- Location: MLABCELL_X25_Y8_N54
\u0|new_sdram_controller_0|Equal0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|Equal0~1_combout\ = ( \u0|new_sdram_controller_0|refresh_counter\(3) & ( (!\u0|new_sdram_controller_0|refresh_counter\(6) & (\u0|new_sdram_controller_0|refresh_counter\(4) & (\u0|new_sdram_controller_0|refresh_counter\(5) & 
-- !\u0|new_sdram_controller_0|refresh_counter\(7)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000010000000000000001000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|new_sdram_controller_0|ALT_INV_refresh_counter\(6),
	datab => \u0|new_sdram_controller_0|ALT_INV_refresh_counter\(4),
	datac => \u0|new_sdram_controller_0|ALT_INV_refresh_counter\(5),
	datad => \u0|new_sdram_controller_0|ALT_INV_refresh_counter\(7),
	dataf => \u0|new_sdram_controller_0|ALT_INV_refresh_counter\(3),
	combout => \u0|new_sdram_controller_0|Equal0~1_combout\);

-- Location: LABCELL_X24_Y8_N54
\u0|new_sdram_controller_0|Equal0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|Equal0~2_combout\ = ( \u0|new_sdram_controller_0|refresh_counter\(2) & ( \u0|new_sdram_controller_0|refresh_counter\(0) & ( (\u0|new_sdram_controller_0|refresh_counter\(1) & (\u0|new_sdram_controller_0|Equal0~0_combout\ & 
-- (\u0|new_sdram_controller_0|Equal0~1_combout\ & \u0|new_sdram_controller_0|refresh_counter\(8)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|new_sdram_controller_0|ALT_INV_refresh_counter\(1),
	datab => \u0|new_sdram_controller_0|ALT_INV_Equal0~0_combout\,
	datac => \u0|new_sdram_controller_0|ALT_INV_Equal0~1_combout\,
	datad => \u0|new_sdram_controller_0|ALT_INV_refresh_counter\(8),
	datae => \u0|new_sdram_controller_0|ALT_INV_refresh_counter\(2),
	dataf => \u0|new_sdram_controller_0|ALT_INV_refresh_counter\(0),
	combout => \u0|new_sdram_controller_0|Equal0~2_combout\);

-- Location: LABCELL_X19_Y4_N57
\u0|new_sdram_controller_0|Selector8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|Selector8~0_combout\ = ( \u0|new_sdram_controller_0|Equal0~2_combout\ & ( !\u0|new_sdram_controller_0|i_state.000~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|new_sdram_controller_0|ALT_INV_i_state.000~q\,
	dataf => \u0|new_sdram_controller_0|ALT_INV_Equal0~2_combout\,
	combout => \u0|new_sdram_controller_0|Selector8~0_combout\);

-- Location: FF_X19_Y4_N58
\u0|new_sdram_controller_0|i_state.001\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|Selector8~0_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|i_state.001~q\);

-- Location: MLABCELL_X21_Y6_N12
\u0|new_sdram_controller_0|Selector17~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|Selector17~0_combout\ = ( \u0|new_sdram_controller_0|i_state.010~DUPLICATE_q\ & ( (!\u0|new_sdram_controller_0|Selector19~0_combout\) # (((!\u0|new_sdram_controller_0|WideOr6~combout\ & \u0|new_sdram_controller_0|i_next.010~q\)) 
-- # (\u0|new_sdram_controller_0|i_state.001~q\)) ) ) # ( !\u0|new_sdram_controller_0|i_state.010~DUPLICATE_q\ & ( ((!\u0|new_sdram_controller_0|WideOr6~combout\ & \u0|new_sdram_controller_0|i_next.010~q\)) # (\u0|new_sdram_controller_0|i_state.001~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111001111000011111100111110101111111011111010111111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|new_sdram_controller_0|ALT_INV_Selector19~0_combout\,
	datab => \u0|new_sdram_controller_0|ALT_INV_WideOr6~combout\,
	datac => \u0|new_sdram_controller_0|ALT_INV_i_state.001~q\,
	datad => \u0|new_sdram_controller_0|ALT_INV_i_next.010~q\,
	dataf => \u0|new_sdram_controller_0|ALT_INV_i_state.010~DUPLICATE_q\,
	combout => \u0|new_sdram_controller_0|Selector17~0_combout\);

-- Location: FF_X21_Y6_N14
\u0|new_sdram_controller_0|i_next.010\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|Selector17~0_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|i_next.010~q\);

-- Location: MLABCELL_X21_Y6_N36
\u0|new_sdram_controller_0|Selector9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|Selector9~0_combout\ = (\u0|new_sdram_controller_0|i_count[0]~0_combout\ & \u0|new_sdram_controller_0|i_next.010~q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100010001000100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|new_sdram_controller_0|ALT_INV_i_count[0]~0_combout\,
	datab => \u0|new_sdram_controller_0|ALT_INV_i_next.010~q\,
	combout => \u0|new_sdram_controller_0|Selector9~0_combout\);

-- Location: FF_X21_Y6_N37
\u0|new_sdram_controller_0|i_state.010~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|Selector9~0_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|i_state.010~DUPLICATE_q\);

-- Location: MLABCELL_X21_Y6_N33
\u0|new_sdram_controller_0|i_count[0]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|i_count[0]~3_combout\ = ( \u0|new_sdram_controller_0|i_count\(0) & ( \u0|new_sdram_controller_0|i_state.010~DUPLICATE_q\ & ( (!\u0|new_sdram_controller_0|i_count[0]~1_combout\) # (!\u0|new_sdram_controller_0|i_state.011~q\) ) ) 
-- ) # ( !\u0|new_sdram_controller_0|i_count\(0) & ( \u0|new_sdram_controller_0|i_state.010~DUPLICATE_q\ & ( \u0|new_sdram_controller_0|i_count[0]~1_combout\ ) ) ) # ( \u0|new_sdram_controller_0|i_count\(0) & ( 
-- !\u0|new_sdram_controller_0|i_state.010~DUPLICATE_q\ & ( !\u0|new_sdram_controller_0|i_count[0]~1_combout\ ) ) ) # ( !\u0|new_sdram_controller_0|i_count\(0) & ( !\u0|new_sdram_controller_0|i_state.010~DUPLICATE_q\ & ( 
-- (\u0|new_sdram_controller_0|i_count[0]~1_combout\ & \u0|new_sdram_controller_0|i_state.011~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101101010101010101001010101010101011111111110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|new_sdram_controller_0|ALT_INV_i_count[0]~1_combout\,
	datad => \u0|new_sdram_controller_0|ALT_INV_i_state.011~q\,
	datae => \u0|new_sdram_controller_0|ALT_INV_i_count\(0),
	dataf => \u0|new_sdram_controller_0|ALT_INV_i_state.010~DUPLICATE_q\,
	combout => \u0|new_sdram_controller_0|i_count[0]~3_combout\);

-- Location: FF_X21_Y6_N35
\u0|new_sdram_controller_0|i_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|i_count[0]~3_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|i_count\(0));

-- Location: FF_X19_Y4_N34
\u0|new_sdram_controller_0|i_state.101~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|i_state.101~0_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|i_state.101~DUPLICATE_q\);

-- Location: MLABCELL_X21_Y6_N42
\u0|new_sdram_controller_0|Selector15~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|Selector15~0_combout\ = ( \u0|new_sdram_controller_0|i_count\(1) & ( \u0|new_sdram_controller_0|Selector10~0_combout\ & ( ((!\u0|new_sdram_controller_0|i_state.000~q\) # ((\u0|new_sdram_controller_0|i_state.001~q\) # 
-- (\u0|new_sdram_controller_0|i_state.101~DUPLICATE_q\))) # (\u0|new_sdram_controller_0|i_count\(0)) ) ) ) # ( !\u0|new_sdram_controller_0|i_count\(1) & ( \u0|new_sdram_controller_0|Selector10~0_combout\ & ( (!\u0|new_sdram_controller_0|i_count\(0)) # 
-- (\u0|new_sdram_controller_0|i_state.001~q\) ) ) ) # ( \u0|new_sdram_controller_0|i_count\(1) & ( !\u0|new_sdram_controller_0|Selector10~0_combout\ & ( (!\u0|new_sdram_controller_0|i_state.000~q\) # ((\u0|new_sdram_controller_0|i_state.001~q\) # 
-- (\u0|new_sdram_controller_0|i_state.101~DUPLICATE_q\)) ) ) ) # ( !\u0|new_sdram_controller_0|i_count\(1) & ( !\u0|new_sdram_controller_0|Selector10~0_combout\ & ( \u0|new_sdram_controller_0|i_state.001~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111110011111111111110101010111111111101111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|new_sdram_controller_0|ALT_INV_i_count\(0),
	datab => \u0|new_sdram_controller_0|ALT_INV_i_state.000~q\,
	datac => \u0|new_sdram_controller_0|ALT_INV_i_state.101~DUPLICATE_q\,
	datad => \u0|new_sdram_controller_0|ALT_INV_i_state.001~q\,
	datae => \u0|new_sdram_controller_0|ALT_INV_i_count\(1),
	dataf => \u0|new_sdram_controller_0|ALT_INV_Selector10~0_combout\,
	combout => \u0|new_sdram_controller_0|Selector15~0_combout\);

-- Location: FF_X21_Y6_N43
\u0|new_sdram_controller_0|i_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|Selector15~0_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|i_count\(1));

-- Location: FF_X21_Y6_N26
\u0|new_sdram_controller_0|i_count[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|Selector14~1_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|i_count[2]~DUPLICATE_q\);

-- Location: MLABCELL_X21_Y6_N15
\u0|new_sdram_controller_0|Selector19~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|Selector19~1_combout\ = ( \u0|new_sdram_controller_0|i_state.010~DUPLICATE_q\ & ( ((!\u0|new_sdram_controller_0|WideOr6~combout\ & \u0|new_sdram_controller_0|i_next.111~q\)) # (\u0|new_sdram_controller_0|Selector19~0_combout\) ) 
-- ) # ( !\u0|new_sdram_controller_0|i_state.010~DUPLICATE_q\ & ( (!\u0|new_sdram_controller_0|WideOr6~combout\ & \u0|new_sdram_controller_0|i_next.111~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110001010101110111010101010111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|new_sdram_controller_0|ALT_INV_Selector19~0_combout\,
	datab => \u0|new_sdram_controller_0|ALT_INV_WideOr6~combout\,
	datad => \u0|new_sdram_controller_0|ALT_INV_i_next.111~q\,
	dataf => \u0|new_sdram_controller_0|ALT_INV_i_state.010~DUPLICATE_q\,
	combout => \u0|new_sdram_controller_0|Selector19~1_combout\);

-- Location: FF_X21_Y6_N16
\u0|new_sdram_controller_0|i_next.111\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|Selector19~1_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|i_next.111~q\);

-- Location: MLABCELL_X21_Y6_N39
\u0|new_sdram_controller_0|Selector12~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|Selector12~0_combout\ = (\u0|new_sdram_controller_0|i_count[0]~0_combout\ & \u0|new_sdram_controller_0|i_next.111~q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010100000101000001010000010100000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|new_sdram_controller_0|ALT_INV_i_count[0]~0_combout\,
	datac => \u0|new_sdram_controller_0|ALT_INV_i_next.111~q\,
	combout => \u0|new_sdram_controller_0|Selector12~0_combout\);

-- Location: FF_X21_Y6_N40
\u0|new_sdram_controller_0|i_state.111\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|Selector12~0_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|i_state.111~q\);

-- Location: MLABCELL_X21_Y6_N27
\u0|new_sdram_controller_0|Selector14~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|Selector14~0_combout\ = ( \u0|new_sdram_controller_0|i_state.000~q\ & ( (!\u0|new_sdram_controller_0|i_state.111~q\ & ((!\u0|new_sdram_controller_0|i_count[2]~DUPLICATE_q\) # 
-- (!\u0|new_sdram_controller_0|i_state.101~DUPLICATE_q\))) ) ) # ( !\u0|new_sdram_controller_0|i_state.000~q\ & ( (!\u0|new_sdram_controller_0|i_count[2]~DUPLICATE_q\ & !\u0|new_sdram_controller_0|i_state.111~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000101000001010000011110000101000001111000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|new_sdram_controller_0|ALT_INV_i_count[2]~DUPLICATE_q\,
	datac => \u0|new_sdram_controller_0|ALT_INV_i_state.111~q\,
	datad => \u0|new_sdram_controller_0|ALT_INV_i_state.101~DUPLICATE_q\,
	dataf => \u0|new_sdram_controller_0|ALT_INV_i_state.000~q\,
	combout => \u0|new_sdram_controller_0|Selector14~0_combout\);

-- Location: MLABCELL_X21_Y6_N24
\u0|new_sdram_controller_0|Selector14~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|Selector14~1_combout\ = ( \u0|new_sdram_controller_0|Selector10~0_combout\ & ( (!\u0|new_sdram_controller_0|Selector14~0_combout\) # (!\u0|new_sdram_controller_0|i_count[2]~DUPLICATE_q\ $ 
-- (((\u0|new_sdram_controller_0|i_count\(0)) # (\u0|new_sdram_controller_0|i_count\(1))))) ) ) # ( !\u0|new_sdram_controller_0|Selector10~0_combout\ & ( !\u0|new_sdram_controller_0|Selector14~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111111100101011111111110010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|new_sdram_controller_0|ALT_INV_i_count[2]~DUPLICATE_q\,
	datab => \u0|new_sdram_controller_0|ALT_INV_i_count\(1),
	datac => \u0|new_sdram_controller_0|ALT_INV_i_count\(0),
	datad => \u0|new_sdram_controller_0|ALT_INV_Selector14~0_combout\,
	dataf => \u0|new_sdram_controller_0|ALT_INV_Selector10~0_combout\,
	combout => \u0|new_sdram_controller_0|Selector14~1_combout\);

-- Location: FF_X21_Y6_N25
\u0|new_sdram_controller_0|i_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|Selector14~1_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|i_count\(2));

-- Location: MLABCELL_X21_Y6_N48
\u0|new_sdram_controller_0|i_count[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|i_count[0]~0_combout\ = ( !\u0|new_sdram_controller_0|i_count\(2) & ( (!\u0|new_sdram_controller_0|i_count\(1) & (!\u0|new_sdram_controller_0|i_count\(3) & \u0|new_sdram_controller_0|i_state.011~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011000000000000001100000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|new_sdram_controller_0|ALT_INV_i_count\(1),
	datac => \u0|new_sdram_controller_0|ALT_INV_i_count\(3),
	datad => \u0|new_sdram_controller_0|ALT_INV_i_state.011~q\,
	dataf => \u0|new_sdram_controller_0|ALT_INV_i_count\(2),
	combout => \u0|new_sdram_controller_0|i_count[0]~0_combout\);

-- Location: LABCELL_X19_Y4_N39
\u0|new_sdram_controller_0|i_next.000~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|i_next.000~0_combout\ = (\u0|new_sdram_controller_0|i_next.000~q\) # (\u0|new_sdram_controller_0|WideOr6~combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111000011111111111100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|new_sdram_controller_0|ALT_INV_WideOr6~combout\,
	datad => \u0|new_sdram_controller_0|ALT_INV_i_next.000~q\,
	combout => \u0|new_sdram_controller_0|i_next.000~0_combout\);

-- Location: FF_X19_Y4_N40
\u0|new_sdram_controller_0|i_next.000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|i_next.000~0_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|i_next.000~q\);

-- Location: LABCELL_X19_Y4_N36
\u0|new_sdram_controller_0|Selector7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|Selector7~0_combout\ = ( \u0|new_sdram_controller_0|Equal0~2_combout\ & ( (!\u0|new_sdram_controller_0|i_count[0]~0_combout\) # (\u0|new_sdram_controller_0|i_next.000~q\) ) ) # ( !\u0|new_sdram_controller_0|Equal0~2_combout\ & ( 
-- (\u0|new_sdram_controller_0|i_state.000~q\ & ((!\u0|new_sdram_controller_0|i_count[0]~0_combout\) # (\u0|new_sdram_controller_0|i_next.000~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001111000000001100111111001111110011111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|new_sdram_controller_0|ALT_INV_i_count[0]~0_combout\,
	datac => \u0|new_sdram_controller_0|ALT_INV_i_next.000~q\,
	datad => \u0|new_sdram_controller_0|ALT_INV_i_state.000~q\,
	dataf => \u0|new_sdram_controller_0|ALT_INV_Equal0~2_combout\,
	combout => \u0|new_sdram_controller_0|Selector7~0_combout\);

-- Location: FF_X19_Y4_N37
\u0|new_sdram_controller_0|i_state.000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|Selector7~0_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|i_state.000~q\);

-- Location: LABCELL_X19_Y4_N27
\u0|new_sdram_controller_0|i_count[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|i_count[0]~1_combout\ = ( !\u0|new_sdram_controller_0|i_count[0]~0_combout\ & ( (!\u0|new_sdram_controller_0|i_state.101~q\ & \u0|new_sdram_controller_0|i_state.000~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010001000100010001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|new_sdram_controller_0|ALT_INV_i_state.101~q\,
	datab => \u0|new_sdram_controller_0|ALT_INV_i_state.000~q\,
	dataf => \u0|new_sdram_controller_0|ALT_INV_i_count[0]~0_combout\,
	combout => \u0|new_sdram_controller_0|i_count[0]~1_combout\);

-- Location: MLABCELL_X21_Y6_N57
\u0|new_sdram_controller_0|Add2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|Add2~0_combout\ = ( !\u0|new_sdram_controller_0|i_count\(0) & ( (!\u0|new_sdram_controller_0|i_count\(2) & !\u0|new_sdram_controller_0|i_count\(1)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|new_sdram_controller_0|ALT_INV_i_count\(2),
	datad => \u0|new_sdram_controller_0|ALT_INV_i_count\(1),
	dataf => \u0|new_sdram_controller_0|ALT_INV_i_count\(0),
	combout => \u0|new_sdram_controller_0|Add2~0_combout\);

-- Location: MLABCELL_X21_Y6_N54
\u0|new_sdram_controller_0|i_count[3]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|i_count[3]~2_combout\ = ( \u0|new_sdram_controller_0|i_state.010~DUPLICATE_q\ & ( (!\u0|new_sdram_controller_0|i_count[0]~1_combout\ & (((\u0|new_sdram_controller_0|i_count\(3))))) # 
-- (\u0|new_sdram_controller_0|i_count[0]~1_combout\ & ((!\u0|new_sdram_controller_0|i_state.011~q\) # (!\u0|new_sdram_controller_0|Add2~0_combout\ $ (!\u0|new_sdram_controller_0|i_count\(3))))) ) ) # ( !\u0|new_sdram_controller_0|i_state.010~DUPLICATE_q\ & 
-- ( (!\u0|new_sdram_controller_0|i_count[0]~1_combout\ & (((\u0|new_sdram_controller_0|i_count\(3))))) # (\u0|new_sdram_controller_0|i_count[0]~1_combout\ & (\u0|new_sdram_controller_0|i_state.011~q\ & (!\u0|new_sdram_controller_0|Add2~0_combout\ $ 
-- (!\u0|new_sdram_controller_0|i_count\(3))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110101110000000011010111001010001111111100101000111111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|new_sdram_controller_0|ALT_INV_i_count[0]~1_combout\,
	datab => \u0|new_sdram_controller_0|ALT_INV_Add2~0_combout\,
	datac => \u0|new_sdram_controller_0|ALT_INV_i_state.011~q\,
	datad => \u0|new_sdram_controller_0|ALT_INV_i_count\(3),
	dataf => \u0|new_sdram_controller_0|ALT_INV_i_state.010~DUPLICATE_q\,
	combout => \u0|new_sdram_controller_0|i_count[3]~2_combout\);

-- Location: FF_X21_Y6_N56
\u0|new_sdram_controller_0|i_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|i_count[3]~2_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|i_count\(3));

-- Location: MLABCELL_X21_Y6_N51
\u0|new_sdram_controller_0|Selector10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|Selector10~0_combout\ = ( \u0|new_sdram_controller_0|i_count\(2) & ( \u0|new_sdram_controller_0|i_state.011~q\ ) ) # ( !\u0|new_sdram_controller_0|i_count\(2) & ( (\u0|new_sdram_controller_0|i_state.011~q\ & 
-- ((\u0|new_sdram_controller_0|i_count\(1)) # (\u0|new_sdram_controller_0|i_count\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001011111000000000101111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|new_sdram_controller_0|ALT_INV_i_count\(3),
	datac => \u0|new_sdram_controller_0|ALT_INV_i_count\(1),
	datad => \u0|new_sdram_controller_0|ALT_INV_i_state.011~q\,
	dataf => \u0|new_sdram_controller_0|ALT_INV_i_count\(2),
	combout => \u0|new_sdram_controller_0|Selector10~0_combout\);

-- Location: MLABCELL_X21_Y6_N9
\u0|new_sdram_controller_0|Selector10~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|Selector10~1_combout\ = ( \u0|new_sdram_controller_0|i_state.001~q\ & ( \u0|new_sdram_controller_0|i_state.010~DUPLICATE_q\ ) ) # ( !\u0|new_sdram_controller_0|i_state.001~q\ & ( 
-- \u0|new_sdram_controller_0|i_state.010~DUPLICATE_q\ ) ) # ( \u0|new_sdram_controller_0|i_state.001~q\ & ( !\u0|new_sdram_controller_0|i_state.010~DUPLICATE_q\ ) ) # ( !\u0|new_sdram_controller_0|i_state.001~q\ & ( 
-- !\u0|new_sdram_controller_0|i_state.010~DUPLICATE_q\ & ( (\u0|new_sdram_controller_0|i_state.111~q\) # (\u0|new_sdram_controller_0|Selector10~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011101110111111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|new_sdram_controller_0|ALT_INV_Selector10~0_combout\,
	datab => \u0|new_sdram_controller_0|ALT_INV_i_state.111~q\,
	datae => \u0|new_sdram_controller_0|ALT_INV_i_state.001~q\,
	dataf => \u0|new_sdram_controller_0|ALT_INV_i_state.010~DUPLICATE_q\,
	combout => \u0|new_sdram_controller_0|Selector10~1_combout\);

-- Location: FF_X21_Y6_N10
\u0|new_sdram_controller_0|i_state.011\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|Selector10~1_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|i_state.011~q\);

-- Location: LABCELL_X19_Y4_N9
\u0|new_sdram_controller_0|WideOr6\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|WideOr6~combout\ = ( \u0|new_sdram_controller_0|i_state.000~q\ & ( (!\u0|new_sdram_controller_0|i_state.011~q\ & !\u0|new_sdram_controller_0|i_state.101~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100000000000000000000000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|new_sdram_controller_0|ALT_INV_i_state.011~q\,
	datad => \u0|new_sdram_controller_0|ALT_INV_i_state.101~q\,
	datae => \u0|new_sdram_controller_0|ALT_INV_i_state.000~q\,
	combout => \u0|new_sdram_controller_0|WideOr6~combout\);

-- Location: LABCELL_X19_Y4_N18
\u0|new_sdram_controller_0|Selector18~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|Selector18~0_combout\ = ( \u0|new_sdram_controller_0|i_state.111~q\ ) # ( !\u0|new_sdram_controller_0|i_state.111~q\ & ( (!\u0|new_sdram_controller_0|WideOr6~combout\ & \u0|new_sdram_controller_0|i_next.101~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|new_sdram_controller_0|ALT_INV_WideOr6~combout\,
	datad => \u0|new_sdram_controller_0|ALT_INV_i_next.101~q\,
	dataf => \u0|new_sdram_controller_0|ALT_INV_i_state.111~q\,
	combout => \u0|new_sdram_controller_0|Selector18~0_combout\);

-- Location: FF_X19_Y4_N19
\u0|new_sdram_controller_0|i_next.101\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|Selector18~0_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|i_next.101~q\);

-- Location: LABCELL_X19_Y4_N33
\u0|new_sdram_controller_0|i_state.101~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|i_state.101~0_combout\ = ( \u0|new_sdram_controller_0|i_count[0]~0_combout\ & ( (\u0|new_sdram_controller_0|i_state.101~q\) # (\u0|new_sdram_controller_0|i_next.101~q\) ) ) # ( !\u0|new_sdram_controller_0|i_count[0]~0_combout\ & 
-- ( \u0|new_sdram_controller_0|i_state.101~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|new_sdram_controller_0|ALT_INV_i_next.101~q\,
	datad => \u0|new_sdram_controller_0|ALT_INV_i_state.101~q\,
	dataf => \u0|new_sdram_controller_0|ALT_INV_i_count[0]~0_combout\,
	combout => \u0|new_sdram_controller_0|i_state.101~0_combout\);

-- Location: FF_X19_Y4_N35
\u0|new_sdram_controller_0|i_state.101\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|i_state.101~0_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|i_state.101~q\);

-- Location: LABCELL_X19_Y4_N21
\u0|new_sdram_controller_0|init_done~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|init_done~0_combout\ = (\u0|new_sdram_controller_0|init_done~q\) # (\u0|new_sdram_controller_0|i_state.101~q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010111111111010101011111111101010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|new_sdram_controller_0|ALT_INV_i_state.101~q\,
	datad => \u0|new_sdram_controller_0|ALT_INV_init_done~q\,
	combout => \u0|new_sdram_controller_0|init_done~0_combout\);

-- Location: FF_X19_Y4_N22
\u0|new_sdram_controller_0|init_done\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|init_done~0_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|init_done~q\);

-- Location: LABCELL_X29_Y6_N54
\u0|new_sdram_controller_0|Selector24~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|Selector24~0_combout\ = ( \u0|new_sdram_controller_0|m_state.000000001~q\ & ( (\u0|new_sdram_controller_0|ack_refresh_request~q\) # (\u0|new_sdram_controller_0|m_state.010000000~q\) ) ) # ( 
-- !\u0|new_sdram_controller_0|m_state.000000001~q\ & ( (!\u0|new_sdram_controller_0|init_done~q\ & \u0|new_sdram_controller_0|ack_refresh_request~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|new_sdram_controller_0|ALT_INV_init_done~q\,
	datac => \u0|new_sdram_controller_0|ALT_INV_m_state.010000000~q\,
	datad => \u0|new_sdram_controller_0|ALT_INV_ack_refresh_request~q\,
	dataf => \u0|new_sdram_controller_0|ALT_INV_m_state.000000001~q\,
	combout => \u0|new_sdram_controller_0|Selector24~0_combout\);

-- Location: FF_X29_Y6_N55
\u0|new_sdram_controller_0|ack_refresh_request\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|Selector24~0_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|ack_refresh_request~q\);

-- Location: LABCELL_X29_Y6_N57
\u0|new_sdram_controller_0|refresh_request~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|refresh_request~0_combout\ = ( \u0|new_sdram_controller_0|Equal0~2_combout\ & ( (\u0|new_sdram_controller_0|init_done~q\ & !\u0|new_sdram_controller_0|ack_refresh_request~q\) ) ) # ( !\u0|new_sdram_controller_0|Equal0~2_combout\ 
-- & ( (\u0|new_sdram_controller_0|init_done~q\ & (!\u0|new_sdram_controller_0|ack_refresh_request~q\ & \u0|new_sdram_controller_0|refresh_request~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010000000000000101000001010000010100000101000001010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|new_sdram_controller_0|ALT_INV_init_done~q\,
	datac => \u0|new_sdram_controller_0|ALT_INV_ack_refresh_request~q\,
	datad => \u0|new_sdram_controller_0|ALT_INV_refresh_request~q\,
	dataf => \u0|new_sdram_controller_0|ALT_INV_Equal0~2_combout\,
	combout => \u0|new_sdram_controller_0|refresh_request~0_combout\);

-- Location: FF_X29_Y6_N58
\u0|new_sdram_controller_0|refresh_request\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|refresh_request~0_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|refresh_request~q\);

-- Location: LABCELL_X27_Y6_N27
\u0|new_sdram_controller_0|Selector31~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|Selector31~0_combout\ = ( \u0|new_sdram_controller_0|init_done~q\ & ( !\u0|new_sdram_controller_0|m_state.000000001~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|new_sdram_controller_0|ALT_INV_m_state.000000001~q\,
	dataf => \u0|new_sdram_controller_0|ALT_INV_init_done~q\,
	combout => \u0|new_sdram_controller_0|Selector31~0_combout\);

-- Location: LABCELL_X29_Y6_N51
\u0|new_sdram_controller_0|Selector26~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|Selector26~0_combout\ = ( \u0|new_sdram_controller_0|Selector31~0_combout\ & ( (!\u0|new_sdram_controller_0|refresh_request~q\ & \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|Equal1~0_combout\) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|new_sdram_controller_0|ALT_INV_refresh_request~q\,
	datad => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_Equal1~0_combout\,
	dataf => \u0|new_sdram_controller_0|ALT_INV_Selector31~0_combout\,
	combout => \u0|new_sdram_controller_0|Selector26~0_combout\);

-- Location: FF_X28_Y7_N7
\u0|new_sdram_controller_0|m_state.000010000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|Selector29~12_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|m_state.000010000~q\);

-- Location: LABCELL_X29_Y14_N57
\offset[11]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \offset[11]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	combout => \offset[11]~feeder_combout\);

-- Location: FF_X29_Y14_N59
\offset[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \offset[11]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => offset(11));

-- Location: LABCELL_X29_Y12_N42
\RAMADDR1[1]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAMADDR1[1]~2_combout\ = ( BT656_ENDFRAME(2) & ( \BUFF_CTRL.ST1~q\ ) ) # ( !BT656_ENDFRAME(2) & ( \BUFF_CTRL.ST1~q\ & ( !\KEY[1]~input_o\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_KEY[1]~input_o\,
	datae => ALT_INV_BT656_ENDFRAME(2),
	dataf => \ALT_INV_BUFF_CTRL.ST1~q\,
	combout => \RAMADDR1[1]~2_combout\);

-- Location: LABCELL_X31_Y17_N0
\Add4~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add4~25_sumout\ = SUM(( pixcount(0) ) + ( VCC ) + ( !VCC ))
-- \Add4~26\ = CARRY(( pixcount(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_pixcount(0),
	cin => GND,
	sumout => \Add4~25_sumout\,
	cout => \Add4~26\);

-- Location: LABCELL_X31_Y17_N18
\Add4~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add4~13_sumout\ = SUM(( pixcount(6) ) + ( GND ) + ( \Add4~18\ ))
-- \Add4~14\ = CARRY(( pixcount(6) ) + ( GND ) + ( \Add4~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_pixcount(6),
	cin => \Add4~18\,
	sumout => \Add4~13_sumout\,
	cout => \Add4~14\);

-- Location: LABCELL_X31_Y17_N21
\Add4~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add4~9_sumout\ = SUM(( pixcount(7) ) + ( GND ) + ( \Add4~14\ ))
-- \Add4~10\ = CARRY(( pixcount(7) ) + ( GND ) + ( \Add4~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_pixcount(7),
	cin => \Add4~14\,
	sumout => \Add4~9_sumout\,
	cout => \Add4~10\);

-- Location: FF_X31_Y17_N23
\pixcount[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Add4~9_sumout\,
	sclr => \pixcount[9]~0_combout\,
	ena => \RAMFULL_POINTER[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => pixcount(7));

-- Location: LABCELL_X31_Y17_N54
\LessThan3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan3~0_combout\ = ( pixcount(0) & ( !pixcount(5) & ( (!pixcount(4) & ((!pixcount(3)) # ((!pixcount(2)) # (!pixcount(1))))) ) ) ) # ( !pixcount(0) & ( !pixcount(5) & ( !pixcount(4) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111100000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_pixcount(3),
	datab => ALT_INV_pixcount(2),
	datac => ALT_INV_pixcount(1),
	datad => ALT_INV_pixcount(4),
	datae => ALT_INV_pixcount(0),
	dataf => ALT_INV_pixcount(5),
	combout => \LessThan3~0_combout\);

-- Location: LABCELL_X31_Y17_N24
\Add4~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add4~5_sumout\ = SUM(( pixcount(8) ) + ( GND ) + ( \Add4~10\ ))
-- \Add4~6\ = CARRY(( pixcount(8) ) + ( GND ) + ( \Add4~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_pixcount(8),
	cin => \Add4~10\,
	sumout => \Add4~5_sumout\,
	cout => \Add4~6\);

-- Location: FF_X31_Y17_N26
\pixcount[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Add4~5_sumout\,
	sclr => \pixcount[9]~0_combout\,
	ena => \RAMFULL_POINTER[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => pixcount(8));

-- Location: LABCELL_X31_Y17_N27
\Add4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add4~1_sumout\ = SUM(( pixcount(9) ) + ( GND ) + ( \Add4~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_pixcount(9),
	cin => \Add4~6\,
	sumout => \Add4~1_sumout\);

-- Location: FF_X31_Y17_N29
\pixcount[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Add4~1_sumout\,
	sclr => \pixcount[9]~0_combout\,
	ena => \RAMFULL_POINTER[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => pixcount(9));

-- Location: LABCELL_X31_Y17_N42
\pixcount[9]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \pixcount[9]~0_combout\ = ( pixcount(9) & ( pixcount(8) ) ) # ( !pixcount(9) & ( pixcount(8) & ( !\BUFF_CTRL.ST2~q\ ) ) ) # ( pixcount(9) & ( !pixcount(8) & ( (!\BUFF_CTRL.ST2~q\) # ((pixcount(7) & (pixcount(6) & !\LessThan3~0_combout\))) ) ) ) # ( 
-- !pixcount(9) & ( !pixcount(8) & ( !\BUFF_CTRL.ST2~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110011011100110011001100110011001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_pixcount(7),
	datab => \ALT_INV_BUFF_CTRL.ST2~q\,
	datac => ALT_INV_pixcount(6),
	datad => \ALT_INV_LessThan3~0_combout\,
	datae => ALT_INV_pixcount(9),
	dataf => ALT_INV_pixcount(8),
	combout => \pixcount[9]~0_combout\);

-- Location: FF_X31_Y17_N2
\pixcount[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Add4~25_sumout\,
	sclr => \pixcount[9]~0_combout\,
	ena => \RAMFULL_POINTER[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => pixcount(0));

-- Location: LABCELL_X31_Y17_N3
\Add4~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add4~37_sumout\ = SUM(( pixcount(1) ) + ( GND ) + ( \Add4~26\ ))
-- \Add4~38\ = CARRY(( pixcount(1) ) + ( GND ) + ( \Add4~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_pixcount(1),
	cin => \Add4~26\,
	sumout => \Add4~37_sumout\,
	cout => \Add4~38\);

-- Location: FF_X31_Y17_N5
\pixcount[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Add4~37_sumout\,
	sclr => \pixcount[9]~0_combout\,
	ena => \RAMFULL_POINTER[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => pixcount(1));

-- Location: LABCELL_X31_Y17_N6
\Add4~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add4~33_sumout\ = SUM(( pixcount(2) ) + ( GND ) + ( \Add4~38\ ))
-- \Add4~34\ = CARRY(( pixcount(2) ) + ( GND ) + ( \Add4~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_pixcount(2),
	cin => \Add4~38\,
	sumout => \Add4~33_sumout\,
	cout => \Add4~34\);

-- Location: FF_X31_Y17_N8
\pixcount[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Add4~33_sumout\,
	sclr => \pixcount[9]~0_combout\,
	ena => \RAMFULL_POINTER[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => pixcount(2));

-- Location: LABCELL_X31_Y17_N9
\Add4~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add4~29_sumout\ = SUM(( pixcount(3) ) + ( GND ) + ( \Add4~34\ ))
-- \Add4~30\ = CARRY(( pixcount(3) ) + ( GND ) + ( \Add4~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_pixcount(3),
	cin => \Add4~34\,
	sumout => \Add4~29_sumout\,
	cout => \Add4~30\);

-- Location: FF_X31_Y17_N10
\pixcount[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Add4~29_sumout\,
	sclr => \pixcount[9]~0_combout\,
	ena => \RAMFULL_POINTER[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => pixcount(3));

-- Location: LABCELL_X31_Y17_N12
\Add4~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add4~21_sumout\ = SUM(( pixcount(4) ) + ( GND ) + ( \Add4~30\ ))
-- \Add4~22\ = CARRY(( pixcount(4) ) + ( GND ) + ( \Add4~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_pixcount(4),
	cin => \Add4~30\,
	sumout => \Add4~21_sumout\,
	cout => \Add4~22\);

-- Location: FF_X31_Y17_N14
\pixcount[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Add4~21_sumout\,
	sclr => \pixcount[9]~0_combout\,
	ena => \RAMFULL_POINTER[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => pixcount(4));

-- Location: LABCELL_X31_Y17_N15
\Add4~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add4~17_sumout\ = SUM(( pixcount(5) ) + ( GND ) + ( \Add4~22\ ))
-- \Add4~18\ = CARRY(( pixcount(5) ) + ( GND ) + ( \Add4~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_pixcount(5),
	cin => \Add4~22\,
	sumout => \Add4~17_sumout\,
	cout => \Add4~18\);

-- Location: FF_X31_Y17_N17
\pixcount[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Add4~17_sumout\,
	sclr => \pixcount[9]~0_combout\,
	ena => \RAMFULL_POINTER[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => pixcount(5));

-- Location: FF_X31_Y17_N20
\pixcount[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Add4~13_sumout\,
	sclr => \pixcount[9]~0_combout\,
	ena => \RAMFULL_POINTER[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => pixcount(6));

-- Location: LABCELL_X31_Y17_N48
\LessThan3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan3~1_combout\ = ( pixcount(9) & ( pixcount(8) ) ) # ( pixcount(9) & ( !pixcount(8) & ( (pixcount(6) & (!\LessThan3~0_combout\ & pixcount(7))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001000000010000000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_pixcount(6),
	datab => \ALT_INV_LessThan3~0_combout\,
	datac => ALT_INV_pixcount(7),
	datae => ALT_INV_pixcount(9),
	dataf => ALT_INV_pixcount(8),
	combout => \LessThan3~1_combout\);

-- Location: LABCELL_X30_Y16_N12
\Selector70~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector70~1_combout\ = ( \ODD~q\ & ( \Selector70~0_combout\ & ( (!\BUFF_CTRL.ST2~q\ & (!\RAMADDR1[1]~2_combout\)) # (\BUFF_CTRL.ST2~q\ & ((!\LessThan3~1_combout\))) ) ) ) # ( !\ODD~q\ & ( \Selector70~0_combout\ & ( (\BUFF_CTRL.ST2~q\ & 
-- \LessThan3~1_combout\) ) ) ) # ( \ODD~q\ & ( !\Selector70~0_combout\ & ( (!\RAMADDR1[1]~2_combout\) # (\BUFF_CTRL.ST2~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110111011101110100000101000001011101100011011000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_BUFF_CTRL.ST2~q\,
	datab => \ALT_INV_RAMADDR1[1]~2_combout\,
	datac => \ALT_INV_LessThan3~1_combout\,
	datae => \ALT_INV_ODD~q\,
	dataf => \ALT_INV_Selector70~0_combout\,
	combout => \Selector70~1_combout\);

-- Location: FF_X30_Y16_N14
ODD : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Selector70~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \ODD~q\);

-- Location: LABCELL_X29_Y15_N30
\Add6~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add6~61_sumout\ = SUM(( SDRAM_ADDR2(0) ) + ( \ODD~q\ ) + ( !VCC ))
-- \Add6~62\ = CARRY(( SDRAM_ADDR2(0) ) + ( \ODD~q\ ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_ODD~q\,
	datad => ALT_INV_SDRAM_ADDR2(0),
	cin => GND,
	sumout => \Add6~61_sumout\,
	cout => \Add6~62\);

-- Location: FF_X29_Y15_N32
\SDRAM_ADDR2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Add6~61_sumout\,
	sclr => \ALT_INV_BUFF_CTRL.ST2~q\,
	ena => \RAMFULL_POINTER[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => SDRAM_ADDR2(0));

-- Location: LABCELL_X29_Y15_N33
\Add6~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add6~65_sumout\ = SUM(( SDRAM_ADDR2(1) ) + ( GND ) + ( \Add6~62\ ))
-- \Add6~66\ = CARRY(( SDRAM_ADDR2(1) ) + ( GND ) + ( \Add6~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_SDRAM_ADDR2(1),
	cin => \Add6~62\,
	sumout => \Add6~65_sumout\,
	cout => \Add6~66\);

-- Location: FF_X29_Y15_N34
\SDRAM_ADDR2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Add6~65_sumout\,
	sclr => \ALT_INV_BUFF_CTRL.ST2~q\,
	ena => \RAMFULL_POINTER[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => SDRAM_ADDR2(1));

-- Location: LABCELL_X29_Y15_N36
\Add6~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add6~69_sumout\ = SUM(( SDRAM_ADDR2(2) ) + ( GND ) + ( \Add6~66\ ))
-- \Add6~70\ = CARRY(( SDRAM_ADDR2(2) ) + ( GND ) + ( \Add6~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_SDRAM_ADDR2(2),
	cin => \Add6~66\,
	sumout => \Add6~69_sumout\,
	cout => \Add6~70\);

-- Location: FF_X29_Y15_N38
\SDRAM_ADDR2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Add6~69_sumout\,
	sclr => \ALT_INV_BUFF_CTRL.ST2~q\,
	ena => \RAMFULL_POINTER[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => SDRAM_ADDR2(2));

-- Location: LABCELL_X29_Y15_N39
\Add6~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add6~73_sumout\ = SUM(( SDRAM_ADDR2(3) ) + ( GND ) + ( \Add6~70\ ))
-- \Add6~74\ = CARRY(( SDRAM_ADDR2(3) ) + ( GND ) + ( \Add6~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_SDRAM_ADDR2(3),
	cin => \Add6~70\,
	sumout => \Add6~73_sumout\,
	cout => \Add6~74\);

-- Location: FF_X29_Y15_N40
\SDRAM_ADDR2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Add6~73_sumout\,
	sclr => \ALT_INV_BUFF_CTRL.ST2~q\,
	ena => \RAMFULL_POINTER[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => SDRAM_ADDR2(3));

-- Location: LABCELL_X29_Y15_N42
\Add6~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add6~77_sumout\ = SUM(( SDRAM_ADDR2(4) ) + ( GND ) + ( \Add6~74\ ))
-- \Add6~78\ = CARRY(( SDRAM_ADDR2(4) ) + ( GND ) + ( \Add6~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_SDRAM_ADDR2(4),
	cin => \Add6~74\,
	sumout => \Add6~77_sumout\,
	cout => \Add6~78\);

-- Location: FF_X29_Y15_N44
\SDRAM_ADDR2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Add6~77_sumout\,
	sclr => \ALT_INV_BUFF_CTRL.ST2~q\,
	ena => \RAMFULL_POINTER[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => SDRAM_ADDR2(4));

-- Location: LABCELL_X29_Y15_N45
\Add6~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add6~81_sumout\ = SUM(( SDRAM_ADDR2(5) ) + ( GND ) + ( \Add6~78\ ))
-- \Add6~82\ = CARRY(( SDRAM_ADDR2(5) ) + ( GND ) + ( \Add6~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_SDRAM_ADDR2(5),
	cin => \Add6~78\,
	sumout => \Add6~81_sumout\,
	cout => \Add6~82\);

-- Location: FF_X29_Y15_N46
\SDRAM_ADDR2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Add6~81_sumout\,
	sclr => \ALT_INV_BUFF_CTRL.ST2~q\,
	ena => \RAMFULL_POINTER[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => SDRAM_ADDR2(5));

-- Location: LABCELL_X29_Y15_N48
\Add6~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add6~85_sumout\ = SUM(( SDRAM_ADDR2(6) ) + ( GND ) + ( \Add6~82\ ))
-- \Add6~86\ = CARRY(( SDRAM_ADDR2(6) ) + ( GND ) + ( \Add6~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_SDRAM_ADDR2(6),
	cin => \Add6~82\,
	sumout => \Add6~85_sumout\,
	cout => \Add6~86\);

-- Location: FF_X29_Y15_N49
\SDRAM_ADDR2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Add6~85_sumout\,
	sclr => \ALT_INV_BUFF_CTRL.ST2~q\,
	ena => \RAMFULL_POINTER[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => SDRAM_ADDR2(6));

-- Location: LABCELL_X29_Y15_N51
\Add6~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add6~89_sumout\ = SUM(( SDRAM_ADDR2(7) ) + ( GND ) + ( \Add6~86\ ))
-- \Add6~90\ = CARRY(( SDRAM_ADDR2(7) ) + ( GND ) + ( \Add6~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_SDRAM_ADDR2(7),
	cin => \Add6~86\,
	sumout => \Add6~89_sumout\,
	cout => \Add6~90\);

-- Location: FF_X29_Y15_N52
\SDRAM_ADDR2[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Add6~89_sumout\,
	sclr => \ALT_INV_BUFF_CTRL.ST2~q\,
	ena => \RAMFULL_POINTER[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => SDRAM_ADDR2(7));

-- Location: LABCELL_X29_Y15_N54
\Add6~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add6~93_sumout\ = SUM(( SDRAM_ADDR2(8) ) + ( GND ) + ( \Add6~90\ ))
-- \Add6~94\ = CARRY(( SDRAM_ADDR2(8) ) + ( GND ) + ( \Add6~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_SDRAM_ADDR2(8),
	cin => \Add6~90\,
	sumout => \Add6~93_sumout\,
	cout => \Add6~94\);

-- Location: FF_X29_Y15_N55
\SDRAM_ADDR2[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Add6~93_sumout\,
	sclr => \ALT_INV_BUFF_CTRL.ST2~q\,
	ena => \RAMFULL_POINTER[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => SDRAM_ADDR2(8));

-- Location: LABCELL_X29_Y15_N57
\Add6~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add6~97_sumout\ = SUM(( SDRAM_ADDR2(9) ) + ( GND ) + ( \Add6~94\ ))
-- \Add6~98\ = CARRY(( SDRAM_ADDR2(9) ) + ( GND ) + ( \Add6~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_SDRAM_ADDR2(9),
	cin => \Add6~94\,
	sumout => \Add6~97_sumout\,
	cout => \Add6~98\);

-- Location: LABCELL_X29_Y15_N12
\Selector111~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector111~0_combout\ = ( \Add6~97_sumout\ & ( \BUFF_CTRL.ST2~q\ ) ) # ( \Add6~97_sumout\ & ( !\BUFF_CTRL.ST2~q\ & ( offset(11) ) ) ) # ( !\Add6~97_sumout\ & ( !\BUFF_CTRL.ST2~q\ & ( offset(11) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_offset(11),
	datae => \ALT_INV_Add6~97_sumout\,
	dataf => \ALT_INV_BUFF_CTRL.ST2~q\,
	combout => \Selector111~0_combout\);

-- Location: FF_X29_Y15_N14
\SDRAM_ADDR2[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Selector111~0_combout\,
	ena => \RAMFULL_POINTER[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => SDRAM_ADDR2(9));

-- Location: LABCELL_X29_Y14_N0
\Add6~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add6~17_sumout\ = SUM(( SDRAM_ADDR2(10) ) + ( GND ) + ( \Add6~98\ ))
-- \Add6~18\ = CARRY(( SDRAM_ADDR2(10) ) + ( GND ) + ( \Add6~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_SDRAM_ADDR2(10),
	cin => \Add6~98\,
	sumout => \Add6~17_sumout\,
	cout => \Add6~18\);

-- Location: FF_X29_Y14_N1
\SDRAM_ADDR2[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Add6~17_sumout\,
	sclr => \ALT_INV_BUFF_CTRL.ST2~q\,
	ena => \RAMFULL_POINTER[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => SDRAM_ADDR2(10));

-- Location: LABCELL_X29_Y14_N3
\Add6~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add6~25_sumout\ = SUM(( SDRAM_ADDR2(11) ) + ( GND ) + ( \Add6~18\ ))
-- \Add6~26\ = CARRY(( SDRAM_ADDR2(11) ) + ( GND ) + ( \Add6~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_SDRAM_ADDR2(11),
	cin => \Add6~18\,
	sumout => \Add6~25_sumout\,
	cout => \Add6~26\);

-- Location: MLABCELL_X28_Y14_N24
\Selector109~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector109~0_combout\ = ( \Add6~25_sumout\ & ( offset(11) ) ) # ( !\Add6~25_sumout\ & ( offset(11) & ( !\BUFF_CTRL.ST2~q\ ) ) ) # ( \Add6~25_sumout\ & ( !offset(11) & ( \BUFF_CTRL.ST2~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010110101010101010101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_BUFF_CTRL.ST2~q\,
	datae => \ALT_INV_Add6~25_sumout\,
	dataf => ALT_INV_offset(11),
	combout => \Selector109~0_combout\);

-- Location: FF_X28_Y14_N26
\SDRAM_ADDR2[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Selector109~0_combout\,
	ena => \RAMFULL_POINTER[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => SDRAM_ADDR2(11));

-- Location: LABCELL_X29_Y14_N6
\Add6~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add6~29_sumout\ = SUM(( SDRAM_ADDR2(12) ) + ( GND ) + ( \Add6~26\ ))
-- \Add6~30\ = CARRY(( SDRAM_ADDR2(12) ) + ( GND ) + ( \Add6~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_SDRAM_ADDR2(12),
	cin => \Add6~26\,
	sumout => \Add6~29_sumout\,
	cout => \Add6~30\);

-- Location: FF_X29_Y14_N8
\SDRAM_ADDR2[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Add6~29_sumout\,
	sclr => \ALT_INV_BUFF_CTRL.ST2~q\,
	ena => \RAMFULL_POINTER[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => SDRAM_ADDR2(12));

-- Location: LABCELL_X29_Y14_N9
\Add6~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add6~33_sumout\ = SUM(( SDRAM_ADDR2(13) ) + ( GND ) + ( \Add6~30\ ))
-- \Add6~34\ = CARRY(( SDRAM_ADDR2(13) ) + ( GND ) + ( \Add6~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_SDRAM_ADDR2(13),
	cin => \Add6~30\,
	sumout => \Add6~33_sumout\,
	cout => \Add6~34\);

-- Location: MLABCELL_X28_Y14_N57
\Selector107~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector107~0_combout\ = ( \Add6~33_sumout\ & ( (offset(11)) # (\BUFF_CTRL.ST2~q\) ) ) # ( !\Add6~33_sumout\ & ( (!\BUFF_CTRL.ST2~q\ & offset(11)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010010101011111111100000000101010100101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_BUFF_CTRL.ST2~q\,
	datad => ALT_INV_offset(11),
	datae => \ALT_INV_Add6~33_sumout\,
	combout => \Selector107~0_combout\);

-- Location: FF_X28_Y14_N59
\SDRAM_ADDR2[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Selector107~0_combout\,
	ena => \RAMFULL_POINTER[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => SDRAM_ADDR2(13));

-- Location: LABCELL_X29_Y14_N12
\Add6~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add6~37_sumout\ = SUM(( SDRAM_ADDR2(14) ) + ( GND ) + ( \Add6~34\ ))
-- \Add6~38\ = CARRY(( SDRAM_ADDR2(14) ) + ( GND ) + ( \Add6~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_SDRAM_ADDR2(14),
	cin => \Add6~34\,
	sumout => \Add6~37_sumout\,
	cout => \Add6~38\);

-- Location: FF_X29_Y14_N13
\SDRAM_ADDR2[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Add6~37_sumout\,
	sclr => \ALT_INV_BUFF_CTRL.ST2~q\,
	ena => \RAMFULL_POINTER[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => SDRAM_ADDR2(14));

-- Location: LABCELL_X29_Y14_N15
\Add6~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add6~41_sumout\ = SUM(( SDRAM_ADDR2(15) ) + ( GND ) + ( \Add6~38\ ))
-- \Add6~42\ = CARRY(( SDRAM_ADDR2(15) ) + ( GND ) + ( \Add6~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_SDRAM_ADDR2(15),
	cin => \Add6~38\,
	sumout => \Add6~41_sumout\,
	cout => \Add6~42\);

-- Location: FF_X29_Y14_N17
\SDRAM_ADDR2[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Add6~41_sumout\,
	sclr => \ALT_INV_BUFF_CTRL.ST2~q\,
	ena => \RAMFULL_POINTER[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => SDRAM_ADDR2(15));

-- Location: LABCELL_X29_Y14_N18
\Add6~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add6~45_sumout\ = SUM(( SDRAM_ADDR2(16) ) + ( GND ) + ( \Add6~42\ ))
-- \Add6~46\ = CARRY(( SDRAM_ADDR2(16) ) + ( GND ) + ( \Add6~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_SDRAM_ADDR2(16),
	cin => \Add6~42\,
	sumout => \Add6~45_sumout\,
	cout => \Add6~46\);

-- Location: MLABCELL_X28_Y14_N36
\Selector104~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector104~0_combout\ = ( \BUFF_CTRL.ST2~q\ & ( \Add6~45_sumout\ ) ) # ( !\BUFF_CTRL.ST2~q\ & ( \Add6~45_sumout\ & ( offset(11) ) ) ) # ( !\BUFF_CTRL.ST2~q\ & ( !\Add6~45_sumout\ & ( offset(11) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000000000000000000001111000011111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_offset(11),
	datae => \ALT_INV_BUFF_CTRL.ST2~q\,
	dataf => \ALT_INV_Add6~45_sumout\,
	combout => \Selector104~0_combout\);

-- Location: FF_X28_Y14_N38
\SDRAM_ADDR2[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Selector104~0_combout\,
	ena => \RAMFULL_POINTER[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => SDRAM_ADDR2(16));

-- Location: LABCELL_X30_Y13_N30
\Add5~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add5~61_sumout\ = SUM(( SDRAM_ADDR1(0) ) + ( !\ODD~q\ ) + ( !VCC ))
-- \Add5~62\ = CARRY(( SDRAM_ADDR1(0) ) + ( !\ODD~q\ ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100110011001100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_ODD~q\,
	datad => ALT_INV_SDRAM_ADDR1(0),
	cin => GND,
	sumout => \Add5~61_sumout\,
	cout => \Add5~62\);

-- Location: FF_X30_Y13_N31
\SDRAM_ADDR1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Add5~61_sumout\,
	sclr => \ALT_INV_BUFF_CTRL.ST2~q\,
	ena => \RAMFULL_POINTER[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => SDRAM_ADDR1(0));

-- Location: LABCELL_X30_Y13_N33
\Add5~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add5~65_sumout\ = SUM(( SDRAM_ADDR1(1) ) + ( GND ) + ( \Add5~62\ ))
-- \Add5~66\ = CARRY(( SDRAM_ADDR1(1) ) + ( GND ) + ( \Add5~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_SDRAM_ADDR1(1),
	cin => \Add5~62\,
	sumout => \Add5~65_sumout\,
	cout => \Add5~66\);

-- Location: FF_X30_Y13_N34
\SDRAM_ADDR1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Add5~65_sumout\,
	sclr => \ALT_INV_BUFF_CTRL.ST2~q\,
	ena => \RAMFULL_POINTER[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => SDRAM_ADDR1(1));

-- Location: LABCELL_X30_Y13_N36
\Add5~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add5~69_sumout\ = SUM(( SDRAM_ADDR1(2) ) + ( GND ) + ( \Add5~66\ ))
-- \Add5~70\ = CARRY(( SDRAM_ADDR1(2) ) + ( GND ) + ( \Add5~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_SDRAM_ADDR1(2),
	cin => \Add5~66\,
	sumout => \Add5~69_sumout\,
	cout => \Add5~70\);

-- Location: FF_X30_Y13_N37
\SDRAM_ADDR1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Add5~69_sumout\,
	sclr => \ALT_INV_BUFF_CTRL.ST2~q\,
	ena => \RAMFULL_POINTER[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => SDRAM_ADDR1(2));

-- Location: LABCELL_X30_Y13_N39
\Add5~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add5~73_sumout\ = SUM(( SDRAM_ADDR1(3) ) + ( GND ) + ( \Add5~70\ ))
-- \Add5~74\ = CARRY(( SDRAM_ADDR1(3) ) + ( GND ) + ( \Add5~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_SDRAM_ADDR1(3),
	cin => \Add5~70\,
	sumout => \Add5~73_sumout\,
	cout => \Add5~74\);

-- Location: FF_X30_Y13_N40
\SDRAM_ADDR1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Add5~73_sumout\,
	sclr => \ALT_INV_BUFF_CTRL.ST2~q\,
	ena => \RAMFULL_POINTER[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => SDRAM_ADDR1(3));

-- Location: LABCELL_X30_Y13_N42
\Add5~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add5~77_sumout\ = SUM(( SDRAM_ADDR1(4) ) + ( GND ) + ( \Add5~74\ ))
-- \Add5~78\ = CARRY(( SDRAM_ADDR1(4) ) + ( GND ) + ( \Add5~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_SDRAM_ADDR1(4),
	cin => \Add5~74\,
	sumout => \Add5~77_sumout\,
	cout => \Add5~78\);

-- Location: FF_X30_Y13_N44
\SDRAM_ADDR1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Add5~77_sumout\,
	sclr => \ALT_INV_BUFF_CTRL.ST2~q\,
	ena => \RAMFULL_POINTER[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => SDRAM_ADDR1(4));

-- Location: LABCELL_X30_Y13_N45
\Add5~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add5~81_sumout\ = SUM(( SDRAM_ADDR1(5) ) + ( GND ) + ( \Add5~78\ ))
-- \Add5~82\ = CARRY(( SDRAM_ADDR1(5) ) + ( GND ) + ( \Add5~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_SDRAM_ADDR1(5),
	cin => \Add5~78\,
	sumout => \Add5~81_sumout\,
	cout => \Add5~82\);

-- Location: FF_X30_Y13_N46
\SDRAM_ADDR1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Add5~81_sumout\,
	sclr => \ALT_INV_BUFF_CTRL.ST2~q\,
	ena => \RAMFULL_POINTER[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => SDRAM_ADDR1(5));

-- Location: LABCELL_X30_Y13_N48
\Add5~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add5~85_sumout\ = SUM(( SDRAM_ADDR1(6) ) + ( GND ) + ( \Add5~82\ ))
-- \Add5~86\ = CARRY(( SDRAM_ADDR1(6) ) + ( GND ) + ( \Add5~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_SDRAM_ADDR1(6),
	cin => \Add5~82\,
	sumout => \Add5~85_sumout\,
	cout => \Add5~86\);

-- Location: FF_X30_Y13_N49
\SDRAM_ADDR1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Add5~85_sumout\,
	sclr => \ALT_INV_BUFF_CTRL.ST2~q\,
	ena => \RAMFULL_POINTER[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => SDRAM_ADDR1(6));

-- Location: LABCELL_X30_Y13_N51
\Add5~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add5~89_sumout\ = SUM(( SDRAM_ADDR1(7) ) + ( GND ) + ( \Add5~86\ ))
-- \Add5~90\ = CARRY(( SDRAM_ADDR1(7) ) + ( GND ) + ( \Add5~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_SDRAM_ADDR1(7),
	cin => \Add5~86\,
	sumout => \Add5~89_sumout\,
	cout => \Add5~90\);

-- Location: FF_X30_Y13_N52
\SDRAM_ADDR1[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Add5~89_sumout\,
	sclr => \ALT_INV_BUFF_CTRL.ST2~q\,
	ena => \RAMFULL_POINTER[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => SDRAM_ADDR1(7));

-- Location: LABCELL_X30_Y13_N54
\Add5~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add5~93_sumout\ = SUM(( SDRAM_ADDR1(8) ) + ( GND ) + ( \Add5~90\ ))
-- \Add5~94\ = CARRY(( SDRAM_ADDR1(8) ) + ( GND ) + ( \Add5~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_SDRAM_ADDR1(8),
	cin => \Add5~90\,
	sumout => \Add5~93_sumout\,
	cout => \Add5~94\);

-- Location: FF_X30_Y13_N56
\SDRAM_ADDR1[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Add5~93_sumout\,
	sclr => \ALT_INV_BUFF_CTRL.ST2~q\,
	ena => \RAMFULL_POINTER[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => SDRAM_ADDR1(8));

-- Location: LABCELL_X30_Y13_N57
\Add5~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add5~97_sumout\ = SUM(( SDRAM_ADDR1(9) ) + ( GND ) + ( \Add5~94\ ))
-- \Add5~98\ = CARRY(( SDRAM_ADDR1(9) ) + ( GND ) + ( \Add5~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_SDRAM_ADDR1(9),
	cin => \Add5~94\,
	sumout => \Add5~97_sumout\,
	cout => \Add5~98\);

-- Location: FF_X30_Y13_N58
\SDRAM_ADDR1[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Add5~97_sumout\,
	sclr => \ALT_INV_BUFF_CTRL.ST2~q\,
	ena => \RAMFULL_POINTER[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => SDRAM_ADDR1(9));

-- Location: LABCELL_X30_Y12_N0
\Add5~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add5~17_sumout\ = SUM(( SDRAM_ADDR1(10) ) + ( GND ) + ( \Add5~98\ ))
-- \Add5~18\ = CARRY(( SDRAM_ADDR1(10) ) + ( GND ) + ( \Add5~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_SDRAM_ADDR1(10),
	cin => \Add5~98\,
	sumout => \Add5~17_sumout\,
	cout => \Add5~18\);

-- Location: FF_X30_Y12_N1
\SDRAM_ADDR1[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Add5~17_sumout\,
	sclr => \ALT_INV_BUFF_CTRL.ST2~q\,
	ena => \RAMFULL_POINTER[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => SDRAM_ADDR1(10));

-- Location: LABCELL_X30_Y12_N3
\Add5~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add5~25_sumout\ = SUM(( SDRAM_ADDR1(11) ) + ( GND ) + ( \Add5~18\ ))
-- \Add5~26\ = CARRY(( SDRAM_ADDR1(11) ) + ( GND ) + ( \Add5~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_SDRAM_ADDR1(11),
	cin => \Add5~18\,
	sumout => \Add5~25_sumout\,
	cout => \Add5~26\);

-- Location: FF_X30_Y12_N4
\SDRAM_ADDR1[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Add5~25_sumout\,
	sclr => \ALT_INV_BUFF_CTRL.ST2~q\,
	ena => \RAMFULL_POINTER[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => SDRAM_ADDR1(11));

-- Location: LABCELL_X30_Y12_N6
\Add5~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add5~29_sumout\ = SUM(( SDRAM_ADDR1(12) ) + ( GND ) + ( \Add5~26\ ))
-- \Add5~30\ = CARRY(( SDRAM_ADDR1(12) ) + ( GND ) + ( \Add5~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_SDRAM_ADDR1(12),
	cin => \Add5~26\,
	sumout => \Add5~29_sumout\,
	cout => \Add5~30\);

-- Location: FF_X30_Y12_N7
\SDRAM_ADDR1[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Add5~29_sumout\,
	sclr => \ALT_INV_BUFF_CTRL.ST2~q\,
	ena => \RAMFULL_POINTER[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => SDRAM_ADDR1(12));

-- Location: LABCELL_X30_Y12_N9
\Add5~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add5~33_sumout\ = SUM(( SDRAM_ADDR1(13) ) + ( GND ) + ( \Add5~30\ ))
-- \Add5~34\ = CARRY(( SDRAM_ADDR1(13) ) + ( GND ) + ( \Add5~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_SDRAM_ADDR1(13),
	cin => \Add5~30\,
	sumout => \Add5~33_sumout\,
	cout => \Add5~34\);

-- Location: FF_X30_Y12_N10
\SDRAM_ADDR1[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Add5~33_sumout\,
	sclr => \ALT_INV_BUFF_CTRL.ST2~q\,
	ena => \RAMFULL_POINTER[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => SDRAM_ADDR1(13));

-- Location: LABCELL_X30_Y12_N12
\Add5~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add5~37_sumout\ = SUM(( SDRAM_ADDR1(14) ) + ( GND ) + ( \Add5~34\ ))
-- \Add5~38\ = CARRY(( SDRAM_ADDR1(14) ) + ( GND ) + ( \Add5~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_SDRAM_ADDR1(14),
	cin => \Add5~34\,
	sumout => \Add5~37_sumout\,
	cout => \Add5~38\);

-- Location: FF_X30_Y12_N13
\SDRAM_ADDR1[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Add5~37_sumout\,
	sclr => \ALT_INV_BUFF_CTRL.ST2~q\,
	ena => \RAMFULL_POINTER[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => SDRAM_ADDR1(14));

-- Location: LABCELL_X30_Y12_N15
\Add5~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add5~41_sumout\ = SUM(( SDRAM_ADDR1(15) ) + ( GND ) + ( \Add5~38\ ))
-- \Add5~42\ = CARRY(( SDRAM_ADDR1(15) ) + ( GND ) + ( \Add5~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_SDRAM_ADDR1(15),
	cin => \Add5~38\,
	sumout => \Add5~41_sumout\,
	cout => \Add5~42\);

-- Location: FF_X30_Y12_N16
\SDRAM_ADDR1[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Add5~41_sumout\,
	sclr => \ALT_INV_BUFF_CTRL.ST2~q\,
	ena => \RAMFULL_POINTER[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => SDRAM_ADDR1(15));

-- Location: LABCELL_X30_Y12_N18
\Add5~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add5~45_sumout\ = SUM(( SDRAM_ADDR1(16) ) + ( GND ) + ( \Add5~42\ ))
-- \Add5~46\ = CARRY(( SDRAM_ADDR1(16) ) + ( GND ) + ( \Add5~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_SDRAM_ADDR1(16),
	cin => \Add5~42\,
	sumout => \Add5~45_sumout\,
	cout => \Add5~46\);

-- Location: FF_X30_Y12_N19
\SDRAM_ADDR1[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Add5~45_sumout\,
	sclr => \ALT_INV_BUFF_CTRL.ST2~q\,
	ena => \RAMFULL_POINTER[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => SDRAM_ADDR1(16));

-- Location: LABCELL_X29_Y11_N30
\Add1~61\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~61_sumout\ = SUM(( SDRAM_ADDR(0) ) + ( VCC ) + ( !VCC ))
-- \Add1~62\ = CARRY(( SDRAM_ADDR(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_SDRAM_ADDR(0),
	cin => GND,
	sumout => \Add1~61_sumout\,
	cout => \Add1~62\);

-- Location: LABCELL_X29_Y13_N39
\Selector31~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector31~0_combout\ = ( \Add1~61_sumout\ & ( \ODD~q\ & ( (!\BUFF_CTRL.ST2~q\) # (SDRAM_ADDR2(0)) ) ) ) # ( !\Add1~61_sumout\ & ( \ODD~q\ & ( (SDRAM_ADDR2(0) & \BUFF_CTRL.ST2~q\) ) ) ) # ( \Add1~61_sumout\ & ( !\ODD~q\ & ( (!\BUFF_CTRL.ST2~q\) # 
-- (SDRAM_ADDR1(0)) ) ) ) # ( !\Add1~61_sumout\ & ( !\ODD~q\ & ( (\BUFF_CTRL.ST2~q\ & SDRAM_ADDR1(0)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011110011111100111100010001000100011101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_SDRAM_ADDR2(0),
	datab => \ALT_INV_BUFF_CTRL.ST2~q\,
	datac => ALT_INV_SDRAM_ADDR1(0),
	datae => \ALT_INV_Add1~61_sumout\,
	dataf => \ALT_INV_ODD~q\,
	combout => \Selector31~0_combout\);

-- Location: LABCELL_X29_Y12_N48
\SDRAM_ADDR[7]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \SDRAM_ADDR[7]~0_combout\ = ( BT656_ENDFRAME(2) & ( (!\BUFF_CTRL.ST2~q\) # (NEXTFRAME(2)) ) ) # ( !BT656_ENDFRAME(2) & ( (!\BUFF_CTRL.ST2~q\ & (!\KEY[1]~input_o\)) # (\BUFF_CTRL.ST2~q\ & ((NEXTFRAME(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000011110101101000001111010110101010111111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_BUFF_CTRL.ST2~q\,
	datac => \ALT_INV_KEY[1]~input_o\,
	datad => ALT_INV_NEXTFRAME(2),
	dataf => ALT_INV_BT656_ENDFRAME(2),
	combout => \SDRAM_ADDR[7]~0_combout\);

-- Location: FF_X28_Y8_N58
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entries[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entries[0]~1_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entries\(0));

-- Location: LABCELL_X29_Y16_N3
\SDRAM_ADDR[7]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \SDRAM_ADDR[7]~1_combout\ = ( !NEXTFRAME(2) & ( \BUFF_WAIT~q\ ) ) # ( !NEXTFRAME(2) & ( !\BUFF_WAIT~q\ & ( ((!\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entries\(0) & 
-- \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entries[1]~DUPLICATE_q\)) # (\SDRAM_RE_N~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010111100101111000000000000000011111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entries\(0),
	datab => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entries[1]~DUPLICATE_q\,
	datac => \ALT_INV_SDRAM_RE_N~q\,
	datae => ALT_INV_NEXTFRAME(2),
	dataf => \ALT_INV_BUFF_WAIT~q\,
	combout => \SDRAM_ADDR[7]~1_combout\);

-- Location: LABCELL_X29_Y12_N18
\SDRAM_ADDR[7]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \SDRAM_ADDR[7]~2_combout\ = ( BT656_ENDFRAME(2) & ( \Selector36~0_combout\ & ( ((\BUFF_CTRL.ST2~q\ & !\SDRAM_ADDR[7]~1_combout\)) # (\BUFF_CTRL.ST1~q\) ) ) ) # ( !BT656_ENDFRAME(2) & ( \Selector36~0_combout\ & ( ((\BUFF_CTRL.ST2~q\ & 
-- !\SDRAM_ADDR[7]~1_combout\)) # (\BUFF_CTRL.ST1~q\) ) ) ) # ( BT656_ENDFRAME(2) & ( !\Selector36~0_combout\ & ( ((\BUFF_CTRL.ST2~q\ & !\SDRAM_ADDR[7]~1_combout\)) # (\BUFF_CTRL.ST1~q\) ) ) ) # ( !BT656_ENDFRAME(2) & ( !\Selector36~0_combout\ & ( 
-- (!\KEY[1]~input_o\ & (((\BUFF_CTRL.ST2~q\ & !\SDRAM_ADDR[7]~1_combout\)) # (\BUFF_CTRL.ST1~q\))) # (\KEY[1]~input_o\ & (((\BUFF_CTRL.ST2~q\ & !\SDRAM_ADDR[7]~1_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010111100100010001111110011001100111111001100110011111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[1]~input_o\,
	datab => \ALT_INV_BUFF_CTRL.ST1~q\,
	datac => \ALT_INV_BUFF_CTRL.ST2~q\,
	datad => \ALT_INV_SDRAM_ADDR[7]~1_combout\,
	datae => ALT_INV_BT656_ENDFRAME(2),
	dataf => \ALT_INV_Selector36~0_combout\,
	combout => \SDRAM_ADDR[7]~2_combout\);

-- Location: FF_X29_Y13_N41
\SDRAM_ADDR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Selector31~0_combout\,
	sclr => \SDRAM_ADDR[7]~0_combout\,
	ena => \SDRAM_ADDR[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => SDRAM_ADDR(0));

-- Location: LABCELL_X29_Y11_N33
\Add1~65\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~65_sumout\ = SUM(( SDRAM_ADDR(1) ) + ( GND ) + ( \Add1~62\ ))
-- \Add1~66\ = CARRY(( SDRAM_ADDR(1) ) + ( GND ) + ( \Add1~62\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_SDRAM_ADDR(1),
	cin => \Add1~62\,
	sumout => \Add1~65_sumout\,
	cout => \Add1~66\);

-- Location: LABCELL_X29_Y13_N42
\Selector30~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector30~0_combout\ = ( SDRAM_ADDR2(1) & ( SDRAM_ADDR1(1) & ( (\BUFF_CTRL.ST2~q\) # (\Add1~65_sumout\) ) ) ) # ( !SDRAM_ADDR2(1) & ( SDRAM_ADDR1(1) & ( (!\BUFF_CTRL.ST2~q\ & ((\Add1~65_sumout\))) # (\BUFF_CTRL.ST2~q\ & (!\ODD~q\)) ) ) ) # ( 
-- SDRAM_ADDR2(1) & ( !SDRAM_ADDR1(1) & ( (!\BUFF_CTRL.ST2~q\ & ((\Add1~65_sumout\))) # (\BUFF_CTRL.ST2~q\ & (\ODD~q\)) ) ) ) # ( !SDRAM_ADDR2(1) & ( !SDRAM_ADDR1(1) & ( (\Add1~65_sumout\ & !\BUFF_CTRL.ST2~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110011001100001111110011000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_ODD~q\,
	datac => \ALT_INV_Add1~65_sumout\,
	datad => \ALT_INV_BUFF_CTRL.ST2~q\,
	datae => ALT_INV_SDRAM_ADDR2(1),
	dataf => ALT_INV_SDRAM_ADDR1(1),
	combout => \Selector30~0_combout\);

-- Location: FF_X29_Y13_N44
\SDRAM_ADDR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Selector30~0_combout\,
	sclr => \SDRAM_ADDR[7]~0_combout\,
	ena => \SDRAM_ADDR[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => SDRAM_ADDR(1));

-- Location: LABCELL_X29_Y11_N36
\Add1~69\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~69_sumout\ = SUM(( SDRAM_ADDR(2) ) + ( GND ) + ( \Add1~66\ ))
-- \Add1~70\ = CARRY(( SDRAM_ADDR(2) ) + ( GND ) + ( \Add1~66\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_SDRAM_ADDR(2),
	cin => \Add1~66\,
	sumout => \Add1~69_sumout\,
	cout => \Add1~70\);

-- Location: LABCELL_X29_Y13_N24
\Selector29~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector29~0_combout\ = ( SDRAM_ADDR2(2) & ( \Add1~69_sumout\ & ( ((!\BUFF_CTRL.ST2~q\) # (SDRAM_ADDR1(2))) # (\ODD~q\) ) ) ) # ( !SDRAM_ADDR2(2) & ( \Add1~69_sumout\ & ( (!\BUFF_CTRL.ST2~q\) # ((!\ODD~q\ & SDRAM_ADDR1(2))) ) ) ) # ( SDRAM_ADDR2(2) & ( 
-- !\Add1~69_sumout\ & ( (\BUFF_CTRL.ST2~q\ & ((SDRAM_ADDR1(2)) # (\ODD~q\))) ) ) ) # ( !SDRAM_ADDR2(2) & ( !\Add1~69_sumout\ & ( (!\ODD~q\ & (SDRAM_ADDR1(2) & \BUFF_CTRL.ST2~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001100000000000011111111111111000011001111111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_ODD~q\,
	datac => ALT_INV_SDRAM_ADDR1(2),
	datad => \ALT_INV_BUFF_CTRL.ST2~q\,
	datae => ALT_INV_SDRAM_ADDR2(2),
	dataf => \ALT_INV_Add1~69_sumout\,
	combout => \Selector29~0_combout\);

-- Location: FF_X29_Y13_N26
\SDRAM_ADDR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Selector29~0_combout\,
	sclr => \SDRAM_ADDR[7]~0_combout\,
	ena => \SDRAM_ADDR[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => SDRAM_ADDR(2));

-- Location: LABCELL_X29_Y11_N39
\Add1~73\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~73_sumout\ = SUM(( SDRAM_ADDR(3) ) + ( GND ) + ( \Add1~70\ ))
-- \Add1~74\ = CARRY(( SDRAM_ADDR(3) ) + ( GND ) + ( \Add1~70\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_SDRAM_ADDR(3),
	cin => \Add1~70\,
	sumout => \Add1~73_sumout\,
	cout => \Add1~74\);

-- Location: MLABCELL_X28_Y13_N12
\Selector28~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector28~0_combout\ = ( \ODD~q\ & ( \Add1~73_sumout\ & ( (!\BUFF_CTRL.ST2~q\) # (SDRAM_ADDR2(3)) ) ) ) # ( !\ODD~q\ & ( \Add1~73_sumout\ & ( (!\BUFF_CTRL.ST2~q\) # (SDRAM_ADDR1(3)) ) ) ) # ( \ODD~q\ & ( !\Add1~73_sumout\ & ( (\BUFF_CTRL.ST2~q\ & 
-- SDRAM_ADDR2(3)) ) ) ) # ( !\ODD~q\ & ( !\Add1~73_sumout\ & ( (SDRAM_ADDR1(3) & \BUFF_CTRL.ST2~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000000110000001111011101110111011100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_SDRAM_ADDR1(3),
	datab => \ALT_INV_BUFF_CTRL.ST2~q\,
	datac => ALT_INV_SDRAM_ADDR2(3),
	datae => \ALT_INV_ODD~q\,
	dataf => \ALT_INV_Add1~73_sumout\,
	combout => \Selector28~0_combout\);

-- Location: FF_X28_Y13_N14
\SDRAM_ADDR[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Selector28~0_combout\,
	sclr => \SDRAM_ADDR[7]~0_combout\,
	ena => \SDRAM_ADDR[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => SDRAM_ADDR(3));

-- Location: LABCELL_X29_Y11_N42
\Add1~77\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~77_sumout\ = SUM(( SDRAM_ADDR(4) ) + ( GND ) + ( \Add1~74\ ))
-- \Add1~78\ = CARRY(( SDRAM_ADDR(4) ) + ( GND ) + ( \Add1~74\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_SDRAM_ADDR(4),
	cin => \Add1~74\,
	sumout => \Add1~77_sumout\,
	cout => \Add1~78\);

-- Location: LABCELL_X29_Y13_N18
\Selector27~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector27~0_combout\ = ( SDRAM_ADDR1(4) & ( \Add1~77_sumout\ & ( (!\ODD~q\) # ((!\BUFF_CTRL.ST2~q\) # (SDRAM_ADDR2(4))) ) ) ) # ( !SDRAM_ADDR1(4) & ( \Add1~77_sumout\ & ( (!\BUFF_CTRL.ST2~q\) # ((\ODD~q\ & SDRAM_ADDR2(4))) ) ) ) # ( SDRAM_ADDR1(4) & ( 
-- !\Add1~77_sumout\ & ( (\BUFF_CTRL.ST2~q\ & ((!\ODD~q\) # (SDRAM_ADDR2(4)))) ) ) ) # ( !SDRAM_ADDR1(4) & ( !\Add1~77_sumout\ & ( (\ODD~q\ & (SDRAM_ADDR2(4) & \BUFF_CTRL.ST2~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000011000000001100111111111111000000111111111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_ODD~q\,
	datac => ALT_INV_SDRAM_ADDR2(4),
	datad => \ALT_INV_BUFF_CTRL.ST2~q\,
	datae => ALT_INV_SDRAM_ADDR1(4),
	dataf => \ALT_INV_Add1~77_sumout\,
	combout => \Selector27~0_combout\);

-- Location: FF_X29_Y13_N20
\SDRAM_ADDR[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Selector27~0_combout\,
	sclr => \SDRAM_ADDR[7]~0_combout\,
	ena => \SDRAM_ADDR[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => SDRAM_ADDR(4));

-- Location: LABCELL_X29_Y11_N45
\Add1~81\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~81_sumout\ = SUM(( SDRAM_ADDR(5) ) + ( GND ) + ( \Add1~78\ ))
-- \Add1~82\ = CARRY(( SDRAM_ADDR(5) ) + ( GND ) + ( \Add1~78\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_SDRAM_ADDR(5),
	cin => \Add1~78\,
	sumout => \Add1~81_sumout\,
	cout => \Add1~82\);

-- Location: LABCELL_X29_Y13_N51
\Selector26~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector26~0_combout\ = ( \Add1~81_sumout\ & ( \ODD~q\ & ( (!\BUFF_CTRL.ST2~q\) # (SDRAM_ADDR2(5)) ) ) ) # ( !\Add1~81_sumout\ & ( \ODD~q\ & ( (SDRAM_ADDR2(5) & \BUFF_CTRL.ST2~q\) ) ) ) # ( \Add1~81_sumout\ & ( !\ODD~q\ & ( (!\BUFF_CTRL.ST2~q\) # 
-- (SDRAM_ADDR1(5)) ) ) ) # ( !\Add1~81_sumout\ & ( !\ODD~q\ & ( (SDRAM_ADDR1(5) & \BUFF_CTRL.ST2~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011111100111111001100000101000001011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_SDRAM_ADDR2(5),
	datab => ALT_INV_SDRAM_ADDR1(5),
	datac => \ALT_INV_BUFF_CTRL.ST2~q\,
	datae => \ALT_INV_Add1~81_sumout\,
	dataf => \ALT_INV_ODD~q\,
	combout => \Selector26~0_combout\);

-- Location: FF_X29_Y13_N53
\SDRAM_ADDR[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Selector26~0_combout\,
	sclr => \SDRAM_ADDR[7]~0_combout\,
	ena => \SDRAM_ADDR[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => SDRAM_ADDR(5));

-- Location: LABCELL_X29_Y11_N48
\Add1~85\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~85_sumout\ = SUM(( SDRAM_ADDR(6) ) + ( GND ) + ( \Add1~82\ ))
-- \Add1~86\ = CARRY(( SDRAM_ADDR(6) ) + ( GND ) + ( \Add1~82\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_SDRAM_ADDR(6),
	cin => \Add1~82\,
	sumout => \Add1~85_sumout\,
	cout => \Add1~86\);

-- Location: LABCELL_X30_Y14_N33
\Selector25~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector25~0_combout\ = ( SDRAM_ADDR2(6) & ( \Add1~85_sumout\ & ( (!\BUFF_CTRL.ST2~q\) # ((\ODD~q\) # (SDRAM_ADDR1(6))) ) ) ) # ( !SDRAM_ADDR2(6) & ( \Add1~85_sumout\ & ( (!\BUFF_CTRL.ST2~q\) # ((SDRAM_ADDR1(6) & !\ODD~q\)) ) ) ) # ( SDRAM_ADDR2(6) & ( 
-- !\Add1~85_sumout\ & ( (\BUFF_CTRL.ST2~q\ & ((\ODD~q\) # (SDRAM_ADDR1(6)))) ) ) ) # ( !SDRAM_ADDR2(6) & ( !\Add1~85_sumout\ & ( (\BUFF_CTRL.ST2~q\ & (SDRAM_ADDR1(6) & !\ODD~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100000000000100010101010110111011101010101011101111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_BUFF_CTRL.ST2~q\,
	datab => ALT_INV_SDRAM_ADDR1(6),
	datad => \ALT_INV_ODD~q\,
	datae => ALT_INV_SDRAM_ADDR2(6),
	dataf => \ALT_INV_Add1~85_sumout\,
	combout => \Selector25~0_combout\);

-- Location: FF_X30_Y14_N35
\SDRAM_ADDR[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Selector25~0_combout\,
	sclr => \SDRAM_ADDR[7]~0_combout\,
	ena => \SDRAM_ADDR[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => SDRAM_ADDR(6));

-- Location: LABCELL_X29_Y11_N51
\Add1~89\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~89_sumout\ = SUM(( SDRAM_ADDR(7) ) + ( GND ) + ( \Add1~86\ ))
-- \Add1~90\ = CARRY(( SDRAM_ADDR(7) ) + ( GND ) + ( \Add1~86\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_SDRAM_ADDR(7),
	cin => \Add1~86\,
	sumout => \Add1~89_sumout\,
	cout => \Add1~90\);

-- Location: LABCELL_X29_Y13_N30
\Selector24~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector24~0_combout\ = ( \Add1~89_sumout\ & ( \ODD~q\ & ( (!\BUFF_CTRL.ST2~q\) # (SDRAM_ADDR2(7)) ) ) ) # ( !\Add1~89_sumout\ & ( \ODD~q\ & ( (SDRAM_ADDR2(7) & \BUFF_CTRL.ST2~q\) ) ) ) # ( \Add1~89_sumout\ & ( !\ODD~q\ & ( (!\BUFF_CTRL.ST2~q\) # 
-- (SDRAM_ADDR1(7)) ) ) ) # ( !\Add1~89_sumout\ & ( !\ODD~q\ & ( (SDRAM_ADDR1(7) & \BUFF_CTRL.ST2~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111111111110000111100000000001100111111111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_SDRAM_ADDR2(7),
	datac => ALT_INV_SDRAM_ADDR1(7),
	datad => \ALT_INV_BUFF_CTRL.ST2~q\,
	datae => \ALT_INV_Add1~89_sumout\,
	dataf => \ALT_INV_ODD~q\,
	combout => \Selector24~0_combout\);

-- Location: FF_X29_Y13_N32
\SDRAM_ADDR[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Selector24~0_combout\,
	sclr => \SDRAM_ADDR[7]~0_combout\,
	ena => \SDRAM_ADDR[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => SDRAM_ADDR(7));

-- Location: LABCELL_X29_Y11_N54
\Add1~93\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~93_sumout\ = SUM(( SDRAM_ADDR(8) ) + ( GND ) + ( \Add1~90\ ))
-- \Add1~94\ = CARRY(( SDRAM_ADDR(8) ) + ( GND ) + ( \Add1~90\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_SDRAM_ADDR(8),
	cin => \Add1~90\,
	sumout => \Add1~93_sumout\,
	cout => \Add1~94\);

-- Location: LABCELL_X29_Y13_N12
\Selector23~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector23~0_combout\ = ( \Add1~93_sumout\ & ( \ODD~q\ & ( (!\BUFF_CTRL.ST2~q\) # (SDRAM_ADDR2(8)) ) ) ) # ( !\Add1~93_sumout\ & ( \ODD~q\ & ( (SDRAM_ADDR2(8) & \BUFF_CTRL.ST2~q\) ) ) ) # ( \Add1~93_sumout\ & ( !\ODD~q\ & ( (!\BUFF_CTRL.ST2~q\) # 
-- (SDRAM_ADDR1(8)) ) ) ) # ( !\Add1~93_sumout\ & ( !\ODD~q\ & ( (SDRAM_ADDR1(8) & \BUFF_CTRL.ST2~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011111111110011001100000000010101011111111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_SDRAM_ADDR2(8),
	datab => ALT_INV_SDRAM_ADDR1(8),
	datad => \ALT_INV_BUFF_CTRL.ST2~q\,
	datae => \ALT_INV_Add1~93_sumout\,
	dataf => \ALT_INV_ODD~q\,
	combout => \Selector23~0_combout\);

-- Location: FF_X29_Y13_N14
\SDRAM_ADDR[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Selector23~0_combout\,
	sclr => \SDRAM_ADDR[7]~0_combout\,
	ena => \SDRAM_ADDR[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => SDRAM_ADDR(8));

-- Location: LABCELL_X29_Y11_N57
\Add1~97\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~97_sumout\ = SUM(( SDRAM_ADDR(9) ) + ( GND ) + ( \Add1~94\ ))
-- \Add1~98\ = CARRY(( SDRAM_ADDR(9) ) + ( GND ) + ( \Add1~94\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_SDRAM_ADDR(9),
	cin => \Add1~94\,
	sumout => \Add1~97_sumout\,
	cout => \Add1~98\);

-- Location: LABCELL_X29_Y13_N9
\Selector22~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector22~0_combout\ = ( \Add1~97_sumout\ & ( (!\BUFF_CTRL.ST2~q\) # ((!\ODD~q\ & (SDRAM_ADDR1(9))) # (\ODD~q\ & ((SDRAM_ADDR2(9))))) ) ) # ( !\Add1~97_sumout\ & ( (\BUFF_CTRL.ST2~q\ & ((!\ODD~q\ & (SDRAM_ADDR1(9))) # (\ODD~q\ & ((SDRAM_ADDR2(9)))))) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000111111101001111011100000100000001111111010011110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_SDRAM_ADDR1(9),
	datab => \ALT_INV_ODD~q\,
	datac => \ALT_INV_BUFF_CTRL.ST2~q\,
	datad => ALT_INV_SDRAM_ADDR2(9),
	datae => \ALT_INV_Add1~97_sumout\,
	combout => \Selector22~0_combout\);

-- Location: FF_X29_Y13_N11
\SDRAM_ADDR[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Selector22~0_combout\,
	sclr => \SDRAM_ADDR[7]~0_combout\,
	ena => \SDRAM_ADDR[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => SDRAM_ADDR(9));

-- Location: LABCELL_X29_Y10_N0
\Add1~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~17_sumout\ = SUM(( SDRAM_ADDR(10) ) + ( GND ) + ( \Add1~98\ ))
-- \Add1~18\ = CARRY(( SDRAM_ADDR(10) ) + ( GND ) + ( \Add1~98\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_SDRAM_ADDR(10),
	cin => \Add1~98\,
	sumout => \Add1~17_sumout\,
	cout => \Add1~18\);

-- Location: LABCELL_X29_Y10_N3
\Add1~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~25_sumout\ = SUM(( SDRAM_ADDR(11) ) + ( GND ) + ( \Add1~18\ ))
-- \Add1~26\ = CARRY(( SDRAM_ADDR(11) ) + ( GND ) + ( \Add1~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_SDRAM_ADDR(11),
	cin => \Add1~18\,
	sumout => \Add1~25_sumout\,
	cout => \Add1~26\);

-- Location: LABCELL_X29_Y10_N54
\Selector20~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector20~0_combout\ = ( SDRAM_ADDR1(11) & ( (!\BUFF_CTRL.ST2~q\ & (((\Add1~25_sumout\)))) # (\BUFF_CTRL.ST2~q\ & ((!\ODD~q\) # ((SDRAM_ADDR2(11))))) ) ) # ( !SDRAM_ADDR1(11) & ( (!\BUFF_CTRL.ST2~q\ & (((\Add1~25_sumout\)))) # (\BUFF_CTRL.ST2~q\ & 
-- (\ODD~q\ & (SDRAM_ADDR2(11)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000110101011000000011010101101000101111011110100010111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_BUFF_CTRL.ST2~q\,
	datab => \ALT_INV_ODD~q\,
	datac => ALT_INV_SDRAM_ADDR2(11),
	datad => \ALT_INV_Add1~25_sumout\,
	dataf => ALT_INV_SDRAM_ADDR1(11),
	combout => \Selector20~0_combout\);

-- Location: FF_X29_Y10_N56
\SDRAM_ADDR[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Selector20~0_combout\,
	sclr => \SDRAM_ADDR[7]~0_combout\,
	ena => \SDRAM_ADDR[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => SDRAM_ADDR(11));

-- Location: LABCELL_X29_Y10_N6
\Add1~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~29_sumout\ = SUM(( SDRAM_ADDR(12) ) + ( GND ) + ( \Add1~26\ ))
-- \Add1~30\ = CARRY(( SDRAM_ADDR(12) ) + ( GND ) + ( \Add1~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_SDRAM_ADDR(12),
	cin => \Add1~26\,
	sumout => \Add1~29_sumout\,
	cout => \Add1~30\);

-- Location: LABCELL_X30_Y10_N27
\Selector19~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector19~0_combout\ = ( \Add1~29_sumout\ & ( SDRAM_ADDR2(12) & ( (!\BUFF_CTRL.ST2~q\) # ((\ODD~q\) # (SDRAM_ADDR1(12))) ) ) ) # ( !\Add1~29_sumout\ & ( SDRAM_ADDR2(12) & ( (\BUFF_CTRL.ST2~q\ & ((\ODD~q\) # (SDRAM_ADDR1(12)))) ) ) ) # ( \Add1~29_sumout\ 
-- & ( !SDRAM_ADDR2(12) & ( (!\BUFF_CTRL.ST2~q\) # ((SDRAM_ADDR1(12) & !\ODD~q\)) ) ) ) # ( !\Add1~29_sumout\ & ( !SDRAM_ADDR2(12) & ( (\BUFF_CTRL.ST2~q\ & (SDRAM_ADDR1(12) & !\ODD~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000000010000101110101011101000010101000101011011111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_BUFF_CTRL.ST2~q\,
	datab => ALT_INV_SDRAM_ADDR1(12),
	datac => \ALT_INV_ODD~q\,
	datae => \ALT_INV_Add1~29_sumout\,
	dataf => ALT_INV_SDRAM_ADDR2(12),
	combout => \Selector19~0_combout\);

-- Location: FF_X30_Y10_N29
\SDRAM_ADDR[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Selector19~0_combout\,
	sclr => \SDRAM_ADDR[7]~0_combout\,
	ena => \SDRAM_ADDR[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => SDRAM_ADDR(12));

-- Location: LABCELL_X29_Y10_N9
\Add1~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~33_sumout\ = SUM(( SDRAM_ADDR(13) ) + ( GND ) + ( \Add1~30\ ))
-- \Add1~34\ = CARRY(( SDRAM_ADDR(13) ) + ( GND ) + ( \Add1~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_SDRAM_ADDR(13),
	cin => \Add1~30\,
	sumout => \Add1~33_sumout\,
	cout => \Add1~34\);

-- Location: MLABCELL_X28_Y10_N27
\Selector18~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector18~0_combout\ = ( \Add1~33_sumout\ & ( (!\BUFF_CTRL.ST2~q\) # ((!\ODD~q\ & ((SDRAM_ADDR1(13)))) # (\ODD~q\ & (SDRAM_ADDR2(13)))) ) ) # ( !\Add1~33_sumout\ & ( (\BUFF_CTRL.ST2~q\ & ((!\ODD~q\ & ((SDRAM_ADDR1(13)))) # (\ODD~q\ & 
-- (SDRAM_ADDR2(13))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000101000101000000010100010110101011111011111010101111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_BUFF_CTRL.ST2~q\,
	datab => \ALT_INV_ODD~q\,
	datac => ALT_INV_SDRAM_ADDR2(13),
	datad => ALT_INV_SDRAM_ADDR1(13),
	dataf => \ALT_INV_Add1~33_sumout\,
	combout => \Selector18~0_combout\);

-- Location: FF_X28_Y10_N29
\SDRAM_ADDR[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Selector18~0_combout\,
	sclr => \SDRAM_ADDR[7]~0_combout\,
	ena => \SDRAM_ADDR[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => SDRAM_ADDR(13));

-- Location: LABCELL_X29_Y10_N12
\Add1~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~37_sumout\ = SUM(( SDRAM_ADDR(14) ) + ( GND ) + ( \Add1~34\ ))
-- \Add1~38\ = CARRY(( SDRAM_ADDR(14) ) + ( GND ) + ( \Add1~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_SDRAM_ADDR(14),
	cin => \Add1~34\,
	sumout => \Add1~37_sumout\,
	cout => \Add1~38\);

-- Location: MLABCELL_X28_Y10_N45
\Selector17~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector17~0_combout\ = ( SDRAM_ADDR2(14) & ( \Add1~37_sumout\ & ( (!\BUFF_CTRL.ST2~q\) # ((SDRAM_ADDR1(14)) # (\ODD~q\)) ) ) ) # ( !SDRAM_ADDR2(14) & ( \Add1~37_sumout\ & ( (!\BUFF_CTRL.ST2~q\) # ((!\ODD~q\ & SDRAM_ADDR1(14))) ) ) ) # ( SDRAM_ADDR2(14) 
-- & ( !\Add1~37_sumout\ & ( (\BUFF_CTRL.ST2~q\ & ((SDRAM_ADDR1(14)) # (\ODD~q\))) ) ) ) # ( !SDRAM_ADDR2(14) & ( !\Add1~37_sumout\ & ( (\BUFF_CTRL.ST2~q\ & (!\ODD~q\ & SDRAM_ADDR1(14))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100000101010001010110101110101011101011111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_BUFF_CTRL.ST2~q\,
	datab => \ALT_INV_ODD~q\,
	datac => ALT_INV_SDRAM_ADDR1(14),
	datae => ALT_INV_SDRAM_ADDR2(14),
	dataf => \ALT_INV_Add1~37_sumout\,
	combout => \Selector17~0_combout\);

-- Location: FF_X28_Y10_N47
\SDRAM_ADDR[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Selector17~0_combout\,
	sclr => \SDRAM_ADDR[7]~0_combout\,
	ena => \SDRAM_ADDR[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => SDRAM_ADDR(14));

-- Location: LABCELL_X29_Y10_N15
\Add1~41\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~41_sumout\ = SUM(( SDRAM_ADDR(15) ) + ( GND ) + ( \Add1~38\ ))
-- \Add1~42\ = CARRY(( SDRAM_ADDR(15) ) + ( GND ) + ( \Add1~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_SDRAM_ADDR(15),
	cin => \Add1~38\,
	sumout => \Add1~41_sumout\,
	cout => \Add1~42\);

-- Location: LABCELL_X30_Y10_N21
\Selector16~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector16~0_combout\ = ( SDRAM_ADDR2(15) & ( \Add1~41_sumout\ & ( (!\BUFF_CTRL.ST2~q\) # ((SDRAM_ADDR1(15)) # (\ODD~q\)) ) ) ) # ( !SDRAM_ADDR2(15) & ( \Add1~41_sumout\ & ( (!\BUFF_CTRL.ST2~q\) # ((!\ODD~q\ & SDRAM_ADDR1(15))) ) ) ) # ( SDRAM_ADDR2(15) 
-- & ( !\Add1~41_sumout\ & ( (\BUFF_CTRL.ST2~q\ & ((SDRAM_ADDR1(15)) # (\ODD~q\))) ) ) ) # ( !SDRAM_ADDR2(15) & ( !\Add1~41_sumout\ & ( (\BUFF_CTRL.ST2~q\ & (!\ODD~q\ & SDRAM_ADDR1(15))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100000101010001010110101110101011101011111110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_BUFF_CTRL.ST2~q\,
	datab => \ALT_INV_ODD~q\,
	datac => ALT_INV_SDRAM_ADDR1(15),
	datae => ALT_INV_SDRAM_ADDR2(15),
	dataf => \ALT_INV_Add1~41_sumout\,
	combout => \Selector16~0_combout\);

-- Location: FF_X30_Y10_N23
\SDRAM_ADDR[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Selector16~0_combout\,
	sclr => \SDRAM_ADDR[7]~0_combout\,
	ena => \SDRAM_ADDR[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => SDRAM_ADDR(15));

-- Location: LABCELL_X29_Y10_N18
\Add1~45\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~45_sumout\ = SUM(( SDRAM_ADDR(16) ) + ( GND ) + ( \Add1~42\ ))
-- \Add1~46\ = CARRY(( SDRAM_ADDR(16) ) + ( GND ) + ( \Add1~42\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_SDRAM_ADDR(16),
	cin => \Add1~42\,
	sumout => \Add1~45_sumout\,
	cout => \Add1~46\);

-- Location: MLABCELL_X28_Y10_N39
\Selector15~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector15~0_combout\ = ( SDRAM_ADDR1(16) & ( \Add1~45_sumout\ & ( ((!\ODD~q\) # (!\BUFF_CTRL.ST2~q\)) # (SDRAM_ADDR2(16)) ) ) ) # ( !SDRAM_ADDR1(16) & ( \Add1~45_sumout\ & ( (!\BUFF_CTRL.ST2~q\) # ((SDRAM_ADDR2(16) & \ODD~q\)) ) ) ) # ( SDRAM_ADDR1(16) 
-- & ( !\Add1~45_sumout\ & ( (\BUFF_CTRL.ST2~q\ & ((!\ODD~q\) # (SDRAM_ADDR2(16)))) ) ) ) # ( !SDRAM_ADDR1(16) & ( !\Add1~45_sumout\ & ( (SDRAM_ADDR2(16) & (\ODD~q\ & \BUFF_CTRL.ST2~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010001000000001101110111111111000100011111111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_SDRAM_ADDR2(16),
	datab => \ALT_INV_ODD~q\,
	datad => \ALT_INV_BUFF_CTRL.ST2~q\,
	datae => ALT_INV_SDRAM_ADDR1(16),
	dataf => \ALT_INV_Add1~45_sumout\,
	combout => \Selector15~0_combout\);

-- Location: FF_X28_Y10_N41
\SDRAM_ADDR[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Selector15~0_combout\,
	sclr => \SDRAM_ADDR[7]~0_combout\,
	ena => \SDRAM_ADDR[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => SDRAM_ADDR(16));

-- Location: FF_X28_Y8_N26
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entries[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entries[1]~0_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entries\(1));

-- Location: FF_X28_Y8_N22
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|wr_address\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|wr_address~0_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|wr_address~q\);

-- Location: MLABCELL_X28_Y8_N21
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|wr_address~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|wr_address~0_combout\ = ( \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|wr_address~q\ & ( 
-- (!\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entries\(1) & (((\SDRAM_RE_N~q\ & \SDRAM_WE_N~DUPLICATE_q\)))) # (\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entries\(1) & 
-- ((!\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entries[0]~DUPLICATE_q\) # ((\SDRAM_RE_N~q\ & \SDRAM_WE_N~DUPLICATE_q\)))) ) ) # ( 
-- !\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|wr_address~q\ & ( (!\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entries\(1) & (((!\SDRAM_RE_N~q\) # (!\SDRAM_WE_N~DUPLICATE_q\)))) # 
-- (\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entries\(1) & (\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entries[0]~DUPLICATE_q\ & ((!\SDRAM_RE_N~q\) # (!\SDRAM_WE_N~DUPLICATE_q\)))) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1011101110110000010001000100111110111011101100000100010001001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entries\(1),
	datab => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entries[0]~DUPLICATE_q\,
	datac => \ALT_INV_SDRAM_RE_N~q\,
	datad => \ALT_INV_SDRAM_WE_N~DUPLICATE_q\,
	datae => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_wr_address~q\,
	combout => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|wr_address~0_combout\);

-- Location: FF_X28_Y8_N23
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|wr_address~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|wr_address~0_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|wr_address~DUPLICATE_q\);

-- Location: MLABCELL_X28_Y8_N12
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[43]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[43]~0_combout\ = ( \SDRAM_RE_N~q\ & ( (!\SDRAM_WE_N~DUPLICATE_q\ & 
-- (!\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|wr_address~DUPLICATE_q\ & ((!\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entries[1]~DUPLICATE_q\) # 
-- (\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entries[0]~DUPLICATE_q\)))) ) ) # ( !\SDRAM_RE_N~q\ & ( (!\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|wr_address~DUPLICATE_q\ & 
-- ((!\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entries[1]~DUPLICATE_q\) # (\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entries[0]~DUPLICATE_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000011110000100000001010000011000000111100001000000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SDRAM_WE_N~DUPLICATE_q\,
	datab => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entries[1]~DUPLICATE_q\,
	datac => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_wr_address~DUPLICATE_q\,
	datad => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entries[0]~DUPLICATE_q\,
	datae => \ALT_INV_SDRAM_RE_N~q\,
	combout => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[43]~0_combout\);

-- Location: FF_X29_Y7_N26
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => SDRAM_ADDR(16),
	sload => VCC,
	ena => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[43]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\(34));

-- Location: LABCELL_X29_Y8_N15
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[43]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[43]~0_combout\ = ( !\SDRAM_WE_N~DUPLICATE_q\ & ( \SDRAM_RE_N~q\ & ( (\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|wr_address~q\ & 
-- ((!\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entries[1]~DUPLICATE_q\) # (\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entries\(0)))) ) ) ) # ( \SDRAM_WE_N~DUPLICATE_q\ & ( 
-- !\SDRAM_RE_N~q\ & ( (\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|wr_address~q\ & ((!\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entries[1]~DUPLICATE_q\) # 
-- (\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entries\(0)))) ) ) ) # ( !\SDRAM_WE_N~DUPLICATE_q\ & ( !\SDRAM_RE_N~q\ & ( (\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|wr_address~q\ & 
-- ((!\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entries[1]~DUPLICATE_q\) # (\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entries\(0)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000101010001010100010101000101010001010100010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_wr_address~q\,
	datab => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entries\(0),
	datac => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entries[1]~DUPLICATE_q\,
	datae => \ALT_INV_SDRAM_WE_N~DUPLICATE_q\,
	dataf => \ALT_INV_SDRAM_RE_N~q\,
	combout => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[43]~0_combout\);

-- Location: FF_X29_Y7_N47
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[34]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => SDRAM_ADDR(16),
	sload => VCC,
	ena => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[43]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(34));

-- Location: FF_X29_Y7_N46
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[34]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => SDRAM_ADDR(16),
	sload => VCC,
	ena => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[43]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[34]~DUPLICATE_q\);

-- Location: LABCELL_X30_Y12_N21
\Add5~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add5~49_sumout\ = SUM(( SDRAM_ADDR1(17) ) + ( GND ) + ( \Add5~46\ ))
-- \Add5~50\ = CARRY(( SDRAM_ADDR1(17) ) + ( GND ) + ( \Add5~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_SDRAM_ADDR1(17),
	cin => \Add5~46\,
	sumout => \Add5~49_sumout\,
	cout => \Add5~50\);

-- Location: FF_X30_Y12_N22
\SDRAM_ADDR1[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Add5~49_sumout\,
	sclr => \ALT_INV_BUFF_CTRL.ST2~q\,
	ena => \RAMFULL_POINTER[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => SDRAM_ADDR1(17));

-- Location: LABCELL_X30_Y12_N24
\Add5~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add5~53_sumout\ = SUM(( SDRAM_ADDR1(18) ) + ( GND ) + ( \Add5~50\ ))
-- \Add5~54\ = CARRY(( SDRAM_ADDR1(18) ) + ( GND ) + ( \Add5~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_SDRAM_ADDR1(18),
	cin => \Add5~50\,
	sumout => \Add5~53_sumout\,
	cout => \Add5~54\);

-- Location: FF_X30_Y12_N25
\SDRAM_ADDR1[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Add5~53_sumout\,
	sclr => \ALT_INV_BUFF_CTRL.ST2~q\,
	ena => \RAMFULL_POINTER[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => SDRAM_ADDR1(18));

-- Location: LABCELL_X30_Y12_N27
\Add5~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add5~57_sumout\ = SUM(( SDRAM_ADDR1(19) ) + ( GND ) + ( \Add5~54\ ))
-- \Add5~58\ = CARRY(( SDRAM_ADDR1(19) ) + ( GND ) + ( \Add5~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_SDRAM_ADDR1(19),
	cin => \Add5~54\,
	sumout => \Add5~57_sumout\,
	cout => \Add5~58\);

-- Location: FF_X30_Y12_N28
\SDRAM_ADDR1[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Add5~57_sumout\,
	sclr => \ALT_INV_BUFF_CTRL.ST2~q\,
	ena => \RAMFULL_POINTER[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => SDRAM_ADDR1(19));

-- Location: LABCELL_X30_Y12_N30
\Add5~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add5~1_sumout\ = SUM(( SDRAM_ADDR1(20) ) + ( GND ) + ( \Add5~58\ ))
-- \Add5~2\ = CARRY(( SDRAM_ADDR1(20) ) + ( GND ) + ( \Add5~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_SDRAM_ADDR1(20),
	cin => \Add5~58\,
	sumout => \Add5~1_sumout\,
	cout => \Add5~2\);

-- Location: FF_X30_Y12_N32
\SDRAM_ADDR1[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Add5~1_sumout\,
	sclr => \ALT_INV_BUFF_CTRL.ST2~q\,
	ena => \RAMFULL_POINTER[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => SDRAM_ADDR1(20));

-- Location: LABCELL_X30_Y12_N33
\Add5~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add5~5_sumout\ = SUM(( SDRAM_ADDR1(21) ) + ( GND ) + ( \Add5~2\ ))
-- \Add5~6\ = CARRY(( SDRAM_ADDR1(21) ) + ( GND ) + ( \Add5~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_SDRAM_ADDR1(21),
	cin => \Add5~2\,
	sumout => \Add5~5_sumout\,
	cout => \Add5~6\);

-- Location: FF_X30_Y12_N34
\SDRAM_ADDR1[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Add5~5_sumout\,
	sclr => \ALT_INV_BUFF_CTRL.ST2~q\,
	ena => \RAMFULL_POINTER[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => SDRAM_ADDR1(21));

-- Location: LABCELL_X29_Y14_N21
\Add6~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add6~49_sumout\ = SUM(( SDRAM_ADDR2(17) ) + ( GND ) + ( \Add6~46\ ))
-- \Add6~50\ = CARRY(( SDRAM_ADDR2(17) ) + ( GND ) + ( \Add6~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_SDRAM_ADDR2(17),
	cin => \Add6~46\,
	sumout => \Add6~49_sumout\,
	cout => \Add6~50\);

-- Location: LABCELL_X29_Y14_N48
\Selector103~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector103~0_combout\ = ( \Add6~49_sumout\ & ( (\BUFF_CTRL.ST2~q\) # (offset(11)) ) ) # ( !\Add6~49_sumout\ & ( (offset(11) & !\BUFF_CTRL.ST2~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001111110011111100110000001100000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_offset(11),
	datac => \ALT_INV_BUFF_CTRL.ST2~q\,
	datae => \ALT_INV_Add6~49_sumout\,
	combout => \Selector103~0_combout\);

-- Location: FF_X29_Y14_N50
\SDRAM_ADDR2[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Selector103~0_combout\,
	ena => \RAMFULL_POINTER[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => SDRAM_ADDR2(17));

-- Location: LABCELL_X29_Y14_N24
\Add6~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add6~53_sumout\ = SUM(( SDRAM_ADDR2(18) ) + ( GND ) + ( \Add6~50\ ))
-- \Add6~54\ = CARRY(( SDRAM_ADDR2(18) ) + ( GND ) + ( \Add6~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_SDRAM_ADDR2(18),
	cin => \Add6~50\,
	sumout => \Add6~53_sumout\,
	cout => \Add6~54\);

-- Location: FF_X29_Y14_N25
\SDRAM_ADDR2[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Add6~53_sumout\,
	sclr => \ALT_INV_BUFF_CTRL.ST2~q\,
	ena => \RAMFULL_POINTER[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => SDRAM_ADDR2(18));

-- Location: LABCELL_X29_Y14_N27
\Add6~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add6~57_sumout\ = SUM(( SDRAM_ADDR2(19) ) + ( GND ) + ( \Add6~54\ ))
-- \Add6~58\ = CARRY(( SDRAM_ADDR2(19) ) + ( GND ) + ( \Add6~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_SDRAM_ADDR2(19),
	cin => \Add6~54\,
	sumout => \Add6~57_sumout\,
	cout => \Add6~58\);

-- Location: FF_X29_Y14_N28
\SDRAM_ADDR2[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Add6~57_sumout\,
	sclr => \ALT_INV_BUFF_CTRL.ST2~q\,
	ena => \RAMFULL_POINTER[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => SDRAM_ADDR2(19));

-- Location: LABCELL_X29_Y14_N30
\Add6~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add6~1_sumout\ = SUM(( SDRAM_ADDR2(20) ) + ( GND ) + ( \Add6~58\ ))
-- \Add6~2\ = CARRY(( SDRAM_ADDR2(20) ) + ( GND ) + ( \Add6~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_SDRAM_ADDR2(20),
	cin => \Add6~58\,
	sumout => \Add6~1_sumout\,
	cout => \Add6~2\);

-- Location: FF_X29_Y14_N31
\SDRAM_ADDR2[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Add6~1_sumout\,
	sclr => \ALT_INV_BUFF_CTRL.ST2~q\,
	ena => \RAMFULL_POINTER[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => SDRAM_ADDR2(20));

-- Location: LABCELL_X29_Y14_N33
\Add6~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add6~5_sumout\ = SUM(( SDRAM_ADDR2(21) ) + ( GND ) + ( \Add6~2\ ))
-- \Add6~6\ = CARRY(( SDRAM_ADDR2(21) ) + ( GND ) + ( \Add6~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_SDRAM_ADDR2(21),
	cin => \Add6~2\,
	sumout => \Add6~5_sumout\,
	cout => \Add6~6\);

-- Location: FF_X29_Y14_N35
\SDRAM_ADDR2[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Add6~5_sumout\,
	sclr => \ALT_INV_BUFF_CTRL.ST2~q\,
	ena => \RAMFULL_POINTER[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => SDRAM_ADDR2(21));

-- Location: LABCELL_X29_Y10_N21
\Add1~49\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~49_sumout\ = SUM(( SDRAM_ADDR(17) ) + ( GND ) + ( \Add1~46\ ))
-- \Add1~50\ = CARRY(( SDRAM_ADDR(17) ) + ( GND ) + ( \Add1~46\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_SDRAM_ADDR(17),
	cin => \Add1~46\,
	sumout => \Add1~49_sumout\,
	cout => \Add1~50\);

-- Location: LABCELL_X29_Y10_N57
\Selector14~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector14~0_combout\ = ( SDRAM_ADDR2(17) & ( (!\BUFF_CTRL.ST2~q\ & (((\Add1~49_sumout\)))) # (\BUFF_CTRL.ST2~q\ & (((SDRAM_ADDR1(17))) # (\ODD~q\))) ) ) # ( !SDRAM_ADDR2(17) & ( (!\BUFF_CTRL.ST2~q\ & (((\Add1~49_sumout\)))) # (\BUFF_CTRL.ST2~q\ & 
-- (!\ODD~q\ & (SDRAM_ADDR1(17)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010010101110000001001010111000010101101111110001010110111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_BUFF_CTRL.ST2~q\,
	datab => \ALT_INV_ODD~q\,
	datac => ALT_INV_SDRAM_ADDR1(17),
	datad => \ALT_INV_Add1~49_sumout\,
	dataf => ALT_INV_SDRAM_ADDR2(17),
	combout => \Selector14~0_combout\);

-- Location: FF_X29_Y10_N59
\SDRAM_ADDR[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Selector14~0_combout\,
	sclr => \SDRAM_ADDR[7]~0_combout\,
	ena => \SDRAM_ADDR[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => SDRAM_ADDR(17));

-- Location: LABCELL_X29_Y10_N24
\Add1~53\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~53_sumout\ = SUM(( SDRAM_ADDR(18) ) + ( GND ) + ( \Add1~50\ ))
-- \Add1~54\ = CARRY(( SDRAM_ADDR(18) ) + ( GND ) + ( \Add1~50\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_SDRAM_ADDR(18),
	cin => \Add1~50\,
	sumout => \Add1~53_sumout\,
	cout => \Add1~54\);

-- Location: LABCELL_X30_Y10_N0
\Selector13~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector13~0_combout\ = ( SDRAM_ADDR1(18) & ( \Add1~53_sumout\ & ( ((!\ODD~q\) # (!\BUFF_CTRL.ST2~q\)) # (SDRAM_ADDR2(18)) ) ) ) # ( !SDRAM_ADDR1(18) & ( \Add1~53_sumout\ & ( (!\BUFF_CTRL.ST2~q\) # ((SDRAM_ADDR2(18) & \ODD~q\)) ) ) ) # ( SDRAM_ADDR1(18) 
-- & ( !\Add1~53_sumout\ & ( (\BUFF_CTRL.ST2~q\ & ((!\ODD~q\) # (SDRAM_ADDR2(18)))) ) ) ) # ( !SDRAM_ADDR1(18) & ( !\Add1~53_sumout\ & ( (SDRAM_ADDR2(18) & (\ODD~q\ & \BUFF_CTRL.ST2~q\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000011010000110111110001111100011111110111111101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_SDRAM_ADDR2(18),
	datab => \ALT_INV_ODD~q\,
	datac => \ALT_INV_BUFF_CTRL.ST2~q\,
	datae => ALT_INV_SDRAM_ADDR1(18),
	dataf => \ALT_INV_Add1~53_sumout\,
	combout => \Selector13~0_combout\);

-- Location: FF_X30_Y10_N2
\SDRAM_ADDR[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Selector13~0_combout\,
	sclr => \SDRAM_ADDR[7]~0_combout\,
	ena => \SDRAM_ADDR[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => SDRAM_ADDR(18));

-- Location: LABCELL_X29_Y10_N27
\Add1~57\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~57_sumout\ = SUM(( SDRAM_ADDR(19) ) + ( GND ) + ( \Add1~54\ ))
-- \Add1~58\ = CARRY(( SDRAM_ADDR(19) ) + ( GND ) + ( \Add1~54\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_SDRAM_ADDR(19),
	cin => \Add1~54\,
	sumout => \Add1~57_sumout\,
	cout => \Add1~58\);

-- Location: LABCELL_X30_Y14_N24
\Selector12~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector12~0_combout\ = ( \ODD~q\ & ( \Add1~57_sumout\ & ( (!\BUFF_CTRL.ST2~q\) # (SDRAM_ADDR2(19)) ) ) ) # ( !\ODD~q\ & ( \Add1~57_sumout\ & ( (!\BUFF_CTRL.ST2~q\) # (SDRAM_ADDR1(19)) ) ) ) # ( \ODD~q\ & ( !\Add1~57_sumout\ & ( (\BUFF_CTRL.ST2~q\ & 
-- SDRAM_ADDR2(19)) ) ) ) # ( !\ODD~q\ & ( !\Add1~57_sumout\ & ( (\BUFF_CTRL.ST2~q\ & SDRAM_ADDR1(19)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000001010000010110111011101110111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_BUFF_CTRL.ST2~q\,
	datab => ALT_INV_SDRAM_ADDR1(19),
	datac => ALT_INV_SDRAM_ADDR2(19),
	datae => \ALT_INV_ODD~q\,
	dataf => \ALT_INV_Add1~57_sumout\,
	combout => \Selector12~0_combout\);

-- Location: FF_X30_Y14_N26
\SDRAM_ADDR[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Selector12~0_combout\,
	sclr => \SDRAM_ADDR[7]~0_combout\,
	ena => \SDRAM_ADDR[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => SDRAM_ADDR(19));

-- Location: LABCELL_X29_Y10_N30
\Add1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~1_sumout\ = SUM(( SDRAM_ADDR(20) ) + ( GND ) + ( \Add1~58\ ))
-- \Add1~2\ = CARRY(( SDRAM_ADDR(20) ) + ( GND ) + ( \Add1~58\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_SDRAM_ADDR(20),
	cin => \Add1~58\,
	sumout => \Add1~1_sumout\,
	cout => \Add1~2\);

-- Location: LABCELL_X29_Y10_N51
\Selector11~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector11~0_combout\ = ( \Add1~1_sumout\ & ( (!\BUFF_CTRL.ST2~q\) # ((!\ODD~q\ & (SDRAM_ADDR1(20))) # (\ODD~q\ & ((SDRAM_ADDR2(20))))) ) ) # ( !\Add1~1_sumout\ & ( (\BUFF_CTRL.ST2~q\ & ((!\ODD~q\ & (SDRAM_ADDR1(20))) # (\ODD~q\ & ((SDRAM_ADDR2(20)))))) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101000001000001010110101110101111111010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_BUFF_CTRL.ST2~q\,
	datab => \ALT_INV_ODD~q\,
	datac => ALT_INV_SDRAM_ADDR1(20),
	datad => ALT_INV_SDRAM_ADDR2(20),
	dataf => \ALT_INV_Add1~1_sumout\,
	combout => \Selector11~0_combout\);

-- Location: FF_X29_Y10_N53
\SDRAM_ADDR[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Selector11~0_combout\,
	sclr => \SDRAM_ADDR[7]~0_combout\,
	ena => \SDRAM_ADDR[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => SDRAM_ADDR(20));

-- Location: LABCELL_X29_Y10_N33
\Add1~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~5_sumout\ = SUM(( SDRAM_ADDR(21) ) + ( GND ) + ( \Add1~2\ ))
-- \Add1~6\ = CARRY(( SDRAM_ADDR(21) ) + ( GND ) + ( \Add1~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_SDRAM_ADDR(21),
	cin => \Add1~2\,
	sumout => \Add1~5_sumout\,
	cout => \Add1~6\);

-- Location: LABCELL_X29_Y10_N48
\Selector10~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector10~0_combout\ = ( \Add1~5_sumout\ & ( (!\BUFF_CTRL.ST2~q\) # ((!\ODD~q\ & (SDRAM_ADDR1(21))) # (\ODD~q\ & ((SDRAM_ADDR2(21))))) ) ) # ( !\Add1~5_sumout\ & ( (\BUFF_CTRL.ST2~q\ & ((!\ODD~q\ & (SDRAM_ADDR1(21))) # (\ODD~q\ & ((SDRAM_ADDR2(21)))))) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000010101000001000001010110101110101111111010111010111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_BUFF_CTRL.ST2~q\,
	datab => \ALT_INV_ODD~q\,
	datac => ALT_INV_SDRAM_ADDR1(21),
	datad => ALT_INV_SDRAM_ADDR2(21),
	dataf => \ALT_INV_Add1~5_sumout\,
	combout => \Selector10~0_combout\);

-- Location: FF_X29_Y10_N50
\SDRAM_ADDR[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Selector10~0_combout\,
	sclr => \SDRAM_ADDR[7]~0_combout\,
	ena => \SDRAM_ADDR[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => SDRAM_ADDR(21));

-- Location: FF_X28_Y6_N59
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => SDRAM_ADDR(21),
	sload => VCC,
	ena => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[43]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(39));

-- Location: FF_X28_Y6_N52
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[39]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => SDRAM_ADDR(21),
	sload => VCC,
	ena => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[43]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\(39));

-- Location: FF_X27_Y7_N13
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_address~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_address~0_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_address~DUPLICATE_q\);

-- Location: MLABCELL_X28_Y6_N45
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[39]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[39]~1_combout\ = ( \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_address~DUPLICATE_q\ & ( 
-- \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(39) ) ) # ( !\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_address~DUPLICATE_q\ & ( 
-- \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\(39) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_1\(39),
	datac => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_0\(39),
	dataf => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_rd_address~DUPLICATE_q\,
	combout => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[39]~1_combout\);

-- Location: MLABCELL_X28_Y7_N30
\u0|new_sdram_controller_0|pending~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|pending~4_combout\ = ( \u0|new_sdram_controller_0|pending~0_combout\ & ( (\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|Equal1~0_combout\ & (\u0|new_sdram_controller_0|pending~2_combout\ & 
-- \u0|new_sdram_controller_0|pending~3_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000001010000000000000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_Equal1~0_combout\,
	datac => \u0|new_sdram_controller_0|ALT_INV_pending~2_combout\,
	datad => \u0|new_sdram_controller_0|ALT_INV_pending~3_combout\,
	dataf => \u0|new_sdram_controller_0|ALT_INV_pending~0_combout\,
	combout => \u0|new_sdram_controller_0|pending~4_combout\);

-- Location: MLABCELL_X28_Y8_N48
\u0|new_sdram_controller_0|active_rnw~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|active_rnw~0_combout\ = ( !\u0|new_sdram_controller_0|refresh_request~q\ & ( \u0|new_sdram_controller_0|init_done~q\ & ( (!\u0|new_sdram_controller_0|m_state.000000001~q\ & 
-- (((\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entries[0]~DUPLICATE_q\) # (\u0|new_sdram_controller_0|m_state.100000000~q\)) # 
-- (\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entries\(1)))) # (\u0|new_sdram_controller_0|m_state.000000001~q\ & (\u0|new_sdram_controller_0|m_state.100000000~q\ & 
-- ((\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entries[0]~DUPLICATE_q\) # (\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entries\(1))))) ) ) ) # ( 
-- !\u0|new_sdram_controller_0|refresh_request~q\ & ( !\u0|new_sdram_controller_0|init_done~q\ & ( (\u0|new_sdram_controller_0|m_state.100000000~q\ & ((\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entries[0]~DUPLICATE_q\) # 
-- (\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entries\(1)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100001111000000000000000001001101110011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entries\(1),
	datab => \u0|new_sdram_controller_0|ALT_INV_m_state.000000001~q\,
	datac => \u0|new_sdram_controller_0|ALT_INV_m_state.100000000~q\,
	datad => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entries[0]~DUPLICATE_q\,
	datae => \u0|new_sdram_controller_0|ALT_INV_refresh_request~q\,
	dataf => \u0|new_sdram_controller_0|ALT_INV_init_done~q\,
	combout => \u0|new_sdram_controller_0|active_rnw~0_combout\);

-- Location: MLABCELL_X28_Y7_N45
\u0|new_sdram_controller_0|active_rnw~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|active_rnw~1_combout\ = ( \u0|new_sdram_controller_0|m_state.100000000~q\ & ( (\u0|new_sdram_controller_0|pending~2_combout\ & (\u0|new_sdram_controller_0|pending~0_combout\ & (\u0|new_sdram_controller_0|active_rnw~0_combout\ & 
-- \u0|new_sdram_controller_0|pending~3_combout\))) ) ) # ( !\u0|new_sdram_controller_0|m_state.100000000~q\ & ( \u0|new_sdram_controller_0|active_rnw~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|new_sdram_controller_0|ALT_INV_pending~2_combout\,
	datab => \u0|new_sdram_controller_0|ALT_INV_pending~0_combout\,
	datac => \u0|new_sdram_controller_0|ALT_INV_active_rnw~0_combout\,
	datad => \u0|new_sdram_controller_0|ALT_INV_pending~3_combout\,
	dataf => \u0|new_sdram_controller_0|ALT_INV_m_state.100000000~q\,
	combout => \u0|new_sdram_controller_0|active_rnw~1_combout\);

-- Location: MLABCELL_X28_Y7_N39
\u0|new_sdram_controller_0|active_rnw~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|active_rnw~2_combout\ = ( \u0|new_sdram_controller_0|active_rnw~1_combout\ & ( \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\ ) ) # ( !\u0|new_sdram_controller_0|active_rnw~1_combout\ & ( 
-- \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\ & ( (!\u0|new_sdram_controller_0|refresh_request~q\ & (\u0|new_sdram_controller_0|pending~4_combout\ & ((\u0|new_sdram_controller_0|m_state.000010000~DUPLICATE_q\) # 
-- (\u0|new_sdram_controller_0|m_state.000001000~q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000010000010101111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|new_sdram_controller_0|ALT_INV_refresh_request~q\,
	datab => \u0|new_sdram_controller_0|ALT_INV_m_state.000001000~q\,
	datac => \u0|new_sdram_controller_0|ALT_INV_pending~4_combout\,
	datad => \u0|new_sdram_controller_0|ALT_INV_m_state.000010000~DUPLICATE_q\,
	datae => \u0|new_sdram_controller_0|ALT_INV_active_rnw~1_combout\,
	dataf => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~q\,
	combout => \u0|new_sdram_controller_0|active_rnw~2_combout\);

-- Location: FF_X28_Y6_N47
\u0|new_sdram_controller_0|active_addr[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[39]~1_combout\,
	ena => \u0|new_sdram_controller_0|active_rnw~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|active_addr\(21));

-- Location: FF_X28_Y6_N35
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => SDRAM_ADDR(20),
	sload => VCC,
	ena => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[43]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\(38));

-- Location: FF_X28_Y6_N40
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[38]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => SDRAM_ADDR(20),
	sload => VCC,
	ena => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[43]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(38));

-- Location: MLABCELL_X28_Y6_N21
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[38]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[38]~0_combout\ = ( \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(38) & ( 
-- \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_address~DUPLICATE_q\ ) ) # ( \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(38) & ( 
-- !\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_address~DUPLICATE_q\ & ( \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\(38) ) ) ) # ( 
-- !\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(38) & ( !\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_address~DUPLICATE_q\ & ( 
-- \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\(38) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_0\(38),
	datae => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_1\(38),
	dataf => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_rd_address~DUPLICATE_q\,
	combout => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[38]~0_combout\);

-- Location: FF_X28_Y6_N14
\u0|new_sdram_controller_0|active_addr[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[38]~0_combout\,
	sload => VCC,
	ena => \u0|new_sdram_controller_0|active_rnw~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|active_addr\(20));

-- Location: LABCELL_X29_Y14_N36
\Add6~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add6~9_sumout\ = SUM(( SDRAM_ADDR2(22) ) + ( GND ) + ( \Add6~6\ ))
-- \Add6~10\ = CARRY(( SDRAM_ADDR2(22) ) + ( GND ) + ( \Add6~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_SDRAM_ADDR2(22),
	cin => \Add6~6\,
	sumout => \Add6~9_sumout\,
	cout => \Add6~10\);

-- Location: FF_X29_Y14_N38
\SDRAM_ADDR2[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Add6~9_sumout\,
	sclr => \ALT_INV_BUFF_CTRL.ST2~q\,
	ena => \RAMFULL_POINTER[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => SDRAM_ADDR2(22));

-- Location: LABCELL_X30_Y12_N36
\Add5~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add5~9_sumout\ = SUM(( SDRAM_ADDR1(22) ) + ( GND ) + ( \Add5~6\ ))
-- \Add5~10\ = CARRY(( SDRAM_ADDR1(22) ) + ( GND ) + ( \Add5~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_SDRAM_ADDR1(22),
	cin => \Add5~6\,
	sumout => \Add5~9_sumout\,
	cout => \Add5~10\);

-- Location: FF_X30_Y12_N37
\SDRAM_ADDR1[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Add5~9_sumout\,
	sclr => \ALT_INV_BUFF_CTRL.ST2~q\,
	ena => \RAMFULL_POINTER[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => SDRAM_ADDR1(22));

-- Location: LABCELL_X29_Y10_N36
\Add1~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~9_sumout\ = SUM(( SDRAM_ADDR(22) ) + ( GND ) + ( \Add1~6\ ))
-- \Add1~10\ = CARRY(( SDRAM_ADDR(22) ) + ( GND ) + ( \Add1~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_SDRAM_ADDR(22),
	cin => \Add1~6\,
	sumout => \Add1~9_sumout\,
	cout => \Add1~10\);

-- Location: LABCELL_X30_Y10_N15
\Selector9~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector9~0_combout\ = ( \BUFF_CTRL.ST2~q\ & ( \Add1~9_sumout\ & ( (!\ODD~q\ & ((SDRAM_ADDR1(22)))) # (\ODD~q\ & (SDRAM_ADDR2(22))) ) ) ) # ( !\BUFF_CTRL.ST2~q\ & ( \Add1~9_sumout\ ) ) # ( \BUFF_CTRL.ST2~q\ & ( !\Add1~9_sumout\ & ( (!\ODD~q\ & 
-- ((SDRAM_ADDR1(22)))) # (\ODD~q\ & (SDRAM_ADDR2(22))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000111111001111111111111111110000001111110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_SDRAM_ADDR2(22),
	datac => \ALT_INV_ODD~q\,
	datad => ALT_INV_SDRAM_ADDR1(22),
	datae => \ALT_INV_BUFF_CTRL.ST2~q\,
	dataf => \ALT_INV_Add1~9_sumout\,
	combout => \Selector9~0_combout\);

-- Location: FF_X30_Y10_N17
\SDRAM_ADDR[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Selector9~0_combout\,
	sclr => \SDRAM_ADDR[7]~0_combout\,
	ena => \SDRAM_ADDR[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => SDRAM_ADDR(22));

-- Location: FF_X28_Y6_N38
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => SDRAM_ADDR(22),
	sload => VCC,
	ena => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[43]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(40));

-- Location: FF_X28_Y6_N2
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[40]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => SDRAM_ADDR(22),
	sload => VCC,
	ena => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[43]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\(40));

-- Location: MLABCELL_X28_Y6_N24
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[40]~16\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[40]~16_combout\ = ( \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\(40) & ( 
-- (!\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_address~q\) # (\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(40)) ) ) # ( 
-- !\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\(40) & ( (\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(40) & 
-- \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_address~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111111111000011111111111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_1\(40),
	datad => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_rd_address~q\,
	dataf => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_0\(40),
	combout => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[40]~16_combout\);

-- Location: FF_X28_Y6_N25
\u0|new_sdram_controller_0|active_addr[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[40]~16_combout\,
	ena => \u0|new_sdram_controller_0|active_rnw~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|active_addr\(22));

-- Location: MLABCELL_X28_Y6_N27
\u0|new_sdram_controller_0|Equal3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|Equal3~0_combout\ = ( \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_address~DUPLICATE_q\ & ( !\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(40) $ 
-- (!\u0|new_sdram_controller_0|active_addr\(22)) ) ) # ( !\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_address~DUPLICATE_q\ & ( !\u0|new_sdram_controller_0|active_addr\(22) $ 
-- (!\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\(40)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000001011010010110100101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_1\(40),
	datac => \u0|new_sdram_controller_0|ALT_INV_active_addr\(22),
	datad => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_0\(40),
	dataf => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_rd_address~DUPLICATE_q\,
	combout => \u0|new_sdram_controller_0|Equal3~0_combout\);

-- Location: LABCELL_X29_Y14_N39
\Add6~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add6~13_sumout\ = SUM(( SDRAM_ADDR2(23) ) + ( GND ) + ( \Add6~10\ ))
-- \Add6~14\ = CARRY(( SDRAM_ADDR2(23) ) + ( GND ) + ( \Add6~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_SDRAM_ADDR2(23),
	cin => \Add6~10\,
	sumout => \Add6~13_sumout\,
	cout => \Add6~14\);

-- Location: FF_X29_Y14_N40
\SDRAM_ADDR2[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Add6~13_sumout\,
	sclr => \ALT_INV_BUFF_CTRL.ST2~q\,
	ena => \RAMFULL_POINTER[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => SDRAM_ADDR2(23));

-- Location: LABCELL_X30_Y12_N39
\Add5~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add5~13_sumout\ = SUM(( SDRAM_ADDR1(23) ) + ( GND ) + ( \Add5~10\ ))
-- \Add5~14\ = CARRY(( SDRAM_ADDR1(23) ) + ( GND ) + ( \Add5~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_SDRAM_ADDR1(23),
	cin => \Add5~10\,
	sumout => \Add5~13_sumout\,
	cout => \Add5~14\);

-- Location: FF_X30_Y12_N40
\SDRAM_ADDR1[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Add5~13_sumout\,
	sclr => \ALT_INV_BUFF_CTRL.ST2~q\,
	ena => \RAMFULL_POINTER[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => SDRAM_ADDR1(23));

-- Location: LABCELL_X29_Y10_N39
\Add1~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~13_sumout\ = SUM(( SDRAM_ADDR(23) ) + ( GND ) + ( \Add1~10\ ))
-- \Add1~14\ = CARRY(( SDRAM_ADDR(23) ) + ( GND ) + ( \Add1~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_SDRAM_ADDR(23),
	cin => \Add1~10\,
	sumout => \Add1~13_sumout\,
	cout => \Add1~14\);

-- Location: LABCELL_X30_Y14_N12
\Selector8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector8~0_combout\ = ( \BUFF_CTRL.ST2~q\ & ( \Add1~13_sumout\ & ( (!\ODD~q\ & ((SDRAM_ADDR1(23)))) # (\ODD~q\ & (SDRAM_ADDR2(23))) ) ) ) # ( !\BUFF_CTRL.ST2~q\ & ( \Add1~13_sumout\ ) ) # ( \BUFF_CTRL.ST2~q\ & ( !\Add1~13_sumout\ & ( (!\ODD~q\ & 
-- ((SDRAM_ADDR1(23)))) # (\ODD~q\ & (SDRAM_ADDR2(23))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001101010011010111111111111111110011010100110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_SDRAM_ADDR2(23),
	datab => ALT_INV_SDRAM_ADDR1(23),
	datac => \ALT_INV_ODD~q\,
	datae => \ALT_INV_BUFF_CTRL.ST2~q\,
	dataf => \ALT_INV_Add1~13_sumout\,
	combout => \Selector8~0_combout\);

-- Location: FF_X30_Y14_N14
\SDRAM_ADDR[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Selector8~0_combout\,
	sclr => \SDRAM_ADDR[7]~0_combout\,
	ena => \SDRAM_ADDR[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => SDRAM_ADDR(23));

-- Location: FF_X28_Y6_N19
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[41]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => SDRAM_ADDR(23),
	sload => VCC,
	ena => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[43]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[41]~DUPLICATE_q\);

-- Location: FF_X28_Y6_N55
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => SDRAM_ADDR(23),
	sload => VCC,
	ena => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[43]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(41));

-- Location: LABCELL_X27_Y6_N21
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[41]~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[41]~17_combout\ = ( \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(41) & ( 
-- (\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[41]~DUPLICATE_q\) # (\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_address~q\) ) ) # ( 
-- !\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(41) & ( (!\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_address~q\ & 
-- \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[41]~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011110000000000001111000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_rd_address~q\,
	datad => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_0[41]~DUPLICATE_q\,
	dataf => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_1\(41),
	combout => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[41]~17_combout\);

-- Location: FF_X28_Y6_N44
\u0|new_sdram_controller_0|active_addr[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[41]~17_combout\,
	sload => VCC,
	ena => \u0|new_sdram_controller_0|active_rnw~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|active_addr\(23));

-- Location: FF_X28_Y6_N20
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[41]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => SDRAM_ADDR(23),
	sload => VCC,
	ena => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[43]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\(41));

-- Location: FF_X28_Y6_N56
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[41]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => SDRAM_ADDR(23),
	sload => VCC,
	ena => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[43]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[41]~DUPLICATE_q\);

-- Location: MLABCELL_X28_Y6_N6
\u0|new_sdram_controller_0|Equal3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|Equal3~1_combout\ = ( \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_address~DUPLICATE_q\ & ( !\u0|new_sdram_controller_0|active_addr\(23) $ 
-- (!\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[41]~DUPLICATE_q\) ) ) # ( !\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_address~DUPLICATE_q\ & ( 
-- !\u0|new_sdram_controller_0|active_addr\(23) $ (!\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\(41)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110000111100001111000011110000110011110011000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|new_sdram_controller_0|ALT_INV_active_addr\(23),
	datac => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_0\(41),
	datad => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_1[41]~DUPLICATE_q\,
	dataf => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_rd_address~DUPLICATE_q\,
	combout => \u0|new_sdram_controller_0|Equal3~1_combout\);

-- Location: MLABCELL_X28_Y6_N15
\u0|new_sdram_controller_0|pending~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|pending~0_combout\ = ( !\u0|new_sdram_controller_0|Equal3~0_combout\ & ( !\u0|new_sdram_controller_0|Equal3~1_combout\ & ( (!\u0|new_sdram_controller_0|active_addr\(21) & 
-- (!\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[39]~1_combout\ & (!\u0|new_sdram_controller_0|active_addr\(20) $ 
-- (\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[38]~0_combout\)))) # (\u0|new_sdram_controller_0|active_addr\(21) & 
-- (\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[39]~1_combout\ & (!\u0|new_sdram_controller_0|active_addr\(20) $ 
-- (\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[38]~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000010000100001000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|new_sdram_controller_0|ALT_INV_active_addr\(21),
	datab => \u0|new_sdram_controller_0|ALT_INV_active_addr\(20),
	datac => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_rd_data[39]~1_combout\,
	datad => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_rd_data[38]~0_combout\,
	datae => \u0|new_sdram_controller_0|ALT_INV_Equal3~0_combout\,
	dataf => \u0|new_sdram_controller_0|ALT_INV_Equal3~1_combout\,
	combout => \u0|new_sdram_controller_0|pending~0_combout\);

-- Location: LABCELL_X27_Y7_N12
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_address~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_address~0_combout\ = ( \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_address~q\ & ( \u0|new_sdram_controller_0|f_pop~q\ & ( 
-- (!\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|Equal1~0_combout\) # ((!\u0|new_sdram_controller_0|pending~3_combout\) # ((!\u0|new_sdram_controller_0|pending~0_combout\) # 
-- (!\u0|new_sdram_controller_0|pending~2_combout\))) ) ) ) # ( !\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_address~q\ & ( \u0|new_sdram_controller_0|f_pop~q\ & ( 
-- (\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|Equal1~0_combout\ & (\u0|new_sdram_controller_0|pending~3_combout\ & (\u0|new_sdram_controller_0|pending~0_combout\ & \u0|new_sdram_controller_0|pending~2_combout\))) ) ) ) # 
-- ( \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_address~q\ & ( !\u0|new_sdram_controller_0|f_pop~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000011111111111111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_Equal1~0_combout\,
	datab => \u0|new_sdram_controller_0|ALT_INV_pending~3_combout\,
	datac => \u0|new_sdram_controller_0|ALT_INV_pending~0_combout\,
	datad => \u0|new_sdram_controller_0|ALT_INV_pending~2_combout\,
	datae => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_rd_address~q\,
	dataf => \u0|new_sdram_controller_0|ALT_INV_f_pop~q\,
	combout => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_address~0_combout\);

-- Location: FF_X27_Y7_N14
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_address\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_address~0_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_address~q\);

-- Location: LABCELL_X29_Y7_N36
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[34]~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[34]~22_combout\ = ( \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_address~q\ & ( 
-- \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[34]~DUPLICATE_q\ ) ) # ( !\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_address~q\ & ( 
-- \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\(34) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_0\(34),
	datac => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_1[34]~DUPLICATE_q\,
	dataf => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_rd_address~q\,
	combout => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[34]~22_combout\);

-- Location: FF_X29_Y7_N38
\u0|new_sdram_controller_0|active_addr[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[34]~22_combout\,
	ena => \u0|new_sdram_controller_0|active_rnw~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|active_addr\(16));

-- Location: LABCELL_X29_Y7_N0
\u0|new_sdram_controller_0|Equal3~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|Equal3~7_combout\ = ( \u0|new_sdram_controller_0|active_addr\(16) & ( \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_address~DUPLICATE_q\ & ( 
-- !\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(34) ) ) ) # ( !\u0|new_sdram_controller_0|active_addr\(16) & ( 
-- \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_address~DUPLICATE_q\ & ( \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(34) ) ) ) # ( \u0|new_sdram_controller_0|active_addr\(16) 
-- & ( !\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_address~DUPLICATE_q\ & ( !\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\(34) ) ) ) # ( 
-- !\u0|new_sdram_controller_0|active_addr\(16) & ( !\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_address~DUPLICATE_q\ & ( \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\(34) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111111100001111000000000000111111111111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_0\(34),
	datad => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_1\(34),
	datae => \u0|new_sdram_controller_0|ALT_INV_active_addr\(16),
	dataf => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_rd_address~DUPLICATE_q\,
	combout => \u0|new_sdram_controller_0|Equal3~7_combout\);

-- Location: FF_X25_Y7_N26
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => SDRAM_ADDR(19),
	sload => VCC,
	ena => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[43]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\(37));

-- Location: FF_X25_Y7_N38
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[37]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => SDRAM_ADDR(19),
	sload => VCC,
	ena => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[43]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(37));

-- Location: FF_X25_Y7_N25
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[37]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => SDRAM_ADDR(19),
	sload => VCC,
	ena => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[43]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[37]~DUPLICATE_q\);

-- Location: FF_X25_Y7_N37
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[37]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => SDRAM_ADDR(19),
	sload => VCC,
	ena => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[43]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[37]~DUPLICATE_q\);

-- Location: MLABCELL_X25_Y7_N21
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[37]~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[37]~25_combout\ = (!\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_address~DUPLICATE_q\ & 
-- (\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[37]~DUPLICATE_q\)) # (\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_address~DUPLICATE_q\ & 
-- ((\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[37]~DUPLICATE_q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111100001100001111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_rd_address~DUPLICATE_q\,
	datac => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_0[37]~DUPLICATE_q\,
	datad => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_1[37]~DUPLICATE_q\,
	combout => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[37]~25_combout\);

-- Location: FF_X25_Y7_N23
\u0|new_sdram_controller_0|active_addr[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[37]~25_combout\,
	ena => \u0|new_sdram_controller_0|active_rnw~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|active_addr\(19));

-- Location: MLABCELL_X25_Y7_N27
\u0|new_sdram_controller_0|Equal3~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|Equal3~10_combout\ = ( \u0|new_sdram_controller_0|active_addr\(19) & ( \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_address~DUPLICATE_q\ & ( 
-- !\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(37) ) ) ) # ( !\u0|new_sdram_controller_0|active_addr\(19) & ( 
-- \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_address~DUPLICATE_q\ & ( \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(37) ) ) ) # ( \u0|new_sdram_controller_0|active_addr\(19) 
-- & ( !\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_address~DUPLICATE_q\ & ( !\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\(37) ) ) ) # ( 
-- !\u0|new_sdram_controller_0|active_addr\(19) & ( !\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_address~DUPLICATE_q\ & ( \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\(37) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101101010101010101000000000111111111111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_0\(37),
	datad => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_1\(37),
	datae => \u0|new_sdram_controller_0|ALT_INV_active_addr\(19),
	dataf => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_rd_address~DUPLICATE_q\,
	combout => \u0|new_sdram_controller_0|Equal3~10_combout\);

-- Location: FF_X29_Y7_N23
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => SDRAM_ADDR(14),
	sload => VCC,
	ena => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[43]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(32));

-- Location: FF_X29_Y7_N5
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[32]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => SDRAM_ADDR(14),
	sload => VCC,
	ena => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[43]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\(32));

-- Location: LABCELL_X29_Y7_N15
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[32]~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[32]~20_combout\ = ( \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_address~q\ & ( 
-- \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(32) ) ) # ( !\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_address~q\ & ( 
-- \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\(32) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_1\(32),
	datad => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_0\(32),
	dataf => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_rd_address~q\,
	combout => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[32]~20_combout\);

-- Location: FF_X29_Y7_N17
\u0|new_sdram_controller_0|active_addr[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[32]~20_combout\,
	ena => \u0|new_sdram_controller_0|active_rnw~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|active_addr\(14));

-- Location: LABCELL_X29_Y7_N30
\u0|new_sdram_controller_0|Equal3~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|Equal3~5_combout\ = ( \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_address~DUPLICATE_q\ & ( !\u0|new_sdram_controller_0|active_addr\(14) $ 
-- (!\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(32)) ) ) # ( !\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_address~DUPLICATE_q\ & ( 
-- !\u0|new_sdram_controller_0|active_addr\(14) $ (!\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\(32)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001111001100001100111100110000111100001111000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|new_sdram_controller_0|ALT_INV_active_addr\(14),
	datac => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_1\(32),
	datad => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_0\(32),
	dataf => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_rd_address~DUPLICATE_q\,
	combout => \u0|new_sdram_controller_0|Equal3~5_combout\);

-- Location: FF_X29_Y7_N20
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => SDRAM_ADDR(15),
	sload => VCC,
	ena => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[43]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(33));

-- Location: FF_X29_Y7_N8
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[33]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => SDRAM_ADDR(15),
	sload => VCC,
	ena => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[43]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\(33));

-- Location: FF_X29_Y7_N7
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[33]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => SDRAM_ADDR(15),
	sload => VCC,
	ena => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[43]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[33]~DUPLICATE_q\);

-- Location: LABCELL_X29_Y7_N39
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[33]~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[33]~21_combout\ = ( \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_address~q\ & ( 
-- \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(33) ) ) # ( !\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_address~q\ & ( 
-- \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[33]~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_0[33]~DUPLICATE_q\,
	datad => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_1\(33),
	dataf => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_rd_address~q\,
	combout => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[33]~21_combout\);

-- Location: FF_X29_Y7_N41
\u0|new_sdram_controller_0|active_addr[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[33]~21_combout\,
	ena => \u0|new_sdram_controller_0|active_rnw~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|active_addr\(15));

-- Location: LABCELL_X29_Y7_N48
\u0|new_sdram_controller_0|Equal3~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|Equal3~6_combout\ = ( \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_address~DUPLICATE_q\ & ( \u0|new_sdram_controller_0|active_addr\(15) & ( 
-- !\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(33) ) ) ) # ( !\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_address~DUPLICATE_q\ & ( 
-- \u0|new_sdram_controller_0|active_addr\(15) & ( !\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\(33) ) ) ) # ( \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_address~DUPLICATE_q\ 
-- & ( !\u0|new_sdram_controller_0|active_addr\(15) & ( \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(33) ) ) ) # ( 
-- !\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_address~DUPLICATE_q\ & ( !\u0|new_sdram_controller_0|active_addr\(15) & ( \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\(33) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011110000111111111111000000001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_1\(33),
	datad => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_0\(33),
	datae => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_rd_address~DUPLICATE_q\,
	dataf => \u0|new_sdram_controller_0|ALT_INV_active_addr\(15),
	combout => \u0|new_sdram_controller_0|Equal3~6_combout\);

-- Location: FF_X25_Y7_N5
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => SDRAM_ADDR(18),
	sload => VCC,
	ena => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[43]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(36));

-- Location: FF_X25_Y7_N7
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[36]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => SDRAM_ADDR(18),
	sload => VCC,
	ena => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[43]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\(36));

-- Location: MLABCELL_X25_Y7_N18
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[36]~24\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[36]~24_combout\ = (!\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_address~DUPLICATE_q\ & 
-- ((\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\(36)))) # (\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_address~DUPLICATE_q\ & 
-- (\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(36)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001110100011101000111010001110100011101000111010001110100011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_1\(36),
	datab => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_rd_address~DUPLICATE_q\,
	datac => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_0\(36),
	combout => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[36]~24_combout\);

-- Location: FF_X25_Y7_N20
\u0|new_sdram_controller_0|active_addr[18]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[36]~24_combout\,
	ena => \u0|new_sdram_controller_0|active_rnw~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|active_addr[18]~DUPLICATE_q\);

-- Location: MLABCELL_X25_Y7_N42
\u0|new_sdram_controller_0|Equal3~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|Equal3~9_combout\ = ( \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\(36) & ( \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_address~DUPLICATE_q\ & ( 
-- !\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(36) $ (!\u0|new_sdram_controller_0|active_addr[18]~DUPLICATE_q\) ) ) ) # ( 
-- !\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\(36) & ( \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_address~DUPLICATE_q\ & ( 
-- !\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(36) $ (!\u0|new_sdram_controller_0|active_addr[18]~DUPLICATE_q\) ) ) ) # ( 
-- \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\(36) & ( !\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_address~DUPLICATE_q\ & ( 
-- !\u0|new_sdram_controller_0|active_addr[18]~DUPLICATE_q\ ) ) ) # ( !\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\(36) & ( 
-- !\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_address~DUPLICATE_q\ & ( \u0|new_sdram_controller_0|active_addr[18]~DUPLICATE_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111111100001111000001011010010110100101101001011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_1\(36),
	datac => \u0|new_sdram_controller_0|ALT_INV_active_addr[18]~DUPLICATE_q\,
	datae => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_0\(36),
	dataf => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_rd_address~DUPLICATE_q\,
	combout => \u0|new_sdram_controller_0|Equal3~9_combout\);

-- Location: FF_X25_Y7_N50
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => SDRAM_ADDR(17),
	sload => VCC,
	ena => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[43]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(35));

-- Location: MLABCELL_X25_Y7_N9
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[35]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[35]~feeder_combout\ = ( SDRAM_ADDR(17) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_SDRAM_ADDR(17),
	combout => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[35]~feeder_combout\);

-- Location: FF_X25_Y7_N11
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[35]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[35]~feeder_combout\,
	ena => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[43]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\(35));

-- Location: MLABCELL_X25_Y7_N57
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[35]~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[35]~23_combout\ = ( \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_address~q\ & ( 
-- \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(35) ) ) # ( !\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_address~q\ & ( 
-- \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\(35) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011010101010101010100110011001100110101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_1\(35),
	datab => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_0\(35),
	datae => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_rd_address~q\,
	combout => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[35]~23_combout\);

-- Location: FF_X25_Y7_N59
\u0|new_sdram_controller_0|active_addr[17]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[35]~23_combout\,
	ena => \u0|new_sdram_controller_0|active_rnw~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|active_addr[17]~DUPLICATE_q\);

-- Location: MLABCELL_X25_Y7_N30
\u0|new_sdram_controller_0|Equal3~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|Equal3~8_combout\ = ( \u0|new_sdram_controller_0|active_addr[17]~DUPLICATE_q\ & ( \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_address~DUPLICATE_q\ & ( 
-- !\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(35) ) ) ) # ( !\u0|new_sdram_controller_0|active_addr[17]~DUPLICATE_q\ & ( 
-- \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_address~DUPLICATE_q\ & ( \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(35) ) ) ) # ( 
-- \u0|new_sdram_controller_0|active_addr[17]~DUPLICATE_q\ & ( !\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_address~DUPLICATE_q\ & ( 
-- !\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\(35) ) ) ) # ( !\u0|new_sdram_controller_0|active_addr[17]~DUPLICATE_q\ & ( 
-- !\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_address~DUPLICATE_q\ & ( \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\(35) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111111111110000000000001111000011111111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_1\(35),
	datad => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_0\(35),
	datae => \u0|new_sdram_controller_0|ALT_INV_active_addr[17]~DUPLICATE_q\,
	dataf => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_rd_address~DUPLICATE_q\,
	combout => \u0|new_sdram_controller_0|Equal3~8_combout\);

-- Location: MLABCELL_X28_Y7_N54
\u0|new_sdram_controller_0|pending~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|pending~3_combout\ = ( !\u0|new_sdram_controller_0|Equal3~9_combout\ & ( !\u0|new_sdram_controller_0|Equal3~8_combout\ & ( (!\u0|new_sdram_controller_0|Equal3~7_combout\ & (!\u0|new_sdram_controller_0|Equal3~10_combout\ & 
-- (!\u0|new_sdram_controller_0|Equal3~5_combout\ & !\u0|new_sdram_controller_0|Equal3~6_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|new_sdram_controller_0|ALT_INV_Equal3~7_combout\,
	datab => \u0|new_sdram_controller_0|ALT_INV_Equal3~10_combout\,
	datac => \u0|new_sdram_controller_0|ALT_INV_Equal3~5_combout\,
	datad => \u0|new_sdram_controller_0|ALT_INV_Equal3~6_combout\,
	datae => \u0|new_sdram_controller_0|ALT_INV_Equal3~9_combout\,
	dataf => \u0|new_sdram_controller_0|ALT_INV_Equal3~8_combout\,
	combout => \u0|new_sdram_controller_0|pending~3_combout\);

-- Location: LABCELL_X27_Y7_N42
\u0|new_sdram_controller_0|Selector34~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|Selector34~0_combout\ = ( \u0|new_sdram_controller_0|pending~3_combout\ & ( \u0|new_sdram_controller_0|pending~0_combout\ & ( (!\u0|new_sdram_controller_0|m_addr~0_combout\ & (\u0|new_sdram_controller_0|refresh_request~q\ & 
-- (\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|Equal1~0_combout\ & \u0|new_sdram_controller_0|pending~2_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|new_sdram_controller_0|ALT_INV_m_addr~0_combout\,
	datab => \u0|new_sdram_controller_0|ALT_INV_refresh_request~q\,
	datac => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_Equal1~0_combout\,
	datad => \u0|new_sdram_controller_0|ALT_INV_pending~2_combout\,
	datae => \u0|new_sdram_controller_0|ALT_INV_pending~3_combout\,
	dataf => \u0|new_sdram_controller_0|ALT_INV_pending~0_combout\,
	combout => \u0|new_sdram_controller_0|Selector34~0_combout\);

-- Location: LABCELL_X27_Y7_N30
\u0|new_sdram_controller_0|Selector36~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|Selector36~0_combout\ = ( !\u0|new_sdram_controller_0|m_state.000000001~q\ & ( (!\u0|new_sdram_controller_0|init_done~q\) # (\u0|new_sdram_controller_0|refresh_request~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011111111111100001111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|new_sdram_controller_0|ALT_INV_init_done~q\,
	datad => \u0|new_sdram_controller_0|ALT_INV_refresh_request~q\,
	dataf => \u0|new_sdram_controller_0|ALT_INV_m_state.000000001~q\,
	combout => \u0|new_sdram_controller_0|Selector36~0_combout\);

-- Location: FF_X28_Y7_N17
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => \SDRAM_WE_N~DUPLICATE_q\,
	sload => VCC,
	ena => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[43]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(43));

-- Location: FF_X27_Y9_N17
SDRAM_WE_N : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Selector6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SDRAM_WE_N~q\);

-- Location: FF_X27_Y7_N41
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[43]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => \SDRAM_WE_N~q\,
	sload => VCC,
	ena => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[43]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\(43));

-- Location: LABCELL_X27_Y7_N36
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[43]~15\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[43]~15_combout\ = ( \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(43) & ( 
-- \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\(43) ) ) # ( !\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(43) & ( 
-- \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\(43) & ( !\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_address~q\ ) ) ) # ( 
-- \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(43) & ( !\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\(43) & ( 
-- \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_address~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000001111111111111111000000001111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_rd_address~q\,
	datae => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_1\(43),
	dataf => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_0\(43),
	combout => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[43]~15_combout\);

-- Location: FF_X27_Y7_N47
\u0|new_sdram_controller_0|active_rnw\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[43]~15_combout\,
	sload => VCC,
	ena => \u0|new_sdram_controller_0|active_rnw~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|active_rnw~q\);

-- Location: FF_X29_Y6_N53
\u0|new_sdram_controller_0|m_state.000000010\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|Selector26~0_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|m_state.000000010~q\);

-- Location: LABCELL_X27_Y7_N51
\u0|new_sdram_controller_0|Selector35~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|Selector35~0_combout\ = (!\u0|new_sdram_controller_0|m_state.000000010~q\ & (\u0|new_sdram_controller_0|m_next.000001000~q\)) # (\u0|new_sdram_controller_0|m_state.000000010~q\ & ((\u0|new_sdram_controller_0|active_rnw~q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101001101010011010100110101001101010011010100110101001101010011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|new_sdram_controller_0|ALT_INV_m_next.000001000~q\,
	datab => \u0|new_sdram_controller_0|ALT_INV_active_rnw~q\,
	datac => \u0|new_sdram_controller_0|ALT_INV_m_state.000000010~q\,
	combout => \u0|new_sdram_controller_0|Selector35~0_combout\);

-- Location: LABCELL_X27_Y7_N0
\u0|new_sdram_controller_0|Selector35~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|Selector35~1_combout\ = ( \u0|new_sdram_controller_0|Selector34~1_combout\ & ( \u0|new_sdram_controller_0|Selector35~0_combout\ & ( (!\u0|new_sdram_controller_0|Selector34~0_combout\ & 
-- (!\u0|new_sdram_controller_0|m_state.010000000~q\ & !\u0|new_sdram_controller_0|Selector36~0_combout\)) ) ) ) # ( !\u0|new_sdram_controller_0|Selector34~1_combout\ & ( \u0|new_sdram_controller_0|Selector35~0_combout\ & ( 
-- (!\u0|new_sdram_controller_0|m_state.100000000~q\ & (!\u0|new_sdram_controller_0|Selector34~0_combout\ & (!\u0|new_sdram_controller_0|m_state.010000000~q\ & !\u0|new_sdram_controller_0|Selector36~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000001100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|new_sdram_controller_0|ALT_INV_m_state.100000000~q\,
	datab => \u0|new_sdram_controller_0|ALT_INV_Selector34~0_combout\,
	datac => \u0|new_sdram_controller_0|ALT_INV_m_state.010000000~q\,
	datad => \u0|new_sdram_controller_0|ALT_INV_Selector36~0_combout\,
	datae => \u0|new_sdram_controller_0|ALT_INV_Selector34~1_combout\,
	dataf => \u0|new_sdram_controller_0|ALT_INV_Selector35~0_combout\,
	combout => \u0|new_sdram_controller_0|Selector35~1_combout\);

-- Location: FF_X27_Y7_N2
\u0|new_sdram_controller_0|m_next.000001000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|Selector35~1_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|m_next.000001000~q\);

-- Location: LABCELL_X27_Y6_N12
\u0|new_sdram_controller_0|Selector31~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|Selector31~1_combout\ = ( \u0|new_sdram_controller_0|refresh_request~q\ & ( (\u0|new_sdram_controller_0|Selector31~0_combout\) # (\u0|new_sdram_controller_0|Selector25~1_combout\) ) ) # ( 
-- !\u0|new_sdram_controller_0|refresh_request~q\ & ( \u0|new_sdram_controller_0|Selector25~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|new_sdram_controller_0|ALT_INV_Selector25~1_combout\,
	datad => \u0|new_sdram_controller_0|ALT_INV_Selector31~0_combout\,
	dataf => \u0|new_sdram_controller_0|ALT_INV_refresh_request~q\,
	combout => \u0|new_sdram_controller_0|Selector31~1_combout\);

-- Location: FF_X27_Y6_N14
\u0|new_sdram_controller_0|m_state.001000000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|Selector31~1_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|m_state.001000000~q\);

-- Location: LABCELL_X29_Y6_N39
\u0|new_sdram_controller_0|WideOr8~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|WideOr8~0_combout\ = ( !\u0|new_sdram_controller_0|m_state.000000010~q\ & ( (!\u0|new_sdram_controller_0|m_state.010000000~q\ & !\u0|new_sdram_controller_0|m_state.001000000~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010100000101000001010000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|new_sdram_controller_0|ALT_INV_m_state.010000000~q\,
	datac => \u0|new_sdram_controller_0|ALT_INV_m_state.001000000~q\,
	dataf => \u0|new_sdram_controller_0|ALT_INV_m_state.000000010~q\,
	combout => \u0|new_sdram_controller_0|WideOr8~0_combout\);

-- Location: MLABCELL_X28_Y7_N12
\u0|new_sdram_controller_0|Selector29~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|Selector29~2_combout\ = ( \u0|new_sdram_controller_0|WideOr8~0_combout\ & ( \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|Equal1~0_combout\ & ( ((\u0|new_sdram_controller_0|pending~3_combout\ & 
-- (\u0|new_sdram_controller_0|pending~2_combout\ & \u0|new_sdram_controller_0|pending~0_combout\))) # (\u0|new_sdram_controller_0|m_addr~0_combout\) ) ) ) # ( \u0|new_sdram_controller_0|WideOr8~0_combout\ & ( 
-- !\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|Equal1~0_combout\ & ( \u0|new_sdram_controller_0|m_addr~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011110000111100000000000000000000111100011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|new_sdram_controller_0|ALT_INV_pending~3_combout\,
	datab => \u0|new_sdram_controller_0|ALT_INV_pending~2_combout\,
	datac => \u0|new_sdram_controller_0|ALT_INV_m_addr~0_combout\,
	datad => \u0|new_sdram_controller_0|ALT_INV_pending~0_combout\,
	datae => \u0|new_sdram_controller_0|ALT_INV_WideOr8~0_combout\,
	dataf => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_Equal1~0_combout\,
	combout => \u0|new_sdram_controller_0|Selector29~2_combout\);

-- Location: MLABCELL_X28_Y8_N9
\u0|new_sdram_controller_0|Selector29~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|Selector29~0_combout\ = ( \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entries\(0) & ( \u0|new_sdram_controller_0|m_state.100000000~q\ ) ) # ( 
-- !\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entries\(0) & ( (\u0|new_sdram_controller_0|m_state.100000000~q\ & ((\u0|new_sdram_controller_0|refresh_request~q\) # 
-- (\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entries[1]~DUPLICATE_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000111111000000000011111100000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entries[1]~DUPLICATE_q\,
	datac => \u0|new_sdram_controller_0|ALT_INV_refresh_request~q\,
	datad => \u0|new_sdram_controller_0|ALT_INV_m_state.100000000~q\,
	dataf => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entries\(0),
	combout => \u0|new_sdram_controller_0|Selector29~0_combout\);

-- Location: MLABCELL_X28_Y7_N51
\u0|new_sdram_controller_0|Selector29~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|Selector29~3_combout\ = ( !\u0|new_sdram_controller_0|Selector29~0_combout\ & ( (!\u0|new_sdram_controller_0|Selector29~2_combout\ & !\u0|new_sdram_controller_0|Selector25~1_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|new_sdram_controller_0|ALT_INV_Selector29~2_combout\,
	datad => \u0|new_sdram_controller_0|ALT_INV_Selector25~1_combout\,
	dataf => \u0|new_sdram_controller_0|ALT_INV_Selector29~0_combout\,
	combout => \u0|new_sdram_controller_0|Selector29~3_combout\);

-- Location: LABCELL_X27_Y6_N51
\u0|new_sdram_controller_0|Selector29~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|Selector29~5_combout\ = ( \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entries[1]~DUPLICATE_q\ & ( !\u0|new_sdram_controller_0|m_state.000000001~q\ ) ) # ( 
-- !\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entries[1]~DUPLICATE_q\ & ( (!\u0|new_sdram_controller_0|m_state.000000001~q\ & ((!\u0|new_sdram_controller_0|init_done~q\) # 
-- (\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entries[0]~DUPLICATE_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1101000011010000110100001101000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entries[0]~DUPLICATE_q\,
	datab => \u0|new_sdram_controller_0|ALT_INV_init_done~q\,
	datac => \u0|new_sdram_controller_0|ALT_INV_m_state.000000001~q\,
	dataf => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entries[1]~DUPLICATE_q\,
	combout => \u0|new_sdram_controller_0|Selector29~5_combout\);

-- Location: MLABCELL_X28_Y7_N18
\u0|new_sdram_controller_0|Selector29~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|Selector29~6_combout\ = ( !\u0|new_sdram_controller_0|Selector29~5_combout\ & ( (\u0|new_sdram_controller_0|Selector25~1_combout\ & (!\u0|new_sdram_controller_0|Selector29~0_combout\ & 
-- \u0|new_sdram_controller_0|WideOr8~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110000000000000011000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|new_sdram_controller_0|ALT_INV_Selector25~1_combout\,
	datac => \u0|new_sdram_controller_0|ALT_INV_Selector29~0_combout\,
	datad => \u0|new_sdram_controller_0|ALT_INV_WideOr8~0_combout\,
	dataf => \u0|new_sdram_controller_0|ALT_INV_Selector29~5_combout\,
	combout => \u0|new_sdram_controller_0|Selector29~6_combout\);

-- Location: LABCELL_X29_Y6_N27
\u0|new_sdram_controller_0|Selector29~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|Selector29~8_combout\ = ( !\u0|new_sdram_controller_0|m_state.000010000~DUPLICATE_q\ & ( (!\u0|new_sdram_controller_0|m_state.000001000~q\ & \u0|new_sdram_controller_0|m_state.000000001~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|new_sdram_controller_0|ALT_INV_m_state.000001000~q\,
	datac => \u0|new_sdram_controller_0|ALT_INV_m_state.000000001~q\,
	dataf => \u0|new_sdram_controller_0|ALT_INV_m_state.000010000~DUPLICATE_q\,
	combout => \u0|new_sdram_controller_0|Selector29~8_combout\);

-- Location: MLABCELL_X28_Y6_N48
\u0|new_sdram_controller_0|Selector29~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|Selector29~9_combout\ = ( \u0|new_sdram_controller_0|Selector29~8_combout\ & ( !\u0|new_sdram_controller_0|Selector25~0_combout\ ) ) # ( !\u0|new_sdram_controller_0|Selector29~8_combout\ & ( 
-- (!\u0|new_sdram_controller_0|Selector25~0_combout\ & ((!\u0|new_sdram_controller_0|refresh_request~q\) # (\u0|new_sdram_controller_0|Selector25~1_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110000001100110011001100110011001100000011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|new_sdram_controller_0|ALT_INV_Selector25~0_combout\,
	datac => \u0|new_sdram_controller_0|ALT_INV_Selector25~1_combout\,
	datad => \u0|new_sdram_controller_0|ALT_INV_refresh_request~q\,
	datae => \u0|new_sdram_controller_0|ALT_INV_Selector29~8_combout\,
	combout => \u0|new_sdram_controller_0|Selector29~9_combout\);

-- Location: LABCELL_X27_Y6_N18
\u0|new_sdram_controller_0|Selector29~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|Selector29~7_combout\ = ( \u0|new_sdram_controller_0|m_state.000000001~q\ & ( \u0|new_sdram_controller_0|m_addr~0_combout\ ) ) # ( !\u0|new_sdram_controller_0|m_state.000000001~q\ & ( 
-- (!\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|Equal1~0_combout\ & (!\u0|new_sdram_controller_0|refresh_request~q\ & (\u0|new_sdram_controller_0|init_done~q\ & \u0|new_sdram_controller_0|m_addr~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001000000000000000100000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_Equal1~0_combout\,
	datab => \u0|new_sdram_controller_0|ALT_INV_refresh_request~q\,
	datac => \u0|new_sdram_controller_0|ALT_INV_init_done~q\,
	datad => \u0|new_sdram_controller_0|ALT_INV_m_addr~0_combout\,
	dataf => \u0|new_sdram_controller_0|ALT_INV_m_state.000000001~q\,
	combout => \u0|new_sdram_controller_0|Selector29~7_combout\);

-- Location: MLABCELL_X28_Y6_N30
\u0|new_sdram_controller_0|Selector29~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|Selector29~10_combout\ = ( \u0|new_sdram_controller_0|Selector29~0_combout\ & ( \u0|new_sdram_controller_0|Selector29~5_combout\ & ( \u0|new_sdram_controller_0|Selector29~9_combout\ ) ) ) # ( 
-- !\u0|new_sdram_controller_0|Selector29~0_combout\ & ( \u0|new_sdram_controller_0|Selector29~5_combout\ & ( (\u0|new_sdram_controller_0|Selector29~9_combout\ & (\u0|new_sdram_controller_0|Selector25~1_combout\ & 
-- ((!\u0|new_sdram_controller_0|Selector29~7_combout\) # (!\u0|new_sdram_controller_0|WideOr8~0_combout\)))) ) ) ) # ( \u0|new_sdram_controller_0|Selector29~0_combout\ & ( !\u0|new_sdram_controller_0|Selector29~5_combout\ & ( 
-- \u0|new_sdram_controller_0|Selector29~9_combout\ ) ) ) # ( !\u0|new_sdram_controller_0|Selector29~0_combout\ & ( !\u0|new_sdram_controller_0|Selector29~5_combout\ & ( (\u0|new_sdram_controller_0|Selector29~9_combout\ & 
-- ((!\u0|new_sdram_controller_0|Selector29~7_combout\) # ((!\u0|new_sdram_controller_0|Selector25~1_combout\) # (!\u0|new_sdram_controller_0|WideOr8~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010100010101010101010100000101000001000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|new_sdram_controller_0|ALT_INV_Selector29~9_combout\,
	datab => \u0|new_sdram_controller_0|ALT_INV_Selector29~7_combout\,
	datac => \u0|new_sdram_controller_0|ALT_INV_Selector25~1_combout\,
	datad => \u0|new_sdram_controller_0|ALT_INV_WideOr8~0_combout\,
	datae => \u0|new_sdram_controller_0|ALT_INV_Selector29~0_combout\,
	dataf => \u0|new_sdram_controller_0|ALT_INV_Selector29~5_combout\,
	combout => \u0|new_sdram_controller_0|Selector29~10_combout\);

-- Location: MLABCELL_X28_Y7_N42
\u0|new_sdram_controller_0|Selector29~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|Selector29~4_combout\ = ( \u0|new_sdram_controller_0|Selector29~0_combout\ & ( (!\u0|new_sdram_controller_0|pending~2_combout\) # ((!\u0|new_sdram_controller_0|pending~0_combout\) # 
-- ((!\u0|new_sdram_controller_0|pending~3_combout\) # (\u0|new_sdram_controller_0|refresh_request~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111011111111111111101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|new_sdram_controller_0|ALT_INV_pending~2_combout\,
	datab => \u0|new_sdram_controller_0|ALT_INV_pending~0_combout\,
	datac => \u0|new_sdram_controller_0|ALT_INV_refresh_request~q\,
	datad => \u0|new_sdram_controller_0|ALT_INV_pending~3_combout\,
	dataf => \u0|new_sdram_controller_0|ALT_INV_Selector29~0_combout\,
	combout => \u0|new_sdram_controller_0|Selector29~4_combout\);

-- Location: MLABCELL_X28_Y7_N48
\u0|new_sdram_controller_0|Selector29~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|Selector29~11_combout\ = ( !\u0|new_sdram_controller_0|Selector29~4_combout\ & ( (\u0|new_sdram_controller_0|Selector29~10_combout\ & (((!\u0|new_sdram_controller_0|pending~4_combout\) # 
-- (!\u0|new_sdram_controller_0|Selector29~6_combout\)) # (\u0|new_sdram_controller_0|refresh_request~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111101000000001111110100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|new_sdram_controller_0|ALT_INV_refresh_request~q\,
	datab => \u0|new_sdram_controller_0|ALT_INV_pending~4_combout\,
	datac => \u0|new_sdram_controller_0|ALT_INV_Selector29~6_combout\,
	datad => \u0|new_sdram_controller_0|ALT_INV_Selector29~10_combout\,
	dataf => \u0|new_sdram_controller_0|ALT_INV_Selector29~4_combout\,
	combout => \u0|new_sdram_controller_0|Selector29~11_combout\);

-- Location: LABCELL_X29_Y6_N0
\u0|new_sdram_controller_0|Selector28~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|Selector28~0_combout\ = ( \u0|new_sdram_controller_0|m_state.000001000~q\ & ( \u0|new_sdram_controller_0|Selector29~1_combout\ & ( (!\u0|new_sdram_controller_0|Selector29~3_combout\ & 
-- ((!\u0|new_sdram_controller_0|Selector29~11_combout\ & (\u0|new_sdram_controller_0|m_next.000001000~q\)) # (\u0|new_sdram_controller_0|Selector29~11_combout\ & 
-- ((\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[43]~15_combout\))))) # (\u0|new_sdram_controller_0|Selector29~3_combout\ & (\u0|new_sdram_controller_0|m_next.000001000~q\)) ) ) ) # ( 
-- !\u0|new_sdram_controller_0|m_state.000001000~q\ & ( \u0|new_sdram_controller_0|Selector29~1_combout\ & ( (!\u0|new_sdram_controller_0|Selector29~3_combout\ & ((!\u0|new_sdram_controller_0|Selector29~11_combout\ & 
-- (\u0|new_sdram_controller_0|m_next.000001000~q\)) # (\u0|new_sdram_controller_0|Selector29~11_combout\ & ((\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[43]~15_combout\))))) # 
-- (\u0|new_sdram_controller_0|Selector29~3_combout\ & (\u0|new_sdram_controller_0|m_next.000001000~q\)) ) ) ) # ( \u0|new_sdram_controller_0|m_state.000001000~q\ & ( !\u0|new_sdram_controller_0|Selector29~1_combout\ & ( 
-- (!\u0|new_sdram_controller_0|Selector29~3_combout\ & \u0|new_sdram_controller_0|Selector29~11_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000011000000110001010001010111010101000101011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|new_sdram_controller_0|ALT_INV_m_next.000001000~q\,
	datab => \u0|new_sdram_controller_0|ALT_INV_Selector29~3_combout\,
	datac => \u0|new_sdram_controller_0|ALT_INV_Selector29~11_combout\,
	datad => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_rd_data[43]~15_combout\,
	datae => \u0|new_sdram_controller_0|ALT_INV_m_state.000001000~q\,
	dataf => \u0|new_sdram_controller_0|ALT_INV_Selector29~1_combout\,
	combout => \u0|new_sdram_controller_0|Selector28~0_combout\);

-- Location: FF_X29_Y6_N2
\u0|new_sdram_controller_0|m_state.000001000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|Selector28~0_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|m_state.000001000~q\);

-- Location: MLABCELL_X28_Y7_N0
\u0|new_sdram_controller_0|m_addr~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|m_addr~0_combout\ = ( !\u0|new_sdram_controller_0|m_state.000001000~q\ & ( !\u0|new_sdram_controller_0|m_state.000010000~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000011110000111100001111000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|new_sdram_controller_0|ALT_INV_m_state.000010000~q\,
	dataf => \u0|new_sdram_controller_0|ALT_INV_m_state.000001000~q\,
	combout => \u0|new_sdram_controller_0|m_addr~0_combout\);

-- Location: LABCELL_X29_Y5_N57
\u0|new_sdram_controller_0|m_count[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|m_count[1]~0_combout\ = ( \u0|new_sdram_controller_0|m_state.100000000~q\ & ( !\u0|new_sdram_controller_0|refresh_request~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|new_sdram_controller_0|ALT_INV_refresh_request~q\,
	dataf => \u0|new_sdram_controller_0|ALT_INV_m_state.100000000~q\,
	combout => \u0|new_sdram_controller_0|m_count[1]~0_combout\);

-- Location: LABCELL_X29_Y5_N30
\u0|new_sdram_controller_0|Selector33~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|Selector33~0_combout\ = ( \u0|new_sdram_controller_0|pending~2_combout\ & ( \u0|new_sdram_controller_0|pending~3_combout\ & ( (!\u0|new_sdram_controller_0|m_addr~0_combout\ & ((!\u0|new_sdram_controller_0|pending~0_combout\) # 
-- ((!\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|Equal1~0_combout\) # (\u0|new_sdram_controller_0|m_count[1]~0_combout\)))) # (\u0|new_sdram_controller_0|m_addr~0_combout\ & 
-- (((!\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|Equal1~0_combout\ & \u0|new_sdram_controller_0|m_count[1]~0_combout\)))) ) ) ) # ( !\u0|new_sdram_controller_0|pending~2_combout\ & ( 
-- \u0|new_sdram_controller_0|pending~3_combout\ & ( (!\u0|new_sdram_controller_0|m_addr~0_combout\) # ((!\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|Equal1~0_combout\ & \u0|new_sdram_controller_0|m_count[1]~0_combout\)) ) 
-- ) ) # ( \u0|new_sdram_controller_0|pending~2_combout\ & ( !\u0|new_sdram_controller_0|pending~3_combout\ & ( (!\u0|new_sdram_controller_0|m_addr~0_combout\) # 
-- ((!\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|Equal1~0_combout\ & \u0|new_sdram_controller_0|m_count[1]~0_combout\)) ) ) ) # ( !\u0|new_sdram_controller_0|pending~2_combout\ & ( 
-- !\u0|new_sdram_controller_0|pending~3_combout\ & ( (!\u0|new_sdram_controller_0|m_addr~0_combout\) # ((!\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|Equal1~0_combout\ & \u0|new_sdram_controller_0|m_count[1]~0_combout\)) 
-- ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101011111010101010101111101010101010111110101010100011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|new_sdram_controller_0|ALT_INV_m_addr~0_combout\,
	datab => \u0|new_sdram_controller_0|ALT_INV_pending~0_combout\,
	datac => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_Equal1~0_combout\,
	datad => \u0|new_sdram_controller_0|ALT_INV_m_count[1]~0_combout\,
	datae => \u0|new_sdram_controller_0|ALT_INV_pending~2_combout\,
	dataf => \u0|new_sdram_controller_0|ALT_INV_pending~3_combout\,
	combout => \u0|new_sdram_controller_0|Selector33~0_combout\);

-- Location: FF_X29_Y5_N31
\u0|new_sdram_controller_0|m_state.100000000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|Selector33~0_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|m_state.100000000~q\);

-- Location: LABCELL_X29_Y6_N18
\u0|new_sdram_controller_0|Selector43~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|Selector43~0_combout\ = ( \u0|new_sdram_controller_0|m_state.000001000~q\ & ( \u0|new_sdram_controller_0|pending~4_combout\ & ( (!\u0|new_sdram_controller_0|refresh_request~q\) # 
-- (\u0|new_sdram_controller_0|Selector26~0_combout\) ) ) ) # ( !\u0|new_sdram_controller_0|m_state.000001000~q\ & ( \u0|new_sdram_controller_0|pending~4_combout\ & ( ((!\u0|new_sdram_controller_0|refresh_request~q\ & 
-- ((\u0|new_sdram_controller_0|m_state.000010000~DUPLICATE_q\) # (\u0|new_sdram_controller_0|m_state.100000000~q\)))) # (\u0|new_sdram_controller_0|Selector26~0_combout\) ) ) ) # ( \u0|new_sdram_controller_0|m_state.000001000~q\ & ( 
-- !\u0|new_sdram_controller_0|pending~4_combout\ & ( \u0|new_sdram_controller_0|Selector26~0_combout\ ) ) ) # ( !\u0|new_sdram_controller_0|m_state.000001000~q\ & ( !\u0|new_sdram_controller_0|pending~4_combout\ & ( 
-- \u0|new_sdram_controller_0|Selector26~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101011101110111011101110111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|new_sdram_controller_0|ALT_INV_Selector26~0_combout\,
	datab => \u0|new_sdram_controller_0|ALT_INV_refresh_request~q\,
	datac => \u0|new_sdram_controller_0|ALT_INV_m_state.100000000~q\,
	datad => \u0|new_sdram_controller_0|ALT_INV_m_state.000010000~DUPLICATE_q\,
	datae => \u0|new_sdram_controller_0|ALT_INV_m_state.000001000~q\,
	dataf => \u0|new_sdram_controller_0|ALT_INV_pending~4_combout\,
	combout => \u0|new_sdram_controller_0|Selector43~0_combout\);

-- Location: FF_X29_Y6_N19
\u0|new_sdram_controller_0|f_pop\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|Selector43~0_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|f_pop~q\);

-- Location: MLABCELL_X28_Y8_N24
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entries[1]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entries[1]~0_combout\ = ( \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entries\(1) & ( \u0|new_sdram_controller_0|pending~4_combout\ & ( 
-- (!\u0|new_sdram_controller_0|f_pop~q\ & ((!\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entries[0]~DUPLICATE_q\) # ((\SDRAM_WE_N~DUPLICATE_q\ & \SDRAM_RE_N~q\)))) # (\u0|new_sdram_controller_0|f_pop~q\ & 
-- (((\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entries[0]~DUPLICATE_q\)))) ) ) ) # ( !\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entries\(1) & ( 
-- \u0|new_sdram_controller_0|pending~4_combout\ & ( (!\u0|new_sdram_controller_0|f_pop~q\ & (\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entries[0]~DUPLICATE_q\ & ((!\SDRAM_WE_N~DUPLICATE_q\) # (!\SDRAM_RE_N~q\)))) # 
-- (\u0|new_sdram_controller_0|f_pop~q\ & (\SDRAM_WE_N~DUPLICATE_q\ & (\SDRAM_RE_N~q\ & !\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entries[0]~DUPLICATE_q\))) ) ) ) # ( 
-- \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entries\(1) & ( !\u0|new_sdram_controller_0|pending~4_combout\ & ( (!\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entries[0]~DUPLICATE_q\) # 
-- ((\SDRAM_WE_N~DUPLICATE_q\ & \SDRAM_RE_N~q\)) ) ) ) # ( !\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entries\(1) & ( !\u0|new_sdram_controller_0|pending~4_combout\ & ( 
-- (\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entries[0]~DUPLICATE_q\ & ((!\SDRAM_WE_N~DUPLICATE_q\) # (!\SDRAM_RE_N~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011101110111111110001000100000001111000001111000000011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SDRAM_WE_N~DUPLICATE_q\,
	datab => \ALT_INV_SDRAM_RE_N~q\,
	datac => \u0|new_sdram_controller_0|ALT_INV_f_pop~q\,
	datad => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entries[0]~DUPLICATE_q\,
	datae => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entries\(1),
	dataf => \u0|new_sdram_controller_0|ALT_INV_pending~4_combout\,
	combout => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entries[1]~0_combout\);

-- Location: FF_X28_Y8_N25
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entries[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entries[1]~0_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entries[1]~DUPLICATE_q\);

-- Location: MLABCELL_X28_Y9_N39
\Selector36~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector36~0_combout\ = ( \Equal0~1_combout\ & ( \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entries[1]~DUPLICATE_q\ & ( (!\SDRAM_WE_N~DUPLICATE_q\ & 
-- (\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entries[0]~DUPLICATE_q\ & ((!\Equal0~0_combout\) # (!\Equal0~2_combout\)))) ) ) ) # ( !\Equal0~1_combout\ & ( 
-- \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entries[1]~DUPLICATE_q\ & ( (!\SDRAM_WE_N~DUPLICATE_q\ & \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entries[0]~DUPLICATE_q\) ) ) ) # ( 
-- \Equal0~1_combout\ & ( !\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entries[1]~DUPLICATE_q\ & ( (!\SDRAM_WE_N~DUPLICATE_q\ & ((!\Equal0~0_combout\) # (!\Equal0~2_combout\))) ) ) ) # ( !\Equal0~1_combout\ & ( 
-- !\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entries[1]~DUPLICATE_q\ & ( !\SDRAM_WE_N~DUPLICATE_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100110010001100100000000000110011000000000011001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Equal0~0_combout\,
	datab => \ALT_INV_SDRAM_WE_N~DUPLICATE_q\,
	datac => \ALT_INV_Equal0~2_combout\,
	datad => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entries[0]~DUPLICATE_q\,
	datae => \ALT_INV_Equal0~1_combout\,
	dataf => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entries[1]~DUPLICATE_q\,
	combout => \Selector36~0_combout\);

-- Location: MLABCELL_X28_Y9_N54
\TVADDR2[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \TVADDR2[0]~0_combout\ = ( \Selector36~0_combout\ & ( (\BUFF_CTRL.ST1~q\) # (\Selector2~0_combout\) ) ) # ( !\Selector36~0_combout\ & ( \Selector2~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Selector2~0_combout\,
	datad => \ALT_INV_BUFF_CTRL.ST1~q\,
	dataf => \ALT_INV_Selector36~0_combout\,
	combout => \TVADDR2[0]~0_combout\);

-- Location: FF_X29_Y9_N43
\TVADDR2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => \Add2~1_sumout\,
	sclr => \Selector36~3_combout\,
	sload => VCC,
	ena => \TVADDR2[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TVADDR2(6));

-- Location: LABCELL_X29_Y9_N51
\TVADDR2[7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \TVADDR2[7]~feeder_combout\ = ( \Add2~5_sumout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_Add2~5_sumout\,
	combout => \TVADDR2[7]~feeder_combout\);

-- Location: FF_X29_Y9_N52
\TVADDR2[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \TVADDR2[7]~feeder_combout\,
	sclr => \Selector36~3_combout\,
	ena => \TVADDR2[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TVADDR2(7));

-- Location: MLABCELL_X28_Y9_N3
\Selector36~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector36~2_combout\ = ( TVADDR2(5) & ( TVADDR2(4) & ( (TVADDR2(0) & (TVADDR2(7) & (TVADDR2(6) & TVADDR2(8)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_TVADDR2(0),
	datab => ALT_INV_TVADDR2(7),
	datac => ALT_INV_TVADDR2(6),
	datad => ALT_INV_TVADDR2(8),
	datae => ALT_INV_TVADDR2(5),
	dataf => ALT_INV_TVADDR2(4),
	combout => \Selector36~2_combout\);

-- Location: MLABCELL_X28_Y9_N48
\Selector36~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector36~1_combout\ = ( TVADDR2(3) & ( TVADDR2(2) & ( TVADDR2(1) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_TVADDR2(1),
	datae => ALT_INV_TVADDR2(3),
	dataf => ALT_INV_TVADDR2(2),
	combout => \Selector36~1_combout\);

-- Location: MLABCELL_X28_Y9_N42
\Selector36~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector36~3_combout\ = ( \Selector36~1_combout\ & ( ((\Selector36~2_combout\ & (\Selector36~0_combout\ & \BUFF_CTRL.ST1~q\))) # (\Selector2~0_combout\) ) ) # ( !\Selector36~1_combout\ & ( \Selector2~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000111110000111100011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Selector36~2_combout\,
	datab => \ALT_INV_Selector36~0_combout\,
	datac => \ALT_INV_Selector2~0_combout\,
	datad => \ALT_INV_BUFF_CTRL.ST1~q\,
	dataf => \ALT_INV_Selector36~1_combout\,
	combout => \Selector36~3_combout\);

-- Location: FF_X29_Y9_N23
\TVADDR2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => \Add2~13_sumout\,
	sclr => \Selector36~3_combout\,
	sload => VCC,
	ena => \TVADDR2[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TVADDR2(0));

-- Location: LABCELL_X29_Y9_N3
\Add2~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~17_sumout\ = SUM(( TVADDR2(1) ) + ( GND ) + ( \Add2~14\ ))
-- \Add2~18\ = CARRY(( TVADDR2(1) ) + ( GND ) + ( \Add2~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_TVADDR2(1),
	cin => \Add2~14\,
	sumout => \Add2~17_sumout\,
	cout => \Add2~18\);

-- Location: FF_X29_Y9_N5
\TVADDR2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Add2~17_sumout\,
	sclr => \Selector36~3_combout\,
	ena => \TVADDR2[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TVADDR2(1));

-- Location: LABCELL_X29_Y9_N6
\Add2~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~21_sumout\ = SUM(( TVADDR2(2) ) + ( GND ) + ( \Add2~18\ ))
-- \Add2~22\ = CARRY(( TVADDR2(2) ) + ( GND ) + ( \Add2~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_TVADDR2(2),
	cin => \Add2~18\,
	sumout => \Add2~21_sumout\,
	cout => \Add2~22\);

-- Location: FF_X29_Y9_N47
\TVADDR2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => \Add2~21_sumout\,
	sclr => \Selector36~3_combout\,
	sload => VCC,
	ena => \TVADDR2[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TVADDR2(2));

-- Location: LABCELL_X29_Y9_N9
\Add2~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~25_sumout\ = SUM(( TVADDR2(3) ) + ( GND ) + ( \Add2~22\ ))
-- \Add2~26\ = CARRY(( TVADDR2(3) ) + ( GND ) + ( \Add2~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_TVADDR2(3),
	cin => \Add2~22\,
	sumout => \Add2~25_sumout\,
	cout => \Add2~26\);

-- Location: FF_X29_Y9_N35
\TVADDR2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => \Add2~25_sumout\,
	sclr => \Selector36~3_combout\,
	sload => VCC,
	ena => \TVADDR2[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TVADDR2(3));

-- Location: LABCELL_X29_Y9_N12
\Add2~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add2~29_sumout\ = SUM(( TVADDR2(4) ) + ( GND ) + ( \Add2~26\ ))
-- \Add2~30\ = CARRY(( TVADDR2(4) ) + ( GND ) + ( \Add2~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_TVADDR2(4),
	cin => \Add2~26\,
	sumout => \Add2~29_sumout\,
	cout => \Add2~30\);

-- Location: FF_X29_Y9_N31
\TVADDR2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => \Add2~29_sumout\,
	sclr => \Selector36~3_combout\,
	sload => VCC,
	ena => \TVADDR2[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TVADDR2(4));

-- Location: FF_X29_Y9_N17
\TVADDR2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Add2~33_sumout\,
	sclr => \Selector36~3_combout\,
	ena => \TVADDR2[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TVADDR2(5));

-- Location: FF_X29_Y9_N26
\TVADDR1_bin[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => \binary~10_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TVADDR1_bin(3));

-- Location: LABCELL_X29_Y9_N33
\Equal0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal0~2_combout\ = ( TVADDR2(3) & ( TVADDR1_bin(3) & ( (!TVADDR1_bin(4) & (!TVADDR2(4) & (!TVADDR1_bin(5) $ (TVADDR2(5))))) # (TVADDR1_bin(4) & (TVADDR2(4) & (!TVADDR1_bin(5) $ (TVADDR2(5))))) ) ) ) # ( !TVADDR2(3) & ( !TVADDR1_bin(3) & ( 
-- (!TVADDR1_bin(4) & (!TVADDR2(4) & (!TVADDR1_bin(5) $ (TVADDR2(5))))) # (TVADDR1_bin(4) & (TVADDR2(4) & (!TVADDR1_bin(5) $ (TVADDR2(5))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000001001000001000000000000000000000000000000001000001001000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_TVADDR1_bin(4),
	datab => ALT_INV_TVADDR1_bin(5),
	datac => ALT_INV_TVADDR2(5),
	datad => ALT_INV_TVADDR2(4),
	datae => ALT_INV_TVADDR2(3),
	dataf => ALT_INV_TVADDR1_bin(3),
	combout => \Equal0~2_combout\);

-- Location: LABCELL_X27_Y9_N15
\Selector6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector6~0_combout\ = ( \SDRAM_WE_N~q\ & ( \Equal0~0_combout\ & ( (!\BUFF_CTRL.ST1~q\) # ((\Equal0~2_combout\ & \Equal0~1_combout\)) ) ) ) # ( !\SDRAM_WE_N~q\ & ( \Equal0~0_combout\ & ( (\BUFF_CTRL.ST0~q\ & ((!\BUFF_CTRL.ST1~q\) # ((\Equal0~2_combout\ & 
-- \Equal0~1_combout\)))) ) ) ) # ( \SDRAM_WE_N~q\ & ( !\Equal0~0_combout\ & ( !\BUFF_CTRL.ST1~q\ ) ) ) # ( !\SDRAM_WE_N~q\ & ( !\Equal0~0_combout\ & ( (!\BUFF_CTRL.ST1~q\ & \BUFF_CTRL.ST0~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100110011001100110000001100000011011100110011011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Equal0~2_combout\,
	datab => \ALT_INV_BUFF_CTRL.ST1~q\,
	datac => \ALT_INV_BUFF_CTRL.ST0~q\,
	datad => \ALT_INV_Equal0~1_combout\,
	datae => \ALT_INV_SDRAM_WE_N~q\,
	dataf => \ALT_INV_Equal0~0_combout\,
	combout => \Selector6~0_combout\);

-- Location: FF_X27_Y9_N16
\SDRAM_WE_N~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Selector6~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SDRAM_WE_N~DUPLICATE_q\);

-- Location: MLABCELL_X28_Y8_N57
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entries[0]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entries[0]~1_combout\ = ( \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entries\(0) & ( \u0|new_sdram_controller_0|f_pop~q\ & ( 
-- !\u0|new_sdram_controller_0|pending~4_combout\ $ (((!\SDRAM_WE_N~DUPLICATE_q\) # (!\SDRAM_RE_N~q\))) ) ) ) # ( !\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entries\(0) & ( \u0|new_sdram_controller_0|f_pop~q\ & ( 
-- !\u0|new_sdram_controller_0|pending~4_combout\ $ ((((\SDRAM_WE_N~DUPLICATE_q\ & \SDRAM_RE_N~q\)) # (\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entries[1]~DUPLICATE_q\))) ) ) ) # ( 
-- \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entries\(0) & ( !\u0|new_sdram_controller_0|f_pop~q\ & ( (\SDRAM_WE_N~DUPLICATE_q\ & \SDRAM_RE_N~q\) ) ) ) # ( 
-- !\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entries\(0) & ( !\u0|new_sdram_controller_0|f_pop~q\ & ( (!\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entries[1]~DUPLICATE_q\ & 
-- ((!\SDRAM_WE_N~DUPLICATE_q\) # (!\SDRAM_RE_N~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1110000011100000000100010001000111100000000111110001000111101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_SDRAM_WE_N~DUPLICATE_q\,
	datab => \ALT_INV_SDRAM_RE_N~q\,
	datac => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entries[1]~DUPLICATE_q\,
	datad => \u0|new_sdram_controller_0|ALT_INV_pending~4_combout\,
	datae => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entries\(0),
	dataf => \u0|new_sdram_controller_0|ALT_INV_f_pop~q\,
	combout => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entries[0]~1_combout\);

-- Location: FF_X28_Y8_N59
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entries[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entries[0]~1_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entries[0]~DUPLICATE_q\);

-- Location: MLABCELL_X28_Y8_N3
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|Equal1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|Equal1~0_combout\ = ( \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entries[0]~DUPLICATE_q\ & ( 
-- \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entries\(1) ) ) # ( !\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entries[0]~DUPLICATE_q\ & ( 
-- \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entries\(1) ) ) # ( \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entries[0]~DUPLICATE_q\ & ( 
-- !\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entries\(1) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entries[0]~DUPLICATE_q\,
	dataf => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entries\(1),
	combout => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|Equal1~0_combout\);

-- Location: MLABCELL_X28_Y8_N33
\u0|new_sdram_controller_0|Selector34~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|Selector34~1_combout\ = ( \u0|new_sdram_controller_0|pending~3_combout\ & ( \u0|new_sdram_controller_0|pending~2_combout\ & ( (!\u0|new_sdram_controller_0|refresh_request~q\ & 
-- ((!\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|Equal1~0_combout\) # (\u0|new_sdram_controller_0|pending~0_combout\))) ) ) ) # ( !\u0|new_sdram_controller_0|pending~3_combout\ & ( 
-- \u0|new_sdram_controller_0|pending~2_combout\ & ( (!\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|Equal1~0_combout\ & !\u0|new_sdram_controller_0|refresh_request~q\) ) ) ) # ( \u0|new_sdram_controller_0|pending~3_combout\ 
-- & ( !\u0|new_sdram_controller_0|pending~2_combout\ & ( (!\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|Equal1~0_combout\ & !\u0|new_sdram_controller_0|refresh_request~q\) ) ) ) # ( 
-- !\u0|new_sdram_controller_0|pending~3_combout\ & ( !\u0|new_sdram_controller_0|pending~2_combout\ & ( (!\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|Equal1~0_combout\ & !\u0|new_sdram_controller_0|refresh_request~q\) ) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100010001000100010001000100010001000100010001000110010001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_Equal1~0_combout\,
	datab => \u0|new_sdram_controller_0|ALT_INV_refresh_request~q\,
	datac => \u0|new_sdram_controller_0|ALT_INV_pending~0_combout\,
	datae => \u0|new_sdram_controller_0|ALT_INV_pending~3_combout\,
	dataf => \u0|new_sdram_controller_0|ALT_INV_pending~2_combout\,
	combout => \u0|new_sdram_controller_0|Selector34~1_combout\);

-- Location: LABCELL_X29_Y6_N48
\u0|new_sdram_controller_0|m_count[2]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|m_count[2]~3_combout\ = ( !\u0|new_sdram_controller_0|m_state.000000010~q\ & ( (\u0|new_sdram_controller_0|m_state.000000001~q\ & (!\u0|new_sdram_controller_0|m_state.000010000~DUPLICATE_q\ & 
-- !\u0|new_sdram_controller_0|m_state.000001000~q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000000001100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|new_sdram_controller_0|ALT_INV_m_state.000000001~q\,
	datac => \u0|new_sdram_controller_0|ALT_INV_m_state.000010000~DUPLICATE_q\,
	datad => \u0|new_sdram_controller_0|ALT_INV_m_state.000001000~q\,
	dataf => \u0|new_sdram_controller_0|ALT_INV_m_state.000000010~q\,
	combout => \u0|new_sdram_controller_0|m_count[2]~3_combout\);

-- Location: FF_X28_Y5_N16
\u0|new_sdram_controller_0|m_count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|m_count[1]~9_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|m_count\(1));

-- Location: LABCELL_X29_Y5_N0
\u0|new_sdram_controller_0|Add3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|Add3~0_combout\ = ( \u0|new_sdram_controller_0|m_count\(1) & ( !\u0|new_sdram_controller_0|m_count\(3) ) ) # ( !\u0|new_sdram_controller_0|m_count\(1) & ( !\u0|new_sdram_controller_0|m_count\(3) $ 
-- (((!\u0|new_sdram_controller_0|m_count\(0) & !\u0|new_sdram_controller_0|m_count\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111111000000001111111100000011111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|new_sdram_controller_0|ALT_INV_m_count\(0),
	datac => \u0|new_sdram_controller_0|ALT_INV_m_count\(2),
	datad => \u0|new_sdram_controller_0|ALT_INV_m_count\(3),
	dataf => \u0|new_sdram_controller_0|ALT_INV_m_count\(1),
	combout => \u0|new_sdram_controller_0|Add3~0_combout\);

-- Location: LABCELL_X29_Y5_N3
\u0|new_sdram_controller_0|m_count[3]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|m_count[3]~4_combout\ = ( \u0|new_sdram_controller_0|Selector25~1_combout\ & ( !\u0|new_sdram_controller_0|m_state.010000000~q\ ) ) # ( !\u0|new_sdram_controller_0|Selector25~1_combout\ & ( 
-- (!\u0|new_sdram_controller_0|m_state.010000000~q\ & ((!\u0|new_sdram_controller_0|m_count[2]~3_combout\) # (\u0|new_sdram_controller_0|Add3~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000011110000101000001111000011110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|new_sdram_controller_0|ALT_INV_m_count[2]~3_combout\,
	datac => \u0|new_sdram_controller_0|ALT_INV_m_state.010000000~q\,
	datad => \u0|new_sdram_controller_0|ALT_INV_Add3~0_combout\,
	dataf => \u0|new_sdram_controller_0|ALT_INV_Selector25~1_combout\,
	combout => \u0|new_sdram_controller_0|m_count[3]~4_combout\);

-- Location: MLABCELL_X28_Y5_N48
\u0|new_sdram_controller_0|m_count[1]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|m_count[1]~12_combout\ = ( !\u0|new_sdram_controller_0|m_state.000000001~q\ & ( (!\u0|new_sdram_controller_0|refresh_request~q\) # (((!\u0|new_sdram_controller_0|init_done~q\))) ) ) # ( 
-- \u0|new_sdram_controller_0|m_state.000000001~q\ & ( (!\u0|new_sdram_controller_0|refresh_request~q\) # ((!\u0|new_sdram_controller_0|pending~2_combout\) # ((!\u0|new_sdram_controller_0|pending~3_combout\) # 
-- ((!\u0|new_sdram_controller_0|pending~0_combout\) # (!\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|Equal1~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "on",
	lut_mask => "1111101011111010111111111111111111111010111110101111111111111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|new_sdram_controller_0|ALT_INV_refresh_request~q\,
	datab => \u0|new_sdram_controller_0|ALT_INV_pending~2_combout\,
	datac => \u0|new_sdram_controller_0|ALT_INV_pending~3_combout\,
	datad => \u0|new_sdram_controller_0|ALT_INV_pending~0_combout\,
	datae => \u0|new_sdram_controller_0|ALT_INV_m_state.000000001~q\,
	dataf => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_Equal1~0_combout\,
	datag => \u0|new_sdram_controller_0|ALT_INV_init_done~q\,
	combout => \u0|new_sdram_controller_0|m_count[1]~12_combout\);

-- Location: MLABCELL_X28_Y5_N0
\u0|new_sdram_controller_0|m_count[3]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|m_count[3]~5_combout\ = ( \u0|new_sdram_controller_0|m_count\(3) & ( \u0|new_sdram_controller_0|m_count[1]~12_combout\ & ( (!\u0|new_sdram_controller_0|m_count[1]~2_combout\) # 
-- ((!\u0|new_sdram_controller_0|Selector29~8_combout\) # ((!\u0|new_sdram_controller_0|m_state.100000000~q\ & !\u0|new_sdram_controller_0|m_count[3]~4_combout\))) ) ) ) # ( !\u0|new_sdram_controller_0|m_count\(3) & ( 
-- \u0|new_sdram_controller_0|m_count[1]~12_combout\ & ( (\u0|new_sdram_controller_0|m_count[1]~2_combout\ & (\u0|new_sdram_controller_0|Selector29~8_combout\ & (!\u0|new_sdram_controller_0|m_state.100000000~q\ & 
-- !\u0|new_sdram_controller_0|m_count[3]~4_combout\))) ) ) ) # ( \u0|new_sdram_controller_0|m_count\(3) & ( !\u0|new_sdram_controller_0|m_count[1]~12_combout\ & ( (!\u0|new_sdram_controller_0|m_count[1]~2_combout\) # 
-- ((!\u0|new_sdram_controller_0|m_state.100000000~q\ & !\u0|new_sdram_controller_0|m_count[3]~4_combout\)) ) ) ) # ( !\u0|new_sdram_controller_0|m_count\(3) & ( !\u0|new_sdram_controller_0|m_count[1]~12_combout\ & ( 
-- (\u0|new_sdram_controller_0|m_count[1]~2_combout\ & (!\u0|new_sdram_controller_0|m_state.100000000~q\ & !\u0|new_sdram_controller_0|m_count[3]~4_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000000000000111110101010101000010000000000001111111011101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|new_sdram_controller_0|ALT_INV_m_count[1]~2_combout\,
	datab => \u0|new_sdram_controller_0|ALT_INV_Selector29~8_combout\,
	datac => \u0|new_sdram_controller_0|ALT_INV_m_state.100000000~q\,
	datad => \u0|new_sdram_controller_0|ALT_INV_m_count[3]~4_combout\,
	datae => \u0|new_sdram_controller_0|ALT_INV_m_count\(3),
	dataf => \u0|new_sdram_controller_0|ALT_INV_m_count[1]~12_combout\,
	combout => \u0|new_sdram_controller_0|m_count[3]~5_combout\);

-- Location: FF_X28_Y5_N1
\u0|new_sdram_controller_0|m_count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|m_count[3]~5_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|m_count\(3));

-- Location: LABCELL_X29_Y5_N39
\u0|new_sdram_controller_0|Selector27~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|Selector27~1_combout\ = ( \u0|new_sdram_controller_0|m_count\(1) & ( \u0|new_sdram_controller_0|m_state.000000100~q\ ) ) # ( !\u0|new_sdram_controller_0|m_count\(1) & ( (\u0|new_sdram_controller_0|m_state.000000100~q\ & 
-- ((\u0|new_sdram_controller_0|m_count\(2)) # (\u0|new_sdram_controller_0|m_count\(3)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100001111000001010000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|new_sdram_controller_0|ALT_INV_m_count\(3),
	datac => \u0|new_sdram_controller_0|ALT_INV_m_state.000000100~q\,
	datad => \u0|new_sdram_controller_0|ALT_INV_m_count\(2),
	dataf => \u0|new_sdram_controller_0|ALT_INV_m_count\(1),
	combout => \u0|new_sdram_controller_0|Selector27~1_combout\);

-- Location: LABCELL_X29_Y5_N36
\u0|new_sdram_controller_0|Selector27~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|Selector27~2_combout\ = ( \u0|new_sdram_controller_0|refresh_request~q\ & ( (!\u0|new_sdram_controller_0|Selector27~1_combout\ & (!\u0|new_sdram_controller_0|m_state.100000000~q\ & \u0|new_sdram_controller_0|WideOr8~0_combout\)) 
-- ) ) # ( !\u0|new_sdram_controller_0|refresh_request~q\ & ( (!\u0|new_sdram_controller_0|Selector27~1_combout\ & \u0|new_sdram_controller_0|WideOr8~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100000000001100110000000000110000000000000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|new_sdram_controller_0|ALT_INV_Selector27~1_combout\,
	datac => \u0|new_sdram_controller_0|ALT_INV_m_state.100000000~q\,
	datad => \u0|new_sdram_controller_0|ALT_INV_WideOr8~0_combout\,
	dataf => \u0|new_sdram_controller_0|ALT_INV_refresh_request~q\,
	combout => \u0|new_sdram_controller_0|Selector27~2_combout\);

-- Location: LABCELL_X27_Y5_N51
\u0|new_sdram_controller_0|Selector27~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|Selector27~0_combout\ = (!\u0|new_sdram_controller_0|m_addr~0_combout\ & ((\u0|new_sdram_controller_0|m_state.000000100~q\) # (\u0|new_sdram_controller_0|refresh_request~q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101111100000000010111110000000001011111000000000101111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|new_sdram_controller_0|ALT_INV_refresh_request~q\,
	datac => \u0|new_sdram_controller_0|ALT_INV_m_state.000000100~q\,
	datad => \u0|new_sdram_controller_0|ALT_INV_m_addr~0_combout\,
	combout => \u0|new_sdram_controller_0|Selector27~0_combout\);

-- Location: LABCELL_X29_Y5_N51
\u0|new_sdram_controller_0|Selector27~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|Selector27~3_combout\ = ( \u0|new_sdram_controller_0|pending~2_combout\ & ( \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|Equal1~0_combout\ & ( 
-- (!\u0|new_sdram_controller_0|Selector27~2_combout\) # ((\u0|new_sdram_controller_0|Selector27~0_combout\ & (\u0|new_sdram_controller_0|pending~0_combout\ & \u0|new_sdram_controller_0|pending~3_combout\))) ) ) ) # ( 
-- !\u0|new_sdram_controller_0|pending~2_combout\ & ( \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|Equal1~0_combout\ & ( !\u0|new_sdram_controller_0|Selector27~2_combout\ ) ) ) # ( 
-- \u0|new_sdram_controller_0|pending~2_combout\ & ( !\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|Equal1~0_combout\ & ( !\u0|new_sdram_controller_0|Selector27~2_combout\ ) ) ) # ( 
-- !\u0|new_sdram_controller_0|pending~2_combout\ & ( !\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|Equal1~0_combout\ & ( !\u0|new_sdram_controller_0|Selector27~2_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101010101010101010101010101010101011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|new_sdram_controller_0|ALT_INV_Selector27~2_combout\,
	datab => \u0|new_sdram_controller_0|ALT_INV_Selector27~0_combout\,
	datac => \u0|new_sdram_controller_0|ALT_INV_pending~0_combout\,
	datad => \u0|new_sdram_controller_0|ALT_INV_pending~3_combout\,
	datae => \u0|new_sdram_controller_0|ALT_INV_pending~2_combout\,
	dataf => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_Equal1~0_combout\,
	combout => \u0|new_sdram_controller_0|Selector27~3_combout\);

-- Location: FF_X29_Y5_N52
\u0|new_sdram_controller_0|m_state.000000100\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|Selector27~3_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|m_state.000000100~q\);

-- Location: FF_X28_Y5_N2
\u0|new_sdram_controller_0|m_count[3]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|m_count[3]~5_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|m_count[3]~DUPLICATE_q\);

-- Location: MLABCELL_X28_Y5_N57
\u0|new_sdram_controller_0|Selector30~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|Selector30~0_combout\ = (\u0|new_sdram_controller_0|m_state.000100000~q\ & (((\u0|new_sdram_controller_0|m_count\(2)) # (\u0|new_sdram_controller_0|m_count[1]~DUPLICATE_q\)) # 
-- (\u0|new_sdram_controller_0|m_count[3]~DUPLICATE_q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011100001111000001110000111100000111000011110000011100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|new_sdram_controller_0|ALT_INV_m_count[3]~DUPLICATE_q\,
	datab => \u0|new_sdram_controller_0|ALT_INV_m_count[1]~DUPLICATE_q\,
	datac => \u0|new_sdram_controller_0|ALT_INV_m_state.000100000~q\,
	datad => \u0|new_sdram_controller_0|ALT_INV_m_count\(2),
	combout => \u0|new_sdram_controller_0|Selector30~0_combout\);

-- Location: MLABCELL_X28_Y5_N30
\u0|new_sdram_controller_0|Selector30~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|Selector30~1_combout\ = ( \u0|new_sdram_controller_0|m_count[1]~0_combout\ & ( \u0|new_sdram_controller_0|pending~2_combout\ & ( ((\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|Equal1~0_combout\ 
-- & ((!\u0|new_sdram_controller_0|pending~3_combout\) # (!\u0|new_sdram_controller_0|pending~0_combout\)))) # (\u0|new_sdram_controller_0|Selector30~0_combout\) ) ) ) # ( !\u0|new_sdram_controller_0|m_count[1]~0_combout\ & ( 
-- \u0|new_sdram_controller_0|pending~2_combout\ & ( \u0|new_sdram_controller_0|Selector30~0_combout\ ) ) ) # ( \u0|new_sdram_controller_0|m_count[1]~0_combout\ & ( !\u0|new_sdram_controller_0|pending~2_combout\ & ( 
-- (\u0|new_sdram_controller_0|Selector30~0_combout\) # (\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|Equal1~0_combout\) ) ) ) # ( !\u0|new_sdram_controller_0|m_count[1]~0_combout\ & ( 
-- !\u0|new_sdram_controller_0|pending~2_combout\ & ( \u0|new_sdram_controller_0|Selector30~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000011111111111100000000111111110000111011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|new_sdram_controller_0|ALT_INV_pending~3_combout\,
	datab => \u0|new_sdram_controller_0|ALT_INV_pending~0_combout\,
	datac => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_Equal1~0_combout\,
	datad => \u0|new_sdram_controller_0|ALT_INV_Selector30~0_combout\,
	datae => \u0|new_sdram_controller_0|ALT_INV_m_count[1]~0_combout\,
	dataf => \u0|new_sdram_controller_0|ALT_INV_pending~2_combout\,
	combout => \u0|new_sdram_controller_0|Selector30~1_combout\);

-- Location: FF_X28_Y5_N32
\u0|new_sdram_controller_0|m_state.000100000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|Selector30~1_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|m_state.000100000~q\);

-- Location: LABCELL_X29_Y6_N45
\u0|new_sdram_controller_0|Selector37~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|Selector37~3_combout\ = ( !\u0|new_sdram_controller_0|m_state.001000000~q\ & ( (!\u0|new_sdram_controller_0|m_state.000000100~q\ & !\u0|new_sdram_controller_0|m_state.000100000~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111000000000000111100000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|new_sdram_controller_0|ALT_INV_m_state.000000100~q\,
	datad => \u0|new_sdram_controller_0|ALT_INV_m_state.000100000~q\,
	dataf => \u0|new_sdram_controller_0|ALT_INV_m_state.001000000~q\,
	combout => \u0|new_sdram_controller_0|Selector37~3_combout\);

-- Location: LABCELL_X29_Y6_N24
\u0|new_sdram_controller_0|Selector34~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|Selector34~2_combout\ = ( \u0|new_sdram_controller_0|m_state.000000001~q\ & ( (!\u0|new_sdram_controller_0|m_state.000001000~q\ & (!\u0|new_sdram_controller_0|m_state.000010000~DUPLICATE_q\ & 
-- !\u0|new_sdram_controller_0|m_state.100000000~q\)) ) ) # ( !\u0|new_sdram_controller_0|m_state.000000001~q\ & ( (!\u0|new_sdram_controller_0|m_state.000001000~q\ & (!\u0|new_sdram_controller_0|m_state.000010000~DUPLICATE_q\ & 
-- (!\u0|new_sdram_controller_0|m_state.100000000~q\ & \u0|new_sdram_controller_0|refresh_request~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000000001000000010000000100000001000000010000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|new_sdram_controller_0|ALT_INV_m_state.000001000~q\,
	datab => \u0|new_sdram_controller_0|ALT_INV_m_state.000010000~DUPLICATE_q\,
	datac => \u0|new_sdram_controller_0|ALT_INV_m_state.100000000~q\,
	datad => \u0|new_sdram_controller_0|ALT_INV_refresh_request~q\,
	dataf => \u0|new_sdram_controller_0|ALT_INV_m_state.000000001~q\,
	combout => \u0|new_sdram_controller_0|Selector34~2_combout\);

-- Location: LABCELL_X29_Y6_N42
\u0|new_sdram_controller_0|Selector34~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|Selector34~3_combout\ = ( \u0|new_sdram_controller_0|Selector34~2_combout\ & ( (!\u0|new_sdram_controller_0|m_next.000000001~q\ & (\u0|new_sdram_controller_0|Selector37~3_combout\ & ((\u0|new_sdram_controller_0|init_done~q\) # 
-- (\u0|new_sdram_controller_0|m_state.000000001~q\)))) # (\u0|new_sdram_controller_0|m_next.000000001~q\ & (((\u0|new_sdram_controller_0|init_done~q\)) # (\u0|new_sdram_controller_0|m_state.000000001~q\))) ) ) # ( 
-- !\u0|new_sdram_controller_0|Selector34~2_combout\ & ( (\u0|new_sdram_controller_0|m_next.000000001~q\ & ((\u0|new_sdram_controller_0|init_done~q\) # (\u0|new_sdram_controller_0|m_state.000000001~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001010100010101000101010001010100010101001111110001010100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|new_sdram_controller_0|ALT_INV_m_next.000000001~q\,
	datab => \u0|new_sdram_controller_0|ALT_INV_m_state.000000001~q\,
	datac => \u0|new_sdram_controller_0|ALT_INV_init_done~q\,
	datad => \u0|new_sdram_controller_0|ALT_INV_Selector37~3_combout\,
	dataf => \u0|new_sdram_controller_0|ALT_INV_Selector34~2_combout\,
	combout => \u0|new_sdram_controller_0|Selector34~3_combout\);

-- Location: LABCELL_X29_Y6_N36
\u0|new_sdram_controller_0|Selector34~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|Selector34~4_combout\ = ( !\u0|new_sdram_controller_0|Selector34~0_combout\ & ( (!\u0|new_sdram_controller_0|m_state.010000000~q\ & (\u0|new_sdram_controller_0|Selector34~3_combout\ & 
-- ((!\u0|new_sdram_controller_0|m_state.100000000~q\) # (\u0|new_sdram_controller_0|Selector34~1_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010100010000000001010001000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|new_sdram_controller_0|ALT_INV_m_state.010000000~q\,
	datab => \u0|new_sdram_controller_0|ALT_INV_Selector34~1_combout\,
	datac => \u0|new_sdram_controller_0|ALT_INV_m_state.100000000~q\,
	datad => \u0|new_sdram_controller_0|ALT_INV_Selector34~3_combout\,
	dataf => \u0|new_sdram_controller_0|ALT_INV_Selector34~0_combout\,
	combout => \u0|new_sdram_controller_0|Selector34~4_combout\);

-- Location: FF_X29_Y6_N38
\u0|new_sdram_controller_0|m_next.000000001\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|Selector34~4_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|m_next.000000001~q\);

-- Location: LABCELL_X27_Y6_N33
\u0|new_sdram_controller_0|Selector25~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|Selector25~2_combout\ = ( !\u0|new_sdram_controller_0|m_state.100000000~q\ & ( \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entries[0]~DUPLICATE_q\ & ( 
-- \u0|new_sdram_controller_0|m_state.000000001~q\ ) ) ) # ( \u0|new_sdram_controller_0|m_state.100000000~q\ & ( !\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entries[0]~DUPLICATE_q\ & ( 
-- (!\u0|new_sdram_controller_0|refresh_request~q\ & (!\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entries[1]~DUPLICATE_q\ & ((\u0|new_sdram_controller_0|m_state.000000001~q\) # (\u0|new_sdram_controller_0|init_done~q\)))) 
-- ) ) ) # ( !\u0|new_sdram_controller_0|m_state.100000000~q\ & ( !\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entries[0]~DUPLICATE_q\ & ( ((\u0|new_sdram_controller_0|init_done~q\ & 
-- (!\u0|new_sdram_controller_0|refresh_request~q\ & !\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entries[1]~DUPLICATE_q\))) # (\u0|new_sdram_controller_0|m_state.000000001~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100111100001111010011000000000000001111000011110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|new_sdram_controller_0|ALT_INV_init_done~q\,
	datab => \u0|new_sdram_controller_0|ALT_INV_refresh_request~q\,
	datac => \u0|new_sdram_controller_0|ALT_INV_m_state.000000001~q\,
	datad => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entries[1]~DUPLICATE_q\,
	datae => \u0|new_sdram_controller_0|ALT_INV_m_state.100000000~q\,
	dataf => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entries[0]~DUPLICATE_q\,
	combout => \u0|new_sdram_controller_0|Selector25~2_combout\);

-- Location: MLABCELL_X28_Y6_N9
\u0|new_sdram_controller_0|Selector25~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|Selector25~3_combout\ = ( \u0|new_sdram_controller_0|Selector34~0_combout\ & ( \u0|new_sdram_controller_0|Selector25~1_combout\ ) ) # ( !\u0|new_sdram_controller_0|Selector34~0_combout\ & ( 
-- !\u0|new_sdram_controller_0|Selector25~1_combout\ $ (((!\u0|new_sdram_controller_0|Selector25~2_combout\) # (!\u0|new_sdram_controller_0|Selector29~2_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101011010010101010101101001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|new_sdram_controller_0|ALT_INV_Selector25~1_combout\,
	datac => \u0|new_sdram_controller_0|ALT_INV_Selector25~2_combout\,
	datad => \u0|new_sdram_controller_0|ALT_INV_Selector29~2_combout\,
	dataf => \u0|new_sdram_controller_0|ALT_INV_Selector34~0_combout\,
	combout => \u0|new_sdram_controller_0|Selector25~3_combout\);

-- Location: LABCELL_X29_Y6_N6
\u0|new_sdram_controller_0|Selector25~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|Selector25~4_combout\ = ( \u0|new_sdram_controller_0|m_state.000000001~q\ & ( \u0|new_sdram_controller_0|WideOr8~0_combout\ & ( ((!\u0|new_sdram_controller_0|Selector25~0_combout\) # 
-- (!\u0|new_sdram_controller_0|Selector25~3_combout\)) # (\u0|new_sdram_controller_0|m_next.000000001~q\) ) ) ) # ( !\u0|new_sdram_controller_0|m_state.000000001~q\ & ( \u0|new_sdram_controller_0|WideOr8~0_combout\ & ( 
-- (!\u0|new_sdram_controller_0|Selector25~3_combout\ & (((\u0|new_sdram_controller_0|init_done~q\)))) # (\u0|new_sdram_controller_0|Selector25~3_combout\ & (\u0|new_sdram_controller_0|m_next.000000001~q\ & 
-- (\u0|new_sdram_controller_0|Selector25~0_combout\))) ) ) ) # ( \u0|new_sdram_controller_0|m_state.000000001~q\ & ( !\u0|new_sdram_controller_0|WideOr8~0_combout\ & ( ((!\u0|new_sdram_controller_0|Selector25~0_combout\) # 
-- (!\u0|new_sdram_controller_0|Selector25~3_combout\)) # (\u0|new_sdram_controller_0|m_next.000000001~q\) ) ) ) # ( !\u0|new_sdram_controller_0|m_state.000000001~q\ & ( !\u0|new_sdram_controller_0|WideOr8~0_combout\ & ( 
-- (!\u0|new_sdram_controller_0|Selector25~3_combout\) # ((\u0|new_sdram_controller_0|m_next.000000001~q\ & \u0|new_sdram_controller_0|Selector25~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100010001111111111101110100001111000100011111111111011101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|new_sdram_controller_0|ALT_INV_m_next.000000001~q\,
	datab => \u0|new_sdram_controller_0|ALT_INV_Selector25~0_combout\,
	datac => \u0|new_sdram_controller_0|ALT_INV_init_done~q\,
	datad => \u0|new_sdram_controller_0|ALT_INV_Selector25~3_combout\,
	datae => \u0|new_sdram_controller_0|ALT_INV_m_state.000000001~q\,
	dataf => \u0|new_sdram_controller_0|ALT_INV_WideOr8~0_combout\,
	combout => \u0|new_sdram_controller_0|Selector25~4_combout\);

-- Location: FF_X29_Y6_N7
\u0|new_sdram_controller_0|m_state.000000001\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|Selector25~4_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|m_state.000000001~q\);

-- Location: LABCELL_X19_Y4_N15
\u0|new_sdram_controller_0|Selector2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|Selector2~0_combout\ = ( \u0|new_sdram_controller_0|i_cmd\(1) & ( (!\u0|new_sdram_controller_0|i_state.011~q\ & (\u0|new_sdram_controller_0|i_state.000~q\ & !\u0|new_sdram_controller_0|i_state.001~q\)) ) ) # ( 
-- !\u0|new_sdram_controller_0|i_cmd\(1) & ( (!\u0|new_sdram_controller_0|i_state.101~q\ & (!\u0|new_sdram_controller_0|i_state.011~q\ & (\u0|new_sdram_controller_0|i_state.000~q\ & !\u0|new_sdram_controller_0|i_state.001~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100000000000000011000000000000001000000000000000110000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|new_sdram_controller_0|ALT_INV_i_state.101~q\,
	datab => \u0|new_sdram_controller_0|ALT_INV_i_state.011~q\,
	datac => \u0|new_sdram_controller_0|ALT_INV_i_state.000~q\,
	datad => \u0|new_sdram_controller_0|ALT_INV_i_state.001~q\,
	datae => \u0|new_sdram_controller_0|ALT_INV_i_cmd\(1),
	combout => \u0|new_sdram_controller_0|Selector2~0_combout\);

-- Location: FF_X19_Y4_N17
\u0|new_sdram_controller_0|i_cmd[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|Selector2~0_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|i_cmd\(1));

-- Location: MLABCELL_X28_Y7_N3
\u0|new_sdram_controller_0|always5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|always5~0_combout\ = ( \u0|new_sdram_controller_0|f_pop~q\ & ( (\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|Equal1~0_combout\ & (\u0|new_sdram_controller_0|pending~2_combout\ & 
-- (\u0|new_sdram_controller_0|pending~0_combout\ & \u0|new_sdram_controller_0|pending~3_combout\))) ) ) # ( !\u0|new_sdram_controller_0|f_pop~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_Equal1~0_combout\,
	datab => \u0|new_sdram_controller_0|ALT_INV_pending~2_combout\,
	datac => \u0|new_sdram_controller_0|ALT_INV_pending~0_combout\,
	datad => \u0|new_sdram_controller_0|ALT_INV_pending~3_combout\,
	dataf => \u0|new_sdram_controller_0|ALT_INV_f_pop~q\,
	combout => \u0|new_sdram_controller_0|always5~0_combout\);

-- Location: LABCELL_X19_Y4_N48
\u0|new_sdram_controller_0|Selector22~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|Selector22~0_combout\ = ( \u0|new_sdram_controller_0|m_addr~0_combout\ & ( \u0|new_sdram_controller_0|init_done~q\ & ( (\u0|new_sdram_controller_0|m_state.000000001~q\ & \u0|new_sdram_controller_0|m_state.010000000~q\) ) ) ) # ( 
-- !\u0|new_sdram_controller_0|m_addr~0_combout\ & ( \u0|new_sdram_controller_0|init_done~q\ & ( (\u0|new_sdram_controller_0|m_state.000000001~q\ & \u0|new_sdram_controller_0|always5~0_combout\) ) ) ) # ( \u0|new_sdram_controller_0|m_addr~0_combout\ & ( 
-- !\u0|new_sdram_controller_0|init_done~q\ & ( (!\u0|new_sdram_controller_0|m_state.000000001~q\ & (\u0|new_sdram_controller_0|i_cmd\(1))) # (\u0|new_sdram_controller_0|m_state.000000001~q\ & ((\u0|new_sdram_controller_0|m_state.010000000~q\))) ) ) ) # ( 
-- !\u0|new_sdram_controller_0|m_addr~0_combout\ & ( !\u0|new_sdram_controller_0|init_done~q\ & ( (\u0|new_sdram_controller_0|always5~0_combout\ & ((\u0|new_sdram_controller_0|i_cmd\(1)) # (\u0|new_sdram_controller_0|m_state.000000001~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000011100000111001000100111011100000101000001010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|new_sdram_controller_0|ALT_INV_m_state.000000001~q\,
	datab => \u0|new_sdram_controller_0|ALT_INV_i_cmd\(1),
	datac => \u0|new_sdram_controller_0|ALT_INV_always5~0_combout\,
	datad => \u0|new_sdram_controller_0|ALT_INV_m_state.010000000~q\,
	datae => \u0|new_sdram_controller_0|ALT_INV_m_addr~0_combout\,
	dataf => \u0|new_sdram_controller_0|ALT_INV_init_done~q\,
	combout => \u0|new_sdram_controller_0|Selector22~0_combout\);

-- Location: FF_X19_Y4_N50
\u0|new_sdram_controller_0|m_cmd[1]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|Selector22~0_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|m_cmd[1]~_Duplicate_1_q\);

-- Location: LABCELL_X19_Y4_N24
\u0|new_sdram_controller_0|Selector3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|Selector3~0_combout\ = ( !\u0|new_sdram_controller_0|i_state.011~q\ & ( (\u0|new_sdram_controller_0|i_state.000~q\ & (!\u0|new_sdram_controller_0|i_state.010~DUPLICATE_q\ & ((!\u0|new_sdram_controller_0|i_state.101~q\) # 
-- (\u0|new_sdram_controller_0|i_cmd\(0))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010000000110000001000000011000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|new_sdram_controller_0|ALT_INV_i_state.101~q\,
	datab => \u0|new_sdram_controller_0|ALT_INV_i_state.000~q\,
	datac => \u0|new_sdram_controller_0|ALT_INV_i_state.010~DUPLICATE_q\,
	datad => \u0|new_sdram_controller_0|ALT_INV_i_cmd\(0),
	dataf => \u0|new_sdram_controller_0|ALT_INV_i_state.011~q\,
	combout => \u0|new_sdram_controller_0|Selector3~0_combout\);

-- Location: FF_X19_Y4_N26
\u0|new_sdram_controller_0|i_cmd[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|Selector3~0_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|i_cmd\(0));

-- Location: LABCELL_X19_Y4_N0
\u0|new_sdram_controller_0|Selector23~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|Selector23~0_combout\ = ( \u0|new_sdram_controller_0|m_state.001000000~q\ & ( \u0|new_sdram_controller_0|init_done~q\ & ( (\u0|new_sdram_controller_0|m_state.000000001~q\ & 
-- ((!\u0|new_sdram_controller_0|m_state.000010000~DUPLICATE_q\) # (\u0|new_sdram_controller_0|always5~0_combout\))) ) ) ) # ( !\u0|new_sdram_controller_0|m_state.001000000~q\ & ( \u0|new_sdram_controller_0|init_done~q\ & ( 
-- (\u0|new_sdram_controller_0|m_state.000010000~DUPLICATE_q\ & (\u0|new_sdram_controller_0|always5~0_combout\ & \u0|new_sdram_controller_0|m_state.000000001~q\)) ) ) ) # ( \u0|new_sdram_controller_0|m_state.001000000~q\ & ( 
-- !\u0|new_sdram_controller_0|init_done~q\ & ( (!\u0|new_sdram_controller_0|i_cmd\(0) & (\u0|new_sdram_controller_0|m_state.000000001~q\ & ((!\u0|new_sdram_controller_0|m_state.000010000~DUPLICATE_q\) # (\u0|new_sdram_controller_0|always5~0_combout\)))) # 
-- (\u0|new_sdram_controller_0|i_cmd\(0) & ((!\u0|new_sdram_controller_0|m_state.000010000~DUPLICATE_q\) # ((\u0|new_sdram_controller_0|always5~0_combout\)))) ) ) ) # ( !\u0|new_sdram_controller_0|m_state.001000000~q\ & ( 
-- !\u0|new_sdram_controller_0|init_done~q\ & ( (!\u0|new_sdram_controller_0|m_state.000010000~DUPLICATE_q\ & (\u0|new_sdram_controller_0|i_cmd\(0) & ((!\u0|new_sdram_controller_0|m_state.000000001~q\)))) # 
-- (\u0|new_sdram_controller_0|m_state.000010000~DUPLICATE_q\ & (\u0|new_sdram_controller_0|always5~0_combout\ & ((\u0|new_sdram_controller_0|m_state.000000001~q\) # (\u0|new_sdram_controller_0|i_cmd\(0))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010100000011010001011100111100000000000000110000000011001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|new_sdram_controller_0|ALT_INV_i_cmd\(0),
	datab => \u0|new_sdram_controller_0|ALT_INV_m_state.000010000~DUPLICATE_q\,
	datac => \u0|new_sdram_controller_0|ALT_INV_always5~0_combout\,
	datad => \u0|new_sdram_controller_0|ALT_INV_m_state.000000001~q\,
	datae => \u0|new_sdram_controller_0|ALT_INV_m_state.001000000~q\,
	dataf => \u0|new_sdram_controller_0|ALT_INV_init_done~q\,
	combout => \u0|new_sdram_controller_0|Selector23~0_combout\);

-- Location: FF_X19_Y4_N2
\u0|new_sdram_controller_0|m_cmd[0]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|Selector23~0_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|m_cmd[0]~_Duplicate_1_q\);

-- Location: LABCELL_X19_Y4_N30
\u0|new_sdram_controller_0|Selector1~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|Selector1~0_combout\ = ( !\u0|new_sdram_controller_0|i_state.011~q\ & ( (\u0|new_sdram_controller_0|i_state.000~q\ & ((!\u0|new_sdram_controller_0|i_state.101~q\) # (\u0|new_sdram_controller_0|i_cmd\(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000110011001000100011001100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|new_sdram_controller_0|ALT_INV_i_state.101~q\,
	datab => \u0|new_sdram_controller_0|ALT_INV_i_state.000~q\,
	datad => \u0|new_sdram_controller_0|ALT_INV_i_cmd\(2),
	dataf => \u0|new_sdram_controller_0|ALT_INV_i_state.011~q\,
	combout => \u0|new_sdram_controller_0|Selector1~0_combout\);

-- Location: FF_X19_Y4_N32
\u0|new_sdram_controller_0|i_cmd[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|Selector1~0_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|i_cmd\(2));

-- Location: LABCELL_X19_Y4_N42
\u0|new_sdram_controller_0|Selector21~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|Selector21~0_combout\ = ( \u0|new_sdram_controller_0|init_done~q\ & ( (!\u0|new_sdram_controller_0|WideOr8~0_combout\ & \u0|new_sdram_controller_0|m_state.000000001~q\) ) ) # ( !\u0|new_sdram_controller_0|init_done~q\ & ( 
-- (!\u0|new_sdram_controller_0|m_state.000000001~q\ & (\u0|new_sdram_controller_0|i_cmd\(2))) # (\u0|new_sdram_controller_0|m_state.000000001~q\ & ((!\u0|new_sdram_controller_0|WideOr8~0_combout\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001111110000001100111111000000000000111100000000000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|new_sdram_controller_0|ALT_INV_i_cmd\(2),
	datac => \u0|new_sdram_controller_0|ALT_INV_WideOr8~0_combout\,
	datad => \u0|new_sdram_controller_0|ALT_INV_m_state.000000001~q\,
	dataf => \u0|new_sdram_controller_0|ALT_INV_init_done~q\,
	combout => \u0|new_sdram_controller_0|Selector21~0_combout\);

-- Location: FF_X19_Y4_N44
\u0|new_sdram_controller_0|m_cmd[2]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|Selector21~0_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|m_cmd[2]~_Duplicate_1_q\);

-- Location: LABCELL_X19_Y4_N45
\u0|new_sdram_controller_0|Equal4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|Equal4~0_combout\ = ( !\u0|new_sdram_controller_0|m_cmd[2]~_Duplicate_1_q\ & ( (\u0|new_sdram_controller_0|m_cmd[1]~_Duplicate_1_q\ & !\u0|new_sdram_controller_0|m_cmd[0]~_Duplicate_1_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000010101010000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|new_sdram_controller_0|ALT_INV_m_cmd[1]~_Duplicate_1_q\,
	datad => \u0|new_sdram_controller_0|ALT_INV_m_cmd[0]~_Duplicate_1_q\,
	dataf => \u0|new_sdram_controller_0|ALT_INV_m_cmd[2]~_Duplicate_1_q\,
	combout => \u0|new_sdram_controller_0|Equal4~0_combout\);

-- Location: FF_X19_Y4_N47
\u0|new_sdram_controller_0|rd_valid[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|Equal4~0_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|rd_valid\(0));

-- Location: LABCELL_X19_Y4_N54
\u0|new_sdram_controller_0|rd_valid[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|rd_valid[1]~feeder_combout\ = \u0|new_sdram_controller_0|rd_valid\(0)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|new_sdram_controller_0|ALT_INV_rd_valid\(0),
	combout => \u0|new_sdram_controller_0|rd_valid[1]~feeder_combout\);

-- Location: FF_X19_Y4_N55
\u0|new_sdram_controller_0|rd_valid[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|rd_valid[1]~feeder_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|rd_valid\(1));

-- Location: FF_X19_Y4_N56
\u0|new_sdram_controller_0|rd_valid[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => \u0|new_sdram_controller_0|rd_valid\(1),
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|rd_valid\(2));

-- Location: FF_X30_Y16_N31
\u0|new_sdram_controller_0|za_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => \u0|new_sdram_controller_0|rd_valid\(2),
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|za_valid~q\);

-- Location: LABCELL_X30_Y16_N30
\RAMADDR1[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAMADDR1[1]~1_combout\ = ( \u0|new_sdram_controller_0|za_valid~q\ & ( \BUFF_CTRL.ST1~q\ & ( ((!\KEY[1]~input_o\) # (BT656_ENDFRAME(2))) # (\BUFF_CTRL.ST2~q\) ) ) ) # ( !\u0|new_sdram_controller_0|za_valid~q\ & ( \BUFF_CTRL.ST1~q\ & ( (!\KEY[1]~input_o\) 
-- # (BT656_ENDFRAME(2)) ) ) ) # ( \u0|new_sdram_controller_0|za_valid~q\ & ( !\BUFF_CTRL.ST1~q\ & ( \BUFF_CTRL.ST2~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000010101010101010111001111110011111101111111011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_BUFF_CTRL.ST2~q\,
	datab => \ALT_INV_KEY[1]~input_o\,
	datac => ALT_INV_BT656_ENDFRAME(2),
	datae => \u0|new_sdram_controller_0|ALT_INV_za_valid~q\,
	dataf => \ALT_INV_BUFF_CTRL.ST1~q\,
	combout => \RAMADDR1[1]~1_combout\);

-- Location: FF_X27_Y28_N32
\RAMADDR1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Add10~1_sumout\,
	sclr => \RAMADDR1[1]~0_combout\,
	ena => \RAMADDR1[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => RAMADDR1(0));

-- Location: LABCELL_X27_Y28_N33
\Add10~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add10~5_sumout\ = SUM(( RAMADDR1(1) ) + ( GND ) + ( \Add10~2\ ))
-- \Add10~6\ = CARRY(( RAMADDR1(1) ) + ( GND ) + ( \Add10~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_RAMADDR1(1),
	cin => \Add10~2\,
	sumout => \Add10~5_sumout\,
	cout => \Add10~6\);

-- Location: FF_X27_Y28_N35
\RAMADDR1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Add10~5_sumout\,
	sclr => \RAMADDR1[1]~0_combout\,
	ena => \RAMADDR1[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => RAMADDR1(1));

-- Location: LABCELL_X27_Y28_N36
\Add10~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add10~9_sumout\ = SUM(( RAMADDR1(2) ) + ( GND ) + ( \Add10~6\ ))
-- \Add10~10\ = CARRY(( RAMADDR1(2) ) + ( GND ) + ( \Add10~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_RAMADDR1(2),
	cin => \Add10~6\,
	sumout => \Add10~9_sumout\,
	cout => \Add10~10\);

-- Location: FF_X27_Y28_N38
\RAMADDR1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Add10~9_sumout\,
	sclr => \RAMADDR1[1]~0_combout\,
	ena => \RAMADDR1[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => RAMADDR1(2));

-- Location: LABCELL_X27_Y28_N39
\Add10~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add10~13_sumout\ = SUM(( RAMADDR1(3) ) + ( GND ) + ( \Add10~10\ ))
-- \Add10~14\ = CARRY(( RAMADDR1(3) ) + ( GND ) + ( \Add10~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_RAMADDR1(3),
	cin => \Add10~10\,
	sumout => \Add10~13_sumout\,
	cout => \Add10~14\);

-- Location: FF_X27_Y28_N41
\RAMADDR1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Add10~13_sumout\,
	sclr => \RAMADDR1[1]~0_combout\,
	ena => \RAMADDR1[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => RAMADDR1(3));

-- Location: LABCELL_X27_Y28_N42
\Add10~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add10~17_sumout\ = SUM(( RAMADDR1(4) ) + ( GND ) + ( \Add10~14\ ))
-- \Add10~18\ = CARRY(( RAMADDR1(4) ) + ( GND ) + ( \Add10~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_RAMADDR1(4),
	cin => \Add10~14\,
	sumout => \Add10~17_sumout\,
	cout => \Add10~18\);

-- Location: FF_X27_Y28_N44
\RAMADDR1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Add10~17_sumout\,
	sclr => \RAMADDR1[1]~0_combout\,
	ena => \RAMADDR1[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => RAMADDR1(4));

-- Location: LABCELL_X27_Y28_N45
\Add10~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add10~21_sumout\ = SUM(( RAMADDR1(5) ) + ( GND ) + ( \Add10~18\ ))
-- \Add10~22\ = CARRY(( RAMADDR1(5) ) + ( GND ) + ( \Add10~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_RAMADDR1(5),
	cin => \Add10~18\,
	sumout => \Add10~21_sumout\,
	cout => \Add10~22\);

-- Location: FF_X27_Y28_N47
\RAMADDR1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Add10~21_sumout\,
	sclr => \RAMADDR1[1]~0_combout\,
	ena => \RAMADDR1[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => RAMADDR1(5));

-- Location: LABCELL_X27_Y28_N48
\Add10~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add10~25_sumout\ = SUM(( RAMADDR1(6) ) + ( GND ) + ( \Add10~22\ ))
-- \Add10~26\ = CARRY(( RAMADDR1(6) ) + ( GND ) + ( \Add10~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_RAMADDR1(6),
	cin => \Add10~22\,
	sumout => \Add10~25_sumout\,
	cout => \Add10~26\);

-- Location: FF_X27_Y28_N50
\RAMADDR1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Add10~25_sumout\,
	sclr => \RAMADDR1[1]~0_combout\,
	ena => \RAMADDR1[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => RAMADDR1(6));

-- Location: LABCELL_X27_Y28_N51
\Add10~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add10~29_sumout\ = SUM(( RAMADDR1(7) ) + ( GND ) + ( \Add10~26\ ))
-- \Add10~30\ = CARRY(( RAMADDR1(7) ) + ( GND ) + ( \Add10~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_RAMADDR1(7),
	cin => \Add10~26\,
	sumout => \Add10~29_sumout\,
	cout => \Add10~30\);

-- Location: FF_X27_Y28_N53
\RAMADDR1[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Add10~29_sumout\,
	sclr => \RAMADDR1[1]~0_combout\,
	ena => \RAMADDR1[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => RAMADDR1(7));

-- Location: LABCELL_X27_Y28_N54
\Add10~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add10~33_sumout\ = SUM(( RAMADDR1(8) ) + ( GND ) + ( \Add10~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_RAMADDR1(8),
	cin => \Add10~30\,
	sumout => \Add10~33_sumout\);

-- Location: FF_X27_Y28_N56
\RAMADDR1[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Add10~33_sumout\,
	sclr => \RAMADDR1[1]~0_combout\,
	ena => \RAMADDR1[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => RAMADDR1(8));

-- Location: FF_X28_Y30_N19
\RAMADDR1GR[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => RAMADDR1(8),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => RAMADDR1GR(8));

-- Location: MLABCELL_X28_Y30_N54
\RAMADDR1GR_sync0[8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAMADDR1GR_sync0[8]~feeder_combout\ = ( RAMADDR1GR(8) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_RAMADDR1GR(8),
	combout => \RAMADDR1GR_sync0[8]~feeder_combout\);

-- Location: FF_X28_Y30_N56
\RAMADDR1GR_sync0[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \RAMADDR1GR_sync0[8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => RAMADDR1GR_sync0(8));

-- Location: MLABCELL_X28_Y30_N45
\RAMADDR1GR_sync1[8]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAMADDR1GR_sync1[8]~feeder_combout\ = RAMADDR1GR_sync0(8)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_RAMADDR1GR_sync0(8),
	combout => \RAMADDR1GR_sync1[8]~feeder_combout\);

-- Location: FF_X28_Y30_N46
\RAMADDR1GR_sync1[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \RAMADDR1GR_sync1[8]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => RAMADDR1GR_sync1(8));

-- Location: MLABCELL_X28_Y30_N21
\gray~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \gray~2_combout\ = ( !RAMADDR1(6) & ( RAMADDR1(5) ) ) # ( RAMADDR1(6) & ( !RAMADDR1(5) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111111111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => ALT_INV_RAMADDR1(6),
	dataf => ALT_INV_RAMADDR1(5),
	combout => \gray~2_combout\);

-- Location: FF_X28_Y30_N23
\RAMADDR1GR[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \gray~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => RAMADDR1GR(5));

-- Location: MLABCELL_X28_Y30_N57
\RAMADDR1GR_sync0[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAMADDR1GR_sync0[5]~feeder_combout\ = ( RAMADDR1GR(5) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_RAMADDR1GR(5),
	combout => \RAMADDR1GR_sync0[5]~feeder_combout\);

-- Location: FF_X28_Y30_N59
\RAMADDR1GR_sync0[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \RAMADDR1GR_sync0[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => RAMADDR1GR_sync0(5));

-- Location: MLABCELL_X28_Y30_N36
\RAMADDR1GR_sync1[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAMADDR1GR_sync1[5]~feeder_combout\ = RAMADDR1GR_sync0(5)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_RAMADDR1GR_sync0(5),
	combout => \RAMADDR1GR_sync1[5]~feeder_combout\);

-- Location: FF_X28_Y30_N37
\RAMADDR1GR_sync1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \RAMADDR1GR_sync1[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => RAMADDR1GR_sync1(5));

-- Location: MLABCELL_X28_Y30_N6
\gray~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \gray~0_combout\ = !RAMADDR1(7) $ (!RAMADDR1(8))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110000111100001111000011110000111100001111000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_RAMADDR1(7),
	datac => ALT_INV_RAMADDR1(8),
	combout => \gray~0_combout\);

-- Location: FF_X28_Y30_N8
\RAMADDR1GR[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \gray~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => RAMADDR1GR(7));

-- Location: FF_X28_Y30_N26
\RAMADDR1GR_sync0[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => RAMADDR1GR(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => RAMADDR1GR_sync0(7));

-- Location: MLABCELL_X28_Y30_N3
\RAMADDR1GR_sync1[7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAMADDR1GR_sync1[7]~feeder_combout\ = RAMADDR1GR_sync0(7)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_RAMADDR1GR_sync0(7),
	combout => \RAMADDR1GR_sync1[7]~feeder_combout\);

-- Location: FF_X28_Y30_N4
\RAMADDR1GR_sync1[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \RAMADDR1GR_sync1[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => RAMADDR1GR_sync1(7));

-- Location: MLABCELL_X28_Y30_N9
\gray~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \gray~1_combout\ = !RAMADDR1(7) $ (!RAMADDR1(6))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110000111100001111000011110000111100001111000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_RAMADDR1(7),
	datac => ALT_INV_RAMADDR1(6),
	combout => \gray~1_combout\);

-- Location: FF_X28_Y30_N10
\RAMADDR1GR[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \gray~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => RAMADDR1GR(6));

-- Location: MLABCELL_X28_Y30_N12
\RAMADDR1GR_sync0[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAMADDR1GR_sync0[6]~feeder_combout\ = ( RAMADDR1GR(6) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_RAMADDR1GR(6),
	combout => \RAMADDR1GR_sync0[6]~feeder_combout\);

-- Location: FF_X28_Y30_N14
\RAMADDR1GR_sync0[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \RAMADDR1GR_sync0[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => RAMADDR1GR_sync0(6));

-- Location: MLABCELL_X28_Y30_N15
\RAMADDR1GR_sync1[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAMADDR1GR_sync1[6]~feeder_combout\ = RAMADDR1GR_sync0(6)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_RAMADDR1GR_sync0(6),
	combout => \RAMADDR1GR_sync1[6]~feeder_combout\);

-- Location: FF_X28_Y30_N16
\RAMADDR1GR_sync1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \RAMADDR1GR_sync1[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => RAMADDR1GR_sync1(6));

-- Location: MLABCELL_X28_Y37_N9
\binary~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \binary~7_combout\ = ( RAMADDR1GR_sync1(6) & ( !RAMADDR1GR_sync1(8) $ (!RAMADDR1GR_sync1(5) $ (!RAMADDR1GR_sync1(7))) ) ) # ( !RAMADDR1GR_sync1(6) & ( !RAMADDR1GR_sync1(8) $ (!RAMADDR1GR_sync1(5) $ (RAMADDR1GR_sync1(7))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101010100101010110101010010110100101010110101010010101011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_RAMADDR1GR_sync1(8),
	datac => ALT_INV_RAMADDR1GR_sync1(5),
	datad => ALT_INV_RAMADDR1GR_sync1(7),
	dataf => ALT_INV_RAMADDR1GR_sync1(6),
	combout => \binary~7_combout\);

-- Location: FF_X28_Y37_N10
\RAMADDR1_bin[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \binary~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => RAMADDR1_bin(5));

-- Location: MLABCELL_X28_Y30_N30
\gray~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \gray~3_combout\ = ( RAMADDR1(5) & ( !RAMADDR1(4) ) ) # ( !RAMADDR1(5) & ( RAMADDR1(4) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_RAMADDR1(4),
	dataf => ALT_INV_RAMADDR1(5),
	combout => \gray~3_combout\);

-- Location: FF_X28_Y30_N32
\RAMADDR1GR[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \gray~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => RAMADDR1GR(4));

-- Location: MLABCELL_X28_Y30_N51
\RAMADDR1GR_sync0[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAMADDR1GR_sync0[4]~feeder_combout\ = ( RAMADDR1GR(4) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_RAMADDR1GR(4),
	combout => \RAMADDR1GR_sync0[4]~feeder_combout\);

-- Location: FF_X28_Y30_N52
\RAMADDR1GR_sync0[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \RAMADDR1GR_sync0[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => RAMADDR1GR_sync0(4));

-- Location: MLABCELL_X28_Y31_N15
\RAMADDR1GR_sync1[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAMADDR1GR_sync1[4]~feeder_combout\ = ( RAMADDR1GR_sync0(4) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_RAMADDR1GR_sync0(4),
	combout => \RAMADDR1GR_sync1[4]~feeder_combout\);

-- Location: FF_X28_Y31_N16
\RAMADDR1GR_sync1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \RAMADDR1GR_sync1[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => RAMADDR1GR_sync1(4));

-- Location: MLABCELL_X28_Y37_N6
\binary~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \binary~6_combout\ = ( RAMADDR1GR_sync1(6) & ( !RAMADDR1GR_sync1(8) $ (!RAMADDR1GR_sync1(5) $ (!RAMADDR1GR_sync1(4) $ (RAMADDR1GR_sync1(7)))) ) ) # ( !RAMADDR1GR_sync1(6) & ( !RAMADDR1GR_sync1(8) $ (!RAMADDR1GR_sync1(5) $ (!RAMADDR1GR_sync1(4) $ 
-- (!RAMADDR1GR_sync1(7)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100110010110011010011001011010010110011010011001011001101001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_RAMADDR1GR_sync1(8),
	datab => ALT_INV_RAMADDR1GR_sync1(5),
	datac => ALT_INV_RAMADDR1GR_sync1(4),
	datad => ALT_INV_RAMADDR1GR_sync1(7),
	dataf => ALT_INV_RAMADDR1GR_sync1(6),
	combout => \binary~6_combout\);

-- Location: FF_X28_Y37_N8
\RAMADDR1_bin[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \binary~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => RAMADDR1_bin(4));

-- Location: MLABCELL_X28_Y30_N33
\gray~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \gray~4_combout\ = ( RAMADDR1(3) & ( !RAMADDR1(4) ) ) # ( !RAMADDR1(3) & ( RAMADDR1(4) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_RAMADDR1(4),
	dataf => ALT_INV_RAMADDR1(3),
	combout => \gray~4_combout\);

-- Location: FF_X28_Y30_N35
\RAMADDR1GR[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \gray~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => RAMADDR1GR(3));

-- Location: MLABCELL_X28_Y30_N39
\RAMADDR1GR_sync0[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAMADDR1GR_sync0[3]~feeder_combout\ = ( RAMADDR1GR(3) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_RAMADDR1GR(3),
	combout => \RAMADDR1GR_sync0[3]~feeder_combout\);

-- Location: FF_X28_Y30_N41
\RAMADDR1GR_sync0[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \RAMADDR1GR_sync0[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => RAMADDR1GR_sync0(3));

-- Location: FF_X28_Y37_N35
\RAMADDR1GR_sync1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => RAMADDR1GR_sync0(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => RAMADDR1GR_sync1(3));

-- Location: MLABCELL_X28_Y37_N0
\binary~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \binary~2_combout\ = ( RAMADDR1GR_sync1(7) & ( RAMADDR1GR_sync1(6) & ( !RAMADDR1GR_sync1(4) $ (!RAMADDR1GR_sync1(5) $ (!RAMADDR1GR_sync1(3) $ (!RAMADDR1GR_sync1(8)))) ) ) ) # ( !RAMADDR1GR_sync1(7) & ( RAMADDR1GR_sync1(6) & ( !RAMADDR1GR_sync1(4) $ 
-- (!RAMADDR1GR_sync1(5) $ (!RAMADDR1GR_sync1(3) $ (RAMADDR1GR_sync1(8)))) ) ) ) # ( RAMADDR1GR_sync1(7) & ( !RAMADDR1GR_sync1(6) & ( !RAMADDR1GR_sync1(4) $ (!RAMADDR1GR_sync1(5) $ (!RAMADDR1GR_sync1(3) $ (RAMADDR1GR_sync1(8)))) ) ) ) # ( 
-- !RAMADDR1GR_sync1(7) & ( !RAMADDR1GR_sync1(6) & ( !RAMADDR1GR_sync1(4) $ (!RAMADDR1GR_sync1(5) $ (!RAMADDR1GR_sync1(3) $ (!RAMADDR1GR_sync1(8)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100110010110100101100110100110010110011010010110100110010110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_RAMADDR1GR_sync1(4),
	datab => ALT_INV_RAMADDR1GR_sync1(5),
	datac => ALT_INV_RAMADDR1GR_sync1(3),
	datad => ALT_INV_RAMADDR1GR_sync1(8),
	datae => ALT_INV_RAMADDR1GR_sync1(7),
	dataf => ALT_INV_RAMADDR1GR_sync1(6),
	combout => \binary~2_combout\);

-- Location: FF_X28_Y37_N20
\RAMADDR1_bin[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \binary~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => RAMADDR1_bin(3));

-- Location: MLABCELL_X28_Y37_N36
\Equal3~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal3~2_combout\ = ( RAMADDR2(4) & ( RAMADDR1_bin(3) & ( (RAMADDR2(3) & (RAMADDR1_bin(4) & (!RAMADDR2(5) $ (RAMADDR1_bin(5))))) ) ) ) # ( !RAMADDR2(4) & ( RAMADDR1_bin(3) & ( (RAMADDR2(3) & (!RAMADDR1_bin(4) & (!RAMADDR2(5) $ (RAMADDR1_bin(5))))) ) ) ) 
-- # ( RAMADDR2(4) & ( !RAMADDR1_bin(3) & ( (!RAMADDR2(3) & (RAMADDR1_bin(4) & (!RAMADDR2(5) $ (RAMADDR1_bin(5))))) ) ) ) # ( !RAMADDR2(4) & ( !RAMADDR1_bin(3) & ( (!RAMADDR2(3) & (!RAMADDR1_bin(4) & (!RAMADDR2(5) $ (RAMADDR1_bin(5))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000010000000000000000001000010000100001000000000000000000100001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_RAMADDR2(5),
	datab => ALT_INV_RAMADDR2(3),
	datac => ALT_INV_RAMADDR1_bin(5),
	datad => ALT_INV_RAMADDR1_bin(4),
	datae => ALT_INV_RAMADDR2(4),
	dataf => ALT_INV_RAMADDR1_bin(3),
	combout => \Equal3~2_combout\);

-- Location: LABCELL_X27_Y28_N3
\gray~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \gray~5_combout\ = !RAMADDR1(2) $ (!RAMADDR1(3))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110011001100110011001100110011001100110011001100110011001100110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_RAMADDR1(2),
	datab => ALT_INV_RAMADDR1(3),
	combout => \gray~5_combout\);

-- Location: FF_X27_Y28_N5
\RAMADDR1GR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \gray~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => RAMADDR1GR(2));

-- Location: LABCELL_X27_Y28_N27
\RAMADDR1GR_sync0[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAMADDR1GR_sync0[2]~feeder_combout\ = ( RAMADDR1GR(2) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_RAMADDR1GR(2),
	combout => \RAMADDR1GR_sync0[2]~feeder_combout\);

-- Location: FF_X27_Y28_N28
\RAMADDR1GR_sync0[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \RAMADDR1GR_sync0[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => RAMADDR1GR_sync0(2));

-- Location: MLABCELL_X28_Y37_N21
\RAMADDR1GR_sync1[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAMADDR1GR_sync1[2]~feeder_combout\ = ( RAMADDR1GR_sync0(2) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_RAMADDR1GR_sync0(2),
	combout => \RAMADDR1GR_sync1[2]~feeder_combout\);

-- Location: FF_X28_Y37_N23
\RAMADDR1GR_sync1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \RAMADDR1GR_sync1[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => RAMADDR1GR_sync1(2));

-- Location: LABCELL_X27_Y28_N0
\gray~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \gray~6_combout\ = !RAMADDR1(2) $ (!RAMADDR1(1))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010110101010010101011010101001010101101010100101010110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_RAMADDR1(2),
	datad => ALT_INV_RAMADDR1(1),
	combout => \gray~6_combout\);

-- Location: FF_X27_Y28_N1
\RAMADDR1GR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \gray~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => RAMADDR1GR(1));

-- Location: LABCELL_X27_Y28_N6
\RAMADDR1GR_sync0[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAMADDR1GR_sync0[1]~feeder_combout\ = ( RAMADDR1GR(1) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_RAMADDR1GR(1),
	combout => \RAMADDR1GR_sync0[1]~feeder_combout\);

-- Location: FF_X27_Y28_N7
\RAMADDR1GR_sync0[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \RAMADDR1GR_sync0[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => RAMADDR1GR_sync0(1));

-- Location: FF_X27_Y28_N8
\RAMADDR1GR_sync1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => RAMADDR1GR_sync0(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => RAMADDR1GR_sync1(1));

-- Location: MLABCELL_X28_Y37_N54
\binary~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \binary~4_combout\ = ( RAMADDR1GR_sync1(1) & ( !RAMADDR1GR_sync1(2) $ (\binary~2_combout\) ) ) # ( !RAMADDR1GR_sync1(1) & ( !RAMADDR1GR_sync1(2) $ (!\binary~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101001011010010110100101101010100101101001011010010110100101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_RAMADDR1GR_sync1(2),
	datac => \ALT_INV_binary~2_combout\,
	dataf => ALT_INV_RAMADDR1GR_sync1(1),
	combout => \binary~4_combout\);

-- Location: FF_X28_Y37_N55
\RAMADDR1_bin[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \binary~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => RAMADDR1_bin(1));

-- Location: LABCELL_X27_Y28_N15
\gray~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \gray~7_combout\ = !RAMADDR1(0) $ (!RAMADDR1(1))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000000001111111100000000111111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_RAMADDR1(0),
	datad => ALT_INV_RAMADDR1(1),
	combout => \gray~7_combout\);

-- Location: FF_X27_Y28_N16
\RAMADDR1GR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \gray~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => RAMADDR1GR(0));

-- Location: FF_X27_Y28_N23
\RAMADDR1GR_sync0[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => RAMADDR1GR(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => RAMADDR1GR_sync0(0));

-- Location: LABCELL_X27_Y28_N24
\RAMADDR1GR_sync1[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAMADDR1GR_sync1[0]~feeder_combout\ = RAMADDR1GR_sync0(0)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_RAMADDR1GR_sync0(0),
	combout => \RAMADDR1GR_sync1[0]~feeder_combout\);

-- Location: FF_X27_Y28_N25
\RAMADDR1GR_sync1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \RAMADDR1GR_sync1[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => RAMADDR1GR_sync1(0));

-- Location: MLABCELL_X28_Y37_N27
\binary~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \binary~3_combout\ = ( RAMADDR1GR_sync1(1) & ( !RAMADDR1GR_sync1(2) $ (!RAMADDR1GR_sync1(0) $ (!\binary~2_combout\)) ) ) # ( !RAMADDR1GR_sync1(1) & ( !RAMADDR1GR_sync1(2) $ (!RAMADDR1GR_sync1(0) $ (\binary~2_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101010100101010110101010010110100101010110101010010101011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_RAMADDR1GR_sync1(2),
	datac => ALT_INV_RAMADDR1GR_sync1(0),
	datad => \ALT_INV_binary~2_combout\,
	dataf => ALT_INV_RAMADDR1GR_sync1(1),
	combout => \binary~3_combout\);

-- Location: FF_X28_Y37_N28
\RAMADDR1_bin[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \binary~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => RAMADDR1_bin(0));

-- Location: MLABCELL_X28_Y37_N15
\binary~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \binary~5_combout\ = !RAMADDR1GR_sync1(2) $ (!\binary~2_combout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010110101010010101011010101001010101101010100101010110101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_RAMADDR1GR_sync1(2),
	datad => \ALT_INV_binary~2_combout\,
	combout => \binary~5_combout\);

-- Location: FF_X28_Y37_N17
\RAMADDR1_bin[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \binary~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => RAMADDR1_bin(2));

-- Location: MLABCELL_X28_Y37_N42
\Equal3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal3~1_combout\ = ( RAMADDR2(2) & ( RAMADDR1_bin(2) & ( (!RAMADDR2(0) & (!RAMADDR1_bin(0) & (!RAMADDR1_bin(1) $ (RAMADDR2(1))))) # (RAMADDR2(0) & (RAMADDR1_bin(0) & (!RAMADDR1_bin(1) $ (RAMADDR2(1))))) ) ) ) # ( !RAMADDR2(2) & ( !RAMADDR1_bin(2) & ( 
-- (!RAMADDR2(0) & (!RAMADDR1_bin(0) & (!RAMADDR1_bin(1) $ (RAMADDR2(1))))) # (RAMADDR2(0) & (RAMADDR1_bin(0) & (!RAMADDR1_bin(1) $ (RAMADDR2(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000001001000001000000000000000000000000000000001000001001000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_RAMADDR2(0),
	datab => ALT_INV_RAMADDR1_bin(1),
	datac => ALT_INV_RAMADDR2(1),
	datad => ALT_INV_RAMADDR1_bin(0),
	datae => ALT_INV_RAMADDR2(2),
	dataf => ALT_INV_RAMADDR1_bin(2),
	combout => \Equal3~1_combout\);

-- Location: LABCELL_X29_Y25_N30
\u1|ACTVID~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u1|ACTVID~1_combout\ = ( \u1|Ypos\(2) & ( \u1|Ypos\(1) & ( (\u1|Ypos\(9) & \u1|Ypos\(6)) ) ) ) # ( !\u1|Ypos\(2) & ( \u1|Ypos\(1) & ( (\u1|Ypos\(9) & \u1|Ypos\(6)) ) ) ) # ( \u1|Ypos\(2) & ( !\u1|Ypos\(1) & ( (\u1|Ypos\(9) & \u1|Ypos\(6)) ) ) ) # ( 
-- !\u1|Ypos\(2) & ( !\u1|Ypos\(1) & ( (\u1|Ypos\(9) & (\u1|Ypos\(6) & ((\u1|Ypos\(3)) # (\u1|Ypos\(5))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000111000000000000111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ALT_INV_Ypos\(5),
	datab => \u1|ALT_INV_Ypos\(3),
	datac => \u1|ALT_INV_Ypos\(9),
	datad => \u1|ALT_INV_Ypos\(6),
	datae => \u1|ALT_INV_Ypos\(2),
	dataf => \u1|ALT_INV_Ypos\(1),
	combout => \u1|ACTVID~1_combout\);

-- Location: LABCELL_X30_Y27_N57
\u1|Equal3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u1|Equal3~1_combout\ = ( !\u1|Xpos\(4) & ( (\u1|Xpos\(6) & (\u1|Xpos\(7) & (!\u1|Xpos\(10) & \u1|Xpos\(9)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000010000000000000001000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ALT_INV_Xpos\(6),
	datab => \u1|ALT_INV_Xpos\(7),
	datac => \u1|ALT_INV_Xpos\(10),
	datad => \u1|ALT_INV_Xpos\(9),
	dataf => \u1|ALT_INV_Xpos\(4),
	combout => \u1|Equal3~1_combout\);

-- Location: FF_X30_Y27_N25
\u1|Xpos[8]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \u1|Add0~9_sumout\,
	sclr => \u1|LessThan0~1_combout\,
	ena => \u1|Xpos[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|Xpos[8]~DUPLICATE_q\);

-- Location: LABCELL_X30_Y27_N51
\u1|Equal3~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u1|Equal3~2_combout\ = ( !\u1|Xpos[8]~DUPLICATE_q\ & ( (\u1|Equal3~0_combout\ & (!\u1|Xpos\(5) & \u1|Equal3~1_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010000000100000001000000010000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ALT_INV_Equal3~0_combout\,
	datab => \u1|ALT_INV_Xpos\(5),
	datac => \u1|ALT_INV_Equal3~1_combout\,
	dataf => \u1|ALT_INV_Xpos[8]~DUPLICATE_q\,
	combout => \u1|Equal3~2_combout\);

-- Location: LABCELL_X29_Y25_N36
\u1|Equal2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u1|Equal2~0_combout\ = ( \u1|Xpos\(4) & ( (\u1|LessThan0~0_combout\ & (\u1|Xpos[10]~DUPLICATE_q\ & \u1|Equal3~0_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000001000000010000000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ALT_INV_LessThan0~0_combout\,
	datab => \u1|ALT_INV_Xpos[10]~DUPLICATE_q\,
	datac => \u1|ALT_INV_Equal3~0_combout\,
	dataf => \u1|ALT_INV_Xpos\(4),
	combout => \u1|Equal2~0_combout\);

-- Location: MLABCELL_X28_Y25_N57
\u1|ACTVID~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u1|ACTVID~0_combout\ = ( !\u1|Ypos\(10) & ( (\u1|ACTVID~q\ & ((!\u1|Ypos[9]~DUPLICATE_q\) # ((!\u1|Ypos\(8) & !\u1|Ypos\(7))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111000001010000011100000101000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ALT_INV_Ypos[9]~DUPLICATE_q\,
	datab => \u1|ALT_INV_Ypos\(8),
	datac => \u1|ALT_INV_ACTVID~q\,
	datad => \u1|ALT_INV_Ypos\(7),
	dataf => \u1|ALT_INV_Ypos\(10),
	combout => \u1|ACTVID~0_combout\);

-- Location: LABCELL_X29_Y25_N45
\u1|LessThan5~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u1|LessThan5~0_combout\ = ( \u1|Ypos\(6) & ( (\u1|Ypos\(4) & \u1|Ypos\(9)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ALT_INV_Ypos\(4),
	datad => \u1|ALT_INV_Ypos\(9),
	dataf => \u1|ALT_INV_Ypos\(6),
	combout => \u1|LessThan5~0_combout\);

-- Location: MLABCELL_X28_Y25_N45
\u1|ACTVID~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u1|ACTVID~2_combout\ = ( \u1|ACTVID~0_combout\ & ( \u1|LessThan5~0_combout\ & ( \u1|Equal2~0_combout\ ) ) ) # ( !\u1|ACTVID~0_combout\ & ( \u1|LessThan5~0_combout\ & ( \u1|Equal2~0_combout\ ) ) ) # ( \u1|ACTVID~0_combout\ & ( !\u1|LessThan5~0_combout\ & 
-- ( ((!\u1|ACTVID~1_combout\ & !\u1|Equal3~2_combout\)) # (\u1|Equal2~0_combout\) ) ) ) # ( !\u1|ACTVID~0_combout\ & ( !\u1|LessThan5~0_combout\ & ( \u1|Equal2~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111100011111000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ALT_INV_ACTVID~1_combout\,
	datab => \u1|ALT_INV_Equal3~2_combout\,
	datac => \u1|ALT_INV_Equal2~0_combout\,
	datae => \u1|ALT_INV_ACTVID~0_combout\,
	dataf => \u1|ALT_INV_LessThan5~0_combout\,
	combout => \u1|ACTVID~2_combout\);

-- Location: FF_X28_Y25_N46
\u1|ACTVID\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \u1|ACTVID~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|ACTVID~q\);

-- Location: LABCELL_X29_Y34_N36
\binary~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \binary~1_combout\ = ( !RAMADDR1GR_sync1(8) & ( RAMADDR1GR_sync1(7) ) ) # ( RAMADDR1GR_sync1(8) & ( !RAMADDR1GR_sync1(7) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111111111111111111110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datae => ALT_INV_RAMADDR1GR_sync1(8),
	dataf => ALT_INV_RAMADDR1GR_sync1(7),
	combout => \binary~1_combout\);

-- Location: FF_X29_Y34_N37
\RAMADDR1_bin[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \binary~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => RAMADDR1_bin(7));

-- Location: LABCELL_X30_Y37_N33
\binary~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \binary~0_combout\ = ( RAMADDR1GR_sync1(7) & ( RAMADDR1GR_sync1(8) & ( RAMADDR1GR_sync1(6) ) ) ) # ( !RAMADDR1GR_sync1(7) & ( RAMADDR1GR_sync1(8) & ( !RAMADDR1GR_sync1(6) ) ) ) # ( RAMADDR1GR_sync1(7) & ( !RAMADDR1GR_sync1(8) & ( !RAMADDR1GR_sync1(6) ) ) 
-- ) # ( !RAMADDR1GR_sync1(7) & ( !RAMADDR1GR_sync1(8) & ( RAMADDR1GR_sync1(6) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101101010101010101010101010101010100101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_RAMADDR1GR_sync1(6),
	datae => ALT_INV_RAMADDR1GR_sync1(7),
	dataf => ALT_INV_RAMADDR1GR_sync1(8),
	combout => \binary~0_combout\);

-- Location: FF_X30_Y37_N35
\RAMADDR1_bin[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \binary~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => RAMADDR1_bin(6));

-- Location: FF_X30_Y37_N20
\RAMADDR1_bin[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => RAMADDR1GR_sync1(8),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => RAMADDR1_bin(8));

-- Location: LABCELL_X30_Y37_N18
\Equal3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal3~0_combout\ = ( RAMADDR1_bin(8) & ( RAMADDR2(8) & ( (!RAMADDR1_bin(7) & (!RAMADDR2(7) & (!RAMADDR1_bin(6) $ (RAMADDR2(6))))) # (RAMADDR1_bin(7) & (RAMADDR2(7) & (!RAMADDR1_bin(6) $ (RAMADDR2(6))))) ) ) ) # ( !RAMADDR1_bin(8) & ( !RAMADDR2(8) & ( 
-- (!RAMADDR1_bin(7) & (!RAMADDR2(7) & (!RAMADDR1_bin(6) $ (RAMADDR2(6))))) # (RAMADDR1_bin(7) & (RAMADDR2(7) & (!RAMADDR1_bin(6) $ (RAMADDR2(6))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1001000000001001000000000000000000000000000000001001000000001001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_RAMADDR1_bin(7),
	datab => ALT_INV_RAMADDR2(7),
	datac => ALT_INV_RAMADDR1_bin(6),
	datad => ALT_INV_RAMADDR2(6),
	datae => ALT_INV_RAMADDR1_bin(8),
	dataf => ALT_INV_RAMADDR2(8),
	combout => \Equal3~0_combout\);

-- Location: LABCELL_X29_Y37_N0
\process_3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \process_3~0_combout\ = ( \Equal3~0_combout\ & ( (!\u1|ACTVID~q\) # ((!\VGABEGIN~q\) # ((\Equal3~2_combout\ & \Equal3~1_combout\))) ) ) # ( !\Equal3~0_combout\ & ( (!\u1|ACTVID~q\) # (!\VGABEGIN~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110000111111111111000011111111111100011111111111110001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Equal3~2_combout\,
	datab => \ALT_INV_Equal3~1_combout\,
	datac => \u1|ALT_INV_ACTVID~q\,
	datad => \ALT_INV_VGABEGIN~q\,
	dataf => \ALT_INV_Equal3~0_combout\,
	combout => \process_3~0_combout\);

-- Location: LABCELL_X33_Y37_N45
\RAMADDR2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAMADDR2~1_combout\ = ( RAMADDR2(4) & ( RAMADDR2(8) & ( (RAMADDR2(0) & (RAMADDR2(5) & (RAMADDR2(6) & RAMADDR2(7)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_RAMADDR2(0),
	datab => ALT_INV_RAMADDR2(5),
	datac => ALT_INV_RAMADDR2(6),
	datad => ALT_INV_RAMADDR2(7),
	datae => ALT_INV_RAMADDR2(4),
	dataf => ALT_INV_RAMADDR2(8),
	combout => \RAMADDR2~1_combout\);

-- Location: MLABCELL_X28_Y37_N33
\RAMADDR2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAMADDR2~0_combout\ = ( RAMADDR2(1) & ( (RAMADDR2(2) & RAMADDR2(3)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_RAMADDR2(2),
	datac => ALT_INV_RAMADDR2(3),
	dataf => ALT_INV_RAMADDR2(1),
	combout => \RAMADDR2~0_combout\);

-- Location: LABCELL_X29_Y37_N9
\RAMADDR2~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAMADDR2~11_combout\ = (!\VGABEGIN~q\) # ((!\process_3~0_combout\ & (\RAMADDR2~1_combout\ & \RAMADDR2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101110101010101010111010101010101011101010101010101110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_VGABEGIN~q\,
	datab => \ALT_INV_process_3~0_combout\,
	datac => \ALT_INV_RAMADDR2~1_combout\,
	datad => \ALT_INV_RAMADDR2~0_combout\,
	combout => \RAMADDR2~11_combout\);

-- Location: FF_X33_Y38_N56
\RAMADDR2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \Add11~1_sumout\,
	sclr => \RAMADDR2~11_combout\,
	sload => VCC,
	ena => \RAMADDR2[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => RAMADDR2(0));

-- Location: LABCELL_X31_Y37_N33
\Add11~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add11~5_sumout\ = SUM(( RAMADDR2(1) ) + ( GND ) + ( \Add11~2\ ))
-- \Add11~6\ = CARRY(( RAMADDR2(1) ) + ( GND ) + ( \Add11~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_RAMADDR2(1),
	cin => \Add11~2\,
	sumout => \Add11~5_sumout\,
	cout => \Add11~6\);

-- Location: FF_X33_Y38_N5
\RAMADDR2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \Add11~5_sumout\,
	sclr => \RAMADDR2~11_combout\,
	sload => VCC,
	ena => \RAMADDR2[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => RAMADDR2(1));

-- Location: FF_X33_Y38_N59
\RAMADDR2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \Add11~9_sumout\,
	sclr => \RAMADDR2~11_combout\,
	sload => VCC,
	ena => \RAMADDR2[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => RAMADDR2(2));

-- Location: MLABCELL_X28_Y37_N57
\gray~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \gray~22_combout\ = ( RAMADDR2(1) & ( !RAMADDR2(2) ) ) # ( !RAMADDR2(1) & ( RAMADDR2(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_RAMADDR2(2),
	dataf => ALT_INV_RAMADDR2(1),
	combout => \gray~22_combout\);

-- Location: FF_X28_Y37_N58
\RAMADDR2GR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \gray~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => RAMADDR2GR(1));

-- Location: FF_X28_Y37_N46
\RAMADDR2GR_sync0[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => RAMADDR2GR(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => RAMADDR2GR_sync0(1));

-- Location: FF_X30_Y37_N13
\RAMADDR2GR_sync1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => RAMADDR2GR_sync0(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => RAMADDR2GR_sync1(1));

-- Location: MLABCELL_X34_Y36_N18
\gray~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \gray~20_combout\ = ( RAMADDR2(4) & ( !RAMADDR2(3) ) ) # ( !RAMADDR2(4) & ( RAMADDR2(3) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001111001100110011001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_RAMADDR2(3),
	dataf => ALT_INV_RAMADDR2(4),
	combout => \gray~20_combout\);

-- Location: FF_X34_Y36_N19
\RAMADDR2GR[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \gray~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => RAMADDR2GR(3));

-- Location: FF_X34_Y36_N26
\RAMADDR2GR_sync0[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => RAMADDR2GR(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => RAMADDR2GR_sync0(3));

-- Location: FF_X33_Y36_N46
\RAMADDR2GR_sync1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => RAMADDR2GR_sync0(3),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => RAMADDR2GR_sync1(3));

-- Location: LABCELL_X33_Y37_N57
\gray~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \gray~18_combout\ = !RAMADDR2(6) $ (!RAMADDR2(5))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110000111100001111000011110000111100001111000011110000111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_RAMADDR2(6),
	datac => ALT_INV_RAMADDR2(5),
	combout => \gray~18_combout\);

-- Location: FF_X33_Y37_N58
\RAMADDR2GR[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \gray~18_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => RAMADDR2GR(5));

-- Location: LABCELL_X33_Y37_N51
\RAMADDR2GR_sync0[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAMADDR2GR_sync0[5]~feeder_combout\ = ( RAMADDR2GR(5) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_RAMADDR2GR(5),
	combout => \RAMADDR2GR_sync0[5]~feeder_combout\);

-- Location: FF_X33_Y37_N53
\RAMADDR2GR_sync0[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \RAMADDR2GR_sync0[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => RAMADDR2GR_sync0(5));

-- Location: LABCELL_X33_Y37_N39
\RAMADDR2GR_sync1[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAMADDR2GR_sync1[5]~feeder_combout\ = RAMADDR2GR_sync0(5)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_RAMADDR2GR_sync0(5),
	combout => \RAMADDR2GR_sync1[5]~feeder_combout\);

-- Location: FF_X33_Y37_N41
\RAMADDR2GR_sync1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \RAMADDR2GR_sync1[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => RAMADDR2GR_sync1(5));

-- Location: MLABCELL_X28_Y37_N30
\gray~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \gray~19_combout\ = ( RAMADDR2(5) & ( !RAMADDR2(4) ) ) # ( !RAMADDR2(5) & ( RAMADDR2(4) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_RAMADDR2(4),
	dataf => ALT_INV_RAMADDR2(5),
	combout => \gray~19_combout\);

-- Location: FF_X28_Y37_N31
\RAMADDR2GR[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \gray~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => RAMADDR2GR(4));

-- Location: MLABCELL_X28_Y37_N48
\RAMADDR2GR_sync0[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAMADDR2GR_sync0[4]~feeder_combout\ = ( RAMADDR2GR(4) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_RAMADDR2GR(4),
	combout => \RAMADDR2GR_sync0[4]~feeder_combout\);

-- Location: FF_X28_Y37_N49
\RAMADDR2GR_sync0[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \RAMADDR2GR_sync0[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => RAMADDR2GR_sync0(4));

-- Location: FF_X33_Y37_N2
\RAMADDR2GR_sync1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => RAMADDR2GR_sync0(4),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => RAMADDR2GR_sync1(4));

-- Location: LABCELL_X33_Y37_N27
\binary~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \binary~18_combout\ = ( RAMADDR2GR_sync1(7) & ( RAMADDR2GR_sync1(4) & ( !RAMADDR2GR_sync1(3) $ (!RAMADDR2GR_sync1(5) $ (!RAMADDR2GR_sync1(6) $ (!RAMADDR2GR_sync1(8)))) ) ) ) # ( !RAMADDR2GR_sync1(7) & ( RAMADDR2GR_sync1(4) & ( !RAMADDR2GR_sync1(3) $ 
-- (!RAMADDR2GR_sync1(5) $ (!RAMADDR2GR_sync1(6) $ (RAMADDR2GR_sync1(8)))) ) ) ) # ( RAMADDR2GR_sync1(7) & ( !RAMADDR2GR_sync1(4) & ( !RAMADDR2GR_sync1(3) $ (!RAMADDR2GR_sync1(5) $ (!RAMADDR2GR_sync1(6) $ (RAMADDR2GR_sync1(8)))) ) ) ) # ( 
-- !RAMADDR2GR_sync1(7) & ( !RAMADDR2GR_sync1(4) & ( !RAMADDR2GR_sync1(3) $ (!RAMADDR2GR_sync1(5) $ (!RAMADDR2GR_sync1(6) $ (!RAMADDR2GR_sync1(8)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100110010110100101100110100110010110011010010110100110010110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_RAMADDR2GR_sync1(3),
	datab => ALT_INV_RAMADDR2GR_sync1(5),
	datac => ALT_INV_RAMADDR2GR_sync1(6),
	datad => ALT_INV_RAMADDR2GR_sync1(8),
	datae => ALT_INV_RAMADDR2GR_sync1(7),
	dataf => ALT_INV_RAMADDR2GR_sync1(4),
	combout => \binary~18_combout\);

-- Location: MLABCELL_X28_Y37_N12
\gray~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \gray~21_combout\ = !RAMADDR2(2) $ (!RAMADDR2(3))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001111001100001100111100110000110011110011000011001111001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_RAMADDR2(2),
	datad => ALT_INV_RAMADDR2(3),
	combout => \gray~21_combout\);

-- Location: FF_X28_Y37_N13
\RAMADDR2GR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \gray~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => RAMADDR2GR(2));

-- Location: MLABCELL_X28_Y37_N51
\RAMADDR2GR_sync0[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAMADDR2GR_sync0[2]~feeder_combout\ = ( RAMADDR2GR(2) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_RAMADDR2GR(2),
	combout => \RAMADDR2GR_sync0[2]~feeder_combout\);

-- Location: FF_X28_Y37_N52
\RAMADDR2GR_sync0[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \RAMADDR2GR_sync0[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => RAMADDR2GR_sync0(2));

-- Location: FF_X34_Y38_N13
\RAMADDR2GR_sync1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => RAMADDR2GR_sync0(2),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => RAMADDR2GR_sync1(2));

-- Location: MLABCELL_X34_Y38_N6
\binary~20\ : cyclonev_lcell_comb
-- Equation(s):
-- \binary~20_combout\ = ( RAMADDR2GR_sync1(2) & ( !RAMADDR2GR_sync1(1) $ (\binary~18_combout\) ) ) # ( !RAMADDR2GR_sync1(2) & ( !RAMADDR2GR_sync1(1) $ (!\binary~18_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111110000000011111111000011110000000011111111000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_RAMADDR2GR_sync1(1),
	datad => \ALT_INV_binary~18_combout\,
	dataf => ALT_INV_RAMADDR2GR_sync1(2),
	combout => \binary~20_combout\);

-- Location: FF_X34_Y38_N7
\RAMADDR2_bin[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \binary~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAMADDR2_bin[1]~DUPLICATE_q\);

-- Location: MLABCELL_X34_Y38_N3
\binary~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \binary~21_combout\ = ( \binary~18_combout\ & ( !RAMADDR2GR_sync1(2) ) ) # ( !\binary~18_combout\ & ( RAMADDR2GR_sync1(2) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111111100001111000000001111000011111111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_RAMADDR2GR_sync1(2),
	datae => \ALT_INV_binary~18_combout\,
	combout => \binary~21_combout\);

-- Location: FF_X34_Y38_N4
\RAMADDR2_bin[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \binary~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => RAMADDR2_bin(2));

-- Location: MLABCELL_X28_Y37_N24
\gray~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \gray~23_combout\ = ( RAMADDR2(1) & ( !RAMADDR2(0) ) ) # ( !RAMADDR2(1) & ( RAMADDR2(0) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111111111000000001111111100000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_RAMADDR2(0),
	dataf => ALT_INV_RAMADDR2(1),
	combout => \gray~23_combout\);

-- Location: FF_X28_Y37_N25
\RAMADDR2GR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \gray~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => RAMADDR2GR(0));

-- Location: FF_X28_Y37_N4
\RAMADDR2GR_sync0[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => RAMADDR2GR(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => RAMADDR2GR_sync0(0));

-- Location: FF_X34_Y38_N28
\RAMADDR2GR_sync1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => RAMADDR2GR_sync0(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => RAMADDR2GR_sync1(0));

-- Location: MLABCELL_X34_Y38_N21
\binary~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \binary~19_combout\ = ( RAMADDR2GR_sync1(0) & ( !RAMADDR2GR_sync1(1) $ (!RAMADDR2GR_sync1(2) $ (!\binary~18_combout\)) ) ) # ( !RAMADDR2GR_sync1(0) & ( !RAMADDR2GR_sync1(1) $ (!RAMADDR2GR_sync1(2) $ (\binary~18_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101101010100101010110101010010110100101010110101010010101011010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_RAMADDR2GR_sync1(1),
	datac => ALT_INV_RAMADDR2GR_sync1(2),
	datad => \ALT_INV_binary~18_combout\,
	dataf => ALT_INV_RAMADDR2GR_sync1(0),
	combout => \binary~19_combout\);

-- Location: FF_X34_Y38_N23
\RAMADDR2_bin[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \binary~19_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => RAMADDR2_bin(0));

-- Location: MLABCELL_X34_Y36_N6
\Equal1~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal1~1_combout\ = ( RAMADDR2_bin(2) & ( RAMADDR2_bin(0) & ( (RAMFULL_POINTER(2) & (RAMFULL_POINTER(0) & (!RAMFULL_POINTER(1) $ (\RAMADDR2_bin[1]~DUPLICATE_q\)))) ) ) ) # ( !RAMADDR2_bin(2) & ( RAMADDR2_bin(0) & ( (!RAMFULL_POINTER(2) & 
-- (RAMFULL_POINTER(0) & (!RAMFULL_POINTER(1) $ (\RAMADDR2_bin[1]~DUPLICATE_q\)))) ) ) ) # ( RAMADDR2_bin(2) & ( !RAMADDR2_bin(0) & ( (RAMFULL_POINTER(2) & (!RAMFULL_POINTER(0) & (!RAMFULL_POINTER(1) $ (\RAMADDR2_bin[1]~DUPLICATE_q\)))) ) ) ) # ( 
-- !RAMADDR2_bin(2) & ( !RAMADDR2_bin(0) & ( (!RAMFULL_POINTER(2) & (!RAMFULL_POINTER(0) & (!RAMFULL_POINTER(1) $ (\RAMADDR2_bin[1]~DUPLICATE_q\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000001000010000000000010000100000000000100001000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_RAMFULL_POINTER(2),
	datab => ALT_INV_RAMFULL_POINTER(0),
	datac => ALT_INV_RAMFULL_POINTER(1),
	datad => \ALT_INV_RAMADDR2_bin[1]~DUPLICATE_q\,
	datae => ALT_INV_RAMADDR2_bin(2),
	dataf => ALT_INV_RAMADDR2_bin(0),
	combout => \Equal1~1_combout\);

-- Location: LABCELL_X33_Y34_N51
\RAMRESTART_POINTER[8]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAMRESTART_POINTER[8]~0_combout\ = ( !\BUFF_WAIT~q\ & ( \BUFF_CTRL.ST2~q\ & ( (\Equal1~2_combout\ & (\Equal1~1_combout\ & \Equal1~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000100010000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Equal1~2_combout\,
	datab => \ALT_INV_Equal1~1_combout\,
	datad => \ALT_INV_Equal1~0_combout\,
	datae => \ALT_INV_BUFF_WAIT~q\,
	dataf => \ALT_INV_BUFF_CTRL.ST2~q\,
	combout => \RAMRESTART_POINTER[8]~0_combout\);

-- Location: LABCELL_X33_Y37_N3
\binary~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \binary~22_combout\ = ( RAMADDR2GR_sync1(4) & ( !RAMADDR2GR_sync1(6) $ (!RAMADDR2GR_sync1(5) $ (!\binary~16_combout\)) ) ) # ( !RAMADDR2GR_sync1(4) & ( !RAMADDR2GR_sync1(6) $ (!RAMADDR2GR_sync1(5) $ (\binary~16_combout\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110011000011001111001100001111000011001111001100001100111100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_RAMADDR2GR_sync1(6),
	datac => ALT_INV_RAMADDR2GR_sync1(5),
	datad => \ALT_INV_binary~16_combout\,
	dataf => ALT_INV_RAMADDR2GR_sync1(4),
	combout => \binary~22_combout\);

-- Location: FF_X33_Y37_N4
\RAMADDR2_bin[4]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \binary~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAMADDR2_bin[4]~DUPLICATE_q\);

-- Location: LABCELL_X33_Y37_N12
\RAMADDR2_bin[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAMADDR2_bin[3]~feeder_combout\ = ( \binary~18_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \ALT_INV_binary~18_combout\,
	combout => \RAMADDR2_bin[3]~feeder_combout\);

-- Location: FF_X33_Y37_N14
\RAMADDR2_bin[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \RAMADDR2_bin[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => RAMADDR2_bin(3));

-- Location: FF_X34_Y38_N5
\RAMADDR2_bin[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \binary~21_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAMADDR2_bin[2]~DUPLICATE_q\);

-- Location: MLABCELL_X34_Y38_N30
\Add8~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add8~17_sumout\ = SUM(( RAMADDR2_bin(0) ) + ( VCC ) + ( !VCC ))
-- \Add8~18\ = CARRY(( RAMADDR2_bin(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_RAMADDR2_bin(0),
	cin => GND,
	sumout => \Add8~17_sumout\,
	cout => \Add8~18\);

-- Location: MLABCELL_X34_Y38_N33
\Add8~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add8~21_sumout\ = SUM(( \RAMADDR2_bin[1]~DUPLICATE_q\ ) + ( VCC ) + ( \Add8~18\ ))
-- \Add8~22\ = CARRY(( \RAMADDR2_bin[1]~DUPLICATE_q\ ) + ( VCC ) + ( \Add8~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_RAMADDR2_bin[1]~DUPLICATE_q\,
	cin => \Add8~18\,
	sumout => \Add8~21_sumout\,
	cout => \Add8~22\);

-- Location: MLABCELL_X34_Y38_N36
\Add8~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add8~25_sumout\ = SUM(( \RAMADDR2_bin[2]~DUPLICATE_q\ ) + ( VCC ) + ( \Add8~22\ ))
-- \Add8~26\ = CARRY(( \RAMADDR2_bin[2]~DUPLICATE_q\ ) + ( VCC ) + ( \Add8~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_RAMADDR2_bin[2]~DUPLICATE_q\,
	cin => \Add8~22\,
	sumout => \Add8~25_sumout\,
	cout => \Add8~26\);

-- Location: MLABCELL_X34_Y38_N39
\Add8~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add8~29_sumout\ = SUM(( RAMADDR2_bin(3) ) + ( VCC ) + ( \Add8~26\ ))
-- \Add8~30\ = CARRY(( RAMADDR2_bin(3) ) + ( VCC ) + ( \Add8~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_RAMADDR2_bin(3),
	cin => \Add8~26\,
	sumout => \Add8~29_sumout\,
	cout => \Add8~30\);

-- Location: MLABCELL_X34_Y38_N42
\Add8~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add8~33_sumout\ = SUM(( \RAMADDR2_bin[4]~DUPLICATE_q\ ) + ( VCC ) + ( \Add8~30\ ))
-- \Add8~34\ = CARRY(( \RAMADDR2_bin[4]~DUPLICATE_q\ ) + ( VCC ) + ( \Add8~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_RAMADDR2_bin[4]~DUPLICATE_q\,
	cin => \Add8~30\,
	sumout => \Add8~33_sumout\,
	cout => \Add8~34\);

-- Location: LABCELL_X33_Y38_N0
\Add7~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add7~21_sumout\ = SUM(( RAMADDR2(0) ) + ( VCC ) + ( !VCC ))
-- \Add7~22\ = CARRY(( RAMADDR2(0) ) + ( VCC ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_RAMADDR2(0),
	cin => GND,
	sumout => \Add7~21_sumout\,
	cout => \Add7~22\);

-- Location: LABCELL_X33_Y38_N3
\Add7~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add7~25_sumout\ = SUM(( RAMADDR2(1) ) + ( VCC ) + ( \Add7~22\ ))
-- \Add7~26\ = CARRY(( RAMADDR2(1) ) + ( VCC ) + ( \Add7~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_RAMADDR2(1),
	cin => \Add7~22\,
	sumout => \Add7~25_sumout\,
	cout => \Add7~26\);

-- Location: LABCELL_X33_Y38_N6
\Add7~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add7~29_sumout\ = SUM(( RAMADDR2(2) ) + ( VCC ) + ( \Add7~26\ ))
-- \Add7~30\ = CARRY(( RAMADDR2(2) ) + ( VCC ) + ( \Add7~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_RAMADDR2(2),
	cin => \Add7~26\,
	sumout => \Add7~29_sumout\,
	cout => \Add7~30\);

-- Location: LABCELL_X33_Y38_N9
\Add7~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add7~33_sumout\ = SUM(( RAMADDR2(3) ) + ( VCC ) + ( \Add7~30\ ))
-- \Add7~34\ = CARRY(( RAMADDR2(3) ) + ( VCC ) + ( \Add7~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_RAMADDR2(3),
	cin => \Add7~30\,
	sumout => \Add7~33_sumout\,
	cout => \Add7~34\);

-- Location: LABCELL_X33_Y38_N12
\Add7~37\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add7~37_sumout\ = SUM(( RAMADDR2(4) ) + ( VCC ) + ( \Add7~34\ ))
-- \Add7~38\ = CARRY(( RAMADDR2(4) ) + ( VCC ) + ( \Add7~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_RAMADDR2(4),
	cin => \Add7~34\,
	sumout => \Add7~37_sumout\,
	cout => \Add7~38\);

-- Location: LABCELL_X33_Y38_N15
\Add7~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add7~1_sumout\ = SUM(( RAMADDR2(5) ) + ( VCC ) + ( \Add7~38\ ))
-- \Add7~2\ = CARRY(( RAMADDR2(5) ) + ( VCC ) + ( \Add7~38\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_RAMADDR2(5),
	cin => \Add7~38\,
	sumout => \Add7~1_sumout\,
	cout => \Add7~2\);

-- Location: LABCELL_X33_Y38_N18
\Add7~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add7~5_sumout\ = SUM(( RAMADDR2(6) ) + ( GND ) + ( \Add7~2\ ))
-- \Add7~6\ = CARRY(( RAMADDR2(6) ) + ( GND ) + ( \Add7~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_RAMADDR2(6),
	cin => \Add7~2\,
	sumout => \Add7~5_sumout\,
	cout => \Add7~6\);

-- Location: LABCELL_X33_Y38_N21
\Add7~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add7~9_sumout\ = SUM(( RAMADDR2(7) ) + ( GND ) + ( \Add7~6\ ))
-- \Add7~10\ = CARRY(( RAMADDR2(7) ) + ( GND ) + ( \Add7~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_RAMADDR2(7),
	cin => \Add7~6\,
	sumout => \Add7~9_sumout\,
	cout => \Add7~10\);

-- Location: LABCELL_X33_Y38_N24
\Add7~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add7~13_sumout\ = SUM(( RAMADDR2(8) ) + ( GND ) + ( \Add7~10\ ))
-- \Add7~14\ = CARRY(( RAMADDR2(8) ) + ( GND ) + ( \Add7~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_RAMADDR2(8),
	cin => \Add7~10\,
	sumout => \Add7~13_sumout\,
	cout => \Add7~14\);

-- Location: LABCELL_X33_Y38_N27
\Add7~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add7~17_sumout\ = SUM(( GND ) + ( GND ) + ( \Add7~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	cin => \Add7~14\,
	sumout => \Add7~17_sumout\);

-- Location: LABCELL_X33_Y38_N57
\LessThan4~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan4~0_combout\ = ( \Add7~25_sumout\ & ( \Add7~33_sumout\ & ( (\Add7~37_sumout\ & (\Add7~29_sumout\ & \Add7~21_sumout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_Add7~37_sumout\,
	datac => \ALT_INV_Add7~29_sumout\,
	datad => \ALT_INV_Add7~21_sumout\,
	datae => \ALT_INV_Add7~25_sumout\,
	dataf => \ALT_INV_Add7~33_sumout\,
	combout => \LessThan4~0_combout\);

-- Location: MLABCELL_X34_Y38_N24
\LessThan4~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \LessThan4~1_combout\ = ( \LessThan4~0_combout\ & ( \Add7~5_sumout\ & ( ((\Add7~9_sumout\ & (\Add7~1_sumout\ & \Add7~13_sumout\))) # (\Add7~17_sumout\) ) ) ) # ( !\LessThan4~0_combout\ & ( \Add7~5_sumout\ & ( \Add7~17_sumout\ ) ) ) # ( 
-- \LessThan4~0_combout\ & ( !\Add7~5_sumout\ & ( \Add7~17_sumout\ ) ) ) # ( !\LessThan4~0_combout\ & ( !\Add7~5_sumout\ & ( \Add7~17_sumout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add7~9_sumout\,
	datab => \ALT_INV_Add7~1_sumout\,
	datac => \ALT_INV_Add7~17_sumout\,
	datad => \ALT_INV_Add7~13_sumout\,
	datae => \ALT_INV_LessThan4~0_combout\,
	dataf => \ALT_INV_Add7~5_sumout\,
	combout => \LessThan4~1_combout\);

-- Location: FF_X34_Y38_N44
\RAMRESTART_POINTER[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Add8~33_sumout\,
	asdata => \RAMADDR2_bin[4]~DUPLICATE_q\,
	sload => \LessThan4~1_combout\,
	ena => \RAMRESTART_POINTER[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => RAMRESTART_POINTER(4));

-- Location: FF_X34_Y38_N41
\RAMRESTART_POINTER[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Add8~29_sumout\,
	asdata => RAMADDR2_bin(3),
	sload => \LessThan4~1_combout\,
	ena => \RAMRESTART_POINTER[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => RAMRESTART_POINTER(3));

-- Location: MLABCELL_X34_Y38_N18
\Equal2~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal2~2_combout\ = ( RAMRESTART_POINTER(3) & ( (RAMADDR2_bin(3) & (!RAMRESTART_POINTER(4) $ (\RAMADDR2_bin[4]~DUPLICATE_q\))) ) ) # ( !RAMRESTART_POINTER(3) & ( (!RAMADDR2_bin(3) & (!RAMRESTART_POINTER(4) $ (\RAMADDR2_bin[4]~DUPLICATE_q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100000000110000110000000011000000001100000000110000110000000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_RAMRESTART_POINTER(4),
	datac => ALT_INV_RAMADDR2_bin(3),
	datad => \ALT_INV_RAMADDR2_bin[4]~DUPLICATE_q\,
	dataf => ALT_INV_RAMRESTART_POINTER(3),
	combout => \Equal2~2_combout\);

-- Location: FF_X34_Y38_N35
\RAMRESTART_POINTER[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Add8~21_sumout\,
	asdata => \RAMADDR2_bin[1]~DUPLICATE_q\,
	sload => \LessThan4~1_combout\,
	ena => \RAMRESTART_POINTER[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => RAMRESTART_POINTER(1));

-- Location: FF_X34_Y38_N37
\RAMRESTART_POINTER[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Add8~25_sumout\,
	asdata => \RAMADDR2_bin[2]~DUPLICATE_q\,
	sload => \LessThan4~1_combout\,
	ena => \RAMRESTART_POINTER[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => RAMRESTART_POINTER(2));

-- Location: FF_X34_Y38_N8
\RAMADDR2_bin[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \binary~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => RAMADDR2_bin(1));

-- Location: FF_X34_Y38_N31
\RAMRESTART_POINTER[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Add8~17_sumout\,
	asdata => RAMADDR2_bin(0),
	sload => \LessThan4~1_combout\,
	ena => \RAMRESTART_POINTER[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => RAMRESTART_POINTER(0));

-- Location: MLABCELL_X34_Y38_N15
\Equal2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal2~1_combout\ = ( \RAMADDR2_bin[2]~DUPLICATE_q\ & ( RAMRESTART_POINTER(0) & ( (RAMRESTART_POINTER(2) & (RAMADDR2_bin(0) & (!RAMRESTART_POINTER(1) $ (RAMADDR2_bin(1))))) ) ) ) # ( !\RAMADDR2_bin[2]~DUPLICATE_q\ & ( RAMRESTART_POINTER(0) & ( 
-- (!RAMRESTART_POINTER(2) & (RAMADDR2_bin(0) & (!RAMRESTART_POINTER(1) $ (RAMADDR2_bin(1))))) ) ) ) # ( \RAMADDR2_bin[2]~DUPLICATE_q\ & ( !RAMRESTART_POINTER(0) & ( (RAMRESTART_POINTER(2) & (!RAMADDR2_bin(0) & (!RAMRESTART_POINTER(1) $ (RAMADDR2_bin(1))))) 
-- ) ) ) # ( !\RAMADDR2_bin[2]~DUPLICATE_q\ & ( !RAMRESTART_POINTER(0) & ( (!RAMRESTART_POINTER(2) & (!RAMADDR2_bin(0) & (!RAMRESTART_POINTER(1) $ (RAMADDR2_bin(1))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000010000000000001000010000000000000000100001000000000000100001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_RAMRESTART_POINTER(1),
	datab => ALT_INV_RAMRESTART_POINTER(2),
	datac => ALT_INV_RAMADDR2_bin(1),
	datad => ALT_INV_RAMADDR2_bin(0),
	datae => \ALT_INV_RAMADDR2_bin[2]~DUPLICATE_q\,
	dataf => ALT_INV_RAMRESTART_POINTER(0),
	combout => \Equal2~1_combout\);

-- Location: LABCELL_X33_Y37_N21
\binary~23\ : cyclonev_lcell_comb
-- Equation(s):
-- \binary~23_combout\ = !\binary~16_combout\ $ (!RAMADDR2GR_sync1(6) $ (RAMADDR2GR_sync1(5)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0110100101101001011010010110100101101001011010010110100101101001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_binary~16_combout\,
	datab => ALT_INV_RAMADDR2GR_sync1(6),
	datac => ALT_INV_RAMADDR2GR_sync1(5),
	combout => \binary~23_combout\);

-- Location: FF_X33_Y37_N22
\RAMADDR2_bin[5]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \binary~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAMADDR2_bin[5]~DUPLICATE_q\);

-- Location: MLABCELL_X34_Y38_N45
\Add8~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add8~1_sumout\ = SUM(( \RAMADDR2_bin[5]~DUPLICATE_q\ ) + ( VCC ) + ( \Add8~34\ ))
-- \Add8~2\ = CARRY(( \RAMADDR2_bin[5]~DUPLICATE_q\ ) + ( VCC ) + ( \Add8~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \ALT_INV_RAMADDR2_bin[5]~DUPLICATE_q\,
	cin => \Add8~34\,
	sumout => \Add8~1_sumout\,
	cout => \Add8~2\);

-- Location: FF_X34_Y38_N47
\RAMRESTART_POINTER[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Add8~1_sumout\,
	asdata => \RAMADDR2_bin[5]~DUPLICATE_q\,
	sload => \LessThan4~1_combout\,
	ena => \RAMRESTART_POINTER[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => RAMRESTART_POINTER(5));

-- Location: MLABCELL_X34_Y38_N48
\Add8~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add8~5_sumout\ = SUM(( RAMADDR2_bin(6) ) + ( GND ) + ( \Add8~2\ ))
-- \Add8~6\ = CARRY(( RAMADDR2_bin(6) ) + ( GND ) + ( \Add8~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_RAMADDR2_bin(6),
	cin => \Add8~2\,
	sumout => \Add8~5_sumout\,
	cout => \Add8~6\);

-- Location: MLABCELL_X34_Y38_N51
\Add8~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add8~9_sumout\ = SUM(( RAMADDR2_bin(7) ) + ( GND ) + ( \Add8~6\ ))
-- \Add8~10\ = CARRY(( RAMADDR2_bin(7) ) + ( GND ) + ( \Add8~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_RAMADDR2_bin(7),
	cin => \Add8~6\,
	sumout => \Add8~9_sumout\,
	cout => \Add8~10\);

-- Location: MLABCELL_X34_Y38_N54
\Add8~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add8~13_sumout\ = SUM(( RAMADDR2_bin(8) ) + ( GND ) + ( \Add8~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_RAMADDR2_bin(8),
	cin => \Add8~10\,
	sumout => \Add8~13_sumout\);

-- Location: LABCELL_X33_Y38_N30
\Add9~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add9~30_cout\ = CARRY(( \Add8~21_sumout\ ) + ( \Add8~17_sumout\ ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Add8~17_sumout\,
	datac => \ALT_INV_Add8~21_sumout\,
	cin => GND,
	cout => \Add9~30_cout\);

-- Location: LABCELL_X33_Y38_N33
\Add9~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add9~26_cout\ = CARRY(( \Add8~25_sumout\ ) + ( GND ) + ( \Add9~30_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add8~25_sumout\,
	cin => \Add9~30_cout\,
	cout => \Add9~26_cout\);

-- Location: LABCELL_X33_Y38_N36
\Add9~22\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add9~22_cout\ = CARRY(( \Add8~29_sumout\ ) + ( GND ) + ( \Add9~26_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add8~29_sumout\,
	cin => \Add9~26_cout\,
	cout => \Add9~22_cout\);

-- Location: LABCELL_X33_Y38_N39
\Add9~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add9~18_cout\ = CARRY(( \Add8~33_sumout\ ) + ( GND ) + ( \Add9~22_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add8~33_sumout\,
	cin => \Add9~22_cout\,
	cout => \Add9~18_cout\);

-- Location: LABCELL_X33_Y38_N42
\Add9~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add9~14_cout\ = CARRY(( \Add8~1_sumout\ ) + ( GND ) + ( \Add9~18_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add8~1_sumout\,
	cin => \Add9~18_cout\,
	cout => \Add9~14_cout\);

-- Location: LABCELL_X33_Y38_N45
\Add9~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add9~10_cout\ = CARRY(( \Add8~5_sumout\ ) + ( GND ) + ( \Add9~14_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add8~5_sumout\,
	cin => \Add9~14_cout\,
	cout => \Add9~10_cout\);

-- Location: LABCELL_X33_Y38_N48
\Add9~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add9~1_sumout\ = SUM(( \Add8~9_sumout\ ) + ( GND ) + ( \Add9~10_cout\ ))
-- \Add9~2\ = CARRY(( \Add8~9_sumout\ ) + ( GND ) + ( \Add9~10_cout\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add8~9_sumout\,
	cin => \Add9~10_cout\,
	sumout => \Add9~1_sumout\,
	cout => \Add9~2\);

-- Location: LABCELL_X33_Y38_N51
\Add9~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add9~5_sumout\ = SUM(( \Add8~13_sumout\ ) + ( GND ) + ( \Add9~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add8~13_sumout\,
	cin => \Add9~2\,
	sumout => \Add9~5_sumout\);

-- Location: FF_X34_Y38_N55
\RAMRESTART_POINTER[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Add8~13_sumout\,
	asdata => \Add9~5_sumout\,
	sload => \LessThan4~1_combout\,
	ena => \RAMRESTART_POINTER[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => RAMRESTART_POINTER(8));

-- Location: LABCELL_X33_Y37_N18
\RAMADDR2_bin[6]~_wirecell\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAMADDR2_bin[6]~_wirecell_combout\ = ( !RAMADDR2_bin(6) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_RAMADDR2_bin(6),
	combout => \RAMADDR2_bin[6]~_wirecell_combout\);

-- Location: FF_X34_Y38_N49
\RAMRESTART_POINTER[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Add8~5_sumout\,
	asdata => \RAMADDR2_bin[6]~_wirecell_combout\,
	sload => \LessThan4~1_combout\,
	ena => \RAMRESTART_POINTER[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => RAMRESTART_POINTER(6));

-- Location: FF_X34_Y38_N52
\RAMRESTART_POINTER[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Add8~9_sumout\,
	asdata => \Add9~1_sumout\,
	sload => \LessThan4~1_combout\,
	ena => \RAMRESTART_POINTER[8]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => RAMRESTART_POINTER(7));

-- Location: LABCELL_X33_Y36_N0
\Equal2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal2~0_combout\ = ( RAMADDR2_bin(8) & ( RAMADDR2_bin(7) & ( (RAMRESTART_POINTER(8) & (RAMRESTART_POINTER(7) & (!RAMRESTART_POINTER(6) $ (RAMADDR2_bin(6))))) ) ) ) # ( !RAMADDR2_bin(8) & ( RAMADDR2_bin(7) & ( (!RAMRESTART_POINTER(8) & 
-- (RAMRESTART_POINTER(7) & (!RAMRESTART_POINTER(6) $ (RAMADDR2_bin(6))))) ) ) ) # ( RAMADDR2_bin(8) & ( !RAMADDR2_bin(7) & ( (RAMRESTART_POINTER(8) & (!RAMRESTART_POINTER(7) & (!RAMRESTART_POINTER(6) $ (RAMADDR2_bin(6))))) ) ) ) # ( !RAMADDR2_bin(8) & ( 
-- !RAMADDR2_bin(7) & ( (!RAMRESTART_POINTER(8) & (!RAMRESTART_POINTER(7) & (!RAMRESTART_POINTER(6) $ (RAMADDR2_bin(6))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000001000000000010000010000000000000000100000100000000001000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_RAMRESTART_POINTER(8),
	datab => ALT_INV_RAMRESTART_POINTER(6),
	datac => ALT_INV_RAMADDR2_bin(6),
	datad => ALT_INV_RAMRESTART_POINTER(7),
	datae => ALT_INV_RAMADDR2_bin(8),
	dataf => ALT_INV_RAMADDR2_bin(7),
	combout => \Equal2~0_combout\);

-- Location: MLABCELL_X34_Y38_N9
\Equal2~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal2~3_combout\ = ( \Equal2~0_combout\ & ( (\Equal2~2_combout\ & (\Equal2~1_combout\ & (!RAMRESTART_POINTER(5) $ (\RAMADDR2_bin[5]~DUPLICATE_q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000010000000000010001000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Equal2~2_combout\,
	datab => \ALT_INV_Equal2~1_combout\,
	datac => ALT_INV_RAMRESTART_POINTER(5),
	datad => \ALT_INV_RAMADDR2_bin[5]~DUPLICATE_q\,
	dataf => \ALT_INV_Equal2~0_combout\,
	combout => \Equal2~3_combout\);

-- Location: LABCELL_X29_Y24_N24
\Selector50~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector50~0_combout\ = ( \BUFF_WAIT~q\ & ( \Equal2~3_combout\ & ( ((!\RAMADDR1[1]~2_combout\ & !\BUFF_CTRL.ST2~q\)) # (\RAMRESTART_POINTER[8]~0_combout\) ) ) ) # ( !\BUFF_WAIT~q\ & ( \Equal2~3_combout\ & ( \RAMRESTART_POINTER[8]~0_combout\ ) ) ) # ( 
-- \BUFF_WAIT~q\ & ( !\Equal2~3_combout\ & ( ((!\RAMADDR1[1]~2_combout\) # (\BUFF_CTRL.ST2~q\)) # (\RAMRESTART_POINTER[8]~0_combout\) ) ) ) # ( !\BUFF_WAIT~q\ & ( !\Equal2~3_combout\ & ( \RAMRESTART_POINTER[8]~0_combout\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101110111111101111101010101010101011101010111010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_RAMRESTART_POINTER[8]~0_combout\,
	datab => \ALT_INV_RAMADDR1[1]~2_combout\,
	datac => \ALT_INV_BUFF_CTRL.ST2~q\,
	datae => \ALT_INV_BUFF_WAIT~q\,
	dataf => \ALT_INV_Equal2~3_combout\,
	combout => \Selector50~0_combout\);

-- Location: FF_X29_Y24_N26
BUFF_WAIT : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Selector50~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BUFF_WAIT~q\);

-- Location: LABCELL_X29_Y16_N18
\Selector70~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector70~0_combout\ = ( !\SDRAM_RE_N~q\ & ( \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entries[1]~DUPLICATE_q\ & ( (!\BUFF_WAIT~q\ & 
-- \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entries\(0)) ) ) ) # ( !\SDRAM_RE_N~q\ & ( !\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entries[1]~DUPLICATE_q\ & ( !\BUFF_WAIT~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1100110011001100000000000000000000001100000011000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_BUFF_WAIT~q\,
	datac => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entries\(0),
	datae => \ALT_INV_SDRAM_RE_N~q\,
	dataf => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entries[1]~DUPLICATE_q\,
	combout => \Selector70~0_combout\);

-- Location: LABCELL_X30_Y16_N27
\RAMFULL_POINTER[5]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAMFULL_POINTER[5]~2_combout\ = ( BT656_ENDFRAME(2) & ( \Selector70~0_combout\ & ( (\BUFF_CTRL.ST1~q\) # (\BUFF_CTRL.ST2~q\) ) ) ) # ( !BT656_ENDFRAME(2) & ( \Selector70~0_combout\ & ( ((\BUFF_CTRL.ST1~q\ & !\KEY[1]~input_o\)) # (\BUFF_CTRL.ST2~q\) ) ) ) 
-- # ( BT656_ENDFRAME(2) & ( !\Selector70~0_combout\ & ( \BUFF_CTRL.ST1~q\ ) ) ) # ( !BT656_ENDFRAME(2) & ( !\Selector70~0_combout\ & ( (\BUFF_CTRL.ST1~q\ & !\KEY[1]~input_o\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100110011001101110101011101010111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_BUFF_CTRL.ST2~q\,
	datab => \ALT_INV_BUFF_CTRL.ST1~q\,
	datac => \ALT_INV_KEY[1]~input_o\,
	datae => ALT_INV_BT656_ENDFRAME(2),
	dataf => \ALT_INV_Selector70~0_combout\,
	combout => \RAMFULL_POINTER[5]~2_combout\);

-- Location: FF_X33_Y36_N26
\RAMFULL_POINTER[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Selector55~0_combout\,
	sclr => \RAMFULL_POINTER[5]~1_combout\,
	ena => \RAMFULL_POINTER[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => RAMFULL_POINTER(4));

-- Location: MLABCELL_X34_Y36_N45
\Add3~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add3~33_sumout\ = SUM(( RAMFULL_POINTER(5) ) + ( GND ) + ( \Add3~30\ ))
-- \Add3~34\ = CARRY(( RAMFULL_POINTER(5) ) + ( GND ) + ( \Add3~30\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_RAMFULL_POINTER(5),
	cin => \Add3~30\,
	sumout => \Add3~33_sumout\,
	cout => \Add3~34\);

-- Location: LABCELL_X33_Y36_N30
\Selector54~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector54~0_combout\ = ( \Add3~33_sumout\ & ( \BUFF_CTRL.ST2~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_BUFF_CTRL.ST2~q\,
	dataf => \ALT_INV_Add3~33_sumout\,
	combout => \Selector54~0_combout\);

-- Location: FF_X33_Y36_N32
\RAMFULL_POINTER[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Selector54~0_combout\,
	sclr => \RAMFULL_POINTER[5]~1_combout\,
	ena => \RAMFULL_POINTER[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => RAMFULL_POINTER(5));

-- Location: MLABCELL_X34_Y36_N48
\Add3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add3~1_sumout\ = SUM(( RAMFULL_POINTER(6) ) + ( GND ) + ( \Add3~34\ ))
-- \Add3~2\ = CARRY(( RAMFULL_POINTER(6) ) + ( GND ) + ( \Add3~34\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_RAMFULL_POINTER(6),
	cin => \Add3~34\,
	sumout => \Add3~1_sumout\,
	cout => \Add3~2\);

-- Location: LABCELL_X33_Y36_N18
\Selector53~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector53~0_combout\ = (\BUFF_CTRL.ST2~q\ & \Add3~1_sumout\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_BUFF_CTRL.ST2~q\,
	datad => \ALT_INV_Add3~1_sumout\,
	combout => \Selector53~0_combout\);

-- Location: FF_X33_Y36_N20
\RAMFULL_POINTER[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Selector53~0_combout\,
	sclr => \RAMFULL_POINTER[5]~1_combout\,
	ena => \RAMFULL_POINTER[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => RAMFULL_POINTER(6));

-- Location: MLABCELL_X34_Y36_N51
\Add3~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add3~5_sumout\ = SUM(( RAMFULL_POINTER(7) ) + ( GND ) + ( \Add3~2\ ))
-- \Add3~6\ = CARRY(( RAMFULL_POINTER(7) ) + ( GND ) + ( \Add3~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_RAMFULL_POINTER(7),
	cin => \Add3~2\,
	sumout => \Add3~5_sumout\,
	cout => \Add3~6\);

-- Location: LABCELL_X33_Y36_N15
\Selector52~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector52~0_combout\ = ( \Add3~5_sumout\ & ( \BUFF_CTRL.ST2~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_BUFF_CTRL.ST2~q\,
	dataf => \ALT_INV_Add3~5_sumout\,
	combout => \Selector52~0_combout\);

-- Location: FF_X33_Y36_N17
\RAMFULL_POINTER[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Selector52~0_combout\,
	sclr => \RAMFULL_POINTER[5]~1_combout\,
	ena => \RAMFULL_POINTER[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => RAMFULL_POINTER(7));

-- Location: MLABCELL_X34_Y36_N54
\Add3~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add3~9_sumout\ = SUM(( RAMFULL_POINTER(8) ) + ( GND ) + ( \Add3~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_RAMFULL_POINTER(8),
	cin => \Add3~6\,
	sumout => \Add3~9_sumout\);

-- Location: LABCELL_X33_Y36_N21
\Selector51~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector51~0_combout\ = ( \BUFF_CTRL.ST2~q\ & ( \Add3~9_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add3~9_sumout\,
	dataf => \ALT_INV_BUFF_CTRL.ST2~q\,
	combout => \Selector51~0_combout\);

-- Location: FF_X33_Y36_N23
\RAMFULL_POINTER[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Selector51~0_combout\,
	sclr => \RAMFULL_POINTER[5]~1_combout\,
	ena => \RAMFULL_POINTER[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => RAMFULL_POINTER(8));

-- Location: LABCELL_X33_Y36_N12
\RAMFULL_POINTER[5]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAMFULL_POINTER[5]~0_combout\ = ( RAMFULL_POINTER(3) & ( (RAMFULL_POINTER(8) & (RAMFULL_POINTER(5) & (RAMFULL_POINTER(4) & RAMFULL_POINTER(2)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000010000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_RAMFULL_POINTER(8),
	datab => ALT_INV_RAMFULL_POINTER(5),
	datac => ALT_INV_RAMFULL_POINTER(4),
	datad => ALT_INV_RAMFULL_POINTER(2),
	dataf => ALT_INV_RAMFULL_POINTER(3),
	combout => \RAMFULL_POINTER[5]~0_combout\);

-- Location: LABCELL_X33_Y36_N36
\RAMFULL_POINTER[5]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAMFULL_POINTER[5]~1_combout\ = ( RAMFULL_POINTER(0) & ( \BUFF_CTRL.ST2~q\ & ( (RAMFULL_POINTER(1) & (\RAMFULL_POINTER[5]~0_combout\ & (RAMFULL_POINTER(6) & RAMFULL_POINTER(7)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_RAMFULL_POINTER(1),
	datab => \ALT_INV_RAMFULL_POINTER[5]~0_combout\,
	datac => ALT_INV_RAMFULL_POINTER(6),
	datad => ALT_INV_RAMFULL_POINTER(7),
	datae => ALT_INV_RAMFULL_POINTER(0),
	dataf => \ALT_INV_BUFF_CTRL.ST2~q\,
	combout => \RAMFULL_POINTER[5]~1_combout\);

-- Location: FF_X33_Y36_N56
\RAMFULL_POINTER[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Selector59~0_combout\,
	sclr => \RAMFULL_POINTER[5]~1_combout\,
	ena => \RAMFULL_POINTER[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => RAMFULL_POINTER(0));

-- Location: MLABCELL_X34_Y36_N33
\Add3~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add3~17_sumout\ = SUM(( RAMFULL_POINTER(1) ) + ( GND ) + ( \Add3~14\ ))
-- \Add3~18\ = CARRY(( RAMFULL_POINTER(1) ) + ( GND ) + ( \Add3~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_RAMFULL_POINTER(1),
	cin => \Add3~14\,
	sumout => \Add3~17_sumout\,
	cout => \Add3~18\);

-- Location: LABCELL_X33_Y36_N57
\Selector58~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector58~0_combout\ = ( \Add3~17_sumout\ ) # ( !\Add3~17_sumout\ & ( !\BUFF_CTRL.ST2~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_BUFF_CTRL.ST2~q\,
	dataf => \ALT_INV_Add3~17_sumout\,
	combout => \Selector58~0_combout\);

-- Location: FF_X33_Y36_N59
\RAMFULL_POINTER[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Selector58~0_combout\,
	sclr => \RAMFULL_POINTER[5]~1_combout\,
	ena => \RAMFULL_POINTER[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => RAMFULL_POINTER(1));

-- Location: MLABCELL_X34_Y36_N36
\Add3~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add3~21_sumout\ = SUM(( RAMFULL_POINTER(2) ) + ( GND ) + ( \Add3~18\ ))
-- \Add3~22\ = CARRY(( RAMFULL_POINTER(2) ) + ( GND ) + ( \Add3~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_RAMFULL_POINTER(2),
	cin => \Add3~18\,
	sumout => \Add3~21_sumout\,
	cout => \Add3~22\);

-- Location: LABCELL_X33_Y36_N27
\Selector57~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector57~0_combout\ = ( \BUFF_CTRL.ST2~q\ & ( \Add3~21_sumout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \ALT_INV_Add3~21_sumout\,
	dataf => \ALT_INV_BUFF_CTRL.ST2~q\,
	combout => \Selector57~0_combout\);

-- Location: FF_X33_Y36_N29
\RAMFULL_POINTER[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Selector57~0_combout\,
	sclr => \RAMFULL_POINTER[5]~1_combout\,
	ena => \RAMFULL_POINTER[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => RAMFULL_POINTER(2));

-- Location: LABCELL_X33_Y36_N33
\Selector56~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector56~0_combout\ = ( \Add3~25_sumout\ ) # ( !\Add3~25_sumout\ & ( !\BUFF_CTRL.ST2~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010101010101010101010101010101011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_BUFF_CTRL.ST2~q\,
	dataf => \ALT_INV_Add3~25_sumout\,
	combout => \Selector56~0_combout\);

-- Location: FF_X33_Y36_N35
\RAMFULL_POINTER[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Selector56~0_combout\,
	sclr => \RAMFULL_POINTER[5]~1_combout\,
	ena => \RAMFULL_POINTER[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => RAMFULL_POINTER(3));

-- Location: FF_X33_Y37_N23
\RAMADDR2_bin[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \binary~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => RAMADDR2_bin(5));

-- Location: FF_X33_Y37_N5
\RAMADDR2_bin[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \binary~22_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => RAMADDR2_bin(4));

-- Location: LABCELL_X33_Y36_N6
\Equal1~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \Equal1~2_combout\ = ( RAMADDR2_bin(3) & ( RAMFULL_POINTER(4) & ( (RAMFULL_POINTER(3) & (RAMADDR2_bin(4) & (!RAMADDR2_bin(5) $ (RAMFULL_POINTER(5))))) ) ) ) # ( !RAMADDR2_bin(3) & ( RAMFULL_POINTER(4) & ( (!RAMFULL_POINTER(3) & (RAMADDR2_bin(4) & 
-- (!RAMADDR2_bin(5) $ (RAMFULL_POINTER(5))))) ) ) ) # ( RAMADDR2_bin(3) & ( !RAMFULL_POINTER(4) & ( (RAMFULL_POINTER(3) & (!RAMADDR2_bin(4) & (!RAMADDR2_bin(5) $ (RAMFULL_POINTER(5))))) ) ) ) # ( !RAMADDR2_bin(3) & ( !RAMFULL_POINTER(4) & ( 
-- (!RAMFULL_POINTER(3) & (!RAMADDR2_bin(4) & (!RAMADDR2_bin(5) $ (RAMFULL_POINTER(5))))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000100000010000000001000000001000000000100000010000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_RAMFULL_POINTER(3),
	datab => ALT_INV_RAMADDR2_bin(5),
	datac => ALT_INV_RAMADDR2_bin(4),
	datad => ALT_INV_RAMFULL_POINTER(5),
	datae => ALT_INV_RAMADDR2_bin(3),
	dataf => ALT_INV_RAMFULL_POINTER(4),
	combout => \Equal1~2_combout\);

-- Location: LABCELL_X29_Y20_N6
\VGAFLAG~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGAFLAG~0_combout\ = ( VGAFLAG(0) & ( \Equal1~1_combout\ & ( !NEXTFRAME(2) ) ) ) # ( !VGAFLAG(0) & ( \Equal1~1_combout\ & ( (\Equal1~2_combout\ & (!NEXTFRAME(2) & (!\BUFF_WAIT~q\ & \Equal1~0_combout\))) ) ) ) # ( VGAFLAG(0) & ( !\Equal1~1_combout\ & ( 
-- !NEXTFRAME(2) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011001100110000000000010000001100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Equal1~2_combout\,
	datab => ALT_INV_NEXTFRAME(2),
	datac => \ALT_INV_BUFF_WAIT~q\,
	datad => \ALT_INV_Equal1~0_combout\,
	datae => ALT_INV_VGAFLAG(0),
	dataf => \ALT_INV_Equal1~1_combout\,
	combout => \VGAFLAG~0_combout\);

-- Location: FF_X29_Y20_N7
\VGAFLAG[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \VGAFLAG~0_combout\,
	ena => \BUFF_CTRL.ST2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => VGAFLAG(0));

-- Location: LABCELL_X29_Y20_N54
\VGAFLAG[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGAFLAG[1]~feeder_combout\ = ( VGAFLAG(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_VGAFLAG(0),
	combout => \VGAFLAG[1]~feeder_combout\);

-- Location: FF_X29_Y20_N55
\VGAFLAG[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \VGAFLAG[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => VGAFLAG(1));

-- Location: FF_X29_Y20_N37
\VGAFLAG[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => VGAFLAG(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => VGAFLAG(2));

-- Location: FF_X29_Y25_N56
\u1|VGA_FRAMESTART\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \u1|Equal0~2_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|VGA_FRAMESTART~q\);

-- Location: LABCELL_X29_Y25_N57
\VGABEGIN~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \VGABEGIN~0_combout\ = ( \VGABEGIN~q\ & ( !\u1|VGA_FRAMEEND~q\ ) ) # ( !\VGABEGIN~q\ & ( (VGAFLAG(2) & \u1|VGA_FRAMESTART~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101110011001100110000000000010101011100110011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_VGAFLAG(2),
	datab => \u1|ALT_INV_VGA_FRAMEEND~q\,
	datad => \u1|ALT_INV_VGA_FRAMESTART~q\,
	datae => \ALT_INV_VGABEGIN~q\,
	combout => \VGABEGIN~0_combout\);

-- Location: FF_X29_Y25_N58
VGABEGIN : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \VGABEGIN~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \VGABEGIN~q\);

-- Location: LABCELL_X29_Y25_N42
\process_3~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \process_3~1_combout\ = (\u1|VGA_FRAMEEND~q\ & \VGABEGIN~q\)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000011000000110000001100000011000000110000001100000011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u1|ALT_INV_VGA_FRAMEEND~q\,
	datac => \ALT_INV_VGABEGIN~q\,
	combout => \process_3~1_combout\);

-- Location: FF_X29_Y25_N43
\NEXTFRAME[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \process_3~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => NEXTFRAME(0));

-- Location: FF_X29_Y25_N25
\NEXTFRAME[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => NEXTFRAME(0),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => NEXTFRAME(1));

-- Location: FF_X29_Y12_N53
\NEXTFRAME[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => NEXTFRAME(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => NEXTFRAME(2));

-- Location: LABCELL_X29_Y12_N51
\Selector2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector2~0_combout\ = (\BUFF_CTRL.ST2~q\ & NEXTFRAME(2))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010100000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_BUFF_CTRL.ST2~q\,
	datad => ALT_INV_NEXTFRAME(2),
	combout => \Selector2~0_combout\);

-- Location: LABCELL_X29_Y12_N30
\Selector2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector2~1_combout\ = ( \BUFF_CTRL.ST0~q\ & ( !\Selector2~0_combout\ ) ) # ( !\BUFF_CTRL.ST0~q\ & ( (!\Selector2~0_combout\ & TV_FLAG(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010101010101010101000100010001000101010101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Selector2~0_combout\,
	datab => ALT_INV_TV_FLAG(2),
	datae => \ALT_INV_BUFF_CTRL.ST0~q\,
	combout => \Selector2~1_combout\);

-- Location: FF_X29_Y12_N31
\BUFF_CTRL.ST0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Selector2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BUFF_CTRL.ST0~q\);

-- Location: LABCELL_X29_Y12_N12
\Selector3~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector3~0_combout\ = ( !\BUFF_CTRL.ST1~q\ & ( BT656_ENDFRAME(2) & ( (TV_FLAG(2) & (!\BUFF_CTRL.ST0~q\ & !\Selector2~0_combout\)) ) ) ) # ( \BUFF_CTRL.ST1~q\ & ( !BT656_ENDFRAME(2) & ( (\KEY[1]~input_o\ & !\Selector2~0_combout\) ) ) ) # ( 
-- !\BUFF_CTRL.ST1~q\ & ( !BT656_ENDFRAME(2) & ( (TV_FLAG(2) & (!\BUFF_CTRL.ST0~q\ & !\Selector2~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000000000010101010000000000110000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_KEY[1]~input_o\,
	datab => ALT_INV_TV_FLAG(2),
	datac => \ALT_INV_BUFF_CTRL.ST0~q\,
	datad => \ALT_INV_Selector2~0_combout\,
	datae => \ALT_INV_BUFF_CTRL.ST1~q\,
	dataf => ALT_INV_BT656_ENDFRAME(2),
	combout => \Selector3~0_combout\);

-- Location: FF_X29_Y12_N14
\BUFF_CTRL.ST1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Selector3~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BUFF_CTRL.ST1~q\);

-- Location: LABCELL_X29_Y12_N39
\BUFF_CTRL.ST2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \BUFF_CTRL.ST2~0_combout\ = (!NEXTFRAME(2) & (\BUFF_CTRL.ST2~q\ & ((!TV_FLAG(2)) # (\BUFF_CTRL.ST0~q\))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011000100000000001100010000000000110001000000000011000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_BUFF_CTRL.ST0~q\,
	datab => ALT_INV_NEXTFRAME(2),
	datac => ALT_INV_TV_FLAG(2),
	datad => \ALT_INV_BUFF_CTRL.ST2~q\,
	combout => \BUFF_CTRL.ST2~0_combout\);

-- Location: LABCELL_X29_Y12_N6
\BUFF_CTRL.ST2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \BUFF_CTRL.ST2~1_combout\ = ( BT656_ENDFRAME(2) & ( (\BUFF_CTRL.ST2~0_combout\) # (\BUFF_CTRL.ST1~q\) ) ) # ( !BT656_ENDFRAME(2) & ( ((\BUFF_CTRL.ST1~q\ & !\KEY[1]~input_o\)) # (\BUFF_CTRL.ST2~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000011111111001100111111111100110000111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \ALT_INV_BUFF_CTRL.ST1~q\,
	datac => \ALT_INV_KEY[1]~input_o\,
	datad => \ALT_INV_BUFF_CTRL.ST2~0_combout\,
	datae => ALT_INV_BT656_ENDFRAME(2),
	combout => \BUFF_CTRL.ST2~1_combout\);

-- Location: FF_X29_Y12_N8
\BUFF_CTRL.ST2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \BUFF_CTRL.ST2~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BUFF_CTRL.ST2~q\);

-- Location: LABCELL_X30_Y14_N57
\Selector21~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector21~0_combout\ = ( SDRAM_ADDR1(10) & ( SDRAM_ADDR2(10) & ( (\Add1~17_sumout\) # (\BUFF_CTRL.ST2~q\) ) ) ) # ( !SDRAM_ADDR1(10) & ( SDRAM_ADDR2(10) & ( (!\BUFF_CTRL.ST2~q\ & (\Add1~17_sumout\)) # (\BUFF_CTRL.ST2~q\ & ((\ODD~q\))) ) ) ) # ( 
-- SDRAM_ADDR1(10) & ( !SDRAM_ADDR2(10) & ( (!\BUFF_CTRL.ST2~q\ & (\Add1~17_sumout\)) # (\BUFF_CTRL.ST2~q\ & ((!\ODD~q\))) ) ) ) # ( !SDRAM_ADDR1(10) & ( !SDRAM_ADDR2(10) & ( (!\BUFF_CTRL.ST2~q\ & \Add1~17_sumout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010011101110010001000100010011101110111011101110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_BUFF_CTRL.ST2~q\,
	datab => \ALT_INV_Add1~17_sumout\,
	datad => \ALT_INV_ODD~q\,
	datae => ALT_INV_SDRAM_ADDR1(10),
	dataf => ALT_INV_SDRAM_ADDR2(10),
	combout => \Selector21~0_combout\);

-- Location: FF_X30_Y14_N59
\SDRAM_ADDR[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Selector21~0_combout\,
	sclr => \SDRAM_ADDR[7]~0_combout\,
	ena => \SDRAM_ADDR[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => SDRAM_ADDR(10));

-- Location: FF_X28_Y7_N38
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => SDRAM_ADDR(10),
	sload => VCC,
	ena => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[43]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(28));

-- Location: FF_X28_Y7_N28
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[28]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => SDRAM_ADDR(10),
	sload => VCC,
	ena => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[43]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\(28));

-- Location: LABCELL_X27_Y7_N27
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[28]~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[28]~12_combout\ = ( \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(28) & ( 
-- (\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\(28)) # (\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_address~q\) ) ) # ( 
-- !\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(28) & ( (!\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_address~q\ & 
-- \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\(28)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100000011000000110000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_rd_address~q\,
	datac => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_0\(28),
	dataf => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_1\(28),
	combout => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[28]~12_combout\);

-- Location: FF_X27_Y7_N29
\u0|new_sdram_controller_0|active_addr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[28]~12_combout\,
	ena => \u0|new_sdram_controller_0|active_rnw~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|active_addr\(10));

-- Location: MLABCELL_X28_Y7_N21
\u0|new_sdram_controller_0|Equal2~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|Equal2~0_combout\ = ( \u0|new_sdram_controller_0|active_addr\(10) & ( (!\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_address~DUPLICATE_q\ & 
-- ((!\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\(28)))) # (\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_address~DUPLICATE_q\ & 
-- (!\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(28))) ) ) # ( !\u0|new_sdram_controller_0|active_addr\(10) & ( 
-- (!\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_address~DUPLICATE_q\ & ((\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\(28)))) # 
-- (\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_address~DUPLICATE_q\ & (\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(28))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000011110101010111110000101010101111000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_1\(28),
	datac => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_0\(28),
	datad => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_rd_address~DUPLICATE_q\,
	dataf => \u0|new_sdram_controller_0|ALT_INV_active_addr\(10),
	combout => \u0|new_sdram_controller_0|Equal2~0_combout\);

-- Location: FF_X27_Y7_N38
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => SDRAM_ADDR(13),
	sload => VCC,
	ena => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[43]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\(31));

-- Location: FF_X27_Y6_N11
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[31]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => SDRAM_ADDR(13),
	sload => VCC,
	ena => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[43]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(31));

-- Location: LABCELL_X27_Y7_N9
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[31]~19\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[31]~19_combout\ = (!\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_address~q\ & 
-- (\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\(31))) # (\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_address~q\ & 
-- ((\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(31))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001110111010001000111011101000100011101110100010001110111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_0\(31),
	datab => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_rd_address~q\,
	datad => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_1\(31),
	combout => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[31]~19_combout\);

-- Location: FF_X27_Y7_N10
\u0|new_sdram_controller_0|active_addr[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[31]~19_combout\,
	ena => \u0|new_sdram_controller_0|active_rnw~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|active_addr\(13));

-- Location: LABCELL_X27_Y7_N24
\u0|new_sdram_controller_0|Equal3~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|Equal3~4_combout\ = ( \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(31) & ( !\u0|new_sdram_controller_0|active_addr\(13) $ 
-- (((!\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_address~q\ & !\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\(31)))) ) ) # ( 
-- !\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(31) & ( !\u0|new_sdram_controller_0|active_addr\(13) $ (((!\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\(31)) # 
-- (\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_address~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110011110011000011001111001100111111110000000011111111000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_rd_address~q\,
	datac => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_0\(31),
	datad => \u0|new_sdram_controller_0|ALT_INV_active_addr\(13),
	dataf => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_1\(31),
	combout => \u0|new_sdram_controller_0|Equal3~4_combout\);

-- Location: LABCELL_X29_Y14_N42
\Add6~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add6~21_sumout\ = SUM(( SDRAM_ADDR2(24) ) + ( GND ) + ( \Add6~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_SDRAM_ADDR2(24),
	cin => \Add6~14\,
	sumout => \Add6~21_sumout\);

-- Location: FF_X29_Y14_N43
\SDRAM_ADDR2[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Add6~21_sumout\,
	sclr => \ALT_INV_BUFF_CTRL.ST2~q\,
	ena => \RAMFULL_POINTER[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => SDRAM_ADDR2(24));

-- Location: LABCELL_X30_Y12_N42
\Add5~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add5~21_sumout\ = SUM(( SDRAM_ADDR1(24) ) + ( GND ) + ( \Add5~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => ALT_INV_SDRAM_ADDR1(24),
	cin => \Add5~14\,
	sumout => \Add5~21_sumout\);

-- Location: FF_X30_Y12_N43
\SDRAM_ADDR1[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Add5~21_sumout\,
	sclr => \ALT_INV_BUFF_CTRL.ST2~q\,
	ena => \RAMFULL_POINTER[5]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => SDRAM_ADDR1(24));

-- Location: LABCELL_X29_Y10_N42
\Add1~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \Add1~21_sumout\ = SUM(( SDRAM_ADDR(24) ) + ( GND ) + ( \Add1~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_SDRAM_ADDR(24),
	cin => \Add1~14\,
	sumout => \Add1~21_sumout\);

-- Location: LABCELL_X30_Y10_N6
\Selector7~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector7~0_combout\ = ( \Add1~21_sumout\ & ( (!\BUFF_CTRL.ST2~q\) # ((!\ODD~q\ & ((SDRAM_ADDR1(24)))) # (\ODD~q\ & (SDRAM_ADDR2(24)))) ) ) # ( !\Add1~21_sumout\ & ( (\BUFF_CTRL.ST2~q\ & ((!\ODD~q\ & ((SDRAM_ADDR1(24)))) # (\ODD~q\ & (SDRAM_ADDR2(24))))) 
-- ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000001100000101111100111111010100000011000001011111001111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_SDRAM_ADDR2(24),
	datab => ALT_INV_SDRAM_ADDR1(24),
	datac => \ALT_INV_BUFF_CTRL.ST2~q\,
	datad => \ALT_INV_ODD~q\,
	datae => \ALT_INV_Add1~21_sumout\,
	combout => \Selector7~0_combout\);

-- Location: FF_X30_Y10_N8
\SDRAM_ADDR[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \Selector7~0_combout\,
	sclr => \SDRAM_ADDR[7]~0_combout\,
	ena => \SDRAM_ADDR[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => SDRAM_ADDR(24));

-- Location: FF_X27_Y7_N53
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => SDRAM_ADDR(24),
	sload => VCC,
	ena => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[43]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\(42));

-- Location: FF_X28_Y7_N59
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[42]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => SDRAM_ADDR(24),
	sload => VCC,
	ena => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[43]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(42));

-- Location: LABCELL_X27_Y7_N33
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[42]~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[42]~13_combout\ = (!\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_address~q\ & 
-- (\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\(42))) # (\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_address~q\ & 
-- ((\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(42))))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100011101000111010001110100011101000111010001110100011101000111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_0\(42),
	datab => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_rd_address~q\,
	datac => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_1\(42),
	combout => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[42]~13_combout\);

-- Location: FF_X27_Y7_N35
\u0|new_sdram_controller_0|active_addr[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[42]~13_combout\,
	ena => \u0|new_sdram_controller_0|active_rnw~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|active_addr\(24));

-- Location: LABCELL_X27_Y7_N6
\u0|new_sdram_controller_0|Equal2~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|Equal2~1_combout\ = ( \u0|new_sdram_controller_0|active_addr\(24) & ( (!\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_address~q\ & 
-- (!\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\(42))) # (\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_address~q\ & 
-- ((!\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(42)))) ) ) # ( !\u0|new_sdram_controller_0|active_addr\(24) & ( (!\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_address~q\ & 
-- (\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\(42))) # (\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_address~q\ & 
-- ((\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(42)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000111111000011000011111111110011110000001111001111000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_rd_address~q\,
	datac => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_0\(42),
	datad => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_1\(42),
	dataf => \u0|new_sdram_controller_0|ALT_INV_active_addr\(24),
	combout => \u0|new_sdram_controller_0|Equal2~1_combout\);

-- Location: LABCELL_X27_Y7_N18
\u0|new_sdram_controller_0|active_cs_n~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|active_cs_n~0_combout\ = ( \u0|new_sdram_controller_0|Selector31~0_combout\ & ( (!\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\ & (((\u0|new_sdram_controller_0|active_cs_n~q\)))) # 
-- (\u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\ & (((!\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|Equal1~0_combout\ & \u0|new_sdram_controller_0|active_cs_n~q\)) # 
-- (\u0|new_sdram_controller_0|refresh_request~q\))) ) ) # ( !\u0|new_sdram_controller_0|Selector31~0_combout\ & ( \u0|new_sdram_controller_0|active_cs_n~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000011111110110000001111111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_Equal1~0_combout\,
	datab => \u0|new_sdram_controller_0|ALT_INV_refresh_request~q\,
	datac => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~q\,
	datad => \u0|new_sdram_controller_0|ALT_INV_active_cs_n~q\,
	dataf => \u0|new_sdram_controller_0|ALT_INV_Selector31~0_combout\,
	combout => \u0|new_sdram_controller_0|active_cs_n~0_combout\);

-- Location: FF_X27_Y7_N20
\u0|new_sdram_controller_0|active_cs_n\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|active_cs_n~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|active_cs_n~q\);

-- Location: LABCELL_X27_Y7_N57
\u0|new_sdram_controller_0|pending~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|pending~1_combout\ = ( \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\(43) & ( (!\u0|new_sdram_controller_0|active_cs_n~q\ & (!\u0|new_sdram_controller_0|active_rnw~q\ $ 
-- (((!\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_address~q\) # (\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(43)))))) ) ) # ( 
-- !\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\(43) & ( (!\u0|new_sdram_controller_0|active_cs_n~q\ & (!\u0|new_sdram_controller_0|active_rnw~q\ $ 
-- (((\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_address~q\ & \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(43)))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1010000010000010101000001000001000101000000010100010100000001010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|new_sdram_controller_0|ALT_INV_active_cs_n~q\,
	datab => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_rd_address~q\,
	datac => \u0|new_sdram_controller_0|ALT_INV_active_rnw~q\,
	datad => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_1\(43),
	dataf => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_0\(43),
	combout => \u0|new_sdram_controller_0|pending~1_combout\);

-- Location: FF_X27_Y5_N17
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => SDRAM_ADDR(11),
	sload => VCC,
	ena => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[43]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\(29));

-- Location: FF_X27_Y5_N46
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[29]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => SDRAM_ADDR(11),
	sload => VCC,
	ena => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[43]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(29));

-- Location: LABCELL_X27_Y5_N3
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[29]~14\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[29]~14_combout\ = ( \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_address~q\ & ( 
-- \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(29) ) ) # ( !\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_address~q\ & ( 
-- \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\(29) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000011110000111100110011001100110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_0\(29),
	datac => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_1\(29),
	datae => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_rd_address~q\,
	combout => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[29]~14_combout\);

-- Location: FF_X27_Y5_N5
\u0|new_sdram_controller_0|active_addr[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[29]~14_combout\,
	ena => \u0|new_sdram_controller_0|active_rnw~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|active_addr\(11));

-- Location: LABCELL_X27_Y5_N48
\u0|new_sdram_controller_0|Equal3~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|Equal3~2_combout\ = ( \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(29) & ( !\u0|new_sdram_controller_0|active_addr\(11) $ 
-- (((!\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\(29) & !\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_address~q\))) ) ) # ( 
-- !\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(29) & ( !\u0|new_sdram_controller_0|active_addr\(11) $ (((!\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\(29)) # 
-- (\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_address~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011110000001111001111000000111100111100111100000011110011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_0\(29),
	datac => \u0|new_sdram_controller_0|ALT_INV_active_addr\(11),
	datad => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_rd_address~q\,
	dataf => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_1\(29),
	combout => \u0|new_sdram_controller_0|Equal3~2_combout\);

-- Location: FF_X27_Y6_N26
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => SDRAM_ADDR(12),
	sload => VCC,
	ena => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[43]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(30));

-- Location: FF_X27_Y6_N32
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[30]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => SDRAM_ADDR(12),
	sload => VCC,
	ena => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[43]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\(30));

-- Location: MLABCELL_X25_Y6_N3
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[30]~18\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[30]~18_combout\ = ( \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_address~q\ & ( 
-- \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(30) ) ) # ( !\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_address~q\ & ( 
-- \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(30) & ( \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\(30) ) ) ) # ( 
-- !\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_address~q\ & ( !\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(30) & ( 
-- \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\(30) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101000000000000000001010101010101011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_0\(30),
	datae => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_rd_address~q\,
	dataf => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_1\(30),
	combout => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[30]~18_combout\);

-- Location: FF_X25_Y6_N4
\u0|new_sdram_controller_0|active_addr[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[30]~18_combout\,
	ena => \u0|new_sdram_controller_0|active_rnw~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|active_addr\(12));

-- Location: LABCELL_X27_Y6_N15
\u0|new_sdram_controller_0|Equal3~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|Equal3~3_combout\ = ( \u0|new_sdram_controller_0|active_addr\(12) & ( (!\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_address~q\ & 
-- ((!\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\(30)))) # (\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_address~q\ & 
-- (!\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(30))) ) ) # ( !\u0|new_sdram_controller_0|active_addr\(12) & ( (!\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_address~q\ & 
-- ((\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\(30)))) # (\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_address~q\ & 
-- (\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(30))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111101010101000011110101010111110000101010101111000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_1\(30),
	datac => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_0\(30),
	datad => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_rd_address~q\,
	dataf => \u0|new_sdram_controller_0|ALT_INV_active_addr\(12),
	combout => \u0|new_sdram_controller_0|Equal3~3_combout\);

-- Location: MLABCELL_X28_Y7_N24
\u0|new_sdram_controller_0|pending~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|pending~2_combout\ = ( !\u0|new_sdram_controller_0|Equal3~2_combout\ & ( !\u0|new_sdram_controller_0|Equal3~3_combout\ & ( (!\u0|new_sdram_controller_0|Equal2~0_combout\ & (!\u0|new_sdram_controller_0|Equal3~4_combout\ & 
-- (!\u0|new_sdram_controller_0|Equal2~1_combout\ & \u0|new_sdram_controller_0|pending~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|new_sdram_controller_0|ALT_INV_Equal2~0_combout\,
	datab => \u0|new_sdram_controller_0|ALT_INV_Equal3~4_combout\,
	datac => \u0|new_sdram_controller_0|ALT_INV_Equal2~1_combout\,
	datad => \u0|new_sdram_controller_0|ALT_INV_pending~1_combout\,
	datae => \u0|new_sdram_controller_0|ALT_INV_Equal3~2_combout\,
	dataf => \u0|new_sdram_controller_0|ALT_INV_Equal3~3_combout\,
	combout => \u0|new_sdram_controller_0|pending~2_combout\);

-- Location: FF_X27_Y6_N13
\u0|new_sdram_controller_0|m_state.001000000~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|Selector31~1_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|m_state.001000000~DUPLICATE_q\);

-- Location: MLABCELL_X28_Y5_N21
\u0|new_sdram_controller_0|m_count[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|m_count[1]~1_combout\ = ( \u0|new_sdram_controller_0|m_count[3]~DUPLICATE_q\ & ( !\u0|new_sdram_controller_0|m_state.001000000~DUPLICATE_q\ ) ) # ( !\u0|new_sdram_controller_0|m_count[3]~DUPLICATE_q\ & ( 
-- !\u0|new_sdram_controller_0|m_state.001000000~DUPLICATE_q\ & ( ((!\u0|new_sdram_controller_0|m_state.000000100~q\) # (\u0|new_sdram_controller_0|m_count[1]~DUPLICATE_q\)) # (\u0|new_sdram_controller_0|m_count\(2)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111011111110111111111111111111100000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|new_sdram_controller_0|ALT_INV_m_count\(2),
	datab => \u0|new_sdram_controller_0|ALT_INV_m_count[1]~DUPLICATE_q\,
	datac => \u0|new_sdram_controller_0|ALT_INV_m_state.000000100~q\,
	datae => \u0|new_sdram_controller_0|ALT_INV_m_count[3]~DUPLICATE_q\,
	dataf => \u0|new_sdram_controller_0|ALT_INV_m_state.001000000~DUPLICATE_q\,
	combout => \u0|new_sdram_controller_0|m_count[1]~1_combout\);

-- Location: MLABCELL_X28_Y5_N36
\u0|new_sdram_controller_0|m_count[1]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|m_count[1]~2_combout\ = ( \u0|new_sdram_controller_0|m_count[1]~0_combout\ & ( \u0|new_sdram_controller_0|m_count[1]~1_combout\ & ( 
-- (\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|Equal1~0_combout\ & ((!\u0|new_sdram_controller_0|pending~2_combout\) # ((!\u0|new_sdram_controller_0|pending~0_combout\) # 
-- (!\u0|new_sdram_controller_0|pending~3_combout\)))) ) ) ) # ( !\u0|new_sdram_controller_0|m_count[1]~0_combout\ & ( \u0|new_sdram_controller_0|m_count[1]~1_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000111100001110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|new_sdram_controller_0|ALT_INV_pending~2_combout\,
	datab => \u0|new_sdram_controller_0|ALT_INV_pending~0_combout\,
	datac => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_Equal1~0_combout\,
	datad => \u0|new_sdram_controller_0|ALT_INV_pending~3_combout\,
	datae => \u0|new_sdram_controller_0|ALT_INV_m_count[1]~0_combout\,
	dataf => \u0|new_sdram_controller_0|ALT_INV_m_count[1]~1_combout\,
	combout => \u0|new_sdram_controller_0|m_count[1]~2_combout\);

-- Location: MLABCELL_X28_Y5_N45
\u0|new_sdram_controller_0|m_count[0]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|m_count[0]~10_combout\ = ( \u0|new_sdram_controller_0|Selector29~8_combout\ & ( (!\u0|new_sdram_controller_0|Selector25~1_combout\ & ((!\u0|new_sdram_controller_0|m_count\(0)) # ((\u0|new_sdram_controller_0|m_state.010000000~q\) 
-- # (\u0|new_sdram_controller_0|m_state.000000010~q\)))) ) ) # ( !\u0|new_sdram_controller_0|Selector29~8_combout\ & ( (!\u0|new_sdram_controller_0|Selector25~1_combout\ & ((\u0|new_sdram_controller_0|m_state.010000000~q\) # 
-- (\u0|new_sdram_controller_0|m_state.000000010~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101010101010000010101010101010001010101010101000101010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|new_sdram_controller_0|ALT_INV_Selector25~1_combout\,
	datab => \u0|new_sdram_controller_0|ALT_INV_m_count\(0),
	datac => \u0|new_sdram_controller_0|ALT_INV_m_state.000000010~q\,
	datad => \u0|new_sdram_controller_0|ALT_INV_m_state.010000000~q\,
	dataf => \u0|new_sdram_controller_0|ALT_INV_Selector29~8_combout\,
	combout => \u0|new_sdram_controller_0|m_count[0]~10_combout\);

-- Location: MLABCELL_X28_Y5_N24
\u0|new_sdram_controller_0|m_count[0]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|m_count[0]~11_combout\ = ( \u0|new_sdram_controller_0|m_count\(0) & ( \u0|new_sdram_controller_0|m_state.100000000~q\ ) ) # ( !\u0|new_sdram_controller_0|m_count\(0) & ( \u0|new_sdram_controller_0|m_state.100000000~q\ & ( 
-- (\u0|new_sdram_controller_0|m_count[1]~2_combout\ & ((!\u0|new_sdram_controller_0|m_count[1]~12_combout\) # (\u0|new_sdram_controller_0|Selector29~8_combout\))) ) ) ) # ( \u0|new_sdram_controller_0|m_count\(0) & ( 
-- !\u0|new_sdram_controller_0|m_state.100000000~q\ & ( (!\u0|new_sdram_controller_0|m_count[1]~2_combout\) # (((!\u0|new_sdram_controller_0|Selector29~8_combout\ & \u0|new_sdram_controller_0|m_count[1]~12_combout\)) # 
-- (\u0|new_sdram_controller_0|m_count[0]~10_combout\)) ) ) ) # ( !\u0|new_sdram_controller_0|m_count\(0) & ( !\u0|new_sdram_controller_0|m_state.100000000~q\ & ( (\u0|new_sdram_controller_0|m_count[1]~2_combout\ & 
-- (\u0|new_sdram_controller_0|m_count[0]~10_combout\ & ((!\u0|new_sdram_controller_0|m_count[1]~12_combout\) # (\u0|new_sdram_controller_0|Selector29~8_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010001101011101111111101010001010100011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|new_sdram_controller_0|ALT_INV_m_count[1]~2_combout\,
	datab => \u0|new_sdram_controller_0|ALT_INV_Selector29~8_combout\,
	datac => \u0|new_sdram_controller_0|ALT_INV_m_count[1]~12_combout\,
	datad => \u0|new_sdram_controller_0|ALT_INV_m_count[0]~10_combout\,
	datae => \u0|new_sdram_controller_0|ALT_INV_m_count\(0),
	dataf => \u0|new_sdram_controller_0|ALT_INV_m_state.100000000~q\,
	combout => \u0|new_sdram_controller_0|m_count[0]~11_combout\);

-- Location: FF_X28_Y5_N25
\u0|new_sdram_controller_0|m_count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|m_count[0]~11_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|m_count\(0));

-- Location: LABCELL_X29_Y5_N45
\u0|new_sdram_controller_0|m_count[2]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|m_count[2]~7_combout\ = ( \u0|new_sdram_controller_0|m_count[2]~3_combout\ & ( \u0|new_sdram_controller_0|m_count\(1) & ( (!\u0|new_sdram_controller_0|Selector25~1_combout\ & \u0|new_sdram_controller_0|m_count\(2)) ) ) ) # ( 
-- \u0|new_sdram_controller_0|m_count[2]~3_combout\ & ( !\u0|new_sdram_controller_0|m_count\(1) & ( (!\u0|new_sdram_controller_0|Selector25~1_combout\ & (!\u0|new_sdram_controller_0|m_count\(0) $ (\u0|new_sdram_controller_0|m_count\(2)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100010000010001000000000000000000000000010101010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|new_sdram_controller_0|ALT_INV_Selector25~1_combout\,
	datab => \u0|new_sdram_controller_0|ALT_INV_m_count\(0),
	datad => \u0|new_sdram_controller_0|ALT_INV_m_count\(2),
	datae => \u0|new_sdram_controller_0|ALT_INV_m_count[2]~3_combout\,
	dataf => \u0|new_sdram_controller_0|ALT_INV_m_count\(1),
	combout => \u0|new_sdram_controller_0|m_count[2]~7_combout\);

-- Location: MLABCELL_X28_Y5_N9
\u0|new_sdram_controller_0|m_count[1]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|m_count[1]~6_combout\ = ( \u0|new_sdram_controller_0|m_count[1]~12_combout\ & ( (\u0|new_sdram_controller_0|Selector29~8_combout\ & \u0|new_sdram_controller_0|m_count[1]~2_combout\) ) ) # ( 
-- !\u0|new_sdram_controller_0|m_count[1]~12_combout\ & ( \u0|new_sdram_controller_0|m_count[1]~2_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|new_sdram_controller_0|ALT_INV_Selector29~8_combout\,
	datad => \u0|new_sdram_controller_0|ALT_INV_m_count[1]~2_combout\,
	dataf => \u0|new_sdram_controller_0|ALT_INV_m_count[1]~12_combout\,
	combout => \u0|new_sdram_controller_0|m_count[1]~6_combout\);

-- Location: MLABCELL_X28_Y5_N6
\u0|new_sdram_controller_0|m_count[2]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|m_count[2]~8_combout\ = ( \u0|new_sdram_controller_0|m_state.100000000~q\ & ( (!\u0|new_sdram_controller_0|m_count[1]~6_combout\ & \u0|new_sdram_controller_0|m_count\(2)) ) ) # ( !\u0|new_sdram_controller_0|m_state.100000000~q\ 
-- & ( (!\u0|new_sdram_controller_0|m_count[1]~6_combout\ & (((\u0|new_sdram_controller_0|m_count\(2))))) # (\u0|new_sdram_controller_0|m_count[1]~6_combout\ & (\u0|new_sdram_controller_0|m_count[2]~7_combout\ & 
-- (!\u0|new_sdram_controller_0|m_state.010000000~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000011011100000100001101110000000000110011000000000011001100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|new_sdram_controller_0|ALT_INV_m_count[2]~7_combout\,
	datab => \u0|new_sdram_controller_0|ALT_INV_m_count[1]~6_combout\,
	datac => \u0|new_sdram_controller_0|ALT_INV_m_state.010000000~q\,
	datad => \u0|new_sdram_controller_0|ALT_INV_m_count\(2),
	dataf => \u0|new_sdram_controller_0|ALT_INV_m_state.100000000~q\,
	combout => \u0|new_sdram_controller_0|m_count[2]~8_combout\);

-- Location: FF_X28_Y5_N7
\u0|new_sdram_controller_0|m_count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|m_count[2]~8_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|m_count\(2));

-- Location: MLABCELL_X28_Y5_N54
\u0|new_sdram_controller_0|Selector25~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|Selector25~1_combout\ = ( \u0|new_sdram_controller_0|m_state.000100000~q\ & ( (!\u0|new_sdram_controller_0|m_count[1]~DUPLICATE_q\ & (!\u0|new_sdram_controller_0|m_count\(2) & 
-- !\u0|new_sdram_controller_0|m_count[3]~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011000000000000001100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|new_sdram_controller_0|ALT_INV_m_count[1]~DUPLICATE_q\,
	datac => \u0|new_sdram_controller_0|ALT_INV_m_count\(2),
	datad => \u0|new_sdram_controller_0|ALT_INV_m_count[3]~DUPLICATE_q\,
	dataf => \u0|new_sdram_controller_0|ALT_INV_m_state.000100000~q\,
	combout => \u0|new_sdram_controller_0|Selector25~1_combout\);

-- Location: LABCELL_X29_Y6_N15
\u0|new_sdram_controller_0|Selector37~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|Selector37~0_combout\ = ( !\u0|new_sdram_controller_0|m_state.001000000~q\ & ( (!\u0|new_sdram_controller_0|m_state.000100000~q\ & (!\u0|new_sdram_controller_0|m_state.000000100~q\ & ((!\u0|new_sdram_controller_0|init_done~q\) # 
-- (\u0|new_sdram_controller_0|m_state.000000001~q\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000100000001000100010000000100000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|new_sdram_controller_0|ALT_INV_m_state.000100000~q\,
	datab => \u0|new_sdram_controller_0|ALT_INV_m_state.000000100~q\,
	datac => \u0|new_sdram_controller_0|ALT_INV_m_state.000000001~q\,
	datad => \u0|new_sdram_controller_0|ALT_INV_init_done~q\,
	dataf => \u0|new_sdram_controller_0|ALT_INV_m_state.001000000~q\,
	combout => \u0|new_sdram_controller_0|Selector37~0_combout\);

-- Location: MLABCELL_X28_Y5_N39
\u0|new_sdram_controller_0|Selector37~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|Selector37~1_combout\ = ( \u0|new_sdram_controller_0|m_count[1]~0_combout\ & ( \u0|new_sdram_controller_0|Selector37~0_combout\ & ( 
-- (\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|Equal1~0_combout\ & ((!\u0|new_sdram_controller_0|pending~2_combout\) # ((!\u0|new_sdram_controller_0|pending~0_combout\) # 
-- (!\u0|new_sdram_controller_0|pending~3_combout\)))) ) ) ) # ( !\u0|new_sdram_controller_0|m_count[1]~0_combout\ & ( \u0|new_sdram_controller_0|Selector37~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111110000000011111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|new_sdram_controller_0|ALT_INV_pending~2_combout\,
	datab => \u0|new_sdram_controller_0|ALT_INV_pending~0_combout\,
	datac => \u0|new_sdram_controller_0|ALT_INV_pending~3_combout\,
	datad => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_Equal1~0_combout\,
	datae => \u0|new_sdram_controller_0|ALT_INV_m_count[1]~0_combout\,
	dataf => \u0|new_sdram_controller_0|ALT_INV_Selector37~0_combout\,
	combout => \u0|new_sdram_controller_0|Selector37~1_combout\);

-- Location: LABCELL_X27_Y6_N39
\u0|new_sdram_controller_0|Selector37~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|Selector37~2_combout\ = ( \u0|new_sdram_controller_0|m_next.010000000~q\ & ( \u0|new_sdram_controller_0|Selector37~1_combout\ & ( (!\u0|new_sdram_controller_0|refresh_request~q\ & 
-- (((!\u0|new_sdram_controller_0|m_addr~0_combout\)))) # (\u0|new_sdram_controller_0|refresh_request~q\ & (((!\u0|new_sdram_controller_0|pending~4_combout\ & !\u0|new_sdram_controller_0|m_addr~0_combout\)) # 
-- (\u0|new_sdram_controller_0|Selector31~0_combout\))) ) ) ) # ( !\u0|new_sdram_controller_0|m_next.010000000~q\ & ( \u0|new_sdram_controller_0|Selector37~1_combout\ & ( (\u0|new_sdram_controller_0|Selector31~0_combout\ & 
-- \u0|new_sdram_controller_0|refresh_request~q\) ) ) ) # ( \u0|new_sdram_controller_0|m_next.010000000~q\ & ( !\u0|new_sdram_controller_0|Selector37~1_combout\ ) ) # ( !\u0|new_sdram_controller_0|m_next.010000000~q\ & ( 
-- !\u0|new_sdram_controller_0|Selector37~1_combout\ & ( (\u0|new_sdram_controller_0|Selector31~0_combout\ & \u0|new_sdram_controller_0|refresh_request~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001111111111111111100010001000100011111110100010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|new_sdram_controller_0|ALT_INV_Selector31~0_combout\,
	datab => \u0|new_sdram_controller_0|ALT_INV_refresh_request~q\,
	datac => \u0|new_sdram_controller_0|ALT_INV_pending~4_combout\,
	datad => \u0|new_sdram_controller_0|ALT_INV_m_addr~0_combout\,
	datae => \u0|new_sdram_controller_0|ALT_INV_m_next.010000000~q\,
	dataf => \u0|new_sdram_controller_0|ALT_INV_Selector37~1_combout\,
	combout => \u0|new_sdram_controller_0|Selector37~2_combout\);

-- Location: FF_X27_Y6_N41
\u0|new_sdram_controller_0|m_next.010000000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|Selector37~2_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|m_next.010000000~q\);

-- Location: LABCELL_X27_Y6_N0
\u0|new_sdram_controller_0|Selector32~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|Selector32~0_combout\ = ( \u0|new_sdram_controller_0|Selector25~0_combout\ & ( \u0|new_sdram_controller_0|Selector25~2_combout\ & ( (\u0|new_sdram_controller_0|m_next.010000000~q\ & 
-- (!\u0|new_sdram_controller_0|Selector25~1_combout\ $ (((!\u0|new_sdram_controller_0|Selector29~2_combout\) # (\u0|new_sdram_controller_0|Selector34~0_combout\))))) ) ) ) # ( \u0|new_sdram_controller_0|Selector25~0_combout\ & ( 
-- !\u0|new_sdram_controller_0|Selector25~2_combout\ & ( (\u0|new_sdram_controller_0|Selector25~1_combout\ & \u0|new_sdram_controller_0|m_next.010000000~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000100010001000100000000000000000001001000010001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|new_sdram_controller_0|ALT_INV_Selector25~1_combout\,
	datab => \u0|new_sdram_controller_0|ALT_INV_m_next.010000000~q\,
	datac => \u0|new_sdram_controller_0|ALT_INV_Selector29~2_combout\,
	datad => \u0|new_sdram_controller_0|ALT_INV_Selector34~0_combout\,
	datae => \u0|new_sdram_controller_0|ALT_INV_Selector25~0_combout\,
	dataf => \u0|new_sdram_controller_0|ALT_INV_Selector25~2_combout\,
	combout => \u0|new_sdram_controller_0|Selector32~0_combout\);

-- Location: FF_X27_Y6_N1
\u0|new_sdram_controller_0|m_state.010000000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|Selector32~0_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|m_state.010000000~q\);

-- Location: LABCELL_X29_Y5_N12
\u0|new_sdram_controller_0|Selector40~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|Selector40~0_combout\ = ( \u0|new_sdram_controller_0|m_count[2]~3_combout\ & ( \u0|new_sdram_controller_0|m_count\(1) & ( (!\u0|new_sdram_controller_0|m_count\(0) & !\u0|new_sdram_controller_0|Selector25~1_combout\) ) ) ) # ( 
-- \u0|new_sdram_controller_0|m_count[2]~3_combout\ & ( !\u0|new_sdram_controller_0|m_count\(1) & ( (\u0|new_sdram_controller_0|m_count\(0) & !\u0|new_sdram_controller_0|Selector25~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000001100000011000000000000000000001100000011000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|new_sdram_controller_0|ALT_INV_m_count\(0),
	datac => \u0|new_sdram_controller_0|ALT_INV_Selector25~1_combout\,
	datae => \u0|new_sdram_controller_0|ALT_INV_m_count[2]~3_combout\,
	dataf => \u0|new_sdram_controller_0|ALT_INV_m_count\(1),
	combout => \u0|new_sdram_controller_0|Selector40~0_combout\);

-- Location: MLABCELL_X28_Y5_N15
\u0|new_sdram_controller_0|m_count[1]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|m_count[1]~9_combout\ = ( \u0|new_sdram_controller_0|m_state.100000000~q\ & ( (\u0|new_sdram_controller_0|m_count[1]~DUPLICATE_q\ & !\u0|new_sdram_controller_0|m_count[1]~6_combout\) ) ) # ( 
-- !\u0|new_sdram_controller_0|m_state.100000000~q\ & ( (!\u0|new_sdram_controller_0|m_count[1]~6_combout\ & (((\u0|new_sdram_controller_0|m_count[1]~DUPLICATE_q\)))) # (\u0|new_sdram_controller_0|m_count[1]~6_combout\ & 
-- (!\u0|new_sdram_controller_0|m_state.010000000~q\ & ((!\u0|new_sdram_controller_0|Selector40~0_combout\)))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011101000110000001110100011000000110000001100000011000000110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|new_sdram_controller_0|ALT_INV_m_state.010000000~q\,
	datab => \u0|new_sdram_controller_0|ALT_INV_m_count[1]~DUPLICATE_q\,
	datac => \u0|new_sdram_controller_0|ALT_INV_m_count[1]~6_combout\,
	datad => \u0|new_sdram_controller_0|ALT_INV_Selector40~0_combout\,
	dataf => \u0|new_sdram_controller_0|ALT_INV_m_state.100000000~q\,
	combout => \u0|new_sdram_controller_0|m_count[1]~9_combout\);

-- Location: FF_X28_Y5_N17
\u0|new_sdram_controller_0|m_count[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|m_count[1]~9_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|m_count[1]~DUPLICATE_q\);

-- Location: MLABCELL_X28_Y5_N12
\u0|new_sdram_controller_0|Selector25~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|Selector25~0_combout\ = ( \u0|new_sdram_controller_0|m_state.000000100~q\ & ( (!\u0|new_sdram_controller_0|m_count[1]~DUPLICATE_q\ & (!\u0|new_sdram_controller_0|m_count[3]~DUPLICATE_q\ & 
-- !\u0|new_sdram_controller_0|m_count\(2))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011000000000000001100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|new_sdram_controller_0|ALT_INV_m_count[1]~DUPLICATE_q\,
	datac => \u0|new_sdram_controller_0|ALT_INV_m_count[3]~DUPLICATE_q\,
	datad => \u0|new_sdram_controller_0|ALT_INV_m_count\(2),
	dataf => \u0|new_sdram_controller_0|ALT_INV_m_state.000000100~q\,
	combout => \u0|new_sdram_controller_0|Selector25~0_combout\);

-- Location: LABCELL_X29_Y6_N30
\u0|new_sdram_controller_0|Selector29~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|Selector29~1_combout\ = ( \u0|new_sdram_controller_0|refresh_request~q\ & ( \u0|new_sdram_controller_0|pending~3_combout\ & ( (\u0|new_sdram_controller_0|Selector25~0_combout\ & !\u0|new_sdram_controller_0|Selector29~0_combout\) 
-- ) ) ) # ( !\u0|new_sdram_controller_0|refresh_request~q\ & ( \u0|new_sdram_controller_0|pending~3_combout\ & ( (!\u0|new_sdram_controller_0|Selector29~0_combout\ & (\u0|new_sdram_controller_0|Selector25~0_combout\)) # 
-- (\u0|new_sdram_controller_0|Selector29~0_combout\ & (((\u0|new_sdram_controller_0|pending~0_combout\ & \u0|new_sdram_controller_0|pending~2_combout\)))) ) ) ) # ( \u0|new_sdram_controller_0|refresh_request~q\ & ( 
-- !\u0|new_sdram_controller_0|pending~3_combout\ & ( (\u0|new_sdram_controller_0|Selector25~0_combout\ & !\u0|new_sdram_controller_0|Selector29~0_combout\) ) ) ) # ( !\u0|new_sdram_controller_0|refresh_request~q\ & ( 
-- !\u0|new_sdram_controller_0|pending~3_combout\ & ( (\u0|new_sdram_controller_0|Selector25~0_combout\ & !\u0|new_sdram_controller_0|Selector29~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010001000100010001000100010001000100010001110100010001000100",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|new_sdram_controller_0|ALT_INV_Selector25~0_combout\,
	datab => \u0|new_sdram_controller_0|ALT_INV_Selector29~0_combout\,
	datac => \u0|new_sdram_controller_0|ALT_INV_pending~0_combout\,
	datad => \u0|new_sdram_controller_0|ALT_INV_pending~2_combout\,
	datae => \u0|new_sdram_controller_0|ALT_INV_refresh_request~q\,
	dataf => \u0|new_sdram_controller_0|ALT_INV_pending~3_combout\,
	combout => \u0|new_sdram_controller_0|Selector29~1_combout\);

-- Location: FF_X27_Y7_N5
\u0|new_sdram_controller_0|m_next.000010000~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|Selector36~2_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|m_next.000010000~DUPLICATE_q\);

-- Location: LABCELL_X27_Y7_N21
\u0|new_sdram_controller_0|Selector36~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|Selector36~1_combout\ = ( \u0|new_sdram_controller_0|m_state.000000010~q\ & ( !\u0|new_sdram_controller_0|active_rnw~q\ ) ) # ( !\u0|new_sdram_controller_0|m_state.000000010~q\ & ( 
-- \u0|new_sdram_controller_0|m_next.000010000~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111111110000111100001111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|new_sdram_controller_0|ALT_INV_active_rnw~q\,
	datad => \u0|new_sdram_controller_0|ALT_INV_m_next.000010000~DUPLICATE_q\,
	dataf => \u0|new_sdram_controller_0|ALT_INV_m_state.000000010~q\,
	combout => \u0|new_sdram_controller_0|Selector36~1_combout\);

-- Location: LABCELL_X27_Y7_N3
\u0|new_sdram_controller_0|Selector36~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|Selector36~2_combout\ = ( \u0|new_sdram_controller_0|Selector34~1_combout\ & ( \u0|new_sdram_controller_0|Selector36~1_combout\ & ( (!\u0|new_sdram_controller_0|Selector34~0_combout\ & 
-- (!\u0|new_sdram_controller_0|Selector36~0_combout\ & !\u0|new_sdram_controller_0|m_state.010000000~q\)) ) ) ) # ( !\u0|new_sdram_controller_0|Selector34~1_combout\ & ( \u0|new_sdram_controller_0|Selector36~1_combout\ & ( 
-- (!\u0|new_sdram_controller_0|m_state.100000000~q\ & (!\u0|new_sdram_controller_0|Selector34~0_combout\ & (!\u0|new_sdram_controller_0|Selector36~0_combout\ & !\u0|new_sdram_controller_0|m_state.010000000~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000000000001100000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|new_sdram_controller_0|ALT_INV_m_state.100000000~q\,
	datab => \u0|new_sdram_controller_0|ALT_INV_Selector34~0_combout\,
	datac => \u0|new_sdram_controller_0|ALT_INV_Selector36~0_combout\,
	datad => \u0|new_sdram_controller_0|ALT_INV_m_state.010000000~q\,
	datae => \u0|new_sdram_controller_0|ALT_INV_Selector34~1_combout\,
	dataf => \u0|new_sdram_controller_0|ALT_INV_Selector36~1_combout\,
	combout => \u0|new_sdram_controller_0|Selector36~2_combout\);

-- Location: FF_X27_Y7_N4
\u0|new_sdram_controller_0|m_next.000010000\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|Selector36~2_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|m_next.000010000~q\);

-- Location: MLABCELL_X28_Y7_N6
\u0|new_sdram_controller_0|Selector29~12\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|Selector29~12_combout\ = ( \u0|new_sdram_controller_0|m_state.000010000~q\ & ( \u0|new_sdram_controller_0|Selector29~3_combout\ & ( (\u0|new_sdram_controller_0|Selector29~1_combout\ & 
-- \u0|new_sdram_controller_0|m_next.000010000~q\) ) ) ) # ( !\u0|new_sdram_controller_0|m_state.000010000~q\ & ( \u0|new_sdram_controller_0|Selector29~3_combout\ & ( (\u0|new_sdram_controller_0|Selector29~1_combout\ & 
-- \u0|new_sdram_controller_0|m_next.000010000~q\) ) ) ) # ( \u0|new_sdram_controller_0|m_state.000010000~q\ & ( !\u0|new_sdram_controller_0|Selector29~3_combout\ & ( (!\u0|new_sdram_controller_0|Selector29~1_combout\ & 
-- (((\u0|new_sdram_controller_0|Selector29~11_combout\)))) # (\u0|new_sdram_controller_0|Selector29~1_combout\ & ((!\u0|new_sdram_controller_0|Selector29~11_combout\ & ((\u0|new_sdram_controller_0|m_next.000010000~q\))) # 
-- (\u0|new_sdram_controller_0|Selector29~11_combout\ & (!\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[43]~15_combout\)))) ) ) ) # ( !\u0|new_sdram_controller_0|m_state.000010000~q\ & ( 
-- !\u0|new_sdram_controller_0|Selector29~3_combout\ & ( (\u0|new_sdram_controller_0|Selector29~1_combout\ & ((!\u0|new_sdram_controller_0|Selector29~11_combout\ & ((\u0|new_sdram_controller_0|m_next.000010000~q\))) # 
-- (\u0|new_sdram_controller_0|Selector29~11_combout\ & (!\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[43]~15_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010001010100000011100101111000000000010101010000000001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|new_sdram_controller_0|ALT_INV_Selector29~1_combout\,
	datab => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_rd_data[43]~15_combout\,
	datac => \u0|new_sdram_controller_0|ALT_INV_Selector29~11_combout\,
	datad => \u0|new_sdram_controller_0|ALT_INV_m_next.000010000~q\,
	datae => \u0|new_sdram_controller_0|ALT_INV_m_state.000010000~q\,
	dataf => \u0|new_sdram_controller_0|ALT_INV_Selector29~3_combout\,
	combout => \u0|new_sdram_controller_0|Selector29~12_combout\);

-- Location: FF_X28_Y7_N8
\u0|new_sdram_controller_0|m_state.000010000~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|Selector29~12_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|m_state.000010000~DUPLICATE_q\);

-- Location: LABCELL_X27_Y5_N33
\u0|new_sdram_controller_0|WideOr17~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|WideOr17~0_combout\ = ( !\u0|new_sdram_controller_0|m_state.000000010~q\ & ( !\u0|new_sdram_controller_0|m_state.000010000~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u0|new_sdram_controller_0|ALT_INV_m_state.000010000~DUPLICATE_q\,
	dataf => \u0|new_sdram_controller_0|ALT_INV_m_state.000000010~q\,
	combout => \u0|new_sdram_controller_0|WideOr17~0_combout\);

-- Location: LABCELL_X27_Y4_N15
\u0|new_sdram_controller_0|m_data[3]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|m_data[3]~0_combout\ = ( \u0|new_sdram_controller_0|pending~3_combout\ & ( \u0|new_sdram_controller_0|pending~2_combout\ & ( (\u0|new_sdram_controller_0|f_pop~q\ & 
-- (\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|Equal1~0_combout\ & (\u0|new_sdram_controller_0|m_state.000010000~DUPLICATE_q\ & \u0|new_sdram_controller_0|pending~0_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|new_sdram_controller_0|ALT_INV_f_pop~q\,
	datab => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_Equal1~0_combout\,
	datac => \u0|new_sdram_controller_0|ALT_INV_m_state.000010000~DUPLICATE_q\,
	datad => \u0|new_sdram_controller_0|ALT_INV_pending~0_combout\,
	datae => \u0|new_sdram_controller_0|ALT_INV_pending~3_combout\,
	dataf => \u0|new_sdram_controller_0|ALT_INV_pending~2_combout\,
	combout => \u0|new_sdram_controller_0|m_data[3]~0_combout\);

-- Location: FF_X25_Y13_N4
TVWE1 : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	asdata => \u2|enableout~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \TVWE1~q\);

-- Location: LABCELL_X31_Y28_N30
\u3|tv_buff[4][0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u3|tv_buff[4][0]~feeder_combout\ = ( \u3|tv_buff[3][0]~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u3|ALT_INV_tv_buff[3][0]~q\,
	combout => \u3|tv_buff[4][0]~feeder_combout\);

-- Location: FF_X31_Y28_N32
\u3|tv_buff[4][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	d => \u3|tv_buff[4][0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|tv_buff[4][0]~q\);

-- Location: LABCELL_X29_Y28_N45
\u3|dataout[7]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u3|dataout[7]~0_combout\ = ( \u3|videostate.EAV2~DUPLICATE_q\ & ( \u3|delay\(3) ) ) # ( !\u3|videostate.EAV2~DUPLICATE_q\ & ( \u3|delay\(3) & ( \u3|videostate.EAV1~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u3|ALT_INV_videostate.EAV1~q\,
	datae => \u3|ALT_INV_videostate.EAV2~DUPLICATE_q\,
	dataf => \u3|ALT_INV_delay\(3),
	combout => \u3|dataout[7]~0_combout\);

-- Location: FF_X31_Y28_N4
\u3|dataout[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	asdata => \u3|tv_buff[4][0]~q\,
	sload => VCC,
	ena => \u3|dataout[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|dataout\(0));

-- Location: FF_X31_Y26_N55
\Comp_Y[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	asdata => \u3|dataout\(0),
	sload => VCC,
	ena => \Comp_Y[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Comp_Y(0));

-- Location: LABCELL_X29_Y26_N48
\COLOR_CTRL~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \COLOR_CTRL~7_combout\ = (\u3|venable~q\ & ((!\COLOR_CTRL.GETY~q\) # (\STATE_FLAG~q\)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0100010101000101010001010100010101000101010001010100010101000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u3|ALT_INV_venable~q\,
	datab => \ALT_INV_COLOR_CTRL.GETY~q\,
	datac => \ALT_INV_STATE_FLAG~q\,
	combout => \COLOR_CTRL~7_combout\);

-- Location: FF_X29_Y26_N49
\COLOR_CTRL.GETCB\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	d => \COLOR_CTRL~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COLOR_CTRL.GETCB~q\);

-- Location: LABCELL_X29_Y26_N51
\STATE_FLAG~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \STATE_FLAG~0_combout\ = ( \u3|beginfrm~q\ & ( (!\u3|venable~q\) # (!\COLOR_CTRL.GETCB~q\) ) ) # ( !\u3|beginfrm~q\ & ( (!\u3|venable~q\) # ((!\COLOR_CTRL.GETCB~q\) # ((\COLOR_CTRL.GETY~q\ & \STATE_FLAG~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111101011111011111110101111101111111010111110101111101011111010",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u3|ALT_INV_venable~q\,
	datab => \ALT_INV_COLOR_CTRL.GETY~q\,
	datac => \ALT_INV_COLOR_CTRL.GETCB~q\,
	datad => \ALT_INV_STATE_FLAG~q\,
	dataf => \u3|ALT_INV_beginfrm~q\,
	combout => \STATE_FLAG~0_combout\);

-- Location: FF_X29_Y26_N53
STATE_FLAG : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	d => \STATE_FLAG~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \STATE_FLAG~q\);

-- Location: LABCELL_X29_Y26_N57
\COLOR_CTRL~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \COLOR_CTRL~6_combout\ = ( \Comp_Y[7]~0_combout\ & ( \STATE_FLAG~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_STATE_FLAG~q\,
	dataf => \ALT_INV_Comp_Y[7]~0_combout\,
	combout => \COLOR_CTRL~6_combout\);

-- Location: FF_X29_Y26_N58
\COLOR_CTRL.GETCR\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	d => \COLOR_CTRL~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \COLOR_CTRL.GETCR~q\);

-- Location: LABCELL_X29_Y26_N54
\Comp_Cr[0]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Comp_Cr[0]~0_combout\ = ( \COLOR_CTRL.GETCR~q\ & ( \u3|venable~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000111111110000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datad => \u3|ALT_INV_venable~q\,
	dataf => \ALT_INV_COLOR_CTRL.GETCR~q\,
	combout => \Comp_Cr[0]~0_combout\);

-- Location: FF_X31_Y26_N52
\Comp_Cr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	asdata => \u3|dataout\(0),
	sload => VCC,
	ena => \Comp_Cr[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Comp_Cr(0));

-- Location: LABCELL_X31_Y28_N36
\u3|tv_buff[4][1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u3|tv_buff[4][1]~feeder_combout\ = ( \u3|tv_buff[3][1]~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u3|ALT_INV_tv_buff[3][1]~q\,
	combout => \u3|tv_buff[4][1]~feeder_combout\);

-- Location: FF_X31_Y28_N38
\u3|tv_buff[4][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	d => \u3|tv_buff[4][1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|tv_buff[4][1]~q\);

-- Location: FF_X31_Y28_N19
\u3|dataout[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	asdata => \u3|tv_buff[4][1]~q\,
	sload => VCC,
	ena => \u3|dataout[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|dataout\(1));

-- Location: FF_X31_Y26_N19
\Comp_Cr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	asdata => \u3|dataout\(1),
	sload => VCC,
	ena => \Comp_Cr[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Comp_Cr(1));

-- Location: FF_X29_Y28_N26
\u3|tv_buff[4][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	asdata => \u3|tv_buff[3][2]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|tv_buff[4][2]~q\);

-- Location: FF_X29_Y28_N19
\u3|dataout[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	asdata => \u3|tv_buff[4][2]~q\,
	sload => VCC,
	ena => \u3|dataout[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|dataout\(2));

-- Location: LABCELL_X30_Y26_N57
\Comp_Cr[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \Comp_Cr[2]~feeder_combout\ = ( \u3|dataout\(2) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u3|ALT_INV_dataout\(2),
	combout => \Comp_Cr[2]~feeder_combout\);

-- Location: FF_X30_Y26_N58
\Comp_Cr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	d => \Comp_Cr[2]~feeder_combout\,
	ena => \Comp_Cr[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Comp_Cr(2));

-- Location: LABCELL_X30_Y28_N33
\u3|tv_buff[4][3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u3|tv_buff[4][3]~feeder_combout\ = ( \u3|tv_buff[3][3]~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u3|ALT_INV_tv_buff[3][3]~q\,
	combout => \u3|tv_buff[4][3]~feeder_combout\);

-- Location: FF_X30_Y28_N35
\u3|tv_buff[4][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	d => \u3|tv_buff[4][3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|tv_buff[4][3]~q\);

-- Location: FF_X30_Y28_N2
\u3|dataout[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	asdata => \u3|tv_buff[4][3]~q\,
	sload => VCC,
	ena => \u3|dataout[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|dataout\(3));

-- Location: LABCELL_X30_Y26_N24
\Comp_Cr[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \Comp_Cr[3]~feeder_combout\ = ( \u3|dataout\(3) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u3|ALT_INV_dataout\(3),
	combout => \Comp_Cr[3]~feeder_combout\);

-- Location: FF_X30_Y26_N26
\Comp_Cr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	d => \Comp_Cr[3]~feeder_combout\,
	ena => \Comp_Cr[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Comp_Cr(3));

-- Location: FF_X30_Y30_N32
\u3|tv_buff[3][4]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	asdata => \u3|tv_buff[2][4]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|tv_buff[3][4]~DUPLICATE_q\);

-- Location: FF_X30_Y30_N35
\u3|tv_buff[4][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	asdata => \u3|tv_buff[3][4]~DUPLICATE_q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|tv_buff[4][4]~q\);

-- Location: FF_X30_Y28_N46
\u3|dataout[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	asdata => \u3|tv_buff[4][4]~q\,
	sload => VCC,
	ena => \u3|dataout[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|dataout\(4));

-- Location: LABCELL_X30_Y26_N21
\Comp_Cr[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \Comp_Cr[4]~feeder_combout\ = ( \u3|dataout\(4) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u3|ALT_INV_dataout\(4),
	combout => \Comp_Cr[4]~feeder_combout\);

-- Location: FF_X30_Y26_N22
\Comp_Cr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	d => \Comp_Cr[4]~feeder_combout\,
	ena => \Comp_Cr[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Comp_Cr(4));

-- Location: FF_X30_Y30_N52
\u3|tv_buff[3][5]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	asdata => \u3|tv_buff[2][5]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|tv_buff[3][5]~DUPLICATE_q\);

-- Location: LABCELL_X29_Y28_N9
\u3|tv_buff[4][5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u3|tv_buff[4][5]~feeder_combout\ = ( \u3|tv_buff[3][5]~DUPLICATE_q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u3|ALT_INV_tv_buff[3][5]~DUPLICATE_q\,
	combout => \u3|tv_buff[4][5]~feeder_combout\);

-- Location: FF_X29_Y28_N11
\u3|tv_buff[4][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	d => \u3|tv_buff[4][5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|tv_buff[4][5]~q\);

-- Location: FF_X29_Y28_N52
\u3|dataout[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	asdata => \u3|tv_buff[4][5]~q\,
	sload => VCC,
	ena => \u3|dataout[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|dataout\(5));

-- Location: FF_X30_Y26_N19
\Comp_Cr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	asdata => \u3|dataout\(5),
	sload => VCC,
	ena => \Comp_Cr[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Comp_Cr(5));

-- Location: LABCELL_X30_Y28_N24
\u3|tv_buff[4][6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u3|tv_buff[4][6]~feeder_combout\ = ( \u3|tv_buff[3][6]~q\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u3|ALT_INV_tv_buff[3][6]~q\,
	combout => \u3|tv_buff[4][6]~feeder_combout\);

-- Location: FF_X30_Y28_N26
\u3|tv_buff[4][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	d => \u3|tv_buff[4][6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|tv_buff[4][6]~q\);

-- Location: FF_X30_Y28_N40
\u3|dataout[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	asdata => \u3|tv_buff[4][6]~q\,
	sload => VCC,
	ena => \u3|dataout[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|dataout\(6));

-- Location: LABCELL_X30_Y26_N54
\Comp_Cr[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \Comp_Cr[6]~feeder_combout\ = ( \u3|dataout\(6) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u3|ALT_INV_dataout\(6),
	combout => \Comp_Cr[6]~feeder_combout\);

-- Location: FF_X30_Y26_N55
\Comp_Cr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	d => \Comp_Cr[6]~feeder_combout\,
	ena => \Comp_Cr[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Comp_Cr(6));

-- Location: FF_X31_Y30_N7
\u3|tv_buff[4][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	asdata => \u3|tv_buff[3][7]~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|tv_buff[4][7]~q\);

-- Location: FF_X31_Y28_N25
\u3|dataout[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	asdata => \u3|tv_buff[4][7]~q\,
	sload => VCC,
	ena => \u3|dataout[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u3|dataout\(7));

-- Location: FF_X31_Y26_N40
\Comp_Cr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	asdata => \u3|dataout\(7),
	sload => VCC,
	ena => \Comp_Cr[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Comp_Cr(7));

-- Location: DSP_X32_Y26_N0
\u2|Mult0~8\ : cyclonev_mac
-- pragma translate_off
GENERIC MAP (
	accumulate_clock => "none",
	ax_clock => "none",
	ax_width => 8,
	ay_scan_in_clock => "none",
	ay_scan_in_width => 4,
	ay_use_scan_in => "false",
	az_clock => "none",
	bx_clock => "none",
	by_clock => "none",
	by_use_scan_in => "false",
	bz_clock => "none",
	coef_a_0 => 0,
	coef_a_1 => 0,
	coef_a_2 => 0,
	coef_a_3 => 0,
	coef_a_4 => 0,
	coef_a_5 => 0,
	coef_a_6 => 0,
	coef_a_7 => 0,
	coef_b_0 => 0,
	coef_b_1 => 0,
	coef_b_2 => 0,
	coef_b_3 => 0,
	coef_b_4 => 0,
	coef_b_5 => 0,
	coef_b_6 => 0,
	coef_b_7 => 0,
	coef_sel_a_clock => "none",
	coef_sel_b_clock => "none",
	delay_scan_out_ay => "false",
	delay_scan_out_by => "false",
	enable_double_accum => "false",
	load_const_clock => "none",
	load_const_value => 0,
	mode_sub_location => 0,
	negate_clock => "none",
	operand_source_max => "input",
	operand_source_may => "input",
	operand_source_mbx => "input",
	operand_source_mby => "input",
	operation_mode => "m9x9",
	output_clock => "0",
	preadder_subtract_a => "false",
	preadder_subtract_b => "false",
	result_a_width => 64,
	signed_max => "false",
	signed_may => "false",
	signed_mbx => "false",
	signed_mby => "false",
	sub_clock => "none",
	use_chainadder => "false")
-- pragma translate_on
PORT MAP (
	sub => GND,
	negate => GND,
	aclr => \u2|Mult0~8_ACLR_bus\,
	clk => \u2|Mult0~8_CLK_bus\,
	ena => \u2|Mult0~8_ENA_bus\,
	ax => \u2|Mult0~8_AX_bus\,
	ay => \u2|Mult0~8_AY_bus\,
	resulta => \u2|Mult0~8_RESULTA_bus\);

-- Location: LABCELL_X31_Y26_N0
\u2|Temp_CrR2[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u2|Temp_CrR2[0]~feeder_combout\ = ( \u2|Temp_CrR1\(3) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u2|ALT_INV_Temp_CrR1\(3),
	combout => \u2|Temp_CrR2[0]~feeder_combout\);

-- Location: FF_X31_Y26_N1
\u2|Temp_CrR2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	d => \u2|Temp_CrR2[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|Temp_CrR2\(0));

-- Location: LABCELL_X30_Y26_N30
\u2|Add0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u2|Add0~1_sumout\ = SUM(( \u2|Temp_CrR2\(0) ) + ( Comp_Y(0) ) + ( !VCC ))
-- \u2|Add0~2\ = CARRY(( \u2|Temp_CrR2\(0) ) + ( Comp_Y(0) ) + ( !VCC ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000101010101010101000000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_Comp_Y(0),
	datac => \u2|ALT_INV_Temp_CrR2\(0),
	cin => GND,
	sumout => \u2|Add0~1_sumout\,
	cout => \u2|Add0~2\);

-- Location: FF_X30_Y26_N31
\u2|Rv[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	d => \u2|Add0~1_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|Rv\(0));

-- Location: MLABCELL_X25_Y13_N15
\u2|R[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u2|R[0]~feeder_combout\ = ( \u2|Rv\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u2|ALT_INV_Rv\(0),
	combout => \u2|R[0]~feeder_combout\);

-- Location: FF_X25_Y13_N17
\u2|R[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	d => \u2|R[0]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|R\(0));

-- Location: FF_X25_Y13_N58
\TVIN1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	asdata => \u2|R\(0),
	sload => VCC,
	ena => \u2|enableout~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TVIN1(0));

-- Location: MLABCELL_X28_Y8_N36
\Selector36~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector36~4_combout\ = ( !\SDRAM_WE_N~DUPLICATE_q\ & ( \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entries[1]~DUPLICATE_q\ & ( 
-- \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entries[0]~DUPLICATE_q\ ) ) ) # ( !\SDRAM_WE_N~DUPLICATE_q\ & ( !\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entries[1]~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111000000000000000000110011001100110000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entries[0]~DUPLICATE_q\,
	datae => \ALT_INV_SDRAM_WE_N~DUPLICATE_q\,
	dataf => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entries[1]~DUPLICATE_q\,
	combout => \Selector36~4_combout\);

-- Location: MLABCELL_X28_Y9_N57
\Selector36~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector36~5_combout\ = ( \Equal0~0_combout\ & ( (\BUFF_CTRL.ST1~q\ & (\Selector36~4_combout\ & ((!\Equal0~1_combout\) # (!\Equal0~2_combout\)))) ) ) # ( !\Equal0~0_combout\ & ( (\BUFF_CTRL.ST1~q\ & \Selector36~4_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001000100010001000100010001000100000001000100010000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_BUFF_CTRL.ST1~q\,
	datab => \ALT_INV_Selector36~4_combout\,
	datac => \ALT_INV_Equal0~1_combout\,
	datad => \ALT_INV_Equal0~2_combout\,
	dataf => \ALT_INV_Equal0~0_combout\,
	combout => \Selector36~5_combout\);

-- Location: LABCELL_X27_Y9_N33
\Selector40~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector40~0_combout\ = ( \Selector36~5_combout\ & ( \Add2~13_sumout\ & ( (!\Selector2~0_combout\ & ((!\Selector36~1_combout\) # (!\Selector36~2_combout\))) ) ) ) # ( !\Selector36~5_combout\ & ( \Add2~13_sumout\ & ( (TVADDR2(0) & !\Selector2~0_combout\) 
-- ) ) ) # ( !\Selector36~5_combout\ & ( !\Add2~13_sumout\ & ( (TVADDR2(0) & !\Selector2~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000000000000000000000110000001100001111000010100000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Selector36~1_combout\,
	datab => ALT_INV_TVADDR2(0),
	datac => \ALT_INV_Selector2~0_combout\,
	datad => \ALT_INV_Selector36~2_combout\,
	datae => \ALT_INV_Selector36~5_combout\,
	dataf => \ALT_INV_Add2~13_sumout\,
	combout => \Selector40~0_combout\);

-- Location: MLABCELL_X28_Y9_N12
\Selector39~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector39~0_combout\ = ( TVADDR2(1) & ( \Add2~17_sumout\ & ( (!\Selector2~0_combout\ & ((!\Selector36~2_combout\) # ((!\Selector36~1_combout\) # (!\Selector36~5_combout\)))) ) ) ) # ( !TVADDR2(1) & ( \Add2~17_sumout\ & ( (!\Selector2~0_combout\ & 
-- (\Selector36~5_combout\ & ((!\Selector36~2_combout\) # (!\Selector36~1_combout\)))) ) ) ) # ( TVADDR2(1) & ( !\Add2~17_sumout\ & ( (!\Selector2~0_combout\ & !\Selector36~5_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011000000000000000000110010001100110011001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Selector36~2_combout\,
	datab => \ALT_INV_Selector2~0_combout\,
	datac => \ALT_INV_Selector36~1_combout\,
	datad => \ALT_INV_Selector36~5_combout\,
	datae => ALT_INV_TVADDR2(1),
	dataf => \ALT_INV_Add2~17_sumout\,
	combout => \Selector39~0_combout\);

-- Location: MLABCELL_X28_Y9_N6
\Selector38~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector38~0_combout\ = ( TVADDR2(2) & ( \Add2~21_sumout\ & ( (!\Selector2~0_combout\ & ((!\Selector36~2_combout\) # ((!\Selector36~1_combout\) # (!\Selector36~5_combout\)))) ) ) ) # ( !TVADDR2(2) & ( \Add2~21_sumout\ & ( (!\Selector2~0_combout\ & 
-- (\Selector36~5_combout\ & ((!\Selector36~2_combout\) # (!\Selector36~1_combout\)))) ) ) ) # ( TVADDR2(2) & ( !\Add2~21_sumout\ & ( (!\Selector2~0_combout\ & !\Selector36~5_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011000000000000000000110010001100110011001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Selector36~2_combout\,
	datab => \ALT_INV_Selector2~0_combout\,
	datac => \ALT_INV_Selector36~1_combout\,
	datad => \ALT_INV_Selector36~5_combout\,
	datae => ALT_INV_TVADDR2(2),
	dataf => \ALT_INV_Add2~21_sumout\,
	combout => \Selector38~0_combout\);

-- Location: MLABCELL_X28_Y9_N15
\Selector37~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector37~0_combout\ = ( TVADDR2(3) & ( \Add2~25_sumout\ & ( (!\Selector2~0_combout\ & ((!\Selector36~2_combout\) # ((!\Selector36~5_combout\) # (!\Selector36~1_combout\)))) ) ) ) # ( !TVADDR2(3) & ( \Add2~25_sumout\ & ( (!\Selector2~0_combout\ & 
-- (\Selector36~5_combout\ & ((!\Selector36~2_combout\) # (!\Selector36~1_combout\)))) ) ) ) # ( TVADDR2(3) & ( !\Add2~25_sumout\ & ( (!\Selector2~0_combout\ & !\Selector36~5_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110000001100000000001100000010001100110011001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Selector36~2_combout\,
	datab => \ALT_INV_Selector2~0_combout\,
	datac => \ALT_INV_Selector36~5_combout\,
	datad => \ALT_INV_Selector36~1_combout\,
	datae => ALT_INV_TVADDR2(3),
	dataf => \ALT_INV_Add2~25_sumout\,
	combout => \Selector37~0_combout\);

-- Location: MLABCELL_X28_Y9_N24
\Selector36~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector36~6_combout\ = ( TVADDR2(4) & ( \Add2~29_sumout\ & ( (!\Selector2~0_combout\ & ((!\Selector36~2_combout\) # ((!\Selector36~1_combout\) # (!\Selector36~5_combout\)))) ) ) ) # ( !TVADDR2(4) & ( \Add2~29_sumout\ & ( (!\Selector2~0_combout\ & 
-- (\Selector36~5_combout\ & ((!\Selector36~2_combout\) # (!\Selector36~1_combout\)))) ) ) ) # ( TVADDR2(4) & ( !\Add2~29_sumout\ & ( (!\Selector2~0_combout\ & !\Selector36~5_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011000000000000000000110010001100110011001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Selector36~2_combout\,
	datab => \ALT_INV_Selector2~0_combout\,
	datac => \ALT_INV_Selector36~1_combout\,
	datad => \ALT_INV_Selector36~5_combout\,
	datae => ALT_INV_TVADDR2(4),
	dataf => \ALT_INV_Add2~29_sumout\,
	combout => \Selector36~6_combout\);

-- Location: MLABCELL_X28_Y9_N9
\Selector35~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector35~0_combout\ = ( TVADDR2(5) & ( \Add2~33_sumout\ & ( (!\Selector2~0_combout\ & ((!\Selector36~2_combout\) # ((!\Selector36~5_combout\) # (!\Selector36~1_combout\)))) ) ) ) # ( !TVADDR2(5) & ( \Add2~33_sumout\ & ( (!\Selector2~0_combout\ & 
-- (\Selector36~5_combout\ & ((!\Selector36~2_combout\) # (!\Selector36~1_combout\)))) ) ) ) # ( TVADDR2(5) & ( !\Add2~33_sumout\ & ( (!\Selector2~0_combout\ & !\Selector36~5_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110000001100000000001100000010001100110011001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Selector36~2_combout\,
	datab => \ALT_INV_Selector2~0_combout\,
	datac => \ALT_INV_Selector36~5_combout\,
	datad => \ALT_INV_Selector36~1_combout\,
	datae => ALT_INV_TVADDR2(5),
	dataf => \ALT_INV_Add2~33_sumout\,
	combout => \Selector35~0_combout\);

-- Location: MLABCELL_X28_Y9_N30
\Selector34~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector34~0_combout\ = ( TVADDR2(6) & ( \Add2~1_sumout\ & ( (!\Selector2~0_combout\ & ((!\Selector36~2_combout\) # ((!\Selector36~1_combout\) # (!\Selector36~5_combout\)))) ) ) ) # ( !TVADDR2(6) & ( \Add2~1_sumout\ & ( (!\Selector2~0_combout\ & 
-- (\Selector36~5_combout\ & ((!\Selector36~2_combout\) # (!\Selector36~1_combout\)))) ) ) ) # ( TVADDR2(6) & ( !\Add2~1_sumout\ & ( (!\Selector2~0_combout\ & !\Selector36~5_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110011000000000000000000110010001100110011001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Selector36~2_combout\,
	datab => \ALT_INV_Selector2~0_combout\,
	datac => \ALT_INV_Selector36~1_combout\,
	datad => \ALT_INV_Selector36~5_combout\,
	datae => ALT_INV_TVADDR2(6),
	dataf => \ALT_INV_Add2~1_sumout\,
	combout => \Selector34~0_combout\);

-- Location: MLABCELL_X28_Y9_N27
\Selector33~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector33~0_combout\ = ( TVADDR2(7) & ( \Add2~5_sumout\ & ( (!\Selector2~0_combout\ & ((!\Selector36~2_combout\) # ((!\Selector36~5_combout\) # (!\Selector36~1_combout\)))) ) ) ) # ( !TVADDR2(7) & ( \Add2~5_sumout\ & ( (!\Selector2~0_combout\ & 
-- (\Selector36~5_combout\ & ((!\Selector36~2_combout\) # (!\Selector36~1_combout\)))) ) ) ) # ( TVADDR2(7) & ( !\Add2~5_sumout\ & ( (!\Selector2~0_combout\ & !\Selector36~5_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110000001100000000001100000010001100110011001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Selector36~2_combout\,
	datab => \ALT_INV_Selector2~0_combout\,
	datac => \ALT_INV_Selector36~5_combout\,
	datad => \ALT_INV_Selector36~1_combout\,
	datae => ALT_INV_TVADDR2(7),
	dataf => \ALT_INV_Add2~5_sumout\,
	combout => \Selector33~0_combout\);

-- Location: MLABCELL_X28_Y9_N33
\Selector32~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \Selector32~0_combout\ = ( TVADDR2(8) & ( \Add2~9_sumout\ & ( (!\Selector2~0_combout\ & ((!\Selector36~2_combout\) # ((!\Selector36~5_combout\) # (!\Selector36~1_combout\)))) ) ) ) # ( !TVADDR2(8) & ( \Add2~9_sumout\ & ( (!\Selector2~0_combout\ & 
-- (\Selector36~5_combout\ & ((!\Selector36~2_combout\) # (!\Selector36~1_combout\)))) ) ) ) # ( TVADDR2(8) & ( !\Add2~9_sumout\ & ( (!\Selector2~0_combout\ & !\Selector36~5_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000110000001100000000001100000010001100110011001000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Selector36~2_combout\,
	datab => \ALT_INV_Selector2~0_combout\,
	datac => \ALT_INV_Selector36~5_combout\,
	datad => \ALT_INV_Selector36~1_combout\,
	datae => ALT_INV_TVADDR2(8),
	dataf => \ALT_INV_Add2~9_sumout\,
	combout => \Selector32~0_combout\);

-- Location: LABCELL_X31_Y26_N24
\u2|Temp_CrR2[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u2|Temp_CrR2[1]~feeder_combout\ = ( \u2|Temp_CrR1\(4) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u2|ALT_INV_Temp_CrR1\(4),
	combout => \u2|Temp_CrR2[1]~feeder_combout\);

-- Location: FF_X31_Y26_N26
\u2|Temp_CrR2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	d => \u2|Temp_CrR2[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|Temp_CrR2\(1));

-- Location: LABCELL_X30_Y26_N12
\Comp_Y[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \Comp_Y[1]~feeder_combout\ = ( \u3|dataout\(1) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u3|ALT_INV_dataout\(1),
	combout => \Comp_Y[1]~feeder_combout\);

-- Location: FF_X30_Y26_N13
\Comp_Y[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	d => \Comp_Y[1]~feeder_combout\,
	ena => \Comp_Y[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Comp_Y(1));

-- Location: LABCELL_X30_Y26_N33
\u2|Add0~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \u2|Add0~5_sumout\ = SUM(( \u2|Temp_CrR2\(1) ) + ( Comp_Y(1) ) + ( \u2|Add0~2\ ))
-- \u2|Add0~6\ = CARRY(( \u2|Temp_CrR2\(1) ) + ( Comp_Y(1) ) + ( \u2|Add0~2\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u2|ALT_INV_Temp_CrR2\(1),
	datac => ALT_INV_Comp_Y(1),
	cin => \u2|Add0~2\,
	sumout => \u2|Add0~5_sumout\,
	cout => \u2|Add0~6\);

-- Location: FF_X30_Y26_N35
\u2|Rv[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	d => \u2|Add0~5_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|Rv\(1));

-- Location: FF_X27_Y13_N41
\u2|R[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	asdata => \u2|Rv\(1),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|R\(1));

-- Location: FF_X27_Y13_N17
\TVIN1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	asdata => \u2|R\(1),
	sload => VCC,
	ena => \u2|enableout~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TVIN1(1));

-- Location: LABCELL_X30_Y26_N6
\Comp_Y[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \Comp_Y[2]~feeder_combout\ = ( \u3|dataout\(2) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u3|ALT_INV_dataout\(2),
	combout => \Comp_Y[2]~feeder_combout\);

-- Location: FF_X30_Y26_N7
\Comp_Y[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	d => \Comp_Y[2]~feeder_combout\,
	ena => \Comp_Y[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Comp_Y(2));

-- Location: LABCELL_X31_Y26_N42
\u2|Temp_CrR2[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u2|Temp_CrR2[2]~feeder_combout\ = ( \u2|Temp_CrR1\(5) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u2|ALT_INV_Temp_CrR1\(5),
	combout => \u2|Temp_CrR2[2]~feeder_combout\);

-- Location: FF_X31_Y26_N44
\u2|Temp_CrR2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	d => \u2|Temp_CrR2[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|Temp_CrR2\(2));

-- Location: LABCELL_X30_Y26_N36
\u2|Add0~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \u2|Add0~9_sumout\ = SUM(( \u2|Temp_CrR2\(2) ) + ( Comp_Y(2) ) + ( \u2|Add0~6\ ))
-- \u2|Add0~10\ = CARRY(( \u2|Temp_CrR2\(2) ) + ( Comp_Y(2) ) + ( \u2|Add0~6\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_Comp_Y(2),
	datad => \u2|ALT_INV_Temp_CrR2\(2),
	cin => \u2|Add0~6\,
	sumout => \u2|Add0~9_sumout\,
	cout => \u2|Add0~10\);

-- Location: FF_X30_Y26_N37
\u2|Rv[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	d => \u2|Add0~9_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|Rv\(2));

-- Location: MLABCELL_X25_Y13_N6
\u2|R[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u2|R[2]~feeder_combout\ = ( \u2|Rv\(2) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u2|ALT_INV_Rv\(2),
	combout => \u2|R[2]~feeder_combout\);

-- Location: FF_X25_Y13_N8
\u2|R[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	d => \u2|R[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|R\(2));

-- Location: FF_X25_Y13_N29
\TVIN1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	asdata => \u2|R\(2),
	sload => VCC,
	ena => \u2|enableout~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TVIN1(2));

-- Location: LABCELL_X30_Y26_N9
\Comp_Y[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \Comp_Y[3]~feeder_combout\ = ( \u3|dataout\(3) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u3|ALT_INV_dataout\(3),
	combout => \Comp_Y[3]~feeder_combout\);

-- Location: FF_X30_Y26_N10
\Comp_Y[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	d => \Comp_Y[3]~feeder_combout\,
	ena => \Comp_Y[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Comp_Y(3));

-- Location: LABCELL_X31_Y26_N15
\u2|Temp_CrR2[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u2|Temp_CrR2[3]~feeder_combout\ = ( \u2|Temp_CrR1\(6) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u2|ALT_INV_Temp_CrR1\(6),
	combout => \u2|Temp_CrR2[3]~feeder_combout\);

-- Location: FF_X31_Y26_N17
\u2|Temp_CrR2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	d => \u2|Temp_CrR2[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|Temp_CrR2\(3));

-- Location: LABCELL_X30_Y26_N39
\u2|Add0~13\ : cyclonev_lcell_comb
-- Equation(s):
-- \u2|Add0~13_sumout\ = SUM(( \u2|Temp_CrR2\(3) ) + ( Comp_Y(3) ) + ( \u2|Add0~10\ ))
-- \u2|Add0~14\ = CARRY(( \u2|Temp_CrR2\(3) ) + ( Comp_Y(3) ) + ( \u2|Add0~10\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_Comp_Y(3),
	datad => \u2|ALT_INV_Temp_CrR2\(3),
	cin => \u2|Add0~10\,
	sumout => \u2|Add0~13_sumout\,
	cout => \u2|Add0~14\);

-- Location: FF_X30_Y26_N40
\u2|Rv[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	d => \u2|Add0~13_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|Rv\(3));

-- Location: MLABCELL_X25_Y14_N12
\u2|R[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u2|R[3]~feeder_combout\ = ( \u2|Rv\(3) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u2|ALT_INV_Rv\(3),
	combout => \u2|R[3]~feeder_combout\);

-- Location: FF_X25_Y14_N14
\u2|R[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	d => \u2|R[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|R\(3));

-- Location: MLABCELL_X25_Y13_N45
\TVIN1[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \TVIN1[3]~feeder_combout\ = ( \u2|R\(3) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u2|ALT_INV_R\(3),
	combout => \TVIN1[3]~feeder_combout\);

-- Location: FF_X25_Y13_N46
\TVIN1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	d => \TVIN1[3]~feeder_combout\,
	ena => \u2|enableout~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TVIN1(3));

-- Location: LABCELL_X31_Y26_N6
\u2|Temp_CrR2[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u2|Temp_CrR2[4]~feeder_combout\ = ( \u2|Temp_CrR1\(7) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u2|ALT_INV_Temp_CrR1\(7),
	combout => \u2|Temp_CrR2[4]~feeder_combout\);

-- Location: FF_X31_Y26_N7
\u2|Temp_CrR2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	d => \u2|Temp_CrR2[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|Temp_CrR2\(4));

-- Location: FF_X30_Y26_N1
\Comp_Y[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	asdata => \u3|dataout\(4),
	sload => VCC,
	ena => \Comp_Y[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Comp_Y(4));

-- Location: LABCELL_X30_Y26_N42
\u2|Add0~17\ : cyclonev_lcell_comb
-- Equation(s):
-- \u2|Add0~17_sumout\ = SUM(( Comp_Y(4) ) + ( \u2|Temp_CrR2\(4) ) + ( \u2|Add0~14\ ))
-- \u2|Add0~18\ = CARRY(( Comp_Y(4) ) + ( \u2|Temp_CrR2\(4) ) + ( \u2|Add0~14\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000000000000000000000000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u2|ALT_INV_Temp_CrR2\(4),
	datad => ALT_INV_Comp_Y(4),
	cin => \u2|Add0~14\,
	sumout => \u2|Add0~17_sumout\,
	cout => \u2|Add0~18\);

-- Location: FF_X30_Y26_N44
\u2|Rv[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	d => \u2|Add0~17_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|Rv\(4));

-- Location: MLABCELL_X25_Y13_N39
\u2|R[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u2|R[4]~feeder_combout\ = ( \u2|Rv\(4) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u2|ALT_INV_Rv\(4),
	combout => \u2|R[4]~feeder_combout\);

-- Location: FF_X25_Y13_N41
\u2|R[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	d => \u2|R[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|R\(4));

-- Location: FF_X25_Y13_N49
\TVIN1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	asdata => \u2|R\(4),
	sload => VCC,
	ena => \u2|enableout~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TVIN1(4));

-- Location: FF_X30_Y26_N14
\Comp_Y[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	asdata => \u3|dataout\(5),
	sload => VCC,
	ena => \Comp_Y[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Comp_Y(5));

-- Location: LABCELL_X30_Y26_N45
\u2|Add0~21\ : cyclonev_lcell_comb
-- Equation(s):
-- \u2|Add0~21_sumout\ = SUM(( Comp_Y(5) ) + ( GND ) + ( \u2|Add0~18\ ))
-- \u2|Add0~22\ = CARRY(( Comp_Y(5) ) + ( GND ) + ( \u2|Add0~18\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_Comp_Y(5),
	cin => \u2|Add0~18\,
	sumout => \u2|Add0~21_sumout\,
	cout => \u2|Add0~22\);

-- Location: FF_X30_Y26_N47
\u2|Rv[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	d => \u2|Add0~21_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|Rv\(5));

-- Location: LABCELL_X27_Y13_N30
\u2|R[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u2|R[5]~feeder_combout\ = ( \u2|Rv\(5) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u2|ALT_INV_Rv\(5),
	combout => \u2|R[5]~feeder_combout\);

-- Location: FF_X27_Y13_N32
\u2|R[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	d => \u2|R[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|R\(5));

-- Location: FF_X27_Y13_N59
\TVIN1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	asdata => \u2|R\(5),
	sload => VCC,
	ena => \u2|enableout~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TVIN1(5));

-- Location: LABCELL_X30_Y26_N3
\Comp_Y[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \Comp_Y[6]~feeder_combout\ = \u3|dataout\(6)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u3|ALT_INV_dataout\(6),
	combout => \Comp_Y[6]~feeder_combout\);

-- Location: FF_X30_Y26_N5
\Comp_Y[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	d => \Comp_Y[6]~feeder_combout\,
	ena => \Comp_Y[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Comp_Y(6));

-- Location: LABCELL_X30_Y26_N48
\u2|Add0~25\ : cyclonev_lcell_comb
-- Equation(s):
-- \u2|Add0~25_sumout\ = SUM(( Comp_Y(6) ) + ( GND ) + ( \u2|Add0~22\ ))
-- \u2|Add0~26\ = CARRY(( Comp_Y(6) ) + ( GND ) + ( \u2|Add0~22\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_Comp_Y(6),
	cin => \u2|Add0~22\,
	sumout => \u2|Add0~25_sumout\,
	cout => \u2|Add0~26\);

-- Location: FF_X30_Y26_N49
\u2|Rv[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	d => \u2|Add0~25_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|Rv\(6));

-- Location: MLABCELL_X25_Y13_N33
\u2|R[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u2|R[6]~feeder_combout\ = ( \u2|Rv\(6) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u2|ALT_INV_Rv\(6),
	combout => \u2|R[6]~feeder_combout\);

-- Location: FF_X25_Y13_N35
\u2|R[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	d => \u2|R[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|R\(6));

-- Location: FF_X25_Y13_N22
\TVIN1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	asdata => \u2|R\(6),
	sload => VCC,
	ena => \u2|enableout~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TVIN1(6));

-- Location: LABCELL_X30_Y26_N0
\Comp_Y[7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \Comp_Y[7]~feeder_combout\ = ( \u3|dataout\(7) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u3|ALT_INV_dataout\(7),
	combout => \Comp_Y[7]~feeder_combout\);

-- Location: FF_X30_Y26_N2
\Comp_Y[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	d => \Comp_Y[7]~feeder_combout\,
	ena => \Comp_Y[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => Comp_Y(7));

-- Location: LABCELL_X30_Y26_N51
\u2|Add0~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \u2|Add0~29_sumout\ = SUM(( Comp_Y(7) ) + ( GND ) + ( \u2|Add0~26\ ))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111100000000000000000101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_Comp_Y(7),
	cin => \u2|Add0~26\,
	sumout => \u2|Add0~29_sumout\);

-- Location: FF_X30_Y26_N53
\u2|Rv[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	d => \u2|Add0~29_sumout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|Rv\(7));

-- Location: FF_X27_Y14_N20
\u2|R[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	asdata => \u2|Rv\(7),
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u2|R\(7));

-- Location: FF_X27_Y14_N16
\TVIN1[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \TD_CLK27~inputCLKENA0_outclk\,
	asdata => \u2|R\(7),
	sload => VCC,
	ena => \u2|enableout~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => TVIN1(7));

-- Location: M10K_X26_Y9_N0
\u5|ram_rtl_0|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "true_dual_port_ram_dual_clock:u5|altsyncram:ram_rtl_0|altsyncram_4gi1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 9,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 20,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 511,
	port_a_logical_ram_depth => 512,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 9,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 20,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 511,
	port_b_logical_ram_depth => 512,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \TVWE1~q\,
	portbre => VCC,
	clk0 => \TD_CLK27~inputCLKENA0_outclk\,
	clk1 => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	ena0 => \TVWE1~q\,
	portadatain => \u5|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \u5|ram_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \u5|ram_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \u5|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LABCELL_X27_Y9_N57
\SDRAM_WRITEDATA[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \SDRAM_WRITEDATA[0]~feeder_combout\ = ( \u5|ram_rtl_0|auto_generated|ram_block1a0~portbdataout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u5|ram_rtl_0|auto_generated|ALT_INV_ram_block1a0~portbdataout\,
	combout => \SDRAM_WRITEDATA[0]~feeder_combout\);

-- Location: FF_X27_Y9_N58
\SDRAM_WRITEDATA[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \SDRAM_WRITEDATA[0]~feeder_combout\,
	ena => \Selector36~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => SDRAM_WRITEDATA(0));

-- Location: LABCELL_X27_Y10_N57
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[0]~feeder_combout\ = ( SDRAM_WRITEDATA(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_SDRAM_WRITEDATA(0),
	combout => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[0]~feeder_combout\);

-- Location: FF_X27_Y10_N58
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[0]~feeder_combout\,
	ena => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[43]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(0));

-- Location: FF_X27_Y4_N26
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => SDRAM_WRITEDATA(0),
	sload => VCC,
	ena => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[43]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\(0));

-- Location: LABCELL_X27_Y4_N51
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[0]~26\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[0]~26_combout\ = ( \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\(0) & ( 
-- (!\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_address~q\) # (\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(0)) ) ) # ( 
-- !\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\(0) & ( (\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_address~q\ & 
-- \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(0)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010110101010111111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_rd_address~q\,
	datad => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_1\(0),
	dataf => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_0\(0),
	combout => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[0]~26_combout\);

-- Location: FF_X27_Y4_N53
\u0|new_sdram_controller_0|active_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[0]~26_combout\,
	ena => \u0|new_sdram_controller_0|active_rnw~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|active_data\(0));

-- Location: FF_X27_Y4_N32
\u0|new_sdram_controller_0|m_data[0]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|Selector118~0_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|m_data[0]~_Duplicate_1_q\);

-- Location: LABCELL_X27_Y4_N30
\u0|new_sdram_controller_0|Selector118~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|Selector118~0_combout\ = ( \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[0]~26_combout\ & ( ((!\u0|new_sdram_controller_0|WideOr17~0_combout\ & 
-- (\u0|new_sdram_controller_0|active_data\(0))) # (\u0|new_sdram_controller_0|WideOr17~0_combout\ & ((\u0|new_sdram_controller_0|m_data[0]~_Duplicate_1_q\)))) # (\u0|new_sdram_controller_0|m_data[3]~0_combout\) ) ) # ( 
-- !\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[0]~26_combout\ & ( (!\u0|new_sdram_controller_0|m_data[3]~0_combout\ & ((!\u0|new_sdram_controller_0|WideOr17~0_combout\ & 
-- (\u0|new_sdram_controller_0|active_data\(0))) # (\u0|new_sdram_controller_0|WideOr17~0_combout\ & ((\u0|new_sdram_controller_0|m_data[0]~_Duplicate_1_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000010000100110000111011011111110011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|new_sdram_controller_0|ALT_INV_WideOr17~0_combout\,
	datab => \u0|new_sdram_controller_0|ALT_INV_m_data[3]~0_combout\,
	datac => \u0|new_sdram_controller_0|ALT_INV_active_data\(0),
	datad => \u0|new_sdram_controller_0|ALT_INV_m_data[0]~_Duplicate_1_q\,
	dataf => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_rd_data[0]~26_combout\,
	combout => \u0|new_sdram_controller_0|Selector118~0_combout\);

-- Location: DDIOOUTCELL_X24_Y0_N61
\u0|new_sdram_controller_0|m_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|Selector118~0_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|m_data\(0));

-- Location: DDIOOECELL_X24_Y0_N56
\u0|new_sdram_controller_0|oe\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|ALT_INV_always5~0_combout\,
	asdata => VCC,
	aload => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~q\,
	sload => \u0|new_sdram_controller_0|ALT_INV_m_state.000010000~DUPLICATE_q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|oe~q\);

-- Location: FF_X27_Y9_N52
\SDRAM_WRITEDATA[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => \u5|ram_rtl_0|auto_generated|ram_block1a1\,
	sload => VCC,
	ena => \Selector36~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => SDRAM_WRITEDATA(1));

-- Location: FF_X28_Y5_N19
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => SDRAM_WRITEDATA(1),
	sload => VCC,
	ena => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[43]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(1));

-- Location: FF_X27_Y4_N14
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => SDRAM_WRITEDATA(1),
	sload => VCC,
	ena => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[43]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\(1));

-- Location: LABCELL_X27_Y4_N45
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[1]~27\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[1]~27_combout\ = (!\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_address~q\ & 
-- ((\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\(1)))) # (\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_address~q\ & 
-- (\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(1)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100000101101011110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_rd_address~q\,
	datac => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_1\(1),
	datad => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_0\(1),
	combout => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[1]~27_combout\);

-- Location: FF_X27_Y4_N47
\u0|new_sdram_controller_0|active_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[1]~27_combout\,
	ena => \u0|new_sdram_controller_0|active_rnw~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|active_data\(1));

-- Location: FF_X27_Y4_N35
\u0|new_sdram_controller_0|m_data[1]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|Selector117~0_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|m_data[1]~_Duplicate_1_q\);

-- Location: LABCELL_X27_Y4_N33
\u0|new_sdram_controller_0|Selector117~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|Selector117~0_combout\ = ( \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[1]~27_combout\ & ( ((!\u0|new_sdram_controller_0|WideOr17~0_combout\ & 
-- (\u0|new_sdram_controller_0|active_data\(1))) # (\u0|new_sdram_controller_0|WideOr17~0_combout\ & ((\u0|new_sdram_controller_0|m_data[1]~_Duplicate_1_q\)))) # (\u0|new_sdram_controller_0|m_data[3]~0_combout\) ) ) # ( 
-- !\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[1]~27_combout\ & ( (!\u0|new_sdram_controller_0|m_data[3]~0_combout\ & ((!\u0|new_sdram_controller_0|WideOr17~0_combout\ & 
-- (\u0|new_sdram_controller_0|active_data\(1))) # (\u0|new_sdram_controller_0|WideOr17~0_combout\ & ((\u0|new_sdram_controller_0|m_data[1]~_Duplicate_1_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000010000100110000111011011111110011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|new_sdram_controller_0|ALT_INV_WideOr17~0_combout\,
	datab => \u0|new_sdram_controller_0|ALT_INV_m_data[3]~0_combout\,
	datac => \u0|new_sdram_controller_0|ALT_INV_active_data\(1),
	datad => \u0|new_sdram_controller_0|ALT_INV_m_data[1]~_Duplicate_1_q\,
	dataf => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_rd_data[1]~27_combout\,
	combout => \u0|new_sdram_controller_0|Selector117~0_combout\);

-- Location: DDIOOUTCELL_X26_Y0_N101
\u0|new_sdram_controller_0|m_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|Selector117~0_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|m_data\(1));

-- Location: DDIOOECELL_X26_Y0_N96
\u0|new_sdram_controller_0|oe~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|ALT_INV_always5~0_combout\,
	asdata => VCC,
	aload => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~q\,
	sload => \u0|new_sdram_controller_0|ALT_INV_m_state.000010000~DUPLICATE_q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|oe~_Duplicate_1_q\);

-- Location: FF_X27_Y8_N50
\SDRAM_WRITEDATA[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => \u5|ram_rtl_0|auto_generated|ram_block1a2\,
	sload => VCC,
	ena => \Selector36~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => SDRAM_WRITEDATA(2));

-- Location: LABCELL_X27_Y8_N15
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[2]~feeder_combout\ = SDRAM_WRITEDATA(2)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_SDRAM_WRITEDATA(2),
	combout => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[2]~feeder_combout\);

-- Location: FF_X27_Y8_N16
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[2]~feeder_combout\,
	ena => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[43]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(2));

-- Location: LABCELL_X27_Y8_N42
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[2]~feeder_combout\ = SDRAM_WRITEDATA(2)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_SDRAM_WRITEDATA(2),
	combout => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[2]~feeder_combout\);

-- Location: FF_X27_Y8_N43
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[2]~feeder_combout\,
	ena => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[43]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\(2));

-- Location: LABCELL_X27_Y4_N6
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[2]~28\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[2]~28_combout\ = ( \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\(2) & ( 
-- (!\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_address~q\) # (\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(2)) ) ) # ( 
-- !\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\(2) & ( (\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_address~q\ & 
-- \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(2)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_rd_address~q\,
	datac => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_1\(2),
	dataf => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_0\(2),
	combout => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[2]~28_combout\);

-- Location: FF_X27_Y4_N7
\u0|new_sdram_controller_0|active_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[2]~28_combout\,
	ena => \u0|new_sdram_controller_0|active_rnw~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|active_data\(2));

-- Location: FF_X27_Y4_N2
\u0|new_sdram_controller_0|m_data[2]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|Selector116~0_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|m_data[2]~_Duplicate_1_q\);

-- Location: LABCELL_X27_Y4_N0
\u0|new_sdram_controller_0|Selector116~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|Selector116~0_combout\ = ( \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[2]~28_combout\ & ( ((!\u0|new_sdram_controller_0|WideOr17~0_combout\ & 
-- (\u0|new_sdram_controller_0|active_data\(2))) # (\u0|new_sdram_controller_0|WideOr17~0_combout\ & ((\u0|new_sdram_controller_0|m_data[2]~_Duplicate_1_q\)))) # (\u0|new_sdram_controller_0|m_data[3]~0_combout\) ) ) # ( 
-- !\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[2]~28_combout\ & ( (!\u0|new_sdram_controller_0|m_data[3]~0_combout\ & ((!\u0|new_sdram_controller_0|WideOr17~0_combout\ & 
-- (\u0|new_sdram_controller_0|active_data\(2))) # (\u0|new_sdram_controller_0|WideOr17~0_combout\ & ((\u0|new_sdram_controller_0|m_data[2]~_Duplicate_1_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000010000100110000111011011111110011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|new_sdram_controller_0|ALT_INV_WideOr17~0_combout\,
	datab => \u0|new_sdram_controller_0|ALT_INV_m_data[3]~0_combout\,
	datac => \u0|new_sdram_controller_0|ALT_INV_active_data\(2),
	datad => \u0|new_sdram_controller_0|ALT_INV_m_data[2]~_Duplicate_1_q\,
	dataf => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_rd_data[2]~28_combout\,
	combout => \u0|new_sdram_controller_0|Selector116~0_combout\);

-- Location: DDIOOUTCELL_X28_Y0_N44
\u0|new_sdram_controller_0|m_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|Selector116~0_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|m_data\(2));

-- Location: DDIOOECELL_X28_Y0_N39
\u0|new_sdram_controller_0|oe~_Duplicate_2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|ALT_INV_always5~0_combout\,
	asdata => VCC,
	aload => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~q\,
	sload => \u0|new_sdram_controller_0|ALT_INV_m_state.000010000~DUPLICATE_q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|oe~_Duplicate_2_q\);

-- Location: LABCELL_X27_Y8_N51
\SDRAM_WRITEDATA[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \SDRAM_WRITEDATA[3]~feeder_combout\ = ( \u5|ram_rtl_0|auto_generated|ram_block1a3\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u5|ram_rtl_0|auto_generated|ALT_INV_ram_block1a3\,
	combout => \SDRAM_WRITEDATA[3]~feeder_combout\);

-- Location: FF_X27_Y8_N52
\SDRAM_WRITEDATA[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \SDRAM_WRITEDATA[3]~feeder_combout\,
	ena => \Selector36~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => SDRAM_WRITEDATA(3));

-- Location: FF_X27_Y8_N25
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => SDRAM_WRITEDATA(3),
	sload => VCC,
	ena => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[43]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(3));

-- Location: FF_X27_Y4_N17
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => SDRAM_WRITEDATA(3),
	sload => VCC,
	ena => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[43]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\(3));

-- Location: LABCELL_X27_Y4_N42
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[3]~29\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[3]~29_combout\ = (!\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_address~q\ & 
-- ((\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\(3)))) # (\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_address~q\ & 
-- (\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(3)))

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010110101111000001011010111100000101101011110000010110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_rd_address~q\,
	datac => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_1\(3),
	datad => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_0\(3),
	combout => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[3]~29_combout\);

-- Location: FF_X27_Y4_N43
\u0|new_sdram_controller_0|active_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[3]~29_combout\,
	ena => \u0|new_sdram_controller_0|active_rnw~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|active_data\(3));

-- Location: FF_X27_Y4_N5
\u0|new_sdram_controller_0|m_data[3]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|Selector115~0_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|m_data[3]~_Duplicate_1_q\);

-- Location: LABCELL_X27_Y4_N3
\u0|new_sdram_controller_0|Selector115~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|Selector115~0_combout\ = ( \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[3]~29_combout\ & ( ((!\u0|new_sdram_controller_0|WideOr17~0_combout\ & 
-- (\u0|new_sdram_controller_0|active_data\(3))) # (\u0|new_sdram_controller_0|WideOr17~0_combout\ & ((\u0|new_sdram_controller_0|m_data[3]~_Duplicate_1_q\)))) # (\u0|new_sdram_controller_0|m_data[3]~0_combout\) ) ) # ( 
-- !\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[3]~29_combout\ & ( (!\u0|new_sdram_controller_0|m_data[3]~0_combout\ & ((!\u0|new_sdram_controller_0|WideOr17~0_combout\ & 
-- (\u0|new_sdram_controller_0|active_data\(3))) # (\u0|new_sdram_controller_0|WideOr17~0_combout\ & ((\u0|new_sdram_controller_0|m_data[3]~_Duplicate_1_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000010000100110000111011011111110011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|new_sdram_controller_0|ALT_INV_WideOr17~0_combout\,
	datab => \u0|new_sdram_controller_0|ALT_INV_m_data[3]~0_combout\,
	datac => \u0|new_sdram_controller_0|ALT_INV_active_data\(3),
	datad => \u0|new_sdram_controller_0|ALT_INV_m_data[3]~_Duplicate_1_q\,
	dataf => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_rd_data[3]~29_combout\,
	combout => \u0|new_sdram_controller_0|Selector115~0_combout\);

-- Location: DDIOOUTCELL_X28_Y0_N61
\u0|new_sdram_controller_0|m_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|Selector115~0_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|m_data\(3));

-- Location: DDIOOECELL_X28_Y0_N56
\u0|new_sdram_controller_0|oe~_Duplicate_3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|ALT_INV_always5~0_combout\,
	asdata => VCC,
	aload => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~q\,
	sload => \u0|new_sdram_controller_0|ALT_INV_m_state.000010000~DUPLICATE_q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|oe~_Duplicate_3_q\);

-- Location: FF_X27_Y4_N20
\u0|new_sdram_controller_0|m_data[4]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => \u0|new_sdram_controller_0|Selector114~0_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|m_data[4]~_Duplicate_1_q\);

-- Location: LABCELL_X27_Y8_N30
\SDRAM_WRITEDATA[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \SDRAM_WRITEDATA[4]~feeder_combout\ = ( \u5|ram_rtl_0|auto_generated|ram_block1a4\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u5|ram_rtl_0|auto_generated|ALT_INV_ram_block1a4\,
	combout => \SDRAM_WRITEDATA[4]~feeder_combout\);

-- Location: FF_X27_Y8_N32
\SDRAM_WRITEDATA[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \SDRAM_WRITEDATA[4]~feeder_combout\,
	ena => \Selector36~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => SDRAM_WRITEDATA(4));

-- Location: LABCELL_X27_Y8_N45
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[4]~feeder_combout\ = SDRAM_WRITEDATA(4)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_SDRAM_WRITEDATA(4),
	combout => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[4]~feeder_combout\);

-- Location: FF_X27_Y8_N46
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[4]~feeder_combout\,
	ena => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[43]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\(4));

-- Location: LABCELL_X27_Y8_N27
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[4]~feeder_combout\ = SDRAM_WRITEDATA(4)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => ALT_INV_SDRAM_WRITEDATA(4),
	combout => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[4]~feeder_combout\);

-- Location: FF_X27_Y8_N28
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[4]~feeder_combout\,
	ena => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[43]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(4));

-- Location: LABCELL_X27_Y4_N9
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[4]~30\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[4]~30_combout\ = ( \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(4) & ( 
-- (\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\(4)) # (\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_address~q\) ) ) # ( 
-- !\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(4) & ( (!\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_address~q\ & 
-- \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\(4)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_rd_address~q\,
	datac => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_0\(4),
	dataf => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_1\(4),
	combout => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[4]~30_combout\);

-- Location: FF_X27_Y4_N10
\u0|new_sdram_controller_0|active_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[4]~30_combout\,
	ena => \u0|new_sdram_controller_0|active_rnw~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|active_data\(4));

-- Location: LABCELL_X27_Y4_N24
\u0|new_sdram_controller_0|Selector114~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|Selector114~0_combout\ = ( \u0|new_sdram_controller_0|WideOr17~0_combout\ & ( \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[4]~30_combout\ & ( 
-- (\u0|new_sdram_controller_0|m_data[3]~0_combout\) # (\u0|new_sdram_controller_0|m_data[4]~_Duplicate_1_q\) ) ) ) # ( !\u0|new_sdram_controller_0|WideOr17~0_combout\ & ( 
-- \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[4]~30_combout\ & ( (\u0|new_sdram_controller_0|m_data[3]~0_combout\) # (\u0|new_sdram_controller_0|active_data\(4)) ) ) ) # ( 
-- \u0|new_sdram_controller_0|WideOr17~0_combout\ & ( !\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[4]~30_combout\ & ( (\u0|new_sdram_controller_0|m_data[4]~_Duplicate_1_q\ & 
-- !\u0|new_sdram_controller_0|m_data[3]~0_combout\) ) ) ) # ( !\u0|new_sdram_controller_0|WideOr17~0_combout\ & ( !\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[4]~30_combout\ & ( 
-- (\u0|new_sdram_controller_0|active_data\(4) & !\u0|new_sdram_controller_0|m_data[3]~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000010101010000000000001111111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|new_sdram_controller_0|ALT_INV_m_data[4]~_Duplicate_1_q\,
	datac => \u0|new_sdram_controller_0|ALT_INV_active_data\(4),
	datad => \u0|new_sdram_controller_0|ALT_INV_m_data[3]~0_combout\,
	datae => \u0|new_sdram_controller_0|ALT_INV_WideOr17~0_combout\,
	dataf => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_rd_data[4]~30_combout\,
	combout => \u0|new_sdram_controller_0|Selector114~0_combout\);

-- Location: DDIOOUTCELL_X30_Y0_N61
\u0|new_sdram_controller_0|m_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|Selector114~0_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|m_data\(4));

-- Location: DDIOOECELL_X30_Y0_N56
\u0|new_sdram_controller_0|oe~_Duplicate_4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|ALT_INV_always5~0_combout\,
	asdata => VCC,
	aload => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~q\,
	sload => \u0|new_sdram_controller_0|ALT_INV_m_state.000010000~DUPLICATE_q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|oe~_Duplicate_4_q\);

-- Location: LABCELL_X27_Y8_N33
\SDRAM_WRITEDATA[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \SDRAM_WRITEDATA[5]~feeder_combout\ = ( \u5|ram_rtl_0|auto_generated|ram_block1a5\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u5|ram_rtl_0|auto_generated|ALT_INV_ram_block1a5\,
	combout => \SDRAM_WRITEDATA[5]~feeder_combout\);

-- Location: FF_X27_Y8_N35
\SDRAM_WRITEDATA[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \SDRAM_WRITEDATA[5]~feeder_combout\,
	ena => \Selector36~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => SDRAM_WRITEDATA(5));

-- Location: LABCELL_X27_Y8_N21
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[5]~feeder_combout\ = SDRAM_WRITEDATA(5)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => ALT_INV_SDRAM_WRITEDATA(5),
	combout => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[5]~feeder_combout\);

-- Location: FF_X27_Y8_N22
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[5]~feeder_combout\,
	ena => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[43]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(5));

-- Location: LABCELL_X27_Y8_N0
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[5]~feeder_combout\ = SDRAM_WRITEDATA(5)

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => ALT_INV_SDRAM_WRITEDATA(5),
	combout => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[5]~feeder_combout\);

-- Location: FF_X27_Y8_N1
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[5]~feeder_combout\,
	ena => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[43]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\(5));

-- Location: LABCELL_X27_Y4_N36
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[5]~31\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[5]~31_combout\ = ( \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\(5) & ( 
-- (!\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_address~q\) # (\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(5)) ) ) # ( 
-- !\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\(5) & ( (\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_address~q\ & 
-- \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(5)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000001010101000000000101010110101010111111111010101011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_rd_address~q\,
	datad => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_1\(5),
	dataf => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_0\(5),
	combout => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[5]~31_combout\);

-- Location: FF_X27_Y4_N37
\u0|new_sdram_controller_0|active_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[5]~31_combout\,
	ena => \u0|new_sdram_controller_0|active_rnw~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|active_data\(5));

-- Location: FF_X27_Y4_N23
\u0|new_sdram_controller_0|m_data[5]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|Selector113~0_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|m_data[5]~_Duplicate_1_q\);

-- Location: LABCELL_X27_Y4_N21
\u0|new_sdram_controller_0|Selector113~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|Selector113~0_combout\ = ( \u0|new_sdram_controller_0|m_data[5]~_Duplicate_1_q\ & ( \u0|new_sdram_controller_0|m_data[3]~0_combout\ & ( 
-- \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[5]~31_combout\ ) ) ) # ( !\u0|new_sdram_controller_0|m_data[5]~_Duplicate_1_q\ & ( \u0|new_sdram_controller_0|m_data[3]~0_combout\ & ( 
-- \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[5]~31_combout\ ) ) ) # ( \u0|new_sdram_controller_0|m_data[5]~_Duplicate_1_q\ & ( !\u0|new_sdram_controller_0|m_data[3]~0_combout\ & ( 
-- (\u0|new_sdram_controller_0|WideOr17~0_combout\) # (\u0|new_sdram_controller_0|active_data\(5)) ) ) ) # ( !\u0|new_sdram_controller_0|m_data[5]~_Duplicate_1_q\ & ( !\u0|new_sdram_controller_0|m_data[3]~0_combout\ & ( 
-- (\u0|new_sdram_controller_0|active_data\(5) & !\u0|new_sdram_controller_0|WideOr17~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001111110011111101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_rd_data[5]~31_combout\,
	datab => \u0|new_sdram_controller_0|ALT_INV_active_data\(5),
	datac => \u0|new_sdram_controller_0|ALT_INV_WideOr17~0_combout\,
	datae => \u0|new_sdram_controller_0|ALT_INV_m_data[5]~_Duplicate_1_q\,
	dataf => \u0|new_sdram_controller_0|ALT_INV_m_data[3]~0_combout\,
	combout => \u0|new_sdram_controller_0|Selector113~0_combout\);

-- Location: DDIOOUTCELL_X18_Y0_N84
\u0|new_sdram_controller_0|m_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|Selector113~0_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|m_data\(5));

-- Location: DDIOOECELL_X18_Y0_N79
\u0|new_sdram_controller_0|oe~_Duplicate_5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|ALT_INV_always5~0_combout\,
	asdata => VCC,
	aload => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~q\,
	sload => \u0|new_sdram_controller_0|ALT_INV_m_state.000010000~DUPLICATE_q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|oe~_Duplicate_5_q\);

-- Location: FF_X25_Y8_N32
\SDRAM_WRITEDATA[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => \u5|ram_rtl_0|auto_generated|ram_block1a6\,
	sload => VCC,
	ena => \Selector36~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => SDRAM_WRITEDATA(6));

-- Location: LABCELL_X27_Y8_N9
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[6]~feeder_combout\ = ( SDRAM_WRITEDATA(6) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_SDRAM_WRITEDATA(6),
	combout => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[6]~feeder_combout\);

-- Location: FF_X27_Y8_N10
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[6]~feeder_combout\,
	ena => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[43]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\(6));

-- Location: LABCELL_X27_Y8_N18
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[6]~feeder_combout\ = ( SDRAM_WRITEDATA(6) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_SDRAM_WRITEDATA(6),
	combout => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[6]~feeder_combout\);

-- Location: FF_X27_Y8_N19
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[6]~feeder_combout\,
	ena => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[43]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(6));

-- Location: LABCELL_X27_Y4_N39
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[6]~32\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[6]~32_combout\ = ( \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(6) & ( 
-- (\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\(6)) # (\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_address~q\) ) ) # ( 
-- !\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(6) & ( (!\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_address~q\ & 
-- \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\(6)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000101000001010000010100000101001011111010111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_rd_address~q\,
	datac => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_0\(6),
	dataf => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_1\(6),
	combout => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[6]~32_combout\);

-- Location: FF_X27_Y4_N40
\u0|new_sdram_controller_0|active_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[6]~32_combout\,
	ena => \u0|new_sdram_controller_0|active_rnw~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|active_data\(6));

-- Location: FF_X27_Y4_N56
\u0|new_sdram_controller_0|m_data[6]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|Selector112~0_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|m_data[6]~_Duplicate_1_q\);

-- Location: LABCELL_X27_Y4_N54
\u0|new_sdram_controller_0|Selector112~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|Selector112~0_combout\ = ( \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[6]~32_combout\ & ( ((!\u0|new_sdram_controller_0|WideOr17~0_combout\ & 
-- (\u0|new_sdram_controller_0|active_data\(6))) # (\u0|new_sdram_controller_0|WideOr17~0_combout\ & ((\u0|new_sdram_controller_0|m_data[6]~_Duplicate_1_q\)))) # (\u0|new_sdram_controller_0|m_data[3]~0_combout\) ) ) # ( 
-- !\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[6]~32_combout\ & ( (!\u0|new_sdram_controller_0|m_data[3]~0_combout\ & ((!\u0|new_sdram_controller_0|WideOr17~0_combout\ & 
-- (\u0|new_sdram_controller_0|active_data\(6))) # (\u0|new_sdram_controller_0|WideOr17~0_combout\ & ((\u0|new_sdram_controller_0|m_data[6]~_Duplicate_1_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000010000100110000111011011111110011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|new_sdram_controller_0|ALT_INV_WideOr17~0_combout\,
	datab => \u0|new_sdram_controller_0|ALT_INV_m_data[3]~0_combout\,
	datac => \u0|new_sdram_controller_0|ALT_INV_active_data\(6),
	datad => \u0|new_sdram_controller_0|ALT_INV_m_data[6]~_Duplicate_1_q\,
	dataf => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_rd_data[6]~32_combout\,
	combout => \u0|new_sdram_controller_0|Selector112~0_combout\);

-- Location: DDIOOUTCELL_X34_Y0_N67
\u0|new_sdram_controller_0|m_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|Selector112~0_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|m_data\(6));

-- Location: DDIOOECELL_X34_Y0_N62
\u0|new_sdram_controller_0|oe~_Duplicate_6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|ALT_INV_always5~0_combout\,
	asdata => VCC,
	aload => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~q\,
	sload => \u0|new_sdram_controller_0|ALT_INV_m_state.000010000~DUPLICATE_q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|oe~_Duplicate_6_q\);

-- Location: MLABCELL_X25_Y9_N27
\SDRAM_WRITEDATA[7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \SDRAM_WRITEDATA[7]~feeder_combout\ = ( \u5|ram_rtl_0|auto_generated|ram_block1a7\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u5|ram_rtl_0|auto_generated|ALT_INV_ram_block1a7\,
	combout => \SDRAM_WRITEDATA[7]~feeder_combout\);

-- Location: FF_X25_Y9_N29
\SDRAM_WRITEDATA[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \SDRAM_WRITEDATA[7]~feeder_combout\,
	ena => \Selector36~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => SDRAM_WRITEDATA(7));

-- Location: FF_X27_Y6_N55
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => SDRAM_WRITEDATA(7),
	sload => VCC,
	ena => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[43]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\(7));

-- Location: FF_X27_Y6_N49
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => SDRAM_WRITEDATA(7),
	sload => VCC,
	ena => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[43]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(7));

-- Location: LABCELL_X27_Y4_N48
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[7]~33\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[7]~33_combout\ = ( \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(7) & ( 
-- (\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\(7)) # (\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_address~q\) ) ) # ( 
-- !\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(7) & ( (!\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_address~q\ & 
-- \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\(7)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010000000001010101001010101111111110101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_rd_address~q\,
	datad => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_0\(7),
	dataf => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_1\(7),
	combout => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[7]~33_combout\);

-- Location: FF_X27_Y4_N49
\u0|new_sdram_controller_0|active_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[7]~33_combout\,
	ena => \u0|new_sdram_controller_0|active_rnw~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|active_data\(7));

-- Location: FF_X27_Y4_N59
\u0|new_sdram_controller_0|m_data[7]~_Duplicate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|Selector111~0_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|m_data[7]~_Duplicate_1_q\);

-- Location: LABCELL_X27_Y4_N57
\u0|new_sdram_controller_0|Selector111~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|Selector111~0_combout\ = ( \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[7]~33_combout\ & ( ((!\u0|new_sdram_controller_0|WideOr17~0_combout\ & 
-- (\u0|new_sdram_controller_0|active_data\(7))) # (\u0|new_sdram_controller_0|WideOr17~0_combout\ & ((\u0|new_sdram_controller_0|m_data[7]~_Duplicate_1_q\)))) # (\u0|new_sdram_controller_0|m_data[3]~0_combout\) ) ) # ( 
-- !\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[7]~33_combout\ & ( (!\u0|new_sdram_controller_0|m_data[3]~0_combout\ & ((!\u0|new_sdram_controller_0|WideOr17~0_combout\ & 
-- (\u0|new_sdram_controller_0|active_data\(7))) # (\u0|new_sdram_controller_0|WideOr17~0_combout\ & ((\u0|new_sdram_controller_0|m_data[7]~_Duplicate_1_q\))))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000100001001100000010000100110000111011011111110011101101111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|new_sdram_controller_0|ALT_INV_WideOr17~0_combout\,
	datab => \u0|new_sdram_controller_0|ALT_INV_m_data[3]~0_combout\,
	datac => \u0|new_sdram_controller_0|ALT_INV_active_data\(7),
	datad => \u0|new_sdram_controller_0|ALT_INV_m_data[7]~_Duplicate_1_q\,
	dataf => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_rd_data[7]~33_combout\,
	combout => \u0|new_sdram_controller_0|Selector111~0_combout\);

-- Location: DDIOOUTCELL_X34_Y0_N50
\u0|new_sdram_controller_0|m_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|Selector111~0_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|m_data\(7));

-- Location: DDIOOECELL_X34_Y0_N45
\u0|new_sdram_controller_0|oe~_Duplicate_7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|ALT_INV_always5~0_combout\,
	asdata => VCC,
	aload => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~q\,
	sload => \u0|new_sdram_controller_0|ALT_INV_m_state.000010000~DUPLICATE_q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|oe~_Duplicate_7_q\);

-- Location: DDIOOECELL_X34_Y0_N79
\u0|new_sdram_controller_0|oe~_Duplicate_8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|ALT_INV_always5~0_combout\,
	asdata => VCC,
	aload => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~q\,
	sload => \u0|new_sdram_controller_0|ALT_INV_m_state.000010000~DUPLICATE_q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|oe~_Duplicate_8_q\);

-- Location: DDIOOECELL_X34_Y0_N96
\u0|new_sdram_controller_0|oe~_Duplicate_9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|ALT_INV_always5~0_combout\,
	asdata => VCC,
	aload => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~q\,
	sload => \u0|new_sdram_controller_0|ALT_INV_m_state.000010000~DUPLICATE_q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|oe~_Duplicate_9_q\);

-- Location: DDIOOECELL_X30_Y0_N39
\u0|new_sdram_controller_0|oe~_Duplicate_10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|ALT_INV_always5~0_combout\,
	asdata => VCC,
	aload => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~q\,
	sload => \u0|new_sdram_controller_0|ALT_INV_m_state.000010000~DUPLICATE_q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|oe~_Duplicate_10_q\);

-- Location: DDIOOECELL_X18_Y0_N96
\u0|new_sdram_controller_0|oe~_Duplicate_11\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|ALT_INV_always5~0_combout\,
	asdata => VCC,
	aload => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~q\,
	sload => \u0|new_sdram_controller_0|ALT_INV_m_state.000010000~DUPLICATE_q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|oe~_Duplicate_11_q\);

-- Location: DDIOOECELL_X32_Y0_N56
\u0|new_sdram_controller_0|oe~_Duplicate_12\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|ALT_INV_always5~0_combout\,
	asdata => VCC,
	aload => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~q\,
	sload => \u0|new_sdram_controller_0|ALT_INV_m_state.000010000~DUPLICATE_q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|oe~_Duplicate_12_q\);

-- Location: DDIOOECELL_X32_Y0_N39
\u0|new_sdram_controller_0|oe~_Duplicate_13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|ALT_INV_always5~0_combout\,
	asdata => VCC,
	aload => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~q\,
	sload => \u0|new_sdram_controller_0|ALT_INV_m_state.000010000~DUPLICATE_q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|oe~_Duplicate_13_q\);

-- Location: DDIOOECELL_X26_Y0_N79
\u0|new_sdram_controller_0|oe~_Duplicate_14\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|ALT_INV_always5~0_combout\,
	asdata => VCC,
	aload => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~q\,
	sload => \u0|new_sdram_controller_0|ALT_INV_m_state.000010000~DUPLICATE_q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|oe~_Duplicate_14_q\);

-- Location: DDIOOECELL_X24_Y0_N39
\u0|new_sdram_controller_0|oe~_Duplicate_15\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|ALT_INV_always5~0_combout\,
	asdata => VCC,
	aload => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~q\,
	sload => \u0|new_sdram_controller_0|ALT_INV_m_state.000010000~DUPLICATE_q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|oe~_Duplicate_15_q\);

-- Location: IOIBUF_X36_Y0_N1
\KEY[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(0),
	o => \KEY[0]~input_o\);

-- Location: FF_X30_Y27_N23
\u1|Xpos[7]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \u1|Add0~21_sumout\,
	sclr => \u1|LessThan0~1_combout\,
	ena => \u1|Xpos[9]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|Xpos[7]~DUPLICATE_q\);

-- Location: LABCELL_X30_Y27_N36
\u1|LessThan6~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u1|LessThan6~0_combout\ = ( \u1|Xpos[7]~DUPLICATE_q\ & ( \u1|Xpos\(4) & ( (!\u1|Xpos\(6) & !\u1|Xpos[8]~DUPLICATE_q\) ) ) ) # ( !\u1|Xpos[7]~DUPLICATE_q\ & ( \u1|Xpos\(4) & ( !\u1|Xpos[8]~DUPLICATE_q\ ) ) ) # ( \u1|Xpos[7]~DUPLICATE_q\ & ( !\u1|Xpos\(4) 
-- & ( (!\u1|Xpos[8]~DUPLICATE_q\ & ((!\u1|Xpos\(6)) # ((!\u1|Equal3~0_combout\ & !\u1|Xpos\(5))))) ) ) ) # ( !\u1|Xpos[7]~DUPLICATE_q\ & ( !\u1|Xpos\(4) & ( !\u1|Xpos[8]~DUPLICATE_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111110000000000011111111000000001111000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ALT_INV_Equal3~0_combout\,
	datab => \u1|ALT_INV_Xpos\(5),
	datac => \u1|ALT_INV_Xpos\(6),
	datad => \u1|ALT_INV_Xpos[8]~DUPLICATE_q\,
	datae => \u1|ALT_INV_Xpos[7]~DUPLICATE_q\,
	dataf => \u1|ALT_INV_Xpos\(4),
	combout => \u1|LessThan6~0_combout\);

-- Location: FF_X28_Y29_N16
RAMWE1 : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => \u0|new_sdram_controller_0|za_valid~q\,
	sload => VCC,
	ena => \BUFF_CTRL.ST2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RAMWE1~q\);

-- Location: IOIBUF_X24_Y0_N52
\DRAM_DQ[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ(0),
	o => \DRAM_DQ[0]~input_o\);

-- Location: DDIOINCELL_X24_Y0_N65
\u0|new_sdram_controller_0|za_data[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \DRAM_DQ[0]~input_o\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|za_data\(0));

-- Location: LABCELL_X30_Y14_N36
\RAMIN1[0]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAMIN1[0]~feeder_combout\ = ( \u0|new_sdram_controller_0|za_data\(0) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|new_sdram_controller_0|ALT_INV_za_data\(0),
	combout => \RAMIN1[0]~feeder_combout\);

-- Location: FF_X30_Y14_N37
\RAMIN1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \RAMIN1[0]~feeder_combout\,
	ena => \BUFF_CTRL.ST2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => RAMIN1(0));

-- Location: LABCELL_X29_Y37_N18
\RAMADDR2~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAMADDR2~2_combout\ = ( RAMADDR2(0) & ( \Add11~1_sumout\ & ( (\VGABEGIN~q\ & ((!\RAMADDR2~0_combout\) # ((!\RAMADDR2~1_combout\) # (\process_3~0_combout\)))) ) ) ) # ( !RAMADDR2(0) & ( \Add11~1_sumout\ & ( (\VGABEGIN~q\ & (!\process_3~0_combout\ & 
-- ((!\RAMADDR2~0_combout\) # (!\RAMADDR2~1_combout\)))) ) ) ) # ( RAMADDR2(0) & ( !\Add11~1_sumout\ & ( (\VGABEGIN~q\ & \process_3~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010000010101010000010000000101010101000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_VGABEGIN~q\,
	datab => \ALT_INV_RAMADDR2~0_combout\,
	datac => \ALT_INV_process_3~0_combout\,
	datad => \ALT_INV_RAMADDR2~1_combout\,
	datae => ALT_INV_RAMADDR2(0),
	dataf => \ALT_INV_Add11~1_sumout\,
	combout => \RAMADDR2~2_combout\);

-- Location: LABCELL_X29_Y37_N24
\RAMADDR2~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAMADDR2~3_combout\ = ( RAMADDR2(1) & ( \Add11~5_sumout\ & ( (\VGABEGIN~q\ & ((!\RAMADDR2~0_combout\) # ((!\RAMADDR2~1_combout\) # (\process_3~0_combout\)))) ) ) ) # ( !RAMADDR2(1) & ( \Add11~5_sumout\ & ( (\VGABEGIN~q\ & (!\process_3~0_combout\ & 
-- ((!\RAMADDR2~0_combout\) # (!\RAMADDR2~1_combout\)))) ) ) ) # ( RAMADDR2(1) & ( !\Add11~5_sumout\ & ( (\VGABEGIN~q\ & \process_3~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010000010101010000010000000101010101000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_VGABEGIN~q\,
	datab => \ALT_INV_RAMADDR2~0_combout\,
	datac => \ALT_INV_process_3~0_combout\,
	datad => \ALT_INV_RAMADDR2~1_combout\,
	datae => ALT_INV_RAMADDR2(1),
	dataf => \ALT_INV_Add11~5_sumout\,
	combout => \RAMADDR2~3_combout\);

-- Location: LABCELL_X29_Y37_N27
\RAMADDR2~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAMADDR2~4_combout\ = ( RAMADDR2(2) & ( \Add11~9_sumout\ & ( (\VGABEGIN~q\ & ((!\RAMADDR2~0_combout\) # ((!\RAMADDR2~1_combout\) # (\process_3~0_combout\)))) ) ) ) # ( !RAMADDR2(2) & ( \Add11~9_sumout\ & ( (\VGABEGIN~q\ & (!\process_3~0_combout\ & 
-- ((!\RAMADDR2~0_combout\) # (!\RAMADDR2~1_combout\)))) ) ) ) # ( RAMADDR2(2) & ( !\Add11~9_sumout\ & ( (\VGABEGIN~q\ & \process_3~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000101010101010100000000000101010001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_VGABEGIN~q\,
	datab => \ALT_INV_RAMADDR2~0_combout\,
	datac => \ALT_INV_RAMADDR2~1_combout\,
	datad => \ALT_INV_process_3~0_combout\,
	datae => ALT_INV_RAMADDR2(2),
	dataf => \ALT_INV_Add11~9_sumout\,
	combout => \RAMADDR2~4_combout\);

-- Location: LABCELL_X29_Y37_N36
\RAMADDR2~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAMADDR2~5_combout\ = ( \RAMADDR2~1_combout\ & ( \Add11~13_sumout\ & ( (\VGABEGIN~q\ & ((!\process_3~0_combout\ & ((!\RAMADDR2~0_combout\))) # (\process_3~0_combout\ & (RAMADDR2(3))))) ) ) ) # ( !\RAMADDR2~1_combout\ & ( \Add11~13_sumout\ & ( 
-- (\VGABEGIN~q\ & ((!\process_3~0_combout\) # (RAMADDR2(3)))) ) ) ) # ( \RAMADDR2~1_combout\ & ( !\Add11~13_sumout\ & ( (\VGABEGIN~q\ & (RAMADDR2(3) & \process_3~0_combout\)) ) ) ) # ( !\RAMADDR2~1_combout\ & ( !\Add11~13_sumout\ & ( (\VGABEGIN~q\ & 
-- (RAMADDR2(3) & \process_3~0_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000100000001000000010000000101010001010100010101000100000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_VGABEGIN~q\,
	datab => ALT_INV_RAMADDR2(3),
	datac => \ALT_INV_process_3~0_combout\,
	datad => \ALT_INV_RAMADDR2~0_combout\,
	datae => \ALT_INV_RAMADDR2~1_combout\,
	dataf => \ALT_INV_Add11~13_sumout\,
	combout => \RAMADDR2~5_combout\);

-- Location: LABCELL_X29_Y37_N21
\RAMADDR2~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAMADDR2~6_combout\ = ( RAMADDR2(4) & ( \Add11~17_sumout\ & ( (\VGABEGIN~q\ & ((!\RAMADDR2~0_combout\) # ((!\RAMADDR2~1_combout\) # (\process_3~0_combout\)))) ) ) ) # ( !RAMADDR2(4) & ( \Add11~17_sumout\ & ( (\VGABEGIN~q\ & (!\process_3~0_combout\ & 
-- ((!\RAMADDR2~0_combout\) # (!\RAMADDR2~1_combout\)))) ) ) ) # ( RAMADDR2(4) & ( !\Add11~17_sumout\ & ( (\VGABEGIN~q\ & \process_3~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000101010101010100000000000101010001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_VGABEGIN~q\,
	datab => \ALT_INV_RAMADDR2~0_combout\,
	datac => \ALT_INV_RAMADDR2~1_combout\,
	datad => \ALT_INV_process_3~0_combout\,
	datae => ALT_INV_RAMADDR2(4),
	dataf => \ALT_INV_Add11~17_sumout\,
	combout => \RAMADDR2~6_combout\);

-- Location: LABCELL_X29_Y37_N54
\RAMADDR2~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAMADDR2~7_combout\ = ( RAMADDR2(5) & ( \Add11~21_sumout\ & ( (\VGABEGIN~q\ & ((!\RAMADDR2~0_combout\) # ((!\RAMADDR2~1_combout\) # (\process_3~0_combout\)))) ) ) ) # ( !RAMADDR2(5) & ( \Add11~21_sumout\ & ( (\VGABEGIN~q\ & (!\process_3~0_combout\ & 
-- ((!\RAMADDR2~0_combout\) # (!\RAMADDR2~1_combout\)))) ) ) ) # ( RAMADDR2(5) & ( !\Add11~21_sumout\ & ( (\VGABEGIN~q\ & \process_3~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010000010101010000010000000101010101000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_VGABEGIN~q\,
	datab => \ALT_INV_RAMADDR2~0_combout\,
	datac => \ALT_INV_process_3~0_combout\,
	datad => \ALT_INV_RAMADDR2~1_combout\,
	datae => ALT_INV_RAMADDR2(5),
	dataf => \ALT_INV_Add11~21_sumout\,
	combout => \RAMADDR2~7_combout\);

-- Location: LABCELL_X29_Y37_N51
\RAMADDR2~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAMADDR2~8_combout\ = ( RAMADDR2(6) & ( \Add11~25_sumout\ & ( (\VGABEGIN~q\ & ((!\RAMADDR2~0_combout\) # ((!\RAMADDR2~1_combout\) # (\process_3~0_combout\)))) ) ) ) # ( !RAMADDR2(6) & ( \Add11~25_sumout\ & ( (\VGABEGIN~q\ & (!\process_3~0_combout\ & 
-- ((!\RAMADDR2~0_combout\) # (!\RAMADDR2~1_combout\)))) ) ) ) # ( RAMADDR2(6) & ( !\Add11~25_sumout\ & ( (\VGABEGIN~q\ & \process_3~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000101010101010100000000000101010001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_VGABEGIN~q\,
	datab => \ALT_INV_RAMADDR2~0_combout\,
	datac => \ALT_INV_RAMADDR2~1_combout\,
	datad => \ALT_INV_process_3~0_combout\,
	datae => ALT_INV_RAMADDR2(6),
	dataf => \ALT_INV_Add11~25_sumout\,
	combout => \RAMADDR2~8_combout\);

-- Location: LABCELL_X29_Y37_N48
\RAMADDR2~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAMADDR2~9_combout\ = ( RAMADDR2(7) & ( \Add11~29_sumout\ & ( (\VGABEGIN~q\ & ((!\RAMADDR2~0_combout\) # ((!\RAMADDR2~1_combout\) # (\process_3~0_combout\)))) ) ) ) # ( !RAMADDR2(7) & ( \Add11~29_sumout\ & ( (\VGABEGIN~q\ & (!\process_3~0_combout\ & 
-- ((!\RAMADDR2~0_combout\) # (!\RAMADDR2~1_combout\)))) ) ) ) # ( RAMADDR2(7) & ( !\Add11~29_sumout\ & ( (\VGABEGIN~q\ & \process_3~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000001010000010101010000010000000101010101000101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_VGABEGIN~q\,
	datab => \ALT_INV_RAMADDR2~0_combout\,
	datac => \ALT_INV_process_3~0_combout\,
	datad => \ALT_INV_RAMADDR2~1_combout\,
	datae => ALT_INV_RAMADDR2(7),
	dataf => \ALT_INV_Add11~29_sumout\,
	combout => \RAMADDR2~9_combout\);

-- Location: LABCELL_X29_Y37_N57
\RAMADDR2~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAMADDR2~10_combout\ = ( RAMADDR2(8) & ( \Add11~33_sumout\ & ( (\VGABEGIN~q\ & ((!\RAMADDR2~0_combout\) # ((!\RAMADDR2~1_combout\) # (\process_3~0_combout\)))) ) ) ) # ( !RAMADDR2(8) & ( \Add11~33_sumout\ & ( (\VGABEGIN~q\ & (!\process_3~0_combout\ & 
-- ((!\RAMADDR2~0_combout\) # (!\RAMADDR2~1_combout\)))) ) ) ) # ( RAMADDR2(8) & ( !\Add11~33_sumout\ & ( (\VGABEGIN~q\ & \process_3~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000101010101010100000000000101010001010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_VGABEGIN~q\,
	datab => \ALT_INV_RAMADDR2~0_combout\,
	datac => \ALT_INV_RAMADDR2~1_combout\,
	datad => \ALT_INV_process_3~0_combout\,
	datae => ALT_INV_RAMADDR2(8),
	dataf => \ALT_INV_Add11~33_sumout\,
	combout => \RAMADDR2~10_combout\);

-- Location: IOIBUF_X26_Y0_N92
\DRAM_DQ[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ(1),
	o => \DRAM_DQ[1]~input_o\);

-- Location: DDIOINCELL_X26_Y0_N105
\u0|new_sdram_controller_0|za_data[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \DRAM_DQ[1]~input_o\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|za_data\(1));

-- Location: MLABCELL_X28_Y14_N12
\RAMIN1[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAMIN1[1]~feeder_combout\ = ( \u0|new_sdram_controller_0|za_data\(1) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|new_sdram_controller_0|ALT_INV_za_data\(1),
	combout => \RAMIN1[1]~feeder_combout\);

-- Location: FF_X28_Y14_N13
\RAMIN1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \RAMIN1[1]~feeder_combout\,
	ena => \BUFF_CTRL.ST2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => RAMIN1(1));

-- Location: IOIBUF_X28_Y0_N35
\DRAM_DQ[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ(2),
	o => \DRAM_DQ[2]~input_o\);

-- Location: DDIOINCELL_X28_Y0_N48
\u0|new_sdram_controller_0|za_data[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \DRAM_DQ[2]~input_o\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|za_data\(2));

-- Location: MLABCELL_X28_Y13_N42
\RAMIN1[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAMIN1[2]~feeder_combout\ = ( \u0|new_sdram_controller_0|za_data\(2) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|new_sdram_controller_0|ALT_INV_za_data\(2),
	combout => \RAMIN1[2]~feeder_combout\);

-- Location: FF_X28_Y13_N44
\RAMIN1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \RAMIN1[2]~feeder_combout\,
	ena => \BUFF_CTRL.ST2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => RAMIN1(2));

-- Location: IOIBUF_X28_Y0_N52
\DRAM_DQ[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ(3),
	o => \DRAM_DQ[3]~input_o\);

-- Location: DDIOINCELL_X28_Y0_N65
\u0|new_sdram_controller_0|za_data[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \DRAM_DQ[3]~input_o\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|za_data\(3));

-- Location: FF_X29_Y12_N41
\RAMIN1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => \u0|new_sdram_controller_0|za_data\(3),
	sload => VCC,
	ena => \BUFF_CTRL.ST2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => RAMIN1(3));

-- Location: IOIBUF_X30_Y0_N52
\DRAM_DQ[4]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ(4),
	o => \DRAM_DQ[4]~input_o\);

-- Location: DDIOINCELL_X30_Y0_N65
\u0|new_sdram_controller_0|za_data[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \DRAM_DQ[4]~input_o\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|za_data\(4));

-- Location: LABCELL_X31_Y17_N30
\RAMIN1[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAMIN1[4]~feeder_combout\ = ( \u0|new_sdram_controller_0|za_data\(4) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|new_sdram_controller_0|ALT_INV_za_data\(4),
	combout => \RAMIN1[4]~feeder_combout\);

-- Location: FF_X31_Y17_N31
\RAMIN1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \RAMIN1[4]~feeder_combout\,
	ena => \BUFF_CTRL.ST2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => RAMIN1(4));

-- Location: IOIBUF_X18_Y0_N75
\DRAM_DQ[5]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ(5),
	o => \DRAM_DQ[5]~input_o\);

-- Location: DDIOINCELL_X18_Y0_N88
\u0|new_sdram_controller_0|za_data[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \DRAM_DQ[5]~input_o\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|za_data\(5));

-- Location: MLABCELL_X28_Y14_N42
\RAMIN1[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAMIN1[5]~feeder_combout\ = ( \u0|new_sdram_controller_0|za_data\(5) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|new_sdram_controller_0|ALT_INV_za_data\(5),
	combout => \RAMIN1[5]~feeder_combout\);

-- Location: FF_X28_Y14_N43
\RAMIN1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \RAMIN1[5]~feeder_combout\,
	ena => \BUFF_CTRL.ST2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => RAMIN1(5));

-- Location: IOIBUF_X34_Y0_N58
\DRAM_DQ[6]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ(6),
	o => \DRAM_DQ[6]~input_o\);

-- Location: DDIOINCELL_X34_Y0_N71
\u0|new_sdram_controller_0|za_data[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \DRAM_DQ[6]~input_o\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|za_data\(6));

-- Location: LABCELL_X30_Y13_N12
\RAMIN1[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAMIN1[6]~feeder_combout\ = ( \u0|new_sdram_controller_0|za_data\(6) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|new_sdram_controller_0|ALT_INV_za_data\(6),
	combout => \RAMIN1[6]~feeder_combout\);

-- Location: FF_X30_Y13_N13
\RAMIN1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \RAMIN1[6]~feeder_combout\,
	ena => \BUFF_CTRL.ST2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => RAMIN1(6));

-- Location: IOIBUF_X34_Y0_N41
\DRAM_DQ[7]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ(7),
	o => \DRAM_DQ[7]~input_o\);

-- Location: DDIOINCELL_X34_Y0_N54
\u0|new_sdram_controller_0|za_data[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \DRAM_DQ[7]~input_o\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|za_data\(7));

-- Location: LABCELL_X31_Y17_N39
\RAMIN1[7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RAMIN1[7]~feeder_combout\ = ( \u0|new_sdram_controller_0|za_data\(7) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|new_sdram_controller_0|ALT_INV_za_data\(7),
	combout => \RAMIN1[7]~feeder_combout\);

-- Location: FF_X31_Y17_N40
\RAMIN1[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \RAMIN1[7]~feeder_combout\,
	ena => \BUFF_CTRL.ST2~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => RAMIN1(7));

-- Location: M10K_X26_Y29_N0
\u4|ram_rtl_0|auto_generated|ram_block1a0\ : cyclonev_ram_block
-- pragma translate_off
GENERIC MAP (
	clk0_core_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	logical_ram_name => "true_dual_port_ram_dual_clock:u4|altsyncram:ram_rtl_0|altsyncram_4gi1:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 9,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 20,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 511,
	port_a_logical_ram_depth => 512,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_no_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 9,
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "clock1",
	port_b_data_width => 20,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 511,
	port_b_logical_ram_depth => 512,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_no_nbe_read",
	port_b_read_enable_clock => "clock1",
	ram_block_type => "M20K")
-- pragma translate_on
PORT MAP (
	portawe => \RAMWE1~q\,
	portbre => VCC,
	clk0 => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	clk1 => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	ena0 => \RAMWE1~q\,
	portadatain => \u4|ram_rtl_0|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portaaddr => \u4|ram_rtl_0|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \u4|ram_rtl_0|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portbdataout => \u4|ram_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: LABCELL_X29_Y37_N3
\RED[7]~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \RED[7]~0_combout\ = ( \u1|ACTVID~q\ & ( (!\Equal3~2_combout\) # ((!\Equal3~1_combout\) # ((!\Equal3~0_combout\) # (!\VGABEGIN~q\))) ) ) # ( !\u1|ACTVID~q\ & ( !\VGABEGIN~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111100000000111111110000000011111111111111101111111111111110",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \ALT_INV_Equal3~2_combout\,
	datab => \ALT_INV_Equal3~1_combout\,
	datac => \ALT_INV_Equal3~0_combout\,
	datad => \ALT_INV_VGABEGIN~q\,
	dataf => \u1|ALT_INV_ACTVID~q\,
	combout => \RED[7]~0_combout\);

-- Location: FF_X28_Y37_N41
\RED[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \u4|ram_rtl_0|auto_generated|ram_block1a0~portbdataout\,
	sclr => \process_3~0_combout\,
	sload => VCC,
	ena => \RED[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => RED(0));

-- Location: FF_X28_Y25_N8
\u1|Ypos[2]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \u1|Add1~29_sumout\,
	sclr => \u1|Equal0~2_combout\,
	ena => \u1|Ypos[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|Ypos[2]~DUPLICATE_q\);

-- Location: FF_X28_Y25_N5
\u1|Ypos[1]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \u1|Add1~33_sumout\,
	sclr => \u1|Equal0~2_combout\,
	ena => \u1|Ypos[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|Ypos[1]~DUPLICATE_q\);

-- Location: FF_X28_Y25_N2
\u1|Ypos[0]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \u1|Add1~25_sumout\,
	sclr => \u1|Equal0~2_combout\,
	ena => \u1|Ypos[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|Ypos[0]~DUPLICATE_q\);

-- Location: FF_X28_Y25_N17
\u1|Ypos[5]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \u1|Add1~13_sumout\,
	sclr => \u1|Equal0~2_combout\,
	ena => \u1|Ypos[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|Ypos[5]~DUPLICATE_q\);

-- Location: MLABCELL_X28_Y25_N36
\u1|process_0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u1|process_0~0_combout\ = ( !\u1|Ypos[0]~DUPLICATE_q\ & ( !\u1|Ypos[5]~DUPLICATE_q\ & ( (!\u1|Ypos\(3) & (!\u1|Ypos[2]~DUPLICATE_q\ & (!\u1|Ypos[1]~DUPLICATE_q\ & !\u1|Ypos\(4)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ALT_INV_Ypos\(3),
	datab => \u1|ALT_INV_Ypos[2]~DUPLICATE_q\,
	datac => \u1|ALT_INV_Ypos[1]~DUPLICATE_q\,
	datad => \u1|ALT_INV_Ypos\(4),
	datae => \u1|ALT_INV_Ypos[0]~DUPLICATE_q\,
	dataf => \u1|ALT_INV_Ypos[5]~DUPLICATE_q\,
	combout => \u1|process_0~0_combout\);

-- Location: MLABCELL_X28_Y25_N54
\u1|process_0~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u1|process_0~1_combout\ = ( \u1|Ypos[6]~DUPLICATE_q\ & ( (\u1|Ypos[9]~DUPLICATE_q\ & (((!\u1|process_0~0_combout\) # (\u1|Ypos\(7))) # (\u1|Ypos\(8)))) ) ) # ( !\u1|Ypos[6]~DUPLICATE_q\ & ( (\u1|Ypos[9]~DUPLICATE_q\ & ((\u1|Ypos\(7)) # (\u1|Ypos\(8)))) ) 
-- )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000101010101000100010101010101010001010101010101000101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ALT_INV_Ypos[9]~DUPLICATE_q\,
	datab => \u1|ALT_INV_Ypos\(8),
	datac => \u1|ALT_INV_process_0~0_combout\,
	datad => \u1|ALT_INV_Ypos\(7),
	dataf => \u1|ALT_INV_Ypos[6]~DUPLICATE_q\,
	combout => \u1|process_0~1_combout\);

-- Location: LABCELL_X24_Y79_N0
\u1|B_OUT~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u1|B_OUT~0_combout\ = ( \u1|Xpos\(9) & ( !\u1|Xpos[10]~DUPLICATE_q\ & ( (\u1|LessThan6~0_combout\ & (!\u1|Ypos\(10) & (RED(0) & !\u1|process_0~1_combout\))) ) ) ) # ( !\u1|Xpos\(9) & ( !\u1|Xpos[10]~DUPLICATE_q\ & ( (!\u1|Ypos\(10) & (RED(0) & 
-- !\u1|process_0~1_combout\)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000000000000001000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ALT_INV_LessThan6~0_combout\,
	datab => \u1|ALT_INV_Ypos\(10),
	datac => ALT_INV_RED(0),
	datad => \u1|ALT_INV_process_0~1_combout\,
	datae => \u1|ALT_INV_Xpos\(9),
	dataf => \u1|ALT_INV_Xpos[10]~DUPLICATE_q\,
	combout => \u1|B_OUT~0_combout\);

-- Location: FF_X24_Y79_N28
\u1|B_OUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \u1|B_OUT~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|B_OUT\(0));

-- Location: FF_X28_Y28_N38
\RED[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \u4|ram_rtl_0|auto_generated|ram_block1a1\,
	sclr => \process_3~0_combout\,
	sload => VCC,
	ena => \RED[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => RED(1));

-- Location: MLABCELL_X28_Y28_N24
\u1|B_OUT~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u1|B_OUT~1_combout\ = ( RED(1) & ( \u1|LessThan6~0_combout\ & ( (!\u1|Xpos[10]~DUPLICATE_q\ & (!\u1|Ypos\(10) & !\u1|process_0~1_combout\)) ) ) ) # ( RED(1) & ( !\u1|LessThan6~0_combout\ & ( (!\u1|Xpos[10]~DUPLICATE_q\ & (!\u1|Xpos\(9) & (!\u1|Ypos\(10) 
-- & !\u1|process_0~1_combout\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000100000000000000000000000000000001010000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ALT_INV_Xpos[10]~DUPLICATE_q\,
	datab => \u1|ALT_INV_Xpos\(9),
	datac => \u1|ALT_INV_Ypos\(10),
	datad => \u1|ALT_INV_process_0~1_combout\,
	datae => ALT_INV_RED(1),
	dataf => \u1|ALT_INV_LessThan6~0_combout\,
	combout => \u1|B_OUT~1_combout\);

-- Location: MLABCELL_X28_Y28_N42
\u1|B_OUT[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u1|B_OUT[1]~feeder_combout\ = ( \u1|B_OUT~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u1|ALT_INV_B_OUT~1_combout\,
	combout => \u1|B_OUT[1]~feeder_combout\);

-- Location: FF_X28_Y28_N44
\u1|B_OUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \u1|B_OUT[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|B_OUT\(1));

-- Location: LABCELL_X29_Y37_N15
\RED[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RED[2]~feeder_combout\ = ( \u4|ram_rtl_0|auto_generated|ram_block1a2\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u4|ram_rtl_0|auto_generated|ALT_INV_ram_block1a2\,
	combout => \RED[2]~feeder_combout\);

-- Location: FF_X29_Y37_N16
\RED[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \RED[2]~feeder_combout\,
	sclr => \process_3~0_combout\,
	ena => \RED[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => RED(2));

-- Location: LABCELL_X24_Y79_N54
\u1|B_OUT~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u1|B_OUT~2_combout\ = ( !\u1|process_0~1_combout\ & ( RED(2) & ( (!\u1|Xpos[10]~DUPLICATE_q\ & (!\u1|Ypos\(10) & ((!\u1|Xpos\(9)) # (\u1|LessThan6~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010110000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ALT_INV_Xpos\(9),
	datab => \u1|ALT_INV_LessThan6~0_combout\,
	datac => \u1|ALT_INV_Xpos[10]~DUPLICATE_q\,
	datad => \u1|ALT_INV_Ypos\(10),
	datae => \u1|ALT_INV_process_0~1_combout\,
	dataf => ALT_INV_RED(2),
	combout => \u1|B_OUT~2_combout\);

-- Location: LABCELL_X24_Y79_N30
\u1|B_OUT[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u1|B_OUT[2]~feeder_combout\ = \u1|B_OUT~2_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ALT_INV_B_OUT~2_combout\,
	combout => \u1|B_OUT[2]~feeder_combout\);

-- Location: FF_X24_Y79_N31
\u1|B_OUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \u1|B_OUT[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|B_OUT\(2));

-- Location: LABCELL_X29_Y37_N33
\RED[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RED[3]~feeder_combout\ = ( \u4|ram_rtl_0|auto_generated|ram_block1a3\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u4|ram_rtl_0|auto_generated|ALT_INV_ram_block1a3\,
	combout => \RED[3]~feeder_combout\);

-- Location: FF_X29_Y37_N35
\RED[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \RED[3]~feeder_combout\,
	sclr => \process_3~0_combout\,
	ena => \RED[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => RED(3));

-- Location: LABCELL_X24_Y79_N57
\u1|B_OUT~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \u1|B_OUT~3_combout\ = ( !\u1|process_0~1_combout\ & ( RED(3) & ( (!\u1|Ypos\(10) & (!\u1|Xpos[10]~DUPLICATE_q\ & ((!\u1|Xpos\(9)) # (\u1|LessThan6~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010110000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ALT_INV_Xpos\(9),
	datab => \u1|ALT_INV_LessThan6~0_combout\,
	datac => \u1|ALT_INV_Ypos\(10),
	datad => \u1|ALT_INV_Xpos[10]~DUPLICATE_q\,
	datae => \u1|ALT_INV_process_0~1_combout\,
	dataf => ALT_INV_RED(3),
	combout => \u1|B_OUT~3_combout\);

-- Location: LABCELL_X24_Y79_N36
\u1|B_OUT[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u1|B_OUT[3]~feeder_combout\ = \u1|B_OUT~3_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u1|ALT_INV_B_OUT~3_combout\,
	combout => \u1|B_OUT[3]~feeder_combout\);

-- Location: FF_X24_Y79_N37
\u1|B_OUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \u1|B_OUT[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|B_OUT\(3));

-- Location: FF_X27_Y29_N37
\RED[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \u4|ram_rtl_0|auto_generated|ram_block1a4\,
	sclr => \process_3~0_combout\,
	sload => VCC,
	ena => \RED[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => RED(4));

-- Location: LABCELL_X24_Y79_N48
\u1|B_OUT~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \u1|B_OUT~4_combout\ = ( !\u1|process_0~1_combout\ & ( RED(4) & ( (!\u1|Ypos\(10) & (!\u1|Xpos[10]~DUPLICATE_q\ & ((!\u1|Xpos\(9)) # (\u1|LessThan6~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000110000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ALT_INV_Xpos\(9),
	datab => \u1|ALT_INV_Ypos\(10),
	datac => \u1|ALT_INV_Xpos[10]~DUPLICATE_q\,
	datad => \u1|ALT_INV_LessThan6~0_combout\,
	datae => \u1|ALT_INV_process_0~1_combout\,
	dataf => ALT_INV_RED(4),
	combout => \u1|B_OUT~4_combout\);

-- Location: MLABCELL_X21_Y78_N0
\u1|B_OUT[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u1|B_OUT[4]~feeder_combout\ = ( \u1|B_OUT~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u1|ALT_INV_B_OUT~4_combout\,
	combout => \u1|B_OUT[4]~feeder_combout\);

-- Location: FF_X21_Y78_N1
\u1|B_OUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \u1|B_OUT[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|B_OUT\(4));

-- Location: FF_X29_Y37_N40
\RED[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \u4|ram_rtl_0|auto_generated|ram_block1a5\,
	sclr => \process_3~0_combout\,
	sload => VCC,
	ena => \RED[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => RED(5));

-- Location: LABCELL_X24_Y79_N51
\u1|B_OUT~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \u1|B_OUT~5_combout\ = ( !\u1|process_0~1_combout\ & ( RED(5) & ( (!\u1|Ypos\(10) & (!\u1|Xpos[10]~DUPLICATE_q\ & ((!\u1|Xpos\(9)) # (\u1|LessThan6~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010001100000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ALT_INV_Xpos\(9),
	datab => \u1|ALT_INV_Ypos\(10),
	datac => \u1|ALT_INV_LessThan6~0_combout\,
	datad => \u1|ALT_INV_Xpos[10]~DUPLICATE_q\,
	datae => \u1|ALT_INV_process_0~1_combout\,
	dataf => ALT_INV_RED(5),
	combout => \u1|B_OUT~5_combout\);

-- Location: LABCELL_X24_Y79_N24
\u1|B_OUT[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u1|B_OUT[5]~feeder_combout\ = ( \u1|B_OUT~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u1|ALT_INV_B_OUT~5_combout\,
	combout => \u1|B_OUT[5]~feeder_combout\);

-- Location: FF_X24_Y79_N25
\u1|B_OUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \u1|B_OUT[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|B_OUT\(5));

-- Location: LABCELL_X29_Y37_N42
\RED[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \RED[6]~feeder_combout\ = ( \u4|ram_rtl_0|auto_generated|ram_block1a6\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u4|ram_rtl_0|auto_generated|ALT_INV_ram_block1a6\,
	combout => \RED[6]~feeder_combout\);

-- Location: FF_X29_Y37_N44
\RED[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \RED[6]~feeder_combout\,
	sclr => \process_3~0_combout\,
	ena => \RED[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => RED(6));

-- Location: LABCELL_X24_Y79_N6
\u1|B_OUT~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \u1|B_OUT~6_combout\ = ( !\u1|process_0~1_combout\ & ( RED(6) & ( (!\u1|Ypos\(10) & (!\u1|Xpos[10]~DUPLICATE_q\ & ((!\u1|Xpos\(9)) # (\u1|LessThan6~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010000000110000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ALT_INV_Xpos\(9),
	datab => \u1|ALT_INV_Ypos\(10),
	datac => \u1|ALT_INV_Xpos[10]~DUPLICATE_q\,
	datad => \u1|ALT_INV_LessThan6~0_combout\,
	datae => \u1|ALT_INV_process_0~1_combout\,
	dataf => ALT_INV_RED(6),
	combout => \u1|B_OUT~6_combout\);

-- Location: LABCELL_X24_Y79_N45
\u1|B_OUT[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u1|B_OUT[6]~feeder_combout\ = ( \u1|B_OUT~6_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u1|ALT_INV_B_OUT~6_combout\,
	combout => \u1|B_OUT[6]~feeder_combout\);

-- Location: FF_X24_Y79_N46
\u1|B_OUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \u1|B_OUT[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|B_OUT\(6));

-- Location: FF_X29_Y37_N46
\RED[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \u4|ram_rtl_0|auto_generated|ram_block1a7\,
	sclr => \process_3~0_combout\,
	sload => VCC,
	ena => \RED[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => RED(7));

-- Location: LABCELL_X24_Y79_N9
\u1|B_OUT~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \u1|B_OUT~7_combout\ = ( !\u1|process_0~1_combout\ & ( RED(7) & ( (!\u1|Ypos\(10) & (!\u1|Xpos[10]~DUPLICATE_q\ & ((!\u1|Xpos\(9)) # (\u1|LessThan6~0_combout\)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000010001100000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ALT_INV_Xpos\(9),
	datab => \u1|ALT_INV_Ypos\(10),
	datac => \u1|ALT_INV_LessThan6~0_combout\,
	datad => \u1|ALT_INV_Xpos[10]~DUPLICATE_q\,
	datae => \u1|ALT_INV_process_0~1_combout\,
	dataf => ALT_INV_RED(7),
	combout => \u1|B_OUT~7_combout\);

-- Location: LABCELL_X24_Y79_N12
\u1|B_OUT[7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u1|B_OUT[7]~feeder_combout\ = ( \u1|B_OUT~7_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u1|ALT_INV_B_OUT~7_combout\,
	combout => \u1|B_OUT[7]~feeder_combout\);

-- Location: FF_X24_Y79_N13
\u1|B_OUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \u1|B_OUT[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|B_OUT\(7));

-- Location: FF_X24_Y79_N22
\u1|G_OUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	asdata => \u1|B_OUT~0_combout\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|G_OUT\(0));

-- Location: LABCELL_X22_Y31_N15
\u1|G_OUT[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u1|G_OUT[1]~feeder_combout\ = ( \u1|B_OUT~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u1|ALT_INV_B_OUT~1_combout\,
	combout => \u1|G_OUT[1]~feeder_combout\);

-- Location: FF_X22_Y31_N16
\u1|G_OUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \u1|G_OUT[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|G_OUT\(1));

-- Location: LABCELL_X24_Y79_N33
\u1|G_OUT[2]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u1|G_OUT[2]~feeder_combout\ = \u1|B_OUT~2_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010101010101010101010101010101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ALT_INV_B_OUT~2_combout\,
	combout => \u1|G_OUT[2]~feeder_combout\);

-- Location: FF_X24_Y79_N34
\u1|G_OUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \u1|G_OUT[2]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|G_OUT\(2));

-- Location: LABCELL_X24_Y79_N39
\u1|G_OUT[3]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u1|G_OUT[3]~feeder_combout\ = \u1|B_OUT~3_combout\

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011001100110011001100110011001100110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u1|ALT_INV_B_OUT~3_combout\,
	combout => \u1|G_OUT[3]~feeder_combout\);

-- Location: FF_X24_Y79_N40
\u1|G_OUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \u1|G_OUT[3]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|G_OUT\(3));

-- Location: LABCELL_X19_Y79_N51
\u1|G_OUT[4]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u1|G_OUT[4]~feeder_combout\ = ( \u1|B_OUT~4_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u1|ALT_INV_B_OUT~4_combout\,
	combout => \u1|G_OUT[4]~feeder_combout\);

-- Location: FF_X19_Y79_N52
\u1|G_OUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \u1|G_OUT[4]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|G_OUT\(4));

-- Location: LABCELL_X24_Y79_N18
\u1|G_OUT[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u1|G_OUT[5]~feeder_combout\ = ( \u1|B_OUT~5_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u1|ALT_INV_B_OUT~5_combout\,
	combout => \u1|G_OUT[5]~feeder_combout\);

-- Location: FF_X24_Y79_N19
\u1|G_OUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \u1|G_OUT[5]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|G_OUT\(5));

-- Location: LABCELL_X24_Y79_N15
\u1|G_OUT[6]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u1|G_OUT[6]~feeder_combout\ = ( \u1|B_OUT~6_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u1|ALT_INV_B_OUT~6_combout\,
	combout => \u1|G_OUT[6]~feeder_combout\);

-- Location: FF_X24_Y79_N16
\u1|G_OUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \u1|G_OUT[6]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|G_OUT\(6));

-- Location: LABCELL_X24_Y79_N42
\u1|G_OUT[7]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u1|G_OUT[7]~feeder_combout\ = ( \u1|B_OUT~7_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u1|ALT_INV_B_OUT~7_combout\,
	combout => \u1|G_OUT[7]~feeder_combout\);

-- Location: FF_X24_Y79_N43
\u1|G_OUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \u1|G_OUT[7]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|G_OUT\(7));

-- Location: FF_X24_Y79_N1
\u1|R_OUT[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \u1|B_OUT~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|R_OUT\(0));

-- Location: LABCELL_X23_Y67_N12
\u1|R_OUT[1]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u1|R_OUT[1]~feeder_combout\ = ( \u1|B_OUT~1_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u1|ALT_INV_B_OUT~1_combout\,
	combout => \u1|R_OUT[1]~feeder_combout\);

-- Location: FF_X23_Y67_N13
\u1|R_OUT[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \u1|R_OUT[1]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|R_OUT\(1));

-- Location: FF_X24_Y79_N55
\u1|R_OUT[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \u1|B_OUT~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|R_OUT\(2));

-- Location: FF_X24_Y79_N58
\u1|R_OUT[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \u1|B_OUT~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|R_OUT\(3));

-- Location: FF_X24_Y79_N49
\u1|R_OUT[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \u1|B_OUT~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|R_OUT\(4));

-- Location: FF_X24_Y79_N52
\u1|R_OUT[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \u1|B_OUT~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|R_OUT\(5));

-- Location: FF_X24_Y79_N8
\u1|R_OUT[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \u1|B_OUT~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|R_OUT\(6));

-- Location: FF_X24_Y79_N11
\u1|R_OUT[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \u1|B_OUT~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|R_OUT\(7));

-- Location: LABCELL_X30_Y27_N45
\u1|process_0~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u1|process_0~2_combout\ = ( \u1|Xpos[8]~DUPLICATE_q\ & ( (\u1|Xpos\(9) & (!\u1|Xpos\(10) & !\u1|Xpos[7]~DUPLICATE_q\)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000001010000000000000101000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ALT_INV_Xpos\(9),
	datac => \u1|ALT_INV_Xpos\(10),
	datad => \u1|ALT_INV_Xpos[7]~DUPLICATE_q\,
	dataf => \u1|ALT_INV_Xpos[8]~DUPLICATE_q\,
	combout => \u1|process_0~2_combout\);

-- Location: LABCELL_X30_Y27_N48
\u1|process_0~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \u1|process_0~3_combout\ = ( \u1|Xpos\(4) & ( (!\u1|process_0~2_combout\) # ((!\u1|Xpos\(5) & ((!\u1|Xpos\(6)))) # (\u1|Xpos\(5) & (\u1|Equal3~0_combout\ & \u1|Xpos\(6)))) ) ) # ( !\u1|Xpos\(4) & ( (!\u1|Xpos\(6)) # (!\u1|process_0~2_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111110000111111111111000011111111110000011111111111000001",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ALT_INV_Equal3~0_combout\,
	datab => \u1|ALT_INV_Xpos\(5),
	datac => \u1|ALT_INV_Xpos\(6),
	datad => \u1|ALT_INV_process_0~2_combout\,
	dataf => \u1|ALT_INV_Xpos\(4),
	combout => \u1|process_0~3_combout\);

-- Location: FF_X30_Y27_N49
\u1|VGAHS\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \u1|process_0~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|VGAHS~q\);

-- Location: LABCELL_X29_Y25_N12
\u1|process_0~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \u1|process_0~4_combout\ = ( \u1|Ypos\(5) & ( \u1|Equal0~0_combout\ ) ) # ( !\u1|Ypos\(5) & ( \u1|Equal0~0_combout\ & ( (!\u1|Ypos\(3)) # ((!\u1|Ypos\(2) & (!\u1|Ypos\(1))) # (\u1|Ypos\(2) & ((\u1|Ypos\(0)) # (\u1|Ypos\(1))))) ) ) ) # ( \u1|Ypos\(5) & ( 
-- !\u1|Equal0~0_combout\ ) ) # ( !\u1|Ypos\(5) & ( !\u1|Equal0~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1111111111111111111111111111111111111111100111011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u1|ALT_INV_Ypos\(2),
	datab => \u1|ALT_INV_Ypos\(1),
	datac => \u1|ALT_INV_Ypos\(0),
	datad => \u1|ALT_INV_Ypos\(3),
	datae => \u1|ALT_INV_Ypos\(5),
	dataf => \u1|ALT_INV_Equal0~0_combout\,
	combout => \u1|process_0~4_combout\);

-- Location: FF_X29_Y25_N13
\u1|VGAVS\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[0]~CLKENA0_outclk\,
	d => \u1|process_0~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u1|VGAVS~q\);

-- Location: FF_X23_Y5_N52
\u0|new_sdram_controller_0|i_addr[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => \u0|new_sdram_controller_0|i_state.111~q\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|i_addr\(12));

-- Location: FF_X27_Y5_N23
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => SDRAM_ADDR(0),
	sload => VCC,
	ena => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[43]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(18));

-- Location: FF_X28_Y6_N23
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => SDRAM_ADDR(0),
	sload => VCC,
	ena => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[43]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\(18));

-- Location: LABCELL_X27_Y5_N36
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[18]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[18]~2_combout\ = ( \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\(18) & ( 
-- (!\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_address~q\) # (\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(18)) ) ) # ( 
-- !\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\(18) & ( (\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_address~q\ & 
-- \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(18)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101101011111010111100000101000001011010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_rd_address~q\,
	datac => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_1\(18),
	datae => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_0\(18),
	combout => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[18]~2_combout\);

-- Location: FF_X27_Y5_N50
\u0|new_sdram_controller_0|active_addr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[18]~2_combout\,
	sload => VCC,
	ena => \u0|new_sdram_controller_0|active_rnw~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|active_addr\(0));

-- Location: MLABCELL_X28_Y7_N33
\u0|new_sdram_controller_0|m_addr[1]~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|m_addr[1]~1_combout\ = ( \u0|new_sdram_controller_0|pending~4_combout\ & ( (!\u0|new_sdram_controller_0|m_addr~0_combout\ & ((\u0|new_sdram_controller_0|f_pop~q\))) # (\u0|new_sdram_controller_0|m_addr~0_combout\ & 
-- (\u0|new_sdram_controller_0|m_state.000000010~q\)) ) ) # ( !\u0|new_sdram_controller_0|pending~4_combout\ & ( (\u0|new_sdram_controller_0|m_state.000000010~q\ & \u0|new_sdram_controller_0|m_addr~0_combout\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000110011000000000011001100001111001100110000111100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|new_sdram_controller_0|ALT_INV_m_state.000000010~q\,
	datac => \u0|new_sdram_controller_0|ALT_INV_f_pop~q\,
	datad => \u0|new_sdram_controller_0|ALT_INV_m_addr~0_combout\,
	dataf => \u0|new_sdram_controller_0|ALT_INV_pending~4_combout\,
	combout => \u0|new_sdram_controller_0|m_addr[1]~1_combout\);

-- Location: LABCELL_X29_Y4_N57
\u0|new_sdram_controller_0|Selector100~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|Selector100~0_combout\ = ( \u0|new_sdram_controller_0|active_addr\(0) & ( \u0|new_sdram_controller_0|m_addr[1]~1_combout\ & ( (!\u0|new_sdram_controller_0|m_addr~0_combout\ & 
-- (\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[18]~2_combout\)) # (\u0|new_sdram_controller_0|m_addr~0_combout\ & ((\u0|new_sdram_controller_0|active_addr\(11)))) ) ) ) # ( 
-- !\u0|new_sdram_controller_0|active_addr\(0) & ( \u0|new_sdram_controller_0|m_addr[1]~1_combout\ & ( (!\u0|new_sdram_controller_0|m_addr~0_combout\ & (\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[18]~2_combout\)) 
-- # (\u0|new_sdram_controller_0|m_addr~0_combout\ & ((\u0|new_sdram_controller_0|active_addr\(11)))) ) ) ) # ( \u0|new_sdram_controller_0|active_addr\(0) & ( !\u0|new_sdram_controller_0|m_addr[1]~1_combout\ & ( (!\u0|new_sdram_controller_0|i_addr\(12)) # 
-- (!\u0|new_sdram_controller_0|m_addr~0_combout\) ) ) ) # ( !\u0|new_sdram_controller_0|active_addr\(0) & ( !\u0|new_sdram_controller_0|m_addr[1]~1_combout\ & ( (!\u0|new_sdram_controller_0|i_addr\(12) & \u0|new_sdram_controller_0|m_addr~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0010001000100010111011101110111000001100001111110000110000111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|new_sdram_controller_0|ALT_INV_i_addr\(12),
	datab => \u0|new_sdram_controller_0|ALT_INV_m_addr~0_combout\,
	datac => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_rd_data[18]~2_combout\,
	datad => \u0|new_sdram_controller_0|ALT_INV_active_addr\(11),
	datae => \u0|new_sdram_controller_0|ALT_INV_active_addr\(0),
	dataf => \u0|new_sdram_controller_0|ALT_INV_m_addr[1]~1_combout\,
	combout => \u0|new_sdram_controller_0|Selector100~0_combout\);

-- Location: LABCELL_X29_Y6_N12
\u0|new_sdram_controller_0|m_addr[1]~2\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|m_addr[1]~2_combout\ = ( !\u0|new_sdram_controller_0|Selector31~0_combout\ & ( (!\u0|new_sdram_controller_0|m_state.000100000~q\ & (!\u0|new_sdram_controller_0|m_state.000000100~q\ & 
-- (!\u0|new_sdram_controller_0|m_state.010000000~q\ & !\u0|new_sdram_controller_0|m_state.100000000~q\))) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "1000000000000000100000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|new_sdram_controller_0|ALT_INV_m_state.000100000~q\,
	datab => \u0|new_sdram_controller_0|ALT_INV_m_state.000000100~q\,
	datac => \u0|new_sdram_controller_0|ALT_INV_m_state.010000000~q\,
	datad => \u0|new_sdram_controller_0|ALT_INV_m_state.100000000~q\,
	dataf => \u0|new_sdram_controller_0|ALT_INV_Selector31~0_combout\,
	combout => \u0|new_sdram_controller_0|m_addr[1]~2_combout\);

-- Location: DDIOOUTCELL_X40_Y0_N61
\u0|new_sdram_controller_0|m_addr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|Selector100~0_combout\,
	asdata => VCC,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	sload => \u0|new_sdram_controller_0|m_state.001000000~q\,
	ena => \u0|new_sdram_controller_0|m_addr[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|m_addr\(0));

-- Location: LABCELL_X27_Y5_N9
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[19]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[19]~feeder_combout\ = ( SDRAM_ADDR(1) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_SDRAM_ADDR(1),
	combout => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[19]~feeder_combout\);

-- Location: FF_X27_Y5_N10
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[19]~feeder_combout\,
	ena => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[43]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(19));

-- Location: FF_X28_Y9_N37
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => SDRAM_ADDR(1),
	sload => VCC,
	ena => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[43]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\(19));

-- Location: LABCELL_X27_Y5_N30
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[19]~3\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[19]~3_combout\ = ( \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\(19) & ( 
-- (!\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_address~q\) # (\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(19)) ) ) # ( 
-- !\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\(19) & ( (\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_address~q\ & 
-- \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(19)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000010100000101000001010000010110101111101011111010111110101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_rd_address~q\,
	datac => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_1\(19),
	dataf => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_0\(19),
	combout => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[19]~3_combout\);

-- Location: FF_X27_Y5_N32
\u0|new_sdram_controller_0|active_addr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[19]~3_combout\,
	ena => \u0|new_sdram_controller_0|active_rnw~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|active_addr\(1));

-- Location: LABCELL_X29_Y4_N48
\u0|new_sdram_controller_0|Selector99~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|Selector99~0_combout\ = ( \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[19]~3_combout\ & ( \u0|new_sdram_controller_0|m_addr[1]~1_combout\ & ( 
-- (!\u0|new_sdram_controller_0|m_addr~0_combout\) # (\u0|new_sdram_controller_0|active_addr\(12)) ) ) ) # ( !\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[19]~3_combout\ & ( 
-- \u0|new_sdram_controller_0|m_addr[1]~1_combout\ & ( (\u0|new_sdram_controller_0|m_addr~0_combout\ & \u0|new_sdram_controller_0|active_addr\(12)) ) ) ) # ( 
-- \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[19]~3_combout\ & ( !\u0|new_sdram_controller_0|m_addr[1]~1_combout\ & ( (!\u0|new_sdram_controller_0|m_addr~0_combout\ & (\u0|new_sdram_controller_0|active_addr\(1))) 
-- # (\u0|new_sdram_controller_0|m_addr~0_combout\ & ((!\u0|new_sdram_controller_0|i_addr\(12)))) ) ) ) # ( !\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[19]~3_combout\ & ( 
-- !\u0|new_sdram_controller_0|m_addr[1]~1_combout\ & ( (!\u0|new_sdram_controller_0|m_addr~0_combout\ & (\u0|new_sdram_controller_0|active_addr\(1))) # (\u0|new_sdram_controller_0|m_addr~0_combout\ & ((!\u0|new_sdram_controller_0|i_addr\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0111011101000100011101110100010000000011000000111100111111001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|new_sdram_controller_0|ALT_INV_active_addr\(1),
	datab => \u0|new_sdram_controller_0|ALT_INV_m_addr~0_combout\,
	datac => \u0|new_sdram_controller_0|ALT_INV_active_addr\(12),
	datad => \u0|new_sdram_controller_0|ALT_INV_i_addr\(12),
	datae => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_rd_data[19]~3_combout\,
	dataf => \u0|new_sdram_controller_0|ALT_INV_m_addr[1]~1_combout\,
	combout => \u0|new_sdram_controller_0|Selector99~0_combout\);

-- Location: DDIOOUTCELL_X30_Y0_N27
\u0|new_sdram_controller_0|m_addr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|Selector99~0_combout\,
	asdata => VCC,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	sload => \u0|new_sdram_controller_0|m_state.001000000~q\,
	ena => \u0|new_sdram_controller_0|m_addr[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|m_addr\(1));

-- Location: FF_X29_Y11_N7
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => SDRAM_ADDR(2),
	sload => VCC,
	ena => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[43]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\(20));

-- Location: FF_X29_Y11_N25
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => SDRAM_ADDR(2),
	sload => VCC,
	ena => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[43]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(20));

-- Location: LABCELL_X27_Y6_N45
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[20]~4\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[20]~4_combout\ = ( \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(20) & ( 
-- (\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\(20)) # (\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_address~q\) ) ) # ( 
-- !\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(20) & ( (!\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_address~q\ & 
-- \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\(20)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000110000001100001111110011111100001100000011000011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_rd_address~q\,
	datac => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_0\(20),
	datae => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_1\(20),
	combout => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[20]~4_combout\);

-- Location: FF_X27_Y5_N26
\u0|new_sdram_controller_0|active_addr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[20]~4_combout\,
	sload => VCC,
	ena => \u0|new_sdram_controller_0|active_rnw~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|active_addr\(2));

-- Location: FF_X27_Y7_N11
\u0|new_sdram_controller_0|active_addr[13]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[31]~19_combout\,
	ena => \u0|new_sdram_controller_0|active_rnw~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|active_addr[13]~DUPLICATE_q\);

-- Location: LABCELL_X27_Y5_N18
\u0|new_sdram_controller_0|Selector98~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|Selector98~0_combout\ = ( \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[20]~4_combout\ & ( \u0|new_sdram_controller_0|m_addr[1]~1_combout\ & ( 
-- (!\u0|new_sdram_controller_0|m_addr~0_combout\) # (\u0|new_sdram_controller_0|active_addr[13]~DUPLICATE_q\) ) ) ) # ( !\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[20]~4_combout\ & ( 
-- \u0|new_sdram_controller_0|m_addr[1]~1_combout\ & ( (\u0|new_sdram_controller_0|m_addr~0_combout\ & \u0|new_sdram_controller_0|active_addr[13]~DUPLICATE_q\) ) ) ) # ( 
-- \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[20]~4_combout\ & ( !\u0|new_sdram_controller_0|m_addr[1]~1_combout\ & ( (!\u0|new_sdram_controller_0|m_addr~0_combout\ & (\u0|new_sdram_controller_0|active_addr\(2))) 
-- # (\u0|new_sdram_controller_0|m_addr~0_combout\ & ((!\u0|new_sdram_controller_0|i_addr\(12)))) ) ) ) # ( !\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[20]~4_combout\ & ( 
-- !\u0|new_sdram_controller_0|m_addr[1]~1_combout\ & ( (!\u0|new_sdram_controller_0|m_addr~0_combout\ & (\u0|new_sdram_controller_0|active_addr\(2))) # (\u0|new_sdram_controller_0|m_addr~0_combout\ & ((!\u0|new_sdram_controller_0|i_addr\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101110001011100010111000101110000000000000011111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|new_sdram_controller_0|ALT_INV_active_addr\(2),
	datab => \u0|new_sdram_controller_0|ALT_INV_i_addr\(12),
	datac => \u0|new_sdram_controller_0|ALT_INV_m_addr~0_combout\,
	datad => \u0|new_sdram_controller_0|ALT_INV_active_addr[13]~DUPLICATE_q\,
	datae => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_rd_data[20]~4_combout\,
	dataf => \u0|new_sdram_controller_0|ALT_INV_m_addr[1]~1_combout\,
	combout => \u0|new_sdram_controller_0|Selector98~0_combout\);

-- Location: DDIOOUTCELL_X38_Y0_N10
\u0|new_sdram_controller_0|m_addr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|Selector98~0_combout\,
	asdata => VCC,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	sload => \u0|new_sdram_controller_0|m_state.001000000~q\,
	ena => \u0|new_sdram_controller_0|m_addr[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|m_addr\(2));

-- Location: FF_X25_Y7_N47
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => SDRAM_ADDR(3),
	sload => VCC,
	ena => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[43]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\(21));

-- Location: FF_X25_Y7_N53
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => SDRAM_ADDR(3),
	sload => VCC,
	ena => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[43]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(21));

-- Location: MLABCELL_X25_Y7_N48
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[21]~5\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[21]~5_combout\ = ( \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_address~q\ & ( 
-- \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(21) ) ) # ( !\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_address~q\ & ( 
-- \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(21) & ( \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\(21) ) ) ) # ( 
-- !\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_address~q\ & ( !\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(21) & ( 
-- \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\(21) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110011000000000000000000110011001100111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_0\(21),
	datae => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_rd_address~q\,
	dataf => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_1\(21),
	combout => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[21]~5_combout\);

-- Location: FF_X25_Y7_N32
\u0|new_sdram_controller_0|active_addr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[21]~5_combout\,
	sload => VCC,
	ena => \u0|new_sdram_controller_0|active_rnw~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|active_addr\(3));

-- Location: MLABCELL_X25_Y7_N12
\u0|new_sdram_controller_0|Selector97~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|Selector97~0_combout\ = ( \u0|new_sdram_controller_0|m_addr~0_combout\ & ( \u0|new_sdram_controller_0|m_addr[1]~1_combout\ & ( \u0|new_sdram_controller_0|active_addr\(14) ) ) ) # ( !\u0|new_sdram_controller_0|m_addr~0_combout\ & 
-- ( \u0|new_sdram_controller_0|m_addr[1]~1_combout\ & ( \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[21]~5_combout\ ) ) ) # ( \u0|new_sdram_controller_0|m_addr~0_combout\ & ( 
-- !\u0|new_sdram_controller_0|m_addr[1]~1_combout\ & ( !\u0|new_sdram_controller_0|i_addr\(12) ) ) ) # ( !\u0|new_sdram_controller_0|m_addr~0_combout\ & ( !\u0|new_sdram_controller_0|m_addr[1]~1_combout\ & ( \u0|new_sdram_controller_0|active_addr\(3) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111101010101010101000001111000011110011001100110011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|new_sdram_controller_0|ALT_INV_i_addr\(12),
	datab => \u0|new_sdram_controller_0|ALT_INV_active_addr\(14),
	datac => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_rd_data[21]~5_combout\,
	datad => \u0|new_sdram_controller_0|ALT_INV_active_addr\(3),
	datae => \u0|new_sdram_controller_0|ALT_INV_m_addr~0_combout\,
	dataf => \u0|new_sdram_controller_0|ALT_INV_m_addr[1]~1_combout\,
	combout => \u0|new_sdram_controller_0|Selector97~0_combout\);

-- Location: DDIOOUTCELL_X24_Y0_N27
\u0|new_sdram_controller_0|m_addr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|Selector97~0_combout\,
	asdata => VCC,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	sload => \u0|new_sdram_controller_0|m_state.001000000~q\,
	ena => \u0|new_sdram_controller_0|m_addr[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|m_addr\(3));

-- Location: FF_X29_Y7_N35
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => SDRAM_ADDR(4),
	sload => VCC,
	ena => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[43]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(22));

-- Location: FF_X29_Y7_N11
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => SDRAM_ADDR(4),
	sload => VCC,
	ena => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[43]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\(22));

-- Location: LABCELL_X29_Y7_N33
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[22]~6\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[22]~6_combout\ = ( \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\(22) & ( 
-- (!\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_address~DUPLICATE_q\) # (\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(22)) ) ) # ( 
-- !\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\(22) & ( (\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_address~DUPLICATE_q\ & 
-- \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(22)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000001111000000000000111111110000111111111111000011111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_rd_address~DUPLICATE_q\,
	datad => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_1\(22),
	dataf => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_0\(22),
	combout => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[22]~6_combout\);

-- Location: FF_X29_Y7_N53
\u0|new_sdram_controller_0|active_addr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[22]~6_combout\,
	sload => VCC,
	ena => \u0|new_sdram_controller_0|active_rnw~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|active_addr\(4));

-- Location: LABCELL_X29_Y7_N42
\u0|new_sdram_controller_0|Selector96~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|Selector96~0_combout\ = ( \u0|new_sdram_controller_0|m_addr~0_combout\ & ( \u0|new_sdram_controller_0|pending~4_combout\ & ( !\u0|new_sdram_controller_0|m_state.000000010~q\ ) ) ) # ( 
-- !\u0|new_sdram_controller_0|m_addr~0_combout\ & ( \u0|new_sdram_controller_0|pending~4_combout\ & ( \u0|new_sdram_controller_0|f_pop~q\ ) ) ) # ( \u0|new_sdram_controller_0|m_addr~0_combout\ & ( !\u0|new_sdram_controller_0|pending~4_combout\ & ( 
-- !\u0|new_sdram_controller_0|m_state.000000010~q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111100001111000000110011001100111111000011110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|new_sdram_controller_0|ALT_INV_f_pop~q\,
	datac => \u0|new_sdram_controller_0|ALT_INV_m_state.000000010~q\,
	datae => \u0|new_sdram_controller_0|ALT_INV_m_addr~0_combout\,
	dataf => \u0|new_sdram_controller_0|ALT_INV_pending~4_combout\,
	combout => \u0|new_sdram_controller_0|Selector96~0_combout\);

-- Location: LABCELL_X29_Y7_N9
\u0|new_sdram_controller_0|Selector96~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|Selector96~1_combout\ = ( \u0|new_sdram_controller_0|m_addr[1]~1_combout\ & ( \u0|new_sdram_controller_0|Selector96~0_combout\ & ( (\u0|new_sdram_controller_0|m_state.001000000~q\) # 
-- (\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[22]~6_combout\) ) ) ) # ( !\u0|new_sdram_controller_0|m_addr[1]~1_combout\ & ( \u0|new_sdram_controller_0|Selector96~0_combout\ ) ) # ( 
-- \u0|new_sdram_controller_0|m_addr[1]~1_combout\ & ( !\u0|new_sdram_controller_0|Selector96~0_combout\ & ( (\u0|new_sdram_controller_0|m_state.001000000~q\) # (\u0|new_sdram_controller_0|active_addr\(15)) ) ) ) # ( 
-- !\u0|new_sdram_controller_0|m_addr[1]~1_combout\ & ( !\u0|new_sdram_controller_0|Selector96~0_combout\ & ( (\u0|new_sdram_controller_0|active_addr\(4)) # (\u0|new_sdram_controller_0|m_state.001000000~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111001111110011111111111111111111110101111101011111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_rd_data[22]~6_combout\,
	datab => \u0|new_sdram_controller_0|ALT_INV_active_addr\(15),
	datac => \u0|new_sdram_controller_0|ALT_INV_m_state.001000000~q\,
	datad => \u0|new_sdram_controller_0|ALT_INV_active_addr\(4),
	datae => \u0|new_sdram_controller_0|ALT_INV_m_addr[1]~1_combout\,
	dataf => \u0|new_sdram_controller_0|ALT_INV_Selector96~0_combout\,
	combout => \u0|new_sdram_controller_0|Selector96~1_combout\);

-- Location: DDIOOUTCELL_X28_Y0_N10
\u0|new_sdram_controller_0|m_addr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|Selector96~1_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	ena => \u0|new_sdram_controller_0|m_addr[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|m_addr\(4));

-- Location: LABCELL_X29_Y11_N21
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[23]~feeder_combout\ = ( SDRAM_ADDR(5) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_SDRAM_ADDR(5),
	combout => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[23]~feeder_combout\);

-- Location: FF_X29_Y11_N22
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[23]~feeder_combout\,
	ena => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[43]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\(23));

-- Location: LABCELL_X29_Y11_N3
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[23]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[23]~feeder_combout\ = ( SDRAM_ADDR(5) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_SDRAM_ADDR(5),
	combout => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[23]~feeder_combout\);

-- Location: FF_X29_Y11_N4
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[23]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[23]~feeder_combout\,
	ena => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[43]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(23));

-- Location: LABCELL_X29_Y7_N18
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[23]~7\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[23]~7_combout\ = ( \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(23) & ( 
-- (\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_address~DUPLICATE_q\) # (\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\(23)) ) ) # ( 
-- !\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(23) & ( (\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\(23) & 
-- !\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_address~DUPLICATE_q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100000000000011110000000000001111111111110000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_0\(23),
	datad => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_rd_address~DUPLICATE_q\,
	dataf => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_1\(23),
	combout => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[23]~7_combout\);

-- Location: LABCELL_X30_Y7_N36
\u0|new_sdram_controller_0|active_addr[5]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|active_addr[5]~feeder_combout\ = ( \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[23]~7_combout\ )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_rd_data[23]~7_combout\,
	combout => \u0|new_sdram_controller_0|active_addr[5]~feeder_combout\);

-- Location: FF_X30_Y7_N37
\u0|new_sdram_controller_0|active_addr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|active_addr[5]~feeder_combout\,
	ena => \u0|new_sdram_controller_0|active_rnw~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|active_addr\(5));

-- Location: LABCELL_X29_Y7_N54
\u0|new_sdram_controller_0|Selector95~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|Selector95~0_combout\ = ( \u0|new_sdram_controller_0|m_addr[1]~1_combout\ & ( \u0|new_sdram_controller_0|Selector96~0_combout\ & ( (\u0|new_sdram_controller_0|m_state.001000000~q\) # 
-- (\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[23]~7_combout\) ) ) ) # ( !\u0|new_sdram_controller_0|m_addr[1]~1_combout\ & ( \u0|new_sdram_controller_0|Selector96~0_combout\ ) ) # ( 
-- \u0|new_sdram_controller_0|m_addr[1]~1_combout\ & ( !\u0|new_sdram_controller_0|Selector96~0_combout\ & ( (\u0|new_sdram_controller_0|m_state.001000000~q\) # (\u0|new_sdram_controller_0|active_addr\(16)) ) ) ) # ( 
-- !\u0|new_sdram_controller_0|m_addr[1]~1_combout\ & ( !\u0|new_sdram_controller_0|Selector96~0_combout\ & ( (\u0|new_sdram_controller_0|m_state.001000000~q\) # (\u0|new_sdram_controller_0|active_addr\(5)) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111010101011111111111111111111111110011001111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|new_sdram_controller_0|ALT_INV_active_addr\(16),
	datab => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_rd_data[23]~7_combout\,
	datac => \u0|new_sdram_controller_0|ALT_INV_active_addr\(5),
	datad => \u0|new_sdram_controller_0|ALT_INV_m_state.001000000~q\,
	datae => \u0|new_sdram_controller_0|ALT_INV_m_addr[1]~1_combout\,
	dataf => \u0|new_sdram_controller_0|ALT_INV_Selector96~0_combout\,
	combout => \u0|new_sdram_controller_0|Selector95~0_combout\);

-- Location: DDIOOUTCELL_X28_Y0_N27
\u0|new_sdram_controller_0|m_addr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|Selector95~0_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	ena => \u0|new_sdram_controller_0|m_addr[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|m_addr\(5));

-- Location: FF_X27_Y5_N59
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => SDRAM_ADDR(6),
	sload => VCC,
	ena => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[43]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(24));

-- Location: FF_X28_Y6_N4
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[24]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => SDRAM_ADDR(6),
	sload => VCC,
	ena => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[43]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\(24));

-- Location: LABCELL_X27_Y5_N27
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[24]~8\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[24]~8_combout\ = ( \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\(24) & ( 
-- (!\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_address~q\) # (\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(24)) ) ) # ( 
-- !\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\(24) & ( (\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_address~q\ & 
-- \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(24)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0001000100010001101110111011101100010001000100011011101110111011",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_rd_address~q\,
	datab => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_1\(24),
	datae => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_0\(24),
	combout => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[24]~8_combout\);

-- Location: FF_X27_Y5_N29
\u0|new_sdram_controller_0|active_addr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[24]~8_combout\,
	ena => \u0|new_sdram_controller_0|active_rnw~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|active_addr\(6));

-- Location: FF_X25_Y7_N58
\u0|new_sdram_controller_0|active_addr[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[35]~23_combout\,
	ena => \u0|new_sdram_controller_0|active_rnw~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|active_addr\(17));

-- Location: LABCELL_X27_Y5_N54
\u0|new_sdram_controller_0|Selector94~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|Selector94~0_combout\ = ( \u0|new_sdram_controller_0|m_addr~0_combout\ & ( \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[24]~8_combout\ & ( 
-- (!\u0|new_sdram_controller_0|m_addr[1]~1_combout\ & (!\u0|new_sdram_controller_0|i_addr\(12))) # (\u0|new_sdram_controller_0|m_addr[1]~1_combout\ & ((\u0|new_sdram_controller_0|active_addr\(17)))) ) ) ) # ( !\u0|new_sdram_controller_0|m_addr~0_combout\ & 
-- ( \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[24]~8_combout\ & ( (\u0|new_sdram_controller_0|m_addr[1]~1_combout\) # (\u0|new_sdram_controller_0|active_addr\(6)) ) ) ) # ( 
-- \u0|new_sdram_controller_0|m_addr~0_combout\ & ( !\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[24]~8_combout\ & ( (!\u0|new_sdram_controller_0|m_addr[1]~1_combout\ & (!\u0|new_sdram_controller_0|i_addr\(12))) # 
-- (\u0|new_sdram_controller_0|m_addr[1]~1_combout\ & ((\u0|new_sdram_controller_0|active_addr\(17)))) ) ) ) # ( !\u0|new_sdram_controller_0|m_addr~0_combout\ & ( 
-- !\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[24]~8_combout\ & ( (\u0|new_sdram_controller_0|active_addr\(6) & !\u0|new_sdram_controller_0|m_addr[1]~1_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101000001010000110000001100111101011111010111111100000011001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|new_sdram_controller_0|ALT_INV_active_addr\(6),
	datab => \u0|new_sdram_controller_0|ALT_INV_i_addr\(12),
	datac => \u0|new_sdram_controller_0|ALT_INV_m_addr[1]~1_combout\,
	datad => \u0|new_sdram_controller_0|ALT_INV_active_addr\(17),
	datae => \u0|new_sdram_controller_0|ALT_INV_m_addr~0_combout\,
	dataf => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_rd_data[24]~8_combout\,
	combout => \u0|new_sdram_controller_0|Selector94~0_combout\);

-- Location: DDIOOUTCELL_X24_Y0_N10
\u0|new_sdram_controller_0|m_addr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|Selector94~0_combout\,
	asdata => VCC,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	sload => \u0|new_sdram_controller_0|m_state.001000000~q\,
	ena => \u0|new_sdram_controller_0|m_addr[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|m_addr\(6));

-- Location: FF_X25_Y7_N19
\u0|new_sdram_controller_0|active_addr[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[36]~24_combout\,
	ena => \u0|new_sdram_controller_0|active_rnw~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|active_addr\(18));

-- Location: FF_X27_Y8_N38
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => SDRAM_ADDR(7),
	sload => VCC,
	ena => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[43]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(25));

-- Location: LABCELL_X27_Y10_N24
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[25]~feeder\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[25]~feeder_combout\ = ( SDRAM_ADDR(7) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000011111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataf => ALT_INV_SDRAM_ADDR(7),
	combout => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[25]~feeder_combout\);

-- Location: FF_X27_Y10_N25
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[25]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[25]~feeder_combout\,
	ena => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[43]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\(25));

-- Location: LABCELL_X27_Y7_N48
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[25]~9\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[25]~9_combout\ = ( \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_address~q\ & ( 
-- \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(25) ) ) # ( !\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_address~q\ & ( 
-- \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\(25) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111100001111000011110000111100001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_1\(25),
	datad => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_0\(25),
	dataf => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_rd_address~q\,
	combout => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[25]~9_combout\);

-- Location: FF_X27_Y7_N8
\u0|new_sdram_controller_0|active_addr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[25]~9_combout\,
	sload => VCC,
	ena => \u0|new_sdram_controller_0|active_rnw~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|active_addr\(7));

-- Location: LABCELL_X29_Y4_N18
\u0|new_sdram_controller_0|Selector93~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|Selector93~0_combout\ = ( \u0|new_sdram_controller_0|active_addr\(7) & ( \u0|new_sdram_controller_0|m_addr[1]~1_combout\ & ( (!\u0|new_sdram_controller_0|m_addr~0_combout\ & 
-- ((\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[25]~9_combout\))) # (\u0|new_sdram_controller_0|m_addr~0_combout\ & (\u0|new_sdram_controller_0|active_addr\(18))) ) ) ) # ( 
-- !\u0|new_sdram_controller_0|active_addr\(7) & ( \u0|new_sdram_controller_0|m_addr[1]~1_combout\ & ( (!\u0|new_sdram_controller_0|m_addr~0_combout\ & 
-- ((\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[25]~9_combout\))) # (\u0|new_sdram_controller_0|m_addr~0_combout\ & (\u0|new_sdram_controller_0|active_addr\(18))) ) ) ) # ( 
-- \u0|new_sdram_controller_0|active_addr\(7) & ( !\u0|new_sdram_controller_0|m_addr[1]~1_combout\ & ( (!\u0|new_sdram_controller_0|i_addr\(12)) # (!\u0|new_sdram_controller_0|m_addr~0_combout\) ) ) ) # ( !\u0|new_sdram_controller_0|active_addr\(7) & ( 
-- !\u0|new_sdram_controller_0|m_addr[1]~1_combout\ & ( (!\u0|new_sdram_controller_0|i_addr\(12) & \u0|new_sdram_controller_0|m_addr~0_combout\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011001100111111111100110000001111010101010000111101010101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|new_sdram_controller_0|ALT_INV_active_addr\(18),
	datab => \u0|new_sdram_controller_0|ALT_INV_i_addr\(12),
	datac => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_rd_data[25]~9_combout\,
	datad => \u0|new_sdram_controller_0|ALT_INV_m_addr~0_combout\,
	datae => \u0|new_sdram_controller_0|ALT_INV_active_addr\(7),
	dataf => \u0|new_sdram_controller_0|ALT_INV_m_addr[1]~1_combout\,
	combout => \u0|new_sdram_controller_0|Selector93~0_combout\);

-- Location: DDIOOUTCELL_X32_Y0_N27
\u0|new_sdram_controller_0|m_addr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|Selector93~0_combout\,
	asdata => VCC,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	sload => \u0|new_sdram_controller_0|m_state.001000000~q\,
	ena => \u0|new_sdram_controller_0|m_addr[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|m_addr\(7));

-- Location: FF_X25_Y7_N22
\u0|new_sdram_controller_0|active_addr[19]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[37]~25_combout\,
	ena => \u0|new_sdram_controller_0|active_rnw~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|active_addr[19]~DUPLICATE_q\);

-- Location: FF_X29_Y7_N28
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => SDRAM_ADDR(8),
	sload => VCC,
	ena => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[43]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\(26));

-- Location: FF_X27_Y8_N55
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[26]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => SDRAM_ADDR(8),
	sload => VCC,
	ena => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[43]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(26));

-- Location: LABCELL_X29_Y4_N36
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[26]~10\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[26]~10_combout\ = ( \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(26) & ( 
-- (\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_address~q\) # (\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\(26)) ) ) # ( 
-- !\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(26) & ( (\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\(26) & 
-- !\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_address~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011000000110000001100000011000000111111001111110011111100111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datab => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_0\(26),
	datac => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_rd_address~q\,
	dataf => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_1\(26),
	combout => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[26]~10_combout\);

-- Location: FF_X29_Y4_N37
\u0|new_sdram_controller_0|active_addr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[26]~10_combout\,
	ena => \u0|new_sdram_controller_0|active_rnw~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|active_addr\(8));

-- Location: LABCELL_X29_Y4_N45
\u0|new_sdram_controller_0|Selector92~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|Selector92~0_combout\ = ( \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[26]~10_combout\ & ( \u0|new_sdram_controller_0|m_addr[1]~1_combout\ & ( 
-- (!\u0|new_sdram_controller_0|m_addr~0_combout\) # (\u0|new_sdram_controller_0|active_addr[19]~DUPLICATE_q\) ) ) ) # ( !\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[26]~10_combout\ & ( 
-- \u0|new_sdram_controller_0|m_addr[1]~1_combout\ & ( (\u0|new_sdram_controller_0|active_addr[19]~DUPLICATE_q\ & \u0|new_sdram_controller_0|m_addr~0_combout\) ) ) ) # ( 
-- \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[26]~10_combout\ & ( !\u0|new_sdram_controller_0|m_addr[1]~1_combout\ & ( (!\u0|new_sdram_controller_0|m_addr~0_combout\ & (\u0|new_sdram_controller_0|active_addr\(8))) 
-- # (\u0|new_sdram_controller_0|m_addr~0_combout\ & ((!\u0|new_sdram_controller_0|i_addr\(12)))) ) ) ) # ( !\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[26]~10_combout\ & ( 
-- !\u0|new_sdram_controller_0|m_addr[1]~1_combout\ & ( (!\u0|new_sdram_controller_0|m_addr~0_combout\ & (\u0|new_sdram_controller_0|active_addr\(8))) # (\u0|new_sdram_controller_0|m_addr~0_combout\ & ((!\u0|new_sdram_controller_0|i_addr\(12)))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011111100110000001111110011000000000101000001011111010111110101",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|new_sdram_controller_0|ALT_INV_active_addr[19]~DUPLICATE_q\,
	datab => \u0|new_sdram_controller_0|ALT_INV_active_addr\(8),
	datac => \u0|new_sdram_controller_0|ALT_INV_m_addr~0_combout\,
	datad => \u0|new_sdram_controller_0|ALT_INV_i_addr\(12),
	datae => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_rd_data[26]~10_combout\,
	dataf => \u0|new_sdram_controller_0|ALT_INV_m_addr[1]~1_combout\,
	combout => \u0|new_sdram_controller_0|Selector92~0_combout\);

-- Location: DDIOOUTCELL_X38_Y0_N27
\u0|new_sdram_controller_0|m_addr[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|Selector92~0_combout\,
	asdata => VCC,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	sload => \u0|new_sdram_controller_0|m_state.001000000~q\,
	ena => \u0|new_sdram_controller_0|m_addr[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|m_addr\(8));

-- Location: FF_X25_Y7_N29
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => SDRAM_ADDR(9),
	sload => VCC,
	ena => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0[43]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\(27));

-- Location: FF_X25_Y7_N2
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[27]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => SDRAM_ADDR(9),
	sload => VCC,
	ena => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1[43]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(27));

-- Location: MLABCELL_X25_Y7_N39
\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[27]~11\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[27]~11_combout\ = ( \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(27) & ( 
-- (\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\(27)) # (\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_address~q\) ) ) # ( 
-- !\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_1\(27) & ( (!\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_address~q\ & 
-- \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|entry_0\(27)) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000010101010010101011111111100000000101010100101010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_rd_address~q\,
	datad => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_0\(27),
	datae => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_entry_1\(27),
	combout => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[27]~11_combout\);

-- Location: FF_X25_Y7_N14
\u0|new_sdram_controller_0|active_addr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[27]~11_combout\,
	sload => VCC,
	ena => \u0|new_sdram_controller_0|active_rnw~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|active_addr\(9));

-- Location: FF_X28_Y6_N13
\u0|new_sdram_controller_0|active_addr[20]~DUPLICATE\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	asdata => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[38]~0_combout\,
	sload => VCC,
	ena => \u0|new_sdram_controller_0|active_rnw~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|active_addr[20]~DUPLICATE_q\);

-- Location: MLABCELL_X25_Y7_N0
\u0|new_sdram_controller_0|Selector91~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|Selector91~0_combout\ = ( \u0|new_sdram_controller_0|active_addr[20]~DUPLICATE_q\ & ( \u0|new_sdram_controller_0|m_addr[1]~1_combout\ & ( 
-- (\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[27]~11_combout\) # (\u0|new_sdram_controller_0|m_addr~0_combout\) ) ) ) # ( !\u0|new_sdram_controller_0|active_addr[20]~DUPLICATE_q\ & ( 
-- \u0|new_sdram_controller_0|m_addr[1]~1_combout\ & ( (!\u0|new_sdram_controller_0|m_addr~0_combout\ & \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[27]~11_combout\) ) ) ) # ( 
-- \u0|new_sdram_controller_0|active_addr[20]~DUPLICATE_q\ & ( !\u0|new_sdram_controller_0|m_addr[1]~1_combout\ & ( (!\u0|new_sdram_controller_0|m_addr~0_combout\ & ((\u0|new_sdram_controller_0|active_addr\(9)))) # 
-- (\u0|new_sdram_controller_0|m_addr~0_combout\ & (!\u0|new_sdram_controller_0|i_addr\(12))) ) ) ) # ( !\u0|new_sdram_controller_0|active_addr[20]~DUPLICATE_q\ & ( !\u0|new_sdram_controller_0|m_addr[1]~1_combout\ & ( 
-- (!\u0|new_sdram_controller_0|m_addr~0_combout\ & ((\u0|new_sdram_controller_0|active_addr\(9)))) # (\u0|new_sdram_controller_0|m_addr~0_combout\ & (!\u0|new_sdram_controller_0|i_addr\(12))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011101000111010001110100011101000000000111100000000111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|new_sdram_controller_0|ALT_INV_i_addr\(12),
	datab => \u0|new_sdram_controller_0|ALT_INV_active_addr\(9),
	datac => \u0|new_sdram_controller_0|ALT_INV_m_addr~0_combout\,
	datad => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_rd_data[27]~11_combout\,
	datae => \u0|new_sdram_controller_0|ALT_INV_active_addr[20]~DUPLICATE_q\,
	dataf => \u0|new_sdram_controller_0|ALT_INV_m_addr[1]~1_combout\,
	combout => \u0|new_sdram_controller_0|Selector91~0_combout\);

-- Location: DDIOOUTCELL_X26_Y0_N67
\u0|new_sdram_controller_0|m_addr[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|Selector91~0_combout\,
	asdata => VCC,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	sload => \u0|new_sdram_controller_0|m_state.001000000~q\,
	ena => \u0|new_sdram_controller_0|m_addr[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|m_addr\(9));

-- Location: MLABCELL_X28_Y6_N36
\u0|new_sdram_controller_0|Selector90~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|Selector90~0_combout\ = ( \u0|new_sdram_controller_0|m_state.001000000~DUPLICATE_q\ & ( \u0|new_sdram_controller_0|m_addr~0_combout\ ) ) # ( !\u0|new_sdram_controller_0|m_state.001000000~DUPLICATE_q\ & ( 
-- \u0|new_sdram_controller_0|m_addr~0_combout\ & ( (!\u0|new_sdram_controller_0|m_state.000000010~q\ & ((!\u0|new_sdram_controller_0|i_addr\(12)))) # (\u0|new_sdram_controller_0|m_state.000000010~q\ & (\u0|new_sdram_controller_0|active_addr\(21))) ) ) ) # ( 
-- \u0|new_sdram_controller_0|m_state.001000000~DUPLICATE_q\ & ( !\u0|new_sdram_controller_0|m_addr~0_combout\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000111111111111111111110101000001011111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|new_sdram_controller_0|ALT_INV_active_addr\(21),
	datac => \u0|new_sdram_controller_0|ALT_INV_m_state.000000010~q\,
	datad => \u0|new_sdram_controller_0|ALT_INV_i_addr\(12),
	datae => \u0|new_sdram_controller_0|ALT_INV_m_state.001000000~DUPLICATE_q\,
	dataf => \u0|new_sdram_controller_0|ALT_INV_m_addr~0_combout\,
	combout => \u0|new_sdram_controller_0|Selector90~0_combout\);

-- Location: DDIOOUTCELL_X26_Y0_N50
\u0|new_sdram_controller_0|m_addr[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|Selector90~0_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	ena => \u0|new_sdram_controller_0|m_addr[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|m_addr\(10));

-- Location: MLABCELL_X28_Y6_N0
\u0|new_sdram_controller_0|Selector89~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|Selector89~0_combout\ = ( \u0|new_sdram_controller_0|m_addr~0_combout\ & ( ((!\u0|new_sdram_controller_0|m_state.000000010~q\ & ((!\u0|new_sdram_controller_0|i_addr\(12)))) # (\u0|new_sdram_controller_0|m_state.000000010~q\ & 
-- (\u0|new_sdram_controller_0|active_addr\(22)))) # (\u0|new_sdram_controller_0|m_state.001000000~DUPLICATE_q\) ) ) # ( !\u0|new_sdram_controller_0|m_addr~0_combout\ & ( \u0|new_sdram_controller_0|m_state.001000000~DUPLICATE_q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010101010101010101010101010111110111010101111111011101010111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|new_sdram_controller_0|ALT_INV_m_state.001000000~DUPLICATE_q\,
	datab => \u0|new_sdram_controller_0|ALT_INV_active_addr\(22),
	datac => \u0|new_sdram_controller_0|ALT_INV_m_state.000000010~q\,
	datad => \u0|new_sdram_controller_0|ALT_INV_i_addr\(12),
	dataf => \u0|new_sdram_controller_0|ALT_INV_m_addr~0_combout\,
	combout => \u0|new_sdram_controller_0|Selector89~0_combout\);

-- Location: DDIOOUTCELL_X30_Y0_N10
\u0|new_sdram_controller_0|m_addr[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|Selector89~0_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	ena => \u0|new_sdram_controller_0|m_addr[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|m_addr\(11));

-- Location: MLABCELL_X28_Y6_N57
\u0|new_sdram_controller_0|Selector88~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|Selector88~0_combout\ = ( \u0|new_sdram_controller_0|i_addr\(12) & ( \u0|new_sdram_controller_0|m_addr~0_combout\ & ( ((\u0|new_sdram_controller_0|m_state.000000010~q\ & \u0|new_sdram_controller_0|active_addr\(23))) # 
-- (\u0|new_sdram_controller_0|m_state.001000000~DUPLICATE_q\) ) ) ) # ( !\u0|new_sdram_controller_0|i_addr\(12) & ( \u0|new_sdram_controller_0|m_addr~0_combout\ & ( (!\u0|new_sdram_controller_0|m_state.000000010~q\) # 
-- ((\u0|new_sdram_controller_0|m_state.001000000~DUPLICATE_q\) # (\u0|new_sdram_controller_0|active_addr\(23))) ) ) ) # ( \u0|new_sdram_controller_0|i_addr\(12) & ( !\u0|new_sdram_controller_0|m_addr~0_combout\ & ( 
-- \u0|new_sdram_controller_0|m_state.001000000~DUPLICATE_q\ ) ) ) # ( !\u0|new_sdram_controller_0|i_addr\(12) & ( !\u0|new_sdram_controller_0|m_addr~0_combout\ & ( \u0|new_sdram_controller_0|m_state.001000000~DUPLICATE_q\ ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000011111111000000001111111110101111111111110000010111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|new_sdram_controller_0|ALT_INV_m_state.000000010~q\,
	datac => \u0|new_sdram_controller_0|ALT_INV_active_addr\(23),
	datad => \u0|new_sdram_controller_0|ALT_INV_m_state.001000000~DUPLICATE_q\,
	datae => \u0|new_sdram_controller_0|ALT_INV_i_addr\(12),
	dataf => \u0|new_sdram_controller_0|ALT_INV_m_addr~0_combout\,
	combout => \u0|new_sdram_controller_0|Selector88~0_combout\);

-- Location: DDIOOUTCELL_X40_Y0_N44
\u0|new_sdram_controller_0|m_addr[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|Selector88~0_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	ena => \u0|new_sdram_controller_0|m_addr[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|m_addr\(12));

-- Location: LABCELL_X23_Y7_N24
\u0|new_sdram_controller_0|Selector102~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|Selector102~0_combout\ = ( \u0|new_sdram_controller_0|pending~4_combout\ & ( \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[28]~12_combout\ & ( 
-- ((!\u0|new_sdram_controller_0|m_state.000000010~q\ & \u0|new_sdram_controller_0|f_pop~q\)) # (\u0|new_sdram_controller_0|active_addr\(10)) ) ) ) # ( !\u0|new_sdram_controller_0|pending~4_combout\ & ( 
-- \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[28]~12_combout\ & ( \u0|new_sdram_controller_0|active_addr\(10) ) ) ) # ( \u0|new_sdram_controller_0|pending~4_combout\ & ( 
-- !\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[28]~12_combout\ & ( (\u0|new_sdram_controller_0|active_addr\(10) & ((!\u0|new_sdram_controller_0|f_pop~q\) # (\u0|new_sdram_controller_0|m_state.000000010~q\))) ) ) ) 
-- # ( !\u0|new_sdram_controller_0|pending~4_combout\ & ( !\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[28]~12_combout\ & ( \u0|new_sdram_controller_0|active_addr\(10) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011010000110100001111000011110010111100101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|new_sdram_controller_0|ALT_INV_m_state.000000010~q\,
	datab => \u0|new_sdram_controller_0|ALT_INV_f_pop~q\,
	datac => \u0|new_sdram_controller_0|ALT_INV_active_addr\(10),
	datae => \u0|new_sdram_controller_0|ALT_INV_pending~4_combout\,
	dataf => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_rd_data[28]~12_combout\,
	combout => \u0|new_sdram_controller_0|Selector102~0_combout\);

-- Location: LABCELL_X27_Y7_N54
\u0|new_sdram_controller_0|WideOr16~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|WideOr16~0_combout\ = ( \u0|new_sdram_controller_0|m_state.000000010~q\ ) # ( !\u0|new_sdram_controller_0|m_state.000000010~q\ & ( (\u0|new_sdram_controller_0|m_state.000001000~q\) # 
-- (\u0|new_sdram_controller_0|m_state.000010000~q\) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111111111111000011111111111111111111111111111111111111111111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|new_sdram_controller_0|ALT_INV_m_state.000010000~q\,
	datad => \u0|new_sdram_controller_0|ALT_INV_m_state.000001000~q\,
	dataf => \u0|new_sdram_controller_0|ALT_INV_m_state.000000010~q\,
	combout => \u0|new_sdram_controller_0|WideOr16~0_combout\);

-- Location: DDIOOUTCELL_X22_Y0_N27
\u0|new_sdram_controller_0|m_bank[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|Selector102~0_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	ena => \u0|new_sdram_controller_0|WideOr16~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|m_bank\(0));

-- Location: LABCELL_X29_Y7_N12
\u0|new_sdram_controller_0|Selector101~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|Selector101~0_combout\ = ( \u0|new_sdram_controller_0|pending~4_combout\ & ( (!\u0|new_sdram_controller_0|m_state.000000010~q\ & ((!\u0|new_sdram_controller_0|f_pop~q\ & (\u0|new_sdram_controller_0|active_addr\(24))) # 
-- (\u0|new_sdram_controller_0|f_pop~q\ & ((\u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|rd_data[42]~13_combout\))))) # (\u0|new_sdram_controller_0|m_state.000000010~q\ & (((\u0|new_sdram_controller_0|active_addr\(24))))) ) 
-- ) # ( !\u0|new_sdram_controller_0|pending~4_combout\ & ( \u0|new_sdram_controller_0|active_addr\(24) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100001101001011110000110100101111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|new_sdram_controller_0|ALT_INV_m_state.000000010~q\,
	datab => \u0|new_sdram_controller_0|ALT_INV_f_pop~q\,
	datac => \u0|new_sdram_controller_0|ALT_INV_active_addr\(24),
	datad => \u0|new_sdram_controller_0|the_RAMSYS_new_sdram_controller_0_input_efifo_module|ALT_INV_rd_data[42]~13_combout\,
	dataf => \u0|new_sdram_controller_0|ALT_INV_pending~4_combout\,
	combout => \u0|new_sdram_controller_0|Selector101~0_combout\);

-- Location: DDIOOUTCELL_X38_Y0_N61
\u0|new_sdram_controller_0|m_bank[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|Selector101~0_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	ena => \u0|new_sdram_controller_0|WideOr16~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|m_bank\(1));

-- Location: DDIOOUTCELL_X18_Y0_N50
\u0|new_sdram_controller_0|m_cmd[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|ALT_INV_Selector22~0_combout\,
	asdata => VCC,
	aload => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|m_cmd\(1));

-- Location: PLLOUTPUTCOUNTER_X0_Y21_N1
\u0|pll_0|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER\ : cyclonev_pll_output_counter
-- pragma translate_off
GENERIC MAP (
	c_cnt_coarse_dly => "0 ps",
	c_cnt_fine_dly => "0 ps",
	c_cnt_in_src => "ph_mux_clk",
	c_cnt_ph_mux_prst => 0,
	c_cnt_prst => 7,
	cnt_fpll_src => "fpll_0",
	dprio0_cnt_bypass_en => "false",
	dprio0_cnt_hi_div => 4,
	dprio0_cnt_lo_div => 3,
	dprio0_cnt_odd_div_even_duty_en => "true",
	duty_cycle => 50,
	output_clock_frequency => "141.428571 mhz",
	phase_shift => "6059 ps",
	fractional_pll_index => 0,
	output_counter_index => 7)
-- pragma translate_on
PORT MAP (
	nen0 => \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN\,
	shift0 => \u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT\,
	shiften => \u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN7\,
	tclk0 => \u0|pll_0|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK\,
	up0 => \u0|pll_0|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP\,
	vco0ph => \u0|pll_0|altera_pll_i|general[2].gpll~PLL_OUTPUT_COUNTER_VCO0PH_bus\,
	divclk => \u0|pll_0|altera_pll_i|outclk_wire\(2));

-- Location: CLKCTRL_G6
\u0|pll_0|altera_pll_i|outclk_wire[2]~CLKENA0\ : cyclonev_clkena
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	disable_mode => "low",
	ena_register_mode => "always enabled",
	ena_register_power_up => "high",
	test_syn => "high")
-- pragma translate_on
PORT MAP (
	inclk => \u0|pll_0|altera_pll_i|outclk_wire\(2),
	outclk => \u0|pll_0|altera_pll_i|outclk_wire[2]~CLKENA0_outclk\);

-- Location: LABCELL_X27_Y6_N6
\u0|new_sdram_controller_0|Selector20~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|Selector20~0_combout\ = ( \u0|new_sdram_controller_0|m_state.001000000~q\ & ( \u0|new_sdram_controller_0|m_state.000000001~q\ & ( (!\u0|new_sdram_controller_0|refresh_request~q\) # 
-- ((\u0|new_sdram_controller_0|m_state.000000100~q\ & !\u0|new_sdram_controller_0|m_next.010000000~q\)) ) ) ) # ( !\u0|new_sdram_controller_0|m_state.001000000~q\ & ( \u0|new_sdram_controller_0|m_state.000000001~q\ & ( 
-- (!\u0|new_sdram_controller_0|m_state.000000100~q\ & (!\u0|new_sdram_controller_0|m_state.010000000~q\)) # (\u0|new_sdram_controller_0|m_state.000000100~q\ & ((!\u0|new_sdram_controller_0|m_next.010000000~q\))) ) ) ) # ( 
-- \u0|new_sdram_controller_0|m_state.001000000~q\ & ( !\u0|new_sdram_controller_0|m_state.000000001~q\ & ( (!\u0|new_sdram_controller_0|refresh_request~q\) # ((\u0|new_sdram_controller_0|m_state.000000100~q\ & 
-- !\u0|new_sdram_controller_0|m_next.010000000~q\)) ) ) ) # ( !\u0|new_sdram_controller_0|m_state.001000000~q\ & ( !\u0|new_sdram_controller_0|m_state.000000001~q\ & ( (\u0|new_sdram_controller_0|m_state.000000100~q\ & 
-- !\u0|new_sdram_controller_0|m_next.010000000~q\) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0101010100000000111101011111000011011101100010001111010111110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|new_sdram_controller_0|ALT_INV_m_state.000000100~q\,
	datab => \u0|new_sdram_controller_0|ALT_INV_m_state.010000000~q\,
	datac => \u0|new_sdram_controller_0|ALT_INV_refresh_request~q\,
	datad => \u0|new_sdram_controller_0|ALT_INV_m_next.010000000~q\,
	datae => \u0|new_sdram_controller_0|ALT_INV_m_state.001000000~q\,
	dataf => \u0|new_sdram_controller_0|ALT_INV_m_state.000000001~q\,
	combout => \u0|new_sdram_controller_0|Selector20~0_combout\);

-- Location: MLABCELL_X28_Y8_N6
\u0|new_sdram_controller_0|Selector0~0\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|Selector0~0_combout\ = ( \u0|new_sdram_controller_0|i_state.101~DUPLICATE_q\ & ( (\u0|new_sdram_controller_0|i_state.000~q\ & \u0|new_sdram_controller_0|i_cmd\(3)) ) ) # ( !\u0|new_sdram_controller_0|i_state.101~DUPLICATE_q\ & ( 
-- \u0|new_sdram_controller_0|i_state.000~q\ ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000111100001111000011110000111100000000000011110000000000001111",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	datac => \u0|new_sdram_controller_0|ALT_INV_i_state.000~q\,
	datad => \u0|new_sdram_controller_0|ALT_INV_i_cmd\(3),
	dataf => \u0|new_sdram_controller_0|ALT_INV_i_state.101~DUPLICATE_q\,
	combout => \u0|new_sdram_controller_0|Selector0~0_combout\);

-- Location: FF_X28_Y8_N7
\u0|new_sdram_controller_0|i_cmd[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|Selector0~0_combout\,
	clrn => \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|i_cmd\(3));

-- Location: LABCELL_X27_Y6_N57
\u0|new_sdram_controller_0|Selector20~1\ : cyclonev_lcell_comb
-- Equation(s):
-- \u0|new_sdram_controller_0|Selector20~1_combout\ = ( \u0|new_sdram_controller_0|i_cmd\(3) & ( \u0|new_sdram_controller_0|init_done~q\ & ( (!\u0|new_sdram_controller_0|refresh_request~q\ & (\u0|new_sdram_controller_0|m_state.000000001~q\ & 
-- ((!\u0|new_sdram_controller_0|Selector20~0_combout\) # (!\u0|new_sdram_controller_0|active_cs_n~q\)))) # (\u0|new_sdram_controller_0|refresh_request~q\ & (((!\u0|new_sdram_controller_0|Selector20~0_combout\) # 
-- (!\u0|new_sdram_controller_0|active_cs_n~q\)))) ) ) ) # ( !\u0|new_sdram_controller_0|i_cmd\(3) & ( \u0|new_sdram_controller_0|init_done~q\ & ( (!\u0|new_sdram_controller_0|refresh_request~q\ & (\u0|new_sdram_controller_0|m_state.000000001~q\ & 
-- ((!\u0|new_sdram_controller_0|Selector20~0_combout\) # (!\u0|new_sdram_controller_0|active_cs_n~q\)))) # (\u0|new_sdram_controller_0|refresh_request~q\ & (((!\u0|new_sdram_controller_0|Selector20~0_combout\) # 
-- (!\u0|new_sdram_controller_0|active_cs_n~q\)))) ) ) ) # ( \u0|new_sdram_controller_0|i_cmd\(3) & ( !\u0|new_sdram_controller_0|init_done~q\ & ( (!\u0|new_sdram_controller_0|Selector20~0_combout\) # (!\u0|new_sdram_controller_0|active_cs_n~q\) ) ) ) # ( 
-- !\u0|new_sdram_controller_0|i_cmd\(3) & ( !\u0|new_sdram_controller_0|init_done~q\ & ( (\u0|new_sdram_controller_0|m_state.000000001~q\ & ((!\u0|new_sdram_controller_0|Selector20~0_combout\) # (!\u0|new_sdram_controller_0|active_cs_n~q\))) ) ) )

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0011001100110000111111111111000001110111011100000111011101110000",
	shared_arith => "off")
-- pragma translate_on
PORT MAP (
	dataa => \u0|new_sdram_controller_0|ALT_INV_refresh_request~q\,
	datab => \u0|new_sdram_controller_0|ALT_INV_m_state.000000001~q\,
	datac => \u0|new_sdram_controller_0|ALT_INV_Selector20~0_combout\,
	datad => \u0|new_sdram_controller_0|ALT_INV_active_cs_n~q\,
	datae => \u0|new_sdram_controller_0|ALT_INV_i_cmd\(3),
	dataf => \u0|new_sdram_controller_0|ALT_INV_init_done~q\,
	combout => \u0|new_sdram_controller_0|Selector20~1_combout\);

-- Location: DDIOOUTCELL_X18_Y0_N67
\u0|new_sdram_controller_0|m_cmd[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|ALT_INV_Selector20~1_combout\,
	asdata => VCC,
	aload => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|m_cmd\(3));

-- Location: DDIOOUTCELL_X22_Y0_N10
\u0|new_sdram_controller_0|m_cmd[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|ALT_INV_Selector21~0_combout\,
	asdata => VCC,
	aload => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|m_cmd\(2));

-- Location: DDIOOUTCELL_X20_Y0_N10
\u0|new_sdram_controller_0|m_cmd[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "high")
-- pragma translate_on
PORT MAP (
	clk => \u0|pll_0|altera_pll_i|outclk_wire[1]~CLKENA0_outclk\,
	d => \u0|new_sdram_controller_0|ALT_INV_Selector23~0_combout\,
	asdata => VCC,
	aload => \u0|rst_controller|alt_rst_sync_uq1|ALT_INV_altera_reset_synchronizer_int_chain_out~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \u0|new_sdram_controller_0|m_cmd\(0));

-- Location: IOIBUF_X12_Y0_N18
\SW[0]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(0),
	o => \SW[0]~input_o\);

-- Location: IOIBUF_X16_Y0_N1
\SW[1]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(1),
	o => \SW[1]~input_o\);

-- Location: IOIBUF_X8_Y0_N35
\SW[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(2),
	o => \SW[2]~input_o\);

-- Location: IOIBUF_X4_Y0_N52
\SW[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(3),
	o => \SW[3]~input_o\);

-- Location: IOIBUF_X2_Y0_N41
\SW[4]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(4),
	o => \SW[4]~input_o\);

-- Location: IOIBUF_X16_Y0_N18
\SW[5]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(5),
	o => \SW[5]~input_o\);

-- Location: IOIBUF_X4_Y0_N35
\SW[6]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(6),
	o => \SW[6]~input_o\);

-- Location: IOIBUF_X4_Y0_N1
\SW[7]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(7),
	o => \SW[7]~input_o\);

-- Location: IOIBUF_X4_Y0_N18
\SW[8]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(8),
	o => \SW[8]~input_o\);

-- Location: IOIBUF_X2_Y0_N58
\SW[9]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(9),
	o => \SW[9]~input_o\);

-- Location: IOIBUF_X26_Y81_N92
\TD_HS~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_TD_HS,
	o => \TD_HS~input_o\);

-- Location: IOIBUF_X24_Y81_N52
\TD_VS~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_TD_VS,
	o => \TD_VS~input_o\);

-- Location: IOIBUF_X40_Y0_N1
\KEY[2]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(2),
	o => \KEY[2]~input_o\);

-- Location: IOIBUF_X40_Y0_N18
\KEY[3]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(3),
	o => \KEY[3]~input_o\);

-- Location: IOIBUF_X34_Y0_N75
\DRAM_DQ[8]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ(8),
	o => \DRAM_DQ[8]~input_o\);

-- Location: IOIBUF_X34_Y0_N92
\DRAM_DQ[9]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ(9),
	o => \DRAM_DQ[9]~input_o\);

-- Location: IOIBUF_X30_Y0_N35
\DRAM_DQ[10]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ(10),
	o => \DRAM_DQ[10]~input_o\);

-- Location: IOIBUF_X18_Y0_N92
\DRAM_DQ[11]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ(11),
	o => \DRAM_DQ[11]~input_o\);

-- Location: IOIBUF_X32_Y0_N52
\DRAM_DQ[12]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ(12),
	o => \DRAM_DQ[12]~input_o\);

-- Location: IOIBUF_X32_Y0_N35
\DRAM_DQ[13]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ(13),
	o => \DRAM_DQ[13]~input_o\);

-- Location: IOIBUF_X26_Y0_N75
\DRAM_DQ[14]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ(14),
	o => \DRAM_DQ[14]~input_o\);

-- Location: IOIBUF_X24_Y0_N35
\DRAM_DQ[15]~input\ : cyclonev_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => DRAM_DQ(15),
	o => \DRAM_DQ[15]~input_o\);

-- Location: MLABCELL_X47_Y12_N0
\~QUARTUS_CREATED_GND~I\ : cyclonev_lcell_comb
-- Equation(s):

-- pragma translate_off
GENERIC MAP (
	extended_lut => "off",
	lut_mask => "0000000000000000000000000000000000000000000000000000000000000000",
	shared_arith => "off")
-- pragma translate_on
;


pll_reconfig_inst_tasks : altera_pll_reconfig_tasks
-- pragma translate_off
GENERIC MAP (
		number_of_fplls => 1);
-- pragma translate_on
END structure;


