Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon May  1 21:03:35 2023
| Host         : Z2-R running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file rooth_soc_timing_summary_routed.rpt -pb rooth_soc_timing_summary_routed.pb -rpx rooth_soc_timing_summary_routed.rpx -warn_on_violation
| Design       : rooth_soc
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 234 register/latch pins with no clock driven by root clock pin: jtag_TCK (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/current_state_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/current_state_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_boot_ctrl/current_state_reg[2]/Q (HIGH)

 There are 90 register/latch pins with no clock driven by root clock pin: u_sd_boot_top/u_sd_ctrl_top/u_sd_init/div_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 930 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 23 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.750        0.000                      0                 7269        0.093        0.000                      0                 7269        7.000        0.000                       0                  3358  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)       Period(ns)      Frequency(MHz)
-----               ------------       ----------      --------------
refer_clk           {0.000 10.000}     20.000          50.000          
  clk_out1_clk_pll  {0.000 10.000}     20.000          50.000          
  clk_out2_clk_pll  {10.000 20.000}    20.000          50.000          
  clkfbout_clk_pll  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
refer_clk                                                                                                                                                             7.000        0.000                       0                     1  
  clk_out1_clk_pll        1.750        0.000                      0                 7161        0.093        0.000                      0                 7161        9.500        0.000                       0                  3312  
  clk_out2_clk_pll       17.470        0.000                      0                   75        0.135        0.000                      0                   75        9.500        0.000                       0                    42  
  clkfbout_clk_pll                                                                                                                                                   18.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_clk_pll  clk_out1_clk_pll        6.897        0.000                      0                   45        9.695        0.000                      0                   45  
clk_out1_clk_pll  clk_out2_clk_pll        7.230        0.000                      0                   17       10.057        0.000                      0                   17  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  refer_clk
  To Clock:  refer_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         refer_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { refer_clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y2  clk_pll_inst/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y2  clk_pll_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y2  clk_pll_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y2  clk_pll_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y2  clk_pll_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y2  clk_pll_inst/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_pll
  To Clock:  clk_out1_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        1.750ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.750ns  (required time - arrival time)
  Source:                 u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rooth_0/u_if_ex_0/pc_adder_o_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        17.958ns  (logic 4.607ns (25.655%)  route 13.351ns (74.345%))
  Logic Levels:           26  (CARRY4=8 LUT2=3 LUT4=2 LUT5=1 LUT6=12)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.606ns = ( 18.394 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.017ns
    Clock Pessimism Removal (CPR):    -0.461ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3310, routed)        1.374    -2.017    u_rooth_0/u_if_ex_0/clk_out1
    SLICE_X40Y72         FDRE                                         r  u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y72         FDRE (Prop_fdre_C_Q)         0.348    -1.669 r  u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/Q
                         net (fo=5, routed)           1.198    -0.471    u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[5]_0[0]
    SLICE_X31Y73         LUT6 (Prop_lut6_I0_O)        0.242    -0.229 r  u_rooth_0/u_if_ex_0/csr_rd_data_o[31]_i_7/O
                         net (fo=1, routed)           0.000    -0.229    u_rooth_0/u_if_ex_0/csr_rd_data_o[31]_i_7_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     0.228 r  u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_3/CO[3]
                         net (fo=38, routed)          1.384     1.612    u_rooth_0/u_if_as_0/csr_rd_data_o_reg[5]_0[0]
    SLICE_X36Y84         LUT2 (Prop_lut2_I1_O)        0.105     1.717 r  u_rooth_0/u_if_as_0/csr_rd_data_o[4]_i_3/O
                         net (fo=15, routed)          0.931     2.648    u_rooth_0/u_if_wb_0/csr_rd_data_o11_out
    SLICE_X28Y75         LUT6 (Prop_lut6_I5_O)        0.105     2.753 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_37/O
                         net (fo=1, routed)           0.363     3.116    u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_37_n_0
    SLICE_X28Y73         LUT6 (Prop_lut6_I0_O)        0.105     3.221 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_23/O
                         net (fo=1, routed)           0.000     3.221    u_rooth_0/u_if_ex_0/S[0]
    SLICE_X28Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.678 r  u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_12/CO[3]
                         net (fo=30, routed)          1.010     4.687    u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_12_n_0
    SLICE_X27Y75         LUT4 (Prop_lut4_I0_O)        0.124     4.811 f  u_rooth_0/u_if_ex_0/csr_rd_data_o[4]_i_9/O
                         net (fo=32, routed)          1.308     6.120    u_rooth_0/u_csr_reg_0/csr_rd_data_o[4]_i_2
    SLICE_X30Y85         LUT6 (Prop_lut6_I2_O)        0.267     6.387 f  u_rooth_0/u_csr_reg_0/csr_rd_data_o[2]_i_3/O
                         net (fo=1, routed)           0.580     6.967    u_rooth_0/u_if_as_0/csr_rd_data_o_reg[2]_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I3_O)        0.105     7.072 f  u_rooth_0/u_if_as_0/csr_rd_data_o[2]_i_2/O
                         net (fo=4, routed)           0.703     7.775    u_rooth_0/u_if_as_0/ex_csr_rd_data[2]
    SLICE_X49Y75         LUT6 (Prop_lut6_I5_O)        0.105     7.880 f  u_rooth_0/u_if_as_0/extends_reg[2]_i_7/O
                         net (fo=1, routed)           0.835     8.715    u_rooth_0/u_if_ex_0/extends_reg_reg[2]
    SLICE_X57Y74         LUT6 (Prop_lut6_I0_O)        0.105     8.820 r  u_rooth_0/u_if_ex_0/extends_reg[2]_i_5/O
                         net (fo=107, routed)         0.807     9.627    u_rooth_0/u_if_ex_0/extends_reg[8]_i_17_n_0
    SLICE_X53Y73         LUT2 (Prop_lut2_I0_O)        0.105     9.732 r  u_rooth_0/u_if_ex_0/alu_res_o[3]_i_14/O
                         net (fo=1, routed)           0.000     9.732    u_rooth_0/u_if_ex_0/alu_res_o[3]_i_14_n_0
    SLICE_X53Y73         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    10.064 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.064    u_rooth_0/u_if_ex_0/alu_res_o_reg[3]_i_9_n_0
    SLICE_X53Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.162 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.008    10.170    u_rooth_0/u_if_ex_0/alu_res_o_reg[5]_i_11_n_0
    SLICE_X53Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.268 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.268    u_rooth_0/u_if_ex_0/alu_res_o_reg[11]_i_12_n_0
    SLICE_X53Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.366 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.366    u_rooth_0/u_if_ex_0/alu_res_o_reg[15]_i_13_n_0
    SLICE_X53Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.464 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[19]_i_14/CO[3]
                         net (fo=1, routed)           0.000    10.464    u_rooth_0/u_if_ex_0/alu_res_o_reg[19]_i_14_n_0
    SLICE_X53Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    10.729 f  u_rooth_0/u_if_ex_0/alu_res_o_reg[23]_i_14/O[1]
                         net (fo=2, routed)           0.722    11.451    u_rooth_0/u_pc_reg_0/flow_flag[1]_i_14_0[17]
    SLICE_X52Y75         LUT4 (Prop_lut4_I2_O)        0.250    11.701 f  u_rooth_0/u_pc_reg_0/flow_flag[1]_i_17/O
                         net (fo=1, routed)           0.352    12.052    u_rooth_0/u_pc_reg_0/flow_flag[1]_i_17_n_0
    SLICE_X52Y78         LUT5 (Prop_lut5_I4_O)        0.105    12.157 f  u_rooth_0/u_pc_reg_0/flow_flag[1]_i_16/O
                         net (fo=1, routed)           0.120    12.277    u_rooth_0/u_pc_reg_0/flow_flag[1]_i_16_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I5_O)        0.105    12.382 f  u_rooth_0/u_pc_reg_0/flow_flag[1]_i_14/O
                         net (fo=1, routed)           0.350    12.732    u_rooth_0/u_if_ex_0/flow_flag[1]_i_8_0
    SLICE_X52Y75         LUT6 (Prop_lut6_I5_O)        0.105    12.837 f  u_rooth_0/u_if_ex_0/flow_flag[1]_i_12/O
                         net (fo=1, routed)           0.253    13.091    u_rooth_0/u_if_ex_0/flow_flag[1]_i_12_n_0
    SLICE_X52Y74         LUT6 (Prop_lut6_I5_O)        0.105    13.196 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_8/O
                         net (fo=1, routed)           0.512    13.708    u_rooth_0/u_if_ex_0/ex_zero
    SLICE_X44Y71         LUT6 (Prop_lut6_I3_O)        0.105    13.813 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_2/O
                         net (fo=4, routed)           0.351    14.163    u_rooth_0/u_if_ex_0/flow_flag[1]_i_2_n_0
    SLICE_X40Y71         LUT6 (Prop_lut6_I2_O)        0.105    14.268 f  u_rooth_0/u_if_ex_0/inst_o[31]_i_3/O
                         net (fo=141, routed)         1.095    15.363    u_rooth_0/u_if_de_0/flow_ex[0]
    SLICE_X33Y68         LUT2 (Prop_lut2_I1_O)        0.108    15.471 r  u_rooth_0/u_if_de_0/pc_adder_o[7]_i_1__0/O
                         net (fo=1, routed)           0.469    15.940    u_rooth_0/u_if_ex_0/pc_adder_o_reg[31]_0[7]
    SLICE_X34Y68         FDRE                                         r  u_rooth_0/u_if_ex_0/pc_adder_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3310, routed)        1.228    18.394    u_rooth_0/u_if_ex_0/clk_out1
    SLICE_X34Y68         FDRE                                         r  u_rooth_0/u_if_ex_0/pc_adder_o_reg[7]/C
                         clock pessimism             -0.461    17.933    
                         clock uncertainty           -0.062    17.871    
    SLICE_X34Y68         FDRE (Setup_fdre_C_D)       -0.181    17.690    u_rooth_0/u_if_ex_0/pc_adder_o_reg[7]
  -------------------------------------------------------------------
                         required time                         17.690    
                         arrival time                         -15.940    
  -------------------------------------------------------------------
                         slack                                  1.750    

Slack (MET) :             1.842ns  (required time - arrival time)
  Source:                 u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rooth_0/u_if_ex_0/reg2_rd_adder_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        17.798ns  (logic 4.605ns (25.874%)  route 13.193ns (74.126%))
  Logic Levels:           26  (CARRY4=8 LUT2=2 LUT4=3 LUT5=1 LUT6=12)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.613ns = ( 18.387 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.017ns
    Clock Pessimism Removal (CPR):    -0.461ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3310, routed)        1.374    -2.017    u_rooth_0/u_if_ex_0/clk_out1
    SLICE_X40Y72         FDRE                                         r  u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y72         FDRE (Prop_fdre_C_Q)         0.348    -1.669 r  u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/Q
                         net (fo=5, routed)           1.198    -0.471    u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[5]_0[0]
    SLICE_X31Y73         LUT6 (Prop_lut6_I0_O)        0.242    -0.229 r  u_rooth_0/u_if_ex_0/csr_rd_data_o[31]_i_7/O
                         net (fo=1, routed)           0.000    -0.229    u_rooth_0/u_if_ex_0/csr_rd_data_o[31]_i_7_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     0.228 r  u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_3/CO[3]
                         net (fo=38, routed)          1.384     1.612    u_rooth_0/u_if_as_0/csr_rd_data_o_reg[5]_0[0]
    SLICE_X36Y84         LUT2 (Prop_lut2_I1_O)        0.105     1.717 r  u_rooth_0/u_if_as_0/csr_rd_data_o[4]_i_3/O
                         net (fo=15, routed)          0.931     2.648    u_rooth_0/u_if_wb_0/csr_rd_data_o11_out
    SLICE_X28Y75         LUT6 (Prop_lut6_I5_O)        0.105     2.753 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_37/O
                         net (fo=1, routed)           0.363     3.116    u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_37_n_0
    SLICE_X28Y73         LUT6 (Prop_lut6_I0_O)        0.105     3.221 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_23/O
                         net (fo=1, routed)           0.000     3.221    u_rooth_0/u_if_ex_0/S[0]
    SLICE_X28Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.678 r  u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_12/CO[3]
                         net (fo=30, routed)          1.010     4.687    u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_12_n_0
    SLICE_X27Y75         LUT4 (Prop_lut4_I0_O)        0.124     4.811 f  u_rooth_0/u_if_ex_0/csr_rd_data_o[4]_i_9/O
                         net (fo=32, routed)          1.308     6.120    u_rooth_0/u_csr_reg_0/csr_rd_data_o[4]_i_2
    SLICE_X30Y85         LUT6 (Prop_lut6_I2_O)        0.267     6.387 f  u_rooth_0/u_csr_reg_0/csr_rd_data_o[2]_i_3/O
                         net (fo=1, routed)           0.580     6.967    u_rooth_0/u_if_as_0/csr_rd_data_o_reg[2]_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I3_O)        0.105     7.072 f  u_rooth_0/u_if_as_0/csr_rd_data_o[2]_i_2/O
                         net (fo=4, routed)           0.703     7.775    u_rooth_0/u_if_as_0/ex_csr_rd_data[2]
    SLICE_X49Y75         LUT6 (Prop_lut6_I5_O)        0.105     7.880 f  u_rooth_0/u_if_as_0/extends_reg[2]_i_7/O
                         net (fo=1, routed)           0.835     8.715    u_rooth_0/u_if_ex_0/extends_reg_reg[2]
    SLICE_X57Y74         LUT6 (Prop_lut6_I0_O)        0.105     8.820 r  u_rooth_0/u_if_ex_0/extends_reg[2]_i_5/O
                         net (fo=107, routed)         0.807     9.627    u_rooth_0/u_if_ex_0/extends_reg[8]_i_17_n_0
    SLICE_X53Y73         LUT2 (Prop_lut2_I0_O)        0.105     9.732 r  u_rooth_0/u_if_ex_0/alu_res_o[3]_i_14/O
                         net (fo=1, routed)           0.000     9.732    u_rooth_0/u_if_ex_0/alu_res_o[3]_i_14_n_0
    SLICE_X53Y73         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    10.064 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.064    u_rooth_0/u_if_ex_0/alu_res_o_reg[3]_i_9_n_0
    SLICE_X53Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.162 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.008    10.170    u_rooth_0/u_if_ex_0/alu_res_o_reg[5]_i_11_n_0
    SLICE_X53Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.268 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.268    u_rooth_0/u_if_ex_0/alu_res_o_reg[11]_i_12_n_0
    SLICE_X53Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.366 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.366    u_rooth_0/u_if_ex_0/alu_res_o_reg[15]_i_13_n_0
    SLICE_X53Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.464 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[19]_i_14/CO[3]
                         net (fo=1, routed)           0.000    10.464    u_rooth_0/u_if_ex_0/alu_res_o_reg[19]_i_14_n_0
    SLICE_X53Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    10.729 f  u_rooth_0/u_if_ex_0/alu_res_o_reg[23]_i_14/O[1]
                         net (fo=2, routed)           0.722    11.451    u_rooth_0/u_pc_reg_0/flow_flag[1]_i_14_0[17]
    SLICE_X52Y75         LUT4 (Prop_lut4_I2_O)        0.250    11.701 f  u_rooth_0/u_pc_reg_0/flow_flag[1]_i_17/O
                         net (fo=1, routed)           0.352    12.052    u_rooth_0/u_pc_reg_0/flow_flag[1]_i_17_n_0
    SLICE_X52Y78         LUT5 (Prop_lut5_I4_O)        0.105    12.157 f  u_rooth_0/u_pc_reg_0/flow_flag[1]_i_16/O
                         net (fo=1, routed)           0.120    12.277    u_rooth_0/u_pc_reg_0/flow_flag[1]_i_16_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I5_O)        0.105    12.382 f  u_rooth_0/u_pc_reg_0/flow_flag[1]_i_14/O
                         net (fo=1, routed)           0.350    12.732    u_rooth_0/u_if_ex_0/flow_flag[1]_i_8_0
    SLICE_X52Y75         LUT6 (Prop_lut6_I5_O)        0.105    12.837 f  u_rooth_0/u_if_ex_0/flow_flag[1]_i_12/O
                         net (fo=1, routed)           0.253    13.091    u_rooth_0/u_if_ex_0/flow_flag[1]_i_12_n_0
    SLICE_X52Y74         LUT6 (Prop_lut6_I5_O)        0.105    13.196 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_8/O
                         net (fo=1, routed)           0.512    13.708    u_rooth_0/u_if_ex_0/ex_zero
    SLICE_X44Y71         LUT6 (Prop_lut6_I3_O)        0.105    13.813 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_2/O
                         net (fo=4, routed)           0.351    14.163    u_rooth_0/u_if_ex_0/flow_flag[1]_i_2_n_0
    SLICE_X40Y71         LUT6 (Prop_lut6_I2_O)        0.105    14.268 f  u_rooth_0/u_if_ex_0/inst_o[31]_i_3/O
                         net (fo=141, routed)         1.009    15.277    u_rooth_0/u_if_de_0/flow_ex[0]
    SLICE_X36Y74         LUT4 (Prop_lut4_I3_O)        0.106    15.383 r  u_rooth_0/u_if_de_0/reg2_rd_adder_o[2]_i_1/O
                         net (fo=1, routed)           0.397    15.780    u_rooth_0/u_if_ex_0/reg2_rd_adder_o_reg[4]_1[2]
    SLICE_X37Y74         FDRE                                         r  u_rooth_0/u_if_ex_0/reg2_rd_adder_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3310, routed)        1.221    18.387    u_rooth_0/u_if_ex_0/clk_out1
    SLICE_X37Y74         FDRE                                         r  u_rooth_0/u_if_ex_0/reg2_rd_adder_o_reg[2]/C
                         clock pessimism             -0.461    17.926    
                         clock uncertainty           -0.062    17.864    
    SLICE_X37Y74         FDRE (Setup_fdre_C_D)       -0.242    17.622    u_rooth_0/u_if_ex_0/reg2_rd_adder_o_reg[2]
  -------------------------------------------------------------------
                         required time                         17.622    
                         arrival time                         -15.780    
  -------------------------------------------------------------------
                         slack                                  1.842    

Slack (MET) :             1.890ns  (required time - arrival time)
  Source:                 u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rooth_0/u_if_ex_0/pc_adder_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        17.819ns  (logic 4.607ns (25.854%)  route 13.213ns (74.146%))
  Logic Levels:           26  (CARRY4=8 LUT2=3 LUT4=2 LUT5=1 LUT6=12)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.606ns = ( 18.394 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.017ns
    Clock Pessimism Removal (CPR):    -0.461ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3310, routed)        1.374    -2.017    u_rooth_0/u_if_ex_0/clk_out1
    SLICE_X40Y72         FDRE                                         r  u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y72         FDRE (Prop_fdre_C_Q)         0.348    -1.669 r  u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/Q
                         net (fo=5, routed)           1.198    -0.471    u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[5]_0[0]
    SLICE_X31Y73         LUT6 (Prop_lut6_I0_O)        0.242    -0.229 r  u_rooth_0/u_if_ex_0/csr_rd_data_o[31]_i_7/O
                         net (fo=1, routed)           0.000    -0.229    u_rooth_0/u_if_ex_0/csr_rd_data_o[31]_i_7_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     0.228 r  u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_3/CO[3]
                         net (fo=38, routed)          1.384     1.612    u_rooth_0/u_if_as_0/csr_rd_data_o_reg[5]_0[0]
    SLICE_X36Y84         LUT2 (Prop_lut2_I1_O)        0.105     1.717 r  u_rooth_0/u_if_as_0/csr_rd_data_o[4]_i_3/O
                         net (fo=15, routed)          0.931     2.648    u_rooth_0/u_if_wb_0/csr_rd_data_o11_out
    SLICE_X28Y75         LUT6 (Prop_lut6_I5_O)        0.105     2.753 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_37/O
                         net (fo=1, routed)           0.363     3.116    u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_37_n_0
    SLICE_X28Y73         LUT6 (Prop_lut6_I0_O)        0.105     3.221 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_23/O
                         net (fo=1, routed)           0.000     3.221    u_rooth_0/u_if_ex_0/S[0]
    SLICE_X28Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.678 r  u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_12/CO[3]
                         net (fo=30, routed)          1.010     4.687    u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_12_n_0
    SLICE_X27Y75         LUT4 (Prop_lut4_I0_O)        0.124     4.811 f  u_rooth_0/u_if_ex_0/csr_rd_data_o[4]_i_9/O
                         net (fo=32, routed)          1.308     6.120    u_rooth_0/u_csr_reg_0/csr_rd_data_o[4]_i_2
    SLICE_X30Y85         LUT6 (Prop_lut6_I2_O)        0.267     6.387 f  u_rooth_0/u_csr_reg_0/csr_rd_data_o[2]_i_3/O
                         net (fo=1, routed)           0.580     6.967    u_rooth_0/u_if_as_0/csr_rd_data_o_reg[2]_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I3_O)        0.105     7.072 f  u_rooth_0/u_if_as_0/csr_rd_data_o[2]_i_2/O
                         net (fo=4, routed)           0.703     7.775    u_rooth_0/u_if_as_0/ex_csr_rd_data[2]
    SLICE_X49Y75         LUT6 (Prop_lut6_I5_O)        0.105     7.880 f  u_rooth_0/u_if_as_0/extends_reg[2]_i_7/O
                         net (fo=1, routed)           0.835     8.715    u_rooth_0/u_if_ex_0/extends_reg_reg[2]
    SLICE_X57Y74         LUT6 (Prop_lut6_I0_O)        0.105     8.820 r  u_rooth_0/u_if_ex_0/extends_reg[2]_i_5/O
                         net (fo=107, routed)         0.807     9.627    u_rooth_0/u_if_ex_0/extends_reg[8]_i_17_n_0
    SLICE_X53Y73         LUT2 (Prop_lut2_I0_O)        0.105     9.732 r  u_rooth_0/u_if_ex_0/alu_res_o[3]_i_14/O
                         net (fo=1, routed)           0.000     9.732    u_rooth_0/u_if_ex_0/alu_res_o[3]_i_14_n_0
    SLICE_X53Y73         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    10.064 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.064    u_rooth_0/u_if_ex_0/alu_res_o_reg[3]_i_9_n_0
    SLICE_X53Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.162 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.008    10.170    u_rooth_0/u_if_ex_0/alu_res_o_reg[5]_i_11_n_0
    SLICE_X53Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.268 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.268    u_rooth_0/u_if_ex_0/alu_res_o_reg[11]_i_12_n_0
    SLICE_X53Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.366 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.366    u_rooth_0/u_if_ex_0/alu_res_o_reg[15]_i_13_n_0
    SLICE_X53Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.464 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[19]_i_14/CO[3]
                         net (fo=1, routed)           0.000    10.464    u_rooth_0/u_if_ex_0/alu_res_o_reg[19]_i_14_n_0
    SLICE_X53Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    10.729 f  u_rooth_0/u_if_ex_0/alu_res_o_reg[23]_i_14/O[1]
                         net (fo=2, routed)           0.722    11.451    u_rooth_0/u_pc_reg_0/flow_flag[1]_i_14_0[17]
    SLICE_X52Y75         LUT4 (Prop_lut4_I2_O)        0.250    11.701 f  u_rooth_0/u_pc_reg_0/flow_flag[1]_i_17/O
                         net (fo=1, routed)           0.352    12.052    u_rooth_0/u_pc_reg_0/flow_flag[1]_i_17_n_0
    SLICE_X52Y78         LUT5 (Prop_lut5_I4_O)        0.105    12.157 f  u_rooth_0/u_pc_reg_0/flow_flag[1]_i_16/O
                         net (fo=1, routed)           0.120    12.277    u_rooth_0/u_pc_reg_0/flow_flag[1]_i_16_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I5_O)        0.105    12.382 f  u_rooth_0/u_pc_reg_0/flow_flag[1]_i_14/O
                         net (fo=1, routed)           0.350    12.732    u_rooth_0/u_if_ex_0/flow_flag[1]_i_8_0
    SLICE_X52Y75         LUT6 (Prop_lut6_I5_O)        0.105    12.837 f  u_rooth_0/u_if_ex_0/flow_flag[1]_i_12/O
                         net (fo=1, routed)           0.253    13.091    u_rooth_0/u_if_ex_0/flow_flag[1]_i_12_n_0
    SLICE_X52Y74         LUT6 (Prop_lut6_I5_O)        0.105    13.196 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_8/O
                         net (fo=1, routed)           0.512    13.708    u_rooth_0/u_if_ex_0/ex_zero
    SLICE_X44Y71         LUT6 (Prop_lut6_I3_O)        0.105    13.813 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_2/O
                         net (fo=4, routed)           0.351    14.163    u_rooth_0/u_if_ex_0/flow_flag[1]_i_2_n_0
    SLICE_X40Y71         LUT6 (Prop_lut6_I2_O)        0.105    14.268 f  u_rooth_0/u_if_ex_0/inst_o[31]_i_3/O
                         net (fo=141, routed)         0.958    15.226    u_rooth_0/u_if_de_0/flow_ex[0]
    SLICE_X35Y67         LUT2 (Prop_lut2_I1_O)        0.108    15.334 r  u_rooth_0/u_if_de_0/pc_adder_o[3]_i_1__0/O
                         net (fo=1, routed)           0.468    15.802    u_rooth_0/u_if_ex_0/pc_adder_o_reg[31]_0[3]
    SLICE_X34Y68         FDRE                                         r  u_rooth_0/u_if_ex_0/pc_adder_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3310, routed)        1.228    18.394    u_rooth_0/u_if_ex_0/clk_out1
    SLICE_X34Y68         FDRE                                         r  u_rooth_0/u_if_ex_0/pc_adder_o_reg[3]/C
                         clock pessimism             -0.461    17.933    
                         clock uncertainty           -0.062    17.871    
    SLICE_X34Y68         FDRE (Setup_fdre_C_D)       -0.179    17.692    u_rooth_0/u_if_ex_0/pc_adder_o_reg[3]
  -------------------------------------------------------------------
                         required time                         17.692    
                         arrival time                         -15.802    
  -------------------------------------------------------------------
                         slack                                  1.890    

Slack (MET) :             1.981ns  (required time - arrival time)
  Source:                 u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rooth_0/u_if_ex_0/pc_adder_o_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        17.733ns  (logic 4.607ns (25.980%)  route 13.126ns (74.020%))
  Logic Levels:           26  (CARRY4=8 LUT2=3 LUT4=2 LUT5=1 LUT6=12)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.607ns = ( 18.393 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.017ns
    Clock Pessimism Removal (CPR):    -0.461ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3310, routed)        1.374    -2.017    u_rooth_0/u_if_ex_0/clk_out1
    SLICE_X40Y72         FDRE                                         r  u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y72         FDRE (Prop_fdre_C_Q)         0.348    -1.669 r  u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/Q
                         net (fo=5, routed)           1.198    -0.471    u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[5]_0[0]
    SLICE_X31Y73         LUT6 (Prop_lut6_I0_O)        0.242    -0.229 r  u_rooth_0/u_if_ex_0/csr_rd_data_o[31]_i_7/O
                         net (fo=1, routed)           0.000    -0.229    u_rooth_0/u_if_ex_0/csr_rd_data_o[31]_i_7_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     0.228 r  u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_3/CO[3]
                         net (fo=38, routed)          1.384     1.612    u_rooth_0/u_if_as_0/csr_rd_data_o_reg[5]_0[0]
    SLICE_X36Y84         LUT2 (Prop_lut2_I1_O)        0.105     1.717 r  u_rooth_0/u_if_as_0/csr_rd_data_o[4]_i_3/O
                         net (fo=15, routed)          0.931     2.648    u_rooth_0/u_if_wb_0/csr_rd_data_o11_out
    SLICE_X28Y75         LUT6 (Prop_lut6_I5_O)        0.105     2.753 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_37/O
                         net (fo=1, routed)           0.363     3.116    u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_37_n_0
    SLICE_X28Y73         LUT6 (Prop_lut6_I0_O)        0.105     3.221 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_23/O
                         net (fo=1, routed)           0.000     3.221    u_rooth_0/u_if_ex_0/S[0]
    SLICE_X28Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.678 r  u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_12/CO[3]
                         net (fo=30, routed)          1.010     4.687    u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_12_n_0
    SLICE_X27Y75         LUT4 (Prop_lut4_I0_O)        0.124     4.811 f  u_rooth_0/u_if_ex_0/csr_rd_data_o[4]_i_9/O
                         net (fo=32, routed)          1.308     6.120    u_rooth_0/u_csr_reg_0/csr_rd_data_o[4]_i_2
    SLICE_X30Y85         LUT6 (Prop_lut6_I2_O)        0.267     6.387 f  u_rooth_0/u_csr_reg_0/csr_rd_data_o[2]_i_3/O
                         net (fo=1, routed)           0.580     6.967    u_rooth_0/u_if_as_0/csr_rd_data_o_reg[2]_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I3_O)        0.105     7.072 f  u_rooth_0/u_if_as_0/csr_rd_data_o[2]_i_2/O
                         net (fo=4, routed)           0.703     7.775    u_rooth_0/u_if_as_0/ex_csr_rd_data[2]
    SLICE_X49Y75         LUT6 (Prop_lut6_I5_O)        0.105     7.880 f  u_rooth_0/u_if_as_0/extends_reg[2]_i_7/O
                         net (fo=1, routed)           0.835     8.715    u_rooth_0/u_if_ex_0/extends_reg_reg[2]
    SLICE_X57Y74         LUT6 (Prop_lut6_I0_O)        0.105     8.820 r  u_rooth_0/u_if_ex_0/extends_reg[2]_i_5/O
                         net (fo=107, routed)         0.807     9.627    u_rooth_0/u_if_ex_0/extends_reg[8]_i_17_n_0
    SLICE_X53Y73         LUT2 (Prop_lut2_I0_O)        0.105     9.732 r  u_rooth_0/u_if_ex_0/alu_res_o[3]_i_14/O
                         net (fo=1, routed)           0.000     9.732    u_rooth_0/u_if_ex_0/alu_res_o[3]_i_14_n_0
    SLICE_X53Y73         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    10.064 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.064    u_rooth_0/u_if_ex_0/alu_res_o_reg[3]_i_9_n_0
    SLICE_X53Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.162 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.008    10.170    u_rooth_0/u_if_ex_0/alu_res_o_reg[5]_i_11_n_0
    SLICE_X53Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.268 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.268    u_rooth_0/u_if_ex_0/alu_res_o_reg[11]_i_12_n_0
    SLICE_X53Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.366 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.366    u_rooth_0/u_if_ex_0/alu_res_o_reg[15]_i_13_n_0
    SLICE_X53Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.464 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[19]_i_14/CO[3]
                         net (fo=1, routed)           0.000    10.464    u_rooth_0/u_if_ex_0/alu_res_o_reg[19]_i_14_n_0
    SLICE_X53Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    10.729 f  u_rooth_0/u_if_ex_0/alu_res_o_reg[23]_i_14/O[1]
                         net (fo=2, routed)           0.722    11.451    u_rooth_0/u_pc_reg_0/flow_flag[1]_i_14_0[17]
    SLICE_X52Y75         LUT4 (Prop_lut4_I2_O)        0.250    11.701 f  u_rooth_0/u_pc_reg_0/flow_flag[1]_i_17/O
                         net (fo=1, routed)           0.352    12.052    u_rooth_0/u_pc_reg_0/flow_flag[1]_i_17_n_0
    SLICE_X52Y78         LUT5 (Prop_lut5_I4_O)        0.105    12.157 f  u_rooth_0/u_pc_reg_0/flow_flag[1]_i_16/O
                         net (fo=1, routed)           0.120    12.277    u_rooth_0/u_pc_reg_0/flow_flag[1]_i_16_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I5_O)        0.105    12.382 f  u_rooth_0/u_pc_reg_0/flow_flag[1]_i_14/O
                         net (fo=1, routed)           0.350    12.732    u_rooth_0/u_if_ex_0/flow_flag[1]_i_8_0
    SLICE_X52Y75         LUT6 (Prop_lut6_I5_O)        0.105    12.837 f  u_rooth_0/u_if_ex_0/flow_flag[1]_i_12/O
                         net (fo=1, routed)           0.253    13.091    u_rooth_0/u_if_ex_0/flow_flag[1]_i_12_n_0
    SLICE_X52Y74         LUT6 (Prop_lut6_I5_O)        0.105    13.196 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_8/O
                         net (fo=1, routed)           0.512    13.708    u_rooth_0/u_if_ex_0/ex_zero
    SLICE_X44Y71         LUT6 (Prop_lut6_I3_O)        0.105    13.813 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_2/O
                         net (fo=4, routed)           0.351    14.163    u_rooth_0/u_if_ex_0/flow_flag[1]_i_2_n_0
    SLICE_X40Y71         LUT6 (Prop_lut6_I2_O)        0.105    14.268 f  u_rooth_0/u_if_ex_0/inst_o[31]_i_3/O
                         net (fo=141, routed)         1.051    15.319    u_rooth_0/u_if_de_0/flow_ex[0]
    SLICE_X33Y69         LUT2 (Prop_lut2_I1_O)        0.108    15.427 r  u_rooth_0/u_if_de_0/pc_adder_o[15]_i_1__0/O
                         net (fo=1, routed)           0.289    15.716    u_rooth_0/u_if_ex_0/pc_adder_o_reg[31]_0[15]
    SLICE_X32Y69         FDRE                                         r  u_rooth_0/u_if_ex_0/pc_adder_o_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3310, routed)        1.227    18.393    u_rooth_0/u_if_ex_0/clk_out1
    SLICE_X32Y69         FDRE                                         r  u_rooth_0/u_if_ex_0/pc_adder_o_reg[15]/C
                         clock pessimism             -0.461    17.932    
                         clock uncertainty           -0.062    17.870    
    SLICE_X32Y69         FDRE (Setup_fdre_C_D)       -0.174    17.696    u_rooth_0/u_if_ex_0/pc_adder_o_reg[15]
  -------------------------------------------------------------------
                         required time                         17.696    
                         arrival time                         -15.716    
  -------------------------------------------------------------------
                         slack                                  1.981    

Slack (MET) :             2.097ns  (required time - arrival time)
  Source:                 u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rooth_0/u_if_ex_0/imm_o_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        17.623ns  (logic 4.604ns (26.124%)  route 13.019ns (73.876%))
  Logic Levels:           26  (CARRY4=8 LUT2=2 LUT4=2 LUT5=1 LUT6=13)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.606ns = ( 18.394 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.017ns
    Clock Pessimism Removal (CPR):    -0.461ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3310, routed)        1.374    -2.017    u_rooth_0/u_if_ex_0/clk_out1
    SLICE_X40Y72         FDRE                                         r  u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y72         FDRE (Prop_fdre_C_Q)         0.348    -1.669 r  u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/Q
                         net (fo=5, routed)           1.198    -0.471    u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[5]_0[0]
    SLICE_X31Y73         LUT6 (Prop_lut6_I0_O)        0.242    -0.229 r  u_rooth_0/u_if_ex_0/csr_rd_data_o[31]_i_7/O
                         net (fo=1, routed)           0.000    -0.229    u_rooth_0/u_if_ex_0/csr_rd_data_o[31]_i_7_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     0.228 r  u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_3/CO[3]
                         net (fo=38, routed)          1.384     1.612    u_rooth_0/u_if_as_0/csr_rd_data_o_reg[5]_0[0]
    SLICE_X36Y84         LUT2 (Prop_lut2_I1_O)        0.105     1.717 r  u_rooth_0/u_if_as_0/csr_rd_data_o[4]_i_3/O
                         net (fo=15, routed)          0.931     2.648    u_rooth_0/u_if_wb_0/csr_rd_data_o11_out
    SLICE_X28Y75         LUT6 (Prop_lut6_I5_O)        0.105     2.753 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_37/O
                         net (fo=1, routed)           0.363     3.116    u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_37_n_0
    SLICE_X28Y73         LUT6 (Prop_lut6_I0_O)        0.105     3.221 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_23/O
                         net (fo=1, routed)           0.000     3.221    u_rooth_0/u_if_ex_0/S[0]
    SLICE_X28Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.678 r  u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_12/CO[3]
                         net (fo=30, routed)          1.010     4.687    u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_12_n_0
    SLICE_X27Y75         LUT4 (Prop_lut4_I0_O)        0.124     4.811 f  u_rooth_0/u_if_ex_0/csr_rd_data_o[4]_i_9/O
                         net (fo=32, routed)          1.308     6.120    u_rooth_0/u_csr_reg_0/csr_rd_data_o[4]_i_2
    SLICE_X30Y85         LUT6 (Prop_lut6_I2_O)        0.267     6.387 f  u_rooth_0/u_csr_reg_0/csr_rd_data_o[2]_i_3/O
                         net (fo=1, routed)           0.580     6.967    u_rooth_0/u_if_as_0/csr_rd_data_o_reg[2]_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I3_O)        0.105     7.072 f  u_rooth_0/u_if_as_0/csr_rd_data_o[2]_i_2/O
                         net (fo=4, routed)           0.703     7.775    u_rooth_0/u_if_as_0/ex_csr_rd_data[2]
    SLICE_X49Y75         LUT6 (Prop_lut6_I5_O)        0.105     7.880 f  u_rooth_0/u_if_as_0/extends_reg[2]_i_7/O
                         net (fo=1, routed)           0.835     8.715    u_rooth_0/u_if_ex_0/extends_reg_reg[2]
    SLICE_X57Y74         LUT6 (Prop_lut6_I0_O)        0.105     8.820 r  u_rooth_0/u_if_ex_0/extends_reg[2]_i_5/O
                         net (fo=107, routed)         0.807     9.627    u_rooth_0/u_if_ex_0/extends_reg[8]_i_17_n_0
    SLICE_X53Y73         LUT2 (Prop_lut2_I0_O)        0.105     9.732 r  u_rooth_0/u_if_ex_0/alu_res_o[3]_i_14/O
                         net (fo=1, routed)           0.000     9.732    u_rooth_0/u_if_ex_0/alu_res_o[3]_i_14_n_0
    SLICE_X53Y73         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    10.064 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.064    u_rooth_0/u_if_ex_0/alu_res_o_reg[3]_i_9_n_0
    SLICE_X53Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.162 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.008    10.170    u_rooth_0/u_if_ex_0/alu_res_o_reg[5]_i_11_n_0
    SLICE_X53Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.268 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.268    u_rooth_0/u_if_ex_0/alu_res_o_reg[11]_i_12_n_0
    SLICE_X53Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.366 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.366    u_rooth_0/u_if_ex_0/alu_res_o_reg[15]_i_13_n_0
    SLICE_X53Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.464 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[19]_i_14/CO[3]
                         net (fo=1, routed)           0.000    10.464    u_rooth_0/u_if_ex_0/alu_res_o_reg[19]_i_14_n_0
    SLICE_X53Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    10.729 f  u_rooth_0/u_if_ex_0/alu_res_o_reg[23]_i_14/O[1]
                         net (fo=2, routed)           0.722    11.451    u_rooth_0/u_pc_reg_0/flow_flag[1]_i_14_0[17]
    SLICE_X52Y75         LUT4 (Prop_lut4_I2_O)        0.250    11.701 f  u_rooth_0/u_pc_reg_0/flow_flag[1]_i_17/O
                         net (fo=1, routed)           0.352    12.052    u_rooth_0/u_pc_reg_0/flow_flag[1]_i_17_n_0
    SLICE_X52Y78         LUT5 (Prop_lut5_I4_O)        0.105    12.157 f  u_rooth_0/u_pc_reg_0/flow_flag[1]_i_16/O
                         net (fo=1, routed)           0.120    12.277    u_rooth_0/u_pc_reg_0/flow_flag[1]_i_16_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I5_O)        0.105    12.382 f  u_rooth_0/u_pc_reg_0/flow_flag[1]_i_14/O
                         net (fo=1, routed)           0.350    12.732    u_rooth_0/u_if_ex_0/flow_flag[1]_i_8_0
    SLICE_X52Y75         LUT6 (Prop_lut6_I5_O)        0.105    12.837 f  u_rooth_0/u_if_ex_0/flow_flag[1]_i_12/O
                         net (fo=1, routed)           0.253    13.091    u_rooth_0/u_if_ex_0/flow_flag[1]_i_12_n_0
    SLICE_X52Y74         LUT6 (Prop_lut6_I5_O)        0.105    13.196 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_8/O
                         net (fo=1, routed)           0.512    13.708    u_rooth_0/u_if_ex_0/ex_zero
    SLICE_X44Y71         LUT6 (Prop_lut6_I3_O)        0.105    13.813 f  u_rooth_0/u_if_ex_0/flow_flag[1]_i_2/O
                         net (fo=4, routed)           0.351    14.163    u_rooth_0/u_if_ex_0/flow_flag[1]_i_2_n_0
    SLICE_X40Y71         LUT6 (Prop_lut6_I2_O)        0.105    14.268 r  u_rooth_0/u_if_ex_0/inst_o[31]_i_3/O
                         net (fo=141, routed)         0.296    14.564    u_rooth_0/u_if_ex_0/flow_ex[0]
    SLICE_X40Y71         LUT6 (Prop_lut6_I3_O)        0.105    14.669 r  u_rooth_0/u_if_ex_0/inst_o[31]_i_1__0/O
                         net (fo=140, routed)         0.937    15.606    u_rooth_0/u_if_ex_0/inst_o[31]_i_1__0_n_0
    SLICE_X39Y81         FDRE                                         r  u_rooth_0/u_if_ex_0/imm_o_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3310, routed)        1.228    18.394    u_rooth_0/u_if_ex_0/clk_out1
    SLICE_X39Y81         FDRE                                         r  u_rooth_0/u_if_ex_0/imm_o_reg[20]/C
                         clock pessimism             -0.461    17.933    
                         clock uncertainty           -0.062    17.871    
    SLICE_X39Y81         FDRE (Setup_fdre_C_CE)      -0.168    17.703    u_rooth_0/u_if_ex_0/imm_o_reg[20]
  -------------------------------------------------------------------
                         required time                         17.703    
                         arrival time                         -15.606    
  -------------------------------------------------------------------
                         slack                                  2.097    

Slack (MET) :             2.097ns  (required time - arrival time)
  Source:                 u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rooth_0/u_if_ex_0/imm_o_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        17.623ns  (logic 4.604ns (26.124%)  route 13.019ns (73.876%))
  Logic Levels:           26  (CARRY4=8 LUT2=2 LUT4=2 LUT5=1 LUT6=13)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.606ns = ( 18.394 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.017ns
    Clock Pessimism Removal (CPR):    -0.461ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3310, routed)        1.374    -2.017    u_rooth_0/u_if_ex_0/clk_out1
    SLICE_X40Y72         FDRE                                         r  u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y72         FDRE (Prop_fdre_C_Q)         0.348    -1.669 r  u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/Q
                         net (fo=5, routed)           1.198    -0.471    u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[5]_0[0]
    SLICE_X31Y73         LUT6 (Prop_lut6_I0_O)        0.242    -0.229 r  u_rooth_0/u_if_ex_0/csr_rd_data_o[31]_i_7/O
                         net (fo=1, routed)           0.000    -0.229    u_rooth_0/u_if_ex_0/csr_rd_data_o[31]_i_7_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     0.228 r  u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_3/CO[3]
                         net (fo=38, routed)          1.384     1.612    u_rooth_0/u_if_as_0/csr_rd_data_o_reg[5]_0[0]
    SLICE_X36Y84         LUT2 (Prop_lut2_I1_O)        0.105     1.717 r  u_rooth_0/u_if_as_0/csr_rd_data_o[4]_i_3/O
                         net (fo=15, routed)          0.931     2.648    u_rooth_0/u_if_wb_0/csr_rd_data_o11_out
    SLICE_X28Y75         LUT6 (Prop_lut6_I5_O)        0.105     2.753 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_37/O
                         net (fo=1, routed)           0.363     3.116    u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_37_n_0
    SLICE_X28Y73         LUT6 (Prop_lut6_I0_O)        0.105     3.221 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_23/O
                         net (fo=1, routed)           0.000     3.221    u_rooth_0/u_if_ex_0/S[0]
    SLICE_X28Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.678 r  u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_12/CO[3]
                         net (fo=30, routed)          1.010     4.687    u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_12_n_0
    SLICE_X27Y75         LUT4 (Prop_lut4_I0_O)        0.124     4.811 f  u_rooth_0/u_if_ex_0/csr_rd_data_o[4]_i_9/O
                         net (fo=32, routed)          1.308     6.120    u_rooth_0/u_csr_reg_0/csr_rd_data_o[4]_i_2
    SLICE_X30Y85         LUT6 (Prop_lut6_I2_O)        0.267     6.387 f  u_rooth_0/u_csr_reg_0/csr_rd_data_o[2]_i_3/O
                         net (fo=1, routed)           0.580     6.967    u_rooth_0/u_if_as_0/csr_rd_data_o_reg[2]_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I3_O)        0.105     7.072 f  u_rooth_0/u_if_as_0/csr_rd_data_o[2]_i_2/O
                         net (fo=4, routed)           0.703     7.775    u_rooth_0/u_if_as_0/ex_csr_rd_data[2]
    SLICE_X49Y75         LUT6 (Prop_lut6_I5_O)        0.105     7.880 f  u_rooth_0/u_if_as_0/extends_reg[2]_i_7/O
                         net (fo=1, routed)           0.835     8.715    u_rooth_0/u_if_ex_0/extends_reg_reg[2]
    SLICE_X57Y74         LUT6 (Prop_lut6_I0_O)        0.105     8.820 r  u_rooth_0/u_if_ex_0/extends_reg[2]_i_5/O
                         net (fo=107, routed)         0.807     9.627    u_rooth_0/u_if_ex_0/extends_reg[8]_i_17_n_0
    SLICE_X53Y73         LUT2 (Prop_lut2_I0_O)        0.105     9.732 r  u_rooth_0/u_if_ex_0/alu_res_o[3]_i_14/O
                         net (fo=1, routed)           0.000     9.732    u_rooth_0/u_if_ex_0/alu_res_o[3]_i_14_n_0
    SLICE_X53Y73         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    10.064 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.064    u_rooth_0/u_if_ex_0/alu_res_o_reg[3]_i_9_n_0
    SLICE_X53Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.162 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.008    10.170    u_rooth_0/u_if_ex_0/alu_res_o_reg[5]_i_11_n_0
    SLICE_X53Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.268 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.268    u_rooth_0/u_if_ex_0/alu_res_o_reg[11]_i_12_n_0
    SLICE_X53Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.366 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.366    u_rooth_0/u_if_ex_0/alu_res_o_reg[15]_i_13_n_0
    SLICE_X53Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.464 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[19]_i_14/CO[3]
                         net (fo=1, routed)           0.000    10.464    u_rooth_0/u_if_ex_0/alu_res_o_reg[19]_i_14_n_0
    SLICE_X53Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    10.729 f  u_rooth_0/u_if_ex_0/alu_res_o_reg[23]_i_14/O[1]
                         net (fo=2, routed)           0.722    11.451    u_rooth_0/u_pc_reg_0/flow_flag[1]_i_14_0[17]
    SLICE_X52Y75         LUT4 (Prop_lut4_I2_O)        0.250    11.701 f  u_rooth_0/u_pc_reg_0/flow_flag[1]_i_17/O
                         net (fo=1, routed)           0.352    12.052    u_rooth_0/u_pc_reg_0/flow_flag[1]_i_17_n_0
    SLICE_X52Y78         LUT5 (Prop_lut5_I4_O)        0.105    12.157 f  u_rooth_0/u_pc_reg_0/flow_flag[1]_i_16/O
                         net (fo=1, routed)           0.120    12.277    u_rooth_0/u_pc_reg_0/flow_flag[1]_i_16_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I5_O)        0.105    12.382 f  u_rooth_0/u_pc_reg_0/flow_flag[1]_i_14/O
                         net (fo=1, routed)           0.350    12.732    u_rooth_0/u_if_ex_0/flow_flag[1]_i_8_0
    SLICE_X52Y75         LUT6 (Prop_lut6_I5_O)        0.105    12.837 f  u_rooth_0/u_if_ex_0/flow_flag[1]_i_12/O
                         net (fo=1, routed)           0.253    13.091    u_rooth_0/u_if_ex_0/flow_flag[1]_i_12_n_0
    SLICE_X52Y74         LUT6 (Prop_lut6_I5_O)        0.105    13.196 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_8/O
                         net (fo=1, routed)           0.512    13.708    u_rooth_0/u_if_ex_0/ex_zero
    SLICE_X44Y71         LUT6 (Prop_lut6_I3_O)        0.105    13.813 f  u_rooth_0/u_if_ex_0/flow_flag[1]_i_2/O
                         net (fo=4, routed)           0.351    14.163    u_rooth_0/u_if_ex_0/flow_flag[1]_i_2_n_0
    SLICE_X40Y71         LUT6 (Prop_lut6_I2_O)        0.105    14.268 r  u_rooth_0/u_if_ex_0/inst_o[31]_i_3/O
                         net (fo=141, routed)         0.296    14.564    u_rooth_0/u_if_ex_0/flow_ex[0]
    SLICE_X40Y71         LUT6 (Prop_lut6_I3_O)        0.105    14.669 r  u_rooth_0/u_if_ex_0/inst_o[31]_i_1__0/O
                         net (fo=140, routed)         0.937    15.606    u_rooth_0/u_if_ex_0/inst_o[31]_i_1__0_n_0
    SLICE_X39Y81         FDRE                                         r  u_rooth_0/u_if_ex_0/imm_o_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3310, routed)        1.228    18.394    u_rooth_0/u_if_ex_0/clk_out1
    SLICE_X39Y81         FDRE                                         r  u_rooth_0/u_if_ex_0/imm_o_reg[31]/C
                         clock pessimism             -0.461    17.933    
                         clock uncertainty           -0.062    17.871    
    SLICE_X39Y81         FDRE (Setup_fdre_C_CE)      -0.168    17.703    u_rooth_0/u_if_ex_0/imm_o_reg[31]
  -------------------------------------------------------------------
                         required time                         17.703    
                         arrival time                         -15.606    
  -------------------------------------------------------------------
                         slack                                  2.097    

Slack (MET) :             2.097ns  (required time - arrival time)
  Source:                 u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rooth_0/u_if_ex_0/inst_o_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        17.623ns  (logic 4.604ns (26.124%)  route 13.019ns (73.876%))
  Logic Levels:           26  (CARRY4=8 LUT2=2 LUT4=2 LUT5=1 LUT6=13)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.606ns = ( 18.394 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.017ns
    Clock Pessimism Removal (CPR):    -0.461ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3310, routed)        1.374    -2.017    u_rooth_0/u_if_ex_0/clk_out1
    SLICE_X40Y72         FDRE                                         r  u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y72         FDRE (Prop_fdre_C_Q)         0.348    -1.669 r  u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/Q
                         net (fo=5, routed)           1.198    -0.471    u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[5]_0[0]
    SLICE_X31Y73         LUT6 (Prop_lut6_I0_O)        0.242    -0.229 r  u_rooth_0/u_if_ex_0/csr_rd_data_o[31]_i_7/O
                         net (fo=1, routed)           0.000    -0.229    u_rooth_0/u_if_ex_0/csr_rd_data_o[31]_i_7_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     0.228 r  u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_3/CO[3]
                         net (fo=38, routed)          1.384     1.612    u_rooth_0/u_if_as_0/csr_rd_data_o_reg[5]_0[0]
    SLICE_X36Y84         LUT2 (Prop_lut2_I1_O)        0.105     1.717 r  u_rooth_0/u_if_as_0/csr_rd_data_o[4]_i_3/O
                         net (fo=15, routed)          0.931     2.648    u_rooth_0/u_if_wb_0/csr_rd_data_o11_out
    SLICE_X28Y75         LUT6 (Prop_lut6_I5_O)        0.105     2.753 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_37/O
                         net (fo=1, routed)           0.363     3.116    u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_37_n_0
    SLICE_X28Y73         LUT6 (Prop_lut6_I0_O)        0.105     3.221 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_23/O
                         net (fo=1, routed)           0.000     3.221    u_rooth_0/u_if_ex_0/S[0]
    SLICE_X28Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.678 r  u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_12/CO[3]
                         net (fo=30, routed)          1.010     4.687    u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_12_n_0
    SLICE_X27Y75         LUT4 (Prop_lut4_I0_O)        0.124     4.811 f  u_rooth_0/u_if_ex_0/csr_rd_data_o[4]_i_9/O
                         net (fo=32, routed)          1.308     6.120    u_rooth_0/u_csr_reg_0/csr_rd_data_o[4]_i_2
    SLICE_X30Y85         LUT6 (Prop_lut6_I2_O)        0.267     6.387 f  u_rooth_0/u_csr_reg_0/csr_rd_data_o[2]_i_3/O
                         net (fo=1, routed)           0.580     6.967    u_rooth_0/u_if_as_0/csr_rd_data_o_reg[2]_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I3_O)        0.105     7.072 f  u_rooth_0/u_if_as_0/csr_rd_data_o[2]_i_2/O
                         net (fo=4, routed)           0.703     7.775    u_rooth_0/u_if_as_0/ex_csr_rd_data[2]
    SLICE_X49Y75         LUT6 (Prop_lut6_I5_O)        0.105     7.880 f  u_rooth_0/u_if_as_0/extends_reg[2]_i_7/O
                         net (fo=1, routed)           0.835     8.715    u_rooth_0/u_if_ex_0/extends_reg_reg[2]
    SLICE_X57Y74         LUT6 (Prop_lut6_I0_O)        0.105     8.820 r  u_rooth_0/u_if_ex_0/extends_reg[2]_i_5/O
                         net (fo=107, routed)         0.807     9.627    u_rooth_0/u_if_ex_0/extends_reg[8]_i_17_n_0
    SLICE_X53Y73         LUT2 (Prop_lut2_I0_O)        0.105     9.732 r  u_rooth_0/u_if_ex_0/alu_res_o[3]_i_14/O
                         net (fo=1, routed)           0.000     9.732    u_rooth_0/u_if_ex_0/alu_res_o[3]_i_14_n_0
    SLICE_X53Y73         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    10.064 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.064    u_rooth_0/u_if_ex_0/alu_res_o_reg[3]_i_9_n_0
    SLICE_X53Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.162 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.008    10.170    u_rooth_0/u_if_ex_0/alu_res_o_reg[5]_i_11_n_0
    SLICE_X53Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.268 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.268    u_rooth_0/u_if_ex_0/alu_res_o_reg[11]_i_12_n_0
    SLICE_X53Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.366 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.366    u_rooth_0/u_if_ex_0/alu_res_o_reg[15]_i_13_n_0
    SLICE_X53Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.464 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[19]_i_14/CO[3]
                         net (fo=1, routed)           0.000    10.464    u_rooth_0/u_if_ex_0/alu_res_o_reg[19]_i_14_n_0
    SLICE_X53Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    10.729 f  u_rooth_0/u_if_ex_0/alu_res_o_reg[23]_i_14/O[1]
                         net (fo=2, routed)           0.722    11.451    u_rooth_0/u_pc_reg_0/flow_flag[1]_i_14_0[17]
    SLICE_X52Y75         LUT4 (Prop_lut4_I2_O)        0.250    11.701 f  u_rooth_0/u_pc_reg_0/flow_flag[1]_i_17/O
                         net (fo=1, routed)           0.352    12.052    u_rooth_0/u_pc_reg_0/flow_flag[1]_i_17_n_0
    SLICE_X52Y78         LUT5 (Prop_lut5_I4_O)        0.105    12.157 f  u_rooth_0/u_pc_reg_0/flow_flag[1]_i_16/O
                         net (fo=1, routed)           0.120    12.277    u_rooth_0/u_pc_reg_0/flow_flag[1]_i_16_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I5_O)        0.105    12.382 f  u_rooth_0/u_pc_reg_0/flow_flag[1]_i_14/O
                         net (fo=1, routed)           0.350    12.732    u_rooth_0/u_if_ex_0/flow_flag[1]_i_8_0
    SLICE_X52Y75         LUT6 (Prop_lut6_I5_O)        0.105    12.837 f  u_rooth_0/u_if_ex_0/flow_flag[1]_i_12/O
                         net (fo=1, routed)           0.253    13.091    u_rooth_0/u_if_ex_0/flow_flag[1]_i_12_n_0
    SLICE_X52Y74         LUT6 (Prop_lut6_I5_O)        0.105    13.196 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_8/O
                         net (fo=1, routed)           0.512    13.708    u_rooth_0/u_if_ex_0/ex_zero
    SLICE_X44Y71         LUT6 (Prop_lut6_I3_O)        0.105    13.813 f  u_rooth_0/u_if_ex_0/flow_flag[1]_i_2/O
                         net (fo=4, routed)           0.351    14.163    u_rooth_0/u_if_ex_0/flow_flag[1]_i_2_n_0
    SLICE_X40Y71         LUT6 (Prop_lut6_I2_O)        0.105    14.268 r  u_rooth_0/u_if_ex_0/inst_o[31]_i_3/O
                         net (fo=141, routed)         0.296    14.564    u_rooth_0/u_if_ex_0/flow_ex[0]
    SLICE_X40Y71         LUT6 (Prop_lut6_I3_O)        0.105    14.669 r  u_rooth_0/u_if_ex_0/inst_o[31]_i_1__0/O
                         net (fo=140, routed)         0.937    15.606    u_rooth_0/u_if_ex_0/inst_o[31]_i_1__0_n_0
    SLICE_X39Y81         FDRE                                         r  u_rooth_0/u_if_ex_0/inst_o_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3310, routed)        1.228    18.394    u_rooth_0/u_if_ex_0/clk_out1
    SLICE_X39Y81         FDRE                                         r  u_rooth_0/u_if_ex_0/inst_o_reg[16]/C
                         clock pessimism             -0.461    17.933    
                         clock uncertainty           -0.062    17.871    
    SLICE_X39Y81         FDRE (Setup_fdre_C_CE)      -0.168    17.703    u_rooth_0/u_if_ex_0/inst_o_reg[16]
  -------------------------------------------------------------------
                         required time                         17.703    
                         arrival time                         -15.606    
  -------------------------------------------------------------------
                         slack                                  2.097    

Slack (MET) :             2.097ns  (required time - arrival time)
  Source:                 u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rooth_0/u_if_ex_0/inst_o_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        17.623ns  (logic 4.604ns (26.124%)  route 13.019ns (73.876%))
  Logic Levels:           26  (CARRY4=8 LUT2=2 LUT4=2 LUT5=1 LUT6=13)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.606ns = ( 18.394 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.017ns
    Clock Pessimism Removal (CPR):    -0.461ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3310, routed)        1.374    -2.017    u_rooth_0/u_if_ex_0/clk_out1
    SLICE_X40Y72         FDRE                                         r  u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y72         FDRE (Prop_fdre_C_Q)         0.348    -1.669 r  u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/Q
                         net (fo=5, routed)           1.198    -0.471    u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[5]_0[0]
    SLICE_X31Y73         LUT6 (Prop_lut6_I0_O)        0.242    -0.229 r  u_rooth_0/u_if_ex_0/csr_rd_data_o[31]_i_7/O
                         net (fo=1, routed)           0.000    -0.229    u_rooth_0/u_if_ex_0/csr_rd_data_o[31]_i_7_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     0.228 r  u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_3/CO[3]
                         net (fo=38, routed)          1.384     1.612    u_rooth_0/u_if_as_0/csr_rd_data_o_reg[5]_0[0]
    SLICE_X36Y84         LUT2 (Prop_lut2_I1_O)        0.105     1.717 r  u_rooth_0/u_if_as_0/csr_rd_data_o[4]_i_3/O
                         net (fo=15, routed)          0.931     2.648    u_rooth_0/u_if_wb_0/csr_rd_data_o11_out
    SLICE_X28Y75         LUT6 (Prop_lut6_I5_O)        0.105     2.753 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_37/O
                         net (fo=1, routed)           0.363     3.116    u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_37_n_0
    SLICE_X28Y73         LUT6 (Prop_lut6_I0_O)        0.105     3.221 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_23/O
                         net (fo=1, routed)           0.000     3.221    u_rooth_0/u_if_ex_0/S[0]
    SLICE_X28Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.678 r  u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_12/CO[3]
                         net (fo=30, routed)          1.010     4.687    u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_12_n_0
    SLICE_X27Y75         LUT4 (Prop_lut4_I0_O)        0.124     4.811 f  u_rooth_0/u_if_ex_0/csr_rd_data_o[4]_i_9/O
                         net (fo=32, routed)          1.308     6.120    u_rooth_0/u_csr_reg_0/csr_rd_data_o[4]_i_2
    SLICE_X30Y85         LUT6 (Prop_lut6_I2_O)        0.267     6.387 f  u_rooth_0/u_csr_reg_0/csr_rd_data_o[2]_i_3/O
                         net (fo=1, routed)           0.580     6.967    u_rooth_0/u_if_as_0/csr_rd_data_o_reg[2]_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I3_O)        0.105     7.072 f  u_rooth_0/u_if_as_0/csr_rd_data_o[2]_i_2/O
                         net (fo=4, routed)           0.703     7.775    u_rooth_0/u_if_as_0/ex_csr_rd_data[2]
    SLICE_X49Y75         LUT6 (Prop_lut6_I5_O)        0.105     7.880 f  u_rooth_0/u_if_as_0/extends_reg[2]_i_7/O
                         net (fo=1, routed)           0.835     8.715    u_rooth_0/u_if_ex_0/extends_reg_reg[2]
    SLICE_X57Y74         LUT6 (Prop_lut6_I0_O)        0.105     8.820 r  u_rooth_0/u_if_ex_0/extends_reg[2]_i_5/O
                         net (fo=107, routed)         0.807     9.627    u_rooth_0/u_if_ex_0/extends_reg[8]_i_17_n_0
    SLICE_X53Y73         LUT2 (Prop_lut2_I0_O)        0.105     9.732 r  u_rooth_0/u_if_ex_0/alu_res_o[3]_i_14/O
                         net (fo=1, routed)           0.000     9.732    u_rooth_0/u_if_ex_0/alu_res_o[3]_i_14_n_0
    SLICE_X53Y73         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    10.064 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.064    u_rooth_0/u_if_ex_0/alu_res_o_reg[3]_i_9_n_0
    SLICE_X53Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.162 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.008    10.170    u_rooth_0/u_if_ex_0/alu_res_o_reg[5]_i_11_n_0
    SLICE_X53Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.268 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.268    u_rooth_0/u_if_ex_0/alu_res_o_reg[11]_i_12_n_0
    SLICE_X53Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.366 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.366    u_rooth_0/u_if_ex_0/alu_res_o_reg[15]_i_13_n_0
    SLICE_X53Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.464 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[19]_i_14/CO[3]
                         net (fo=1, routed)           0.000    10.464    u_rooth_0/u_if_ex_0/alu_res_o_reg[19]_i_14_n_0
    SLICE_X53Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    10.729 f  u_rooth_0/u_if_ex_0/alu_res_o_reg[23]_i_14/O[1]
                         net (fo=2, routed)           0.722    11.451    u_rooth_0/u_pc_reg_0/flow_flag[1]_i_14_0[17]
    SLICE_X52Y75         LUT4 (Prop_lut4_I2_O)        0.250    11.701 f  u_rooth_0/u_pc_reg_0/flow_flag[1]_i_17/O
                         net (fo=1, routed)           0.352    12.052    u_rooth_0/u_pc_reg_0/flow_flag[1]_i_17_n_0
    SLICE_X52Y78         LUT5 (Prop_lut5_I4_O)        0.105    12.157 f  u_rooth_0/u_pc_reg_0/flow_flag[1]_i_16/O
                         net (fo=1, routed)           0.120    12.277    u_rooth_0/u_pc_reg_0/flow_flag[1]_i_16_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I5_O)        0.105    12.382 f  u_rooth_0/u_pc_reg_0/flow_flag[1]_i_14/O
                         net (fo=1, routed)           0.350    12.732    u_rooth_0/u_if_ex_0/flow_flag[1]_i_8_0
    SLICE_X52Y75         LUT6 (Prop_lut6_I5_O)        0.105    12.837 f  u_rooth_0/u_if_ex_0/flow_flag[1]_i_12/O
                         net (fo=1, routed)           0.253    13.091    u_rooth_0/u_if_ex_0/flow_flag[1]_i_12_n_0
    SLICE_X52Y74         LUT6 (Prop_lut6_I5_O)        0.105    13.196 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_8/O
                         net (fo=1, routed)           0.512    13.708    u_rooth_0/u_if_ex_0/ex_zero
    SLICE_X44Y71         LUT6 (Prop_lut6_I3_O)        0.105    13.813 f  u_rooth_0/u_if_ex_0/flow_flag[1]_i_2/O
                         net (fo=4, routed)           0.351    14.163    u_rooth_0/u_if_ex_0/flow_flag[1]_i_2_n_0
    SLICE_X40Y71         LUT6 (Prop_lut6_I2_O)        0.105    14.268 r  u_rooth_0/u_if_ex_0/inst_o[31]_i_3/O
                         net (fo=141, routed)         0.296    14.564    u_rooth_0/u_if_ex_0/flow_ex[0]
    SLICE_X40Y71         LUT6 (Prop_lut6_I3_O)        0.105    14.669 r  u_rooth_0/u_if_ex_0/inst_o[31]_i_1__0/O
                         net (fo=140, routed)         0.937    15.606    u_rooth_0/u_if_ex_0/inst_o[31]_i_1__0_n_0
    SLICE_X39Y81         FDRE                                         r  u_rooth_0/u_if_ex_0/inst_o_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3310, routed)        1.228    18.394    u_rooth_0/u_if_ex_0/clk_out1
    SLICE_X39Y81         FDRE                                         r  u_rooth_0/u_if_ex_0/inst_o_reg[20]/C
                         clock pessimism             -0.461    17.933    
                         clock uncertainty           -0.062    17.871    
    SLICE_X39Y81         FDRE (Setup_fdre_C_CE)      -0.168    17.703    u_rooth_0/u_if_ex_0/inst_o_reg[20]
  -------------------------------------------------------------------
                         required time                         17.703    
                         arrival time                         -15.606    
  -------------------------------------------------------------------
                         slack                                  2.097    

Slack (MET) :             2.097ns  (required time - arrival time)
  Source:                 u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rooth_0/u_if_ex_0/inst_o_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        17.623ns  (logic 4.604ns (26.124%)  route 13.019ns (73.876%))
  Logic Levels:           26  (CARRY4=8 LUT2=2 LUT4=2 LUT5=1 LUT6=13)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.606ns = ( 18.394 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.017ns
    Clock Pessimism Removal (CPR):    -0.461ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3310, routed)        1.374    -2.017    u_rooth_0/u_if_ex_0/clk_out1
    SLICE_X40Y72         FDRE                                         r  u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y72         FDRE (Prop_fdre_C_Q)         0.348    -1.669 r  u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/Q
                         net (fo=5, routed)           1.198    -0.471    u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[5]_0[0]
    SLICE_X31Y73         LUT6 (Prop_lut6_I0_O)        0.242    -0.229 r  u_rooth_0/u_if_ex_0/csr_rd_data_o[31]_i_7/O
                         net (fo=1, routed)           0.000    -0.229    u_rooth_0/u_if_ex_0/csr_rd_data_o[31]_i_7_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     0.228 r  u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_3/CO[3]
                         net (fo=38, routed)          1.384     1.612    u_rooth_0/u_if_as_0/csr_rd_data_o_reg[5]_0[0]
    SLICE_X36Y84         LUT2 (Prop_lut2_I1_O)        0.105     1.717 r  u_rooth_0/u_if_as_0/csr_rd_data_o[4]_i_3/O
                         net (fo=15, routed)          0.931     2.648    u_rooth_0/u_if_wb_0/csr_rd_data_o11_out
    SLICE_X28Y75         LUT6 (Prop_lut6_I5_O)        0.105     2.753 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_37/O
                         net (fo=1, routed)           0.363     3.116    u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_37_n_0
    SLICE_X28Y73         LUT6 (Prop_lut6_I0_O)        0.105     3.221 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_23/O
                         net (fo=1, routed)           0.000     3.221    u_rooth_0/u_if_ex_0/S[0]
    SLICE_X28Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.678 r  u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_12/CO[3]
                         net (fo=30, routed)          1.010     4.687    u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_12_n_0
    SLICE_X27Y75         LUT4 (Prop_lut4_I0_O)        0.124     4.811 f  u_rooth_0/u_if_ex_0/csr_rd_data_o[4]_i_9/O
                         net (fo=32, routed)          1.308     6.120    u_rooth_0/u_csr_reg_0/csr_rd_data_o[4]_i_2
    SLICE_X30Y85         LUT6 (Prop_lut6_I2_O)        0.267     6.387 f  u_rooth_0/u_csr_reg_0/csr_rd_data_o[2]_i_3/O
                         net (fo=1, routed)           0.580     6.967    u_rooth_0/u_if_as_0/csr_rd_data_o_reg[2]_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I3_O)        0.105     7.072 f  u_rooth_0/u_if_as_0/csr_rd_data_o[2]_i_2/O
                         net (fo=4, routed)           0.703     7.775    u_rooth_0/u_if_as_0/ex_csr_rd_data[2]
    SLICE_X49Y75         LUT6 (Prop_lut6_I5_O)        0.105     7.880 f  u_rooth_0/u_if_as_0/extends_reg[2]_i_7/O
                         net (fo=1, routed)           0.835     8.715    u_rooth_0/u_if_ex_0/extends_reg_reg[2]
    SLICE_X57Y74         LUT6 (Prop_lut6_I0_O)        0.105     8.820 r  u_rooth_0/u_if_ex_0/extends_reg[2]_i_5/O
                         net (fo=107, routed)         0.807     9.627    u_rooth_0/u_if_ex_0/extends_reg[8]_i_17_n_0
    SLICE_X53Y73         LUT2 (Prop_lut2_I0_O)        0.105     9.732 r  u_rooth_0/u_if_ex_0/alu_res_o[3]_i_14/O
                         net (fo=1, routed)           0.000     9.732    u_rooth_0/u_if_ex_0/alu_res_o[3]_i_14_n_0
    SLICE_X53Y73         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    10.064 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.064    u_rooth_0/u_if_ex_0/alu_res_o_reg[3]_i_9_n_0
    SLICE_X53Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.162 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.008    10.170    u_rooth_0/u_if_ex_0/alu_res_o_reg[5]_i_11_n_0
    SLICE_X53Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.268 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.268    u_rooth_0/u_if_ex_0/alu_res_o_reg[11]_i_12_n_0
    SLICE_X53Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.366 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.366    u_rooth_0/u_if_ex_0/alu_res_o_reg[15]_i_13_n_0
    SLICE_X53Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.464 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[19]_i_14/CO[3]
                         net (fo=1, routed)           0.000    10.464    u_rooth_0/u_if_ex_0/alu_res_o_reg[19]_i_14_n_0
    SLICE_X53Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    10.729 f  u_rooth_0/u_if_ex_0/alu_res_o_reg[23]_i_14/O[1]
                         net (fo=2, routed)           0.722    11.451    u_rooth_0/u_pc_reg_0/flow_flag[1]_i_14_0[17]
    SLICE_X52Y75         LUT4 (Prop_lut4_I2_O)        0.250    11.701 f  u_rooth_0/u_pc_reg_0/flow_flag[1]_i_17/O
                         net (fo=1, routed)           0.352    12.052    u_rooth_0/u_pc_reg_0/flow_flag[1]_i_17_n_0
    SLICE_X52Y78         LUT5 (Prop_lut5_I4_O)        0.105    12.157 f  u_rooth_0/u_pc_reg_0/flow_flag[1]_i_16/O
                         net (fo=1, routed)           0.120    12.277    u_rooth_0/u_pc_reg_0/flow_flag[1]_i_16_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I5_O)        0.105    12.382 f  u_rooth_0/u_pc_reg_0/flow_flag[1]_i_14/O
                         net (fo=1, routed)           0.350    12.732    u_rooth_0/u_if_ex_0/flow_flag[1]_i_8_0
    SLICE_X52Y75         LUT6 (Prop_lut6_I5_O)        0.105    12.837 f  u_rooth_0/u_if_ex_0/flow_flag[1]_i_12/O
                         net (fo=1, routed)           0.253    13.091    u_rooth_0/u_if_ex_0/flow_flag[1]_i_12_n_0
    SLICE_X52Y74         LUT6 (Prop_lut6_I5_O)        0.105    13.196 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_8/O
                         net (fo=1, routed)           0.512    13.708    u_rooth_0/u_if_ex_0/ex_zero
    SLICE_X44Y71         LUT6 (Prop_lut6_I3_O)        0.105    13.813 f  u_rooth_0/u_if_ex_0/flow_flag[1]_i_2/O
                         net (fo=4, routed)           0.351    14.163    u_rooth_0/u_if_ex_0/flow_flag[1]_i_2_n_0
    SLICE_X40Y71         LUT6 (Prop_lut6_I2_O)        0.105    14.268 r  u_rooth_0/u_if_ex_0/inst_o[31]_i_3/O
                         net (fo=141, routed)         0.296    14.564    u_rooth_0/u_if_ex_0/flow_ex[0]
    SLICE_X40Y71         LUT6 (Prop_lut6_I3_O)        0.105    14.669 r  u_rooth_0/u_if_ex_0/inst_o[31]_i_1__0/O
                         net (fo=140, routed)         0.937    15.606    u_rooth_0/u_if_ex_0/inst_o[31]_i_1__0_n_0
    SLICE_X39Y81         FDRE                                         r  u_rooth_0/u_if_ex_0/inst_o_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3310, routed)        1.228    18.394    u_rooth_0/u_if_ex_0/clk_out1
    SLICE_X39Y81         FDRE                                         r  u_rooth_0/u_if_ex_0/inst_o_reg[22]/C
                         clock pessimism             -0.461    17.933    
                         clock uncertainty           -0.062    17.871    
    SLICE_X39Y81         FDRE (Setup_fdre_C_CE)      -0.168    17.703    u_rooth_0/u_if_ex_0/inst_o_reg[22]
  -------------------------------------------------------------------
                         required time                         17.703    
                         arrival time                         -15.606    
  -------------------------------------------------------------------
                         slack                                  2.097    

Slack (MET) :             2.097ns  (required time - arrival time)
  Source:                 u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rooth_0/u_if_ex_0/inst_o_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        17.623ns  (logic 4.604ns (26.124%)  route 13.019ns (73.876%))
  Logic Levels:           26  (CARRY4=8 LUT2=2 LUT4=2 LUT5=1 LUT6=13)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.606ns = ( 18.394 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.017ns
    Clock Pessimism Removal (CPR):    -0.461ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3310, routed)        1.374    -2.017    u_rooth_0/u_if_ex_0/clk_out1
    SLICE_X40Y72         FDRE                                         r  u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y72         FDRE (Prop_fdre_C_Q)         0.348    -1.669 r  u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[3]/Q
                         net (fo=5, routed)           1.198    -0.471    u_rooth_0/u_if_ex_0/csr_rd_adder_o_reg[5]_0[0]
    SLICE_X31Y73         LUT6 (Prop_lut6_I0_O)        0.242    -0.229 r  u_rooth_0/u_if_ex_0/csr_rd_data_o[31]_i_7/O
                         net (fo=1, routed)           0.000    -0.229    u_rooth_0/u_if_ex_0/csr_rd_data_o[31]_i_7_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     0.228 r  u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_3/CO[3]
                         net (fo=38, routed)          1.384     1.612    u_rooth_0/u_if_as_0/csr_rd_data_o_reg[5]_0[0]
    SLICE_X36Y84         LUT2 (Prop_lut2_I1_O)        0.105     1.717 r  u_rooth_0/u_if_as_0/csr_rd_data_o[4]_i_3/O
                         net (fo=15, routed)          0.931     2.648    u_rooth_0/u_if_wb_0/csr_rd_data_o11_out
    SLICE_X28Y75         LUT6 (Prop_lut6_I5_O)        0.105     2.753 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_37/O
                         net (fo=1, routed)           0.363     3.116    u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_37_n_0
    SLICE_X28Y73         LUT6 (Prop_lut6_I0_O)        0.105     3.221 r  u_rooth_0/u_if_wb_0/csr_rd_data_o[31]_i_23/O
                         net (fo=1, routed)           0.000     3.221    u_rooth_0/u_if_ex_0/S[0]
    SLICE_X28Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     3.678 r  u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_12/CO[3]
                         net (fo=30, routed)          1.010     4.687    u_rooth_0/u_if_ex_0/csr_rd_data_o_reg[31]_i_12_n_0
    SLICE_X27Y75         LUT4 (Prop_lut4_I0_O)        0.124     4.811 f  u_rooth_0/u_if_ex_0/csr_rd_data_o[4]_i_9/O
                         net (fo=32, routed)          1.308     6.120    u_rooth_0/u_csr_reg_0/csr_rd_data_o[4]_i_2
    SLICE_X30Y85         LUT6 (Prop_lut6_I2_O)        0.267     6.387 f  u_rooth_0/u_csr_reg_0/csr_rd_data_o[2]_i_3/O
                         net (fo=1, routed)           0.580     6.967    u_rooth_0/u_if_as_0/csr_rd_data_o_reg[2]_0
    SLICE_X36Y84         LUT6 (Prop_lut6_I3_O)        0.105     7.072 f  u_rooth_0/u_if_as_0/csr_rd_data_o[2]_i_2/O
                         net (fo=4, routed)           0.703     7.775    u_rooth_0/u_if_as_0/ex_csr_rd_data[2]
    SLICE_X49Y75         LUT6 (Prop_lut6_I5_O)        0.105     7.880 f  u_rooth_0/u_if_as_0/extends_reg[2]_i_7/O
                         net (fo=1, routed)           0.835     8.715    u_rooth_0/u_if_ex_0/extends_reg_reg[2]
    SLICE_X57Y74         LUT6 (Prop_lut6_I0_O)        0.105     8.820 r  u_rooth_0/u_if_ex_0/extends_reg[2]_i_5/O
                         net (fo=107, routed)         0.807     9.627    u_rooth_0/u_if_ex_0/extends_reg[8]_i_17_n_0
    SLICE_X53Y73         LUT2 (Prop_lut2_I0_O)        0.105     9.732 r  u_rooth_0/u_if_ex_0/alu_res_o[3]_i_14/O
                         net (fo=1, routed)           0.000     9.732    u_rooth_0/u_if_ex_0/alu_res_o[3]_i_14_n_0
    SLICE_X53Y73         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.332    10.064 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           0.000    10.064    u_rooth_0/u_if_ex_0/alu_res_o_reg[3]_i_9_n_0
    SLICE_X53Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.162 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[5]_i_11/CO[3]
                         net (fo=1, routed)           0.008    10.170    u_rooth_0/u_if_ex_0/alu_res_o_reg[5]_i_11_n_0
    SLICE_X53Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.268 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    10.268    u_rooth_0/u_if_ex_0/alu_res_o_reg[11]_i_12_n_0
    SLICE_X53Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.366 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.366    u_rooth_0/u_if_ex_0/alu_res_o_reg[15]_i_13_n_0
    SLICE_X53Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.464 r  u_rooth_0/u_if_ex_0/alu_res_o_reg[19]_i_14/CO[3]
                         net (fo=1, routed)           0.000    10.464    u_rooth_0/u_if_ex_0/alu_res_o_reg[19]_i_14_n_0
    SLICE_X53Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    10.729 f  u_rooth_0/u_if_ex_0/alu_res_o_reg[23]_i_14/O[1]
                         net (fo=2, routed)           0.722    11.451    u_rooth_0/u_pc_reg_0/flow_flag[1]_i_14_0[17]
    SLICE_X52Y75         LUT4 (Prop_lut4_I2_O)        0.250    11.701 f  u_rooth_0/u_pc_reg_0/flow_flag[1]_i_17/O
                         net (fo=1, routed)           0.352    12.052    u_rooth_0/u_pc_reg_0/flow_flag[1]_i_17_n_0
    SLICE_X52Y78         LUT5 (Prop_lut5_I4_O)        0.105    12.157 f  u_rooth_0/u_pc_reg_0/flow_flag[1]_i_16/O
                         net (fo=1, routed)           0.120    12.277    u_rooth_0/u_pc_reg_0/flow_flag[1]_i_16_n_0
    SLICE_X52Y78         LUT6 (Prop_lut6_I5_O)        0.105    12.382 f  u_rooth_0/u_pc_reg_0/flow_flag[1]_i_14/O
                         net (fo=1, routed)           0.350    12.732    u_rooth_0/u_if_ex_0/flow_flag[1]_i_8_0
    SLICE_X52Y75         LUT6 (Prop_lut6_I5_O)        0.105    12.837 f  u_rooth_0/u_if_ex_0/flow_flag[1]_i_12/O
                         net (fo=1, routed)           0.253    13.091    u_rooth_0/u_if_ex_0/flow_flag[1]_i_12_n_0
    SLICE_X52Y74         LUT6 (Prop_lut6_I5_O)        0.105    13.196 r  u_rooth_0/u_if_ex_0/flow_flag[1]_i_8/O
                         net (fo=1, routed)           0.512    13.708    u_rooth_0/u_if_ex_0/ex_zero
    SLICE_X44Y71         LUT6 (Prop_lut6_I3_O)        0.105    13.813 f  u_rooth_0/u_if_ex_0/flow_flag[1]_i_2/O
                         net (fo=4, routed)           0.351    14.163    u_rooth_0/u_if_ex_0/flow_flag[1]_i_2_n_0
    SLICE_X40Y71         LUT6 (Prop_lut6_I2_O)        0.105    14.268 r  u_rooth_0/u_if_ex_0/inst_o[31]_i_3/O
                         net (fo=141, routed)         0.296    14.564    u_rooth_0/u_if_ex_0/flow_ex[0]
    SLICE_X40Y71         LUT6 (Prop_lut6_I3_O)        0.105    14.669 r  u_rooth_0/u_if_ex_0/inst_o[31]_i_1__0/O
                         net (fo=140, routed)         0.937    15.606    u_rooth_0/u_if_ex_0/inst_o[31]_i_1__0_n_0
    SLICE_X39Y81         FDRE                                         r  u_rooth_0/u_if_ex_0/inst_o_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3310, routed)        1.228    18.394    u_rooth_0/u_if_ex_0/clk_out1
    SLICE_X39Y81         FDRE                                         r  u_rooth_0/u_if_ex_0/inst_o_reg[31]/C
                         clock pessimism             -0.461    17.933    
                         clock uncertainty           -0.062    17.871    
    SLICE_X39Y81         FDRE (Setup_fdre_C_CE)      -0.168    17.703    u_rooth_0/u_if_ex_0/inst_o_reg[31]
  -------------------------------------------------------------------
                         required time                         17.703    
                         arrival time                         -15.606    
  -------------------------------------------------------------------
                         slack                                  2.097    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/dm_mem_wdata_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_spi_O/spi_ctrl_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.226ns (49.830%)  route 0.228ns (50.170%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.372ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3310, routed)        0.549    -0.607    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X52Y62         FDCE                                         r  u_jtag_top/u_jtag_dm/dm_mem_wdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y62         FDCE (Prop_fdce_C_Q)         0.128    -0.479 r  u_jtag_top/u_jtag_dm/dm_mem_wdata_reg[9]/Q
                         net (fo=8, routed)           0.228    -0.251    u_rooth_0/u_if_as_0/mem_wdata_o[9]
    SLICE_X45Y61         LUT4 (Prop_lut4_I2_O)        0.098    -0.153 r  u_rooth_0/u_if_as_0/spi_ctrl[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.153    u_spi_O/spi_ctrl_reg[31]_1[8]
    SLICE_X45Y61         FDRE                                         r  u_spi_O/spi_ctrl_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3310, routed)        0.822    -0.372    u_spi_O/clk_out1
    SLICE_X45Y61         FDRE                                         r  u_spi_O/spi_ctrl_reg[9]/C
                         clock pessimism              0.034    -0.338    
    SLICE_X45Y61         FDRE (Hold_fdre_C_D)         0.092    -0.246    u_spi_O/spi_ctrl_reg[9]
  -------------------------------------------------------------------
                         required time                          0.246    
                         arrival time                          -0.153    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/dmcontrol_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/read_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.679%)  route 0.053ns (22.321%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.355ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3310, routed)        0.572    -0.584    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X55Y65         FDCE                                         r  u_jtag_top/u_jtag_dm/dmcontrol_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y65         FDCE (Prop_fdce_C_Q)         0.141    -0.443 r  u_jtag_top/u_jtag_dm/dmcontrol_reg[4]/Q
                         net (fo=1, routed)           0.053    -0.389    u_jtag_top/u_jtag_dm/rx/read_data_reg[31][4]
    SLICE_X54Y65         LUT6 (Prop_lut6_I1_O)        0.045    -0.344 r  u_jtag_top/u_jtag_dm/rx/read_data[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.344    u_jtag_top/u_jtag_dm/rx_n_47
    SLICE_X54Y65         FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3310, routed)        0.839    -0.355    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X54Y65         FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[4]/C
                         clock pessimism             -0.215    -0.571    
    SLICE_X54Y65         FDCE (Hold_fdce_C_D)         0.121    -0.450    u_jtag_top/u_jtag_dm/read_data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 gpio_0/gpio_ctrl_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            gpio_0/gpio_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.186ns (40.142%)  route 0.277ns (59.858%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.379ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3310, routed)        0.552    -0.604    gpio_0/clk_out1
    SLICE_X47Y63         FDRE                                         r  gpio_0/gpio_ctrl_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  gpio_0/gpio_ctrl_reg[13]/Q
                         net (fo=3, routed)           0.277    -0.185    u_rooth_0/u_if_as_0/gpio_data_reg[15][13]
    SLICE_X52Y63         LUT6 (Prop_lut6_I3_O)        0.045    -0.140 r  u_rooth_0/u_if_as_0/gpio_data[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.140    gpio_0/gpio_data_reg[6]_0
    SLICE_X52Y63         FDRE                                         r  gpio_0/gpio_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3310, routed)        0.815    -0.379    gpio_0/clk_out1
    SLICE_X52Y63         FDRE                                         r  gpio_0/gpio_data_reg[6]/C
                         clock pessimism              0.034    -0.345    
    SLICE_X52Y63         FDRE (Hold_fdre_C_D)         0.092    -0.253    gpio_0/gpio_data_reg[6]
  -------------------------------------------------------------------
                         required time                          0.253    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 u_rooth_0/u_csr_reg_0/mstatus_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rooth_0/u_clint_0/data_o_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.891%)  route 0.066ns (26.109%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.356ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3310, routed)        0.569    -0.587    u_rooth_0/u_csr_reg_0/clk_out1
    SLICE_X27Y85         FDCE                                         r  u_rooth_0/u_csr_reg_0/mstatus_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y85         FDCE (Prop_fdce_C_Q)         0.141    -0.446 r  u_rooth_0/u_csr_reg_0/mstatus_reg[4]/Q
                         net (fo=2, routed)           0.066    -0.380    u_rooth_0/u_clint_0/data_o_reg[31]_0[3]
    SLICE_X26Y85         LUT6 (Prop_lut6_I1_O)        0.045    -0.335 r  u_rooth_0/u_clint_0/data_o[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.335    u_rooth_0/u_clint_0/data_o[4]_i_1_n_0
    SLICE_X26Y85         FDCE                                         r  u_rooth_0/u_clint_0/data_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3310, routed)        0.838    -0.356    u_rooth_0/u_clint_0/clk_out1
    SLICE_X26Y85         FDCE                                         r  u_rooth_0/u_clint_0/data_o_reg[4]/C
                         clock pessimism             -0.217    -0.574    
    SLICE_X26Y85         FDCE (Hold_fdce_C_D)         0.120    -0.454    u_rooth_0/u_clint_0/data_o_reg[4]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 u_sd_boot_top/u_sd_boot_ctrl/sec_num_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_boot_ctrl/sec_num_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.231ns (46.012%)  route 0.271ns (53.988%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.369ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3310, routed)        0.563    -0.593    u_sd_boot_top/u_sd_boot_ctrl/clk_out1
    SLICE_X44Y49         FDRE                                         r  u_sd_boot_top/u_sd_boot_ctrl/sec_num_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.452 f  u_sd_boot_top/u_sd_boot_ctrl/sec_num_cnt_reg[4]/Q
                         net (fo=3, routed)           0.073    -0.379    u_sd_boot_top/u_sd_boot_ctrl/sec_num_cnt_reg_n_0_[4]
    SLICE_X45Y49         LUT6 (Prop_lut6_I0_O)        0.045    -0.334 r  u_sd_boot_top/u_sd_boot_ctrl/sec_num_cnt[7]_i_4/O
                         net (fo=3, routed)           0.198    -0.136    u_sd_boot_top/u_sd_boot_ctrl/sec_num_cnt[7]_i_4_n_0
    SLICE_X46Y51         LUT6 (Prop_lut6_I0_O)        0.045    -0.091 r  u_sd_boot_top/u_sd_boot_ctrl/sec_num_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.091    u_sd_boot_top/u_sd_boot_ctrl/sec_num_cnt[8]_i_1_n_0
    SLICE_X46Y51         FDRE                                         r  u_sd_boot_top/u_sd_boot_ctrl/sec_num_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3310, routed)        0.825    -0.369    u_sd_boot_top/u_sd_boot_ctrl/clk_out1
    SLICE_X46Y51         FDRE                                         r  u_sd_boot_top/u_sd_boot_ctrl/sec_num_cnt_reg[8]/C
                         clock pessimism              0.039    -0.330    
    SLICE_X46Y51         FDRE (Hold_fdre_C_D)         0.120    -0.210    u_sd_boot_top/u_sd_boot_ctrl/sec_num_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.210    
                         arrival time                          -0.091    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 u_rooth_0/u_csr_reg_0/mstatus_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_rooth_0/u_clint_0/data_o_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.186ns (73.509%)  route 0.067ns (26.491%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.374ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3310, routed)        0.554    -0.602    u_rooth_0/u_csr_reg_0/clk_out1
    SLICE_X35Y86         FDCE                                         r  u_rooth_0/u_csr_reg_0/mstatus_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y86         FDCE (Prop_fdce_C_Q)         0.141    -0.461 r  u_rooth_0/u_csr_reg_0/mstatus_reg[30]/Q
                         net (fo=2, routed)           0.067    -0.393    u_rooth_0/u_clint_0/data_o_reg[31]_0[29]
    SLICE_X34Y86         LUT6 (Prop_lut6_I1_O)        0.045    -0.348 r  u_rooth_0/u_clint_0/data_o[30]_i_1/O
                         net (fo=1, routed)           0.000    -0.348    u_rooth_0/u_clint_0/data_o[30]_i_1_n_0
    SLICE_X34Y86         FDCE                                         r  u_rooth_0/u_clint_0/data_o_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3310, routed)        0.820    -0.374    u_rooth_0/u_clint_0/clk_out1
    SLICE_X34Y86         FDCE                                         r  u_rooth_0/u_clint_0/data_o_reg[30]/C
                         clock pessimism             -0.214    -0.589    
    SLICE_X34Y86         FDCE (Hold_fdce_C_D)         0.120    -0.469    u_rooth_0/u_clint_0/data_o_reg[30]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.348    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 u_sd_boot_top/u_sd_boot_ctrl/sec_num_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_boot_ctrl/sec_num_cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.234ns (46.796%)  route 0.266ns (53.204%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.369ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3310, routed)        0.563    -0.593    u_sd_boot_top/u_sd_boot_ctrl/clk_out1
    SLICE_X44Y49         FDRE                                         r  u_sd_boot_top/u_sd_boot_ctrl/sec_num_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.452 f  u_sd_boot_top/u_sd_boot_ctrl/sec_num_cnt_reg[4]/Q
                         net (fo=3, routed)           0.073    -0.379    u_sd_boot_top/u_sd_boot_ctrl/sec_num_cnt_reg_n_0_[4]
    SLICE_X45Y49         LUT6 (Prop_lut6_I0_O)        0.045    -0.334 r  u_sd_boot_top/u_sd_boot_ctrl/sec_num_cnt[7]_i_4/O
                         net (fo=3, routed)           0.193    -0.141    u_sd_boot_top/u_sd_boot_ctrl/sec_num_cnt[7]_i_4_n_0
    SLICE_X47Y51         LUT4 (Prop_lut4_I2_O)        0.048    -0.093 r  u_sd_boot_top/u_sd_boot_ctrl/sec_num_cnt[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.093    u_sd_boot_top/u_sd_boot_ctrl/sec_num_cnt[7]_i_2_n_0
    SLICE_X47Y51         FDRE                                         r  u_sd_boot_top/u_sd_boot_ctrl/sec_num_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3310, routed)        0.825    -0.369    u_sd_boot_top/u_sd_boot_ctrl/clk_out1
    SLICE_X47Y51         FDRE                                         r  u_sd_boot_top/u_sd_boot_ctrl/sec_num_cnt_reg[7]/C
                         clock pessimism              0.039    -0.330    
    SLICE_X47Y51         FDRE (Hold_fdre_C_D)         0.107    -0.223    u_sd_boot_top/u_sd_boot_ctrl/sec_num_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.223    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/dmcontrol_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/read_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.186ns (70.071%)  route 0.079ns (29.929%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.357ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3310, routed)        0.569    -0.587    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X59Y69         FDCE                                         r  u_jtag_top/u_jtag_dm/dmcontrol_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y69         FDCE (Prop_fdce_C_Q)         0.141    -0.446 r  u_jtag_top/u_jtag_dm/dmcontrol_reg[3]/Q
                         net (fo=1, routed)           0.079    -0.366    u_jtag_top/u_jtag_dm/rx/read_data_reg[31][3]
    SLICE_X58Y69         LUT6 (Prop_lut6_I1_O)        0.045    -0.321 r  u_jtag_top/u_jtag_dm/rx/read_data[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.321    u_jtag_top/u_jtag_dm/rx_n_48
    SLICE_X58Y69         FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3310, routed)        0.837    -0.357    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X58Y69         FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[3]/C
                         clock pessimism             -0.216    -0.574    
    SLICE_X58Y69         FDCE (Hold_fdce_C_D)         0.121    -0.453    u_jtag_top/u_jtag_dm/read_data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 u_sd_boot_top/u_sd_boot_ctrl/sd_init_done_d0_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_boot_ctrl/sd_init_done_d1_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.141ns (31.321%)  route 0.309ns (68.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.242ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.370ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3310, routed)        0.577    -0.579    u_sd_boot_top/u_sd_boot_ctrl/clk_out1
    SLICE_X56Y56         FDCE                                         r  u_sd_boot_top/u_sd_boot_ctrl/sd_init_done_d0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y56         FDCE (Prop_fdce_C_Q)         0.141    -0.438 r  u_sd_boot_top/u_sd_boot_ctrl/sd_init_done_d0_reg/Q
                         net (fo=3, routed)           0.309    -0.128    u_sd_boot_top/u_sd_boot_ctrl/sd_init_done_d0
    SLICE_X48Y56         FDCE                                         r  u_sd_boot_top/u_sd_boot_ctrl/sd_init_done_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3310, routed)        0.824    -0.370    u_sd_boot_top/u_sd_boot_ctrl/clk_out1
    SLICE_X48Y56         FDCE                                         r  u_sd_boot_top/u_sd_boot_ctrl/sd_init_done_d1_reg/C
                         clock pessimism              0.034    -0.336    
    SLICE_X48Y56         FDCE (Hold_fdce_C_D)         0.076    -0.260    u_sd_boot_top/u_sd_boot_ctrl/sd_init_done_d1_reg
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.128    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 u_jtag_top/u_jtag_dm/dmcontrol_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_jtag_top/u_jtag_dm/read_data_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.270%)  route 0.086ns (31.730%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.355ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    0.215ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    -1.893 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    -1.181    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.155 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3310, routed)        0.572    -0.584    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X55Y65         FDCE                                         r  u_jtag_top/u_jtag_dm/dmcontrol_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y65         FDCE (Prop_fdce_C_Q)         0.141    -0.443 r  u_jtag_top/u_jtag_dm/dmcontrol_reg[12]/Q
                         net (fo=1, routed)           0.086    -0.356    u_jtag_top/u_jtag_dm/rx/read_data_reg[31][12]
    SLICE_X54Y65         LUT6 (Prop_lut6_I1_O)        0.045    -0.311 r  u_jtag_top/u_jtag_dm/rx/read_data[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.311    u_jtag_top/u_jtag_dm/rx_n_39
    SLICE_X54Y65         FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3310, routed)        0.839    -0.355    u_jtag_top/u_jtag_dm/clk_out1
    SLICE_X54Y65         FDCE                                         r  u_jtag_top/u_jtag_dm/read_data_reg[12]/C
                         clock pessimism             -0.215    -0.571    
    SLICE_X54Y65         FDCE (Hold_fdce_C_D)         0.120    -0.451    u_jtag_top/u_jtag_dm/read_data_reg[12]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.311    
  -------------------------------------------------------------------
                         slack                                  0.139    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_pll
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_pll_inst/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X3Y11    u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB36_X3Y11    u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB18_X2Y28    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB18_X2Y28    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X2Y9     u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB36_X2Y9     u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X2Y11    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB36_X2Y11    data_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         20.000      17.830     RAMB36_X2Y15    u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         20.000      17.830     RAMB36_X2Y15    u_sd_boot_top/u_sd_boot_ctrl/u_inst_mem_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y2  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y72    u_rooth_0/u_if_wb_0/csr_wr_adder_o_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X28Y72    u_rooth_0/u_if_wb_0/csr_wr_adder_o_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y78    u_rooth_0/u_if_wb_0/csr_wr_data_o_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y76    u_rooth_0/u_if_wb_0/csr_wr_data_o_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y76    u_rooth_0/u_if_wb_0/csr_wr_data_o_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y78    u_rooth_0/u_if_wb_0/csr_wr_data_o_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y78    u_rooth_0/u_if_wb_0/csr_wr_data_o_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y76    u_rooth_0/u_if_wb_0/csr_wr_en_o_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X32Y75    u_rooth_0/u_clint_0/cause_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X49Y78    u_rooth_0/u_if_wb_0/inst_o_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X31Y74    u_rooth_0/u_if_wb_0/csr_wr_adder_o_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X31Y74    u_rooth_0/u_if_wb_0/csr_wr_adder_o_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X29Y74    u_rooth_0/u_if_wb_0/csr_wr_adder_o_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X29Y74    u_rooth_0/u_if_wb_0/csr_wr_adder_o_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X32Y82    u_rooth_0/u_if_wb_0/csr_wr_data_o_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y81    u_rooth_0/u_if_wb_0/csr_wr_data_o_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X32Y82    u_rooth_0/u_if_wb_0/csr_wr_data_o_reg[20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X32Y82    u_rooth_0/u_if_wb_0/csr_wr_data_o_reg[21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X37Y83    u_rooth_0/u_if_wb_0/csr_wr_data_o_reg[22]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X43Y51    u_sd_boot_top/u_sd_boot_ctrl/wren_b_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_pll
  To Clock:  clk_out2_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack       17.470ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.135ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.470ns  (required time - arrival time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_pll rise@30.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        2.575ns  (logic 0.761ns (29.554%)  route 1.814ns (70.446%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.600ns = ( 28.400 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.001ns = ( 7.999 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.401ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126    12.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889     4.643 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881     6.524    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     6.609 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.390     7.999    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X46Y53         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y53         FDCE (Prop_fdce_C_Q)         0.433     8.432 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[6]/Q
                         net (fo=4, routed)           0.729     9.161    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[6]
    SLICE_X46Y53         LUT6 (Prop_lut6_I4_O)        0.105     9.266 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en_i_3/O
                         net (fo=1, routed)           0.220     9.486    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en_i_3_n_0
    SLICE_X46Y53         LUT4 (Prop_lut4_I3_O)        0.105     9.591 f  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en_i_2/O
                         net (fo=4, routed)           0.865    10.456    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en_i_2_n_0
    SLICE_X46Y53         LUT5 (Prop_lut5_I4_O)        0.118    10.574 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_cnt[8]_i_2/O
                         net (fo=1, routed)           0.000    10.574    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/p_0_in__0[8]
    SLICE_X46Y53         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     30.000    30.000 r  
    K17                                               0.000    30.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    30.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    31.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    32.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981    25.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711    27.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    27.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.234    28.400    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X46Y53         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[8]/C
                         clock pessimism             -0.401    27.999    
                         clock uncertainty           -0.062    27.937    
    SLICE_X46Y53         FDCE (Setup_fdce_C_D)        0.106    28.043    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         28.043    
                         arrival time                         -10.574    
  -------------------------------------------------------------------
                         slack                                 17.470    

Slack (MET) :             17.566ns  (required time - arrival time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_pll rise@30.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        2.417ns  (logic 0.748ns (30.948%)  route 1.669ns (69.052%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.600ns = ( 28.400 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.001ns = ( 7.999 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126    12.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889     4.643 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881     6.524    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     6.609 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.390     7.999    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X46Y53         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y53         FDCE (Prop_fdce_C_Q)         0.433     8.432 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[6]/Q
                         net (fo=4, routed)           0.729     9.161    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[6]
    SLICE_X46Y53         LUT6 (Prop_lut6_I4_O)        0.105     9.266 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en_i_3/O
                         net (fo=1, routed)           0.220     9.486    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en_i_3_n_0
    SLICE_X46Y53         LUT4 (Prop_lut4_I3_O)        0.105     9.591 f  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en_i_2/O
                         net (fo=4, routed)           0.720    10.311    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en_i_2_n_0
    SLICE_X46Y54         LUT3 (Prop_lut3_I2_O)        0.105    10.416 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000    10.416    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/p_0_in__0[1]
    SLICE_X46Y54         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     30.000    30.000 r  
    K17                                               0.000    30.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    30.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    31.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    32.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981    25.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711    27.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    27.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.234    28.400    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X46Y54         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[1]/C
                         clock pessimism             -0.429    27.971    
                         clock uncertainty           -0.062    27.909    
    SLICE_X46Y54         FDCE (Setup_fdce_C_D)        0.072    27.981    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         27.981    
                         arrival time                         -10.416    
  -------------------------------------------------------------------
                         slack                                 17.566    

Slack (MET) :             17.643ns  (required time - arrival time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_pll rise@30.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        2.072ns  (logic 0.484ns (23.361%)  route 1.588ns (76.639%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 28.401 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.004ns = ( 7.996 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.461ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126    12.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889     4.643 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881     6.524    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     6.609 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.387     7.996    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X49Y53         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y53         FDCE (Prop_fdce_C_Q)         0.379     8.375 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg/Q
                         net (fo=25, routed)          0.757     9.132    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg_n_0
    SLICE_X44Y52         LUT3 (Prop_lut3_I0_O)        0.105     9.237 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[15]_i_1/O
                         net (fo=16, routed)          0.831    10.068    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/p_0_in
    SLICE_X40Y50         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     30.000    30.000 r  
    K17                                               0.000    30.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    30.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    31.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    32.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981    25.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711    27.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    27.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.235    28.401    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X40Y50         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[10]/C
                         clock pessimism             -0.461    27.940    
                         clock uncertainty           -0.062    27.878    
    SLICE_X40Y50         FDCE (Setup_fdce_C_CE)      -0.168    27.710    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[10]
  -------------------------------------------------------------------
                         required time                         27.710    
                         arrival time                         -10.068    
  -------------------------------------------------------------------
                         slack                                 17.643    

Slack (MET) :             17.643ns  (required time - arrival time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_pll rise@30.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        2.072ns  (logic 0.484ns (23.361%)  route 1.588ns (76.639%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 28.401 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.004ns = ( 7.996 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.461ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126    12.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889     4.643 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881     6.524    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     6.609 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.387     7.996    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X49Y53         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y53         FDCE (Prop_fdce_C_Q)         0.379     8.375 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg/Q
                         net (fo=25, routed)          0.757     9.132    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg_n_0
    SLICE_X44Y52         LUT3 (Prop_lut3_I0_O)        0.105     9.237 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[15]_i_1/O
                         net (fo=16, routed)          0.831    10.068    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/p_0_in
    SLICE_X40Y50         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     30.000    30.000 r  
    K17                                               0.000    30.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    30.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    31.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    32.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981    25.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711    27.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    27.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.235    28.401    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X40Y50         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[11]/C
                         clock pessimism             -0.461    27.940    
                         clock uncertainty           -0.062    27.878    
    SLICE_X40Y50         FDCE (Setup_fdce_C_CE)      -0.168    27.710    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[11]
  -------------------------------------------------------------------
                         required time                         27.710    
                         arrival time                         -10.068    
  -------------------------------------------------------------------
                         slack                                 17.643    

Slack (MET) :             17.643ns  (required time - arrival time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_pll rise@30.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        2.072ns  (logic 0.484ns (23.361%)  route 1.588ns (76.639%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 28.401 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.004ns = ( 7.996 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.461ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126    12.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889     4.643 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881     6.524    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     6.609 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.387     7.996    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X49Y53         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y53         FDCE (Prop_fdce_C_Q)         0.379     8.375 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg/Q
                         net (fo=25, routed)          0.757     9.132    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg_n_0
    SLICE_X44Y52         LUT3 (Prop_lut3_I0_O)        0.105     9.237 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[15]_i_1/O
                         net (fo=16, routed)          0.831    10.068    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/p_0_in
    SLICE_X40Y50         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     30.000    30.000 r  
    K17                                               0.000    30.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    30.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    31.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    32.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981    25.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711    27.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    27.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.235    28.401    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X40Y50         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[12]/C
                         clock pessimism             -0.461    27.940    
                         clock uncertainty           -0.062    27.878    
    SLICE_X40Y50         FDCE (Setup_fdce_C_CE)      -0.168    27.710    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[12]
  -------------------------------------------------------------------
                         required time                         27.710    
                         arrival time                         -10.068    
  -------------------------------------------------------------------
                         slack                                 17.643    

Slack (MET) :             17.643ns  (required time - arrival time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_pll rise@30.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        2.072ns  (logic 0.484ns (23.361%)  route 1.588ns (76.639%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 28.401 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.004ns = ( 7.996 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.461ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126    12.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889     4.643 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881     6.524    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     6.609 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.387     7.996    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X49Y53         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y53         FDCE (Prop_fdce_C_Q)         0.379     8.375 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg/Q
                         net (fo=25, routed)          0.757     9.132    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg_n_0
    SLICE_X44Y52         LUT3 (Prop_lut3_I0_O)        0.105     9.237 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[15]_i_1/O
                         net (fo=16, routed)          0.831    10.068    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/p_0_in
    SLICE_X40Y50         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     30.000    30.000 r  
    K17                                               0.000    30.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    30.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    31.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    32.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981    25.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711    27.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    27.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.235    28.401    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X40Y50         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[13]/C
                         clock pessimism             -0.461    27.940    
                         clock uncertainty           -0.062    27.878    
    SLICE_X40Y50         FDCE (Setup_fdce_C_CE)      -0.168    27.710    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[13]
  -------------------------------------------------------------------
                         required time                         27.710    
                         arrival time                         -10.068    
  -------------------------------------------------------------------
                         slack                                 17.643    

Slack (MET) :             17.643ns  (required time - arrival time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_pll rise@30.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        2.072ns  (logic 0.484ns (23.361%)  route 1.588ns (76.639%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 28.401 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.004ns = ( 7.996 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.461ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126    12.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889     4.643 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881     6.524    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     6.609 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.387     7.996    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X49Y53         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y53         FDCE (Prop_fdce_C_Q)         0.379     8.375 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg/Q
                         net (fo=25, routed)          0.757     9.132    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg_n_0
    SLICE_X44Y52         LUT3 (Prop_lut3_I0_O)        0.105     9.237 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[15]_i_1/O
                         net (fo=16, routed)          0.831    10.068    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/p_0_in
    SLICE_X40Y50         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     30.000    30.000 r  
    K17                                               0.000    30.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    30.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    31.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    32.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981    25.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711    27.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    27.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.235    28.401    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X40Y50         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[14]/C
                         clock pessimism             -0.461    27.940    
                         clock uncertainty           -0.062    27.878    
    SLICE_X40Y50         FDCE (Setup_fdce_C_CE)      -0.168    27.710    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[14]
  -------------------------------------------------------------------
                         required time                         27.710    
                         arrival time                         -10.068    
  -------------------------------------------------------------------
                         slack                                 17.643    

Slack (MET) :             17.643ns  (required time - arrival time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_pll rise@30.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        2.072ns  (logic 0.484ns (23.361%)  route 1.588ns (76.639%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 28.401 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.004ns = ( 7.996 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.461ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126    12.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889     4.643 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881     6.524    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     6.609 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.387     7.996    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X49Y53         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y53         FDCE (Prop_fdce_C_Q)         0.379     8.375 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg/Q
                         net (fo=25, routed)          0.757     9.132    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg_n_0
    SLICE_X44Y52         LUT3 (Prop_lut3_I0_O)        0.105     9.237 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[15]_i_1/O
                         net (fo=16, routed)          0.831    10.068    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/p_0_in
    SLICE_X40Y50         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     30.000    30.000 r  
    K17                                               0.000    30.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    30.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    31.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    32.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981    25.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711    27.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    27.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.235    28.401    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X40Y50         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[15]/C
                         clock pessimism             -0.461    27.940    
                         clock uncertainty           -0.062    27.878    
    SLICE_X40Y50         FDCE (Setup_fdce_C_CE)      -0.168    27.710    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[15]
  -------------------------------------------------------------------
                         required time                         27.710    
                         arrival time                         -10.068    
  -------------------------------------------------------------------
                         slack                                 17.643    

Slack (MET) :             17.643ns  (required time - arrival time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_pll rise@30.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        2.072ns  (logic 0.484ns (23.361%)  route 1.588ns (76.639%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 28.401 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.004ns = ( 7.996 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.461ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126    12.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889     4.643 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881     6.524    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     6.609 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.387     7.996    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X49Y53         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y53         FDCE (Prop_fdce_C_Q)         0.379     8.375 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg/Q
                         net (fo=25, routed)          0.757     9.132    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg_n_0
    SLICE_X44Y52         LUT3 (Prop_lut3_I0_O)        0.105     9.237 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[15]_i_1/O
                         net (fo=16, routed)          0.831    10.068    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/p_0_in
    SLICE_X40Y50         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     30.000    30.000 r  
    K17                                               0.000    30.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    30.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    31.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    32.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981    25.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711    27.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    27.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.235    28.401    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X40Y50         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[8]/C
                         clock pessimism             -0.461    27.940    
                         clock uncertainty           -0.062    27.878    
    SLICE_X40Y50         FDCE (Setup_fdce_C_CE)      -0.168    27.710    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[8]
  -------------------------------------------------------------------
                         required time                         27.710    
                         arrival time                         -10.068    
  -------------------------------------------------------------------
                         slack                                 17.643    

Slack (MET) :             17.643ns  (required time - arrival time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_clk_pll rise@30.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        2.072ns  (logic 0.484ns (23.361%)  route 1.588ns (76.639%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 28.401 - 30.000 ) 
    Source Clock Delay      (SCD):    -2.004ns = ( 7.996 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.461ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126    12.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889     4.643 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881     6.524    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     6.609 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.387     7.996    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X49Y53         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y53         FDCE (Prop_fdce_C_Q)         0.379     8.375 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg/Q
                         net (fo=25, routed)          0.757     9.132    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg_n_0
    SLICE_X44Y52         LUT3 (Prop_lut3_I0_O)        0.105     9.237 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[15]_i_1/O
                         net (fo=16, routed)          0.831    10.068    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/p_0_in
    SLICE_X40Y50         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     30.000    30.000 r  
    K17                                               0.000    30.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    30.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    31.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    32.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981    25.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711    27.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    27.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.235    28.401    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X40Y50         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[9]/C
                         clock pessimism             -0.461    27.940    
                         clock uncertainty           -0.062    27.878    
    SLICE_X40Y50         FDCE (Setup_fdce_C_CE)      -0.168    27.710    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[9]
  -------------------------------------------------------------------
                         required time                         27.710    
                         arrival time                         -10.068    
  -------------------------------------------------------------------
                         slack                                 17.643    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        0.269ns  (logic 0.186ns (69.244%)  route 0.083ns (30.756%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.347ns = ( 9.653 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.579ns = ( 9.421 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243    10.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576     8.107 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711     8.819    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     8.845 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.577     9.421    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X59Y56         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y56         FDCE (Prop_fdce_C_Q)         0.141     9.562 f  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_flag_reg/Q
                         net (fo=4, routed)           0.083     9.645    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_flag
    SLICE_X58Y56         LUT6 (Prop_lut6_I3_O)        0.045     9.690 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_bit_cnt[3]_i_1__0/O
                         net (fo=1, routed)           0.000     9.690    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/p_0_in__1[3]
    SLICE_X58Y56         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431    10.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903     8.009 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768     8.777    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     8.806 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.847     9.653    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X58Y56         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[3]/C
                         clock pessimism             -0.218     9.434    
    SLICE_X58Y56         FDCE (Hold_fdce_C_D)         0.121     9.555    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -9.555    
                         arrival time                           9.690    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_flag_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        0.290ns  (logic 0.209ns (72.122%)  route 0.081ns (27.878%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.347ns = ( 9.653 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.579ns = ( 9.421 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243    10.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576     8.107 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711     8.819    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     8.845 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.577     9.421    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X58Y56         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y56         FDCE (Prop_fdce_C_Q)         0.164     9.585 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[5]/Q
                         net (fo=4, routed)           0.081     9.666    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[5]
    SLICE_X59Y56         LUT6 (Prop_lut6_I2_O)        0.045     9.711 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_flag_i_1/O
                         net (fo=1, routed)           0.000     9.711    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_flag_i_1_n_0
    SLICE_X59Y56         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431    10.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903     8.009 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768     8.777    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     8.806 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.847     9.653    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X59Y56         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_flag_reg/C
                         clock pessimism             -0.218     9.434    
    SLICE_X59Y56         FDCE (Hold_fdce_C_D)         0.092     9.526    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_flag_reg
  -------------------------------------------------------------------
                         required time                         -9.526    
                         arrival time                           9.711    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_en_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.874%)  route 0.082ns (28.126%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.347ns = ( 9.653 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.579ns = ( 9.421 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243    10.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576     8.107 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711     8.819    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     8.845 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.577     9.421    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X58Y56         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y56         FDCE (Prop_fdce_C_Q)         0.164     9.585 f  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[5]/Q
                         net (fo=4, routed)           0.082     9.667    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[5]
    SLICE_X59Y56         LUT6 (Prop_lut6_I1_O)        0.045     9.712 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_en_i_1/O
                         net (fo=1, routed)           0.000     9.712    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_en_i_1_n_0
    SLICE_X59Y56         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431    10.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903     8.009 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768     8.777    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     8.806 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.847     9.653    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X59Y56         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_en_reg/C
                         clock pessimism             -0.218     9.434    
    SLICE_X59Y56         FDCE (Hold_fdce_C_D)         0.091     9.525    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_en_reg
  -------------------------------------------------------------------
                         required time                         -9.525    
                         arrival time                           9.712    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        0.305ns  (logic 0.227ns (74.548%)  route 0.078ns (25.452%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.370ns = ( 9.630 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.600ns = ( 9.400 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243    10.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576     8.107 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711     8.819    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     8.845 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.556     9.400    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X45Y53         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y53         FDCE (Prop_fdce_C_Q)         0.128     9.528 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[4]/Q
                         net (fo=4, routed)           0.078     9.606    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[4]
    SLICE_X45Y53         LUT6 (Prop_lut6_I5_O)        0.099     9.705 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     9.705    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/p_0_in__0[5]
    SLICE_X45Y53         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431    10.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903     8.009 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768     8.777    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     8.806 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.824     9.630    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X45Y53         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[5]/C
                         clock pessimism             -0.229     9.400    
    SLICE_X45Y53         FDCE (Hold_fdce_C_D)         0.092     9.492    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -9.492    
                         arrival time                           9.705    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        0.352ns  (logic 0.247ns (70.266%)  route 0.105ns (29.734%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.369ns = ( 9.631 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.599ns = ( 9.401 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243    10.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576     8.107 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711     8.819    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     8.845 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.557     9.401    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X42Y52         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y52         FDCE (Prop_fdce_C_Q)         0.148     9.549 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[3]/Q
                         net (fo=2, routed)           0.105     9.654    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[3]
    SLICE_X42Y52         LUT2 (Prop_lut2_I1_O)        0.099     9.753 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[4]_i_1/O
                         net (fo=1, routed)           0.000     9.753    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/p_0_in1_in[4]
    SLICE_X42Y52         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431    10.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903     8.009 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768     8.777    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     8.806 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.825     9.631    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X42Y52         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[4]/C
                         clock pessimism             -0.229     9.401    
    SLICE_X42Y52         FDCE (Hold_fdce_C_D)         0.121     9.522    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[4]
  -------------------------------------------------------------------
                         required time                         -9.522    
                         arrival time                           9.753    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        0.341ns  (logic 0.230ns (67.513%)  route 0.111ns (32.487%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.369ns = ( 9.631 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.599ns = ( 9.401 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243    10.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576     8.107 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711     8.819    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     8.845 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.557     9.401    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X40Y50         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDCE (Prop_fdce_C_Q)         0.128     9.529 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[14]/Q
                         net (fo=2, routed)           0.111     9.640    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[14]
    SLICE_X40Y50         LUT2 (Prop_lut2_I1_O)        0.102     9.742 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[15]_i_2/O
                         net (fo=1, routed)           0.000     9.742    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/p_0_in1_in[15]
    SLICE_X40Y50         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431    10.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903     8.009 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768     8.777    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     8.806 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.825     9.631    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X40Y50         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[15]/C
                         clock pessimism             -0.229     9.401    
    SLICE_X40Y50         FDCE (Hold_fdce_C_D)         0.107     9.508    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[15]
  -------------------------------------------------------------------
                         required time                         -9.508    
                         arrival time                           9.742    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.269%)  route 0.167ns (47.731%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.369ns = ( 9.631 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.599ns = ( 9.401 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243    10.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576     8.107 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711     8.819    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     8.845 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.557     9.401    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X41Y50         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDCE (Prop_fdce_C_Q)         0.141     9.542 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[6]/Q
                         net (fo=2, routed)           0.167     9.710    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[6]
    SLICE_X41Y50         LUT2 (Prop_lut2_I1_O)        0.042     9.752 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[7]_i_1/O
                         net (fo=1, routed)           0.000     9.752    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/p_0_in1_in[7]
    SLICE_X41Y50         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431    10.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903     8.009 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768     8.777    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     8.806 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.825     9.631    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X41Y50         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[7]/C
                         clock pessimism             -0.229     9.401    
    SLICE_X41Y50         FDCE (Hold_fdce_C_D)         0.107     9.508    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[7]
  -------------------------------------------------------------------
                         required time                         -9.508    
                         arrival time                           9.752    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        0.355ns  (logic 0.183ns (51.573%)  route 0.172ns (48.427%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.369ns = ( 9.631 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.599ns = ( 9.401 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243    10.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576     8.107 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711     8.819    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     8.845 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.557     9.401    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X40Y50         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDCE (Prop_fdce_C_Q)         0.141     9.542 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[8]/Q
                         net (fo=2, routed)           0.172     9.714    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[8]
    SLICE_X40Y50         LUT2 (Prop_lut2_I1_O)        0.042     9.756 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[9]_i_1/O
                         net (fo=1, routed)           0.000     9.756    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/p_0_in1_in[9]
    SLICE_X40Y50         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431    10.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903     8.009 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768     8.777    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     8.806 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.825     9.631    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X40Y50         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[9]/C
                         clock pessimism             -0.229     9.401    
    SLICE_X40Y50         FDCE (Hold_fdce_C_D)         0.107     9.508    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[9]
  -------------------------------------------------------------------
                         required time                         -9.508    
                         arrival time                           9.756    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_bit_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_en_t_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        0.355ns  (logic 0.227ns (63.953%)  route 0.128ns (36.047%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.370ns = ( 9.630 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.600ns = ( 9.400 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243    10.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576     8.107 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711     8.819    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     8.845 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.556     9.400    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X49Y52         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_bit_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y52         FDCE (Prop_fdce_C_Q)         0.128     9.528 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_bit_cnt_reg[1]/Q
                         net (fo=6, routed)           0.128     9.656    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_bit_cnt[1]
    SLICE_X49Y53         LUT6 (Prop_lut6_I1_O)        0.099     9.755 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_en_t_i_1/O
                         net (fo=1, routed)           0.000     9.755    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_en_t1_out
    SLICE_X49Y53         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_en_t_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431    10.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903     8.009 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768     8.777    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     8.806 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.824     9.630    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X49Y53         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_en_t_reg/C
                         clock pessimism             -0.214     9.415    
    SLICE_X49Y53         FDCE (Hold_fdce_C_D)         0.091     9.506    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_en_t_reg
  -------------------------------------------------------------------
                         required time                         -9.506    
                         arrival time                           9.755    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        0.381ns  (logic 0.207ns (54.326%)  route 0.174ns (45.673%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.369ns = ( 9.631 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.599ns = ( 9.401 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243    10.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576     8.107 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711     8.819    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     8.845 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.557     9.401    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X42Y52         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y52         FDCE (Prop_fdce_C_Q)         0.164     9.565 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[0]/Q
                         net (fo=2, routed)           0.174     9.740    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[0]
    SLICE_X42Y52         LUT2 (Prop_lut2_I1_O)        0.043     9.783 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[1]_i_1/O
                         net (fo=1, routed)           0.000     9.783    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/p_0_in1_in[1]
    SLICE_X42Y52         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431    10.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903     8.009 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768     8.777    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     8.806 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.825     9.631    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X42Y52         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[1]/C
                         clock pessimism             -0.229     9.401    
    SLICE_X42Y52         FDCE (Hold_fdce_C_D)         0.131     9.532    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[1]
  -------------------------------------------------------------------
                         required time                         -9.532    
                         arrival time                           9.783    
  -------------------------------------------------------------------
                         slack                                  0.250    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_pll
Waveform(ns):       { 10.000 20.000 }
Period(ns):         20.000
Sources:            { clk_pll_inst/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.592         20.000      18.408     BUFGCTRL_X0Y17  clk_pll_inst/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y2  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X58Y55    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X58Y56    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X58Y56    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[2]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X58Y56    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[3]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X58Y56    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[4]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X58Y56    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[5]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X59Y56    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_en_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X59Y56    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_flag_reg/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y2  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X46Y53    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X46Y54    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X46Y54    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X45Y53    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[3]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X45Y53    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[4]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X45Y53    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[5]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X46Y53    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[6]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X46Y53    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[7]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X46Y53    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[8]/C
Low Pulse Width   Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X42Y52    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X58Y55    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X58Y56    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X58Y56    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[2]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X58Y56    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[3]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X58Y56    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[4]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X58Y56    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_bit_cnt_reg[5]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X59Y56    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_en_reg/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X59Y56    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_flag_reg/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X46Y53    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X46Y54    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_cnt_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_pll
  To Clock:  clkfbout_clk_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_pll
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_pll_inst/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.592         20.000      18.408     BUFGCTRL_X0Y18  clk_pll_inst/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y2  clk_pll_inst/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y2  clk_pll_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y2  clk_pll_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X1Y2  clk_pll_inst/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_pll
  To Clock:  clk_out1_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        6.897ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        9.695ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.897ns  (required time - arrival time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        2.474ns  (logic 0.769ns (31.086%)  route 1.705ns (68.914%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 18.451 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.004ns = ( 7.996 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126    12.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889     4.643 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881     6.524    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     6.609 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.387     7.996    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X49Y53         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y53         FDCE (Prop_fdce_C_Q)         0.379     8.375 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en_reg/Q
                         net (fo=2, routed)           1.002     9.377    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en_reg_n_0
    SLICE_X56Y54         LUT4 (Prop_lut4_I0_O)        0.115     9.492 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[3]_i_3/O
                         net (fo=2, routed)           0.417     9.909    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[3]_i_3_n_0
    SLICE_X57Y54         LUT6 (Prop_lut6_I0_O)        0.275    10.184 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[3]_i_1/O
                         net (fo=4, routed)           0.286    10.470    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[3]_i_1_n_0
    SLICE_X57Y54         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3310, routed)        1.285    18.451    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X57Y54         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt_reg[0]/C
                         clock pessimism             -0.735    17.716    
                         clock uncertainty           -0.182    17.535    
    SLICE_X57Y54         FDCE (Setup_fdce_C_CE)      -0.168    17.367    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         17.367    
                         arrival time                         -10.470    
  -------------------------------------------------------------------
                         slack                                  6.897    

Slack (MET) :             6.897ns  (required time - arrival time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        2.474ns  (logic 0.769ns (31.086%)  route 1.705ns (68.914%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 18.451 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.004ns = ( 7.996 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126    12.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889     4.643 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881     6.524    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     6.609 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.387     7.996    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X49Y53         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y53         FDCE (Prop_fdce_C_Q)         0.379     8.375 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en_reg/Q
                         net (fo=2, routed)           1.002     9.377    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en_reg_n_0
    SLICE_X56Y54         LUT4 (Prop_lut4_I0_O)        0.115     9.492 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[3]_i_3/O
                         net (fo=2, routed)           0.417     9.909    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[3]_i_3_n_0
    SLICE_X57Y54         LUT6 (Prop_lut6_I0_O)        0.275    10.184 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[3]_i_1/O
                         net (fo=4, routed)           0.286    10.470    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[3]_i_1_n_0
    SLICE_X57Y54         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3310, routed)        1.285    18.451    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X57Y54         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt_reg[1]/C
                         clock pessimism             -0.735    17.716    
                         clock uncertainty           -0.182    17.535    
    SLICE_X57Y54         FDCE (Setup_fdce_C_CE)      -0.168    17.367    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         17.367    
                         arrival time                         -10.470    
  -------------------------------------------------------------------
                         slack                                  6.897    

Slack (MET) :             6.897ns  (required time - arrival time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        2.474ns  (logic 0.769ns (31.086%)  route 1.705ns (68.914%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 18.451 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.004ns = ( 7.996 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126    12.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889     4.643 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881     6.524    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     6.609 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.387     7.996    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X49Y53         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y53         FDCE (Prop_fdce_C_Q)         0.379     8.375 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en_reg/Q
                         net (fo=2, routed)           1.002     9.377    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en_reg_n_0
    SLICE_X56Y54         LUT4 (Prop_lut4_I0_O)        0.115     9.492 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[3]_i_3/O
                         net (fo=2, routed)           0.417     9.909    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[3]_i_3_n_0
    SLICE_X57Y54         LUT6 (Prop_lut6_I0_O)        0.275    10.184 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[3]_i_1/O
                         net (fo=4, routed)           0.286    10.470    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[3]_i_1_n_0
    SLICE_X57Y54         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3310, routed)        1.285    18.451    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X57Y54         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt_reg[2]/C
                         clock pessimism             -0.735    17.716    
                         clock uncertainty           -0.182    17.535    
    SLICE_X57Y54         FDCE (Setup_fdce_C_CE)      -0.168    17.367    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         17.367    
                         arrival time                         -10.470    
  -------------------------------------------------------------------
                         slack                                  6.897    

Slack (MET) :             6.897ns  (required time - arrival time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        2.474ns  (logic 0.769ns (31.086%)  route 1.705ns (68.914%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 18.451 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.004ns = ( 7.996 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126    12.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889     4.643 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881     6.524    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     6.609 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.387     7.996    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X49Y53         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y53         FDCE (Prop_fdce_C_Q)         0.379     8.375 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en_reg/Q
                         net (fo=2, routed)           1.002     9.377    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en_reg_n_0
    SLICE_X56Y54         LUT4 (Prop_lut4_I0_O)        0.115     9.492 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[3]_i_3/O
                         net (fo=2, routed)           0.417     9.909    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[3]_i_3_n_0
    SLICE_X57Y54         LUT6 (Prop_lut6_I0_O)        0.275    10.184 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[3]_i_1/O
                         net (fo=4, routed)           0.286    10.470    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[3]_i_1_n_0
    SLICE_X57Y54         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3310, routed)        1.285    18.451    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X57Y54         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt_reg[3]/C
                         clock pessimism             -0.735    17.716    
                         clock uncertainty           -0.182    17.535    
    SLICE_X57Y54         FDCE (Setup_fdce_C_CE)      -0.168    17.367    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         17.367    
                         arrival time                         -10.470    
  -------------------------------------------------------------------
                         slack                                  6.897    

Slack (MET) :             7.547ns  (required time - arrival time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/sd_cs_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        2.022ns  (logic 0.769ns (38.031%)  route 1.253ns (61.969%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 18.451 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.004ns = ( 7.996 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126    12.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889     4.643 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881     6.524    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     6.609 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.387     7.996    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X49Y53         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y53         FDCE (Prop_fdce_C_Q)         0.379     8.375 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en_reg/Q
                         net (fo=2, routed)           1.002     9.377    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_finish_en_reg_n_0
    SLICE_X56Y54         LUT4 (Prop_lut4_I0_O)        0.115     9.492 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[3]_i_3/O
                         net (fo=2, routed)           0.251     9.743    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_ctrl_cnt[3]_i_3_n_0
    SLICE_X56Y55         LUT6 (Prop_lut6_I0_O)        0.275    10.018 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/sd_cs_i_1/O
                         net (fo=1, routed)           0.000    10.018    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/sd_cs_i_1_n_0
    SLICE_X56Y55         FDPE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/sd_cs_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3310, routed)        1.285    18.451    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X56Y55         FDPE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/sd_cs_reg/C
                         clock pessimism             -0.735    17.716    
                         clock uncertainty           -0.182    17.535    
    SLICE_X56Y55         FDPE (Setup_fdpe_C_D)        0.030    17.565    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/sd_cs_reg
  -------------------------------------------------------------------
                         required time                         17.565    
                         arrival time                         -10.018    
  -------------------------------------------------------------------
                         slack                                  7.547    

Slack (MET) :             7.738ns  (required time - arrival time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/cmd_bit_cnt_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        1.578ns  (logic 0.484ns (30.672%)  route 1.094ns (69.328%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 18.449 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.951ns = ( 8.049 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126    12.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889     4.643 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881     6.524    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     6.609 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.440     8.049    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X59Y56         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y56         FDCE (Prop_fdce_C_Q)         0.379     8.428 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_en_reg/Q
                         net (fo=3, routed)           0.796     9.224    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_en_reg_n_0
    SLICE_X57Y54         LUT6 (Prop_lut6_I5_O)        0.105     9.329 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/cmd_bit_cnt[5]_i_1/O
                         net (fo=6, routed)           0.298     9.627    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/cmd_bit_cnt[5]_i_1_n_0
    SLICE_X55Y55         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/cmd_bit_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3310, routed)        1.283    18.449    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X55Y55         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/cmd_bit_cnt_reg[3]/C
                         clock pessimism             -0.735    17.714    
                         clock uncertainty           -0.182    17.533    
    SLICE_X55Y55         FDCE (Setup_fdce_C_CE)      -0.168    17.365    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/cmd_bit_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         17.365    
                         arrival time                          -9.627    
  -------------------------------------------------------------------
                         slack                                  7.738    

Slack (MET) :             7.738ns  (required time - arrival time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/cmd_bit_cnt_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        1.578ns  (logic 0.484ns (30.672%)  route 1.094ns (69.328%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 18.449 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.951ns = ( 8.049 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126    12.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889     4.643 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881     6.524    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     6.609 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.440     8.049    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X59Y56         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y56         FDCE (Prop_fdce_C_Q)         0.379     8.428 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_en_reg/Q
                         net (fo=3, routed)           0.796     9.224    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_en_reg_n_0
    SLICE_X57Y54         LUT6 (Prop_lut6_I5_O)        0.105     9.329 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/cmd_bit_cnt[5]_i_1/O
                         net (fo=6, routed)           0.298     9.627    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/cmd_bit_cnt[5]_i_1_n_0
    SLICE_X55Y55         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/cmd_bit_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3310, routed)        1.283    18.449    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X55Y55         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/cmd_bit_cnt_reg[4]/C
                         clock pessimism             -0.735    17.714    
                         clock uncertainty           -0.182    17.533    
    SLICE_X55Y55         FDCE (Setup_fdce_C_CE)      -0.168    17.365    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/cmd_bit_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         17.365    
                         arrival time                          -9.627    
  -------------------------------------------------------------------
                         slack                                  7.738    

Slack (MET) :             7.752ns  (required time - arrival time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/cmd_bit_cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        1.564ns  (logic 0.484ns (30.950%)  route 1.080ns (69.050%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 18.449 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.951ns = ( 8.049 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126    12.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889     4.643 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881     6.524    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     6.609 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.440     8.049    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X59Y56         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y56         FDCE (Prop_fdce_C_Q)         0.379     8.428 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_en_reg/Q
                         net (fo=3, routed)           0.796     9.224    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_en_reg_n_0
    SLICE_X57Y54         LUT6 (Prop_lut6_I5_O)        0.105     9.329 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/cmd_bit_cnt[5]_i_1/O
                         net (fo=6, routed)           0.283     9.613    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/cmd_bit_cnt[5]_i_1_n_0
    SLICE_X55Y54         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/cmd_bit_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3310, routed)        1.283    18.449    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X55Y54         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/cmd_bit_cnt_reg[0]/C
                         clock pessimism             -0.735    17.714    
                         clock uncertainty           -0.182    17.533    
    SLICE_X55Y54         FDCE (Setup_fdce_C_CE)      -0.168    17.365    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/cmd_bit_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         17.365    
                         arrival time                          -9.613    
  -------------------------------------------------------------------
                         slack                                  7.752    

Slack (MET) :             7.752ns  (required time - arrival time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/cmd_bit_cnt_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        1.564ns  (logic 0.484ns (30.950%)  route 1.080ns (69.050%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 18.449 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.951ns = ( 8.049 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126    12.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889     4.643 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881     6.524    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     6.609 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.440     8.049    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X59Y56         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y56         FDCE (Prop_fdce_C_Q)         0.379     8.428 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_en_reg/Q
                         net (fo=3, routed)           0.796     9.224    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_en_reg_n_0
    SLICE_X57Y54         LUT6 (Prop_lut6_I5_O)        0.105     9.329 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/cmd_bit_cnt[5]_i_1/O
                         net (fo=6, routed)           0.283     9.613    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/cmd_bit_cnt[5]_i_1_n_0
    SLICE_X55Y54         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/cmd_bit_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3310, routed)        1.283    18.449    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X55Y54         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/cmd_bit_cnt_reg[1]/C
                         clock pessimism             -0.735    17.714    
                         clock uncertainty           -0.182    17.533    
    SLICE_X55Y54         FDCE (Setup_fdce_C_CE)      -0.168    17.365    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/cmd_bit_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         17.365    
                         arrival time                          -9.613    
  -------------------------------------------------------------------
                         slack                                  7.752    

Slack (MET) :             7.752ns  (required time - arrival time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_en_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/cmd_bit_cnt_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_pll rise@20.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        1.564ns  (logic 0.484ns (30.950%)  route 1.080ns (69.050%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 18.449 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.951ns = ( 8.049 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126    12.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.889     4.643 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.881     6.524    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     6.609 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.440     8.049    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X59Y56         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y56         FDCE (Prop_fdce_C_Q)         0.379     8.428 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_en_reg/Q
                         net (fo=3, routed)           0.796     9.224    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/res_en_reg_n_0
    SLICE_X57Y54         LUT6 (Prop_lut6_I5_O)        0.105     9.329 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/cmd_bit_cnt[5]_i_1/O
                         net (fo=6, routed)           0.283     9.613    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/cmd_bit_cnt[5]_i_1_n_0
    SLICE_X55Y54         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/cmd_bit_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    21.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    22.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.981    15.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.711    17.089    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    17.166 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3310, routed)        1.283    18.449    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X55Y54         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/cmd_bit_cnt_reg[2]/C
                         clock pessimism             -0.735    17.714    
                         clock uncertainty           -0.182    17.533    
    SLICE_X55Y54         FDCE (Setup_fdce_C_CE)      -0.168    17.365    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/cmd_bit_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         17.365    
                         arrival time                          -9.613    
  -------------------------------------------------------------------
                         slack                                  7.752    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.695ns  (arrival time - required time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.250%)  route 0.129ns (47.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.369ns
    Source Clock Delay      (SCD):    -0.599ns = ( 9.401 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243    10.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576     8.107 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711     8.819    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     8.845 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.557     9.401    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X40Y50         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDCE (Prop_fdce_C_Q)         0.141     9.542 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[11]/Q
                         net (fo=2, routed)           0.129     9.671    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[11]
    SLICE_X39Y50         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3310, routed)        0.825    -0.369    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X39Y50         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[11]/C
                         clock pessimism              0.099    -0.271    
                         clock uncertainty            0.182    -0.089    
    SLICE_X39Y50         FDCE (Hold_fdce_C_D)         0.066    -0.023    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[11]
  -------------------------------------------------------------------
                         required time                          0.023    
                         arrival time                           9.671    
  -------------------------------------------------------------------
                         slack                                  9.695    

Slack (MET) :             9.701ns  (arrival time - required time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.541%)  route 0.121ns (42.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.369ns
    Source Clock Delay      (SCD):    -0.599ns = ( 9.401 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243    10.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576     8.107 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711     8.819    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     8.845 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.557     9.401    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X42Y52         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y52         FDCE (Prop_fdce_C_Q)         0.164     9.565 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[0]/Q
                         net (fo=2, routed)           0.121     9.687    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[0]
    SLICE_X42Y51         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3310, routed)        0.825    -0.369    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X42Y51         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[0]/C
                         clock pessimism              0.099    -0.271    
                         clock uncertainty            0.182    -0.089    
    SLICE_X42Y51         FDCE (Hold_fdce_C_D)         0.075    -0.014    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[0]
  -------------------------------------------------------------------
                         required time                          0.014    
                         arrival time                           9.687    
  -------------------------------------------------------------------
                         slack                                  9.701    

Slack (MET) :             9.707ns  (arrival time - required time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.491%)  route 0.156ns (52.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.364ns
    Source Clock Delay      (SCD):    -0.599ns = ( 9.401 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243    10.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576     8.107 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711     8.819    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     8.845 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.557     9.401    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X40Y50         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDCE (Prop_fdce_C_Q)         0.141     9.542 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[8]/Q
                         net (fo=2, routed)           0.156     9.698    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[8]
    SLICE_X40Y49         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3310, routed)        0.830    -0.364    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X40Y49         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[8]/C
                         clock pessimism              0.099    -0.266    
                         clock uncertainty            0.182    -0.084    
    SLICE_X40Y49         FDCE (Hold_fdce_C_D)         0.076    -0.008    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[8]
  -------------------------------------------------------------------
                         required time                          0.008    
                         arrival time                           9.698    
  -------------------------------------------------------------------
                         slack                                  9.707    

Slack (MET) :             9.714ns  (arrival time - required time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.366%)  route 0.122ns (42.634%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.369ns
    Source Clock Delay      (SCD):    -0.599ns = ( 9.401 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243    10.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576     8.107 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711     8.819    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     8.845 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.557     9.401    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X42Y52         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y52         FDCE (Prop_fdce_C_Q)         0.164     9.565 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[2]/Q
                         net (fo=2, routed)           0.122     9.687    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[2]
    SLICE_X42Y51         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3310, routed)        0.825    -0.369    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X42Y51         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[2]/C
                         clock pessimism              0.099    -0.271    
                         clock uncertainty            0.182    -0.089    
    SLICE_X42Y51         FDCE (Hold_fdce_C_D)         0.063    -0.026    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[2]
  -------------------------------------------------------------------
                         required time                          0.026    
                         arrival time                           9.687    
  -------------------------------------------------------------------
                         slack                                  9.714    

Slack (MET) :             9.732ns  (arrival time - required time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        0.264ns  (logic 0.148ns (56.005%)  route 0.116ns (43.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.369ns
    Source Clock Delay      (SCD):    -0.599ns = ( 9.401 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243    10.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576     8.107 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711     8.819    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     8.845 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.557     9.401    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X42Y52         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y52         FDCE (Prop_fdce_C_Q)         0.148     9.549 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[1]/Q
                         net (fo=2, routed)           0.116     9.666    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[1]
    SLICE_X42Y51         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3310, routed)        0.825    -0.369    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X42Y51         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[1]/C
                         clock pessimism              0.099    -0.271    
                         clock uncertainty            0.182    -0.089    
    SLICE_X42Y51         FDCE (Hold_fdce_C_D)         0.023    -0.066    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[1]
  -------------------------------------------------------------------
                         required time                          0.066    
                         arrival time                           9.666    
  -------------------------------------------------------------------
                         slack                                  9.732    

Slack (MET) :             9.738ns  (arrival time - required time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.083%)  route 0.186ns (56.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.364ns
    Source Clock Delay      (SCD):    -0.599ns = ( 9.401 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243    10.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576     8.107 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711     8.819    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     8.845 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.557     9.401    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X41Y50         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDCE (Prop_fdce_C_Q)         0.141     9.542 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[6]/Q
                         net (fo=2, routed)           0.186     9.729    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[6]
    SLICE_X40Y49         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3310, routed)        0.830    -0.364    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X40Y49         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[6]/C
                         clock pessimism              0.099    -0.266    
                         clock uncertainty            0.182    -0.084    
    SLICE_X40Y49         FDCE (Hold_fdce_C_D)         0.075    -0.009    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[6]
  -------------------------------------------------------------------
                         required time                          0.009    
                         arrival time                           9.729    
  -------------------------------------------------------------------
                         slack                                  9.738    

Slack (MET) :             9.752ns  (arrival time - required time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.534%)  route 0.191ns (57.466%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.369ns
    Source Clock Delay      (SCD):    -0.599ns = ( 9.401 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243    10.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576     8.107 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711     8.819    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     8.845 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.557     9.401    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X40Y50         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDCE (Prop_fdce_C_Q)         0.141     9.542 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[10]/Q
                         net (fo=2, routed)           0.191     9.733    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[10]
    SLICE_X39Y50         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3310, routed)        0.825    -0.369    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X39Y50         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[10]/C
                         clock pessimism              0.099    -0.271    
                         clock uncertainty            0.182    -0.089    
    SLICE_X39Y50         FDCE (Hold_fdce_C_D)         0.070    -0.019    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[10]
  -------------------------------------------------------------------
                         required time                          0.019    
                         arrival time                           9.733    
  -------------------------------------------------------------------
                         slack                                  9.752    

Slack (MET) :             9.753ns  (arrival time - required time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        0.271ns  (logic 0.148ns (54.537%)  route 0.123ns (45.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.369ns
    Source Clock Delay      (SCD):    -0.599ns = ( 9.401 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243    10.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576     8.107 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711     8.819    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     8.845 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.557     9.401    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X42Y52         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y52         FDCE (Prop_fdce_C_Q)         0.148     9.549 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[3]/Q
                         net (fo=2, routed)           0.123     9.673    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[3]
    SLICE_X42Y51         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3310, routed)        0.825    -0.369    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X42Y51         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[3]/C
                         clock pessimism              0.099    -0.271    
                         clock uncertainty            0.182    -0.089    
    SLICE_X42Y51         FDCE (Hold_fdce_C_D)         0.009    -0.080    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.080    
                         arrival time                           9.673    
  -------------------------------------------------------------------
                         slack                                  9.753    

Slack (MET) :             9.764ns  (arrival time - required time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.348%)  route 0.184ns (56.652%))
  Logic Levels:           0  
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.364ns
    Source Clock Delay      (SCD):    -0.599ns = ( 9.401 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243    10.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576     8.107 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711     8.819    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     8.845 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.557     9.401    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X40Y50         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDCE (Prop_fdce_C_Q)         0.141     9.542 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[13]/Q
                         net (fo=2, routed)           0.184     9.727    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[13]
    SLICE_X40Y49         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3310, routed)        0.830    -0.364    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X40Y49         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[13]/C
                         clock pessimism              0.099    -0.266    
                         clock uncertainty            0.182    -0.084    
    SLICE_X40Y49         FDCE (Hold_fdce_C_D)         0.047    -0.037    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[13]
  -------------------------------------------------------------------
                         required time                          0.037    
                         arrival time                           9.727    
  -------------------------------------------------------------------
                         slack                                  9.764    

Slack (MET) :             9.780ns  (arrival time - required time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out1_clk_pll rise@0.000ns - clk_out2_clk_pll rise@10.000ns)
  Data Path Delay:        0.287ns  (logic 0.128ns (44.675%)  route 0.159ns (55.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.364ns
    Source Clock Delay      (SCD):    -0.599ns = ( 9.401 - 10.000 ) 
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243    10.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    10.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.576     8.107 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.711     8.819    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     8.845 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.557     9.401    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X40Y50         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y50         FDCE (Prop_fdce_C_Q)         0.128     9.529 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[12]/Q
                         net (fo=2, routed)           0.159     9.688    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[12]
    SLICE_X40Y49         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.903    -1.991 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.768    -1.223    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.194 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3310, routed)        0.830    -0.364    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X40Y49         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[12]/C
                         clock pessimism              0.099    -0.266    
                         clock uncertainty            0.182    -0.084    
    SLICE_X40Y49         FDCE (Hold_fdce_C_D)        -0.008    -0.092    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_val_data_reg[12]
  -------------------------------------------------------------------
                         required time                          0.092    
                         arrival time                           9.688    
  -------------------------------------------------------------------
                         slack                                  9.780    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_pll
  To Clock:  clk_out2_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        7.230ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       10.057ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.230ns  (required time - arrival time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        2.036ns  (logic 0.484ns (23.768%)  route 1.552ns (76.232%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 8.401 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.950ns
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3310, routed)        1.441    -1.950    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X56Y53         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y53         FDCE (Prop_fdce_C_Q)         0.379    -1.571 f  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/Q
                         net (fo=3, routed)           0.722    -0.849    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag
    SLICE_X44Y52         LUT3 (Prop_lut3_I1_O)        0.105    -0.744 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[15]_i_1/O
                         net (fo=16, routed)          0.831     0.086    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/p_0_in
    SLICE_X40Y50         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    11.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    12.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981     5.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711     7.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.235     8.401    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X40Y50         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[10]/C
                         clock pessimism             -0.735     7.666    
                         clock uncertainty           -0.182     7.485    
    SLICE_X40Y50         FDCE (Setup_fdce_C_CE)      -0.168     7.317    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[10]
  -------------------------------------------------------------------
                         required time                          7.317    
                         arrival time                          -0.086    
  -------------------------------------------------------------------
                         slack                                  7.230    

Slack (MET) :             7.230ns  (required time - arrival time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        2.036ns  (logic 0.484ns (23.768%)  route 1.552ns (76.232%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 8.401 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.950ns
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3310, routed)        1.441    -1.950    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X56Y53         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y53         FDCE (Prop_fdce_C_Q)         0.379    -1.571 f  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/Q
                         net (fo=3, routed)           0.722    -0.849    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag
    SLICE_X44Y52         LUT3 (Prop_lut3_I1_O)        0.105    -0.744 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[15]_i_1/O
                         net (fo=16, routed)          0.831     0.086    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/p_0_in
    SLICE_X40Y50         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    11.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    12.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981     5.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711     7.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.235     8.401    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X40Y50         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[11]/C
                         clock pessimism             -0.735     7.666    
                         clock uncertainty           -0.182     7.485    
    SLICE_X40Y50         FDCE (Setup_fdce_C_CE)      -0.168     7.317    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[11]
  -------------------------------------------------------------------
                         required time                          7.317    
                         arrival time                          -0.086    
  -------------------------------------------------------------------
                         slack                                  7.230    

Slack (MET) :             7.230ns  (required time - arrival time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        2.036ns  (logic 0.484ns (23.768%)  route 1.552ns (76.232%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 8.401 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.950ns
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3310, routed)        1.441    -1.950    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X56Y53         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y53         FDCE (Prop_fdce_C_Q)         0.379    -1.571 f  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/Q
                         net (fo=3, routed)           0.722    -0.849    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag
    SLICE_X44Y52         LUT3 (Prop_lut3_I1_O)        0.105    -0.744 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[15]_i_1/O
                         net (fo=16, routed)          0.831     0.086    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/p_0_in
    SLICE_X40Y50         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    11.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    12.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981     5.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711     7.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.235     8.401    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X40Y50         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[12]/C
                         clock pessimism             -0.735     7.666    
                         clock uncertainty           -0.182     7.485    
    SLICE_X40Y50         FDCE (Setup_fdce_C_CE)      -0.168     7.317    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[12]
  -------------------------------------------------------------------
                         required time                          7.317    
                         arrival time                          -0.086    
  -------------------------------------------------------------------
                         slack                                  7.230    

Slack (MET) :             7.230ns  (required time - arrival time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        2.036ns  (logic 0.484ns (23.768%)  route 1.552ns (76.232%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 8.401 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.950ns
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3310, routed)        1.441    -1.950    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X56Y53         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y53         FDCE (Prop_fdce_C_Q)         0.379    -1.571 f  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/Q
                         net (fo=3, routed)           0.722    -0.849    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag
    SLICE_X44Y52         LUT3 (Prop_lut3_I1_O)        0.105    -0.744 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[15]_i_1/O
                         net (fo=16, routed)          0.831     0.086    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/p_0_in
    SLICE_X40Y50         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    11.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    12.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981     5.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711     7.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.235     8.401    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X40Y50         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[13]/C
                         clock pessimism             -0.735     7.666    
                         clock uncertainty           -0.182     7.485    
    SLICE_X40Y50         FDCE (Setup_fdce_C_CE)      -0.168     7.317    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[13]
  -------------------------------------------------------------------
                         required time                          7.317    
                         arrival time                          -0.086    
  -------------------------------------------------------------------
                         slack                                  7.230    

Slack (MET) :             7.230ns  (required time - arrival time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        2.036ns  (logic 0.484ns (23.768%)  route 1.552ns (76.232%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 8.401 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.950ns
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3310, routed)        1.441    -1.950    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X56Y53         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y53         FDCE (Prop_fdce_C_Q)         0.379    -1.571 f  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/Q
                         net (fo=3, routed)           0.722    -0.849    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag
    SLICE_X44Y52         LUT3 (Prop_lut3_I1_O)        0.105    -0.744 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[15]_i_1/O
                         net (fo=16, routed)          0.831     0.086    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/p_0_in
    SLICE_X40Y50         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    11.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    12.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981     5.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711     7.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.235     8.401    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X40Y50         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[14]/C
                         clock pessimism             -0.735     7.666    
                         clock uncertainty           -0.182     7.485    
    SLICE_X40Y50         FDCE (Setup_fdce_C_CE)      -0.168     7.317    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[14]
  -------------------------------------------------------------------
                         required time                          7.317    
                         arrival time                          -0.086    
  -------------------------------------------------------------------
                         slack                                  7.230    

Slack (MET) :             7.230ns  (required time - arrival time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        2.036ns  (logic 0.484ns (23.768%)  route 1.552ns (76.232%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 8.401 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.950ns
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3310, routed)        1.441    -1.950    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X56Y53         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y53         FDCE (Prop_fdce_C_Q)         0.379    -1.571 f  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/Q
                         net (fo=3, routed)           0.722    -0.849    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag
    SLICE_X44Y52         LUT3 (Prop_lut3_I1_O)        0.105    -0.744 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[15]_i_1/O
                         net (fo=16, routed)          0.831     0.086    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/p_0_in
    SLICE_X40Y50         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    11.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    12.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981     5.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711     7.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.235     8.401    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X40Y50         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[15]/C
                         clock pessimism             -0.735     7.666    
                         clock uncertainty           -0.182     7.485    
    SLICE_X40Y50         FDCE (Setup_fdce_C_CE)      -0.168     7.317    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[15]
  -------------------------------------------------------------------
                         required time                          7.317    
                         arrival time                          -0.086    
  -------------------------------------------------------------------
                         slack                                  7.230    

Slack (MET) :             7.230ns  (required time - arrival time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        2.036ns  (logic 0.484ns (23.768%)  route 1.552ns (76.232%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 8.401 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.950ns
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3310, routed)        1.441    -1.950    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X56Y53         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y53         FDCE (Prop_fdce_C_Q)         0.379    -1.571 f  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/Q
                         net (fo=3, routed)           0.722    -0.849    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag
    SLICE_X44Y52         LUT3 (Prop_lut3_I1_O)        0.105    -0.744 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[15]_i_1/O
                         net (fo=16, routed)          0.831     0.086    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/p_0_in
    SLICE_X40Y50         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    11.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    12.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981     5.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711     7.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.235     8.401    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X40Y50         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[8]/C
                         clock pessimism             -0.735     7.666    
                         clock uncertainty           -0.182     7.485    
    SLICE_X40Y50         FDCE (Setup_fdce_C_CE)      -0.168     7.317    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[8]
  -------------------------------------------------------------------
                         required time                          7.317    
                         arrival time                          -0.086    
  -------------------------------------------------------------------
                         slack                                  7.230    

Slack (MET) :             7.230ns  (required time - arrival time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        2.036ns  (logic 0.484ns (23.768%)  route 1.552ns (76.232%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 8.401 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.950ns
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3310, routed)        1.441    -1.950    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X56Y53         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y53         FDCE (Prop_fdce_C_Q)         0.379    -1.571 f  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/Q
                         net (fo=3, routed)           0.722    -0.849    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag
    SLICE_X44Y52         LUT3 (Prop_lut3_I1_O)        0.105    -0.744 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[15]_i_1/O
                         net (fo=16, routed)          0.831     0.086    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/p_0_in
    SLICE_X40Y50         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    11.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    12.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981     5.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711     7.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.235     8.401    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X40Y50         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[9]/C
                         clock pessimism             -0.735     7.666    
                         clock uncertainty           -0.182     7.485    
    SLICE_X40Y50         FDCE (Setup_fdce_C_CE)      -0.168     7.317    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[9]
  -------------------------------------------------------------------
                         required time                          7.317    
                         arrival time                          -0.086    
  -------------------------------------------------------------------
                         slack                                  7.230    

Slack (MET) :             7.373ns  (required time - arrival time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        1.894ns  (logic 0.484ns (25.558%)  route 1.410ns (74.442%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 8.401 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.950ns
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3310, routed)        1.441    -1.950    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X56Y53         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y53         FDCE (Prop_fdce_C_Q)         0.379    -1.571 f  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/Q
                         net (fo=3, routed)           0.722    -0.849    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag
    SLICE_X44Y52         LUT3 (Prop_lut3_I1_O)        0.105    -0.744 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[15]_i_1/O
                         net (fo=16, routed)          0.688    -0.056    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/p_0_in
    SLICE_X41Y50         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    11.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    12.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981     5.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711     7.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.235     8.401    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X41Y50         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[6]/C
                         clock pessimism             -0.735     7.666    
                         clock uncertainty           -0.182     7.485    
    SLICE_X41Y50         FDCE (Setup_fdce_C_CE)      -0.168     7.317    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[6]
  -------------------------------------------------------------------
                         required time                          7.317    
                         arrival time                           0.056    
  -------------------------------------------------------------------
                         slack                                  7.373    

Slack (MET) :             7.373ns  (required time - arrival time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out1_clk_pll rise@0.000ns)
  Data Path Delay:        1.894ns  (logic 0.484ns (25.558%)  route 1.410ns (74.442%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.384ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.599ns = ( 8.401 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.950ns
    Clock Pessimism Removal (CPR):    -0.735ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  refer_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.126     2.532    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.889    -5.357 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.881    -3.476    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085    -3.391 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3310, routed)        1.441    -1.950    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X56Y53         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y53         FDCE (Prop_fdce_C_Q)         0.379    -1.571 f  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/Q
                         net (fo=3, routed)           0.722    -0.849    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag
    SLICE_X44Y52         LUT3 (Prop_lut3_I1_O)        0.105    -0.744 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[15]_i_1/O
                         net (fo=16, routed)          0.688    -0.056    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/p_0_in
    SLICE_X41Y50         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.340    11.340 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    12.359    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.981     5.377 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.711     7.089    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     7.166 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          1.235     8.401    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X41Y50         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[7]/C
                         clock pessimism             -0.735     7.666    
                         clock uncertainty           -0.182     7.485    
    SLICE_X41Y50         FDCE (Setup_fdce_C_CE)      -0.168     7.317    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[7]
  -------------------------------------------------------------------
                         required time                          7.317    
                         arrival time                           0.056    
  -------------------------------------------------------------------
                         slack                                  7.373    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.057ns  (arrival time - required time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out1_clk_pll rise@20.000ns)
  Data Path Delay:        0.637ns  (logic 0.186ns (29.205%)  route 0.451ns (70.795%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.370ns = ( 9.630 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.579ns = ( 19.421 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243    20.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    18.107 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    18.819    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.845 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3310, routed)        0.577    19.421    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X56Y53         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y53         FDCE (Prop_fdce_C_Q)         0.141    19.562 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/Q
                         net (fo=3, routed)           0.451    20.013    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag
    SLICE_X49Y53         LUT5 (Prop_lut5_I1_O)        0.045    20.058 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_i_1/O
                         net (fo=1, routed)           0.000    20.058    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_i_1_n_0
    SLICE_X49Y53         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431    10.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903     8.009 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768     8.777    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     8.806 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.824     9.630    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X49Y53         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg/C
                         clock pessimism              0.099     9.728    
                         clock uncertainty            0.182     9.910    
    SLICE_X49Y53         FDCE (Hold_fdce_C_D)         0.092    10.002    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_flag_reg
  -------------------------------------------------------------------
                         required time                        -10.002    
                         arrival time                          20.058    
  -------------------------------------------------------------------
                         slack                                 10.057    

Slack (MET) :             10.314ns  (arrival time - required time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out1_clk_pll rise@20.000ns)
  Data Path Delay:        0.787ns  (logic 0.186ns (23.637%)  route 0.601ns (76.363%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.369ns = ( 9.631 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.579ns = ( 19.421 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243    20.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    18.107 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    18.819    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.845 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3310, routed)        0.577    19.421    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X56Y53         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y53         FDCE (Prop_fdce_C_Q)         0.141    19.562 f  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/Q
                         net (fo=3, routed)           0.403    19.965    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag
    SLICE_X44Y52         LUT3 (Prop_lut3_I1_O)        0.045    20.010 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[15]_i_1/O
                         net (fo=16, routed)          0.198    20.208    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/p_0_in
    SLICE_X42Y52         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431    10.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903     8.009 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768     8.777    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     8.806 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.825     9.631    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X42Y52         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[0]/C
                         clock pessimism              0.099     9.729    
                         clock uncertainty            0.182     9.911    
    SLICE_X42Y52         FDCE (Hold_fdce_C_CE)       -0.016     9.895    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[0]
  -------------------------------------------------------------------
                         required time                         -9.895    
                         arrival time                          20.208    
  -------------------------------------------------------------------
                         slack                                 10.314    

Slack (MET) :             10.314ns  (arrival time - required time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out1_clk_pll rise@20.000ns)
  Data Path Delay:        0.787ns  (logic 0.186ns (23.637%)  route 0.601ns (76.363%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.369ns = ( 9.631 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.579ns = ( 19.421 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243    20.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    18.107 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    18.819    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.845 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3310, routed)        0.577    19.421    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X56Y53         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y53         FDCE (Prop_fdce_C_Q)         0.141    19.562 f  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/Q
                         net (fo=3, routed)           0.403    19.965    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag
    SLICE_X44Y52         LUT3 (Prop_lut3_I1_O)        0.045    20.010 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[15]_i_1/O
                         net (fo=16, routed)          0.198    20.208    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/p_0_in
    SLICE_X42Y52         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431    10.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903     8.009 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768     8.777    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     8.806 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.825     9.631    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X42Y52         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[1]/C
                         clock pessimism              0.099     9.729    
                         clock uncertainty            0.182     9.911    
    SLICE_X42Y52         FDCE (Hold_fdce_C_CE)       -0.016     9.895    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[1]
  -------------------------------------------------------------------
                         required time                         -9.895    
                         arrival time                          20.208    
  -------------------------------------------------------------------
                         slack                                 10.314    

Slack (MET) :             10.314ns  (arrival time - required time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out1_clk_pll rise@20.000ns)
  Data Path Delay:        0.787ns  (logic 0.186ns (23.637%)  route 0.601ns (76.363%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.369ns = ( 9.631 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.579ns = ( 19.421 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243    20.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    18.107 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    18.819    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.845 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3310, routed)        0.577    19.421    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X56Y53         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y53         FDCE (Prop_fdce_C_Q)         0.141    19.562 f  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/Q
                         net (fo=3, routed)           0.403    19.965    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag
    SLICE_X44Y52         LUT3 (Prop_lut3_I1_O)        0.045    20.010 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[15]_i_1/O
                         net (fo=16, routed)          0.198    20.208    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/p_0_in
    SLICE_X42Y52         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431    10.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903     8.009 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768     8.777    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     8.806 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.825     9.631    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X42Y52         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[2]/C
                         clock pessimism              0.099     9.729    
                         clock uncertainty            0.182     9.911    
    SLICE_X42Y52         FDCE (Hold_fdce_C_CE)       -0.016     9.895    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[2]
  -------------------------------------------------------------------
                         required time                         -9.895    
                         arrival time                          20.208    
  -------------------------------------------------------------------
                         slack                                 10.314    

Slack (MET) :             10.314ns  (arrival time - required time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out1_clk_pll rise@20.000ns)
  Data Path Delay:        0.787ns  (logic 0.186ns (23.637%)  route 0.601ns (76.363%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.369ns = ( 9.631 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.579ns = ( 19.421 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243    20.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    18.107 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    18.819    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.845 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3310, routed)        0.577    19.421    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X56Y53         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y53         FDCE (Prop_fdce_C_Q)         0.141    19.562 f  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/Q
                         net (fo=3, routed)           0.403    19.965    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag
    SLICE_X44Y52         LUT3 (Prop_lut3_I1_O)        0.045    20.010 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[15]_i_1/O
                         net (fo=16, routed)          0.198    20.208    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/p_0_in
    SLICE_X42Y52         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431    10.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903     8.009 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768     8.777    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     8.806 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.825     9.631    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X42Y52         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[3]/C
                         clock pessimism              0.099     9.729    
                         clock uncertainty            0.182     9.911    
    SLICE_X42Y52         FDCE (Hold_fdce_C_CE)       -0.016     9.895    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[3]
  -------------------------------------------------------------------
                         required time                         -9.895    
                         arrival time                          20.208    
  -------------------------------------------------------------------
                         slack                                 10.314    

Slack (MET) :             10.314ns  (arrival time - required time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out1_clk_pll rise@20.000ns)
  Data Path Delay:        0.787ns  (logic 0.186ns (23.637%)  route 0.601ns (76.363%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.369ns = ( 9.631 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.579ns = ( 19.421 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243    20.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    18.107 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    18.819    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.845 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3310, routed)        0.577    19.421    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X56Y53         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y53         FDCE (Prop_fdce_C_Q)         0.141    19.562 f  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/Q
                         net (fo=3, routed)           0.403    19.965    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag
    SLICE_X44Y52         LUT3 (Prop_lut3_I1_O)        0.045    20.010 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[15]_i_1/O
                         net (fo=16, routed)          0.198    20.208    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/p_0_in
    SLICE_X42Y52         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431    10.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903     8.009 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768     8.777    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     8.806 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.825     9.631    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X42Y52         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[4]/C
                         clock pessimism              0.099     9.729    
                         clock uncertainty            0.182     9.911    
    SLICE_X42Y52         FDCE (Hold_fdce_C_CE)       -0.016     9.895    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[4]
  -------------------------------------------------------------------
                         required time                         -9.895    
                         arrival time                          20.208    
  -------------------------------------------------------------------
                         slack                                 10.314    

Slack (MET) :             10.314ns  (arrival time - required time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out1_clk_pll rise@20.000ns)
  Data Path Delay:        0.787ns  (logic 0.186ns (23.637%)  route 0.601ns (76.363%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.369ns = ( 9.631 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.579ns = ( 19.421 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243    20.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    18.107 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    18.819    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.845 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3310, routed)        0.577    19.421    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X56Y53         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y53         FDCE (Prop_fdce_C_Q)         0.141    19.562 f  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/Q
                         net (fo=3, routed)           0.403    19.965    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag
    SLICE_X44Y52         LUT3 (Prop_lut3_I1_O)        0.045    20.010 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[15]_i_1/O
                         net (fo=16, routed)          0.198    20.208    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/p_0_in
    SLICE_X42Y52         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431    10.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903     8.009 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768     8.777    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     8.806 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.825     9.631    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X42Y52         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[5]/C
                         clock pessimism              0.099     9.729    
                         clock uncertainty            0.182     9.911    
    SLICE_X42Y52         FDCE (Hold_fdce_C_CE)       -0.016     9.895    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[5]
  -------------------------------------------------------------------
                         required time                         -9.895    
                         arrival time                          20.208    
  -------------------------------------------------------------------
                         slack                                 10.314    

Slack (MET) :             10.438ns  (arrival time - required time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out1_clk_pll rise@20.000ns)
  Data Path Delay:        0.889ns  (logic 0.186ns (20.929%)  route 0.703ns (79.071%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.369ns = ( 9.631 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.579ns = ( 19.421 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243    20.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    18.107 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    18.819    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.845 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3310, routed)        0.577    19.421    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X56Y53         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y53         FDCE (Prop_fdce_C_Q)         0.141    19.562 f  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/Q
                         net (fo=3, routed)           0.403    19.965    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag
    SLICE_X44Y52         LUT3 (Prop_lut3_I1_O)        0.045    20.010 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[15]_i_1/O
                         net (fo=16, routed)          0.300    20.310    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/p_0_in
    SLICE_X41Y50         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431    10.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903     8.009 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768     8.777    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     8.806 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.825     9.631    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X41Y50         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[6]/C
                         clock pessimism              0.099     9.729    
                         clock uncertainty            0.182     9.911    
    SLICE_X41Y50         FDCE (Hold_fdce_C_CE)       -0.039     9.872    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[6]
  -------------------------------------------------------------------
                         required time                         -9.872    
                         arrival time                          20.310    
  -------------------------------------------------------------------
                         slack                                 10.438    

Slack (MET) :             10.438ns  (arrival time - required time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out1_clk_pll rise@20.000ns)
  Data Path Delay:        0.889ns  (logic 0.186ns (20.929%)  route 0.703ns (79.071%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.369ns = ( 9.631 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.579ns = ( 19.421 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243    20.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    18.107 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    18.819    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.845 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3310, routed)        0.577    19.421    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X56Y53         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y53         FDCE (Prop_fdce_C_Q)         0.141    19.562 f  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/Q
                         net (fo=3, routed)           0.403    19.965    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag
    SLICE_X44Y52         LUT3 (Prop_lut3_I1_O)        0.045    20.010 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[15]_i_1/O
                         net (fo=16, routed)          0.300    20.310    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/p_0_in
    SLICE_X41Y50         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431    10.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903     8.009 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768     8.777    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     8.806 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.825     9.631    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X41Y50         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[7]/C
                         clock pessimism              0.099     9.729    
                         clock uncertainty            0.182     9.911    
    SLICE_X41Y50         FDCE (Hold_fdce_C_CE)       -0.039     9.872    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[7]
  -------------------------------------------------------------------
                         required time                         -9.872    
                         arrival time                          20.310    
  -------------------------------------------------------------------
                         slack                                 10.438    

Slack (MET) :             10.497ns  (arrival time - required time)
  Source:                 u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_pll  {rise@10.000ns fall@20.000ns period=20.000ns})
  Path Group:             clk_out2_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -10.000ns  (clk_out2_clk_pll rise@10.000ns - clk_out1_clk_pll rise@20.000ns)
  Data Path Delay:        0.947ns  (logic 0.186ns (19.633%)  route 0.761ns (80.367%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.369ns = ( 9.631 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.579ns = ( 19.421 - 20.000 ) 
    Clock Pessimism Removal (CPR):    -0.099ns
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_pll rise edge)
                                                     20.000    20.000 r  
    K17                                               0.000    20.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    20.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243    20.243 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    20.683    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.576    18.107 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.711    18.819    clk_pll_inst/inst/clk_out1_clk_pll
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    18.845 r  clk_pll_inst/inst/clkout1_buf/O
                         net (fo=3310, routed)        0.577    19.421    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/clk_out1
    SLICE_X56Y53         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y53         FDCE (Prop_fdce_C_Q)         0.141    19.562 f  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag_reg/Q
                         net (fo=3, routed)           0.403    19.965    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rd_data_flag
    SLICE_X44Y52         LUT3 (Prop_lut3_I1_O)        0.045    20.010 r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t[15]_i_1/O
                         net (fo=16, routed)          0.359    20.369    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/p_0_in
    SLICE_X40Y50         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_pll rise edge)
                                                     10.000    10.000 r  
    K17                                               0.000    10.000 r  refer_clk (IN)
                         net (fo=0)                   0.000    10.000    clk_pll_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431    10.431 r  clk_pll_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481    10.912    clk_pll_inst/inst/clk_in1_clk_pll
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.903     8.009 r  clk_pll_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.768     8.777    clk_pll_inst/inst/clk_out2_clk_pll
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     8.806 r  clk_pll_inst/inst/clkout2_buf/O
                         net (fo=41, routed)          0.825     9.631    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/CLK
    SLICE_X40Y50         FDCE                                         r  u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[10]/C
                         clock pessimism              0.099     9.729    
                         clock uncertainty            0.182     9.911    
    SLICE_X40Y50         FDCE (Hold_fdce_C_CE)       -0.039     9.872    u_sd_boot_top/u_sd_ctrl_top/u_sd_read/rx_data_t_reg[10]
  -------------------------------------------------------------------
                         required time                         -9.872    
                         arrival time                          20.369    
  -------------------------------------------------------------------
                         slack                                 10.497    





