initSidebarItems({"struct":[["ADCSMEN_R","Field `ADCSMEN` reader - ADC clocks enable during CPU2 Csleep and CStop modes"],["ADCSMEN_W","Field `ADCSMEN` writer - ADC clocks enable during CPU2 Csleep and CStop modes"],["C2APB2SMENR_SPEC","CPU2 APB2 peripheral clocks enable in Sleep mode register [dual core device only]"],["R","Register `C2APB2SMENR` reader"],["SPI1SMEN_R","Field `SPI1SMEN` reader - SPI1 clock enable during CPU2 CSleep mode"],["SPI1SMEN_W","Field `SPI1SMEN` writer - SPI1 clock enable during CPU2 CSleep mode"],["TIM16SMEN_R","Field `TIM16SMEN` reader - TIM16 timer clock enable during CPU2 CSleep mode"],["TIM16SMEN_W","Field `TIM16SMEN` writer - TIM16 timer clock enable during CPU2 CSleep mode"],["TIM17SMEN_R","Field `TIM17SMEN` reader - TIM17 timer clock enable during CPU2 CSleep mode"],["TIM17SMEN_W","Field `TIM17SMEN` writer - TIM17 timer clock enable during CPU2 CSleep mode"],["TIM1SMEN_R","Field `TIM1SMEN` reader - TIM1 timer clock enable during CPU2 CSleep mode"],["TIM1SMEN_W","Field `TIM1SMEN` writer - TIM1 timer clock enable during CPU2 CSleep mode"],["USART1SMEN_R","Field `USART1SMEN` reader - USART1clock enable during CPU2 CSleep and CStop mode"],["USART1SMEN_W","Field `USART1SMEN` writer - USART1clock enable during CPU2 CSleep and CStop mode"],["W","Register `C2APB2SMENR` writer"]]});