$date
	Tue Nov 18 23:07:35 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_bidir_shifter $end
$var wire 4 ! data_out [3:0] $end
$var reg 4 " data_in [3:0] $end
$var reg 1 # dir $end
$scope module uut $end
$var wire 4 $ data_in [3:0] $end
$var wire 1 # dir $end
$var reg 4 % data_out [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b100 %
b1010 $
0#
b1010 "
b100 !
$end
#10000
b101 !
b101 %
1#
#20000
b10 !
b10 %
0#
b1 "
b1 $
#30000
b100 !
b100 %
1#
b1000 "
b1000 $
#40000
