
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack 0.65

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: shift_reg[4]$_SDFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: shift_reg[3]$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ shift_reg[4]$_SDFF_PN0_/CK (DFF_X1)
     1    0.99    0.01    0.08    0.08 ^ shift_reg[4]$_SDFF_PN0_/Q (DFF_X1)
                                         shift_reg[4] (net)
                  0.01    0.00    0.08 ^ _41_/A (MUX2_X1)
     1    1.05    0.01    0.03    0.12 ^ _41_/Z (MUX2_X1)
                                         _18_ (net)
                  0.01    0.00    0.12 ^ _42_/A2 (AND2_X1)
     1    1.24    0.01    0.03    0.15 ^ _42_/ZN (AND2_X1)
                                         _09_ (net)
                  0.01    0.00    0.15 ^ shift_reg[3]$_SDFF_PN0_/D (DFF_X1)
                                  0.15   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ shift_reg[3]$_SDFF_PN0_/CK (DFF_X1)
                          0.01    0.01   library hold time
                                  0.01   data required time
-----------------------------------------------------------------------------
                                  0.01   data required time
                                 -0.15   data arrival time
-----------------------------------------------------------------------------
                                  0.14   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: load (input port clocked by core_clock)
Endpoint: shift_reg[2]$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    3.63    0.00    0.00    0.20 ^ load (in)
                                         load (net)
                  0.00    0.00    0.20 ^ _29_/A (BUF_X4)
     8   17.38    0.01    0.02    0.22 ^ _29_/Z (BUF_X4)
                                         _12_ (net)
                  0.01    0.00    0.22 ^ _39_/S (MUX2_X1)
     1    1.28    0.01    0.06    0.28 v _39_/Z (MUX2_X1)
                                         _17_ (net)
                  0.01    0.00    0.28 v _40_/A2 (AND2_X1)
     1    1.21    0.01    0.03    0.31 v _40_/ZN (AND2_X1)
                                         _08_ (net)
                  0.01    0.00    0.31 v shift_reg[2]$_SDFF_PN0_/D (DFF_X1)
                                  0.31   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ shift_reg[2]$_SDFF_PN0_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.31   data arrival time
-----------------------------------------------------------------------------
                                  0.65   slack (MET)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: load (input port clocked by core_clock)
Endpoint: shift_reg[2]$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    3.63    0.00    0.00    0.20 ^ load (in)
                                         load (net)
                  0.00    0.00    0.20 ^ _29_/A (BUF_X4)
     8   17.38    0.01    0.02    0.22 ^ _29_/Z (BUF_X4)
                                         _12_ (net)
                  0.01    0.00    0.22 ^ _39_/S (MUX2_X1)
     1    1.28    0.01    0.06    0.28 v _39_/Z (MUX2_X1)
                                         _17_ (net)
                  0.01    0.00    0.28 v _40_/A2 (AND2_X1)
     1    1.21    0.01    0.03    0.31 v _40_/ZN (AND2_X1)
                                         _08_ (net)
                  0.01    0.00    0.31 v shift_reg[2]$_SDFF_PN0_/D (DFF_X1)
                                  0.31   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ shift_reg[2]$_SDFF_PN0_/CK (DFF_X1)
                         -0.04    0.96   library setup time
                                  0.96   data required time
-----------------------------------------------------------------------------
                                  0.96   data required time
                                 -0.31   data arrival time
-----------------------------------------------------------------------------
                                  0.65   slack (MET)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
0.18434251844882965

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.9285

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
58.31513595581055

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
60.65370559692383

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9614

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: shift_reg[3]$_SDFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: shift_reg[2]$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ shift_reg[3]$_SDFF_PN0_/CK (DFF_X1)
   0.08    0.08 v shift_reg[3]$_SDFF_PN0_/Q (DFF_X1)
   0.06    0.13 v _39_/Z (MUX2_X1)
   0.03    0.16 v _40_/ZN (AND2_X1)
   0.00    0.16 v shift_reg[2]$_SDFF_PN0_/D (DFF_X1)
           0.16   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock network delay (ideal)
   0.00    1.00   clock reconvergence pessimism
           1.00 ^ shift_reg[2]$_SDFF_PN0_/CK (DFF_X1)
  -0.04    0.96   library setup time
           0.96   data required time
---------------------------------------------------------
           0.96   data required time
          -0.16   data arrival time
---------------------------------------------------------
           0.80   slack (MET)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: shift_reg[4]$_SDFF_PN0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: shift_reg[3]$_SDFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ shift_reg[4]$_SDFF_PN0_/CK (DFF_X1)
   0.08    0.08 ^ shift_reg[4]$_SDFF_PN0_/Q (DFF_X1)
   0.03    0.12 ^ _41_/Z (MUX2_X1)
   0.03    0.15 ^ _42_/ZN (AND2_X1)
   0.00    0.15 ^ shift_reg[3]$_SDFF_PN0_/D (DFF_X1)
           0.15   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ shift_reg[3]$_SDFF_PN0_/CK (DFF_X1)
   0.01    0.01   library hold time
           0.01   data required time
---------------------------------------------------------
           0.01   data required time
          -0.15   data arrival time
---------------------------------------------------------
           0.14   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
0.3120

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
0.6490

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
208.012821

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.95e-05   5.43e-07   6.26e-07   5.07e-05  79.2%
Combinational          8.74e-06   3.82e-06   7.33e-07   1.33e-05  20.8%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  5.82e-05   4.36e-06   1.36e-06   6.39e-05 100.0%
                          91.1%       6.8%       2.1%
