ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccz8IBU7.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 6
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32l4xx_hal_msp.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.bss.msg_buffer,"aw",%nobits
  20              		.align	2
  23              	msg_buffer:
  24 0000 00000000 		.space	30
  24      00000000 
  24      00000000 
  24      00000000 
  24      00000000 
  25              		.section	.bss.RxBuf,"aw",%nobits
  26              		.align	2
  29              	RxBuf:
  30 0000 00000000 		.space	20
  30      00000000 
  30      00000000 
  30      00000000 
  30      00000000 
  31              		.section	.text.HAL_MspInit,"ax",%progbits
  32              		.align	1
  33              		.global	HAL_MspInit
  34              		.syntax unified
  35              		.thumb
  36              		.thumb_func
  38              	HAL_MspInit:
  39              	.LFB321:
  40              		.file 1 "Core/Src/stm32l4xx_hal_msp.c"
   1:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32l4xx_hal_msp.c **** /**
   3:Core/Src/stm32l4xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32l4xx_hal_msp.c ****   * @file         stm32l4xx_hal_msp.c
   5:Core/Src/stm32l4xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32l4xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32l4xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32l4xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32l4xx_hal_msp.c ****   *
  10:Core/Src/stm32l4xx_hal_msp.c ****   * Copyright (c) 2022 STMicroelectronics.
  11:Core/Src/stm32l4xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32l4xx_hal_msp.c ****   *
  13:Core/Src/stm32l4xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32l4xx_hal_msp.c ****   * in the root directory of this software component.
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccz8IBU7.s 			page 2


  15:Core/Src/stm32l4xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32l4xx_hal_msp.c ****   *
  17:Core/Src/stm32l4xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32l4xx_hal_msp.c ****   */
  19:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32l4xx_hal_msp.c **** 
  21:Core/Src/stm32l4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32l4xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32l4xx_hal_msp.c **** 
  25:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32l4xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_adc1;
  27:Core/Src/stm32l4xx_hal_msp.c **** 
  28:Core/Src/stm32l4xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_lpuart1_rx;
  29:Core/Src/stm32l4xx_hal_msp.c **** 
  30:Core/Src/stm32l4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  31:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  32:Core/Src/stm32l4xx_hal_msp.c **** 
  33:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END TD */
  34:Core/Src/stm32l4xx_hal_msp.c **** 
  35:Core/Src/stm32l4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  36:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  37:Core/Src/stm32l4xx_hal_msp.c **** 
  38:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END Define */
  39:Core/Src/stm32l4xx_hal_msp.c **** 
  40:Core/Src/stm32l4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  41:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  42:Core/Src/stm32l4xx_hal_msp.c **** 
  43:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END Macro */
  44:Core/Src/stm32l4xx_hal_msp.c **** 
  45:Core/Src/stm32l4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  46:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  47:Core/Src/stm32l4xx_hal_msp.c **** 
  48:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END PV */
  49:Core/Src/stm32l4xx_hal_msp.c **** 
  50:Core/Src/stm32l4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  51:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  52:Core/Src/stm32l4xx_hal_msp.c **** 
  53:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END PFP */
  54:Core/Src/stm32l4xx_hal_msp.c **** 
  55:Core/Src/stm32l4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  56:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  57:Core/Src/stm32l4xx_hal_msp.c **** 
  58:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  59:Core/Src/stm32l4xx_hal_msp.c **** 
  60:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  61:Core/Src/stm32l4xx_hal_msp.c **** 
  62:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END 0 */
  63:Core/Src/stm32l4xx_hal_msp.c **** 
  64:Core/Src/stm32l4xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
  65:Core/Src/stm32l4xx_hal_msp.c ****                                         /**
  66:Core/Src/stm32l4xx_hal_msp.c ****   * Initializes the Global MSP.
  67:Core/Src/stm32l4xx_hal_msp.c ****   */
  68:Core/Src/stm32l4xx_hal_msp.c **** void HAL_MspInit(void)
  69:Core/Src/stm32l4xx_hal_msp.c **** {
  41              		.loc 1 69 1
  42              		.cfi_startproc
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccz8IBU7.s 			page 3


  43              		@ args = 0, pretend = 0, frame = 8
  44              		@ frame_needed = 1, uses_anonymous_args = 0
  45              		@ link register save eliminated.
  46 0000 80B4     		push	{r7}
  47              		.cfi_def_cfa_offset 4
  48              		.cfi_offset 7, -4
  49 0002 83B0     		sub	sp, sp, #12
  50              		.cfi_def_cfa_offset 16
  51 0004 00AF     		add	r7, sp, #0
  52              		.cfi_def_cfa_register 7
  53              	.LBB2:
  70:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  71:Core/Src/stm32l4xx_hal_msp.c **** 
  72:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  73:Core/Src/stm32l4xx_hal_msp.c **** 
  74:Core/Src/stm32l4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  54              		.loc 1 74 3
  55 0006 0F4B     		ldr	r3, .L2
  56 0008 1B6E     		ldr	r3, [r3, #96]
  57 000a 0E4A     		ldr	r2, .L2
  58 000c 43F00103 		orr	r3, r3, #1
  59 0010 1366     		str	r3, [r2, #96]
  60 0012 0C4B     		ldr	r3, .L2
  61 0014 1B6E     		ldr	r3, [r3, #96]
  62 0016 03F00103 		and	r3, r3, #1
  63 001a 7B60     		str	r3, [r7, #4]
  64 001c 7B68     		ldr	r3, [r7, #4]
  65              	.LBE2:
  66              	.LBB3:
  75:Core/Src/stm32l4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  67              		.loc 1 75 3
  68 001e 094B     		ldr	r3, .L2
  69 0020 9B6D     		ldr	r3, [r3, #88]
  70 0022 084A     		ldr	r2, .L2
  71 0024 43F08053 		orr	r3, r3, #268435456
  72 0028 9365     		str	r3, [r2, #88]
  73 002a 064B     		ldr	r3, .L2
  74 002c 9B6D     		ldr	r3, [r3, #88]
  75 002e 03F08053 		and	r3, r3, #268435456
  76 0032 3B60     		str	r3, [r7]
  77 0034 3B68     		ldr	r3, [r7]
  78              	.LBE3:
  76:Core/Src/stm32l4xx_hal_msp.c **** 
  77:Core/Src/stm32l4xx_hal_msp.c ****   /* System interrupt init*/
  78:Core/Src/stm32l4xx_hal_msp.c **** 
  79:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  80:Core/Src/stm32l4xx_hal_msp.c **** 
  81:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  82:Core/Src/stm32l4xx_hal_msp.c **** }
  79              		.loc 1 82 1
  80 0036 00BF     		nop
  81 0038 0C37     		adds	r7, r7, #12
  82              		.cfi_def_cfa_offset 4
  83 003a BD46     		mov	sp, r7
  84              		.cfi_def_cfa_register 13
  85              		@ sp needed
  86 003c 5DF8047B 		ldr	r7, [sp], #4
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccz8IBU7.s 			page 4


  87              		.cfi_restore 7
  88              		.cfi_def_cfa_offset 0
  89 0040 7047     		bx	lr
  90              	.L3:
  91 0042 00BF     		.align	2
  92              	.L2:
  93 0044 00100240 		.word	1073876992
  94              		.cfi_endproc
  95              	.LFE321:
  97              		.section	.text.HAL_ADC_MspInit,"ax",%progbits
  98              		.align	1
  99              		.global	HAL_ADC_MspInit
 100              		.syntax unified
 101              		.thumb
 102              		.thumb_func
 104              	HAL_ADC_MspInit:
 105              	.LFB322:
  83:Core/Src/stm32l4xx_hal_msp.c **** 
  84:Core/Src/stm32l4xx_hal_msp.c **** /**
  85:Core/Src/stm32l4xx_hal_msp.c **** * @brief ADC MSP Initialization
  86:Core/Src/stm32l4xx_hal_msp.c **** * This function configures the hardware resources used in this example
  87:Core/Src/stm32l4xx_hal_msp.c **** * @param hadc: ADC handle pointer
  88:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
  89:Core/Src/stm32l4xx_hal_msp.c **** */
  90:Core/Src/stm32l4xx_hal_msp.c **** void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
  91:Core/Src/stm32l4xx_hal_msp.c **** {
 106              		.loc 1 91 1
 107              		.cfi_startproc
 108              		@ args = 0, pretend = 0, frame = 192
 109              		@ frame_needed = 1, uses_anonymous_args = 0
 110 0000 80B5     		push	{r7, lr}
 111              		.cfi_def_cfa_offset 8
 112              		.cfi_offset 7, -8
 113              		.cfi_offset 14, -4
 114 0002 B0B0     		sub	sp, sp, #192
 115              		.cfi_def_cfa_offset 200
 116 0004 00AF     		add	r7, sp, #0
 117              		.cfi_def_cfa_register 7
 118 0006 7860     		str	r0, [r7, #4]
  92:Core/Src/stm32l4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 119              		.loc 1 92 20
 120 0008 07F1AC03 		add	r3, r7, #172
 121 000c 0022     		movs	r2, #0
 122 000e 1A60     		str	r2, [r3]
 123 0010 5A60     		str	r2, [r3, #4]
 124 0012 9A60     		str	r2, [r3, #8]
 125 0014 DA60     		str	r2, [r3, #12]
 126 0016 1A61     		str	r2, [r3, #16]
  93:Core/Src/stm32l4xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 127              		.loc 1 93 28
 128 0018 07F11403 		add	r3, r7, #20
 129 001c 9822     		movs	r2, #152
 130 001e 0021     		movs	r1, #0
 131 0020 1846     		mov	r0, r3
 132 0022 FFF7FEFF 		bl	memset
  94:Core/Src/stm32l4xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 133              		.loc 1 94 10
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccz8IBU7.s 			page 5


 134 0026 7B68     		ldr	r3, [r7, #4]
 135 0028 1B68     		ldr	r3, [r3]
 136              		.loc 1 94 5
 137 002a 3C4A     		ldr	r2, .L9
 138 002c 9342     		cmp	r3, r2
 139 002e 71D1     		bne	.L8
  95:Core/Src/stm32l4xx_hal_msp.c ****   {
  96:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 0 */
  97:Core/Src/stm32l4xx_hal_msp.c **** 
  98:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 0 */
  99:Core/Src/stm32l4xx_hal_msp.c **** 
 100:Core/Src/stm32l4xx_hal_msp.c ****   /** Initializes the peripherals clock
 101:Core/Src/stm32l4xx_hal_msp.c ****   */
 102:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 140              		.loc 1 102 40
 141 0030 4FF48043 		mov	r3, #16384
 142 0034 7B61     		str	r3, [r7, #20]
 103:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 143              		.loc 1 103 37
 144 0036 4FF08053 		mov	r3, #268435456
 145 003a C7F89430 		str	r3, [r7, #148]
 104:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 146              		.loc 1 104 41
 147 003e 0123     		movs	r3, #1
 148 0040 BB61     		str	r3, [r7, #24]
 105:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 149              		.loc 1 105 36
 150 0042 0123     		movs	r3, #1
 151 0044 FB61     		str	r3, [r7, #28]
 106:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 152              		.loc 1 106 36
 153 0046 1823     		movs	r3, #24
 154 0048 3B62     		str	r3, [r7, #32]
 107:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV2;
 155              		.loc 1 107 36
 156 004a 0223     		movs	r3, #2
 157 004c 7B62     		str	r3, [r7, #36]
 108:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV4;
 158              		.loc 1 108 36
 159 004e 0423     		movs	r3, #4
 160 0050 BB62     		str	r3, [r7, #40]
 109:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 161              		.loc 1 109 36
 162 0052 0223     		movs	r3, #2
 163 0054 FB62     		str	r3, [r7, #44]
 110:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 164              		.loc 1 110 43
 165 0056 4FF08073 		mov	r3, #16777216
 166 005a 3B63     		str	r3, [r7, #48]
 111:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 167              		.loc 1 111 9
 168 005c 07F11403 		add	r3, r7, #20
 169 0060 1846     		mov	r0, r3
 170 0062 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 171 0066 0346     		mov	r3, r0
 172              		.loc 1 111 8
 173 0068 002B     		cmp	r3, #0
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccz8IBU7.s 			page 6


 174 006a 01D0     		beq	.L6
 112:Core/Src/stm32l4xx_hal_msp.c ****     {
 113:Core/Src/stm32l4xx_hal_msp.c ****       Error_Handler();
 175              		.loc 1 113 7
 176 006c FFF7FEFF 		bl	Error_Handler
 177              	.L6:
 178              	.LBB4:
 114:Core/Src/stm32l4xx_hal_msp.c ****     }
 115:Core/Src/stm32l4xx_hal_msp.c **** 
 116:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
 117:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_ADC_CLK_ENABLE();
 179              		.loc 1 117 5
 180 0070 2B4B     		ldr	r3, .L9+4
 181 0072 DB6C     		ldr	r3, [r3, #76]
 182 0074 2A4A     		ldr	r2, .L9+4
 183 0076 43F40053 		orr	r3, r3, #8192
 184 007a D364     		str	r3, [r2, #76]
 185 007c 284B     		ldr	r3, .L9+4
 186 007e DB6C     		ldr	r3, [r3, #76]
 187 0080 03F40053 		and	r3, r3, #8192
 188 0084 3B61     		str	r3, [r7, #16]
 189 0086 3B69     		ldr	r3, [r7, #16]
 190              	.LBE4:
 191              	.LBB5:
 118:Core/Src/stm32l4xx_hal_msp.c **** 
 119:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 192              		.loc 1 119 5
 193 0088 254B     		ldr	r3, .L9+4
 194 008a DB6C     		ldr	r3, [r3, #76]
 195 008c 244A     		ldr	r2, .L9+4
 196 008e 43F00403 		orr	r3, r3, #4
 197 0092 D364     		str	r3, [r2, #76]
 198 0094 224B     		ldr	r3, .L9+4
 199 0096 DB6C     		ldr	r3, [r3, #76]
 200 0098 03F00403 		and	r3, r3, #4
 201 009c FB60     		str	r3, [r7, #12]
 202 009e FB68     		ldr	r3, [r7, #12]
 203              	.LBE5:
 120:Core/Src/stm32l4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 121:Core/Src/stm32l4xx_hal_msp.c ****     PC0     ------> ADC1_IN1
 122:Core/Src/stm32l4xx_hal_msp.c ****     PC1     ------> ADC1_IN2
 123:Core/Src/stm32l4xx_hal_msp.c ****     */
 124:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 204              		.loc 1 124 25
 205 00a0 0323     		movs	r3, #3
 206 00a2 C7F8AC30 		str	r3, [r7, #172]
 125:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 207              		.loc 1 125 26
 208 00a6 0B23     		movs	r3, #11
 209 00a8 C7F8B030 		str	r3, [r7, #176]
 126:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 210              		.loc 1 126 26
 211 00ac 0023     		movs	r3, #0
 212 00ae C7F8B430 		str	r3, [r7, #180]
 127:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 213              		.loc 1 127 5
 214 00b2 07F1AC03 		add	r3, r7, #172
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccz8IBU7.s 			page 7


 215 00b6 1946     		mov	r1, r3
 216 00b8 1A48     		ldr	r0, .L9+8
 217 00ba FFF7FEFF 		bl	HAL_GPIO_Init
 128:Core/Src/stm32l4xx_hal_msp.c **** 
 129:Core/Src/stm32l4xx_hal_msp.c ****     /* ADC1 DMA Init */
 130:Core/Src/stm32l4xx_hal_msp.c ****     /* ADC1 Init */
 131:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Instance = DMA1_Channel1;
 218              		.loc 1 131 24
 219 00be 1A4B     		ldr	r3, .L9+12
 220 00c0 1A4A     		ldr	r2, .L9+16
 221 00c2 1A60     		str	r2, [r3]
 132:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 222              		.loc 1 132 28
 223 00c4 184B     		ldr	r3, .L9+12
 224 00c6 0522     		movs	r2, #5
 225 00c8 5A60     		str	r2, [r3, #4]
 133:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 226              		.loc 1 133 30
 227 00ca 174B     		ldr	r3, .L9+12
 228 00cc 0022     		movs	r2, #0
 229 00ce 9A60     		str	r2, [r3, #8]
 134:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 230              		.loc 1 134 30
 231 00d0 154B     		ldr	r3, .L9+12
 232 00d2 0022     		movs	r2, #0
 233 00d4 DA60     		str	r2, [r3, #12]
 135:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 234              		.loc 1 135 27
 235 00d6 144B     		ldr	r3, .L9+12
 236 00d8 8022     		movs	r2, #128
 237 00da 1A61     		str	r2, [r3, #16]
 136:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 238              		.loc 1 136 40
 239 00dc 124B     		ldr	r3, .L9+12
 240 00de 4FF40072 		mov	r2, #512
 241 00e2 5A61     		str	r2, [r3, #20]
 137:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 242              		.loc 1 137 37
 243 00e4 104B     		ldr	r3, .L9+12
 244 00e6 4FF40062 		mov	r2, #2048
 245 00ea 9A61     		str	r2, [r3, #24]
 138:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.Mode = DMA_CIRCULAR;
 246              		.loc 1 138 25
 247 00ec 0E4B     		ldr	r3, .L9+12
 248 00ee 2022     		movs	r2, #32
 249 00f0 DA61     		str	r2, [r3, #28]
 139:Core/Src/stm32l4xx_hal_msp.c ****     hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 250              		.loc 1 139 29
 251 00f2 0D4B     		ldr	r3, .L9+12
 252 00f4 0022     		movs	r2, #0
 253 00f6 1A62     		str	r2, [r3, #32]
 140:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 254              		.loc 1 140 9
 255 00f8 0B48     		ldr	r0, .L9+12
 256 00fa FFF7FEFF 		bl	HAL_DMA_Init
 257 00fe 0346     		mov	r3, r0
 258              		.loc 1 140 8
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccz8IBU7.s 			page 8


 259 0100 002B     		cmp	r3, #0
 260 0102 01D0     		beq	.L7
 141:Core/Src/stm32l4xx_hal_msp.c ****     {
 142:Core/Src/stm32l4xx_hal_msp.c ****       Error_Handler();
 261              		.loc 1 142 7
 262 0104 FFF7FEFF 		bl	Error_Handler
 263              	.L7:
 143:Core/Src/stm32l4xx_hal_msp.c ****     }
 144:Core/Src/stm32l4xx_hal_msp.c **** 
 145:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 264              		.loc 1 145 5
 265 0108 7B68     		ldr	r3, [r7, #4]
 266 010a 074A     		ldr	r2, .L9+12
 267 010c 1A65     		str	r2, [r3, #80]
 268 010e 064A     		ldr	r2, .L9+12
 269 0110 7B68     		ldr	r3, [r7, #4]
 270 0112 9362     		str	r3, [r2, #40]
 271              	.L8:
 146:Core/Src/stm32l4xx_hal_msp.c **** 
 147:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspInit 1 */
 148:Core/Src/stm32l4xx_hal_msp.c **** 
 149:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END ADC1_MspInit 1 */
 150:Core/Src/stm32l4xx_hal_msp.c ****   }
 151:Core/Src/stm32l4xx_hal_msp.c **** 
 152:Core/Src/stm32l4xx_hal_msp.c **** }
 272              		.loc 1 152 1
 273 0114 00BF     		nop
 274 0116 C037     		adds	r7, r7, #192
 275              		.cfi_def_cfa_offset 8
 276 0118 BD46     		mov	sp, r7
 277              		.cfi_def_cfa_register 13
 278              		@ sp needed
 279 011a 80BD     		pop	{r7, pc}
 280              	.L10:
 281              		.align	2
 282              	.L9:
 283 011c 00000450 		.word	1342439424
 284 0120 00100240 		.word	1073876992
 285 0124 00080048 		.word	1207961600
 286 0128 00000000 		.word	hdma_adc1
 287 012c 08000240 		.word	1073872904
 288              		.cfi_endproc
 289              	.LFE322:
 291              		.section	.text.HAL_ADC_MspDeInit,"ax",%progbits
 292              		.align	1
 293              		.global	HAL_ADC_MspDeInit
 294              		.syntax unified
 295              		.thumb
 296              		.thumb_func
 298              	HAL_ADC_MspDeInit:
 299              	.LFB323:
 153:Core/Src/stm32l4xx_hal_msp.c **** 
 154:Core/Src/stm32l4xx_hal_msp.c **** /**
 155:Core/Src/stm32l4xx_hal_msp.c **** * @brief ADC MSP De-Initialization
 156:Core/Src/stm32l4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 157:Core/Src/stm32l4xx_hal_msp.c **** * @param hadc: ADC handle pointer
 158:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccz8IBU7.s 			page 9


 159:Core/Src/stm32l4xx_hal_msp.c **** */
 160:Core/Src/stm32l4xx_hal_msp.c **** void HAL_ADC_MspDeInit(ADC_HandleTypeDef* hadc)
 161:Core/Src/stm32l4xx_hal_msp.c **** {
 300              		.loc 1 161 1
 301              		.cfi_startproc
 302              		@ args = 0, pretend = 0, frame = 8
 303              		@ frame_needed = 1, uses_anonymous_args = 0
 304 0000 80B5     		push	{r7, lr}
 305              		.cfi_def_cfa_offset 8
 306              		.cfi_offset 7, -8
 307              		.cfi_offset 14, -4
 308 0002 82B0     		sub	sp, sp, #8
 309              		.cfi_def_cfa_offset 16
 310 0004 00AF     		add	r7, sp, #0
 311              		.cfi_def_cfa_register 7
 312 0006 7860     		str	r0, [r7, #4]
 162:Core/Src/stm32l4xx_hal_msp.c ****   if(hadc->Instance==ADC1)
 313              		.loc 1 162 10
 314 0008 7B68     		ldr	r3, [r7, #4]
 315 000a 1B68     		ldr	r3, [r3]
 316              		.loc 1 162 5
 317 000c 0A4A     		ldr	r2, .L14
 318 000e 9342     		cmp	r3, r2
 319 0010 0ED1     		bne	.L13
 163:Core/Src/stm32l4xx_hal_msp.c ****   {
 164:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 0 */
 165:Core/Src/stm32l4xx_hal_msp.c **** 
 166:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 0 */
 167:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 168:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_ADC_CLK_DISABLE();
 320              		.loc 1 168 5
 321 0012 0A4B     		ldr	r3, .L14+4
 322 0014 DB6C     		ldr	r3, [r3, #76]
 323 0016 094A     		ldr	r2, .L14+4
 324 0018 23F40053 		bic	r3, r3, #8192
 325 001c D364     		str	r3, [r2, #76]
 169:Core/Src/stm32l4xx_hal_msp.c **** 
 170:Core/Src/stm32l4xx_hal_msp.c ****     /**ADC1 GPIO Configuration
 171:Core/Src/stm32l4xx_hal_msp.c ****     PC0     ------> ADC1_IN1
 172:Core/Src/stm32l4xx_hal_msp.c ****     PC1     ------> ADC1_IN2
 173:Core/Src/stm32l4xx_hal_msp.c ****     */
 174:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOC, GPIO_PIN_0|GPIO_PIN_1);
 326              		.loc 1 174 5
 327 001e 0321     		movs	r1, #3
 328 0020 0748     		ldr	r0, .L14+8
 329 0022 FFF7FEFF 		bl	HAL_GPIO_DeInit
 175:Core/Src/stm32l4xx_hal_msp.c **** 
 176:Core/Src/stm32l4xx_hal_msp.c ****     /* ADC1 DMA DeInit */
 177:Core/Src/stm32l4xx_hal_msp.c ****     HAL_DMA_DeInit(hadc->DMA_Handle);
 330              		.loc 1 177 5
 331 0026 7B68     		ldr	r3, [r7, #4]
 332 0028 1B6D     		ldr	r3, [r3, #80]
 333 002a 1846     		mov	r0, r3
 334 002c FFF7FEFF 		bl	HAL_DMA_DeInit
 335              	.L13:
 178:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN ADC1_MspDeInit 1 */
 179:Core/Src/stm32l4xx_hal_msp.c **** 
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccz8IBU7.s 			page 10


 180:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END ADC1_MspDeInit 1 */
 181:Core/Src/stm32l4xx_hal_msp.c ****   }
 182:Core/Src/stm32l4xx_hal_msp.c **** 
 183:Core/Src/stm32l4xx_hal_msp.c **** }
 336              		.loc 1 183 1
 337 0030 00BF     		nop
 338 0032 0837     		adds	r7, r7, #8
 339              		.cfi_def_cfa_offset 8
 340 0034 BD46     		mov	sp, r7
 341              		.cfi_def_cfa_register 13
 342              		@ sp needed
 343 0036 80BD     		pop	{r7, pc}
 344              	.L15:
 345              		.align	2
 346              	.L14:
 347 0038 00000450 		.word	1342439424
 348 003c 00100240 		.word	1073876992
 349 0040 00080048 		.word	1207961600
 350              		.cfi_endproc
 351              	.LFE323:
 353              		.section	.text.HAL_I2C_MspInit,"ax",%progbits
 354              		.align	1
 355              		.global	HAL_I2C_MspInit
 356              		.syntax unified
 357              		.thumb
 358              		.thumb_func
 360              	HAL_I2C_MspInit:
 361              	.LFB324:
 184:Core/Src/stm32l4xx_hal_msp.c **** 
 185:Core/Src/stm32l4xx_hal_msp.c **** /**
 186:Core/Src/stm32l4xx_hal_msp.c **** * @brief I2C MSP Initialization
 187:Core/Src/stm32l4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 188:Core/Src/stm32l4xx_hal_msp.c **** * @param hi2c: I2C handle pointer
 189:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 190:Core/Src/stm32l4xx_hal_msp.c **** */
 191:Core/Src/stm32l4xx_hal_msp.c **** void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
 192:Core/Src/stm32l4xx_hal_msp.c **** {
 362              		.loc 1 192 1
 363              		.cfi_startproc
 364              		@ args = 0, pretend = 0, frame = 192
 365              		@ frame_needed = 1, uses_anonymous_args = 0
 366 0000 80B5     		push	{r7, lr}
 367              		.cfi_def_cfa_offset 8
 368              		.cfi_offset 7, -8
 369              		.cfi_offset 14, -4
 370 0002 B0B0     		sub	sp, sp, #192
 371              		.cfi_def_cfa_offset 200
 372 0004 00AF     		add	r7, sp, #0
 373              		.cfi_def_cfa_register 7
 374 0006 7860     		str	r0, [r7, #4]
 193:Core/Src/stm32l4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 375              		.loc 1 193 20
 376 0008 07F1AC03 		add	r3, r7, #172
 377 000c 0022     		movs	r2, #0
 378 000e 1A60     		str	r2, [r3]
 379 0010 5A60     		str	r2, [r3, #4]
 380 0012 9A60     		str	r2, [r3, #8]
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccz8IBU7.s 			page 11


 381 0014 DA60     		str	r2, [r3, #12]
 382 0016 1A61     		str	r2, [r3, #16]
 194:Core/Src/stm32l4xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 383              		.loc 1 194 28
 384 0018 07F11403 		add	r3, r7, #20
 385 001c 9822     		movs	r2, #152
 386 001e 0021     		movs	r1, #0
 387 0020 1846     		mov	r0, r3
 388 0022 FFF7FEFF 		bl	memset
 195:Core/Src/stm32l4xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 389              		.loc 1 195 10
 390 0026 7B68     		ldr	r3, [r7, #4]
 391 0028 1B68     		ldr	r3, [r3]
 392              		.loc 1 195 5
 393 002a 214A     		ldr	r2, .L20
 394 002c 9342     		cmp	r3, r2
 395 002e 3BD1     		bne	.L19
 196:Core/Src/stm32l4xx_hal_msp.c ****   {
 197:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 0 */
 198:Core/Src/stm32l4xx_hal_msp.c **** 
 199:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END I2C1_MspInit 0 */
 200:Core/Src/stm32l4xx_hal_msp.c **** 
 201:Core/Src/stm32l4xx_hal_msp.c ****   /** Initializes the peripherals clock
 202:Core/Src/stm32l4xx_hal_msp.c ****   */
 203:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 396              		.loc 1 203 40
 397 0030 4023     		movs	r3, #64
 398 0032 7B61     		str	r3, [r7, #20]
 204:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 399              		.loc 1 204 38
 400 0034 0023     		movs	r3, #0
 401 0036 BB66     		str	r3, [r7, #104]
 205:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 402              		.loc 1 205 9
 403 0038 07F11403 		add	r3, r7, #20
 404 003c 1846     		mov	r0, r3
 405 003e FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 406 0042 0346     		mov	r3, r0
 407              		.loc 1 205 8
 408 0044 002B     		cmp	r3, #0
 409 0046 01D0     		beq	.L18
 206:Core/Src/stm32l4xx_hal_msp.c ****     {
 207:Core/Src/stm32l4xx_hal_msp.c ****       Error_Handler();
 410              		.loc 1 207 7
 411 0048 FFF7FEFF 		bl	Error_Handler
 412              	.L18:
 413              	.LBB6:
 208:Core/Src/stm32l4xx_hal_msp.c ****     }
 209:Core/Src/stm32l4xx_hal_msp.c **** 
 210:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 414              		.loc 1 210 5
 415 004c 194B     		ldr	r3, .L20+4
 416 004e DB6C     		ldr	r3, [r3, #76]
 417 0050 184A     		ldr	r2, .L20+4
 418 0052 43F00203 		orr	r3, r3, #2
 419 0056 D364     		str	r3, [r2, #76]
 420 0058 164B     		ldr	r3, .L20+4
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccz8IBU7.s 			page 12


 421 005a DB6C     		ldr	r3, [r3, #76]
 422 005c 03F00203 		and	r3, r3, #2
 423 0060 3B61     		str	r3, [r7, #16]
 424 0062 3B69     		ldr	r3, [r7, #16]
 425              	.LBE6:
 211:Core/Src/stm32l4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 212:Core/Src/stm32l4xx_hal_msp.c ****     PB6     ------> I2C1_SCL
 213:Core/Src/stm32l4xx_hal_msp.c ****     PB9     ------> I2C1_SDA
 214:Core/Src/stm32l4xx_hal_msp.c ****     */
 215:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_9;
 426              		.loc 1 215 25
 427 0064 4FF41073 		mov	r3, #576
 428 0068 C7F8AC30 		str	r3, [r7, #172]
 216:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 429              		.loc 1 216 26
 430 006c 1223     		movs	r3, #18
 431 006e C7F8B030 		str	r3, [r7, #176]
 217:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 432              		.loc 1 217 26
 433 0072 0023     		movs	r3, #0
 434 0074 C7F8B430 		str	r3, [r7, #180]
 218:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 435              		.loc 1 218 27
 436 0078 0323     		movs	r3, #3
 437 007a C7F8B830 		str	r3, [r7, #184]
 219:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 438              		.loc 1 219 31
 439 007e 0423     		movs	r3, #4
 440 0080 C7F8BC30 		str	r3, [r7, #188]
 220:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 441              		.loc 1 220 5
 442 0084 07F1AC03 		add	r3, r7, #172
 443 0088 1946     		mov	r1, r3
 444 008a 0B48     		ldr	r0, .L20+8
 445 008c FFF7FEFF 		bl	HAL_GPIO_Init
 446              	.LBB7:
 221:Core/Src/stm32l4xx_hal_msp.c **** 
 222:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
 223:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_I2C1_CLK_ENABLE();
 447              		.loc 1 223 5
 448 0090 084B     		ldr	r3, .L20+4
 449 0092 9B6D     		ldr	r3, [r3, #88]
 450 0094 074A     		ldr	r2, .L20+4
 451 0096 43F40013 		orr	r3, r3, #2097152
 452 009a 9365     		str	r3, [r2, #88]
 453 009c 054B     		ldr	r3, .L20+4
 454 009e 9B6D     		ldr	r3, [r3, #88]
 455 00a0 03F40013 		and	r3, r3, #2097152
 456 00a4 FB60     		str	r3, [r7, #12]
 457 00a6 FB68     		ldr	r3, [r7, #12]
 458              	.L19:
 459              	.LBE7:
 224:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspInit 1 */
 225:Core/Src/stm32l4xx_hal_msp.c **** 
 226:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END I2C1_MspInit 1 */
 227:Core/Src/stm32l4xx_hal_msp.c ****   }
 228:Core/Src/stm32l4xx_hal_msp.c **** 
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccz8IBU7.s 			page 13


 229:Core/Src/stm32l4xx_hal_msp.c **** }
 460              		.loc 1 229 1
 461 00a8 00BF     		nop
 462 00aa C037     		adds	r7, r7, #192
 463              		.cfi_def_cfa_offset 8
 464 00ac BD46     		mov	sp, r7
 465              		.cfi_def_cfa_register 13
 466              		@ sp needed
 467 00ae 80BD     		pop	{r7, pc}
 468              	.L21:
 469              		.align	2
 470              	.L20:
 471 00b0 00540040 		.word	1073763328
 472 00b4 00100240 		.word	1073876992
 473 00b8 00040048 		.word	1207960576
 474              		.cfi_endproc
 475              	.LFE324:
 477              		.section	.text.HAL_I2C_MspDeInit,"ax",%progbits
 478              		.align	1
 479              		.global	HAL_I2C_MspDeInit
 480              		.syntax unified
 481              		.thumb
 482              		.thumb_func
 484              	HAL_I2C_MspDeInit:
 485              	.LFB325:
 230:Core/Src/stm32l4xx_hal_msp.c **** 
 231:Core/Src/stm32l4xx_hal_msp.c **** /**
 232:Core/Src/stm32l4xx_hal_msp.c **** * @brief I2C MSP De-Initialization
 233:Core/Src/stm32l4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 234:Core/Src/stm32l4xx_hal_msp.c **** * @param hi2c: I2C handle pointer
 235:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 236:Core/Src/stm32l4xx_hal_msp.c **** */
 237:Core/Src/stm32l4xx_hal_msp.c **** void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
 238:Core/Src/stm32l4xx_hal_msp.c **** {
 486              		.loc 1 238 1
 487              		.cfi_startproc
 488              		@ args = 0, pretend = 0, frame = 8
 489              		@ frame_needed = 1, uses_anonymous_args = 0
 490 0000 80B5     		push	{r7, lr}
 491              		.cfi_def_cfa_offset 8
 492              		.cfi_offset 7, -8
 493              		.cfi_offset 14, -4
 494 0002 82B0     		sub	sp, sp, #8
 495              		.cfi_def_cfa_offset 16
 496 0004 00AF     		add	r7, sp, #0
 497              		.cfi_def_cfa_register 7
 498 0006 7860     		str	r0, [r7, #4]
 239:Core/Src/stm32l4xx_hal_msp.c ****   if(hi2c->Instance==I2C1)
 499              		.loc 1 239 10
 500 0008 7B68     		ldr	r3, [r7, #4]
 501 000a 1B68     		ldr	r3, [r3]
 502              		.loc 1 239 5
 503 000c 0A4A     		ldr	r2, .L25
 504 000e 9342     		cmp	r3, r2
 505 0010 0ED1     		bne	.L24
 240:Core/Src/stm32l4xx_hal_msp.c ****   {
 241:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspDeInit 0 */
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccz8IBU7.s 			page 14


 242:Core/Src/stm32l4xx_hal_msp.c **** 
 243:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END I2C1_MspDeInit 0 */
 244:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 245:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_I2C1_CLK_DISABLE();
 506              		.loc 1 245 5
 507 0012 0A4B     		ldr	r3, .L25+4
 508 0014 9B6D     		ldr	r3, [r3, #88]
 509 0016 094A     		ldr	r2, .L25+4
 510 0018 23F40013 		bic	r3, r3, #2097152
 511 001c 9365     		str	r3, [r2, #88]
 246:Core/Src/stm32l4xx_hal_msp.c **** 
 247:Core/Src/stm32l4xx_hal_msp.c ****     /**I2C1 GPIO Configuration
 248:Core/Src/stm32l4xx_hal_msp.c ****     PB6     ------> I2C1_SCL
 249:Core/Src/stm32l4xx_hal_msp.c ****     PB9     ------> I2C1_SDA
 250:Core/Src/stm32l4xx_hal_msp.c ****     */
 251:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6);
 512              		.loc 1 251 5
 513 001e 4021     		movs	r1, #64
 514 0020 0748     		ldr	r0, .L25+8
 515 0022 FFF7FEFF 		bl	HAL_GPIO_DeInit
 252:Core/Src/stm32l4xx_hal_msp.c **** 
 253:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_9);
 516              		.loc 1 253 5
 517 0026 4FF40071 		mov	r1, #512
 518 002a 0548     		ldr	r0, .L25+8
 519 002c FFF7FEFF 		bl	HAL_GPIO_DeInit
 520              	.L24:
 254:Core/Src/stm32l4xx_hal_msp.c **** 
 255:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN I2C1_MspDeInit 1 */
 256:Core/Src/stm32l4xx_hal_msp.c **** 
 257:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END I2C1_MspDeInit 1 */
 258:Core/Src/stm32l4xx_hal_msp.c ****   }
 259:Core/Src/stm32l4xx_hal_msp.c **** 
 260:Core/Src/stm32l4xx_hal_msp.c **** }
 521              		.loc 1 260 1
 522 0030 00BF     		nop
 523 0032 0837     		adds	r7, r7, #8
 524              		.cfi_def_cfa_offset 8
 525 0034 BD46     		mov	sp, r7
 526              		.cfi_def_cfa_register 13
 527              		@ sp needed
 528 0036 80BD     		pop	{r7, pc}
 529              	.L26:
 530              		.align	2
 531              	.L25:
 532 0038 00540040 		.word	1073763328
 533 003c 00100240 		.word	1073876992
 534 0040 00040048 		.word	1207960576
 535              		.cfi_endproc
 536              	.LFE325:
 538              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 539              		.align	1
 540              		.global	HAL_UART_MspInit
 541              		.syntax unified
 542              		.thumb
 543              		.thumb_func
 545              	HAL_UART_MspInit:
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccz8IBU7.s 			page 15


 546              	.LFB326:
 261:Core/Src/stm32l4xx_hal_msp.c **** 
 262:Core/Src/stm32l4xx_hal_msp.c **** /**
 263:Core/Src/stm32l4xx_hal_msp.c **** * @brief UART MSP Initialization
 264:Core/Src/stm32l4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 265:Core/Src/stm32l4xx_hal_msp.c **** * @param huart: UART handle pointer
 266:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 267:Core/Src/stm32l4xx_hal_msp.c **** */
 268:Core/Src/stm32l4xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 269:Core/Src/stm32l4xx_hal_msp.c **** {
 547              		.loc 1 269 1
 548              		.cfi_startproc
 549              		@ args = 0, pretend = 0, frame = 200
 550              		@ frame_needed = 1, uses_anonymous_args = 0
 551 0000 80B5     		push	{r7, lr}
 552              		.cfi_def_cfa_offset 8
 553              		.cfi_offset 7, -8
 554              		.cfi_offset 14, -4
 555 0002 B2B0     		sub	sp, sp, #200
 556              		.cfi_def_cfa_offset 208
 557 0004 00AF     		add	r7, sp, #0
 558              		.cfi_def_cfa_register 7
 559 0006 7860     		str	r0, [r7, #4]
 270:Core/Src/stm32l4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 560              		.loc 1 270 20
 561 0008 07F1B403 		add	r3, r7, #180
 562 000c 0022     		movs	r2, #0
 563 000e 1A60     		str	r2, [r3]
 564 0010 5A60     		str	r2, [r3, #4]
 565 0012 9A60     		str	r2, [r3, #8]
 566 0014 DA60     		str	r2, [r3, #12]
 567 0016 1A61     		str	r2, [r3, #16]
 271:Core/Src/stm32l4xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 568              		.loc 1 271 28
 569 0018 07F11C03 		add	r3, r7, #28
 570 001c 9822     		movs	r2, #152
 571 001e 0021     		movs	r1, #0
 572 0020 1846     		mov	r0, r3
 573 0022 FFF7FEFF 		bl	memset
 272:Core/Src/stm32l4xx_hal_msp.c ****   if(huart->Instance==LPUART1)
 574              		.loc 1 272 11
 575 0026 7B68     		ldr	r3, [r7, #4]
 576 0028 1B68     		ldr	r3, [r3]
 577              		.loc 1 272 5
 578 002a 6D4A     		ldr	r2, .L34
 579 002c 9342     		cmp	r3, r2
 580 002e 6FD1     		bne	.L28
 273:Core/Src/stm32l4xx_hal_msp.c ****   {
 274:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN LPUART1_MspInit 0 */
 275:Core/Src/stm32l4xx_hal_msp.c **** 
 276:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END LPUART1_MspInit 0 */
 277:Core/Src/stm32l4xx_hal_msp.c **** 
 278:Core/Src/stm32l4xx_hal_msp.c ****   /** Initializes the peripherals clock
 279:Core/Src/stm32l4xx_hal_msp.c ****   */
 280:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 581              		.loc 1 280 40
 582 0030 2023     		movs	r3, #32
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccz8IBU7.s 			page 16


 583 0032 FB61     		str	r3, [r7, #28]
 281:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 584              		.loc 1 281 41
 585 0034 0023     		movs	r3, #0
 586 0036 FB66     		str	r3, [r7, #108]
 282:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 587              		.loc 1 282 9
 588 0038 07F11C03 		add	r3, r7, #28
 589 003c 1846     		mov	r0, r3
 590 003e FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 591 0042 0346     		mov	r3, r0
 592              		.loc 1 282 8
 593 0044 002B     		cmp	r3, #0
 594 0046 01D0     		beq	.L29
 283:Core/Src/stm32l4xx_hal_msp.c ****     {
 284:Core/Src/stm32l4xx_hal_msp.c ****       Error_Handler();
 595              		.loc 1 284 7
 596 0048 FFF7FEFF 		bl	Error_Handler
 597              	.L29:
 598              	.LBB8:
 285:Core/Src/stm32l4xx_hal_msp.c ****     }
 286:Core/Src/stm32l4xx_hal_msp.c **** 
 287:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
 288:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_LPUART1_CLK_ENABLE();
 599              		.loc 1 288 5
 600 004c 654B     		ldr	r3, .L34+4
 601 004e DB6D     		ldr	r3, [r3, #92]
 602 0050 644A     		ldr	r2, .L34+4
 603 0052 43F00103 		orr	r3, r3, #1
 604 0056 D365     		str	r3, [r2, #92]
 605 0058 624B     		ldr	r3, .L34+4
 606 005a DB6D     		ldr	r3, [r3, #92]
 607 005c 03F00103 		and	r3, r3, #1
 608 0060 BB61     		str	r3, [r7, #24]
 609 0062 BB69     		ldr	r3, [r7, #24]
 610              	.LBE8:
 611              	.LBB9:
 289:Core/Src/stm32l4xx_hal_msp.c **** 
 290:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOG_CLK_ENABLE();
 612              		.loc 1 290 5
 613 0064 5F4B     		ldr	r3, .L34+4
 614 0066 DB6C     		ldr	r3, [r3, #76]
 615 0068 5E4A     		ldr	r2, .L34+4
 616 006a 43F04003 		orr	r3, r3, #64
 617 006e D364     		str	r3, [r2, #76]
 618 0070 5C4B     		ldr	r3, .L34+4
 619 0072 DB6C     		ldr	r3, [r3, #76]
 620 0074 03F04003 		and	r3, r3, #64
 621 0078 7B61     		str	r3, [r7, #20]
 622 007a 7B69     		ldr	r3, [r7, #20]
 623              	.LBE9:
 291:Core/Src/stm32l4xx_hal_msp.c ****     HAL_PWREx_EnableVddIO2();
 624              		.loc 1 291 5
 625 007c FFF7FEFF 		bl	HAL_PWREx_EnableVddIO2
 292:Core/Src/stm32l4xx_hal_msp.c ****     /**LPUART1 GPIO Configuration
 293:Core/Src/stm32l4xx_hal_msp.c ****     PG7     ------> LPUART1_TX
 294:Core/Src/stm32l4xx_hal_msp.c ****     PG8     ------> LPUART1_RX
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccz8IBU7.s 			page 17


 295:Core/Src/stm32l4xx_hal_msp.c ****     */
 296:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = STLINK_TX_Pin|STLINK_RX_Pin;
 626              		.loc 1 296 25
 627 0080 4FF4C073 		mov	r3, #384
 628 0084 C7F8B430 		str	r3, [r7, #180]
 297:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 629              		.loc 1 297 26
 630 0088 0223     		movs	r3, #2
 631 008a C7F8B830 		str	r3, [r7, #184]
 298:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 632              		.loc 1 298 26
 633 008e 0023     		movs	r3, #0
 634 0090 C7F8BC30 		str	r3, [r7, #188]
 299:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 635              		.loc 1 299 27
 636 0094 0323     		movs	r3, #3
 637 0096 C7F8C030 		str	r3, [r7, #192]
 300:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 638              		.loc 1 300 31
 639 009a 0823     		movs	r3, #8
 640 009c C7F8C430 		str	r3, [r7, #196]
 301:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 641              		.loc 1 301 5
 642 00a0 07F1B403 		add	r3, r7, #180
 643 00a4 1946     		mov	r1, r3
 644 00a6 5048     		ldr	r0, .L34+8
 645 00a8 FFF7FEFF 		bl	HAL_GPIO_Init
 302:Core/Src/stm32l4xx_hal_msp.c **** 
 303:Core/Src/stm32l4xx_hal_msp.c ****     /* LPUART1 DMA Init */
 304:Core/Src/stm32l4xx_hal_msp.c ****     /* LPUART1_RX Init */
 305:Core/Src/stm32l4xx_hal_msp.c ****     hdma_lpuart1_rx.Instance = DMA1_Channel2;
 646              		.loc 1 305 30
 647 00ac 4F4B     		ldr	r3, .L34+12
 648 00ae 504A     		ldr	r2, .L34+16
 649 00b0 1A60     		str	r2, [r3]
 306:Core/Src/stm32l4xx_hal_msp.c ****     hdma_lpuart1_rx.Init.Request = DMA_REQUEST_LPUART1_RX;
 650              		.loc 1 306 34
 651 00b2 4E4B     		ldr	r3, .L34+12
 652 00b4 2322     		movs	r2, #35
 653 00b6 5A60     		str	r2, [r3, #4]
 307:Core/Src/stm32l4xx_hal_msp.c ****     hdma_lpuart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 654              		.loc 1 307 36
 655 00b8 4C4B     		ldr	r3, .L34+12
 656 00ba 0022     		movs	r2, #0
 657 00bc 9A60     		str	r2, [r3, #8]
 308:Core/Src/stm32l4xx_hal_msp.c ****     hdma_lpuart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 658              		.loc 1 308 36
 659 00be 4B4B     		ldr	r3, .L34+12
 660 00c0 0022     		movs	r2, #0
 661 00c2 DA60     		str	r2, [r3, #12]
 309:Core/Src/stm32l4xx_hal_msp.c ****     hdma_lpuart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 662              		.loc 1 309 33
 663 00c4 494B     		ldr	r3, .L34+12
 664 00c6 8022     		movs	r2, #128
 665 00c8 1A61     		str	r2, [r3, #16]
 310:Core/Src/stm32l4xx_hal_msp.c ****     hdma_lpuart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 666              		.loc 1 310 46
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccz8IBU7.s 			page 18


 667 00ca 484B     		ldr	r3, .L34+12
 668 00cc 0022     		movs	r2, #0
 669 00ce 5A61     		str	r2, [r3, #20]
 311:Core/Src/stm32l4xx_hal_msp.c ****     hdma_lpuart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 670              		.loc 1 311 43
 671 00d0 464B     		ldr	r3, .L34+12
 672 00d2 0022     		movs	r2, #0
 673 00d4 9A61     		str	r2, [r3, #24]
 312:Core/Src/stm32l4xx_hal_msp.c ****     hdma_lpuart1_rx.Init.Mode = DMA_NORMAL;
 674              		.loc 1 312 31
 675 00d6 454B     		ldr	r3, .L34+12
 676 00d8 0022     		movs	r2, #0
 677 00da DA61     		str	r2, [r3, #28]
 313:Core/Src/stm32l4xx_hal_msp.c ****     hdma_lpuart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 678              		.loc 1 313 35
 679 00dc 434B     		ldr	r3, .L34+12
 680 00de 0022     		movs	r2, #0
 681 00e0 1A62     		str	r2, [r3, #32]
 314:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_lpuart1_rx) != HAL_OK)
 682              		.loc 1 314 9
 683 00e2 4248     		ldr	r0, .L34+12
 684 00e4 FFF7FEFF 		bl	HAL_DMA_Init
 685 00e8 0346     		mov	r3, r0
 686              		.loc 1 314 8
 687 00ea 002B     		cmp	r3, #0
 688 00ec 01D0     		beq	.L30
 315:Core/Src/stm32l4xx_hal_msp.c ****     {
 316:Core/Src/stm32l4xx_hal_msp.c ****       Error_Handler();
 689              		.loc 1 316 7
 690 00ee FFF7FEFF 		bl	Error_Handler
 691              	.L30:
 317:Core/Src/stm32l4xx_hal_msp.c ****     }
 318:Core/Src/stm32l4xx_hal_msp.c **** 
 319:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_LINKDMA(huart,hdmarx,hdma_lpuart1_rx);
 692              		.loc 1 319 5
 693 00f2 7B68     		ldr	r3, [r7, #4]
 694 00f4 3D4A     		ldr	r2, .L34+12
 695 00f6 DA67     		str	r2, [r3, #124]
 696 00f8 3C4A     		ldr	r2, .L34+12
 697 00fa 7B68     		ldr	r3, [r7, #4]
 698 00fc 9362     		str	r3, [r2, #40]
 320:Core/Src/stm32l4xx_hal_msp.c **** 
 321:Core/Src/stm32l4xx_hal_msp.c ****     /* LPUART1 interrupt Init */
 322:Core/Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_SetPriority(LPUART1_IRQn, 0, 0);
 699              		.loc 1 322 5
 700 00fe 0022     		movs	r2, #0
 701 0100 0021     		movs	r1, #0
 702 0102 4620     		movs	r0, #70
 703 0104 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 323:Core/Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 704              		.loc 1 323 5
 705 0108 4620     		movs	r0, #70
 706 010a FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 324:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN LPUART1_MspInit 1 */
 325:Core/Src/stm32l4xx_hal_msp.c **** 
 326:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END LPUART1_MspInit 1 */
 327:Core/Src/stm32l4xx_hal_msp.c ****   }
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccz8IBU7.s 			page 19


 328:Core/Src/stm32l4xx_hal_msp.c ****   else if(huart->Instance==UART4)
 329:Core/Src/stm32l4xx_hal_msp.c ****   {
 330:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN UART4_MspInit 0 */
 331:Core/Src/stm32l4xx_hal_msp.c **** 
 332:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END UART4_MspInit 0 */
 333:Core/Src/stm32l4xx_hal_msp.c **** 
 334:Core/Src/stm32l4xx_hal_msp.c ****   /** Initializes the peripherals clock
 335:Core/Src/stm32l4xx_hal_msp.c ****   */
 336:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 337:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 338:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 339:Core/Src/stm32l4xx_hal_msp.c ****     {
 340:Core/Src/stm32l4xx_hal_msp.c ****       Error_Handler();
 341:Core/Src/stm32l4xx_hal_msp.c ****     }
 342:Core/Src/stm32l4xx_hal_msp.c **** 
 343:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
 344:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_UART4_CLK_ENABLE();
 345:Core/Src/stm32l4xx_hal_msp.c **** 
 346:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 347:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 348:Core/Src/stm32l4xx_hal_msp.c ****     /**UART4 GPIO Configuration
 349:Core/Src/stm32l4xx_hal_msp.c ****     PA0     ------> UART4_TX
 350:Core/Src/stm32l4xx_hal_msp.c ****     PC11     ------> UART4_RX
 351:Core/Src/stm32l4xx_hal_msp.c ****     */
 352:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_0;
 353:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 354:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 355:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 356:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 357:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 358:Core/Src/stm32l4xx_hal_msp.c **** 
 359:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_11;
 360:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 361:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 362:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 363:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 364:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 365:Core/Src/stm32l4xx_hal_msp.c **** 
 366:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN UART4_MspInit 1 */
 367:Core/Src/stm32l4xx_hal_msp.c **** 
 368:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END UART4_MspInit 1 */
 369:Core/Src/stm32l4xx_hal_msp.c ****   }
 370:Core/Src/stm32l4xx_hal_msp.c **** 
 371:Core/Src/stm32l4xx_hal_msp.c **** }
 707              		.loc 1 371 1
 708 010e 62E0     		b	.L33
 709              	.L28:
 328:Core/Src/stm32l4xx_hal_msp.c ****   {
 710              		.loc 1 328 16
 711 0110 7B68     		ldr	r3, [r7, #4]
 712 0112 1B68     		ldr	r3, [r3]
 328:Core/Src/stm32l4xx_hal_msp.c ****   {
 713              		.loc 1 328 10
 714 0114 374A     		ldr	r2, .L34+20
 715 0116 9342     		cmp	r3, r2
 716 0118 5DD1     		bne	.L33
 336:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccz8IBU7.s 			page 20


 717              		.loc 1 336 40
 718 011a 0823     		movs	r3, #8
 719 011c FB61     		str	r3, [r7, #28]
 337:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 720              		.loc 1 337 39
 721 011e 0023     		movs	r3, #0
 722 0120 7B66     		str	r3, [r7, #100]
 338:Core/Src/stm32l4xx_hal_msp.c ****     {
 723              		.loc 1 338 9
 724 0122 07F11C03 		add	r3, r7, #28
 725 0126 1846     		mov	r0, r3
 726 0128 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 727 012c 0346     		mov	r3, r0
 338:Core/Src/stm32l4xx_hal_msp.c ****     {
 728              		.loc 1 338 8
 729 012e 002B     		cmp	r3, #0
 730 0130 01D0     		beq	.L32
 340:Core/Src/stm32l4xx_hal_msp.c ****     }
 731              		.loc 1 340 7
 732 0132 FFF7FEFF 		bl	Error_Handler
 733              	.L32:
 734              	.LBB10:
 344:Core/Src/stm32l4xx_hal_msp.c **** 
 735              		.loc 1 344 5
 736 0136 2B4B     		ldr	r3, .L34+4
 737 0138 9B6D     		ldr	r3, [r3, #88]
 738 013a 2A4A     		ldr	r2, .L34+4
 739 013c 43F40023 		orr	r3, r3, #524288
 740 0140 9365     		str	r3, [r2, #88]
 741 0142 284B     		ldr	r3, .L34+4
 742 0144 9B6D     		ldr	r3, [r3, #88]
 743 0146 03F40023 		and	r3, r3, #524288
 744 014a 3B61     		str	r3, [r7, #16]
 745 014c 3B69     		ldr	r3, [r7, #16]
 746              	.LBE10:
 747              	.LBB11:
 346:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 748              		.loc 1 346 5
 749 014e 254B     		ldr	r3, .L34+4
 750 0150 DB6C     		ldr	r3, [r3, #76]
 751 0152 244A     		ldr	r2, .L34+4
 752 0154 43F00103 		orr	r3, r3, #1
 753 0158 D364     		str	r3, [r2, #76]
 754 015a 224B     		ldr	r3, .L34+4
 755 015c DB6C     		ldr	r3, [r3, #76]
 756 015e 03F00103 		and	r3, r3, #1
 757 0162 FB60     		str	r3, [r7, #12]
 758 0164 FB68     		ldr	r3, [r7, #12]
 759              	.LBE11:
 760              	.LBB12:
 347:Core/Src/stm32l4xx_hal_msp.c ****     /**UART4 GPIO Configuration
 761              		.loc 1 347 5
 762 0166 1F4B     		ldr	r3, .L34+4
 763 0168 DB6C     		ldr	r3, [r3, #76]
 764 016a 1E4A     		ldr	r2, .L34+4
 765 016c 43F00403 		orr	r3, r3, #4
 766 0170 D364     		str	r3, [r2, #76]
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccz8IBU7.s 			page 21


 767 0172 1C4B     		ldr	r3, .L34+4
 768 0174 DB6C     		ldr	r3, [r3, #76]
 769 0176 03F00403 		and	r3, r3, #4
 770 017a BB60     		str	r3, [r7, #8]
 771 017c BB68     		ldr	r3, [r7, #8]
 772              	.LBE12:
 352:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 773              		.loc 1 352 25
 774 017e 0123     		movs	r3, #1
 775 0180 C7F8B430 		str	r3, [r7, #180]
 353:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 776              		.loc 1 353 26
 777 0184 0223     		movs	r3, #2
 778 0186 C7F8B830 		str	r3, [r7, #184]
 354:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 779              		.loc 1 354 26
 780 018a 0023     		movs	r3, #0
 781 018c C7F8BC30 		str	r3, [r7, #188]
 355:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 782              		.loc 1 355 27
 783 0190 0323     		movs	r3, #3
 784 0192 C7F8C030 		str	r3, [r7, #192]
 356:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 785              		.loc 1 356 31
 786 0196 0823     		movs	r3, #8
 787 0198 C7F8C430 		str	r3, [r7, #196]
 357:Core/Src/stm32l4xx_hal_msp.c **** 
 788              		.loc 1 357 5
 789 019c 07F1B403 		add	r3, r7, #180
 790 01a0 1946     		mov	r1, r3
 791 01a2 4FF09040 		mov	r0, #1207959552
 792 01a6 FFF7FEFF 		bl	HAL_GPIO_Init
 359:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 793              		.loc 1 359 25
 794 01aa 4FF40063 		mov	r3, #2048
 795 01ae C7F8B430 		str	r3, [r7, #180]
 360:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 796              		.loc 1 360 26
 797 01b2 0223     		movs	r3, #2
 798 01b4 C7F8B830 		str	r3, [r7, #184]
 361:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 799              		.loc 1 361 26
 800 01b8 0023     		movs	r3, #0
 801 01ba C7F8BC30 		str	r3, [r7, #188]
 362:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 802              		.loc 1 362 27
 803 01be 0323     		movs	r3, #3
 804 01c0 C7F8C030 		str	r3, [r7, #192]
 363:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 805              		.loc 1 363 31
 806 01c4 0823     		movs	r3, #8
 807 01c6 C7F8C430 		str	r3, [r7, #196]
 364:Core/Src/stm32l4xx_hal_msp.c **** 
 808              		.loc 1 364 5
 809 01ca 07F1B403 		add	r3, r7, #180
 810 01ce 1946     		mov	r1, r3
 811 01d0 0948     		ldr	r0, .L34+24
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccz8IBU7.s 			page 22


 812 01d2 FFF7FEFF 		bl	HAL_GPIO_Init
 813              	.L33:
 814              		.loc 1 371 1
 815 01d6 00BF     		nop
 816 01d8 C837     		adds	r7, r7, #200
 817              		.cfi_def_cfa_offset 8
 818 01da BD46     		mov	sp, r7
 819              		.cfi_def_cfa_register 13
 820              		@ sp needed
 821 01dc 80BD     		pop	{r7, pc}
 822              	.L35:
 823 01de 00BF     		.align	2
 824              	.L34:
 825 01e0 00800040 		.word	1073774592
 826 01e4 00100240 		.word	1073876992
 827 01e8 00180048 		.word	1207965696
 828 01ec 00000000 		.word	hdma_lpuart1_rx
 829 01f0 1C000240 		.word	1073872924
 830 01f4 004C0040 		.word	1073761280
 831 01f8 00080048 		.word	1207961600
 832              		.cfi_endproc
 833              	.LFE326:
 835              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 836              		.align	1
 837              		.global	HAL_UART_MspDeInit
 838              		.syntax unified
 839              		.thumb
 840              		.thumb_func
 842              	HAL_UART_MspDeInit:
 843              	.LFB327:
 372:Core/Src/stm32l4xx_hal_msp.c **** 
 373:Core/Src/stm32l4xx_hal_msp.c **** /**
 374:Core/Src/stm32l4xx_hal_msp.c **** * @brief UART MSP De-Initialization
 375:Core/Src/stm32l4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 376:Core/Src/stm32l4xx_hal_msp.c **** * @param huart: UART handle pointer
 377:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 378:Core/Src/stm32l4xx_hal_msp.c **** */
 379:Core/Src/stm32l4xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 380:Core/Src/stm32l4xx_hal_msp.c **** {
 844              		.loc 1 380 1
 845              		.cfi_startproc
 846              		@ args = 0, pretend = 0, frame = 8
 847              		@ frame_needed = 1, uses_anonymous_args = 0
 848 0000 80B5     		push	{r7, lr}
 849              		.cfi_def_cfa_offset 8
 850              		.cfi_offset 7, -8
 851              		.cfi_offset 14, -4
 852 0002 82B0     		sub	sp, sp, #8
 853              		.cfi_def_cfa_offset 16
 854 0004 00AF     		add	r7, sp, #0
 855              		.cfi_def_cfa_register 7
 856 0006 7860     		str	r0, [r7, #4]
 381:Core/Src/stm32l4xx_hal_msp.c ****   if(huart->Instance==LPUART1)
 857              		.loc 1 381 11
 858 0008 7B68     		ldr	r3, [r7, #4]
 859 000a 1B68     		ldr	r3, [r3]
 860              		.loc 1 381 5
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccz8IBU7.s 			page 23


 861 000c 174A     		ldr	r2, .L40
 862 000e 9342     		cmp	r3, r2
 863 0010 13D1     		bne	.L37
 382:Core/Src/stm32l4xx_hal_msp.c ****   {
 383:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN LPUART1_MspDeInit 0 */
 384:Core/Src/stm32l4xx_hal_msp.c **** 
 385:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END LPUART1_MspDeInit 0 */
 386:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 387:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_LPUART1_CLK_DISABLE();
 864              		.loc 1 387 5
 865 0012 174B     		ldr	r3, .L40+4
 866 0014 DB6D     		ldr	r3, [r3, #92]
 867 0016 164A     		ldr	r2, .L40+4
 868 0018 23F00103 		bic	r3, r3, #1
 869 001c D365     		str	r3, [r2, #92]
 388:Core/Src/stm32l4xx_hal_msp.c **** 
 389:Core/Src/stm32l4xx_hal_msp.c ****     /**LPUART1 GPIO Configuration
 390:Core/Src/stm32l4xx_hal_msp.c ****     PG7     ------> LPUART1_TX
 391:Core/Src/stm32l4xx_hal_msp.c ****     PG8     ------> LPUART1_RX
 392:Core/Src/stm32l4xx_hal_msp.c ****     */
 393:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOG, STLINK_TX_Pin|STLINK_RX_Pin);
 870              		.loc 1 393 5
 871 001e 4FF4C071 		mov	r1, #384
 872 0022 1448     		ldr	r0, .L40+8
 873 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 394:Core/Src/stm32l4xx_hal_msp.c **** 
 395:Core/Src/stm32l4xx_hal_msp.c ****     /* LPUART1 DMA DeInit */
 396:Core/Src/stm32l4xx_hal_msp.c ****     HAL_DMA_DeInit(huart->hdmarx);
 874              		.loc 1 396 5
 875 0028 7B68     		ldr	r3, [r7, #4]
 876 002a DB6F     		ldr	r3, [r3, #124]
 877 002c 1846     		mov	r0, r3
 878 002e FFF7FEFF 		bl	HAL_DMA_DeInit
 397:Core/Src/stm32l4xx_hal_msp.c **** 
 398:Core/Src/stm32l4xx_hal_msp.c ****     /* LPUART1 interrupt DeInit */
 399:Core/Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(LPUART1_IRQn);
 879              		.loc 1 399 5
 880 0032 4620     		movs	r0, #70
 881 0034 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 400:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN LPUART1_MspDeInit 1 */
 401:Core/Src/stm32l4xx_hal_msp.c **** 
 402:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END LPUART1_MspDeInit 1 */
 403:Core/Src/stm32l4xx_hal_msp.c ****   }
 404:Core/Src/stm32l4xx_hal_msp.c ****   else if(huart->Instance==UART4)
 405:Core/Src/stm32l4xx_hal_msp.c ****   {
 406:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN UART4_MspDeInit 0 */
 407:Core/Src/stm32l4xx_hal_msp.c **** 
 408:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END UART4_MspDeInit 0 */
 409:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 410:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_UART4_CLK_DISABLE();
 411:Core/Src/stm32l4xx_hal_msp.c **** 
 412:Core/Src/stm32l4xx_hal_msp.c ****     /**UART4 GPIO Configuration
 413:Core/Src/stm32l4xx_hal_msp.c ****     PA0     ------> UART4_TX
 414:Core/Src/stm32l4xx_hal_msp.c ****     PC11     ------> UART4_RX
 415:Core/Src/stm32l4xx_hal_msp.c ****     */
 416:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_0);
 417:Core/Src/stm32l4xx_hal_msp.c **** 
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccz8IBU7.s 			page 24


 418:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOC, GPIO_PIN_11);
 419:Core/Src/stm32l4xx_hal_msp.c **** 
 420:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN UART4_MspDeInit 1 */
 421:Core/Src/stm32l4xx_hal_msp.c **** 
 422:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END UART4_MspDeInit 1 */
 423:Core/Src/stm32l4xx_hal_msp.c ****   }
 424:Core/Src/stm32l4xx_hal_msp.c **** 
 425:Core/Src/stm32l4xx_hal_msp.c **** }
 882              		.loc 1 425 1
 883 0038 14E0     		b	.L39
 884              	.L37:
 404:Core/Src/stm32l4xx_hal_msp.c ****   {
 885              		.loc 1 404 16
 886 003a 7B68     		ldr	r3, [r7, #4]
 887 003c 1B68     		ldr	r3, [r3]
 404:Core/Src/stm32l4xx_hal_msp.c ****   {
 888              		.loc 1 404 10
 889 003e 0E4A     		ldr	r2, .L40+12
 890 0040 9342     		cmp	r3, r2
 891 0042 0FD1     		bne	.L39
 410:Core/Src/stm32l4xx_hal_msp.c **** 
 892              		.loc 1 410 5
 893 0044 0A4B     		ldr	r3, .L40+4
 894 0046 9B6D     		ldr	r3, [r3, #88]
 895 0048 094A     		ldr	r2, .L40+4
 896 004a 23F40023 		bic	r3, r3, #524288
 897 004e 9365     		str	r3, [r2, #88]
 416:Core/Src/stm32l4xx_hal_msp.c **** 
 898              		.loc 1 416 5
 899 0050 0121     		movs	r1, #1
 900 0052 4FF09040 		mov	r0, #1207959552
 901 0056 FFF7FEFF 		bl	HAL_GPIO_DeInit
 418:Core/Src/stm32l4xx_hal_msp.c **** 
 902              		.loc 1 418 5
 903 005a 4FF40061 		mov	r1, #2048
 904 005e 0748     		ldr	r0, .L40+16
 905 0060 FFF7FEFF 		bl	HAL_GPIO_DeInit
 906              	.L39:
 907              		.loc 1 425 1
 908 0064 00BF     		nop
 909 0066 0837     		adds	r7, r7, #8
 910              		.cfi_def_cfa_offset 8
 911 0068 BD46     		mov	sp, r7
 912              		.cfi_def_cfa_register 13
 913              		@ sp needed
 914 006a 80BD     		pop	{r7, pc}
 915              	.L41:
 916              		.align	2
 917              	.L40:
 918 006c 00800040 		.word	1073774592
 919 0070 00100240 		.word	1073876992
 920 0074 00180048 		.word	1207965696
 921 0078 004C0040 		.word	1073761280
 922 007c 00080048 		.word	1207961600
 923              		.cfi_endproc
 924              	.LFE327:
 926              		.section	.text.HAL_RNG_MspInit,"ax",%progbits
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccz8IBU7.s 			page 25


 927              		.align	1
 928              		.global	HAL_RNG_MspInit
 929              		.syntax unified
 930              		.thumb
 931              		.thumb_func
 933              	HAL_RNG_MspInit:
 934              	.LFB328:
 426:Core/Src/stm32l4xx_hal_msp.c **** 
 427:Core/Src/stm32l4xx_hal_msp.c **** /**
 428:Core/Src/stm32l4xx_hal_msp.c **** * @brief RNG MSP Initialization
 429:Core/Src/stm32l4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 430:Core/Src/stm32l4xx_hal_msp.c **** * @param hrng: RNG handle pointer
 431:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 432:Core/Src/stm32l4xx_hal_msp.c **** */
 433:Core/Src/stm32l4xx_hal_msp.c **** void HAL_RNG_MspInit(RNG_HandleTypeDef* hrng)
 434:Core/Src/stm32l4xx_hal_msp.c **** {
 935              		.loc 1 434 1
 936              		.cfi_startproc
 937              		@ args = 0, pretend = 0, frame = 168
 938              		@ frame_needed = 1, uses_anonymous_args = 0
 939 0000 80B5     		push	{r7, lr}
 940              		.cfi_def_cfa_offset 8
 941              		.cfi_offset 7, -8
 942              		.cfi_offset 14, -4
 943 0002 AAB0     		sub	sp, sp, #168
 944              		.cfi_def_cfa_offset 176
 945 0004 00AF     		add	r7, sp, #0
 946              		.cfi_def_cfa_register 7
 947 0006 7860     		str	r0, [r7, #4]
 435:Core/Src/stm32l4xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 948              		.loc 1 435 28
 949 0008 07F11003 		add	r3, r7, #16
 950 000c 9822     		movs	r2, #152
 951 000e 0021     		movs	r1, #0
 952 0010 1846     		mov	r0, r3
 953 0012 FFF7FEFF 		bl	memset
 436:Core/Src/stm32l4xx_hal_msp.c ****   if(hrng->Instance==RNG)
 954              		.loc 1 436 10
 955 0016 7B68     		ldr	r3, [r7, #4]
 956 0018 1B68     		ldr	r3, [r3]
 957              		.loc 1 436 5
 958 001a 114A     		ldr	r2, .L46
 959 001c 9342     		cmp	r3, r2
 960 001e 1BD1     		bne	.L45
 437:Core/Src/stm32l4xx_hal_msp.c ****   {
 438:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN RNG_MspInit 0 */
 439:Core/Src/stm32l4xx_hal_msp.c **** 
 440:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END RNG_MspInit 0 */
 441:Core/Src/stm32l4xx_hal_msp.c **** 
 442:Core/Src/stm32l4xx_hal_msp.c ****   /** Initializes the peripherals clock
 443:Core/Src/stm32l4xx_hal_msp.c ****   */
 444:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RNG;
 961              		.loc 1 444 40
 962 0020 4FF48023 		mov	r3, #262144
 963 0024 3B61     		str	r3, [r7, #16]
 445:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.RngClockSelection = RCC_RNGCLKSOURCE_HSI48;
 964              		.loc 1 445 37
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccz8IBU7.s 			page 26


 965 0026 0023     		movs	r3, #0
 966 0028 C7F88C30 		str	r3, [r7, #140]
 446:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 967              		.loc 1 446 9
 968 002c 07F11003 		add	r3, r7, #16
 969 0030 1846     		mov	r0, r3
 970 0032 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 971 0036 0346     		mov	r3, r0
 972              		.loc 1 446 8
 973 0038 002B     		cmp	r3, #0
 974 003a 01D0     		beq	.L44
 447:Core/Src/stm32l4xx_hal_msp.c ****     {
 448:Core/Src/stm32l4xx_hal_msp.c ****       Error_Handler();
 975              		.loc 1 448 7
 976 003c FFF7FEFF 		bl	Error_Handler
 977              	.L44:
 978              	.LBB13:
 449:Core/Src/stm32l4xx_hal_msp.c ****     }
 450:Core/Src/stm32l4xx_hal_msp.c **** 
 451:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
 452:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_RNG_CLK_ENABLE();
 979              		.loc 1 452 5
 980 0040 084B     		ldr	r3, .L46+4
 981 0042 DB6C     		ldr	r3, [r3, #76]
 982 0044 074A     		ldr	r2, .L46+4
 983 0046 43F48023 		orr	r3, r3, #262144
 984 004a D364     		str	r3, [r2, #76]
 985 004c 054B     		ldr	r3, .L46+4
 986 004e DB6C     		ldr	r3, [r3, #76]
 987 0050 03F48023 		and	r3, r3, #262144
 988 0054 FB60     		str	r3, [r7, #12]
 989 0056 FB68     		ldr	r3, [r7, #12]
 990              	.L45:
 991              	.LBE13:
 453:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN RNG_MspInit 1 */
 454:Core/Src/stm32l4xx_hal_msp.c **** 
 455:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END RNG_MspInit 1 */
 456:Core/Src/stm32l4xx_hal_msp.c ****   }
 457:Core/Src/stm32l4xx_hal_msp.c **** 
 458:Core/Src/stm32l4xx_hal_msp.c **** }
 992              		.loc 1 458 1
 993 0058 00BF     		nop
 994 005a A837     		adds	r7, r7, #168
 995              		.cfi_def_cfa_offset 8
 996 005c BD46     		mov	sp, r7
 997              		.cfi_def_cfa_register 13
 998              		@ sp needed
 999 005e 80BD     		pop	{r7, pc}
 1000              	.L47:
 1001              		.align	2
 1002              	.L46:
 1003 0060 00080650 		.word	1342572544
 1004 0064 00100240 		.word	1073876992
 1005              		.cfi_endproc
 1006              	.LFE328:
 1008              		.section	.text.HAL_RNG_MspDeInit,"ax",%progbits
 1009              		.align	1
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccz8IBU7.s 			page 27


 1010              		.global	HAL_RNG_MspDeInit
 1011              		.syntax unified
 1012              		.thumb
 1013              		.thumb_func
 1015              	HAL_RNG_MspDeInit:
 1016              	.LFB329:
 459:Core/Src/stm32l4xx_hal_msp.c **** 
 460:Core/Src/stm32l4xx_hal_msp.c **** /**
 461:Core/Src/stm32l4xx_hal_msp.c **** * @brief RNG MSP De-Initialization
 462:Core/Src/stm32l4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 463:Core/Src/stm32l4xx_hal_msp.c **** * @param hrng: RNG handle pointer
 464:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 465:Core/Src/stm32l4xx_hal_msp.c **** */
 466:Core/Src/stm32l4xx_hal_msp.c **** void HAL_RNG_MspDeInit(RNG_HandleTypeDef* hrng)
 467:Core/Src/stm32l4xx_hal_msp.c **** {
 1017              		.loc 1 467 1
 1018              		.cfi_startproc
 1019              		@ args = 0, pretend = 0, frame = 8
 1020              		@ frame_needed = 1, uses_anonymous_args = 0
 1021              		@ link register save eliminated.
 1022 0000 80B4     		push	{r7}
 1023              		.cfi_def_cfa_offset 4
 1024              		.cfi_offset 7, -4
 1025 0002 83B0     		sub	sp, sp, #12
 1026              		.cfi_def_cfa_offset 16
 1027 0004 00AF     		add	r7, sp, #0
 1028              		.cfi_def_cfa_register 7
 1029 0006 7860     		str	r0, [r7, #4]
 468:Core/Src/stm32l4xx_hal_msp.c ****   if(hrng->Instance==RNG)
 1030              		.loc 1 468 10
 1031 0008 7B68     		ldr	r3, [r7, #4]
 1032 000a 1B68     		ldr	r3, [r3]
 1033              		.loc 1 468 5
 1034 000c 074A     		ldr	r2, .L51
 1035 000e 9342     		cmp	r3, r2
 1036 0010 05D1     		bne	.L50
 469:Core/Src/stm32l4xx_hal_msp.c ****   {
 470:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN RNG_MspDeInit 0 */
 471:Core/Src/stm32l4xx_hal_msp.c **** 
 472:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END RNG_MspDeInit 0 */
 473:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 474:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_RNG_CLK_DISABLE();
 1037              		.loc 1 474 5
 1038 0012 074B     		ldr	r3, .L51+4
 1039 0014 DB6C     		ldr	r3, [r3, #76]
 1040 0016 064A     		ldr	r2, .L51+4
 1041 0018 23F48023 		bic	r3, r3, #262144
 1042 001c D364     		str	r3, [r2, #76]
 1043              	.L50:
 475:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN RNG_MspDeInit 1 */
 476:Core/Src/stm32l4xx_hal_msp.c **** 
 477:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END RNG_MspDeInit 1 */
 478:Core/Src/stm32l4xx_hal_msp.c ****   }
 479:Core/Src/stm32l4xx_hal_msp.c **** 
 480:Core/Src/stm32l4xx_hal_msp.c **** }
 1044              		.loc 1 480 1
 1045 001e 00BF     		nop
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccz8IBU7.s 			page 28


 1046 0020 0C37     		adds	r7, r7, #12
 1047              		.cfi_def_cfa_offset 4
 1048 0022 BD46     		mov	sp, r7
 1049              		.cfi_def_cfa_register 13
 1050              		@ sp needed
 1051 0024 5DF8047B 		ldr	r7, [sp], #4
 1052              		.cfi_restore 7
 1053              		.cfi_def_cfa_offset 0
 1054 0028 7047     		bx	lr
 1055              	.L52:
 1056 002a 00BF     		.align	2
 1057              	.L51:
 1058 002c 00080650 		.word	1342572544
 1059 0030 00100240 		.word	1073876992
 1060              		.cfi_endproc
 1061              	.LFE329:
 1063              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
 1064              		.align	1
 1065              		.global	HAL_SPI_MspInit
 1066              		.syntax unified
 1067              		.thumb
 1068              		.thumb_func
 1070              	HAL_SPI_MspInit:
 1071              	.LFB330:
 481:Core/Src/stm32l4xx_hal_msp.c **** 
 482:Core/Src/stm32l4xx_hal_msp.c **** /**
 483:Core/Src/stm32l4xx_hal_msp.c **** * @brief SPI MSP Initialization
 484:Core/Src/stm32l4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 485:Core/Src/stm32l4xx_hal_msp.c **** * @param hspi: SPI handle pointer
 486:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 487:Core/Src/stm32l4xx_hal_msp.c **** */
 488:Core/Src/stm32l4xx_hal_msp.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
 489:Core/Src/stm32l4xx_hal_msp.c **** {
 1072              		.loc 1 489 1
 1073              		.cfi_startproc
 1074              		@ args = 0, pretend = 0, frame = 40
 1075              		@ frame_needed = 1, uses_anonymous_args = 0
 1076 0000 80B5     		push	{r7, lr}
 1077              		.cfi_def_cfa_offset 8
 1078              		.cfi_offset 7, -8
 1079              		.cfi_offset 14, -4
 1080 0002 8AB0     		sub	sp, sp, #40
 1081              		.cfi_def_cfa_offset 48
 1082 0004 00AF     		add	r7, sp, #0
 1083              		.cfi_def_cfa_register 7
 1084 0006 7860     		str	r0, [r7, #4]
 490:Core/Src/stm32l4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 1085              		.loc 1 490 20
 1086 0008 07F11403 		add	r3, r7, #20
 1087 000c 0022     		movs	r2, #0
 1088 000e 1A60     		str	r2, [r3]
 1089 0010 5A60     		str	r2, [r3, #4]
 1090 0012 9A60     		str	r2, [r3, #8]
 1091 0014 DA60     		str	r2, [r3, #12]
 1092 0016 1A61     		str	r2, [r3, #16]
 491:Core/Src/stm32l4xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 1093              		.loc 1 491 10
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccz8IBU7.s 			page 29


 1094 0018 7B68     		ldr	r3, [r7, #4]
 1095 001a 1B68     		ldr	r3, [r3]
 1096              		.loc 1 491 5
 1097 001c 264A     		ldr	r2, .L56
 1098 001e 9342     		cmp	r3, r2
 1099 0020 45D1     		bne	.L55
 1100              	.LBB14:
 492:Core/Src/stm32l4xx_hal_msp.c ****   {
 493:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 0 */
 494:Core/Src/stm32l4xx_hal_msp.c **** 
 495:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 0 */
 496:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
 497:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_ENABLE();
 1101              		.loc 1 497 5
 1102 0022 264B     		ldr	r3, .L56+4
 1103 0024 1B6E     		ldr	r3, [r3, #96]
 1104 0026 254A     		ldr	r2, .L56+4
 1105 0028 43F48053 		orr	r3, r3, #4096
 1106 002c 1366     		str	r3, [r2, #96]
 1107 002e 234B     		ldr	r3, .L56+4
 1108 0030 1B6E     		ldr	r3, [r3, #96]
 1109 0032 03F48053 		and	r3, r3, #4096
 1110 0036 3B61     		str	r3, [r7, #16]
 1111 0038 3B69     		ldr	r3, [r7, #16]
 1112              	.LBE14:
 1113              	.LBB15:
 498:Core/Src/stm32l4xx_hal_msp.c **** 
 499:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 1114              		.loc 1 499 5
 1115 003a 204B     		ldr	r3, .L56+4
 1116 003c DB6C     		ldr	r3, [r3, #76]
 1117 003e 1F4A     		ldr	r2, .L56+4
 1118 0040 43F00103 		orr	r3, r3, #1
 1119 0044 D364     		str	r3, [r2, #76]
 1120 0046 1D4B     		ldr	r3, .L56+4
 1121 0048 DB6C     		ldr	r3, [r3, #76]
 1122 004a 03F00103 		and	r3, r3, #1
 1123 004e FB60     		str	r3, [r7, #12]
 1124 0050 FB68     		ldr	r3, [r7, #12]
 1125              	.LBE15:
 1126              	.LBB16:
 500:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOE_CLK_ENABLE();
 1127              		.loc 1 500 5
 1128 0052 1A4B     		ldr	r3, .L56+4
 1129 0054 DB6C     		ldr	r3, [r3, #76]
 1130 0056 194A     		ldr	r2, .L56+4
 1131 0058 43F01003 		orr	r3, r3, #16
 1132 005c D364     		str	r3, [r2, #76]
 1133 005e 174B     		ldr	r3, .L56+4
 1134 0060 DB6C     		ldr	r3, [r3, #76]
 1135 0062 03F01003 		and	r3, r3, #16
 1136 0066 BB60     		str	r3, [r7, #8]
 1137 0068 BB68     		ldr	r3, [r7, #8]
 1138              	.LBE16:
 501:Core/Src/stm32l4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 502:Core/Src/stm32l4xx_hal_msp.c ****     PA6     ------> SPI1_MISO
 503:Core/Src/stm32l4xx_hal_msp.c ****     PE13     ------> SPI1_SCK
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccz8IBU7.s 			page 30


 504:Core/Src/stm32l4xx_hal_msp.c ****     PE15     ------> SPI1_MOSI
 505:Core/Src/stm32l4xx_hal_msp.c ****     */
 506:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6;
 1139              		.loc 1 506 25
 1140 006a 4023     		movs	r3, #64
 1141 006c 7B61     		str	r3, [r7, #20]
 507:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1142              		.loc 1 507 26
 1143 006e 0223     		movs	r3, #2
 1144 0070 BB61     		str	r3, [r7, #24]
 508:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1145              		.loc 1 508 26
 1146 0072 0023     		movs	r3, #0
 1147 0074 FB61     		str	r3, [r7, #28]
 509:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1148              		.loc 1 509 27
 1149 0076 0323     		movs	r3, #3
 1150 0078 3B62     		str	r3, [r7, #32]
 510:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 1151              		.loc 1 510 31
 1152 007a 0523     		movs	r3, #5
 1153 007c 7B62     		str	r3, [r7, #36]
 511:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1154              		.loc 1 511 5
 1155 007e 07F11403 		add	r3, r7, #20
 1156 0082 1946     		mov	r1, r3
 1157 0084 4FF09040 		mov	r0, #1207959552
 1158 0088 FFF7FEFF 		bl	HAL_GPIO_Init
 512:Core/Src/stm32l4xx_hal_msp.c **** 
 513:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 1159              		.loc 1 513 25
 1160 008c 4FF42043 		mov	r3, #40960
 1161 0090 7B61     		str	r3, [r7, #20]
 514:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1162              		.loc 1 514 26
 1163 0092 0223     		movs	r3, #2
 1164 0094 BB61     		str	r3, [r7, #24]
 515:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1165              		.loc 1 515 26
 1166 0096 0023     		movs	r3, #0
 1167 0098 FB61     		str	r3, [r7, #28]
 516:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1168              		.loc 1 516 27
 1169 009a 0323     		movs	r3, #3
 1170 009c 3B62     		str	r3, [r7, #32]
 517:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 1171              		.loc 1 517 31
 1172 009e 0523     		movs	r3, #5
 1173 00a0 7B62     		str	r3, [r7, #36]
 518:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 1174              		.loc 1 518 5
 1175 00a2 07F11403 		add	r3, r7, #20
 1176 00a6 1946     		mov	r1, r3
 1177 00a8 0548     		ldr	r0, .L56+8
 1178 00aa FFF7FEFF 		bl	HAL_GPIO_Init
 1179              	.L55:
 519:Core/Src/stm32l4xx_hal_msp.c **** 
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccz8IBU7.s 			page 31


 520:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 1 */
 521:Core/Src/stm32l4xx_hal_msp.c **** 
 522:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 1 */
 523:Core/Src/stm32l4xx_hal_msp.c ****   }
 524:Core/Src/stm32l4xx_hal_msp.c **** 
 525:Core/Src/stm32l4xx_hal_msp.c **** }
 1180              		.loc 1 525 1
 1181 00ae 00BF     		nop
 1182 00b0 2837     		adds	r7, r7, #40
 1183              		.cfi_def_cfa_offset 8
 1184 00b2 BD46     		mov	sp, r7
 1185              		.cfi_def_cfa_register 13
 1186              		@ sp needed
 1187 00b4 80BD     		pop	{r7, pc}
 1188              	.L57:
 1189 00b6 00BF     		.align	2
 1190              	.L56:
 1191 00b8 00300140 		.word	1073819648
 1192 00bc 00100240 		.word	1073876992
 1193 00c0 00100048 		.word	1207963648
 1194              		.cfi_endproc
 1195              	.LFE330:
 1197              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 1198              		.align	1
 1199              		.global	HAL_SPI_MspDeInit
 1200              		.syntax unified
 1201              		.thumb
 1202              		.thumb_func
 1204              	HAL_SPI_MspDeInit:
 1205              	.LFB331:
 526:Core/Src/stm32l4xx_hal_msp.c **** 
 527:Core/Src/stm32l4xx_hal_msp.c **** /**
 528:Core/Src/stm32l4xx_hal_msp.c **** * @brief SPI MSP De-Initialization
 529:Core/Src/stm32l4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 530:Core/Src/stm32l4xx_hal_msp.c **** * @param hspi: SPI handle pointer
 531:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 532:Core/Src/stm32l4xx_hal_msp.c **** */
 533:Core/Src/stm32l4xx_hal_msp.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
 534:Core/Src/stm32l4xx_hal_msp.c **** {
 1206              		.loc 1 534 1
 1207              		.cfi_startproc
 1208              		@ args = 0, pretend = 0, frame = 8
 1209              		@ frame_needed = 1, uses_anonymous_args = 0
 1210 0000 80B5     		push	{r7, lr}
 1211              		.cfi_def_cfa_offset 8
 1212              		.cfi_offset 7, -8
 1213              		.cfi_offset 14, -4
 1214 0002 82B0     		sub	sp, sp, #8
 1215              		.cfi_def_cfa_offset 16
 1216 0004 00AF     		add	r7, sp, #0
 1217              		.cfi_def_cfa_register 7
 1218 0006 7860     		str	r0, [r7, #4]
 535:Core/Src/stm32l4xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 1219              		.loc 1 535 10
 1220 0008 7B68     		ldr	r3, [r7, #4]
 1221 000a 1B68     		ldr	r3, [r3]
 1222              		.loc 1 535 5
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccz8IBU7.s 			page 32


 1223 000c 0B4A     		ldr	r2, .L61
 1224 000e 9342     		cmp	r3, r2
 1225 0010 0FD1     		bne	.L60
 536:Core/Src/stm32l4xx_hal_msp.c ****   {
 537:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 0 */
 538:Core/Src/stm32l4xx_hal_msp.c **** 
 539:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END SPI1_MspDeInit 0 */
 540:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 541:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_DISABLE();
 1226              		.loc 1 541 5
 1227 0012 0B4B     		ldr	r3, .L61+4
 1228 0014 1B6E     		ldr	r3, [r3, #96]
 1229 0016 0A4A     		ldr	r2, .L61+4
 1230 0018 23F48053 		bic	r3, r3, #4096
 1231 001c 1366     		str	r3, [r2, #96]
 542:Core/Src/stm32l4xx_hal_msp.c **** 
 543:Core/Src/stm32l4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 544:Core/Src/stm32l4xx_hal_msp.c ****     PA6     ------> SPI1_MISO
 545:Core/Src/stm32l4xx_hal_msp.c ****     PE13     ------> SPI1_SCK
 546:Core/Src/stm32l4xx_hal_msp.c ****     PE15     ------> SPI1_MOSI
 547:Core/Src/stm32l4xx_hal_msp.c ****     */
 548:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_6);
 1232              		.loc 1 548 5
 1233 001e 4021     		movs	r1, #64
 1234 0020 4FF09040 		mov	r0, #1207959552
 1235 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 549:Core/Src/stm32l4xx_hal_msp.c **** 
 550:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOE, GPIO_PIN_13|GPIO_PIN_15);
 1236              		.loc 1 550 5
 1237 0028 4FF42041 		mov	r1, #40960
 1238 002c 0548     		ldr	r0, .L61+8
 1239 002e FFF7FEFF 		bl	HAL_GPIO_DeInit
 1240              	.L60:
 551:Core/Src/stm32l4xx_hal_msp.c **** 
 552:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 1 */
 553:Core/Src/stm32l4xx_hal_msp.c **** 
 554:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END SPI1_MspDeInit 1 */
 555:Core/Src/stm32l4xx_hal_msp.c ****   }
 556:Core/Src/stm32l4xx_hal_msp.c **** 
 557:Core/Src/stm32l4xx_hal_msp.c **** }
 1241              		.loc 1 557 1
 1242 0032 00BF     		nop
 1243 0034 0837     		adds	r7, r7, #8
 1244              		.cfi_def_cfa_offset 8
 1245 0036 BD46     		mov	sp, r7
 1246              		.cfi_def_cfa_register 13
 1247              		@ sp needed
 1248 0038 80BD     		pop	{r7, pc}
 1249              	.L62:
 1250 003a 00BF     		.align	2
 1251              	.L61:
 1252 003c 00300140 		.word	1073819648
 1253 0040 00100240 		.word	1073876992
 1254 0044 00100048 		.word	1207963648
 1255              		.cfi_endproc
 1256              	.LFE331:
 1258              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccz8IBU7.s 			page 33


 1259              		.align	1
 1260              		.global	HAL_TIM_Base_MspInit
 1261              		.syntax unified
 1262              		.thumb
 1263              		.thumb_func
 1265              	HAL_TIM_Base_MspInit:
 1266              	.LFB332:
 558:Core/Src/stm32l4xx_hal_msp.c **** 
 559:Core/Src/stm32l4xx_hal_msp.c **** /**
 560:Core/Src/stm32l4xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
 561:Core/Src/stm32l4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 562:Core/Src/stm32l4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 563:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 564:Core/Src/stm32l4xx_hal_msp.c **** */
 565:Core/Src/stm32l4xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
 566:Core/Src/stm32l4xx_hal_msp.c **** {
 1267              		.loc 1 566 1
 1268              		.cfi_startproc
 1269              		@ args = 0, pretend = 0, frame = 24
 1270              		@ frame_needed = 1, uses_anonymous_args = 0
 1271              		@ link register save eliminated.
 1272 0000 80B4     		push	{r7}
 1273              		.cfi_def_cfa_offset 4
 1274              		.cfi_offset 7, -4
 1275 0002 87B0     		sub	sp, sp, #28
 1276              		.cfi_def_cfa_offset 32
 1277 0004 00AF     		add	r7, sp, #0
 1278              		.cfi_def_cfa_register 7
 1279 0006 7860     		str	r0, [r7, #4]
 567:Core/Src/stm32l4xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
 1280              		.loc 1 567 15
 1281 0008 7B68     		ldr	r3, [r7, #4]
 1282 000a 1B68     		ldr	r3, [r3]
 1283              		.loc 1 567 5
 1284 000c B3F1804F 		cmp	r3, #1073741824
 1285 0010 0CD1     		bne	.L64
 1286              	.LBB17:
 568:Core/Src/stm32l4xx_hal_msp.c ****   {
 569:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 570:Core/Src/stm32l4xx_hal_msp.c **** 
 571:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 0 */
 572:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
 573:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 1287              		.loc 1 573 5
 1288 0012 244B     		ldr	r3, .L69
 1289 0014 9B6D     		ldr	r3, [r3, #88]
 1290 0016 234A     		ldr	r2, .L69
 1291 0018 43F00103 		orr	r3, r3, #1
 1292 001c 9365     		str	r3, [r2, #88]
 1293 001e 214B     		ldr	r3, .L69
 1294 0020 9B6D     		ldr	r3, [r3, #88]
 1295 0022 03F00103 		and	r3, r3, #1
 1296 0026 7B61     		str	r3, [r7, #20]
 1297 0028 7B69     		ldr	r3, [r7, #20]
 1298              	.LBE17:
 574:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 575:Core/Src/stm32l4xx_hal_msp.c **** 
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccz8IBU7.s 			page 34


 576:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 1 */
 577:Core/Src/stm32l4xx_hal_msp.c ****   }
 578:Core/Src/stm32l4xx_hal_msp.c ****   else if(htim_base->Instance==TIM3)
 579:Core/Src/stm32l4xx_hal_msp.c ****   {
 580:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
 581:Core/Src/stm32l4xx_hal_msp.c **** 
 582:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 0 */
 583:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
 584:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
 585:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 586:Core/Src/stm32l4xx_hal_msp.c **** 
 587:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 1 */
 588:Core/Src/stm32l4xx_hal_msp.c ****   }
 589:Core/Src/stm32l4xx_hal_msp.c ****   else if(htim_base->Instance==TIM4)
 590:Core/Src/stm32l4xx_hal_msp.c ****   {
 591:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspInit 0 */
 592:Core/Src/stm32l4xx_hal_msp.c **** 
 593:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM4_MspInit 0 */
 594:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
 595:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_TIM4_CLK_ENABLE();
 596:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 597:Core/Src/stm32l4xx_hal_msp.c **** 
 598:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM4_MspInit 1 */
 599:Core/Src/stm32l4xx_hal_msp.c ****   }
 600:Core/Src/stm32l4xx_hal_msp.c ****   else if(htim_base->Instance==TIM5)
 601:Core/Src/stm32l4xx_hal_msp.c ****   {
 602:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspInit 0 */
 603:Core/Src/stm32l4xx_hal_msp.c **** 
 604:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM5_MspInit 0 */
 605:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
 606:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_TIM5_CLK_ENABLE();
 607:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 608:Core/Src/stm32l4xx_hal_msp.c **** 
 609:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM5_MspInit 1 */
 610:Core/Src/stm32l4xx_hal_msp.c ****   }
 611:Core/Src/stm32l4xx_hal_msp.c **** 
 612:Core/Src/stm32l4xx_hal_msp.c **** }
 1299              		.loc 1 612 1
 1300 002a 34E0     		b	.L68
 1301              	.L64:
 578:Core/Src/stm32l4xx_hal_msp.c ****   {
 1302              		.loc 1 578 20
 1303 002c 7B68     		ldr	r3, [r7, #4]
 1304 002e 1B68     		ldr	r3, [r3]
 578:Core/Src/stm32l4xx_hal_msp.c ****   {
 1305              		.loc 1 578 10
 1306 0030 1D4A     		ldr	r2, .L69+4
 1307 0032 9342     		cmp	r3, r2
 1308 0034 0CD1     		bne	.L66
 1309              	.LBB18:
 584:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 1310              		.loc 1 584 5
 1311 0036 1B4B     		ldr	r3, .L69
 1312 0038 9B6D     		ldr	r3, [r3, #88]
 1313 003a 1A4A     		ldr	r2, .L69
 1314 003c 43F00203 		orr	r3, r3, #2
 1315 0040 9365     		str	r3, [r2, #88]
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccz8IBU7.s 			page 35


 1316 0042 184B     		ldr	r3, .L69
 1317 0044 9B6D     		ldr	r3, [r3, #88]
 1318 0046 03F00203 		and	r3, r3, #2
 1319 004a 3B61     		str	r3, [r7, #16]
 1320 004c 3B69     		ldr	r3, [r7, #16]
 1321              	.LBE18:
 1322              		.loc 1 612 1
 1323 004e 22E0     		b	.L68
 1324              	.L66:
 589:Core/Src/stm32l4xx_hal_msp.c ****   {
 1325              		.loc 1 589 20
 1326 0050 7B68     		ldr	r3, [r7, #4]
 1327 0052 1B68     		ldr	r3, [r3]
 589:Core/Src/stm32l4xx_hal_msp.c ****   {
 1328              		.loc 1 589 10
 1329 0054 154A     		ldr	r2, .L69+8
 1330 0056 9342     		cmp	r3, r2
 1331 0058 0CD1     		bne	.L67
 1332              	.LBB19:
 595:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 1333              		.loc 1 595 5
 1334 005a 124B     		ldr	r3, .L69
 1335 005c 9B6D     		ldr	r3, [r3, #88]
 1336 005e 114A     		ldr	r2, .L69
 1337 0060 43F00403 		orr	r3, r3, #4
 1338 0064 9365     		str	r3, [r2, #88]
 1339 0066 0F4B     		ldr	r3, .L69
 1340 0068 9B6D     		ldr	r3, [r3, #88]
 1341 006a 03F00403 		and	r3, r3, #4
 1342 006e FB60     		str	r3, [r7, #12]
 1343 0070 FB68     		ldr	r3, [r7, #12]
 1344              	.LBE19:
 1345              		.loc 1 612 1
 1346 0072 10E0     		b	.L68
 1347              	.L67:
 600:Core/Src/stm32l4xx_hal_msp.c ****   {
 1348              		.loc 1 600 20
 1349 0074 7B68     		ldr	r3, [r7, #4]
 1350 0076 1B68     		ldr	r3, [r3]
 600:Core/Src/stm32l4xx_hal_msp.c ****   {
 1351              		.loc 1 600 10
 1352 0078 0D4A     		ldr	r2, .L69+12
 1353 007a 9342     		cmp	r3, r2
 1354 007c 0BD1     		bne	.L68
 1355              	.LBB20:
 606:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 1356              		.loc 1 606 5
 1357 007e 094B     		ldr	r3, .L69
 1358 0080 9B6D     		ldr	r3, [r3, #88]
 1359 0082 084A     		ldr	r2, .L69
 1360 0084 43F00803 		orr	r3, r3, #8
 1361 0088 9365     		str	r3, [r2, #88]
 1362 008a 064B     		ldr	r3, .L69
 1363 008c 9B6D     		ldr	r3, [r3, #88]
 1364 008e 03F00803 		and	r3, r3, #8
 1365 0092 BB60     		str	r3, [r7, #8]
 1366 0094 BB68     		ldr	r3, [r7, #8]
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccz8IBU7.s 			page 36


 1367              	.L68:
 1368              	.LBE20:
 1369              		.loc 1 612 1
 1370 0096 00BF     		nop
 1371 0098 1C37     		adds	r7, r7, #28
 1372              		.cfi_def_cfa_offset 4
 1373 009a BD46     		mov	sp, r7
 1374              		.cfi_def_cfa_register 13
 1375              		@ sp needed
 1376 009c 5DF8047B 		ldr	r7, [sp], #4
 1377              		.cfi_restore 7
 1378              		.cfi_def_cfa_offset 0
 1379 00a0 7047     		bx	lr
 1380              	.L70:
 1381 00a2 00BF     		.align	2
 1382              	.L69:
 1383 00a4 00100240 		.word	1073876992
 1384 00a8 00040040 		.word	1073742848
 1385 00ac 00080040 		.word	1073743872
 1386 00b0 000C0040 		.word	1073744896
 1387              		.cfi_endproc
 1388              	.LFE332:
 1390              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 1391              		.align	1
 1392              		.global	HAL_TIM_MspPostInit
 1393              		.syntax unified
 1394              		.thumb
 1395              		.thumb_func
 1397              	HAL_TIM_MspPostInit:
 1398              	.LFB333:
 613:Core/Src/stm32l4xx_hal_msp.c **** 
 614:Core/Src/stm32l4xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
 615:Core/Src/stm32l4xx_hal_msp.c **** {
 1399              		.loc 1 615 1
 1400              		.cfi_startproc
 1401              		@ args = 0, pretend = 0, frame = 40
 1402              		@ frame_needed = 1, uses_anonymous_args = 0
 1403 0000 80B5     		push	{r7, lr}
 1404              		.cfi_def_cfa_offset 8
 1405              		.cfi_offset 7, -8
 1406              		.cfi_offset 14, -4
 1407 0002 8AB0     		sub	sp, sp, #40
 1408              		.cfi_def_cfa_offset 48
 1409 0004 00AF     		add	r7, sp, #0
 1410              		.cfi_def_cfa_register 7
 1411 0006 7860     		str	r0, [r7, #4]
 616:Core/Src/stm32l4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 1412              		.loc 1 616 20
 1413 0008 07F11403 		add	r3, r7, #20
 1414 000c 0022     		movs	r2, #0
 1415 000e 1A60     		str	r2, [r3]
 1416 0010 5A60     		str	r2, [r3, #4]
 1417 0012 9A60     		str	r2, [r3, #8]
 1418 0014 DA60     		str	r2, [r3, #12]
 1419 0016 1A61     		str	r2, [r3, #16]
 617:Core/Src/stm32l4xx_hal_msp.c ****   if(htim->Instance==TIM2)
 1420              		.loc 1 617 10
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccz8IBU7.s 			page 37


 1421 0018 7B68     		ldr	r3, [r7, #4]
 1422 001a 1B68     		ldr	r3, [r3]
 1423              		.loc 1 617 5
 1424 001c B3F1804F 		cmp	r3, #1073741824
 1425 0020 1DD1     		bne	.L72
 1426              	.LBB21:
 618:Core/Src/stm32l4xx_hal_msp.c ****   {
 619:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspPostInit 0 */
 620:Core/Src/stm32l4xx_hal_msp.c **** 
 621:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM2_MspPostInit 0 */
 622:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 1427              		.loc 1 622 5
 1428 0022 214B     		ldr	r3, .L75
 1429 0024 DB6C     		ldr	r3, [r3, #76]
 1430 0026 204A     		ldr	r2, .L75
 1431 0028 43F00103 		orr	r3, r3, #1
 1432 002c D364     		str	r3, [r2, #76]
 1433 002e 1E4B     		ldr	r3, .L75
 1434 0030 DB6C     		ldr	r3, [r3, #76]
 1435 0032 03F00103 		and	r3, r3, #1
 1436 0036 3B61     		str	r3, [r7, #16]
 1437 0038 3B69     		ldr	r3, [r7, #16]
 1438              	.LBE21:
 623:Core/Src/stm32l4xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 624:Core/Src/stm32l4xx_hal_msp.c ****     PA1     ------> TIM2_CH2
 625:Core/Src/stm32l4xx_hal_msp.c ****     PA5     ------> TIM2_CH1
 626:Core/Src/stm32l4xx_hal_msp.c ****     */
 627:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_5;
 1439              		.loc 1 627 25
 1440 003a 2223     		movs	r3, #34
 1441 003c 7B61     		str	r3, [r7, #20]
 628:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1442              		.loc 1 628 26
 1443 003e 0223     		movs	r3, #2
 1444 0040 BB61     		str	r3, [r7, #24]
 629:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1445              		.loc 1 629 26
 1446 0042 0023     		movs	r3, #0
 1447 0044 FB61     		str	r3, [r7, #28]
 630:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1448              		.loc 1 630 27
 1449 0046 0023     		movs	r3, #0
 1450 0048 3B62     		str	r3, [r7, #32]
 631:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 1451              		.loc 1 631 31
 1452 004a 0123     		movs	r3, #1
 1453 004c 7B62     		str	r3, [r7, #36]
 632:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1454              		.loc 1 632 5
 1455 004e 07F11403 		add	r3, r7, #20
 1456 0052 1946     		mov	r1, r3
 1457 0054 4FF09040 		mov	r0, #1207959552
 1458 0058 FFF7FEFF 		bl	HAL_GPIO_Init
 633:Core/Src/stm32l4xx_hal_msp.c **** 
 634:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspPostInit 1 */
 635:Core/Src/stm32l4xx_hal_msp.c **** 
 636:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM2_MspPostInit 1 */
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccz8IBU7.s 			page 38


 637:Core/Src/stm32l4xx_hal_msp.c ****   }
 638:Core/Src/stm32l4xx_hal_msp.c ****   else if(htim->Instance==TIM3)
 639:Core/Src/stm32l4xx_hal_msp.c ****   {
 640:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspPostInit 0 */
 641:Core/Src/stm32l4xx_hal_msp.c **** 
 642:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM3_MspPostInit 0 */
 643:Core/Src/stm32l4xx_hal_msp.c **** 
 644:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOE_CLK_ENABLE();
 645:Core/Src/stm32l4xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 646:Core/Src/stm32l4xx_hal_msp.c ****     PE3     ------> TIM3_CH1
 647:Core/Src/stm32l4xx_hal_msp.c ****     PE4     ------> TIM3_CH2
 648:Core/Src/stm32l4xx_hal_msp.c ****     PE5     ------> TIM3_CH3
 649:Core/Src/stm32l4xx_hal_msp.c ****     PE6     ------> TIM3_CH4
 650:Core/Src/stm32l4xx_hal_msp.c ****     */
 651:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 652:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 653:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 654:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 655:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 656:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 657:Core/Src/stm32l4xx_hal_msp.c **** 
 658:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspPostInit 1 */
 659:Core/Src/stm32l4xx_hal_msp.c **** 
 660:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM3_MspPostInit 1 */
 661:Core/Src/stm32l4xx_hal_msp.c ****   }
 662:Core/Src/stm32l4xx_hal_msp.c **** 
 663:Core/Src/stm32l4xx_hal_msp.c **** }
 1459              		.loc 1 663 1
 1460 005c 20E0     		b	.L74
 1461              	.L72:
 638:Core/Src/stm32l4xx_hal_msp.c ****   {
 1462              		.loc 1 638 15
 1463 005e 7B68     		ldr	r3, [r7, #4]
 1464 0060 1B68     		ldr	r3, [r3]
 638:Core/Src/stm32l4xx_hal_msp.c ****   {
 1465              		.loc 1 638 10
 1466 0062 124A     		ldr	r2, .L75+4
 1467 0064 9342     		cmp	r3, r2
 1468 0066 1BD1     		bne	.L74
 1469              	.LBB22:
 644:Core/Src/stm32l4xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 1470              		.loc 1 644 5
 1471 0068 0F4B     		ldr	r3, .L75
 1472 006a DB6C     		ldr	r3, [r3, #76]
 1473 006c 0E4A     		ldr	r2, .L75
 1474 006e 43F01003 		orr	r3, r3, #16
 1475 0072 D364     		str	r3, [r2, #76]
 1476 0074 0C4B     		ldr	r3, .L75
 1477 0076 DB6C     		ldr	r3, [r3, #76]
 1478 0078 03F01003 		and	r3, r3, #16
 1479 007c FB60     		str	r3, [r7, #12]
 1480 007e FB68     		ldr	r3, [r7, #12]
 1481              	.LBE22:
 651:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1482              		.loc 1 651 25
 1483 0080 7823     		movs	r3, #120
 1484 0082 7B61     		str	r3, [r7, #20]
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccz8IBU7.s 			page 39


 652:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1485              		.loc 1 652 26
 1486 0084 0223     		movs	r3, #2
 1487 0086 BB61     		str	r3, [r7, #24]
 653:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 1488              		.loc 1 653 26
 1489 0088 0023     		movs	r3, #0
 1490 008a FB61     		str	r3, [r7, #28]
 654:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 1491              		.loc 1 654 27
 1492 008c 0023     		movs	r3, #0
 1493 008e 3B62     		str	r3, [r7, #32]
 655:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 1494              		.loc 1 655 31
 1495 0090 0223     		movs	r3, #2
 1496 0092 7B62     		str	r3, [r7, #36]
 656:Core/Src/stm32l4xx_hal_msp.c **** 
 1497              		.loc 1 656 5
 1498 0094 07F11403 		add	r3, r7, #20
 1499 0098 1946     		mov	r1, r3
 1500 009a 0548     		ldr	r0, .L75+8
 1501 009c FFF7FEFF 		bl	HAL_GPIO_Init
 1502              	.L74:
 1503              		.loc 1 663 1
 1504 00a0 00BF     		nop
 1505 00a2 2837     		adds	r7, r7, #40
 1506              		.cfi_def_cfa_offset 8
 1507 00a4 BD46     		mov	sp, r7
 1508              		.cfi_def_cfa_register 13
 1509              		@ sp needed
 1510 00a6 80BD     		pop	{r7, pc}
 1511              	.L76:
 1512              		.align	2
 1513              	.L75:
 1514 00a8 00100240 		.word	1073876992
 1515 00ac 00040040 		.word	1073742848
 1516 00b0 00100048 		.word	1207963648
 1517              		.cfi_endproc
 1518              	.LFE333:
 1520              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 1521              		.align	1
 1522              		.global	HAL_TIM_Base_MspDeInit
 1523              		.syntax unified
 1524              		.thumb
 1525              		.thumb_func
 1527              	HAL_TIM_Base_MspDeInit:
 1528              	.LFB334:
 664:Core/Src/stm32l4xx_hal_msp.c **** /**
 665:Core/Src/stm32l4xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 666:Core/Src/stm32l4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 667:Core/Src/stm32l4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 668:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 669:Core/Src/stm32l4xx_hal_msp.c **** */
 670:Core/Src/stm32l4xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 671:Core/Src/stm32l4xx_hal_msp.c **** {
 1529              		.loc 1 671 1
 1530              		.cfi_startproc
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccz8IBU7.s 			page 40


 1531              		@ args = 0, pretend = 0, frame = 8
 1532              		@ frame_needed = 1, uses_anonymous_args = 0
 1533              		@ link register save eliminated.
 1534 0000 80B4     		push	{r7}
 1535              		.cfi_def_cfa_offset 4
 1536              		.cfi_offset 7, -4
 1537 0002 83B0     		sub	sp, sp, #12
 1538              		.cfi_def_cfa_offset 16
 1539 0004 00AF     		add	r7, sp, #0
 1540              		.cfi_def_cfa_register 7
 1541 0006 7860     		str	r0, [r7, #4]
 672:Core/Src/stm32l4xx_hal_msp.c ****   if(htim_base->Instance==TIM2)
 1542              		.loc 1 672 15
 1543 0008 7B68     		ldr	r3, [r7, #4]
 1544 000a 1B68     		ldr	r3, [r3]
 1545              		.loc 1 672 5
 1546 000c B3F1804F 		cmp	r3, #1073741824
 1547 0010 06D1     		bne	.L78
 673:Core/Src/stm32l4xx_hal_msp.c ****   {
 674:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 675:Core/Src/stm32l4xx_hal_msp.c **** 
 676:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 677:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 678:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 1548              		.loc 1 678 5
 1549 0012 184B     		ldr	r3, .L83
 1550 0014 9B6D     		ldr	r3, [r3, #88]
 1551 0016 174A     		ldr	r2, .L83
 1552 0018 23F00103 		bic	r3, r3, #1
 1553 001c 9365     		str	r3, [r2, #88]
 679:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 680:Core/Src/stm32l4xx_hal_msp.c **** 
 681:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 682:Core/Src/stm32l4xx_hal_msp.c ****   }
 683:Core/Src/stm32l4xx_hal_msp.c ****   else if(htim_base->Instance==TIM3)
 684:Core/Src/stm32l4xx_hal_msp.c ****   {
 685:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 686:Core/Src/stm32l4xx_hal_msp.c **** 
 687:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 0 */
 688:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 689:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 690:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 691:Core/Src/stm32l4xx_hal_msp.c **** 
 692:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 1 */
 693:Core/Src/stm32l4xx_hal_msp.c ****   }
 694:Core/Src/stm32l4xx_hal_msp.c ****   else if(htim_base->Instance==TIM4)
 695:Core/Src/stm32l4xx_hal_msp.c ****   {
 696:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspDeInit 0 */
 697:Core/Src/stm32l4xx_hal_msp.c **** 
 698:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM4_MspDeInit 0 */
 699:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 700:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_TIM4_CLK_DISABLE();
 701:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 702:Core/Src/stm32l4xx_hal_msp.c **** 
 703:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM4_MspDeInit 1 */
 704:Core/Src/stm32l4xx_hal_msp.c ****   }
 705:Core/Src/stm32l4xx_hal_msp.c ****   else if(htim_base->Instance==TIM5)
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccz8IBU7.s 			page 41


 706:Core/Src/stm32l4xx_hal_msp.c ****   {
 707:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspDeInit 0 */
 708:Core/Src/stm32l4xx_hal_msp.c **** 
 709:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM5_MspDeInit 0 */
 710:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 711:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_TIM5_CLK_DISABLE();
 712:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspDeInit 1 */
 713:Core/Src/stm32l4xx_hal_msp.c **** 
 714:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END TIM5_MspDeInit 1 */
 715:Core/Src/stm32l4xx_hal_msp.c ****   }
 716:Core/Src/stm32l4xx_hal_msp.c **** 
 717:Core/Src/stm32l4xx_hal_msp.c **** }
 1554              		.loc 1 717 1
 1555 001e 22E0     		b	.L82
 1556              	.L78:
 683:Core/Src/stm32l4xx_hal_msp.c ****   {
 1557              		.loc 1 683 20
 1558 0020 7B68     		ldr	r3, [r7, #4]
 1559 0022 1B68     		ldr	r3, [r3]
 683:Core/Src/stm32l4xx_hal_msp.c ****   {
 1560              		.loc 1 683 10
 1561 0024 144A     		ldr	r2, .L83+4
 1562 0026 9342     		cmp	r3, r2
 1563 0028 06D1     		bne	.L80
 689:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 1564              		.loc 1 689 5
 1565 002a 124B     		ldr	r3, .L83
 1566 002c 9B6D     		ldr	r3, [r3, #88]
 1567 002e 114A     		ldr	r2, .L83
 1568 0030 23F00203 		bic	r3, r3, #2
 1569 0034 9365     		str	r3, [r2, #88]
 1570              		.loc 1 717 1
 1571 0036 16E0     		b	.L82
 1572              	.L80:
 694:Core/Src/stm32l4xx_hal_msp.c ****   {
 1573              		.loc 1 694 20
 1574 0038 7B68     		ldr	r3, [r7, #4]
 1575 003a 1B68     		ldr	r3, [r3]
 694:Core/Src/stm32l4xx_hal_msp.c ****   {
 1576              		.loc 1 694 10
 1577 003c 0F4A     		ldr	r2, .L83+8
 1578 003e 9342     		cmp	r3, r2
 1579 0040 06D1     		bne	.L81
 700:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 1580              		.loc 1 700 5
 1581 0042 0C4B     		ldr	r3, .L83
 1582 0044 9B6D     		ldr	r3, [r3, #88]
 1583 0046 0B4A     		ldr	r2, .L83
 1584 0048 23F00403 		bic	r3, r3, #4
 1585 004c 9365     		str	r3, [r2, #88]
 1586              		.loc 1 717 1
 1587 004e 0AE0     		b	.L82
 1588              	.L81:
 705:Core/Src/stm32l4xx_hal_msp.c ****   {
 1589              		.loc 1 705 20
 1590 0050 7B68     		ldr	r3, [r7, #4]
 1591 0052 1B68     		ldr	r3, [r3]
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccz8IBU7.s 			page 42


 705:Core/Src/stm32l4xx_hal_msp.c ****   {
 1592              		.loc 1 705 10
 1593 0054 0A4A     		ldr	r2, .L83+12
 1594 0056 9342     		cmp	r3, r2
 1595 0058 05D1     		bne	.L82
 711:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN TIM5_MspDeInit 1 */
 1596              		.loc 1 711 5
 1597 005a 064B     		ldr	r3, .L83
 1598 005c 9B6D     		ldr	r3, [r3, #88]
 1599 005e 054A     		ldr	r2, .L83
 1600 0060 23F00803 		bic	r3, r3, #8
 1601 0064 9365     		str	r3, [r2, #88]
 1602              	.L82:
 1603              		.loc 1 717 1
 1604 0066 00BF     		nop
 1605 0068 0C37     		adds	r7, r7, #12
 1606              		.cfi_def_cfa_offset 4
 1607 006a BD46     		mov	sp, r7
 1608              		.cfi_def_cfa_register 13
 1609              		@ sp needed
 1610 006c 5DF8047B 		ldr	r7, [sp], #4
 1611              		.cfi_restore 7
 1612              		.cfi_def_cfa_offset 0
 1613 0070 7047     		bx	lr
 1614              	.L84:
 1615 0072 00BF     		.align	2
 1616              	.L83:
 1617 0074 00100240 		.word	1073876992
 1618 0078 00040040 		.word	1073742848
 1619 007c 00080040 		.word	1073743872
 1620 0080 000C0040 		.word	1073744896
 1621              		.cfi_endproc
 1622              	.LFE334:
 1624              		.section	.text.HAL_PCD_MspInit,"ax",%progbits
 1625              		.align	1
 1626              		.global	HAL_PCD_MspInit
 1627              		.syntax unified
 1628              		.thumb
 1629              		.thumb_func
 1631              	HAL_PCD_MspInit:
 1632              	.LFB335:
 718:Core/Src/stm32l4xx_hal_msp.c **** 
 719:Core/Src/stm32l4xx_hal_msp.c **** /**
 720:Core/Src/stm32l4xx_hal_msp.c **** * @brief PCD MSP Initialization
 721:Core/Src/stm32l4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 722:Core/Src/stm32l4xx_hal_msp.c **** * @param hpcd: PCD handle pointer
 723:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 724:Core/Src/stm32l4xx_hal_msp.c **** */
 725:Core/Src/stm32l4xx_hal_msp.c **** void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
 726:Core/Src/stm32l4xx_hal_msp.c **** {
 1633              		.loc 1 726 1
 1634              		.cfi_startproc
 1635              		@ args = 0, pretend = 0, frame = 192
 1636              		@ frame_needed = 1, uses_anonymous_args = 0
 1637 0000 80B5     		push	{r7, lr}
 1638              		.cfi_def_cfa_offset 8
 1639              		.cfi_offset 7, -8
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccz8IBU7.s 			page 43


 1640              		.cfi_offset 14, -4
 1641 0002 B0B0     		sub	sp, sp, #192
 1642              		.cfi_def_cfa_offset 200
 1643 0004 00AF     		add	r7, sp, #0
 1644              		.cfi_def_cfa_register 7
 1645 0006 7860     		str	r0, [r7, #4]
 727:Core/Src/stm32l4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 1646              		.loc 1 727 20
 1647 0008 07F1AC03 		add	r3, r7, #172
 1648 000c 0022     		movs	r2, #0
 1649 000e 1A60     		str	r2, [r3]
 1650 0010 5A60     		str	r2, [r3, #4]
 1651 0012 9A60     		str	r2, [r3, #8]
 1652 0014 DA60     		str	r2, [r3, #12]
 1653 0016 1A61     		str	r2, [r3, #16]
 728:Core/Src/stm32l4xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 1654              		.loc 1 728 28
 1655 0018 07F11403 		add	r3, r7, #20
 1656 001c 9822     		movs	r2, #152
 1657 001e 0021     		movs	r1, #0
 1658 0020 1846     		mov	r0, r3
 1659 0022 FFF7FEFF 		bl	memset
 729:Core/Src/stm32l4xx_hal_msp.c ****   if(hpcd->Instance==USB_OTG_FS)
 1660              		.loc 1 729 10
 1661 0026 7B68     		ldr	r3, [r7, #4]
 1662 0028 1B68     		ldr	r3, [r3]
 1663              		.loc 1 729 5
 1664 002a B3F1A04F 		cmp	r3, #1342177280
 1665 002e 6CD1     		bne	.L89
 730:Core/Src/stm32l4xx_hal_msp.c ****   {
 731:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */
 732:Core/Src/stm32l4xx_hal_msp.c **** 
 733:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USB_OTG_FS_MspInit 0 */
 734:Core/Src/stm32l4xx_hal_msp.c **** 
 735:Core/Src/stm32l4xx_hal_msp.c ****   /** Initializes the peripherals clock
 736:Core/Src/stm32l4xx_hal_msp.c ****   */
 737:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 1666              		.loc 1 737 40
 1667 0030 4FF40053 		mov	r3, #8192
 1668 0034 7B61     		str	r3, [r7, #20]
 738:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 1669              		.loc 1 738 37
 1670 0036 0023     		movs	r3, #0
 1671 0038 C7F88830 		str	r3, [r7, #136]
 739:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 1672              		.loc 1 739 9
 1673 003c 07F11403 		add	r3, r7, #20
 1674 0040 1846     		mov	r0, r3
 1675 0042 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 1676 0046 0346     		mov	r3, r0
 1677              		.loc 1 739 8
 1678 0048 002B     		cmp	r3, #0
 1679 004a 01D0     		beq	.L87
 740:Core/Src/stm32l4xx_hal_msp.c ****     {
 741:Core/Src/stm32l4xx_hal_msp.c ****       Error_Handler();
 1680              		.loc 1 741 7
 1681 004c FFF7FEFF 		bl	Error_Handler
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccz8IBU7.s 			page 44


 1682              	.L87:
 1683              	.LBB23:
 742:Core/Src/stm32l4xx_hal_msp.c ****     }
 743:Core/Src/stm32l4xx_hal_msp.c **** 
 744:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 1684              		.loc 1 744 5
 1685 0050 304B     		ldr	r3, .L90
 1686 0052 DB6C     		ldr	r3, [r3, #76]
 1687 0054 2F4A     		ldr	r2, .L90
 1688 0056 43F00103 		orr	r3, r3, #1
 1689 005a D364     		str	r3, [r2, #76]
 1690 005c 2D4B     		ldr	r3, .L90
 1691 005e DB6C     		ldr	r3, [r3, #76]
 1692 0060 03F00103 		and	r3, r3, #1
 1693 0064 3B61     		str	r3, [r7, #16]
 1694 0066 3B69     		ldr	r3, [r7, #16]
 1695              	.LBE23:
 745:Core/Src/stm32l4xx_hal_msp.c ****     /**USB_OTG_FS GPIO Configuration
 746:Core/Src/stm32l4xx_hal_msp.c ****     PA8     ------> USB_OTG_FS_SOF
 747:Core/Src/stm32l4xx_hal_msp.c ****     PA9     ------> USB_OTG_FS_VBUS
 748:Core/Src/stm32l4xx_hal_msp.c ****     PA10     ------> USB_OTG_FS_ID
 749:Core/Src/stm32l4xx_hal_msp.c ****     PA11     ------> USB_OTG_FS_DM
 750:Core/Src/stm32l4xx_hal_msp.c ****     PA12     ------> USB_OTG_FS_DP
 751:Core/Src/stm32l4xx_hal_msp.c ****     */
 752:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 1696              		.loc 1 752 25
 1697 0068 4FF4E853 		mov	r3, #7424
 1698 006c C7F8AC30 		str	r3, [r7, #172]
 753:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 1699              		.loc 1 753 26
 1700 0070 0223     		movs	r3, #2
 1701 0072 C7F8B030 		str	r3, [r7, #176]
 754:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1702              		.loc 1 754 26
 1703 0076 0023     		movs	r3, #0
 1704 0078 C7F8B430 		str	r3, [r7, #180]
 755:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 1705              		.loc 1 755 27
 1706 007c 0323     		movs	r3, #3
 1707 007e C7F8B830 		str	r3, [r7, #184]
 756:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 1708              		.loc 1 756 31
 1709 0082 0A23     		movs	r3, #10
 1710 0084 C7F8BC30 		str	r3, [r7, #188]
 757:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 1711              		.loc 1 757 5
 1712 0088 07F1AC03 		add	r3, r7, #172
 1713 008c 1946     		mov	r1, r3
 1714 008e 4FF09040 		mov	r0, #1207959552
 1715 0092 FFF7FEFF 		bl	HAL_GPIO_Init
 758:Core/Src/stm32l4xx_hal_msp.c **** 
 759:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = USB_VBUS_Pin;
 1716              		.loc 1 759 25
 1717 0096 4FF40073 		mov	r3, #512
 1718 009a C7F8AC30 		str	r3, [r7, #172]
 760:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 1719              		.loc 1 760 26
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccz8IBU7.s 			page 45


 1720 009e 0023     		movs	r3, #0
 1721 00a0 C7F8B030 		str	r3, [r7, #176]
 761:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 1722              		.loc 1 761 26
 1723 00a4 0023     		movs	r3, #0
 1724 00a6 C7F8B430 		str	r3, [r7, #180]
 762:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 1725              		.loc 1 762 5
 1726 00aa 07F1AC03 		add	r3, r7, #172
 1727 00ae 1946     		mov	r1, r3
 1728 00b0 4FF09040 		mov	r0, #1207959552
 1729 00b4 FFF7FEFF 		bl	HAL_GPIO_Init
 1730              	.LBB24:
 763:Core/Src/stm32l4xx_hal_msp.c **** 
 764:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
 765:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 1731              		.loc 1 765 5
 1732 00b8 164B     		ldr	r3, .L90
 1733 00ba DB6C     		ldr	r3, [r3, #76]
 1734 00bc 154A     		ldr	r2, .L90
 1735 00be 43F48053 		orr	r3, r3, #4096
 1736 00c2 D364     		str	r3, [r2, #76]
 1737 00c4 134B     		ldr	r3, .L90
 1738 00c6 DB6C     		ldr	r3, [r3, #76]
 1739 00c8 03F48053 		and	r3, r3, #4096
 1740 00cc FB60     		str	r3, [r7, #12]
 1741 00ce FB68     		ldr	r3, [r7, #12]
 1742              	.LBE24:
 766:Core/Src/stm32l4xx_hal_msp.c **** 
 767:Core/Src/stm32l4xx_hal_msp.c ****     /* Enable VDDUSB */
 768:Core/Src/stm32l4xx_hal_msp.c ****     if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 1743              		.loc 1 768 8
 1744 00d0 104B     		ldr	r3, .L90
 1745 00d2 9B6D     		ldr	r3, [r3, #88]
 1746 00d4 03F08053 		and	r3, r3, #268435456
 1747              		.loc 1 768 7
 1748 00d8 002B     		cmp	r3, #0
 1749 00da 14D1     		bne	.L88
 1750              	.LBB25:
 769:Core/Src/stm32l4xx_hal_msp.c ****     {
 770:Core/Src/stm32l4xx_hal_msp.c ****       __HAL_RCC_PWR_CLK_ENABLE();
 1751              		.loc 1 770 7
 1752 00dc 0D4B     		ldr	r3, .L90
 1753 00de 9B6D     		ldr	r3, [r3, #88]
 1754 00e0 0C4A     		ldr	r2, .L90
 1755 00e2 43F08053 		orr	r3, r3, #268435456
 1756 00e6 9365     		str	r3, [r2, #88]
 1757 00e8 0A4B     		ldr	r3, .L90
 1758 00ea 9B6D     		ldr	r3, [r3, #88]
 1759 00ec 03F08053 		and	r3, r3, #268435456
 1760 00f0 BB60     		str	r3, [r7, #8]
 1761 00f2 BB68     		ldr	r3, [r7, #8]
 1762              	.LBE25:
 771:Core/Src/stm32l4xx_hal_msp.c ****       HAL_PWREx_EnableVddUSB();
 1763              		.loc 1 771 7
 1764 00f4 FFF7FEFF 		bl	HAL_PWREx_EnableVddUSB
 772:Core/Src/stm32l4xx_hal_msp.c ****       __HAL_RCC_PWR_CLK_DISABLE();
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccz8IBU7.s 			page 46


 1765              		.loc 1 772 7
 1766 00f8 064B     		ldr	r3, .L90
 1767 00fa 9B6D     		ldr	r3, [r3, #88]
 1768 00fc 054A     		ldr	r2, .L90
 1769 00fe 23F08053 		bic	r3, r3, #268435456
 1770 0102 9365     		str	r3, [r2, #88]
 773:Core/Src/stm32l4xx_hal_msp.c ****     }
 774:Core/Src/stm32l4xx_hal_msp.c ****     else
 775:Core/Src/stm32l4xx_hal_msp.c ****     {
 776:Core/Src/stm32l4xx_hal_msp.c ****       HAL_PWREx_EnableVddUSB();
 777:Core/Src/stm32l4xx_hal_msp.c ****     }
 778:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */
 779:Core/Src/stm32l4xx_hal_msp.c **** 
 780:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USB_OTG_FS_MspInit 1 */
 781:Core/Src/stm32l4xx_hal_msp.c ****   }
 782:Core/Src/stm32l4xx_hal_msp.c **** 
 783:Core/Src/stm32l4xx_hal_msp.c **** }
 1771              		.loc 1 783 1
 1772 0104 01E0     		b	.L89
 1773              	.L88:
 776:Core/Src/stm32l4xx_hal_msp.c ****     }
 1774              		.loc 1 776 7
 1775 0106 FFF7FEFF 		bl	HAL_PWREx_EnableVddUSB
 1776              	.L89:
 1777              		.loc 1 783 1
 1778 010a 00BF     		nop
 1779 010c C037     		adds	r7, r7, #192
 1780              		.cfi_def_cfa_offset 8
 1781 010e BD46     		mov	sp, r7
 1782              		.cfi_def_cfa_register 13
 1783              		@ sp needed
 1784 0110 80BD     		pop	{r7, pc}
 1785              	.L91:
 1786 0112 00BF     		.align	2
 1787              	.L90:
 1788 0114 00100240 		.word	1073876992
 1789              		.cfi_endproc
 1790              	.LFE335:
 1792              		.section	.text.HAL_PCD_MspDeInit,"ax",%progbits
 1793              		.align	1
 1794              		.global	HAL_PCD_MspDeInit
 1795              		.syntax unified
 1796              		.thumb
 1797              		.thumb_func
 1799              	HAL_PCD_MspDeInit:
 1800              	.LFB336:
 784:Core/Src/stm32l4xx_hal_msp.c **** 
 785:Core/Src/stm32l4xx_hal_msp.c **** /**
 786:Core/Src/stm32l4xx_hal_msp.c **** * @brief PCD MSP De-Initialization
 787:Core/Src/stm32l4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 788:Core/Src/stm32l4xx_hal_msp.c **** * @param hpcd: PCD handle pointer
 789:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 790:Core/Src/stm32l4xx_hal_msp.c **** */
 791:Core/Src/stm32l4xx_hal_msp.c **** void HAL_PCD_MspDeInit(PCD_HandleTypeDef* hpcd)
 792:Core/Src/stm32l4xx_hal_msp.c **** {
 1801              		.loc 1 792 1
 1802              		.cfi_startproc
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccz8IBU7.s 			page 47


 1803              		@ args = 0, pretend = 0, frame = 16
 1804              		@ frame_needed = 1, uses_anonymous_args = 0
 1805 0000 80B5     		push	{r7, lr}
 1806              		.cfi_def_cfa_offset 8
 1807              		.cfi_offset 7, -8
 1808              		.cfi_offset 14, -4
 1809 0002 84B0     		sub	sp, sp, #16
 1810              		.cfi_def_cfa_offset 24
 1811 0004 00AF     		add	r7, sp, #0
 1812              		.cfi_def_cfa_register 7
 1813 0006 7860     		str	r0, [r7, #4]
 793:Core/Src/stm32l4xx_hal_msp.c ****   if(hpcd->Instance==USB_OTG_FS)
 1814              		.loc 1 793 10
 1815 0008 7B68     		ldr	r3, [r7, #4]
 1816 000a 1B68     		ldr	r3, [r3]
 1817              		.loc 1 793 5
 1818 000c B3F1A04F 		cmp	r3, #1342177280
 1819 0010 28D1     		bne	.L95
 794:Core/Src/stm32l4xx_hal_msp.c ****   {
 795:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_FS_MspDeInit 0 */
 796:Core/Src/stm32l4xx_hal_msp.c **** 
 797:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USB_OTG_FS_MspDeInit 0 */
 798:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 799:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_USB_OTG_FS_CLK_DISABLE();
 1820              		.loc 1 799 5
 1821 0012 164B     		ldr	r3, .L96
 1822 0014 DB6C     		ldr	r3, [r3, #76]
 1823 0016 154A     		ldr	r2, .L96
 1824 0018 23F48053 		bic	r3, r3, #4096
 1825 001c D364     		str	r3, [r2, #76]
 800:Core/Src/stm32l4xx_hal_msp.c **** 
 801:Core/Src/stm32l4xx_hal_msp.c ****     /**USB_OTG_FS GPIO Configuration
 802:Core/Src/stm32l4xx_hal_msp.c ****     PA8     ------> USB_OTG_FS_SOF
 803:Core/Src/stm32l4xx_hal_msp.c ****     PA9     ------> USB_OTG_FS_VBUS
 804:Core/Src/stm32l4xx_hal_msp.c ****     PA10     ------> USB_OTG_FS_ID
 805:Core/Src/stm32l4xx_hal_msp.c ****     PA11     ------> USB_OTG_FS_DM
 806:Core/Src/stm32l4xx_hal_msp.c ****     PA12     ------> USB_OTG_FS_DP
 807:Core/Src/stm32l4xx_hal_msp.c ****     */
 808:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, USB_SOF_Pin|USB_VBUS_Pin|USB_ID_Pin|USB_DM_Pin
 1826              		.loc 1 808 5
 1827 001e 4FF4F851 		mov	r1, #7936
 1828 0022 4FF09040 		mov	r0, #1207959552
 1829 0026 FFF7FEFF 		bl	HAL_GPIO_DeInit
 809:Core/Src/stm32l4xx_hal_msp.c ****                           |USB_DP_Pin);
 810:Core/Src/stm32l4xx_hal_msp.c **** 
 811:Core/Src/stm32l4xx_hal_msp.c ****     /* Disable VDDUSB */
 812:Core/Src/stm32l4xx_hal_msp.c ****     if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 1830              		.loc 1 812 8
 1831 002a 104B     		ldr	r3, .L96
 1832 002c 9B6D     		ldr	r3, [r3, #88]
 1833 002e 03F08053 		and	r3, r3, #268435456
 1834              		.loc 1 812 7
 1835 0032 002B     		cmp	r3, #0
 1836 0034 14D1     		bne	.L94
 1837              	.LBB26:
 813:Core/Src/stm32l4xx_hal_msp.c ****     {
 814:Core/Src/stm32l4xx_hal_msp.c ****       __HAL_RCC_PWR_CLK_ENABLE();
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccz8IBU7.s 			page 48


 1838              		.loc 1 814 7
 1839 0036 0D4B     		ldr	r3, .L96
 1840 0038 9B6D     		ldr	r3, [r3, #88]
 1841 003a 0C4A     		ldr	r2, .L96
 1842 003c 43F08053 		orr	r3, r3, #268435456
 1843 0040 9365     		str	r3, [r2, #88]
 1844 0042 0A4B     		ldr	r3, .L96
 1845 0044 9B6D     		ldr	r3, [r3, #88]
 1846 0046 03F08053 		and	r3, r3, #268435456
 1847 004a FB60     		str	r3, [r7, #12]
 1848 004c FB68     		ldr	r3, [r7, #12]
 1849              	.LBE26:
 815:Core/Src/stm32l4xx_hal_msp.c ****       HAL_PWREx_DisableVddUSB();
 1850              		.loc 1 815 7
 1851 004e FFF7FEFF 		bl	HAL_PWREx_DisableVddUSB
 816:Core/Src/stm32l4xx_hal_msp.c ****       __HAL_RCC_PWR_CLK_DISABLE();
 1852              		.loc 1 816 7
 1853 0052 064B     		ldr	r3, .L96
 1854 0054 9B6D     		ldr	r3, [r3, #88]
 1855 0056 054A     		ldr	r2, .L96
 1856 0058 23F08053 		bic	r3, r3, #268435456
 1857 005c 9365     		str	r3, [r2, #88]
 817:Core/Src/stm32l4xx_hal_msp.c ****     }
 818:Core/Src/stm32l4xx_hal_msp.c ****     else
 819:Core/Src/stm32l4xx_hal_msp.c ****     {
 820:Core/Src/stm32l4xx_hal_msp.c ****       HAL_PWREx_DisableVddUSB();
 821:Core/Src/stm32l4xx_hal_msp.c ****     }
 822:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USB_OTG_FS_MspDeInit 1 */
 823:Core/Src/stm32l4xx_hal_msp.c **** 
 824:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USB_OTG_FS_MspDeInit 1 */
 825:Core/Src/stm32l4xx_hal_msp.c ****   }
 826:Core/Src/stm32l4xx_hal_msp.c **** 
 827:Core/Src/stm32l4xx_hal_msp.c **** }
 1858              		.loc 1 827 1
 1859 005e 01E0     		b	.L95
 1860              	.L94:
 820:Core/Src/stm32l4xx_hal_msp.c ****     }
 1861              		.loc 1 820 7
 1862 0060 FFF7FEFF 		bl	HAL_PWREx_DisableVddUSB
 1863              	.L95:
 1864              		.loc 1 827 1
 1865 0064 00BF     		nop
 1866 0066 1037     		adds	r7, r7, #16
 1867              		.cfi_def_cfa_offset 8
 1868 0068 BD46     		mov	sp, r7
 1869              		.cfi_def_cfa_register 13
 1870              		@ sp needed
 1871 006a 80BD     		pop	{r7, pc}
 1872              	.L97:
 1873              		.align	2
 1874              	.L96:
 1875 006c 00100240 		.word	1073876992
 1876              		.cfi_endproc
 1877              	.LFE336:
 1879              		.text
 1880              	.Letext0:
 1881              		.file 2 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4p5xx.h"
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccz8IBU7.s 			page 49


 1882              		.file 3 "c:\\users\\morroway\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-vscode\\@
 1883              		.file 4 "c:\\users\\morroway\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-vscode\\@
 1884              		.file 5 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l4xx.h"
 1885              		.file 6 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h"
 1886              		.file 7 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rcc_ex.h"
 1887              		.file 8 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio.h"
 1888              		.file 9 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_dma.h"
 1889              		.file 10 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_adc.h"
 1890              		.file 11 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_i2c.h"
 1891              		.file 12 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_ll_usb.h"
 1892              		.file 13 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pcd.h"
 1893              		.file 14 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_rng.h"
 1894              		.file 15 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_spi.h"
 1895              		.file 16 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_tim.h"
 1896              		.file 17 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_uart.h"
 1897              		.file 18 "Core/Inc/main.h"
 1898              		.file 19 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_pwr_ex.h"
 1899              		.file 20 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_cortex.h"
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccz8IBU7.s 			page 50


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32l4xx_hal_msp.c
C:\Users\Morroway\AppData\Local\Temp\ccz8IBU7.s:20     .bss.msg_buffer:0000000000000000 $d
C:\Users\Morroway\AppData\Local\Temp\ccz8IBU7.s:23     .bss.msg_buffer:0000000000000000 msg_buffer
C:\Users\Morroway\AppData\Local\Temp\ccz8IBU7.s:26     .bss.RxBuf:0000000000000000 $d
C:\Users\Morroway\AppData\Local\Temp\ccz8IBU7.s:29     .bss.RxBuf:0000000000000000 RxBuf
C:\Users\Morroway\AppData\Local\Temp\ccz8IBU7.s:32     .text.HAL_MspInit:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccz8IBU7.s:38     .text.HAL_MspInit:0000000000000000 HAL_MspInit
C:\Users\Morroway\AppData\Local\Temp\ccz8IBU7.s:93     .text.HAL_MspInit:0000000000000044 $d
C:\Users\Morroway\AppData\Local\Temp\ccz8IBU7.s:98     .text.HAL_ADC_MspInit:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccz8IBU7.s:104    .text.HAL_ADC_MspInit:0000000000000000 HAL_ADC_MspInit
C:\Users\Morroway\AppData\Local\Temp\ccz8IBU7.s:283    .text.HAL_ADC_MspInit:000000000000011c $d
C:\Users\Morroway\AppData\Local\Temp\ccz8IBU7.s:292    .text.HAL_ADC_MspDeInit:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccz8IBU7.s:298    .text.HAL_ADC_MspDeInit:0000000000000000 HAL_ADC_MspDeInit
C:\Users\Morroway\AppData\Local\Temp\ccz8IBU7.s:347    .text.HAL_ADC_MspDeInit:0000000000000038 $d
C:\Users\Morroway\AppData\Local\Temp\ccz8IBU7.s:354    .text.HAL_I2C_MspInit:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccz8IBU7.s:360    .text.HAL_I2C_MspInit:0000000000000000 HAL_I2C_MspInit
C:\Users\Morroway\AppData\Local\Temp\ccz8IBU7.s:471    .text.HAL_I2C_MspInit:00000000000000b0 $d
C:\Users\Morroway\AppData\Local\Temp\ccz8IBU7.s:478    .text.HAL_I2C_MspDeInit:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccz8IBU7.s:484    .text.HAL_I2C_MspDeInit:0000000000000000 HAL_I2C_MspDeInit
C:\Users\Morroway\AppData\Local\Temp\ccz8IBU7.s:532    .text.HAL_I2C_MspDeInit:0000000000000038 $d
C:\Users\Morroway\AppData\Local\Temp\ccz8IBU7.s:539    .text.HAL_UART_MspInit:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccz8IBU7.s:545    .text.HAL_UART_MspInit:0000000000000000 HAL_UART_MspInit
C:\Users\Morroway\AppData\Local\Temp\ccz8IBU7.s:825    .text.HAL_UART_MspInit:00000000000001e0 $d
C:\Users\Morroway\AppData\Local\Temp\ccz8IBU7.s:836    .text.HAL_UART_MspDeInit:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccz8IBU7.s:842    .text.HAL_UART_MspDeInit:0000000000000000 HAL_UART_MspDeInit
C:\Users\Morroway\AppData\Local\Temp\ccz8IBU7.s:918    .text.HAL_UART_MspDeInit:000000000000006c $d
C:\Users\Morroway\AppData\Local\Temp\ccz8IBU7.s:927    .text.HAL_RNG_MspInit:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccz8IBU7.s:933    .text.HAL_RNG_MspInit:0000000000000000 HAL_RNG_MspInit
C:\Users\Morroway\AppData\Local\Temp\ccz8IBU7.s:1003   .text.HAL_RNG_MspInit:0000000000000060 $d
C:\Users\Morroway\AppData\Local\Temp\ccz8IBU7.s:1009   .text.HAL_RNG_MspDeInit:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccz8IBU7.s:1015   .text.HAL_RNG_MspDeInit:0000000000000000 HAL_RNG_MspDeInit
C:\Users\Morroway\AppData\Local\Temp\ccz8IBU7.s:1058   .text.HAL_RNG_MspDeInit:000000000000002c $d
C:\Users\Morroway\AppData\Local\Temp\ccz8IBU7.s:1064   .text.HAL_SPI_MspInit:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccz8IBU7.s:1070   .text.HAL_SPI_MspInit:0000000000000000 HAL_SPI_MspInit
C:\Users\Morroway\AppData\Local\Temp\ccz8IBU7.s:1191   .text.HAL_SPI_MspInit:00000000000000b8 $d
C:\Users\Morroway\AppData\Local\Temp\ccz8IBU7.s:1198   .text.HAL_SPI_MspDeInit:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccz8IBU7.s:1204   .text.HAL_SPI_MspDeInit:0000000000000000 HAL_SPI_MspDeInit
C:\Users\Morroway\AppData\Local\Temp\ccz8IBU7.s:1252   .text.HAL_SPI_MspDeInit:000000000000003c $d
C:\Users\Morroway\AppData\Local\Temp\ccz8IBU7.s:1259   .text.HAL_TIM_Base_MspInit:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccz8IBU7.s:1265   .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
C:\Users\Morroway\AppData\Local\Temp\ccz8IBU7.s:1383   .text.HAL_TIM_Base_MspInit:00000000000000a4 $d
C:\Users\Morroway\AppData\Local\Temp\ccz8IBU7.s:1391   .text.HAL_TIM_MspPostInit:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccz8IBU7.s:1397   .text.HAL_TIM_MspPostInit:0000000000000000 HAL_TIM_MspPostInit
C:\Users\Morroway\AppData\Local\Temp\ccz8IBU7.s:1514   .text.HAL_TIM_MspPostInit:00000000000000a8 $d
C:\Users\Morroway\AppData\Local\Temp\ccz8IBU7.s:1521   .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccz8IBU7.s:1527   .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
C:\Users\Morroway\AppData\Local\Temp\ccz8IBU7.s:1617   .text.HAL_TIM_Base_MspDeInit:0000000000000074 $d
C:\Users\Morroway\AppData\Local\Temp\ccz8IBU7.s:1625   .text.HAL_PCD_MspInit:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccz8IBU7.s:1631   .text.HAL_PCD_MspInit:0000000000000000 HAL_PCD_MspInit
C:\Users\Morroway\AppData\Local\Temp\ccz8IBU7.s:1788   .text.HAL_PCD_MspInit:0000000000000114 $d
C:\Users\Morroway\AppData\Local\Temp\ccz8IBU7.s:1793   .text.HAL_PCD_MspDeInit:0000000000000000 $t
C:\Users\Morroway\AppData\Local\Temp\ccz8IBU7.s:1799   .text.HAL_PCD_MspDeInit:0000000000000000 HAL_PCD_MspDeInit
C:\Users\Morroway\AppData\Local\Temp\ccz8IBU7.s:1875   .text.HAL_PCD_MspDeInit:000000000000006c $d

UNDEFINED SYMBOLS
memset
ARM GAS  C:\Users\Morroway\AppData\Local\Temp\ccz8IBU7.s 			page 51


HAL_RCCEx_PeriphCLKConfig
Error_Handler
HAL_GPIO_Init
HAL_DMA_Init
hdma_adc1
HAL_GPIO_DeInit
HAL_DMA_DeInit
HAL_PWREx_EnableVddIO2
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
hdma_lpuart1_rx
HAL_NVIC_DisableIRQ
HAL_PWREx_EnableVddUSB
HAL_PWREx_DisableVddUSB
