You are a Triton kernel optimization specialist. Generate the FASTEST possible kernel.

# Target GPU
GPU Name: 4090
Architecture: Ada Lovelace
• Compute Capability: 8.9
• Number of SMs: 128
• Memory Bandwidth: 1008 GB/s
• TF32 Tensor Core TFLOPS: 82.6 with dense
• BFLOAT16 Tensor Core TFLOPS: 165.2 with dense
• FP16 Tensor Core TFLOPS: 165.2 with dense
• Maximum number of registers per thread: 255
• Maximum threads per block: 1024
• Maximum threads per SM: 1536
• Warp size: 32
• Maximum concurrent warps per SM: 48
• Shared memory capacity per SM: 100 KB
• Maximum shared memory per thread block: 99 KB
• L2 cache (global, all SM shared): 72 MB

[OPTIMIZATION STAGE]

## Current Optimization Stage

Focus: Fine-tuning fused kernel parameters.

Params:
- num_warps ∈ {4, 8}
- num_stages ∈ {2, 3}

Conditional Rules (NOT one-size-fits-all):

IF register pressure LOW (regs < 96, no spill):
  - Try num_warps=8 for compute-bound fusion
  - num_stages=3 may help hide latency

IF register pressure HIGH (regs > 128 or occupancy_limit_registers):
  - Use num_warps=4 (fewer warps = more registers per warp)
  - Keep num_stages=2 (higher stages need more registers)

IF multi-input fusion (3+ distinct loads):
  - num_stages=2 preferred (each stage buffers all inputs)
  - num_warps=4 often better than 8

Autotune:
- Max 2-3 configs to reduce compilation time
- Always include conservative baseline (num_warps=4, num_stages=2)
- Test before/after: revert if gain < 2%



[CURRENT CODE]
```python
# complete ModelNew code with optimized Triton kernels

import torch
import torch.nn as nn
import triton
import triton.language as tl


@triton.jit
def bias_sub_tanh_kernel(
    x_ptr, bias_ptr, out_ptr,
    N, C, H, W,
    stride_x_n, stride_x_c, stride_x_h, stride_x_w,
    stride_o_n, stride_o_c, stride_o_h, stride_o_w,
    num_w_blocks,
    BLOCK_W: tl.constexpr,
):
    """
    Fused kernel: (x - bias) followed by tanh activation.

    x:     [N, C, H, W]
    bias:  [C]          (broadcast over H, W, N)
    out:   [N, C, H, W]
    """
    pid_nc = tl.program_id(0)  # over N * C * num_w_blocks
    pid_h = tl.program_id(1)   # over H

    # Decode (n, c, w_block) from pid_nc
    nc = pid_nc // num_w_blocks
    w_block = pid_nc % num_w_blocks
    n = nc // C
    c = nc % C

    # Offsets along W for this block
    offs_w = w_block * BLOCK_W + tl.arange(0, BLOCK_W)
    mask_w = offs_w < W

    # Compute memory offsets
    x_offsets = (
        n * stride_x_n
        + c * stride_x_c
        + pid_h * stride_x_h
        + offs_w * stride_x_w
    )

    o_offsets = (
        n * stride_o_n
        + c * stride_o_c
        + pid_h * stride_o_h
        + offs_w * stride_o_w
    )

    # Load input and bias
    x_vals = tl.load(x_ptr + x_offsets, mask=mask_w, other=0.0)
    bias_val = tl.load(bias_ptr + c)  # scalar bias per channel

    # Subtract bias
    x_vals = x_vals - bias_val

    # Compute tanh in float32 for numerical stability:
    # tanh(x) = (e^{2x} - 1) / (e^{2x} + 1)
    x_fp32 = x_vals.to(tl.float32)
    exp_2x = tl.exp(2.0 * x_fp32)
    tanh_fp32 = (exp_2x - 1.0) / (exp_2x + 1.0)
    tanh_vals = tanh_fp32.to(x_vals.dtype)

    # Store result
    tl.store(out_ptr + o_offsets, tanh_vals, mask=mask_w)


def fused_bias_sub_tanh(x: torch.Tensor, bias: torch.Tensor) -> torch.Tensor:
    """
    Fused operation:
      y = tanh(x - bias)

    x:    [N, C, H, W] (CUDA tensor)
    bias: [C, 1, 1] or [C] (CUDA tensor)
    Returns: y with same shape as x.
    """
    assert x.is_cuda, "Input must be on CUDA device"
    assert bias.is_cuda, "Bias must be on CUDA device"
    assert x.ndim == 4, "x must be 4D [N, C, H, W]"

    N, C, H, W = x.shape

    # Ensure bias is [C]
    bias_1d = bias.reshape(C)

    # Choose a power-of-two block size for W
    BLOCK_W = 128  # power-of-2, reasonable for large W

    num_w_blocks = (W + BLOCK_W - 1) // BLOCK_W

    # Use x in-place for output to avoid extra allocation
    out = x

    grid = (N * C * num_w_blocks, H)

    bias_sub_tanh_kernel[grid](
        x, bias_1d, out,
        N, C, H, W,
        x.stride(0), x.stride(1), x.stride(2), x.stride(3),
        out.stride(0), out.stride(1), out.stride(2), out.stride(3),
        num_w_blocks,
        BLOCK_W=BLOCK_W,
    )
    return out


class ModelNew(nn.Module):
    """
    ConvTranspose2d (PyTorch native) + fused (x - bias) + tanh (Triton)
    """
    def __init__(self, in_channels, out_channels, kernel_size, bias_shape,
                 stride=2, padding=1, output_padding=1):
        super(ModelNew, self).__init__()
        # Keep ConvTranspose2d as PyTorch native
        self.conv_transpose = nn.ConvTranspose2d(
            in_channels,
            out_channels,
            kernel_size,
            stride=stride,
            padding=padding,
            output_padding=output_padding,
        )
        # Bias parameter with the same shape as the original model
        self.bias = nn.Parameter(torch.randn(*bias_shape))

    def forward(self, x):
        # PyTorch ConvTranspose2d
        x = self.conv_transpose(x)
        # Fused bias subtraction + tanh in Triton
        x = fused_bias_sub_tanh(x, self.bias)
        return x
```

[NCU PROFILING METRICS]
{
  "bias_sub_tanh_kernel": {
    "sm__throughput.avg.pct_of_peak_sustained_elapsed": 34.42,
    "launch__grid_size": 5253120,
    "sm__warps_active.avg.pct_of_peak_sustained_active": 78.34,
    "dram__throughput.avg.pct_of_peak_sustained_elapsed": 88.61,
    "lts__t_sector_hit_rate.pct": 54.9
  }
}

**Task**: Analyze the NCU metrics and current code, then generate optimized code that maximizes performance.

TRITON API CONSTRAINTS (CRITICAL):
- Triton has NO: tl.tanh, tl.sigmoid, tl.gelu, tl.silu, tl.softmax, tl.mish

OUTPUT RULES (STRICT):
1. Follow this exact order:
   1. Imports: torch, torch.nn, triton, triton.language as tl
   2. @triton.jit decorated kernel function(s)
   3. Wrapper function(s) for grid calculation and kernel launch
   4. class ModelNew(nn.Module) that calls your kernels
2. Do NOT include: testing code, if __name__, get_inputs, get_init_inputs

```python
# <optimized Triton code>
```
