<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="zh">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.5"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>template: C:/Users/XerolySkinner/Desktop/MM_Device/MM32F327x/Include/reg_dma.h 文件参考</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">template
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- 制作者 Doxygen 1.9.5 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','搜索');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">载入中...</div>
<div class="SRStatus" id="Searching">搜索中...</div>
<div class="SRStatus" id="NoMatches">未找到</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_8a23370bd962f2be3cb202251f8a0865.html">MM32F327x</a></li><li class="navelem"><a class="el" href="dir_558e241ee7368c5b8b9a34748b15bdf8.html">Include</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">类</a> &#124;
<a href="#define-members">宏定义</a>  </div>
  <div class="headertitle"><div class="title">reg_dma.h 文件参考</div></div>
</div><!--header-->
<div class="contents">

<p>THIS FILE CONTAINS ALL THE FUNCTIONS PROTOTYPES FOR THE SERIES OF MM32 FIRMWARE LIBRARY.  
<a href="#details">更多...</a></p>
<div class="textblock"><code>#include &lt;stdint.h&gt;</code><br />
<code>#include &lt;stdbool.h&gt;</code><br />
<code>#include &quot;<a class="el" href="types_8h_source.html">types.h</a>&quot;</code><br />
</div>
<p><a href="reg__dma_8h_source.html">浏览源代码.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
类</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Register Structure Definition  <a href="struct_d_m_a___channel___type_def.html#details">更多...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
宏定义</h2></td></tr>
<tr class="memitem:ab2d8a917a0e4ea99a22ac6ebf279bc72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#ab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a>&#160;&#160;&#160;(<a class="el" href="reg__common_8h.html#a92eb5d49730765d2abd0f5b09548f9f5">AHBPERIPH_BASE</a> + 0x0000)</td></tr>
<tr class="memdesc:ab2d8a917a0e4ea99a22ac6ebf279bc72"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Base Address Definition  <a href="reg__dma_8h.html#ab2d8a917a0e4ea99a22ac6ebf279bc72">更多...</a><br /></td></tr>
<tr class="separator:ab2d8a917a0e4ea99a22ac6ebf279bc72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a888dbc1608243badeb3554ffedc7364c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#a888dbc1608243badeb3554ffedc7364c">DMA1_Channel1_BASE</a>&#160;&#160;&#160;(<a class="el" href="reg__common_8h.html#a92eb5d49730765d2abd0f5b09548f9f5">AHBPERIPH_BASE</a> + 0x0008)</td></tr>
<tr class="memdesc:a888dbc1608243badeb3554ffedc7364c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base Address: 0x40020008  <a href="reg__dma_8h.html#a888dbc1608243badeb3554ffedc7364c">更多...</a><br /></td></tr>
<tr class="separator:a888dbc1608243badeb3554ffedc7364c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38a70090eef3687e83fa6ac0c6d22267"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#a38a70090eef3687e83fa6ac0c6d22267">DMA1_Channel2_BASE</a>&#160;&#160;&#160;(<a class="el" href="reg__common_8h.html#a92eb5d49730765d2abd0f5b09548f9f5">AHBPERIPH_BASE</a> + 0x001C)</td></tr>
<tr class="memdesc:a38a70090eef3687e83fa6ac0c6d22267"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base Address: 0x4002001C  <a href="reg__dma_8h.html#a38a70090eef3687e83fa6ac0c6d22267">更多...</a><br /></td></tr>
<tr class="separator:a38a70090eef3687e83fa6ac0c6d22267"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70b3d9f36ca9ce95b4e421c11154fe5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#a70b3d9f36ca9ce95b4e421c11154fe5d">DMA1_Channel3_BASE</a>&#160;&#160;&#160;(<a class="el" href="reg__common_8h.html#a92eb5d49730765d2abd0f5b09548f9f5">AHBPERIPH_BASE</a> + 0x0030)</td></tr>
<tr class="memdesc:a70b3d9f36ca9ce95b4e421c11154fe5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base Address: 0x40020030  <a href="reg__dma_8h.html#a70b3d9f36ca9ce95b4e421c11154fe5d">更多...</a><br /></td></tr>
<tr class="separator:a70b3d9f36ca9ce95b4e421c11154fe5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1adc93cd0baf0897202c71110e045692"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#a1adc93cd0baf0897202c71110e045692">DMA1_Channel4_BASE</a>&#160;&#160;&#160;(<a class="el" href="reg__common_8h.html#a92eb5d49730765d2abd0f5b09548f9f5">AHBPERIPH_BASE</a> + 0x0044)</td></tr>
<tr class="memdesc:a1adc93cd0baf0897202c71110e045692"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base Address: 0x40020044  <a href="reg__dma_8h.html#a1adc93cd0baf0897202c71110e045692">更多...</a><br /></td></tr>
<tr class="separator:a1adc93cd0baf0897202c71110e045692"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac041a71cd6c1973964f847a68aa14478"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#ac041a71cd6c1973964f847a68aa14478">DMA1_Channel5_BASE</a>&#160;&#160;&#160;(<a class="el" href="reg__common_8h.html#a92eb5d49730765d2abd0f5b09548f9f5">AHBPERIPH_BASE</a> + 0x0058)</td></tr>
<tr class="memdesc:ac041a71cd6c1973964f847a68aa14478"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base Address: 0x40020058  <a href="reg__dma_8h.html#ac041a71cd6c1973964f847a68aa14478">更多...</a><br /></td></tr>
<tr class="separator:ac041a71cd6c1973964f847a68aa14478"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a896c2c7585dd8bc3969cf8561f689d2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#a896c2c7585dd8bc3969cf8561f689d2d">DMA1_Channel6_BASE</a>&#160;&#160;&#160;(<a class="el" href="reg__common_8h.html#a92eb5d49730765d2abd0f5b09548f9f5">AHBPERIPH_BASE</a> + 0x006C)</td></tr>
<tr class="memdesc:a896c2c7585dd8bc3969cf8561f689d2d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base Address: 0x4002006C  <a href="reg__dma_8h.html#a896c2c7585dd8bc3969cf8561f689d2d">更多...</a><br /></td></tr>
<tr class="separator:a896c2c7585dd8bc3969cf8561f689d2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeee0d1f77d0db1db533016a09351166c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#aeee0d1f77d0db1db533016a09351166c">DMA1_Channel7_BASE</a>&#160;&#160;&#160;(<a class="el" href="reg__common_8h.html#a92eb5d49730765d2abd0f5b09548f9f5">AHBPERIPH_BASE</a> + 0x0080)</td></tr>
<tr class="memdesc:aeee0d1f77d0db1db533016a09351166c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base Address: 0x40020080  <a href="reg__dma_8h.html#aeee0d1f77d0db1db533016a09351166c">更多...</a><br /></td></tr>
<tr class="separator:aeee0d1f77d0db1db533016a09351166c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab72a9ae145053ee13d1d491fb5c1df64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#ab72a9ae145053ee13d1d491fb5c1df64">DMA2_BASE</a>&#160;&#160;&#160;(<a class="el" href="reg__common_8h.html#a92eb5d49730765d2abd0f5b09548f9f5">AHBPERIPH_BASE</a> + 0x0400)</td></tr>
<tr class="memdesc:ab72a9ae145053ee13d1d491fb5c1df64"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base Address: 0x40020400  <a href="reg__dma_8h.html#ab72a9ae145053ee13d1d491fb5c1df64">更多...</a><br /></td></tr>
<tr class="separator:ab72a9ae145053ee13d1d491fb5c1df64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3bd6c4201d12f5d474518c1b02f8e3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#ad3bd6c4201d12f5d474518c1b02f8e3b">DMA2_Channel1_BASE</a>&#160;&#160;&#160;(<a class="el" href="reg__common_8h.html#a92eb5d49730765d2abd0f5b09548f9f5">AHBPERIPH_BASE</a> + 0x0408)</td></tr>
<tr class="memdesc:ad3bd6c4201d12f5d474518c1b02f8e3b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base Address: 0x40020408  <a href="reg__dma_8h.html#ad3bd6c4201d12f5d474518c1b02f8e3b">更多...</a><br /></td></tr>
<tr class="separator:ad3bd6c4201d12f5d474518c1b02f8e3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22f39f23c879c699b88e04a629f69d1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#a22f39f23c879c699b88e04a629f69d1c">DMA2_Channel2_BASE</a>&#160;&#160;&#160;(<a class="el" href="reg__common_8h.html#a92eb5d49730765d2abd0f5b09548f9f5">AHBPERIPH_BASE</a> + 0x041C)</td></tr>
<tr class="memdesc:a22f39f23c879c699b88e04a629f69d1c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base Address: 0x4002041C  <a href="reg__dma_8h.html#a22f39f23c879c699b88e04a629f69d1c">更多...</a><br /></td></tr>
<tr class="separator:a22f39f23c879c699b88e04a629f69d1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f2369b8bc155fb55a28891987605c2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#a6f2369b8bc155fb55a28891987605c2c">DMA2_Channel3_BASE</a>&#160;&#160;&#160;(<a class="el" href="reg__common_8h.html#a92eb5d49730765d2abd0f5b09548f9f5">AHBPERIPH_BASE</a> + 0x0430)</td></tr>
<tr class="memdesc:a6f2369b8bc155fb55a28891987605c2c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base Address: 0x40020430  <a href="reg__dma_8h.html#a6f2369b8bc155fb55a28891987605c2c">更多...</a><br /></td></tr>
<tr class="separator:a6f2369b8bc155fb55a28891987605c2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01b063266473f290a55047654fbbfbee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#a01b063266473f290a55047654fbbfbee">DMA2_Channel4_BASE</a>&#160;&#160;&#160;(<a class="el" href="reg__common_8h.html#a92eb5d49730765d2abd0f5b09548f9f5">AHBPERIPH_BASE</a> + 0x0444)</td></tr>
<tr class="memdesc:a01b063266473f290a55047654fbbfbee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base Address: 0x40020444  <a href="reg__dma_8h.html#a01b063266473f290a55047654fbbfbee">更多...</a><br /></td></tr>
<tr class="separator:a01b063266473f290a55047654fbbfbee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1eea983a5d68bf36f4d19fbb07955ca1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#a1eea983a5d68bf36f4d19fbb07955ca1">DMA2_Channel5_BASE</a>&#160;&#160;&#160;(<a class="el" href="reg__common_8h.html#a92eb5d49730765d2abd0f5b09548f9f5">AHBPERIPH_BASE</a> + 0x0458)</td></tr>
<tr class="memdesc:a1eea983a5d68bf36f4d19fbb07955ca1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base Address: 0x40020458  <a href="reg__dma_8h.html#a1eea983a5d68bf36f4d19fbb07955ca1">更多...</a><br /></td></tr>
<tr class="separator:a1eea983a5d68bf36f4d19fbb07955ca1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc16d2a5937f7585320a98f7f6b578f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#acc16d2a5937f7585320a98f7f6b578f9">DMA1</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a>*) <a class="el" href="reg__dma_8h.html#ab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a>)</td></tr>
<tr class="memdesc:acc16d2a5937f7585320a98f7f6b578f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA type pointer Definition  <a href="reg__dma_8h.html#acc16d2a5937f7585320a98f7f6b578f9">更多...</a><br /></td></tr>
<tr class="separator:acc16d2a5937f7585320a98f7f6b578f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15bf87ecd3d2d13b1fdd937523d91062"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#a15bf87ecd3d2d13b1fdd937523d91062">DMA1_ch1</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a>*) <a class="el" href="reg__dma_8h.html#a888dbc1608243badeb3554ffedc7364c">DMA1_Channel1_BASE</a>)</td></tr>
<tr class="separator:a15bf87ecd3d2d13b1fdd937523d91062"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a080049aca6fb32245ff8def5505df1b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#a080049aca6fb32245ff8def5505df1b6">DMA1_ch2</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a>*) <a class="el" href="reg__dma_8h.html#a38a70090eef3687e83fa6ac0c6d22267">DMA1_Channel2_BASE</a>)</td></tr>
<tr class="separator:a080049aca6fb32245ff8def5505df1b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5efe535fa81d529624077c6f4897ffbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#a5efe535fa81d529624077c6f4897ffbc">DMA1_ch3</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a>*) <a class="el" href="reg__dma_8h.html#a70b3d9f36ca9ce95b4e421c11154fe5d">DMA1_Channel3_BASE</a>)</td></tr>
<tr class="separator:a5efe535fa81d529624077c6f4897ffbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5448f905fc9ab94c5aa46bf9d6d0a12c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#a5448f905fc9ab94c5aa46bf9d6d0a12c">DMA1_ch4</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a>*) <a class="el" href="reg__dma_8h.html#a1adc93cd0baf0897202c71110e045692">DMA1_Channel4_BASE</a>)</td></tr>
<tr class="separator:a5448f905fc9ab94c5aa46bf9d6d0a12c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a1ece853cf8562e7c37690ed117ef50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#a1a1ece853cf8562e7c37690ed117ef50">DMA1_ch5</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a>*) <a class="el" href="reg__dma_8h.html#ac041a71cd6c1973964f847a68aa14478">DMA1_Channel5_BASE</a>)</td></tr>
<tr class="separator:a1a1ece853cf8562e7c37690ed117ef50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac83c5be824be1c02716e2522e80ddf7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#ac83c5be824be1c02716e2522e80ddf7a">DMA1_Channel1</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a>*) <a class="el" href="reg__dma_8h.html#a888dbc1608243badeb3554ffedc7364c">DMA1_Channel1_BASE</a>)</td></tr>
<tr class="separator:ac83c5be824be1c02716e2522e80ddf7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23d7631dd10c645e06971b2543ba2949"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#a23d7631dd10c645e06971b2543ba2949">DMA1_Channel2</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a>*) <a class="el" href="reg__dma_8h.html#a38a70090eef3687e83fa6ac0c6d22267">DMA1_Channel2_BASE</a>)</td></tr>
<tr class="separator:a23d7631dd10c645e06971b2543ba2949"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf7b6093a37b306d7f1f50b2f200f0d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#acf7b6093a37b306d7f1f50b2f200f0d0">DMA1_Channel3</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a>*) <a class="el" href="reg__dma_8h.html#a70b3d9f36ca9ce95b4e421c11154fe5d">DMA1_Channel3_BASE</a>)</td></tr>
<tr class="separator:acf7b6093a37b306d7f1f50b2f200f0d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2c42743316bf64da557130061b1f56a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#ad2c42743316bf64da557130061b1f56a">DMA1_Channel4</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a>*) <a class="el" href="reg__dma_8h.html#a1adc93cd0baf0897202c71110e045692">DMA1_Channel4_BASE</a>)</td></tr>
<tr class="separator:ad2c42743316bf64da557130061b1f56a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06ff98ddef3c962795d2e2444004abff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#a06ff98ddef3c962795d2e2444004abff">DMA1_Channel5</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a>*) <a class="el" href="reg__dma_8h.html#ac041a71cd6c1973964f847a68aa14478">DMA1_Channel5_BASE</a>)</td></tr>
<tr class="separator:a06ff98ddef3c962795d2e2444004abff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abbf3c70538f48712fe05ccbb959cc548"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#abbf3c70538f48712fe05ccbb959cc548">DMA1_ch6</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a>*) <a class="el" href="reg__dma_8h.html#a896c2c7585dd8bc3969cf8561f689d2d">DMA1_Channel6_BASE</a>)</td></tr>
<tr class="separator:abbf3c70538f48712fe05ccbb959cc548"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66e8343ef1dbaaa8fb4c2396e54b79ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#a66e8343ef1dbaaa8fb4c2396e54b79ea">DMA1_ch7</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a>*) <a class="el" href="reg__dma_8h.html#aeee0d1f77d0db1db533016a09351166c">DMA1_Channel7_BASE</a>)</td></tr>
<tr class="separator:a66e8343ef1dbaaa8fb4c2396e54b79ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac013c4376e4797831b5ddd2a09519df8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#ac013c4376e4797831b5ddd2a09519df8">DMA1_Channel6</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a>*) <a class="el" href="reg__dma_8h.html#a896c2c7585dd8bc3969cf8561f689d2d">DMA1_Channel6_BASE</a>)</td></tr>
<tr class="separator:ac013c4376e4797831b5ddd2a09519df8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f9c23b3d1add93ed206b5c9afa5cda3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#a4f9c23b3d1add93ed206b5c9afa5cda3">DMA1_Channel7</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a>*) <a class="el" href="reg__dma_8h.html#aeee0d1f77d0db1db533016a09351166c">DMA1_Channel7_BASE</a>)</td></tr>
<tr class="separator:a4f9c23b3d1add93ed206b5c9afa5cda3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a506520140eec1708bc7570c49bdf972d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#a506520140eec1708bc7570c49bdf972d">DMA2</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a>*) <a class="el" href="reg__dma_8h.html#ab72a9ae145053ee13d1d491fb5c1df64">DMA2_BASE</a>)</td></tr>
<tr class="separator:a506520140eec1708bc7570c49bdf972d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7457f5f395681e33e594d6909f64cd4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#a7457f5f395681e33e594d6909f64cd4d">DMA2_ch1</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a>*) <a class="el" href="reg__dma_8h.html#ad3bd6c4201d12f5d474518c1b02f8e3b">DMA2_Channel1_BASE</a>)</td></tr>
<tr class="separator:a7457f5f395681e33e594d6909f64cd4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5f9845a402cdfe524f13c559b027c29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#aa5f9845a402cdfe524f13c559b027c29">DMA2_ch2</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a>*) <a class="el" href="reg__dma_8h.html#a22f39f23c879c699b88e04a629f69d1c">DMA2_Channel2_BASE</a>)</td></tr>
<tr class="separator:aa5f9845a402cdfe524f13c559b027c29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add6bc19cbd80a0431e52edfb0d072291"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#add6bc19cbd80a0431e52edfb0d072291">DMA2_ch3</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a>*) <a class="el" href="reg__dma_8h.html#a6f2369b8bc155fb55a28891987605c2c">DMA2_Channel3_BASE</a>)</td></tr>
<tr class="separator:add6bc19cbd80a0431e52edfb0d072291"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83d21c03d7a6fdc92f4dcdd80bc2ef17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#a83d21c03d7a6fdc92f4dcdd80bc2ef17">DMA2_ch4</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a>*) <a class="el" href="reg__dma_8h.html#a01b063266473f290a55047654fbbfbee">DMA2_Channel4_BASE</a>)</td></tr>
<tr class="separator:a83d21c03d7a6fdc92f4dcdd80bc2ef17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80c38f0eee0b0fdb84914f161ebfb37c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#a80c38f0eee0b0fdb84914f161ebfb37c">DMA2_ch5</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a>*) <a class="el" href="reg__dma_8h.html#a1eea983a5d68bf36f4d19fbb07955ca1">DMA2_Channel5_BASE</a>)</td></tr>
<tr class="separator:a80c38f0eee0b0fdb84914f161ebfb37c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad86c75e1ff89e03e15570f47962865c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#ad86c75e1ff89e03e15570f47962865c8">DMA2_Channel1</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a>*) <a class="el" href="reg__dma_8h.html#ad3bd6c4201d12f5d474518c1b02f8e3b">DMA2_Channel1_BASE</a>)</td></tr>
<tr class="separator:ad86c75e1ff89e03e15570f47962865c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a316024020799373b9d8e35c316c74f24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#a316024020799373b9d8e35c316c74f24">DMA2_Channel2</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a>*) <a class="el" href="reg__dma_8h.html#a22f39f23c879c699b88e04a629f69d1c">DMA2_Channel2_BASE</a>)</td></tr>
<tr class="separator:a316024020799373b9d8e35c316c74f24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6dca52a79587e0ca9a5d669048b4c7eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#a6dca52a79587e0ca9a5d669048b4c7eb">DMA2_Channel3</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a>*) <a class="el" href="reg__dma_8h.html#a6f2369b8bc155fb55a28891987605c2c">DMA2_Channel3_BASE</a>)</td></tr>
<tr class="separator:a6dca52a79587e0ca9a5d669048b4c7eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a612b396657695191ad740b0b59bc9f12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#a612b396657695191ad740b0b59bc9f12">DMA2_Channel4</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a>*) <a class="el" href="reg__dma_8h.html#a01b063266473f290a55047654fbbfbee">DMA2_Channel4_BASE</a>)</td></tr>
<tr class="separator:a612b396657695191ad740b0b59bc9f12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a521c13b7d0f82a6897d47995da392750"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#a521c13b7d0f82a6897d47995da392750">DMA2_Channel5</a>&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a>*) <a class="el" href="reg__dma_8h.html#a1eea983a5d68bf36f4d19fbb07955ca1">DMA2_Channel5_BASE</a>)</td></tr>
<tr class="separator:a521c13b7d0f82a6897d47995da392750"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a087ec211a08c8241dad366d1785cda52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#a087ec211a08c8241dad366d1785cda52">DMA_ISR_GIF1_Pos</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="memdesc:a087ec211a08c8241dad366d1785cda52"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA_ISR Register Bit Definition  <a href="reg__dma_8h.html#a087ec211a08c8241dad366d1785cda52">更多...</a><br /></td></tr>
<tr class="separator:a087ec211a08c8241dad366d1785cda52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3475228c998897d0f408a4c5da066186"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#a3475228c998897d0f408a4c5da066186">DMA_ISR_GIF1</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__dma_8h.html#a087ec211a08c8241dad366d1785cda52">DMA_ISR_GIF1_Pos</a>)</td></tr>
<tr class="memdesc:a3475228c998897d0f408a4c5da066186"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 1 Global interrupt flag  <a href="reg__dma_8h.html#a3475228c998897d0f408a4c5da066186">更多...</a><br /></td></tr>
<tr class="separator:a3475228c998897d0f408a4c5da066186"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac085bfd33abd74b8fea8fdb2c0d50281"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#ac085bfd33abd74b8fea8fdb2c0d50281">DMA_ISR_TCIF1_Pos</a>&#160;&#160;&#160;(1)</td></tr>
<tr class="separator:ac085bfd33abd74b8fea8fdb2c0d50281"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a1522414af27c7fff2cc27edac1d680"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#a1a1522414af27c7fff2cc27edac1d680">DMA_ISR_TCIF1</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__dma_8h.html#ac085bfd33abd74b8fea8fdb2c0d50281">DMA_ISR_TCIF1_Pos</a>)</td></tr>
<tr class="memdesc:a1a1522414af27c7fff2cc27edac1d680"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 1 Transfer Complete flag  <a href="reg__dma_8h.html#a1a1522414af27c7fff2cc27edac1d680">更多...</a><br /></td></tr>
<tr class="separator:a1a1522414af27c7fff2cc27edac1d680"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adca211fa8d7b7129ebee6385bfe3c74b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#adca211fa8d7b7129ebee6385bfe3c74b">DMA_ISR_HTIF1_Pos</a>&#160;&#160;&#160;(2)</td></tr>
<tr class="separator:adca211fa8d7b7129ebee6385bfe3c74b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f83359698adf05854b55705f78d8a5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#a5f83359698adf05854b55705f78d8a5c">DMA_ISR_HTIF1</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__dma_8h.html#adca211fa8d7b7129ebee6385bfe3c74b">DMA_ISR_HTIF1_Pos</a>)</td></tr>
<tr class="memdesc:a5f83359698adf05854b55705f78d8a5c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 1 Half Transfer flag  <a href="reg__dma_8h.html#a5f83359698adf05854b55705f78d8a5c">更多...</a><br /></td></tr>
<tr class="separator:a5f83359698adf05854b55705f78d8a5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b01017e80e2ef95bf33e48cd5f1c464"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#a0b01017e80e2ef95bf33e48cd5f1c464">DMA_ISR_TEIF1_Pos</a>&#160;&#160;&#160;(3)</td></tr>
<tr class="separator:a0b01017e80e2ef95bf33e48cd5f1c464"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26bfd55e965445ae253a5c5fa8f1769a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#a26bfd55e965445ae253a5c5fa8f1769a">DMA_ISR_TEIF1</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__dma_8h.html#a0b01017e80e2ef95bf33e48cd5f1c464">DMA_ISR_TEIF1_Pos</a>)</td></tr>
<tr class="memdesc:a26bfd55e965445ae253a5c5fa8f1769a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 1 Transfer Error flag  <a href="reg__dma_8h.html#a26bfd55e965445ae253a5c5fa8f1769a">更多...</a><br /></td></tr>
<tr class="separator:a26bfd55e965445ae253a5c5fa8f1769a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0012c596aa1189cfe65548fe251335ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#a0012c596aa1189cfe65548fe251335ed">DMA_ISR_GIF2_Pos</a>&#160;&#160;&#160;(4)</td></tr>
<tr class="separator:a0012c596aa1189cfe65548fe251335ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44fa823dbb15b829621961efc60d6a95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#a44fa823dbb15b829621961efc60d6a95">DMA_ISR_GIF2</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__dma_8h.html#a0012c596aa1189cfe65548fe251335ed">DMA_ISR_GIF2_Pos</a>)</td></tr>
<tr class="memdesc:a44fa823dbb15b829621961efc60d6a95"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 2 Global interrupt flag  <a href="reg__dma_8h.html#a44fa823dbb15b829621961efc60d6a95">更多...</a><br /></td></tr>
<tr class="separator:a44fa823dbb15b829621961efc60d6a95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab069ba1399d2868037f766a08dbe1e4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#ab069ba1399d2868037f766a08dbe1e4a">DMA_ISR_TCIF2_Pos</a>&#160;&#160;&#160;(5)</td></tr>
<tr class="separator:ab069ba1399d2868037f766a08dbe1e4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a631741eb4843eda3578808a3d8b527b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#a631741eb4843eda3578808a3d8b527b2">DMA_ISR_TCIF2</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__dma_8h.html#ab069ba1399d2868037f766a08dbe1e4a">DMA_ISR_TCIF2_Pos</a>)</td></tr>
<tr class="memdesc:a631741eb4843eda3578808a3d8b527b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 2 Transfer Complete flag  <a href="reg__dma_8h.html#a631741eb4843eda3578808a3d8b527b2">更多...</a><br /></td></tr>
<tr class="separator:a631741eb4843eda3578808a3d8b527b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad85456b2273dd7dfbb08fe92ac61b1e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#ad85456b2273dd7dfbb08fe92ac61b1e4">DMA_ISR_HTIF2_Pos</a>&#160;&#160;&#160;(6)</td></tr>
<tr class="separator:ad85456b2273dd7dfbb08fe92ac61b1e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ee1947aef188f437f37d3ff444f8646"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#a8ee1947aef188f437f37d3ff444f8646">DMA_ISR_HTIF2</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__dma_8h.html#ad85456b2273dd7dfbb08fe92ac61b1e4">DMA_ISR_HTIF2_Pos</a>)</td></tr>
<tr class="memdesc:a8ee1947aef188f437f37d3ff444f8646"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 2 Half Transfer flag  <a href="reg__dma_8h.html#a8ee1947aef188f437f37d3ff444f8646">更多...</a><br /></td></tr>
<tr class="separator:a8ee1947aef188f437f37d3ff444f8646"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cdbf8d2aa171d79890a087f1c43dbd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#a0cdbf8d2aa171d79890a087f1c43dbd6">DMA_ISR_TEIF2_Pos</a>&#160;&#160;&#160;(7)</td></tr>
<tr class="separator:a0cdbf8d2aa171d79890a087f1c43dbd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5bcd07efcadd5fef598edec1cca70e38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#a5bcd07efcadd5fef598edec1cca70e38">DMA_ISR_TEIF2</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__dma_8h.html#a0cdbf8d2aa171d79890a087f1c43dbd6">DMA_ISR_TEIF2_Pos</a>)</td></tr>
<tr class="memdesc:a5bcd07efcadd5fef598edec1cca70e38"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 2 Transfer Error flag  <a href="reg__dma_8h.html#a5bcd07efcadd5fef598edec1cca70e38">更多...</a><br /></td></tr>
<tr class="separator:a5bcd07efcadd5fef598edec1cca70e38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54fef9be564548137ad7c2445b20c335"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#a54fef9be564548137ad7c2445b20c335">DMA_ISR_GIF3_Pos</a>&#160;&#160;&#160;(8)</td></tr>
<tr class="separator:a54fef9be564548137ad7c2445b20c335"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb0bd8fb0e580688c5cf617b618bbc17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#acb0bd8fb0e580688c5cf617b618bbc17">DMA_ISR_GIF3</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__dma_8h.html#a54fef9be564548137ad7c2445b20c335">DMA_ISR_GIF3_Pos</a>)</td></tr>
<tr class="memdesc:acb0bd8fb0e580688c5cf617b618bbc17"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 3 Global interrupt flag  <a href="reg__dma_8h.html#acb0bd8fb0e580688c5cf617b618bbc17">更多...</a><br /></td></tr>
<tr class="separator:acb0bd8fb0e580688c5cf617b618bbc17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1479bcdda36f67b6337b034b920fc6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#af1479bcdda36f67b6337b034b920fc6d">DMA_ISR_TCIF3_Pos</a>&#160;&#160;&#160;(9)</td></tr>
<tr class="separator:af1479bcdda36f67b6337b034b920fc6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28664595df654d9d8052fb6f9cc48495"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#a28664595df654d9d8052fb6f9cc48495">DMA_ISR_TCIF3</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__dma_8h.html#af1479bcdda36f67b6337b034b920fc6d">DMA_ISR_TCIF3_Pos</a>)</td></tr>
<tr class="memdesc:a28664595df654d9d8052fb6f9cc48495"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 3 Transfer Complete flag  <a href="reg__dma_8h.html#a28664595df654d9d8052fb6f9cc48495">更多...</a><br /></td></tr>
<tr class="separator:a28664595df654d9d8052fb6f9cc48495"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a126264bff9e43ab1e8f833762fe83c1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#a126264bff9e43ab1e8f833762fe83c1d">DMA_ISR_HTIF3_Pos</a>&#160;&#160;&#160;(10)</td></tr>
<tr class="separator:a126264bff9e43ab1e8f833762fe83c1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53bb9a00737c52faffaaa91ff08b34a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#a53bb9a00737c52faffaaa91ff08b34a1">DMA_ISR_HTIF3</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__dma_8h.html#a126264bff9e43ab1e8f833762fe83c1d">DMA_ISR_HTIF3_Pos</a>)</td></tr>
<tr class="memdesc:a53bb9a00737c52faffaaa91ff08b34a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 3 Half Transfer flag  <a href="reg__dma_8h.html#a53bb9a00737c52faffaaa91ff08b34a1">更多...</a><br /></td></tr>
<tr class="separator:a53bb9a00737c52faffaaa91ff08b34a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a248a455a5f3c5fee0cc45ab365d7b516"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#a248a455a5f3c5fee0cc45ab365d7b516">DMA_ISR_TEIF3_Pos</a>&#160;&#160;&#160;(11)</td></tr>
<tr class="separator:a248a455a5f3c5fee0cc45ab365d7b516"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa624379143a2535d7a60d87d59834d10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#aa624379143a2535d7a60d87d59834d10">DMA_ISR_TEIF3</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__dma_8h.html#a248a455a5f3c5fee0cc45ab365d7b516">DMA_ISR_TEIF3_Pos</a>)</td></tr>
<tr class="memdesc:aa624379143a2535d7a60d87d59834d10"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 3 Transfer Error flag  <a href="reg__dma_8h.html#aa624379143a2535d7a60d87d59834d10">更多...</a><br /></td></tr>
<tr class="separator:aa624379143a2535d7a60d87d59834d10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a333a9204a12b733075b76fe405e073"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#a3a333a9204a12b733075b76fe405e073">DMA_ISR_GIF4_Pos</a>&#160;&#160;&#160;(12)</td></tr>
<tr class="separator:a3a333a9204a12b733075b76fe405e073"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4f69823d44810c353af1f0a89eaf180"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#af4f69823d44810c353af1f0a89eaf180">DMA_ISR_GIF4</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__dma_8h.html#a3a333a9204a12b733075b76fe405e073">DMA_ISR_GIF4_Pos</a>)</td></tr>
<tr class="memdesc:af4f69823d44810c353af1f0a89eaf180"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 4 Global interrupt flag  <a href="reg__dma_8h.html#af4f69823d44810c353af1f0a89eaf180">更多...</a><br /></td></tr>
<tr class="separator:af4f69823d44810c353af1f0a89eaf180"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29c55dfd31b2060f1fb68338588a859e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#a29c55dfd31b2060f1fb68338588a859e">DMA_ISR_TCIF4_Pos</a>&#160;&#160;&#160;(13)</td></tr>
<tr class="separator:a29c55dfd31b2060f1fb68338588a859e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7d4e46949a35cf037a303bd65a0c87a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#ad7d4e46949a35cf037a303bd65a0c87a">DMA_ISR_TCIF4</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__dma_8h.html#a29c55dfd31b2060f1fb68338588a859e">DMA_ISR_TCIF4_Pos</a>)</td></tr>
<tr class="memdesc:ad7d4e46949a35cf037a303bd65a0c87a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 4 Transfer Complete flag  <a href="reg__dma_8h.html#ad7d4e46949a35cf037a303bd65a0c87a">更多...</a><br /></td></tr>
<tr class="separator:ad7d4e46949a35cf037a303bd65a0c87a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2fa14ca3e688cfacb5f01b8e236b2dc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#a2fa14ca3e688cfacb5f01b8e236b2dc8">DMA_ISR_HTIF4_Pos</a>&#160;&#160;&#160;(14)</td></tr>
<tr class="separator:a2fa14ca3e688cfacb5f01b8e236b2dc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a684cf326c770f1ab21c604a5f62907ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#a684cf326c770f1ab21c604a5f62907ad">DMA_ISR_HTIF4</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__dma_8h.html#a2fa14ca3e688cfacb5f01b8e236b2dc8">DMA_ISR_HTIF4_Pos</a>)</td></tr>
<tr class="memdesc:a684cf326c770f1ab21c604a5f62907ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 4 Half Transfer flag  <a href="reg__dma_8h.html#a684cf326c770f1ab21c604a5f62907ad">更多...</a><br /></td></tr>
<tr class="separator:a684cf326c770f1ab21c604a5f62907ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d5a506abd056cdecd143aa6b453a3c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#a4d5a506abd056cdecd143aa6b453a3c0">DMA_ISR_TEIF4_Pos</a>&#160;&#160;&#160;(15)</td></tr>
<tr class="separator:a4d5a506abd056cdecd143aa6b453a3c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12fcc1471918f3e7b293b2d825177253"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#a12fcc1471918f3e7b293b2d825177253">DMA_ISR_TEIF4</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__dma_8h.html#a4d5a506abd056cdecd143aa6b453a3c0">DMA_ISR_TEIF4_Pos</a>)</td></tr>
<tr class="memdesc:a12fcc1471918f3e7b293b2d825177253"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 4 Transfer Error flag  <a href="reg__dma_8h.html#a12fcc1471918f3e7b293b2d825177253">更多...</a><br /></td></tr>
<tr class="separator:a12fcc1471918f3e7b293b2d825177253"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf2a17e91ebc38899d49756cb90bf4ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#aaf2a17e91ebc38899d49756cb90bf4ad">DMA_ISR_GIF5_Pos</a>&#160;&#160;&#160;(16)</td></tr>
<tr class="separator:aaf2a17e91ebc38899d49756cb90bf4ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83d4d9cba635d1e33e3477b773379cfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#a83d4d9cba635d1e33e3477b773379cfd">DMA_ISR_GIF5</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__dma_8h.html#aaf2a17e91ebc38899d49756cb90bf4ad">DMA_ISR_GIF5_Pos</a>)</td></tr>
<tr class="memdesc:a83d4d9cba635d1e33e3477b773379cfd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 5 Global interrupt flag  <a href="reg__dma_8h.html#a83d4d9cba635d1e33e3477b773379cfd">更多...</a><br /></td></tr>
<tr class="separator:a83d4d9cba635d1e33e3477b773379cfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3df7a4b5b5522c858efb983e147e521"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#aa3df7a4b5b5522c858efb983e147e521">DMA_ISR_TCIF5_Pos</a>&#160;&#160;&#160;(17)</td></tr>
<tr class="separator:aa3df7a4b5b5522c858efb983e147e521"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ea57d09f13edbd6ad8afe9465e0fa70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#a5ea57d09f13edbd6ad8afe9465e0fa70">DMA_ISR_TCIF5</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__dma_8h.html#aa3df7a4b5b5522c858efb983e147e521">DMA_ISR_TCIF5_Pos</a>)</td></tr>
<tr class="memdesc:a5ea57d09f13edbd6ad8afe9465e0fa70"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 5 Transfer Complete flag  <a href="reg__dma_8h.html#a5ea57d09f13edbd6ad8afe9465e0fa70">更多...</a><br /></td></tr>
<tr class="separator:a5ea57d09f13edbd6ad8afe9465e0fa70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9052b436400d7e915f8f5bfff90f90e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#a9052b436400d7e915f8f5bfff90f90e1">DMA_ISR_HTIF5_Pos</a>&#160;&#160;&#160;(18)</td></tr>
<tr class="separator:a9052b436400d7e915f8f5bfff90f90e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d1f2b8c82b1e20b4311af8ca9576736"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#a3d1f2b8c82b1e20b4311af8ca9576736">DMA_ISR_HTIF5</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__dma_8h.html#a9052b436400d7e915f8f5bfff90f90e1">DMA_ISR_HTIF5_Pos</a>)</td></tr>
<tr class="memdesc:a3d1f2b8c82b1e20b4311af8ca9576736"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 5 Half Transfer flag  <a href="reg__dma_8h.html#a3d1f2b8c82b1e20b4311af8ca9576736">更多...</a><br /></td></tr>
<tr class="separator:a3d1f2b8c82b1e20b4311af8ca9576736"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c21cfd99b9042aae0c09646f194400d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#a6c21cfd99b9042aae0c09646f194400d">DMA_ISR_TEIF5_Pos</a>&#160;&#160;&#160;(19)</td></tr>
<tr class="separator:a6c21cfd99b9042aae0c09646f194400d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42f9b12c4c80cbb7cd0f94f139c73de3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#a42f9b12c4c80cbb7cd0f94f139c73de3">DMA_ISR_TEIF5</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__dma_8h.html#a6c21cfd99b9042aae0c09646f194400d">DMA_ISR_TEIF5_Pos</a>)</td></tr>
<tr class="memdesc:a42f9b12c4c80cbb7cd0f94f139c73de3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 5 Transfer Error flag  <a href="reg__dma_8h.html#a42f9b12c4c80cbb7cd0f94f139c73de3">更多...</a><br /></td></tr>
<tr class="separator:a42f9b12c4c80cbb7cd0f94f139c73de3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf4eabd1be5d69031f89e738b5c74b67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#adf4eabd1be5d69031f89e738b5c74b67">DMA_ISR_GIF6_Pos</a>&#160;&#160;&#160;(20)</td></tr>
<tr class="separator:adf4eabd1be5d69031f89e738b5c74b67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac55f4836aa8e6cfc9bdcadfabf65b5d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#ac55f4836aa8e6cfc9bdcadfabf65b5d8">DMA_ISR_GIF6</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__dma_8h.html#adf4eabd1be5d69031f89e738b5c74b67">DMA_ISR_GIF6_Pos</a>)</td></tr>
<tr class="memdesc:ac55f4836aa8e6cfc9bdcadfabf65b5d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 6 Global interrupt flag  <a href="reg__dma_8h.html#ac55f4836aa8e6cfc9bdcadfabf65b5d8">更多...</a><br /></td></tr>
<tr class="separator:ac55f4836aa8e6cfc9bdcadfabf65b5d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51a0e94ffea3d92ae1dc0eb5747cecc1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#a51a0e94ffea3d92ae1dc0eb5747cecc1">DMA_ISR_TCIF6_Pos</a>&#160;&#160;&#160;(21)</td></tr>
<tr class="separator:a51a0e94ffea3d92ae1dc0eb5747cecc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d76395cf6c6ef50e05c96d7ae723058"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#a2d76395cf6c6ef50e05c96d7ae723058">DMA_ISR_TCIF6</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__dma_8h.html#a51a0e94ffea3d92ae1dc0eb5747cecc1">DMA_ISR_TCIF6_Pos</a>)</td></tr>
<tr class="memdesc:a2d76395cf6c6ef50e05c96d7ae723058"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 6 Transfer Complete flag  <a href="reg__dma_8h.html#a2d76395cf6c6ef50e05c96d7ae723058">更多...</a><br /></td></tr>
<tr class="separator:a2d76395cf6c6ef50e05c96d7ae723058"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae04cbdca367113e9af5ded68c90e8523"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#ae04cbdca367113e9af5ded68c90e8523">DMA_ISR_HTIF6_Pos</a>&#160;&#160;&#160;(22)</td></tr>
<tr class="separator:ae04cbdca367113e9af5ded68c90e8523"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41b6d9787aeff76a51581d9488b4604f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#a41b6d9787aeff76a51581d9488b4604f">DMA_ISR_HTIF6</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__dma_8h.html#ae04cbdca367113e9af5ded68c90e8523">DMA_ISR_HTIF6_Pos</a>)</td></tr>
<tr class="memdesc:a41b6d9787aeff76a51581d9488b4604f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 6 Half Transfer flag  <a href="reg__dma_8h.html#a41b6d9787aeff76a51581d9488b4604f">更多...</a><br /></td></tr>
<tr class="separator:a41b6d9787aeff76a51581d9488b4604f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a963d5205894b028565a3845600f4ffd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#a963d5205894b028565a3845600f4ffd6">DMA_ISR_TEIF6_Pos</a>&#160;&#160;&#160;(23)</td></tr>
<tr class="separator:a963d5205894b028565a3845600f4ffd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae47d914969922381708ae06c1c71123a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#ae47d914969922381708ae06c1c71123a">DMA_ISR_TEIF6</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__dma_8h.html#a963d5205894b028565a3845600f4ffd6">DMA_ISR_TEIF6_Pos</a>)</td></tr>
<tr class="memdesc:ae47d914969922381708ae06c1c71123a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 6 Transfer Error flag  <a href="reg__dma_8h.html#ae47d914969922381708ae06c1c71123a">更多...</a><br /></td></tr>
<tr class="separator:ae47d914969922381708ae06c1c71123a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e8c37f4c5e50c523965acdd6fb68407"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#a6e8c37f4c5e50c523965acdd6fb68407">DMA_ISR_GIF7_Pos</a>&#160;&#160;&#160;(24)</td></tr>
<tr class="separator:a6e8c37f4c5e50c523965acdd6fb68407"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86f178e879b2d8ceeea351e4750272dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#a86f178e879b2d8ceeea351e4750272dd">DMA_ISR_GIF7</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__dma_8h.html#a6e8c37f4c5e50c523965acdd6fb68407">DMA_ISR_GIF7_Pos</a>)</td></tr>
<tr class="memdesc:a86f178e879b2d8ceeea351e4750272dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 7 Global interrupt flag  <a href="reg__dma_8h.html#a86f178e879b2d8ceeea351e4750272dd">更多...</a><br /></td></tr>
<tr class="separator:a86f178e879b2d8ceeea351e4750272dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af045c89aa989b77cd4a81d5995a35350"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#af045c89aa989b77cd4a81d5995a35350">DMA_ISR_TCIF7_Pos</a>&#160;&#160;&#160;(25)</td></tr>
<tr class="separator:af045c89aa989b77cd4a81d5995a35350"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4528af54928542c09502c01827418732"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#a4528af54928542c09502c01827418732">DMA_ISR_TCIF7</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__dma_8h.html#af045c89aa989b77cd4a81d5995a35350">DMA_ISR_TCIF7_Pos</a>)</td></tr>
<tr class="memdesc:a4528af54928542c09502c01827418732"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 7 Transfer Complete flag  <a href="reg__dma_8h.html#a4528af54928542c09502c01827418732">更多...</a><br /></td></tr>
<tr class="separator:a4528af54928542c09502c01827418732"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a797a964a31272c1fcab6b10f248f01b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#a797a964a31272c1fcab6b10f248f01b2">DMA_ISR_HTIF7_Pos</a>&#160;&#160;&#160;(26)</td></tr>
<tr class="separator:a797a964a31272c1fcab6b10f248f01b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a769016c2b0bf22ff3ad6967b3dc0e2bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#a769016c2b0bf22ff3ad6967b3dc0e2bb">DMA_ISR_HTIF7</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__dma_8h.html#a797a964a31272c1fcab6b10f248f01b2">DMA_ISR_HTIF7_Pos</a>)</td></tr>
<tr class="memdesc:a769016c2b0bf22ff3ad6967b3dc0e2bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 7 Half Transfer flag  <a href="reg__dma_8h.html#a769016c2b0bf22ff3ad6967b3dc0e2bb">更多...</a><br /></td></tr>
<tr class="separator:a769016c2b0bf22ff3ad6967b3dc0e2bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a206b3332efbd7d8fdd094e791de94812"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#a206b3332efbd7d8fdd094e791de94812">DMA_ISR_TEIF7_Pos</a>&#160;&#160;&#160;(27)</td></tr>
<tr class="separator:a206b3332efbd7d8fdd094e791de94812"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8333b3c78b7d0a07bd4b1e91e902b31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#af8333b3c78b7d0a07bd4b1e91e902b31">DMA_ISR_TEIF7</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__dma_8h.html#a206b3332efbd7d8fdd094e791de94812">DMA_ISR_TEIF7_Pos</a>)</td></tr>
<tr class="memdesc:af8333b3c78b7d0a07bd4b1e91e902b31"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 7 Transfer Error flag  <a href="reg__dma_8h.html#af8333b3c78b7d0a07bd4b1e91e902b31">更多...</a><br /></td></tr>
<tr class="separator:af8333b3c78b7d0a07bd4b1e91e902b31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a384a232196033f388924f3f598f63777"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#a384a232196033f388924f3f598f63777">DMA_IFCR_CGIF1_Pos</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="memdesc:a384a232196033f388924f3f598f63777"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA_IFCR Register Bit Definition  <a href="reg__dma_8h.html#a384a232196033f388924f3f598f63777">更多...</a><br /></td></tr>
<tr class="separator:a384a232196033f388924f3f598f63777"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75ad797334d9fb70750ace14b16e0122"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#a75ad797334d9fb70750ace14b16e0122">DMA_IFCR_CGIF1</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__dma_8h.html#a384a232196033f388924f3f598f63777">DMA_IFCR_CGIF1_Pos</a>)</td></tr>
<tr class="memdesc:a75ad797334d9fb70750ace14b16e0122"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 1 Global interrupt clearr  <a href="reg__dma_8h.html#a75ad797334d9fb70750ace14b16e0122">更多...</a><br /></td></tr>
<tr class="separator:a75ad797334d9fb70750ace14b16e0122"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4602952d83692098965c92eb075ba8f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#a4602952d83692098965c92eb075ba8f2">DMA_IFCR_CTCIF1_Pos</a>&#160;&#160;&#160;(1)</td></tr>
<tr class="separator:a4602952d83692098965c92eb075ba8f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60085fa798cf77f80365839e7d88c8f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#a60085fa798cf77f80365839e7d88c8f1">DMA_IFCR_CTCIF1</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__dma_8h.html#a4602952d83692098965c92eb075ba8f2">DMA_IFCR_CTCIF1_Pos</a>)</td></tr>
<tr class="memdesc:a60085fa798cf77f80365839e7d88c8f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 1 Transfer Complete clear  <a href="reg__dma_8h.html#a60085fa798cf77f80365839e7d88c8f1">更多...</a><br /></td></tr>
<tr class="separator:a60085fa798cf77f80365839e7d88c8f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a429ea8f924228f3c9c769a1dd10fccd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#a429ea8f924228f3c9c769a1dd10fccd2">DMA_IFCR_CHTIF1_Pos</a>&#160;&#160;&#160;(2)</td></tr>
<tr class="separator:a429ea8f924228f3c9c769a1dd10fccd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66e9aa2475130fbf63db304ceea019eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#a66e9aa2475130fbf63db304ceea019eb">DMA_IFCR_CHTIF1</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__dma_8h.html#a429ea8f924228f3c9c769a1dd10fccd2">DMA_IFCR_CHTIF1_Pos</a>)</td></tr>
<tr class="memdesc:a66e9aa2475130fbf63db304ceea019eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 1 Half Transfer clear  <a href="reg__dma_8h.html#a66e9aa2475130fbf63db304ceea019eb">更多...</a><br /></td></tr>
<tr class="separator:a66e9aa2475130fbf63db304ceea019eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae398bd469325b42df8d631c2c7648c03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#ae398bd469325b42df8d631c2c7648c03">DMA_IFCR_CTEIF1_Pos</a>&#160;&#160;&#160;(3)</td></tr>
<tr class="separator:ae398bd469325b42df8d631c2c7648c03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a989699cace2fa87efa867b825c1deb29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#a989699cace2fa87efa867b825c1deb29">DMA_IFCR_CTEIF1</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__dma_8h.html#ae398bd469325b42df8d631c2c7648c03">DMA_IFCR_CTEIF1_Pos</a>)</td></tr>
<tr class="memdesc:a989699cace2fa87efa867b825c1deb29"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 1 Transfer Error clear  <a href="reg__dma_8h.html#a989699cace2fa87efa867b825c1deb29">更多...</a><br /></td></tr>
<tr class="separator:a989699cace2fa87efa867b825c1deb29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a87eeb6e68e40c01607eb3055b2c802"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#a1a87eeb6e68e40c01607eb3055b2c802">DMA_IFCR_CGIF2_Pos</a>&#160;&#160;&#160;(4)</td></tr>
<tr class="separator:a1a87eeb6e68e40c01607eb3055b2c802"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab907e446bbf1e1400dc5fdbd929d0e5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#ab907e446bbf1e1400dc5fdbd929d0e5f">DMA_IFCR_CGIF2</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__dma_8h.html#a1a87eeb6e68e40c01607eb3055b2c802">DMA_IFCR_CGIF2_Pos</a>)</td></tr>
<tr class="memdesc:ab907e446bbf1e1400dc5fdbd929d0e5f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 2 Global interrupt clear  <a href="reg__dma_8h.html#ab907e446bbf1e1400dc5fdbd929d0e5f">更多...</a><br /></td></tr>
<tr class="separator:ab907e446bbf1e1400dc5fdbd929d0e5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acfd856f903bc2bb83b5e33bdcfbb72a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#acfd856f903bc2bb83b5e33bdcfbb72a8">DMA_IFCR_CTCIF2_Pos</a>&#160;&#160;&#160;(5)</td></tr>
<tr class="separator:acfd856f903bc2bb83b5e33bdcfbb72a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8505b947a04834750e164dc320dfae09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#a8505b947a04834750e164dc320dfae09">DMA_IFCR_CTCIF2</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__dma_8h.html#acfd856f903bc2bb83b5e33bdcfbb72a8">DMA_IFCR_CTCIF2_Pos</a>)</td></tr>
<tr class="memdesc:a8505b947a04834750e164dc320dfae09"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 2 Transfer Complete clear  <a href="reg__dma_8h.html#a8505b947a04834750e164dc320dfae09">更多...</a><br /></td></tr>
<tr class="separator:a8505b947a04834750e164dc320dfae09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ae42f9ec920fc45409fca256fc1c094"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#a5ae42f9ec920fc45409fca256fc1c094">DMA_IFCR_CHTIF2_Pos</a>&#160;&#160;&#160;(6)</td></tr>
<tr class="separator:a5ae42f9ec920fc45409fca256fc1c094"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e769c78024a22b4d1f528ce03ccc760"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#a3e769c78024a22b4d1f528ce03ccc760">DMA_IFCR_CHTIF2</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__dma_8h.html#a5ae42f9ec920fc45409fca256fc1c094">DMA_IFCR_CHTIF2_Pos</a>)</td></tr>
<tr class="memdesc:a3e769c78024a22b4d1f528ce03ccc760"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 2 Half Transfer clear  <a href="reg__dma_8h.html#a3e769c78024a22b4d1f528ce03ccc760">更多...</a><br /></td></tr>
<tr class="separator:a3e769c78024a22b4d1f528ce03ccc760"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c81071e0ad5e28ca23e87a3bef63f78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#a2c81071e0ad5e28ca23e87a3bef63f78">DMA_IFCR_CTEIF2_Pos</a>&#160;&#160;&#160;(7)</td></tr>
<tr class="separator:a2c81071e0ad5e28ca23e87a3bef63f78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4abb0afb7dbe362c150bf80c4c751a67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#a4abb0afb7dbe362c150bf80c4c751a67">DMA_IFCR_CTEIF2</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__dma_8h.html#a2c81071e0ad5e28ca23e87a3bef63f78">DMA_IFCR_CTEIF2_Pos</a>)</td></tr>
<tr class="memdesc:a4abb0afb7dbe362c150bf80c4c751a67"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 2 Transfer Error clear  <a href="reg__dma_8h.html#a4abb0afb7dbe362c150bf80c4c751a67">更多...</a><br /></td></tr>
<tr class="separator:a4abb0afb7dbe362c150bf80c4c751a67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8abc8c7851622f66870e25e698befa2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#ae8abc8c7851622f66870e25e698befa2">DMA_IFCR_CGIF3_Pos</a>&#160;&#160;&#160;(8)</td></tr>
<tr class="separator:ae8abc8c7851622f66870e25e698befa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d98e88c334091e20e931372646a6b0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#a0d98e88c334091e20e931372646a6b0d">DMA_IFCR_CGIF3</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__dma_8h.html#ae8abc8c7851622f66870e25e698befa2">DMA_IFCR_CGIF3_Pos</a>)</td></tr>
<tr class="memdesc:a0d98e88c334091e20e931372646a6b0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 3 Global interrupt clear  <a href="reg__dma_8h.html#a0d98e88c334091e20e931372646a6b0d">更多...</a><br /></td></tr>
<tr class="separator:a0d98e88c334091e20e931372646a6b0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa340e56f4bfd8bf669b3cb636940a21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#afa340e56f4bfd8bf669b3cb636940a21">DMA_IFCR_CTCIF3_Pos</a>&#160;&#160;&#160;(9)</td></tr>
<tr class="separator:afa340e56f4bfd8bf669b3cb636940a21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:accb4c0c5e0f2e01dec12ba366b83cb4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#accb4c0c5e0f2e01dec12ba366b83cb4d">DMA_IFCR_CTCIF3</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__dma_8h.html#afa340e56f4bfd8bf669b3cb636940a21">DMA_IFCR_CTCIF3_Pos</a>)</td></tr>
<tr class="memdesc:accb4c0c5e0f2e01dec12ba366b83cb4d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 3 Transfer Complete clear  <a href="reg__dma_8h.html#accb4c0c5e0f2e01dec12ba366b83cb4d">更多...</a><br /></td></tr>
<tr class="separator:accb4c0c5e0f2e01dec12ba366b83cb4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9188b1e168f052779be66773b2132d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#aa9188b1e168f052779be66773b2132d6">DMA_IFCR_CHTIF3_Pos</a>&#160;&#160;&#160;(10)</td></tr>
<tr class="separator:aa9188b1e168f052779be66773b2132d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2dea86ca2ec8aa945b840f2c1866e1f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#a2dea86ca2ec8aa945b840f2c1866e1f6">DMA_IFCR_CHTIF3</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__dma_8h.html#aa9188b1e168f052779be66773b2132d6">DMA_IFCR_CHTIF3_Pos</a>)</td></tr>
<tr class="memdesc:a2dea86ca2ec8aa945b840f2c1866e1f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 3 Half Transfer clear  <a href="reg__dma_8h.html#a2dea86ca2ec8aa945b840f2c1866e1f6">更多...</a><br /></td></tr>
<tr class="separator:a2dea86ca2ec8aa945b840f2c1866e1f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57eb58cc21d13c4e954049cffe43853a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#a57eb58cc21d13c4e954049cffe43853a">DMA_IFCR_CTEIF3_Pos</a>&#160;&#160;&#160;(11)</td></tr>
<tr class="separator:a57eb58cc21d13c4e954049cffe43853a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59bad79f1ae37b69b048834808e8d067"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#a59bad79f1ae37b69b048834808e8d067">DMA_IFCR_CTEIF3</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__dma_8h.html#a57eb58cc21d13c4e954049cffe43853a">DMA_IFCR_CTEIF3_Pos</a>)</td></tr>
<tr class="memdesc:a59bad79f1ae37b69b048834808e8d067"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 3 Transfer Error clear  <a href="reg__dma_8h.html#a59bad79f1ae37b69b048834808e8d067">更多...</a><br /></td></tr>
<tr class="separator:a59bad79f1ae37b69b048834808e8d067"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad4c91830b4d46fcd53d414a91735273"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#aad4c91830b4d46fcd53d414a91735273">DMA_IFCR_CGIF4_Pos</a>&#160;&#160;&#160;(12)</td></tr>
<tr class="separator:aad4c91830b4d46fcd53d414a91735273"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73d22139e4567c89e2afcb4aef71104c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#a73d22139e4567c89e2afcb4aef71104c">DMA_IFCR_CGIF4</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__dma_8h.html#aad4c91830b4d46fcd53d414a91735273">DMA_IFCR_CGIF4_Pos</a>)</td></tr>
<tr class="memdesc:a73d22139e4567c89e2afcb4aef71104c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 4 Global interrupt clear  <a href="reg__dma_8h.html#a73d22139e4567c89e2afcb4aef71104c">更多...</a><br /></td></tr>
<tr class="separator:a73d22139e4567c89e2afcb4aef71104c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44f092ea2c52ba0b5137c06702776f95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#a44f092ea2c52ba0b5137c06702776f95">DMA_IFCR_CTCIF4_Pos</a>&#160;&#160;&#160;(13)</td></tr>
<tr class="separator:a44f092ea2c52ba0b5137c06702776f95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34b431fd4e034f8333e44594712f75eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#a34b431fd4e034f8333e44594712f75eb">DMA_IFCR_CTCIF4</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__dma_8h.html#a44f092ea2c52ba0b5137c06702776f95">DMA_IFCR_CTCIF4_Pos</a>)</td></tr>
<tr class="memdesc:a34b431fd4e034f8333e44594712f75eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 4 Transfer Complete clear  <a href="reg__dma_8h.html#a34b431fd4e034f8333e44594712f75eb">更多...</a><br /></td></tr>
<tr class="separator:a34b431fd4e034f8333e44594712f75eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a8373c904a0574577398d22fe2d1872"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#a8a8373c904a0574577398d22fe2d1872">DMA_IFCR_CHTIF4_Pos</a>&#160;&#160;&#160;(14)</td></tr>
<tr class="separator:a8a8373c904a0574577398d22fe2d1872"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a950664b81ec2d4d843f89ef102107d7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#a950664b81ec2d4d843f89ef102107d7b">DMA_IFCR_CHTIF4</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__dma_8h.html#a8a8373c904a0574577398d22fe2d1872">DMA_IFCR_CHTIF4_Pos</a>)</td></tr>
<tr class="memdesc:a950664b81ec2d4d843f89ef102107d7b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 4 Half Transfer clear  <a href="reg__dma_8h.html#a950664b81ec2d4d843f89ef102107d7b">更多...</a><br /></td></tr>
<tr class="separator:a950664b81ec2d4d843f89ef102107d7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30cfe132853ae9bea3b745104f6c6bf7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#a30cfe132853ae9bea3b745104f6c6bf7">DMA_IFCR_CTEIF4_Pos</a>&#160;&#160;&#160;(15)</td></tr>
<tr class="separator:a30cfe132853ae9bea3b745104f6c6bf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6fdda8f7f2507c1d3988c7310a35d46c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#a6fdda8f7f2507c1d3988c7310a35d46c">DMA_IFCR_CTEIF4</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__dma_8h.html#a30cfe132853ae9bea3b745104f6c6bf7">DMA_IFCR_CTEIF4_Pos</a>)</td></tr>
<tr class="memdesc:a6fdda8f7f2507c1d3988c7310a35d46c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 4 Transfer Error clear  <a href="reg__dma_8h.html#a6fdda8f7f2507c1d3988c7310a35d46c">更多...</a><br /></td></tr>
<tr class="separator:a6fdda8f7f2507c1d3988c7310a35d46c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3885a548a01240f4b093215c9940ef70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#a3885a548a01240f4b093215c9940ef70">DMA_IFCR_CGIF5_Pos</a>&#160;&#160;&#160;(16)</td></tr>
<tr class="separator:a3885a548a01240f4b093215c9940ef70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a943245d2a8300854d53fd07bb957a6fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#a943245d2a8300854d53fd07bb957a6fc">DMA_IFCR_CGIF5</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__dma_8h.html#a3885a548a01240f4b093215c9940ef70">DMA_IFCR_CGIF5_Pos</a>)</td></tr>
<tr class="memdesc:a943245d2a8300854d53fd07bb957a6fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 5 Global interrupt clear  <a href="reg__dma_8h.html#a943245d2a8300854d53fd07bb957a6fc">更多...</a><br /></td></tr>
<tr class="separator:a943245d2a8300854d53fd07bb957a6fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acccd6618430fcc0515973f1335ea1cd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#acccd6618430fcc0515973f1335ea1cd7">DMA_IFCR_CTCIF5_Pos</a>&#160;&#160;&#160;(17)</td></tr>
<tr class="separator:acccd6618430fcc0515973f1335ea1cd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae4c7d1d10beb535aec39de9a8bdc327"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#aae4c7d1d10beb535aec39de9a8bdc327">DMA_IFCR_CTCIF5</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__dma_8h.html#acccd6618430fcc0515973f1335ea1cd7">DMA_IFCR_CTCIF5_Pos</a>)</td></tr>
<tr class="memdesc:aae4c7d1d10beb535aec39de9a8bdc327"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 5 Transfer Complete clear  <a href="reg__dma_8h.html#aae4c7d1d10beb535aec39de9a8bdc327">更多...</a><br /></td></tr>
<tr class="separator:aae4c7d1d10beb535aec39de9a8bdc327"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4ff720ba13ea5f68b85d13cf881798a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#ac4ff720ba13ea5f68b85d13cf881798a">DMA_IFCR_CHTIF5_Pos</a>&#160;&#160;&#160;(18)</td></tr>
<tr class="separator:ac4ff720ba13ea5f68b85d13cf881798a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c23c727a4dbbc45a356c8418299275d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#a3c23c727a4dbbc45a356c8418299275d">DMA_IFCR_CHTIF5</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__dma_8h.html#ac4ff720ba13ea5f68b85d13cf881798a">DMA_IFCR_CHTIF5_Pos</a>)</td></tr>
<tr class="memdesc:a3c23c727a4dbbc45a356c8418299275d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 5 Half Transfer clear  <a href="reg__dma_8h.html#a3c23c727a4dbbc45a356c8418299275d">更多...</a><br /></td></tr>
<tr class="separator:a3c23c727a4dbbc45a356c8418299275d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f212a62195d09ebbdfcdf2811a3798a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#a9f212a62195d09ebbdfcdf2811a3798a">DMA_IFCR_CTEIF5_Pos</a>&#160;&#160;&#160;(19)</td></tr>
<tr class="separator:a9f212a62195d09ebbdfcdf2811a3798a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ec6326d337a773b4ced9d8a680c05a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#a6ec6326d337a773b4ced9d8a680c05a9">DMA_IFCR_CTEIF5</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__dma_8h.html#a9f212a62195d09ebbdfcdf2811a3798a">DMA_IFCR_CTEIF5_Pos</a>)</td></tr>
<tr class="memdesc:a6ec6326d337a773b4ced9d8a680c05a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 5 Transfer Error clear  <a href="reg__dma_8h.html#a6ec6326d337a773b4ced9d8a680c05a9">更多...</a><br /></td></tr>
<tr class="separator:a6ec6326d337a773b4ced9d8a680c05a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65947a2b4d94e4d611a087a9a9d26069"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#a65947a2b4d94e4d611a087a9a9d26069">DMA_IFCR_CGIF6_Pos</a>&#160;&#160;&#160;(20)</td></tr>
<tr class="separator:a65947a2b4d94e4d611a087a9a9d26069"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7fc61098c5cf9a7d53ddcb155e34c984"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#a7fc61098c5cf9a7d53ddcb155e34c984">DMA_IFCR_CGIF6</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__dma_8h.html#a65947a2b4d94e4d611a087a9a9d26069">DMA_IFCR_CGIF6_Pos</a>)</td></tr>
<tr class="memdesc:a7fc61098c5cf9a7d53ddcb155e34c984"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 6 Global interrupt clear  <a href="reg__dma_8h.html#a7fc61098c5cf9a7d53ddcb155e34c984">更多...</a><br /></td></tr>
<tr class="separator:a7fc61098c5cf9a7d53ddcb155e34c984"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94e93900522ede13863a0419ebedc67e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#a94e93900522ede13863a0419ebedc67e">DMA_IFCR_CTCIF6_Pos</a>&#160;&#160;&#160;(21)</td></tr>
<tr class="separator:a94e93900522ede13863a0419ebedc67e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3dca486df2f235aac8f3975f5f4ab75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#ac3dca486df2f235aac8f3975f5f4ab75">DMA_IFCR_CTCIF6</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__dma_8h.html#a94e93900522ede13863a0419ebedc67e">DMA_IFCR_CTCIF6_Pos</a>)</td></tr>
<tr class="memdesc:ac3dca486df2f235aac8f3975f5f4ab75"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 6 Transfer Complete clear  <a href="reg__dma_8h.html#ac3dca486df2f235aac8f3975f5f4ab75">更多...</a><br /></td></tr>
<tr class="separator:ac3dca486df2f235aac8f3975f5f4ab75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93f0d87ce3ac10330dc041aba3a26476"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#a93f0d87ce3ac10330dc041aba3a26476">DMA_IFCR_CHTIF6_Pos</a>&#160;&#160;&#160;(22)</td></tr>
<tr class="separator:a93f0d87ce3ac10330dc041aba3a26476"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae67273db02ffd8f2bfe0a5c93e9282a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#ae67273db02ffd8f2bfe0a5c93e9282a4">DMA_IFCR_CHTIF6</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__dma_8h.html#a93f0d87ce3ac10330dc041aba3a26476">DMA_IFCR_CHTIF6_Pos</a>)</td></tr>
<tr class="memdesc:ae67273db02ffd8f2bfe0a5c93e9282a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 6 Half Transfer clear  <a href="reg__dma_8h.html#ae67273db02ffd8f2bfe0a5c93e9282a4">更多...</a><br /></td></tr>
<tr class="separator:ae67273db02ffd8f2bfe0a5c93e9282a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55707c4ab09e3bb7905a7ccd9e15cb02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#a55707c4ab09e3bb7905a7ccd9e15cb02">DMA_IFCR_CTEIF6_Pos</a>&#160;&#160;&#160;(23)</td></tr>
<tr class="separator:a55707c4ab09e3bb7905a7ccd9e15cb02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e523c5cbf5594ffe8540c317bce6933"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#a1e523c5cbf5594ffe8540c317bce6933">DMA_IFCR_CTEIF6</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__dma_8h.html#a55707c4ab09e3bb7905a7ccd9e15cb02">DMA_IFCR_CTEIF6_Pos</a>)</td></tr>
<tr class="memdesc:a1e523c5cbf5594ffe8540c317bce6933"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 6 Transfer Error clear  <a href="reg__dma_8h.html#a1e523c5cbf5594ffe8540c317bce6933">更多...</a><br /></td></tr>
<tr class="separator:a1e523c5cbf5594ffe8540c317bce6933"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a191c8a88496206410e22515c1dc8f726"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#a191c8a88496206410e22515c1dc8f726">DMA_IFCR_CGIF7_Pos</a>&#160;&#160;&#160;(24)</td></tr>
<tr class="separator:a191c8a88496206410e22515c1dc8f726"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad9f01dfeb289156448f5a5a0ad54099"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#aad9f01dfeb289156448f5a5a0ad54099">DMA_IFCR_CGIF7</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__dma_8h.html#a191c8a88496206410e22515c1dc8f726">DMA_IFCR_CGIF7_Pos</a>)</td></tr>
<tr class="memdesc:aad9f01dfeb289156448f5a5a0ad54099"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 7 Global interrupt clear  <a href="reg__dma_8h.html#aad9f01dfeb289156448f5a5a0ad54099">更多...</a><br /></td></tr>
<tr class="separator:aad9f01dfeb289156448f5a5a0ad54099"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00709a6aa2ad9e2a2bd93ecaea62a47b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#a00709a6aa2ad9e2a2bd93ecaea62a47b">DMA_IFCR_CTCIF7_Pos</a>&#160;&#160;&#160;(25)</td></tr>
<tr class="separator:a00709a6aa2ad9e2a2bd93ecaea62a47b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac26181e8c2bd1fddc1e774cb7b621e5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#ac26181e8c2bd1fddc1e774cb7b621e5b">DMA_IFCR_CTCIF7</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__dma_8h.html#a00709a6aa2ad9e2a2bd93ecaea62a47b">DMA_IFCR_CTCIF7_Pos</a>)</td></tr>
<tr class="memdesc:ac26181e8c2bd1fddc1e774cb7b621e5b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 7 Transfer Complete clear  <a href="reg__dma_8h.html#ac26181e8c2bd1fddc1e774cb7b621e5b">更多...</a><br /></td></tr>
<tr class="separator:ac26181e8c2bd1fddc1e774cb7b621e5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03149a3b9b879b9f8ad6ba03021df818"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#a03149a3b9b879b9f8ad6ba03021df818">DMA_IFCR_CHTIF7_Pos</a>&#160;&#160;&#160;(26)</td></tr>
<tr class="separator:a03149a3b9b879b9f8ad6ba03021df818"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7378f7a26730bfd5c950b7c7efb9272"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#aa7378f7a26730bfd5c950b7c7efb9272">DMA_IFCR_CHTIF7</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__dma_8h.html#a03149a3b9b879b9f8ad6ba03021df818">DMA_IFCR_CHTIF7_Pos</a>)</td></tr>
<tr class="memdesc:aa7378f7a26730bfd5c950b7c7efb9272"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 7 Half Transfer clear  <a href="reg__dma_8h.html#aa7378f7a26730bfd5c950b7c7efb9272">更多...</a><br /></td></tr>
<tr class="separator:aa7378f7a26730bfd5c950b7c7efb9272"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61cdda5706c58ca9294f1457576c3d87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#a61cdda5706c58ca9294f1457576c3d87">DMA_IFCR_CTEIF7_Pos</a>&#160;&#160;&#160;(27)</td></tr>
<tr class="separator:a61cdda5706c58ca9294f1457576c3d87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4076bf1ed67fb39d4a0175e5943d5f2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#a4076bf1ed67fb39d4a0175e5943d5f2d">DMA_IFCR_CTEIF7</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__dma_8h.html#a61cdda5706c58ca9294f1457576c3d87">DMA_IFCR_CTEIF7_Pos</a>)</td></tr>
<tr class="memdesc:a4076bf1ed67fb39d4a0175e5943d5f2d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel 7 Transfer Error clear  <a href="reg__dma_8h.html#a4076bf1ed67fb39d4a0175e5943d5f2d">更多...</a><br /></td></tr>
<tr class="separator:a4076bf1ed67fb39d4a0175e5943d5f2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f4112f52d39f2b8046af889c49c504c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#a7f4112f52d39f2b8046af889c49c504c">DMA_CCR_EN_Pos</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="memdesc:a7f4112f52d39f2b8046af889c49c504c"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA_CCR Register Bit Definition  <a href="reg__dma_8h.html#a7f4112f52d39f2b8046af889c49c504c">更多...</a><br /></td></tr>
<tr class="separator:a7f4112f52d39f2b8046af889c49c504c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ababa3817d21a78079be76bc26b2c10f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#ababa3817d21a78079be76bc26b2c10f2">DMA_CCR_EN</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__dma_8h.html#a7f4112f52d39f2b8046af889c49c504c">DMA_CCR_EN_Pos</a>)</td></tr>
<tr class="memdesc:ababa3817d21a78079be76bc26b2c10f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Channel enabl  <a href="reg__dma_8h.html#ababa3817d21a78079be76bc26b2c10f2">更多...</a><br /></td></tr>
<tr class="separator:ababa3817d21a78079be76bc26b2c10f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe3b07726862ce6f3a0007de1553330a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#abe3b07726862ce6f3a0007de1553330a">DMA_CCR_TCIE_Pos</a>&#160;&#160;&#160;(1)</td></tr>
<tr class="separator:abe3b07726862ce6f3a0007de1553330a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaba9cd82cab0cca23de038e946f81c6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#aaba9cd82cab0cca23de038e946f81c6a">DMA_CCR_TCIE</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__dma_8h.html#abe3b07726862ce6f3a0007de1553330a">DMA_CCR_TCIE_Pos</a>)</td></tr>
<tr class="memdesc:aaba9cd82cab0cca23de038e946f81c6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transfer complete interrupt enable  <a href="reg__dma_8h.html#aaba9cd82cab0cca23de038e946f81c6a">更多...</a><br /></td></tr>
<tr class="separator:aaba9cd82cab0cca23de038e946f81c6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5675e39ff8c23a18657c52281efc4c7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#a5675e39ff8c23a18657c52281efc4c7e">DMA_CCR_HTIE_Pos</a>&#160;&#160;&#160;(2)</td></tr>
<tr class="separator:a5675e39ff8c23a18657c52281efc4c7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f0fae31377ab1d33e36cead97b1811b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#a0f0fae31377ab1d33e36cead97b1811b">DMA_CCR_HTIE</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__dma_8h.html#a5675e39ff8c23a18657c52281efc4c7e">DMA_CCR_HTIE_Pos</a>)</td></tr>
<tr class="memdesc:a0f0fae31377ab1d33e36cead97b1811b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Half Transfer interrupt enable  <a href="reg__dma_8h.html#a0f0fae31377ab1d33e36cead97b1811b">更多...</a><br /></td></tr>
<tr class="separator:a0f0fae31377ab1d33e36cead97b1811b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2744612a297431a80718a67c7c79f19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#ab2744612a297431a80718a67c7c79f19">DMA_CCR_TEIE_Pos</a>&#160;&#160;&#160;(3)</td></tr>
<tr class="separator:ab2744612a297431a80718a67c7c79f19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3dd2204c9046500140e3c720fb5a415f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#a3dd2204c9046500140e3c720fb5a415f">DMA_CCR_TEIE</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__dma_8h.html#ab2744612a297431a80718a67c7c79f19">DMA_CCR_TEIE_Pos</a>)</td></tr>
<tr class="memdesc:a3dd2204c9046500140e3c720fb5a415f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transfer error interrupt enable  <a href="reg__dma_8h.html#a3dd2204c9046500140e3c720fb5a415f">更多...</a><br /></td></tr>
<tr class="separator:a3dd2204c9046500140e3c720fb5a415f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fcc441150b42892a6ae5a4ae784d85e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#a9fcc441150b42892a6ae5a4ae784d85e">DMA_CCR_DIR_Pos</a>&#160;&#160;&#160;(4)</td></tr>
<tr class="separator:a9fcc441150b42892a6ae5a4ae784d85e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f1ece172cf3c3e696b86d401d7345a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#a8f1ece172cf3c3e696b86d401d7345a2">DMA_CCR_DIR</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__dma_8h.html#a9fcc441150b42892a6ae5a4ae784d85e">DMA_CCR_DIR_Pos</a>)</td></tr>
<tr class="memdesc:a8f1ece172cf3c3e696b86d401d7345a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data transfer direction  <a href="reg__dma_8h.html#a8f1ece172cf3c3e696b86d401d7345a2">更多...</a><br /></td></tr>
<tr class="separator:a8f1ece172cf3c3e696b86d401d7345a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66a4138896fef96641f9ad5eb269f4c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#a66a4138896fef96641f9ad5eb269f4c4">DMA_CCR_CIRC_Pos</a>&#160;&#160;&#160;(5)</td></tr>
<tr class="separator:a66a4138896fef96641f9ad5eb269f4c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a445471396e741418bcd6f63404f4052c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#a445471396e741418bcd6f63404f4052c">DMA_CCR_CIRC</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__dma_8h.html#a66a4138896fef96641f9ad5eb269f4c4">DMA_CCR_CIRC_Pos</a>)</td></tr>
<tr class="memdesc:a445471396e741418bcd6f63404f4052c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Circular mode  <a href="reg__dma_8h.html#a445471396e741418bcd6f63404f4052c">更多...</a><br /></td></tr>
<tr class="separator:a445471396e741418bcd6f63404f4052c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a165bb032ce1148af49048daec69508e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#a165bb032ce1148af49048daec69508e9">DMA_CCR_PINC_Pos</a>&#160;&#160;&#160;(6)</td></tr>
<tr class="separator:a165bb032ce1148af49048daec69508e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a028cb96357bd24868a74ee1134a35b7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#a028cb96357bd24868a74ee1134a35b7e">DMA_CCR_PINC</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__dma_8h.html#a165bb032ce1148af49048daec69508e9">DMA_CCR_PINC_Pos</a>)</td></tr>
<tr class="memdesc:a028cb96357bd24868a74ee1134a35b7e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral increment mode  <a href="reg__dma_8h.html#a028cb96357bd24868a74ee1134a35b7e">更多...</a><br /></td></tr>
<tr class="separator:a028cb96357bd24868a74ee1134a35b7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2f07a706a1a1b3b351151aff8b48be2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#af2f07a706a1a1b3b351151aff8b48be2">DMA_CCR_MINC_Pos</a>&#160;&#160;&#160;(7)</td></tr>
<tr class="separator:af2f07a706a1a1b3b351151aff8b48be2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa189138f534283d876f654ec9474987e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#aa189138f534283d876f654ec9474987e">DMA_CCR_MINC</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__dma_8h.html#af2f07a706a1a1b3b351151aff8b48be2">DMA_CCR_MINC_Pos</a>)</td></tr>
<tr class="memdesc:aa189138f534283d876f654ec9474987e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Memory increment mode  <a href="reg__dma_8h.html#aa189138f534283d876f654ec9474987e">更多...</a><br /></td></tr>
<tr class="separator:aa189138f534283d876f654ec9474987e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73550e263e014a80ba68b9d44d335a83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#a73550e263e014a80ba68b9d44d335a83">DMA_CCR_PSIZE_Pos</a>&#160;&#160;&#160;(8)</td></tr>
<tr class="separator:a73550e263e014a80ba68b9d44d335a83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a8d824b9bff520523fccfbe57b07516"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#a1a8d824b9bff520523fccfbe57b07516">DMA_CCR_PSIZE</a>&#160;&#160;&#160;(0x03U &lt;&lt; <a class="el" href="reg__dma_8h.html#a73550e263e014a80ba68b9d44d335a83">DMA_CCR_PSIZE_Pos</a>)</td></tr>
<tr class="memdesc:a1a8d824b9bff520523fccfbe57b07516"><td class="mdescLeft">&#160;</td><td class="mdescRight">PSIZE[1:0] bits (Peripheral size)  <a href="reg__dma_8h.html#a1a8d824b9bff520523fccfbe57b07516">更多...</a><br /></td></tr>
<tr class="separator:a1a8d824b9bff520523fccfbe57b07516"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4b3726c7d0fd3b00e33637f163c79128"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#a4b3726c7d0fd3b00e33637f163c79128">DMA_CCR_PSIZE_0</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__dma_8h.html#a73550e263e014a80ba68b9d44d335a83">DMA_CCR_PSIZE_Pos</a>)</td></tr>
<tr class="memdesc:a4b3726c7d0fd3b00e33637f163c79128"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit0  <a href="reg__dma_8h.html#a4b3726c7d0fd3b00e33637f163c79128">更多...</a><br /></td></tr>
<tr class="separator:a4b3726c7d0fd3b00e33637f163c79128"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e8d8786f16dda2bef035ba2df15b69d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#a8e8d8786f16dda2bef035ba2df15b69d">DMA_CCR_PSIZE_1</a>&#160;&#160;&#160;(0x02U &lt;&lt; <a class="el" href="reg__dma_8h.html#a73550e263e014a80ba68b9d44d335a83">DMA_CCR_PSIZE_Pos</a>)</td></tr>
<tr class="memdesc:a8e8d8786f16dda2bef035ba2df15b69d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit1  <a href="reg__dma_8h.html#a8e8d8786f16dda2bef035ba2df15b69d">更多...</a><br /></td></tr>
<tr class="separator:a8e8d8786f16dda2bef035ba2df15b69d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73b3d2706a5edb3f39e1f8f8ad0b4fd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#a73b3d2706a5edb3f39e1f8f8ad0b4fd2">DMA_CCR_PSIZE_BYTE</a>&#160;&#160;&#160;(0x00U &lt;&lt; <a class="el" href="reg__dma_8h.html#a73550e263e014a80ba68b9d44d335a83">DMA_CCR_PSIZE_Pos</a>)</td></tr>
<tr class="memdesc:a73b3d2706a5edb3f39e1f8f8ad0b4fd2"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Peripheral Data Size Byte  <a href="reg__dma_8h.html#a73b3d2706a5edb3f39e1f8f8ad0b4fd2">更多...</a><br /></td></tr>
<tr class="separator:a73b3d2706a5edb3f39e1f8f8ad0b4fd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adde96e7cfeb08e5e48862a338cfe9791"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#adde96e7cfeb08e5e48862a338cfe9791">DMA_CCR_PSIZE_HALFWORD</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__dma_8h.html#a73550e263e014a80ba68b9d44d335a83">DMA_CCR_PSIZE_Pos</a>)</td></tr>
<tr class="memdesc:adde96e7cfeb08e5e48862a338cfe9791"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Peripheral Data Size HalfWord  <a href="reg__dma_8h.html#adde96e7cfeb08e5e48862a338cfe9791">更多...</a><br /></td></tr>
<tr class="separator:adde96e7cfeb08e5e48862a338cfe9791"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f4a3508ff43c686c4e36d67451cd83c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#a6f4a3508ff43c686c4e36d67451cd83c">DMA_CCR_PSIZE_WORD</a>&#160;&#160;&#160;(0x02U &lt;&lt; <a class="el" href="reg__dma_8h.html#a73550e263e014a80ba68b9d44d335a83">DMA_CCR_PSIZE_Pos</a>)</td></tr>
<tr class="memdesc:a6f4a3508ff43c686c4e36d67451cd83c"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Peripheral Data Size Word  <a href="reg__dma_8h.html#a6f4a3508ff43c686c4e36d67451cd83c">更多...</a><br /></td></tr>
<tr class="separator:a6f4a3508ff43c686c4e36d67451cd83c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd0ff14a5994586ebdeba33fde4a2c36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#afd0ff14a5994586ebdeba33fde4a2c36">DMA_CCR_MSIZE_Pos</a>&#160;&#160;&#160;(10)</td></tr>
<tr class="separator:afd0ff14a5994586ebdeba33fde4a2c36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a492495253fe3f05ea83dd3c3dbb5dddf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#a492495253fe3f05ea83dd3c3dbb5dddf">DMA_CCR_MSIZE</a>&#160;&#160;&#160;(0x03U &lt;&lt; <a class="el" href="reg__dma_8h.html#afd0ff14a5994586ebdeba33fde4a2c36">DMA_CCR_MSIZE_Pos</a>)</td></tr>
<tr class="memdesc:a492495253fe3f05ea83dd3c3dbb5dddf"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSIZE[1:0] bits (Memory size)  <a href="reg__dma_8h.html#a492495253fe3f05ea83dd3c3dbb5dddf">更多...</a><br /></td></tr>
<tr class="separator:a492495253fe3f05ea83dd3c3dbb5dddf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a600d3f8200fc42ea6e1c7c8abbd327ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#a600d3f8200fc42ea6e1c7c8abbd327ad">DMA_CCR_MSIZE_0</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__dma_8h.html#afd0ff14a5994586ebdeba33fde4a2c36">DMA_CCR_MSIZE_Pos</a>)</td></tr>
<tr class="memdesc:a600d3f8200fc42ea6e1c7c8abbd327ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit0  <a href="reg__dma_8h.html#a600d3f8200fc42ea6e1c7c8abbd327ad">更多...</a><br /></td></tr>
<tr class="separator:a600d3f8200fc42ea6e1c7c8abbd327ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60b9958fbde96f69160ca7edf92d4c27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#a60b9958fbde96f69160ca7edf92d4c27">DMA_CCR_MSIZE_1</a>&#160;&#160;&#160;(0x02U &lt;&lt; <a class="el" href="reg__dma_8h.html#afd0ff14a5994586ebdeba33fde4a2c36">DMA_CCR_MSIZE_Pos</a>)</td></tr>
<tr class="memdesc:a60b9958fbde96f69160ca7edf92d4c27"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit1  <a href="reg__dma_8h.html#a60b9958fbde96f69160ca7edf92d4c27">更多...</a><br /></td></tr>
<tr class="separator:a60b9958fbde96f69160ca7edf92d4c27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94de8f4521db8129abfeccf891a27664"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#a94de8f4521db8129abfeccf891a27664">DMA_CCR_MSIZE_BYTE</a>&#160;&#160;&#160;(0x00U &lt;&lt; <a class="el" href="reg__dma_8h.html#afd0ff14a5994586ebdeba33fde4a2c36">DMA_CCR_MSIZE_Pos</a>)</td></tr>
<tr class="memdesc:a94de8f4521db8129abfeccf891a27664"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Memory Data Size Byte  <a href="reg__dma_8h.html#a94de8f4521db8129abfeccf891a27664">更多...</a><br /></td></tr>
<tr class="separator:a94de8f4521db8129abfeccf891a27664"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add20224aea8e355592857fedf247b539"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#add20224aea8e355592857fedf247b539">DMA_CCR_MSIZE_HALFWORD</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__dma_8h.html#afd0ff14a5994586ebdeba33fde4a2c36">DMA_CCR_MSIZE_Pos</a>)</td></tr>
<tr class="memdesc:add20224aea8e355592857fedf247b539"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Memory Data Size HalfWord  <a href="reg__dma_8h.html#add20224aea8e355592857fedf247b539">更多...</a><br /></td></tr>
<tr class="separator:add20224aea8e355592857fedf247b539"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40f4a8974d742eac2e5cd949936cc828"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#a40f4a8974d742eac2e5cd949936cc828">DMA_CCR_MSIZE_WORD</a>&#160;&#160;&#160;(0x02U &lt;&lt; <a class="el" href="reg__dma_8h.html#afd0ff14a5994586ebdeba33fde4a2c36">DMA_CCR_MSIZE_Pos</a>)</td></tr>
<tr class="memdesc:a40f4a8974d742eac2e5cd949936cc828"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Memory Data Size Word  <a href="reg__dma_8h.html#a40f4a8974d742eac2e5cd949936cc828">更多...</a><br /></td></tr>
<tr class="separator:a40f4a8974d742eac2e5cd949936cc828"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f49ebf3f4035ea2357b791da026846b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#a6f49ebf3f4035ea2357b791da026846b">DMA_CCR_PL_Pos</a>&#160;&#160;&#160;(12)</td></tr>
<tr class="separator:a6f49ebf3f4035ea2357b791da026846b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97726688157629243aa59bb60e33c284"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#a97726688157629243aa59bb60e33c284">DMA_CCR_PL</a>&#160;&#160;&#160;(0x03U &lt;&lt; <a class="el" href="reg__dma_8h.html#a6f49ebf3f4035ea2357b791da026846b">DMA_CCR_PL_Pos</a>)</td></tr>
<tr class="memdesc:a97726688157629243aa59bb60e33c284"><td class="mdescLeft">&#160;</td><td class="mdescRight">PL[1:0] bits(Channel Priority level)  <a href="reg__dma_8h.html#a97726688157629243aa59bb60e33c284">更多...</a><br /></td></tr>
<tr class="separator:a97726688157629243aa59bb60e33c284"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa935d7f115297c5e9e10a62efd065247"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#aa935d7f115297c5e9e10a62efd065247">DMA_CCR_PL_0</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__dma_8h.html#a6f49ebf3f4035ea2357b791da026846b">DMA_CCR_PL_Pos</a>)</td></tr>
<tr class="memdesc:aa935d7f115297c5e9e10a62efd065247"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit0  <a href="reg__dma_8h.html#aa935d7f115297c5e9e10a62efd065247">更多...</a><br /></td></tr>
<tr class="separator:aa935d7f115297c5e9e10a62efd065247"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82819927445c9617409bb08e09dc4cd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#a82819927445c9617409bb08e09dc4cd8">DMA_CCR_PL_1</a>&#160;&#160;&#160;(0x02U &lt;&lt; <a class="el" href="reg__dma_8h.html#a6f49ebf3f4035ea2357b791da026846b">DMA_CCR_PL_Pos</a>)</td></tr>
<tr class="memdesc:a82819927445c9617409bb08e09dc4cd8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit1  <a href="reg__dma_8h.html#a82819927445c9617409bb08e09dc4cd8">更多...</a><br /></td></tr>
<tr class="separator:a82819927445c9617409bb08e09dc4cd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4214a6b9559c3b9f5bc0a5fb4381ca72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#a4214a6b9559c3b9f5bc0a5fb4381ca72">DMA_CCR_PL_Low</a>&#160;&#160;&#160;(0x00U &lt;&lt; <a class="el" href="reg__dma_8h.html#a6f49ebf3f4035ea2357b791da026846b">DMA_CCR_PL_Pos</a>)</td></tr>
<tr class="memdesc:a4214a6b9559c3b9f5bc0a5fb4381ca72"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Priority Low  <a href="reg__dma_8h.html#a4214a6b9559c3b9f5bc0a5fb4381ca72">更多...</a><br /></td></tr>
<tr class="separator:a4214a6b9559c3b9f5bc0a5fb4381ca72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4eb1e57780745ac59f18b1265c7aaaf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#af4eb1e57780745ac59f18b1265c7aaaf">DMA_CCR_PL_Medium</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__dma_8h.html#a6f49ebf3f4035ea2357b791da026846b">DMA_CCR_PL_Pos</a>)</td></tr>
<tr class="memdesc:af4eb1e57780745ac59f18b1265c7aaaf"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Priority Medium  <a href="reg__dma_8h.html#af4eb1e57780745ac59f18b1265c7aaaf">更多...</a><br /></td></tr>
<tr class="separator:af4eb1e57780745ac59f18b1265c7aaaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d40b6e1c73110b2bfb00e914951c33f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#a5d40b6e1c73110b2bfb00e914951c33f">DMA_CCR_PL_High</a>&#160;&#160;&#160;(0x02U &lt;&lt; <a class="el" href="reg__dma_8h.html#a6f49ebf3f4035ea2357b791da026846b">DMA_CCR_PL_Pos</a>)</td></tr>
<tr class="memdesc:a5d40b6e1c73110b2bfb00e914951c33f"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Priority High  <a href="reg__dma_8h.html#a5d40b6e1c73110b2bfb00e914951c33f">更多...</a><br /></td></tr>
<tr class="separator:a5d40b6e1c73110b2bfb00e914951c33f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43ced3955edbc9cef993e2e9c0878a97"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#a43ced3955edbc9cef993e2e9c0878a97">DMA_CCR_PL_VeryHigh</a>&#160;&#160;&#160;(0x03U &lt;&lt; <a class="el" href="reg__dma_8h.html#a6f49ebf3f4035ea2357b791da026846b">DMA_CCR_PL_Pos</a>)</td></tr>
<tr class="memdesc:a43ced3955edbc9cef993e2e9c0878a97"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA Priority VeryHigh  <a href="reg__dma_8h.html#a43ced3955edbc9cef993e2e9c0878a97">更多...</a><br /></td></tr>
<tr class="separator:a43ced3955edbc9cef993e2e9c0878a97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a61a27bfdc367d330e26069cdac75d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#a3a61a27bfdc367d330e26069cdac75d0">DMA_CCR_M2M_Pos</a>&#160;&#160;&#160;(14)</td></tr>
<tr class="separator:a3a61a27bfdc367d330e26069cdac75d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a26aed2c9ee1cfe3e98b871cb8fb195"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#a4a26aed2c9ee1cfe3e98b871cb8fb195">DMA_CCR_M2M</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__dma_8h.html#a3a61a27bfdc367d330e26069cdac75d0">DMA_CCR_M2M_Pos</a>)</td></tr>
<tr class="memdesc:a4a26aed2c9ee1cfe3e98b871cb8fb195"><td class="mdescLeft">&#160;</td><td class="mdescRight">Memory to memory mode  <a href="reg__dma_8h.html#a4a26aed2c9ee1cfe3e98b871cb8fb195">更多...</a><br /></td></tr>
<tr class="separator:a4a26aed2c9ee1cfe3e98b871cb8fb195"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adca138b69c0aad49c1d224b24bfe44e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#adca138b69c0aad49c1d224b24bfe44e0">DMA_CCR_ARE_Pos</a>&#160;&#160;&#160;(15)</td></tr>
<tr class="separator:adca138b69c0aad49c1d224b24bfe44e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26505fc5780607068fea8643a373b546"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#a26505fc5780607068fea8643a373b546">DMA_CCR_ARE</a>&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__dma_8h.html#adca138b69c0aad49c1d224b24bfe44e0">DMA_CCR_ARE_Pos</a>)</td></tr>
<tr class="memdesc:a26505fc5780607068fea8643a373b546"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto-Reload Enable bit  <a href="reg__dma_8h.html#a26505fc5780607068fea8643a373b546">更多...</a><br /></td></tr>
<tr class="separator:a26505fc5780607068fea8643a373b546"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96337334b23e814de339a9697b8cfe52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#a96337334b23e814de339a9697b8cfe52">DMA_CNDTR_NDT_Pos</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="memdesc:a96337334b23e814de339a9697b8cfe52"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA_CNDTR Register Bit Definition  <a href="reg__dma_8h.html#a96337334b23e814de339a9697b8cfe52">更多...</a><br /></td></tr>
<tr class="separator:a96337334b23e814de339a9697b8cfe52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad42c0abbace3b816e7669e27b3676d2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#ad42c0abbace3b816e7669e27b3676d2a">DMA_CNDTR_NDT</a>&#160;&#160;&#160;(0xFFFFU &lt;&lt; <a class="el" href="reg__dma_8h.html#a96337334b23e814de339a9697b8cfe52">DMA_CNDTR_NDT_Pos</a>)</td></tr>
<tr class="memdesc:ad42c0abbace3b816e7669e27b3676d2a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of data to Transfer  <a href="reg__dma_8h.html#ad42c0abbace3b816e7669e27b3676d2a">更多...</a><br /></td></tr>
<tr class="separator:ad42c0abbace3b816e7669e27b3676d2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aedbe38bfd0952b6490a0517143030eb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#aedbe38bfd0952b6490a0517143030eb0">DMA_CPAR_PA_Pos</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="memdesc:aedbe38bfd0952b6490a0517143030eb0"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA_CPAR Register Bit Definition  <a href="reg__dma_8h.html#aedbe38bfd0952b6490a0517143030eb0">更多...</a><br /></td></tr>
<tr class="separator:aedbe38bfd0952b6490a0517143030eb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3f5ad05ab0a37eb49692c4d77730eb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#aa3f5ad05ab0a37eb49692c4d77730eb1">DMA_CPAR_PA</a>&#160;&#160;&#160;(0xFFFFFFFFU &lt;&lt; <a class="el" href="reg__dma_8h.html#aedbe38bfd0952b6490a0517143030eb0">DMA_CPAR_PA_Pos</a>)</td></tr>
<tr class="memdesc:aa3f5ad05ab0a37eb49692c4d77730eb1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral Address  <a href="reg__dma_8h.html#aa3f5ad05ab0a37eb49692c4d77730eb1">更多...</a><br /></td></tr>
<tr class="separator:aa3f5ad05ab0a37eb49692c4d77730eb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8680eed5bbb2c59ececcacbdb9cdd5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#af8680eed5bbb2c59ececcacbdb9cdd5b">DMA_CMAR_MA_Pos</a>&#160;&#160;&#160;(0)</td></tr>
<tr class="memdesc:af8680eed5bbb2c59ececcacbdb9cdd5b"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA_CMAR Register Bit Definition  <a href="reg__dma_8h.html#af8680eed5bbb2c59ececcacbdb9cdd5b">更多...</a><br /></td></tr>
<tr class="separator:af8680eed5bbb2c59ececcacbdb9cdd5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacd9100e19b17a0641359cd158ea0cb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="reg__dma_8h.html#aacd9100e19b17a0641359cd158ea0cb7">DMA_CMAR_MA</a>&#160;&#160;&#160;(0xFFFFFFFFU &lt;&lt; <a class="el" href="reg__dma_8h.html#af8680eed5bbb2c59ececcacbdb9cdd5b">DMA_CMAR_MA_Pos</a>)</td></tr>
<tr class="memdesc:aacd9100e19b17a0641359cd158ea0cb7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral Address  <a href="reg__dma_8h.html#aacd9100e19b17a0641359cd158ea0cb7">更多...</a><br /></td></tr>
<tr class="separator:aacd9100e19b17a0641359cd158ea0cb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">详细描述</h2>
<div class="textblock"><p >THIS FILE CONTAINS ALL THE FUNCTIONS PROTOTYPES FOR THE SERIES OF MM32 FIRMWARE LIBRARY. </p>
<dl class="section author"><dt>作者</dt><dd>AE TEAM </dd></dl>
<dl class="section attention"><dt>注意</dt><dd></dd></dl>
<p>THE EXISTING FIRMWARE IS ONLY FOR REFERENCE, WHICH IS DESIGNED TO PROVIDE CUSTOMERS WITH CODING INFORMATION ABOUT THEIR PRODUCTS SO THEY CAN SAVE TIME. THEREFORE, MINDMOTION SHALL NOT BE LIABLE FOR ANY DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES ABOUT ANY CLAIMS ARISING OUT OF THE CONTENT OF SUCH HARDWARE AND/OR THE USE OF THE CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH PRODUCTS MADE BY CUSTOMERS.</p>
<h2><center> COPYRIGHT MINDMOTION </center></h2>

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 中定义.</p>
</div><h2 class="groupheader">宏定义说明</h2>
<a id="acc16d2a5937f7585320a98f7f6b578f9" name="acc16d2a5937f7585320a98f7f6b578f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc16d2a5937f7585320a98f7f6b578f9">&#9670;&#160;</a></span>DMA1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a>*) <a class="el" href="reg__dma_8h.html#ab2d8a917a0e4ea99a22ac6ebf279bc72">DMA1_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA type pointer Definition </p>

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00087">87</a> 行定义.</p>

</div>
</div>
<a id="ab2d8a917a0e4ea99a22ac6ebf279bc72" name="ab2d8a917a0e4ea99a22ac6ebf279bc72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2d8a917a0e4ea99a22ac6ebf279bc72">&#9670;&#160;</a></span>DMA1_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_BASE&#160;&#160;&#160;(<a class="el" href="reg__common_8h.html#a92eb5d49730765d2abd0f5b09548f9f5">AHBPERIPH_BASE</a> + 0x0000)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Base Address Definition </p>
<p >Base Address: 0x40020000 </p>

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00047">47</a> 行定义.</p>

</div>
</div>
<a id="a15bf87ecd3d2d13b1fdd937523d91062" name="a15bf87ecd3d2d13b1fdd937523d91062"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15bf87ecd3d2d13b1fdd937523d91062">&#9670;&#160;</a></span>DMA1_ch1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_ch1&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a>*) <a class="el" href="reg__dma_8h.html#a888dbc1608243badeb3554ffedc7364c">DMA1_Channel1_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00088">88</a> 行定义.</p>

</div>
</div>
<a id="a080049aca6fb32245ff8def5505df1b6" name="a080049aca6fb32245ff8def5505df1b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a080049aca6fb32245ff8def5505df1b6">&#9670;&#160;</a></span>DMA1_ch2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_ch2&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a>*) <a class="el" href="reg__dma_8h.html#a38a70090eef3687e83fa6ac0c6d22267">DMA1_Channel2_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00089">89</a> 行定义.</p>

</div>
</div>
<a id="a5efe535fa81d529624077c6f4897ffbc" name="a5efe535fa81d529624077c6f4897ffbc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5efe535fa81d529624077c6f4897ffbc">&#9670;&#160;</a></span>DMA1_ch3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_ch3&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a>*) <a class="el" href="reg__dma_8h.html#a70b3d9f36ca9ce95b4e421c11154fe5d">DMA1_Channel3_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00090">90</a> 行定义.</p>

</div>
</div>
<a id="a5448f905fc9ab94c5aa46bf9d6d0a12c" name="a5448f905fc9ab94c5aa46bf9d6d0a12c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5448f905fc9ab94c5aa46bf9d6d0a12c">&#9670;&#160;</a></span>DMA1_ch4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_ch4&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a>*) <a class="el" href="reg__dma_8h.html#a1adc93cd0baf0897202c71110e045692">DMA1_Channel4_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00091">91</a> 行定义.</p>

</div>
</div>
<a id="a1a1ece853cf8562e7c37690ed117ef50" name="a1a1ece853cf8562e7c37690ed117ef50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a1ece853cf8562e7c37690ed117ef50">&#9670;&#160;</a></span>DMA1_ch5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_ch5&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a>*) <a class="el" href="reg__dma_8h.html#ac041a71cd6c1973964f847a68aa14478">DMA1_Channel5_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00092">92</a> 行定义.</p>

</div>
</div>
<a id="abbf3c70538f48712fe05ccbb959cc548" name="abbf3c70538f48712fe05ccbb959cc548"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abbf3c70538f48712fe05ccbb959cc548">&#9670;&#160;</a></span>DMA1_ch6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_ch6&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a>*) <a class="el" href="reg__dma_8h.html#a896c2c7585dd8bc3969cf8561f689d2d">DMA1_Channel6_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00101">101</a> 行定义.</p>

</div>
</div>
<a id="a66e8343ef1dbaaa8fb4c2396e54b79ea" name="a66e8343ef1dbaaa8fb4c2396e54b79ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66e8343ef1dbaaa8fb4c2396e54b79ea">&#9670;&#160;</a></span>DMA1_ch7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_ch7&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a>*) <a class="el" href="reg__dma_8h.html#aeee0d1f77d0db1db533016a09351166c">DMA1_Channel7_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00102">102</a> 行定义.</p>

</div>
</div>
<a id="ac83c5be824be1c02716e2522e80ddf7a" name="ac83c5be824be1c02716e2522e80ddf7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac83c5be824be1c02716e2522e80ddf7a">&#9670;&#160;</a></span>DMA1_Channel1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_Channel1&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a>*) <a class="el" href="reg__dma_8h.html#a888dbc1608243badeb3554ffedc7364c">DMA1_Channel1_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00094">94</a> 行定义.</p>

</div>
</div>
<a id="a888dbc1608243badeb3554ffedc7364c" name="a888dbc1608243badeb3554ffedc7364c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a888dbc1608243badeb3554ffedc7364c">&#9670;&#160;</a></span>DMA1_Channel1_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_Channel1_BASE&#160;&#160;&#160;(<a class="el" href="reg__common_8h.html#a92eb5d49730765d2abd0f5b09548f9f5">AHBPERIPH_BASE</a> + 0x0008)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Base Address: 0x40020008 </p>

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00048">48</a> 行定义.</p>

</div>
</div>
<a id="a23d7631dd10c645e06971b2543ba2949" name="a23d7631dd10c645e06971b2543ba2949"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a23d7631dd10c645e06971b2543ba2949">&#9670;&#160;</a></span>DMA1_Channel2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_Channel2&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a>*) <a class="el" href="reg__dma_8h.html#a38a70090eef3687e83fa6ac0c6d22267">DMA1_Channel2_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00095">95</a> 行定义.</p>

</div>
</div>
<a id="a38a70090eef3687e83fa6ac0c6d22267" name="a38a70090eef3687e83fa6ac0c6d22267"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a38a70090eef3687e83fa6ac0c6d22267">&#9670;&#160;</a></span>DMA1_Channel2_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_Channel2_BASE&#160;&#160;&#160;(<a class="el" href="reg__common_8h.html#a92eb5d49730765d2abd0f5b09548f9f5">AHBPERIPH_BASE</a> + 0x001C)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Base Address: 0x4002001C </p>

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00049">49</a> 行定义.</p>

</div>
</div>
<a id="acf7b6093a37b306d7f1f50b2f200f0d0" name="acf7b6093a37b306d7f1f50b2f200f0d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf7b6093a37b306d7f1f50b2f200f0d0">&#9670;&#160;</a></span>DMA1_Channel3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_Channel3&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a>*) <a class="el" href="reg__dma_8h.html#a70b3d9f36ca9ce95b4e421c11154fe5d">DMA1_Channel3_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00096">96</a> 行定义.</p>

</div>
</div>
<a id="a70b3d9f36ca9ce95b4e421c11154fe5d" name="a70b3d9f36ca9ce95b4e421c11154fe5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70b3d9f36ca9ce95b4e421c11154fe5d">&#9670;&#160;</a></span>DMA1_Channel3_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_Channel3_BASE&#160;&#160;&#160;(<a class="el" href="reg__common_8h.html#a92eb5d49730765d2abd0f5b09548f9f5">AHBPERIPH_BASE</a> + 0x0030)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Base Address: 0x40020030 </p>

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00050">50</a> 行定义.</p>

</div>
</div>
<a id="ad2c42743316bf64da557130061b1f56a" name="ad2c42743316bf64da557130061b1f56a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2c42743316bf64da557130061b1f56a">&#9670;&#160;</a></span>DMA1_Channel4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_Channel4&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a>*) <a class="el" href="reg__dma_8h.html#a1adc93cd0baf0897202c71110e045692">DMA1_Channel4_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00097">97</a> 行定义.</p>

</div>
</div>
<a id="a1adc93cd0baf0897202c71110e045692" name="a1adc93cd0baf0897202c71110e045692"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1adc93cd0baf0897202c71110e045692">&#9670;&#160;</a></span>DMA1_Channel4_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_Channel4_BASE&#160;&#160;&#160;(<a class="el" href="reg__common_8h.html#a92eb5d49730765d2abd0f5b09548f9f5">AHBPERIPH_BASE</a> + 0x0044)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Base Address: 0x40020044 </p>

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00051">51</a> 行定义.</p>

</div>
</div>
<a id="a06ff98ddef3c962795d2e2444004abff" name="a06ff98ddef3c962795d2e2444004abff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06ff98ddef3c962795d2e2444004abff">&#9670;&#160;</a></span>DMA1_Channel5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_Channel5&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a>*) <a class="el" href="reg__dma_8h.html#ac041a71cd6c1973964f847a68aa14478">DMA1_Channel5_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00098">98</a> 行定义.</p>

</div>
</div>
<a id="ac041a71cd6c1973964f847a68aa14478" name="ac041a71cd6c1973964f847a68aa14478"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac041a71cd6c1973964f847a68aa14478">&#9670;&#160;</a></span>DMA1_Channel5_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_Channel5_BASE&#160;&#160;&#160;(<a class="el" href="reg__common_8h.html#a92eb5d49730765d2abd0f5b09548f9f5">AHBPERIPH_BASE</a> + 0x0058)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Base Address: 0x40020058 </p>

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00052">52</a> 行定义.</p>

</div>
</div>
<a id="ac013c4376e4797831b5ddd2a09519df8" name="ac013c4376e4797831b5ddd2a09519df8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac013c4376e4797831b5ddd2a09519df8">&#9670;&#160;</a></span>DMA1_Channel6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_Channel6&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a>*) <a class="el" href="reg__dma_8h.html#a896c2c7585dd8bc3969cf8561f689d2d">DMA1_Channel6_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00104">104</a> 行定义.</p>

</div>
</div>
<a id="a896c2c7585dd8bc3969cf8561f689d2d" name="a896c2c7585dd8bc3969cf8561f689d2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a896c2c7585dd8bc3969cf8561f689d2d">&#9670;&#160;</a></span>DMA1_Channel6_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_Channel6_BASE&#160;&#160;&#160;(<a class="el" href="reg__common_8h.html#a92eb5d49730765d2abd0f5b09548f9f5">AHBPERIPH_BASE</a> + 0x006C)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Base Address: 0x4002006C </p>

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00054">54</a> 行定义.</p>

</div>
</div>
<a id="a4f9c23b3d1add93ed206b5c9afa5cda3" name="a4f9c23b3d1add93ed206b5c9afa5cda3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f9c23b3d1add93ed206b5c9afa5cda3">&#9670;&#160;</a></span>DMA1_Channel7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_Channel7&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a>*) <a class="el" href="reg__dma_8h.html#aeee0d1f77d0db1db533016a09351166c">DMA1_Channel7_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00105">105</a> 行定义.</p>

</div>
</div>
<a id="aeee0d1f77d0db1db533016a09351166c" name="aeee0d1f77d0db1db533016a09351166c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aeee0d1f77d0db1db533016a09351166c">&#9670;&#160;</a></span>DMA1_Channel7_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA1_Channel7_BASE&#160;&#160;&#160;(<a class="el" href="reg__common_8h.html#a92eb5d49730765d2abd0f5b09548f9f5">AHBPERIPH_BASE</a> + 0x0080)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Base Address: 0x40020080 </p>

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00055">55</a> 行定义.</p>

</div>
</div>
<a id="a506520140eec1708bc7570c49bdf972d" name="a506520140eec1708bc7570c49bdf972d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a506520140eec1708bc7570c49bdf972d">&#9670;&#160;</a></span>DMA2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___type_def.html">DMA_TypeDef</a>*) <a class="el" href="reg__dma_8h.html#ab72a9ae145053ee13d1d491fb5c1df64">DMA2_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00107">107</a> 行定义.</p>

</div>
</div>
<a id="ab72a9ae145053ee13d1d491fb5c1df64" name="ab72a9ae145053ee13d1d491fb5c1df64"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab72a9ae145053ee13d1d491fb5c1df64">&#9670;&#160;</a></span>DMA2_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_BASE&#160;&#160;&#160;(<a class="el" href="reg__common_8h.html#a92eb5d49730765d2abd0f5b09548f9f5">AHBPERIPH_BASE</a> + 0x0400)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Base Address: 0x40020400 </p>

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00056">56</a> 行定义.</p>

</div>
</div>
<a id="a7457f5f395681e33e594d6909f64cd4d" name="a7457f5f395681e33e594d6909f64cd4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7457f5f395681e33e594d6909f64cd4d">&#9670;&#160;</a></span>DMA2_ch1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_ch1&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a>*) <a class="el" href="reg__dma_8h.html#ad3bd6c4201d12f5d474518c1b02f8e3b">DMA2_Channel1_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00108">108</a> 行定义.</p>

</div>
</div>
<a id="aa5f9845a402cdfe524f13c559b027c29" name="aa5f9845a402cdfe524f13c559b027c29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5f9845a402cdfe524f13c559b027c29">&#9670;&#160;</a></span>DMA2_ch2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_ch2&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a>*) <a class="el" href="reg__dma_8h.html#a22f39f23c879c699b88e04a629f69d1c">DMA2_Channel2_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00109">109</a> 行定义.</p>

</div>
</div>
<a id="add6bc19cbd80a0431e52edfb0d072291" name="add6bc19cbd80a0431e52edfb0d072291"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add6bc19cbd80a0431e52edfb0d072291">&#9670;&#160;</a></span>DMA2_ch3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_ch3&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a>*) <a class="el" href="reg__dma_8h.html#a6f2369b8bc155fb55a28891987605c2c">DMA2_Channel3_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00110">110</a> 行定义.</p>

</div>
</div>
<a id="a83d21c03d7a6fdc92f4dcdd80bc2ef17" name="a83d21c03d7a6fdc92f4dcdd80bc2ef17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83d21c03d7a6fdc92f4dcdd80bc2ef17">&#9670;&#160;</a></span>DMA2_ch4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_ch4&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a>*) <a class="el" href="reg__dma_8h.html#a01b063266473f290a55047654fbbfbee">DMA2_Channel4_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00111">111</a> 行定义.</p>

</div>
</div>
<a id="a80c38f0eee0b0fdb84914f161ebfb37c" name="a80c38f0eee0b0fdb84914f161ebfb37c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a80c38f0eee0b0fdb84914f161ebfb37c">&#9670;&#160;</a></span>DMA2_ch5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_ch5&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a>*) <a class="el" href="reg__dma_8h.html#a1eea983a5d68bf36f4d19fbb07955ca1">DMA2_Channel5_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00112">112</a> 行定义.</p>

</div>
</div>
<a id="ad86c75e1ff89e03e15570f47962865c8" name="ad86c75e1ff89e03e15570f47962865c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad86c75e1ff89e03e15570f47962865c8">&#9670;&#160;</a></span>DMA2_Channel1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_Channel1&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a>*) <a class="el" href="reg__dma_8h.html#ad3bd6c4201d12f5d474518c1b02f8e3b">DMA2_Channel1_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00113">113</a> 行定义.</p>

</div>
</div>
<a id="ad3bd6c4201d12f5d474518c1b02f8e3b" name="ad3bd6c4201d12f5d474518c1b02f8e3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad3bd6c4201d12f5d474518c1b02f8e3b">&#9670;&#160;</a></span>DMA2_Channel1_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_Channel1_BASE&#160;&#160;&#160;(<a class="el" href="reg__common_8h.html#a92eb5d49730765d2abd0f5b09548f9f5">AHBPERIPH_BASE</a> + 0x0408)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Base Address: 0x40020408 </p>

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00057">57</a> 行定义.</p>

</div>
</div>
<a id="a316024020799373b9d8e35c316c74f24" name="a316024020799373b9d8e35c316c74f24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a316024020799373b9d8e35c316c74f24">&#9670;&#160;</a></span>DMA2_Channel2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_Channel2&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a>*) <a class="el" href="reg__dma_8h.html#a22f39f23c879c699b88e04a629f69d1c">DMA2_Channel2_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00114">114</a> 行定义.</p>

</div>
</div>
<a id="a22f39f23c879c699b88e04a629f69d1c" name="a22f39f23c879c699b88e04a629f69d1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a22f39f23c879c699b88e04a629f69d1c">&#9670;&#160;</a></span>DMA2_Channel2_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_Channel2_BASE&#160;&#160;&#160;(<a class="el" href="reg__common_8h.html#a92eb5d49730765d2abd0f5b09548f9f5">AHBPERIPH_BASE</a> + 0x041C)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Base Address: 0x4002041C </p>

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00058">58</a> 行定义.</p>

</div>
</div>
<a id="a6dca52a79587e0ca9a5d669048b4c7eb" name="a6dca52a79587e0ca9a5d669048b4c7eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6dca52a79587e0ca9a5d669048b4c7eb">&#9670;&#160;</a></span>DMA2_Channel3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_Channel3&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a>*) <a class="el" href="reg__dma_8h.html#a6f2369b8bc155fb55a28891987605c2c">DMA2_Channel3_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00115">115</a> 行定义.</p>

</div>
</div>
<a id="a6f2369b8bc155fb55a28891987605c2c" name="a6f2369b8bc155fb55a28891987605c2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f2369b8bc155fb55a28891987605c2c">&#9670;&#160;</a></span>DMA2_Channel3_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_Channel3_BASE&#160;&#160;&#160;(<a class="el" href="reg__common_8h.html#a92eb5d49730765d2abd0f5b09548f9f5">AHBPERIPH_BASE</a> + 0x0430)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Base Address: 0x40020430 </p>

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00059">59</a> 行定义.</p>

</div>
</div>
<a id="a612b396657695191ad740b0b59bc9f12" name="a612b396657695191ad740b0b59bc9f12"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a612b396657695191ad740b0b59bc9f12">&#9670;&#160;</a></span>DMA2_Channel4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_Channel4&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a>*) <a class="el" href="reg__dma_8h.html#a01b063266473f290a55047654fbbfbee">DMA2_Channel4_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00116">116</a> 行定义.</p>

</div>
</div>
<a id="a01b063266473f290a55047654fbbfbee" name="a01b063266473f290a55047654fbbfbee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01b063266473f290a55047654fbbfbee">&#9670;&#160;</a></span>DMA2_Channel4_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_Channel4_BASE&#160;&#160;&#160;(<a class="el" href="reg__common_8h.html#a92eb5d49730765d2abd0f5b09548f9f5">AHBPERIPH_BASE</a> + 0x0444)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Base Address: 0x40020444 </p>

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00060">60</a> 行定义.</p>

</div>
</div>
<a id="a521c13b7d0f82a6897d47995da392750" name="a521c13b7d0f82a6897d47995da392750"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a521c13b7d0f82a6897d47995da392750">&#9670;&#160;</a></span>DMA2_Channel5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_Channel5&#160;&#160;&#160;((<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a>*) <a class="el" href="reg__dma_8h.html#a1eea983a5d68bf36f4d19fbb07955ca1">DMA2_Channel5_BASE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00117">117</a> 行定义.</p>

</div>
</div>
<a id="a1eea983a5d68bf36f4d19fbb07955ca1" name="a1eea983a5d68bf36f4d19fbb07955ca1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1eea983a5d68bf36f4d19fbb07955ca1">&#9670;&#160;</a></span>DMA2_Channel5_BASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA2_Channel5_BASE&#160;&#160;&#160;(<a class="el" href="reg__common_8h.html#a92eb5d49730765d2abd0f5b09548f9f5">AHBPERIPH_BASE</a> + 0x0458)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Base Address: 0x40020458 </p>

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00061">61</a> 行定义.</p>

</div>
</div>
<a id="a26505fc5780607068fea8643a373b546" name="a26505fc5780607068fea8643a373b546"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26505fc5780607068fea8643a373b546">&#9670;&#160;</a></span>DMA_CCR_ARE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR_ARE&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__dma_8h.html#adca138b69c0aad49c1d224b24bfe44e0">DMA_CCR_ARE_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Auto-Reload Enable bit </p>

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00293">293</a> 行定义.</p>

</div>
</div>
<a id="adca138b69c0aad49c1d224b24bfe44e0" name="adca138b69c0aad49c1d224b24bfe44e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adca138b69c0aad49c1d224b24bfe44e0">&#9670;&#160;</a></span>DMA_CCR_ARE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR_ARE_Pos&#160;&#160;&#160;(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00292">292</a> 行定义.</p>

</div>
</div>
<a id="a445471396e741418bcd6f63404f4052c" name="a445471396e741418bcd6f63404f4052c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a445471396e741418bcd6f63404f4052c">&#9670;&#160;</a></span>DMA_CCR_CIRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR_CIRC&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__dma_8h.html#a66a4138896fef96641f9ad5eb269f4c4">DMA_CCR_CIRC_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Circular mode </p>

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00256">256</a> 行定义.</p>

</div>
</div>
<a id="a66a4138896fef96641f9ad5eb269f4c4" name="a66a4138896fef96641f9ad5eb269f4c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66a4138896fef96641f9ad5eb269f4c4">&#9670;&#160;</a></span>DMA_CCR_CIRC_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR_CIRC_Pos&#160;&#160;&#160;(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00255">255</a> 行定义.</p>

</div>
</div>
<a id="a8f1ece172cf3c3e696b86d401d7345a2" name="a8f1ece172cf3c3e696b86d401d7345a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f1ece172cf3c3e696b86d401d7345a2">&#9670;&#160;</a></span>DMA_CCR_DIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR_DIR&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__dma_8h.html#a9fcc441150b42892a6ae5a4ae784d85e">DMA_CCR_DIR_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Data transfer direction </p>

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00254">254</a> 行定义.</p>

</div>
</div>
<a id="a9fcc441150b42892a6ae5a4ae784d85e" name="a9fcc441150b42892a6ae5a4ae784d85e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9fcc441150b42892a6ae5a4ae784d85e">&#9670;&#160;</a></span>DMA_CCR_DIR_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR_DIR_Pos&#160;&#160;&#160;(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00253">253</a> 行定义.</p>

</div>
</div>
<a id="ababa3817d21a78079be76bc26b2c10f2" name="ababa3817d21a78079be76bc26b2c10f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ababa3817d21a78079be76bc26b2c10f2">&#9670;&#160;</a></span>DMA_CCR_EN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR_EN&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__dma_8h.html#a7f4112f52d39f2b8046af889c49c504c">DMA_CCR_EN_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel enabl </p>

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00246">246</a> 行定义.</p>

</div>
</div>
<a id="a7f4112f52d39f2b8046af889c49c504c" name="a7f4112f52d39f2b8046af889c49c504c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f4112f52d39f2b8046af889c49c504c">&#9670;&#160;</a></span>DMA_CCR_EN_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR_EN_Pos&#160;&#160;&#160;(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA_CCR Register Bit Definition </p>

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00245">245</a> 行定义.</p>

</div>
</div>
<a id="a0f0fae31377ab1d33e36cead97b1811b" name="a0f0fae31377ab1d33e36cead97b1811b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0f0fae31377ab1d33e36cead97b1811b">&#9670;&#160;</a></span>DMA_CCR_HTIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR_HTIE&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__dma_8h.html#a5675e39ff8c23a18657c52281efc4c7e">DMA_CCR_HTIE_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Half Transfer interrupt enable </p>

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00250">250</a> 行定义.</p>

</div>
</div>
<a id="a5675e39ff8c23a18657c52281efc4c7e" name="a5675e39ff8c23a18657c52281efc4c7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5675e39ff8c23a18657c52281efc4c7e">&#9670;&#160;</a></span>DMA_CCR_HTIE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR_HTIE_Pos&#160;&#160;&#160;(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00249">249</a> 行定义.</p>

</div>
</div>
<a id="a4a26aed2c9ee1cfe3e98b871cb8fb195" name="a4a26aed2c9ee1cfe3e98b871cb8fb195"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a26aed2c9ee1cfe3e98b871cb8fb195">&#9670;&#160;</a></span>DMA_CCR_M2M</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR_M2M&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__dma_8h.html#a3a61a27bfdc367d330e26069cdac75d0">DMA_CCR_M2M_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Memory to memory mode </p>

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00290">290</a> 行定义.</p>

</div>
</div>
<a id="a3a61a27bfdc367d330e26069cdac75d0" name="a3a61a27bfdc367d330e26069cdac75d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a61a27bfdc367d330e26069cdac75d0">&#9670;&#160;</a></span>DMA_CCR_M2M_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR_M2M_Pos&#160;&#160;&#160;(14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00289">289</a> 行定义.</p>

</div>
</div>
<a id="aa189138f534283d876f654ec9474987e" name="aa189138f534283d876f654ec9474987e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa189138f534283d876f654ec9474987e">&#9670;&#160;</a></span>DMA_CCR_MINC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR_MINC&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__dma_8h.html#af2f07a706a1a1b3b351151aff8b48be2">DMA_CCR_MINC_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Memory increment mode </p>

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00260">260</a> 行定义.</p>

</div>
</div>
<a id="af2f07a706a1a1b3b351151aff8b48be2" name="af2f07a706a1a1b3b351151aff8b48be2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af2f07a706a1a1b3b351151aff8b48be2">&#9670;&#160;</a></span>DMA_CCR_MINC_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR_MINC_Pos&#160;&#160;&#160;(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00259">259</a> 行定义.</p>

</div>
</div>
<a id="a492495253fe3f05ea83dd3c3dbb5dddf" name="a492495253fe3f05ea83dd3c3dbb5dddf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a492495253fe3f05ea83dd3c3dbb5dddf">&#9670;&#160;</a></span>DMA_CCR_MSIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR_MSIZE&#160;&#160;&#160;(0x03U &lt;&lt; <a class="el" href="reg__dma_8h.html#afd0ff14a5994586ebdeba33fde4a2c36">DMA_CCR_MSIZE_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>MSIZE[1:0] bits (Memory size) </p>

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00272">272</a> 行定义.</p>

</div>
</div>
<a id="a600d3f8200fc42ea6e1c7c8abbd327ad" name="a600d3f8200fc42ea6e1c7c8abbd327ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a600d3f8200fc42ea6e1c7c8abbd327ad">&#9670;&#160;</a></span>DMA_CCR_MSIZE_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR_MSIZE_0&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__dma_8h.html#afd0ff14a5994586ebdeba33fde4a2c36">DMA_CCR_MSIZE_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit0 </p>

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00273">273</a> 行定义.</p>

</div>
</div>
<a id="a60b9958fbde96f69160ca7edf92d4c27" name="a60b9958fbde96f69160ca7edf92d4c27"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60b9958fbde96f69160ca7edf92d4c27">&#9670;&#160;</a></span>DMA_CCR_MSIZE_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR_MSIZE_1&#160;&#160;&#160;(0x02U &lt;&lt; <a class="el" href="reg__dma_8h.html#afd0ff14a5994586ebdeba33fde4a2c36">DMA_CCR_MSIZE_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit1 </p>

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00274">274</a> 行定义.</p>

</div>
</div>
<a id="a94de8f4521db8129abfeccf891a27664" name="a94de8f4521db8129abfeccf891a27664"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94de8f4521db8129abfeccf891a27664">&#9670;&#160;</a></span>DMA_CCR_MSIZE_BYTE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR_MSIZE_BYTE&#160;&#160;&#160;(0x00U &lt;&lt; <a class="el" href="reg__dma_8h.html#afd0ff14a5994586ebdeba33fde4a2c36">DMA_CCR_MSIZE_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Memory Data Size Byte </p>

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00276">276</a> 行定义.</p>

</div>
</div>
<a id="add20224aea8e355592857fedf247b539" name="add20224aea8e355592857fedf247b539"></a>
<h2 class="memtitle"><span class="permalink"><a href="#add20224aea8e355592857fedf247b539">&#9670;&#160;</a></span>DMA_CCR_MSIZE_HALFWORD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR_MSIZE_HALFWORD&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__dma_8h.html#afd0ff14a5994586ebdeba33fde4a2c36">DMA_CCR_MSIZE_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Memory Data Size HalfWord </p>

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00277">277</a> 行定义.</p>

</div>
</div>
<a id="afd0ff14a5994586ebdeba33fde4a2c36" name="afd0ff14a5994586ebdeba33fde4a2c36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afd0ff14a5994586ebdeba33fde4a2c36">&#9670;&#160;</a></span>DMA_CCR_MSIZE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR_MSIZE_Pos&#160;&#160;&#160;(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00271">271</a> 行定义.</p>

</div>
</div>
<a id="a40f4a8974d742eac2e5cd949936cc828" name="a40f4a8974d742eac2e5cd949936cc828"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40f4a8974d742eac2e5cd949936cc828">&#9670;&#160;</a></span>DMA_CCR_MSIZE_WORD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR_MSIZE_WORD&#160;&#160;&#160;(0x02U &lt;&lt; <a class="el" href="reg__dma_8h.html#afd0ff14a5994586ebdeba33fde4a2c36">DMA_CCR_MSIZE_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Memory Data Size Word </p>

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00278">278</a> 行定义.</p>

</div>
</div>
<a id="a028cb96357bd24868a74ee1134a35b7e" name="a028cb96357bd24868a74ee1134a35b7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a028cb96357bd24868a74ee1134a35b7e">&#9670;&#160;</a></span>DMA_CCR_PINC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR_PINC&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__dma_8h.html#a165bb032ce1148af49048daec69508e9">DMA_CCR_PINC_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral increment mode </p>

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00258">258</a> 行定义.</p>

</div>
</div>
<a id="a165bb032ce1148af49048daec69508e9" name="a165bb032ce1148af49048daec69508e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a165bb032ce1148af49048daec69508e9">&#9670;&#160;</a></span>DMA_CCR_PINC_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR_PINC_Pos&#160;&#160;&#160;(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00257">257</a> 行定义.</p>

</div>
</div>
<a id="a97726688157629243aa59bb60e33c284" name="a97726688157629243aa59bb60e33c284"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97726688157629243aa59bb60e33c284">&#9670;&#160;</a></span>DMA_CCR_PL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR_PL&#160;&#160;&#160;(0x03U &lt;&lt; <a class="el" href="reg__dma_8h.html#a6f49ebf3f4035ea2357b791da026846b">DMA_CCR_PL_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PL[1:0] bits(Channel Priority level) </p>

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00281">281</a> 行定义.</p>

</div>
</div>
<a id="aa935d7f115297c5e9e10a62efd065247" name="aa935d7f115297c5e9e10a62efd065247"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa935d7f115297c5e9e10a62efd065247">&#9670;&#160;</a></span>DMA_CCR_PL_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR_PL_0&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__dma_8h.html#a6f49ebf3f4035ea2357b791da026846b">DMA_CCR_PL_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit0 </p>

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00282">282</a> 行定义.</p>

</div>
</div>
<a id="a82819927445c9617409bb08e09dc4cd8" name="a82819927445c9617409bb08e09dc4cd8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82819927445c9617409bb08e09dc4cd8">&#9670;&#160;</a></span>DMA_CCR_PL_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR_PL_1&#160;&#160;&#160;(0x02U &lt;&lt; <a class="el" href="reg__dma_8h.html#a6f49ebf3f4035ea2357b791da026846b">DMA_CCR_PL_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit1 </p>

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00283">283</a> 行定义.</p>

</div>
</div>
<a id="a5d40b6e1c73110b2bfb00e914951c33f" name="a5d40b6e1c73110b2bfb00e914951c33f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d40b6e1c73110b2bfb00e914951c33f">&#9670;&#160;</a></span>DMA_CCR_PL_High</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR_PL_High&#160;&#160;&#160;(0x02U &lt;&lt; <a class="el" href="reg__dma_8h.html#a6f49ebf3f4035ea2357b791da026846b">DMA_CCR_PL_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Priority High </p>

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00287">287</a> 行定义.</p>

</div>
</div>
<a id="a4214a6b9559c3b9f5bc0a5fb4381ca72" name="a4214a6b9559c3b9f5bc0a5fb4381ca72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4214a6b9559c3b9f5bc0a5fb4381ca72">&#9670;&#160;</a></span>DMA_CCR_PL_Low</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR_PL_Low&#160;&#160;&#160;(0x00U &lt;&lt; <a class="el" href="reg__dma_8h.html#a6f49ebf3f4035ea2357b791da026846b">DMA_CCR_PL_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Priority Low </p>

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00285">285</a> 行定义.</p>

</div>
</div>
<a id="af4eb1e57780745ac59f18b1265c7aaaf" name="af4eb1e57780745ac59f18b1265c7aaaf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4eb1e57780745ac59f18b1265c7aaaf">&#9670;&#160;</a></span>DMA_CCR_PL_Medium</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR_PL_Medium&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__dma_8h.html#a6f49ebf3f4035ea2357b791da026846b">DMA_CCR_PL_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Priority Medium </p>

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00286">286</a> 行定义.</p>

</div>
</div>
<a id="a6f49ebf3f4035ea2357b791da026846b" name="a6f49ebf3f4035ea2357b791da026846b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f49ebf3f4035ea2357b791da026846b">&#9670;&#160;</a></span>DMA_CCR_PL_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR_PL_Pos&#160;&#160;&#160;(12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00280">280</a> 行定义.</p>

</div>
</div>
<a id="a43ced3955edbc9cef993e2e9c0878a97" name="a43ced3955edbc9cef993e2e9c0878a97"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43ced3955edbc9cef993e2e9c0878a97">&#9670;&#160;</a></span>DMA_CCR_PL_VeryHigh</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR_PL_VeryHigh&#160;&#160;&#160;(0x03U &lt;&lt; <a class="el" href="reg__dma_8h.html#a6f49ebf3f4035ea2357b791da026846b">DMA_CCR_PL_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Priority VeryHigh </p>

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00288">288</a> 行定义.</p>

</div>
</div>
<a id="a1a8d824b9bff520523fccfbe57b07516" name="a1a8d824b9bff520523fccfbe57b07516"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a8d824b9bff520523fccfbe57b07516">&#9670;&#160;</a></span>DMA_CCR_PSIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR_PSIZE&#160;&#160;&#160;(0x03U &lt;&lt; <a class="el" href="reg__dma_8h.html#a73550e263e014a80ba68b9d44d335a83">DMA_CCR_PSIZE_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PSIZE[1:0] bits (Peripheral size) </p>

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00263">263</a> 行定义.</p>

</div>
</div>
<a id="a4b3726c7d0fd3b00e33637f163c79128" name="a4b3726c7d0fd3b00e33637f163c79128"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4b3726c7d0fd3b00e33637f163c79128">&#9670;&#160;</a></span>DMA_CCR_PSIZE_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR_PSIZE_0&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__dma_8h.html#a73550e263e014a80ba68b9d44d335a83">DMA_CCR_PSIZE_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit0 </p>

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00264">264</a> 行定义.</p>

</div>
</div>
<a id="a8e8d8786f16dda2bef035ba2df15b69d" name="a8e8d8786f16dda2bef035ba2df15b69d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8e8d8786f16dda2bef035ba2df15b69d">&#9670;&#160;</a></span>DMA_CCR_PSIZE_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR_PSIZE_1&#160;&#160;&#160;(0x02U &lt;&lt; <a class="el" href="reg__dma_8h.html#a73550e263e014a80ba68b9d44d335a83">DMA_CCR_PSIZE_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bit1 </p>

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00265">265</a> 行定义.</p>

</div>
</div>
<a id="a73b3d2706a5edb3f39e1f8f8ad0b4fd2" name="a73b3d2706a5edb3f39e1f8f8ad0b4fd2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73b3d2706a5edb3f39e1f8f8ad0b4fd2">&#9670;&#160;</a></span>DMA_CCR_PSIZE_BYTE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR_PSIZE_BYTE&#160;&#160;&#160;(0x00U &lt;&lt; <a class="el" href="reg__dma_8h.html#a73550e263e014a80ba68b9d44d335a83">DMA_CCR_PSIZE_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Peripheral Data Size Byte </p>

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00267">267</a> 行定义.</p>

</div>
</div>
<a id="adde96e7cfeb08e5e48862a338cfe9791" name="adde96e7cfeb08e5e48862a338cfe9791"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adde96e7cfeb08e5e48862a338cfe9791">&#9670;&#160;</a></span>DMA_CCR_PSIZE_HALFWORD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR_PSIZE_HALFWORD&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__dma_8h.html#a73550e263e014a80ba68b9d44d335a83">DMA_CCR_PSIZE_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Peripheral Data Size HalfWord </p>

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00268">268</a> 行定义.</p>

</div>
</div>
<a id="a73550e263e014a80ba68b9d44d335a83" name="a73550e263e014a80ba68b9d44d335a83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73550e263e014a80ba68b9d44d335a83">&#9670;&#160;</a></span>DMA_CCR_PSIZE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR_PSIZE_Pos&#160;&#160;&#160;(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00262">262</a> 行定义.</p>

</div>
</div>
<a id="a6f4a3508ff43c686c4e36d67451cd83c" name="a6f4a3508ff43c686c4e36d67451cd83c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f4a3508ff43c686c4e36d67451cd83c">&#9670;&#160;</a></span>DMA_CCR_PSIZE_WORD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR_PSIZE_WORD&#160;&#160;&#160;(0x02U &lt;&lt; <a class="el" href="reg__dma_8h.html#a73550e263e014a80ba68b9d44d335a83">DMA_CCR_PSIZE_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA Peripheral Data Size Word </p>

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00269">269</a> 行定义.</p>

</div>
</div>
<a id="aaba9cd82cab0cca23de038e946f81c6a" name="aaba9cd82cab0cca23de038e946f81c6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaba9cd82cab0cca23de038e946f81c6a">&#9670;&#160;</a></span>DMA_CCR_TCIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR_TCIE&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__dma_8h.html#abe3b07726862ce6f3a0007de1553330a">DMA_CCR_TCIE_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transfer complete interrupt enable </p>

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00248">248</a> 行定义.</p>

</div>
</div>
<a id="abe3b07726862ce6f3a0007de1553330a" name="abe3b07726862ce6f3a0007de1553330a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe3b07726862ce6f3a0007de1553330a">&#9670;&#160;</a></span>DMA_CCR_TCIE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR_TCIE_Pos&#160;&#160;&#160;(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00247">247</a> 行定义.</p>

</div>
</div>
<a id="a3dd2204c9046500140e3c720fb5a415f" name="a3dd2204c9046500140e3c720fb5a415f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3dd2204c9046500140e3c720fb5a415f">&#9670;&#160;</a></span>DMA_CCR_TEIE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR_TEIE&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__dma_8h.html#ab2744612a297431a80718a67c7c79f19">DMA_CCR_TEIE_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Transfer error interrupt enable </p>

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00252">252</a> 行定义.</p>

</div>
</div>
<a id="ab2744612a297431a80718a67c7c79f19" name="ab2744612a297431a80718a67c7c79f19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab2744612a297431a80718a67c7c79f19">&#9670;&#160;</a></span>DMA_CCR_TEIE_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CCR_TEIE_Pos&#160;&#160;&#160;(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00251">251</a> 行定义.</p>

</div>
</div>
<a id="aacd9100e19b17a0641359cd158ea0cb7" name="aacd9100e19b17a0641359cd158ea0cb7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aacd9100e19b17a0641359cd158ea0cb7">&#9670;&#160;</a></span>DMA_CMAR_MA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CMAR_MA&#160;&#160;&#160;(0xFFFFFFFFU &lt;&lt; <a class="el" href="reg__dma_8h.html#af8680eed5bbb2c59ececcacbdb9cdd5b">DMA_CMAR_MA_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral Address </p>

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00311">311</a> 行定义.</p>

</div>
</div>
<a id="af8680eed5bbb2c59ececcacbdb9cdd5b" name="af8680eed5bbb2c59ececcacbdb9cdd5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8680eed5bbb2c59ececcacbdb9cdd5b">&#9670;&#160;</a></span>DMA_CMAR_MA_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CMAR_MA_Pos&#160;&#160;&#160;(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA_CMAR Register Bit Definition </p>

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00310">310</a> 行定义.</p>

</div>
</div>
<a id="ad42c0abbace3b816e7669e27b3676d2a" name="ad42c0abbace3b816e7669e27b3676d2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad42c0abbace3b816e7669e27b3676d2a">&#9670;&#160;</a></span>DMA_CNDTR_NDT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CNDTR_NDT&#160;&#160;&#160;(0xFFFFU &lt;&lt; <a class="el" href="reg__dma_8h.html#a96337334b23e814de339a9697b8cfe52">DMA_CNDTR_NDT_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Number of data to Transfer </p>

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00299">299</a> 行定义.</p>

</div>
</div>
<a id="a96337334b23e814de339a9697b8cfe52" name="a96337334b23e814de339a9697b8cfe52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a96337334b23e814de339a9697b8cfe52">&#9670;&#160;</a></span>DMA_CNDTR_NDT_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CNDTR_NDT_Pos&#160;&#160;&#160;(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA_CNDTR Register Bit Definition </p>

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00298">298</a> 行定义.</p>

</div>
</div>
<a id="aa3f5ad05ab0a37eb49692c4d77730eb1" name="aa3f5ad05ab0a37eb49692c4d77730eb1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3f5ad05ab0a37eb49692c4d77730eb1">&#9670;&#160;</a></span>DMA_CPAR_PA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CPAR_PA&#160;&#160;&#160;(0xFFFFFFFFU &lt;&lt; <a class="el" href="reg__dma_8h.html#aedbe38bfd0952b6490a0517143030eb0">DMA_CPAR_PA_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral Address </p>

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00305">305</a> 行定义.</p>

</div>
</div>
<a id="aedbe38bfd0952b6490a0517143030eb0" name="aedbe38bfd0952b6490a0517143030eb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aedbe38bfd0952b6490a0517143030eb0">&#9670;&#160;</a></span>DMA_CPAR_PA_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_CPAR_PA_Pos&#160;&#160;&#160;(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA_CPAR Register Bit Definition </p>

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00304">304</a> 行定义.</p>

</div>
</div>
<a id="a75ad797334d9fb70750ace14b16e0122" name="a75ad797334d9fb70750ace14b16e0122"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a75ad797334d9fb70750ace14b16e0122">&#9670;&#160;</a></span>DMA_IFCR_CGIF1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CGIF1&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__dma_8h.html#a384a232196033f388924f3f598f63777">DMA_IFCR_CGIF1_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel 1 Global interrupt clearr </p>

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00185">185</a> 行定义.</p>

</div>
</div>
<a id="a384a232196033f388924f3f598f63777" name="a384a232196033f388924f3f598f63777"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a384a232196033f388924f3f598f63777">&#9670;&#160;</a></span>DMA_IFCR_CGIF1_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CGIF1_Pos&#160;&#160;&#160;(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA_IFCR Register Bit Definition </p>

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00184">184</a> 行定义.</p>

</div>
</div>
<a id="ab907e446bbf1e1400dc5fdbd929d0e5f" name="ab907e446bbf1e1400dc5fdbd929d0e5f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab907e446bbf1e1400dc5fdbd929d0e5f">&#9670;&#160;</a></span>DMA_IFCR_CGIF2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CGIF2&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__dma_8h.html#a1a87eeb6e68e40c01607eb3055b2c802">DMA_IFCR_CGIF2_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel 2 Global interrupt clear </p>

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00193">193</a> 行定义.</p>

</div>
</div>
<a id="a1a87eeb6e68e40c01607eb3055b2c802" name="a1a87eeb6e68e40c01607eb3055b2c802"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a87eeb6e68e40c01607eb3055b2c802">&#9670;&#160;</a></span>DMA_IFCR_CGIF2_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CGIF2_Pos&#160;&#160;&#160;(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00192">192</a> 行定义.</p>

</div>
</div>
<a id="a0d98e88c334091e20e931372646a6b0d" name="a0d98e88c334091e20e931372646a6b0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d98e88c334091e20e931372646a6b0d">&#9670;&#160;</a></span>DMA_IFCR_CGIF3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CGIF3&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__dma_8h.html#ae8abc8c7851622f66870e25e698befa2">DMA_IFCR_CGIF3_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel 3 Global interrupt clear </p>

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00201">201</a> 行定义.</p>

</div>
</div>
<a id="ae8abc8c7851622f66870e25e698befa2" name="ae8abc8c7851622f66870e25e698befa2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8abc8c7851622f66870e25e698befa2">&#9670;&#160;</a></span>DMA_IFCR_CGIF3_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CGIF3_Pos&#160;&#160;&#160;(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00200">200</a> 行定义.</p>

</div>
</div>
<a id="a73d22139e4567c89e2afcb4aef71104c" name="a73d22139e4567c89e2afcb4aef71104c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73d22139e4567c89e2afcb4aef71104c">&#9670;&#160;</a></span>DMA_IFCR_CGIF4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CGIF4&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__dma_8h.html#aad4c91830b4d46fcd53d414a91735273">DMA_IFCR_CGIF4_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel 4 Global interrupt clear </p>

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00209">209</a> 行定义.</p>

</div>
</div>
<a id="aad4c91830b4d46fcd53d414a91735273" name="aad4c91830b4d46fcd53d414a91735273"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad4c91830b4d46fcd53d414a91735273">&#9670;&#160;</a></span>DMA_IFCR_CGIF4_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CGIF4_Pos&#160;&#160;&#160;(12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00208">208</a> 行定义.</p>

</div>
</div>
<a id="a943245d2a8300854d53fd07bb957a6fc" name="a943245d2a8300854d53fd07bb957a6fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a943245d2a8300854d53fd07bb957a6fc">&#9670;&#160;</a></span>DMA_IFCR_CGIF5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CGIF5&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__dma_8h.html#a3885a548a01240f4b093215c9940ef70">DMA_IFCR_CGIF5_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel 5 Global interrupt clear </p>

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00217">217</a> 行定义.</p>

</div>
</div>
<a id="a3885a548a01240f4b093215c9940ef70" name="a3885a548a01240f4b093215c9940ef70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3885a548a01240f4b093215c9940ef70">&#9670;&#160;</a></span>DMA_IFCR_CGIF5_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CGIF5_Pos&#160;&#160;&#160;(16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00216">216</a> 行定义.</p>

</div>
</div>
<a id="a7fc61098c5cf9a7d53ddcb155e34c984" name="a7fc61098c5cf9a7d53ddcb155e34c984"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7fc61098c5cf9a7d53ddcb155e34c984">&#9670;&#160;</a></span>DMA_IFCR_CGIF6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CGIF6&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__dma_8h.html#a65947a2b4d94e4d611a087a9a9d26069">DMA_IFCR_CGIF6_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel 6 Global interrupt clear </p>

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00226">226</a> 行定义.</p>

</div>
</div>
<a id="a65947a2b4d94e4d611a087a9a9d26069" name="a65947a2b4d94e4d611a087a9a9d26069"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65947a2b4d94e4d611a087a9a9d26069">&#9670;&#160;</a></span>DMA_IFCR_CGIF6_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CGIF6_Pos&#160;&#160;&#160;(20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00225">225</a> 行定义.</p>

</div>
</div>
<a id="aad9f01dfeb289156448f5a5a0ad54099" name="aad9f01dfeb289156448f5a5a0ad54099"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aad9f01dfeb289156448f5a5a0ad54099">&#9670;&#160;</a></span>DMA_IFCR_CGIF7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CGIF7&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__dma_8h.html#a191c8a88496206410e22515c1dc8f726">DMA_IFCR_CGIF7_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel 7 Global interrupt clear </p>

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00234">234</a> 行定义.</p>

</div>
</div>
<a id="a191c8a88496206410e22515c1dc8f726" name="a191c8a88496206410e22515c1dc8f726"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a191c8a88496206410e22515c1dc8f726">&#9670;&#160;</a></span>DMA_IFCR_CGIF7_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CGIF7_Pos&#160;&#160;&#160;(24)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00233">233</a> 行定义.</p>

</div>
</div>
<a id="a66e9aa2475130fbf63db304ceea019eb" name="a66e9aa2475130fbf63db304ceea019eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a66e9aa2475130fbf63db304ceea019eb">&#9670;&#160;</a></span>DMA_IFCR_CHTIF1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CHTIF1&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__dma_8h.html#a429ea8f924228f3c9c769a1dd10fccd2">DMA_IFCR_CHTIF1_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel 1 Half Transfer clear </p>

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00189">189</a> 行定义.</p>

</div>
</div>
<a id="a429ea8f924228f3c9c769a1dd10fccd2" name="a429ea8f924228f3c9c769a1dd10fccd2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a429ea8f924228f3c9c769a1dd10fccd2">&#9670;&#160;</a></span>DMA_IFCR_CHTIF1_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CHTIF1_Pos&#160;&#160;&#160;(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00188">188</a> 行定义.</p>

</div>
</div>
<a id="a3e769c78024a22b4d1f528ce03ccc760" name="a3e769c78024a22b4d1f528ce03ccc760"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e769c78024a22b4d1f528ce03ccc760">&#9670;&#160;</a></span>DMA_IFCR_CHTIF2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CHTIF2&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__dma_8h.html#a5ae42f9ec920fc45409fca256fc1c094">DMA_IFCR_CHTIF2_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel 2 Half Transfer clear </p>

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00197">197</a> 行定义.</p>

</div>
</div>
<a id="a5ae42f9ec920fc45409fca256fc1c094" name="a5ae42f9ec920fc45409fca256fc1c094"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ae42f9ec920fc45409fca256fc1c094">&#9670;&#160;</a></span>DMA_IFCR_CHTIF2_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CHTIF2_Pos&#160;&#160;&#160;(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00196">196</a> 行定义.</p>

</div>
</div>
<a id="a2dea86ca2ec8aa945b840f2c1866e1f6" name="a2dea86ca2ec8aa945b840f2c1866e1f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2dea86ca2ec8aa945b840f2c1866e1f6">&#9670;&#160;</a></span>DMA_IFCR_CHTIF3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CHTIF3&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__dma_8h.html#aa9188b1e168f052779be66773b2132d6">DMA_IFCR_CHTIF3_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel 3 Half Transfer clear </p>

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00205">205</a> 行定义.</p>

</div>
</div>
<a id="aa9188b1e168f052779be66773b2132d6" name="aa9188b1e168f052779be66773b2132d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa9188b1e168f052779be66773b2132d6">&#9670;&#160;</a></span>DMA_IFCR_CHTIF3_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CHTIF3_Pos&#160;&#160;&#160;(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00204">204</a> 行定义.</p>

</div>
</div>
<a id="a950664b81ec2d4d843f89ef102107d7b" name="a950664b81ec2d4d843f89ef102107d7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a950664b81ec2d4d843f89ef102107d7b">&#9670;&#160;</a></span>DMA_IFCR_CHTIF4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CHTIF4&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__dma_8h.html#a8a8373c904a0574577398d22fe2d1872">DMA_IFCR_CHTIF4_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel 4 Half Transfer clear </p>

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00213">213</a> 行定义.</p>

</div>
</div>
<a id="a8a8373c904a0574577398d22fe2d1872" name="a8a8373c904a0574577398d22fe2d1872"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a8373c904a0574577398d22fe2d1872">&#9670;&#160;</a></span>DMA_IFCR_CHTIF4_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CHTIF4_Pos&#160;&#160;&#160;(14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00212">212</a> 行定义.</p>

</div>
</div>
<a id="a3c23c727a4dbbc45a356c8418299275d" name="a3c23c727a4dbbc45a356c8418299275d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c23c727a4dbbc45a356c8418299275d">&#9670;&#160;</a></span>DMA_IFCR_CHTIF5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CHTIF5&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__dma_8h.html#ac4ff720ba13ea5f68b85d13cf881798a">DMA_IFCR_CHTIF5_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel 5 Half Transfer clear </p>

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00221">221</a> 行定义.</p>

</div>
</div>
<a id="ac4ff720ba13ea5f68b85d13cf881798a" name="ac4ff720ba13ea5f68b85d13cf881798a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4ff720ba13ea5f68b85d13cf881798a">&#9670;&#160;</a></span>DMA_IFCR_CHTIF5_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CHTIF5_Pos&#160;&#160;&#160;(18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00220">220</a> 行定义.</p>

</div>
</div>
<a id="ae67273db02ffd8f2bfe0a5c93e9282a4" name="ae67273db02ffd8f2bfe0a5c93e9282a4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae67273db02ffd8f2bfe0a5c93e9282a4">&#9670;&#160;</a></span>DMA_IFCR_CHTIF6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CHTIF6&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__dma_8h.html#a93f0d87ce3ac10330dc041aba3a26476">DMA_IFCR_CHTIF6_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel 6 Half Transfer clear </p>

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00230">230</a> 行定义.</p>

</div>
</div>
<a id="a93f0d87ce3ac10330dc041aba3a26476" name="a93f0d87ce3ac10330dc041aba3a26476"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93f0d87ce3ac10330dc041aba3a26476">&#9670;&#160;</a></span>DMA_IFCR_CHTIF6_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CHTIF6_Pos&#160;&#160;&#160;(22)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00229">229</a> 行定义.</p>

</div>
</div>
<a id="aa7378f7a26730bfd5c950b7c7efb9272" name="aa7378f7a26730bfd5c950b7c7efb9272"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7378f7a26730bfd5c950b7c7efb9272">&#9670;&#160;</a></span>DMA_IFCR_CHTIF7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CHTIF7&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__dma_8h.html#a03149a3b9b879b9f8ad6ba03021df818">DMA_IFCR_CHTIF7_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel 7 Half Transfer clear </p>

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00238">238</a> 行定义.</p>

</div>
</div>
<a id="a03149a3b9b879b9f8ad6ba03021df818" name="a03149a3b9b879b9f8ad6ba03021df818"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a03149a3b9b879b9f8ad6ba03021df818">&#9670;&#160;</a></span>DMA_IFCR_CHTIF7_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CHTIF7_Pos&#160;&#160;&#160;(26)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00237">237</a> 行定义.</p>

</div>
</div>
<a id="a60085fa798cf77f80365839e7d88c8f1" name="a60085fa798cf77f80365839e7d88c8f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60085fa798cf77f80365839e7d88c8f1">&#9670;&#160;</a></span>DMA_IFCR_CTCIF1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CTCIF1&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__dma_8h.html#a4602952d83692098965c92eb075ba8f2">DMA_IFCR_CTCIF1_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel 1 Transfer Complete clear </p>

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00187">187</a> 行定义.</p>

</div>
</div>
<a id="a4602952d83692098965c92eb075ba8f2" name="a4602952d83692098965c92eb075ba8f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4602952d83692098965c92eb075ba8f2">&#9670;&#160;</a></span>DMA_IFCR_CTCIF1_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CTCIF1_Pos&#160;&#160;&#160;(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00186">186</a> 行定义.</p>

</div>
</div>
<a id="a8505b947a04834750e164dc320dfae09" name="a8505b947a04834750e164dc320dfae09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8505b947a04834750e164dc320dfae09">&#9670;&#160;</a></span>DMA_IFCR_CTCIF2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CTCIF2&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__dma_8h.html#acfd856f903bc2bb83b5e33bdcfbb72a8">DMA_IFCR_CTCIF2_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel 2 Transfer Complete clear </p>

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00195">195</a> 行定义.</p>

</div>
</div>
<a id="acfd856f903bc2bb83b5e33bdcfbb72a8" name="acfd856f903bc2bb83b5e33bdcfbb72a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acfd856f903bc2bb83b5e33bdcfbb72a8">&#9670;&#160;</a></span>DMA_IFCR_CTCIF2_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CTCIF2_Pos&#160;&#160;&#160;(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00194">194</a> 行定义.</p>

</div>
</div>
<a id="accb4c0c5e0f2e01dec12ba366b83cb4d" name="accb4c0c5e0f2e01dec12ba366b83cb4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#accb4c0c5e0f2e01dec12ba366b83cb4d">&#9670;&#160;</a></span>DMA_IFCR_CTCIF3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CTCIF3&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__dma_8h.html#afa340e56f4bfd8bf669b3cb636940a21">DMA_IFCR_CTCIF3_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel 3 Transfer Complete clear </p>

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00203">203</a> 行定义.</p>

</div>
</div>
<a id="afa340e56f4bfd8bf669b3cb636940a21" name="afa340e56f4bfd8bf669b3cb636940a21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afa340e56f4bfd8bf669b3cb636940a21">&#9670;&#160;</a></span>DMA_IFCR_CTCIF3_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CTCIF3_Pos&#160;&#160;&#160;(9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00202">202</a> 行定义.</p>

</div>
</div>
<a id="a34b431fd4e034f8333e44594712f75eb" name="a34b431fd4e034f8333e44594712f75eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34b431fd4e034f8333e44594712f75eb">&#9670;&#160;</a></span>DMA_IFCR_CTCIF4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CTCIF4&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__dma_8h.html#a44f092ea2c52ba0b5137c06702776f95">DMA_IFCR_CTCIF4_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel 4 Transfer Complete clear </p>

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00211">211</a> 行定义.</p>

</div>
</div>
<a id="a44f092ea2c52ba0b5137c06702776f95" name="a44f092ea2c52ba0b5137c06702776f95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44f092ea2c52ba0b5137c06702776f95">&#9670;&#160;</a></span>DMA_IFCR_CTCIF4_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CTCIF4_Pos&#160;&#160;&#160;(13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00210">210</a> 行定义.</p>

</div>
</div>
<a id="aae4c7d1d10beb535aec39de9a8bdc327" name="aae4c7d1d10beb535aec39de9a8bdc327"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae4c7d1d10beb535aec39de9a8bdc327">&#9670;&#160;</a></span>DMA_IFCR_CTCIF5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CTCIF5&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__dma_8h.html#acccd6618430fcc0515973f1335ea1cd7">DMA_IFCR_CTCIF5_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel 5 Transfer Complete clear </p>

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00219">219</a> 行定义.</p>

</div>
</div>
<a id="acccd6618430fcc0515973f1335ea1cd7" name="acccd6618430fcc0515973f1335ea1cd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acccd6618430fcc0515973f1335ea1cd7">&#9670;&#160;</a></span>DMA_IFCR_CTCIF5_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CTCIF5_Pos&#160;&#160;&#160;(17)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00218">218</a> 行定义.</p>

</div>
</div>
<a id="ac3dca486df2f235aac8f3975f5f4ab75" name="ac3dca486df2f235aac8f3975f5f4ab75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3dca486df2f235aac8f3975f5f4ab75">&#9670;&#160;</a></span>DMA_IFCR_CTCIF6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CTCIF6&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__dma_8h.html#a94e93900522ede13863a0419ebedc67e">DMA_IFCR_CTCIF6_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel 6 Transfer Complete clear </p>

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00228">228</a> 行定义.</p>

</div>
</div>
<a id="a94e93900522ede13863a0419ebedc67e" name="a94e93900522ede13863a0419ebedc67e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a94e93900522ede13863a0419ebedc67e">&#9670;&#160;</a></span>DMA_IFCR_CTCIF6_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CTCIF6_Pos&#160;&#160;&#160;(21)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00227">227</a> 行定义.</p>

</div>
</div>
<a id="ac26181e8c2bd1fddc1e774cb7b621e5b" name="ac26181e8c2bd1fddc1e774cb7b621e5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac26181e8c2bd1fddc1e774cb7b621e5b">&#9670;&#160;</a></span>DMA_IFCR_CTCIF7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CTCIF7&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__dma_8h.html#a00709a6aa2ad9e2a2bd93ecaea62a47b">DMA_IFCR_CTCIF7_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel 7 Transfer Complete clear </p>

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00236">236</a> 行定义.</p>

</div>
</div>
<a id="a00709a6aa2ad9e2a2bd93ecaea62a47b" name="a00709a6aa2ad9e2a2bd93ecaea62a47b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a00709a6aa2ad9e2a2bd93ecaea62a47b">&#9670;&#160;</a></span>DMA_IFCR_CTCIF7_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CTCIF7_Pos&#160;&#160;&#160;(25)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00235">235</a> 行定义.</p>

</div>
</div>
<a id="a989699cace2fa87efa867b825c1deb29" name="a989699cace2fa87efa867b825c1deb29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a989699cace2fa87efa867b825c1deb29">&#9670;&#160;</a></span>DMA_IFCR_CTEIF1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CTEIF1&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__dma_8h.html#ae398bd469325b42df8d631c2c7648c03">DMA_IFCR_CTEIF1_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel 1 Transfer Error clear </p>

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00191">191</a> 行定义.</p>

</div>
</div>
<a id="ae398bd469325b42df8d631c2c7648c03" name="ae398bd469325b42df8d631c2c7648c03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae398bd469325b42df8d631c2c7648c03">&#9670;&#160;</a></span>DMA_IFCR_CTEIF1_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CTEIF1_Pos&#160;&#160;&#160;(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00190">190</a> 行定义.</p>

</div>
</div>
<a id="a4abb0afb7dbe362c150bf80c4c751a67" name="a4abb0afb7dbe362c150bf80c4c751a67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4abb0afb7dbe362c150bf80c4c751a67">&#9670;&#160;</a></span>DMA_IFCR_CTEIF2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CTEIF2&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__dma_8h.html#a2c81071e0ad5e28ca23e87a3bef63f78">DMA_IFCR_CTEIF2_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel 2 Transfer Error clear </p>

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00199">199</a> 行定义.</p>

</div>
</div>
<a id="a2c81071e0ad5e28ca23e87a3bef63f78" name="a2c81071e0ad5e28ca23e87a3bef63f78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c81071e0ad5e28ca23e87a3bef63f78">&#9670;&#160;</a></span>DMA_IFCR_CTEIF2_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CTEIF2_Pos&#160;&#160;&#160;(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00198">198</a> 行定义.</p>

</div>
</div>
<a id="a59bad79f1ae37b69b048834808e8d067" name="a59bad79f1ae37b69b048834808e8d067"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59bad79f1ae37b69b048834808e8d067">&#9670;&#160;</a></span>DMA_IFCR_CTEIF3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CTEIF3&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__dma_8h.html#a57eb58cc21d13c4e954049cffe43853a">DMA_IFCR_CTEIF3_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel 3 Transfer Error clear </p>

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00207">207</a> 行定义.</p>

</div>
</div>
<a id="a57eb58cc21d13c4e954049cffe43853a" name="a57eb58cc21d13c4e954049cffe43853a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a57eb58cc21d13c4e954049cffe43853a">&#9670;&#160;</a></span>DMA_IFCR_CTEIF3_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CTEIF3_Pos&#160;&#160;&#160;(11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00206">206</a> 行定义.</p>

</div>
</div>
<a id="a6fdda8f7f2507c1d3988c7310a35d46c" name="a6fdda8f7f2507c1d3988c7310a35d46c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6fdda8f7f2507c1d3988c7310a35d46c">&#9670;&#160;</a></span>DMA_IFCR_CTEIF4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CTEIF4&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__dma_8h.html#a30cfe132853ae9bea3b745104f6c6bf7">DMA_IFCR_CTEIF4_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel 4 Transfer Error clear </p>

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00215">215</a> 行定义.</p>

</div>
</div>
<a id="a30cfe132853ae9bea3b745104f6c6bf7" name="a30cfe132853ae9bea3b745104f6c6bf7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30cfe132853ae9bea3b745104f6c6bf7">&#9670;&#160;</a></span>DMA_IFCR_CTEIF4_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CTEIF4_Pos&#160;&#160;&#160;(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00214">214</a> 行定义.</p>

</div>
</div>
<a id="a6ec6326d337a773b4ced9d8a680c05a9" name="a6ec6326d337a773b4ced9d8a680c05a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ec6326d337a773b4ced9d8a680c05a9">&#9670;&#160;</a></span>DMA_IFCR_CTEIF5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CTEIF5&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__dma_8h.html#a9f212a62195d09ebbdfcdf2811a3798a">DMA_IFCR_CTEIF5_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel 5 Transfer Error clear </p>

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00223">223</a> 行定义.</p>

</div>
</div>
<a id="a9f212a62195d09ebbdfcdf2811a3798a" name="a9f212a62195d09ebbdfcdf2811a3798a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f212a62195d09ebbdfcdf2811a3798a">&#9670;&#160;</a></span>DMA_IFCR_CTEIF5_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CTEIF5_Pos&#160;&#160;&#160;(19)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00222">222</a> 行定义.</p>

</div>
</div>
<a id="a1e523c5cbf5594ffe8540c317bce6933" name="a1e523c5cbf5594ffe8540c317bce6933"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e523c5cbf5594ffe8540c317bce6933">&#9670;&#160;</a></span>DMA_IFCR_CTEIF6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CTEIF6&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__dma_8h.html#a55707c4ab09e3bb7905a7ccd9e15cb02">DMA_IFCR_CTEIF6_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel 6 Transfer Error clear </p>

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00232">232</a> 行定义.</p>

</div>
</div>
<a id="a55707c4ab09e3bb7905a7ccd9e15cb02" name="a55707c4ab09e3bb7905a7ccd9e15cb02"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55707c4ab09e3bb7905a7ccd9e15cb02">&#9670;&#160;</a></span>DMA_IFCR_CTEIF6_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CTEIF6_Pos&#160;&#160;&#160;(23)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00231">231</a> 行定义.</p>

</div>
</div>
<a id="a4076bf1ed67fb39d4a0175e5943d5f2d" name="a4076bf1ed67fb39d4a0175e5943d5f2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4076bf1ed67fb39d4a0175e5943d5f2d">&#9670;&#160;</a></span>DMA_IFCR_CTEIF7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CTEIF7&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__dma_8h.html#a61cdda5706c58ca9294f1457576c3d87">DMA_IFCR_CTEIF7_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel 7 Transfer Error clear </p>

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00240">240</a> 行定义.</p>

</div>
</div>
<a id="a61cdda5706c58ca9294f1457576c3d87" name="a61cdda5706c58ca9294f1457576c3d87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61cdda5706c58ca9294f1457576c3d87">&#9670;&#160;</a></span>DMA_IFCR_CTEIF7_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_IFCR_CTEIF7_Pos&#160;&#160;&#160;(27)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00239">239</a> 行定义.</p>

</div>
</div>
<a id="a3475228c998897d0f408a4c5da066186" name="a3475228c998897d0f408a4c5da066186"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3475228c998897d0f408a4c5da066186">&#9670;&#160;</a></span>DMA_ISR_GIF1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_GIF1&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__dma_8h.html#a087ec211a08c8241dad366d1785cda52">DMA_ISR_GIF1_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel 1 Global interrupt flag </p>

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00124">124</a> 行定义.</p>

</div>
</div>
<a id="a087ec211a08c8241dad366d1785cda52" name="a087ec211a08c8241dad366d1785cda52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a087ec211a08c8241dad366d1785cda52">&#9670;&#160;</a></span>DMA_ISR_GIF1_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_GIF1_Pos&#160;&#160;&#160;(0)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>DMA_ISR Register Bit Definition </p>

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00123">123</a> 行定义.</p>

</div>
</div>
<a id="a44fa823dbb15b829621961efc60d6a95" name="a44fa823dbb15b829621961efc60d6a95"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44fa823dbb15b829621961efc60d6a95">&#9670;&#160;</a></span>DMA_ISR_GIF2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_GIF2&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__dma_8h.html#a0012c596aa1189cfe65548fe251335ed">DMA_ISR_GIF2_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel 2 Global interrupt flag </p>

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00132">132</a> 行定义.</p>

</div>
</div>
<a id="a0012c596aa1189cfe65548fe251335ed" name="a0012c596aa1189cfe65548fe251335ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0012c596aa1189cfe65548fe251335ed">&#9670;&#160;</a></span>DMA_ISR_GIF2_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_GIF2_Pos&#160;&#160;&#160;(4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00131">131</a> 行定义.</p>

</div>
</div>
<a id="acb0bd8fb0e580688c5cf617b618bbc17" name="acb0bd8fb0e580688c5cf617b618bbc17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb0bd8fb0e580688c5cf617b618bbc17">&#9670;&#160;</a></span>DMA_ISR_GIF3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_GIF3&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__dma_8h.html#a54fef9be564548137ad7c2445b20c335">DMA_ISR_GIF3_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel 3 Global interrupt flag </p>

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00140">140</a> 行定义.</p>

</div>
</div>
<a id="a54fef9be564548137ad7c2445b20c335" name="a54fef9be564548137ad7c2445b20c335"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54fef9be564548137ad7c2445b20c335">&#9670;&#160;</a></span>DMA_ISR_GIF3_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_GIF3_Pos&#160;&#160;&#160;(8)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00139">139</a> 行定义.</p>

</div>
</div>
<a id="af4f69823d44810c353af1f0a89eaf180" name="af4f69823d44810c353af1f0a89eaf180"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4f69823d44810c353af1f0a89eaf180">&#9670;&#160;</a></span>DMA_ISR_GIF4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_GIF4&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__dma_8h.html#a3a333a9204a12b733075b76fe405e073">DMA_ISR_GIF4_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel 4 Global interrupt flag </p>

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00148">148</a> 行定义.</p>

</div>
</div>
<a id="a3a333a9204a12b733075b76fe405e073" name="a3a333a9204a12b733075b76fe405e073"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3a333a9204a12b733075b76fe405e073">&#9670;&#160;</a></span>DMA_ISR_GIF4_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_GIF4_Pos&#160;&#160;&#160;(12)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00147">147</a> 行定义.</p>

</div>
</div>
<a id="a83d4d9cba635d1e33e3477b773379cfd" name="a83d4d9cba635d1e33e3477b773379cfd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83d4d9cba635d1e33e3477b773379cfd">&#9670;&#160;</a></span>DMA_ISR_GIF5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_GIF5&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__dma_8h.html#aaf2a17e91ebc38899d49756cb90bf4ad">DMA_ISR_GIF5_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel 5 Global interrupt flag </p>

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00156">156</a> 行定义.</p>

</div>
</div>
<a id="aaf2a17e91ebc38899d49756cb90bf4ad" name="aaf2a17e91ebc38899d49756cb90bf4ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaf2a17e91ebc38899d49756cb90bf4ad">&#9670;&#160;</a></span>DMA_ISR_GIF5_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_GIF5_Pos&#160;&#160;&#160;(16)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00155">155</a> 行定义.</p>

</div>
</div>
<a id="ac55f4836aa8e6cfc9bdcadfabf65b5d8" name="ac55f4836aa8e6cfc9bdcadfabf65b5d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac55f4836aa8e6cfc9bdcadfabf65b5d8">&#9670;&#160;</a></span>DMA_ISR_GIF6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_GIF6&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__dma_8h.html#adf4eabd1be5d69031f89e738b5c74b67">DMA_ISR_GIF6_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel 6 Global interrupt flag </p>

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00165">165</a> 行定义.</p>

</div>
</div>
<a id="adf4eabd1be5d69031f89e738b5c74b67" name="adf4eabd1be5d69031f89e738b5c74b67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf4eabd1be5d69031f89e738b5c74b67">&#9670;&#160;</a></span>DMA_ISR_GIF6_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_GIF6_Pos&#160;&#160;&#160;(20)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00164">164</a> 行定义.</p>

</div>
</div>
<a id="a86f178e879b2d8ceeea351e4750272dd" name="a86f178e879b2d8ceeea351e4750272dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a86f178e879b2d8ceeea351e4750272dd">&#9670;&#160;</a></span>DMA_ISR_GIF7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_GIF7&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__dma_8h.html#a6e8c37f4c5e50c523965acdd6fb68407">DMA_ISR_GIF7_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel 7 Global interrupt flag </p>

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00173">173</a> 行定义.</p>

</div>
</div>
<a id="a6e8c37f4c5e50c523965acdd6fb68407" name="a6e8c37f4c5e50c523965acdd6fb68407"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6e8c37f4c5e50c523965acdd6fb68407">&#9670;&#160;</a></span>DMA_ISR_GIF7_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_GIF7_Pos&#160;&#160;&#160;(24)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00172">172</a> 行定义.</p>

</div>
</div>
<a id="a5f83359698adf05854b55705f78d8a5c" name="a5f83359698adf05854b55705f78d8a5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f83359698adf05854b55705f78d8a5c">&#9670;&#160;</a></span>DMA_ISR_HTIF1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_HTIF1&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__dma_8h.html#adca211fa8d7b7129ebee6385bfe3c74b">DMA_ISR_HTIF1_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel 1 Half Transfer flag </p>

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00128">128</a> 行定义.</p>

</div>
</div>
<a id="adca211fa8d7b7129ebee6385bfe3c74b" name="adca211fa8d7b7129ebee6385bfe3c74b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adca211fa8d7b7129ebee6385bfe3c74b">&#9670;&#160;</a></span>DMA_ISR_HTIF1_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_HTIF1_Pos&#160;&#160;&#160;(2)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00127">127</a> 行定义.</p>

</div>
</div>
<a id="a8ee1947aef188f437f37d3ff444f8646" name="a8ee1947aef188f437f37d3ff444f8646"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8ee1947aef188f437f37d3ff444f8646">&#9670;&#160;</a></span>DMA_ISR_HTIF2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_HTIF2&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__dma_8h.html#ad85456b2273dd7dfbb08fe92ac61b1e4">DMA_ISR_HTIF2_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel 2 Half Transfer flag </p>

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00136">136</a> 行定义.</p>

</div>
</div>
<a id="ad85456b2273dd7dfbb08fe92ac61b1e4" name="ad85456b2273dd7dfbb08fe92ac61b1e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad85456b2273dd7dfbb08fe92ac61b1e4">&#9670;&#160;</a></span>DMA_ISR_HTIF2_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_HTIF2_Pos&#160;&#160;&#160;(6)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00135">135</a> 行定义.</p>

</div>
</div>
<a id="a53bb9a00737c52faffaaa91ff08b34a1" name="a53bb9a00737c52faffaaa91ff08b34a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53bb9a00737c52faffaaa91ff08b34a1">&#9670;&#160;</a></span>DMA_ISR_HTIF3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_HTIF3&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__dma_8h.html#a126264bff9e43ab1e8f833762fe83c1d">DMA_ISR_HTIF3_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel 3 Half Transfer flag </p>

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00144">144</a> 行定义.</p>

</div>
</div>
<a id="a126264bff9e43ab1e8f833762fe83c1d" name="a126264bff9e43ab1e8f833762fe83c1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a126264bff9e43ab1e8f833762fe83c1d">&#9670;&#160;</a></span>DMA_ISR_HTIF3_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_HTIF3_Pos&#160;&#160;&#160;(10)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00143">143</a> 行定义.</p>

</div>
</div>
<a id="a684cf326c770f1ab21c604a5f62907ad" name="a684cf326c770f1ab21c604a5f62907ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a684cf326c770f1ab21c604a5f62907ad">&#9670;&#160;</a></span>DMA_ISR_HTIF4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_HTIF4&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__dma_8h.html#a2fa14ca3e688cfacb5f01b8e236b2dc8">DMA_ISR_HTIF4_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel 4 Half Transfer flag </p>

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00152">152</a> 行定义.</p>

</div>
</div>
<a id="a2fa14ca3e688cfacb5f01b8e236b2dc8" name="a2fa14ca3e688cfacb5f01b8e236b2dc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2fa14ca3e688cfacb5f01b8e236b2dc8">&#9670;&#160;</a></span>DMA_ISR_HTIF4_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_HTIF4_Pos&#160;&#160;&#160;(14)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00151">151</a> 行定义.</p>

</div>
</div>
<a id="a3d1f2b8c82b1e20b4311af8ca9576736" name="a3d1f2b8c82b1e20b4311af8ca9576736"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d1f2b8c82b1e20b4311af8ca9576736">&#9670;&#160;</a></span>DMA_ISR_HTIF5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_HTIF5&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__dma_8h.html#a9052b436400d7e915f8f5bfff90f90e1">DMA_ISR_HTIF5_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel 5 Half Transfer flag </p>

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00160">160</a> 行定义.</p>

</div>
</div>
<a id="a9052b436400d7e915f8f5bfff90f90e1" name="a9052b436400d7e915f8f5bfff90f90e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9052b436400d7e915f8f5bfff90f90e1">&#9670;&#160;</a></span>DMA_ISR_HTIF5_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_HTIF5_Pos&#160;&#160;&#160;(18)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00159">159</a> 行定义.</p>

</div>
</div>
<a id="a41b6d9787aeff76a51581d9488b4604f" name="a41b6d9787aeff76a51581d9488b4604f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41b6d9787aeff76a51581d9488b4604f">&#9670;&#160;</a></span>DMA_ISR_HTIF6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_HTIF6&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__dma_8h.html#ae04cbdca367113e9af5ded68c90e8523">DMA_ISR_HTIF6_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel 6 Half Transfer flag </p>

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00169">169</a> 行定义.</p>

</div>
</div>
<a id="ae04cbdca367113e9af5ded68c90e8523" name="ae04cbdca367113e9af5ded68c90e8523"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae04cbdca367113e9af5ded68c90e8523">&#9670;&#160;</a></span>DMA_ISR_HTIF6_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_HTIF6_Pos&#160;&#160;&#160;(22)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00168">168</a> 行定义.</p>

</div>
</div>
<a id="a769016c2b0bf22ff3ad6967b3dc0e2bb" name="a769016c2b0bf22ff3ad6967b3dc0e2bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a769016c2b0bf22ff3ad6967b3dc0e2bb">&#9670;&#160;</a></span>DMA_ISR_HTIF7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_HTIF7&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__dma_8h.html#a797a964a31272c1fcab6b10f248f01b2">DMA_ISR_HTIF7_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel 7 Half Transfer flag </p>

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00177">177</a> 行定义.</p>

</div>
</div>
<a id="a797a964a31272c1fcab6b10f248f01b2" name="a797a964a31272c1fcab6b10f248f01b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a797a964a31272c1fcab6b10f248f01b2">&#9670;&#160;</a></span>DMA_ISR_HTIF7_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_HTIF7_Pos&#160;&#160;&#160;(26)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00176">176</a> 行定义.</p>

</div>
</div>
<a id="a1a1522414af27c7fff2cc27edac1d680" name="a1a1522414af27c7fff2cc27edac1d680"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a1522414af27c7fff2cc27edac1d680">&#9670;&#160;</a></span>DMA_ISR_TCIF1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_TCIF1&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__dma_8h.html#ac085bfd33abd74b8fea8fdb2c0d50281">DMA_ISR_TCIF1_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel 1 Transfer Complete flag </p>

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00126">126</a> 行定义.</p>

</div>
</div>
<a id="ac085bfd33abd74b8fea8fdb2c0d50281" name="ac085bfd33abd74b8fea8fdb2c0d50281"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac085bfd33abd74b8fea8fdb2c0d50281">&#9670;&#160;</a></span>DMA_ISR_TCIF1_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_TCIF1_Pos&#160;&#160;&#160;(1)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00125">125</a> 行定义.</p>

</div>
</div>
<a id="a631741eb4843eda3578808a3d8b527b2" name="a631741eb4843eda3578808a3d8b527b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a631741eb4843eda3578808a3d8b527b2">&#9670;&#160;</a></span>DMA_ISR_TCIF2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_TCIF2&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__dma_8h.html#ab069ba1399d2868037f766a08dbe1e4a">DMA_ISR_TCIF2_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel 2 Transfer Complete flag </p>

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00134">134</a> 行定义.</p>

</div>
</div>
<a id="ab069ba1399d2868037f766a08dbe1e4a" name="ab069ba1399d2868037f766a08dbe1e4a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab069ba1399d2868037f766a08dbe1e4a">&#9670;&#160;</a></span>DMA_ISR_TCIF2_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_TCIF2_Pos&#160;&#160;&#160;(5)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00133">133</a> 行定义.</p>

</div>
</div>
<a id="a28664595df654d9d8052fb6f9cc48495" name="a28664595df654d9d8052fb6f9cc48495"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28664595df654d9d8052fb6f9cc48495">&#9670;&#160;</a></span>DMA_ISR_TCIF3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_TCIF3&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__dma_8h.html#af1479bcdda36f67b6337b034b920fc6d">DMA_ISR_TCIF3_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel 3 Transfer Complete flag </p>

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00142">142</a> 行定义.</p>

</div>
</div>
<a id="af1479bcdda36f67b6337b034b920fc6d" name="af1479bcdda36f67b6337b034b920fc6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af1479bcdda36f67b6337b034b920fc6d">&#9670;&#160;</a></span>DMA_ISR_TCIF3_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_TCIF3_Pos&#160;&#160;&#160;(9)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00141">141</a> 行定义.</p>

</div>
</div>
<a id="ad7d4e46949a35cf037a303bd65a0c87a" name="ad7d4e46949a35cf037a303bd65a0c87a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad7d4e46949a35cf037a303bd65a0c87a">&#9670;&#160;</a></span>DMA_ISR_TCIF4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_TCIF4&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__dma_8h.html#a29c55dfd31b2060f1fb68338588a859e">DMA_ISR_TCIF4_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel 4 Transfer Complete flag </p>

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00150">150</a> 行定义.</p>

</div>
</div>
<a id="a29c55dfd31b2060f1fb68338588a859e" name="a29c55dfd31b2060f1fb68338588a859e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29c55dfd31b2060f1fb68338588a859e">&#9670;&#160;</a></span>DMA_ISR_TCIF4_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_TCIF4_Pos&#160;&#160;&#160;(13)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00149">149</a> 行定义.</p>

</div>
</div>
<a id="a5ea57d09f13edbd6ad8afe9465e0fa70" name="a5ea57d09f13edbd6ad8afe9465e0fa70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ea57d09f13edbd6ad8afe9465e0fa70">&#9670;&#160;</a></span>DMA_ISR_TCIF5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_TCIF5&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__dma_8h.html#aa3df7a4b5b5522c858efb983e147e521">DMA_ISR_TCIF5_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel 5 Transfer Complete flag </p>

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00158">158</a> 行定义.</p>

</div>
</div>
<a id="aa3df7a4b5b5522c858efb983e147e521" name="aa3df7a4b5b5522c858efb983e147e521"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa3df7a4b5b5522c858efb983e147e521">&#9670;&#160;</a></span>DMA_ISR_TCIF5_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_TCIF5_Pos&#160;&#160;&#160;(17)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00157">157</a> 行定义.</p>

</div>
</div>
<a id="a2d76395cf6c6ef50e05c96d7ae723058" name="a2d76395cf6c6ef50e05c96d7ae723058"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d76395cf6c6ef50e05c96d7ae723058">&#9670;&#160;</a></span>DMA_ISR_TCIF6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_TCIF6&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__dma_8h.html#a51a0e94ffea3d92ae1dc0eb5747cecc1">DMA_ISR_TCIF6_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel 6 Transfer Complete flag </p>

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00167">167</a> 行定义.</p>

</div>
</div>
<a id="a51a0e94ffea3d92ae1dc0eb5747cecc1" name="a51a0e94ffea3d92ae1dc0eb5747cecc1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51a0e94ffea3d92ae1dc0eb5747cecc1">&#9670;&#160;</a></span>DMA_ISR_TCIF6_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_TCIF6_Pos&#160;&#160;&#160;(21)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00166">166</a> 行定义.</p>

</div>
</div>
<a id="a4528af54928542c09502c01827418732" name="a4528af54928542c09502c01827418732"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4528af54928542c09502c01827418732">&#9670;&#160;</a></span>DMA_ISR_TCIF7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_TCIF7&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__dma_8h.html#af045c89aa989b77cd4a81d5995a35350">DMA_ISR_TCIF7_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel 7 Transfer Complete flag </p>

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00175">175</a> 行定义.</p>

</div>
</div>
<a id="af045c89aa989b77cd4a81d5995a35350" name="af045c89aa989b77cd4a81d5995a35350"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af045c89aa989b77cd4a81d5995a35350">&#9670;&#160;</a></span>DMA_ISR_TCIF7_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_TCIF7_Pos&#160;&#160;&#160;(25)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00174">174</a> 行定义.</p>

</div>
</div>
<a id="a26bfd55e965445ae253a5c5fa8f1769a" name="a26bfd55e965445ae253a5c5fa8f1769a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a26bfd55e965445ae253a5c5fa8f1769a">&#9670;&#160;</a></span>DMA_ISR_TEIF1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_TEIF1&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__dma_8h.html#a0b01017e80e2ef95bf33e48cd5f1c464">DMA_ISR_TEIF1_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel 1 Transfer Error flag </p>

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00130">130</a> 行定义.</p>

</div>
</div>
<a id="a0b01017e80e2ef95bf33e48cd5f1c464" name="a0b01017e80e2ef95bf33e48cd5f1c464"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b01017e80e2ef95bf33e48cd5f1c464">&#9670;&#160;</a></span>DMA_ISR_TEIF1_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_TEIF1_Pos&#160;&#160;&#160;(3)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00129">129</a> 行定义.</p>

</div>
</div>
<a id="a5bcd07efcadd5fef598edec1cca70e38" name="a5bcd07efcadd5fef598edec1cca70e38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5bcd07efcadd5fef598edec1cca70e38">&#9670;&#160;</a></span>DMA_ISR_TEIF2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_TEIF2&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__dma_8h.html#a0cdbf8d2aa171d79890a087f1c43dbd6">DMA_ISR_TEIF2_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel 2 Transfer Error flag </p>

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00138">138</a> 行定义.</p>

</div>
</div>
<a id="a0cdbf8d2aa171d79890a087f1c43dbd6" name="a0cdbf8d2aa171d79890a087f1c43dbd6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0cdbf8d2aa171d79890a087f1c43dbd6">&#9670;&#160;</a></span>DMA_ISR_TEIF2_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_TEIF2_Pos&#160;&#160;&#160;(7)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00137">137</a> 行定义.</p>

</div>
</div>
<a id="aa624379143a2535d7a60d87d59834d10" name="aa624379143a2535d7a60d87d59834d10"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa624379143a2535d7a60d87d59834d10">&#9670;&#160;</a></span>DMA_ISR_TEIF3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_TEIF3&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__dma_8h.html#a248a455a5f3c5fee0cc45ab365d7b516">DMA_ISR_TEIF3_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel 3 Transfer Error flag </p>

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00146">146</a> 行定义.</p>

</div>
</div>
<a id="a248a455a5f3c5fee0cc45ab365d7b516" name="a248a455a5f3c5fee0cc45ab365d7b516"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a248a455a5f3c5fee0cc45ab365d7b516">&#9670;&#160;</a></span>DMA_ISR_TEIF3_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_TEIF3_Pos&#160;&#160;&#160;(11)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00145">145</a> 行定义.</p>

</div>
</div>
<a id="a12fcc1471918f3e7b293b2d825177253" name="a12fcc1471918f3e7b293b2d825177253"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a12fcc1471918f3e7b293b2d825177253">&#9670;&#160;</a></span>DMA_ISR_TEIF4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_TEIF4&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__dma_8h.html#a4d5a506abd056cdecd143aa6b453a3c0">DMA_ISR_TEIF4_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel 4 Transfer Error flag </p>

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00154">154</a> 行定义.</p>

</div>
</div>
<a id="a4d5a506abd056cdecd143aa6b453a3c0" name="a4d5a506abd056cdecd143aa6b453a3c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d5a506abd056cdecd143aa6b453a3c0">&#9670;&#160;</a></span>DMA_ISR_TEIF4_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_TEIF4_Pos&#160;&#160;&#160;(15)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00153">153</a> 行定义.</p>

</div>
</div>
<a id="a42f9b12c4c80cbb7cd0f94f139c73de3" name="a42f9b12c4c80cbb7cd0f94f139c73de3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42f9b12c4c80cbb7cd0f94f139c73de3">&#9670;&#160;</a></span>DMA_ISR_TEIF5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_TEIF5&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__dma_8h.html#a6c21cfd99b9042aae0c09646f194400d">DMA_ISR_TEIF5_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel 5 Transfer Error flag </p>

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00162">162</a> 行定义.</p>

</div>
</div>
<a id="a6c21cfd99b9042aae0c09646f194400d" name="a6c21cfd99b9042aae0c09646f194400d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c21cfd99b9042aae0c09646f194400d">&#9670;&#160;</a></span>DMA_ISR_TEIF5_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_TEIF5_Pos&#160;&#160;&#160;(19)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00161">161</a> 行定义.</p>

</div>
</div>
<a id="ae47d914969922381708ae06c1c71123a" name="ae47d914969922381708ae06c1c71123a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae47d914969922381708ae06c1c71123a">&#9670;&#160;</a></span>DMA_ISR_TEIF6</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_TEIF6&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__dma_8h.html#a963d5205894b028565a3845600f4ffd6">DMA_ISR_TEIF6_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel 6 Transfer Error flag </p>

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00171">171</a> 行定义.</p>

</div>
</div>
<a id="a963d5205894b028565a3845600f4ffd6" name="a963d5205894b028565a3845600f4ffd6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a963d5205894b028565a3845600f4ffd6">&#9670;&#160;</a></span>DMA_ISR_TEIF6_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_TEIF6_Pos&#160;&#160;&#160;(23)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00170">170</a> 行定义.</p>

</div>
</div>
<a id="af8333b3c78b7d0a07bd4b1e91e902b31" name="af8333b3c78b7d0a07bd4b1e91e902b31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8333b3c78b7d0a07bd4b1e91e902b31">&#9670;&#160;</a></span>DMA_ISR_TEIF7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_TEIF7&#160;&#160;&#160;(0x01U &lt;&lt; <a class="el" href="reg__dma_8h.html#a206b3332efbd7d8fdd094e791de94812">DMA_ISR_TEIF7_Pos</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Channel 7 Transfer Error flag </p>

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00179">179</a> 行定义.</p>

</div>
</div>
<a id="a206b3332efbd7d8fdd094e791de94812" name="a206b3332efbd7d8fdd094e791de94812"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a206b3332efbd7d8fdd094e791de94812">&#9670;&#160;</a></span>DMA_ISR_TEIF7_Pos</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMA_ISR_TEIF7_Pos&#160;&#160;&#160;(27)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">在文件 <a class="el" href="reg__dma_8h_source.html">reg_dma.h</a> 第 <a class="el" href="reg__dma_8h_source.html#l00178">178</a> 行定义.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
制作者&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.5
</small></address>
</body>
</html>
