\hypertarget{group__Peripheral}{}\doxysection{Peripheral}
\label{group__Peripheral}\index{Peripheral@{Peripheral}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__Peripheral_gac7a1d4c43a8ef81fe4f18a6c49541657}{P\+E\+R\+I\+P\+H\+E\+R\+A\+L\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+DR}}~(0x20000000)
\begin{DoxyCompactList}\small\item\em The start of physical peripheral memory. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__Peripheral_ga49adb525268a836f74bd190622fa100c}{P\+E\+R\+I\+P\+H\+E\+R\+A\+L\+\_\+\+M\+A\+X\+\_\+\+A\+D\+DR}}~(0x20\+F\+F\+F\+F\+FF)
\begin{DoxyCompactList}\small\item\em The end of physical physical memory. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__Peripheral_ga639b2045d2c60d72ba8e023bcdcf32a1}{A\+U\+X\+\_\+\+I\+R\+Q\+\_\+\+A\+D\+DR}}~(0x20215000)
\begin{DoxyCompactList}\small\item\em Auxiliary Interrupt Status, 3 bits. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__Peripheral_gab0a21230d9d57f4131ce59a3c610593f}{A\+U\+X\+\_\+\+E\+N\+A\+B\+L\+E\+S\+\_\+\+A\+D\+DR}}~(0x20215004)
\begin{DoxyCompactList}\small\item\em Auxiliary Enables, 3 bits. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__Peripheral_gad430fbd4dcccfc37e6a75aac3ed1b407}{A\+U\+X\+\_\+\+M\+U\+\_\+\+I\+O\+\_\+\+R\+E\+G\+\_\+\+A\+D\+DR}}~(0x20215040)
\begin{DoxyCompactList}\small\item\em Mini Uart I/O Data, 8 bits. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__Peripheral_gab7f0b281001eba1983b44e5bd3de3624}{A\+U\+X\+\_\+\+M\+U\+\_\+\+I\+E\+R\+\_\+\+A\+D\+DR}}~(0x20215044)
\begin{DoxyCompactList}\small\item\em Mini Uart Interrupt Enable, 8 bits. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__Peripheral_ga671559e30e80a6d003fcb46ac99d7723}{A\+U\+X\+\_\+\+M\+U\+\_\+\+I\+I\+R\+\_\+\+A\+D\+DR}}~(0x20215048)
\begin{DoxyCompactList}\small\item\em Mini Uart Interrupt Identify, 8 bits. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__Peripheral_gaaed9b3cea1302e02eb4ac7cf34e4e166}{A\+U\+X\+\_\+\+M\+U\+\_\+\+L\+C\+R\+\_\+\+A\+D\+DR}}~(0x2021504C)
\begin{DoxyCompactList}\small\item\em Mini Uart Line Control, 8 bits. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__Peripheral_ga76017c2dd6557c4d387828112f1335fe}{A\+U\+X\+\_\+\+M\+U\+\_\+\+M\+C\+R\+\_\+\+A\+D\+DR}}~(0x20215050)
\begin{DoxyCompactList}\small\item\em Mini Uart Modem Control, 8 bits. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__Peripheral_ga118983fa3b92ba87e7d341722fa0bc31}{A\+U\+X\+\_\+\+M\+U\+\_\+\+L\+S\+R\+\_\+\+A\+D\+DR}}~(0x20215054)
\begin{DoxyCompactList}\small\item\em Mini Uart Line Status, 8 bits. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__Peripheral_gad7e37af940a9ff96e6aba9d307b926be}{A\+U\+X\+\_\+\+M\+U\+\_\+\+M\+S\+R\+\_\+\+A\+D\+DR}}~(0x20215058)
\begin{DoxyCompactList}\small\item\em Mini Uart Modem Status, 8 bits. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__Peripheral_ga34eb1e827236c566957962b30be74496}{A\+U\+X\+\_\+\+M\+U\+\_\+\+S\+C\+R\+A\+T\+C\+H\+\_\+\+A\+D\+DR}}~(0x2021505C)
\begin{DoxyCompactList}\small\item\em Mini Uart Scratch, 8 bits. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__Peripheral_ga9c3d11375873d03e2bb8b93d3ae970fb}{A\+U\+X\+\_\+\+M\+U\+\_\+\+C\+N\+T\+L\+\_\+\+A\+D\+DR}}~(0x20215060)
\begin{DoxyCompactList}\small\item\em Mini Uart Extra Control, 8 bits. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__Peripheral_ga3ab600905dcef74e8756dcc8d54c6ef9}{A\+U\+X\+\_\+\+M\+U\+\_\+\+S\+T\+A\+T\+\_\+\+A\+D\+DR}}~(0x20215064)
\begin{DoxyCompactList}\small\item\em Mini Uart Extra Status, 32 bits. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__Peripheral_ga8430fd87ed60df61a2cf173f54c15549}{A\+U\+X\+\_\+\+M\+U\+\_\+\+B\+A\+U\+D\+\_\+\+A\+D\+DR}}~(0x20215068)
\begin{DoxyCompactList}\small\item\em Mini Uart Baudrate, 16 bits. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__Peripheral_gac015fcc23c0188e07727022cb742da3b}{A\+U\+X\+\_\+\+S\+P\+I0\+\_\+\+C\+N\+T\+L0\+\_\+\+A\+D\+DR}}~(0x20215080)
\begin{DoxyCompactList}\small\item\em S\+PI 1 Control register 0, 32 bits. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__Peripheral_gaa4cdf59ae699e8e598ac84dc6f98e65e}{A\+U\+X\+\_\+\+S\+P\+I0\+\_\+\+C\+N\+T\+L1\+\_\+\+A\+D\+DR}}~(0x20215084)
\begin{DoxyCompactList}\small\item\em S\+PI 1 Control register 1, 8 bits. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__Peripheral_ga7630890159506d96bfeb196837c2efba}{A\+U\+X\+\_\+\+S\+P\+I0\+\_\+\+S\+T\+A\+T\+\_\+\+A\+D\+DR}}~(0x20215088)
\begin{DoxyCompactList}\small\item\em S\+P\+I1 Status, 32 bits. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__Peripheral_ga9ffd1ea2cfa82c89ef664ce216453987}{A\+U\+X\+\_\+\+S\+P\+I0\+\_\+\+I\+O\+\_\+\+A\+D\+DR}}~(0x20215090)
\begin{DoxyCompactList}\small\item\em S\+P\+I1 Data, 32 bits. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__Peripheral_gaaee919a849467dd94432c2852c391374}{A\+U\+X\+\_\+\+S\+P\+I0\+\_\+\+P\+E\+E\+K\+\_\+\+A\+D\+DR}}~(0x20215094)
\begin{DoxyCompactList}\small\item\em S\+P\+I1 Peek, 16 bits. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__Peripheral_ga653371033335ebe3d90109699e4e1c82}{A\+U\+X\+\_\+\+S\+P\+I1\+\_\+\+C\+N\+T\+L0\+\_\+\+A\+D\+DR}}~(0x202150\+C0)
\begin{DoxyCompactList}\small\item\em S\+P\+I2 Control register 0, 32 bits. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__Peripheral_ga2a714d2ba5e76210a13d3078f87fdfd5}{A\+U\+X\+\_\+\+S\+P\+I1\+\_\+\+C\+N\+T\+L1\+\_\+\+A\+D\+DR}}~(0x202150\+C4)
\begin{DoxyCompactList}\small\item\em S\+P\+I2 Control register 1, 8 bits. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__Peripheral_ga35cdf7d5e580feb11441cebbf94d2c1f}{A\+U\+X\+\_\+\+S\+P\+I1\+\_\+\+S\+T\+A\+T\+\_\+\+A\+D\+DR}}~(0x202150\+C8)
\begin{DoxyCompactList}\small\item\em S\+P\+I2 Status, 32 bits. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__Peripheral_ga1cb3a1149e04695c91eba8c907254d62}{A\+U\+X\+\_\+\+S\+P\+I1\+\_\+\+I\+O\+\_\+\+A\+D\+DR}}~(0x202150\+D0)
\begin{DoxyCompactList}\small\item\em S\+P\+I2 Data, 32 bits. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__Peripheral_ga4f35d0db4cc890579d44879d06967f6c}{A\+U\+X\+\_\+\+S\+P\+I1\+\_\+\+P\+E\+E\+K\+\_\+\+A\+D\+DR}}~(0x202150\+D4)
\begin{DoxyCompactList}\small\item\em S\+P\+I2 Peek, 16 bits. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__Peripheral_gaf30e12af40c4d5ba4174f3d0dd9ce3c7}{F\+S\+E\+L0\+\_\+\+A\+D\+DR}}~(0x20200000)
\begin{DoxyCompactList}\small\item\em G\+P\+IO Function Select 0, 32 bits, R/W. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__Peripheral_ga9583bcc564390bcf6bdf1519371428b6}{F\+S\+E\+L1\+\_\+\+A\+D\+DR}}~(0x20200004)
\begin{DoxyCompactList}\small\item\em G\+P\+IO Function Select 1, 32 bits, R/W. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__Peripheral_gabbe6f9597613f402119eff8218854665}{F\+S\+E\+L2\+\_\+\+A\+D\+DR}}~(0x20200008)
\begin{DoxyCompactList}\small\item\em G\+P\+IO Function Select 2, 32 bits, R/W. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__Peripheral_ga7b3d40d2a9d5b7376c368708770c9ded}{F\+S\+E\+L3\+\_\+\+A\+D\+DR}}~(0x2020000C)
\begin{DoxyCompactList}\small\item\em G\+P\+IO Function Select 3, 32 bits, R/W. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__Peripheral_ga74e156cfdb43ddefc294b81be063e555}{F\+S\+E\+L4\+\_\+\+A\+D\+DR}}~(0x20200010)
\begin{DoxyCompactList}\small\item\em G\+P\+IO Function Select 4, 32 bits, R/W. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__Peripheral_ga4353ba04bb144788c880d4bbeac8dec2}{F\+S\+E\+L5\+\_\+\+A\+D\+DR}}~(0x20200014)
\begin{DoxyCompactList}\small\item\em G\+P\+IO Function Select 5, 32 bits, R/W. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{group__Peripheral_gaa950488cb7cbe2554b748dbfe3e61876}{S\+E\+T0\+\_\+\+A\+D\+DR}}~(0x2020001C)
\item 
\#define \mbox{\hyperlink{group__Peripheral_ga6a37befed779e9b9308480f8248f4fed}{S\+E\+T1\+\_\+\+A\+D\+DR}}~(0x20200020)
\item 
\#define \mbox{\hyperlink{group__Peripheral_gadba6abe96b9462cced79feb910bfa95a}{C\+L\+R0\+\_\+\+A\+D\+DR}}~(0x20200028)
\item 
\#define \mbox{\hyperlink{group__Peripheral_ga005edf95ea4fba7fe3e977762d54a419}{C\+L\+R1\+\_\+\+A\+D\+DR}}~(0x2020002C)
\item 
\#define \mbox{\hyperlink{group__Peripheral_ga4194362086e512dcc8ea9a168eba6262}{L\+E\+V0\+\_\+\+A\+D\+DR}}~(0x20200034)
\item 
\#define \mbox{\hyperlink{group__Peripheral_ga8a68c91f8de822ae4b2ccdce14e8c9e0}{L\+E\+V1\+\_\+\+A\+D\+DR}}~(0x20200038)
\item 
\#define \mbox{\hyperlink{group__Peripheral_ga3996edfaf7b1c6fcbd2aca884e4fdc14}{\+\_\+\+S\+E\+T1\+\_\+\+P47\+\_\+\+M\+A\+SK}}~(1 $<$$<$ (47 -\/ 32))
\item 
\#define \mbox{\hyperlink{group__Peripheral_gabcf983a6f0ecb9b58ccc962441fc91b2}{\+\_\+\+S\+E\+T1\+\_\+\+L\+E\+D\+\_\+\+M\+A\+SK}}~(\mbox{\hyperlink{group__Peripheral_ga3996edfaf7b1c6fcbd2aca884e4fdc14}{\+\_\+\+S\+E\+T1\+\_\+\+P47\+\_\+\+M\+A\+SK}})
\item 
\#define \mbox{\hyperlink{group__Peripheral_gae503b04b906862c243aaac5ad683227b}{\+\_\+\+C\+L\+R1\+\_\+\+P47\+\_\+\+M\+A\+SK}}~(1 $<$$<$ (47 -\/ 32))
\item 
\#define \mbox{\hyperlink{group__Peripheral_ga8d02b00b8714242fb7ffc8e174b19316}{\+\_\+\+C\+L\+R1\+\_\+\+L\+E\+D\+\_\+\+M\+A\+SK}}~(\mbox{\hyperlink{group__Peripheral_gae503b04b906862c243aaac5ad683227b}{\+\_\+\+C\+L\+R1\+\_\+\+P47\+\_\+\+M\+A\+SK}})
\item 
\#define \mbox{\hyperlink{group__Peripheral_gafeebbd2589412bdf2a7adc37273c8701}{S\+Y\+S\+T\+I\+M\+E\+R\+\_\+\+F\+R\+EQ}}~(1000000)
\item 
\#define \mbox{\hyperlink{group__Peripheral_ga70b5db2a1bac4db4cc0b1a7d32318931}{S\+Y\+S\+T\+I\+M\+E\+R\+\_\+\+C\+S\+\_\+\+A\+D\+DR}}~(0x20003004)
\item 
\#define \mbox{\hyperlink{group__Peripheral_gab2062059c3d04229aa948a7bbbfbd18c}{S\+Y\+S\+T\+I\+M\+E\+R\+\_\+\+C\+L\+O\+\_\+\+A\+D\+DR}}~(0x20003004)
\item 
\#define \mbox{\hyperlink{group__Peripheral_ga19c4451a4590b53adb2369ef8a92b026}{S\+Y\+S\+T\+I\+M\+E\+R\+\_\+\+C\+H\+I\+\_\+\+A\+D\+DR}}~(0x20003008)
\item 
\#define \mbox{\hyperlink{group__Peripheral_ga47fa566f203db74cf2cef46da4cc2cf2}{S\+Y\+S\+T\+I\+M\+E\+R\+\_\+\+C0\+\_\+\+A\+D\+DR}}~(0x2000300C)
\item 
\#define \mbox{\hyperlink{group__Peripheral_gacd54e6d83dd922375b7400f59d1581f6}{S\+Y\+S\+T\+I\+M\+E\+R\+\_\+\+C1\+\_\+\+A\+D\+DR}}~(0x20003010)
\item 
\#define \mbox{\hyperlink{group__Peripheral_ga8d9e4fe8ecd86538791452ac1e7edd5b}{S\+Y\+S\+T\+I\+M\+E\+R\+\_\+\+C2\+\_\+\+A\+D\+DR}}~(0x20003014)
\item 
\#define \mbox{\hyperlink{group__Peripheral_ga54fb323df9fbd28f70a37115688fb446}{S\+Y\+S\+T\+I\+M\+E\+R\+\_\+\+C3\+\_\+\+A\+D\+DR}}~(0x20003018)
\item 
\#define \mbox{\hyperlink{group__Peripheral_gab9771d55af9d871738ad146a91960714}{S\+Y\+S\+T\+I\+M\+E\+R\+\_\+\+C\+S\+\_\+\+M0\+\_\+\+M\+A\+SK}}~(1 $<$$<$ 0)
\item 
\#define \mbox{\hyperlink{group__Peripheral_gab109bde4c677a0039671e9d75100188b}{S\+Y\+S\+T\+I\+M\+E\+R\+\_\+\+C\+S\+\_\+\+M1\+\_\+\+M\+A\+SK}}~(1 $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group__Peripheral_ga2d59b9d5a0ad373d301f97dbac765adf}{S\+Y\+S\+T\+I\+M\+E\+R\+\_\+\+C\+S\+\_\+\+M2\+\_\+\+M\+A\+SK}}~(1 $<$$<$ 2)
\item 
\#define \mbox{\hyperlink{group__Peripheral_gaa925270b7e407cdf21f76e3bc5aee07f}{S\+Y\+S\+T\+I\+M\+E\+R\+\_\+\+C\+S\+\_\+\+M3\+\_\+\+M\+A\+SK}}~(1 $<$$<$ 3)
\item 
\#define \mbox{\hyperlink{group__Peripheral_ga334b052c50be613285e01548f10ea332}{I\+R\+Q\+\_\+\+B\+A\+S\+I\+C\+\_\+\+P\+E\+N\+D\+I\+N\+G\+\_\+\+A\+D\+DR}}~(0x2000\+B200)
\item 
\#define \mbox{\hyperlink{group__Peripheral_gaf4fff6d032f44ce818e9bcbb4f82baea}{I\+R\+Q\+\_\+\+P\+E\+N\+D\+I\+N\+G\+\_\+1\+\_\+\+A\+D\+DR}}~(0x2000\+B204)
\item 
\#define \mbox{\hyperlink{group__Peripheral_ga9633641d3c1c1f3c450c35cbe28f0df9}{I\+R\+Q\+\_\+\+P\+E\+N\+D\+I\+N\+G\+\_\+2\+\_\+\+A\+D\+DR}}~(0x2000\+B208)
\item 
\#define \mbox{\hyperlink{group__Peripheral_ga2f4ae1371340b17ceff2937ef1ab9ca9}{I\+R\+Q\+\_\+\+F\+I\+Q\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+A\+D\+DR}}~(0x2000\+B20C)
\item 
\#define \mbox{\hyperlink{group__Peripheral_ga26b03ed5270fb1551038352804cadc9f}{I\+R\+Q\+\_\+\+E\+N\+A\+B\+L\+E\+\_\+\+I\+R\+Q\+\_\+1\+\_\+\+A\+D\+DR}}~(0x2000\+B210)
\item 
\#define \mbox{\hyperlink{group__Peripheral_gacc0e8d33bca70be8a8f9e2575fcd9c96}{I\+R\+Q\+\_\+\+E\+N\+A\+B\+L\+E\+\_\+\+I\+R\+Q\+\_\+2\+\_\+\+A\+D\+DR}}~(0x2000\+B214)
\item 
\#define \mbox{\hyperlink{group__Peripheral_gaaf40e96e6950110bf3b14a8408bcfad6}{I\+R\+Q\+\_\+\+E\+N\+A\+B\+L\+E\+\_\+\+B\+A\+S\+I\+C\+\_\+\+A\+D\+DR}}~(0x2000\+B218)
\item 
\#define \mbox{\hyperlink{group__Peripheral_gaa557a70338299ab1f8fcd0862bfebcbd}{I\+R\+Q\+\_\+\+D\+I\+S\+A\+B\+L\+E\+\_\+\+I\+R\+Q\+\_\+1\+\_\+\+A\+D\+DR}}~(0x2000\+B21C)
\item 
\#define \mbox{\hyperlink{group__Peripheral_ga22bf9fabec2c703fcce135d5894b79a3}{I\+R\+Q\+\_\+\+D\+I\+S\+A\+B\+L\+E\+\_\+\+I\+R\+Q\+\_\+2\+\_\+\+A\+D\+DR}}~(0x2000\+B220)
\item 
\#define \mbox{\hyperlink{group__Peripheral_ga733b1f250b79a62906eca0763189fc79}{I\+R\+Q\+\_\+\+D\+I\+S\+A\+B\+L\+E\+\_\+\+B\+A\+S\+I\+C\+\_\+\+A\+D\+DR}}~(0x2000\+B224)
\item 
\#define \mbox{\hyperlink{group__Peripheral_ga536add31e36eeec9bbb6506f798d9761}{I\+R\+Q\+\_\+\+P\+E\+N\+D\+I\+N\+G\+\_\+1\+\_\+\+C1\+\_\+\+M\+A\+SK}}~(1 $<$$<$ 1)
\item 
\#define \mbox{\hyperlink{group__Peripheral_ga0ad6222d2e26c8a0a0353842875077d7}{I\+R\+Q\+\_\+\+P\+E\+N\+D\+I\+N\+G\+\_\+1\+\_\+\+C3\+\_\+\+M\+A\+SK}}~(1 $<$$<$ 3)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group__Peripheral_ga8d02b00b8714242fb7ffc8e174b19316}\label{group__Peripheral_ga8d02b00b8714242fb7ffc8e174b19316}} 
\index{Peripheral@{Peripheral}!\_CLR1\_LED\_MASK@{\_CLR1\_LED\_MASK}}
\index{\_CLR1\_LED\_MASK@{\_CLR1\_LED\_MASK}!Peripheral@{Peripheral}}
\doxysubsubsection{\texorpdfstring{\_CLR1\_LED\_MASK}{\_CLR1\_LED\_MASK}}
{\footnotesize\ttfamily \#define \+\_\+\+C\+L\+R1\+\_\+\+L\+E\+D\+\_\+\+M\+A\+SK~(\mbox{\hyperlink{group__Peripheral_gae503b04b906862c243aaac5ad683227b}{\+\_\+\+C\+L\+R1\+\_\+\+P47\+\_\+\+M\+A\+SK}})}



Definition at line 234 of file Arm.\+h.

\mbox{\Hypertarget{group__Peripheral_gae503b04b906862c243aaac5ad683227b}\label{group__Peripheral_gae503b04b906862c243aaac5ad683227b}} 
\index{Peripheral@{Peripheral}!\_CLR1\_P47\_MASK@{\_CLR1\_P47\_MASK}}
\index{\_CLR1\_P47\_MASK@{\_CLR1\_P47\_MASK}!Peripheral@{Peripheral}}
\doxysubsubsection{\texorpdfstring{\_CLR1\_P47\_MASK}{\_CLR1\_P47\_MASK}}
{\footnotesize\ttfamily \#define \+\_\+\+C\+L\+R1\+\_\+\+P47\+\_\+\+M\+A\+SK~(1 $<$$<$ (47 -\/ 32))}



Definition at line 233 of file Arm.\+h.

\mbox{\Hypertarget{group__Peripheral_gabcf983a6f0ecb9b58ccc962441fc91b2}\label{group__Peripheral_gabcf983a6f0ecb9b58ccc962441fc91b2}} 
\index{Peripheral@{Peripheral}!\_SET1\_LED\_MASK@{\_SET1\_LED\_MASK}}
\index{\_SET1\_LED\_MASK@{\_SET1\_LED\_MASK}!Peripheral@{Peripheral}}
\doxysubsubsection{\texorpdfstring{\_SET1\_LED\_MASK}{\_SET1\_LED\_MASK}}
{\footnotesize\ttfamily \#define \+\_\+\+S\+E\+T1\+\_\+\+L\+E\+D\+\_\+\+M\+A\+SK~(\mbox{\hyperlink{group__Peripheral_ga3996edfaf7b1c6fcbd2aca884e4fdc14}{\+\_\+\+S\+E\+T1\+\_\+\+P47\+\_\+\+M\+A\+SK}})}



Definition at line 231 of file Arm.\+h.

\mbox{\Hypertarget{group__Peripheral_ga3996edfaf7b1c6fcbd2aca884e4fdc14}\label{group__Peripheral_ga3996edfaf7b1c6fcbd2aca884e4fdc14}} 
\index{Peripheral@{Peripheral}!\_SET1\_P47\_MASK@{\_SET1\_P47\_MASK}}
\index{\_SET1\_P47\_MASK@{\_SET1\_P47\_MASK}!Peripheral@{Peripheral}}
\doxysubsubsection{\texorpdfstring{\_SET1\_P47\_MASK}{\_SET1\_P47\_MASK}}
{\footnotesize\ttfamily \#define \+\_\+\+S\+E\+T1\+\_\+\+P47\+\_\+\+M\+A\+SK~(1 $<$$<$ (47 -\/ 32))}



Definition at line 230 of file Arm.\+h.

\mbox{\Hypertarget{group__Peripheral_gab0a21230d9d57f4131ce59a3c610593f}\label{group__Peripheral_gab0a21230d9d57f4131ce59a3c610593f}} 
\index{Peripheral@{Peripheral}!AUX\_ENABLES\_ADDR@{AUX\_ENABLES\_ADDR}}
\index{AUX\_ENABLES\_ADDR@{AUX\_ENABLES\_ADDR}!Peripheral@{Peripheral}}
\doxysubsubsection{\texorpdfstring{AUX\_ENABLES\_ADDR}{AUX\_ENABLES\_ADDR}}
{\footnotesize\ttfamily \#define A\+U\+X\+\_\+\+E\+N\+A\+B\+L\+E\+S\+\_\+\+A\+D\+DR~(0x20215004)}



Auxiliary Enables, 3 bits. 

\begin{DoxyNote}{Note}
(Peacock)\+: This needs to be verified 
\end{DoxyNote}


Definition at line 106 of file Arm.\+h.

\mbox{\Hypertarget{group__Peripheral_ga639b2045d2c60d72ba8e023bcdcf32a1}\label{group__Peripheral_ga639b2045d2c60d72ba8e023bcdcf32a1}} 
\index{Peripheral@{Peripheral}!AUX\_IRQ\_ADDR@{AUX\_IRQ\_ADDR}}
\index{AUX\_IRQ\_ADDR@{AUX\_IRQ\_ADDR}!Peripheral@{Peripheral}}
\doxysubsubsection{\texorpdfstring{AUX\_IRQ\_ADDR}{AUX\_IRQ\_ADDR}}
{\footnotesize\ttfamily \#define A\+U\+X\+\_\+\+I\+R\+Q\+\_\+\+A\+D\+DR~(0x20215000)}



Auxiliary Interrupt Status, 3 bits. 

\begin{DoxyNote}{Note}
(Peacock)\+: This needs to be verified 
\end{DoxyNote}


Definition at line 103 of file Arm.\+h.

\mbox{\Hypertarget{group__Peripheral_ga8430fd87ed60df61a2cf173f54c15549}\label{group__Peripheral_ga8430fd87ed60df61a2cf173f54c15549}} 
\index{Peripheral@{Peripheral}!AUX\_MU\_BAUD\_ADDR@{AUX\_MU\_BAUD\_ADDR}}
\index{AUX\_MU\_BAUD\_ADDR@{AUX\_MU\_BAUD\_ADDR}!Peripheral@{Peripheral}}
\doxysubsubsection{\texorpdfstring{AUX\_MU\_BAUD\_ADDR}{AUX\_MU\_BAUD\_ADDR}}
{\footnotesize\ttfamily \#define A\+U\+X\+\_\+\+M\+U\+\_\+\+B\+A\+U\+D\+\_\+\+A\+D\+DR~(0x20215068)}



Mini Uart Baudrate, 16 bits. 

\begin{DoxyNote}{Note}
(Peacock)\+: This needs to be verified 
\end{DoxyNote}


Definition at line 139 of file Arm.\+h.

\mbox{\Hypertarget{group__Peripheral_ga9c3d11375873d03e2bb8b93d3ae970fb}\label{group__Peripheral_ga9c3d11375873d03e2bb8b93d3ae970fb}} 
\index{Peripheral@{Peripheral}!AUX\_MU\_CNTL\_ADDR@{AUX\_MU\_CNTL\_ADDR}}
\index{AUX\_MU\_CNTL\_ADDR@{AUX\_MU\_CNTL\_ADDR}!Peripheral@{Peripheral}}
\doxysubsubsection{\texorpdfstring{AUX\_MU\_CNTL\_ADDR}{AUX\_MU\_CNTL\_ADDR}}
{\footnotesize\ttfamily \#define A\+U\+X\+\_\+\+M\+U\+\_\+\+C\+N\+T\+L\+\_\+\+A\+D\+DR~(0x20215060)}



Mini Uart Extra Control, 8 bits. 

\begin{DoxyNote}{Note}
(Peacock)\+: This needs to be verified 
\end{DoxyNote}


Definition at line 133 of file Arm.\+h.

\mbox{\Hypertarget{group__Peripheral_gab7f0b281001eba1983b44e5bd3de3624}\label{group__Peripheral_gab7f0b281001eba1983b44e5bd3de3624}} 
\index{Peripheral@{Peripheral}!AUX\_MU\_IER\_ADDR@{AUX\_MU\_IER\_ADDR}}
\index{AUX\_MU\_IER\_ADDR@{AUX\_MU\_IER\_ADDR}!Peripheral@{Peripheral}}
\doxysubsubsection{\texorpdfstring{AUX\_MU\_IER\_ADDR}{AUX\_MU\_IER\_ADDR}}
{\footnotesize\ttfamily \#define A\+U\+X\+\_\+\+M\+U\+\_\+\+I\+E\+R\+\_\+\+A\+D\+DR~(0x20215044)}



Mini Uart Interrupt Enable, 8 bits. 

\begin{DoxyNote}{Note}
(Peacock)\+: This needs to be verified 
\end{DoxyNote}


Definition at line 112 of file Arm.\+h.

\mbox{\Hypertarget{group__Peripheral_ga671559e30e80a6d003fcb46ac99d7723}\label{group__Peripheral_ga671559e30e80a6d003fcb46ac99d7723}} 
\index{Peripheral@{Peripheral}!AUX\_MU\_IIR\_ADDR@{AUX\_MU\_IIR\_ADDR}}
\index{AUX\_MU\_IIR\_ADDR@{AUX\_MU\_IIR\_ADDR}!Peripheral@{Peripheral}}
\doxysubsubsection{\texorpdfstring{AUX\_MU\_IIR\_ADDR}{AUX\_MU\_IIR\_ADDR}}
{\footnotesize\ttfamily \#define A\+U\+X\+\_\+\+M\+U\+\_\+\+I\+I\+R\+\_\+\+A\+D\+DR~(0x20215048)}



Mini Uart Interrupt Identify, 8 bits. 

\begin{DoxyNote}{Note}
(Peacock)\+: This needs to be verified 
\end{DoxyNote}


Definition at line 115 of file Arm.\+h.

\mbox{\Hypertarget{group__Peripheral_gad430fbd4dcccfc37e6a75aac3ed1b407}\label{group__Peripheral_gad430fbd4dcccfc37e6a75aac3ed1b407}} 
\index{Peripheral@{Peripheral}!AUX\_MU\_IO\_REG\_ADDR@{AUX\_MU\_IO\_REG\_ADDR}}
\index{AUX\_MU\_IO\_REG\_ADDR@{AUX\_MU\_IO\_REG\_ADDR}!Peripheral@{Peripheral}}
\doxysubsubsection{\texorpdfstring{AUX\_MU\_IO\_REG\_ADDR}{AUX\_MU\_IO\_REG\_ADDR}}
{\footnotesize\ttfamily \#define A\+U\+X\+\_\+\+M\+U\+\_\+\+I\+O\+\_\+\+R\+E\+G\+\_\+\+A\+D\+DR~(0x20215040)}



Mini Uart I/O Data, 8 bits. 

\begin{DoxyNote}{Note}
(Peacock)\+: This needs to be verified 
\end{DoxyNote}


Definition at line 109 of file Arm.\+h.

\mbox{\Hypertarget{group__Peripheral_gaaed9b3cea1302e02eb4ac7cf34e4e166}\label{group__Peripheral_gaaed9b3cea1302e02eb4ac7cf34e4e166}} 
\index{Peripheral@{Peripheral}!AUX\_MU\_LCR\_ADDR@{AUX\_MU\_LCR\_ADDR}}
\index{AUX\_MU\_LCR\_ADDR@{AUX\_MU\_LCR\_ADDR}!Peripheral@{Peripheral}}
\doxysubsubsection{\texorpdfstring{AUX\_MU\_LCR\_ADDR}{AUX\_MU\_LCR\_ADDR}}
{\footnotesize\ttfamily \#define A\+U\+X\+\_\+\+M\+U\+\_\+\+L\+C\+R\+\_\+\+A\+D\+DR~(0x2021504C)}



Mini Uart Line Control, 8 bits. 

\begin{DoxyNote}{Note}
(Peacock)\+: This needs to be verified 
\end{DoxyNote}


Definition at line 118 of file Arm.\+h.

\mbox{\Hypertarget{group__Peripheral_ga118983fa3b92ba87e7d341722fa0bc31}\label{group__Peripheral_ga118983fa3b92ba87e7d341722fa0bc31}} 
\index{Peripheral@{Peripheral}!AUX\_MU\_LSR\_ADDR@{AUX\_MU\_LSR\_ADDR}}
\index{AUX\_MU\_LSR\_ADDR@{AUX\_MU\_LSR\_ADDR}!Peripheral@{Peripheral}}
\doxysubsubsection{\texorpdfstring{AUX\_MU\_LSR\_ADDR}{AUX\_MU\_LSR\_ADDR}}
{\footnotesize\ttfamily \#define A\+U\+X\+\_\+\+M\+U\+\_\+\+L\+S\+R\+\_\+\+A\+D\+DR~(0x20215054)}



Mini Uart Line Status, 8 bits. 

\begin{DoxyNote}{Note}
(Peacock)\+: This needs to be verified 
\end{DoxyNote}


Definition at line 124 of file Arm.\+h.

\mbox{\Hypertarget{group__Peripheral_ga76017c2dd6557c4d387828112f1335fe}\label{group__Peripheral_ga76017c2dd6557c4d387828112f1335fe}} 
\index{Peripheral@{Peripheral}!AUX\_MU\_MCR\_ADDR@{AUX\_MU\_MCR\_ADDR}}
\index{AUX\_MU\_MCR\_ADDR@{AUX\_MU\_MCR\_ADDR}!Peripheral@{Peripheral}}
\doxysubsubsection{\texorpdfstring{AUX\_MU\_MCR\_ADDR}{AUX\_MU\_MCR\_ADDR}}
{\footnotesize\ttfamily \#define A\+U\+X\+\_\+\+M\+U\+\_\+\+M\+C\+R\+\_\+\+A\+D\+DR~(0x20215050)}



Mini Uart Modem Control, 8 bits. 

\begin{DoxyNote}{Note}
(Peacock)\+: This needs to be verified 
\end{DoxyNote}


Definition at line 121 of file Arm.\+h.

\mbox{\Hypertarget{group__Peripheral_gad7e37af940a9ff96e6aba9d307b926be}\label{group__Peripheral_gad7e37af940a9ff96e6aba9d307b926be}} 
\index{Peripheral@{Peripheral}!AUX\_MU\_MSR\_ADDR@{AUX\_MU\_MSR\_ADDR}}
\index{AUX\_MU\_MSR\_ADDR@{AUX\_MU\_MSR\_ADDR}!Peripheral@{Peripheral}}
\doxysubsubsection{\texorpdfstring{AUX\_MU\_MSR\_ADDR}{AUX\_MU\_MSR\_ADDR}}
{\footnotesize\ttfamily \#define A\+U\+X\+\_\+\+M\+U\+\_\+\+M\+S\+R\+\_\+\+A\+D\+DR~(0x20215058)}



Mini Uart Modem Status, 8 bits. 

\begin{DoxyNote}{Note}
(Peacock)\+: This needs to be verified 
\end{DoxyNote}


Definition at line 127 of file Arm.\+h.

\mbox{\Hypertarget{group__Peripheral_ga34eb1e827236c566957962b30be74496}\label{group__Peripheral_ga34eb1e827236c566957962b30be74496}} 
\index{Peripheral@{Peripheral}!AUX\_MU\_SCRATCH\_ADDR@{AUX\_MU\_SCRATCH\_ADDR}}
\index{AUX\_MU\_SCRATCH\_ADDR@{AUX\_MU\_SCRATCH\_ADDR}!Peripheral@{Peripheral}}
\doxysubsubsection{\texorpdfstring{AUX\_MU\_SCRATCH\_ADDR}{AUX\_MU\_SCRATCH\_ADDR}}
{\footnotesize\ttfamily \#define A\+U\+X\+\_\+\+M\+U\+\_\+\+S\+C\+R\+A\+T\+C\+H\+\_\+\+A\+D\+DR~(0x2021505C)}



Mini Uart Scratch, 8 bits. 

\begin{DoxyNote}{Note}
(Peacock)\+: This needs to be verified 
\end{DoxyNote}


Definition at line 130 of file Arm.\+h.

\mbox{\Hypertarget{group__Peripheral_ga3ab600905dcef74e8756dcc8d54c6ef9}\label{group__Peripheral_ga3ab600905dcef74e8756dcc8d54c6ef9}} 
\index{Peripheral@{Peripheral}!AUX\_MU\_STAT\_ADDR@{AUX\_MU\_STAT\_ADDR}}
\index{AUX\_MU\_STAT\_ADDR@{AUX\_MU\_STAT\_ADDR}!Peripheral@{Peripheral}}
\doxysubsubsection{\texorpdfstring{AUX\_MU\_STAT\_ADDR}{AUX\_MU\_STAT\_ADDR}}
{\footnotesize\ttfamily \#define A\+U\+X\+\_\+\+M\+U\+\_\+\+S\+T\+A\+T\+\_\+\+A\+D\+DR~(0x20215064)}



Mini Uart Extra Status, 32 bits. 

\begin{DoxyNote}{Note}
(Peacock)\+: This needs to be verified 
\end{DoxyNote}


Definition at line 136 of file Arm.\+h.

\mbox{\Hypertarget{group__Peripheral_gac015fcc23c0188e07727022cb742da3b}\label{group__Peripheral_gac015fcc23c0188e07727022cb742da3b}} 
\index{Peripheral@{Peripheral}!AUX\_SPI0\_CNTL0\_ADDR@{AUX\_SPI0\_CNTL0\_ADDR}}
\index{AUX\_SPI0\_CNTL0\_ADDR@{AUX\_SPI0\_CNTL0\_ADDR}!Peripheral@{Peripheral}}
\doxysubsubsection{\texorpdfstring{AUX\_SPI0\_CNTL0\_ADDR}{AUX\_SPI0\_CNTL0\_ADDR}}
{\footnotesize\ttfamily \#define A\+U\+X\+\_\+\+S\+P\+I0\+\_\+\+C\+N\+T\+L0\+\_\+\+A\+D\+DR~(0x20215080)}



S\+PI 1 Control register 0, 32 bits. 

\begin{DoxyNote}{Note}
(Peacock)\+: This needs to be verified 
\end{DoxyNote}


Definition at line 142 of file Arm.\+h.

\mbox{\Hypertarget{group__Peripheral_gaa4cdf59ae699e8e598ac84dc6f98e65e}\label{group__Peripheral_gaa4cdf59ae699e8e598ac84dc6f98e65e}} 
\index{Peripheral@{Peripheral}!AUX\_SPI0\_CNTL1\_ADDR@{AUX\_SPI0\_CNTL1\_ADDR}}
\index{AUX\_SPI0\_CNTL1\_ADDR@{AUX\_SPI0\_CNTL1\_ADDR}!Peripheral@{Peripheral}}
\doxysubsubsection{\texorpdfstring{AUX\_SPI0\_CNTL1\_ADDR}{AUX\_SPI0\_CNTL1\_ADDR}}
{\footnotesize\ttfamily \#define A\+U\+X\+\_\+\+S\+P\+I0\+\_\+\+C\+N\+T\+L1\+\_\+\+A\+D\+DR~(0x20215084)}



S\+PI 1 Control register 1, 8 bits. 

\begin{DoxyNote}{Note}
(Peacock)\+: This needs to be verified 
\end{DoxyNote}


Definition at line 145 of file Arm.\+h.

\mbox{\Hypertarget{group__Peripheral_ga9ffd1ea2cfa82c89ef664ce216453987}\label{group__Peripheral_ga9ffd1ea2cfa82c89ef664ce216453987}} 
\index{Peripheral@{Peripheral}!AUX\_SPI0\_IO\_ADDR@{AUX\_SPI0\_IO\_ADDR}}
\index{AUX\_SPI0\_IO\_ADDR@{AUX\_SPI0\_IO\_ADDR}!Peripheral@{Peripheral}}
\doxysubsubsection{\texorpdfstring{AUX\_SPI0\_IO\_ADDR}{AUX\_SPI0\_IO\_ADDR}}
{\footnotesize\ttfamily \#define A\+U\+X\+\_\+\+S\+P\+I0\+\_\+\+I\+O\+\_\+\+A\+D\+DR~(0x20215090)}



S\+P\+I1 Data, 32 bits. 

\begin{DoxyNote}{Note}
(Peacock)\+: This needs to be verified 
\end{DoxyNote}


Definition at line 151 of file Arm.\+h.

\mbox{\Hypertarget{group__Peripheral_gaaee919a849467dd94432c2852c391374}\label{group__Peripheral_gaaee919a849467dd94432c2852c391374}} 
\index{Peripheral@{Peripheral}!AUX\_SPI0\_PEEK\_ADDR@{AUX\_SPI0\_PEEK\_ADDR}}
\index{AUX\_SPI0\_PEEK\_ADDR@{AUX\_SPI0\_PEEK\_ADDR}!Peripheral@{Peripheral}}
\doxysubsubsection{\texorpdfstring{AUX\_SPI0\_PEEK\_ADDR}{AUX\_SPI0\_PEEK\_ADDR}}
{\footnotesize\ttfamily \#define A\+U\+X\+\_\+\+S\+P\+I0\+\_\+\+P\+E\+E\+K\+\_\+\+A\+D\+DR~(0x20215094)}



S\+P\+I1 Peek, 16 bits. 

\begin{DoxyNote}{Note}
(Peacock)\+: This needs to be verified 
\end{DoxyNote}


Definition at line 154 of file Arm.\+h.

\mbox{\Hypertarget{group__Peripheral_ga7630890159506d96bfeb196837c2efba}\label{group__Peripheral_ga7630890159506d96bfeb196837c2efba}} 
\index{Peripheral@{Peripheral}!AUX\_SPI0\_STAT\_ADDR@{AUX\_SPI0\_STAT\_ADDR}}
\index{AUX\_SPI0\_STAT\_ADDR@{AUX\_SPI0\_STAT\_ADDR}!Peripheral@{Peripheral}}
\doxysubsubsection{\texorpdfstring{AUX\_SPI0\_STAT\_ADDR}{AUX\_SPI0\_STAT\_ADDR}}
{\footnotesize\ttfamily \#define A\+U\+X\+\_\+\+S\+P\+I0\+\_\+\+S\+T\+A\+T\+\_\+\+A\+D\+DR~(0x20215088)}



S\+P\+I1 Status, 32 bits. 

\begin{DoxyNote}{Note}
(Peacock)\+: This needs to be verified 
\end{DoxyNote}


Definition at line 148 of file Arm.\+h.

\mbox{\Hypertarget{group__Peripheral_ga653371033335ebe3d90109699e4e1c82}\label{group__Peripheral_ga653371033335ebe3d90109699e4e1c82}} 
\index{Peripheral@{Peripheral}!AUX\_SPI1\_CNTL0\_ADDR@{AUX\_SPI1\_CNTL0\_ADDR}}
\index{AUX\_SPI1\_CNTL0\_ADDR@{AUX\_SPI1\_CNTL0\_ADDR}!Peripheral@{Peripheral}}
\doxysubsubsection{\texorpdfstring{AUX\_SPI1\_CNTL0\_ADDR}{AUX\_SPI1\_CNTL0\_ADDR}}
{\footnotesize\ttfamily \#define A\+U\+X\+\_\+\+S\+P\+I1\+\_\+\+C\+N\+T\+L0\+\_\+\+A\+D\+DR~(0x202150\+C0)}



S\+P\+I2 Control register 0, 32 bits. 

\begin{DoxyNote}{Note}
(Peacock)\+: This needs to be verified 
\end{DoxyNote}


Definition at line 157 of file Arm.\+h.

\mbox{\Hypertarget{group__Peripheral_ga2a714d2ba5e76210a13d3078f87fdfd5}\label{group__Peripheral_ga2a714d2ba5e76210a13d3078f87fdfd5}} 
\index{Peripheral@{Peripheral}!AUX\_SPI1\_CNTL1\_ADDR@{AUX\_SPI1\_CNTL1\_ADDR}}
\index{AUX\_SPI1\_CNTL1\_ADDR@{AUX\_SPI1\_CNTL1\_ADDR}!Peripheral@{Peripheral}}
\doxysubsubsection{\texorpdfstring{AUX\_SPI1\_CNTL1\_ADDR}{AUX\_SPI1\_CNTL1\_ADDR}}
{\footnotesize\ttfamily \#define A\+U\+X\+\_\+\+S\+P\+I1\+\_\+\+C\+N\+T\+L1\+\_\+\+A\+D\+DR~(0x202150\+C4)}



S\+P\+I2 Control register 1, 8 bits. 

\begin{DoxyNote}{Note}
(Peacock)\+: This needs to be verified 
\end{DoxyNote}


Definition at line 160 of file Arm.\+h.

\mbox{\Hypertarget{group__Peripheral_ga1cb3a1149e04695c91eba8c907254d62}\label{group__Peripheral_ga1cb3a1149e04695c91eba8c907254d62}} 
\index{Peripheral@{Peripheral}!AUX\_SPI1\_IO\_ADDR@{AUX\_SPI1\_IO\_ADDR}}
\index{AUX\_SPI1\_IO\_ADDR@{AUX\_SPI1\_IO\_ADDR}!Peripheral@{Peripheral}}
\doxysubsubsection{\texorpdfstring{AUX\_SPI1\_IO\_ADDR}{AUX\_SPI1\_IO\_ADDR}}
{\footnotesize\ttfamily \#define A\+U\+X\+\_\+\+S\+P\+I1\+\_\+\+I\+O\+\_\+\+A\+D\+DR~(0x202150\+D0)}



S\+P\+I2 Data, 32 bits. 

\begin{DoxyNote}{Note}
(Peacock)\+: This needs to be verified 
\end{DoxyNote}


Definition at line 166 of file Arm.\+h.

\mbox{\Hypertarget{group__Peripheral_ga4f35d0db4cc890579d44879d06967f6c}\label{group__Peripheral_ga4f35d0db4cc890579d44879d06967f6c}} 
\index{Peripheral@{Peripheral}!AUX\_SPI1\_PEEK\_ADDR@{AUX\_SPI1\_PEEK\_ADDR}}
\index{AUX\_SPI1\_PEEK\_ADDR@{AUX\_SPI1\_PEEK\_ADDR}!Peripheral@{Peripheral}}
\doxysubsubsection{\texorpdfstring{AUX\_SPI1\_PEEK\_ADDR}{AUX\_SPI1\_PEEK\_ADDR}}
{\footnotesize\ttfamily \#define A\+U\+X\+\_\+\+S\+P\+I1\+\_\+\+P\+E\+E\+K\+\_\+\+A\+D\+DR~(0x202150\+D4)}



S\+P\+I2 Peek, 16 bits. 

\begin{DoxyNote}{Note}
(Peacock)\+: This needs to be verified 
\end{DoxyNote}


Definition at line 169 of file Arm.\+h.

\mbox{\Hypertarget{group__Peripheral_ga35cdf7d5e580feb11441cebbf94d2c1f}\label{group__Peripheral_ga35cdf7d5e580feb11441cebbf94d2c1f}} 
\index{Peripheral@{Peripheral}!AUX\_SPI1\_STAT\_ADDR@{AUX\_SPI1\_STAT\_ADDR}}
\index{AUX\_SPI1\_STAT\_ADDR@{AUX\_SPI1\_STAT\_ADDR}!Peripheral@{Peripheral}}
\doxysubsubsection{\texorpdfstring{AUX\_SPI1\_STAT\_ADDR}{AUX\_SPI1\_STAT\_ADDR}}
{\footnotesize\ttfamily \#define A\+U\+X\+\_\+\+S\+P\+I1\+\_\+\+S\+T\+A\+T\+\_\+\+A\+D\+DR~(0x202150\+C8)}



S\+P\+I2 Status, 32 bits. 

\begin{DoxyNote}{Note}
(Peacock)\+: This needs to be verified 
\end{DoxyNote}


Definition at line 163 of file Arm.\+h.

\mbox{\Hypertarget{group__Peripheral_gadba6abe96b9462cced79feb910bfa95a}\label{group__Peripheral_gadba6abe96b9462cced79feb910bfa95a}} 
\index{Peripheral@{Peripheral}!CLR0\_ADDR@{CLR0\_ADDR}}
\index{CLR0\_ADDR@{CLR0\_ADDR}!Peripheral@{Peripheral}}
\doxysubsubsection{\texorpdfstring{CLR0\_ADDR}{CLR0\_ADDR}}
{\footnotesize\ttfamily \#define C\+L\+R0\+\_\+\+A\+D\+DR~(0x20200028)}



Definition at line 216 of file Arm.\+h.

\mbox{\Hypertarget{group__Peripheral_ga005edf95ea4fba7fe3e977762d54a419}\label{group__Peripheral_ga005edf95ea4fba7fe3e977762d54a419}} 
\index{Peripheral@{Peripheral}!CLR1\_ADDR@{CLR1\_ADDR}}
\index{CLR1\_ADDR@{CLR1\_ADDR}!Peripheral@{Peripheral}}
\doxysubsubsection{\texorpdfstring{CLR1\_ADDR}{CLR1\_ADDR}}
{\footnotesize\ttfamily \#define C\+L\+R1\+\_\+\+A\+D\+DR~(0x2020002C)}



Definition at line 217 of file Arm.\+h.

\mbox{\Hypertarget{group__Peripheral_gaf30e12af40c4d5ba4174f3d0dd9ce3c7}\label{group__Peripheral_gaf30e12af40c4d5ba4174f3d0dd9ce3c7}} 
\index{Peripheral@{Peripheral}!FSEL0\_ADDR@{FSEL0\_ADDR}}
\index{FSEL0\_ADDR@{FSEL0\_ADDR}!Peripheral@{Peripheral}}
\doxysubsubsection{\texorpdfstring{FSEL0\_ADDR}{FSEL0\_ADDR}}
{\footnotesize\ttfamily \#define F\+S\+E\+L0\+\_\+\+A\+D\+DR~(0x20200000)}



G\+P\+IO Function Select 0, 32 bits, R/W. 

\hypertarget{group__Peripheral_GPIO}{}\doxysubsection{Registers}\label{group__Peripheral_GPIO}
The function select registers are used to define the operation of the general-\/purpose I/O pins. Each of the 54 G\+P\+IO pins has at least two alternative functions as defined in section 16.\+2. The F\+S\+EL\{n\} field determines the functionality of the nth G\+P\+IO pin. All unused alternative function lines are tied to ground and will output a “0” if selected. All pins reset to normal G\+P\+IO input operation. 

Definition at line 186 of file Arm.\+h.

\mbox{\Hypertarget{group__Peripheral_ga9583bcc564390bcf6bdf1519371428b6}\label{group__Peripheral_ga9583bcc564390bcf6bdf1519371428b6}} 
\index{Peripheral@{Peripheral}!FSEL1\_ADDR@{FSEL1\_ADDR}}
\index{FSEL1\_ADDR@{FSEL1\_ADDR}!Peripheral@{Peripheral}}
\doxysubsubsection{\texorpdfstring{FSEL1\_ADDR}{FSEL1\_ADDR}}
{\footnotesize\ttfamily \#define F\+S\+E\+L1\+\_\+\+A\+D\+DR~(0x20200004)}



G\+P\+IO Function Select 1, 32 bits, R/W. 



Definition at line 189 of file Arm.\+h.

\mbox{\Hypertarget{group__Peripheral_gabbe6f9597613f402119eff8218854665}\label{group__Peripheral_gabbe6f9597613f402119eff8218854665}} 
\index{Peripheral@{Peripheral}!FSEL2\_ADDR@{FSEL2\_ADDR}}
\index{FSEL2\_ADDR@{FSEL2\_ADDR}!Peripheral@{Peripheral}}
\doxysubsubsection{\texorpdfstring{FSEL2\_ADDR}{FSEL2\_ADDR}}
{\footnotesize\ttfamily \#define F\+S\+E\+L2\+\_\+\+A\+D\+DR~(0x20200008)}



G\+P\+IO Function Select 2, 32 bits, R/W. 



Definition at line 192 of file Arm.\+h.

\mbox{\Hypertarget{group__Peripheral_ga7b3d40d2a9d5b7376c368708770c9ded}\label{group__Peripheral_ga7b3d40d2a9d5b7376c368708770c9ded}} 
\index{Peripheral@{Peripheral}!FSEL3\_ADDR@{FSEL3\_ADDR}}
\index{FSEL3\_ADDR@{FSEL3\_ADDR}!Peripheral@{Peripheral}}
\doxysubsubsection{\texorpdfstring{FSEL3\_ADDR}{FSEL3\_ADDR}}
{\footnotesize\ttfamily \#define F\+S\+E\+L3\+\_\+\+A\+D\+DR~(0x2020000C)}



G\+P\+IO Function Select 3, 32 bits, R/W. 



Definition at line 195 of file Arm.\+h.

\mbox{\Hypertarget{group__Peripheral_ga74e156cfdb43ddefc294b81be063e555}\label{group__Peripheral_ga74e156cfdb43ddefc294b81be063e555}} 
\index{Peripheral@{Peripheral}!FSEL4\_ADDR@{FSEL4\_ADDR}}
\index{FSEL4\_ADDR@{FSEL4\_ADDR}!Peripheral@{Peripheral}}
\doxysubsubsection{\texorpdfstring{FSEL4\_ADDR}{FSEL4\_ADDR}}
{\footnotesize\ttfamily \#define F\+S\+E\+L4\+\_\+\+A\+D\+DR~(0x20200010)}



G\+P\+IO Function Select 4, 32 bits, R/W. 



Definition at line 198 of file Arm.\+h.

\mbox{\Hypertarget{group__Peripheral_ga4353ba04bb144788c880d4bbeac8dec2}\label{group__Peripheral_ga4353ba04bb144788c880d4bbeac8dec2}} 
\index{Peripheral@{Peripheral}!FSEL5\_ADDR@{FSEL5\_ADDR}}
\index{FSEL5\_ADDR@{FSEL5\_ADDR}!Peripheral@{Peripheral}}
\doxysubsubsection{\texorpdfstring{FSEL5\_ADDR}{FSEL5\_ADDR}}
{\footnotesize\ttfamily \#define F\+S\+E\+L5\+\_\+\+A\+D\+DR~(0x20200014)}



G\+P\+IO Function Select 5, 32 bits, R/W. 



Definition at line 201 of file Arm.\+h.

\mbox{\Hypertarget{group__Peripheral_ga334b052c50be613285e01548f10ea332}\label{group__Peripheral_ga334b052c50be613285e01548f10ea332}} 
\index{Peripheral@{Peripheral}!IRQ\_BASIC\_PENDING\_ADDR@{IRQ\_BASIC\_PENDING\_ADDR}}
\index{IRQ\_BASIC\_PENDING\_ADDR@{IRQ\_BASIC\_PENDING\_ADDR}!Peripheral@{Peripheral}}
\doxysubsubsection{\texorpdfstring{IRQ\_BASIC\_PENDING\_ADDR}{IRQ\_BASIC\_PENDING\_ADDR}}
{\footnotesize\ttfamily \#define I\+R\+Q\+\_\+\+B\+A\+S\+I\+C\+\_\+\+P\+E\+N\+D\+I\+N\+G\+\_\+\+A\+D\+DR~(0x2000\+B200)}



Definition at line 275 of file Arm.\+h.

\mbox{\Hypertarget{group__Peripheral_ga733b1f250b79a62906eca0763189fc79}\label{group__Peripheral_ga733b1f250b79a62906eca0763189fc79}} 
\index{Peripheral@{Peripheral}!IRQ\_DISABLE\_BASIC\_ADDR@{IRQ\_DISABLE\_BASIC\_ADDR}}
\index{IRQ\_DISABLE\_BASIC\_ADDR@{IRQ\_DISABLE\_BASIC\_ADDR}!Peripheral@{Peripheral}}
\doxysubsubsection{\texorpdfstring{IRQ\_DISABLE\_BASIC\_ADDR}{IRQ\_DISABLE\_BASIC\_ADDR}}
{\footnotesize\ttfamily \#define I\+R\+Q\+\_\+\+D\+I\+S\+A\+B\+L\+E\+\_\+\+B\+A\+S\+I\+C\+\_\+\+A\+D\+DR~(0x2000\+B224)}



Definition at line 284 of file Arm.\+h.

\mbox{\Hypertarget{group__Peripheral_gaa557a70338299ab1f8fcd0862bfebcbd}\label{group__Peripheral_gaa557a70338299ab1f8fcd0862bfebcbd}} 
\index{Peripheral@{Peripheral}!IRQ\_DISABLE\_IRQ\_1\_ADDR@{IRQ\_DISABLE\_IRQ\_1\_ADDR}}
\index{IRQ\_DISABLE\_IRQ\_1\_ADDR@{IRQ\_DISABLE\_IRQ\_1\_ADDR}!Peripheral@{Peripheral}}
\doxysubsubsection{\texorpdfstring{IRQ\_DISABLE\_IRQ\_1\_ADDR}{IRQ\_DISABLE\_IRQ\_1\_ADDR}}
{\footnotesize\ttfamily \#define I\+R\+Q\+\_\+\+D\+I\+S\+A\+B\+L\+E\+\_\+\+I\+R\+Q\+\_\+1\+\_\+\+A\+D\+DR~(0x2000\+B21C)}



Definition at line 282 of file Arm.\+h.

\mbox{\Hypertarget{group__Peripheral_ga22bf9fabec2c703fcce135d5894b79a3}\label{group__Peripheral_ga22bf9fabec2c703fcce135d5894b79a3}} 
\index{Peripheral@{Peripheral}!IRQ\_DISABLE\_IRQ\_2\_ADDR@{IRQ\_DISABLE\_IRQ\_2\_ADDR}}
\index{IRQ\_DISABLE\_IRQ\_2\_ADDR@{IRQ\_DISABLE\_IRQ\_2\_ADDR}!Peripheral@{Peripheral}}
\doxysubsubsection{\texorpdfstring{IRQ\_DISABLE\_IRQ\_2\_ADDR}{IRQ\_DISABLE\_IRQ\_2\_ADDR}}
{\footnotesize\ttfamily \#define I\+R\+Q\+\_\+\+D\+I\+S\+A\+B\+L\+E\+\_\+\+I\+R\+Q\+\_\+2\+\_\+\+A\+D\+DR~(0x2000\+B220)}



Definition at line 283 of file Arm.\+h.

\mbox{\Hypertarget{group__Peripheral_gaaf40e96e6950110bf3b14a8408bcfad6}\label{group__Peripheral_gaaf40e96e6950110bf3b14a8408bcfad6}} 
\index{Peripheral@{Peripheral}!IRQ\_ENABLE\_BASIC\_ADDR@{IRQ\_ENABLE\_BASIC\_ADDR}}
\index{IRQ\_ENABLE\_BASIC\_ADDR@{IRQ\_ENABLE\_BASIC\_ADDR}!Peripheral@{Peripheral}}
\doxysubsubsection{\texorpdfstring{IRQ\_ENABLE\_BASIC\_ADDR}{IRQ\_ENABLE\_BASIC\_ADDR}}
{\footnotesize\ttfamily \#define I\+R\+Q\+\_\+\+E\+N\+A\+B\+L\+E\+\_\+\+B\+A\+S\+I\+C\+\_\+\+A\+D\+DR~(0x2000\+B218)}



Definition at line 281 of file Arm.\+h.

\mbox{\Hypertarget{group__Peripheral_ga26b03ed5270fb1551038352804cadc9f}\label{group__Peripheral_ga26b03ed5270fb1551038352804cadc9f}} 
\index{Peripheral@{Peripheral}!IRQ\_ENABLE\_IRQ\_1\_ADDR@{IRQ\_ENABLE\_IRQ\_1\_ADDR}}
\index{IRQ\_ENABLE\_IRQ\_1\_ADDR@{IRQ\_ENABLE\_IRQ\_1\_ADDR}!Peripheral@{Peripheral}}
\doxysubsubsection{\texorpdfstring{IRQ\_ENABLE\_IRQ\_1\_ADDR}{IRQ\_ENABLE\_IRQ\_1\_ADDR}}
{\footnotesize\ttfamily \#define I\+R\+Q\+\_\+\+E\+N\+A\+B\+L\+E\+\_\+\+I\+R\+Q\+\_\+1\+\_\+\+A\+D\+DR~(0x2000\+B210)}



Definition at line 279 of file Arm.\+h.

\mbox{\Hypertarget{group__Peripheral_gacc0e8d33bca70be8a8f9e2575fcd9c96}\label{group__Peripheral_gacc0e8d33bca70be8a8f9e2575fcd9c96}} 
\index{Peripheral@{Peripheral}!IRQ\_ENABLE\_IRQ\_2\_ADDR@{IRQ\_ENABLE\_IRQ\_2\_ADDR}}
\index{IRQ\_ENABLE\_IRQ\_2\_ADDR@{IRQ\_ENABLE\_IRQ\_2\_ADDR}!Peripheral@{Peripheral}}
\doxysubsubsection{\texorpdfstring{IRQ\_ENABLE\_IRQ\_2\_ADDR}{IRQ\_ENABLE\_IRQ\_2\_ADDR}}
{\footnotesize\ttfamily \#define I\+R\+Q\+\_\+\+E\+N\+A\+B\+L\+E\+\_\+\+I\+R\+Q\+\_\+2\+\_\+\+A\+D\+DR~(0x2000\+B214)}



Definition at line 280 of file Arm.\+h.

\mbox{\Hypertarget{group__Peripheral_ga2f4ae1371340b17ceff2937ef1ab9ca9}\label{group__Peripheral_ga2f4ae1371340b17ceff2937ef1ab9ca9}} 
\index{Peripheral@{Peripheral}!IRQ\_FIQ\_CONTROL\_ADDR@{IRQ\_FIQ\_CONTROL\_ADDR}}
\index{IRQ\_FIQ\_CONTROL\_ADDR@{IRQ\_FIQ\_CONTROL\_ADDR}!Peripheral@{Peripheral}}
\doxysubsubsection{\texorpdfstring{IRQ\_FIQ\_CONTROL\_ADDR}{IRQ\_FIQ\_CONTROL\_ADDR}}
{\footnotesize\ttfamily \#define I\+R\+Q\+\_\+\+F\+I\+Q\+\_\+\+C\+O\+N\+T\+R\+O\+L\+\_\+\+A\+D\+DR~(0x2000\+B20C)}



Definition at line 278 of file Arm.\+h.

\mbox{\Hypertarget{group__Peripheral_gaf4fff6d032f44ce818e9bcbb4f82baea}\label{group__Peripheral_gaf4fff6d032f44ce818e9bcbb4f82baea}} 
\index{Peripheral@{Peripheral}!IRQ\_PENDING\_1\_ADDR@{IRQ\_PENDING\_1\_ADDR}}
\index{IRQ\_PENDING\_1\_ADDR@{IRQ\_PENDING\_1\_ADDR}!Peripheral@{Peripheral}}
\doxysubsubsection{\texorpdfstring{IRQ\_PENDING\_1\_ADDR}{IRQ\_PENDING\_1\_ADDR}}
{\footnotesize\ttfamily \#define I\+R\+Q\+\_\+\+P\+E\+N\+D\+I\+N\+G\+\_\+1\+\_\+\+A\+D\+DR~(0x2000\+B204)}



Definition at line 276 of file Arm.\+h.

\mbox{\Hypertarget{group__Peripheral_ga536add31e36eeec9bbb6506f798d9761}\label{group__Peripheral_ga536add31e36eeec9bbb6506f798d9761}} 
\index{Peripheral@{Peripheral}!IRQ\_PENDING\_1\_C1\_MASK@{IRQ\_PENDING\_1\_C1\_MASK}}
\index{IRQ\_PENDING\_1\_C1\_MASK@{IRQ\_PENDING\_1\_C1\_MASK}!Peripheral@{Peripheral}}
\doxysubsubsection{\texorpdfstring{IRQ\_PENDING\_1\_C1\_MASK}{IRQ\_PENDING\_1\_C1\_MASK}}
{\footnotesize\ttfamily \#define I\+R\+Q\+\_\+\+P\+E\+N\+D\+I\+N\+G\+\_\+1\+\_\+\+C1\+\_\+\+M\+A\+SK~(1 $<$$<$ 1)}



Definition at line 292 of file Arm.\+h.

\mbox{\Hypertarget{group__Peripheral_ga0ad6222d2e26c8a0a0353842875077d7}\label{group__Peripheral_ga0ad6222d2e26c8a0a0353842875077d7}} 
\index{Peripheral@{Peripheral}!IRQ\_PENDING\_1\_C3\_MASK@{IRQ\_PENDING\_1\_C3\_MASK}}
\index{IRQ\_PENDING\_1\_C3\_MASK@{IRQ\_PENDING\_1\_C3\_MASK}!Peripheral@{Peripheral}}
\doxysubsubsection{\texorpdfstring{IRQ\_PENDING\_1\_C3\_MASK}{IRQ\_PENDING\_1\_C3\_MASK}}
{\footnotesize\ttfamily \#define I\+R\+Q\+\_\+\+P\+E\+N\+D\+I\+N\+G\+\_\+1\+\_\+\+C3\+\_\+\+M\+A\+SK~(1 $<$$<$ 3)}



Definition at line 293 of file Arm.\+h.

\mbox{\Hypertarget{group__Peripheral_ga9633641d3c1c1f3c450c35cbe28f0df9}\label{group__Peripheral_ga9633641d3c1c1f3c450c35cbe28f0df9}} 
\index{Peripheral@{Peripheral}!IRQ\_PENDING\_2\_ADDR@{IRQ\_PENDING\_2\_ADDR}}
\index{IRQ\_PENDING\_2\_ADDR@{IRQ\_PENDING\_2\_ADDR}!Peripheral@{Peripheral}}
\doxysubsubsection{\texorpdfstring{IRQ\_PENDING\_2\_ADDR}{IRQ\_PENDING\_2\_ADDR}}
{\footnotesize\ttfamily \#define I\+R\+Q\+\_\+\+P\+E\+N\+D\+I\+N\+G\+\_\+2\+\_\+\+A\+D\+DR~(0x2000\+B208)}



Definition at line 277 of file Arm.\+h.

\mbox{\Hypertarget{group__Peripheral_ga4194362086e512dcc8ea9a168eba6262}\label{group__Peripheral_ga4194362086e512dcc8ea9a168eba6262}} 
\index{Peripheral@{Peripheral}!LEV0\_ADDR@{LEV0\_ADDR}}
\index{LEV0\_ADDR@{LEV0\_ADDR}!Peripheral@{Peripheral}}
\doxysubsubsection{\texorpdfstring{LEV0\_ADDR}{LEV0\_ADDR}}
{\footnotesize\ttfamily \#define L\+E\+V0\+\_\+\+A\+D\+DR~(0x20200034)}



Definition at line 221 of file Arm.\+h.

\mbox{\Hypertarget{group__Peripheral_ga8a68c91f8de822ae4b2ccdce14e8c9e0}\label{group__Peripheral_ga8a68c91f8de822ae4b2ccdce14e8c9e0}} 
\index{Peripheral@{Peripheral}!LEV1\_ADDR@{LEV1\_ADDR}}
\index{LEV1\_ADDR@{LEV1\_ADDR}!Peripheral@{Peripheral}}
\doxysubsubsection{\texorpdfstring{LEV1\_ADDR}{LEV1\_ADDR}}
{\footnotesize\ttfamily \#define L\+E\+V1\+\_\+\+A\+D\+DR~(0x20200038)}



Definition at line 222 of file Arm.\+h.

\mbox{\Hypertarget{group__Peripheral_gac7a1d4c43a8ef81fe4f18a6c49541657}\label{group__Peripheral_gac7a1d4c43a8ef81fe4f18a6c49541657}} 
\index{Peripheral@{Peripheral}!PERIPHERAL\_BASE\_ADDR@{PERIPHERAL\_BASE\_ADDR}}
\index{PERIPHERAL\_BASE\_ADDR@{PERIPHERAL\_BASE\_ADDR}!Peripheral@{Peripheral}}
\doxysubsubsection{\texorpdfstring{PERIPHERAL\_BASE\_ADDR}{PERIPHERAL\_BASE\_ADDR}}
{\footnotesize\ttfamily \#define P\+E\+R\+I\+P\+H\+E\+R\+A\+L\+\_\+\+B\+A\+S\+E\+\_\+\+A\+D\+DR~(0x20000000)}



The start of physical peripheral memory. 



Definition at line 93 of file Arm.\+h.

\mbox{\Hypertarget{group__Peripheral_ga49adb525268a836f74bd190622fa100c}\label{group__Peripheral_ga49adb525268a836f74bd190622fa100c}} 
\index{Peripheral@{Peripheral}!PERIPHERAL\_MAX\_ADDR@{PERIPHERAL\_MAX\_ADDR}}
\index{PERIPHERAL\_MAX\_ADDR@{PERIPHERAL\_MAX\_ADDR}!Peripheral@{Peripheral}}
\doxysubsubsection{\texorpdfstring{PERIPHERAL\_MAX\_ADDR}{PERIPHERAL\_MAX\_ADDR}}
{\footnotesize\ttfamily \#define P\+E\+R\+I\+P\+H\+E\+R\+A\+L\+\_\+\+M\+A\+X\+\_\+\+A\+D\+DR~(0x20\+F\+F\+F\+F\+FF)}



The end of physical physical memory. 

\begin{DoxyNote}{Note}
(Peacock)\+: This needs to be verified 
\end{DoxyNote}


Definition at line 96 of file Arm.\+h.

\mbox{\Hypertarget{group__Peripheral_gaa950488cb7cbe2554b748dbfe3e61876}\label{group__Peripheral_gaa950488cb7cbe2554b748dbfe3e61876}} 
\index{Peripheral@{Peripheral}!SET0\_ADDR@{SET0\_ADDR}}
\index{SET0\_ADDR@{SET0\_ADDR}!Peripheral@{Peripheral}}
\doxysubsubsection{\texorpdfstring{SET0\_ADDR}{SET0\_ADDR}}
{\footnotesize\ttfamily \#define S\+E\+T0\+\_\+\+A\+D\+DR~(0x2020001C)}



Definition at line 211 of file Arm.\+h.

\mbox{\Hypertarget{group__Peripheral_ga6a37befed779e9b9308480f8248f4fed}\label{group__Peripheral_ga6a37befed779e9b9308480f8248f4fed}} 
\index{Peripheral@{Peripheral}!SET1\_ADDR@{SET1\_ADDR}}
\index{SET1\_ADDR@{SET1\_ADDR}!Peripheral@{Peripheral}}
\doxysubsubsection{\texorpdfstring{SET1\_ADDR}{SET1\_ADDR}}
{\footnotesize\ttfamily \#define S\+E\+T1\+\_\+\+A\+D\+DR~(0x20200020)}



Definition at line 212 of file Arm.\+h.

\mbox{\Hypertarget{group__Peripheral_ga47fa566f203db74cf2cef46da4cc2cf2}\label{group__Peripheral_ga47fa566f203db74cf2cef46da4cc2cf2}} 
\index{Peripheral@{Peripheral}!SYSTIMER\_C0\_ADDR@{SYSTIMER\_C0\_ADDR}}
\index{SYSTIMER\_C0\_ADDR@{SYSTIMER\_C0\_ADDR}!Peripheral@{Peripheral}}
\doxysubsubsection{\texorpdfstring{SYSTIMER\_C0\_ADDR}{SYSTIMER\_C0\_ADDR}}
{\footnotesize\ttfamily \#define S\+Y\+S\+T\+I\+M\+E\+R\+\_\+\+C0\+\_\+\+A\+D\+DR~(0x2000300C)}



Definition at line 250 of file Arm.\+h.

\mbox{\Hypertarget{group__Peripheral_gacd54e6d83dd922375b7400f59d1581f6}\label{group__Peripheral_gacd54e6d83dd922375b7400f59d1581f6}} 
\index{Peripheral@{Peripheral}!SYSTIMER\_C1\_ADDR@{SYSTIMER\_C1\_ADDR}}
\index{SYSTIMER\_C1\_ADDR@{SYSTIMER\_C1\_ADDR}!Peripheral@{Peripheral}}
\doxysubsubsection{\texorpdfstring{SYSTIMER\_C1\_ADDR}{SYSTIMER\_C1\_ADDR}}
{\footnotesize\ttfamily \#define S\+Y\+S\+T\+I\+M\+E\+R\+\_\+\+C1\+\_\+\+A\+D\+DR~(0x20003010)}



Definition at line 251 of file Arm.\+h.

\mbox{\Hypertarget{group__Peripheral_ga8d9e4fe8ecd86538791452ac1e7edd5b}\label{group__Peripheral_ga8d9e4fe8ecd86538791452ac1e7edd5b}} 
\index{Peripheral@{Peripheral}!SYSTIMER\_C2\_ADDR@{SYSTIMER\_C2\_ADDR}}
\index{SYSTIMER\_C2\_ADDR@{SYSTIMER\_C2\_ADDR}!Peripheral@{Peripheral}}
\doxysubsubsection{\texorpdfstring{SYSTIMER\_C2\_ADDR}{SYSTIMER\_C2\_ADDR}}
{\footnotesize\ttfamily \#define S\+Y\+S\+T\+I\+M\+E\+R\+\_\+\+C2\+\_\+\+A\+D\+DR~(0x20003014)}



Definition at line 253 of file Arm.\+h.

\mbox{\Hypertarget{group__Peripheral_ga54fb323df9fbd28f70a37115688fb446}\label{group__Peripheral_ga54fb323df9fbd28f70a37115688fb446}} 
\index{Peripheral@{Peripheral}!SYSTIMER\_C3\_ADDR@{SYSTIMER\_C3\_ADDR}}
\index{SYSTIMER\_C3\_ADDR@{SYSTIMER\_C3\_ADDR}!Peripheral@{Peripheral}}
\doxysubsubsection{\texorpdfstring{SYSTIMER\_C3\_ADDR}{SYSTIMER\_C3\_ADDR}}
{\footnotesize\ttfamily \#define S\+Y\+S\+T\+I\+M\+E\+R\+\_\+\+C3\+\_\+\+A\+D\+DR~(0x20003018)}



Definition at line 254 of file Arm.\+h.

\mbox{\Hypertarget{group__Peripheral_ga19c4451a4590b53adb2369ef8a92b026}\label{group__Peripheral_ga19c4451a4590b53adb2369ef8a92b026}} 
\index{Peripheral@{Peripheral}!SYSTIMER\_CHI\_ADDR@{SYSTIMER\_CHI\_ADDR}}
\index{SYSTIMER\_CHI\_ADDR@{SYSTIMER\_CHI\_ADDR}!Peripheral@{Peripheral}}
\doxysubsubsection{\texorpdfstring{SYSTIMER\_CHI\_ADDR}{SYSTIMER\_CHI\_ADDR}}
{\footnotesize\ttfamily \#define S\+Y\+S\+T\+I\+M\+E\+R\+\_\+\+C\+H\+I\+\_\+\+A\+D\+DR~(0x20003008)}



Definition at line 248 of file Arm.\+h.

\mbox{\Hypertarget{group__Peripheral_gab2062059c3d04229aa948a7bbbfbd18c}\label{group__Peripheral_gab2062059c3d04229aa948a7bbbfbd18c}} 
\index{Peripheral@{Peripheral}!SYSTIMER\_CLO\_ADDR@{SYSTIMER\_CLO\_ADDR}}
\index{SYSTIMER\_CLO\_ADDR@{SYSTIMER\_CLO\_ADDR}!Peripheral@{Peripheral}}
\doxysubsubsection{\texorpdfstring{SYSTIMER\_CLO\_ADDR}{SYSTIMER\_CLO\_ADDR}}
{\footnotesize\ttfamily \#define S\+Y\+S\+T\+I\+M\+E\+R\+\_\+\+C\+L\+O\+\_\+\+A\+D\+DR~(0x20003004)}



Definition at line 247 of file Arm.\+h.

\mbox{\Hypertarget{group__Peripheral_ga70b5db2a1bac4db4cc0b1a7d32318931}\label{group__Peripheral_ga70b5db2a1bac4db4cc0b1a7d32318931}} 
\index{Peripheral@{Peripheral}!SYSTIMER\_CS\_ADDR@{SYSTIMER\_CS\_ADDR}}
\index{SYSTIMER\_CS\_ADDR@{SYSTIMER\_CS\_ADDR}!Peripheral@{Peripheral}}
\doxysubsubsection{\texorpdfstring{SYSTIMER\_CS\_ADDR}{SYSTIMER\_CS\_ADDR}}
{\footnotesize\ttfamily \#define S\+Y\+S\+T\+I\+M\+E\+R\+\_\+\+C\+S\+\_\+\+A\+D\+DR~(0x20003004)}



Definition at line 246 of file Arm.\+h.

\mbox{\Hypertarget{group__Peripheral_gab9771d55af9d871738ad146a91960714}\label{group__Peripheral_gab9771d55af9d871738ad146a91960714}} 
\index{Peripheral@{Peripheral}!SYSTIMER\_CS\_M0\_MASK@{SYSTIMER\_CS\_M0\_MASK}}
\index{SYSTIMER\_CS\_M0\_MASK@{SYSTIMER\_CS\_M0\_MASK}!Peripheral@{Peripheral}}
\doxysubsubsection{\texorpdfstring{SYSTIMER\_CS\_M0\_MASK}{SYSTIMER\_CS\_M0\_MASK}}
{\footnotesize\ttfamily \#define S\+Y\+S\+T\+I\+M\+E\+R\+\_\+\+C\+S\+\_\+\+M0\+\_\+\+M\+A\+SK~(1 $<$$<$ 0)}



Definition at line 257 of file Arm.\+h.

\mbox{\Hypertarget{group__Peripheral_gab109bde4c677a0039671e9d75100188b}\label{group__Peripheral_gab109bde4c677a0039671e9d75100188b}} 
\index{Peripheral@{Peripheral}!SYSTIMER\_CS\_M1\_MASK@{SYSTIMER\_CS\_M1\_MASK}}
\index{SYSTIMER\_CS\_M1\_MASK@{SYSTIMER\_CS\_M1\_MASK}!Peripheral@{Peripheral}}
\doxysubsubsection{\texorpdfstring{SYSTIMER\_CS\_M1\_MASK}{SYSTIMER\_CS\_M1\_MASK}}
{\footnotesize\ttfamily \#define S\+Y\+S\+T\+I\+M\+E\+R\+\_\+\+C\+S\+\_\+\+M1\+\_\+\+M\+A\+SK~(1 $<$$<$ 1)}



Definition at line 258 of file Arm.\+h.

\mbox{\Hypertarget{group__Peripheral_ga2d59b9d5a0ad373d301f97dbac765adf}\label{group__Peripheral_ga2d59b9d5a0ad373d301f97dbac765adf}} 
\index{Peripheral@{Peripheral}!SYSTIMER\_CS\_M2\_MASK@{SYSTIMER\_CS\_M2\_MASK}}
\index{SYSTIMER\_CS\_M2\_MASK@{SYSTIMER\_CS\_M2\_MASK}!Peripheral@{Peripheral}}
\doxysubsubsection{\texorpdfstring{SYSTIMER\_CS\_M2\_MASK}{SYSTIMER\_CS\_M2\_MASK}}
{\footnotesize\ttfamily \#define S\+Y\+S\+T\+I\+M\+E\+R\+\_\+\+C\+S\+\_\+\+M2\+\_\+\+M\+A\+SK~(1 $<$$<$ 2)}



Definition at line 260 of file Arm.\+h.

\mbox{\Hypertarget{group__Peripheral_gaa925270b7e407cdf21f76e3bc5aee07f}\label{group__Peripheral_gaa925270b7e407cdf21f76e3bc5aee07f}} 
\index{Peripheral@{Peripheral}!SYSTIMER\_CS\_M3\_MASK@{SYSTIMER\_CS\_M3\_MASK}}
\index{SYSTIMER\_CS\_M3\_MASK@{SYSTIMER\_CS\_M3\_MASK}!Peripheral@{Peripheral}}
\doxysubsubsection{\texorpdfstring{SYSTIMER\_CS\_M3\_MASK}{SYSTIMER\_CS\_M3\_MASK}}
{\footnotesize\ttfamily \#define S\+Y\+S\+T\+I\+M\+E\+R\+\_\+\+C\+S\+\_\+\+M3\+\_\+\+M\+A\+SK~(1 $<$$<$ 3)}



Definition at line 261 of file Arm.\+h.

\mbox{\Hypertarget{group__Peripheral_gafeebbd2589412bdf2a7adc37273c8701}\label{group__Peripheral_gafeebbd2589412bdf2a7adc37273c8701}} 
\index{Peripheral@{Peripheral}!SYSTIMER\_FREQ@{SYSTIMER\_FREQ}}
\index{SYSTIMER\_FREQ@{SYSTIMER\_FREQ}!Peripheral@{Peripheral}}
\doxysubsubsection{\texorpdfstring{SYSTIMER\_FREQ}{SYSTIMER\_FREQ}}
{\footnotesize\ttfamily \#define S\+Y\+S\+T\+I\+M\+E\+R\+\_\+\+F\+R\+EQ~(1000000)}



Definition at line 244 of file Arm.\+h.

