[2025-09-16 21:44:45] START suite=cs trace=cassandra_phase3_core1
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/cassandra_phase3_core1.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 5261400 heartbeat IPC: 1.901 cumulative IPC: 1.901 (Simulation time: 00 hr 00 min 54 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 9378442 heartbeat IPC: 2.429 cumulative IPC: 2.133 (Simulation time: 00 hr 01 min 38 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 9378442 cumulative IPC: 2.133 (Simulation time: 00 hr 01 min 38 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 9378442 cumulative IPC: 2.133 (Simulation time: 00 hr 01 min 38 sec)
Heartbeat CPU 0 instructions: 30000006 cycles: 20372942 heartbeat IPC: 0.9095 cumulative IPC: 0.9095 (Simulation time: 00 hr 02 min 52 sec)
Heartbeat CPU 0 instructions: 40000010 cycles: 33360735 heartbeat IPC: 0.77 cumulative IPC: 0.8339 (Simulation time: 00 hr 04 min 08 sec)
Heartbeat CPU 0 instructions: 50000010 cycles: 52311035 heartbeat IPC: 0.5277 cumulative IPC: 0.6988 (Simulation time: 00 hr 05 min 47 sec)
Heartbeat CPU 0 instructions: 60000013 cycles: 65748342 heartbeat IPC: 0.7442 cumulative IPC: 0.7096 (Simulation time: 00 hr 07 min 17 sec)
Heartbeat CPU 0 instructions: 70000013 cycles: 79012406 heartbeat IPC: 0.7539 cumulative IPC: 0.718 (Simulation time: 00 hr 08 min 42 sec)
Heartbeat CPU 0 instructions: 80000015 cycles: 91411917 heartbeat IPC: 0.8065 cumulative IPC: 0.7314 (Simulation time: 00 hr 10 min 07 sec)
Heartbeat CPU 0 instructions: 90000017 cycles: 104206160 heartbeat IPC: 0.7816 cumulative IPC: 0.7382 (Simulation time: 00 hr 11 min 30 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/cassandra_phase3_core1.trace.xz")
Heartbeat CPU 0 instructions: 100000018 cycles: 118226378 heartbeat IPC: 0.7133 cumulative IPC: 0.735 (Simulation time: 00 hr 12 min 57 sec)
Heartbeat CPU 0 instructions: 110000020 cycles: 132747856 heartbeat IPC: 0.6886 cumulative IPC: 0.7295 (Simulation time: 00 hr 14 min 26 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 137902628 cumulative IPC: 0.7251 (Simulation time: 00 hr 16 min 00 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 137902628 cumulative IPC: 0.7251 (Simulation time: 00 hr 16 min 00 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/cassandra_phase3_core1.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.7251 instructions: 100000002 cycles: 137902628
CPU 0 Branch Prediction Accuracy: 99.03% MPKI: 0.05091 Average ROB Occupancy at Mispredict: 7.753e+04
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00955
BRANCH_INDIRECT: 0.03328
BRANCH_CONDITIONAL: 0.00808
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 5704555
LQ_STALL: 254231
SQ_STALL: 501353


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 184.4728
REPLAY_LOAD: 90.79619
NON_REPLAY_LOAD: 32.598034

== Total ==
ADDR_TRANS: 1854874
REPLAY_LOAD: 1994429
NON_REPLAY_LOAD: 1855252

== Counts ==
ADDR_TRANS: 10055
REPLAY_LOAD: 21966
NON_REPLAY_LOAD: 56913

cpu0->cpu0_STLB TOTAL        ACCESS:     529785 HIT:     350171 MISS:     179614 MSHR_MERGE:         10
cpu0->cpu0_STLB LOAD         ACCESS:     529785 HIT:     350171 MISS:     179614 MSHR_MERGE:         10
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 253 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1785354 HIT:     677960 MISS:    1107394 MSHR_MERGE:          4
cpu0->cpu0_L2C LOAD         ACCESS:    1027033 HIT:     307443 MISS:     719590 MSHR_MERGE:          4
cpu0->cpu0_L2C RFO          ACCESS:     120953 HIT:      40592 MISS:      80361 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     284133 HIT:     283682 MISS:        451 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:     353235 HIT:      46243 MISS:     306992 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 101.6 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    4411674 HIT:    3986498 MISS:     425176 MSHR_MERGE:     131262
cpu0->cpu0_L1I LOAD         ACCESS:    4411674 HIT:    3986498 MISS:     425176 MSHR_MERGE:     131262
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 45.18 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   15493712 HIT:   13087426 MISS:    2406286 MSHR_MERGE:    1198974
cpu0->cpu0_L1D LOAD         ACCESS:   10782192 HIT:    9223797 MISS:    1558395 MSHR_MERGE:     825276
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    4297717 HIT:    3815388 MISS:     482329 MSHR_MERGE:     361371
cpu0->cpu0_L1D TRANSLATION  ACCESS:     413803 HIT:      48241 MISS:     365562 MSHR_MERGE:      12327
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 93.87 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    3525619 HIT:    3411225 MISS:     114394 MSHR_MERGE:      63236
cpu0->cpu0_ITLB LOAD         ACCESS:    3525619 HIT:    3411225 MISS:     114394 MSHR_MERGE:      63236
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 54.46 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   14822728 HIT:   14174393 MISS:     648335 MSHR_MERGE:     169708
cpu0->cpu0_DTLB LOAD         ACCESS:   14822728 HIT:   14174393 MISS:     648335 MSHR_MERGE:     169708
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 93.57 cycles
cpu0->LLC TOTAL        ACCESS:    1329053 HIT:     404381 MISS:     924672 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     719586 HIT:     111816 MISS:     607770 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      80361 HIT:      22455 MISS:      57906 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     222114 HIT:     221641 MISS:        473 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:     306992 HIT:      48469 MISS:     258523 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 98.03 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      26805
  ROW_BUFFER_MISS:     897362
  AVG DBUS CONGESTED CYCLE: 7.693
Channel 0 WQ ROW_BUFFER_HIT:      51528
  ROW_BUFFER_MISS:     141212
  FULL:          0
Channel 0 REFRESHES ISSUED:      11492

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       200141        56749        21774        76779
---------------------------------------------------------------
  STLB miss resolved @ L1D                0          875         7632         6196        83836
  STLB miss resolved @ L2C                0         1077         5982         9634        64150
  STLB miss resolved @ LLC                0          746         8581        15388        35991
  STLB miss resolved @ MEM                0         1454        18441        21587       233779

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level              27299         2263        34202         9482         7580
---------------------------------------------------------------
  STLB miss resolved @ L1D              153           74          549         2159         2338
  STLB miss resolved @ L2C              295           74          833         1472         1161
  STLB miss resolved @ LLC              402           85          955         5941         2256
  STLB miss resolved @ MEM              265           97         1031         5594        10962
[2025-09-16 22:00:45] END   suite=cs trace=cassandra_phase3_core1 (rc=0)
