Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Dec  5 21:22:36 2019
| Host         : DESKTOP-KOEBDED running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file riscv_top_timing_summary_routed.rpt -pb riscv_top_timing_summary_routed.pb -rpx riscv_top_timing_summary_routed.rpx -warn_on_violation
| Design       : riscv_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.634        0.000                      0                11061        0.072        0.000                      0                11061        3.750        0.000                       0                  2710  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.634        0.000                      0                10998        0.072        0.000                      0                10998        3.750        0.000                       0                  2710  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              5.013        0.000                      0                   63        0.969        0.000                      0                   63  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.634ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.634ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/id_ex0/ex_alusel_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.910ns  (logic 2.678ns (30.057%)  route 6.232ns (69.943%))
  Logic Levels:           9  (CARRY4=3 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        1.559     5.080    cpu0/id_ex0/EXCLK_IBUF_BUFG
    SLICE_X54Y55         FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y55         FDRE (Prop_fdre_C_Q)         0.478     5.558 r  cpu0/id_ex0/ex_reg2_reg[1]/Q
                         net (fo=120, routed)         1.281     6.839    cpu0/id_ex0/ex_reg2[1]
    SLICE_X49Y55         LUT6 (Prop_lut6_I1_O)        0.295     7.134 r  cpu0/id_ex0/_jmp_enable_i_107/O
                         net (fo=1, routed)           0.000     7.134    cpu0/id_ex0/_jmp_enable_i_107_n_0
    SLICE_X49Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.666 r  cpu0/id_ex0/_jmp_enable_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000     7.666    cpu0/id_ex0/_jmp_enable_reg_i_62_n_0
    SLICE_X49Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.780 r  cpu0/id_ex0/_jmp_enable_reg_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.780    cpu0/id_ex0/_jmp_enable_reg_i_23_n_0
    SLICE_X49Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.008 f  cpu0/id_ex0/_jmp_enable_reg_i_8/CO[2]
                         net (fo=5, routed)           1.277     9.285    cpu0/id_ex0/ex0/beq
    SLICE_X31Y58         LUT6 (Prop_lut6_I2_O)        0.313     9.598 r  cpu0/id_ex0/_flush_id_i_4/O
                         net (fo=2, routed)           0.786    10.383    cpu0/id_ex0/_flush_id_i_4_n_0
    SLICE_X31Y59         LUT5 (Prop_lut5_I0_O)        0.124    10.507 f  cpu0/id_ex0/_flush_id_i_3/O
                         net (fo=2, routed)           0.414    10.921    cpu0/id_ex0/_flush_id_i_3_n_0
    SLICE_X31Y59         LUT6 (Prop_lut6_I2_O)        0.124    11.045 f  cpu0/id_ex0/ex_Imm[31]_i_3/O
                         net (fo=105, routed)         0.954    11.999    cpu0/if_id0/ex_Imm_reg[0]
    SLICE_X41Y51         LUT4 (Prop_lut4_I3_O)        0.118    12.117 r  cpu0/if_id0/ex_alusel[2]_i_3/O
                         net (fo=6, routed)           0.873    12.991    cpu0/if_id0/ex_alusel[2]_i_3_n_0
    SLICE_X32Y51         LUT5 (Prop_lut5_I4_O)        0.352    13.343 r  cpu0/if_id0/ex_alusel[2]_i_1/O
                         net (fo=1, routed)           0.647    13.989    cpu0/id_ex0/ex_alusel_reg[2]_0[2]
    SLICE_X33Y51         FDRE                                         r  cpu0/id_ex0/ex_alusel_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        1.436    14.777    cpu0/id_ex0/EXCLK_IBUF_BUFG
    SLICE_X33Y51         FDRE                                         r  cpu0/id_ex0/ex_alusel_reg[2]/C
                         clock pessimism              0.187    14.964    
                         clock uncertainty           -0.035    14.928    
    SLICE_X33Y51         FDRE (Setup_fdre_C_D)       -0.305    14.623    cpu0/id_ex0/ex_alusel_reg[2]
  -------------------------------------------------------------------
                         required time                         14.623    
                         arrival time                         -13.989    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.688ns  (required time - arrival time)
  Source:                 cpu0/if_id0/id_inst_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.269ns  (logic 3.251ns (35.075%)  route 6.018ns (64.925%))
  Logic Levels:           15  (CARRY4=8 LUT2=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        1.554     5.075    cpu0/if_id0/EXCLK_IBUF_BUFG
    SLICE_X41Y54         FDRE                                         r  cpu0/if_id0/id_inst_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  cpu0/if_id0/id_inst_reg[17]/Q
                         net (fo=5, routed)           0.942     6.473    cpu0/if_id0/id_inst_reg[31]_0[2]
    SLICE_X49Y61         LUT2 (Prop_lut2_I1_O)        0.119     6.592 r  cpu0/if_id0/ex_reg1[29]_i_21/O
                         net (fo=131, routed)         1.418     8.010    cpu0/id_ex0/jmp_addr1_carry__2_i_10_1
    SLICE_X40Y57         LUT5 (Prop_lut5_I1_O)        0.332     8.342 f  cpu0/id_ex0/jmp_addr1_carry__2_i_16/O
                         net (fo=1, routed)           0.596     8.938    cpu0/id_ex0/jmp_addr1_carry__2_i_16_n_0
    SLICE_X40Y57         LUT6 (Prop_lut6_I1_O)        0.124     9.062 f  cpu0/id_ex0/jmp_addr1_carry__2_i_10/O
                         net (fo=41, routed)          0.706     9.768    cpu0/if_id0/reg118_out
    SLICE_X41Y57         LUT4 (Prop_lut4_I2_O)        0.152     9.920 r  cpu0/if_id0/jmp_addr1_carry__2_i_9/O
                         net (fo=32, routed)          1.192    11.112    cpu0/ex_mem0/jmp_addr1_carry__1_i_1
    SLICE_X47Y50         LUT5 (Prop_lut5_I0_O)        0.326    11.438 r  cpu0/ex_mem0/jmp_addr1_carry_i_6/O
                         net (fo=1, routed)           0.708    12.146    cpu0/if_id0/jmp_addr1_carry_2
    SLICE_X46Y52         LUT6 (Prop_lut6_I2_O)        0.124    12.270 r  cpu0/if_id0/jmp_addr1_carry_i_1/O
                         net (fo=1, routed)           0.000    12.270    cpu0/id0/ex_jmp_addr_reg[3][3]
    SLICE_X46Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.646 r  cpu0/id0/jmp_addr1_carry/CO[3]
                         net (fo=1, routed)           0.000    12.646    cpu0/id0/jmp_addr1_carry_n_0
    SLICE_X46Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.763 r  cpu0/id0/jmp_addr1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.763    cpu0/id0/jmp_addr1_carry__0_n_0
    SLICE_X46Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.880 r  cpu0/id0/jmp_addr1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.880    cpu0/id0/jmp_addr1_carry__1_n_0
    SLICE_X46Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.997 r  cpu0/id0/jmp_addr1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.997    cpu0/id0/jmp_addr1_carry__2_n_0
    SLICE_X46Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.114 r  cpu0/id0/jmp_addr1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.114    cpu0/id0/jmp_addr1_carry__3_n_0
    SLICE_X46Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.231 r  cpu0/id0/jmp_addr1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.231    cpu0/id0/jmp_addr1_carry__4_n_0
    SLICE_X46Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.348 r  cpu0/id0/jmp_addr1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.348    cpu0/id0/jmp_addr1_carry__5_n_0
    SLICE_X46Y59         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.587 r  cpu0/id0/jmp_addr1_carry__6/O[2]
                         net (fo=1, routed)           0.455    14.043    cpu0/if_id0/ex_jmp_addr_reg[31][2]
    SLICE_X47Y58         LUT4 (Prop_lut4_I0_O)        0.301    14.344 r  cpu0/if_id0/ex_jmp_addr[30]_i_1/O
                         net (fo=1, routed)           0.000    14.344    cpu0/id_ex0/ex_jmp_addr_reg[31]_0[29]
    SLICE_X47Y58         FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        1.437    14.778    cpu0/id_ex0/EXCLK_IBUF_BUFG
    SLICE_X47Y58         FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[30]/C
                         clock pessimism              0.258    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X47Y58         FDRE (Setup_fdre_C_D)        0.031    15.032    cpu0/id_ex0/ex_jmp_addr_reg[30]
  -------------------------------------------------------------------
                         required time                         15.032    
                         arrival time                         -14.344    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.709ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/id_ex0/ex_reg2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.169ns  (logic 2.684ns (29.272%)  route 6.485ns (70.728%))
  Logic Levels:           9  (CARRY4=3 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        1.559     5.080    cpu0/id_ex0/EXCLK_IBUF_BUFG
    SLICE_X54Y55         FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y55         FDRE (Prop_fdre_C_Q)         0.478     5.558 r  cpu0/id_ex0/ex_reg2_reg[1]/Q
                         net (fo=120, routed)         1.281     6.839    cpu0/id_ex0/ex_reg2[1]
    SLICE_X49Y55         LUT6 (Prop_lut6_I1_O)        0.295     7.134 r  cpu0/id_ex0/_jmp_enable_i_107/O
                         net (fo=1, routed)           0.000     7.134    cpu0/id_ex0/_jmp_enable_i_107_n_0
    SLICE_X49Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.666 r  cpu0/id_ex0/_jmp_enable_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000     7.666    cpu0/id_ex0/_jmp_enable_reg_i_62_n_0
    SLICE_X49Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.780 r  cpu0/id_ex0/_jmp_enable_reg_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.780    cpu0/id_ex0/_jmp_enable_reg_i_23_n_0
    SLICE_X49Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.008 f  cpu0/id_ex0/_jmp_enable_reg_i_8/CO[2]
                         net (fo=5, routed)           1.277     9.285    cpu0/id_ex0/ex0/beq
    SLICE_X31Y58         LUT6 (Prop_lut6_I2_O)        0.313     9.598 r  cpu0/id_ex0/_flush_id_i_4/O
                         net (fo=2, routed)           0.786    10.383    cpu0/id_ex0/_flush_id_i_4_n_0
    SLICE_X31Y59         LUT5 (Prop_lut5_I0_O)        0.124    10.507 f  cpu0/id_ex0/_flush_id_i_3/O
                         net (fo=2, routed)           0.414    10.921    cpu0/id_ex0/_flush_id_i_3_n_0
    SLICE_X31Y59         LUT6 (Prop_lut6_I2_O)        0.124    11.045 f  cpu0/id_ex0/ex_Imm[31]_i_3/O
                         net (fo=105, routed)         1.340    12.386    cpu0/id_ex0/_flush_id_reg_0
    SLICE_X49Y59         LUT3 (Prop_lut3_I0_O)        0.150    12.536 r  cpu0/id_ex0/ex_reg2[7]_i_2/O
                         net (fo=8, routed)           0.887    13.423    cpu0/id_ex0/_flush_id_reg
    SLICE_X54Y52         LUT5 (Prop_lut5_I2_O)        0.326    13.749 r  cpu0/id_ex0/ex_reg2[4]_i_1/O
                         net (fo=1, routed)           0.500    14.249    cpu0/id_ex0/ex_reg2[4]_i_1_n_0
    SLICE_X53Y55         FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        1.442    14.783    cpu0/id_ex0/EXCLK_IBUF_BUFG
    SLICE_X53Y55         FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[4]/C
                         clock pessimism              0.258    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X53Y55         FDRE (Setup_fdre_C_D)       -0.047    14.959    cpu0/id_ex0/ex_reg2_reg[4]
  -------------------------------------------------------------------
                         required time                         14.959    
                         arrival time                         -14.249    
  -------------------------------------------------------------------
                         slack                                  0.709    

Slack (MET) :             0.782ns  (required time - arrival time)
  Source:                 cpu0/id_ex0/ex_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/id_ex0/ex_reg2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.111ns  (logic 2.684ns (29.459%)  route 6.427ns (70.541%))
  Logic Levels:           9  (CARRY4=3 LUT3=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        1.559     5.080    cpu0/id_ex0/EXCLK_IBUF_BUFG
    SLICE_X54Y55         FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y55         FDRE (Prop_fdre_C_Q)         0.478     5.558 r  cpu0/id_ex0/ex_reg2_reg[1]/Q
                         net (fo=120, routed)         1.281     6.839    cpu0/id_ex0/ex_reg2[1]
    SLICE_X49Y55         LUT6 (Prop_lut6_I1_O)        0.295     7.134 r  cpu0/id_ex0/_jmp_enable_i_107/O
                         net (fo=1, routed)           0.000     7.134    cpu0/id_ex0/_jmp_enable_i_107_n_0
    SLICE_X49Y55         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.666 r  cpu0/id_ex0/_jmp_enable_reg_i_62/CO[3]
                         net (fo=1, routed)           0.000     7.666    cpu0/id_ex0/_jmp_enable_reg_i_62_n_0
    SLICE_X49Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.780 r  cpu0/id_ex0/_jmp_enable_reg_i_23/CO[3]
                         net (fo=1, routed)           0.000     7.780    cpu0/id_ex0/_jmp_enable_reg_i_23_n_0
    SLICE_X49Y57         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.008 f  cpu0/id_ex0/_jmp_enable_reg_i_8/CO[2]
                         net (fo=5, routed)           1.277     9.285    cpu0/id_ex0/ex0/beq
    SLICE_X31Y58         LUT6 (Prop_lut6_I2_O)        0.313     9.598 r  cpu0/id_ex0/_flush_id_i_4/O
                         net (fo=2, routed)           0.786    10.383    cpu0/id_ex0/_flush_id_i_4_n_0
    SLICE_X31Y59         LUT5 (Prop_lut5_I0_O)        0.124    10.507 f  cpu0/id_ex0/_flush_id_i_3/O
                         net (fo=2, routed)           0.414    10.921    cpu0/id_ex0/_flush_id_i_3_n_0
    SLICE_X31Y59         LUT6 (Prop_lut6_I2_O)        0.124    11.045 f  cpu0/id_ex0/ex_Imm[31]_i_3/O
                         net (fo=105, routed)         1.340    12.386    cpu0/id_ex0/_flush_id_reg_0
    SLICE_X49Y59         LUT3 (Prop_lut3_I0_O)        0.150    12.536 r  cpu0/id_ex0/ex_reg2[7]_i_2/O
                         net (fo=8, routed)           0.858    13.394    cpu0/id_ex0/_flush_id_reg
    SLICE_X55Y53         LUT5 (Prop_lut5_I2_O)        0.326    13.720 r  cpu0/id_ex0/ex_reg2[2]_i_1/O
                         net (fo=1, routed)           0.471    14.191    cpu0/id_ex0/ex_reg2[2]_i_1_n_0
    SLICE_X55Y53         FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        1.442    14.783    cpu0/id_ex0/EXCLK_IBUF_BUFG
    SLICE_X55Y53         FDRE                                         r  cpu0/id_ex0/ex_reg2_reg[2]/C
                         clock pessimism              0.272    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X55Y53         FDRE (Setup_fdre_C_D)       -0.047    14.973    cpu0/id_ex0/ex_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                         14.973    
                         arrival time                         -14.191    
  -------------------------------------------------------------------
                         slack                                  0.782    

Slack (MET) :             0.796ns  (required time - arrival time)
  Source:                 cpu0/if_id0/id_inst_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.209ns  (logic 3.340ns (36.268%)  route 5.869ns (63.732%))
  Logic Levels:           15  (CARRY4=8 LUT2=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        1.554     5.075    cpu0/if_id0/EXCLK_IBUF_BUFG
    SLICE_X41Y54         FDRE                                         r  cpu0/if_id0/id_inst_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  cpu0/if_id0/id_inst_reg[17]/Q
                         net (fo=5, routed)           0.942     6.473    cpu0/if_id0/id_inst_reg[31]_0[2]
    SLICE_X49Y61         LUT2 (Prop_lut2_I1_O)        0.119     6.592 r  cpu0/if_id0/ex_reg1[29]_i_21/O
                         net (fo=131, routed)         1.418     8.010    cpu0/id_ex0/jmp_addr1_carry__2_i_10_1
    SLICE_X40Y57         LUT5 (Prop_lut5_I1_O)        0.332     8.342 f  cpu0/id_ex0/jmp_addr1_carry__2_i_16/O
                         net (fo=1, routed)           0.596     8.938    cpu0/id_ex0/jmp_addr1_carry__2_i_16_n_0
    SLICE_X40Y57         LUT6 (Prop_lut6_I1_O)        0.124     9.062 f  cpu0/id_ex0/jmp_addr1_carry__2_i_10/O
                         net (fo=41, routed)          0.706     9.768    cpu0/if_id0/reg118_out
    SLICE_X41Y57         LUT4 (Prop_lut4_I2_O)        0.152     9.920 r  cpu0/if_id0/jmp_addr1_carry__2_i_9/O
                         net (fo=32, routed)          1.192    11.112    cpu0/ex_mem0/jmp_addr1_carry__1_i_1
    SLICE_X47Y50         LUT5 (Prop_lut5_I0_O)        0.326    11.438 r  cpu0/ex_mem0/jmp_addr1_carry_i_6/O
                         net (fo=1, routed)           0.708    12.146    cpu0/if_id0/jmp_addr1_carry_2
    SLICE_X46Y52         LUT6 (Prop_lut6_I2_O)        0.124    12.270 r  cpu0/if_id0/jmp_addr1_carry_i_1/O
                         net (fo=1, routed)           0.000    12.270    cpu0/id0/ex_jmp_addr_reg[3][3]
    SLICE_X46Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.646 r  cpu0/id0/jmp_addr1_carry/CO[3]
                         net (fo=1, routed)           0.000    12.646    cpu0/id0/jmp_addr1_carry_n_0
    SLICE_X46Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.763 r  cpu0/id0/jmp_addr1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.763    cpu0/id0/jmp_addr1_carry__0_n_0
    SLICE_X46Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.880 r  cpu0/id0/jmp_addr1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.880    cpu0/id0/jmp_addr1_carry__1_n_0
    SLICE_X46Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.997 r  cpu0/id0/jmp_addr1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.997    cpu0/id0/jmp_addr1_carry__2_n_0
    SLICE_X46Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.114 r  cpu0/id0/jmp_addr1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.114    cpu0/id0/jmp_addr1_carry__3_n_0
    SLICE_X46Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.231 r  cpu0/id0/jmp_addr1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.231    cpu0/id0/jmp_addr1_carry__4_n_0
    SLICE_X46Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.348 r  cpu0/id0/jmp_addr1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.348    cpu0/id0/jmp_addr1_carry__5_n_0
    SLICE_X46Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.671 r  cpu0/id0/jmp_addr1_carry__6/O[1]
                         net (fo=1, routed)           0.307    13.978    cpu0/if_id0/ex_jmp_addr_reg[31][1]
    SLICE_X46Y60         LUT4 (Prop_lut4_I0_O)        0.306    14.284 r  cpu0/if_id0/ex_jmp_addr[29]_i_1/O
                         net (fo=1, routed)           0.000    14.284    cpu0/id_ex0/ex_jmp_addr_reg[31]_0[28]
    SLICE_X46Y60         FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        1.436    14.777    cpu0/id_ex0/EXCLK_IBUF_BUFG
    SLICE_X46Y60         FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[29]/C
                         clock pessimism              0.258    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X46Y60         FDRE (Setup_fdre_C_D)        0.081    15.081    cpu0/id_ex0/ex_jmp_addr_reg[29]
  -------------------------------------------------------------------
                         required time                         15.081    
                         arrival time                         -14.284    
  -------------------------------------------------------------------
                         slack                                  0.796    

Slack (MET) :             0.802ns  (required time - arrival time)
  Source:                 cpu0/if_id0/id_inst_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.202ns  (logic 3.333ns (36.220%)  route 5.869ns (63.780%))
  Logic Levels:           15  (CARRY4=8 LUT2=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        1.554     5.075    cpu0/if_id0/EXCLK_IBUF_BUFG
    SLICE_X41Y54         FDRE                                         r  cpu0/if_id0/id_inst_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  cpu0/if_id0/id_inst_reg[17]/Q
                         net (fo=5, routed)           0.942     6.473    cpu0/if_id0/id_inst_reg[31]_0[2]
    SLICE_X49Y61         LUT2 (Prop_lut2_I1_O)        0.119     6.592 r  cpu0/if_id0/ex_reg1[29]_i_21/O
                         net (fo=131, routed)         1.418     8.010    cpu0/id_ex0/jmp_addr1_carry__2_i_10_1
    SLICE_X40Y57         LUT5 (Prop_lut5_I1_O)        0.332     8.342 f  cpu0/id_ex0/jmp_addr1_carry__2_i_16/O
                         net (fo=1, routed)           0.596     8.938    cpu0/id_ex0/jmp_addr1_carry__2_i_16_n_0
    SLICE_X40Y57         LUT6 (Prop_lut6_I1_O)        0.124     9.062 f  cpu0/id_ex0/jmp_addr1_carry__2_i_10/O
                         net (fo=41, routed)          0.706     9.768    cpu0/if_id0/reg118_out
    SLICE_X41Y57         LUT4 (Prop_lut4_I2_O)        0.152     9.920 r  cpu0/if_id0/jmp_addr1_carry__2_i_9/O
                         net (fo=32, routed)          1.192    11.112    cpu0/ex_mem0/jmp_addr1_carry__1_i_1
    SLICE_X47Y50         LUT5 (Prop_lut5_I0_O)        0.326    11.438 r  cpu0/ex_mem0/jmp_addr1_carry_i_6/O
                         net (fo=1, routed)           0.708    12.146    cpu0/if_id0/jmp_addr1_carry_2
    SLICE_X46Y52         LUT6 (Prop_lut6_I2_O)        0.124    12.270 r  cpu0/if_id0/jmp_addr1_carry_i_1/O
                         net (fo=1, routed)           0.000    12.270    cpu0/id0/ex_jmp_addr_reg[3][3]
    SLICE_X46Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.646 r  cpu0/id0/jmp_addr1_carry/CO[3]
                         net (fo=1, routed)           0.000    12.646    cpu0/id0/jmp_addr1_carry_n_0
    SLICE_X46Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.763 r  cpu0/id0/jmp_addr1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.763    cpu0/id0/jmp_addr1_carry__0_n_0
    SLICE_X46Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.880 r  cpu0/id0/jmp_addr1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.880    cpu0/id0/jmp_addr1_carry__1_n_0
    SLICE_X46Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.997 r  cpu0/id0/jmp_addr1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.997    cpu0/id0/jmp_addr1_carry__2_n_0
    SLICE_X46Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.114 r  cpu0/id0/jmp_addr1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.114    cpu0/id0/jmp_addr1_carry__3_n_0
    SLICE_X46Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.231 r  cpu0/id0/jmp_addr1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.231    cpu0/id0/jmp_addr1_carry__4_n_0
    SLICE_X46Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.348 r  cpu0/id0/jmp_addr1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.348    cpu0/id0/jmp_addr1_carry__5_n_0
    SLICE_X46Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.663 r  cpu0/id0/jmp_addr1_carry__6/O[3]
                         net (fo=1, routed)           0.307    13.970    cpu0/if_id0/ex_jmp_addr_reg[31][3]
    SLICE_X46Y60         LUT4 (Prop_lut4_I0_O)        0.307    14.277 r  cpu0/if_id0/ex_jmp_addr[31]_i_2/O
                         net (fo=1, routed)           0.000    14.277    cpu0/id_ex0/ex_jmp_addr_reg[31]_0[30]
    SLICE_X46Y60         FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        1.436    14.777    cpu0/id_ex0/EXCLK_IBUF_BUFG
    SLICE_X46Y60         FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[31]/C
                         clock pessimism              0.258    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X46Y60         FDRE (Setup_fdre_C_D)        0.079    15.079    cpu0/id_ex0/ex_jmp_addr_reg[31]
  -------------------------------------------------------------------
                         required time                         15.079    
                         arrival time                         -14.277    
  -------------------------------------------------------------------
                         slack                                  0.802    

Slack (MET) :             0.823ns  (required time - arrival time)
  Source:                 cpu0/if_id0/id_inst_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.132ns  (logic 3.223ns (35.293%)  route 5.909ns (64.707%))
  Logic Levels:           14  (CARRY4=7 LUT2=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        1.554     5.075    cpu0/if_id0/EXCLK_IBUF_BUFG
    SLICE_X41Y54         FDRE                                         r  cpu0/if_id0/id_inst_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  cpu0/if_id0/id_inst_reg[17]/Q
                         net (fo=5, routed)           0.942     6.473    cpu0/if_id0/id_inst_reg[31]_0[2]
    SLICE_X49Y61         LUT2 (Prop_lut2_I1_O)        0.119     6.592 r  cpu0/if_id0/ex_reg1[29]_i_21/O
                         net (fo=131, routed)         1.418     8.010    cpu0/id_ex0/jmp_addr1_carry__2_i_10_1
    SLICE_X40Y57         LUT5 (Prop_lut5_I1_O)        0.332     8.342 f  cpu0/id_ex0/jmp_addr1_carry__2_i_16/O
                         net (fo=1, routed)           0.596     8.938    cpu0/id_ex0/jmp_addr1_carry__2_i_16_n_0
    SLICE_X40Y57         LUT6 (Prop_lut6_I1_O)        0.124     9.062 f  cpu0/id_ex0/jmp_addr1_carry__2_i_10/O
                         net (fo=41, routed)          0.706     9.768    cpu0/if_id0/reg118_out
    SLICE_X41Y57         LUT4 (Prop_lut4_I2_O)        0.152     9.920 r  cpu0/if_id0/jmp_addr1_carry__2_i_9/O
                         net (fo=32, routed)          1.192    11.112    cpu0/ex_mem0/jmp_addr1_carry__1_i_1
    SLICE_X47Y50         LUT5 (Prop_lut5_I0_O)        0.326    11.438 r  cpu0/ex_mem0/jmp_addr1_carry_i_6/O
                         net (fo=1, routed)           0.708    12.146    cpu0/if_id0/jmp_addr1_carry_2
    SLICE_X46Y52         LUT6 (Prop_lut6_I2_O)        0.124    12.270 r  cpu0/if_id0/jmp_addr1_carry_i_1/O
                         net (fo=1, routed)           0.000    12.270    cpu0/id0/ex_jmp_addr_reg[3][3]
    SLICE_X46Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.646 r  cpu0/id0/jmp_addr1_carry/CO[3]
                         net (fo=1, routed)           0.000    12.646    cpu0/id0/jmp_addr1_carry_n_0
    SLICE_X46Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.763 r  cpu0/id0/jmp_addr1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.763    cpu0/id0/jmp_addr1_carry__0_n_0
    SLICE_X46Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.880 r  cpu0/id0/jmp_addr1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.880    cpu0/id0/jmp_addr1_carry__1_n_0
    SLICE_X46Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.997 r  cpu0/id0/jmp_addr1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.997    cpu0/id0/jmp_addr1_carry__2_n_0
    SLICE_X46Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.114 r  cpu0/id0/jmp_addr1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.114    cpu0/id0/jmp_addr1_carry__3_n_0
    SLICE_X46Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.231 r  cpu0/id0/jmp_addr1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.231    cpu0/id0/jmp_addr1_carry__4_n_0
    SLICE_X46Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.554 r  cpu0/id0/jmp_addr1_carry__5/O[1]
                         net (fo=1, routed)           0.347    13.901    cpu0/id0/jmp_addr1[25]
    SLICE_X47Y58         LUT4 (Prop_lut4_I0_O)        0.306    14.207 r  cpu0/id0/ex_jmp_addr[25]_i_1/O
                         net (fo=1, routed)           0.000    14.207    cpu0/id_ex0/ex_jmp_addr_reg[31]_0[24]
    SLICE_X47Y58         FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        1.437    14.778    cpu0/id_ex0/EXCLK_IBUF_BUFG
    SLICE_X47Y58         FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[25]/C
                         clock pessimism              0.258    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X47Y58         FDRE (Setup_fdre_C_D)        0.029    15.030    cpu0/id_ex0/ex_jmp_addr_reg[25]
  -------------------------------------------------------------------
                         required time                         15.030    
                         arrival time                         -14.207    
  -------------------------------------------------------------------
                         slack                                  0.823    

Slack (MET) :             0.883ns  (required time - arrival time)
  Source:                 cpu0/if_id0/id_inst_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.073ns  (logic 3.216ns (35.444%)  route 5.857ns (64.556%))
  Logic Levels:           14  (CARRY4=7 LUT2=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        1.554     5.075    cpu0/if_id0/EXCLK_IBUF_BUFG
    SLICE_X41Y54         FDRE                                         r  cpu0/if_id0/id_inst_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  cpu0/if_id0/id_inst_reg[17]/Q
                         net (fo=5, routed)           0.942     6.473    cpu0/if_id0/id_inst_reg[31]_0[2]
    SLICE_X49Y61         LUT2 (Prop_lut2_I1_O)        0.119     6.592 r  cpu0/if_id0/ex_reg1[29]_i_21/O
                         net (fo=131, routed)         1.418     8.010    cpu0/id_ex0/jmp_addr1_carry__2_i_10_1
    SLICE_X40Y57         LUT5 (Prop_lut5_I1_O)        0.332     8.342 f  cpu0/id_ex0/jmp_addr1_carry__2_i_16/O
                         net (fo=1, routed)           0.596     8.938    cpu0/id_ex0/jmp_addr1_carry__2_i_16_n_0
    SLICE_X40Y57         LUT6 (Prop_lut6_I1_O)        0.124     9.062 f  cpu0/id_ex0/jmp_addr1_carry__2_i_10/O
                         net (fo=41, routed)          0.706     9.768    cpu0/if_id0/reg118_out
    SLICE_X41Y57         LUT4 (Prop_lut4_I2_O)        0.152     9.920 r  cpu0/if_id0/jmp_addr1_carry__2_i_9/O
                         net (fo=32, routed)          1.192    11.112    cpu0/ex_mem0/jmp_addr1_carry__1_i_1
    SLICE_X47Y50         LUT5 (Prop_lut5_I0_O)        0.326    11.438 r  cpu0/ex_mem0/jmp_addr1_carry_i_6/O
                         net (fo=1, routed)           0.708    12.146    cpu0/if_id0/jmp_addr1_carry_2
    SLICE_X46Y52         LUT6 (Prop_lut6_I2_O)        0.124    12.270 r  cpu0/if_id0/jmp_addr1_carry_i_1/O
                         net (fo=1, routed)           0.000    12.270    cpu0/id0/ex_jmp_addr_reg[3][3]
    SLICE_X46Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.646 r  cpu0/id0/jmp_addr1_carry/CO[3]
                         net (fo=1, routed)           0.000    12.646    cpu0/id0/jmp_addr1_carry_n_0
    SLICE_X46Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.763 r  cpu0/id0/jmp_addr1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.763    cpu0/id0/jmp_addr1_carry__0_n_0
    SLICE_X46Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.880 r  cpu0/id0/jmp_addr1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.880    cpu0/id0/jmp_addr1_carry__1_n_0
    SLICE_X46Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.997 r  cpu0/id0/jmp_addr1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.997    cpu0/id0/jmp_addr1_carry__2_n_0
    SLICE_X46Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.114 r  cpu0/id0/jmp_addr1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.114    cpu0/id0/jmp_addr1_carry__3_n_0
    SLICE_X46Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.231 r  cpu0/id0/jmp_addr1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.231    cpu0/id0/jmp_addr1_carry__4_n_0
    SLICE_X46Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.546 r  cpu0/id0/jmp_addr1_carry__5/O[3]
                         net (fo=1, routed)           0.295    13.841    cpu0/id0/jmp_addr1[27]
    SLICE_X44Y58         LUT4 (Prop_lut4_I0_O)        0.307    14.148 r  cpu0/id0/ex_jmp_addr[27]_i_1/O
                         net (fo=1, routed)           0.000    14.148    cpu0/id_ex0/ex_jmp_addr_reg[31]_0[26]
    SLICE_X44Y58         FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        1.437    14.778    cpu0/id_ex0/EXCLK_IBUF_BUFG
    SLICE_X44Y58         FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[27]/C
                         clock pessimism              0.258    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X44Y58         FDRE (Setup_fdre_C_D)        0.031    15.032    cpu0/id_ex0/ex_jmp_addr_reg[27]
  -------------------------------------------------------------------
                         required time                         15.032    
                         arrival time                         -14.148    
  -------------------------------------------------------------------
                         slack                                  0.883    

Slack (MET) :             0.905ns  (required time - arrival time)
  Source:                 cpu0/if_id0/id_inst_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.097ns  (logic 3.225ns (35.452%)  route 5.872ns (64.548%))
  Logic Levels:           15  (CARRY4=8 LUT2=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        1.554     5.075    cpu0/if_id0/EXCLK_IBUF_BUFG
    SLICE_X41Y54         FDRE                                         r  cpu0/if_id0/id_inst_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  cpu0/if_id0/id_inst_reg[17]/Q
                         net (fo=5, routed)           0.942     6.473    cpu0/if_id0/id_inst_reg[31]_0[2]
    SLICE_X49Y61         LUT2 (Prop_lut2_I1_O)        0.119     6.592 r  cpu0/if_id0/ex_reg1[29]_i_21/O
                         net (fo=131, routed)         1.418     8.010    cpu0/id_ex0/jmp_addr1_carry__2_i_10_1
    SLICE_X40Y57         LUT5 (Prop_lut5_I1_O)        0.332     8.342 f  cpu0/id_ex0/jmp_addr1_carry__2_i_16/O
                         net (fo=1, routed)           0.596     8.938    cpu0/id_ex0/jmp_addr1_carry__2_i_16_n_0
    SLICE_X40Y57         LUT6 (Prop_lut6_I1_O)        0.124     9.062 f  cpu0/id_ex0/jmp_addr1_carry__2_i_10/O
                         net (fo=41, routed)          0.706     9.768    cpu0/if_id0/reg118_out
    SLICE_X41Y57         LUT4 (Prop_lut4_I2_O)        0.152     9.920 r  cpu0/if_id0/jmp_addr1_carry__2_i_9/O
                         net (fo=32, routed)          1.192    11.112    cpu0/ex_mem0/jmp_addr1_carry__1_i_1
    SLICE_X47Y50         LUT5 (Prop_lut5_I0_O)        0.326    11.438 r  cpu0/ex_mem0/jmp_addr1_carry_i_6/O
                         net (fo=1, routed)           0.708    12.146    cpu0/if_id0/jmp_addr1_carry_2
    SLICE_X46Y52         LUT6 (Prop_lut6_I2_O)        0.124    12.270 r  cpu0/if_id0/jmp_addr1_carry_i_1/O
                         net (fo=1, routed)           0.000    12.270    cpu0/id0/ex_jmp_addr_reg[3][3]
    SLICE_X46Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.646 r  cpu0/id0/jmp_addr1_carry/CO[3]
                         net (fo=1, routed)           0.000    12.646    cpu0/id0/jmp_addr1_carry_n_0
    SLICE_X46Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.763 r  cpu0/id0/jmp_addr1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.763    cpu0/id0/jmp_addr1_carry__0_n_0
    SLICE_X46Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.880 r  cpu0/id0/jmp_addr1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.880    cpu0/id0/jmp_addr1_carry__1_n_0
    SLICE_X46Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.997 r  cpu0/id0/jmp_addr1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.997    cpu0/id0/jmp_addr1_carry__2_n_0
    SLICE_X46Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.114 r  cpu0/id0/jmp_addr1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.114    cpu0/id0/jmp_addr1_carry__3_n_0
    SLICE_X46Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.231 r  cpu0/id0/jmp_addr1_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.231    cpu0/id0/jmp_addr1_carry__4_n_0
    SLICE_X46Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.348 r  cpu0/id0/jmp_addr1_carry__5/CO[3]
                         net (fo=1, routed)           0.000    13.348    cpu0/id0/jmp_addr1_carry__5_n_0
    SLICE_X46Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.567 r  cpu0/id0/jmp_addr1_carry__6/O[0]
                         net (fo=1, routed)           0.310    13.877    cpu0/id0/jmp_addr1[28]
    SLICE_X46Y60         LUT4 (Prop_lut4_I0_O)        0.295    14.172 r  cpu0/id0/ex_jmp_addr[28]_i_1/O
                         net (fo=1, routed)           0.000    14.172    cpu0/id_ex0/ex_jmp_addr_reg[31]_0[27]
    SLICE_X46Y60         FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        1.436    14.777    cpu0/id_ex0/EXCLK_IBUF_BUFG
    SLICE_X46Y60         FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[28]/C
                         clock pessimism              0.258    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X46Y60         FDRE (Setup_fdre_C_D)        0.077    15.077    cpu0/id_ex0/ex_jmp_addr_reg[28]
  -------------------------------------------------------------------
                         required time                         15.077    
                         arrival time                         -14.172    
  -------------------------------------------------------------------
                         slack                                  0.905    

Slack (MET) :             0.922ns  (required time - arrival time)
  Source:                 cpu0/if_id0/id_inst_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/id_ex0/ex_jmp_addr_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.033ns  (logic 2.991ns (33.112%)  route 6.042ns (66.888%))
  Logic Levels:           13  (CARRY4=6 LUT2=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        1.554     5.075    cpu0/if_id0/EXCLK_IBUF_BUFG
    SLICE_X41Y54         FDRE                                         r  cpu0/if_id0/id_inst_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y54         FDRE (Prop_fdre_C_Q)         0.456     5.531 f  cpu0/if_id0/id_inst_reg[17]/Q
                         net (fo=5, routed)           0.942     6.473    cpu0/if_id0/id_inst_reg[31]_0[2]
    SLICE_X49Y61         LUT2 (Prop_lut2_I1_O)        0.119     6.592 r  cpu0/if_id0/ex_reg1[29]_i_21/O
                         net (fo=131, routed)         1.418     8.010    cpu0/id_ex0/jmp_addr1_carry__2_i_10_1
    SLICE_X40Y57         LUT5 (Prop_lut5_I1_O)        0.332     8.342 f  cpu0/id_ex0/jmp_addr1_carry__2_i_16/O
                         net (fo=1, routed)           0.596     8.938    cpu0/id_ex0/jmp_addr1_carry__2_i_16_n_0
    SLICE_X40Y57         LUT6 (Prop_lut6_I1_O)        0.124     9.062 f  cpu0/id_ex0/jmp_addr1_carry__2_i_10/O
                         net (fo=41, routed)          0.706     9.768    cpu0/if_id0/reg118_out
    SLICE_X41Y57         LUT4 (Prop_lut4_I2_O)        0.152     9.920 r  cpu0/if_id0/jmp_addr1_carry__2_i_9/O
                         net (fo=32, routed)          1.192    11.112    cpu0/ex_mem0/jmp_addr1_carry__1_i_1
    SLICE_X47Y50         LUT5 (Prop_lut5_I0_O)        0.326    11.438 r  cpu0/ex_mem0/jmp_addr1_carry_i_6/O
                         net (fo=1, routed)           0.708    12.146    cpu0/if_id0/jmp_addr1_carry_2
    SLICE_X46Y52         LUT6 (Prop_lut6_I2_O)        0.124    12.270 r  cpu0/if_id0/jmp_addr1_carry_i_1/O
                         net (fo=1, routed)           0.000    12.270    cpu0/id0/ex_jmp_addr_reg[3][3]
    SLICE_X46Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    12.646 r  cpu0/id0/jmp_addr1_carry/CO[3]
                         net (fo=1, routed)           0.000    12.646    cpu0/id0/jmp_addr1_carry_n_0
    SLICE_X46Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.763 r  cpu0/id0/jmp_addr1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.763    cpu0/id0/jmp_addr1_carry__0_n_0
    SLICE_X46Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.880 r  cpu0/id0/jmp_addr1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    12.880    cpu0/id0/jmp_addr1_carry__1_n_0
    SLICE_X46Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.997 r  cpu0/id0/jmp_addr1_carry__2/CO[3]
                         net (fo=1, routed)           0.000    12.997    cpu0/id0/jmp_addr1_carry__2_n_0
    SLICE_X46Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.114 r  cpu0/id0/jmp_addr1_carry__3/CO[3]
                         net (fo=1, routed)           0.000    13.114    cpu0/id0/jmp_addr1_carry__3_n_0
    SLICE_X46Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.333 r  cpu0/id0/jmp_addr1_carry__4/O[0]
                         net (fo=1, routed)           0.480    13.813    cpu0/id0/jmp_addr1[20]
    SLICE_X45Y57         LUT4 (Prop_lut4_I0_O)        0.295    14.108 r  cpu0/id0/ex_jmp_addr[20]_i_1/O
                         net (fo=1, routed)           0.000    14.108    cpu0/id_ex0/ex_jmp_addr_reg[31]_0[19]
    SLICE_X45Y57         FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        1.437    14.778    cpu0/id_ex0/EXCLK_IBUF_BUFG
    SLICE_X45Y57         FDRE                                         r  cpu0/id_ex0/ex_jmp_addr_reg[20]/C
                         clock pessimism              0.258    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X45Y57         FDRE (Setup_fdre_C_D)        0.029    15.030    cpu0/id_ex0/ex_jmp_addr_reg[20]
  -------------------------------------------------------------------
                         required time                         15.030    
                         arrival time                         -14.108    
  -------------------------------------------------------------------
                         slack                                  0.922    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_320_383_3_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.708%)  route 0.254ns (64.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        0.559     1.442    hci0/uart_blk/uart_tx_fifo/clk
    SLICE_X31Y34         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y34         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.254     1.837    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_320_383_3_5/ADDRD0
    SLICE_X30Y34         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_320_383_3_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        0.826     1.953    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_320_383_3_5/WCLK
    SLICE_X30Y34         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_320_383_3_5/RAMA/CLK
                         clock pessimism             -0.498     1.455    
    SLICE_X30Y34         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.765    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_320_383_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_320_383_3_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.708%)  route 0.254ns (64.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        0.559     1.442    hci0/uart_blk/uart_tx_fifo/clk
    SLICE_X31Y34         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y34         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.254     1.837    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_320_383_3_5/ADDRD0
    SLICE_X30Y34         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_320_383_3_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        0.826     1.953    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_320_383_3_5/WCLK
    SLICE_X30Y34         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_320_383_3_5/RAMB/CLK
                         clock pessimism             -0.498     1.455    
    SLICE_X30Y34         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.765    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_320_383_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_320_383_3_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.708%)  route 0.254ns (64.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        0.559     1.442    hci0/uart_blk/uart_tx_fifo/clk
    SLICE_X31Y34         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y34         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.254     1.837    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_320_383_3_5/ADDRD0
    SLICE_X30Y34         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_320_383_3_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        0.826     1.953    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_320_383_3_5/WCLK
    SLICE_X30Y34         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_320_383_3_5/RAMC/CLK
                         clock pessimism             -0.498     1.455    
    SLICE_X30Y34         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.765    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_320_383_3_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_320_383_3_5/RAMD/WADR0
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.708%)  route 0.254ns (64.292%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        0.559     1.442    hci0/uart_blk/uart_tx_fifo/clk
    SLICE_X31Y34         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y34         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[0]/Q
                         net (fo=266, routed)         0.254     1.837    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_320_383_3_5/ADDRD0
    SLICE_X30Y34         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_320_383_3_5/RAMD/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        0.826     1.953    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_320_383_3_5/WCLK
    SLICE_X30Y34         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_320_383_3_5/RAMD/CLK
                         clock pessimism             -0.498     1.455    
    SLICE_X30Y34         RAMD64E (Hold_ramd64e_CLK_WADR0)
                                                      0.310     1.765    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_320_383_3_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.765    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_3_5/RAMA/WADR3
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.096%)  route 0.194ns (57.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        0.559     1.442    hci0/uart_blk/uart_tx_fifo/clk
    SLICE_X31Y35         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y35         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.194     1.777    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_3_5/ADDRD3
    SLICE_X30Y35         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_3_5/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        0.827     1.954    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_3_5/WCLK
    SLICE_X30Y35         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_3_5/RAMA/CLK
                         clock pessimism             -0.499     1.455    
    SLICE_X30Y35         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.695    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.695    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_3_5/RAMB/WADR3
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.096%)  route 0.194ns (57.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        0.559     1.442    hci0/uart_blk/uart_tx_fifo/clk
    SLICE_X31Y35         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y35         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.194     1.777    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_3_5/ADDRD3
    SLICE_X30Y35         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_3_5/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        0.827     1.954    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_3_5/WCLK
    SLICE_X30Y35         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_3_5/RAMB/CLK
                         clock pessimism             -0.499     1.455    
    SLICE_X30Y35         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.695    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.695    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_3_5/RAMC/WADR3
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.096%)  route 0.194ns (57.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        0.559     1.442    hci0/uart_blk/uart_tx_fifo/clk
    SLICE_X31Y35         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y35         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.194     1.777    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_3_5/ADDRD3
    SLICE_X30Y35         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_3_5/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        0.827     1.954    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_3_5/WCLK
    SLICE_X30Y35         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_3_5/RAMC/CLK
                         clock pessimism             -0.499     1.455    
    SLICE_X30Y35         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.695    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_3_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.695    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_3_5/RAMD/WADR3
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.096%)  route 0.194ns (57.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        0.559     1.442    hci0/uart_blk/uart_tx_fifo/clk
    SLICE_X31Y35         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y35         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[3]/Q
                         net (fo=263, routed)         0.194     1.777    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_3_5/ADDRD3
    SLICE_X30Y35         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_3_5/RAMD/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        0.827     1.954    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_3_5/WCLK
    SLICE_X30Y35         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_3_5/RAMD/CLK
                         clock pessimism             -0.499     1.455    
    SLICE_X30Y35         RAMD64E (Hold_ramd64e_CLK_WADR3)
                                                      0.240     1.695    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_3_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.695    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_3_5/RAMA/WADR4
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.778%)  route 0.154ns (52.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        0.559     1.442    hci0/uart_blk/uart_tx_fifo/clk
    SLICE_X31Y35         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y35         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[4]/Q
                         net (fo=262, routed)         0.154     1.737    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_3_5/ADDRD4
    SLICE_X30Y35         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_3_5/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        0.827     1.954    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_3_5/WCLK
    SLICE_X30Y35         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_3_5/RAMA/CLK
                         clock pessimism             -0.499     1.455    
    SLICE_X30Y35         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.655    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_3_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_3_5/RAMB/WADR4
                            (rising edge-triggered cell RAMD64E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.141ns (47.778%)  route 0.154ns (52.222%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        0.559     1.442    hci0/uart_blk/uart_tx_fifo/clk
    SLICE_X31Y35         FDRE                                         r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y35         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  hci0/uart_blk/uart_tx_fifo/q_wr_ptr_reg[4]/Q
                         net (fo=262, routed)         0.154     1.737    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_3_5/ADDRD4
    SLICE_X30Y35         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_3_5/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        0.827     1.954    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_3_5/WCLK
    SLICE_X30Y35         RAMD64E                                      r  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_3_5/RAMB/CLK
                         clock pessimism             -0.499     1.455    
    SLICE_X30Y35         RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     1.655    hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_3_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.082    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { EXCLK }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y2   ram0/ram_bram/ram_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y8   ram0/ram_bram/ram_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y3   ram0/ram_bram/ram_reg_1_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y9   ram0/ram_bram/ram_reg_1_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y2   ram0/ram_bram/ram_reg_2_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y6   ram0/ram_bram/ram_reg_2_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y3   ram0/ram_bram/ram_reg_3_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y7   ram0/ram_bram/ram_reg_3_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y5   ram0/ram_bram/ram_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y8   ram0/ram_bram/ram_reg_1_0/CLKARDCLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y44  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_832_895_6_6/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y44  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_832_895_7_7/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X30Y44  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_832_895_7_7/SP/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y49  cpu0/mem_ctrl0/cache0/entry_reg_0_255_30_30/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y49  cpu0/mem_ctrl0/cache0/entry_reg_0_255_30_30/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y49  cpu0/mem_ctrl0/cache0/entry_reg_0_255_30_30/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y49  cpu0/mem_ctrl0/cache0/entry_reg_0_255_30_30/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y44  cpu0/mem_ctrl0/cache0/entry_reg_0_255_31_31/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y44  cpu0/mem_ctrl0/cache0/entry_reg_0_255_31_31/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y44  cpu0/mem_ctrl0/cache0/entry_reg_0_255_31_31/RAMS64E_C/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y36  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y36  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y36  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X38Y36  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y39  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_960_1023_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y39  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_960_1023_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y39  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_960_1023_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         5.000       3.750      SLICE_X34Y39  hci0/uart_blk/uart_tx_fifo/q_data_array_reg_960_1023_0_2/RAMD/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y47  cpu0/mem_ctrl0/cache0/entry_reg_0_255_7_7/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         5.000       3.750      SLICE_X46Y47  cpu0/mem_ctrl0/cache0/entry_reg_0_255_7_7/RAMS64E_B/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.013ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.969ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.013ns  (required time - arrival time)
  Source:                 rst_reg_replica_4/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_tx_reg/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.485ns  (logic 0.518ns (11.551%)  route 3.967ns (88.449%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        1.553     5.074    EXCLK_IBUF_BUFG
    SLICE_X38Y54         FDPE                                         r  rst_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDPE (Prop_fdpe_C_Q)         0.518     5.592 f  rst_reg_replica_4/Q
                         net (fo=208, routed)         3.967     9.558    hci0/uart_blk/uart_tx_blk/rst_repN_4_alias
    SLICE_X28Y39         FDPE                                         f  hci0/uart_blk/uart_tx_blk/q_tx_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        1.445    14.786    hci0/uart_blk/uart_tx_blk/clk
    SLICE_X28Y39         FDPE                                         r  hci0/uart_blk/uart_tx_blk/q_tx_reg/C
                         clock pessimism              0.180    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X28Y39         FDPE (Recov_fdpe_C_PRE)     -0.359    14.572    hci0/uart_blk/uart_tx_blk/q_tx_reg
  -------------------------------------------------------------------
                         required time                         14.572    
                         arrival time                          -9.558    
  -------------------------------------------------------------------
                         slack                                  5.013    

Slack (MET) :             5.083ns  (required time - arrival time)
  Source:                 rst_reg_replica_4/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.356ns  (logic 0.518ns (11.892%)  route 3.838ns (88.108%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        1.553     5.074    EXCLK_IBUF_BUFG
    SLICE_X38Y54         FDPE                                         r  rst_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDPE (Prop_fdpe_C_Q)         0.518     5.592 f  rst_reg_replica_4/Q
                         net (fo=208, routed)         3.838     9.430    hci0/uart_blk/uart_tx_blk/rst_repN_4_alias
    SLICE_X29Y26         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        1.432    14.773    hci0/uart_blk/uart_tx_blk/clk
    SLICE_X29Y26         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]/C
                         clock pessimism              0.180    14.953    
                         clock uncertainty           -0.035    14.918    
    SLICE_X29Y26         FDCE (Recov_fdce_C_CLR)     -0.405    14.513    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.513    
                         arrival time                          -9.430    
  -------------------------------------------------------------------
                         slack                                  5.083    

Slack (MET) :             5.083ns  (required time - arrival time)
  Source:                 rst_reg_replica_4/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.356ns  (logic 0.518ns (11.892%)  route 3.838ns (88.108%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        1.553     5.074    EXCLK_IBUF_BUFG
    SLICE_X38Y54         FDPE                                         r  rst_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDPE (Prop_fdpe_C_Q)         0.518     5.592 f  rst_reg_replica_4/Q
                         net (fo=208, routed)         3.838     9.430    hci0/uart_blk/uart_tx_blk/rst_repN_4_alias
    SLICE_X29Y26         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        1.432    14.773    hci0/uart_blk/uart_tx_blk/clk
    SLICE_X29Y26         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]/C
                         clock pessimism              0.180    14.953    
                         clock uncertainty           -0.035    14.918    
    SLICE_X29Y26         FDCE (Recov_fdce_C_CLR)     -0.405    14.513    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.513    
                         arrival time                          -9.430    
  -------------------------------------------------------------------
                         slack                                  5.083    

Slack (MET) :             5.083ns  (required time - arrival time)
  Source:                 rst_reg_replica_4/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.356ns  (logic 0.518ns (11.892%)  route 3.838ns (88.108%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        1.553     5.074    EXCLK_IBUF_BUFG
    SLICE_X38Y54         FDPE                                         r  rst_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDPE (Prop_fdpe_C_Q)         0.518     5.592 f  rst_reg_replica_4/Q
                         net (fo=208, routed)         3.838     9.430    hci0/uart_blk/uart_tx_blk/rst_repN_4_alias
    SLICE_X29Y26         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        1.432    14.773    hci0/uart_blk/uart_tx_blk/clk
    SLICE_X29Y26         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[2]/C
                         clock pessimism              0.180    14.953    
                         clock uncertainty           -0.035    14.918    
    SLICE_X29Y26         FDCE (Recov_fdce_C_CLR)     -0.405    14.513    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         14.513    
                         arrival time                          -9.430    
  -------------------------------------------------------------------
                         slack                                  5.083    

Slack (MET) :             5.083ns  (required time - arrival time)
  Source:                 rst_reg_replica_4/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.356ns  (logic 0.518ns (11.892%)  route 3.838ns (88.108%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        1.553     5.074    EXCLK_IBUF_BUFG
    SLICE_X38Y54         FDPE                                         r  rst_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDPE (Prop_fdpe_C_Q)         0.518     5.592 f  rst_reg_replica_4/Q
                         net (fo=208, routed)         3.838     9.430    hci0/uart_blk/uart_tx_blk/rst_repN_4_alias
    SLICE_X29Y26         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        1.432    14.773    hci0/uart_blk/uart_tx_blk/clk
    SLICE_X29Y26         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[3]/C
                         clock pessimism              0.180    14.953    
                         clock uncertainty           -0.035    14.918    
    SLICE_X29Y26         FDCE (Recov_fdce_C_CLR)     -0.405    14.513    hci0/uart_blk/uart_tx_blk/q_baud_clk_tick_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         14.513    
                         arrival time                          -9.430    
  -------------------------------------------------------------------
                         slack                                  5.083    

Slack (MET) :             5.125ns  (required time - arrival time)
  Source:                 rst_reg_replica_4/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_rx_blk/q_rx_reg/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.360ns  (logic 0.518ns (11.880%)  route 3.842ns (88.120%))
  Logic Levels:           0  
  Clock Path Skew:        -0.121ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        1.553     5.074    EXCLK_IBUF_BUFG
    SLICE_X38Y54         FDPE                                         r  rst_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDPE (Prop_fdpe_C_Q)         0.518     5.592 f  rst_reg_replica_4/Q
                         net (fo=208, routed)         3.842     9.434    hci0/uart_blk/uart_rx_blk/rst_repN_4_alias
    SLICE_X28Y26         FDPE                                         f  hci0/uart_blk/uart_rx_blk/q_rx_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        1.432    14.773    hci0/uart_blk/uart_rx_blk/clk
    SLICE_X28Y26         FDPE                                         r  hci0/uart_blk/uart_rx_blk/q_rx_reg/C
                         clock pessimism              0.180    14.953    
                         clock uncertainty           -0.035    14.918    
    SLICE_X28Y26         FDPE (Recov_fdpe_C_PRE)     -0.359    14.559    hci0/uart_blk/uart_rx_blk/q_rx_reg
  -------------------------------------------------------------------
                         required time                         14.559    
                         arrival time                          -9.434    
  -------------------------------------------------------------------
                         slack                                  5.125    

Slack (MET) :             5.147ns  (required time - arrival time)
  Source:                 rst_reg_replica_4/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.299ns  (logic 0.518ns (12.048%)  route 3.781ns (87.952%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        1.553     5.074    EXCLK_IBUF_BUFG
    SLICE_X38Y54         FDPE                                         r  rst_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDPE (Prop_fdpe_C_Q)         0.518     5.592 f  rst_reg_replica_4/Q
                         net (fo=208, routed)         3.781     9.373    hci0/uart_blk/uart_tx_blk/rst_repN_4_alias
    SLICE_X28Y32         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        1.439    14.780    hci0/uart_blk/uart_tx_blk/clk
    SLICE_X28Y32         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[0]/C
                         clock pessimism              0.180    14.960    
                         clock uncertainty           -0.035    14.925    
    SLICE_X28Y32         FDCE (Recov_fdce_C_CLR)     -0.405    14.520    hci0/uart_blk/uart_tx_blk/q_data_reg[0]
  -------------------------------------------------------------------
                         required time                         14.520    
                         arrival time                          -9.373    
  -------------------------------------------------------------------
                         slack                                  5.147    

Slack (MET) :             5.147ns  (required time - arrival time)
  Source:                 rst_reg_replica_4/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.299ns  (logic 0.518ns (12.048%)  route 3.781ns (87.952%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        1.553     5.074    EXCLK_IBUF_BUFG
    SLICE_X38Y54         FDPE                                         r  rst_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDPE (Prop_fdpe_C_Q)         0.518     5.592 f  rst_reg_replica_4/Q
                         net (fo=208, routed)         3.781     9.373    hci0/uart_blk/uart_tx_blk/rst_repN_4_alias
    SLICE_X28Y32         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        1.439    14.780    hci0/uart_blk/uart_tx_blk/clk
    SLICE_X28Y32         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[1]/C
                         clock pessimism              0.180    14.960    
                         clock uncertainty           -0.035    14.925    
    SLICE_X28Y32         FDCE (Recov_fdce_C_CLR)     -0.405    14.520    hci0/uart_blk/uart_tx_blk/q_data_reg[1]
  -------------------------------------------------------------------
                         required time                         14.520    
                         arrival time                          -9.373    
  -------------------------------------------------------------------
                         slack                                  5.147    

Slack (MET) :             5.147ns  (required time - arrival time)
  Source:                 rst_reg_replica_4/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.299ns  (logic 0.518ns (12.048%)  route 3.781ns (87.952%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        1.553     5.074    EXCLK_IBUF_BUFG
    SLICE_X38Y54         FDPE                                         r  rst_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDPE (Prop_fdpe_C_Q)         0.518     5.592 f  rst_reg_replica_4/Q
                         net (fo=208, routed)         3.781     9.373    hci0/uart_blk/uart_tx_blk/rst_repN_4_alias
    SLICE_X28Y32         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        1.439    14.780    hci0/uart_blk/uart_tx_blk/clk
    SLICE_X28Y32         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[4]/C
                         clock pessimism              0.180    14.960    
                         clock uncertainty           -0.035    14.925    
    SLICE_X28Y32         FDCE (Recov_fdce_C_CLR)     -0.405    14.520    hci0/uart_blk/uart_tx_blk/q_data_reg[4]
  -------------------------------------------------------------------
                         required time                         14.520    
                         arrival time                          -9.373    
  -------------------------------------------------------------------
                         slack                                  5.147    

Slack (MET) :             5.147ns  (required time - arrival time)
  Source:                 rst_reg_replica_4/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.299ns  (logic 0.518ns (12.048%)  route 3.781ns (87.952%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        1.553     5.074    EXCLK_IBUF_BUFG
    SLICE_X38Y54         FDPE                                         r  rst_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDPE (Prop_fdpe_C_Q)         0.518     5.592 f  rst_reg_replica_4/Q
                         net (fo=208, routed)         3.781     9.373    hci0/uart_blk/uart_tx_blk/rst_repN_4_alias
    SLICE_X28Y32         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  EXCLK (IN)
                         net (fo=0)                   0.000    10.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        1.439    14.780    hci0/uart_blk/uart_tx_blk/clk
    SLICE_X28Y32         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_reg[5]/C
                         clock pessimism              0.180    14.960    
                         clock uncertainty           -0.035    14.925    
    SLICE_X28Y32         FDCE (Recov_fdce_C_CLR)     -0.405    14.520    hci0/uart_blk/uart_tx_blk/q_data_reg[5]
  -------------------------------------------------------------------
                         required time                         14.520    
                         arrival time                          -9.373    
  -------------------------------------------------------------------
                         slack                                  5.147    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.969ns  (arrival time - required time)
  Source:                 rst_reg_replica_4/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/q_rx_parity_err_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.141ns  (logic 0.164ns (14.370%)  route 0.977ns (85.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        0.561     1.444    EXCLK_IBUF_BUFG
    SLICE_X38Y54         FDPE                                         r  rst_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDPE (Prop_fdpe_C_Q)         0.164     1.608 f  rst_reg_replica_4/Q
                         net (fo=208, routed)         0.977     2.586    hci0/uart_blk/rst_repN_4_alias
    SLICE_X35Y34         FDCE                                         f  hci0/uart_blk/q_rx_parity_err_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        0.825     1.952    hci0/uart_blk/clk
    SLICE_X35Y34         FDCE                                         r  hci0/uart_blk/q_rx_parity_err_reg/C
                         clock pessimism             -0.244     1.708    
    SLICE_X35Y34         FDCE (Remov_fdce_C_CLR)     -0.092     1.616    hci0/uart_blk/q_rx_parity_err_reg
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           2.586    
  -------------------------------------------------------------------
                         slack                                  0.969    

Slack (MET) :             1.318ns  (arrival time - required time)
  Source:                 rst_reg_replica_4/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.487ns  (logic 0.164ns (11.031%)  route 1.323ns (88.969%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        0.561     1.444    EXCLK_IBUF_BUFG
    SLICE_X38Y54         FDPE                                         r  rst_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDPE (Prop_fdpe_C_Q)         0.164     1.608 f  rst_reg_replica_4/Q
                         net (fo=208, routed)         1.323     2.931    hci0/uart_blk/uart_tx_blk/rst_repN_4_alias
    SLICE_X29Y29         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        0.822     1.949    hci0/uart_blk/uart_tx_blk/clk
    SLICE_X29Y29         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]/C
                         clock pessimism             -0.244     1.705    
    SLICE_X29Y29         FDCE (Remov_fdce_C_CLR)     -0.092     1.613    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           2.931    
  -------------------------------------------------------------------
                         slack                                  1.318    

Slack (MET) :             1.318ns  (arrival time - required time)
  Source:                 rst_reg_replica_4/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.487ns  (logic 0.164ns (11.031%)  route 1.323ns (88.969%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        0.561     1.444    EXCLK_IBUF_BUFG
    SLICE_X38Y54         FDPE                                         r  rst_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDPE (Prop_fdpe_C_Q)         0.164     1.608 f  rst_reg_replica_4/Q
                         net (fo=208, routed)         1.323     2.931    hci0/uart_blk/uart_tx_blk/rst_repN_4_alias
    SLICE_X29Y29         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        0.822     1.949    hci0/uart_blk/uart_tx_blk/clk
    SLICE_X29Y29         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]/C
                         clock pessimism             -0.244     1.705    
    SLICE_X29Y29         FDCE (Remov_fdce_C_CLR)     -0.092     1.613    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           2.931    
  -------------------------------------------------------------------
                         slack                                  1.318    

Slack (MET) :             1.318ns  (arrival time - required time)
  Source:                 rst_reg_replica_4/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.487ns  (logic 0.164ns (11.031%)  route 1.323ns (88.969%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        0.561     1.444    EXCLK_IBUF_BUFG
    SLICE_X38Y54         FDPE                                         r  rst_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDPE (Prop_fdpe_C_Q)         0.164     1.608 f  rst_reg_replica_4/Q
                         net (fo=208, routed)         1.323     2.931    hci0/uart_blk/uart_tx_blk/rst_repN_4_alias
    SLICE_X29Y29         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        0.822     1.949    hci0/uart_blk/uart_tx_blk/clk
    SLICE_X29Y29         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]/C
                         clock pessimism             -0.244     1.705    
    SLICE_X29Y29         FDCE (Remov_fdce_C_CLR)     -0.092     1.613    hci0/uart_blk/uart_tx_blk/q_data_bit_idx_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           2.931    
  -------------------------------------------------------------------
                         slack                                  1.318    

Slack (MET) :             1.318ns  (arrival time - required time)
  Source:                 rst_reg_replica_4/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_parity_bit_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.487ns  (logic 0.164ns (11.031%)  route 1.323ns (88.969%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        0.561     1.444    EXCLK_IBUF_BUFG
    SLICE_X38Y54         FDPE                                         r  rst_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDPE (Prop_fdpe_C_Q)         0.164     1.608 f  rst_reg_replica_4/Q
                         net (fo=208, routed)         1.323     2.931    hci0/uart_blk/uart_tx_blk/rst_repN_4_alias
    SLICE_X29Y29         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_parity_bit_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        0.822     1.949    hci0/uart_blk/uart_tx_blk/clk
    SLICE_X29Y29         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_parity_bit_reg/C
                         clock pessimism             -0.244     1.705    
    SLICE_X29Y29         FDCE (Remov_fdce_C_CLR)     -0.092     1.613    hci0/uart_blk/uart_tx_blk/q_parity_bit_reg
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           2.931    
  -------------------------------------------------------------------
                         slack                                  1.318    

Slack (MET) :             1.322ns  (arrival time - required time)
  Source:                 rst_reg_replica_4/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.491ns  (logic 0.164ns (10.998%)  route 1.327ns (89.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        0.561     1.444    EXCLK_IBUF_BUFG
    SLICE_X38Y54         FDPE                                         r  rst_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDPE (Prop_fdpe_C_Q)         0.164     1.608 f  rst_reg_replica_4/Q
                         net (fo=208, routed)         1.327     2.935    hci0/uart_blk/uart_tx_blk/rst_repN_4_alias
    SLICE_X28Y29         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        0.822     1.949    hci0/uart_blk/uart_tx_blk/clk
    SLICE_X28Y29         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[1]/C
                         clock pessimism             -0.244     1.705    
    SLICE_X28Y29         FDCE (Remov_fdce_C_CLR)     -0.092     1.613    hci0/uart_blk/uart_tx_blk/q_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           2.935    
  -------------------------------------------------------------------
                         slack                                  1.322    

Slack (MET) :             1.322ns  (arrival time - required time)
  Source:                 rst_reg_replica_4/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.491ns  (logic 0.164ns (10.998%)  route 1.327ns (89.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        0.561     1.444    EXCLK_IBUF_BUFG
    SLICE_X38Y54         FDPE                                         r  rst_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDPE (Prop_fdpe_C_Q)         0.164     1.608 f  rst_reg_replica_4/Q
                         net (fo=208, routed)         1.327     2.935    hci0/uart_blk/uart_tx_blk/rst_repN_4_alias
    SLICE_X28Y29         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        0.822     1.949    hci0/uart_blk/uart_tx_blk/clk
    SLICE_X28Y29         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[2]/C
                         clock pessimism             -0.244     1.705    
    SLICE_X28Y29         FDCE (Remov_fdce_C_CLR)     -0.092     1.613    hci0/uart_blk/uart_tx_blk/q_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           2.935    
  -------------------------------------------------------------------
                         slack                                  1.322    

Slack (MET) :             1.322ns  (arrival time - required time)
  Source:                 rst_reg_replica_4/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.491ns  (logic 0.164ns (10.998%)  route 1.327ns (89.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        0.561     1.444    EXCLK_IBUF_BUFG
    SLICE_X38Y54         FDPE                                         r  rst_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDPE (Prop_fdpe_C_Q)         0.164     1.608 f  rst_reg_replica_4/Q
                         net (fo=208, routed)         1.327     2.935    hci0/uart_blk/uart_tx_blk/rst_repN_4_alias
    SLICE_X28Y29         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        0.822     1.949    hci0/uart_blk/uart_tx_blk/clk
    SLICE_X28Y29         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[3]/C
                         clock pessimism             -0.244     1.705    
    SLICE_X28Y29         FDCE (Remov_fdce_C_CLR)     -0.092     1.613    hci0/uart_blk/uart_tx_blk/q_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           2.935    
  -------------------------------------------------------------------
                         slack                                  1.322    

Slack (MET) :             1.322ns  (arrival time - required time)
  Source:                 rst_reg_replica_4/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.491ns  (logic 0.164ns (10.998%)  route 1.327ns (89.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        0.561     1.444    EXCLK_IBUF_BUFG
    SLICE_X38Y54         FDPE                                         r  rst_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDPE (Prop_fdpe_C_Q)         0.164     1.608 f  rst_reg_replica_4/Q
                         net (fo=208, routed)         1.327     2.935    hci0/uart_blk/uart_tx_blk/rst_repN_4_alias
    SLICE_X28Y29         FDCE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        0.822     1.949    hci0/uart_blk/uart_tx_blk/clk
    SLICE_X28Y29         FDCE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[4]/C
                         clock pessimism             -0.244     1.705    
    SLICE_X28Y29         FDCE (Remov_fdce_C_CLR)     -0.092     1.613    hci0/uart_blk/uart_tx_blk/q_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           2.935    
  -------------------------------------------------------------------
                         slack                                  1.322    

Slack (MET) :             1.325ns  (arrival time - required time)
  Source:                 rst_reg_replica_4/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hci0/uart_blk/uart_tx_blk/q_state_reg[0]/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.491ns  (logic 0.164ns (10.998%)  route 1.327ns (89.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        0.561     1.444    EXCLK_IBUF_BUFG
    SLICE_X38Y54         FDPE                                         r  rst_reg_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y54         FDPE (Prop_fdpe_C_Q)         0.164     1.608 f  rst_reg_replica_4/Q
                         net (fo=208, routed)         1.327     2.935    hci0/uart_blk/uart_tx_blk/rst_repN_4_alias
    SLICE_X28Y29         FDPE                                         f  hci0/uart_blk/uart_tx_blk/q_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  EXCLK (IN)
                         net (fo=0)                   0.000     0.000    EXCLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  EXCLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    EXCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  EXCLK_IBUF_BUFG_inst/O
                         net (fo=2709, routed)        0.822     1.949    hci0/uart_blk/uart_tx_blk/clk
    SLICE_X28Y29         FDPE                                         r  hci0/uart_blk/uart_tx_blk/q_state_reg[0]/C
                         clock pessimism             -0.244     1.705    
    SLICE_X28Y29         FDPE (Remov_fdpe_C_PRE)     -0.095     1.610    hci0/uart_blk/uart_tx_blk/q_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           2.935    
  -------------------------------------------------------------------
                         slack                                  1.325    





