--------------------------------------------------------------------------------
Release 12.4 Trace  (lin64)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

/home/magnus/Programs/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s
2 -n 3 -fastpaths -xml RPNSystem.twx RPNSystem.ncd -o RPNSystem.twr
RPNSystem.pcf -ucf RPNSystem.ucf

Design file:              RPNSystem.ncd
Physical constraint file: RPNSystem.pcf
Device,package,speed:     xc6slx16,csg324,C,-2 (PRODUCTION 1.15 2010-12-02)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 24 MHz HIGH 
50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 24 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 39.000ns (period - min period limit)
  Period: 41.666ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 39.417ns (period - min period limit)
  Period: 41.666ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: UART_Tx_OBUF/CLK0
  Logical resource: UART_Tx/CK0
  Location pin: OLOGIC_X18Y42.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
No constraints were found to generate data for the Data Sheet Report section.
Use the Advanced Analysis (-a) option or generate global constraints for each
clock, its pad to setup and clock to pad paths, and a pad to pad constraint.

Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 0 paths, 0 nets, and 0 connections

Design statistics:
   Minimum period:   2.666ns{1}   (Maximum frequency: 375.094MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Jan  8 11:37:31 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 286 MB



