// Seed: 2448958189
`timescale 1ps / 1ps
module module_0 (
    output logic id_0,
    input logic id_1,
    output id_2,
    output id_3,
    input logic id_4,
    input id_5
);
  assign id_0 = id_4 ? 1'd0 : 1'b0 < id_5;
  assign id_2 = id_4;
endmodule
