#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Jan 27 21:22:17 2021
# Process ID: 8601
# Current directory: /home/us1/github/MPSoC-SPRAM/synthesis/verilog/ahb3/vivado
# Command line: vivado -nojournal -log system.log -mode batch -source system.tcl
# Log file: /home/us1/github/MPSoC-SPRAM/synthesis/verilog/ahb3/vivado/system.log
# Journal file: 
#-----------------------------------------------------------
source system.tcl
# read_verilog -sv ../../../../rtl/verilog/ahb3/core/mpsoc_ahb3_spram.sv
# read_verilog -sv ../../../../rtl/verilog/ahb3/core/mpsoc_ram_1r1w.sv
# read_verilog -sv ../../../../rtl/verilog/ahb3/core/mpsoc_ram_1r1w_generic.sv
# read_verilog -sv mpsoc_spram_synthesis.sv
# read_xdc system.xdc
# synth_design -part xc7z020-clg484-1 -include_dirs ../../../../rtl/verilog/ahb3/pkg -top mpsoc_spram_synthesis
Command: synth_design -part xc7z020-clg484-1 -include_dirs ../../../../rtl/verilog/ahb3/pkg -top mpsoc_spram_synthesis
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8625
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2292.945 ; gain = 0.000 ; free physical = 7485 ; free virtual = 12963
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'mpsoc_spram_synthesis' [/home/us1/github/MPSoC-SPRAM/synthesis/verilog/ahb3/vivado/mpsoc_spram_synthesis.sv:43]
	Parameter MEM_SIZE bound to: 0 - type: integer 
	Parameter MEM_DEPTH bound to: 256 - type: integer 
	Parameter PLEN bound to: 8 - type: integer 
	Parameter XLEN bound to: 32 - type: integer 
	Parameter TECHNOLOGY bound to: GENERIC - type: string 
	Parameter REGISTERED_OUTPUT bound to: NO - type: string 
INFO: [Synth 8-6157] synthesizing module 'mpsoc_ahb3_spram' [/home/us1/github/MPSoC-SPRAM/rtl/verilog/ahb3/core/mpsoc_ahb3_spram.sv:45]
	Parameter MEM_SIZE bound to: 0 - type: integer 
	Parameter MEM_DEPTH bound to: 256 - type: integer 
	Parameter PLEN bound to: 8 - type: integer 
	Parameter XLEN bound to: 32 - type: integer 
	Parameter TECHNOLOGY bound to: GENERIC - type: string 
	Parameter REGISTERED_OUTPUT bound to: NO - type: string 
	Parameter BE_SIZE bound to: 4 - type: integer 
	Parameter MEM_SIZE_DEPTH bound to: 0 - type: integer 
	Parameter REAL_MEM_DEPTH bound to: 256 - type: integer 
	Parameter MEM_ABITS bound to: 8 - type: integer 
	Parameter MEM_ABITS_LSB bound to: 2 - type: integer 
ERROR: [Synth 8-524] part-select [9:2] out of range of prefix 'waddr' [/home/us1/github/MPSoC-SPRAM/rtl/verilog/ahb3/core/mpsoc_ahb3_spram.sv:165]
ERROR: [Synth 8-6156] failed synthesizing module 'mpsoc_ahb3_spram' [/home/us1/github/MPSoC-SPRAM/rtl/verilog/ahb3/core/mpsoc_ahb3_spram.sv:45]
ERROR: [Synth 8-6156] failed synthesizing module 'mpsoc_spram_synthesis' [/home/us1/github/MPSoC-SPRAM/synthesis/verilog/ahb3/vivado/mpsoc_spram_synthesis.sv:43]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2292.945 ; gain = 0.000 ; free physical = 8274 ; free virtual = 13753
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
8 Infos, 0 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Wed Jan 27 21:22:37 2021...
