// Seed: 2539313350
module module_0 (
    output id_0,
    output id_1
);
  logic id_3 = id_2;
  type_1 id_4 (.id_0(1));
  logic id_5;
  logic id_6 = id_3;
  logic id_7;
  logic id_8;
  assign id_0 = 1 ? id_5 : 1;
endmodule
`define pp_8 0
`timescale 1 ps / 1ps
module module_1 (
    output id_0,
    input id_1,
    input logic id_2,
    output logic id_3,
    input logic id_4,
    output id_5,
    input id_6,
    output logic id_7
);
endmodule
`define pp_9 0
`define pp_10 0
module module_2 (
    input logic id_0,
    input id_1
);
  logic id_8;
  logic id_9;
  logic id_10;
  logic id_11;
  assign id_7 = id_0;
endmodule
