\hypertarget{group___r_c_c___a_h_b___clock___enable___disable}{}\doxysection{RCC AHB Clock Enable Disable}
\label{group___r_c_c___a_h_b___clock___enable___disable}\index{RCC AHB Clock Enable Disable@{RCC AHB Clock Enable Disable}}


Enable or disable the AHB peripheral clock.  


\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b___clock___enable___disable_ga1fde58d775fd2458002df817a68f486e}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b___clock___enable___disable_ga5ad43f3f4d8163d40f7d402ef75d27c5}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b___clock___enable___disable_ga5ebfeb136612f370950f52306d29b6fd}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b___clock___enable___disable_ga84098c3c8735d401024a1fb762e9527f}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOF\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b___clock___enable___disable_ga5222bac3ebfec517c93055ae065303da}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRC\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b___clock___enable___disable_ga49fc2c82ba0753e462ea8eb91c634a98}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA1\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b___clock___enable___disable_ga93ba92ddc3fa1efc4d840a19795b6888}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SRAM\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b___clock___enable___disable_ga17a2870f308b7ccc5aba84d963484bac}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FLITF\+\_\+\+CLK\+\_\+\+ENABLE}}()
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b___clock___enable___disable_ga7083e491e6a1e165d064d199304bd2f0}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+CLK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHBENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8909660b884f126ab1476daac7999619}{RCC\+\_\+\+AHBENR\+\_\+\+GPIOAEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b___clock___enable___disable_ga60be1be419b57dafbbb93df67d68a424}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+CLK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHBENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7995351a5b0545e8cd86a228d97dcec}{RCC\+\_\+\+AHBENR\+\_\+\+GPIOBEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b___clock___enable___disable_ga0fc90c25d35f9b5b5f66961505de1cd4}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+CLK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHBENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e5c4504b7adbb13372e7536123a756b}{RCC\+\_\+\+AHBENR\+\_\+\+GPIOCEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b___clock___enable___disable_ga84c2248eab0a30bd8f4912233abbf34a}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOF\+\_\+\+CLK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHBENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c0de1cc7b72b07f81bce3597a63dc39}{RCC\+\_\+\+AHBENR\+\_\+\+GPIOFEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b___clock___enable___disable_ga170a30954a78a81a8f9b381378e0c9af}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRC\+\_\+\+CLK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHBENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade3ee302bf659a2bfbf75e1a00630242}{RCC\+\_\+\+AHBENR\+\_\+\+CRCEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b___clock___enable___disable_ga569dc8b9e178a8afab2664fdf87f46c5}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA1\+\_\+\+CLK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHBENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8c3053f1ce37c9f643f0e31471927ea}{RCC\+\_\+\+AHBENR\+\_\+\+DMA1\+EN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b___clock___enable___disable_ga429ce8eecde9788d3daf85226b5c171b}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SRAM\+\_\+\+CLK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHBENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga295a704767cb94ee624cbc4dd4c4cd9a}{RCC\+\_\+\+AHBENR\+\_\+\+SRAMEN}}))
\item 
\#define \mbox{\hyperlink{group___r_c_c___a_h_b___clock___enable___disable_ga3ecbf76738d7f2b8deb65847614f7574}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FLITF\+\_\+\+CLK\+\_\+\+DISABLE}}()~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHBENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67a12de126652d191a1bc2c114c3395a}{RCC\+\_\+\+AHBENR\+\_\+\+FLITFEN}}))
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Enable or disable the AHB peripheral clock. 

\begin{DoxyNote}{Note}
After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. ~\newline
 
\end{DoxyNote}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___r_c_c___a_h_b___clock___enable___disable_ga170a30954a78a81a8f9b381378e0c9af}\label{group___r_c_c___a_h_b___clock___enable___disable_ga170a30954a78a81a8f9b381378e0c9af}} 
\index{RCC AHB Clock Enable Disable@{RCC AHB Clock Enable Disable}!\_\_HAL\_RCC\_CRC\_CLK\_DISABLE@{\_\_HAL\_RCC\_CRC\_CLK\_DISABLE}}
\index{\_\_HAL\_RCC\_CRC\_CLK\_DISABLE@{\_\_HAL\_RCC\_CRC\_CLK\_DISABLE}!RCC AHB Clock Enable Disable@{RCC AHB Clock Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_CRC\_CLK\_DISABLE}{\_\_HAL\_RCC\_CRC\_CLK\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRC\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHBENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gade3ee302bf659a2bfbf75e1a00630242}{RCC\+\_\+\+AHBENR\+\_\+\+CRCEN}}))}



Definition at line \mbox{\hyperlink{stm32f0xx__hal__rcc_8h_source_l00681}{681}} of file \mbox{\hyperlink{stm32f0xx__hal__rcc_8h_source}{stm32f0xx\+\_\+hal\+\_\+rcc.\+h}}.

\mbox{\Hypertarget{group___r_c_c___a_h_b___clock___enable___disable_ga5222bac3ebfec517c93055ae065303da}\label{group___r_c_c___a_h_b___clock___enable___disable_ga5222bac3ebfec517c93055ae065303da}} 
\index{RCC AHB Clock Enable Disable@{RCC AHB Clock Enable Disable}!\_\_HAL\_RCC\_CRC\_CLK\_ENABLE@{\_\_HAL\_RCC\_CRC\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_CRC\_CLK\_ENABLE@{\_\_HAL\_RCC\_CRC\_CLK\_ENABLE}!RCC AHB Clock Enable Disable@{RCC AHB Clock Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_CRC\_CLK\_ENABLE}{\_\_HAL\_RCC\_CRC\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRC\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{do}\ \{\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ tmpreg;\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>AHBENR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade3ee302bf659a2bfbf75e1a00630242}{RCC\_AHBENR\_CRCEN}});\(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ \mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>AHBENR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gade3ee302bf659a2bfbf75e1a00630242}{RCC\_AHBENR\_CRCEN}});\(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ \textcolor{keywordflow}{while}(0U)}

\end{DoxyCode}


Definition at line \mbox{\hyperlink{stm32f0xx__hal__rcc_8h_source_l00648}{648}} of file \mbox{\hyperlink{stm32f0xx__hal__rcc_8h_source}{stm32f0xx\+\_\+hal\+\_\+rcc.\+h}}.

\mbox{\Hypertarget{group___r_c_c___a_h_b___clock___enable___disable_ga569dc8b9e178a8afab2664fdf87f46c5}\label{group___r_c_c___a_h_b___clock___enable___disable_ga569dc8b9e178a8afab2664fdf87f46c5}} 
\index{RCC AHB Clock Enable Disable@{RCC AHB Clock Enable Disable}!\_\_HAL\_RCC\_DMA1\_CLK\_DISABLE@{\_\_HAL\_RCC\_DMA1\_CLK\_DISABLE}}
\index{\_\_HAL\_RCC\_DMA1\_CLK\_DISABLE@{\_\_HAL\_RCC\_DMA1\_CLK\_DISABLE}!RCC AHB Clock Enable Disable@{RCC AHB Clock Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_DMA1\_CLK\_DISABLE}{\_\_HAL\_RCC\_DMA1\_CLK\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA1\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHBENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8c3053f1ce37c9f643f0e31471927ea}{RCC\+\_\+\+AHBENR\+\_\+\+DMA1\+EN}}))}



Definition at line \mbox{\hyperlink{stm32f0xx__hal__rcc_8h_source_l00682}{682}} of file \mbox{\hyperlink{stm32f0xx__hal__rcc_8h_source}{stm32f0xx\+\_\+hal\+\_\+rcc.\+h}}.

\mbox{\Hypertarget{group___r_c_c___a_h_b___clock___enable___disable_ga49fc2c82ba0753e462ea8eb91c634a98}\label{group___r_c_c___a_h_b___clock___enable___disable_ga49fc2c82ba0753e462ea8eb91c634a98}} 
\index{RCC AHB Clock Enable Disable@{RCC AHB Clock Enable Disable}!\_\_HAL\_RCC\_DMA1\_CLK\_ENABLE@{\_\_HAL\_RCC\_DMA1\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_DMA1\_CLK\_ENABLE@{\_\_HAL\_RCC\_DMA1\_CLK\_ENABLE}!RCC AHB Clock Enable Disable@{RCC AHB Clock Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_DMA1\_CLK\_ENABLE}{\_\_HAL\_RCC\_DMA1\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA1\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{do}\ \{\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ tmpreg;\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>AHBENR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8c3053f1ce37c9f643f0e31471927ea}{RCC\_AHBENR\_DMA1EN}});\(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ \mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>AHBENR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gac8c3053f1ce37c9f643f0e31471927ea}{RCC\_AHBENR\_DMA1EN}});\(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ \textcolor{keywordflow}{while}(0U)}

\end{DoxyCode}


Definition at line \mbox{\hyperlink{stm32f0xx__hal__rcc_8h_source_l00655}{655}} of file \mbox{\hyperlink{stm32f0xx__hal__rcc_8h_source}{stm32f0xx\+\_\+hal\+\_\+rcc.\+h}}.

\mbox{\Hypertarget{group___r_c_c___a_h_b___clock___enable___disable_ga3ecbf76738d7f2b8deb65847614f7574}\label{group___r_c_c___a_h_b___clock___enable___disable_ga3ecbf76738d7f2b8deb65847614f7574}} 
\index{RCC AHB Clock Enable Disable@{RCC AHB Clock Enable Disable}!\_\_HAL\_RCC\_FLITF\_CLK\_DISABLE@{\_\_HAL\_RCC\_FLITF\_CLK\_DISABLE}}
\index{\_\_HAL\_RCC\_FLITF\_CLK\_DISABLE@{\_\_HAL\_RCC\_FLITF\_CLK\_DISABLE}!RCC AHB Clock Enable Disable@{RCC AHB Clock Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_FLITF\_CLK\_DISABLE}{\_\_HAL\_RCC\_FLITF\_CLK\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FLITF\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHBENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67a12de126652d191a1bc2c114c3395a}{RCC\+\_\+\+AHBENR\+\_\+\+FLITFEN}}))}



Definition at line \mbox{\hyperlink{stm32f0xx__hal__rcc_8h_source_l00684}{684}} of file \mbox{\hyperlink{stm32f0xx__hal__rcc_8h_source}{stm32f0xx\+\_\+hal\+\_\+rcc.\+h}}.

\mbox{\Hypertarget{group___r_c_c___a_h_b___clock___enable___disable_ga17a2870f308b7ccc5aba84d963484bac}\label{group___r_c_c___a_h_b___clock___enable___disable_ga17a2870f308b7ccc5aba84d963484bac}} 
\index{RCC AHB Clock Enable Disable@{RCC AHB Clock Enable Disable}!\_\_HAL\_RCC\_FLITF\_CLK\_ENABLE@{\_\_HAL\_RCC\_FLITF\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_FLITF\_CLK\_ENABLE@{\_\_HAL\_RCC\_FLITF\_CLK\_ENABLE}!RCC AHB Clock Enable Disable@{RCC AHB Clock Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_FLITF\_CLK\_ENABLE}{\_\_HAL\_RCC\_FLITF\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FLITF\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{do}\ \{\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ tmpreg;\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>AHBENR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67a12de126652d191a1bc2c114c3395a}{RCC\_AHBENR\_FLITFEN}});\(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ \mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>AHBENR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga67a12de126652d191a1bc2c114c3395a}{RCC\_AHBENR\_FLITFEN}});\(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ \textcolor{keywordflow}{while}(0U)}

\end{DoxyCode}


Definition at line \mbox{\hyperlink{stm32f0xx__hal__rcc_8h_source_l00669}{669}} of file \mbox{\hyperlink{stm32f0xx__hal__rcc_8h_source}{stm32f0xx\+\_\+hal\+\_\+rcc.\+h}}.

\mbox{\Hypertarget{group___r_c_c___a_h_b___clock___enable___disable_ga7083e491e6a1e165d064d199304bd2f0}\label{group___r_c_c___a_h_b___clock___enable___disable_ga7083e491e6a1e165d064d199304bd2f0}} 
\index{RCC AHB Clock Enable Disable@{RCC AHB Clock Enable Disable}!\_\_HAL\_RCC\_GPIOA\_CLK\_DISABLE@{\_\_HAL\_RCC\_GPIOA\_CLK\_DISABLE}}
\index{\_\_HAL\_RCC\_GPIOA\_CLK\_DISABLE@{\_\_HAL\_RCC\_GPIOA\_CLK\_DISABLE}!RCC AHB Clock Enable Disable@{RCC AHB Clock Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOA\_CLK\_DISABLE}{\_\_HAL\_RCC\_GPIOA\_CLK\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHBENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8909660b884f126ab1476daac7999619}{RCC\+\_\+\+AHBENR\+\_\+\+GPIOAEN}}))}



Definition at line \mbox{\hyperlink{stm32f0xx__hal__rcc_8h_source_l00677}{677}} of file \mbox{\hyperlink{stm32f0xx__hal__rcc_8h_source}{stm32f0xx\+\_\+hal\+\_\+rcc.\+h}}.

\mbox{\Hypertarget{group___r_c_c___a_h_b___clock___enable___disable_ga1fde58d775fd2458002df817a68f486e}\label{group___r_c_c___a_h_b___clock___enable___disable_ga1fde58d775fd2458002df817a68f486e}} 
\index{RCC AHB Clock Enable Disable@{RCC AHB Clock Enable Disable}!\_\_HAL\_RCC\_GPIOA\_CLK\_ENABLE@{\_\_HAL\_RCC\_GPIOA\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_GPIOA\_CLK\_ENABLE@{\_\_HAL\_RCC\_GPIOA\_CLK\_ENABLE}!RCC AHB Clock Enable Disable@{RCC AHB Clock Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOA\_CLK\_ENABLE}{\_\_HAL\_RCC\_GPIOA\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{do}\ \{\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ tmpreg;\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>AHBENR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8909660b884f126ab1476daac7999619}{RCC\_AHBENR\_GPIOAEN}});\(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ \mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>AHBENR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8909660b884f126ab1476daac7999619}{RCC\_AHBENR\_GPIOAEN}});\(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ \textcolor{keywordflow}{while}(0U)}

\end{DoxyCode}


Definition at line \mbox{\hyperlink{stm32f0xx__hal__rcc_8h_source_l00620}{620}} of file \mbox{\hyperlink{stm32f0xx__hal__rcc_8h_source}{stm32f0xx\+\_\+hal\+\_\+rcc.\+h}}.

\mbox{\Hypertarget{group___r_c_c___a_h_b___clock___enable___disable_ga60be1be419b57dafbbb93df67d68a424}\label{group___r_c_c___a_h_b___clock___enable___disable_ga60be1be419b57dafbbb93df67d68a424}} 
\index{RCC AHB Clock Enable Disable@{RCC AHB Clock Enable Disable}!\_\_HAL\_RCC\_GPIOB\_CLK\_DISABLE@{\_\_HAL\_RCC\_GPIOB\_CLK\_DISABLE}}
\index{\_\_HAL\_RCC\_GPIOB\_CLK\_DISABLE@{\_\_HAL\_RCC\_GPIOB\_CLK\_DISABLE}!RCC AHB Clock Enable Disable@{RCC AHB Clock Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOB\_CLK\_DISABLE}{\_\_HAL\_RCC\_GPIOB\_CLK\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHBENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7995351a5b0545e8cd86a228d97dcec}{RCC\+\_\+\+AHBENR\+\_\+\+GPIOBEN}}))}



Definition at line \mbox{\hyperlink{stm32f0xx__hal__rcc_8h_source_l00678}{678}} of file \mbox{\hyperlink{stm32f0xx__hal__rcc_8h_source}{stm32f0xx\+\_\+hal\+\_\+rcc.\+h}}.

\mbox{\Hypertarget{group___r_c_c___a_h_b___clock___enable___disable_ga5ad43f3f4d8163d40f7d402ef75d27c5}\label{group___r_c_c___a_h_b___clock___enable___disable_ga5ad43f3f4d8163d40f7d402ef75d27c5}} 
\index{RCC AHB Clock Enable Disable@{RCC AHB Clock Enable Disable}!\_\_HAL\_RCC\_GPIOB\_CLK\_ENABLE@{\_\_HAL\_RCC\_GPIOB\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_GPIOB\_CLK\_ENABLE@{\_\_HAL\_RCC\_GPIOB\_CLK\_ENABLE}!RCC AHB Clock Enable Disable@{RCC AHB Clock Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOB\_CLK\_ENABLE}{\_\_HAL\_RCC\_GPIOB\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{do}\ \{\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ tmpreg;\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>AHBENR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7995351a5b0545e8cd86a228d97dcec}{RCC\_AHBENR\_GPIOBEN}});\(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ \mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>AHBENR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_gab7995351a5b0545e8cd86a228d97dcec}{RCC\_AHBENR\_GPIOBEN}});\(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ \textcolor{keywordflow}{while}(0U)}

\end{DoxyCode}


Definition at line \mbox{\hyperlink{stm32f0xx__hal__rcc_8h_source_l00627}{627}} of file \mbox{\hyperlink{stm32f0xx__hal__rcc_8h_source}{stm32f0xx\+\_\+hal\+\_\+rcc.\+h}}.

\mbox{\Hypertarget{group___r_c_c___a_h_b___clock___enable___disable_ga0fc90c25d35f9b5b5f66961505de1cd4}\label{group___r_c_c___a_h_b___clock___enable___disable_ga0fc90c25d35f9b5b5f66961505de1cd4}} 
\index{RCC AHB Clock Enable Disable@{RCC AHB Clock Enable Disable}!\_\_HAL\_RCC\_GPIOC\_CLK\_DISABLE@{\_\_HAL\_RCC\_GPIOC\_CLK\_DISABLE}}
\index{\_\_HAL\_RCC\_GPIOC\_CLK\_DISABLE@{\_\_HAL\_RCC\_GPIOC\_CLK\_DISABLE}!RCC AHB Clock Enable Disable@{RCC AHB Clock Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOC\_CLK\_DISABLE}{\_\_HAL\_RCC\_GPIOC\_CLK\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHBENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e5c4504b7adbb13372e7536123a756b}{RCC\+\_\+\+AHBENR\+\_\+\+GPIOCEN}}))}



Definition at line \mbox{\hyperlink{stm32f0xx__hal__rcc_8h_source_l00679}{679}} of file \mbox{\hyperlink{stm32f0xx__hal__rcc_8h_source}{stm32f0xx\+\_\+hal\+\_\+rcc.\+h}}.

\mbox{\Hypertarget{group___r_c_c___a_h_b___clock___enable___disable_ga5ebfeb136612f370950f52306d29b6fd}\label{group___r_c_c___a_h_b___clock___enable___disable_ga5ebfeb136612f370950f52306d29b6fd}} 
\index{RCC AHB Clock Enable Disable@{RCC AHB Clock Enable Disable}!\_\_HAL\_RCC\_GPIOC\_CLK\_ENABLE@{\_\_HAL\_RCC\_GPIOC\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_GPIOC\_CLK\_ENABLE@{\_\_HAL\_RCC\_GPIOC\_CLK\_ENABLE}!RCC AHB Clock Enable Disable@{RCC AHB Clock Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOC\_CLK\_ENABLE}{\_\_HAL\_RCC\_GPIOC\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{do}\ \{\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ tmpreg;\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>AHBENR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e5c4504b7adbb13372e7536123a756b}{RCC\_AHBENR\_GPIOCEN}});\(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ \mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>AHBENR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga7e5c4504b7adbb13372e7536123a756b}{RCC\_AHBENR\_GPIOCEN}});\(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ \textcolor{keywordflow}{while}(0U)}

\end{DoxyCode}


Definition at line \mbox{\hyperlink{stm32f0xx__hal__rcc_8h_source_l00634}{634}} of file \mbox{\hyperlink{stm32f0xx__hal__rcc_8h_source}{stm32f0xx\+\_\+hal\+\_\+rcc.\+h}}.

\mbox{\Hypertarget{group___r_c_c___a_h_b___clock___enable___disable_ga84c2248eab0a30bd8f4912233abbf34a}\label{group___r_c_c___a_h_b___clock___enable___disable_ga84c2248eab0a30bd8f4912233abbf34a}} 
\index{RCC AHB Clock Enable Disable@{RCC AHB Clock Enable Disable}!\_\_HAL\_RCC\_GPIOF\_CLK\_DISABLE@{\_\_HAL\_RCC\_GPIOF\_CLK\_DISABLE}}
\index{\_\_HAL\_RCC\_GPIOF\_CLK\_DISABLE@{\_\_HAL\_RCC\_GPIOF\_CLK\_DISABLE}!RCC AHB Clock Enable Disable@{RCC AHB Clock Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOF\_CLK\_DISABLE}{\_\_HAL\_RCC\_GPIOF\_CLK\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOF\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHBENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c0de1cc7b72b07f81bce3597a63dc39}{RCC\+\_\+\+AHBENR\+\_\+\+GPIOFEN}}))}



Definition at line \mbox{\hyperlink{stm32f0xx__hal__rcc_8h_source_l00680}{680}} of file \mbox{\hyperlink{stm32f0xx__hal__rcc_8h_source}{stm32f0xx\+\_\+hal\+\_\+rcc.\+h}}.

\mbox{\Hypertarget{group___r_c_c___a_h_b___clock___enable___disable_ga84098c3c8735d401024a1fb762e9527f}\label{group___r_c_c___a_h_b___clock___enable___disable_ga84098c3c8735d401024a1fb762e9527f}} 
\index{RCC AHB Clock Enable Disable@{RCC AHB Clock Enable Disable}!\_\_HAL\_RCC\_GPIOF\_CLK\_ENABLE@{\_\_HAL\_RCC\_GPIOF\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_GPIOF\_CLK\_ENABLE@{\_\_HAL\_RCC\_GPIOF\_CLK\_ENABLE}!RCC AHB Clock Enable Disable@{RCC AHB Clock Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_GPIOF\_CLK\_ENABLE}{\_\_HAL\_RCC\_GPIOF\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOF\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{do}\ \{\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ tmpreg;\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>AHBENR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c0de1cc7b72b07f81bce3597a63dc39}{RCC\_AHBENR\_GPIOFEN}});\(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ \mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>AHBENR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga9c0de1cc7b72b07f81bce3597a63dc39}{RCC\_AHBENR\_GPIOFEN}});\(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ \textcolor{keywordflow}{while}(0U)}

\end{DoxyCode}


Definition at line \mbox{\hyperlink{stm32f0xx__hal__rcc_8h_source_l00641}{641}} of file \mbox{\hyperlink{stm32f0xx__hal__rcc_8h_source}{stm32f0xx\+\_\+hal\+\_\+rcc.\+h}}.

\mbox{\Hypertarget{group___r_c_c___a_h_b___clock___enable___disable_ga429ce8eecde9788d3daf85226b5c171b}\label{group___r_c_c___a_h_b___clock___enable___disable_ga429ce8eecde9788d3daf85226b5c171b}} 
\index{RCC AHB Clock Enable Disable@{RCC AHB Clock Enable Disable}!\_\_HAL\_RCC\_SRAM\_CLK\_DISABLE@{\_\_HAL\_RCC\_SRAM\_CLK\_DISABLE}}
\index{\_\_HAL\_RCC\_SRAM\_CLK\_DISABLE@{\_\_HAL\_RCC\_SRAM\_CLK\_DISABLE}!RCC AHB Clock Enable Disable@{RCC AHB Clock Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SRAM\_CLK\_DISABLE}{\_\_HAL\_RCC\_SRAM\_CLK\_DISABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SRAM\+\_\+\+CLK\+\_\+\+DISABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/$>$AHBENR \&= $\sim$(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga295a704767cb94ee624cbc4dd4c4cd9a}{RCC\+\_\+\+AHBENR\+\_\+\+SRAMEN}}))}



Definition at line \mbox{\hyperlink{stm32f0xx__hal__rcc_8h_source_l00683}{683}} of file \mbox{\hyperlink{stm32f0xx__hal__rcc_8h_source}{stm32f0xx\+\_\+hal\+\_\+rcc.\+h}}.

\mbox{\Hypertarget{group___r_c_c___a_h_b___clock___enable___disable_ga93ba92ddc3fa1efc4d840a19795b6888}\label{group___r_c_c___a_h_b___clock___enable___disable_ga93ba92ddc3fa1efc4d840a19795b6888}} 
\index{RCC AHB Clock Enable Disable@{RCC AHB Clock Enable Disable}!\_\_HAL\_RCC\_SRAM\_CLK\_ENABLE@{\_\_HAL\_RCC\_SRAM\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_SRAM\_CLK\_ENABLE@{\_\_HAL\_RCC\_SRAM\_CLK\_ENABLE}!RCC AHB Clock Enable Disable@{RCC AHB Clock Enable Disable}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SRAM\_CLK\_ENABLE}{\_\_HAL\_RCC\_SRAM\_CLK\_ENABLE}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SRAM\+\_\+\+CLK\+\_\+\+ENABLE(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})}

{\bfseries Value\+:}
\begin{DoxyCode}{0}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{keywordflow}{do}\ \{\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \mbox{\hyperlink{core__armv8mbl_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}}\ uint32\_t\ tmpreg;\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ SET\_BIT(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>AHBENR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga295a704767cb94ee624cbc4dd4c4cd9a}{RCC\_AHBENR\_SRAMEN}});\(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \textcolor{comment}{/*\ Delay\ after\ an\ RCC\ peripheral\ clock\ enabling\ */}\(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ tmpreg\ =\ \mbox{\hyperlink{group___exported__macros_ga822bb1bb9710d5f2fa6396b84e583c33}{READ\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga74944438a086975793d26ae48d5882d4}{RCC}}-\/>AHBENR,\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga295a704767cb94ee624cbc4dd4c4cd9a}{RCC\_AHBENR\_SRAMEN}});\(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ UNUSED(tmpreg);\ \(\backslash\)}
\DoxyCodeLine{\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \}\ \textcolor{keywordflow}{while}(0U)}

\end{DoxyCode}


Definition at line \mbox{\hyperlink{stm32f0xx__hal__rcc_8h_source_l00662}{662}} of file \mbox{\hyperlink{stm32f0xx__hal__rcc_8h_source}{stm32f0xx\+\_\+hal\+\_\+rcc.\+h}}.

