 -a -ls -r  -mg mega_x86 8 mega.elb mega.dbg mega.itf mega.cli mega.rep mega.ext -lc "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\library.cfg" -w vid_phy_controller_v2_2_4 -b vid_phy_controller_v2_2_4  -b vid_phy_controller_v2_2_4 -i "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\.cxl.ip/incl" -O2 -o "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\vid_phy_controller_v2_2_4" -p "C:\Users\lucas\Documents\fpga\lab2\Lab2_afterlab\Lab2\lab2_3_1\vid_phy_controller_v2_2_4" -tmp "C:\Users\lucas\AppData\Local\Temp\37504_1816441421" "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/vid_phy_controller_v2_2/hdl/src/verilog/vid_phy_controller_v2_2_lib.sv" "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/vid_phy_controller_v2_2/hdl/src/verilog/vid_phy_controller_v2_2_datawidth_conv.sv" "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/vid_phy_controller_v2_2/hdl/src/verilog/vid_phy_controller_v2_2_gt_tx_tmdsclk_patgen.sv" "C:/Xilinx/Vivado/2019.2/data/ip/xilinx/vid_phy_controller_v2_2/hdl/src/verilog/vid_phy_controller_v2_2_dru.sv"   -sv2k12  -u "C:\Aldec\Active-HDL-Student-Edition\bin/systf" 