# CCU_2019_Computer_Organization
## LAB1 : MIPS Assembly Programming ( Prime )
## LAB2 : Basic Verilog modeling (Multiplier)
## LAB3 : Tiny MIPS core in Verilog
## LAB4 : FPGA implementation (Nexys4) by LAB1 code
## LAB5 : Cache behavior simulation

