read_verilog ../files/demo.v
hierarchy; proc; opt; techmap; opt
show
write_verilog synth.v