\hypertarget{group__RCC__APB2__Peripheral__Clock__Enable__Disable__Status}{}\doxysection{A\+P\+B2 Peripheral Clock Enable Disable Status}
\label{group__RCC__APB2__Peripheral__Clock__Enable__Disable__Status}\index{APB2 Peripheral Clock Enable Disable Status@{APB2 Peripheral Clock Enable Disable Status}}


Get the enable or disable status of the A\+P\+B2 peripheral clock.  


A\+P\+B2 Peripheral Clock Enable Disable Status 的协作图\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{group__RCC__APB2__Peripheral__Clock__Enable__Disable__Status}
\end{center}
\end{figure}
\doxysubsection*{宏定义}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__RCC__APB2__Peripheral__Clock__Enable__Disable__Status_gad2b7c3a381d791c4ee728e303935832a}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M1\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+L\+ED}}()~((R\+CC-\/$>$A\+P\+B2\+E\+NR \& (R\+C\+C\+\_\+\+A\+P\+B2\+E\+N\+R\+\_\+\+T\+I\+M1\+EN)) != R\+E\+S\+ET)
\item 
\#define \mbox{\hyperlink{group__RCC__APB2__Peripheral__Clock__Enable__Disable__Status_ga59bd3cd20df76f885695fcdad1edce27}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+S\+A\+R\+T1\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+L\+ED}}()~((R\+CC-\/$>$A\+P\+B2\+E\+NR \& (R\+C\+C\+\_\+\+A\+P\+B2\+E\+N\+R\+\_\+\+U\+S\+A\+R\+T1\+EN)) != R\+E\+S\+ET)
\item 
\#define \mbox{\hyperlink{group__RCC__APB2__Peripheral__Clock__Enable__Disable__Status_ga639ccb1e63662b309fc875bc608aa7e6}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+S\+A\+R\+T6\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+L\+ED}}()~((R\+CC-\/$>$A\+P\+B2\+E\+NR \& (R\+C\+C\+\_\+\+A\+P\+B2\+E\+N\+R\+\_\+\+U\+S\+A\+R\+T6\+EN)) != R\+E\+S\+ET)
\item 
\#define \mbox{\hyperlink{group__RCC__APB2__Peripheral__Clock__Enable__Disable__Status_ga66eb89f7d856d9107e814efc751e8996}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+A\+D\+C1\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+L\+ED}}()~((R\+CC-\/$>$A\+P\+B2\+E\+NR \& (R\+C\+C\+\_\+\+A\+P\+B2\+E\+N\+R\+\_\+\+A\+D\+C1\+EN)) != R\+E\+S\+ET)
\item 
\#define \mbox{\hyperlink{group__RCC__APB2__Peripheral__Clock__Enable__Disable__Status_gab1787d7cdf591c099b8d96848aee835e}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+P\+I1\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+L\+ED}}()~((R\+CC-\/$>$A\+P\+B2\+E\+NR \& (R\+C\+C\+\_\+\+A\+P\+B2\+E\+N\+R\+\_\+\+S\+P\+I1\+EN)) != R\+E\+S\+ET)
\item 
\#define \mbox{\hyperlink{group__RCC__APB2__Peripheral__Clock__Enable__Disable__Status_gad1ea95d1d5f3a2ecf2b903c4ed22e7c6}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+Y\+S\+C\+F\+G\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+L\+ED}}()~((R\+CC-\/$>$A\+P\+B2\+E\+NR \& (R\+C\+C\+\_\+\+A\+P\+B2\+E\+N\+R\+\_\+\+S\+Y\+S\+C\+F\+G\+EN)) != R\+E\+S\+ET)
\item 
\#define \mbox{\hyperlink{group__RCC__APB2__Peripheral__Clock__Enable__Disable__Status_gafab635405d33757b42a3df0d89416e8a}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M9\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+L\+ED}}()~((R\+CC-\/$>$A\+P\+B2\+E\+NR \& (R\+C\+C\+\_\+\+A\+P\+B2\+E\+N\+R\+\_\+\+T\+I\+M9\+EN)) != R\+E\+S\+ET)
\item 
\#define \mbox{\hyperlink{group__RCC__APB2__Peripheral__Clock__Enable__Disable__Status_ga7db5f2ab1e44c7ebd59a56d3bdd2a517}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M11\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+L\+ED}}()~((R\+CC-\/$>$A\+P\+B2\+E\+NR \& (R\+C\+C\+\_\+\+A\+P\+B2\+E\+N\+R\+\_\+\+T\+I\+M11\+EN)) != R\+E\+S\+ET)
\item 
\#define \mbox{\hyperlink{group__RCC__APB2__Peripheral__Clock__Enable__Disable__Status_ga7116893adbb7fc144102af49de55350b}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M1\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+L\+ED}}()~((R\+CC-\/$>$A\+P\+B2\+E\+NR \& (R\+C\+C\+\_\+\+A\+P\+B2\+E\+N\+R\+\_\+\+T\+I\+M1\+EN)) == R\+E\+S\+ET)
\item 
\#define \mbox{\hyperlink{group__RCC__APB2__Peripheral__Clock__Enable__Disable__Status_ga22c9d59ac6062298a71eed0d6a4a9afd}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+S\+A\+R\+T1\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+L\+ED}}()~((R\+CC-\/$>$A\+P\+B2\+E\+NR \& (R\+C\+C\+\_\+\+A\+P\+B2\+E\+N\+R\+\_\+\+U\+S\+A\+R\+T1\+EN)) == R\+E\+S\+ET)
\item 
\#define \mbox{\hyperlink{group__RCC__APB2__Peripheral__Clock__Enable__Disable__Status_ga0c3fd42d5fb38243e195ed04d7390672}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+S\+A\+R\+T6\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+L\+ED}}()~((R\+CC-\/$>$A\+P\+B2\+E\+NR \& (R\+C\+C\+\_\+\+A\+P\+B2\+E\+N\+R\+\_\+\+U\+S\+A\+R\+T6\+EN)) == R\+E\+S\+ET)
\item 
\#define \mbox{\hyperlink{group__RCC__APB2__Peripheral__Clock__Enable__Disable__Status_gac9f006a3c1b75c06270f0ae5a2c3ed07}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+A\+D\+C1\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+L\+ED}}()~((R\+CC-\/$>$A\+P\+B2\+E\+NR \& (R\+C\+C\+\_\+\+A\+P\+B2\+E\+N\+R\+\_\+\+A\+D\+C1\+EN)) == R\+E\+S\+ET)
\item 
\#define \mbox{\hyperlink{group__RCC__APB2__Peripheral__Clock__Enable__Disable__Status_gabd506be27916f029d2214e88bc48f6df}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+P\+I1\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+L\+ED}}()~((R\+CC-\/$>$A\+P\+B2\+E\+NR \& (R\+C\+C\+\_\+\+A\+P\+B2\+E\+N\+R\+\_\+\+S\+P\+I1\+EN)) == R\+E\+S\+ET)
\item 
\#define \mbox{\hyperlink{group__RCC__APB2__Peripheral__Clock__Enable__Disable__Status_ga9f32ce5d57fe1d7a4871552d2e9a5b0e}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+Y\+S\+C\+F\+G\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+L\+ED}}()~((R\+CC-\/$>$A\+P\+B2\+E\+NR \& (R\+C\+C\+\_\+\+A\+P\+B2\+E\+N\+R\+\_\+\+S\+Y\+S\+C\+F\+G\+EN)) == R\+E\+S\+ET)
\item 
\#define \mbox{\hyperlink{group__RCC__APB2__Peripheral__Clock__Enable__Disable__Status_ga83b7ae4eea41d7c7914716157b4072f4}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M9\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+L\+ED}}()~((R\+CC-\/$>$A\+P\+B2\+E\+NR \& (R\+C\+C\+\_\+\+A\+P\+B2\+E\+N\+R\+\_\+\+T\+I\+M9\+EN)) == R\+E\+S\+ET)
\item 
\#define \mbox{\hyperlink{group__RCC__APB2__Peripheral__Clock__Enable__Disable__Status_gacee7220c840db84ec10d0b89ab20fa1e}{\+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M11\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+L\+ED}}()~((R\+CC-\/$>$A\+P\+B2\+E\+NR \& (R\+C\+C\+\_\+\+A\+P\+B2\+E\+N\+R\+\_\+\+T\+I\+M11\+EN)) == R\+E\+S\+ET)
\end{DoxyCompactItemize}


\doxysubsection{详细描述}
Get the enable or disable status of the A\+P\+B2 peripheral clock. 

\begin{DoxyNote}{注解}
After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. 
\end{DoxyNote}


\doxysubsection{宏定义说明}
\mbox{\Hypertarget{group__RCC__APB2__Peripheral__Clock__Enable__Disable__Status_gac9f006a3c1b75c06270f0ae5a2c3ed07}\label{group__RCC__APB2__Peripheral__Clock__Enable__Disable__Status_gac9f006a3c1b75c06270f0ae5a2c3ed07}} 
\index{APB2 Peripheral Clock Enable Disable Status@{APB2 Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_ADC1\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_ADC1\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_ADC1\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_ADC1\_IS\_CLK\_DISABLED}!APB2 Peripheral Clock Enable Disable Status@{APB2 Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_ADC1\_IS\_CLK\_DISABLED}{\_\_HAL\_RCC\_ADC1\_IS\_CLK\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+A\+D\+C1\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+L\+ED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((R\+CC-\/$>$A\+P\+B2\+E\+NR \& (R\+C\+C\+\_\+\+A\+P\+B2\+E\+N\+R\+\_\+\+A\+D\+C1\+EN)) == R\+E\+S\+ET)}



在文件 stm32f4xx\+\_\+hal\+\_\+rcc.\+h 第 653 行定义.

\mbox{\Hypertarget{group__RCC__APB2__Peripheral__Clock__Enable__Disable__Status_ga66eb89f7d856d9107e814efc751e8996}\label{group__RCC__APB2__Peripheral__Clock__Enable__Disable__Status_ga66eb89f7d856d9107e814efc751e8996}} 
\index{APB2 Peripheral Clock Enable Disable Status@{APB2 Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_ADC1\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_ADC1\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_ADC1\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_ADC1\_IS\_CLK\_ENABLED}!APB2 Peripheral Clock Enable Disable Status@{APB2 Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_ADC1\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_ADC1\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+A\+D\+C1\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+L\+ED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((R\+CC-\/$>$A\+P\+B2\+E\+NR \& (R\+C\+C\+\_\+\+A\+P\+B2\+E\+N\+R\+\_\+\+A\+D\+C1\+EN)) != R\+E\+S\+ET)}



在文件 stm32f4xx\+\_\+hal\+\_\+rcc.\+h 第 644 行定义.

\mbox{\Hypertarget{group__RCC__APB2__Peripheral__Clock__Enable__Disable__Status_gabd506be27916f029d2214e88bc48f6df}\label{group__RCC__APB2__Peripheral__Clock__Enable__Disable__Status_gabd506be27916f029d2214e88bc48f6df}} 
\index{APB2 Peripheral Clock Enable Disable Status@{APB2 Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_SPI1\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_SPI1\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_SPI1\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_SPI1\_IS\_CLK\_DISABLED}!APB2 Peripheral Clock Enable Disable Status@{APB2 Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SPI1\_IS\_CLK\_DISABLED}{\_\_HAL\_RCC\_SPI1\_IS\_CLK\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+P\+I1\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+L\+ED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((R\+CC-\/$>$A\+P\+B2\+E\+NR \& (R\+C\+C\+\_\+\+A\+P\+B2\+E\+N\+R\+\_\+\+S\+P\+I1\+EN)) == R\+E\+S\+ET)}



在文件 stm32f4xx\+\_\+hal\+\_\+rcc.\+h 第 654 行定义.

\mbox{\Hypertarget{group__RCC__APB2__Peripheral__Clock__Enable__Disable__Status_gab1787d7cdf591c099b8d96848aee835e}\label{group__RCC__APB2__Peripheral__Clock__Enable__Disable__Status_gab1787d7cdf591c099b8d96848aee835e}} 
\index{APB2 Peripheral Clock Enable Disable Status@{APB2 Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_SPI1\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_SPI1\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_SPI1\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_SPI1\_IS\_CLK\_ENABLED}!APB2 Peripheral Clock Enable Disable Status@{APB2 Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SPI1\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_SPI1\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+P\+I1\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+L\+ED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((R\+CC-\/$>$A\+P\+B2\+E\+NR \& (R\+C\+C\+\_\+\+A\+P\+B2\+E\+N\+R\+\_\+\+S\+P\+I1\+EN)) != R\+E\+S\+ET)}



在文件 stm32f4xx\+\_\+hal\+\_\+rcc.\+h 第 645 行定义.

\mbox{\Hypertarget{group__RCC__APB2__Peripheral__Clock__Enable__Disable__Status_ga9f32ce5d57fe1d7a4871552d2e9a5b0e}\label{group__RCC__APB2__Peripheral__Clock__Enable__Disable__Status_ga9f32ce5d57fe1d7a4871552d2e9a5b0e}} 
\index{APB2 Peripheral Clock Enable Disable Status@{APB2 Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_SYSCFG\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_SYSCFG\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_SYSCFG\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_SYSCFG\_IS\_CLK\_DISABLED}!APB2 Peripheral Clock Enable Disable Status@{APB2 Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SYSCFG\_IS\_CLK\_DISABLED}{\_\_HAL\_RCC\_SYSCFG\_IS\_CLK\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+Y\+S\+C\+F\+G\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+L\+ED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((R\+CC-\/$>$A\+P\+B2\+E\+NR \& (R\+C\+C\+\_\+\+A\+P\+B2\+E\+N\+R\+\_\+\+S\+Y\+S\+C\+F\+G\+EN)) == R\+E\+S\+ET)}



在文件 stm32f4xx\+\_\+hal\+\_\+rcc.\+h 第 655 行定义.

\mbox{\Hypertarget{group__RCC__APB2__Peripheral__Clock__Enable__Disable__Status_gad1ea95d1d5f3a2ecf2b903c4ed22e7c6}\label{group__RCC__APB2__Peripheral__Clock__Enable__Disable__Status_gad1ea95d1d5f3a2ecf2b903c4ed22e7c6}} 
\index{APB2 Peripheral Clock Enable Disable Status@{APB2 Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_SYSCFG\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_SYSCFG\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_SYSCFG\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_SYSCFG\_IS\_CLK\_ENABLED}!APB2 Peripheral Clock Enable Disable Status@{APB2 Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SYSCFG\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_SYSCFG\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+S\+Y\+S\+C\+F\+G\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+L\+ED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((R\+CC-\/$>$A\+P\+B2\+E\+NR \& (R\+C\+C\+\_\+\+A\+P\+B2\+E\+N\+R\+\_\+\+S\+Y\+S\+C\+F\+G\+EN)) != R\+E\+S\+ET)}



在文件 stm32f4xx\+\_\+hal\+\_\+rcc.\+h 第 646 行定义.

\mbox{\Hypertarget{group__RCC__APB2__Peripheral__Clock__Enable__Disable__Status_gacee7220c840db84ec10d0b89ab20fa1e}\label{group__RCC__APB2__Peripheral__Clock__Enable__Disable__Status_gacee7220c840db84ec10d0b89ab20fa1e}} 
\index{APB2 Peripheral Clock Enable Disable Status@{APB2 Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_TIM11\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_TIM11\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_TIM11\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_TIM11\_IS\_CLK\_DISABLED}!APB2 Peripheral Clock Enable Disable Status@{APB2 Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM11\_IS\_CLK\_DISABLED}{\_\_HAL\_RCC\_TIM11\_IS\_CLK\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M11\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+L\+ED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((R\+CC-\/$>$A\+P\+B2\+E\+NR \& (R\+C\+C\+\_\+\+A\+P\+B2\+E\+N\+R\+\_\+\+T\+I\+M11\+EN)) == R\+E\+S\+ET)}



在文件 stm32f4xx\+\_\+hal\+\_\+rcc.\+h 第 657 行定义.

\mbox{\Hypertarget{group__RCC__APB2__Peripheral__Clock__Enable__Disable__Status_ga7db5f2ab1e44c7ebd59a56d3bdd2a517}\label{group__RCC__APB2__Peripheral__Clock__Enable__Disable__Status_ga7db5f2ab1e44c7ebd59a56d3bdd2a517}} 
\index{APB2 Peripheral Clock Enable Disable Status@{APB2 Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_TIM11\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_TIM11\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_TIM11\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_TIM11\_IS\_CLK\_ENABLED}!APB2 Peripheral Clock Enable Disable Status@{APB2 Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM11\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_TIM11\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M11\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+L\+ED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((R\+CC-\/$>$A\+P\+B2\+E\+NR \& (R\+C\+C\+\_\+\+A\+P\+B2\+E\+N\+R\+\_\+\+T\+I\+M11\+EN)) != R\+E\+S\+ET)}



在文件 stm32f4xx\+\_\+hal\+\_\+rcc.\+h 第 648 行定义.

\mbox{\Hypertarget{group__RCC__APB2__Peripheral__Clock__Enable__Disable__Status_ga7116893adbb7fc144102af49de55350b}\label{group__RCC__APB2__Peripheral__Clock__Enable__Disable__Status_ga7116893adbb7fc144102af49de55350b}} 
\index{APB2 Peripheral Clock Enable Disable Status@{APB2 Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_TIM1\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_TIM1\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_TIM1\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_TIM1\_IS\_CLK\_DISABLED}!APB2 Peripheral Clock Enable Disable Status@{APB2 Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM1\_IS\_CLK\_DISABLED}{\_\_HAL\_RCC\_TIM1\_IS\_CLK\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M1\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+L\+ED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((R\+CC-\/$>$A\+P\+B2\+E\+NR \& (R\+C\+C\+\_\+\+A\+P\+B2\+E\+N\+R\+\_\+\+T\+I\+M1\+EN)) == R\+E\+S\+ET)}



在文件 stm32f4xx\+\_\+hal\+\_\+rcc.\+h 第 650 行定义.

\mbox{\Hypertarget{group__RCC__APB2__Peripheral__Clock__Enable__Disable__Status_gad2b7c3a381d791c4ee728e303935832a}\label{group__RCC__APB2__Peripheral__Clock__Enable__Disable__Status_gad2b7c3a381d791c4ee728e303935832a}} 
\index{APB2 Peripheral Clock Enable Disable Status@{APB2 Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_TIM1\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_TIM1\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_TIM1\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_TIM1\_IS\_CLK\_ENABLED}!APB2 Peripheral Clock Enable Disable Status@{APB2 Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM1\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_TIM1\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M1\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+L\+ED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((R\+CC-\/$>$A\+P\+B2\+E\+NR \& (R\+C\+C\+\_\+\+A\+P\+B2\+E\+N\+R\+\_\+\+T\+I\+M1\+EN)) != R\+E\+S\+ET)}



在文件 stm32f4xx\+\_\+hal\+\_\+rcc.\+h 第 641 行定义.

\mbox{\Hypertarget{group__RCC__APB2__Peripheral__Clock__Enable__Disable__Status_ga83b7ae4eea41d7c7914716157b4072f4}\label{group__RCC__APB2__Peripheral__Clock__Enable__Disable__Status_ga83b7ae4eea41d7c7914716157b4072f4}} 
\index{APB2 Peripheral Clock Enable Disable Status@{APB2 Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_TIM9\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_TIM9\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_TIM9\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_TIM9\_IS\_CLK\_DISABLED}!APB2 Peripheral Clock Enable Disable Status@{APB2 Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM9\_IS\_CLK\_DISABLED}{\_\_HAL\_RCC\_TIM9\_IS\_CLK\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M9\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+L\+ED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((R\+CC-\/$>$A\+P\+B2\+E\+NR \& (R\+C\+C\+\_\+\+A\+P\+B2\+E\+N\+R\+\_\+\+T\+I\+M9\+EN)) == R\+E\+S\+ET)}



在文件 stm32f4xx\+\_\+hal\+\_\+rcc.\+h 第 656 行定义.

\mbox{\Hypertarget{group__RCC__APB2__Peripheral__Clock__Enable__Disable__Status_gafab635405d33757b42a3df0d89416e8a}\label{group__RCC__APB2__Peripheral__Clock__Enable__Disable__Status_gafab635405d33757b42a3df0d89416e8a}} 
\index{APB2 Peripheral Clock Enable Disable Status@{APB2 Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_TIM9\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_TIM9\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_TIM9\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_TIM9\_IS\_CLK\_ENABLED}!APB2 Peripheral Clock Enable Disable Status@{APB2 Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_TIM9\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_TIM9\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+T\+I\+M9\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+L\+ED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((R\+CC-\/$>$A\+P\+B2\+E\+NR \& (R\+C\+C\+\_\+\+A\+P\+B2\+E\+N\+R\+\_\+\+T\+I\+M9\+EN)) != R\+E\+S\+ET)}



在文件 stm32f4xx\+\_\+hal\+\_\+rcc.\+h 第 647 行定义.

\mbox{\Hypertarget{group__RCC__APB2__Peripheral__Clock__Enable__Disable__Status_ga22c9d59ac6062298a71eed0d6a4a9afd}\label{group__RCC__APB2__Peripheral__Clock__Enable__Disable__Status_ga22c9d59ac6062298a71eed0d6a4a9afd}} 
\index{APB2 Peripheral Clock Enable Disable Status@{APB2 Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_USART1\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_USART1\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_USART1\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_USART1\_IS\_CLK\_DISABLED}!APB2 Peripheral Clock Enable Disable Status@{APB2 Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_USART1\_IS\_CLK\_DISABLED}{\_\_HAL\_RCC\_USART1\_IS\_CLK\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+S\+A\+R\+T1\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+L\+ED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((R\+CC-\/$>$A\+P\+B2\+E\+NR \& (R\+C\+C\+\_\+\+A\+P\+B2\+E\+N\+R\+\_\+\+U\+S\+A\+R\+T1\+EN)) == R\+E\+S\+ET)}



在文件 stm32f4xx\+\_\+hal\+\_\+rcc.\+h 第 651 行定义.

\mbox{\Hypertarget{group__RCC__APB2__Peripheral__Clock__Enable__Disable__Status_ga59bd3cd20df76f885695fcdad1edce27}\label{group__RCC__APB2__Peripheral__Clock__Enable__Disable__Status_ga59bd3cd20df76f885695fcdad1edce27}} 
\index{APB2 Peripheral Clock Enable Disable Status@{APB2 Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_USART1\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_USART1\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_USART1\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_USART1\_IS\_CLK\_ENABLED}!APB2 Peripheral Clock Enable Disable Status@{APB2 Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_USART1\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_USART1\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+S\+A\+R\+T1\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+L\+ED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((R\+CC-\/$>$A\+P\+B2\+E\+NR \& (R\+C\+C\+\_\+\+A\+P\+B2\+E\+N\+R\+\_\+\+U\+S\+A\+R\+T1\+EN)) != R\+E\+S\+ET)}



在文件 stm32f4xx\+\_\+hal\+\_\+rcc.\+h 第 642 行定义.

\mbox{\Hypertarget{group__RCC__APB2__Peripheral__Clock__Enable__Disable__Status_ga0c3fd42d5fb38243e195ed04d7390672}\label{group__RCC__APB2__Peripheral__Clock__Enable__Disable__Status_ga0c3fd42d5fb38243e195ed04d7390672}} 
\index{APB2 Peripheral Clock Enable Disable Status@{APB2 Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_USART6\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_USART6\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_USART6\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_USART6\_IS\_CLK\_DISABLED}!APB2 Peripheral Clock Enable Disable Status@{APB2 Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_USART6\_IS\_CLK\_DISABLED}{\_\_HAL\_RCC\_USART6\_IS\_CLK\_DISABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+S\+A\+R\+T6\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+D\+I\+S\+A\+B\+L\+ED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((R\+CC-\/$>$A\+P\+B2\+E\+NR \& (R\+C\+C\+\_\+\+A\+P\+B2\+E\+N\+R\+\_\+\+U\+S\+A\+R\+T6\+EN)) == R\+E\+S\+ET)}



在文件 stm32f4xx\+\_\+hal\+\_\+rcc.\+h 第 652 行定义.

\mbox{\Hypertarget{group__RCC__APB2__Peripheral__Clock__Enable__Disable__Status_ga639ccb1e63662b309fc875bc608aa7e6}\label{group__RCC__APB2__Peripheral__Clock__Enable__Disable__Status_ga639ccb1e63662b309fc875bc608aa7e6}} 
\index{APB2 Peripheral Clock Enable Disable Status@{APB2 Peripheral Clock Enable Disable Status}!\_\_HAL\_RCC\_USART6\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_USART6\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_USART6\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_USART6\_IS\_CLK\_ENABLED}!APB2 Peripheral Clock Enable Disable Status@{APB2 Peripheral Clock Enable Disable Status}}
\doxysubsubsection{\texorpdfstring{\_\_HAL\_RCC\_USART6\_IS\_CLK\_ENABLED}{\_\_HAL\_RCC\_USART6\_IS\_CLK\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+H\+A\+L\+\_\+\+R\+C\+C\+\_\+\+U\+S\+A\+R\+T6\+\_\+\+I\+S\+\_\+\+C\+L\+K\+\_\+\+E\+N\+A\+B\+L\+ED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~((R\+CC-\/$>$A\+P\+B2\+E\+NR \& (R\+C\+C\+\_\+\+A\+P\+B2\+E\+N\+R\+\_\+\+U\+S\+A\+R\+T6\+EN)) != R\+E\+S\+ET)}



在文件 stm32f4xx\+\_\+hal\+\_\+rcc.\+h 第 643 行定义.

