Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu May 25 13:07:38 2023
| Host         : DESKTOP-DQEUIAL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Timer_timing_summary_routed.rpt -pb Timer_timing_summary_routed.pb -rpx Timer_timing_summary_routed.rpx -warn_on_violation
| Design       : Timer
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     19          
LUTAR-1    Warning           LUT drives async reset alert    2           
TIMING-18  Warning           Missing input or output delay   18          
TIMING-20  Warning           Non-clocked latch               2           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (37)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (56)
5. checking no_input_delay (3)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (37)
-------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: c1/FSM_sequential_curr_st_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: c1/FSM_sequential_curr_st_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: c1/FSM_sequential_curr_st_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: d2/Q0_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: d2/Q1_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: d2/Q2_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: d3/Q0_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: d3/Q1_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: d3/Q2_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: f1/new_clk_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: f2/new_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (56)
-------------------------------------------------
 There are 56 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.223        0.000                      0                  152        0.258        0.000                      0                  152        4.500        0.000                       0                    92  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.223        0.000                      0                  152        0.258        0.000                      0                  152        4.500        0.000                       0                    92  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.223ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.258ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.223ns  (required time - arrival time)
  Source:                 f2/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f2/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.194ns  (logic 0.766ns (18.263%)  route 3.428ns (81.737%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.720     5.323    f2/clk_IBUF_BUFG
    SLICE_X6Y87          FDRE                                         r  f2/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y87          FDRE (Prop_fdre_C_Q)         0.518     5.841 r  f2/counter_reg[10]/Q
                         net (fo=2, routed)           1.423     7.264    f2/counter_reg_n_0_[10]
    SLICE_X5Y87          LUT6 (Prop_lut6_I0_O)        0.124     7.388 r  f2/counter[31]_i_5__0/O
                         net (fo=1, routed)           0.845     8.232    f2/counter[31]_i_5__0_n_0
    SLICE_X5Y87          LUT6 (Prop_lut6_I2_O)        0.124     8.356 r  f2/counter[31]_i_1__0/O
                         net (fo=33, routed)          1.161     9.517    f2/new_clk
    SLICE_X6Y90          FDRE                                         r  f2/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.601    15.024    f2/clk_IBUF_BUFG
    SLICE_X6Y90          FDRE                                         r  f2/counter_reg[21]/C
                         clock pessimism              0.276    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X6Y90          FDRE (Setup_fdre_C_R)       -0.524    14.740    f2/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.740    
                         arrival time                          -9.517    
  -------------------------------------------------------------------
                         slack                                  5.223    

Slack (MET) :             5.223ns  (required time - arrival time)
  Source:                 f2/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f2/counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.194ns  (logic 0.766ns (18.263%)  route 3.428ns (81.737%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.720     5.323    f2/clk_IBUF_BUFG
    SLICE_X6Y87          FDRE                                         r  f2/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y87          FDRE (Prop_fdre_C_Q)         0.518     5.841 r  f2/counter_reg[10]/Q
                         net (fo=2, routed)           1.423     7.264    f2/counter_reg_n_0_[10]
    SLICE_X5Y87          LUT6 (Prop_lut6_I0_O)        0.124     7.388 r  f2/counter[31]_i_5__0/O
                         net (fo=1, routed)           0.845     8.232    f2/counter[31]_i_5__0_n_0
    SLICE_X5Y87          LUT6 (Prop_lut6_I2_O)        0.124     8.356 r  f2/counter[31]_i_1__0/O
                         net (fo=33, routed)          1.161     9.517    f2/new_clk
    SLICE_X6Y90          FDRE                                         r  f2/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.601    15.024    f2/clk_IBUF_BUFG
    SLICE_X6Y90          FDRE                                         r  f2/counter_reg[22]/C
                         clock pessimism              0.276    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X6Y90          FDRE (Setup_fdre_C_R)       -0.524    14.740    f2/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         14.740    
                         arrival time                          -9.517    
  -------------------------------------------------------------------
                         slack                                  5.223    

Slack (MET) :             5.223ns  (required time - arrival time)
  Source:                 f2/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f2/counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.194ns  (logic 0.766ns (18.263%)  route 3.428ns (81.737%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.720     5.323    f2/clk_IBUF_BUFG
    SLICE_X6Y87          FDRE                                         r  f2/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y87          FDRE (Prop_fdre_C_Q)         0.518     5.841 r  f2/counter_reg[10]/Q
                         net (fo=2, routed)           1.423     7.264    f2/counter_reg_n_0_[10]
    SLICE_X5Y87          LUT6 (Prop_lut6_I0_O)        0.124     7.388 r  f2/counter[31]_i_5__0/O
                         net (fo=1, routed)           0.845     8.232    f2/counter[31]_i_5__0_n_0
    SLICE_X5Y87          LUT6 (Prop_lut6_I2_O)        0.124     8.356 r  f2/counter[31]_i_1__0/O
                         net (fo=33, routed)          1.161     9.517    f2/new_clk
    SLICE_X6Y90          FDRE                                         r  f2/counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.601    15.024    f2/clk_IBUF_BUFG
    SLICE_X6Y90          FDRE                                         r  f2/counter_reg[23]/C
                         clock pessimism              0.276    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X6Y90          FDRE (Setup_fdre_C_R)       -0.524    14.740    f2/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         14.740    
                         arrival time                          -9.517    
  -------------------------------------------------------------------
                         slack                                  5.223    

Slack (MET) :             5.223ns  (required time - arrival time)
  Source:                 f2/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f2/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.194ns  (logic 0.766ns (18.263%)  route 3.428ns (81.737%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.720     5.323    f2/clk_IBUF_BUFG
    SLICE_X6Y87          FDRE                                         r  f2/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y87          FDRE (Prop_fdre_C_Q)         0.518     5.841 r  f2/counter_reg[10]/Q
                         net (fo=2, routed)           1.423     7.264    f2/counter_reg_n_0_[10]
    SLICE_X5Y87          LUT6 (Prop_lut6_I0_O)        0.124     7.388 r  f2/counter[31]_i_5__0/O
                         net (fo=1, routed)           0.845     8.232    f2/counter[31]_i_5__0_n_0
    SLICE_X5Y87          LUT6 (Prop_lut6_I2_O)        0.124     8.356 r  f2/counter[31]_i_1__0/O
                         net (fo=33, routed)          1.161     9.517    f2/new_clk
    SLICE_X6Y90          FDRE                                         r  f2/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.601    15.024    f2/clk_IBUF_BUFG
    SLICE_X6Y90          FDRE                                         r  f2/counter_reg[24]/C
                         clock pessimism              0.276    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X6Y90          FDRE (Setup_fdre_C_R)       -0.524    14.740    f2/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.740    
                         arrival time                          -9.517    
  -------------------------------------------------------------------
                         slack                                  5.223    

Slack (MET) :             5.380ns  (required time - arrival time)
  Source:                 f1/counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.135ns  (logic 0.704ns (17.025%)  route 3.431ns (82.975%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.719     5.322    f1/clk_IBUF_BUFG
    SLICE_X5Y85          FDSE                                         r  f1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y85          FDSE (Prop_fdse_C_Q)         0.456     5.778 f  f1/counter_reg[0]/Q
                         net (fo=3, routed)           0.921     6.699    f1/counter[0]
    SLICE_X5Y85          LUT2 (Prop_lut2_I0_O)        0.124     6.823 r  f1/counter[31]_i_3/O
                         net (fo=1, routed)           1.089     7.912    f1/counter[31]_i_3_n_0
    SLICE_X5Y88          LUT6 (Prop_lut6_I0_O)        0.124     8.036 r  f1/counter[31]_i_1/O
                         net (fo=33, routed)          1.421     9.457    f1/new_clk
    SLICE_X7Y92          FDRE                                         r  f1/counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.602    15.025    f1/clk_IBUF_BUFG
    SLICE_X7Y92          FDRE                                         r  f1/counter_reg[29]/C
                         clock pessimism              0.276    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X7Y92          FDRE (Setup_fdre_C_R)       -0.429    14.836    f1/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                          -9.457    
  -------------------------------------------------------------------
                         slack                                  5.380    

Slack (MET) :             5.380ns  (required time - arrival time)
  Source:                 f1/counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.135ns  (logic 0.704ns (17.025%)  route 3.431ns (82.975%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.719     5.322    f1/clk_IBUF_BUFG
    SLICE_X5Y85          FDSE                                         r  f1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y85          FDSE (Prop_fdse_C_Q)         0.456     5.778 f  f1/counter_reg[0]/Q
                         net (fo=3, routed)           0.921     6.699    f1/counter[0]
    SLICE_X5Y85          LUT2 (Prop_lut2_I0_O)        0.124     6.823 r  f1/counter[31]_i_3/O
                         net (fo=1, routed)           1.089     7.912    f1/counter[31]_i_3_n_0
    SLICE_X5Y88          LUT6 (Prop_lut6_I0_O)        0.124     8.036 r  f1/counter[31]_i_1/O
                         net (fo=33, routed)          1.421     9.457    f1/new_clk
    SLICE_X7Y92          FDRE                                         r  f1/counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.602    15.025    f1/clk_IBUF_BUFG
    SLICE_X7Y92          FDRE                                         r  f1/counter_reg[30]/C
                         clock pessimism              0.276    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X7Y92          FDRE (Setup_fdre_C_R)       -0.429    14.836    f1/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                          -9.457    
  -------------------------------------------------------------------
                         slack                                  5.380    

Slack (MET) :             5.380ns  (required time - arrival time)
  Source:                 f1/counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.135ns  (logic 0.704ns (17.025%)  route 3.431ns (82.975%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.719     5.322    f1/clk_IBUF_BUFG
    SLICE_X5Y85          FDSE                                         r  f1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y85          FDSE (Prop_fdse_C_Q)         0.456     5.778 f  f1/counter_reg[0]/Q
                         net (fo=3, routed)           0.921     6.699    f1/counter[0]
    SLICE_X5Y85          LUT2 (Prop_lut2_I0_O)        0.124     6.823 r  f1/counter[31]_i_3/O
                         net (fo=1, routed)           1.089     7.912    f1/counter[31]_i_3_n_0
    SLICE_X5Y88          LUT6 (Prop_lut6_I0_O)        0.124     8.036 r  f1/counter[31]_i_1/O
                         net (fo=33, routed)          1.421     9.457    f1/new_clk
    SLICE_X7Y92          FDRE                                         r  f1/counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.602    15.025    f1/clk_IBUF_BUFG
    SLICE_X7Y92          FDRE                                         r  f1/counter_reg[31]/C
                         clock pessimism              0.276    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X7Y92          FDRE (Setup_fdre_C_R)       -0.429    14.836    f1/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                          -9.457    
  -------------------------------------------------------------------
                         slack                                  5.380    

Slack (MET) :             5.391ns  (required time - arrival time)
  Source:                 f2/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f2/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.028ns  (logic 0.766ns (19.017%)  route 3.262ns (80.983%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.720     5.323    f2/clk_IBUF_BUFG
    SLICE_X6Y87          FDRE                                         r  f2/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y87          FDRE (Prop_fdre_C_Q)         0.518     5.841 r  f2/counter_reg[10]/Q
                         net (fo=2, routed)           1.423     7.264    f2/counter_reg_n_0_[10]
    SLICE_X5Y87          LUT6 (Prop_lut6_I0_O)        0.124     7.388 r  f2/counter[31]_i_5__0/O
                         net (fo=1, routed)           0.845     8.232    f2/counter[31]_i_5__0_n_0
    SLICE_X5Y87          LUT6 (Prop_lut6_I2_O)        0.124     8.356 r  f2/counter[31]_i_1__0/O
                         net (fo=33, routed)          0.994     9.351    f2/new_clk
    SLICE_X6Y91          FDRE                                         r  f2/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.602    15.025    f2/clk_IBUF_BUFG
    SLICE_X6Y91          FDRE                                         r  f2/counter_reg[25]/C
                         clock pessimism              0.276    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X6Y91          FDRE (Setup_fdre_C_R)       -0.524    14.741    f2/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.741    
                         arrival time                          -9.351    
  -------------------------------------------------------------------
                         slack                                  5.391    

Slack (MET) :             5.391ns  (required time - arrival time)
  Source:                 f2/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f2/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.028ns  (logic 0.766ns (19.017%)  route 3.262ns (80.983%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.720     5.323    f2/clk_IBUF_BUFG
    SLICE_X6Y87          FDRE                                         r  f2/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y87          FDRE (Prop_fdre_C_Q)         0.518     5.841 r  f2/counter_reg[10]/Q
                         net (fo=2, routed)           1.423     7.264    f2/counter_reg_n_0_[10]
    SLICE_X5Y87          LUT6 (Prop_lut6_I0_O)        0.124     7.388 r  f2/counter[31]_i_5__0/O
                         net (fo=1, routed)           0.845     8.232    f2/counter[31]_i_5__0_n_0
    SLICE_X5Y87          LUT6 (Prop_lut6_I2_O)        0.124     8.356 r  f2/counter[31]_i_1__0/O
                         net (fo=33, routed)          0.994     9.351    f2/new_clk
    SLICE_X6Y91          FDRE                                         r  f2/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.602    15.025    f2/clk_IBUF_BUFG
    SLICE_X6Y91          FDRE                                         r  f2/counter_reg[26]/C
                         clock pessimism              0.276    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X6Y91          FDRE (Setup_fdre_C_R)       -0.524    14.741    f2/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.741    
                         arrival time                          -9.351    
  -------------------------------------------------------------------
                         slack                                  5.391    

Slack (MET) :             5.391ns  (required time - arrival time)
  Source:                 f2/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f2/counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.028ns  (logic 0.766ns (19.017%)  route 3.262ns (80.983%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.323ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.720     5.323    f2/clk_IBUF_BUFG
    SLICE_X6Y87          FDRE                                         r  f2/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y87          FDRE (Prop_fdre_C_Q)         0.518     5.841 r  f2/counter_reg[10]/Q
                         net (fo=2, routed)           1.423     7.264    f2/counter_reg_n_0_[10]
    SLICE_X5Y87          LUT6 (Prop_lut6_I0_O)        0.124     7.388 r  f2/counter[31]_i_5__0/O
                         net (fo=1, routed)           0.845     8.232    f2/counter[31]_i_5__0_n_0
    SLICE_X5Y87          LUT6 (Prop_lut6_I2_O)        0.124     8.356 r  f2/counter[31]_i_1__0/O
                         net (fo=33, routed)          0.994     9.351    f2/new_clk
    SLICE_X6Y91          FDRE                                         r  f2/counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.602    15.025    f2/clk_IBUF_BUFG
    SLICE_X6Y91          FDRE                                         r  f2/counter_reg[27]/C
                         clock pessimism              0.276    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X6Y91          FDRE (Setup_fdre_C_R)       -0.524    14.741    f2/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         14.741    
                         arrival time                          -9.351    
  -------------------------------------------------------------------
                         slack                                  5.391    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 d3/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d3/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.141ns (41.213%)  route 0.201ns (58.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.600     1.519    d3/clk_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  d3/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y86          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  d3/Q2_reg/Q
                         net (fo=5, routed)           0.201     1.861    d3/Q2
    SLICE_X1Y89          FDRE                                         r  d3/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.875     2.040    d3/clk_IBUF_BUFG
    SLICE_X1Y89          FDRE                                         r  d3/Q1_reg/C
                         clock pessimism             -0.502     1.537    
    SLICE_X1Y89          FDRE (Hold_fdre_C_D)         0.066     1.603    d3/Q1_reg
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 f2/counter_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f2/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.299ns (73.219%)  route 0.109ns (26.782%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.599     1.518    f2/clk_IBUF_BUFG
    SLICE_X5Y86          FDSE                                         r  f2/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y86          FDSE (Prop_fdse_C_Q)         0.141     1.659 r  f2/counter_reg[0]/Q
                         net (fo=3, routed)           0.109     1.769    f2/counter_reg_n_0_[0]
    SLICE_X6Y85          CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.158     1.927 r  f2/counter_reg[4]_i_1__1/O[0]
                         net (fo=1, routed)           0.000     1.927    f2/counter_reg[4]_i_1__1_n_7
    SLICE_X6Y85          FDRE                                         r  f2/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.869     2.034    f2/clk_IBUF_BUFG
    SLICE_X6Y85          FDRE                                         r  f2/counter_reg[1]/C
                         clock pessimism             -0.500     1.533    
    SLICE_X6Y85          FDRE (Hold_fdre_C_D)         0.134     1.667    f2/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 f1/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.601     1.520    f1/clk_IBUF_BUFG
    SLICE_X7Y89          FDRE                                         r  f1/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y89          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  f1/counter_reg[20]/Q
                         net (fo=2, routed)           0.120     1.782    f1/counter[20]
    SLICE_X7Y89          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.890 r  f1/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.890    f1/p_1_in[20]
    SLICE_X7Y89          FDRE                                         r  f1/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.872     2.037    f1/clk_IBUF_BUFG
    SLICE_X7Y89          FDRE                                         r  f1/counter_reg[20]/C
                         clock pessimism             -0.516     1.520    
    SLICE_X7Y89          FDRE (Hold_fdre_C_D)         0.105     1.625    f1/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 f1/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.599     1.518    f1/clk_IBUF_BUFG
    SLICE_X7Y85          FDRE                                         r  f1/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  f1/counter_reg[4]/Q
                         net (fo=2, routed)           0.120     1.780    f1/counter[4]
    SLICE_X7Y85          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.888 r  f1/counter_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.888    f1/p_1_in[4]
    SLICE_X7Y85          FDRE                                         r  f1/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.869     2.034    f1/clk_IBUF_BUFG
    SLICE_X7Y85          FDRE                                         r  f1/counter_reg[4]/C
                         clock pessimism             -0.515     1.518    
    SLICE_X7Y85          FDRE (Hold_fdre_C_D)         0.105     1.623    f1/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 f1/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.599     1.518    f1/clk_IBUF_BUFG
    SLICE_X7Y86          FDRE                                         r  f1/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  f1/counter_reg[8]/Q
                         net (fo=2, routed)           0.120     1.780    f1/counter[8]
    SLICE_X7Y86          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.888 r  f1/counter_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.888    f1/p_1_in[8]
    SLICE_X7Y86          FDRE                                         r  f1/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.869     2.034    f1/clk_IBUF_BUFG
    SLICE_X7Y86          FDRE                                         r  f1/counter_reg[8]/C
                         clock pessimism             -0.515     1.518    
    SLICE_X7Y86          FDRE (Hold_fdre_C_D)         0.105     1.623    f1/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 f1/counter_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.602     1.521    f1/clk_IBUF_BUFG
    SLICE_X7Y91          FDRE                                         r  f1/counter_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  f1/counter_reg[28]/Q
                         net (fo=2, routed)           0.120     1.783    f1/counter[28]
    SLICE_X7Y91          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.891 r  f1/counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.891    f1/p_1_in[28]
    SLICE_X7Y91          FDRE                                         r  f1/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.873     2.038    f1/clk_IBUF_BUFG
    SLICE_X7Y91          FDRE                                         r  f1/counter_reg[28]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X7Y91          FDRE (Hold_fdre_C_D)         0.105     1.626    f1/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 f1/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.600     1.519    f1/clk_IBUF_BUFG
    SLICE_X7Y87          FDRE                                         r  f1/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y87          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  f1/counter_reg[12]/Q
                         net (fo=2, routed)           0.120     1.781    f1/counter[12]
    SLICE_X7Y87          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.889 r  f1/counter_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.889    f1/p_1_in[12]
    SLICE_X7Y87          FDRE                                         r  f1/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.870     2.035    f1/clk_IBUF_BUFG
    SLICE_X7Y87          FDRE                                         r  f1/counter_reg[12]/C
                         clock pessimism             -0.515     1.519    
    SLICE_X7Y87          FDRE (Hold_fdre_C_D)         0.105     1.624    f1/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 f1/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.601     1.520    f1/clk_IBUF_BUFG
    SLICE_X7Y88          FDRE                                         r  f1/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y88          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  f1/counter_reg[16]/Q
                         net (fo=2, routed)           0.120     1.782    f1/counter[16]
    SLICE_X7Y88          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.890 r  f1/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.890    f1/p_1_in[16]
    SLICE_X7Y88          FDRE                                         r  f1/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.872     2.037    f1/clk_IBUF_BUFG
    SLICE_X7Y88          FDRE                                         r  f1/counter_reg[16]/C
                         clock pessimism             -0.516     1.520    
    SLICE_X7Y88          FDRE (Hold_fdre_C_D)         0.105     1.625    f1/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 f1/counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.602     1.521    f1/clk_IBUF_BUFG
    SLICE_X7Y90          FDRE                                         r  f1/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  f1/counter_reg[24]/Q
                         net (fo=2, routed)           0.120     1.783    f1/counter[24]
    SLICE_X7Y90          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.891 r  f1/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.891    f1/p_1_in[24]
    SLICE_X7Y90          FDRE                                         r  f1/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.873     2.038    f1/clk_IBUF_BUFG
    SLICE_X7Y90          FDRE                                         r  f1/counter_reg[24]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X7Y90          FDRE (Hold_fdre_C_D)         0.105     1.626    f1/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 f2/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f2/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.602     1.521    f2/clk_IBUF_BUFG
    SLICE_X6Y90          FDRE                                         r  f2/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y90          FDRE (Prop_fdre_C_Q)         0.164     1.685 r  f2/counter_reg[23]/Q
                         net (fo=2, routed)           0.127     1.812    f2/counter_reg_n_0_[23]
    SLICE_X6Y90          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.922 r  f2/counter_reg[24]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.922    f2/counter_reg[24]_i_1__0_n_5
    SLICE_X6Y90          FDRE                                         r  f2/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.873     2.038    f2/clk_IBUF_BUFG
    SLICE_X6Y90          FDRE                                         r  f2/counter_reg[23]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X6Y90          FDRE (Hold_fdre_C_D)         0.134     1.655    f2/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y86     c3/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y88     c3/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y88     c3/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y89     c3/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y89     c3/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y89     c3/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y89     c3/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y86     c3/counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y86     c3/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y86     c3/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y86     c3/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y88     c3/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y88     c3/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y88     c3/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y88     c3/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y89     c3/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y89     c3/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y89     c3/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y89     c3/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y86     c3/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y86     c3/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y88     c3/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y88     c3/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y88     c3/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y88     c3/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y89     c3/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y89     c3/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y89     c3/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y89     c3/counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            61 Endpoints
Min Delay            61 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 c2/C3/digit_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cathodes[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.820ns  (logic 4.551ns (46.348%)  route 5.269ns (53.652%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDCE                         0.000     0.000 r  c2/C3/digit_reg[3]/C
    SLICE_X2Y92          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  c2/C3/digit_reg[3]/Q
                         net (fo=8, routed)           1.167     1.685    c2/C2/cathodes_OBUF[1]_inst_i_1_0[5]
    SLICE_X0Y92          LUT6 (Prop_lut6_I5_O)        0.124     1.809 f  c2/C2/cathodes_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.979     2.788    c2/C2/cathodes_OBUF[6]_inst_i_2_n_0
    SLICE_X1Y89          LUT4 (Prop_lut4_I0_O)        0.152     2.940 r  c2/C2/cathodes_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.123     6.063    cathodes_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.757     9.820 r  cathodes_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.820    cathodes[5]
    R10                                                               r  cathodes[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c2/C3/digit_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cathodes[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.331ns  (logic 4.327ns (46.367%)  route 5.005ns (53.633%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDCE                         0.000     0.000 r  c2/C3/digit_reg[3]/C
    SLICE_X2Y92          FDCE (Prop_fdce_C_Q)         0.518     0.518 f  c2/C3/digit_reg[3]/Q
                         net (fo=8, routed)           1.167     1.685    c2/C2/cathodes_OBUF[1]_inst_i_1_0[5]
    SLICE_X0Y92          LUT6 (Prop_lut6_I5_O)        0.124     1.809 r  c2/C2/cathodes_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.317     3.126    c2/C2/cathodes_OBUF[6]_inst_i_2_n_0
    SLICE_X1Y88          LUT4 (Prop_lut4_I0_O)        0.124     3.250 r  c2/C2/cathodes_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.521     5.771    cathodes_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.561     9.331 r  cathodes_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.331    cathodes[1]
    T11                                                               r  cathodes[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c2/C2/digit_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cathodes[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.325ns  (logic 4.281ns (45.908%)  route 5.044ns (54.092%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE                         0.000     0.000 r  c2/C2/digit_reg[0]/C
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  c2/C2/digit_reg[0]/Q
                         net (fo=8, routed)           0.840     1.296    c2/C2/nr[4]
    SLICE_X0Y92          LUT6 (Prop_lut6_I0_O)        0.124     1.420 r  c2/C2/cathodes_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.257     2.678    c2/C2/cathodes_OBUF[6]_inst_i_3_n_0
    SLICE_X1Y88          LUT4 (Prop_lut4_I1_O)        0.124     2.802 r  c2/C2/cathodes_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.946     5.748    cathodes_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.577     9.325 r  cathodes_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.325    cathodes[6]
    T10                                                               r  cathodes[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c2/C3/digit_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cathodes[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.165ns  (logic 4.530ns (49.422%)  route 4.636ns (50.578%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDCE                         0.000     0.000 r  c2/C3/digit_reg[3]/C
    SLICE_X2Y92          FDCE (Prop_fdce_C_Q)         0.518     0.518 f  c2/C3/digit_reg[3]/Q
                         net (fo=8, routed)           1.167     1.685    c2/C2/cathodes_OBUF[1]_inst_i_1_0[5]
    SLICE_X0Y92          LUT6 (Prop_lut6_I5_O)        0.124     1.809 r  c2/C2/cathodes_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.317     3.126    c2/C2/cathodes_OBUF[6]_inst_i_2_n_0
    SLICE_X1Y88          LUT4 (Prop_lut4_I1_O)        0.152     3.278 r  c2/C2/cathodes_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.152     5.430    cathodes_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.736     9.165 r  cathodes_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.165    cathodes[2]
    P15                                                               r  cathodes[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c2/C3/digit_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cathodes[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.603ns  (logic 4.316ns (50.173%)  route 4.286ns (49.827%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDCE                         0.000     0.000 r  c2/C3/digit_reg[3]/C
    SLICE_X2Y92          FDCE (Prop_fdce_C_Q)         0.518     0.518 f  c2/C3/digit_reg[3]/Q
                         net (fo=8, routed)           1.167     1.685    c2/C2/cathodes_OBUF[1]_inst_i_1_0[5]
    SLICE_X0Y92          LUT6 (Prop_lut6_I5_O)        0.124     1.809 r  c2/C2/cathodes_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.740     2.549    c2/C2/cathodes_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y91          LUT4 (Prop_lut4_I3_O)        0.124     2.673 r  c2/C2/cathodes_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.380     5.052    cathodes_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550     8.603 r  cathodes_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.603    cathodes[3]
    K13                                                               r  cathodes[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c2/C3/digit_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cathodes[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.323ns  (logic 4.487ns (53.914%)  route 3.836ns (46.086%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDCE                         0.000     0.000 r  c2/C3/digit_reg[3]/C
    SLICE_X2Y92          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  c2/C3/digit_reg[3]/Q
                         net (fo=8, routed)           1.167     1.685    c2/C2/cathodes_OBUF[1]_inst_i_1_0[5]
    SLICE_X0Y92          LUT6 (Prop_lut6_I5_O)        0.124     1.809 f  c2/C2/cathodes_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.740     2.549    c2/C2/cathodes_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y91          LUT4 (Prop_lut4_I0_O)        0.150     2.699 r  c2/C2/cathodes_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.929     4.628    cathodes_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.695     8.323 r  cathodes_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.323    cathodes[4]
    K16                                                               r  cathodes[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c2/C3/digit_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cathodes[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.160ns  (logic 4.303ns (52.734%)  route 3.857ns (47.266%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          FDCE                         0.000     0.000 r  c2/C3/digit_reg[3]/C
    SLICE_X2Y92          FDCE (Prop_fdce_C_Q)         0.518     0.518 f  c2/C3/digit_reg[3]/Q
                         net (fo=8, routed)           1.167     1.685    c2/C2/cathodes_OBUF[1]_inst_i_1_0[5]
    SLICE_X0Y92          LUT6 (Prop_lut6_I5_O)        0.124     1.809 r  c2/C2/cathodes_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.979     2.788    c2/C2/cathodes_OBUF[6]_inst_i_2_n_0
    SLICE_X1Y89          LUT4 (Prop_lut4_I0_O)        0.124     2.912 r  c2/C2/cathodes_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.712     4.623    cathodes_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.537     8.160 r  cathodes_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.160    cathodes[0]
    L18                                                               r  cathodes[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c1/FSM_sequential_curr_st_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            alarm_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.716ns  (logic 4.392ns (56.923%)  route 3.324ns (43.077%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDCE                         0.000     0.000 r  c1/FSM_sequential_curr_st_reg[1]/C
    SLICE_X2Y91          FDCE (Prop_fdce_C_Q)         0.518     0.518 f  c1/FSM_sequential_curr_st_reg[1]/Q
                         net (fo=16, routed)          0.852     1.370    c1/Q[1]
    SLICE_X1Y92          LUT3 (Prop_lut3_I2_O)        0.152     1.522 r  c1/alarm_out_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.472     3.994    alarm_out_OBUF
    H17                  OBUF (Prop_obuf_I_O)         3.722     7.716 r  alarm_out_OBUF_inst/O
                         net (fo=0)                   0.000     7.716    alarm_out
    H17                                                               r  alarm_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c1/FSM_sequential_curr_st_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            c2/C3/digit_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.849ns  (logic 1.042ns (21.490%)  route 3.807ns (78.510%))
  Logic Levels:           5  (FDCE=1 LUT3=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDCE                         0.000     0.000 r  c1/FSM_sequential_curr_st_reg[1]/C
    SLICE_X2Y91          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  c1/FSM_sequential_curr_st_reg[1]/Q
                         net (fo=16, routed)          0.770     1.288    c1/Q[1]
    SLICE_X2Y92          LUT3 (Prop_lut3_I2_O)        0.124     1.412 r  c1/digit[3]_i_4__2/O
                         net (fo=8, routed)           0.536     1.948    c2/C1/digit_reg[2]_0
    SLICE_X3Y92          LUT6 (Prop_lut6_I1_O)        0.124     2.072 f  c2/C1/digit[3]_i_3__0/O
                         net (fo=3, routed)           0.819     2.891    c2/C2/digit_reg[0]_3
    SLICE_X1Y92          LUT6 (Prop_lut6_I0_O)        0.124     3.015 f  c2/C2/digit[3]_i_3/O
                         net (fo=2, routed)           1.005     4.019    c1/digit_reg[0]_0
    SLICE_X1Y93          LUT5 (Prop_lut5_I3_O)        0.152     4.171 r  c1/digit[3]_i_1__1/O
                         net (fo=4, routed)           0.677     4.849    c2/C3/digit_reg[0]_1[0]
    SLICE_X1Y93          FDCE                                         r  c2/C3/digit_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c1/FSM_sequential_curr_st_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            c1/FSM_sequential_curr_st_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.692ns  (logic 1.271ns (27.087%)  route 3.421ns (72.913%))
  Logic Levels:           5  (FDCE=1 LUT3=1 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y91          FDCE                         0.000     0.000 r  c1/FSM_sequential_curr_st_reg[2]/C
    SLICE_X2Y91          FDCE (Prop_fdce_C_Q)         0.518     0.518 f  c1/FSM_sequential_curr_st_reg[2]/Q
                         net (fo=17, routed)          0.733     1.251    c1/Q[2]
    SLICE_X2Y91          LUT3 (Prop_lut3_I1_O)        0.150     1.401 f  c1/digit[2]_i_2/O
                         net (fo=7, routed)           0.911     2.312    c2/C4/FSM_sequential_curr_st[0]_i_2_0
    SLICE_X3Y91          LUT5 (Prop_lut5_I2_O)        0.355     2.667 r  c2/C4/FSM_sequential_curr_st[2]_i_10/O
                         net (fo=2, routed)           0.815     3.482    c2/C4/digit_reg[2]_0
    SLICE_X3Y90          LUT6 (Prop_lut6_I5_O)        0.124     3.606 f  c2/C4/FSM_sequential_curr_st[2]_i_4/O
                         net (fo=3, routed)           0.962     4.568    d1/FSM_sequential_curr_st_reg[0]_0
    SLICE_X2Y91          LUT6 (Prop_lut6_I2_O)        0.124     4.692 r  d1/FSM_sequential_curr_st[0]_i_1/O
                         net (fo=1, routed)           0.000     4.692    c1/D[0]
    SLICE_X2Y91          FDCE                                         r  c1/FSM_sequential_curr_st_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 c2/C2/digit_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            c2/C2/digit_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.290ns  (logic 0.186ns (64.187%)  route 0.104ns (35.813%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDCE                         0.000     0.000 r  c2/C2/digit_reg[3]/C
    SLICE_X1Y91          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  c2/C2/digit_reg[3]/Q
                         net (fo=7, routed)           0.104     0.245    c2/C2/nr[7]
    SLICE_X0Y91          LUT6 (Prop_lut6_I2_O)        0.045     0.290 r  c2/C2/digit[1]_i_1/O
                         net (fo=1, routed)           0.000     0.290    c2/C2/digit[1]_i_1_n_0
    SLICE_X0Y91          FDCE                                         r  c2/C2/digit_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c2/C2/digit_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            c2/C2/digit_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.186ns (63.031%)  route 0.109ns (36.969%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDCE                         0.000     0.000 r  c2/C2/digit_reg[1]/C
    SLICE_X0Y91          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  c2/C2/digit_reg[1]/Q
                         net (fo=7, routed)           0.109     0.250    c2/C2/Q[0]
    SLICE_X1Y91          LUT6 (Prop_lut6_I4_O)        0.045     0.295 r  c2/C2/digit[3]_i_2/O
                         net (fo=1, routed)           0.000     0.295    c2/C2/digit[3]_i_2_n_0
    SLICE_X1Y91          FDCE                                         r  c2/C2/digit_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c2/C2/digit_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            c2/C2/digit_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.186ns (54.707%)  route 0.154ns (45.293%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDCE                         0.000     0.000 r  c2/C2/digit_reg[2]/C
    SLICE_X0Y91          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  c2/C2/digit_reg[2]/Q
                         net (fo=7, routed)           0.154     0.295    c2/C2/nr[6]
    SLICE_X0Y91          LUT6 (Prop_lut6_I5_O)        0.045     0.340 r  c2/C2/digit[2]_i_1/O
                         net (fo=1, routed)           0.000     0.340    c2/C2/digit[2]_i_1_n_0
    SLICE_X0Y91          FDCE                                         r  c2/C2/digit_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c2/C3/digit_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            c2/C3/digit_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.186ns (54.490%)  route 0.155ns (45.510%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDCE                         0.000     0.000 r  c2/C3/digit_reg[0]/C
    SLICE_X1Y93          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  c2/C3/digit_reg[0]/Q
                         net (fo=9, routed)           0.155     0.296    c2/C3/Q[0]
    SLICE_X2Y92          LUT6 (Prop_lut6_I4_O)        0.045     0.341 r  c2/C3/digit[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.341    c2/C3/digit[1]_i_1__0_n_0
    SLICE_X2Y92          FDCE                                         r  c2/C3/digit_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c2/C3/digit_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            c2/C3/digit_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.343ns  (logic 0.186ns (54.173%)  route 0.157ns (45.827%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDCE                         0.000     0.000 r  c2/C3/digit_reg[0]/C
    SLICE_X1Y93          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  c2/C3/digit_reg[0]/Q
                         net (fo=9, routed)           0.157     0.298    c2/C3/Q[0]
    SLICE_X2Y92          LUT6 (Prop_lut6_I4_O)        0.045     0.343 r  c2/C3/digit[3]_i_2__0/O
                         net (fo=1, routed)           0.000     0.343    c2/C3/digit[3]_i_2__0_n_0
    SLICE_X2Y92          FDCE                                         r  c2/C3/digit_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c2/C1/digit_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            c2/C1/digit_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.209ns (56.430%)  route 0.161ns (43.570%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDCE                         0.000     0.000 r  c2/C1/digit_reg[1]/C
    SLICE_X2Y93          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  c2/C1/digit_reg[1]/Q
                         net (fo=8, routed)           0.161     0.325    c2/C1/nr[1]
    SLICE_X2Y93          LUT6 (Prop_lut6_I2_O)        0.045     0.370 r  c2/C1/digit[1]_i_1__2/O
                         net (fo=1, routed)           0.000     0.370    c2/C1/digit[1]_i_1__2_n_0
    SLICE_X2Y93          FDCE                                         r  c2/C1/digit_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c2/C4/digit_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            c2/C4/digit_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.374ns  (logic 0.186ns (49.759%)  route 0.188ns (50.241%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE                         0.000     0.000 r  c2/C4/digit_reg[3]/C
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  c2/C4/digit_reg[3]/Q
                         net (fo=6, routed)           0.188     0.329    c2/C4/Q[3]
    SLICE_X0Y93          LUT5 (Prop_lut5_I1_O)        0.045     0.374 r  c2/C4/digit[1]_i_1__1/O
                         net (fo=1, routed)           0.000     0.374    c2/C4/digit[1]_i_1__1_n_0
    SLICE_X0Y93          FDCE                                         r  c2/C4/digit_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c2/C4/digit_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            c2/C4/digit_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.226ns (59.842%)  route 0.152ns (40.158%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE                         0.000     0.000 r  c2/C4/digit_reg[2]/C
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  c2/C4/digit_reg[2]/Q
                         net (fo=6, routed)           0.152     0.280    c2/C4/Q[2]
    SLICE_X0Y93          LUT5 (Prop_lut5_I4_O)        0.098     0.378 r  c2/C4/digit[3]_i_2__1/O
                         net (fo=1, routed)           0.000     0.378    c2/C4/digit[3]_i_2__1_n_0
    SLICE_X0Y93          FDCE                                         r  c2/C4/digit_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c2/C4/digit_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            c2/C4/digit_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.378ns  (logic 0.190ns (50.291%)  route 0.188ns (49.709%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDCE                         0.000     0.000 r  c2/C4/digit_reg[3]/C
    SLICE_X0Y93          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  c2/C4/digit_reg[3]/Q
                         net (fo=6, routed)           0.188     0.329    c2/C4/Q[3]
    SLICE_X0Y93          LUT5 (Prop_lut5_I1_O)        0.049     0.378 r  c2/C4/digit[2]_i_1__1/O
                         net (fo=1, routed)           0.000     0.378    c2/C4/digit[2]_i_1__1_n_0
    SLICE_X0Y93          FDCE                                         r  c2/C4/digit_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c2/C2/digit_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            c2/C2/digit_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.186ns (48.581%)  route 0.197ns (51.419%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDCE                         0.000     0.000 r  c2/C2/digit_reg[0]/C
    SLICE_X0Y92          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  c2/C2/digit_reg[0]/Q
                         net (fo=8, routed)           0.197     0.338    c2/C2/nr[4]
    SLICE_X0Y92          LUT1 (Prop_lut1_I0_O)        0.045     0.383 r  c2/C2/digit[0]_i_1__0/O
                         net (fo=1, routed)           0.000     0.383    c2/C2/digit[0]_i_1__0_n_0
    SLICE_X0Y92          FDCE                                         r  c2/C2/digit_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 c3/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.683ns  (logic 4.281ns (44.212%)  route 5.402ns (55.788%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.723     5.326    c3/clk_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  c3/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  c3/counter_reg[14]/Q
                         net (fo=9, routed)           1.198     6.980    c2/C2/p_0_in[0]
    SLICE_X0Y92          LUT6 (Prop_lut6_I4_O)        0.124     7.104 r  c2/C2/cathodes_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.257     8.361    c2/C2/cathodes_OBUF[6]_inst_i_3_n_0
    SLICE_X1Y88          LUT4 (Prop_lut4_I1_O)        0.124     8.485 r  c2/C2/cathodes_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.946    11.432    cathodes_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.577    15.009 r  cathodes_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.009    cathodes[6]
    T10                                                               r  cathodes[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c3/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.599ns  (logic 4.489ns (46.769%)  route 5.110ns (53.231%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.723     5.326    c3/clk_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  c3/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  c3/counter_reg[14]/Q
                         net (fo=9, routed)           1.026     6.808    c2/C2/p_0_in[0]
    SLICE_X1Y92          LUT6 (Prop_lut6_I4_O)        0.124     6.932 f  c2/C2/cathodes_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.960     7.892    c2/C2/cathodes_OBUF[6]_inst_i_5_n_0
    SLICE_X1Y89          LUT4 (Prop_lut4_I3_O)        0.152     8.044 r  c2/C2/cathodes_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.123    11.167    cathodes_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.757    14.925 r  cathodes_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.925    cathodes[5]
    R10                                                               r  cathodes[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c3/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.242ns  (logic 4.265ns (46.145%)  route 4.977ns (53.855%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.723     5.326    c3/clk_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  c3/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  c3/counter_reg[14]/Q
                         net (fo=9, routed)           1.198     6.980    c2/C2/p_0_in[0]
    SLICE_X0Y92          LUT6 (Prop_lut6_I4_O)        0.124     7.104 r  c2/C2/cathodes_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.258     8.362    c2/C2/cathodes_OBUF[6]_inst_i_3_n_0
    SLICE_X1Y88          LUT4 (Prop_lut4_I1_O)        0.124     8.486 r  c2/C2/cathodes_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.521    11.007    cathodes_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.561    14.568 r  cathodes_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.568    cathodes[1]
    T11                                                               r  cathodes[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c3/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.076ns  (logic 4.468ns (49.225%)  route 4.608ns (50.775%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.723     5.326    c3/clk_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  c3/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  c3/counter_reg[14]/Q
                         net (fo=9, routed)           1.198     6.980    c2/C2/p_0_in[0]
    SLICE_X0Y92          LUT6 (Prop_lut6_I4_O)        0.124     7.104 r  c2/C2/cathodes_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           1.258     8.362    c2/C2/cathodes_OBUF[6]_inst_i_3_n_0
    SLICE_X1Y88          LUT4 (Prop_lut4_I0_O)        0.152     8.514 r  c2/C2/cathodes_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.152    10.666    cathodes_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.736    14.401 r  cathodes_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.401    cathodes[2]
    P15                                                               r  cathodes[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c3/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.667ns  (logic 4.254ns (49.088%)  route 4.412ns (50.912%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.723     5.326    c3/clk_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  c3/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  c3/counter_reg[14]/Q
                         net (fo=9, routed)           1.198     6.980    c2/C2/p_0_in[0]
    SLICE_X0Y92          LUT6 (Prop_lut6_I4_O)        0.124     7.104 r  c2/C2/cathodes_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.835     7.938    c2/C2/cathodes_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y91          LUT4 (Prop_lut4_I2_O)        0.124     8.062 r  c2/C2/cathodes_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.380    10.442    cathodes_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    13.992 r  cathodes_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.992    cathodes[3]
    K13                                                               r  cathodes[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c3/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.389ns  (logic 4.427ns (52.775%)  route 3.962ns (47.225%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.723     5.326    c3/clk_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  c3/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  c3/counter_reg[14]/Q
                         net (fo=9, routed)           1.198     6.980    c2/C2/p_0_in[0]
    SLICE_X0Y92          LUT6 (Prop_lut6_I4_O)        0.124     7.104 f  c2/C2/cathodes_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.835     7.938    c2/C2/cathodes_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y91          LUT4 (Prop_lut4_I2_O)        0.152     8.090 r  c2/C2/cathodes_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.929    10.019    cathodes_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.695    13.714 r  cathodes_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.714    cathodes[4]
    K16                                                               r  cathodes[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c3/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodes[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.255ns  (logic 4.154ns (50.324%)  route 4.101ns (49.676%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.723     5.326    c3/clk_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  c3/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  c3/counter_reg[14]/Q
                         net (fo=9, routed)           1.125     6.907    c3/p_0_in[0]
    SLICE_X0Y94          LUT2 (Prop_lut2_I0_O)        0.124     7.031 r  c3/anodes_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.976    10.007    anodes_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574    13.581 r  anodes_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.581    anodes[2]
    T9                                                                r  anodes[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c3/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cathodes[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.940ns  (logic 4.241ns (53.420%)  route 3.698ns (46.580%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.723     5.326    c3/clk_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  c3/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  c3/counter_reg[14]/Q
                         net (fo=9, routed)           1.026     6.808    c2/C2/p_0_in[0]
    SLICE_X1Y92          LUT6 (Prop_lut6_I4_O)        0.124     6.932 r  c2/C2/cathodes_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.960     7.892    c2/C2/cathodes_OBUF[6]_inst_i_5_n_0
    SLICE_X1Y89          LUT4 (Prop_lut4_I3_O)        0.124     8.016 r  c2/C2/cathodes_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.712     9.728    cathodes_OBUF[0]
    L18                  OBUF (Prop_obuf_I_O)         3.537    13.265 r  cathodes_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.265    cathodes[0]
    L18                                                               r  cathodes[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c3/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodes[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.774ns  (logic 4.368ns (56.190%)  route 3.406ns (43.810%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.723     5.326    c3/clk_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  c3/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.456     5.782 f  c3/counter_reg[14]/Q
                         net (fo=9, routed)           1.125     6.907    c3/p_0_in[0]
    SLICE_X0Y94          LUT2 (Prop_lut2_I0_O)        0.152     7.059 r  c3/anodes_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.281     9.339    anodes_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.760    13.099 r  anodes_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.099    anodes[3]
    J14                                                               r  anodes[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c3/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodes[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.565ns  (logic 4.346ns (57.442%)  route 3.220ns (42.558%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.723     5.326    c3/clk_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  c3/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  c3/counter_reg[15]/Q
                         net (fo=9, routed)           1.149     6.931    c3/p_0_in[1]
    SLICE_X0Y94          LUT2 (Prop_lut2_I1_O)        0.152     7.083 r  c3/anodes_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.070     9.153    anodes_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.738    12.891 r  anodes_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.891    anodes[0]
    J17                                                               r  anodes[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 d3/Q0_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/FSM_sequential_curr_st_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.527ns  (logic 0.231ns (43.804%)  route 0.296ns (56.196%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.602     1.521    d3/clk_IBUF_BUFG
    SLICE_X1Y89          FDRE                                         r  d3/Q0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.141     1.662 f  d3/Q0_reg/Q
                         net (fo=4, routed)           0.180     1.842    d3/Q0
    SLICE_X2Y89          LUT6 (Prop_lut6_I2_O)        0.045     1.887 r  d3/FSM_sequential_curr_st[2]_i_3/O
                         net (fo=1, routed)           0.116     2.004    c1/FSM_sequential_curr_st_reg[2]_3
    SLICE_X2Y91          LUT6 (Prop_lut6_I1_O)        0.045     2.049 r  c1/FSM_sequential_curr_st[2]_i_1/O
                         net (fo=1, routed)           0.000     2.049    c1/next_st__0[2]
    SLICE_X2Y91          FDCE                                         r  c1/FSM_sequential_curr_st_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d3/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/FSM_sequential_curr_st_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.591ns  (logic 0.231ns (39.095%)  route 0.360ns (60.905%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.602     1.521    d3/clk_IBUF_BUFG
    SLICE_X1Y89          FDRE                                         r  d3/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  d3/Q1_reg/Q
                         net (fo=5, routed)           0.165     1.827    d3/Q1
    SLICE_X2Y89          LUT6 (Prop_lut6_I1_O)        0.045     1.872 r  d3/FSM_sequential_curr_st[1]_i_3/O
                         net (fo=3, routed)           0.195     2.067    c1/FSM_sequential_curr_st_reg[1]_2
    SLICE_X2Y91          LUT5 (Prop_lut5_I3_O)        0.045     2.112 r  c1/FSM_sequential_curr_st[1]_i_1/O
                         net (fo=1, routed)           0.000     2.112    c1/next_st__0[1]
    SLICE_X2Y91          FDCE                                         r  c1/FSM_sequential_curr_st_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d3/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/FSM_sequential_curr_st_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.625ns  (logic 0.186ns (29.781%)  route 0.439ns (70.219%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.602     1.521    d3/clk_IBUF_BUFG
    SLICE_X1Y89          FDRE                                         r  d3/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.141     1.662 f  d3/Q1_reg/Q
                         net (fo=5, routed)           0.161     1.823    d2/Q1_1
    SLICE_X2Y89          LUT6 (Prop_lut6_I4_O)        0.045     1.868 f  d2/FSM_sequential_curr_st[2]_i_2/O
                         net (fo=4, routed)           0.277     2.146    c1/FSM_sequential_curr_st_reg[2]_4[0]
    SLICE_X2Y91          FDCE                                         f  c1/FSM_sequential_curr_st_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d3/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/FSM_sequential_curr_st_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.625ns  (logic 0.186ns (29.781%)  route 0.439ns (70.219%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.602     1.521    d3/clk_IBUF_BUFG
    SLICE_X1Y89          FDRE                                         r  d3/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.141     1.662 f  d3/Q1_reg/Q
                         net (fo=5, routed)           0.161     1.823    d2/Q1_1
    SLICE_X2Y89          LUT6 (Prop_lut6_I4_O)        0.045     1.868 f  d2/FSM_sequential_curr_st[2]_i_2/O
                         net (fo=4, routed)           0.277     2.146    c1/FSM_sequential_curr_st_reg[2]_4[0]
    SLICE_X2Y91          FDCE                                         f  c1/FSM_sequential_curr_st_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d3/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/FSM_sequential_curr_st_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.625ns  (logic 0.186ns (29.781%)  route 0.439ns (70.219%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.602     1.521    d3/clk_IBUF_BUFG
    SLICE_X1Y89          FDRE                                         r  d3/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.141     1.662 f  d3/Q1_reg/Q
                         net (fo=5, routed)           0.161     1.823    d2/Q1_1
    SLICE_X2Y89          LUT6 (Prop_lut6_I4_O)        0.045     1.868 f  d2/FSM_sequential_curr_st[2]_i_2/O
                         net (fo=4, routed)           0.277     2.146    c1/FSM_sequential_curr_st_reg[2]_4[0]
    SLICE_X2Y91          FDCE                                         f  c1/FSM_sequential_curr_st_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d3/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/FSM_sequential_curr_st_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.697ns  (logic 0.231ns (33.124%)  route 0.466ns (66.876%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.602     1.521    d3/clk_IBUF_BUFG
    SLICE_X1Y89          FDRE                                         r  d3/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  d3/Q1_reg/Q
                         net (fo=5, routed)           0.165     1.827    d3/Q1
    SLICE_X2Y89          LUT6 (Prop_lut6_I1_O)        0.045     1.872 r  d3/FSM_sequential_curr_st[1]_i_3/O
                         net (fo=3, routed)           0.301     2.174    d1/FSM_sequential_curr_st_reg[0]
    SLICE_X2Y91          LUT6 (Prop_lut6_I1_O)        0.045     2.219 r  d1/FSM_sequential_curr_st[0]_i_1/O
                         net (fo=1, routed)           0.000     2.219    c1/D[0]
    SLICE_X2Y91          FDCE                                         r  c1/FSM_sequential_curr_st_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d3/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/incr_m_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.795ns  (logic 0.230ns (28.921%)  route 0.565ns (71.079%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.602     1.521    d3/clk_IBUF_BUFG
    SLICE_X1Y89          FDRE                                         r  d3/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.141     1.662 f  d3/Q1_reg/Q
                         net (fo=5, routed)           0.167     1.829    d3/Q1
    SLICE_X1Y89          LUT3 (Prop_lut3_I1_O)        0.045     1.874 r  d3/incr_s_reg_i_3/O
                         net (fo=5, routed)           0.282     2.157    c1/FSM_sequential_curr_st_reg[1]_4
    SLICE_X2Y90          LUT5 (Prop_lut5_I2_O)        0.044     2.201 r  c1/incr_m_reg_i_1/O
                         net (fo=1, routed)           0.116     2.317    c1/incr_m_reg_i_1_n_0
    SLICE_X2Y90          LDCE                                         r  c1/incr_m_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d3/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c1/incr_s_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.798ns  (logic 0.230ns (28.833%)  route 0.568ns (71.167%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.602     1.521    d3/clk_IBUF_BUFG
    SLICE_X1Y89          FDRE                                         r  d3/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  d3/Q1_reg/Q
                         net (fo=5, routed)           0.167     1.829    d3/Q1
    SLICE_X1Y89          LUT3 (Prop_lut3_I1_O)        0.045     1.874 f  d3/incr_s_reg_i_3/O
                         net (fo=5, routed)           0.284     2.159    c1/FSM_sequential_curr_st_reg[1]_4
    SLICE_X2Y90          LUT5 (Prop_lut5_I0_O)        0.044     2.203 r  c1/incr_s_reg_i_1/O
                         net (fo=1, routed)           0.116     2.319    c1/incr_s_reg_i_1_n_0
    SLICE_X3Y90          LDCE                                         r  c1/incr_s_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c3/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodes[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.227ns  (logic 1.422ns (63.879%)  route 0.804ns (36.121%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.602     1.521    c3/clk_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  c3/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.141     1.662 f  c3/counter_reg[14]/Q
                         net (fo=9, routed)           0.362     2.024    c3/p_0_in[0]
    SLICE_X0Y94          LUT2 (Prop_lut2_I1_O)        0.045     2.069 r  c3/anodes_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.443     2.512    anodes_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.236     3.748 r  anodes_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.748    anodes[1]
    J18                                                               r  anodes[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 c3/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            anodes[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.346ns  (logic 1.485ns (63.309%)  route 0.861ns (36.691%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.602     1.521    c3/clk_IBUF_BUFG
    SLICE_X0Y89          FDRE                                         r  c3/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  c3/counter_reg[14]/Q
                         net (fo=9, routed)           0.362     2.024    c3/p_0_in[0]
    SLICE_X0Y94          LUT2 (Prop_lut2_I0_O)        0.046     2.070 r  c3/anodes_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.499     2.569    anodes_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.298     3.868 r  anodes_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.868    anodes[0]
    J17                                                               r  anodes[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ss
                            (input port)
  Destination:            d1/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.782ns  (logic 1.488ns (53.485%)  route 1.294ns (46.515%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  ss (IN)
                         net (fo=0)                   0.000     0.000    ss
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  ss_IBUF_inst/O
                         net (fo=1, routed)           1.294     2.782    d1/ss_IBUF
    SLICE_X1Y86          FDRE                                         r  d1/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.600     5.023    d1/clk_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  d1/Q2_reg/C

Slack:                    inf
  Source:                 m
                            (input port)
  Destination:            d2/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.747ns  (logic 1.477ns (53.746%)  route 1.271ns (46.254%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  m (IN)
                         net (fo=0)                   0.000     0.000    m
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  m_IBUF_inst/O
                         net (fo=1, routed)           1.271     2.747    d2/m_IBUF
    SLICE_X1Y86          FDRE                                         r  d2/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.600     5.023    d2/clk_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  d2/Q2_reg/C

Slack:                    inf
  Source:                 s
                            (input port)
  Destination:            d3/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.699ns  (logic 1.467ns (54.363%)  route 1.232ns (45.637%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  s (IN)
                         net (fo=0)                   0.000     0.000    s
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 r  s_IBUF_inst/O
                         net (fo=1, routed)           1.232     2.699    d3/s_IBUF
    SLICE_X1Y86          FDRE                                         r  d3/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.600     5.023    d3/clk_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  d3/Q2_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s
                            (input port)
  Destination:            d3/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.720ns  (logic 0.235ns (32.681%)  route 0.485ns (67.319%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  s (IN)
                         net (fo=0)                   0.000     0.000    s
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  s_IBUF_inst/O
                         net (fo=1, routed)           0.485     0.720    d3/s_IBUF
    SLICE_X1Y86          FDRE                                         r  d3/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.872     2.037    d3/clk_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  d3/Q2_reg/C

Slack:                    inf
  Source:                 ss
                            (input port)
  Destination:            d1/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.765ns  (logic 0.256ns (33.435%)  route 0.509ns (66.565%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  ss (IN)
                         net (fo=0)                   0.000     0.000    ss
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  ss_IBUF_inst/O
                         net (fo=1, routed)           0.509     0.765    d1/ss_IBUF
    SLICE_X1Y86          FDRE                                         r  d1/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.872     2.037    d1/clk_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  d1/Q2_reg/C

Slack:                    inf
  Source:                 m
                            (input port)
  Destination:            d2/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.833ns  (logic 0.244ns (29.340%)  route 0.589ns (70.660%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  m (IN)
                         net (fo=0)                   0.000     0.000    m
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  m_IBUF_inst/O
                         net (fo=1, routed)           0.589     0.833    d2/m_IBUF
    SLICE_X1Y86          FDRE                                         r  d2/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.872     2.037    d2/clk_IBUF_BUFG
    SLICE_X1Y86          FDRE                                         r  d2/Q2_reg/C





