
*** Running vivado
    with args -log drone_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source drone_wrapper.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source drone_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Thiba/OneDrive/Desktop/Eagle7/IP_Repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
Command: synth_design -top drone_wrapper -part xc7z010clg400-1 -flatten_hierarchy none -directive RuntimeOptimized -retiming -fsm_extraction off -keep_equivalent_registers
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 25212 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 424.984 ; gain = 116.473
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'drone_wrapper' [C:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/hdl/drone_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:23615]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:23615]
INFO: [Synth 8-6157] synthesizing module 'drone' [C:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/synth/drone.v:13]
INFO: [Synth 8-638] synthesizing module 'drone_PWM_AXI_triple_0_0' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ip/drone_PWM_AXI_triple_0_0/synth/drone_PWM_AXI_triple_0_0.vhd:85]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'PWM_AXI_triple_v1_0' declared at 'c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/7486/hdl/PWM_AXI_v1_0.vhd:5' bound to instance 'U0' of component 'PWM_AXI_triple_v1_0' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ip/drone_PWM_AXI_triple_0_0/synth/drone_PWM_AXI_triple_0_0.vhd:152]
INFO: [Synth 8-638] synthesizing module 'PWM_AXI_triple_v1_0' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/7486/hdl/PWM_AXI_v1_0.vhd:53]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'PWM_AXI_v1_0_S00_AXI_triple' declared at 'c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/7486/hdl/PWM_AXI_v1_0_S00_AXI.vhd:5' bound to instance 'PWM_AXI_v1_0_S00_AXI_triple_inst' of component 'PWM_AXI_v1_0_S00_AXI_triple' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/7486/hdl/PWM_AXI_v1_0.vhd:94]
INFO: [Synth 8-638] synthesizing module 'PWM_AXI_v1_0_S00_AXI_triple' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/7486/hdl/PWM_AXI_v1_0_S00_AXI.vhd:90]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/7486/hdl/PWM_AXI_v1_0_S00_AXI.vhd:241]
INFO: [Synth 8-226] default block is never used [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/7486/hdl/PWM_AXI_v1_0_S00_AXI.vhd:371]
INFO: [Synth 8-3491] module 'PWM_AXI' declared at 'c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/7486/hdl/PWM_AXI.vhd:34' bound to instance 'pwm0' of component 'PWM_AXI' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/7486/hdl/PWM_AXI_v1_0_S00_AXI.vhd:405]
INFO: [Synth 8-638] synthesizing module 'PWM_AXI' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/7486/hdl/PWM_AXI.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'PWM_AXI' (2#1) [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/7486/hdl/PWM_AXI.vhd:47]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/7486/hdl/PWM_AXI_v1_0_S00_AXI.vhd:239]
INFO: [Synth 8-256] done synthesizing module 'PWM_AXI_v1_0_S00_AXI_triple' (3#1) [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/7486/hdl/PWM_AXI_v1_0_S00_AXI.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'PWM_AXI_triple_v1_0' (4#1) [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/7486/hdl/PWM_AXI_v1_0.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'drone_PWM_AXI_triple_0_0' (5#1) [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ip/drone_PWM_AXI_triple_0_0/synth/drone_PWM_AXI_triple_0_0.vhd:85]
INFO: [Synth 8-638] synthesizing module 'drone_PWM_AXI_triple_3_0' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ip/drone_PWM_AXI_triple_3_0/synth/drone_PWM_AXI_triple_3_0.vhd:85]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'PWM_AXI_triple_v1_0' declared at 'c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/7486/hdl/PWM_AXI_v1_0.vhd:5' bound to instance 'U0' of component 'PWM_AXI_triple_v1_0' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ip/drone_PWM_AXI_triple_3_0/synth/drone_PWM_AXI_triple_3_0.vhd:152]
INFO: [Synth 8-256] done synthesizing module 'drone_PWM_AXI_triple_3_0' (6#1) [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ip/drone_PWM_AXI_triple_3_0/synth/drone_PWM_AXI_triple_3_0.vhd:85]
WARNING: [Synth 8-350] instance 'PWM_AXI_triple_3' of module 'drone_PWM_AXI_triple_3_0' requires 24 connections, but only 22 given [C:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/synth/drone.v:506]
INFO: [Synth 8-638] synthesizing module 'drone_PWM_AXI_triple_4_0' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ip/drone_PWM_AXI_triple_4_0/synth/drone_PWM_AXI_triple_4_0.vhd:85]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'PWM_AXI_triple_v1_0' declared at 'c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/7486/hdl/PWM_AXI_v1_0.vhd:5' bound to instance 'U0' of component 'PWM_AXI_triple_v1_0' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ip/drone_PWM_AXI_triple_4_0/synth/drone_PWM_AXI_triple_4_0.vhd:152]
INFO: [Synth 8-256] done synthesizing module 'drone_PWM_AXI_triple_4_0' (7#1) [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ip/drone_PWM_AXI_triple_4_0/synth/drone_PWM_AXI_triple_4_0.vhd:85]
WARNING: [Synth 8-350] instance 'PWM_AXI_triple_4' of module 'drone_PWM_AXI_triple_4_0' requires 24 connections, but only 22 given [C:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/synth/drone.v:529]
INFO: [Synth 8-638] synthesizing module 'drone_PWM_AXI_triple_5_0' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ip/drone_PWM_AXI_triple_5_0/synth/drone_PWM_AXI_triple_5_0.vhd:85]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'PWM_AXI_triple_v1_0' declared at 'c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/7486/hdl/PWM_AXI_v1_0.vhd:5' bound to instance 'U0' of component 'PWM_AXI_triple_v1_0' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ip/drone_PWM_AXI_triple_5_0/synth/drone_PWM_AXI_triple_5_0.vhd:152]
INFO: [Synth 8-256] done synthesizing module 'drone_PWM_AXI_triple_5_0' (8#1) [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ip/drone_PWM_AXI_triple_5_0/synth/drone_PWM_AXI_triple_5_0.vhd:85]
WARNING: [Synth 8-350] instance 'PWM_AXI_triple_5' of module 'drone_PWM_AXI_triple_5_0' requires 24 connections, but only 22 given [C:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/synth/drone.v:552]
INFO: [Synth 8-638] synthesizing module 'drone_RC_0_0' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ip/drone_RC_0_0/synth/drone_RC_0_0.vhd:86]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'RC_v1_0' declared at 'c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/5f23/hdl/RC_v1_0.vhd:5' bound to instance 'U0' of component 'RC_v1_0' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ip/drone_RC_0_0/synth/drone_RC_0_0.vhd:154]
INFO: [Synth 8-638] synthesizing module 'RC_v1_0' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/5f23/hdl/RC_v1_0.vhd:53]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'RC_v1_0_S00_AXI' declared at 'c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/5f23/hdl/RC_v1_0_S00_AXI.vhd:5' bound to instance 'RC_v1_0_S00_AXI_inst' of component 'RC_v1_0_S00_AXI' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/5f23/hdl/RC_v1_0.vhd:107]
INFO: [Synth 8-638] synthesizing module 'RC_v1_0_S00_AXI' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/5f23/hdl/RC_v1_0_S00_AXI.vhd:92]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/5f23/hdl/RC_v1_0_S00_AXI.vhd:250]
INFO: [Synth 8-226] default block is never used [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/5f23/hdl/RC_v1_0_S00_AXI.vhd:380]
WARNING: [Synth 8-614] signal 'slv_reg0' is read in the process but is not in the sensitivity list [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/5f23/hdl/RC_v1_0_S00_AXI.vhd:375]
INFO: [Synth 8-3491] module 'PWM_measure' declared at 'c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/5f23/src/PWM_measure.vhd:34' bound to instance 'PWM_measure_0' of component 'PWM_measure' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/5f23/hdl/RC_v1_0_S00_AXI.vhd:414]
INFO: [Synth 8-638] synthesizing module 'PWM_measure' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/5f23/src/PWM_measure.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'PWM_measure' (9#1) [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/5f23/src/PWM_measure.vhd:48]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/5f23/hdl/RC_v1_0_S00_AXI.vhd:248]
INFO: [Synth 8-256] done synthesizing module 'RC_v1_0_S00_AXI' (10#1) [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/5f23/hdl/RC_v1_0_S00_AXI.vhd:92]
INFO: [Synth 8-256] done synthesizing module 'RC_v1_0' (11#1) [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/5f23/hdl/RC_v1_0.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'drone_RC_0_0' (12#1) [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ip/drone_RC_0_0/synth/drone_RC_0_0.vhd:86]
INFO: [Synth 8-638] synthesizing module 'drone_RC_1_0' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ip/drone_RC_1_0/synth/drone_RC_1_0.vhd:86]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'RC_v1_0' declared at 'c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/5f23/hdl/RC_v1_0.vhd:5' bound to instance 'U0' of component 'RC_v1_0' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ip/drone_RC_1_0/synth/drone_RC_1_0.vhd:154]
INFO: [Synth 8-256] done synthesizing module 'drone_RC_1_0' (13#1) [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ip/drone_RC_1_0/synth/drone_RC_1_0.vhd:86]
INFO: [Synth 8-6157] synthesizing module 'drone_SWIPT_2020_0_0' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ip/drone_SWIPT_2020_0_0/synth/drone_SWIPT_2020_0_0.v:56]
INFO: [Synth 8-6157] synthesizing module 'SWIPT_2020_v1_0' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/1549/hdl/SWIPT_2020_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'SWIPT_2020_v1_0_S00_AXI' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/1549/hdl/SWIPT_2020_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 2 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/1549/hdl/SWIPT_2020_v1_0_S00_AXI.v:258]
INFO: [Synth 8-226] default block is never used [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/1549/hdl/SWIPT_2020_v1_0_S00_AXI.v:441]
INFO: [Synth 8-6157] synthesizing module 'swipt_toplevel' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/1549/swipt_toplevel.v:22]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Boxcar' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/1549/hdl/Boxcar.v:75]
	Parameter IW bound to: 12 - type: integer 
	Parameter LGMEM bound to: 13 - type: integer 
	Parameter OW bound to: 25 - type: integer 
	Parameter FIXED_NAVG bound to: 1'b1 
	Parameter OPT_SIGNED bound to: 1'b1 
	Parameter INITIAL_NAVG bound to: 13'b1111111111111 
INFO: [Synth 8-6155] done synthesizing module 'Boxcar' (14#1) [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/1549/hdl/Boxcar.v:75]
INFO: [Synth 8-6157] synthesizing module 'FrequencyTrackerII' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/1549/hdl/FrequencyTrackerII.v:1]
	Parameter frequency bound to: 1 - type: integer 
	Parameter delay bound to: 2 - type: integer 
	Parameter sampling bound to: 3 - type: integer 
	Parameter disabled bound to: 4 - type: integer 
	Parameter processing bound to: 66 - type: integer 
	Parameter equilibrium bound to: 99 - type: integer 
	Parameter equilibrium_freq bound to: 991 - type: integer 
	Parameter equilibrium_delay bound to: 992 - type: integer 
	Parameter equilibrium_steady bound to: 993 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element prev_lvl_max_amp_reg was removed.  [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/1549/hdl/FrequencyTrackerII.v:57]
INFO: [Synth 8-6155] done synthesizing module 'FrequencyTrackerII' (15#1) [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/1549/hdl/FrequencyTrackerII.v:1]
INFO: [Synth 8-6157] synthesizing module 'Devidor' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/1549/hdl/Devidor.v:4]
	Parameter XLEN bound to: 32 - type: integer 
	Parameter STAGE_LIST bound to: 32'b00000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'Devidor' (16#1) [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/1549/hdl/Devidor.v:4]
INFO: [Synth 8-6157] synthesizing module 'PwmIII' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/1549/hdl/PwmIII.v:1]
INFO: [Synth 8-6155] done synthesizing module 'PwmIII' (17#1) [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/1549/hdl/PwmIII.v:1]
WARNING: [Synth 8-6014] Unused sequential element oldheartbeat_reg was removed.  [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/1549/swipt_toplevel.v:73]
WARNING: [Synth 8-6014] Unused sequential element heartbeatCounter_reg was removed.  [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/1549/swipt_toplevel.v:82]
WARNING: [Synth 8-6014] Unused sequential element swiptAlive_reg was removed.  [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/1549/swipt_toplevel.v:83]
INFO: [Synth 8-6155] done synthesizing module 'swipt_toplevel' (18#1) [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/1549/swipt_toplevel.v:22]
WARNING: [Synth 8-350] instance 'swipt_toplevel_inst' of module 'swipt_toplevel' requires 23 connections, but only 22 given [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/1549/hdl/SWIPT_2020_v1_0_S00_AXI.v:497]
INFO: [Synth 8-6155] done synthesizing module 'SWIPT_2020_v1_0_S00_AXI' (19#1) [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/1549/hdl/SWIPT_2020_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'SWIPT_2020_v1_0' (20#1) [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/1549/hdl/SWIPT_2020_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'drone_SWIPT_2020_0_0' (21#1) [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ip/drone_SWIPT_2020_0_0/synth/drone_SWIPT_2020_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'drone_axi_gpio_led_0' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ip/drone_axi_gpio_led_0/synth/drone_axi_gpio_led_0.vhd:85]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 4 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 1 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 1 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000001111 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'axi_gpio' declared at 'c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:1265' bound to instance 'U0' of component 'axi_gpio' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ip/drone_axi_gpio_led_0/synth/drone_axi_gpio_led_0.vhd:171]
INFO: [Synth 8-638] synthesizing module 'axi_gpio' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:1351]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 4 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 1 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 1 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 15 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 1 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 32'b00000000000000000000000111111111 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_IPIF_ABUS_WIDTH bound to: 9 - type: integer 
	Parameter C_IPIF_DBUS_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_USE_WSTRB bound to: 0 - type: integer 
	Parameter C_DPHASE_TIMEOUT bound to: 8 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-638] synthesizing module 'address_decoder' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
	Parameter C_BUS_AWIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_MIN_SIZE bound to: 511 - type: integer 
	Parameter C_ARD_ADDR_RANGE_ARRAY bound to: 128'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111 
	Parameter C_ARD_NUM_CE_ARRAY bound to: 32'b00000000000000000000000000000100 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-638] synthesizing module 'pselect_f' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b00 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (22#1) [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b01 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (22#1) [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b10 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (22#1) [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
	Parameter C_AB bound to: 2 - type: integer 
	Parameter C_AW bound to: 2 - type: integer 
	Parameter C_BAR bound to: 2'b11 
	Parameter C_FAMILY bound to: nofamily - type: string 
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (22#1) [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (23#1) [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (24#1) [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (25#1) [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
	Parameter C_DW bound to: 32 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 4 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 1 - type: integer 
	Parameter C_MAX_GPIO_WIDTH bound to: 4 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 15 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 1 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-226] default block is never used [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:835]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 0 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 4 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (26#1) [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 0 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 1 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:736]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2' to cell 'FDR' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:772]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3' to cell 'FDR' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:788]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4' to cell 'FDR' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:804]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5' to cell 'FDR' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:821]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6' to cell 'FDR' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:837]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (26#1) [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[0].GPIO_DBus_i_reg was removed.  [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:690]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[1].GPIO_DBus_i_reg was removed.  [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:690]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[2].GPIO_DBus_i_reg was removed.  [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:690]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT0_ND_G1.READ_REG_GEN[3].GPIO_DBus_i_reg was removed.  [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:690]
WARNING: [Synth 8-6014] Unused sequential element Dual.ALLOUT1_ND_G2.READ_REG2_GEN[0].GPIO2_DBus_i_reg was removed.  [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:787]
WARNING: [Synth 8-6014] Unused sequential element Dual.gpio_Data_In_reg was removed.  [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:882]
WARNING: [Synth 8-6014] Unused sequential element Dual.gpio2_Data_In_reg was removed.  [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:920]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core' (27#1) [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio' (28#1) [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:1351]
INFO: [Synth 8-256] done synthesizing module 'drone_axi_gpio_led_0' (29#1) [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ip/drone_axi_gpio_led_0/synth/drone_axi_gpio_led_0.vhd:85]
INFO: [Synth 8-638] synthesizing module 'drone_axi_gpio_testpins_0' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ip/drone_axi_gpio_testpins_0/synth/drone_axi_gpio_testpins_0.vhd:84]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 1 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT bound to: 32'b11111111111111111111111111111111 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 32'b00000000000000000000000000000000 
	Parameter C_TRI_DEFAULT_2 bound to: 32'b11111111111111111111111111111111 
INFO: [Synth 8-3491] module 'axi_gpio' declared at 'c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:1265' bound to instance 'U0' of component 'axi_gpio' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ip/drone_axi_gpio_testpins_0/synth/drone_axi_gpio_testpins_0.vhd:168]
INFO: [Synth 8-638] synthesizing module 'axi_gpio__parameterized1' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:1351]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 1 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'GPIO_Core__parameterized0' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
	Parameter C_DW bound to: 32 - type: integer 
	Parameter C_AW bound to: 9 - type: integer 
	Parameter C_GPIO_WIDTH bound to: 1 - type: integer 
	Parameter C_GPIO2_WIDTH bound to: 32 - type: integer 
	Parameter C_MAX_GPIO_WIDTH bound to: 1 - type: integer 
	Parameter C_INTERRUPT_PRESENT bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT bound to: -1 - type: integer 
	Parameter C_IS_DUAL bound to: 0 - type: integer 
	Parameter C_ALL_OUTPUTS bound to: 1 - type: integer 
	Parameter C_ALL_OUTPUTS_2 bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS bound to: 0 - type: integer 
	Parameter C_ALL_INPUTS_2 bound to: 0 - type: integer 
	Parameter C_DOUT_DEFAULT_2 bound to: 0 - type: integer 
	Parameter C_TRI_DEFAULT_2 bound to: -1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-226] default block is never used [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:443]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.ALLOUT_ND.READ_REG_GEN[0].GPIO_DBus_i_reg was removed.  [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:319]
WARNING: [Synth 8-6014] Unused sequential element Not_Dual.gpio_Data_In_reg was removed.  [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:486]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core__parameterized0' (29#1) [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio__parameterized1' (29#1) [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/a7c9/hdl/axi_gpio_v2_0_vh_rfs.vhd:1351]
INFO: [Synth 8-256] done synthesizing module 'drone_axi_gpio_testpins_0' (30#1) [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ip/drone_axi_gpio_testpins_0/synth/drone_axi_gpio_testpins_0.vhd:84]
INFO: [Synth 8-6157] synthesizing module 'drone_crypto2020_hash_ip_v1_0_0' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ip/drone_crypto2020_hash_ip_v1_0_0/synth/drone_crypto2020_hash_ip_v1_0_0.v:56]
INFO: [Synth 8-6157] synthesizing module 'crypto2020_hash_ip_v1_v1_0' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/903d/hdl/crypto2020_hash_ip_v1_v1_0.v:3]
	Parameter C_S00_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S00_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S00_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S00_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S00_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S00_AXI_BUSER_WIDTH bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'crypto2020_hash_ip_v1_v1_0_S00_AXI' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/903d/hdl/crypto2020_hash_ip_v1_v1_0_S00_AXI.v:3]
	Parameter C_S_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter C_S_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 3 - type: integer 
	Parameter USER_NUM_MEM bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'EAGLE_to_AXI_interface' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/903d/hdl/EAGLE_to_AXI_interface.v:7]
INFO: [Synth 8-6157] synthesizing module 'EAGLE_interface_CONTROL' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/903d/hdl/EAGLE_interface_CONTROL.v:9]
	Parameter IDLE bound to: 3'b000 
	Parameter EXECUTE_PERMUTATION bound to: 3'b001 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/903d/hdl/EAGLE_interface_CONTROL.v:62]
INFO: [Synth 8-6155] done synthesizing module 'EAGLE_interface_CONTROL' (31#1) [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/903d/hdl/EAGLE_interface_CONTROL.v:9]
INFO: [Synth 8-6157] synthesizing module 'TDP_bram' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/903d/hdl/TDP_bram.v:7]
INFO: [Synth 8-6155] done synthesizing module 'TDP_bram' (32#1) [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/903d/hdl/TDP_bram.v:7]
INFO: [Synth 8-6157] synthesizing module 'KeccakF400Permutation' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/903d/hdl/keccakF400Permutation.v:3]
INFO: [Synth 8-6155] done synthesizing module 'KeccakF400Permutation' (33#1) [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/903d/hdl/keccakF400Permutation.v:3]
INFO: [Synth 8-6155] done synthesizing module 'EAGLE_to_AXI_interface' (34#1) [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/903d/hdl/EAGLE_to_AXI_interface.v:7]
WARNING: [Synth 8-3848] Net axi_buser in module/entity crypto2020_hash_ip_v1_v1_0_S00_AXI does not have driver. [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/903d/hdl/crypto2020_hash_ip_v1_v1_0_S00_AXI.v:170]
WARNING: [Synth 8-3848] Net axi_ruser in module/entity crypto2020_hash_ip_v1_v1_0_S00_AXI does not have driver. [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/903d/hdl/crypto2020_hash_ip_v1_v1_0_S00_AXI.v:177]
INFO: [Synth 8-6155] done synthesizing module 'crypto2020_hash_ip_v1_v1_0_S00_AXI' (35#1) [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/903d/hdl/crypto2020_hash_ip_v1_v1_0_S00_AXI.v:3]
INFO: [Synth 8-6155] done synthesizing module 'crypto2020_hash_ip_v1_v1_0' (36#1) [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/903d/hdl/crypto2020_hash_ip_v1_v1_0.v:3]
INFO: [Synth 8-6155] done synthesizing module 'drone_crypto2020_hash_ip_v1_0_0' (37#1) [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ip/drone_crypto2020_hash_ip_v1_0_0/synth/drone_crypto2020_hash_ip_v1_0_0.v:56]
INFO: [Synth 8-638] synthesizing module 'drone_kill_switch_0_0' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ip/drone_kill_switch_0_0/synth/drone_kill_switch_0_0.vhd:77]
INFO: [Synth 8-3491] module 'kill_switch' declared at 'c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/7836/kill_switch.vhd:34' bound to instance 'U0' of component 'kill_switch' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ip/drone_kill_switch_0_0/synth/drone_kill_switch_0_0.vhd:105]
INFO: [Synth 8-638] synthesizing module 'kill_switch' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/7836/kill_switch.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'kill_switch' (38#1) [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/7836/kill_switch.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'drone_kill_switch_0_0' (39#1) [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ip/drone_kill_switch_0_0/synth/drone_kill_switch_0_0.vhd:77]
WARNING: [Synth 8-350] instance 'kill_switch_0' of module 'drone_kill_switch_0_0' requires 16 connections, but only 12 given [C:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/synth/drone.v:748]
INFO: [Synth 8-6157] synthesizing module 'drone_processing_system7_0_0' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ip/drone_processing_system7_0_0/synth/drone_processing_system7_0_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'processing_system7_v5_5_processing_system7' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ip/drone_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
	Parameter C_USE_DEFAULT_ACP_USER_VAL bound to: 0 - type: integer 
	Parameter C_S_AXI_ACP_ARUSER_VAL bound to: 31 - type: integer 
	Parameter C_S_AXI_ACP_AWUSER_VAL bound to: 31 - type: integer 
	Parameter C_M_AXI_GP0_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP0_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP1_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP0_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_GP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_GP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP2_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP3_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_ACP_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_HP0_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP1_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP2_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP3_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_ACP_TRANS_CHECK bound to: 0 - type: integer 
	Parameter C_NUM_F2P_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_FCLK_CLK0_BUF bound to: TRUE - type: string 
	Parameter C_FCLK_CLK1_BUF bound to: TRUE - type: string 
	Parameter C_FCLK_CLK2_BUF bound to: TRUE - type: string 
	Parameter C_FCLK_CLK3_BUF bound to: TRUE - type: string 
	Parameter C_EMIO_GPIO_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_TRACE_BUFFER bound to: 0 - type: integer 
	Parameter C_TRACE_BUFFER_FIFO_SIZE bound to: 128 - type: integer 
	Parameter C_TRACE_BUFFER_CLOCK_DELAY bound to: 12 - type: integer 
	Parameter USE_TRACE_DATA_EDGE_DETECTOR bound to: 0 - type: integer 
	Parameter C_TRACE_PIPELINE_WIDTH bound to: 8 - type: integer 
	Parameter C_PS7_SI_REV bound to: PRODUCTION - type: string 
	Parameter C_EN_EMIO_ENET0 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_ENET1 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_DQ_WIDTH bound to: 32 - type: integer 
	Parameter C_DQS_WIDTH bound to: 4 - type: integer 
	Parameter C_DM_WIDTH bound to: 4 - type: integer 
	Parameter C_MIO_PRIMITIVE bound to: 54 - type: integer 
	Parameter C_PACKAGE_NAME bound to: clg400 - type: string 
	Parameter C_IRQ_F2P_MODE bound to: DIRECT - type: string 
	Parameter C_TRACE_INTERNAL_WIDTH bound to: 2 - type: integer 
	Parameter C_EN_EMIO_PJTAG bound to: 0 - type: integer 
	Parameter C_USE_AXI_NONSECURE bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP0 bound to: 1 - type: integer 
	Parameter C_USE_S_AXI_HP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP2 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_HP3 bound to: 0 - type: integer 
	Parameter C_USE_M_AXI_GP0 bound to: 1 - type: integer 
	Parameter C_USE_M_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP0 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_GP1 bound to: 0 - type: integer 
	Parameter C_USE_S_AXI_ACP bound to: 0 - type: integer 
	Parameter C_GP0_EN_MODIFIABLE_TXN bound to: 1 - type: integer 
	Parameter C_GP1_EN_MODIFIABLE_TXN bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ip/drone_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1347]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ip/drone_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:1348]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (40#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6157] synthesizing module 'BIBUF' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:270]
INFO: [Synth 8-6155] done synthesizing module 'BIBUF' (41#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:270]
INFO: [Synth 8-6157] synthesizing module 'PS7' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:41553]
INFO: [Synth 8-6155] done synthesizing module 'PS7' (42#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:41553]
INFO: [Synth 8-6155] done synthesizing module 'processing_system7_v5_5_processing_system7' (43#1) [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ip/drone_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_5_processing_system7' requires 685 connections, but only 672 given [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ip/drone_processing_system7_0_0/synth/drone_processing_system7_0_0.v:516]
INFO: [Synth 8-6155] done synthesizing module 'drone_processing_system7_0_0' (44#1) [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ip/drone_processing_system7_0_0/synth/drone_processing_system7_0_0.v:60]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'drone_processing_system7_0_0' requires 127 connections, but only 104 given [C:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/synth/drone.v:761]
INFO: [Synth 8-6157] synthesizing module 'drone_processing_system7_0_axi_periph_0' [C:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/synth/drone.v:1160]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1B3V6J9' [C:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/synth/drone.v:3469]
INFO: [Synth 8-6157] synthesizing module 'drone_auto_pc_0' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ip/drone_auto_pc_0/synth/drone_auto_pc_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_axi_protocol_converter' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_IGNORE_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4226]
	Parameter C_S_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_aw_channel' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3971]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_cmd_translator' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3464]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter P_AXBURST_FIXED bound to: 2'b00 
	Parameter P_AXBURST_INCR bound to: 2'b01 
	Parameter P_AXBURST_WRAP bound to: 2'b10 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_incr_cmd' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3092]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_incr_cmd' (45#1) [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3092]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_wrap_cmd' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2902]
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter L_AXI_ADDR_LOW_BIT bound to: 12 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_wrap_cmd' (46#1) [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2902]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_cmd_translator' (47#1) [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3464]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_wr_cmd_fsm' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3224]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE_WAIT bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3277]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_wr_cmd_fsm' (48#1) [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3224]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_aw_channel' (49#1) [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3971]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_b_channel' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3606]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter LP_RESP_OKAY bound to: 2'b00 
	Parameter LP_RESP_EXOKAY bound to: 2'b01 
	Parameter LP_RESP_SLVERROR bound to: 2'b10 
	Parameter LP_RESP_DECERR bound to: 2'b11 
	Parameter P_WIDTH bound to: 20 - type: integer 
	Parameter P_DEPTH bound to: 4 - type: integer 
	Parameter P_AWIDTH bound to: 2 - type: integer 
	Parameter P_RWIDTH bound to: 2 - type: integer 
	Parameter P_RDEPTH bound to: 4 - type: integer 
	Parameter P_RAWIDTH bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_simple_fifo' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 20 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_simple_fifo' (50#1) [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized0' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 2 - type: integer 
	Parameter C_AWIDTH bound to: 2 - type: integer 
	Parameter C_DEPTH bound to: 4 - type: integer 
	Parameter C_EMPTY bound to: 2'b11 
	Parameter C_EMPTY_PRE bound to: 2'b00 
	Parameter C_FULL bound to: 2'b10 
	Parameter C_FULL_PRE bound to: 2'b01 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized0' (50#1) [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_b_channel' (51#1) [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3606]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_ar_channel' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4082]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3334]
	Parameter SM_IDLE bound to: 2'b00 
	Parameter SM_CMD_EN bound to: 2'b01 
	Parameter SM_CMD_ACCEPTED bound to: 2'b10 
	Parameter SM_DONE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3395]
WARNING: [Synth 8-6014] Unused sequential element state_r1_reg was removed.  [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3383]
WARNING: [Synth 8-6014] Unused sequential element s_arlen_r_reg was removed.  [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3384]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm' (52#1) [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3334]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_ar_channel' (53#1) [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4082]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_r_channel' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3811]
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_DATA_WIDTH bound to: 32 - type: integer 
	Parameter P_WIDTH bound to: 13 - type: integer 
	Parameter P_DEPTH bound to: 32 - type: integer 
	Parameter P_AWIDTH bound to: 5 - type: integer 
	Parameter P_D_WIDTH bound to: 34 - type: integer 
	Parameter P_D_DEPTH bound to: 32 - type: integer 
	Parameter P_D_AWIDTH bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized1' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 34 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized1' (53#1) [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized2' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
	Parameter C_WIDTH bound to: 13 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 5'b11111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11110 
	Parameter C_FULL_PRE bound to: 5'b11010 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized2' (53#1) [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s_r_channel' (54#1) [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3811]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axi_register_slice' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:2637]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 65 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 69 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 65 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 69 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 73 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice' (55#1) [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized0' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 37 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized0' (55#1) [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized1' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 14 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized1' (55#1) [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized2' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 47 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized2' (55#1) [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 65 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 69 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 65 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 69 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (56#1) [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 65 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 69 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 40 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 44 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 52 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 53 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 65 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 69 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 73 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 73 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (57#1) [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axi_register_slice' (58#1) [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:2637]
WARNING: [Synth 8-350] instance 'SI_REG' of module 'axi_register_slice_v2_1_18_axi_register_slice' requires 93 connections, but only 92 given [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4392]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axi_register_slice__parameterized0' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:2637]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized3' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 35 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized3' (58#1) [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized4' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 36 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized4' (58#1) [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized5' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 2 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized5' (58#1) [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized6' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
	Parameter C_FAMILY bound to: virtex6 - type: string 
	Parameter C_DATA_WIDTH bound to: 34 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axic_register_slice__parameterized6' (58#1) [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:409]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (58#1) [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
	Parameter C_AXI_PROTOCOL bound to: 2 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 34 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 35 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 36 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 34 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (58#1) [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_18_axi_register_slice__parameterized0' (58#1) [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/cc23/hdl/axi_register_slice_v2_1_vl_rfs.v:2637]
WARNING: [Synth 8-350] instance 'MI_REG' of module 'axi_register_slice_v2_1_18_axi_register_slice' requires 93 connections, but only 92 given [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4647]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_b2s' (59#1) [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4226]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_axi_protocol_converter' (60#1) [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808]
INFO: [Synth 8-6155] done synthesizing module 'drone_auto_pc_0' (61#1) [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ip/drone_auto_pc_0/synth/drone_auto_pc_0.v:58]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1B3V6J9' (62#1) [C:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/synth/drone.v:3469]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_4I72GT' [C:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/synth/drone.v:3779]
INFO: [Synth 8-6157] synthesizing module 'drone_auto_pc_1' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ip/drone_auto_pc_1/synth/drone_auto_pc_1.v:58]
INFO: [Synth 8-6155] done synthesizing module 'drone_auto_pc_1' (63#1) [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ip/drone_auto_pc_1/synth/drone_auto_pc_1.v:58]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_4I72GT' (64#1) [C:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/synth/drone.v:3779]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_CJLMS' [C:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/synth/drone.v:4089]
INFO: [Synth 8-6157] synthesizing module 'drone_auto_pc_2' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ip/drone_auto_pc_2/synth/drone_auto_pc_2.v:58]
INFO: [Synth 8-6155] done synthesizing module 'drone_auto_pc_2' (65#1) [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ip/drone_auto_pc_2/synth/drone_auto_pc_2.v:58]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'drone_auto_pc_2' requires 60 connections, but only 58 given [C:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/synth/drone.v:4328]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_CJLMS' (66#1) [C:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/synth/drone.v:4089]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_1F9725O' [C:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/synth/drone.v:4389]
INFO: [Synth 8-6157] synthesizing module 'drone_auto_pc_3' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ip/drone_auto_pc_3/synth/drone_auto_pc_3.v:58]
INFO: [Synth 8-6155] done synthesizing module 'drone_auto_pc_3' (67#1) [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ip/drone_auto_pc_3/synth/drone_auto_pc_3.v:58]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'drone_auto_pc_3' requires 60 connections, but only 58 given [C:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/synth/drone.v:4628]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_1F9725O' (68#1) [C:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/synth/drone.v:4389]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_9WWXBQ' [C:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/synth/drone.v:4689]
INFO: [Synth 8-6157] synthesizing module 'drone_auto_pc_4' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ip/drone_auto_pc_4/synth/drone_auto_pc_4.v:58]
INFO: [Synth 8-6155] done synthesizing module 'drone_auto_pc_4' (69#1) [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ip/drone_auto_pc_4/synth/drone_auto_pc_4.v:58]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_9WWXBQ' (70#1) [C:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/synth/drone.v:4689]
INFO: [Synth 8-6157] synthesizing module 'm05_couplers_imp_16SS5LQ' [C:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/synth/drone.v:4999]
INFO: [Synth 8-6157] synthesizing module 'drone_auto_pc_5' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ip/drone_auto_pc_5/synth/drone_auto_pc_5.v:58]
INFO: [Synth 8-6155] done synthesizing module 'drone_auto_pc_5' (71#1) [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ip/drone_auto_pc_5/synth/drone_auto_pc_5.v:58]
INFO: [Synth 8-6155] done synthesizing module 'm05_couplers_imp_16SS5LQ' (72#1) [C:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/synth/drone.v:4999]
INFO: [Synth 8-6157] synthesizing module 'm06_couplers_imp_12MUI3R' [C:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/synth/drone.v:5309]
INFO: [Synth 8-6157] synthesizing module 'drone_auto_pc_6' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ip/drone_auto_pc_6/synth/drone_auto_pc_6.v:58]
INFO: [Synth 8-6155] done synthesizing module 'drone_auto_pc_6' (73#1) [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ip/drone_auto_pc_6/synth/drone_auto_pc_6.v:58]
INFO: [Synth 8-6155] done synthesizing module 'm06_couplers_imp_12MUI3R' (74#1) [C:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/synth/drone.v:5309]
INFO: [Synth 8-6157] synthesizing module 'm07_couplers_imp_E365ZJ' [C:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/synth/drone.v:5619]
INFO: [Synth 8-6157] synthesizing module 'drone_auto_pc_7' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ip/drone_auto_pc_7/synth/drone_auto_pc_7.v:58]
INFO: [Synth 8-6155] done synthesizing module 'drone_auto_pc_7' (75#1) [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ip/drone_auto_pc_7/synth/drone_auto_pc_7.v:58]
INFO: [Synth 8-6155] done synthesizing module 'm07_couplers_imp_E365ZJ' (76#1) [C:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/synth/drone.v:5619]
INFO: [Synth 8-6157] synthesizing module 'm08_couplers_imp_SDXJDE' [C:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/synth/drone.v:5929]
INFO: [Synth 8-6155] done synthesizing module 'm08_couplers_imp_SDXJDE' (77#1) [C:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/synth/drone.v:5929]
INFO: [Synth 8-6157] synthesizing module 'm09_couplers_imp_1Q2JWSA' [C:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/synth/drone.v:6215]
INFO: [Synth 8-6157] synthesizing module 'drone_auto_pc_8' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ip/drone_auto_pc_8/synth/drone_auto_pc_8.v:58]
INFO: [Synth 8-6155] done synthesizing module 'drone_auto_pc_8' (78#1) [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ip/drone_auto_pc_8/synth/drone_auto_pc_8.v:58]
INFO: [Synth 8-6155] done synthesizing module 'm09_couplers_imp_1Q2JWSA' (79#1) [C:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/synth/drone.v:6215]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1YY2XJ2' [C:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/synth/drone.v:6525]
INFO: [Synth 8-6157] synthesizing module 'drone_auto_pc_9' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ip/drone_auto_pc_9/synth/drone_auto_pc_9.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_18_axi_protocol_converter__parameterized0' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_M_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_S_AXI_PROTOCOL bound to: 1 - type: integer 
	Parameter C_IGNORE_ID bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_WRITE bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_READ bound to: 1 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSLATION_MODE bound to: 2 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_DECERR bound to: 2'b11 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_PROTECTION bound to: 1 - type: integer 
	Parameter P_CONVERSION bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_18_axi_protocol_converter__parameterized0' (79#1) [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808]
INFO: [Synth 8-6155] done synthesizing module 'drone_auto_pc_9' (80#1) [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ip/drone_auto_pc_9/synth/drone_auto_pc_9.v:58]
WARNING: [Synth 8-350] instance 'auto_pc' of module 'drone_auto_pc_9' requires 79 connections, but only 77 given [C:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/synth/drone.v:6840]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1YY2XJ2' (81#1) [C:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/synth/drone.v:6525]
INFO: [Synth 8-6157] synthesizing module 'drone_xbar_0' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ip/drone_xbar_0/synth/drone_xbar_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_19_axi_crossbar' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4884]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 10 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 640'b0000000000000000000000000000000001000011110001000000000000000000000000000000000000000000000000000111101010100000000000000000000000000000000000000000000000000000010000111100010100000000000000000000000000000000000000000000000001000011110001100000000000000000000000000000000000000000000000000100001111000011000000000000000000000000000000000000000000000000010000111100001000000000000000000000000000000000000000000000000001000001001000010000000000000000000000000000000000000000000000000100000100100000000000000000000000000000000000000000000000000000010000111100000100000000000000000000000000000000000000000000000001000011110000000000000000000000 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 320'b00000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000001100000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000 
	Parameter C_S_AXI_BASE_ID bound to: 0 - type: integer 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 320'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 320'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_R_REGISTER bound to: 0 - type: integer 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 8 - type: integer 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 8 - type: integer 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 320'b00000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000 
	Parameter C_M_AXI_READ_ISSUING bound to: 320'b00000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 320'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_CONNECTIVITY_MODE bound to: 1 - type: integer 
	Parameter P_ONES bound to: 65'b11111111111111111111111111111111111111111111111111111111111111111 
	Parameter P_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000111111111111 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_AXILITE_SIZE bound to: 3'b010 
	Parameter P_INCR bound to: 2'b01 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 10'b1111111111 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 10'b1111111111 
	Parameter P_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter P_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_RANGE_CHECK bound to: 1 - type: integer 
	Parameter P_ADDR_DECODE bound to: 1 - type: integer 
	Parameter P_M_AXI_ERR_MODE bound to: 320'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter P_LEN bound to: 8 - type: integer 
	Parameter P_LOCK bound to: 1 - type: integer 
	Parameter P_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_19_crossbar' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:2239]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 10 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_M_AXI_BASE_ADDR bound to: 640'b0000000000000000000000000000000001000011110001000000000000000000000000000000000000000000000000000111101010100000000000000000000000000000000000000000000000000000010000111100010100000000000000000000000000000000000000000000000001000011110001100000000000000000000000000000000000000000000000000100001111000011000000000000000000000000000000000000000000000000010000111100001000000000000000000000000000000000000000000000000001000001001000010000000000000000000000000000000000000000000000000100000100100000000000000000000000000000000000000000000000000000010000111100000100000000000000000000000000000000000000000000000001000011110000000000000000000000 
	Parameter C_M_AXI_HIGH_ADDR bound to: 640'b0000000000000000000000000000000001000011110001001111111111111111000000000000000000000000000000000111101010100000111111111111111100000000000000000000000000000000010000111100010111111111111111110000000000000000000000000000000001000011110001100000111111111111000000000000000000000000000000000100001111000011111111111111111100000000000000000000000000000000010000111100001011111111111111110000000000000000000000000000000001000001001000011111111111111111000000000000000000000000000000000100000100100000111111111111111100000000000000000000000000000000010000111100000111111111111111110000000000000000000000000000000001000011110000001111111111111111 
	Parameter C_S_AXI_BASE_ID bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_S_AXI_HIGH_ID bound to: 64'b0000000000000000000000000000000000000000000000000000111111111111 
	Parameter C_S_AXI_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_S_AXI_SUPPORTS_WRITE bound to: 1'b1 
	Parameter C_S_AXI_SUPPORTS_READ bound to: 1'b1 
	Parameter C_M_AXI_SUPPORTS_WRITE bound to: 10'b1111111111 
	Parameter C_M_AXI_SUPPORTS_READ bound to: 10'b1111111111 
	Parameter C_M_AXI_WRITE_CONNECTIVITY bound to: 320'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_M_AXI_READ_CONNECTIVITY bound to: 320'b00000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter C_S_AXI_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_S_AXI_WRITE_ACCEPTANCE bound to: 8 - type: integer 
	Parameter C_S_AXI_READ_ACCEPTANCE bound to: 8 - type: integer 
	Parameter C_M_AXI_WRITE_ISSUING bound to: 320'b00000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000 
	Parameter C_M_AXI_READ_ISSUING bound to: 320'b00000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000 
	Parameter C_S_AXI_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter C_M_AXI_SECURE bound to: 320'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_M_AXI_ERR_MODE bound to: 320'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_W_ISSUE_WIDTH bound to: 352'b0000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011 
	Parameter C_R_ISSUE_WIDTH bound to: 352'b0000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011000000000000000000000000000000110000000000000000000000000000001100000000000000000000000000000011 
	Parameter C_W_ACCEPT_WIDTH bound to: 32'b00000000000000000000000000000011 
	Parameter C_R_ACCEPT_WIDTH bound to: 32'b00000000000000000000000000000011 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_NUM_MASTER_SLOTS_LOG bound to: 4 - type: integer 
	Parameter P_NUM_SLAVE_SLOTS_LOG bound to: 1 - type: integer 
	Parameter P_AXI_WID_WIDTH bound to: 1 - type: integer 
	Parameter P_ST_AWMESG_WIDTH bound to: 11 - type: integer 
	Parameter P_AA_AWMESG_WIDTH bound to: 75 - type: integer 
	Parameter P_ST_ARMESG_WIDTH bound to: 11 - type: integer 
	Parameter P_AA_ARMESG_WIDTH bound to: 75 - type: integer 
	Parameter P_ST_BMESG_WIDTH bound to: 3 - type: integer 
	Parameter P_ST_RMESG_WIDTH bound to: 35 - type: integer 
	Parameter P_WR_WMESG_WIDTH bound to: 38 - type: integer 
	Parameter P_BYPASS bound to: 0 - type: integer 
	Parameter P_FWD_REV bound to: 1 - type: integer 
	Parameter P_SIMPLE bound to: 7 - type: integer 
	Parameter P_M_AXI_SUPPORTS_READ bound to: 11'b11111111111 
	Parameter P_M_AXI_SUPPORTS_WRITE bound to: 11'b11111111111 
	Parameter P_M_AXI_WRITE_CONNECTIVITY bound to: 352'b1111111111111111111111111111111100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter P_M_AXI_READ_CONNECTIVITY bound to: 352'b1111111111111111111111111111111100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001 
	Parameter P_S_AXI_WRITE_CONNECTIVITY bound to: 32'b11111111111111111111111111111111 
	Parameter P_S_AXI_READ_CONNECTIVITY bound to: 32'b11111111111111111111111111111111 
	Parameter P_M_AXI_READ_ISSUING bound to: 352'b0000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000 
	Parameter P_M_AXI_WRITE_ISSUING bound to: 352'b0000000000000000000000000000000100000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000000000000000000000000000000010000000000000000000000000000000100000000000000000000000000000001000 
	Parameter P_DECERR bound to: 2'b11 
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_19_si_transactor' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_SI bound to: 0 - type: integer 
	Parameter C_DIR bound to: 1 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 10 - type: integer 
	Parameter C_NUM_M_LOG bound to: 4 - type: integer 
	Parameter C_ACCEPTANCE bound to: 8 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 3 - type: integer 
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 35 - type: integer 
	Parameter C_BASE_ID bound to: 12'b000000000000 
	Parameter C_HIGH_ID bound to: 12'b111111111111 
	Parameter C_BASE_ADDR bound to: 640'b0000000000000000000000000000000001000011110001000000000000000000000000000000000000000000000000000111101010100000000000000000000000000000000000000000000000000000010000111100010100000000000000000000000000000000000000000000000001000011110001100000000000000000000000000000000000000000000000000100001111000011000000000000000000000000000000000000000000000000010000111100001000000000000000000000000000000000000000000000000001000001001000010000000000000000000000000000000000000000000000000100000100100000000000000000000000000000000000000000000000000000010000111100000100000000000000000000000000000000000000000000000001000011110000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 640'b0000000000000000000000000000000001000011110001001111111111111111000000000000000000000000000000000111101010100000111111111111111100000000000000000000000000000000010000111100010111111111111111110000000000000000000000000000000001000011110001100000111111111111000000000000000000000000000000000100001111000011111111111111111100000000000000000000000000000000010000111100001011111111111111110000000000000000000000000000000001000001001000011111111111111111000000000000000000000000000000000100000100100000111111111111111100000000000000000000000000000000010000111100000111111111111111110000000000000000000000000000000001000011110000001111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 10'b1111111111 
	Parameter C_M_AXI_SECURE bound to: 320'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 320'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 48 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 4 - type: integer 
	Parameter P_M_AXILITE bound to: 10'b0000000000 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 4 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 12 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 4096 - type: integer 
	Parameter P_NUM_THREADS bound to: 8 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 10'b0000000000 
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_19_addr_decoder' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_TARGETS bound to: 10 - type: integer 
	Parameter C_NUM_TARGETS_LOG bound to: 4 - type: integer 
	Parameter C_NUM_RANGES bound to: 1 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_TARGET_ENC bound to: 1 - type: integer 
	Parameter C_TARGET_HOT bound to: 1 - type: integer 
	Parameter C_REGION_ENC bound to: 1 - type: integer 
	Parameter C_BASE_ADDR bound to: 640'b0000000000000000000000000000000001000011110001000000000000000000000000000000000000000000000000000111101010100000000000000000000000000000000000000000000000000000010000111100010100000000000000000000000000000000000000000000000001000011110001100000000000000000000000000000000000000000000000000100001111000011000000000000000000000000000000000000000000000000010000111100001000000000000000000000000000000000000000000000000001000001001000010000000000000000000000000000000000000000000000000100000100100000000000000000000000000000000000000000000000000000010000111100000100000000000000000000000000000000000000000000000001000011110000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 640'b0000000000000000000000000000000001000011110001001111111111111111000000000000000000000000000000000111101010100000111111111111111100000000000000000000000000000000010000111100010111111111111111110000000000000000000000000000000001000011110001100000111111111111000000000000000000000000000000000100001111000011111111111111111100000000000000000000000000000000010000111100001011111111111111110000000000000000000000000000000001000001001000011111111111111111000000000000000000000000000000000100000100100000111111111111111100000000000000000000000000000000010000111100000111111111111111110000000000000000000000000000000001000011110000001111111111111111 
	Parameter C_TARGET_QUAL bound to: 11'b01111111111 
	Parameter C_RESOLUTION bound to: 2 - type: integer 
	Parameter C_COMPARATOR_THRESHOLD bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
	Parameter C_FAMILY bound to: rtl - type: string 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (82#1) [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (83#1) [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100000100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (83#1) [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000010010000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized1' (83#1) [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000010010000100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized2' (83#1) [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100001000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized3' (83#1) [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized4' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100001100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized4' (83#1) [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized5' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100011000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized5' (83#1) [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized6' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100010100000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized6' (83#1) [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized7' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b011110101010000000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized7' (83#1) [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized8' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
	Parameter C_FAMILY bound to: rtl - type: string 
	Parameter C_VALUE bound to: 30'b010000111100010000000000000000 
	Parameter C_DATA_WIDTH bound to: 30 - type: integer 
	Parameter C_BITS_PER_LUT bound to: 6 - type: integer 
	Parameter C_NUM_LUT bound to: 5 - type: integer 
	Parameter C_FIX_DATA_WIDTH bound to: 30 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized8' (83#1) [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_19_addr_decoder' (84#1) [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_17_axic_srl_fifo' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 4 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 4 - type: integer 
	Parameter P_EMPTY bound to: 4'b1111 
	Parameter P_ALMOSTEMPTY bound to: 4'b0000 
	Parameter P_ALMOSTFULL_TEMP bound to: 5'b11110 
	Parameter P_ALMOSTFULL bound to: 4'b1110 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_17_ndeep_srl' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_A_WIDTH bound to: 4 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'SRLC32E' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51849]
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'SRLC32E' (85#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51849]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_17_ndeep_srl' (86#1) [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_17_axic_srl_fifo' (87#1) [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_19_arbiter_resp' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:1025]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_S bound to: 11 - type: integer 
	Parameter C_NUM_S_LOG bound to: 4 - type: integer 
	Parameter C_GRANT_ENC bound to: 1 - type: integer 
	Parameter C_GRANT_HOT bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_19_arbiter_resp' (88#1) [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:1025]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_RATIO bound to: 11 - type: integer 
	Parameter C_SEL_WIDTH bound to: 4 - type: integer 
	Parameter C_DATA_WIDTH bound to: 48 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'MUXF7' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27682]
INFO: [Synth 8-6155] done synthesizing module 'MUXF7' (89#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27682]
INFO: [Synth 8-6157] synthesizing module 'MUXF8' [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27719]
INFO: [Synth 8-6155] done synthesizing module 'MUXF8' (90#1) [C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27719]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (91#1) [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_19_si_transactor' (92#1) [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_19_si_transactor__parameterized0' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_SI bound to: 0 - type: integer 
	Parameter C_DIR bound to: 0 - type: integer 
	Parameter C_NUM_ADDR_RANGES bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 10 - type: integer 
	Parameter C_NUM_M_LOG bound to: 4 - type: integer 
	Parameter C_ACCEPTANCE bound to: 8 - type: integer 
	Parameter C_ACCEPTANCE_LOG bound to: 3 - type: integer 
	Parameter C_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_AMESG_WIDTH bound to: 11 - type: integer 
	Parameter C_RMESG_WIDTH bound to: 3 - type: integer 
	Parameter C_BASE_ID bound to: 12'b000000000000 
	Parameter C_HIGH_ID bound to: 12'b111111111111 
	Parameter C_BASE_ADDR bound to: 640'b0000000000000000000000000000000001000011110001000000000000000000000000000000000000000000000000000111101010100000000000000000000000000000000000000000000000000000010000111100010100000000000000000000000000000000000000000000000001000011110001100000000000000000000000000000000000000000000000000100001111000011000000000000000000000000000000000000000000000000010000111100001000000000000000000000000000000000000000000000000001000001001000010000000000000000000000000000000000000000000000000100000100100000000000000000000000000000000000000000000000000000010000111100000100000000000000000000000000000000000000000000000001000011110000000000000000000000 
	Parameter C_HIGH_ADDR bound to: 640'b0000000000000000000000000000000001000011110001001111111111111111000000000000000000000000000000000111101010100000111111111111111100000000000000000000000000000000010000111100010111111111111111110000000000000000000000000000000001000011110001100000111111111111000000000000000000000000000000000100001111000011111111111111111100000000000000000000000000000000010000111100001011111111111111110000000000000000000000000000000001000001001000011111111111111111000000000000000000000000000000000100000100100000111111111111111100000000000000000000000000000000010000111100000111111111111111110000000000000000000000000000000001000011110000001111111111111111 
	Parameter C_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_TARGET_QUAL bound to: 10'b1111111111 
	Parameter C_M_AXI_SECURE bound to: 320'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_RANGE_CHECK bound to: 1 - type: integer 
	Parameter C_ADDR_DECODE bound to: 1 - type: integer 
	Parameter C_ERR_MODE bound to: 320'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter C_DEBUG bound to: 1 - type: integer 
	Parameter P_WRITE bound to: 0 - type: integer 
	Parameter P_READ bound to: 1 - type: integer 
	Parameter P_RMUX_MESG_WIDTH bound to: 16 - type: integer 
	Parameter P_AXILITE_ERRMODE bound to: 1 - type: integer 
	Parameter P_NONSECURE_BIT bound to: 1 - type: integer 
	Parameter P_NUM_M_LOG_M1 bound to: 4 - type: integer 
	Parameter P_M_AXILITE bound to: 10'b0000000000 
	Parameter P_FIXED bound to: 2'b00 
	Parameter P_NUM_M_DE_LOG bound to: 4 - type: integer 
	Parameter P_THREAD_ID_WIDTH_M1 bound to: 12 - type: integer 
	Parameter P_NUM_ID_VAL bound to: 4096 - type: integer 
	Parameter P_NUM_THREADS bound to: 8 - type: integer 
	Parameter P_M_SECURE_MASK bound to: 10'b0000000000 
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_RATIO bound to: 11 - type: integer 
	Parameter C_SEL_WIDTH bound to: 4 - type: integer 
	Parameter C_DATA_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (92#1) [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
WARNING: [Synth 8-6014] Unused sequential element gen_multi_thread.debug_r_beat_cnt_i_reg was removed.  [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4346]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_19_si_transactor__parameterized0' (92#1) [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
	Parameter C_NUM_M bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_19_splitter' (93#1) [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_WMESG_WIDTH bound to: 38 - type: integer 
	Parameter C_NUM_MASTER_SLOTS bound to: 11 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 5 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_WIDTH bound to: 5 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter C_USE_FULL bound to: 1 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter P_EMPTY bound to: 3'b111 
	Parameter P_ALMOSTEMPTY bound to: 3'b000 
	Parameter P_ALMOSTFULL_TEMP bound to: 4'b1110 
	Parameter P_ALMOSTFULL bound to: 3'b110 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_A_WIDTH bound to: 3 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_17_ndeep_srl__parameterized0' (93#1) [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_17_axic_reg_srl_fifo' (94#1) [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_19_wdata_router' (95#1) [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4736]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter P_EMPTY bound to: 3'b111 
	Parameter P_ALMOSTEMPTY bound to: 3'b000 
	Parameter P_ALMOSTFULL_TEMP bound to: 4'b1110 
	Parameter P_ALMOSTFULL bound to: 3'b110 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_17_axic_srl_fifo__parameterized0' (95#1) [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_WMESG_WIDTH bound to: 38 - type: integer 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 3 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_19_wdata_mux' (96#1) [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4561]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 7 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 1 - type: integer 
	Parameter C_NUM_SLR_CROSSINGS bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MASTER_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_SLAVE_R bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AW bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_W bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_B bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_AR bound to: 0 - type: integer 
	Parameter C_PIPELINES_MIDDLE_R bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter P_FORWARD bound to: 0 - type: integer 
	Parameter P_RESPONSE bound to: 1 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 42 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 42 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 42 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 37 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 14 - type: integer 
	Parameter C_REG_CONFIG bound to: 7 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_DATA_WIDTH bound to: 47 - type: integer 
	Parameter C_REG_CONFIG bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 42 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 42 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_SUPPORTS_REGION_SIGNALS bound to: 1 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AWPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter C_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter C_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter C_ARPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter C_RPAYLOAD_WIDTH bound to: 47 - type: integer 
	Parameter G_AXI_AWADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_AWADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_AWPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_AWSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_AWBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_AWBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_AWCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_AWCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_AWLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_AWLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_AWLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_AWID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_AWID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_AWQOS_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_AWQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWREGION_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_AWREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_AWUSER_INDEX bound to: 42 - type: integer 
	Parameter G_AXI_AWUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_AWPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter G_AXI_ARADDR_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_ARADDR_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_INDEX bound to: 1 - type: integer 
	Parameter G_AXI_ARPROT_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARSIZE_INDEX bound to: 4 - type: integer 
	Parameter G_AXI_ARSIZE_WIDTH bound to: 3 - type: integer 
	Parameter G_AXI_ARBURST_INDEX bound to: 7 - type: integer 
	Parameter G_AXI_ARBURST_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_ARCACHE_INDEX bound to: 9 - type: integer 
	Parameter G_AXI_ARCACHE_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARLEN_INDEX bound to: 13 - type: integer 
	Parameter G_AXI_ARLEN_WIDTH bound to: 8 - type: integer 
	Parameter G_AXI_ARLOCK_INDEX bound to: 21 - type: integer 
	Parameter G_AXI_ARLOCK_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_ARID_INDEX bound to: 22 - type: integer 
	Parameter G_AXI_ARID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_ARQOS_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_ARQOS_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARREGION_INDEX bound to: 38 - type: integer 
	Parameter G_AXI_ARREGION_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_ARUSER_INDEX bound to: 42 - type: integer 
	Parameter G_AXI_ARUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_ARPAYLOAD_WIDTH bound to: 42 - type: integer 
	Parameter G_AXI_WDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_WDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter G_AXI_WLAST_INDEX bound to: 36 - type: integer 
	Parameter G_AXI_WLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_WID_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WID_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WUSER_INDEX bound to: 37 - type: integer 
	Parameter G_AXI_WUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_WPAYLOAD_WIDTH bound to: 37 - type: integer 
	Parameter G_AXI_BRESP_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_BRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_BID_INDEX bound to: 2 - type: integer 
	Parameter G_AXI_BID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_BUSER_INDEX bound to: 14 - type: integer 
	Parameter G_AXI_BUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_BPAYLOAD_WIDTH bound to: 14 - type: integer 
	Parameter G_AXI_RDATA_INDEX bound to: 0 - type: integer 
	Parameter G_AXI_RDATA_WIDTH bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_INDEX bound to: 32 - type: integer 
	Parameter G_AXI_RRESP_WIDTH bound to: 2 - type: integer 
	Parameter G_AXI_RLAST_INDEX bound to: 34 - type: integer 
	Parameter G_AXI_RLAST_WIDTH bound to: 1 - type: integer 
	Parameter G_AXI_RID_INDEX bound to: 35 - type: integer 
	Parameter G_AXI_RID_WIDTH bound to: 12 - type: integer 
	Parameter G_AXI_RUSER_INDEX bound to: 47 - type: integer 
	Parameter G_AXI_RUSER_WIDTH bound to: 0 - type: integer 
	Parameter G_AXI_RPAYLOAD_WIDTH bound to: 47 - type: integer 
WARNING: [Synth 8-350] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_18_axi_register_slice' requires 93 connections, but only 92 given [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-350] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_18_axi_register_slice' requires 93 connections, but only 92 given [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-350] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_18_axi_register_slice' requires 93 connections, but only 92 given [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-350] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_18_axi_register_slice' requires 93 connections, but only 92 given [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-350] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_18_axi_register_slice' requires 93 connections, but only 92 given [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-350] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_18_axi_register_slice' requires 93 connections, but only 92 given [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-350] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_18_axi_register_slice' requires 93 connections, but only 92 given [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-350] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_18_axi_register_slice' requires 93 connections, but only 92 given [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-350] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_18_axi_register_slice' requires 93 connections, but only 92 given [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-350] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_18_axi_register_slice' requires 93 connections, but only 92 given [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_FIFO_WIDTH bound to: 8 - type: integer 
	Parameter C_MAX_CTRL_FANOUT bound to: 33 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 0 - type: integer 
	Parameter C_USE_FULL bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 2 - type: integer 
	Parameter P_EMPTY bound to: 2'b11 
	Parameter P_ALMOSTEMPTY bound to: 2'b00 
	Parameter P_ALMOSTFULL_TEMP bound to: 3'b110 
	Parameter P_ALMOSTFULL bound to: 2'b10 
	Parameter P_NUM_REPS bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_A_WIDTH bound to: 2 - type: integer 
	Parameter P_SRLASIZE bound to: 5 - type: integer 
	Parameter P_SRLDEPTH bound to: 32 - type: integer 
	Parameter P_NUMSRLS bound to: 1 - type: integer 
	Parameter P_SHIFT_DEPTH bound to: 4 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_WMESG_WIDTH bound to: 38 - type: integer 
	Parameter C_NUM_SLAVE_SLOTS bound to: 1 - type: integer 
	Parameter C_SELECT_WIDTH bound to: 1 - type: integer 
	Parameter C_FIFO_DEPTH_LOG bound to: 0 - type: integer 
	Parameter P_FIFO_DEPTH_LOG bound to: 0 - type: integer 
WARNING: [Synth 8-350] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_18_axi_register_slice' requires 93 connections, but only 92 given [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
	Parameter C_AXI_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_PROTOCOL bound to: 0 - type: integer 
	Parameter C_RESP bound to: 3 - type: integer 
	Parameter P_WRITE_IDLE bound to: 2'b00 
	Parameter P_WRITE_DATA bound to: 2'b01 
	Parameter P_WRITE_RESP bound to: 2'b10 
	Parameter P_READ_IDLE bound to: 1'b0 
	Parameter P_READ_DATA bound to: 1'b1 
	Parameter P_AXI4 bound to: 0 - type: integer 
	Parameter P_AXI3 bound to: 1 - type: integer 
	Parameter P_AXILITE bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3633]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_NUM_S bound to: 1 - type: integer 
	Parameter C_NUM_S_LOG bound to: 1 - type: integer 
	Parameter C_NUM_M bound to: 11 - type: integer 
	Parameter C_MESG_WIDTH bound to: 75 - type: integer 
	Parameter C_ARB_PRIORITY bound to: 0 - type: integer 
	Parameter P_PRIO_MASK bound to: 1'b0 
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[0].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:2997]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[1].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:2997]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[2].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:2997]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[3].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:2997]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[4].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:2997]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[5].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:2997]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[6].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:2997]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[7].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:2997]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[8].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:2997]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[9].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:2997]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[10].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:2997]
INFO: [Synth 8-638] synthesizing module 'drone_rst_processing_system7_0_100M_0' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ip/drone_rst_processing_system7_0_100M_0/synth/drone_rst_processing_system7_0_100M_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at 'c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ip/drone_rst_processing_system7_0_100M_0/synth/drone_rst_processing_system7_0_100M_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_R_INVERTED bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
INFO: [Synth 8-3491] module 'SRL16' declared at 'C:/Xilinx/Vivado/2018.3/scripts/rt/data/unisim_comp.v:51683' bound to instance 'POR_SRL_I' of component 'SRL16' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
	Parameter INIT bound to: 16'b0000000000000000 
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized1' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter C_CDC_TYPE bound to: 1 - type: integer 
	Parameter C_RESET_STATE bound to: 0 - type: integer 
	Parameter C_SINGLE_BIT bound to: 1 - type: integer 
	Parameter C_FLOP_INPUT bound to: 0 - type: integer 
	Parameter C_VECTOR_WIDTH bound to: 2 - type: integer 
	Parameter C_MTBF_STAGES bound to: 4 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized1' (103#1) [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (104#1) [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
	Parameter C_SIZE bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (105#1) [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (106#1) [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (107#1) [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'drone_rst_processing_system7_0_100M_0' (108#1) [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ip/drone_rst_processing_system7_0_100M_0/synth/drone_rst_processing_system7_0_100M_0.vhd:74]
WARNING: [Synth 8-350] instance 'rst_processing_system7_0_100M' of module 'drone_rst_processing_system7_0_100M_0' requires 10 connections, but only 7 given [C:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/synth/drone.v:1135]
	Parameter INIT_40 bound to: 16'b0000000000000000 
	Parameter INIT_41 bound to: 16'b0010000110101111 
	Parameter INIT_42 bound to: 16'b0000010000000000 
	Parameter INIT_43 bound to: 16'b0000000000000000 
	Parameter INIT_44 bound to: 16'b0000000000000000 
	Parameter INIT_45 bound to: 16'b0000000000000000 
	Parameter INIT_46 bound to: 16'b0000000000000000 
	Parameter INIT_47 bound to: 16'b0000000000000000 
	Parameter INIT_48 bound to: 16'b0000000000000000 
	Parameter INIT_49 bound to: 16'b0100000001000000 
	Parameter INIT_4A bound to: 16'b0000000000000000 
	Parameter INIT_4B bound to: 16'b0000000000000000 
	Parameter INIT_4C bound to: 16'b0000000000000000 
	Parameter INIT_4D bound to: 16'b0100000000000000 
	Parameter INIT_4E bound to: 16'b0000000000000000 
	Parameter INIT_4F bound to: 16'b0000000000000000 
	Parameter INIT_50 bound to: 16'b1011010111101101 
	Parameter INIT_51 bound to: 16'b0101011111100100 
	Parameter INIT_52 bound to: 16'b1010000101000111 
	Parameter INIT_53 bound to: 16'b1100101000110011 
	Parameter INIT_54 bound to: 16'b1010100100111010 
	Parameter INIT_55 bound to: 16'b0101001011000110 
	Parameter INIT_56 bound to: 16'b1001010101010101 
	Parameter INIT_57 bound to: 16'b1010111001001110 
	Parameter INIT_58 bound to: 16'b0101100110011001 
	Parameter INIT_59 bound to: 16'b0101010101010101 
	Parameter INIT_5A bound to: 16'b1001100110011001 
	Parameter INIT_5B bound to: 16'b0110101010101010 
	Parameter INIT_5C bound to: 16'b0101000100010001 
	Parameter INIT_5D bound to: 16'b0101000100010001 
	Parameter INIT_5E bound to: 16'b1001000111101011 
	Parameter INIT_5F bound to: 16'b0110011001100110 
	Parameter IS_CONVSTCLK_INVERTED bound to: 1'b0 
	Parameter IS_DCLK_INVERTED bound to: 1'b0 
	Parameter SIM_DEVICE bound to: ZYNQ - type: string 
	Parameter SIM_MONITOR_FILE bound to: design.txt - type: string 
WARNING: [Synth 8-350] instance 'xadc_wiz_0' of module 'drone_xadc_wiz_0_0' requires 18 connections, but only 14 given [C:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/synth/drone.v:1143]
WARNING: [Synth 8-3331] design cdc_sync__parameterized1 has unconnected port prmry_aclk
WARNING: [Synth 8-3331] design cdc_sync__parameterized1 has unconnected port prmry_resetn
WARNING: [Synth 8-3331] design cdc_sync__parameterized1 has unconnected port prmry_vect_in[1]
WARNING: [Synth 8-3331] design cdc_sync__parameterized1 has unconnected port prmry_vect_in[0]
WARNING: [Synth 8-3331] design cdc_sync__parameterized1 has unconnected port scndry_resetn
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized1 has unconnected port m_axi_buser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_vector2axi__parameterized1 has unconnected port m_axi_ruser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized1 has unconnected port s_axi_awuser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized1 has unconnected port s_axi_wid[11]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized1 has unconnected port s_axi_wid[10]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized1 has unconnected port s_axi_wid[9]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized1 has unconnected port s_axi_wid[8]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized1 has unconnected port s_axi_wid[7]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized1 has unconnected port s_axi_wid[6]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized1 has unconnected port s_axi_wid[5]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized1 has unconnected port s_axi_wid[4]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized1 has unconnected port s_axi_wid[3]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized1 has unconnected port s_axi_wid[2]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized1 has unconnected port s_axi_wid[1]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized1 has unconnected port s_axi_wid[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized1 has unconnected port s_axi_wuser[0]
WARNING: [Synth 8-3331] design axi_infrastructure_v1_1_0_axi2vector__parameterized1 has unconnected port s_axi_aruser[0]
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_18_axic_register_slice__parameterized7 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_18_axic_register_slice__parameterized7 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_18_axic_register_slice__parameterized8 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_18_axic_register_slice__parameterized8 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_register_slice_v2_1_18_axi_register_slice__parameterized1 has unconnected port aclk2x
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_wdata_mux__parameterized0 has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_wdata_mux__parameterized0 has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_wdata_mux__parameterized0 has unconnected port S_ASELECT[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_wdata_mux__parameterized0 has unconnected port S_AVALID
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_wdata_mux has unconnected port ACLK
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_wdata_mux has unconnected port ARESET
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_wdata_mux has unconnected port S_ASELECT[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_wdata_mux has unconnected port S_AVALID
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_addr_decoder has unconnected port ADDR[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_addr_decoder has unconnected port ADDR[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_si_transactor__parameterized0 has unconnected port S_ABURST[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_si_transactor__parameterized0 has unconnected port S_ABURST[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_si_transactor has unconnected port S_ABURST[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_si_transactor has unconnected port S_ABURST[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_crossbar has unconnected port S_AXI_WID[11]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_crossbar has unconnected port S_AXI_WID[10]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_crossbar has unconnected port S_AXI_WID[9]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_crossbar has unconnected port S_AXI_WID[8]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_crossbar has unconnected port S_AXI_WID[7]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_crossbar has unconnected port S_AXI_WID[6]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_crossbar has unconnected port S_AXI_WID[5]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_crossbar has unconnected port S_AXI_WID[4]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_crossbar has unconnected port S_AXI_WID[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_crossbar has unconnected port S_AXI_WID[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_crossbar has unconnected port S_AXI_WID[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_crossbar has unconnected port S_AXI_WID[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_awuser[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_wid[11]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_wid[10]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_wid[9]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_wid[8]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_wid[7]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_wid[6]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_wid[5]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_wid[4]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_wid[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_wid[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_wid[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_wid[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_wuser[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port s_axi_aruser[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port m_axi_buser[9]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port m_axi_buser[8]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port m_axi_buser[7]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port m_axi_buser[6]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port m_axi_buser[5]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port m_axi_buser[4]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port m_axi_buser[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port m_axi_buser[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port m_axi_buser[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port m_axi_buser[0]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port m_axi_ruser[9]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port m_axi_ruser[8]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port m_axi_ruser[7]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port m_axi_ruser[6]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port m_axi_ruser[5]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port m_axi_ruser[4]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port m_axi_ruser[3]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port m_axi_ruser[2]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port m_axi_ruser[1]
WARNING: [Synth 8-3331] design axi_crossbar_v2_1_19_axi_crossbar has unconnected port m_axi_ruser[0]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_18_axi_protocol_converter__parameterized0 has unconnected port aclk
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_18_axi_protocol_converter__parameterized0 has unconnected port aresetn
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_18_axi_protocol_converter__parameterized0 has unconnected port s_axi_awlock[1]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_18_axi_protocol_converter__parameterized0 has unconnected port s_axi_awregion[3]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_18_axi_protocol_converter__parameterized0 has unconnected port s_axi_awregion[2]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_18_axi_protocol_converter__parameterized0 has unconnected port s_axi_awregion[1]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_18_axi_protocol_converter__parameterized0 has unconnected port s_axi_awregion[0]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_18_axi_protocol_converter__parameterized0 has unconnected port s_axi_wid[11]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_18_axi_protocol_converter__parameterized0 has unconnected port s_axi_wid[10]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_18_axi_protocol_converter__parameterized0 has unconnected port s_axi_wid[9]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_18_axi_protocol_converter__parameterized0 has unconnected port s_axi_wid[8]
WARNING: [Synth 8-3331] design axi_protocol_converter_v2_1_18_axi_protocol_converter__parameterized0 has unconnected port s_axi_wid[7]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:37 ; elapsed = 00:01:40 . Memory (MB): peak = 684.762 ; gain = 376.250
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:38 ; elapsed = 00:01:41 . Memory (MB): peak = 684.762 ; gain = 376.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:38 ; elapsed = 00:01:41 . Memory (MB): peak = 684.762 ; gain = 376.250
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 180 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ip/drone_processing_system7_0_0/drone_processing_system7_0_0.xdc] for cell 'drone_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ip/drone_processing_system7_0_0/drone_processing_system7_0_0.xdc] for cell 'drone_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ip/drone_processing_system7_0_0/drone_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/drone_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/drone_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ip/drone_axi_gpio_testpins_0/drone_axi_gpio_testpins_0_board.xdc] for cell 'drone_i/axi_gpio_testpins/U0'
Finished Parsing XDC File [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ip/drone_axi_gpio_testpins_0/drone_axi_gpio_testpins_0_board.xdc] for cell 'drone_i/axi_gpio_testpins/U0'
Parsing XDC File [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ip/drone_axi_gpio_testpins_0/drone_axi_gpio_testpins_0.xdc] for cell 'drone_i/axi_gpio_testpins/U0'
Finished Parsing XDC File [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ip/drone_axi_gpio_testpins_0/drone_axi_gpio_testpins_0.xdc] for cell 'drone_i/axi_gpio_testpins/U0'
Parsing XDC File [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ip/drone_axi_gpio_led_0/drone_axi_gpio_led_0_board.xdc] for cell 'drone_i/axi_gpio_led/U0'
Finished Parsing XDC File [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ip/drone_axi_gpio_led_0/drone_axi_gpio_led_0_board.xdc] for cell 'drone_i/axi_gpio_led/U0'
Parsing XDC File [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ip/drone_axi_gpio_led_0/drone_axi_gpio_led_0.xdc] for cell 'drone_i/axi_gpio_led/U0'
Finished Parsing XDC File [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ip/drone_axi_gpio_led_0/drone_axi_gpio_led_0.xdc] for cell 'drone_i/axi_gpio_led/U0'
Parsing XDC File [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ip/drone_rst_processing_system7_0_100M_0/drone_rst_processing_system7_0_100M_0_board.xdc] for cell 'drone_i/rst_processing_system7_0_100M/U0'
Finished Parsing XDC File [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ip/drone_rst_processing_system7_0_100M_0/drone_rst_processing_system7_0_100M_0_board.xdc] for cell 'drone_i/rst_processing_system7_0_100M/U0'
Parsing XDC File [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ip/drone_rst_processing_system7_0_100M_0/drone_rst_processing_system7_0_100M_0.xdc] for cell 'drone_i/rst_processing_system7_0_100M/U0'
Finished Parsing XDC File [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ip/drone_rst_processing_system7_0_100M_0/drone_rst_processing_system7_0_100M_0.xdc] for cell 'drone_i/rst_processing_system7_0_100M/U0'
Parsing XDC File [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ip/drone_xadc_wiz_0_0/drone_xadc_wiz_0_0.xdc] for cell 'drone_i/xadc_wiz_0/inst'
Finished Parsing XDC File [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ip/drone_xadc_wiz_0_0/drone_xadc_wiz_0_0.xdc] for cell 'drone_i/xadc_wiz_0/inst'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1046.066 ; gain = 0.000
Parsing XDC File [C:/Users/Thiba/OneDrive/Desktop/Eagle7/constraints/ZYBO_Master_2018.xdc]
Finished Parsing XDC File [C:/Users/Thiba/OneDrive/Desktop/Eagle7/constraints/ZYBO_Master_2018.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Thiba/OneDrive/Desktop/Eagle7/constraints/ZYBO_Master_2018.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/drone_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/drone_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Thiba/OneDrive/Desktop/Eagle7/drone/drone.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Thiba/OneDrive/Desktop/Eagle7/drone/drone.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Thiba/OneDrive/Desktop/Eagle7/drone/drone.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/drone_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/drone_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1046.348 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1046.641 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 51 instances were transformed.
  FDR => FDRE: 48 instances
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  SRL16 => SRL16E: 1 instances

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1046.641 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.151 . Memory (MB): peak = 1046.641 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:02:02 ; elapsed = 00:02:05 . Memory (MB): peak = 1046.641 ; gain = 738.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:02:02 ; elapsed = 00:02:05 . Memory (MB): peak = 1046.641 ; gain = 738.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for drone_i/processing_system7_0/inst. (constraint file  C:/Users/Thiba/OneDrive/Desktop/Eagle7/drone/drone.runs/synth_1/dont_touch.xdc, line 88).
Applied set_property DONT_TOUCH = true for drone_i/axi_gpio_testpins/U0. (constraint file  C:/Users/Thiba/OneDrive/Desktop/Eagle7/drone/drone.runs/synth_1/dont_touch.xdc, line 91).
Applied set_property DONT_TOUCH = true for drone_i/axi_gpio_led/U0. (constraint file  C:/Users/Thiba/OneDrive/Desktop/Eagle7/drone/drone.runs/synth_1/dont_touch.xdc, line 99).
Applied set_property DONT_TOUCH = true for drone_i/rst_processing_system7_0_100M/U0. (constraint file  C:/Users/Thiba/OneDrive/Desktop/Eagle7/drone/drone.runs/synth_1/dont_touch.xdc, line 107).
Applied set_property DONT_TOUCH = true for drone_i/xadc_wiz_0/inst. (constraint file  C:/Users/Thiba/OneDrive/Desktop/Eagle7/drone/drone.runs/synth_1/dont_touch.xdc, line 117).
Applied set_property DONT_TOUCH = true for drone_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for drone_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for drone_i/RC_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for drone_i/RC_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for drone_i/axi_gpio_testpins. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for drone_i/axi_gpio_led. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for drone_i/kill_switch_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for drone_i/PWM_AXI_triple_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for drone_i/PWM_AXI_triple_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for drone_i/PWM_AXI_triple_5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for drone_i/rst_processing_system7_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for drone_i/processing_system7_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for drone_i/crypto2020_hash_ip_v1_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for drone_i/xadc_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for drone_i/PWM_AXI_triple_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for drone_i/SWIPT_2020_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for drone_i/processing_system7_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for drone_i/processing_system7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for drone_i/processing_system7_0_axi_periph/m00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for drone_i/processing_system7_0_axi_periph/m01_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for drone_i/processing_system7_0_axi_periph/m02_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for drone_i/processing_system7_0_axi_periph/m03_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for drone_i/processing_system7_0_axi_periph/m04_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for drone_i/processing_system7_0_axi_periph/m05_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for drone_i/processing_system7_0_axi_periph/m06_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for drone_i/processing_system7_0_axi_periph/m07_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for drone_i/processing_system7_0_axi_periph/m09_couplers/auto_pc. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:02:02 ; elapsed = 00:02:05 . Memory (MB): peak = 1046.641 ; gain = 738.129
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "i_ce" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "substate" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "substate" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mid_freq" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "o_freq" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "o_enable" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/1549/hdl/FrequencyTrackerII.v:78]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <multiplier> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/1549/hdl/PwmIII.v:52]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <multiplier> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/1549/hdl/PwmIII.v:51]
INFO: [Synth 8-5545] ROM "index" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "counter" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 2 [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/1549/hdl/PwmIII.v:52]
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_rresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_axi_bresp_i" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "o_a_en_wr" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "o_v_b_din_ctrl_reg" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "o_i_start" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "next_state" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "mem_reg[63]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[62]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[61]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[61]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[60]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[60]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[60]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[60]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[59]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[59]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[59]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[59]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[58]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[58]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[58]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[58]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[57]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[57]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[57]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[57]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[56]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[56]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[56]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[56]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[55]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[55]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[55]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[55]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[54]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[54]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[54]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[54]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[53]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[53]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[53]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[53]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[52]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[52]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[52]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[52]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[51]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[51]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[51]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[51]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[50]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[50]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[50]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[50]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[49]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[49]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[49]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[49]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[48]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[48]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[48]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[48]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[47]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[47]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[47]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[47]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[46]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[46]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[46]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[46]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[45]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[45]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[45]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[45]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[44]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[44]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[44]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[44]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[43]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[43]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[43]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[43]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[42]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[42]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[42]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[42]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[41]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[41]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[41]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[41]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[40]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[40]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[40]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[40]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[39]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[39]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mem_reg[39]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Common 17-14] Message 'Synth 8-5545' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2870]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/7a04/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2870]
INFO: [Synth 8-5546] ROM "gen_axi.read_cs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_axi.s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gen_axi.s_axi_rlast_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "f_mux4_return3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux4_return3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux4_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux4_return1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/c4fd/hdl/axi_data_fifo_v2_1_vl_rfs.v:759]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4296]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4329]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4329]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4329]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4329]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4329]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4329]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4329]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4329]
INFO: [Synth 8-5544] ROM "f_mux4_return3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux4_return3" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux4_return2" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "f_mux4_return1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4296]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4329]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4329]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4329]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4329]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4329]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4329]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4329]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:4329]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3092]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3092]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3092]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3092]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3092]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3092]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3092]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3092]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3092]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3092]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3087]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3087]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3087]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3087]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3087]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3087]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3087]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3087]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3087]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [c:/Users/Thiba/OneDrive/Desktop/Eagle7/src/bd/ipshared/6c9d/hdl/axi_crossbar_v2_1_vl_rfs.v:3087]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:02:13 ; elapsed = 00:02:17 . Memory (MB): peak = 1046.641 ; gain = 738.129
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |drone__GB0    |           1|     31536|
|2     |drone__GB1    |           1|      8839|
|3     |drone__GB2    |           1|     10345|
|4     |drone__GB3    |           1|     14883|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 8     
	   3 Input     32 Bit       Adders := 2     
	   3 Input     31 Bit       Adders := 1     
	   3 Input     30 Bit       Adders := 1     
	   3 Input     29 Bit       Adders := 1     
	   3 Input     28 Bit       Adders := 1     
	   3 Input     27 Bit       Adders := 1     
	   3 Input     26 Bit       Adders := 1     
	   3 Input     25 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 1     
	   3 Input     24 Bit       Adders := 1     
	   3 Input     23 Bit       Adders := 1     
	   3 Input     22 Bit       Adders := 1     
	   3 Input     21 Bit       Adders := 1     
	   3 Input     20 Bit       Adders := 1     
	   3 Input     19 Bit       Adders := 1     
	   3 Input     18 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
	   3 Input     15 Bit       Adders := 1     
	   3 Input     14 Bit       Adders := 1     
	   3 Input     13 Bit       Adders := 2     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 73    
	   3 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 18    
	   3 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 14    
	   3 Input      8 Bit       Adders := 1     
	   3 Input      7 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 3     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 39    
	   3 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 94    
	   3 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 12    
	   3 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 19    
	   3 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
	   3 Input      1 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 28    
+---Registers : 
	               75 Bit    Registers := 2     
	               73 Bit    Registers := 36    
	               48 Bit    Registers := 2     
	               47 Bit    Registers := 40    
	               32 Bit    Registers := 93    
	               25 Bit    Registers := 1     
	               14 Bit    Registers := 29    
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 102   
	               11 Bit    Registers := 6     
	                9 Bit    Registers := 20    
	                8 Bit    Registers := 89    
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 40    
	                4 Bit    Registers := 88    
	                3 Bit    Registers := 15    
	                2 Bit    Registers := 132   
	                1 Bit    Registers := 457   
+---RAMs : 
	              96K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     88 Bit        Muxes := 22    
	   2 Input     73 Bit        Muxes := 18    
	   2 Input     64 Bit        Muxes := 16    
	   2 Input     48 Bit        Muxes := 2     
	   2 Input     47 Bit        Muxes := 20    
	   2 Input     32 Bit        Muxes := 114   
	   5 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 30    
	   7 Input     32 Bit        Muxes := 2     
	   8 Input     32 Bit        Muxes := 8     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 11    
	   2 Input     13 Bit        Muxes := 3     
	   7 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 59    
	   2 Input     11 Bit        Muxes := 3     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      9 Bit        Muxes := 40    
	   2 Input      8 Bit        Muxes := 447   
	   2 Input      7 Bit        Muxes := 3     
	   2 Input      6 Bit        Muxes := 6     
	   4 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 38    
	   2 Input      4 Bit        Muxes := 97    
	   3 Input      4 Bit        Muxes := 17    
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 135   
	   4 Input      2 Bit        Muxes := 12    
	   5 Input      2 Bit        Muxes := 10    
	   7 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 863   
	   4 Input      1 Bit        Muxes := 19    
	   3 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 8     
	   8 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module axi_protocol_converter_v2_1_18_b2s_incr_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_wrap_cmd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_cmd_translator 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_wr_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_aw_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_18_b2s_simple_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_b_channel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_18_b2s_incr_cmd__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_wrap_cmd__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_cmd_translator__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_ar_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_r_channel 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__1 
Detailed RTL Component Info : 
+---Registers : 
	               73 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     73 Bit        Muxes := 1     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module axi_register_slice_v2_1_18_axic_register_slice 
Detailed RTL Component Info : 
+---Registers : 
	               73 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     73 Bit        Muxes := 1     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_18_b2s_incr_cmd__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_wrap_cmd__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_cmd_translator__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_wr_cmd_fsm__8 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_aw_channel__8 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_18_b2s_simple_fifo__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized0__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_b_channel__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_18_b2s_incr_cmd__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_wrap_cmd__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_cmd_translator__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm__8 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_ar_channel__8 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized1__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized2__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_r_channel__8 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__17 
Detailed RTL Component Info : 
+---Registers : 
	               73 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     73 Bit        Muxes := 1     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized1__8 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module axi_register_slice_v2_1_18_axic_register_slice__16 
Detailed RTL Component Info : 
+---Registers : 
	               73 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     73 Bit        Muxes := 1     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized2__8 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_18_b2s_incr_cmd__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_wrap_cmd__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_cmd_translator__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_wr_cmd_fsm__7 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_aw_channel__7 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_18_b2s_simple_fifo__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized0__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_b_channel__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_18_b2s_incr_cmd__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_wrap_cmd__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_cmd_translator__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm__7 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_ar_channel__7 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized1__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized2__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_r_channel__7 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__15 
Detailed RTL Component Info : 
+---Registers : 
	               73 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     73 Bit        Muxes := 1     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized1__7 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module axi_register_slice_v2_1_18_axic_register_slice__14 
Detailed RTL Component Info : 
+---Registers : 
	               73 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     73 Bit        Muxes := 1     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized2__7 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_18_b2s_incr_cmd__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_wrap_cmd__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_cmd_translator__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_wr_cmd_fsm__6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_aw_channel__6 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_18_b2s_simple_fifo__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized0__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_b_channel__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_18_b2s_incr_cmd__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_wrap_cmd__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_cmd_translator__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm__6 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_ar_channel__6 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized1__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized2__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_r_channel__6 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__13 
Detailed RTL Component Info : 
+---Registers : 
	               73 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     73 Bit        Muxes := 1     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized1__6 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module axi_register_slice_v2_1_18_axic_register_slice__12 
Detailed RTL Component Info : 
+---Registers : 
	               73 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     73 Bit        Muxes := 1     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized2__6 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_18_b2s_incr_cmd__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_wrap_cmd__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_cmd_translator__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_wr_cmd_fsm__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_aw_channel__5 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_18_b2s_simple_fifo__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized0__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_b_channel__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_18_b2s_incr_cmd__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_wrap_cmd__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_cmd_translator__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm__5 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_ar_channel__5 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized1__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized2__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_r_channel__5 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__11 
Detailed RTL Component Info : 
+---Registers : 
	               73 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     73 Bit        Muxes := 1     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized1__5 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module axi_register_slice_v2_1_18_axic_register_slice__10 
Detailed RTL Component Info : 
+---Registers : 
	               73 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     73 Bit        Muxes := 1     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized2__5 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_18_b2s_incr_cmd__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_wrap_cmd__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_cmd_translator__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_wr_cmd_fsm__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_aw_channel__4 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_18_b2s_simple_fifo__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized0__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_b_channel__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_18_b2s_incr_cmd__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_wrap_cmd__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_cmd_translator__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm__4 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_ar_channel__4 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized1__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized2__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_r_channel__4 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__9 
Detailed RTL Component Info : 
+---Registers : 
	               73 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     73 Bit        Muxes := 1     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized1__4 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module axi_register_slice_v2_1_18_axic_register_slice__8 
Detailed RTL Component Info : 
+---Registers : 
	               73 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     73 Bit        Muxes := 1     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized2__4 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_18_b2s_incr_cmd__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_wrap_cmd__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_cmd_translator__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_wr_cmd_fsm__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_aw_channel__3 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_18_b2s_simple_fifo__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized0__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_b_channel__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_18_b2s_incr_cmd__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_wrap_cmd__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_cmd_translator__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm__3 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_ar_channel__3 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized1__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized2__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_r_channel__3 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__7 
Detailed RTL Component Info : 
+---Registers : 
	               73 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     73 Bit        Muxes := 1     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized1__3 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module axi_register_slice_v2_1_18_axic_register_slice__6 
Detailed RTL Component Info : 
+---Registers : 
	               73 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     73 Bit        Muxes := 1     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized2__3 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_18_b2s_incr_cmd__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_wrap_cmd__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_cmd_translator__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_wr_cmd_fsm__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_aw_channel__2 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_18_b2s_simple_fifo__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_b_channel__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_18_b2s_incr_cmd__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_wrap_cmd__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_cmd_translator__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm__2 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_ar_channel__2 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized1__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized2__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_r_channel__2 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__5 
Detailed RTL Component Info : 
+---Registers : 
	               73 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     73 Bit        Muxes := 1     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized1__2 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module axi_register_slice_v2_1_18_axic_register_slice__4 
Detailed RTL Component Info : 
+---Registers : 
	               73 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     73 Bit        Muxes := 1     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized2__2 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_18_b2s_incr_cmd__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_wrap_cmd__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_cmd_translator__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_wr_cmd_fsm__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_aw_channel__1 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_18_b2s_simple_fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_b_channel__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
Module axi_protocol_converter_v2_1_18_b2s_incr_cmd__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_wrap_cmd__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_cmd_translator__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_ar_channel__1 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
Module axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized1__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized2__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s_r_channel__1 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__3 
Detailed RTL Component Info : 
+---Registers : 
	               73 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     73 Bit        Muxes := 1     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized1__1 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     14 Bit        Muxes := 1     
Module axi_register_slice_v2_1_18_axic_register_slice__2 
Detailed RTL Component Info : 
+---Registers : 
	               73 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     73 Bit        Muxes := 1     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
Module axi_protocol_converter_v2_1_18_b2s__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi_crossbar_v2_1_19_decerr_slave 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 12    
	   3 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_19_addr_arbiter__1 
Detailed RTL Component Info : 
+---Registers : 
	               75 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_crossbar_v2_1_19_addr_arbiter 
Detailed RTL Component Info : 
+---Registers : 
	               75 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_crossbar_v2_1_19_splitter__1 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module axi_crossbar_v2_1_19_addr_decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module axi_crossbar_v2_1_19_arbiter_resp 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 2     
Module generic_baseblocks_v2_1_0_mux_enc 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     48 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_data_fifo_v2_1_17_axic_srl_fifo__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_17_axic_srl_fifo__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_17_axic_srl_fifo__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_17_axic_srl_fifo__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_17_axic_srl_fifo__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_17_axic_srl_fifo__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_17_axic_srl_fifo__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_17_axic_srl_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_19_si_transactor 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 9     
+---Registers : 
	               12 Bit    Registers := 8     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 8     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_19_addr_decoder__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module axi_crossbar_v2_1_19_arbiter_resp__1 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 2     
Module generic_baseblocks_v2_1_0_mux_enc__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 4     
Module axi_data_fifo_v2_1_17_axic_srl_fifo__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_17_axic_srl_fifo__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_17_axic_srl_fifo__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_17_axic_srl_fifo__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_17_axic_srl_fifo__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_17_axic_srl_fifo__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_17_axic_srl_fifo__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_17_axic_srl_fifo__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_19_si_transactor__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 9     
+---Registers : 
	               12 Bit    Registers := 8     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 8     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 1     
Module axi_crossbar_v2_1_19_splitter 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
Module axi_data_fifo_v2_1_17_axic_reg_srl_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 3     
Module axi_data_fifo_v2_1_17_axic_srl_fifo__parameterized0__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized9__1 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized10__1 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_17_axic_srl_fifo__parameterized0__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized9__2 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized10__2 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_17_axic_srl_fifo__parameterized0__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized9__3 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized10__3 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_17_axic_srl_fifo__parameterized0__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized9__4 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized10__4 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_17_axic_srl_fifo__parameterized0__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized9__5 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized10__5 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_17_axic_srl_fifo__parameterized0__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized9__6 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized10__6 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_17_axic_srl_fifo__parameterized0__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized9__7 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized10__7 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_17_axic_srl_fifo__parameterized0__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized9__8 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized10__8 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_17_axic_srl_fifo__parameterized0__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized9__9 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized10__9 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_17_axic_srl_fifo__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized9__10 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized10__10 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
Module axi_data_fifo_v2_1_17_axic_srl_fifo__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	               14 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module axi_register_slice_v2_1_18_axic_register_slice__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	               47 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     47 Bit        Muxes := 1     
Module axi_crossbar_v2_1_19_crossbar 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 20    
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     88 Bit        Muxes := 22    
	   2 Input      4 Bit        Muxes := 20    
	   2 Input      2 Bit        Muxes := 22    
	   2 Input      1 Bit        Muxes := 2     
Module pselect_f 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module address_decoder 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module slave_attachment 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
Module GPIO_Core 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module axi_gpio 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module pselect_f__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized0__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module pselect_f__parameterized2__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module address_decoder__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 6     
Module slave_attachment__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 8     
Module GPIO_Core__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module axi_gpio__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module PWM_AXI__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 3     
Module PWM_AXI_v1_0_S00_AXI_triple__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 4     
Module EAGLE_interface_CONTROL 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
Module TDP_bram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 64    
+---Muxes : 
	   2 Input      8 Bit        Muxes := 411   
	   2 Input      1 Bit        Muxes := 428   
Module crypto2020_hash_ip_v1_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   3 Input      6 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 4     
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 4     
	   4 Input      6 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 16    
	   4 Input      1 Bit        Muxes := 2     
Module lpf 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module upcnt_n 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module sequence_psr 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 6     
Module PWM_measure 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 12    
Module RC_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 16    
	   2 Input      1 Bit        Muxes := 4     
Module PWM_measure__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 12    
Module RC_v1_0_S00_AXI__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      8 Bit        Muxes := 16    
	   2 Input      1 Bit        Muxes := 4     
Module PWM_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 3     
Module PWM_AXI_v1_0_S00_AXI_triple 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 4     
Module PWM_AXI__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 3     
Module PWM_AXI_v1_0_S00_AXI_triple__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 4     
Module PWM_AXI__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 3     
Module PWM_AXI_v1_0_S00_AXI_triple__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 4     
Module kill_switch 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
Module Boxcar 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     13 Bit       Adders := 1     
	   2 Input     13 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	               25 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---RAMs : 
	              96K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module FrequencyTrackerII 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   7 Input     32 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 1     
	   7 Input     13 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   7 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 13    
	   8 Input      1 Bit        Muxes := 1     
Module Devidor 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   3 Input     31 Bit       Adders := 1     
	   3 Input     30 Bit       Adders := 1     
	   3 Input     29 Bit       Adders := 1     
	   3 Input     28 Bit       Adders := 1     
	   3 Input     27 Bit       Adders := 1     
	   3 Input     26 Bit       Adders := 1     
	   3 Input     25 Bit       Adders := 1     
	   3 Input     24 Bit       Adders := 1     
	   3 Input     23 Bit       Adders := 1     
	   3 Input     22 Bit       Adders := 1     
	   3 Input     21 Bit       Adders := 1     
	   3 Input     20 Bit       Adders := 1     
	   3 Input     19 Bit       Adders := 1     
	   3 Input     18 Bit       Adders := 1     
	   3 Input     17 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
	   3 Input     15 Bit       Adders := 1     
	   3 Input     14 Bit       Adders := 1     
	   3 Input     13 Bit       Adders := 1     
	   3 Input     12 Bit       Adders := 1     
	   3 Input     11 Bit       Adders := 1     
	   3 Input     10 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   3 Input      7 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 1     
	   3 Input      3 Bit       Adders := 1     
	   3 Input      2 Bit       Adders := 1     
	   3 Input      1 Bit       Adders := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 1     
	   2 Input     29 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
Module PwmIII 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 6     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 2     
	               32 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module swipt_toplevel 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module SWIPT_2020_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 9     
	               12 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   8 Input     32 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4652] Swapped enable and write-enable on 3 RAM instances of RAM mem_reg to conserve power
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.active_region_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.active_region_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.active_region_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.active_region_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.active_region_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.active_region_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.active_region_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.active_region_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.active_region_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.active_region_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.active_region_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.active_region_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.active_region_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.active_region_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.active_region_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.active_region_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.active_region_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.active_region_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.active_region_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.active_region_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.active_region_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.active_region_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.active_region_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.active_region_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.active_region_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.active_region_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.active_region_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.active_region_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.active_region_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.active_region_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.active_region_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_read.si_transactor_ar /\gen_multi_thread.active_region_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_write.si_transactor_aw /\gen_multi_thread.active_region_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_write.si_transactor_aw /\gen_multi_thread.active_region_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_write.si_transactor_aw /\gen_multi_thread.active_region_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_write.si_transactor_aw /\gen_multi_thread.active_region_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_write.si_transactor_aw /\gen_multi_thread.active_region_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_write.si_transactor_aw /\gen_multi_thread.active_region_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_write.si_transactor_aw /\gen_multi_thread.active_region_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_write.si_transactor_aw /\gen_multi_thread.active_region_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_write.si_transactor_aw /\gen_multi_thread.active_region_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_write.si_transactor_aw /\gen_multi_thread.active_region_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_write.si_transactor_aw /\gen_multi_thread.active_region_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_write.si_transactor_aw /\gen_multi_thread.active_region_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_write.si_transactor_aw /\gen_multi_thread.active_region_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_write.si_transactor_aw /\gen_multi_thread.active_region_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_write.si_transactor_aw /\gen_multi_thread.active_region_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_write.si_transactor_aw /\gen_multi_thread.active_region_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_write.si_transactor_aw /\gen_multi_thread.active_region_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_write.si_transactor_aw /\gen_multi_thread.active_region_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_write.si_transactor_aw /\gen_multi_thread.active_region_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_write.si_transactor_aw /\gen_multi_thread.active_region_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_write.si_transactor_aw /\gen_multi_thread.active_region_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_write.si_transactor_aw /\gen_multi_thread.active_region_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_write.si_transactor_aw /\gen_multi_thread.active_region_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_write.si_transactor_aw /\gen_multi_thread.active_region_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_write.si_transactor_aw /\gen_multi_thread.active_region_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_write.si_transactor_aw /\gen_multi_thread.active_region_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_write.si_transactor_aw /\gen_multi_thread.active_region_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_write.si_transactor_aw /\gen_multi_thread.active_region_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_write.si_transactor_aw /\gen_multi_thread.active_region_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_write.si_transactor_aw /\gen_multi_thread.active_region_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_write.si_transactor_aw /\gen_multi_thread.active_region_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /\gen_slave_slots[0].gen_si_write.si_transactor_aw /\gen_multi_thread.active_region_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /addr_arbiter_ar/\gen_no_arbiter.m_mesg_i_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /addr_arbiter_ar/\gen_no_arbiter.m_mesg_i_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /addr_arbiter_ar/\gen_no_arbiter.m_mesg_i_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /addr_arbiter_ar/\gen_no_arbiter.m_mesg_i_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /addr_arbiter_aw/\gen_no_arbiter.m_mesg_i_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /addr_arbiter_aw/\gen_no_arbiter.m_mesg_i_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /addr_arbiter_aw/\gen_no_arbiter.m_mesg_i_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /addr_arbiter_aw/\gen_no_arbiter.m_mesg_i_reg[63] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /\gen_master_slots[10].reg_slice_mi /\b.b_pipe /\m_payload_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (drone_i/i_0/processing_system7_0_axi_periph/xbar/inst/\gen_samd.crossbar_samd /\gen_master_slots[10].reg_slice_mi /\b.b_pipe /\m_payload_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/axi_gpio_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/\s_axi_rresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/axi_gpio_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/\s_axi_rresp_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/axi_gpio_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/\s_axi_bresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/axi_gpio_led/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/\s_axi_bresp_i_reg[1] )
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module cdc_sync.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module cdc_sync.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module cdc_sync.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module cdc_sync.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module cdc_sync.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module cdc_sync.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module cdc_sync.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module cdc_sync.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module cdc_sync.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module cdc_sync.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module cdc_sync.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module cdc_sync.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module cdc_sync.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module cdc_sync.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module cdc_sync.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module cdc_sync.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module cdc_sync.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module cdc_sync.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module cdc_sync.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module cdc_sync.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module cdc_sync.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[1].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module cdc_sync.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[2].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module cdc_sync.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[3].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module cdc_sync.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module cdc_sync__parameterized0.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module cdc_sync__parameterized0.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module cdc_sync__parameterized0.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module cdc_sync__parameterized0.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module cdc_sync__parameterized0.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module cdc_sync__parameterized0.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/axi_gpio_testpins/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/\s_axi_rresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/axi_gpio_testpins/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/\s_axi_rresp_i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/axi_gpio_testpins/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/\s_axi_bresp_i_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_0/axi_gpio_testpins/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/\s_axi_bresp_i_reg[1] )
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to) is unused and will be removed from module cdc_sync__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d2[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d2) is unused and will be removed from module cdc_sync__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d3[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d3) is unused and will be removed from module cdc_sync__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d4[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d4) is unused and will be removed from module cdc_sync__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d5[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d5) is unused and will be removed from module cdc_sync__parameterized0__1.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_CROSS_PLEVEL_IN2SCNDRY_bus_d6[0].CROSS2_PLEVEL_IN2SCNDRY_s_level_out_bus_d6) is unused and will be removed from module cdc_sync__parameterized0__1.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_1/PWM_AXI_triple_5/U0/PWM_AXI_v1_0_S00_AXI_triple_inst/\axi_rresp_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_1/PWM_AXI_triple_5/U0/PWM_AXI_v1_0_S00_AXI_triple_inst/\axi_rresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_1/PWM_AXI_triple_5/U0/PWM_AXI_v1_0_S00_AXI_triple_inst/\axi_bresp_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_1/PWM_AXI_triple_5/U0/PWM_AXI_v1_0_S00_AXI_triple_inst/\axi_bresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_1/crypto2020_hash_ip_v1_0/inst/crypto2020_hash_ip_v1_v1_0_S00_AXI_inst/EAGLE_to_AXI_interface_inst/EAGLE_interface_CONTROL_inst/\current_state_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_1/crypto2020_hash_ip_v1_0/inst/crypto2020_hash_ip_v1_v1_0_S00_AXI_inst/EAGLE_to_AXI_interface_inst/EAGLE_interface_CONTROL_inst/\current_state_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_1/crypto2020_hash_ip_v1_0/inst/crypto2020_hash_ip_v1_v1_0_S00_AXI_inst/\axi_rresp_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_1/crypto2020_hash_ip_v1_0/inst/crypto2020_hash_ip_v1_v1_0_S00_AXI_inst/\axi_rresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_1/crypto2020_hash_ip_v1_0/inst/crypto2020_hash_ip_v1_v1_0_S00_AXI_inst/\axi_bresp_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_1/crypto2020_hash_ip_v1_0/inst/crypto2020_hash_ip_v1_v1_0_S00_AXI_inst/\axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module cdc_sync__parameterized1__1.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module cdc_sync__parameterized1__1.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module cdc_sync__parameterized1.
INFO: [Synth 8-3332] Sequential element (GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module cdc_sync__parameterized1.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_2/RC_1/U0/RC_v1_0_S00_AXI_inst/\axi_rresp_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_2/RC_1/U0/RC_v1_0_S00_AXI_inst/\axi_rresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_2/RC_1/U0/RC_v1_0_S00_AXI_inst/\axi_bresp_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_2/RC_1/U0/RC_v1_0_S00_AXI_inst/\axi_bresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_2/RC_0/U0/RC_v1_0_S00_AXI_inst/\axi_rresp_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_2/RC_0/U0/RC_v1_0_S00_AXI_inst/\axi_rresp_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_2/RC_0/U0/RC_v1_0_S00_AXI_inst/\axi_bresp_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (drone_i/i_2/RC_0/U0/RC_v1_0_S00_AXI_inst/\axi_bresp_reg[1] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (difference_reg[47]) is unused and will be removed from module PwmIII.
WARNING: [Synth 8-3332] Sequential element (difference_reg[46]) is unused and will be removed from module PwmIII.
WARNING: [Synth 8-3332] Sequential element (difference_reg[45]) is unused and will be removed from module PwmIII.
WARNING: [Synth 8-3332] Sequential element (difference_reg[44]) is unused and will be removed from module PwmIII.
WARNING: [Synth 8-3332] Sequential element (difference_reg[43]) is unused and will be removed from module PwmIII.
WARNING: [Synth 8-3332] Sequential element (difference_reg[42]) is unused and will be removed from module PwmIII.
WARNING: [Synth 8-3332] Sequential element (difference_reg[41]) is unused and will be removed from module PwmIII.
WARNING: [Synth 8-3332] Sequential element (difference_reg[40]) is unused and will be removed from module PwmIII.
WARNING: [Synth 8-3332] Sequential element (difference_reg[39]) is unused and will be removed from module PwmIII.
WARNING: [Synth 8-3332] Sequential element (difference_reg[38]) is unused and will be removed from module PwmIII.
WARNING: [Synth 8-3332] Sequential element (difference_reg[37]) is unused and will be removed from module PwmIII.
WARNING: [Synth 8-3332] Sequential element (difference_reg[36]) is unused and will be removed from module PwmIII.
WARNING: [Synth 8-3332] Sequential element (difference_reg[35]) is unused and will be removed from module PwmIII.
WARNING: [Synth 8-3332] Sequential element (difference_reg[34]) is unused and will be removed from module PwmIII.
WARNING: [Synth 8-3332] Sequential element (difference_reg[33]) is unused and will be removed from module PwmIII.
WARNING: [Synth 8-3332] Sequential element (difference_reg[32]) is unused and will be removed from module PwmIII.
WARNING: [Synth 8-3332] Sequential element (difference_reg[31]) is unused and will be removed from module PwmIII.
WARNING: [Synth 8-3332] Sequential element (difference_reg[30]) is unused and will be removed from module PwmIII.
WARNING: [Synth 8-3332] Sequential element (difference_reg[29]) is unused and will be removed from module PwmIII.
WARNING: [Synth 8-3332] Sequential element (difference_reg[28]) is unused and will be removed from module PwmIII.
WARNING: [Synth 8-3332] Sequential element (difference_reg[27]) is unused and will be removed from module PwmIII.
WARNING: [Synth 8-3332] Sequential element (difference_reg[26]) is unused and will be removed from module PwmIII.
WARNING: [Synth 8-3332] Sequential element (difference_reg[25]) is unused and will be removed from module PwmIII.
WARNING: [Synth 8-3332] Sequential element (difference_reg[24]) is unused and will be removed from module PwmIII.
WARNING: [Synth 8-3332] Sequential element (difference_reg[23]) is unused and will be removed from module PwmIII.
WARNING: [Synth 8-3332] Sequential element (difference_reg[22]) is unused and will be removed from module PwmIII.
WARNING: [Synth 8-3332] Sequential element (difference_reg[21]) is unused and will be removed from module PwmIII.
WARNING: [Synth 8-3332] Sequential element (difference_reg[20]) is unused and will be removed from module PwmIII.
WARNING: [Synth 8-3332] Sequential element (difference_reg[19]) is unused and will be removed from module PwmIII.
WARNING: [Synth 8-3332] Sequential element (difference_reg[18]) is unused and will be removed from module PwmIII.
WARNING: [Synth 8-3332] Sequential element (difference_reg[17]) is unused and will be removed from module PwmIII.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:50 ; elapsed = 00:02:55 . Memory (MB): peak = 1046.641 ; gain = 738.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Boxcar:     | mem_reg    | 8 K x 12(READ_FIRST)   | W |   | 8 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 0      | 3      | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance drone_i/i_3/SWIPT_2020_0/inst/SWIPT_2020_v1_0_S00_AXI_inst/swipt_toplevel_inst/inst_Boxcar/i_4/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance drone_i/i_3/SWIPT_2020_0/inst/SWIPT_2020_v1_0_S00_AXI_inst/swipt_toplevel_inst/inst_Boxcar/i_4/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance drone_i/i_3/SWIPT_2020_0/inst/SWIPT_2020_v1_0_S00_AXI_inst/swipt_toplevel_inst/inst_Boxcar/i_4/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |drone__GB0    |           1|     23775|
|2     |drone__GB1    |           1|      4735|
|3     |drone__GB2    |           1|      6228|
|4     |drone__GB3    |           1|      6948|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:05 ; elapsed = 00:03:10 . Memory (MB): peak = 1127.543 ; gain = 819.031
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Boxcar:     | mem_reg    | 8 K x 12(READ_FIRST)   | W |   | 8 K x 12(WRITE_FIRST)  |   | R | Port A and B     | 0      | 3      | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |drone__GB0    |           1|     23775|
|2     |drone__GB1    |           1|      4735|
|3     |drone__GB2    |           1|      6228|
|4     |drone__GB3    |           1|      6948|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5816] Retiming module `processing_system7_v5_5_processing_system7`
	Effective logic levels is 0, the effective logic levels of whole design is 14
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `processing_system7_v5_5_processing_system7' done


INFO: [Synth 8-5816] Retiming module `drone_processing_system7_0_0`
	Effective logic levels is 0, the effective logic levels of whole design is 14
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `drone_processing_system7_0_0' done


INFO: [Synth 8-5816] Retiming module `axi_protocol_converter_v2_1_18_b2s_incr_cmd`
	Effective logic levels is 4, the effective logic levels of whole design is 14
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `axi_protocol_converter_v2_1_18_b2s_incr_cmd' done


INFO: [Synth 8-5816] Retiming module `axi_protocol_converter_v2_1_18_b2s_wrap_cmd`
	Effective logic levels is 4, the effective logic levels of whole design is 14
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `axi_protocol_converter_v2_1_18_b2s_wrap_cmd' done


INFO: [Synth 8-5816] Retiming module `axi_protocol_converter_v2_1_18_b2s_cmd_translator`
	Effective logic levels is 2, the effective logic levels of whole design is 14
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `axi_protocol_converter_v2_1_18_b2s_cmd_translator' done


INFO: [Synth 8-5816] Retiming module `axi_protocol_converter_v2_1_18_b2s_wr_cmd_fsm`
	Effective logic levels is 1, the effective logic levels of whole design is 14
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `axi_protocol_converter_v2_1_18_b2s_wr_cmd_fsm' done


INFO: [Synth 8-5816] Retiming module `axi_protocol_converter_v2_1_18_b2s_aw_channel`
	Effective logic levels is 0, the effective logic levels of whole design is 14
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `axi_protocol_converter_v2_1_18_b2s_aw_channel' done


INFO: [Synth 8-5816] Retiming module `axi_protocol_converter_v2_1_18_b2s_simple_fifo`
	Effective logic levels is 6, the effective logic levels of whole design is 14
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `axi_protocol_converter_v2_1_18_b2s_simple_fifo' done


INFO: [Synth 8-5816] Retiming module `axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized0`
	Effective logic levels is 6, the effective logic levels of whole design is 14
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized0' done


INFO: [Synth 8-5816] Retiming module `axi_protocol_converter_v2_1_18_b2s_b_channel`
	Effective logic levels is 3, the effective logic levels of whole design is 14
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `axi_protocol_converter_v2_1_18_b2s_b_channel' done


INFO: [Synth 8-5816] Retiming module `axi_protocol_converter_v2_1_18_b2s_incr_cmd__1`
	Effective logic levels is 4, the effective logic levels of whole design is 14
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `axi_protocol_converter_v2_1_18_b2s_incr_cmd__1' done


INFO: [Synth 8-5816] Retiming module `axi_protocol_converter_v2_1_18_b2s_wrap_cmd__1`
	Effective logic levels is 4, the effective logic levels of whole design is 14
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `axi_protocol_converter_v2_1_18_b2s_wrap_cmd__1' done


INFO: [Synth 8-5816] Retiming module `axi_protocol_converter_v2_1_18_b2s_cmd_translator__1`
	Effective logic levels is 2, the effective logic levels of whole design is 14
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `axi_protocol_converter_v2_1_18_b2s_cmd_translator__1' done


INFO: [Synth 8-5816] Retiming module `axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm`
	Effective logic levels is 1, the effective logic levels of whole design is 14
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm' done


INFO: [Synth 8-5816] Retiming module `axi_protocol_converter_v2_1_18_b2s_ar_channel`
	Effective logic levels is 0, the effective logic levels of whole design is 14
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `axi_protocol_converter_v2_1_18_b2s_ar_channel' done


INFO: [Synth 8-5816] Retiming module `axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized1`
	Effective logic levels is 6, the effective logic levels of whole design is 14
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized1' done


INFO: [Synth 8-5816] Retiming module `axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized2`
	Effective logic levels is 6, the effective logic levels of whole design is 14
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized2' done


INFO: [Synth 8-5816] Retiming module `axi_protocol_converter_v2_1_18_b2s_r_channel`
	Effective logic levels is 0, the effective logic levels of whole design is 14
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `axi_protocol_converter_v2_1_18_b2s_r_channel' done


INFO: [Synth 8-5816] Retiming module `axi_register_slice_v2_1_18_axic_register_slice__1`
	Effective logic levels is 1, the effective logic levels of whole design is 14
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `axi_register_slice_v2_1_18_axic_register_slice__1' done


INFO: [Synth 8-5816] Retiming module `axi_register_slice_v2_1_18_axic_register_slice__parameterized1`
	Effective logic levels is 1, the effective logic levels of whole design is 14
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `axi_register_slice_v2_1_18_axic_register_slice__parameterized1' done


INFO: [Synth 8-5816] Retiming module `axi_register_slice_v2_1_18_axic_register_slice`
	Effective logic levels is 1, the effective logic levels of whole design is 14
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `axi_register_slice_v2_1_18_axic_register_slice' done


INFO: [Synth 8-5816] Retiming module `axi_register_slice_v2_1_18_axic_register_slice__parameterized2`
	Effective logic levels is 1, the effective logic levels of whole design is 14
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `axi_register_slice_v2_1_18_axic_register_slice__parameterized2' done


INFO: [Synth 8-5816] Retiming module `axi_register_slice_v2_1_18_axi_register_slice`
	Effective logic levels is 0, the effective logic levels of whole design is 14
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `axi_register_slice_v2_1_18_axi_register_slice' done


INFO: [Synth 8-5816] Retiming module `axi_protocol_converter_v2_1_18_b2s`
	Effective logic levels is 1, the effective logic levels of whole design is 14
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `axi_protocol_converter_v2_1_18_b2s' done


INFO: [Synth 8-5816] Retiming module `axi_protocol_converter_v2_1_18_axi_protocol_converter`
	Effective logic levels is 0, the effective logic levels of whole design is 14
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `axi_protocol_converter_v2_1_18_axi_protocol_converter' done


INFO: [Synth 8-5816] Retiming module `drone_auto_pc_0`
	Effective logic levels is 0, the effective logic levels of whole design is 14
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `drone_auto_pc_0' done


INFO: [Synth 8-5816] Retiming module `m00_couplers_imp_1B3V6J9`
	Effective logic levels is 0, the effective logic levels of whole design is 14
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `m00_couplers_imp_1B3V6J9' done


INFO: [Synth 8-5816] Retiming module `axi_protocol_converter_v2_1_18_b2s_incr_cmd__17`
	Effective logic levels is 4, the effective logic levels of whole design is 14
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `axi_protocol_converter_v2_1_18_b2s_incr_cmd__17' done


INFO: [Synth 8-5816] Retiming module `axi_protocol_converter_v2_1_18_b2s_wrap_cmd__17`
	Effective logic levels is 4, the effective logic levels of whole design is 14
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `axi_protocol_converter_v2_1_18_b2s_wrap_cmd__17' done


INFO: [Synth 8-5816] Retiming module `axi_protocol_converter_v2_1_18_b2s_cmd_translator__17`
	Effective logic levels is 2, the effective logic levels of whole design is 14
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `axi_protocol_converter_v2_1_18_b2s_cmd_translator__17' done


INFO: [Synth 8-5816] Retiming module `axi_protocol_converter_v2_1_18_b2s_wr_cmd_fsm__8`
	Effective logic levels is 1, the effective logic levels of whole design is 14
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `axi_protocol_converter_v2_1_18_b2s_wr_cmd_fsm__8' done


INFO: [Synth 8-5816] Retiming module `axi_protocol_converter_v2_1_18_b2s_aw_channel__8`
	Effective logic levels is 0, the effective logic levels of whole design is 14
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `axi_protocol_converter_v2_1_18_b2s_aw_channel__8' done


INFO: [Synth 8-5816] Retiming module `axi_protocol_converter_v2_1_18_b2s_simple_fifo__8`
	Effective logic levels is 6, the effective logic levels of whole design is 14
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `axi_protocol_converter_v2_1_18_b2s_simple_fifo__8' done


INFO: [Synth 8-5816] Retiming module `axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized0__8`
	Effective logic levels is 6, the effective logic levels of whole design is 14
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized0__8' done


INFO: [Synth 8-5816] Retiming module `axi_protocol_converter_v2_1_18_b2s_b_channel__8`
	Effective logic levels is 3, the effective logic levels of whole design is 14
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `axi_protocol_converter_v2_1_18_b2s_b_channel__8' done


INFO: [Synth 8-5816] Retiming module `axi_protocol_converter_v2_1_18_b2s_incr_cmd__16`
	Effective logic levels is 4, the effective logic levels of whole design is 14
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `axi_protocol_converter_v2_1_18_b2s_incr_cmd__16' done


INFO: [Synth 8-5816] Retiming module `axi_protocol_converter_v2_1_18_b2s_wrap_cmd__16`
	Effective logic levels is 4, the effective logic levels of whole design is 14
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `axi_protocol_converter_v2_1_18_b2s_wrap_cmd__16' done


INFO: [Synth 8-5816] Retiming module `axi_protocol_converter_v2_1_18_b2s_cmd_translator__16`
	Effective logic levels is 2, the effective logic levels of whole design is 14
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `axi_protocol_converter_v2_1_18_b2s_cmd_translator__16' done


INFO: [Synth 8-5816] Retiming module `axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm__8`
	Effective logic levels is 1, the effective logic levels of whole design is 14
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm__8' done


INFO: [Synth 8-5816] Retiming module `axi_protocol_converter_v2_1_18_b2s_ar_channel__8`
	Effective logic levels is 0, the effective logic levels of whole design is 14
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `axi_protocol_converter_v2_1_18_b2s_ar_channel__8' done


INFO: [Synth 8-5816] Retiming module `axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized1__8`
	Effective logic levels is 6, the effective logic levels of whole design is 14
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized1__8' done


INFO: [Synth 8-5816] Retiming module `axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized2__8`
	Effective logic levels is 6, the effective logic levels of whole design is 14
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized2__8' done


INFO: [Synth 8-5816] Retiming module `axi_protocol_converter_v2_1_18_b2s_r_channel__8`
	Effective logic levels is 0, the effective logic levels of whole design is 14
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `axi_protocol_converter_v2_1_18_b2s_r_channel__8' done


INFO: [Synth 8-5816] Retiming module `axi_register_slice_v2_1_18_axic_register_slice__17`
	Effective logic levels is 1, the effective logic levels of whole design is 14
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `axi_register_slice_v2_1_18_axic_register_slice__17' done


INFO: [Synth 8-5816] Retiming module `axi_register_slice_v2_1_18_axic_register_slice__parameterized1__8`
	Effective logic levels is 1, the effective logic levels of whole design is 14
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `axi_register_slice_v2_1_18_axic_register_slice__parameterized1__8' done


INFO: [Synth 8-5816] Retiming module `axi_register_slice_v2_1_18_axic_register_slice__16`
	Effective logic levels is 1, the effective logic levels of whole design is 14
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `axi_register_slice_v2_1_18_axic_register_slice__16' done


INFO: [Synth 8-5816] Retiming module `axi_register_slice_v2_1_18_axic_register_slice__parameterized2__8`
	Effective logic levels is 1, the effective logic levels of whole design is 14
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `axi_register_slice_v2_1_18_axic_register_slice__parameterized2__8' done


INFO: [Synth 8-5816] Retiming module `axi_register_slice_v2_1_18_axi_register_slice__8`
	Effective logic levels is 0, the effective logic levels of whole design is 14
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `axi_register_slice_v2_1_18_axi_register_slice__8' done


INFO: [Synth 8-5816] Retiming module `axi_protocol_converter_v2_1_18_b2s__8`
	Effective logic levels is 1, the effective logic levels of whole design is 14
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `axi_protocol_converter_v2_1_18_b2s__8' done


INFO: [Synth 8-5816] Retiming module `axi_protocol_converter_v2_1_18_axi_protocol_converter__8`
	Effective logic levels is 0, the effective logic levels of whole design is 14
	Skipping retiming for this module

INFO: [Synth 8-5816] Retiming module `axi_protocol_converter_v2_1_18_axi_protocol_converter__8' done


INFO: [Common 17-14] Message 'Synth 8-5816' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6837] The timing for the instance drone_i/SWIPT_2020_0/inst/SWIPT_2020_v1_0_S00_AXI_inst/swipt_toplevel_inst/inst_Boxcar/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance drone_i/SWIPT_2020_0/inst/SWIPT_2020_v1_0_S00_AXI_inst/swipt_toplevel_inst/inst_Boxcar/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance drone_i/SWIPT_2020_0/inst/SWIPT_2020_v1_0_S00_AXI_inst/swipt_toplevel_inst/inst_Boxcar/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:03:34 ; elapsed = 00:03:41 . Memory (MB): peak = 1185.227 ; gain = 876.715
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
RETIMING: backward move register drone_i/SWIPT_2020_0/inst/SWIPT_2020_v1_0_S00_AXI_inst/swipt_toplevel_inst/inst_PwmIII/\counter_two_reg[29]  from retiming_backward is deleted already 
INFO: [Synth 8-5365] Flop counter_hb_reg is being inverted and renamed to counter_hb_reg_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:40 ; elapsed = 00:03:47 . Memory (MB): peak = 1185.227 ; gain = 876.715
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:40 ; elapsed = 00:03:47 . Memory (MB): peak = 1185.227 ; gain = 876.715
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:41 ; elapsed = 00:03:47 . Memory (MB): peak = 1185.227 ; gain = 876.715
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | memory_reg[3]  | 20     | 20         | 20     | 0       | 0      | 0      | 0      | 
|dsrl__1     | memory_reg[3]  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__2     | memory_reg[31] | 34     | 34         | 0      | 34      | 0      | 0      | 0      | 
|dsrl__3     | memory_reg[31] | 13     | 13         | 0      | 13      | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BIBUF     |   130|
|2     |BUFG      |     4|
|3     |CARRY4    |   760|
|4     |DSP48E1   |     3|
|5     |DSP48E1_1 |     1|
|6     |DSP48E1_2 |     1|
|7     |LUT1      |   519|
|8     |LUT2      |  1122|
|9     |LUT3      |  3933|
|10    |LUT4      |  2056|
|11    |LUT5      |  1542|
|12    |LUT6      |  2629|
|13    |MUXF7     |   144|
|14    |MUXF8     |    95|
|15    |PS7       |     1|
|16    |RAMB36E1  |     3|
|17    |SRL16     |     1|
|18    |SRL16E    |   198|
|19    |SRLC32E   |   428|
|20    |XADC      |     1|
|21    |FDPE      |     1|
|22    |FDR       |     8|
|23    |FDRE      | 11119|
|24    |FDSE      |   208|
|25    |IBUF      |    15|
|26    |IOBUF     |     2|
|27    |OBUF      |    16|
+------+----------+------+

Report Instance Areas: 
+------+----------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+------+
|      |Instance                                                                                                  |Module                                                              |Cells |
+------+----------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+------+
|1     |top                                                                                                       |                                                                    | 24940|
|2     |  drone_i                                                                                                 |drone                                                               | 24907|
|3     |    processing_system7_0                                                                                  |drone_processing_system7_0_0                                        |   247|
|4     |      inst                                                                                                |processing_system7_v5_5_processing_system7                          |   247|
|5     |    processing_system7_0_axi_periph                                                                       |drone_processing_system7_0_axi_periph_0                             | 14885|
|6     |      m00_couplers                                                                                        |m00_couplers_imp_1B3V6J9                                            |  1234|
|7     |        auto_pc                                                                                           |drone_auto_pc_0                                                     |  1234|
|8     |          inst                                                                                            |axi_protocol_converter_v2_1_18_axi_protocol_converter               |  1234|
|9     |            \gen_axilite.gen_b2s_conv.axilite_b2s                                                         |axi_protocol_converter_v2_1_18_b2s                                  |  1234|
|10    |              \WR.aw_channel_0                                                                            |axi_protocol_converter_v2_1_18_b2s_aw_channel                       |   256|
|11    |                cmd_translator_0                                                                          |axi_protocol_converter_v2_1_18_b2s_cmd_translator                   |   227|
|12    |                  incr_cmd_0                                                                              |axi_protocol_converter_v2_1_18_b2s_incr_cmd                         |    81|
|13    |                  wrap_cmd_0                                                                              |axi_protocol_converter_v2_1_18_b2s_wrap_cmd                         |   127|
|14    |                aw_cmd_fsm_0                                                                              |axi_protocol_converter_v2_1_18_b2s_wr_cmd_fsm                       |     8|
|15    |              \WR.b_channel_0                                                                             |axi_protocol_converter_v2_1_18_b2s_b_channel                        |    66|
|16    |                bid_fifo_0                                                                                |axi_protocol_converter_v2_1_18_b2s_simple_fifo                      |    26|
|17    |                bresp_fifo_0                                                                              |axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized0      |     7|
|18    |              \RD.ar_channel_0                                                                            |axi_protocol_converter_v2_1_18_b2s_ar_channel                       |   250|
|19    |                cmd_translator_0                                                                          |axi_protocol_converter_v2_1_18_b2s_cmd_translator__1                |   227|
|20    |                  incr_cmd_0                                                                              |axi_protocol_converter_v2_1_18_b2s_incr_cmd__1                      |    81|
|21    |                  wrap_cmd_0                                                                              |axi_protocol_converter_v2_1_18_b2s_wrap_cmd__1                      |   127|
|22    |                ar_cmd_fsm_0                                                                              |axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm                       |     8|
|23    |              \RD.r_channel_0                                                                             |axi_protocol_converter_v2_1_18_b2s_r_channel                        |    94|
|24    |                rd_data_fifo_0                                                                            |axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized1      |    48|
|25    |                transaction_fifo_0                                                                        |axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized2      |    27|
|26    |              SI_REG                                                                                      |axi_register_slice_v2_1_18_axi_register_slice                       |   566|
|27    |                \aw.aw_pipe                                                                               |axi_register_slice_v2_1_18_axic_register_slice__1                   |   184|
|28    |                \b.b_pipe                                                                                 |axi_register_slice_v2_1_18_axic_register_slice__parameterized1      |    49|
|29    |                \ar.ar_pipe                                                                               |axi_register_slice_v2_1_18_axic_register_slice                      |   184|
|30    |                \r.r_pipe                                                                                 |axi_register_slice_v2_1_18_axic_register_slice__parameterized2      |   148|
|31    |      m01_couplers                                                                                        |m01_couplers_imp_4I72GT                                             |  1234|
|32    |        auto_pc                                                                                           |drone_auto_pc_1                                                     |  1234|
|33    |          inst                                                                                            |axi_protocol_converter_v2_1_18_axi_protocol_converter__8            |  1234|
|34    |            \gen_axilite.gen_b2s_conv.axilite_b2s                                                         |axi_protocol_converter_v2_1_18_b2s__8                               |  1234|
|35    |              \WR.aw_channel_0                                                                            |axi_protocol_converter_v2_1_18_b2s_aw_channel__8                    |   256|
|36    |                cmd_translator_0                                                                          |axi_protocol_converter_v2_1_18_b2s_cmd_translator__17               |   227|
|37    |                  incr_cmd_0                                                                              |axi_protocol_converter_v2_1_18_b2s_incr_cmd__17                     |    81|
|38    |                  wrap_cmd_0                                                                              |axi_protocol_converter_v2_1_18_b2s_wrap_cmd__17                     |   127|
|39    |                aw_cmd_fsm_0                                                                              |axi_protocol_converter_v2_1_18_b2s_wr_cmd_fsm__8                    |     8|
|40    |              \WR.b_channel_0                                                                             |axi_protocol_converter_v2_1_18_b2s_b_channel__8                     |    66|
|41    |                bid_fifo_0                                                                                |axi_protocol_converter_v2_1_18_b2s_simple_fifo__8                   |    26|
|42    |                bresp_fifo_0                                                                              |axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized0__8   |     7|
|43    |              \RD.ar_channel_0                                                                            |axi_protocol_converter_v2_1_18_b2s_ar_channel__8                    |   250|
|44    |                cmd_translator_0                                                                          |axi_protocol_converter_v2_1_18_b2s_cmd_translator__16               |   227|
|45    |                  incr_cmd_0                                                                              |axi_protocol_converter_v2_1_18_b2s_incr_cmd__16                     |    81|
|46    |                  wrap_cmd_0                                                                              |axi_protocol_converter_v2_1_18_b2s_wrap_cmd__16                     |   127|
|47    |                ar_cmd_fsm_0                                                                              |axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm__8                    |     8|
|48    |              \RD.r_channel_0                                                                             |axi_protocol_converter_v2_1_18_b2s_r_channel__8                     |    94|
|49    |                rd_data_fifo_0                                                                            |axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized1__8   |    48|
|50    |                transaction_fifo_0                                                                        |axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized2__8   |    27|
|51    |              SI_REG                                                                                      |axi_register_slice_v2_1_18_axi_register_slice__8                    |   566|
|52    |                \aw.aw_pipe                                                                               |axi_register_slice_v2_1_18_axic_register_slice__17                  |   184|
|53    |                \b.b_pipe                                                                                 |axi_register_slice_v2_1_18_axic_register_slice__parameterized1__8   |    49|
|54    |                \ar.ar_pipe                                                                               |axi_register_slice_v2_1_18_axic_register_slice__16                  |   184|
|55    |                \r.r_pipe                                                                                 |axi_register_slice_v2_1_18_axic_register_slice__parameterized2__8   |   148|
|56    |      m02_couplers                                                                                        |m02_couplers_imp_CJLMS                                              |  1234|
|57    |        auto_pc                                                                                           |drone_auto_pc_2                                                     |  1234|
|58    |          inst                                                                                            |axi_protocol_converter_v2_1_18_axi_protocol_converter__7            |  1234|
|59    |            \gen_axilite.gen_b2s_conv.axilite_b2s                                                         |axi_protocol_converter_v2_1_18_b2s__7                               |  1234|
|60    |              \WR.aw_channel_0                                                                            |axi_protocol_converter_v2_1_18_b2s_aw_channel__7                    |   256|
|61    |                cmd_translator_0                                                                          |axi_protocol_converter_v2_1_18_b2s_cmd_translator__15               |   227|
|62    |                  incr_cmd_0                                                                              |axi_protocol_converter_v2_1_18_b2s_incr_cmd__15                     |    81|
|63    |                  wrap_cmd_0                                                                              |axi_protocol_converter_v2_1_18_b2s_wrap_cmd__15                     |   127|
|64    |                aw_cmd_fsm_0                                                                              |axi_protocol_converter_v2_1_18_b2s_wr_cmd_fsm__7                    |     8|
|65    |              \WR.b_channel_0                                                                             |axi_protocol_converter_v2_1_18_b2s_b_channel__7                     |    66|
|66    |                bid_fifo_0                                                                                |axi_protocol_converter_v2_1_18_b2s_simple_fifo__7                   |    26|
|67    |                bresp_fifo_0                                                                              |axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized0__7   |     7|
|68    |              \RD.ar_channel_0                                                                            |axi_protocol_converter_v2_1_18_b2s_ar_channel__7                    |   250|
|69    |                cmd_translator_0                                                                          |axi_protocol_converter_v2_1_18_b2s_cmd_translator__14               |   227|
|70    |                  incr_cmd_0                                                                              |axi_protocol_converter_v2_1_18_b2s_incr_cmd__14                     |    81|
|71    |                  wrap_cmd_0                                                                              |axi_protocol_converter_v2_1_18_b2s_wrap_cmd__14                     |   127|
|72    |                ar_cmd_fsm_0                                                                              |axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm__7                    |     8|
|73    |              \RD.r_channel_0                                                                             |axi_protocol_converter_v2_1_18_b2s_r_channel__7                     |    94|
|74    |                rd_data_fifo_0                                                                            |axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized1__7   |    48|
|75    |                transaction_fifo_0                                                                        |axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized2__7   |    27|
|76    |              SI_REG                                                                                      |axi_register_slice_v2_1_18_axi_register_slice__7                    |   566|
|77    |                \aw.aw_pipe                                                                               |axi_register_slice_v2_1_18_axic_register_slice__15                  |   184|
|78    |                \b.b_pipe                                                                                 |axi_register_slice_v2_1_18_axic_register_slice__parameterized1__7   |    49|
|79    |                \ar.ar_pipe                                                                               |axi_register_slice_v2_1_18_axic_register_slice__14                  |   184|
|80    |                \r.r_pipe                                                                                 |axi_register_slice_v2_1_18_axic_register_slice__parameterized2__7   |   148|
|81    |      m03_couplers                                                                                        |m03_couplers_imp_1F9725O                                            |  1234|
|82    |        auto_pc                                                                                           |drone_auto_pc_3                                                     |  1234|
|83    |          inst                                                                                            |axi_protocol_converter_v2_1_18_axi_protocol_converter__6            |  1234|
|84    |            \gen_axilite.gen_b2s_conv.axilite_b2s                                                         |axi_protocol_converter_v2_1_18_b2s__6                               |  1234|
|85    |              \WR.aw_channel_0                                                                            |axi_protocol_converter_v2_1_18_b2s_aw_channel__6                    |   256|
|86    |                cmd_translator_0                                                                          |axi_protocol_converter_v2_1_18_b2s_cmd_translator__13               |   227|
|87    |                  incr_cmd_0                                                                              |axi_protocol_converter_v2_1_18_b2s_incr_cmd__13                     |    81|
|88    |                  wrap_cmd_0                                                                              |axi_protocol_converter_v2_1_18_b2s_wrap_cmd__13                     |   127|
|89    |                aw_cmd_fsm_0                                                                              |axi_protocol_converter_v2_1_18_b2s_wr_cmd_fsm__6                    |     8|
|90    |              \WR.b_channel_0                                                                             |axi_protocol_converter_v2_1_18_b2s_b_channel__6                     |    66|
|91    |                bid_fifo_0                                                                                |axi_protocol_converter_v2_1_18_b2s_simple_fifo__6                   |    26|
|92    |                bresp_fifo_0                                                                              |axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized0__6   |     7|
|93    |              \RD.ar_channel_0                                                                            |axi_protocol_converter_v2_1_18_b2s_ar_channel__6                    |   250|
|94    |                cmd_translator_0                                                                          |axi_protocol_converter_v2_1_18_b2s_cmd_translator__12               |   227|
|95    |                  incr_cmd_0                                                                              |axi_protocol_converter_v2_1_18_b2s_incr_cmd__12                     |    81|
|96    |                  wrap_cmd_0                                                                              |axi_protocol_converter_v2_1_18_b2s_wrap_cmd__12                     |   127|
|97    |                ar_cmd_fsm_0                                                                              |axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm__6                    |     8|
|98    |              \RD.r_channel_0                                                                             |axi_protocol_converter_v2_1_18_b2s_r_channel__6                     |    94|
|99    |                rd_data_fifo_0                                                                            |axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized1__6   |    48|
|100   |                transaction_fifo_0                                                                        |axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized2__6   |    27|
|101   |              SI_REG                                                                                      |axi_register_slice_v2_1_18_axi_register_slice__6                    |   566|
|102   |                \aw.aw_pipe                                                                               |axi_register_slice_v2_1_18_axic_register_slice__13                  |   184|
|103   |                \b.b_pipe                                                                                 |axi_register_slice_v2_1_18_axic_register_slice__parameterized1__6   |    49|
|104   |                \ar.ar_pipe                                                                               |axi_register_slice_v2_1_18_axic_register_slice__12                  |   184|
|105   |                \r.r_pipe                                                                                 |axi_register_slice_v2_1_18_axic_register_slice__parameterized2__6   |   148|
|106   |      m04_couplers                                                                                        |m04_couplers_imp_9WWXBQ                                             |  1234|
|107   |        auto_pc                                                                                           |drone_auto_pc_4                                                     |  1234|
|108   |          inst                                                                                            |axi_protocol_converter_v2_1_18_axi_protocol_converter__5            |  1234|
|109   |            \gen_axilite.gen_b2s_conv.axilite_b2s                                                         |axi_protocol_converter_v2_1_18_b2s__5                               |  1234|
|110   |              \WR.aw_channel_0                                                                            |axi_protocol_converter_v2_1_18_b2s_aw_channel__5                    |   256|
|111   |                cmd_translator_0                                                                          |axi_protocol_converter_v2_1_18_b2s_cmd_translator__11               |   227|
|112   |                  incr_cmd_0                                                                              |axi_protocol_converter_v2_1_18_b2s_incr_cmd__11                     |    81|
|113   |                  wrap_cmd_0                                                                              |axi_protocol_converter_v2_1_18_b2s_wrap_cmd__11                     |   127|
|114   |                aw_cmd_fsm_0                                                                              |axi_protocol_converter_v2_1_18_b2s_wr_cmd_fsm__5                    |     8|
|115   |              \WR.b_channel_0                                                                             |axi_protocol_converter_v2_1_18_b2s_b_channel__5                     |    66|
|116   |                bid_fifo_0                                                                                |axi_protocol_converter_v2_1_18_b2s_simple_fifo__5                   |    26|
|117   |                bresp_fifo_0                                                                              |axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized0__5   |     7|
|118   |              \RD.ar_channel_0                                                                            |axi_protocol_converter_v2_1_18_b2s_ar_channel__5                    |   250|
|119   |                cmd_translator_0                                                                          |axi_protocol_converter_v2_1_18_b2s_cmd_translator__10               |   227|
|120   |                  incr_cmd_0                                                                              |axi_protocol_converter_v2_1_18_b2s_incr_cmd__10                     |    81|
|121   |                  wrap_cmd_0                                                                              |axi_protocol_converter_v2_1_18_b2s_wrap_cmd__10                     |   127|
|122   |                ar_cmd_fsm_0                                                                              |axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm__5                    |     8|
|123   |              \RD.r_channel_0                                                                             |axi_protocol_converter_v2_1_18_b2s_r_channel__5                     |    94|
|124   |                rd_data_fifo_0                                                                            |axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized1__5   |    48|
|125   |                transaction_fifo_0                                                                        |axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized2__5   |    27|
|126   |              SI_REG                                                                                      |axi_register_slice_v2_1_18_axi_register_slice__5                    |   566|
|127   |                \aw.aw_pipe                                                                               |axi_register_slice_v2_1_18_axic_register_slice__11                  |   184|
|128   |                \b.b_pipe                                                                                 |axi_register_slice_v2_1_18_axic_register_slice__parameterized1__5   |    49|
|129   |                \ar.ar_pipe                                                                               |axi_register_slice_v2_1_18_axic_register_slice__10                  |   184|
|130   |                \r.r_pipe                                                                                 |axi_register_slice_v2_1_18_axic_register_slice__parameterized2__5   |   148|
|131   |      m05_couplers                                                                                        |m05_couplers_imp_16SS5LQ                                            |  1234|
|132   |        auto_pc                                                                                           |drone_auto_pc_5                                                     |  1234|
|133   |          inst                                                                                            |axi_protocol_converter_v2_1_18_axi_protocol_converter__4            |  1234|
|134   |            \gen_axilite.gen_b2s_conv.axilite_b2s                                                         |axi_protocol_converter_v2_1_18_b2s__4                               |  1234|
|135   |              \WR.aw_channel_0                                                                            |axi_protocol_converter_v2_1_18_b2s_aw_channel__4                    |   256|
|136   |                cmd_translator_0                                                                          |axi_protocol_converter_v2_1_18_b2s_cmd_translator__9                |   227|
|137   |                  incr_cmd_0                                                                              |axi_protocol_converter_v2_1_18_b2s_incr_cmd__9                      |    81|
|138   |                  wrap_cmd_0                                                                              |axi_protocol_converter_v2_1_18_b2s_wrap_cmd__9                      |   127|
|139   |                aw_cmd_fsm_0                                                                              |axi_protocol_converter_v2_1_18_b2s_wr_cmd_fsm__4                    |     8|
|140   |              \WR.b_channel_0                                                                             |axi_protocol_converter_v2_1_18_b2s_b_channel__4                     |    66|
|141   |                bid_fifo_0                                                                                |axi_protocol_converter_v2_1_18_b2s_simple_fifo__4                   |    26|
|142   |                bresp_fifo_0                                                                              |axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized0__4   |     7|
|143   |              \RD.ar_channel_0                                                                            |axi_protocol_converter_v2_1_18_b2s_ar_channel__4                    |   250|
|144   |                cmd_translator_0                                                                          |axi_protocol_converter_v2_1_18_b2s_cmd_translator__8                |   227|
|145   |                  incr_cmd_0                                                                              |axi_protocol_converter_v2_1_18_b2s_incr_cmd__8                      |    81|
|146   |                  wrap_cmd_0                                                                              |axi_protocol_converter_v2_1_18_b2s_wrap_cmd__8                      |   127|
|147   |                ar_cmd_fsm_0                                                                              |axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm__4                    |     8|
|148   |              \RD.r_channel_0                                                                             |axi_protocol_converter_v2_1_18_b2s_r_channel__4                     |    94|
|149   |                rd_data_fifo_0                                                                            |axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized1__4   |    48|
|150   |                transaction_fifo_0                                                                        |axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized2__4   |    27|
|151   |              SI_REG                                                                                      |axi_register_slice_v2_1_18_axi_register_slice__4                    |   566|
|152   |                \aw.aw_pipe                                                                               |axi_register_slice_v2_1_18_axic_register_slice__9                   |   184|
|153   |                \b.b_pipe                                                                                 |axi_register_slice_v2_1_18_axic_register_slice__parameterized1__4   |    49|
|154   |                \ar.ar_pipe                                                                               |axi_register_slice_v2_1_18_axic_register_slice__8                   |   184|
|155   |                \r.r_pipe                                                                                 |axi_register_slice_v2_1_18_axic_register_slice__parameterized2__4   |   148|
|156   |      m06_couplers                                                                                        |m06_couplers_imp_12MUI3R                                            |  1234|
|157   |        auto_pc                                                                                           |drone_auto_pc_6                                                     |  1234|
|158   |          inst                                                                                            |axi_protocol_converter_v2_1_18_axi_protocol_converter__3            |  1234|
|159   |            \gen_axilite.gen_b2s_conv.axilite_b2s                                                         |axi_protocol_converter_v2_1_18_b2s__3                               |  1234|
|160   |              \WR.aw_channel_0                                                                            |axi_protocol_converter_v2_1_18_b2s_aw_channel__3                    |   256|
|161   |                cmd_translator_0                                                                          |axi_protocol_converter_v2_1_18_b2s_cmd_translator__7                |   227|
|162   |                  incr_cmd_0                                                                              |axi_protocol_converter_v2_1_18_b2s_incr_cmd__7                      |    81|
|163   |                  wrap_cmd_0                                                                              |axi_protocol_converter_v2_1_18_b2s_wrap_cmd__7                      |   127|
|164   |                aw_cmd_fsm_0                                                                              |axi_protocol_converter_v2_1_18_b2s_wr_cmd_fsm__3                    |     8|
|165   |              \WR.b_channel_0                                                                             |axi_protocol_converter_v2_1_18_b2s_b_channel__3                     |    66|
|166   |                bid_fifo_0                                                                                |axi_protocol_converter_v2_1_18_b2s_simple_fifo__3                   |    26|
|167   |                bresp_fifo_0                                                                              |axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized0__3   |     7|
|168   |              \RD.ar_channel_0                                                                            |axi_protocol_converter_v2_1_18_b2s_ar_channel__3                    |   250|
|169   |                cmd_translator_0                                                                          |axi_protocol_converter_v2_1_18_b2s_cmd_translator__6                |   227|
|170   |                  incr_cmd_0                                                                              |axi_protocol_converter_v2_1_18_b2s_incr_cmd__6                      |    81|
|171   |                  wrap_cmd_0                                                                              |axi_protocol_converter_v2_1_18_b2s_wrap_cmd__6                      |   127|
|172   |                ar_cmd_fsm_0                                                                              |axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm__3                    |     8|
|173   |              \RD.r_channel_0                                                                             |axi_protocol_converter_v2_1_18_b2s_r_channel__3                     |    94|
|174   |                rd_data_fifo_0                                                                            |axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized1__3   |    48|
|175   |                transaction_fifo_0                                                                        |axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized2__3   |    27|
|176   |              SI_REG                                                                                      |axi_register_slice_v2_1_18_axi_register_slice__3                    |   566|
|177   |                \aw.aw_pipe                                                                               |axi_register_slice_v2_1_18_axic_register_slice__7                   |   184|
|178   |                \b.b_pipe                                                                                 |axi_register_slice_v2_1_18_axic_register_slice__parameterized1__3   |    49|
|179   |                \ar.ar_pipe                                                                               |axi_register_slice_v2_1_18_axic_register_slice__6                   |   184|
|180   |                \r.r_pipe                                                                                 |axi_register_slice_v2_1_18_axic_register_slice__parameterized2__3   |   148|
|181   |      m07_couplers                                                                                        |m07_couplers_imp_E365ZJ                                             |  1234|
|182   |        auto_pc                                                                                           |drone_auto_pc_7                                                     |  1234|
|183   |          inst                                                                                            |axi_protocol_converter_v2_1_18_axi_protocol_converter__2            |  1234|
|184   |            \gen_axilite.gen_b2s_conv.axilite_b2s                                                         |axi_protocol_converter_v2_1_18_b2s__2                               |  1234|
|185   |              \WR.aw_channel_0                                                                            |axi_protocol_converter_v2_1_18_b2s_aw_channel__2                    |   256|
|186   |                cmd_translator_0                                                                          |axi_protocol_converter_v2_1_18_b2s_cmd_translator__5                |   227|
|187   |                  incr_cmd_0                                                                              |axi_protocol_converter_v2_1_18_b2s_incr_cmd__5                      |    81|
|188   |                  wrap_cmd_0                                                                              |axi_protocol_converter_v2_1_18_b2s_wrap_cmd__5                      |   127|
|189   |                aw_cmd_fsm_0                                                                              |axi_protocol_converter_v2_1_18_b2s_wr_cmd_fsm__2                    |     8|
|190   |              \WR.b_channel_0                                                                             |axi_protocol_converter_v2_1_18_b2s_b_channel__2                     |    66|
|191   |                bid_fifo_0                                                                                |axi_protocol_converter_v2_1_18_b2s_simple_fifo__2                   |    26|
|192   |                bresp_fifo_0                                                                              |axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized0__2   |     7|
|193   |              \RD.ar_channel_0                                                                            |axi_protocol_converter_v2_1_18_b2s_ar_channel__2                    |   250|
|194   |                cmd_translator_0                                                                          |axi_protocol_converter_v2_1_18_b2s_cmd_translator__4                |   227|
|195   |                  incr_cmd_0                                                                              |axi_protocol_converter_v2_1_18_b2s_incr_cmd__4                      |    81|
|196   |                  wrap_cmd_0                                                                              |axi_protocol_converter_v2_1_18_b2s_wrap_cmd__4                      |   127|
|197   |                ar_cmd_fsm_0                                                                              |axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm__2                    |     8|
|198   |              \RD.r_channel_0                                                                             |axi_protocol_converter_v2_1_18_b2s_r_channel__2                     |    94|
|199   |                rd_data_fifo_0                                                                            |axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized1__2   |    48|
|200   |                transaction_fifo_0                                                                        |axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized2__2   |    27|
|201   |              SI_REG                                                                                      |axi_register_slice_v2_1_18_axi_register_slice__2                    |   566|
|202   |                \aw.aw_pipe                                                                               |axi_register_slice_v2_1_18_axic_register_slice__5                   |   184|
|203   |                \b.b_pipe                                                                                 |axi_register_slice_v2_1_18_axic_register_slice__parameterized1__2   |    49|
|204   |                \ar.ar_pipe                                                                               |axi_register_slice_v2_1_18_axic_register_slice__4                   |   184|
|205   |                \r.r_pipe                                                                                 |axi_register_slice_v2_1_18_axic_register_slice__parameterized2__2   |   148|
|206   |      m09_couplers                                                                                        |m09_couplers_imp_1Q2JWSA                                            |  1234|
|207   |        auto_pc                                                                                           |drone_auto_pc_8                                                     |  1234|
|208   |          inst                                                                                            |axi_protocol_converter_v2_1_18_axi_protocol_converter__1            |  1234|
|209   |            \gen_axilite.gen_b2s_conv.axilite_b2s                                                         |axi_protocol_converter_v2_1_18_b2s__1                               |  1234|
|210   |              \WR.aw_channel_0                                                                            |axi_protocol_converter_v2_1_18_b2s_aw_channel__1                    |   256|
|211   |                cmd_translator_0                                                                          |axi_protocol_converter_v2_1_18_b2s_cmd_translator__3                |   227|
|212   |                  incr_cmd_0                                                                              |axi_protocol_converter_v2_1_18_b2s_incr_cmd__3                      |    81|
|213   |                  wrap_cmd_0                                                                              |axi_protocol_converter_v2_1_18_b2s_wrap_cmd__3                      |   127|
|214   |                aw_cmd_fsm_0                                                                              |axi_protocol_converter_v2_1_18_b2s_wr_cmd_fsm__1                    |     8|
|215   |              \WR.b_channel_0                                                                             |axi_protocol_converter_v2_1_18_b2s_b_channel__1                     |    66|
|216   |                bid_fifo_0                                                                                |axi_protocol_converter_v2_1_18_b2s_simple_fifo__1                   |    26|
|217   |                bresp_fifo_0                                                                              |axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized0__1   |     7|
|218   |              \RD.ar_channel_0                                                                            |axi_protocol_converter_v2_1_18_b2s_ar_channel__1                    |   250|
|219   |                cmd_translator_0                                                                          |axi_protocol_converter_v2_1_18_b2s_cmd_translator__2                |   227|
|220   |                  incr_cmd_0                                                                              |axi_protocol_converter_v2_1_18_b2s_incr_cmd__2                      |    81|
|221   |                  wrap_cmd_0                                                                              |axi_protocol_converter_v2_1_18_b2s_wrap_cmd__2                      |   127|
|222   |                ar_cmd_fsm_0                                                                              |axi_protocol_converter_v2_1_18_b2s_rd_cmd_fsm__1                    |     8|
|223   |              \RD.r_channel_0                                                                             |axi_protocol_converter_v2_1_18_b2s_r_channel__1                     |    94|
|224   |                rd_data_fifo_0                                                                            |axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized1__1   |    48|
|225   |                transaction_fifo_0                                                                        |axi_protocol_converter_v2_1_18_b2s_simple_fifo__parameterized2__1   |    27|
|226   |              SI_REG                                                                                      |axi_register_slice_v2_1_18_axi_register_slice__1                    |   566|
|227   |                \aw.aw_pipe                                                                               |axi_register_slice_v2_1_18_axic_register_slice__3                   |   184|
|228   |                \b.b_pipe                                                                                 |axi_register_slice_v2_1_18_axic_register_slice__parameterized1__1   |    49|
|229   |                \ar.ar_pipe                                                                               |axi_register_slice_v2_1_18_axic_register_slice__2                   |   184|
|230   |                \r.r_pipe                                                                                 |axi_register_slice_v2_1_18_axic_register_slice__parameterized2__1   |   148|
|231   |      s00_couplers                                                                                        |s00_couplers_imp_1YY2XJ2                                            |     0|
|232   |        auto_pc                                                                                           |drone_auto_pc_9                                                     |     0|
|233   |      xbar                                                                                                |drone_xbar_0                                                        |  3779|
|234   |        inst                                                                                              |axi_crossbar_v2_1_19_axi_crossbar                                   |  3779|
|235   |          \gen_samd.crossbar_samd                                                                         |axi_crossbar_v2_1_19_crossbar                                       |  3779|
|236   |            \gen_decerr_slave.decerr_slave_inst                                                           |axi_crossbar_v2_1_19_decerr_slave                                   |    71|
|237   |            addr_arbiter_aw                                                                               |axi_crossbar_v2_1_19_addr_arbiter__1                                |    91|
|238   |            addr_arbiter_ar                                                                               |axi_crossbar_v2_1_19_addr_arbiter                                   |    91|
|239   |            splitter_aw_mi                                                                                |axi_crossbar_v2_1_19_splitter__1                                    |     6|
|240   |            \gen_slave_slots[0].gen_si_read.si_transactor_ar                                              |axi_crossbar_v2_1_19_si_transactor                                  |   783|
|241   |              \gen_addr_decoder.addr_decoder_inst                                                         |axi_crossbar_v2_1_19_addr_decoder                                   |    67|
|242   |                \gen_target[0].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator  |generic_baseblocks_v2_1_0_comparator_static                         |     5|
|243   |                  \LUT_LEVEL[3].compare_inst                                                              |generic_baseblocks_v2_1_0_carry_and__49                             |     1|
|244   |                  \LUT_LEVEL[4].compare_inst                                                              |generic_baseblocks_v2_1_0_carry_and                                 |     1|
|245   |                \gen_target[1].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator  |generic_baseblocks_v2_1_0_comparator_static__parameterized0         |     5|
|246   |                  \LUT_LEVEL[3].compare_inst                                                              |generic_baseblocks_v2_1_0_carry_and__44                             |     1|
|247   |                  \LUT_LEVEL[4].compare_inst                                                              |generic_baseblocks_v2_1_0_carry_and__45                             |     1|
|248   |                \gen_target[2].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator  |generic_baseblocks_v2_1_0_comparator_static__parameterized1         |     5|
|249   |                  \LUT_LEVEL[3].compare_inst                                                              |generic_baseblocks_v2_1_0_carry_and__39                             |     1|
|250   |                  \LUT_LEVEL[4].compare_inst                                                              |generic_baseblocks_v2_1_0_carry_and__40                             |     1|
|251   |                \gen_target[3].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator  |generic_baseblocks_v2_1_0_comparator_static__parameterized2         |     5|
|252   |                  \LUT_LEVEL[3].compare_inst                                                              |generic_baseblocks_v2_1_0_carry_and__34                             |     1|
|253   |                  \LUT_LEVEL[4].compare_inst                                                              |generic_baseblocks_v2_1_0_carry_and__35                             |     1|
|254   |                \gen_target[4].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator  |generic_baseblocks_v2_1_0_comparator_static__parameterized3         |     5|
|255   |                  \LUT_LEVEL[3].compare_inst                                                              |generic_baseblocks_v2_1_0_carry_and__29                             |     1|
|256   |                  \LUT_LEVEL[4].compare_inst                                                              |generic_baseblocks_v2_1_0_carry_and__30                             |     1|
|257   |                \gen_target[5].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator  |generic_baseblocks_v2_1_0_comparator_static__parameterized4         |     5|
|258   |                  \LUT_LEVEL[3].compare_inst                                                              |generic_baseblocks_v2_1_0_carry_and__24                             |     1|
|259   |                  \LUT_LEVEL[4].compare_inst                                                              |generic_baseblocks_v2_1_0_carry_and__25                             |     1|
|260   |                \gen_target[6].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator  |generic_baseblocks_v2_1_0_comparator_static__parameterized5         |     7|
|261   |                  \LUT_LEVEL[2].compare_inst                                                              |generic_baseblocks_v2_1_0_carry_and__18                             |     1|
|262   |                  \LUT_LEVEL[3].compare_inst                                                              |generic_baseblocks_v2_1_0_carry_and__19                             |     1|
|263   |                  \LUT_LEVEL[4].compare_inst                                                              |generic_baseblocks_v2_1_0_carry_and__20                             |     1|
|264   |                \gen_target[7].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator  |generic_baseblocks_v2_1_0_comparator_static__parameterized6         |     5|
|265   |                  \LUT_LEVEL[3].compare_inst                                                              |generic_baseblocks_v2_1_0_carry_and__14                             |     1|
|266   |                  \LUT_LEVEL[4].compare_inst                                                              |generic_baseblocks_v2_1_0_carry_and__15                             |     1|
|267   |                \gen_target[8].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator  |generic_baseblocks_v2_1_0_comparator_static__parameterized7         |     5|
|268   |                  \LUT_LEVEL[3].compare_inst                                                              |generic_baseblocks_v2_1_0_carry_and__9                              |     1|
|269   |                  \LUT_LEVEL[4].compare_inst                                                              |generic_baseblocks_v2_1_0_carry_and__10                             |     1|
|270   |                \gen_target[9].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator  |generic_baseblocks_v2_1_0_comparator_static__parameterized8         |     5|
|271   |                  \LUT_LEVEL[3].compare_inst                                                              |generic_baseblocks_v2_1_0_carry_and__4                              |     1|
|272   |                  \LUT_LEVEL[4].compare_inst                                                              |generic_baseblocks_v2_1_0_carry_and__5                              |     1|
|273   |              \gen_multi_thread.arbiter_resp_inst                                                         |axi_crossbar_v2_1_19_arbiter_resp                                   |   101|
|274   |              \gen_multi_thread.mux_resp_multi_thread                                                     |generic_baseblocks_v2_1_0_mux_enc                                   |   235|
|275   |            \gen_slave_slots[0].gen_si_write.si_transactor_aw                                             |axi_crossbar_v2_1_19_si_transactor__parameterized0                  |   620|
|276   |              \gen_addr_decoder.addr_decoder_inst                                                         |axi_crossbar_v2_1_19_addr_decoder__1                                |    67|
|277   |                \gen_target[0].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator  |generic_baseblocks_v2_1_0_comparator_static__1                      |     5|
|278   |                  \LUT_LEVEL[3].compare_inst                                                              |generic_baseblocks_v2_1_0_carry_and__96                             |     1|
|279   |                  \LUT_LEVEL[4].compare_inst                                                              |generic_baseblocks_v2_1_0_carry_and__95                             |     1|
|280   |                \gen_target[1].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator  |generic_baseblocks_v2_1_0_comparator_static__parameterized0__1      |     5|
|281   |                  \LUT_LEVEL[3].compare_inst                                                              |generic_baseblocks_v2_1_0_carry_and__91                             |     1|
|282   |                  \LUT_LEVEL[4].compare_inst                                                              |generic_baseblocks_v2_1_0_carry_and__90                             |     1|
|283   |                \gen_target[2].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator  |generic_baseblocks_v2_1_0_comparator_static__parameterized1__1      |     5|
|284   |                  \LUT_LEVEL[3].compare_inst                                                              |generic_baseblocks_v2_1_0_carry_and__86                             |     1|
|285   |                  \LUT_LEVEL[4].compare_inst                                                              |generic_baseblocks_v2_1_0_carry_and__85                             |     1|
|286   |                \gen_target[3].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator  |generic_baseblocks_v2_1_0_comparator_static__parameterized2__1      |     5|
|287   |                  \LUT_LEVEL[3].compare_inst                                                              |generic_baseblocks_v2_1_0_carry_and__81                             |     1|
|288   |                  \LUT_LEVEL[4].compare_inst                                                              |generic_baseblocks_v2_1_0_carry_and__80                             |     1|
|289   |                \gen_target[4].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator  |generic_baseblocks_v2_1_0_comparator_static__parameterized3__1      |     5|
|290   |                  \LUT_LEVEL[3].compare_inst                                                              |generic_baseblocks_v2_1_0_carry_and__76                             |     1|
|291   |                  \LUT_LEVEL[4].compare_inst                                                              |generic_baseblocks_v2_1_0_carry_and__75                             |     1|
|292   |                \gen_target[5].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator  |generic_baseblocks_v2_1_0_comparator_static__parameterized4__1      |     5|
|293   |                  \LUT_LEVEL[3].compare_inst                                                              |generic_baseblocks_v2_1_0_carry_and__71                             |     1|
|294   |                  \LUT_LEVEL[4].compare_inst                                                              |generic_baseblocks_v2_1_0_carry_and__70                             |     1|
|295   |                \gen_target[6].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator  |generic_baseblocks_v2_1_0_comparator_static__parameterized5__1      |     7|
|296   |                  \LUT_LEVEL[2].compare_inst                                                              |generic_baseblocks_v2_1_0_carry_and__67                             |     1|
|297   |                  \LUT_LEVEL[3].compare_inst                                                              |generic_baseblocks_v2_1_0_carry_and__66                             |     1|
|298   |                  \LUT_LEVEL[4].compare_inst                                                              |generic_baseblocks_v2_1_0_carry_and__65                             |     1|
|299   |                \gen_target[7].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator  |generic_baseblocks_v2_1_0_comparator_static__parameterized6__1      |     5|
|300   |                  \LUT_LEVEL[3].compare_inst                                                              |generic_baseblocks_v2_1_0_carry_and__61                             |     1|
|301   |                  \LUT_LEVEL[4].compare_inst                                                              |generic_baseblocks_v2_1_0_carry_and__60                             |     1|
|302   |                \gen_target[8].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator  |generic_baseblocks_v2_1_0_comparator_static__parameterized7__1      |     5|
|303   |                  \LUT_LEVEL[3].compare_inst                                                              |generic_baseblocks_v2_1_0_carry_and__56                             |     1|
|304   |                  \LUT_LEVEL[4].compare_inst                                                              |generic_baseblocks_v2_1_0_carry_and__55                             |     1|
|305   |                \gen_target[9].gen_region[0].gen_comparator_static.gen_addr_range.addr_decode_comparator  |generic_baseblocks_v2_1_0_comparator_static__parameterized8__1      |     5|
|306   |                  \LUT_LEVEL[3].compare_inst                                                              |generic_baseblocks_v2_1_0_carry_and__51                             |     1|
|307   |                  \LUT_LEVEL[4].compare_inst                                                              |generic_baseblocks_v2_1_0_carry_and__50                             |     1|
|308   |              \gen_multi_thread.arbiter_resp_inst                                                         |axi_crossbar_v2_1_19_arbiter_resp__1                                |   101|
|309   |              \gen_multi_thread.mux_resp_multi_thread                                                     |generic_baseblocks_v2_1_0_mux_enc__parameterized0                   |    72|
|310   |            \gen_slave_slots[0].gen_si_write.splitter_aw_si                                               |axi_crossbar_v2_1_19_splitter                                       |     7|
|311   |            \gen_slave_slots[0].gen_si_write.wdata_router_w                                               |axi_crossbar_v2_1_19_wdata_router                                   |    59|
|312   |              wrouter_aw_fifo                                                                             |axi_data_fifo_v2_1_17_axic_reg_srl_fifo                             |    38|
|313   |                \gen_srls[0].gen_rep[0].srl_nx1                                                           |axi_data_fifo_v2_1_17_ndeep_srl__parameterized0__9                  |     1|
|314   |                \gen_srls[0].gen_rep[1].srl_nx1                                                           |axi_data_fifo_v2_1_17_ndeep_srl__parameterized0__10                 |     1|
|315   |                \gen_srls[0].gen_rep[2].srl_nx1                                                           |axi_data_fifo_v2_1_17_ndeep_srl__parameterized0__11                 |     1|
|316   |                \gen_srls[0].gen_rep[3].srl_nx1                                                           |axi_data_fifo_v2_1_17_ndeep_srl__parameterized0__12                 |     1|
|317   |                \gen_srls[0].gen_rep[4].srl_nx1                                                           |axi_data_fifo_v2_1_17_ndeep_srl__parameterized0                     |     1|
|318   |            \gen_master_slots[0].reg_slice_mi                                                             |axi_register_slice_v2_1_18_axi_register_slice__parameterized1__1    |   170|
|319   |              \b.b_pipe                                                                                   |axi_register_slice_v2_1_18_axic_register_slice__parameterized9__1   |    21|
|320   |              \r.r_pipe                                                                                   |axi_register_slice_v2_1_18_axic_register_slice__parameterized10__1  |   148|
|321   |            \gen_master_slots[1].reg_slice_mi                                                             |axi_register_slice_v2_1_18_axi_register_slice__parameterized1__2    |   170|
|322   |              \b.b_pipe                                                                                   |axi_register_slice_v2_1_18_axic_register_slice__parameterized9__2   |    21|
|323   |              \r.r_pipe                                                                                   |axi_register_slice_v2_1_18_axic_register_slice__parameterized10__2  |   148|
|324   |            \gen_master_slots[2].reg_slice_mi                                                             |axi_register_slice_v2_1_18_axi_register_slice__parameterized1__3    |   170|
|325   |              \b.b_pipe                                                                                   |axi_register_slice_v2_1_18_axic_register_slice__parameterized9__3   |    21|
|326   |              \r.r_pipe                                                                                   |axi_register_slice_v2_1_18_axic_register_slice__parameterized10__3  |   148|
|327   |            \gen_master_slots[3].reg_slice_mi                                                             |axi_register_slice_v2_1_18_axi_register_slice__parameterized1__4    |   170|
|328   |              \b.b_pipe                                                                                   |axi_register_slice_v2_1_18_axic_register_slice__parameterized9__4   |    21|
|329   |              \r.r_pipe                                                                                   |axi_register_slice_v2_1_18_axic_register_slice__parameterized10__4  |   148|
|330   |            \gen_master_slots[4].reg_slice_mi                                                             |axi_register_slice_v2_1_18_axi_register_slice__parameterized1__5    |   170|
|331   |              \b.b_pipe                                                                                   |axi_register_slice_v2_1_18_axic_register_slice__parameterized9__5   |    21|
|332   |              \r.r_pipe                                                                                   |axi_register_slice_v2_1_18_axic_register_slice__parameterized10__5  |   148|
|333   |            \gen_master_slots[5].reg_slice_mi                                                             |axi_register_slice_v2_1_18_axi_register_slice__parameterized1__6    |   170|
|334   |              \b.b_pipe                                                                                   |axi_register_slice_v2_1_18_axic_register_slice__parameterized9__6   |    21|
|335   |              \r.r_pipe                                                                                   |axi_register_slice_v2_1_18_axic_register_slice__parameterized10__6  |   148|
|336   |            \gen_master_slots[6].reg_slice_mi                                                             |axi_register_slice_v2_1_18_axi_register_slice__parameterized1__7    |   170|
|337   |              \b.b_pipe                                                                                   |axi_register_slice_v2_1_18_axic_register_slice__parameterized9__7   |    21|
|338   |              \r.r_pipe                                                                                   |axi_register_slice_v2_1_18_axic_register_slice__parameterized10__7  |   148|
|339   |            \gen_master_slots[7].reg_slice_mi                                                             |axi_register_slice_v2_1_18_axi_register_slice__parameterized1__8    |   170|
|340   |              \b.b_pipe                                                                                   |axi_register_slice_v2_1_18_axic_register_slice__parameterized9__8   |    21|
|341   |              \r.r_pipe                                                                                   |axi_register_slice_v2_1_18_axic_register_slice__parameterized10__8  |   148|
|342   |            \gen_master_slots[8].reg_slice_mi                                                             |axi_register_slice_v2_1_18_axi_register_slice__parameterized1__9    |   170|
|343   |              \b.b_pipe                                                                                   |axi_register_slice_v2_1_18_axic_register_slice__parameterized9__9   |    21|
|344   |              \r.r_pipe                                                                                   |axi_register_slice_v2_1_18_axic_register_slice__parameterized10__9  |   148|
|345   |            \gen_master_slots[9].reg_slice_mi                                                             |axi_register_slice_v2_1_18_axi_register_slice__parameterized1__10   |   170|
|346   |              \b.b_pipe                                                                                   |axi_register_slice_v2_1_18_axic_register_slice__parameterized9__10  |    21|
|347   |              \r.r_pipe                                                                                   |axi_register_slice_v2_1_18_axic_register_slice__parameterized10__10 |   148|
|348   |            \gen_master_slots[10].reg_slice_mi                                                            |axi_register_slice_v2_1_18_axi_register_slice__parameterized1       |    66|
|349   |              \b.b_pipe                                                                                   |axi_register_slice_v2_1_18_axic_register_slice__parameterized9      |    19|
|350   |              \r.r_pipe                                                                                   |axi_register_slice_v2_1_18_axic_register_slice__parameterized10     |    46|
|351   |    axi_gpio_led                                                                                          |drone_axi_gpio_led_0                                                |   161|
|352   |      U0                                                                                                  |axi_gpio                                                            |   161|
|353   |        AXI_LITE_IPIF_I                                                                                   |axi_lite_ipif                                                       |    90|
|354   |          I_SLAVE_ATTACHMENT                                                                              |slave_attachment                                                    |    90|
|355   |            I_DECODER                                                                                     |address_decoder                                                     |    17|
|356   |              \MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                              |pselect_f                                                           |     1|
|357   |              \MEM_DECODE_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                              |pselect_f__parameterized0                                           |     1|
|358   |              \MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                              |pselect_f__parameterized1                                           |     1|
|359   |              \MEM_DECODE_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                              |pselect_f__parameterized2                                           |     1|
|360   |        gpio_core_1                                                                                       |GPIO_Core                                                           |    29|
|361   |    axi_gpio_testpins                                                                                     |drone_axi_gpio_testpins_0                                           |   141|
|362   |      U0                                                                                                  |axi_gpio__parameterized1                                            |   141|
|363   |        AXI_LITE_IPIF_I                                                                                   |axi_lite_ipif__1                                                    |    90|
|364   |          I_SLAVE_ATTACHMENT                                                                              |slave_attachment__1                                                 |    90|
|365   |            I_DECODER                                                                                     |address_decoder__1                                                  |    17|
|366   |              \MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I                              |pselect_f__1                                                        |     1|
|367   |              \MEM_DECODE_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I                              |pselect_f__parameterized0__1                                        |     1|
|368   |              \MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I                              |pselect_f__parameterized1__1                                        |     1|
|369   |              \MEM_DECODE_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I                              |pselect_f__parameterized2__1                                        |     1|
|370   |        gpio_core_1                                                                                       |GPIO_Core__parameterized0                                           |    12|
|371   |    PWM_AXI_triple_5                                                                                      |drone_PWM_AXI_triple_5_0                                            |   514|
|372   |      U0                                                                                                  |PWM_AXI_triple_v1_0__1                                              |   514|
|373   |        PWM_AXI_v1_0_S00_AXI_triple_inst                                                                  |PWM_AXI_v1_0_S00_AXI_triple__1                                      |   514|
|374   |          pwm0                                                                                            |PWM_AXI__1                                                          |   285|
|375   |    crypto2020_hash_ip_v1_0                                                                               |drone_crypto2020_hash_ip_v1_0_0                                     |  1595|
|376   |      inst                                                                                                |crypto2020_hash_ip_v1_v1_0                                          |  1595|
|377   |        crypto2020_hash_ip_v1_v1_0_S00_AXI_inst                                                           |crypto2020_hash_ip_v1_v1_0_S00_AXI                                  |  1595|
|378   |          EAGLE_to_AXI_interface_inst                                                                     |EAGLE_to_AXI_interface                                              |  1408|
|379   |            EAGLE_interface_CONTROL_inst                                                                  |EAGLE_interface_CONTROL                                             |     5|
|380   |            TDP_bram_inst                                                                                 |TDP_bram                                                            |  1307|
|381   |            KeccakF400Permutation_inst                                                                    |KeccakF400Permutation                                               |    96|
|382   |    rst_processing_system7_0_100M                                                                         |drone_rst_processing_system7_0_100M_0                               |    71|
|383   |      U0                                                                                                  |proc_sys_reset                                                      |    71|
|384   |        EXT_LPF                                                                                           |lpf                                                                 |    23|
|385   |          \ACTIVE_LOW_EXT.ACT_LO_EXT                                                                      |cdc_sync__parameterized1__1                                         |     4|
|386   |          \ACTIVE_LOW_AUX.ACT_LO_AUX                                                                      |cdc_sync__parameterized1                                            |     4|
|387   |        SEQ                                                                                               |sequence_psr                                                        |    41|
|388   |          SEQ_COUNTER                                                                                     |upcnt_n                                                             |    13|
|389   |    RC_1                                                                                                  |drone_RC_1_0                                                        |   893|
|390   |      U0                                                                                                  |RC_v1_0                                                             |   893|
|391   |        RC_v1_0_S00_AXI_inst                                                                              |RC_v1_0_S00_AXI                                                     |   893|
|392   |          PWM_measure_0                                                                                   |PWM_measure                                                         |   552|
|393   |    RC_0                                                                                                  |drone_RC_0_0                                                        |   893|
|394   |      U0                                                                                                  |RC_v1_0__1                                                          |   893|
|395   |        RC_v1_0_S00_AXI_inst                                                                              |RC_v1_0_S00_AXI__1                                                  |   893|
|396   |          PWM_measure_0                                                                                   |PWM_measure__1                                                      |   552|
|397   |    PWM_AXI_triple_4                                                                                      |drone_PWM_AXI_triple_4_0                                            |   514|
|398   |      U0                                                                                                  |PWM_AXI_triple_v1_0                                                 |   514|
|399   |        PWM_AXI_v1_0_S00_AXI_triple_inst                                                                  |PWM_AXI_v1_0_S00_AXI_triple                                         |   514|
|400   |          pwm0                                                                                            |PWM_AXI                                                             |   285|
|401   |    PWM_AXI_triple_3                                                                                      |drone_PWM_AXI_triple_3_0                                            |   514|
|402   |      U0                                                                                                  |PWM_AXI_triple_v1_0__3                                              |   514|
|403   |        PWM_AXI_v1_0_S00_AXI_triple_inst                                                                  |PWM_AXI_v1_0_S00_AXI_triple__3                                      |   514|
|404   |          pwm0                                                                                            |PWM_AXI__3                                                          |   285|
|405   |    PWM_AXI_triple_0                                                                                      |drone_PWM_AXI_triple_0_0                                            |   514|
|406   |      U0                                                                                                  |PWM_AXI_triple_v1_0__2                                              |   514|
|407   |        PWM_AXI_v1_0_S00_AXI_triple_inst                                                                  |PWM_AXI_v1_0_S00_AXI_triple__2                                      |   514|
|408   |          pwm0                                                                                            |PWM_AXI__2                                                          |   285|
|409   |    kill_switch_0                                                                                         |drone_kill_switch_0_0                                               |   157|
|410   |      U0                                                                                                  |kill_switch                                                         |   157|
|411   |    SWIPT_2020_0                                                                                          |drone_SWIPT_2020_0_0                                                |  3807|
|412   |      inst                                                                                                |SWIPT_2020_v1_0                                                     |  3807|
|413   |        SWIPT_2020_v1_0_S00_AXI_inst                                                                      |SWIPT_2020_v1_0_S00_AXI                                             |  3807|
|414   |          swipt_toplevel_inst                                                                             |swipt_toplevel                                                      |  3552|
|415   |            inst_Boxcar                                                                                   |Boxcar                                                              |   266|
|416   |            inst_FrequencyTrackerII                                                                       |FrequencyTrackerII                                                  |   584|
|417   |            inst_Devidor                                                                                  |Devidor                                                             |  2009|
|418   |            inst_PwmIII                                                                                   |PwmIII                                                              |   677|
|419   |    xadc_wiz_0                                                                                            |drone_xadc_wiz_0_0                                                  |     1|
+------+----------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:41 ; elapsed = 00:03:47 . Memory (MB): peak = 1185.227 ; gain = 876.715
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 31 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:42 ; elapsed = 00:03:27 . Memory (MB): peak = 1185.227 ; gain = 514.836
Synthesis Optimization Complete : Time (s): cpu = 00:03:41 ; elapsed = 00:03:48 . Memory (MB): peak = 1185.227 ; gain = 876.715
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1019 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1185.227 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 11 instances were transformed.
  FDR => FDRE: 8 instances
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  SRL16 => SRL16E: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
779 Infos, 209 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:52 ; elapsed = 00:03:58 . Memory (MB): peak = 1185.227 ; gain = 883.562
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1185.227 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Thiba/OneDrive/Desktop/Eagle7/drone/drone.runs/synth_1/drone_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file drone_wrapper_utilization_synth.rpt -pb drone_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon May 17 11:33:59 2021...
