[["A model-based and simulation-assisted FMEDA approach for safety-relevant E/E systems.", ["Moomen Chaari", "Wolfgang Ecker", "Cristiano Novello", "Bogdan-Andrei Tabacaru", "Thomas Kruse"], "https://doi.org/10.1145/2744769.2747908", 0], ["Evaluation of functional mock-up interface for vehicle power network modeling.", ["Kenji Nishimiya", "Toru Saito", "Satoshi Shimada"], "https://doi.org/10.1145/2744769.2747926", 0], ["System simulation from operational data.", ["Armin Wasicek", "Edward A. Lee", "Hokeun Kim", "Lev Greenberg", "Akihito Iwai", "Ilge Akkaya"], "https://doi.org/10.1145/2744769.2747944", 0], ["New game, new goal posts: a recent history of timing closure.", ["Andrew B. Kahng"], "https://doi.org/10.1145/2744769.2747937", 0], ["Walking a thin line: performance and quality grading vs. yield overcut.", ["Carl Bowen"], "https://doi.org/10.1145/2744769.2747949", 0], ["Energy efficient MapReduce with VFI-enabled multicore platforms.", ["Karthi Duraisamy", "Ryan Gary Kim", "Wonje Choi", "Guangshuo Liu", "Partha Pratim Pande", "Radu Marculescu", "Diana Marculescu"], "https://doi.org/10.1145/2744769.2744835", 0], ["Complementary communication path for energy efficient on-chip optical interconnects.", ["Hui Li", "Sebastien Le Beux", "Yvain Thonnart", "Ian OConnor"], "https://doi.org/10.1145/2744769.2744810", 0], ["On-chip interconnection network for accelerator-rich architectures.", ["Jason Cong", "Michael Gill", "Yuchen Hao", "Glenn Reinman", "Bo Yuan"], "https://doi.org/10.1145/2744769.2744879", 0], ["Bandwidth-efficient on-chip interconnect designs for GPGPUs.", ["Hyunjun Jang", "Jinchun Kim", "Paul Gratz", "Ki Hwan Yum", "Eun Jung Kim"], "https://doi.org/10.1145/2744769.2744803", 0], ["DimNoC: a dim silicon approach towards power-efficient on-chip network.", ["Jia Zhan", "Jin Ouyang", "Fen Ge", "Jishen Zhao", "Yuan Xie"], "https://doi.org/10.1145/2744769.2744824", 0], ["Domain-wall memory buffer for low-energy NoCs.", ["Donald Kline Jr.", "Haifeng Xu", "Rami G. Melhem", "Alex K. Jones"], "https://doi.org/10.1145/2744769.2744826", 0], ["An EDA framework for large scale hybrid neuromorphic computing systems.", ["Wei Wen", "Chi-Ruo Wu", "Xiaofang Hu", "Beiye Liu", "Tsung-Yi Ho", "Xin Li", "Yiran Chen"], "https://doi.org/10.1145/2744769.2744795", 0], ["Merging the interface: power, area and accuracy co-optimization for RRAM crossbar-based mixed-signal computing system.", ["Boxun Li", "Lixue Xia", "Peng Gu", "Yu Wang", "Huazhong Yang"], "https://doi.org/10.1145/2744769.2744870", 0], ["A spiking neuromorphic design with resistive crossbar.", ["Chenchen Liu", "Bonan Yan", "Chaofei Yang", "Linghao Song", "Zheng Li", "Beiye Liu", "Yiran Chen", "Hai Li", "Qing Wu", "Hao Jiang"], "https://doi.org/10.1145/2744769.2744783", 0], ["Vortex: variation-aware training for memristor X-bar.", ["Beiye Liu", "Hai Li", "Yiran Chen", "Xin Li", "Qing Wu", "Tingwen Huang"], "https://doi.org/10.1145/2744769.2744930", 0], ["Jump test for metallic CNTs in CNFET-based SRAM.", ["Feng Xie", "Xiaoyao Liang", "Qiang Xu", "Krishnendu Chakrabarty", "Naifeng Jing", "Li Jiang"], "https://doi.org/10.1145/2744769.2744864", 0], ["A reconfigurable analog substrate for highly efficient maximum flow computation.", ["Gai Liu", "Zhiru Zhang"], "https://doi.org/10.1145/2744769.2744781", 0], ["Robust design of E/E architecture component platforms.", ["Sebastian Graf", "Sebastian Reinhart", "Michael Glass", "Jurgen Teich", "Daniel Platte"], "https://doi.org/10.1145/2744769.2747941", 0], ["RADAR: a case for retention-aware DRAM assembly and repair in future FGR DRAM memory.", ["Ying Wang", "Yinhe Han", "Cheng Wang", "Huawei Li", "Xiaowei Li"], "https://doi.org/10.1145/2744769.2744897", 0], ["Area and performance co-optimization for domain wall memory in application-specific embedded systems.", ["Shouzhen Gu", "Edwin Hsing-Mean Sha", "Qingfeng Zhuge", "Yiran Chen", "Jingtong Hu"], "https://doi.org/10.1145/2744769.2744800", 0], ["Selective restore: an energy efficient read disturbance mitigation scheme for future STT-MRAM.", ["Rujia Wang", "Lei Jiang", "Youtao Zhang", "Linzhang Wang", "Jun Yang"], "https://doi.org/10.1145/2744769.2744908", 0], ["Interleaved multi-bank scratchpad memories: a probabilistic description of access conflicts.", ["Andreas Tretter", "Pratyush Kumar", "Lothar Thiele"], "https://doi.org/10.1145/2744769.2744861", 0], ["PRES: pseudo-random encoding scheme to increase the bit flip reduction in the memory.", ["Seyed Mohammad Seyedzadeh", "Rakan Maddah", "Alex K. Jones", "Rami G. Melhem"], "https://doi.org/10.1145/2744769.2755440", 0], ["Guidelines to design parity protected write-back L1 data cache.", ["Yohan Ko", "Reiley Jeyapaul", "Youngbin Kim", "Kyoungwoo Lee", "Aviral Shrivastava"], "https://doi.org/10.1145/2744769.2744846", 0], ["Construction of reconfigurable clock trees for MCMM designs.", ["Rickard Ewetz", "Shankarshana Janarthanan", "Cheng-Kok Koh"], "https://doi.org/10.1145/2744769.2744811", 0], ["A global-local optimization framework for simultaneous multi-mode multi-corner clock skew variation reduction.", ["Kwangsoo Han", "Jiajia Li", "Andrew B. Kahng", "Siddhartha Nath", "Jongpil Lee"], "https://doi.org/10.1145/2744769.2744776", 0], ["Routing-architecture-aware analytical placement for heterogeneous FPGAs.", ["Sheng-Yen Chen", "Yao-Wen Chang"], "https://doi.org/10.1145/2744769.2744903", 0], ["PARR: pin access planning and regular routing for self-aligned double patterning.", ["Xiaoqing Xu", "Bei Yu", "Jhih-Rong Gao", "Che-Lun Hsu", "David Z. Pan"], "https://doi.org/10.1145/2744769.2744890", 0], ["Local search algorithms for timing-driven placement under arbitrary delay models.", ["Adrian Bock", "Stephan Held", "Nicolas Kammerling", "Ulrike Schorr"], "https://doi.org/10.1145/2744769.2744867", 0], ["3DIC benefit estimation and implementation guidance from 2DIC implementation.", ["Wei-Ting Jonas Chan", "Siddhartha Nath", "Andrew B. Kahng", "Yang Du", "Kambiz Samadi"], "https://doi.org/10.1145/2744769.2747954", 0], ["DERA: yet another differential fault attack on cryptographic devices based on error rate analysis.", ["Yannan Liu", "Jie Zhang", "Lingxiao Wei", "Feng Yuan", "Qiang Xu"], "https://doi.org/10.1145/2744769.2744816", 0], ["Vibration-based secure side channel for medical devices.", ["Younghyun Kim", "Woo Suk Lee", "Vijay Raghunathan", "Niraj K. Jha", "Anand Raghunathan"], "https://doi.org/10.1145/2744769.2744928", 0], ["Information leakage chaff: feeding red herrings to side channel attackers.", ["Giovanni Agosta", "Alessandro Barenghi", "Gerardo Pelosi", "Michele Scandale"], "https://doi.org/10.1145/2744769.2744859", 0], ["TyTAN: tiny trust anchor for tiny devices.", ["Franz Ferdinand Brasser", "Brahim El Mahjoub", "Ahmad-Reza Sadeghi", "Christian Wachsmann", "Patrick Koeberl"], "https://doi.org/10.1145/2744769.2744922", 0], ["Memory heat map: anomaly detection in real-time embedded systems using memory behavior.", ["Man-Ki Yoon", "Lui Sha", "Sibin Mohan", "Jaesik Choi"], "https://doi.org/10.1145/2744769.2744869", 0], ["Compacting privacy-preserving k-nearest neighbor search using logic synthesis.", ["Ebrahim M. Songhori", "Siam U. Hussain", "Ahmad-Reza Sadeghi", "Farinaz Koushanfar"], "https://doi.org/10.1145/2744769.2744808", 0], ["Battery lifetime-aware automotive climate control for electric vehicles.", ["Korosh Vatanparvar", "Mohammad Abdullah Al Faruque"], "https://doi.org/10.1145/2744769.2744804", 0], ["Security analysis of automotive architectures using probabilistic model checking.", ["Philipp Mundhenk", "Sebastian Steinhorst", "Martin Lukasiewycz", "Suhaib A. Fahmy", "Samarjit Chakraborty"], "https://doi.org/10.1145/2744769.2744906", 0], ["Security aware network controllers for next generation automotive embedded systems.", ["Shanker Shreejith", "Suhaib A. Fahmy"], "https://doi.org/10.1145/2744769.2744907", 0], ["Analysis and RTL correlation of instruction set simulators for automotive microcontroller robustness verification.", ["Jaime Espinosa", "Carles Hernandez", "Jaume Abella", "David de Andres", "Juan-Carlos Ruiz-Garcia"], "https://doi.org/10.1145/2744769.2744798", 0], ["Improving formal timing analysis of switched ethernet by exploiting FIFO scheduling.", ["Daniel Thiele", "Philip Axer", "Rolf Ernst"], "https://doi.org/10.1145/2744769.2744854", 0], ["Parallel execution of AUTOSAR legacy applications on multicore ECUs with timed implicit communication.", ["Sebastian Kehr", "Eduardo Quinones", "Bert Boddeker", "Gunter Schafer"], "https://doi.org/10.1145/2744769.2744889", 0], ["Nautilus: fast automated IP design space search using guided genetic algorithms.", ["Michael K. Papamichael", "Peter Milder", "James C. Hoe"], "https://doi.org/10.1145/2744769.2744875", 0], ["Execution-driven parallel simulation of PGAS applications on heterogeneous tiled architectures.", ["Sascha Roloff", "David Schafhauser", "Frank Hannig", "Jurgen Teich"], "https://doi.org/10.1145/2744769.2744840", 0], ["Acceleration of control flows on reconfigurable architecture with a composite method.", ["Junbin Wang", "Leibo Liu", "Jianfeng Zhu", "Shouyi Yin", "Shaojun Wei"], "https://doi.org/10.1145/2744769.2744789", 0], ["GRIP: grammar-based IP integration and packaging for acceleration-rich SoC designs.", ["Munish Jassi", "Daniel Muller-Gritschneder", "Ulf Schlichtmann"], "https://doi.org/10.1145/2744769.2744845", 0], ["ProPRAM: exploiting the transparent logic resources in non-volatile memory for near data computing.", ["Ying Wang", "Yinhe Han", "Lei Zhang", "Huawei Li", "Xiaowei Li"], "https://doi.org/10.1145/2744769.2744896", 0], ["Trends in functional verification: a 2014 industry study.", ["Harry D. Foster"], "https://doi.org/10.1145/2744769.2744921", 0], ["Verifying SystemC using stateful symbolic simulation.", ["Vladimir Herdt", "Hoang Minh Le", "Rolf Drechsler"], "https://doi.org/10.1145/2744769.2744927", 0], ["In-circuit temporal monitors for runtime verification of reconfigurable designs.", ["Tim Todman", "Stephan Stilkerich", "Wayne Luk"], "https://doi.org/10.1145/2744769.2744856", 0], ["Sequential equivalence checking of clock-gated circuits.", ["Yu-Yun Dai", "Kei-Yong Khoo", "Robert K. Brayton"], "https://doi.org/10.1145/2744769.2744910", 0], ["Verification of gate-level arithmetic circuits by function extraction.", ["Maciej J. Ciesielski", "Cunxi Yu", "Walter Brown", "Duo Liu", "Andre Rossi"], "https://doi.org/10.1145/2744769.2744925", 0], ["Hybrid quick error detection (H-QED): accelerator validation and debug using high-level synthesis principles.", ["Keith A. Campbell", "David Lin", "Subhasish Mitra", "Deming Chen"], "https://doi.org/10.1145/2744769.2753768", 0], ["Security and privacy challenges in industrial internet of things.", ["Ahmad-Reza Sadeghi", "Christian Wachsmann", "Michael Waidner"], "https://doi.org/10.1145/2744769.2747942", 0], ["Blocking unsafe behaviors in control systems through static and dynamic policy enforcement.", ["Stephen McLaughlin"], "https://doi.org/10.1145/2744769.2747913", 0], ["Timing-aware control software design for automotive systems.", ["Dirk Ziegenbein", "Arne Hamann"], "https://doi.org/10.1145/2744769.2747947", 0], ["Compositional modeling and analysis of automotive feature product lines.", ["Shankara Narayanan Krishna", "Ganesh Khandu Narwane", "S. Ramesh", "Ashutosh Trivedi"], "https://doi.org/10.1145/2744769.2747928", 0], ["The challenge of interoperability: model-based integration for automotive control software.", ["Huafeng Yu", "Prachi Joshi", "Jean-Pierre Talpin", "Sandeep K. Shukla", "Shinichi Shiraishi"], "https://doi.org/10.1145/2744769.2747945", 0], ["Introduction to stochastic computing and its challenges.", ["John P. Hayes"], "https://doi.org/10.1145/2744769.2747932", 0], ["An introduction into fault-tolerant quantum computing.", ["Alexandru Paler", "Simon J. Devitt"], "https://doi.org/10.1145/2744769.2747911", 0], ["Design automation challenges for scalable quantum architectures.", ["Ilia Polian", "Austin G. Fowler"], "https://doi.org/10.1145/2744769.2747921", 0], ["A control-theoretic approach for energy efficient CPU-GPU subsystem in mobile platforms.", ["David Kadjo", "Raid Ayoub", "Michael Kishinevsky", "Paul V. Gratz"], "https://doi.org/10.1145/2744769.2744773", 0], ["Opportunistic turbo execution in NTC: exploiting the paradigm shift in performance bottlenecks.", ["Hu Chen", "Dieudonne Manzi", "Sanghamitra Roy", "Koushik Chakraborty"], "https://doi.org/10.1145/2744769.2744881", 0], ["Domain wall memory based digital signal processors for area and energy-efficiency.", ["Jinil Chung", "Kenneth Ramclam", "Jongsun Park", "Swaroop Ghosh"], "https://doi.org/10.1145/2744769.2744825", 0], ["DaTuM: dynamic tone mapping technique for OLED display power saving based on video classification.", ["Xiang Chen", "Yiran Chen", "Chun Jason Xue"], "https://doi.org/10.1145/2744769.2744814", 0], ["RENO: a high-efficient reconfigurable neuromorphic computing accelerator design.", ["Xiaoxiao Liu", "Mengjie Mao", "Beiye Liu", "Hai Li", "Yiran Chen", "Boxun Li", "Yu Wang", "Hao Jiang", "Mark Barnell", "Qing Wu", "Jianhua Yang"], "https://doi.org/10.1145/2744769.2744900", 0], ["Scalable-effort classifiers for energy-efficient machine learning.", ["Swagath Venkataramani", "Anand Raghunathan", "Jie Liu", "Mohammed Shoaib"], "https://doi.org/10.1145/2744769.2744904", 0], ["Evaluation of BEOL design rule impacts using an optimal ILP-based detailed router.", ["Kwangsoo Han", "Andrew B. Kahng", "Hyein Lee"], "https://doi.org/10.1145/2744769.2744839", 0], ["Detailed routing for spacer-is-metal type self-aligned double/quadruple patterning lithography.", ["Yixiao Ding", "Chris C. N. Chu", "Wai-Kei Mak"], "https://doi.org/10.1145/2744769.2744821", 0], ["Mask assignment and synthesis of DSA-MP hybrid lithography for sub-7nm contacts/vias.", ["Yasmine Badr", "Andres Torres", "Puneet Gupta"], "https://doi.org/10.1145/2744769.2744868", 0], ["High performance dummy fill insertion with coupling and uniformity constraints.", ["Yibo Lin", "Bei Yu", "David Z. Pan"], "https://doi.org/10.1145/2744769.2744850", 0], ["An efficient shift invariant rasterization algorithm for all-angle mask patterns in ILT.", ["Yixiao Ding", "Chris C. N. Chu", "Xin Zhou"], "https://doi.org/10.1145/2744769.2744797", 0], ["Effective model-based mask fracturing for mask cost reduction.", ["Abde Ali Kagalwalla", "Puneet Gupta"], "https://doi.org/10.1145/2744769.2744828", 0], ["HAFIX: hardware-assisted flow integrity extension.", ["Lucas Davi", "Matthias Hanreich", "Debayan Paul", "Ahmad-Reza Sadeghi", "Patrick Koeberl", "Dean Sullivan", "Orlando Arias", "Yier Jin"], "https://doi.org/10.1145/2744769.2744847", 0], ["Performance analysis of a memristive crossbar PUF design.", ["Garrett S. Rose", "Chauncey A. Meade"], "https://doi.org/10.1145/2744769.2744892", 0], ["Adaptive characterization and emulation of delay-based physical unclonable functions using statistical models.", ["Teng Xu", "Dongfang Li", "Miodrag Potkonjak"], "https://doi.org/10.1145/2744769.2744791", 0], ["Self-correcting STTRAM under magnetic field attacks.", ["Jae-Won Jang", "Jongsun Park", "Swaroop Ghosh", "Swarup Bhunia"], "https://doi.org/10.1145/2744769.2744909", 0], ["On using control signals for word-level identification in a gate-level netlist.", ["Edward Tashjian", "Azadeh Davoodi"], "https://doi.org/10.1145/2744769.2744878", 0], ["Efficient dynamic information flow tracking on a processor with core debug interface.", ["Jinyong Lee", "Ingoo Heo", "Yongje Lee", "Yunheung Paek"], "https://doi.org/10.1145/2744769.2744830", 0], ["What don't we know about CPS architectures?", ["Marilyn Wolf", "Eric Feron"], "https://doi.org/10.1145/2744769.2747950", 0], ["Design tool chain for cyber-physical systems: lessons learned.", ["Janos Sztipanovits", "Ted Bapty", "Sandeep Neema", "Xenofon D. Koutsoukos", "Ethan K. Jackson"], "https://doi.org/10.1145/2744769.2747922", 0], ["Models, abstractions, and architectures: the missing links in cyber-physical systems.", ["Bharathan Balaji", "Mohammad Abdullah Al Faruque", "Nikil D. Dutt", "Rajesh K. Gupta", "Yuvraj Agarwal"], "https://doi.org/10.1145/2744769.2747936", 0], ["VWS: a versatile warp scheduler for exploring diverse cache localities of GPGPU applications.", ["Mengjie Mao", "Jingtong Hu", "Yiran Chen", "Hai Li"], "https://doi.org/10.1145/2744769.2744931", 0], ["Revisiting accelerator-rich CMPs: challenges and solutions.", ["Nasibeh Teimouri", "Hamed Tabkhi", "Gunar Schirner"], "https://doi.org/10.1145/2744769.2744902", 0], ["SuperNet: multimode interconnect architecture for manycore chips.", ["Haseeb Bokhari", "Haris Javaid", "Muhammad Shafique", "Jorg Henkel", "Sri Parameswaran"], "https://doi.org/10.1145/2744769.2744912", 0], ["A low latency generic accuracy configurable adder.", ["Muhammad Shafique", "Waqas Ahmad", "Rehan Hafiz", "Jorg Henkel"], "https://doi.org/10.1145/2744769.2744778", 0], ["A 127 fps in full hd accelerator based on optimized AKAZE with efficiency and effectiveness for image feature extraction.", ["Guangli Jiang", "Leibo Liu", "Wenping Zhu", "Shouyi Yin", "Shaojun Wei"], "https://doi.org/10.1145/2744769.2744772", 0], ["Exploit imbalanced cell writes to mitigate write disturbance in dense phase change memory.", ["Rujia Wang", "Lei Jiang", "Youtao Zhang", "Linzhang Wang", "Jun Yang"], "https://doi.org/10.1145/2744769.2744841", 0], ["Understanding soft errors in uncore components.", ["Hyungmin Cho", "Chen-Yong Cher", "Thomas Shepherd", "Subhasish Mitra"], "https://doi.org/10.1145/2744769.2744923", 0], ["Interconnect reliability modeling and analysis for multi-branch interconnect trees.", ["Hai-Bao Chen", "Sheldon X.-D. Tan", "Valeriy Sukharev", "Xin Huang", "Taeyoung Kim"], "https://doi.org/10.1145/2744769.2747953", 0], ["Design, packaging, and architectural policy co-optimization for DC power integrity in 3D DRAM.", ["Yarui Peng", "Bon Woong Ku", "Youn-Sik Park", "Kwang-Il Park", "Seong-Jin Jang", "Joo-Sun Choi", "Sung Kyu Lim"], "https://doi.org/10.1145/2744769.2744819", 0], ["Tier-partitioning for power delivery vs cooling tradeoff in 3D VLSI for mobile applications.", ["Shreepad Panth", "Kambiz Samadi", "Yang Du", "Sung Kyu Lim"], "https://doi.org/10.1145/2744769.2744917", 0], ["Novel power grid reduction method based on L1 regularization.", ["Ye Wang", "Meng Li", "Xinyang Yi", "Zhao Song", "Michael Orshansky", "Constantine Caramanis"], "https://doi.org/10.1145/2744769.2744877", 0], ["A statistical methodology for noise sensor placement and full-chip voltage map generation.", ["Xiaochen Liu", "Shupeng Sun", "Pingqiang Zhou", "Xin Li", "Haifeng Qian"], "https://doi.org/10.1145/2744769.2744784", 0], ["Cloning your mind: security challenges in cognitive system designs and their solutions.", ["Beiye Liu", "Chunpeng Wu", "Hai Li", "Yiran Chen", "Qing Wu", "Mark Barnell", "Qinru Qiu"], "https://doi.org/10.1145/2744769.2747915", 0], ["Design and verification for transportation system security.", ["Bowen Zheng", "Wenchao Li", "Peng Deng", "Leonard Gerard", "Qi Zhu", "Natarajan Shankar"], "https://doi.org/10.1145/2744769.2747920", 0], ["Impact assessment of net metering on smart home cyberattack detection.", ["Yang Liu", "Shiyan Hu", "Jie Wu", "Yiyu Shi", "Yier Jin", "Yu Hu", "Xiaowei Li"], "https://doi.org/10.1145/2744769.2747930", 0], ["Ensuring functional safety compliance for ISO 26262.", ["Adam D. Sherer", "John Rose", "Riccardo Oddone"], "https://doi.org/10.1145/2744769.2747924", 0], ["Automating design-space exploration: optimal deployment of automotive SW-components in an ISO26262 context.", ["Bernhard Schatz", "Sebastian Voss", "Sergey Zverlov"], "https://doi.org/10.1145/2744769.2747912", 0], ["Energy-efficient non-volatile TCAM search engine design using priority-decision in memory technology for DPI.", ["Hsiang-Jen Tsai", "Keng-Hao Yang", "Yin-Chi Peng", "Chien-Chen Lin", "Ya-Han Tsao", "Meng-Fan Chang", "Tien-Fu Chen"], "https://doi.org/10.1145/2744769.2744836", 0], ["EnAAM: energy-efficient anti-aging for on-chip video memories.", ["Muhammad Shafique", "Muhammad Usman Karim Khan", "Adnan Orcun Tufek", "Jorg Henkel"], "https://doi.org/10.1145/2744769.2744834", 0], ["Mitigating the impact of faults in unreliable memories for error-resilient applications.", ["Shrikanth Ganapathy", "Georgios Karakonstantis", "Adam Teman", "Andreas Burg"], "https://doi.org/10.1145/2744769.2744871", 0], ["A STT-RAM-based low-power hybrid register file for GPGPUs.", ["Gushu Li", "Xiaoming Chen", "Guangyu Sun", "Henry Hoffmann", "Yongpan Liu", "Yu Wang", "Huazhong Yang"], "https://doi.org/10.1145/2744769.2744785", 0], ["Joint precision optimization and high level synthesis for approximate computing.", ["Chaofan Li", "Wei Luo", "Sachin S. Sapatnekar", "Jiang Hu"], "https://doi.org/10.1145/2744769.2744863", 0], ["b-HiVE: a bit-level history-based error model with value correlation for voltage-scaled integer and floating point units.", ["G. Tziantzioulis", "A. M. Gok", "S. M. Faisal", "Nikolaos Hardavellas", "Seda Ogrenci Memik", "Srinivasan Parthasarathy"], "https://doi.org/10.1145/2744769.2744805", 0], ["\u03a3VP: host-GPU multiplexing for efficient simulation of multiple embedded GPUs on virtual platforms.", ["YoungHoon Jung", "Luca P. Carloni"], "https://doi.org/10.1145/2744769.2744913", 0], ["HARS: a heterogeneity-aware runtime system for self-adaptive multithreaded applications.", ["Jaeyoung Yun", "Jinsu Park", "Woongki Baek"], "https://doi.org/10.1145/2744769.2744848", 0], ["Accelerating real-time embedded scene labeling with convolutional networks.", ["Lukas Cavigelli", "Michele Magno", "Luca Benini"], "https://doi.org/10.1145/2744769.2744788", 0], ["SmartBalance: a sensing-driven linux load balancer for energy efficiency of heterogeneous MPSoCs.", ["Santanu Sarma", "Tiago Muck", "Luis Angel D. Bathen", "Nikil D. Dutt", "Alexandru Nicolau"], "https://doi.org/10.1145/2744769.2744911", 0], ["Optimizing stream program performance on CGRA-based systems.", ["Hongsik Lee", "Dong Nguyen", "Jongeun Lee"], "https://doi.org/10.1145/2744769.2744884", 0], ["Detecting hardware trojans using backside optical imaging of embedded watermarks.", ["Boyou Zhou", "Ronen Adato", "Mahmoud Zangeneh", "Tianyu Yang", "Aydan Uyar", "Bennett B. Goldberg", "M. Selim Unlu", "Ajay Joshi"], "https://doi.org/10.1145/2744769.2744822", 0], ["Detecting malicious modifications of data in third-party intellectual property cores.", ["Jeyavijayan Rajendran", "Vivekananda Vedula", "Ramesh Karri"], "https://doi.org/10.1145/2744769.2744823", 0], ["A practical circuit fingerprinting method utilizing observability don't care conditions.", ["Carson Dunbar", "Gang Qu"], "https://doi.org/10.1145/2744769.2744780", 0], ["Investigation of obfuscation-based anti-reverse engineering for printed circuit boards.", ["Zimu Guo", "Mark Tehranipoor", "Domenic Forte", "Jia Di"], "https://doi.org/10.1145/2744769.2744862", 0], ["Leveraging on-chip voltage regulators as a countermeasure against side-channel attacks.", ["Weize Yu", "Orhun Aras Uzun", "Selcuk Kose"], "https://doi.org/10.1145/2744769.2744866", 0], ["Highly efficient entropy extraction for true random number generators on FPGAs.", ["Vladimir Rozic", "Bohan Yang", "Wim Dehaene", "Ingrid Verbauwhede"], "https://doi.org/10.1145/2744769.2744852", 0], ["Design & verification of automotive SoC firmware.", ["Veit B. Kleeberger", "Stefan Rutkowski", "Ruth Coppens"], "https://doi.org/10.1145/2744769.2747918", 0], ["Model-based testing of automotive software: some challenges and solutions.", ["Alexandre Petrenko", "Omer Nguena-Timo", "S. Ramesh"], "https://doi.org/10.1145/2744769.2747935", 0], ["New trends in dark silicon.", ["Jorg Henkel", "Heba Khdr", "Santiago Pagani", "Muhammad Shafique"], "https://doi.org/10.1145/2744769.2747938", 0], ["Approximate computing and the quest for computing efficiency.", ["Swagath Venkataramani", "Srimat T. Chakradhar", "Kaushik Roy", "Anand Raghunathan"], "https://doi.org/10.1145/2744769.2751163", 0], ["Core vs. uncore: the heart of darkness.", ["Hsiang-Yun Cheng", "Jia Zhan", "Jishen Zhao", "Yuan Xie", "Jack Sampson", "Mary Jane Irwin"], "https://doi.org/10.1145/2744769.2747916", 0], ["A generic representation of CCSL time constraints for UML/MARTE models.", ["Judith Peters", "Robert Wille", "Nils Przigoda", "Ulrich Kuhne", "Rolf Drechsler"], "https://doi.org/10.1145/2744769.2744775", 0], ["Improving worst-case cache performance through selective bypassing and register-indexed cache.", ["Mohamed Ismail", "Daniel Lo", "G. Edward Suh"], "https://doi.org/10.1145/2744769.2744855", 0], ["PACO: fast average-performance estimation for time-randomized caches.", ["Suzana Milutinovic", "Eduardo Quinones", "Jaume Abella", "Francisco J. Cazorla"], "https://doi.org/10.1145/2744769.2744886", 0], ["Increasing confidence on measurement-based contention bounds for real-time round-robin buses.", ["Gabriel Fernandez", "Javier Jalle", "Jaume Abella", "Eduardo Quinones", "Tullio Vardanega", "Francisco J. Cazorla"], "https://doi.org/10.1145/2744769.2744858", 0], ["Deadline-aware task scheduling for solar-powered nonvolatile sensor nodes with global energy migration.", ["Daming Zhang", "Yongpan Liu", "Xiao Sheng", "Jinyang Li", "Tongda Wu", "Chun Jason Xue", "Huazhong Yang"], "https://doi.org/10.1145/2744769.2744815", 0], ["Efficient design space exploration of embedded platforms.", ["Martin Lukasiewycz", "Florian Sagstetter", "Sebastian Steinhorst"], "https://doi.org/10.1145/2744769.2744829", 0], ["One-pass logic synthesis for graphene-based Pass-XNOR logic circuits.", ["Valerio Tenace", "Andrea Calimera", "Enrico Macii", "Massimo Poncino"], "https://doi.org/10.1145/2744769.2744880", 0], ["OSFA: a new paradigm of gate-sizing for power/performance optimizations under multiple operating conditions.", ["Subhendu Roy", "Derong Liu", "Junhyung Um", "David Z. Pan"], "https://doi.org/10.1145/2744769.2744885", 0], ["Scalable sequence-constrained retention register minimization in power gating design.", ["Ting-Wei Chiang", "Kai-Hui Chang", "Yen-Ting Liu", "Jie-Hong R. Jiang"], "https://doi.org/10.1145/2744769.2744905", 0], ["Equivalence among stochastic logic circuits and its application.", ["Te-Hsuan Chen", "John P. Hayes"], "https://doi.org/10.1145/2744769.2744837", 0], ["Randomness meets feedback: stochastic implementation of logistic map dynamical system.", ["Zhiheng Wang", "Naman Saraf", "Kia Bazargan", "Arnd Scheel"], "https://doi.org/10.1145/2744769.2744898", 0], ["A cross-layer design exploration of charge-recycled power-delivery in many-layer 3d-IC.", ["Runjie Zhang", "Kaushik Mazumdar", "Brett H. Meyer", "Ke Wang", "Kevin Skadron", "Mircea R. Stan"], "https://doi.org/10.1145/2744769.2744774", 0], ["Optimal control of PEVs for energy cost minimization and frequency regulation in the smart grid accounting for battery state-of-health degradation.", ["Tiansong Cui", "Yanzhi Wang", "Shuang Chen", "Qi Zhu", "Shahin Nazarian", "Massoud Pedram"], "https://doi.org/10.1145/2744769.2744882", 0], ["Evaluating battery aging on mobile devices.", ["Jaeseong Lee", "Yohan Chon", "Hojung Cha"], "https://doi.org/10.1145/2744769.2744838", 0], ["Design for low test pattern counts.", ["Haluk Konuk", "Elham K. Moghaddam", "Nilanjan Mukherjee", "Janusz Rajski", "Deepak Solanki", "Jerzy Tyszer", "Justyna Zawada"], "https://doi.org/10.1145/2744769.2744817", 0], ["Generation of close-to-functional broadside tests with equal primary input vectors.", ["Irith Pomeranz"], "https://doi.org/10.1145/2744769.2744844", 0], ["Nanowire-aware routing considering high cut mask complexity.", ["Yu-Hsuan Su", "Yao-Wen Chang"], "https://doi.org/10.1145/2744769.2744874", 0], ["Optimizing data placement for reducing shift operations on domain wall memories.", ["Xianzhang Chen", "Edwin Hsing-Mean Sha", "Qingfeng Zhuge", "Penglin Dai", "Weiwen Jiang"], "https://doi.org/10.1145/2744769.2744883", 0], ["A SPICE model of flexible transition metal dichalcogenide field-effect transistors.", ["Ying-Yu Chen", "Zelei Sun", "Deming Chen"], "https://doi.org/10.1145/2744769.2744782", 0], ["Reliability-aware synthesis for flow-based microfluidic biochips by dynamic-device mapping.", ["Tsun-Ming Tseng", "Bing Li", "Tsung-Yi Ho", "Ulf Schlichtmann"], "https://doi.org/10.1145/2744769.2744899", 0], ["PACOR: practical control-layer routing flow with length-matching constraint for flow-based microfluidic biochips.", ["Hailong Yao", "Tsung-Yi Ho", "Yici Cai"], "https://doi.org/10.1145/2744769.2744887", 0], ["Monolayer transition metal dichalcogenide and black phosphorus transistors for low power robust SRAM design.", ["Joydeep Rakshit", "Runlai Wan", "Kai Tak Lam", "Jing Guo", "Kartik Mohanram"], "https://doi.org/10.1145/2744769.2744872", 0], ["SoC security architecture: current practices and emerging needs.", ["Eric Peeters"], "https://doi.org/10.1145/2744769.2747943", 0], ["Pre-silicon security verification and validation: a formal perspective.", ["Xiaolong Guo", "Raj Gautam Dutta", "Yier Jin", "Farimah Farahmandi", "Prabhat Mishra"], "https://doi.org/10.1145/2744769.2747939", 0], ["Correctness and security at odds: post-silicon validation of modern SoC designs.", ["Sandip Ray", "Jin Yang", "Abhishek Basak", "Swarup Bhunia"], "https://doi.org/10.1145/2744769.2754896", 0], ["Joint automatic control of the powertrain and auxiliary systems to enhance the electromobility in hybrid electric vehicles.", ["Yanzhi Wang", "Xue Lin", "Massoud Pedram", "Naehyuck Chang"], "https://doi.org/10.1145/2744769.2747933", 0], ["Formal methods for semi-autonomous driving.", ["Sanjit A. Seshia", "Dorsa Sadigh", "S. Shankar Sastry"], "https://doi.org/10.1145/2744769.2747927", 0], ["Integrated power management in IoT devices under wide dynamic ranges of operation.", ["Samantak Gangopadhyay", "Saad Bin Nasir", "Arijit Raychowdhury"], "https://doi.org/10.1145/2744769.2747931", 0], ["Ambient energy harvesting nonvolatile processors: from circuit to system.", ["Yongpan Liu", "Zewei Li", "Hehe Li", "Yiqun Wang", "Xueqing Li", "Kaisheng Ma", "Shuangchen Li", "Meng-Fan Chang", "John Sampson", "Yuan Xie", "Jiwu Shu", "Huazhong Yang"], "https://doi.org/10.1145/2744769.2747910", 0], ["ElasticCore: enabling dynamic heterogeneity with joint core and voltage/frequency scaling.", ["Mohammad Khavari Tavana", "Mohammad Hossein Hajkazemi", "Divya Pathak", "Ioannis Savidis", "Houman Homayoun"], "https://doi.org/10.1145/2744769.2744833", 0], ["Task scheduling strategies to mitigate hardware variability in embedded shared memory clusters.", ["Abbas Rahimi", "Daniele Cesarini", "Andrea Marongiu", "Rajesh K. Gupta", "Luca Benini"], "https://doi.org/10.1145/2744769.2744915", 0], ["Including variability of physical models into the design automation of cyber-physical systems.", ["Hamid Mirzaei Buini", "Steffen Peter", "Tony Givargis"], "https://doi.org/10.1145/2744769.2744857", 0], ["PASS: priority assignment of real-time tasks with dynamic suspending behavior under fixed-priority scheduling.", ["Wen-Hung Huang", "Jian-Jia Chen", "Husheng Zhou", "Cong Liu"], "https://doi.org/10.1145/2744769.2744891", 0], ["Resource usage templates and signatures for COTS multicore processors.", ["Gabriel Fernandez", "Javier Jalle", "Jaume Abella", "Eduardo Quinones", "Tullio Vardanega", "Francisco J. Cazorla"], "https://doi.org/10.1145/2744769.2744901", 0], ["Dynamically adaptive scrubbing mechanism for improved reliability in reconfigurable embedded systems.", ["Rui Santos", "Shyamsundar Venkataraman", "Akash Kumar"], "https://doi.org/10.1145/2744769.2744827", 0], ["Area-efficient pipelining for FPGA-targeted high-level synthesis.", ["Ritchie Zhao", "Mingxing Tan", "Steve Dai", "Zhiru Zhang"], "https://doi.org/10.1145/2744769.2744801", 0], ["CMOST: a system-level FPGA compilation framework.", ["Peng Zhang", "Muhuan Huang", "Bingjun Xiao", "Hui Huang", "Jason Cong"], "https://doi.org/10.1145/2744769.2744807", 0], ["Avoiding transitional effects in dynamic circuit specialisation on FPGAs.", ["Karel Heyse", "Dirk Stroobandt"], "https://doi.org/10.1145/2744769.2744802", 0], ["Efficient memory partitioning for parallel data access in multidimensional arrays.", ["Chenyue Meng", "Shouyi Yin", "Peng Ouyang", "Leibo Liu", "Shaojun Wei"], "https://doi.org/10.1145/2744769.2744831", 0], ["High-level synthesis of error detecting cores through low-cost modulo-3 shadow datapaths.", ["Keith A. Campbell", "Pranay Vissa", "David Z. Pan", "Deming Chen"], "https://doi.org/10.1145/2744769.2744851", 0], ["Physically aware high level synthesis design flow.", ["Masato Tatsuoka", "Ryosuke Watanabe", "Tatsushi Otsuka", "Takashi Hasegawa", "Qiang Zhu", "Ryosuke Okamura", "Xingri Li", "Tsuyoshi Takabatake"], "https://doi.org/10.1145/2744769.2744893", 0], ["An algorithmic framework for efficient large-scale circuit simulation using exponential integrators.", ["Hao Zhuang", "Wenjian Yu", "Ilgweon Kang", "Xinan Wang", "Chung-Kuan Cheng"], "https://doi.org/10.1145/2744769.2744793", 0], ["Variation aware cross-talk aggressor alignment by mixed integer linear programming.", ["Vladimir Zolotov", "Peter Feldmann"], "https://doi.org/10.1145/2744769.2744924", 0], ["TA-FTA: transition-aware functional timing analysis with a four-valued encoding.", ["Jasper C. C. Chang", "Ryan H.-M. Huang", "Louis Y.-Z. Lin", "Charles H.-P. Wen"], "https://doi.org/10.1145/2744769.2744914", 0], ["An efficient algorithm for statistical timing yield optimization.", ["S. Ramprasath", "Vinita Vasudevan"], "https://doi.org/10.1145/2744769.2744796", 0], ["Criticality-dependency-aware timing characterization and analysis.", ["Yu-Ming Yang", "King Ho Tam", "Iris Hui-Ru Jiang"], "https://doi.org/10.1145/2744769.2744812", 0], ["A timing graph based approach to mode merging.", ["Subramanyam Sripada", "Murthy Palla"], "https://doi.org/10.1145/2744769.2744787", 0], ["Efficient multivariate moment estimation via Bayesian model fusion for analog and mixed-signal circuits.", ["Qicheng Huang", "Chenlei Fang", "Fan Yang", "Xuan Zeng", "Xin Li"], "https://doi.org/10.1145/2744769.2744832", 0], ["mTunes: efficient post-silicon tuning of mixed-signal/RF integrated circuits based on Markov decision process.", ["Manzil Zaheer", "Fa Wang", "Chenjie Gu", "Xin Li"], "https://doi.org/10.1145/2744769.2744873", 0], ["Towards enhancing analog circuits sizing using SMT-based techniques.", ["Ons Lahiouel", "Mohamed H. Zaki", "Sofiene Tahar"], "https://doi.org/10.1145/2744769.2744919", 0], ["Verifying inevitability of phase-locking in a charge pump phase lock loop using sum of squares programming.", ["Hafiz ul Asad", "Kevin D. Jones"], "https://doi.org/10.1145/2744769.2744926", 0], ["Adaptive compressed sensing architecture in wireless brain-computer interface.", ["Aosen Wang", "Zhanpeng Jin", "Chen Song", "Wenyao Xu"], "https://doi.org/10.1145/2744769.2744792", 0], ["A low power unsupervised spike sorting accelerator insensitive to clustering initialization in sub-optimal feature space.", ["Zhewei Jiang", "Qi Wang", "Mingoo Seok"], "https://doi.org/10.1145/2744769.2744779", 0], ["The SIMON and SPECK lightweight block ciphers.", ["Ray Beaulieu", "Douglas Shors", "Jason Smith", "Stefan Treatman-Clark", "Bryan Weeks", "Louis Wingers"], "https://doi.org/10.1145/2744769.2747946", 0], ["EM attack sensor: concept, circuit, and design-automation methodology.", ["Noriyuki Miura", "Daisuke Fujimoto", "Makoto Nagata", "Naofumi Homma", "Yu-ichi Hayashi", "Takafumi Aoki"], "https://doi.org/10.1145/2744769.2747923", 0], ["Design and integration challenges of building security hardware IP.", ["Megan Wachs", "Daniel Ip"], "https://doi.org/10.1145/2744769.2747919", 0], ["Achieving power and reliability sign-off for automotive semiconductor designs.", ["Ajay Kashyap", "Soenke Grimpen", "Shyam Sundaramoorthy"], "https://doi.org/10.1145/2744769.2747909", 0], ["Thermal constrained resource management for mixed ILP-TLP workloads in dark silicon chips.", ["Heba Khdr", "Santiago Pagani", "Muhammad Shafique", "Jorg Henkel"], "https://doi.org/10.1145/2744769.2744916", 0], ["Hayat: harnessing dark silicon and variability for aging deceleration and balancing.", ["Dennis Gnad", "Muhammad Shafique", "Florian Kriebel", "Semeen Rehman", "Duo Sun", "Jorg Henkel"], "https://doi.org/10.1145/2744769.2744849", 0], ["Network footprint reduction through data access and computation placement in NoC-based manycores.", ["Jun Liu", "Jagadish Kotra", "Wei Ding", "Mahmut T. Kandemir"], "https://doi.org/10.1145/2744769.2744876", 0], ["Designing time partitions for real-time hypervisor with sufficient temporal independence.", ["Matthias Beckert", "Rolf Ernst"], "https://doi.org/10.1145/2744769.2744820", 0], ["Compiler directed automatic stack trimming for efficient non-volatile processors.", ["Qingan Li", "Mengying Zhao", "Jingtong Hu", "Yongpan Liu", "Yanxiang He", "Chun Jason Xue"], "https://doi.org/10.1145/2744769.2744809", 0], ["Fixing the broken time machine: consistency-aware checkpointing for energy harvesting powered non-volatile processor.", ["Mimi Xie", "Mengying Zhao", "Chen Pan", "Jingtong Hu", "Yongpan Liu", "Chun Jason Xue"], "https://doi.org/10.1145/2744769.2744842", 0], ["Transient-simulation guided graph sparsification approach to scalable harmonic balance (HB) analysis of post-layout RF circuits leveraging heterogeneous CPU-GPU computing systems.", ["Lengfei Han", "Zhuo Feng"], "https://doi.org/10.1145/2744769.2744920", 0], ["Parallel circuit simulation using the direct method on a heterogeneous cloud.", ["Ahmed E. Helal", "Amr M. Bayoumi", "Yasser Y. Hanafy"], "https://doi.org/10.1145/2744769.2744888", 0], ["An efficient algorithm for frequency-weighted balanced truncation of VLSI interconnects in descriptor form.", ["Vinita Vasudevan", "M. Ramakrishna"], "https://doi.org/10.1145/2744769.2744770", 0], ["Design tools for oscillator-based computing systems.", ["Tianshi Wang", "Jaijeet Roychowdhury"], "https://doi.org/10.1145/2744769.2744818", 0], ["Layout-dependent-effects-aware analytical analog placement.", ["Hung-Chih Ou", "Kai-Han Tseng", "Jhao-Yan Liu", "I-Peng Wu", "Yao-Wen Chang"], "https://doi.org/10.1145/2744769.2744865", 0], ["Cutting structure-aware analog placement based on self-aligned double patterning with e-beam lithography.", ["Hung-Chih Ou", "Kai-Han Tseng", "Yao-Wen Chang"], "https://doi.org/10.1145/2744769.2744813", 0], ["To collect or not to collect: just-in-time garbage collection for high-performance SSDs with long lifetimes.", ["Sangwook Shane Hahn", "Jihong Kim", "Sungjin Lee"], "https://doi.org/10.1145/2744769.2744918", 0], ["Achieving SLC performance with MLC flash memory.", ["Yu-Ming Chang", "Yuan-Hao Chang", "Tei-Wei Kuo", "Yung-Chun Li", "Hsiang-Pang Li"], "https://doi.org/10.1145/2744769.2744790", 0], ["Virtual flash chips: rethinking the layer design of flash devices to improve data recoverability.", ["Ming-Chang Yang", "Yuan-Hao Chang", "Tei-Wei Kuo"], "https://doi.org/10.1145/2744769.2744929", 0], ["FlexLevel: a novel NAND flash storage system design for LDPC latency reduction.", ["Jie Guo", "Wujie Wen", "Jingtong Hu", "Danghui Wang", "Hai Li", "Yiran Chen"], "https://doi.org/10.1145/2744769.2744843", 0], ["Approximate storage for energy efficient spintronic memories.", ["Ashish Ranjan", "Swagath Venkataramani", "Xuanyao Fong", "Kaushik Roy", "Anand Raghunathan"], "https://doi.org/10.1145/2744769.2744799", 0], ["A synthesis methodology for application-specific logic-in-memory designs.", ["H. Ekin Sumbul", "Kaushik Vaidyanathan", "Qiuling Zhu", "Franz Franchetti", "Larry T. Pileggi"], "https://doi.org/10.1145/2744769.2744786", 0], ["Pushing multiple patterning in sub-10nm: are we ready?", ["David Z. Pan", "Lars Liebmann", "Bei Yu", "Xiaoqing Xu", "Yibo Lin"], "https://doi.org/10.1145/2744769.2747940", 0], ["EUV and e-beam manufacturability: challenges and solutions.", ["Yao-Wen Chang", "Ru-Gun Liu", "Shao-Yun Fang"], "https://doi.org/10.1145/2744769.2747925", 0], ["Layout optimization and template pattern verification for directed self-assembly (DSA).", ["Zigang Xiao", "Daifeng Guo", "Martin D. F. Wong", "He Yi", "Maryann C. Tung", "H.-S. Philip Wong"], "https://doi.org/10.1145/2744769.2747934", 0], ["Virtual to the (near) end: using virtual platforms for continuous integration.", ["Jakob Engblom"], "https://doi.org/10.1145/2744769.2747948", 0], ["Power-Performance Modelling of Mobile Gaming Workloads on Heterogeneous MPSoCs.", ["Anuj Pathania", "Alexandru Eugen Irimiea", "Alok Prakash", "Tulika Mitra"], "https://dl.acm.org/citation.cfm?id=2744894", 0], ["An Analysis of Accelerator Coupling in Heterogeneous Architectures.", ["Emilio G. Cota", "Paolo Mantovani", "Giuseppe Di Guglielmo", "Luca P. Carloni"], "https://dl.acm.org/citation.cfm?id=2744794", 0], ["A Lightweight Early Arbitration Method for Low-Latency Asynchronous 2D-Mesh NoC's.", ["Weiwei Jiang", "Kshitij Bhardwaj", "Geoffray Lacourba", "Steven M. Nowick"], "https://dl.acm.org/citation.cfm?id=2744777", 0]]