$date
	Sat Oct 22 19:58:04 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#759924
b110 !
1"
#759926
b110 &
b110 %
1$
#759927
0"
#759930
b11 &
b11 %
#759934
b1010 &
b1010 %
#759938
b101 &
b101 %
#759942
b10000 &
b10000 %
#759946
b1000 &
b1000 %
#759950
b100 &
b100 %
#759954
b10 &
b10 %
#759958
b1 &
1#
b1 %
#759962
b0 &
b0 %
0#
0$
#1817633
b1010 !
1"
#1817634
b1010 &
b1010 %
1$
#1817635
0"
#1817638
b101 &
b101 %
#1817642
b10000 &
b10000 %
#1817646
b1000 &
b1000 %
#1817650
b100 &
b100 %
#1817654
b10 &
b10 %
#1817658
b1 &
b1 %
1#
#1817662
b0 &
0#
b0 %
0$
#2789181
b10100 !
1"
#2789182
b10100 &
b10100 %
1$
#2789183
0"
#2789186
b1010 &
b1010 %
#2789190
b101 &
b101 %
#2789194
b10000 &
b10000 %
#2789198
b1000 &
b1000 %
#2789202
b100 &
b100 %
#2789206
b10 &
b10 %
#2789210
b1 &
b1 %
1#
#2789214
b0 &
0#
b0 %
0$
#4500012
