/* Generated by Yosys 0.8 (git sha1 UNKNOWN, clang 9.0.0 -fPIC -Os) */

module riscv_core(clk_i, rst_i, mem_d_data_rd_i, mem_d_accept_i, mem_d_ack_i, mem_d_error_i, mem_d_resp_tag_i, mem_i_accept_i, mem_i_valid_i, mem_i_error_i, mem_i_inst_i, intr_i, reset_vector_i, cpu_id_i, mem_d_addr_o, mem_d_data_wr_o, mem_d_rd_o, mem_d_wr_o, mem_d_cacheable_o, mem_d_req_tag_o, mem_d_invalidate_o, mem_d_writeback_o, mem_d_flush_o, mem_i_rd_o, mem_i_flush_o, mem_i_invalidate_o, mem_i_pc_o);
  wire _0000_;
  wire _0001_;
  wire _0002_;
  wire _0003_;
  wire _0004_;
  wire _0005_;
  wire _0006_;
  wire _0007_;
  wire _0008_;
  wire _0009_;
  wire _0010_;
  wire _0011_;
  wire [35:0] _0012_;
  wire [35:0] _0013_;
  wire [35:0] _0014_;
  wire [35:0] _0015_;
  wire [35:0] _0016_;
  wire [35:0] _0017_;
  wire _0018_;
  wire [31:0] _0019_;
  wire [31:0] _0020_;
  wire [5:0] _0021_;
  wire _0022_;
  wire [31:0] _0023_;
  wire _0024_;
  wire _0025_;
  wire _0026_;
  wire [5:0] _0027_;
  wire [31:0] _0028_;
  wire [31:0] _0029_;
  wire [31:0] _0030_;
  wire [31:0] _0031_;
  wire [31:0] _0032_;
  wire _0033_;
  wire _0034_;
  wire _0035_;
  wire _0036_;
  wire _0037_;
  wire _0038_;
  wire _0039_;
  wire _0040_;
  wire _0041_;
  wire _0042_;
  wire _0043_;
  wire _0044_;
  wire _0045_;
  wire _0046_;
  wire _0047_;
  wire _0048_;
  wire _0049_;
  wire _0050_;
  wire _0051_;
  wire _0052_;
  wire [31:0] _0053_;
  wire _0054_;
  wire _0055_;
  wire _0056_;
  wire _0057_;
  wire _0058_;
  wire _0059_;
  wire _0060_;
  wire _0061_;
  wire [31:0] _0062_;
  wire [31:0] _0063_;
  wire _0064_;
  wire [5:0] _0065_;
  wire [5:0] _0066_;
  wire [5:0] _0067_;
  wire [5:0] _0068_;
  wire [5:0] _0069_;
  wire [5:0] _0070_;
  wire [31:0] _0071_;
  wire [31:0] _0072_;
  wire [31:0] _0073_;
  wire [31:0] _0074_;
  wire [31:0] _0075_;
  wire [31:0] _0076_;
  wire _0077_;
  wire _0078_;
  wire [31:0] _0079_;
  wire [31:0] _0080_;
  wire [31:0] _0081_;
  wire [31:0] _0082_;
  wire [31:0] _0083_;
  wire [31:0] _0084_;
  wire _0085_;
  wire [31:0] _0086_;
  wire _0087_;
  wire [31:0] _0088_;
  wire [31:0] _0089_;
  wire [31:0] _0090_;
  wire [31:0] _0091_;
  wire [1:0] _0092_;
  wire _0093_;
  wire [1:0] _0094_;
  wire [1:0] _0095_;
  wire [31:0] _0096_;
  wire [31:0] _0097_;
  wire [31:0] _0098_;
  wire _0099_;
  wire _0100_;
  wire [31:0] _0101_;
  wire [31:0] _0102_;
  wire [31:0] _0103_;
  wire [31:0] _0104_;
  wire [31:0] _0105_;
  wire [31:0] _0106_;
  wire _0107_;
  wire [31:0] _0108_;
  wire [31:0] _0109_;
  wire [31:0] _0110_;
  wire _0111_;
  wire [31:0] _0112_;
  wire [31:0] _0113_;
  wire [31:0] _0114_;
  wire [31:0] _0115_;
  wire _0116_;
  wire [31:0] _0117_;
  wire [31:0] _0118_;
  wire _0119_;
  wire [31:0] _0120_;
  wire [31:0] _0121_;
  wire [31:0] _0122_;
  wire _0123_;
  wire _0124_;
  wire [31:0] _0125_;
  wire [31:0] _0126_;
  wire [31:0] _0127_;
  wire _0128_;
  wire [31:0] _0129_;
  wire _0130_;
  wire [31:0] _0131_;
  wire [31:0] _0132_;
  wire [31:0] _0133_;
  wire [31:0] _0134_;
  wire _0135_;
  wire [31:0] _0136_;
  wire [31:0] _0137_;
  wire [1:0] _0138_;
  wire _0139_;
  wire [31:0] _0140_;
  wire [31:0] _0141_;
  wire [31:0] _0142_;
  wire [31:0] _0143_;
  wire [1:0] _0144_;
  wire [31:0] _0145_;
  wire _0146_;
  wire [31:0] _0147_;
  wire [31:0] _0148_;
  wire _0149_;
  wire _0150_;
  wire [31:0] _0151_;
  wire _0152_;
  wire [31:0] _0153_;
  wire [31:0] _0154_;
  wire [31:0] _0155_;
  wire [31:0] _0156_;
  wire [31:0] _0157_;
  wire [31:0] _0158_;
  wire [31:0] _0159_;
  wire [31:0] _0160_;
  wire [31:0] _0161_;
  wire [5:0] _0162_;
  wire [31:0] _0163_;
  wire [31:0] _0164_;
  wire [31:0] _0165_;
  wire [31:0] _0166_;
  wire [31:0] _0167_;
  wire [31:0] _0168_;
  wire [31:0] _0169_;
  wire [31:0] _0170_;
  wire _0171_;
  wire _0172_;
  wire _0173_;
  wire _0174_;
  wire _0175_;
  wire _0176_;
  wire _0177_;
  wire _0178_;
  wire _0179_;
  wire _0180_;
  wire _0181_;
  wire _0182_;
  wire _0183_;
  wire _0184_;
  wire _0185_;
  wire _0186_;
  wire _0187_;
  wire _0188_;
  wire _0189_;
  wire _0190_;
  wire _0191_;
  wire _0192_;
  wire _0193_;
  wire _0194_;
  wire _0195_;
  wire [31:0] _0196_;
  wire [31:0] _0197_;
  wire [31:0] _0198_;
  wire _0199_;
  wire _0200_;
  wire [6:0] _0201_;
  wire _0202_;
  wire [2:0] _0203_;
  wire _0204_;
  wire _0205_;
  wire _0206_;
  wire _0207_;
  wire [1:0] _0208_;
  wire _0209_;
  wire _0210_;
  wire _0211_;
  wire _0212_;
  wire _0213_;
  wire _0214_;
  wire _0215_;
  wire _0216_;
  wire _0217_;
  wire _0218_;
  wire [1:0] _0219_;
  wire _0220_;
  wire _0221_;
  wire _0222_;
  wire _0223_;
  wire _0224_;
  wire _0225_;
  wire _0226_;
  wire _0227_;
  wire _0228_;
  wire _0229_;
  wire [31:0] _0230_;
  wire [31:0] _0231_;
  wire [31:0] _0232_;
  wire [31:0] _0233_;
  wire [31:0] _0234_;
  wire [31:0] _0235_;
  wire [31:0] _0236_;
  wire [31:0] _0237_;
  wire [31:0] _0238_;
  wire [31:0] _0239_;
  wire _0240_;
  wire _0241_;
  wire _0242_;
  wire _0243_;
  wire _0244_;
  wire _0245_;
  wire _0246_;
  wire _0247_;
  wire _0248_;
  wire _0249_;
  wire _0250_;
  wire _0251_;
  wire _0252_;
  wire _0253_;
  wire _0254_;
  wire _0255_;
  wire _0256_;
  wire _0257_;
  wire _0258_;
  wire _0259_;
  wire _0260_;
  wire _0261_;
  wire _0262_;
  wire _0263_;
  wire _0264_;
  wire _0265_;
  wire _0266_;
  wire _0267_;
  wire _0268_;
  wire _0269_;
  wire _0270_;
  wire _0271_;
  wire _0272_;
  wire _0273_;
  wire _0274_;
  wire _0275_;
  wire _0276_;
  wire _0277_;
  wire _0278_;
  wire _0279_;
  wire _0280_;
  wire _0281_;
  wire _0282_;
  wire _0283_;
  wire _0284_;
  wire _0285_;
  wire _0286_;
  wire _0287_;
  wire _0288_;
  wire _0289_;
  wire _0290_;
  wire _0291_;
  wire _0292_;
  wire _0293_;
  wire _0294_;
  wire _0295_;
  wire _0296_;
  wire _0297_;
  wire _0298_;
  wire _0299_;
  wire _0300_;
  wire _0301_;
  wire _0302_;
  wire _0303_;
  wire _0304_;
  wire _0305_;
  wire _0306_;
  wire _0307_;
  wire _0308_;
  wire _0309_;
  wire _0310_;
  wire _0311_;
  wire _0312_;
  wire _0313_;
  wire _0314_;
  wire _0315_;
  wire _0316_;
  wire _0317_;
  wire _0318_;
  wire _0319_;
  wire _0320_;
  wire _0321_;
  wire _0322_;
  wire _0323_;
  wire _0324_;
  wire _0325_;
  wire _0326_;
  wire _0327_;
  wire _0328_;
  wire _0329_;
  wire _0330_;
  wire _0331_;
  wire _0332_;
  wire _0333_;
  wire _0334_;
  wire _0335_;
  wire _0336_;
  wire _0337_;
  wire _0338_;
  wire _0339_;
  wire _0340_;
  wire _0341_;
  wire _0342_;
  wire _0343_;
  wire _0344_;
  wire _0345_;
  wire _0346_;
  wire _0347_;
  wire _0348_;
  wire _0349_;
  wire _0350_;
  wire _0351_;
  wire _0352_;
  wire _0353_;
  wire _0354_;
  wire _0355_;
  wire _0356_;
  wire _0357_;
  wire _0358_;
  wire _0359_;
  wire _0360_;
  wire _0361_;
  wire _0362_;
  wire _0363_;
  wire _0364_;
  wire _0365_;
  wire _0366_;
  wire _0367_;
  wire _0368_;
  wire _0369_;
  wire _0370_;
  wire _0371_;
  wire _0372_;
  wire _0373_;
  wire _0374_;
  wire _0375_;
  wire _0376_;
  wire _0377_;
  wire _0378_;
  wire _0379_;
  wire _0380_;
  wire _0381_;
  wire _0382_;
  wire _0383_;
  wire _0384_;
  wire _0385_;
  wire _0386_;
  wire _0387_;
  wire _0388_;
  wire _0389_;
  wire _0390_;
  wire _0391_;
  wire _0392_;
  wire _0393_;
  wire _0394_;
  wire _0395_;
  wire _0396_;
  wire _0397_;
  wire _0398_;
  wire _0399_;
  wire _0400_;
  wire _0401_;
  wire _0402_;
  wire _0403_;
  wire _0404_;
  wire _0405_;
  wire _0406_;
  wire _0407_;
  wire _0408_;
  wire _0409_;
  wire _0410_;
  wire _0411_;
  wire _0412_;
  wire _0413_;
  wire _0414_;
  wire _0415_;
  wire _0416_;
  wire _0417_;
  wire _0418_;
  wire _0419_;
  wire _0420_;
  wire _0421_;
  wire _0422_;
  wire _0423_;
  wire _0424_;
  wire _0425_;
  wire _0426_;
  wire _0427_;
  wire _0428_;
  wire _0429_;
  wire _0430_;
  wire _0431_;
  wire _0432_;
  wire _0433_;
  wire _0434_;
  wire _0435_;
  wire _0436_;
  wire _0437_;
  wire _0438_;
  wire [31:0] _0439_;
  wire [62:0] _0440_;
  wire _0441_;
  wire [31:0] _0442_;
  wire [31:0] _0443_;
  wire _0444_;
  wire [31:0] _0445_;
  wire [31:0] _0446_;
  wire _0447_;
  wire _0448_;
  wire _0449_;
  wire _0450_;
  wire _0451_;
  wire _0452_;
  wire _0453_;
  wire _0454_;
  wire _0455_;
  wire _0456_;
  wire _0457_;
  wire _0458_;
  wire _0459_;
  wire _0460_;
  wire [31:0] _0461_;
  wire [31:0] _0462_;
  wire [31:0] _0463_;
  wire [31:0] _0464_;
  wire [31:0] _0465_;
  wire [31:0] _0466_;
  wire _0467_;
  wire _0468_;
  wire _0469_;
  wire _0470_;
  wire [31:0] _0471_;
  wire [31:0] _0472_;
  wire [31:0] _0473_;
  wire [31:0] _0474_;
  wire [31:0] _0475_;
  wire [31:0] _0476_;
  wire [31:0] _0477_;
  wire [62:0] _0478_;
  wire [62:0] _0479_;
  wire [62:0] _0480_;
  wire [62:0] _0481_;
  wire [31:0] _0482_;
  wire [31:0] _0483_;
  wire [31:0] _0484_;
  wire [31:0] _0485_;
  wire [31:0] _0486_;
  wire _0487_;
  wire _0488_;
  wire [31:0] _0489_;
  wire [31:0] _0490_;
  wire [31:0] _0491_;
  wire [31:0] _0492_;
  wire [3:0] _0493_;
  wire [31:0] _0494_;
  wire [31:0] _0495_;
  wire [3:0] _0496_;
  wire [31:0] _0497_;
  wire [31:0] _0498_;
  wire [3:0] _0499_;
  wire [31:0] _0500_;
  wire [31:0] _0501_;
  wire [3:0] _0502_;
  wire [31:0] _0503_;
  wire [31:0] _0504_;
  wire [3:0] _0505_;
  wire [31:0] _0506_;
  wire [31:0] _0507_;
  wire [3:0] _0508_;
  wire [31:0] _0509_;
  wire [31:0] _0510_;
  wire [3:0] _0511_;
  wire [31:0] _0512_;
  wire [31:0] _0513_;
  wire [2:0] _0514_;
  wire [31:0] _0515_;
  wire [31:0] _0516_;
  wire [2:0] _0517_;
  wire [31:0] _0518_;
  wire [31:0] _0519_;
  wire [2:0] _0520_;
  wire [31:0] _0521_;
  wire [31:0] _0522_;
  wire [2:0] _0523_;
  wire [31:0] _0524_;
  wire [31:0] _0525_;
  wire [2:0] _0526_;
  wire [31:0] _0527_;
  wire [31:0] _0528_;
  wire [2:0] _0529_;
  wire [31:0] _0530_;
  wire [3:0] _0531_;
  wire [31:0] _0532_;
  wire [31:0] _0533_;
  wire _0534_;
  wire _0535_;
  wire [31:0] _0536_;
  wire [3:0] _0537_;
  wire [31:0] _0538_;
  wire [31:0] _0539_;
  wire _0540_;
  wire _0541_;
  wire [3:0] _0542_;
  wire [31:0] _0543_;
  wire [31:0] _0544_;
  wire _0545_;
  wire _0546_;
  wire [3:0] _0547_;
  wire [31:0] _0548_;
  wire [31:0] _0549_;
  wire _0550_;
  wire _0551_;
  wire _0552_;
  wire [3:0] _0553_;
  wire [31:0] _0554_;
  wire [31:0] _0555_;
  wire _0556_;
  wire _0557_;
  wire _0558_;
  wire [3:0] _0559_;
  wire [31:0] _0560_;
  wire [31:0] _0561_;
  wire _0562_;
  wire _0563_;
  wire [3:0] _0564_;
  wire [31:0] _0565_;
  wire [31:0] _0566_;
  wire _0567_;
  wire _0568_;
  wire [3:0] _0569_;
  wire [31:0] _0570_;
  wire [31:0] _0571_;
  wire [31:0] _0572_;
  wire [31:0] _0573_;
  wire [31:0] _0574_;
  wire [31:0] _0575_;
  wire [31:0] _0576_;
  wire [31:0] _0577_;
  wire [31:0] _0578_;
  wire _0579_;
  wire _0580_;
  wire _0581_;
  wire _0582_;
  wire _0583_;
  wire _0584_;
  wire _0585_;
  wire _0586_;
  wire _0587_;
  wire _0588_;
  wire _0589_;
  wire _0590_;
  wire _0591_;
  wire _0592_;
  wire _0593_;
  wire _0594_;
  wire _0595_;
  wire _0596_;
  wire _0597_;
  wire _0598_;
  wire _0599_;
  wire _0600_;
  wire _0601_;
  wire _0602_;
  wire _0603_;
  wire _0604_;
  wire _0605_;
  wire _0606_;
  wire _0607_;
  wire _0608_;
  wire _0609_;
  wire _0610_;
  wire _0611_;
  wire _0612_;
  wire _0613_;
  wire _0614_;
  wire _0615_;
  wire [31:0] _0616_;
  wire [31:0] _0617_;
  wire [31:0] _0618_;
  wire [31:0] _0619_;
  wire [31:0] _0620_;
  wire [31:0] _0621_;
  wire [31:0] _0622_;
  wire [31:0] _0623_;
  wire [31:0] _0624_;
  wire [31:0] _0625_;
  wire [31:0] _0626_;
  wire [31:0] _0627_;
  wire [15:0] _0628_;
  wire [31:0] _0629_;
  wire _0630_;
  wire [31:0] _0631_;
  wire [31:0] _0632_;
  wire [1:0] _0633_;
  wire [31:0] _0634_;
  wire _0635_;
  wire _0636_;
  wire _0637_;
  wire _0638_;
  wire [31:0] _0639_;
  wire _0640_;
  wire _0641_;
  wire _0642_;
  wire _0643_;
  wire _0644_;
  wire _0645_;
  wire _0646_;
  wire _0647_;
  wire _0648_;
  wire [31:0] _0649_;
  wire [31:0] _0650_;
  wire [31:0] _0651_;
  wire _0652_;
  wire _0653_;
  wire [31:0] _0654_;
  wire _0655_;
  wire _0656_;
  wire [31:0] _0657_;
  wire [31:0] _0658_;
  wire [65:0] _0659_;
  wire _0660_;
  wire [31:0] _0661_;
  wire _0662_;
  wire _0663_;
  wire _0664_;
  wire _0665_;
  wire _0666_;
  wire _0667_;
  wire _0668_;
  wire _0669_;
  wire _0670_;
  wire _0671_;
  wire _0672_;
  wire _0673_;
  wire _0674_;
  wire [65:0] _0675_;
  wire [31:0] _0676_;
  wire _0677_;
  wire _0678_;
  wire [31:0] _0679_;
  wire [31:0] _0680_;
  wire _0681_;
  wire _0682_;
  wire _0683_;
  wire [31:0] _0684_;
  wire [31:0] _0685_;
  wire _0686_;
  wire _0687_;
  wire _0688_;
  wire _0689_;
  wire [31:0] _0690_;
  wire [31:0] _0691_;
  wire [31:0] _0692_;
  wire [31:0] _0693_;
  wire [31:0] _0694_;
  wire _0695_;
  wire [31:0] _0696_;
  wire [31:0] _0697_;
  wire [31:0] _0698_;
  wire [31:0] _0699_;
  wire _0700_;
  wire _0701_;
  wire _0702_;
  wire _0703_;
  wire _0704_;
  wire _0705_;
  wire _0706_;
  wire _0707_;
  wire _0708_;
  wire _0709_;
  wire _0710_;
  wire _0711_;
  wire _0712_;
  wire _0713_;
  wire _0714_;
  wire _0715_;
  wire _0716_;
  wire _0717_;
  wire _0718_;
  wire _0719_;
  wire _0720_;
  wire _0721_;
  wire _0722_;
  wire _0723_;
  wire _0724_;
  wire _0725_;
  wire _0726_;
  wire _0727_;
  wire _0728_;
  wire _0729_;
  wire _0730_;
  wire _0731_;
  wire _0732_;
  wire [5:0] _0733_;
  wire _0734_;
  wire _0735_;
  wire _0736_;
  wire _0737_;
  wire _0738_;
  wire _0739_;
  wire _0740_;
  wire _0741_;
  wire _0742_;
  wire _0743_;
  wire _0744_;
  wire _0745_;
  wire _0746_;
  wire _0747_;
  wire _0748_;
  wire _0749_;
  wire _0750_;
  wire _0751_;
  wire _0752_;
  wire _0753_;
  wire _0754_;
  wire _0755_;
  wire _0756_;
  wire _0757_;
  wire _0758_;
  wire _0759_;
  wire _0760_;
  wire _0761_;
  wire _0762_;
  wire _0763_;
  wire _0764_;
  wire _0765_;
  wire _0766_;
  wire _0767_;
  wire _0768_;
  wire _0769_;
  wire _0770_;
  wire _0771_;
  wire _0772_;
  wire _0773_;
  wire _0774_;
  wire _0775_;
  wire _0776_;
  wire _0777_;
  wire _0778_;
  wire _0779_;
  wire _0780_;
  wire _0781_;
  wire _0782_;
  wire _0783_;
  wire _0784_;
  wire _0785_;
  wire _0786_;
  wire _0787_;
  wire _0788_;
  wire _0789_;
  wire _0790_;
  wire _0791_;
  wire _0792_;
  wire _0793_;
  wire _0794_;
  wire _0795_;
  wire _0796_;
  wire _0797_;
  wire _0798_;
  wire _0799_;
  wire [31:0] _0800_;
  wire [31:0] _0801_;
  wire _0802_;
  wire _0803_;
  wire [9:0] _0804_;
  wire [9:0] _0805_;
  wire [9:0] _0806_;
  wire [5:0] _0807_;
  wire [5:0] _0808_;
  wire [5:0] _0809_;
  wire [31:0] _0810_;
  wire [31:0] _0811_;
  wire [31:0] _0812_;
  wire [31:0] _0813_;
  wire [31:0] _0814_;
  wire [31:0] _0815_;
  wire [31:0] _0816_;
  wire [31:0] _0817_;
  wire _0818_;
  wire _0819_;
  wire _0820_;
  wire _0821_;
  wire [31:0] _0822_;
  wire _0823_;
  wire _0824_;
  wire _0825_;
  wire _0826_;
  wire _0827_;
  wire _0828_;
  wire _0829_;
  wire _0830_;
  wire _0831_;
  wire _0832_;
  wire [9:0] _0833_;
  wire [5:0] _0834_;
  wire _0835_;
  wire _0836_;
  wire _0837_;
  wire _0838_;
  wire _0839_;
  wire _0840_;
  wire _0841_;
  wire _0842_;
  wire _0843_;
  wire _0844_;
  wire _0845_;
  wire _0846_;
  wire _0847_;
  wire _0848_;
  wire _0849_;
  wire _0850_;
  wire _0851_;
  wire _0852_;
  wire _0853_;
  wire _0854_;
  wire _0855_;
  wire _0856_;
  wire _0857_;
  wire _0858_;
  wire _0859_;
  wire _0860_;
  wire _0861_;
  wire _0862_;
  wire _0863_;
  wire [5:0] _0864_;
  wire [5:0] _0865_;
  wire [31:0] _0866_;
  wire [31:0] _0867_;
  wire [31:0] _0868_;
  wire [31:0] _0869_;
  wire [31:0] _0870_;
  wire [31:0] _0871_;
  wire [31:0] _0872_;
  wire [31:0] _0873_;
  wire [31:0] _0874_;
  wire [31:0] _0875_;
  wire _0876_;
  wire _0877_;
  wire [9:0] _0878_;
  wire [9:0] _0879_;
  wire [9:0] _0880_;
  wire _0881_;
  wire [5:0] _0882_;
  wire _0883_;
  wire _0884_;
  wire _0885_;
  wire _0886_;
  wire [5:0] _0887_;
  wire _0888_;
  wire [5:0] _0889_;
  wire [5:0] _0890_;
  wire [5:0] _0891_;
  wire [31:0] _0892_;
  wire [31:0] _0893_;
  wire [31:0] _0894_;
  wire [31:0] _0895_;
  wire [31:0] _0896_;
  wire [31:0] _0897_;
  wire _0898_;
  wire _0899_;
  wire [9:0] _0900_;
  wire [9:0] _0901_;
  wire _0902_;
  wire _0903_;
  wire _0904_;
  wire _0905_;
  wire [31:0] _0906_;
  wire [31:0] _0907_;
  wire [31:0] _0908_;
  wire [31:0] _0909_;
  wire _0910_;
  wire _0911_;
  wire _0912_;
  wire _0913_;
  wire _0914_;
  wire _0915_;
  wire _0916_;
  wire _0917_;
  wire _0918_;
  wire _0919_;
  wire _0920_;
  wire _0921_;
  wire _0922_;
  wire _0923_;
  wire _0924_;
  wire _0925_;
  wire _0926_;
  wire _0927_;
  wire _0928_;
  wire _0929_;
  wire [31:0] _0930_;
  wire [31:0] _0931_;
  wire [31:0] _0932_;
  wire [31:0] _0933_;
  wire _0934_;
  wire [5:0] _0935_;
  wire [5:0] _0936_;
  wire _0937_;
  wire [5:0] _0938_;
  wire [31:0] _0939_;
  wire [31:0] _0940_;
  wire [31:0] _0941_;
  wire [31:0] _0942_;
  wire [31:0] _0943_;
  wire [31:0] _0944_;
  wire [31:0] _0945_;
  wire [31:0] _0946_;
  wire [31:0] _0947_;
  wire [31:0] _0948_;
  wire [31:0] _0949_;
  wire [31:0] _0950_;
  wire [31:0] _0951_;
  wire [31:0] _0952_;
  wire [31:0] _0953_;
  wire [31:0] _0954_;
  wire [31:0] _0955_;
  wire [31:0] _0956_;
  wire [31:0] _0957_;
  wire [31:0] _0958_;
  wire [31:0] _0959_;
  wire [31:0] _0960_;
  wire [31:0] _0961_;
  wire [31:0] _0962_;
  wire [31:0] _0963_;
  wire [31:0] _0964_;
  wire [31:0] _0965_;
  wire [31:0] _0966_;
  wire [31:0] _0967_;
  wire [31:0] _0968_;
  wire [31:0] _0969_;
  wire _0970_;
  wire _0971_;
  wire _0972_;
  wire _0973_;
  wire _0974_;
  wire _0975_;
  wire _0976_;
  wire _0977_;
  wire _0978_;
  wire _0979_;
  wire _0980_;
  wire _0981_;
  wire _0982_;
  wire _0983_;
  wire _0984_;
  wire _0985_;
  wire _0986_;
  wire _0987_;
  wire _0988_;
  wire _0989_;
  wire _0990_;
  wire _0991_;
  wire _0992_;
  wire _0993_;
  wire _0994_;
  wire _0995_;
  wire _0996_;
  wire _0997_;
  wire _0998_;
  wire _0999_;
  wire _1000_;
  wire _1001_;
  wire _1002_;
  wire _1003_;
  wire _1004_;
  wire _1005_;
  wire _1006_;
  wire _1007_;
  wire _1008_;
  wire _1009_;
  wire _1010_;
  wire _1011_;
  wire _1012_;
  wire _1013_;
  wire _1014_;
  wire _1015_;
  wire _1016_;
  wire _1017_;
  wire _1018_;
  wire _1019_;
  wire _1020_;
  wire _1021_;
  wire _1022_;
  wire _1023_;
  wire _1024_;
  wire _1025_;
  wire _1026_;
  wire _1027_;
  wire _1028_;
  wire _1029_;
  wire _1030_;
  wire _1031_;
  wire _1032_;
  wire _1033_;
  wire _1034_;
  wire _1035_;
  wire _1036_;
  wire _1037_;
  wire _1038_;
  wire _1039_;
  wire _1040_;
  wire _1041_;
  wire _1042_;
  wire _1043_;
  wire _1044_;
  wire _1045_;
  wire _1046_;
  wire _1047_;
  wire _1048_;
  wire _1049_;
  wire _1050_;
  wire _1051_;
  wire _1052_;
  wire _1053_;
  wire _1054_;
  wire _1055_;
  wire _1056_;
  wire _1057_;
  wire _1058_;
  wire _1059_;
  wire _1060_;
  wire _1061_;
  wire _1062_;
  wire [31:0] _1063_;
  wire [31:0] _1064_;
  wire [31:0] _1065_;
  wire [31:0] _1066_;
  wire [31:0] _1067_;
  wire [31:0] _1068_;
  wire [31:0] _1069_;
  wire [31:0] _1070_;
  wire [31:0] _1071_;
  wire [31:0] _1072_;
  wire [31:0] _1073_;
  wire [31:0] _1074_;
  wire [31:0] _1075_;
  wire [31:0] _1076_;
  wire [31:0] _1077_;
  wire [31:0] _1078_;
  wire [31:0] _1079_;
  wire [31:0] _1080_;
  wire [31:0] _1081_;
  wire [31:0] _1082_;
  wire [31:0] _1083_;
  wire [31:0] _1084_;
  wire [31:0] _1085_;
  wire [31:0] _1086_;
  wire [31:0] _1087_;
  wire [31:0] _1088_;
  wire [31:0] _1089_;
  wire [31:0] _1090_;
  wire [31:0] _1091_;
  wire [31:0] _1092_;
  wire [31:0] _1093_;
  wire [31:0] _1094_;
  wire _1095_;
  wire [31:0] _1096_;
  wire _1097_;
  wire _1098_;
  wire _1099_;
  wire _1100_;
  wire _1101_;
  wire _1102_;
  wire _1103_;
  wire [3:0] _1104_;
  wire _1105_;
  wire _1106_;
  wire _1107_;
  wire _1108_;
  wire [31:0] _1109_;
  wire [31:0] _1110_;
  wire _1111_;
  wire [3:0] _1112_;
  wire [31:0] _1113_;
  wire [31:0] _1114_;
  wire [3:0] _1115_;
  wire [31:0] _1116_;
  wire [31:0] _1117_;
  wire [3:0] _1118_;
  wire [7:0] _1119_;
  wire [31:0] _1120_;
  wire [3:0] _1121_;
  wire [31:0] _1122_;
  wire [31:0] _1123_;
  wire [15:0] _1124_;
  wire [31:0] _1125_;
  wire [31:0] _1126_;
  wire [31:0] _1127_;
  wire _1128_;
  wire [31:0] _1129_;
  wire _1130_;
  wire _1131_;
  wire _1132_;
  wire [5:0] _1133_;
  wire [5:0] _1134_;
  wire [5:0] _1135_;
  wire _1136_;
  wire _1137_;
  wire _1138_;
  wire _1139_;
  wire _1140_;
  wire _1141_;
  wire _1142_;
  wire _1143_;
  wire _1144_;
  wire _1145_;
  wire _1146_;
  wire _1147_;
  wire _1148_;
  wire _1149_;
  wire _1150_;
  wire _1151_;
  wire _1152_;
  wire _1153_;
  wire _1154_;
  wire _1155_;
  wire _1156_;
  wire _1157_;
  wire _1158_;
  wire _1159_;
  wire _1160_;
  wire _1161_;
  wire _1162_;
  wire _1163_;
  wire _1164_;
  wire _1165_;
  wire _1166_;
  wire _1167_;
  wire _1168_;
  wire _1169_;
  wire _1170_;
  wire _1171_;
  wire _1172_;
  wire _1173_;
  wire _1174_;
  wire _1175_;
  wire _1176_;
  wire _1177_;
  wire _1178_;
  wire _1179_;
  wire _1180_;
  wire _1181_;
  wire _1182_;
  wire _1183_;
  wire _1184_;
  wire _1185_;
  wire _1186_;
  wire _1187_;
  wire _1188_;
  wire _1189_;
  wire _1190_;
  wire _1191_;
  wire _1192_;
  wire _1193_;
  wire _1194_;
  wire _1195_;
  wire [3:0] _1196_;
  wire _1197_;
  wire _1198_;
  wire _1199_;
  wire _1200_;
  wire _1201_;
  wire _1202_;
  wire _1203_;
  wire _1204_;
  wire _1205_;
  wire _1206_;
  wire _1207_;
  wire _1208_;
  wire _1209_;
  wire _1210_;
  wire _1211_;
  wire _1212_;
  wire _1213_;
  wire _1214_;
  wire _1215_;
  wire _1216_;
  wire _1217_;
  wire _1218_;
  wire _1219_;
  wire _1220_;
  wire _1221_;
  wire _1222_;
  wire _1223_;
  wire _1224_;
  wire _1225_;
  wire _1226_;
  wire _1227_;
  wire _1228_;
  wire _1229_;
  wire _1230_;
  wire [3:0] _1231_;
  wire [3:0] _1232_;
  wire [3:0] _1233_;
  wire _1234_;
  wire _1235_;
  wire _1236_;
  wire [31:0] _1237_;
  wire [31:0] _1238_;
  wire [31:0] _1239_;
  wire [31:0] _1240_;
  wire [31:0] _1241_;
  wire [31:0] _1242_;
  wire _1243_;
  wire _1244_;
  wire _1245_;
  wire _1246_;
  wire _1247_;
  wire _1248_;
  wire _1249_;
  wire _1250_;
  wire [5:0] _1251_;
  wire [5:0] _1252_;
  wire [35:0] _1253_;
  wire [35:0] _1254_;
  wire [1:0] _1255_;
  wire _1256_;
  wire _1257_;
  wire _1258_;
  wire [31:0] _1259_;
  wire [1:0] _1260_;
  wire _1261_;
  wire _1262_;
  wire _1263_;
  wire _1264_;
  wire _1265_;
  wire _1266_;
  wire [35:0] _1267_;
  wire [1:0] _1268_;
  wire [1:0] _1269_;
  wire _1270_;
  wire _1271_;
  wire [31:0] _1272_;
  wire _1273_;
  wire [32:0] _1274_;
  wire [32:0] _1275_;
  wire [31:0] _1276_;
  wire [32:0] _1277_;
  wire [32:0] _1278_;
  wire [31:0] _1279_;
  wire _1280_;
  wire _1281_;
  wire _1282_;
  wire _1283_;
  wire _1284_;
  wire _1285_;
  wire _1286_;
  wire _1287_;
  wire [31:0] _1288_;
  wire _1289_;
  wire _1290_;
  wire [32:0] _1291_;
  wire [32:0] _1292_;
  wire [32:0] _1293_;
  wire [32:0] _1294_;
  wire [31:0] branch_csr_pc_w;
  wire branch_csr_request_w;
  wire [31:0] branch_d_exec_pc_w;
  wire branch_d_exec_request_w;
  wire [31:0] branch_pc_w;
  wire branch_request_w;
  input clk_i;
  input [31:0] cpu_id_i;
  wire csr_opcode_invalid_w;
  wire [31:0] csr_opcode_opcode_w;
  wire [31:0] csr_opcode_pc_w;
  wire [4:0] csr_opcode_ra_idx_w;
  wire [31:0] csr_opcode_ra_operand_w;
  wire [4:0] csr_opcode_rb_idx_w;
  wire [31:0] csr_opcode_rb_operand_w;
  wire [4:0] csr_opcode_rd_idx_w;
  wire csr_opcode_valid_w;
  wire [5:0] csr_result_e1_exception_w;
  wire [31:0] csr_result_e1_value_w;
  wire [31:0] csr_result_e1_wdata_w;
  wire csr_result_e1_write_w;
  wire [31:0] csr_writeback_exception_addr_w;
  wire [31:0] csr_writeback_exception_pc_w;
  wire [5:0] csr_writeback_exception_w;
  wire [11:0] csr_writeback_waddr_w;
  wire [31:0] csr_writeback_wdata_w;
  wire csr_writeback_write_w;
  wire div_opcode_valid_w;
  wire exec_hold_w;
  wire exec_opcode_valid_w;
  wire fetch_accept_w;
  wire fetch_dec_accept_w;
  wire fetch_dec_fault_fetch_w;
  wire fetch_dec_fault_page_w;
  wire [31:0] fetch_dec_instr_w;
  wire [31:0] fetch_dec_pc_w;
  wire fetch_dec_valid_w;
  wire fetch_fault_fetch_w;
  wire fetch_fault_page_w;
  wire fetch_instr_branch_w;
  wire fetch_instr_csr_w;
  wire fetch_instr_div_w;
  wire fetch_instr_exec_w;
  wire fetch_instr_invalid_w;
  wire fetch_instr_lsu_w;
  wire fetch_instr_mul_w;
  wire fetch_instr_rd_valid_w;
  wire [31:0] fetch_instr_w;
  wire [31:0] fetch_pc_w;
  wire fetch_valid_w;
  wire ifence_w;
  wire interrupt_inhibit_w;
  input intr_i;
  wire [31:0] lsu_opcode_opcode_w;
  wire [31:0] lsu_opcode_pc_w;
  wire [4:0] lsu_opcode_ra_idx_w;
  wire [31:0] lsu_opcode_ra_operand_w;
  wire [4:0] lsu_opcode_rb_idx_w;
  wire [31:0] lsu_opcode_rb_operand_w;
  wire [4:0] lsu_opcode_rd_idx_w;
  wire lsu_opcode_valid_w;
  wire lsu_stall_w;
  input mem_d_accept_i;
  input mem_d_ack_i;
  output [31:0] mem_d_addr_o;
  output mem_d_cacheable_o;
  input [31:0] mem_d_data_rd_i;
  output [31:0] mem_d_data_wr_o;
  input mem_d_error_i;
  output mem_d_flush_o;
  output mem_d_invalidate_o;
  output mem_d_rd_o;
  output [10:0] mem_d_req_tag_o;
  input [10:0] mem_d_resp_tag_i;
  output [3:0] mem_d_wr_o;
  output mem_d_writeback_o;
  input mem_i_accept_i;
  input mem_i_error_i;
  output mem_i_flush_o;
  input [31:0] mem_i_inst_i;
  output mem_i_invalidate_o;
  output [31:0] mem_i_pc_o;
  output mem_i_rd_o;
  input mem_i_valid_i;
  wire mmu_ifetch_accept_w;
  wire mmu_ifetch_error_w;
  wire mmu_ifetch_flush_w;
  wire [31:0] mmu_ifetch_inst_w;
  wire [31:0] mmu_ifetch_pc_w;
  wire mmu_ifetch_rd_w;
  wire mmu_ifetch_valid_w;
  wire mmu_lsu_accept_w;
  wire mmu_lsu_ack_w;
  wire [31:0] mmu_lsu_addr_w;
  wire mmu_lsu_cacheable_w;
  wire [31:0] mmu_lsu_data_rd_w;
  wire [31:0] mmu_lsu_data_wr_w;
  wire mmu_lsu_error_w;
  wire mmu_lsu_flush_w;
  wire mmu_lsu_invalidate_w;
  wire mmu_lsu_rd_w;
  wire [10:0] mmu_lsu_resp_tag_w;
  wire [3:0] mmu_lsu_wr_w;
  wire mmu_lsu_writeback_w;
  wire mmu_mxr_w;
  wire [31:0] mmu_satp_w;
  wire mmu_sum_w;
  wire mul_hold_w;
  wire [31:0] mul_opcode_opcode_w;
  wire [31:0] mul_opcode_pc_w;
  wire [4:0] mul_opcode_ra_idx_w;
  wire [31:0] mul_opcode_ra_operand_w;
  wire [4:0] mul_opcode_rb_idx_w;
  wire [31:0] mul_opcode_rb_operand_w;
  wire [4:0] mul_opcode_rd_idx_w;
  wire mul_opcode_valid_w;
  wire [31:0] opcode_opcode_w;
  wire [31:0] opcode_pc_w;
  wire [4:0] opcode_ra_idx_w;
  wire [31:0] opcode_ra_operand_w;
  wire [4:0] opcode_rb_idx_w;
  wire [31:0] opcode_rb_operand_w;
  wire [4:0] opcode_rd_idx_w;
  input [31:0] reset_vector_i;
  input rst_i;
  wire squash_decode_w;
  wire take_interrupt_w;
  wire [31:0] \u_csr.branch_csr_pc_o ;
  wire \u_csr.branch_csr_request_o ;
  reg \u_csr.branch_q ;
  reg [31:0] \u_csr.branch_target_q ;
  wire \u_csr.clk_i ;
  wire \u_csr.clr_r ;
  wire [31:0] \u_csr.cpu_id_i ;
  wire \u_csr.csr_branch_w ;
  wire [1:0] \u_csr.csr_priv_r ;
  wire [31:0] \u_csr.csr_rdata_w ;
  wire [5:0] \u_csr.csr_result_e1_exception_o ;
  wire [31:0] \u_csr.csr_result_e1_value_o ;
  wire [31:0] \u_csr.csr_result_e1_wdata_o ;
  wire \u_csr.csr_result_e1_write_o ;
  wire [31:0] \u_csr.csr_target_w ;
  reg [31:0] \u_csr.csr_wdata_e1_q ;
  wire \u_csr.csr_write_r ;
  wire [31:0] \u_csr.csr_writeback_exception_addr_i ;
  wire [5:0] \u_csr.csr_writeback_exception_i ;
  wire [31:0] \u_csr.csr_writeback_exception_pc_i ;
  wire [11:0] \u_csr.csr_writeback_waddr_i ;
  wire [31:0] \u_csr.csr_writeback_wdata_i ;
  wire \u_csr.csr_writeback_write_i ;
  wire \u_csr.csrrc_w ;
  wire \u_csr.csrrci_w ;
  wire \u_csr.csrrs_w ;
  wire \u_csr.csrrsi_w ;
  wire \u_csr.csrrw_w ;
  wire \u_csr.csrrwi_w ;
  wire [1:0] \u_csr.current_priv_w ;
  wire [31:0] \u_csr.data_r ;
  reg [5:0] \u_csr.exception_e1_q ;
  wire \u_csr.ifence_o ;
  reg \u_csr.ifence_q ;
  wire \u_csr.ifence_w ;
  wire \u_csr.interrupt_inhibit_i ;
  wire [31:0] \u_csr.interrupt_w ;
  wire \u_csr.intr_i ;
  wire \u_csr.mmu_mxr_o ;
  wire [31:0] \u_csr.mmu_satp_o ;
  wire \u_csr.mmu_sum_o ;
  wire \u_csr.opcode_invalid_i ;
  wire [31:0] \u_csr.opcode_opcode_i ;
  wire [31:0] \u_csr.opcode_pc_i ;
  wire [4:0] \u_csr.opcode_ra_idx_i ;
  wire [31:0] \u_csr.opcode_ra_operand_i ;
  wire [4:0] \u_csr.opcode_rb_idx_i ;
  wire [31:0] \u_csr.opcode_rb_operand_i ;
  wire [4:0] \u_csr.opcode_rd_idx_i ;
  wire \u_csr.opcode_valid_i ;
  reg [31:0] \u_csr.rd_result_e1_q ;
  reg \u_csr.rd_valid_e1_q ;
  reg \u_csr.reset_q ;
  wire [31:0] \u_csr.reset_vector_i ;
  wire \u_csr.rst_i ;
  wire [31:0] \u_csr.satp_reg_w ;
  wire \u_csr.satp_update_w ;
  wire \u_csr.set_r ;
  wire \u_csr.sfence_w ;
  wire [31:0] \u_csr.status_reg_w ;
  wire \u_csr.take_interrupt_o ;
  reg \u_csr.take_interrupt_q ;
  wire \u_csr.u_csrfile.branch_r ;
  wire [31:0] \u_csr.u_csrfile.branch_target_r ;
  wire \u_csr.u_csrfile.buffer_mip_w ;
  wire \u_csr.u_csrfile.clk_i ;
  wire [31:0] \u_csr.u_csrfile.cpu_id_i ;
  wire \u_csr.u_csrfile.csr_branch_o ;
  reg [31:0] \u_csr.u_csrfile.csr_mcause_q ;
  wire [31:0] \u_csr.u_csrfile.csr_mcause_r ;
  reg [31:0] \u_csr.u_csrfile.csr_mcycle_q ;
  wire [31:0] \u_csr.u_csrfile.csr_mcycle_r ;
  reg [31:0] \u_csr.u_csrfile.csr_mepc_q ;
  wire [31:0] \u_csr.u_csrfile.csr_mepc_r ;
  reg [31:0] \u_csr.u_csrfile.csr_mideleg_q ;
  reg [31:0] \u_csr.u_csrfile.csr_mie_q ;
  wire [31:0] \u_csr.u_csrfile.csr_mie_r ;
  reg [31:0] \u_csr.u_csrfile.csr_mip_next_q ;
  wire [31:0] \u_csr.u_csrfile.csr_mip_next_r ;
  reg [31:0] \u_csr.u_csrfile.csr_mip_q ;
  wire [31:0] \u_csr.u_csrfile.csr_mip_r ;
  reg \u_csr.u_csrfile.csr_mip_upd_q ;
  reg [1:0] \u_csr.u_csrfile.csr_mpriv_q ;
  reg [31:0] \u_csr.u_csrfile.csr_mscratch_q ;
  wire [31:0] \u_csr.u_csrfile.csr_mscratch_r ;
  reg \u_csr.u_csrfile.csr_mtime_ie_q ;
  wire \u_csr.u_csrfile.csr_mtime_ie_r ;
  reg [31:0] \u_csr.u_csrfile.csr_mtimecmp_q ;
  wire [31:0] \u_csr.u_csrfile.csr_mtimecmp_r ;
  reg [31:0] \u_csr.u_csrfile.csr_mtval_q ;
  wire [31:0] \u_csr.u_csrfile.csr_mtval_r ;
  reg [31:0] \u_csr.u_csrfile.csr_mtvec_q ;
  wire [31:0] \u_csr.u_csrfile.csr_mtvec_r ;
  wire [11:0] \u_csr.u_csrfile.csr_raddr_i ;
  wire [31:0] \u_csr.u_csrfile.csr_rdata_o ;
  wire \u_csr.u_csrfile.csr_ren_i ;
  wire [31:0] \u_csr.u_csrfile.csr_satp_q ;
  wire [31:0] \u_csr.u_csrfile.csr_sepc_q ;
  reg [31:0] \u_csr.u_csrfile.csr_sr_q ;
  wire [31:0] \u_csr.u_csrfile.csr_sr_r ;
  wire [31:0] \u_csr.u_csrfile.csr_stvec_q ;
  wire [31:0] \u_csr.u_csrfile.csr_target_o ;
  wire [11:0] \u_csr.u_csrfile.csr_waddr_i ;
  wire [31:0] \u_csr.u_csrfile.csr_wdata_i ;
  wire [31:0] \u_csr.u_csrfile.exception_addr_i ;
  wire [5:0] \u_csr.u_csrfile.exception_i ;
  wire [31:0] \u_csr.u_csrfile.exception_pc_i ;
  wire \u_csr.u_csrfile.ext_intr_i ;
  wire [31:0] \u_csr.u_csrfile.interrupt_o ;
  wire [31:0] \u_csr.u_csrfile.irq_masked_r ;
  wire [31:0] \u_csr.u_csrfile.irq_pending_r ;
  reg [1:0] \u_csr.u_csrfile.irq_priv_q ;
  wire \u_csr.u_csrfile.is_exception_w ;
  wire [1:0] \u_csr.u_csrfile.priv_o ;
  wire [31:0] \u_csr.u_csrfile.rdata_r ;
  wire \u_csr.u_csrfile.rst_i ;
  wire [31:0] \u_csr.u_csrfile.satp_o ;
  wire [31:0] \u_csr.u_csrfile.status_o ;
  wire \u_decode.clk_i ;
  wire \u_decode.fetch_in_accept_o ;
  wire \u_decode.fetch_in_fault_fetch_i ;
  wire \u_decode.fetch_in_fault_page_i ;
  wire [31:0] \u_decode.fetch_in_instr_i ;
  wire [31:0] \u_decode.fetch_in_instr_w ;
  wire [31:0] \u_decode.fetch_in_pc_i ;
  wire \u_decode.fetch_in_valid_i ;
  wire \u_decode.fetch_out_accept_i ;
  wire \u_decode.fetch_out_fault_fetch_o ;
  wire \u_decode.fetch_out_fault_page_o ;
  wire \u_decode.fetch_out_instr_branch_o ;
  wire \u_decode.fetch_out_instr_csr_o ;
  wire \u_decode.fetch_out_instr_div_o ;
  wire \u_decode.fetch_out_instr_exec_o ;
  wire \u_decode.fetch_out_instr_invalid_o ;
  wire \u_decode.fetch_out_instr_lsu_o ;
  wire \u_decode.fetch_out_instr_mul_o ;
  wire [31:0] \u_decode.fetch_out_instr_o ;
  wire \u_decode.fetch_out_instr_rd_valid_o ;
  wire [31:0] \u_decode.fetch_out_pc_o ;
  wire \u_decode.fetch_out_valid_o ;
  wire \u_decode.rst_i ;
  wire \u_decode.squash_decode_i ;
  wire \u_decode.u_dec.branch_o ;
  wire \u_decode.u_dec.csr_o ;
  wire \u_decode.u_dec.div_o ;
  wire \u_decode.u_dec.exec_o ;
  wire \u_decode.u_dec.fetch_fault_i ;
  wire \u_decode.u_dec.invalid_o ;
  wire \u_decode.u_dec.invalid_w ;
  wire \u_decode.u_dec.lsu_o ;
  wire \u_decode.u_dec.mul_o ;
  wire [31:0] \u_decode.u_dec.opcode_i ;
  wire \u_decode.u_dec.rd_valid_o ;
  wire \u_decode.u_dec.valid_i ;
  wire \u_div.clk_i ;
  reg \u_div.div_busy_q ;
  wire \u_div.div_complete_w ;
  reg \u_div.div_inst_q ;
  wire \u_div.div_operation_w ;
  wire \u_div.div_rem_inst_w ;
  wire [31:0] \u_div.div_result_r ;
  wire \u_div.div_start_w ;
  reg [31:0] \u_div.dividend_q ;
  reg [62:0] \u_div.divisor_q ;
  reg \u_div.invert_res_q ;
  wire [31:0] \u_div.opcode_opcode_i ;
  wire [31:0] \u_div.opcode_pc_i ;
  wire [4:0] \u_div.opcode_ra_idx_i ;
  wire [31:0] \u_div.opcode_ra_operand_i ;
  wire [4:0] \u_div.opcode_rb_idx_i ;
  wire [31:0] \u_div.opcode_rb_operand_i ;
  wire [4:0] \u_div.opcode_rd_idx_i ;
  wire \u_div.opcode_valid_i ;
  reg [31:0] \u_div.q_mask_q ;
  reg [31:0] \u_div.quotient_q ;
  wire \u_div.rst_i ;
  wire \u_div.signed_operation_w ;
  reg \u_div.valid_q ;
  reg [31:0] \u_div.wb_result_q ;
  wire \u_div.writeback_valid_o ;
  wire [31:0] \u_div.writeback_value_o ;
  wire [3:0] \u_exec.alu_func_r ;
  wire [31:0] \u_exec.alu_input_a_r ;
  wire [31:0] \u_exec.alu_input_b_r ;
  wire [31:0] \u_exec.alu_p_w ;
  wire [31:0] \u_exec.bimm_r ;
  wire [31:0] \u_exec.branch_d_pc_o ;
  wire \u_exec.branch_d_request_o ;
  wire \u_exec.branch_r ;
  wire \u_exec.branch_taken_r ;
  wire [31:0] \u_exec.branch_target_r ;
  wire \u_exec.clk_i ;
  wire \u_exec.hold_i ;
  wire [31:0] \u_exec.imm12_r ;
  wire [31:0] \u_exec.imm20_r ;
  wire [31:0] \u_exec.jimm20_r ;
  wire [31:0] \u_exec.opcode_opcode_i ;
  wire [31:0] \u_exec.opcode_pc_i ;
  wire [4:0] \u_exec.opcode_ra_idx_i ;
  wire [31:0] \u_exec.opcode_ra_operand_i ;
  wire [4:0] \u_exec.opcode_rb_idx_i ;
  wire [31:0] \u_exec.opcode_rb_operand_i ;
  wire [4:0] \u_exec.opcode_rd_idx_i ;
  wire \u_exec.opcode_valid_i ;
  reg [31:0] \u_exec.result_q ;
  wire \u_exec.rst_i ;
  wire [4:0] \u_exec.shamt_r ;
  wire [31:0] \u_exec.u_alu.alu_a_i ;
  wire [31:0] \u_exec.u_alu.alu_b_i ;
  wire [3:0] \u_exec.u_alu.alu_op_i ;
  wire [31:0] \u_exec.u_alu.alu_p_o ;
  wire [31:0] \u_exec.u_alu.result_r ;
  wire [31:0] \u_exec.u_alu.sub_res_w ;
  wire [31:0] \u_exec.writeback_value_o ;
  reg \u_fetch.active_q ;
  reg \u_fetch.branch_d_q ;
  wire [31:0] \u_fetch.branch_pc_i ;
  reg [31:0] \u_fetch.branch_pc_q ;
  wire [31:0] \u_fetch.branch_pc_w ;
  reg \u_fetch.branch_q ;
  wire \u_fetch.branch_request_i ;
  wire \u_fetch.branch_w ;
  wire \u_fetch.clk_i ;
  wire \u_fetch.fetch_accept_i ;
  wire \u_fetch.fetch_fault_fetch_o ;
  wire \u_fetch.fetch_fault_page_o ;
  wire [31:0] \u_fetch.fetch_instr_o ;
  wire \u_fetch.fetch_invalidate_i ;
  wire [31:0] \u_fetch.fetch_pc_o ;
  wire \u_fetch.fetch_resp_drop_w ;
  wire \u_fetch.fetch_valid_o ;
  wire \u_fetch.icache_accept_i ;
  wire \u_fetch.icache_busy_w ;
  wire \u_fetch.icache_error_i ;
  reg \u_fetch.icache_fetch_q ;
  wire \u_fetch.icache_flush_o ;
  wire [31:0] \u_fetch.icache_inst_i ;
  reg \u_fetch.icache_invalidate_q ;
  wire [31:0] \u_fetch.icache_pc_o ;
  wire [31:0] \u_fetch.icache_pc_w ;
  wire \u_fetch.icache_rd_o ;
  wire \u_fetch.icache_valid_i ;
  reg [31:0] \u_fetch.pc_d_q ;
  reg [31:0] \u_fetch.pc_f_q ;
  wire \u_fetch.rst_i ;
  reg [65:0] \u_fetch.skid_buffer_q ;
  reg \u_fetch.skid_valid_q ;
  wire \u_fetch.squash_decode_o ;
  wire \u_fetch.stall_w ;
  wire [31:0] \u_issue.branch_csr_pc_i ;
  wire \u_issue.branch_csr_request_i ;
  wire [31:0] \u_issue.branch_d_exec_pc_i ;
  wire \u_issue.branch_d_exec_request_i ;
  wire [31:0] \u_issue.branch_pc_o ;
  wire \u_issue.branch_request_o ;
  wire \u_issue.clk_i ;
  wire \u_issue.csr_opcode_invalid_o ;
  wire [31:0] \u_issue.csr_opcode_opcode_o ;
  wire [31:0] \u_issue.csr_opcode_pc_o ;
  wire [4:0] \u_issue.csr_opcode_ra_idx_o ;
  wire [31:0] \u_issue.csr_opcode_ra_operand_o ;
  wire [4:0] \u_issue.csr_opcode_rb_idx_o ;
  wire [31:0] \u_issue.csr_opcode_rb_operand_o ;
  wire [4:0] \u_issue.csr_opcode_rd_idx_o ;
  wire \u_issue.csr_opcode_valid_o ;
  reg \u_issue.csr_pending_q ;
  wire [5:0] \u_issue.csr_result_e1_exception_i ;
  wire [31:0] \u_issue.csr_result_e1_value_i ;
  wire [31:0] \u_issue.csr_result_e1_wdata_i ;
  wire \u_issue.csr_result_e1_write_i ;
  wire [31:0] \u_issue.csr_writeback_exception_addr_o ;
  wire [5:0] \u_issue.csr_writeback_exception_o ;
  wire [31:0] \u_issue.csr_writeback_exception_pc_o ;
  wire [11:0] \u_issue.csr_writeback_waddr_o ;
  wire [31:0] \u_issue.csr_writeback_wdata_o ;
  wire \u_issue.csr_writeback_write_o ;
  wire \u_issue.div_opcode_valid_o ;
  reg \u_issue.div_pending_q ;
  wire \u_issue.exec_hold_o ;
  wire \u_issue.exec_opcode_valid_o ;
  wire \u_issue.fetch_accept_o ;
  wire \u_issue.fetch_fault_fetch_i ;
  wire \u_issue.fetch_fault_page_i ;
  wire \u_issue.fetch_instr_branch_i ;
  wire \u_issue.fetch_instr_csr_i ;
  wire \u_issue.fetch_instr_div_i ;
  wire \u_issue.fetch_instr_exec_i ;
  wire [31:0] \u_issue.fetch_instr_i ;
  wire \u_issue.fetch_instr_invalid_i ;
  wire \u_issue.fetch_instr_lsu_i ;
  wire \u_issue.fetch_instr_mul_i ;
  wire \u_issue.fetch_instr_rd_valid_i ;
  wire [31:0] \u_issue.fetch_pc_i ;
  wire \u_issue.fetch_valid_i ;
  wire \u_issue.interrupt_inhibit_o ;
  wire \u_issue.issue_branch_w ;
  wire \u_issue.issue_csr_w ;
  wire \u_issue.issue_div_w ;
  wire \u_issue.issue_exec_w ;
  wire [4:0] \u_issue.issue_fault_w ;
  wire \u_issue.issue_invalid_w ;
  wire \u_issue.issue_lsu_w ;
  wire \u_issue.issue_mul_w ;
  wire [4:0] \u_issue.issue_ra_idx_w ;
  wire [31:0] \u_issue.issue_ra_value_r ;
  wire [31:0] \u_issue.issue_ra_value_w ;
  wire [4:0] \u_issue.issue_rb_idx_w ;
  wire [31:0] \u_issue.issue_rb_value_r ;
  wire [31:0] \u_issue.issue_rb_value_w ;
  wire [4:0] \u_issue.issue_rd_idx_w ;
  wire \u_issue.issue_sb_alloc_w ;
  wire [31:0] \u_issue.lsu_opcode_opcode_o ;
  wire [31:0] \u_issue.lsu_opcode_pc_o ;
  wire [4:0] \u_issue.lsu_opcode_ra_idx_o ;
  wire [31:0] \u_issue.lsu_opcode_ra_operand_o ;
  wire [4:0] \u_issue.lsu_opcode_rb_idx_o ;
  wire [31:0] \u_issue.lsu_opcode_rb_operand_o ;
  wire [4:0] \u_issue.lsu_opcode_rd_idx_o ;
  wire \u_issue.lsu_opcode_valid_o ;
  wire \u_issue.lsu_stall_i ;
  wire \u_issue.mul_hold_o ;
  wire [31:0] \u_issue.mul_opcode_opcode_o ;
  wire [31:0] \u_issue.mul_opcode_pc_o ;
  wire [4:0] \u_issue.mul_opcode_ra_idx_o ;
  wire [31:0] \u_issue.mul_opcode_ra_operand_o ;
  wire [4:0] \u_issue.mul_opcode_rb_idx_o ;
  wire [31:0] \u_issue.mul_opcode_rb_operand_o ;
  wire [4:0] \u_issue.mul_opcode_rd_idx_o ;
  wire \u_issue.mul_opcode_valid_o ;
  wire \u_issue.opcode_accept_r ;
  wire \u_issue.opcode_issue_r ;
  wire [31:0] \u_issue.opcode_opcode_o ;
  wire [31:0] \u_issue.opcode_pc_o ;
  wire [4:0] \u_issue.opcode_ra_idx_o ;
  wire [31:0] \u_issue.opcode_ra_operand_o ;
  wire [4:0] \u_issue.opcode_rb_idx_o ;
  wire [31:0] \u_issue.opcode_rb_operand_o ;
  wire [4:0] \u_issue.opcode_rd_idx_o ;
  wire \u_issue.opcode_valid_w ;
  wire \u_issue.pipe_branch_e1_w ;
  wire \u_issue.pipe_csr_wb_w ;
  wire [5:0] \u_issue.pipe_exception_wb_w ;
  wire \u_issue.pipe_load_e1_w ;
  wire \u_issue.pipe_load_e2_w ;
  wire \u_issue.pipe_mul_e1_w ;
  wire \u_issue.pipe_mul_e2_w ;
  wire [31:0] \u_issue.pipe_opc_wb_w ;
  wire [31:0] \u_issue.pipe_opcode_e1_w ;
  wire [31:0] \u_issue.pipe_pc_e1_w ;
  wire [31:0] \u_issue.pipe_pc_wb_w ;
  wire [4:0] \u_issue.pipe_rd_e1_w ;
  wire [4:0] \u_issue.pipe_rd_e2_w ;
  wire [4:0] \u_issue.pipe_rd_wb_w ;
  wire [31:0] \u_issue.pipe_result_e2_w ;
  wire [31:0] \u_issue.pipe_result_wb_w ;
  wire \u_issue.pipe_squash_e1_e2_w ;
  wire \u_issue.pipe_stall_raw_w ;
  wire \u_issue.pipe_store_e1_w ;
  wire \u_issue.pipe_valid_wb_w ;
  wire \u_issue.rst_i ;
  wire \u_issue.squash_w ;
  wire \u_issue.stall_w ;
  wire \u_issue.take_interrupt_i ;
  wire \u_issue.u_pipe_ctrl.alu_e1_w ;
  wire [31:0] \u_issue.u_pipe_ctrl.alu_result_e1_i ;
  wire \u_issue.u_pipe_ctrl.branch_e1_o ;
  wire \u_issue.u_pipe_ctrl.branch_misaligned_w ;
  wire \u_issue.u_pipe_ctrl.clk_i ;
  wire \u_issue.u_pipe_ctrl.csr_e1_w ;
  wire [5:0] \u_issue.u_pipe_ctrl.csr_result_exception_e1_i ;
  wire [31:0] \u_issue.u_pipe_ctrl.csr_result_value_e1_i ;
  wire [31:0] \u_issue.u_pipe_ctrl.csr_result_wdata_e1_i ;
  wire \u_issue.u_pipe_ctrl.csr_result_write_e1_i ;
  wire [11:0] \u_issue.u_pipe_ctrl.csr_waddr_wb_o ;
  wire \u_issue.u_pipe_ctrl.csr_wb_o ;
  reg [31:0] \u_issue.u_pipe_ctrl.csr_wdata_e2_q ;
  wire [31:0] \u_issue.u_pipe_ctrl.csr_wdata_wb_o ;
  reg [31:0] \u_issue.u_pipe_ctrl.csr_wdata_wb_q ;
  reg \u_issue.u_pipe_ctrl.csr_wr_e2_q ;
  reg \u_issue.u_pipe_ctrl.csr_wr_wb_q ;
  wire \u_issue.u_pipe_ctrl.csr_write_wb_o ;
  reg [9:0] \u_issue.u_pipe_ctrl.ctrl_e1_q ;
  reg [9:0] \u_issue.u_pipe_ctrl.ctrl_e2_q ;
  reg [9:0] \u_issue.u_pipe_ctrl.ctrl_wb_q ;
  wire \u_issue.u_pipe_ctrl.div_complete_i ;
  wire \u_issue.u_pipe_ctrl.div_e1_w ;
  wire [31:0] \u_issue.u_pipe_ctrl.div_result_i ;
  reg [5:0] \u_issue.u_pipe_ctrl.exception_e1_q ;
  reg [5:0] \u_issue.u_pipe_ctrl.exception_e2_q ;
  wire [5:0] \u_issue.u_pipe_ctrl.exception_e2_r ;
  wire [5:0] \u_issue.u_pipe_ctrl.exception_wb_o ;
  reg [5:0] \u_issue.u_pipe_ctrl.exception_wb_q ;
  wire \u_issue.u_pipe_ctrl.issue_accept_i ;
  wire \u_issue.u_pipe_ctrl.issue_branch_i ;
  wire \u_issue.u_pipe_ctrl.issue_branch_taken_i ;
  wire [31:0] \u_issue.u_pipe_ctrl.issue_branch_target_i ;
  wire \u_issue.u_pipe_ctrl.issue_csr_i ;
  wire \u_issue.u_pipe_ctrl.issue_div_i ;
  wire [5:0] \u_issue.u_pipe_ctrl.issue_exception_i ;
  wire \u_issue.u_pipe_ctrl.issue_lsu_i ;
  wire \u_issue.u_pipe_ctrl.issue_mul_i ;
  wire [31:0] \u_issue.u_pipe_ctrl.issue_opcode_i ;
  wire [31:0] \u_issue.u_pipe_ctrl.issue_operand_ra_i ;
  wire [31:0] \u_issue.u_pipe_ctrl.issue_operand_rb_i ;
  wire [31:0] \u_issue.u_pipe_ctrl.issue_pc_i ;
  wire [4:0] \u_issue.u_pipe_ctrl.issue_rd_i ;
  wire \u_issue.u_pipe_ctrl.issue_rd_valid_i ;
  wire \u_issue.u_pipe_ctrl.issue_stall_i ;
  wire \u_issue.u_pipe_ctrl.issue_valid_i ;
  wire \u_issue.u_pipe_ctrl.load_e1_o ;
  wire \u_issue.u_pipe_ctrl.load_e2_o ;
  wire \u_issue.u_pipe_ctrl.mem_complete_i ;
  wire [5:0] \u_issue.u_pipe_ctrl.mem_exception_e2_i ;
  wire [31:0] \u_issue.u_pipe_ctrl.mem_result_e2_i ;
  wire \u_issue.u_pipe_ctrl.mul_e1_o ;
  wire \u_issue.u_pipe_ctrl.mul_e2_o ;
  wire [31:0] \u_issue.u_pipe_ctrl.mul_result_e2_i ;
  wire [31:0] \u_issue.u_pipe_ctrl.opcode_e1_o ;
  reg [31:0] \u_issue.u_pipe_ctrl.opcode_e1_q ;
  reg [31:0] \u_issue.u_pipe_ctrl.opcode_e2_q ;
  wire [31:0] \u_issue.u_pipe_ctrl.opcode_wb_o ;
  reg [31:0] \u_issue.u_pipe_ctrl.opcode_wb_q ;
  wire [31:0] \u_issue.u_pipe_ctrl.pc_e1_o ;
  reg [31:0] \u_issue.u_pipe_ctrl.pc_e1_q ;
  reg [31:0] \u_issue.u_pipe_ctrl.pc_e2_q ;
  wire [31:0] \u_issue.u_pipe_ctrl.pc_wb_o ;
  reg [31:0] \u_issue.u_pipe_ctrl.pc_wb_q ;
  wire [4:0] \u_issue.u_pipe_ctrl.rd_e1_o ;
  wire [4:0] \u_issue.u_pipe_ctrl.rd_e2_o ;
  wire [4:0] \u_issue.u_pipe_ctrl.rd_wb_o ;
  wire [31:0] \u_issue.u_pipe_ctrl.result_e2_o ;
  reg [31:0] \u_issue.u_pipe_ctrl.result_e2_q ;
  wire [31:0] \u_issue.u_pipe_ctrl.result_e2_r ;
  wire [31:0] \u_issue.u_pipe_ctrl.result_wb_o ;
  reg [31:0] \u_issue.u_pipe_ctrl.result_wb_q ;
  wire \u_issue.u_pipe_ctrl.rst_i ;
  wire \u_issue.u_pipe_ctrl.squash_e1_e2_o ;
  reg \u_issue.u_pipe_ctrl.squash_e1_e2_q ;
  wire \u_issue.u_pipe_ctrl.squash_e1_e2_w ;
  wire \u_issue.u_pipe_ctrl.stall_o ;
  wire \u_issue.u_pipe_ctrl.store_e1_o ;
  wire \u_issue.u_pipe_ctrl.take_interrupt_i ;
  reg \u_issue.u_pipe_ctrl.valid_e1_q ;
  reg \u_issue.u_pipe_ctrl.valid_e2_q ;
  wire \u_issue.u_pipe_ctrl.valid_e2_w ;
  wire \u_issue.u_pipe_ctrl.valid_wb_o ;
  reg \u_issue.u_pipe_ctrl.valid_wb_q ;
  wire [31:0] \u_issue.u_regfile.REGFILE.ra0_value_r ;
  wire [31:0] \u_issue.u_regfile.REGFILE.rb0_value_r ;
  reg [31:0] \u_issue.u_regfile.REGFILE.reg_r10_q ;
  reg [31:0] \u_issue.u_regfile.REGFILE.reg_r11_q ;
  reg [31:0] \u_issue.u_regfile.REGFILE.reg_r12_q ;
  reg [31:0] \u_issue.u_regfile.REGFILE.reg_r13_q ;
  reg [31:0] \u_issue.u_regfile.REGFILE.reg_r14_q ;
  reg [31:0] \u_issue.u_regfile.REGFILE.reg_r15_q ;
  reg [31:0] \u_issue.u_regfile.REGFILE.reg_r16_q ;
  reg [31:0] \u_issue.u_regfile.REGFILE.reg_r17_q ;
  reg [31:0] \u_issue.u_regfile.REGFILE.reg_r18_q ;
  reg [31:0] \u_issue.u_regfile.REGFILE.reg_r19_q ;
  reg [31:0] \u_issue.u_regfile.REGFILE.reg_r1_q ;
  reg [31:0] \u_issue.u_regfile.REGFILE.reg_r20_q ;
  reg [31:0] \u_issue.u_regfile.REGFILE.reg_r21_q ;
  reg [31:0] \u_issue.u_regfile.REGFILE.reg_r22_q ;
  reg [31:0] \u_issue.u_regfile.REGFILE.reg_r23_q ;
  reg [31:0] \u_issue.u_regfile.REGFILE.reg_r24_q ;
  reg [31:0] \u_issue.u_regfile.REGFILE.reg_r25_q ;
  reg [31:0] \u_issue.u_regfile.REGFILE.reg_r26_q ;
  reg [31:0] \u_issue.u_regfile.REGFILE.reg_r27_q ;
  reg [31:0] \u_issue.u_regfile.REGFILE.reg_r28_q ;
  reg [31:0] \u_issue.u_regfile.REGFILE.reg_r29_q ;
  reg [31:0] \u_issue.u_regfile.REGFILE.reg_r2_q ;
  reg [31:0] \u_issue.u_regfile.REGFILE.reg_r30_q ;
  reg [31:0] \u_issue.u_regfile.REGFILE.reg_r31_q ;
  reg [31:0] \u_issue.u_regfile.REGFILE.reg_r3_q ;
  reg [31:0] \u_issue.u_regfile.REGFILE.reg_r4_q ;
  reg [31:0] \u_issue.u_regfile.REGFILE.reg_r5_q ;
  reg [31:0] \u_issue.u_regfile.REGFILE.reg_r6_q ;
  reg [31:0] \u_issue.u_regfile.REGFILE.reg_r7_q ;
  reg [31:0] \u_issue.u_regfile.REGFILE.reg_r8_q ;
  reg [31:0] \u_issue.u_regfile.REGFILE.reg_r9_q ;
  wire [31:0] \u_issue.u_regfile.REGFILE.x10_a0_w ;
  wire [31:0] \u_issue.u_regfile.REGFILE.x11_a1_w ;
  wire [31:0] \u_issue.u_regfile.REGFILE.x12_a2_w ;
  wire [31:0] \u_issue.u_regfile.REGFILE.x13_a3_w ;
  wire [31:0] \u_issue.u_regfile.REGFILE.x14_a4_w ;
  wire [31:0] \u_issue.u_regfile.REGFILE.x15_a5_w ;
  wire [31:0] \u_issue.u_regfile.REGFILE.x16_a6_w ;
  wire [31:0] \u_issue.u_regfile.REGFILE.x17_a7_w ;
  wire [31:0] \u_issue.u_regfile.REGFILE.x18_s2_w ;
  wire [31:0] \u_issue.u_regfile.REGFILE.x19_s3_w ;
  wire [31:0] \u_issue.u_regfile.REGFILE.x1_ra_w ;
  wire [31:0] \u_issue.u_regfile.REGFILE.x20_s4_w ;
  wire [31:0] \u_issue.u_regfile.REGFILE.x21_s5_w ;
  wire [31:0] \u_issue.u_regfile.REGFILE.x22_s6_w ;
  wire [31:0] \u_issue.u_regfile.REGFILE.x23_s7_w ;
  wire [31:0] \u_issue.u_regfile.REGFILE.x24_s8_w ;
  wire [31:0] \u_issue.u_regfile.REGFILE.x25_s9_w ;
  wire [31:0] \u_issue.u_regfile.REGFILE.x26_s10_w ;
  wire [31:0] \u_issue.u_regfile.REGFILE.x27_s11_w ;
  wire [31:0] \u_issue.u_regfile.REGFILE.x28_t3_w ;
  wire [31:0] \u_issue.u_regfile.REGFILE.x29_t4_w ;
  wire [31:0] \u_issue.u_regfile.REGFILE.x2_sp_w ;
  wire [31:0] \u_issue.u_regfile.REGFILE.x30_t5_w ;
  wire [31:0] \u_issue.u_regfile.REGFILE.x31_t6_w ;
  wire [31:0] \u_issue.u_regfile.REGFILE.x3_gp_w ;
  wire [31:0] \u_issue.u_regfile.REGFILE.x4_tp_w ;
  wire [31:0] \u_issue.u_regfile.REGFILE.x5_t0_w ;
  wire [31:0] \u_issue.u_regfile.REGFILE.x6_t1_w ;
  wire [31:0] \u_issue.u_regfile.REGFILE.x7_t2_w ;
  wire [31:0] \u_issue.u_regfile.REGFILE.x8_s0_w ;
  wire [31:0] \u_issue.u_regfile.REGFILE.x9_s1_w ;
  wire \u_issue.u_regfile.clk_i ;
  wire [4:0] \u_issue.u_regfile.ra0_i ;
  wire [31:0] \u_issue.u_regfile.ra0_value_o ;
  wire [4:0] \u_issue.u_regfile.rb0_i ;
  wire [31:0] \u_issue.u_regfile.rb0_value_o ;
  wire [4:0] \u_issue.u_regfile.rd0_i ;
  wire [31:0] \u_issue.u_regfile.rd0_value_i ;
  wire \u_issue.u_regfile.rst_i ;
  wire \u_issue.writeback_div_valid_i ;
  wire [31:0] \u_issue.writeback_div_value_i ;
  wire [31:0] \u_issue.writeback_exec_value_i ;
  wire [5:0] \u_issue.writeback_mem_exception_i ;
  wire \u_issue.writeback_mem_valid_i ;
  wire [31:0] \u_issue.writeback_mem_value_i ;
  wire [31:0] \u_issue.writeback_mul_value_i ;
  wire [1:0] \u_lsu.addr_lsb_r ;
  wire \u_lsu.clk_i ;
  wire \u_lsu.complete_err_e2_w ;
  wire \u_lsu.complete_ok_e2_w ;
  wire \u_lsu.dcache_flush_w ;
  wire \u_lsu.dcache_invalidate_w ;
  wire \u_lsu.dcache_writeback_w ;
  wire \u_lsu.delay_lsu_e2_w ;
  wire \u_lsu.fault_load_align_w ;
  wire \u_lsu.fault_load_bus_w ;
  wire \u_lsu.fault_load_page_w ;
  wire \u_lsu.fault_store_align_w ;
  wire \u_lsu.fault_store_bus_w ;
  wire \u_lsu.fault_store_page_w ;
  wire \u_lsu.issue_lsu_e1_w ;
  wire \u_lsu.load_byte_r ;
  wire \u_lsu.load_half_r ;
  wire \u_lsu.load_inst_w ;
  wire \u_lsu.load_signed_inst_w ;
  wire \u_lsu.load_signed_r ;
  wire \u_lsu.mem_accept_i ;
  wire \u_lsu.mem_ack_i ;
  wire [31:0] \u_lsu.mem_addr_o ;
  reg [31:0] \u_lsu.mem_addr_q ;
  wire [31:0] \u_lsu.mem_addr_r ;
  wire \u_lsu.mem_cacheable_o ;
  reg \u_lsu.mem_cacheable_q ;
  wire [31:0] \u_lsu.mem_data_r ;
  wire [31:0] \u_lsu.mem_data_rd_i ;
  wire [31:0] \u_lsu.mem_data_wr_o ;
  reg [31:0] \u_lsu.mem_data_wr_q ;
  wire \u_lsu.mem_error_i ;
  wire \u_lsu.mem_flush_o ;
  reg \u_lsu.mem_flush_q ;
  wire \u_lsu.mem_invalidate_o ;
  reg \u_lsu.mem_invalidate_q ;
  reg \u_lsu.mem_load_q ;
  reg \u_lsu.mem_ls_q ;
  wire \u_lsu.mem_rd_o ;
  reg \u_lsu.mem_rd_q ;
  wire \u_lsu.mem_rd_r ;
  wire [10:0] \u_lsu.mem_resp_tag_i ;
  reg \u_lsu.mem_unaligned_e1_q ;
  reg \u_lsu.mem_unaligned_e2_q ;
  wire \u_lsu.mem_unaligned_r ;
  wire [3:0] \u_lsu.mem_wr_o ;
  reg [3:0] \u_lsu.mem_wr_q ;
  wire [3:0] \u_lsu.mem_wr_r ;
  wire \u_lsu.mem_writeback_o ;
  reg \u_lsu.mem_writeback_q ;
  reg \u_lsu.mem_xb_q ;
  reg \u_lsu.mem_xh_q ;
  wire [31:0] \u_lsu.opcode_opcode_i ;
  wire [31:0] \u_lsu.opcode_pc_i ;
  wire [4:0] \u_lsu.opcode_ra_idx_i ;
  wire [31:0] \u_lsu.opcode_ra_operand_i ;
  wire [4:0] \u_lsu.opcode_rb_idx_i ;
  wire [31:0] \u_lsu.opcode_rb_operand_i ;
  wire [4:0] \u_lsu.opcode_rd_idx_i ;
  wire \u_lsu.opcode_valid_i ;
  reg \u_lsu.pending_lsu_e2_q ;
  wire \u_lsu.req_lb_w ;
  wire \u_lsu.req_lh_w ;
  wire \u_lsu.req_sb_w ;
  wire \u_lsu.req_sh_lh_w ;
  wire \u_lsu.req_sh_w ;
  wire \u_lsu.req_sw_lw_w ;
  wire [31:0] \u_lsu.resp_addr_w ;
  wire \u_lsu.resp_byte_w ;
  wire \u_lsu.resp_half_w ;
  wire \u_lsu.resp_load_w ;
  wire \u_lsu.resp_signed_w ;
  wire \u_lsu.rst_i ;
  wire \u_lsu.stall_o ;
  wire \u_lsu.u_lsu_request.accept_o ;
  wire \u_lsu.u_lsu_request.clk_i ;
  reg [1:0] \u_lsu.u_lsu_request.count_q ;
  wire [35:0] \u_lsu.u_lsu_request.data_in_i ;
  wire [35:0] \u_lsu.u_lsu_request.data_out_o ;
  wire \u_lsu.u_lsu_request.pop_i ;
  wire \u_lsu.u_lsu_request.push_i ;
  reg [35:0] \u_lsu.u_lsu_request.ram_q[0] ;
  reg [35:0] \u_lsu.u_lsu_request.ram_q[1] ;
  reg \u_lsu.u_lsu_request.rd_ptr_q ;
  wire \u_lsu.u_lsu_request.rst_i ;
  wire \u_lsu.u_lsu_request.valid_o ;
  reg \u_lsu.u_lsu_request.wr_ptr_q ;
  wire [31:0] \u_lsu.wb_result_r ;
  wire [5:0] \u_lsu.writeback_exception_o ;
  wire \u_lsu.writeback_valid_o ;
  wire [31:0] \u_lsu.writeback_value_o ;
  wire \u_mmu.clk_i ;
  wire \u_mmu.fetch_in_accept_o ;
  wire \u_mmu.fetch_in_error_o ;
  wire \u_mmu.fetch_in_flush_i ;
  wire [31:0] \u_mmu.fetch_in_inst_o ;
  wire [31:0] \u_mmu.fetch_in_pc_i ;
  wire \u_mmu.fetch_in_rd_i ;
  wire \u_mmu.fetch_in_valid_o ;
  wire \u_mmu.fetch_out_accept_i ;
  wire \u_mmu.fetch_out_error_i ;
  wire \u_mmu.fetch_out_flush_o ;
  wire [31:0] \u_mmu.fetch_out_inst_i ;
  wire [31:0] \u_mmu.fetch_out_pc_o ;
  wire \u_mmu.fetch_out_rd_o ;
  wire \u_mmu.fetch_out_valid_i ;
  wire \u_mmu.lsu_in_accept_o ;
  wire \u_mmu.lsu_in_ack_o ;
  wire [31:0] \u_mmu.lsu_in_addr_i ;
  wire \u_mmu.lsu_in_cacheable_i ;
  wire [31:0] \u_mmu.lsu_in_data_rd_o ;
  wire [31:0] \u_mmu.lsu_in_data_wr_i ;
  wire \u_mmu.lsu_in_error_o ;
  wire \u_mmu.lsu_in_flush_i ;
  wire \u_mmu.lsu_in_invalidate_i ;
  wire \u_mmu.lsu_in_rd_i ;
  wire [10:0] \u_mmu.lsu_in_resp_tag_o ;
  wire [3:0] \u_mmu.lsu_in_wr_i ;
  wire \u_mmu.lsu_in_writeback_i ;
  wire \u_mmu.lsu_out_accept_i ;
  wire \u_mmu.lsu_out_ack_i ;
  wire [31:0] \u_mmu.lsu_out_addr_o ;
  wire \u_mmu.lsu_out_cacheable_o ;
  wire [31:0] \u_mmu.lsu_out_data_rd_i ;
  wire [31:0] \u_mmu.lsu_out_data_wr_o ;
  wire \u_mmu.lsu_out_error_i ;
  wire \u_mmu.lsu_out_flush_o ;
  wire \u_mmu.lsu_out_invalidate_o ;
  wire \u_mmu.lsu_out_rd_o ;
  wire [10:0] \u_mmu.lsu_out_resp_tag_i ;
  wire [3:0] \u_mmu.lsu_out_wr_o ;
  wire \u_mmu.lsu_out_writeback_o ;
  wire \u_mmu.mxr_i ;
  wire \u_mmu.rst_i ;
  wire [31:0] \u_mmu.satp_i ;
  wire \u_mmu.sum_i ;
  wire \u_mul.clk_i ;
  wire \u_mul.hold_i ;
  reg \u_mul.mulhi_sel_e1_q ;
  wire \u_mul.mult_inst_w ;
  wire [63:0] \u_mul.mult_result_w ;
  wire [31:0] \u_mul.opcode_opcode_i ;
  wire [31:0] \u_mul.opcode_pc_i ;
  wire [4:0] \u_mul.opcode_ra_idx_i ;
  wire [31:0] \u_mul.opcode_ra_operand_i ;
  wire [4:0] \u_mul.opcode_rb_idx_i ;
  wire [31:0] \u_mul.opcode_rb_operand_i ;
  wire [4:0] \u_mul.opcode_rd_idx_i ;
  wire \u_mul.opcode_valid_i ;
  reg [32:0] \u_mul.operand_a_e1_q ;
  wire [32:0] \u_mul.operand_a_r ;
  reg [32:0] \u_mul.operand_b_e1_q ;
  wire [32:0] \u_mul.operand_b_r ;
  reg [31:0] \u_mul.result_e2_q ;
  wire [31:0] \u_mul.result_r ;
  wire \u_mul.rst_i ;
  wire [31:0] \u_mul.writeback_value_o ;
  wire writeback_div_valid_w;
  wire [31:0] writeback_div_value_w;
  wire [31:0] writeback_exec_value_w;
  wire [5:0] writeback_mem_exception_w;
  wire writeback_mem_valid_w;
  wire [31:0] writeback_mem_value_w;
  wire [31:0] writeback_mul_value_w;
  assign _0000_ = 1'h0 == 1'h0;
  assign _0001_ = 1'h1 == 1'h0;
  assign _0002_ = \u_lsu.u_lsu_request.wr_ptr_q  == 1'h0;
  assign _0003_ = 1'h0 == 1'h1;
  assign _0004_ = 1'h1 == 1'h1;
  assign _0005_ = \u_lsu.u_lsu_request.wr_ptr_q  == 1'h1;
  assign \u_lsu.u_lsu_request.data_out_o  = \u_lsu.u_lsu_request.rd_ptr_q  ? \u_lsu.u_lsu_request.ram_q[1]  : \u_lsu.u_lsu_request.ram_q[0] ;
  assign _0006_ = _0000_ & _1253_[35];
  assign _0007_ = _0001_ & _1253_[35];
  assign _0008_ = _0002_ & _1254_[35];
  assign _0009_ = _0003_ & _1253_[35];
  assign _0010_ = _0004_ & _1253_[35];
  assign _0011_ = _0005_ & _1254_[35];
  assign _0012_ = _0006_ ? 36'h000000000 : \u_lsu.u_lsu_request.ram_q[0] ;
  assign _0013_ = _0007_ ? 36'h000000000 : _0012_;
  assign _0014_ = _0008_ ? { \u_lsu.mem_addr_q , \u_lsu.mem_ls_q , \u_lsu.mem_xh_q , \u_lsu.mem_xb_q , \u_lsu.mem_load_q  } : _0013_;
  assign _0015_ = _0009_ ? 36'h000000000 : \u_lsu.u_lsu_request.ram_q[1] ;
  assign _0016_ = _0010_ ? 36'h000000000 : _0015_;
  assign _0017_ = _0011_ ? { \u_lsu.mem_addr_q , \u_lsu.mem_ls_q , \u_lsu.mem_xh_q , \u_lsu.mem_xb_q , \u_lsu.mem_load_q  } : _0016_;
  always @(posedge clk_i)
      \u_lsu.u_lsu_request.ram_q[0]  <= _0014_;
  always @(posedge clk_i)
      \u_lsu.u_lsu_request.ram_q[1]  <= _0017_;
  assign _0027_ = 5'h18 + \u_csr.u_csrfile.csr_mpriv_q ;
  assign _0028_ = \u_csr.opcode_opcode_i  & 15'h707f;
  assign _0029_ = \u_csr.opcode_opcode_i  & 32'hfe007fff;
  assign _0030_ = \u_csr.opcode_opcode_i  & 32'hffffffff;
  assign _0031_ = \u_csr.opcode_opcode_i  & 32'hdfffffff;
  assign _0032_ = \u_csr.csr_rdata_w  & _0053_;
  assign _0033_ = _0078_ & _0054_;
  assign _0034_ = _0028_ == 13'h1073;
  assign _0035_ = _0028_ == 14'h2073;
  assign _0036_ = _0028_ == 14'h3073;
  assign _0037_ = _0028_ == 15'h5073;
  assign _0038_ = _0028_ == 15'h6073;
  assign _0039_ = _0028_ == 15'h7073;
  assign _0040_ = _0029_ == 29'h12000073;
  assign _0041_ = _0028_ == 13'h100f;
  assign _0042_ = \u_csr.opcode_opcode_i [31:20] == 9'h180;
  assign _0043_ = _0030_ == 7'h73;
  assign _0044_ = _0031_ == 29'h10200073;
  assign _0045_ = _0030_ == 21'h100073;
  assign \u_csr.csrrw_w  = \u_csr.opcode_valid_i  && _0034_;
  assign \u_csr.csrrs_w  = \u_csr.opcode_valid_i  && _0035_;
  assign \u_csr.csrrc_w  = \u_csr.opcode_valid_i  && _0036_;
  assign \u_csr.csrrwi_w  = \u_csr.opcode_valid_i  && _0037_;
  assign \u_csr.csrrsi_w  = \u_csr.opcode_valid_i  && _0038_;
  assign \u_csr.csrrci_w  = \u_csr.opcode_valid_i  && _0039_;
  assign \u_csr.sfence_w  = \u_csr.opcode_valid_i  && _0040_;
  assign \u_csr.ifence_w  = \u_csr.opcode_valid_i  && _0041_;
  assign _0046_ = \u_csr.opcode_valid_i  && _0048_;
  assign _0047_ = _0046_ && \u_csr.csr_write_r ;
  assign \u_csr.satp_update_w  = _0047_ && _0042_;
  assign _0049_ = \u_csr.set_r  && \u_csr.clr_r ;
  assign _0048_ = \u_csr.set_r  || \u_csr.clr_r ;
  assign _0050_ = \u_csr.satp_update_w  || \u_csr.ifence_w ;
  assign _0051_ = _0050_ || \u_csr.sfence_w ;
  assign _0052_ = | \u_csr.opcode_opcode_i [19:15];
  assign _0053_ = ~ \u_csr.data_r ;
  assign _0054_ = ~ \u_csr.interrupt_inhibit_i ;
  assign _0055_ = \u_csr.csrrw_w  | \u_csr.csrrs_w ;
  assign _0056_ = _0055_ | \u_csr.csrrwi_w ;
  assign \u_csr.set_r  = _0056_ | \u_csr.csrrsi_w ;
  assign _0057_ = \u_csr.csrrw_w  | \u_csr.csrrc_w ;
  assign _0058_ = _0057_ | \u_csr.csrrwi_w ;
  assign \u_csr.clr_r  = _0058_ | \u_csr.csrrci_w ;
  assign _0059_ = _0052_ | \u_csr.csrrw_w ;
  assign \u_csr.csr_write_r  = _0059_ | \u_csr.csrrwi_w ;
  assign _0060_ = \u_csr.csrrwi_w  | \u_csr.csrrsi_w ;
  assign _0061_ = _0060_ | \u_csr.csrrci_w ;
  assign _0062_ = \u_csr.csr_rdata_w  | \u_csr.data_r ;
  always @(posedge clk_i)
      \u_csr.branch_q  <= _0018_;
  always @(posedge clk_i)
      \u_csr.branch_target_q  <= _0019_;
  always @(posedge clk_i)
      \u_csr.reset_q  <= _0025_;
  always @(posedge clk_i)
      \u_csr.ifence_q  <= _0022_;
  always @(posedge clk_i)
      \u_csr.take_interrupt_q  <= _0026_;
  always @(posedge clk_i)
      \u_csr.rd_valid_e1_q  <= _0024_;
  always @(posedge clk_i)
      \u_csr.rd_result_e1_q  <= _0023_;
  always @(posedge clk_i)
      \u_csr.csr_wdata_e1_q  <= _0020_;
  always @(posedge clk_i)
      \u_csr.exception_e1_q  <= _0021_;
  assign _0025_ = rst_i ? 1'h1 : 1'h0;
  assign _0063_ = \u_csr.reset_q  ? reset_vector_i : \u_csr.csr_target_w ;
  assign _0019_ = rst_i ? 32'h00000000 : _0063_;
  assign _0064_ = \u_csr.reset_q  ? 1'h1 : \u_csr.csr_branch_w ;
  assign _0018_ = rst_i ? 1'h0 : _0064_;
  assign _0022_ = rst_i ? 1'h0 : \u_csr.ifence_w ;
  assign _0026_ = rst_i ? 1'h0 : _0033_;
  assign _0065_ = _0051_ ? 6'h31 : 6'h00;
  assign _0066_ = \u_csr.opcode_invalid_i  ? 6'h12 : _0065_;
  assign _0067_ = _0045_ ? 6'h13 : _0066_;
  assign _0068_ = _0044_ ? 6'h30 : _0067_;
  assign _0069_ = _0043_ ? _0027_ : _0068_;
  assign _0070_ = \u_csr.opcode_valid_i  ? _0069_ : 6'h00;
  assign _0021_ = rst_i ? 6'h00 : _0070_;
  assign _0071_ = \u_csr.clr_r  ? _0032_ : \u_csr.csr_wdata_e1_q ;
  assign _0072_ = \u_csr.set_r  ? _0062_ : _0071_;
  assign _0073_ = _0049_ ? \u_csr.data_r  : _0072_;
  assign _0074_ = \u_csr.opcode_valid_i  ? _0073_ : 32'h00000000;
  assign _0020_ = rst_i ? 32'h00000000 : _0074_;
  assign _0075_ = \u_csr.opcode_invalid_i  ? \u_csr.opcode_opcode_i  : \u_csr.csr_rdata_w ;
  assign _0076_ = \u_csr.opcode_valid_i  ? _0075_ : 32'h00000000;
  assign _0023_ = rst_i ? 32'h00000000 : _0076_;
  assign _0077_ = \u_csr.opcode_valid_i  ? _0048_ : 1'h0;
  assign _0024_ = rst_i ? 1'h0 : _0077_;
  assign _0078_ = | { \u_csr.interrupt_w [0], \u_csr.interrupt_w [1], \u_csr.interrupt_w [2], \u_csr.interrupt_w [3], \u_csr.interrupt_w [4], \u_csr.interrupt_w [5], \u_csr.interrupt_w [6], \u_csr.interrupt_w [7], \u_csr.interrupt_w [8], \u_csr.interrupt_w [9], \u_csr.interrupt_w [10], \u_csr.interrupt_w [11], \u_csr.interrupt_w [12], \u_csr.interrupt_w [13], \u_csr.interrupt_w [14], \u_csr.interrupt_w [15], \u_csr.interrupt_w [16], \u_csr.interrupt_w [17], \u_csr.interrupt_w [18], \u_csr.interrupt_w [19], \u_csr.interrupt_w [20], \u_csr.interrupt_w [21], \u_csr.interrupt_w [22], \u_csr.interrupt_w [23], \u_csr.interrupt_w [24], \u_csr.interrupt_w [25], \u_csr.interrupt_w [26], \u_csr.interrupt_w [27], \u_csr.interrupt_w [28], \u_csr.interrupt_w [29], \u_csr.interrupt_w [30], \u_csr.interrupt_w [31] };
  assign \u_csr.data_r  = _0061_ ? { 27'h0000000, \u_csr.opcode_opcode_i [19:15] } : \u_csr.opcode_ra_operand_i ;
  assign \u_csr.u_csrfile.csr_waddr_i  = \u_issue.u_pipe_ctrl.csr_wr_wb_q  ? \u_issue.u_pipe_ctrl.opcode_wb_q [31:20] : 12'h000;
  assign \u_csr.u_csrfile.csr_mcycle_r  = \u_csr.u_csrfile.csr_mcycle_q  + 1'h1;
  assign _0153_ = \u_issue.u_pipe_ctrl.pc_wb_q  + 3'h4;
  assign \u_csr.u_csrfile.irq_pending_r  = \u_csr.u_csrfile.csr_mip_q  & \u_csr.u_csrfile.csr_mie_q ;
  assign _0154_ = \u_csr.u_csrfile.csr_mscratch_q  & 32'hffffffff;
  assign _0155_ = \u_csr.u_csrfile.csr_mepc_q  & 32'hffffffff;
  assign _0156_ = \u_csr.u_csrfile.csr_mtvec_q  & 32'hffffffff;
  assign _0157_ = \u_csr.u_csrfile.csr_mcause_q  & 32'h8000000f;
  assign _0158_ = \u_csr.u_csrfile.csr_mtval_q  & 32'hffffffff;
  assign _0159_ = \u_csr.u_csrfile.csr_sr_q  & 32'hffffffff;
  assign _0160_ = \u_csr.u_csrfile.csr_mip_q  & 12'haaa;
  assign _0161_ = \u_csr.u_csrfile.csr_mie_q  & 12'haaa;
  assign _0162_ = \u_issue.u_pipe_ctrl.exception_wb_q  & 6'h30;
  assign _0163_ = \u_issue.u_pipe_ctrl.csr_wdata_wb_q  & 32'hffffffff;
  assign _0164_ = \u_issue.u_pipe_ctrl.csr_wdata_wb_q  & 32'h8000000f;
  assign _0165_ = \u_issue.u_pipe_ctrl.csr_wdata_wb_q  & 12'haaa;
  assign _0166_ = \u_csr.u_csrfile.csr_sr_q  & 32'hfffbfecc;
  assign _0167_ = \u_issue.u_pipe_ctrl.csr_wdata_wb_q  & 19'h40133;
  assign _0168_ = \u_csr.u_csrfile.csr_mip_q  & 32'hfffffddd;
  assign _0169_ = \u_issue.u_pipe_ctrl.csr_wdata_wb_q  & 10'h222;
  assign _0170_ = \u_csr.u_csrfile.csr_mie_q  & 32'hfffffddd;
  assign _0171_ = \u_csr.opcode_opcode_i [31:20] == 10'h344;
  assign _0172_ = \u_csr.opcode_opcode_i [31:20] == 9'h144;
  assign _0173_ = \u_csr.u_csrfile.csr_waddr_i  == 10'h344;
  assign _0174_ = \u_csr.u_csrfile.csr_waddr_i  == 9'h144;
  assign \u_csr.u_csrfile.is_exception_w  = _0162_ == 5'h10;
  assign _0175_ = _0162_ == 6'h20;
  assign _0176_ = \u_csr.u_csrfile.irq_priv_q  == 2'h3;
  assign _0177_ = \u_csr.u_csrfile.csr_mpriv_q  == 1'h1;
  assign _0178_ = \u_issue.u_pipe_ctrl.exception_wb_q  == 6'h30;
  assign _0179_ = \u_csr.u_csrfile.csr_mpriv_q  == 2'h3;
  assign _0180_ = \u_csr.u_csrfile.csr_mcycle_q  == \u_csr.u_csrfile.csr_mtimecmp_q ;
  assign _0181_ = \u_issue.u_pipe_ctrl.exception_wb_q  == 6'h20;
  assign _0182_ = \u_issue.u_pipe_ctrl.exception_wb_q  == 6'h31;
  assign _0183_ = \u_csr.opcode_valid_i  && _0171_;
  assign _0184_ = \u_csr.opcode_valid_i  && _0172_;
  assign _0185_ = intr_i && \u_csr.u_csrfile.csr_mideleg_q [11];
  assign _0186_ = intr_i && _0193_;
  assign _0187_ = 1'h0 && \u_csr.u_csrfile.csr_mideleg_q [7];
  assign _0188_ = 1'h0 && _0194_;
  assign _0189_ = $signed(32'h00000001) && _0180_;
  assign _0190_ = _0183_ || _0184_;
  assign _0191_ = _0173_ || _0174_;
  assign _0192_ = _0191_ || _0229_;
  assign _0193_ = ~ \u_csr.u_csrfile.csr_mideleg_q [11];
  assign _0194_ = ~ \u_csr.u_csrfile.csr_mideleg_q [7];
  assign _0195_ = _0183_ | _0184_;
  assign \u_csr.u_csrfile.buffer_mip_w  = _0195_ | \u_csr.u_csrfile.csr_mip_upd_q ;
  assign _0196_ = _0166_ | _0167_;
  assign _0197_ = _0168_ | _0169_;
  assign _0198_ = _0170_ | _0169_;
  assign \u_csr.u_csrfile.csr_mip_r  = _0098_ | { \u_csr.u_csrfile.csr_mip_next_q [31:12], \u_csr.u_csrfile.csr_mip_next_r [11], \u_csr.u_csrfile.csr_mip_next_q [10], \u_csr.u_csrfile.csr_mip_next_r [9], \u_csr.u_csrfile.csr_mip_next_q [8], \u_csr.u_csrfile.csr_mip_next_r [7], \u_csr.u_csrfile.csr_mip_next_q [6], \u_csr.u_csrfile.csr_mip_next_r [5], \u_csr.u_csrfile.csr_mip_next_q [4:0] };
  always @(posedge clk_i)
      \u_csr.u_csrfile.csr_mepc_q  <= _0081_;
  always @(posedge clk_i)
      \u_csr.u_csrfile.csr_mcause_q  <= _0079_;
  always @(posedge clk_i)
      \u_csr.u_csrfile.csr_sr_q  <= _0091_;
  always @(posedge clk_i)
      \u_csr.u_csrfile.csr_mtvec_q  <= _0090_;
  always @(posedge clk_i)
      \u_csr.u_csrfile.csr_mip_q  <= _0084_;
  always @(posedge clk_i)
      \u_csr.u_csrfile.csr_mie_q  <= _0082_;
  always @(posedge clk_i)
      \u_csr.u_csrfile.csr_mpriv_q  <= 2'h3;
  always @(posedge clk_i)
      \u_csr.u_csrfile.csr_mcycle_q  <= _0080_;
  always @(posedge clk_i)
      \u_csr.u_csrfile.csr_mscratch_q  <= _0086_;
  always @(posedge clk_i)
      \u_csr.u_csrfile.csr_mtval_q  <= _0089_;
  always @(posedge clk_i)
      \u_csr.u_csrfile.csr_mtimecmp_q  <= _0088_;
  always @(posedge clk_i)
      \u_csr.u_csrfile.csr_mtime_ie_q  <= _0087_;
  always @(posedge clk_i)
      \u_csr.u_csrfile.csr_mideleg_q  <= 32'h00000000;
  always @(posedge clk_i)
      \u_csr.u_csrfile.csr_mip_next_q  <= _0083_;
  always @(posedge clk_i)
      \u_csr.u_csrfile.csr_mip_upd_q  <= _0085_;
  always @(posedge clk_i)
      \u_csr.u_csrfile.irq_priv_q  <= _0092_;
  assign _0151_ = _0199_ ? _0164_ : \u_csr.u_csrfile.csr_mcause_q ;
  assign _0199_ = \u_csr.u_csrfile.csr_waddr_i  == 10'h342;
  assign _0142_ = _0200_ ? _0163_ : \u_csr.u_csrfile.csr_mepc_q ;
  assign _0200_ = \u_csr.u_csrfile.csr_waddr_i  == 10'h341;
  assign _0096_[31:13] = \u_csr.u_csrfile.is_exception_w  ? \u_csr.u_csrfile.csr_sr_q [31:13] : _0097_[31:13];
  assign _0096_[10:8] = \u_csr.u_csrfile.is_exception_w  ? \u_csr.u_csrfile.csr_sr_q [10:8] : _0097_[10:8];
  assign _0096_[6:4] = \u_csr.u_csrfile.is_exception_w  ? \u_csr.u_csrfile.csr_sr_q [6:4] : _0097_[6:4];
  assign _0096_[2:0] = \u_csr.u_csrfile.is_exception_w  ? \u_csr.u_csrfile.csr_sr_q [2:0] : _0097_[2:0];
  assign _0145_ = \u_csr.u_csrfile.is_exception_w  ? { 28'h0000000, \u_issue.u_pipe_ctrl.exception_wb_q [3:0] } : _0151_;
  assign _0129_ = \u_csr.u_csrfile.is_exception_w  ? _0143_ : _0147_;
  assign _0127_ = \u_csr.u_csrfile.is_exception_w  ? \u_issue.u_pipe_ctrl.pc_wb_q  : _0142_;
  assign _0096_[3] = \u_csr.u_csrfile.is_exception_w  ? 1'h0 : _0097_[3];
  assign _0096_[12:11] = \u_csr.u_csrfile.is_exception_w  ? \u_csr.u_csrfile.csr_mpriv_q  : _0097_[12:11];
  assign _0096_[7] = \u_csr.u_csrfile.is_exception_w  ? \u_csr.u_csrfile.csr_sr_q [3] : _0097_[7];
  assign _0119_ = \u_csr.u_csrfile.is_exception_w  ? \u_csr.u_csrfile.csr_mtime_ie_q  : _0135_;
  assign _0120_ = \u_csr.u_csrfile.is_exception_w  ? \u_csr.u_csrfile.csr_mtimecmp_q  : _0136_;
  assign _0118_ = \u_csr.u_csrfile.is_exception_w  ? \u_csr.u_csrfile.csr_mscratch_q  : _0134_;
  assign _0115_ = \u_csr.u_csrfile.is_exception_w  ? \u_csr.u_csrfile.csr_mie_q  : _0132_;
  assign _0117_ = \u_csr.u_csrfile.is_exception_w  ? \u_csr.u_csrfile.csr_mip_q  : _0133_;
  assign _0122_ = \u_csr.u_csrfile.is_exception_w  ? \u_csr.u_csrfile.csr_mtvec_q  : _0137_;
  function [31:0] _1487_;
    input [31:0] a;
    input [63:0] b;
    input [1:0] s;
    casez (s) // synopsys parallel_case
      2'b?1:
        _1487_ = b[31:0];
      2'b1?:
        _1487_ = b[63:32];
      default:
        _1487_ = a;
    endcase
  endfunction
  assign _0143_ = _1487_(32'h00000000, { \u_issue.u_pipe_ctrl.pc_wb_q , \u_issue.u_pipe_ctrl.result_wb_q  }, { _0204_, _0202_ });
  assign _0202_ = | { _0201_[0], _0201_[1], _0201_[2], _0201_[3], _0201_[4], _0201_[5], _0201_[6] };
  assign _0201_[0] = \u_issue.u_pipe_ctrl.exception_wb_q  == 5'h12;
  assign _0201_[1] = \u_issue.u_pipe_ctrl.exception_wb_q  == 5'h14;
  assign _0201_[2] = \u_issue.u_pipe_ctrl.exception_wb_q  == 5'h15;
  assign _0201_[3] = \u_issue.u_pipe_ctrl.exception_wb_q  == 5'h16;
  assign _0201_[4] = \u_issue.u_pipe_ctrl.exception_wb_q  == 5'h17;
  assign _0201_[5] = \u_issue.u_pipe_ctrl.exception_wb_q  == 5'h1d;
  assign _0201_[6] = \u_issue.u_pipe_ctrl.exception_wb_q  == 5'h1f;
  assign _0204_ = | { _0203_[0], _0203_[1], _0203_[2] };
  assign _0203_[0] = \u_issue.u_pipe_ctrl.exception_wb_q  == 5'h10;
  assign _0203_[1] = \u_issue.u_pipe_ctrl.exception_wb_q  == 5'h11;
  assign _0203_[2] = \u_issue.u_pipe_ctrl.exception_wb_q  == 5'h1c;
  assign _0148_[31:13] = _0178_ ? \u_csr.u_csrfile.csr_sr_q [31:13] : _0096_[31:13];
  assign _0148_[10:9] = _0178_ ? \u_csr.u_csrfile.csr_sr_q [10:9] : _0096_[10:9];
  assign _0148_[6] = _0178_ ? \u_csr.u_csrfile.csr_sr_q [6] : _0096_[6];
  assign _0148_[4] = _0178_ ? \u_csr.u_csrfile.csr_sr_q [4] : _0096_[4];
  assign _0148_[2] = _0178_ ? \u_csr.u_csrfile.csr_sr_q [2] : _0096_[2];
  assign _0148_[0] = _0178_ ? \u_csr.u_csrfile.csr_sr_q [0] : _0096_[0];
  assign _0094_[0] = _0179_ ? 1'h1 : \u_csr.u_csrfile.csr_sr_q [7];
  assign _0152_ = _0179_ ? \u_csr.u_csrfile.csr_sr_q [7] : \u_csr.u_csrfile.csr_sr_q [3];
  assign _0094_[1] = _0179_ ? \u_csr.u_csrfile.csr_sr_q [8] : 1'h0;
  assign _0093_ = _0179_ ? \u_csr.u_csrfile.csr_sr_q [5] : 1'h1;
  assign _0150_ = _0179_ ? \u_csr.u_csrfile.csr_sr_q [1] : \u_csr.u_csrfile.csr_sr_q [5];
  assign _0148_[12:11] = _0178_ ? _0095_ : _0096_[12:11];
  assign _0148_[8:7] = _0178_ ? _0094_ : _0096_[8:7];
  assign _0148_[5] = _0178_ ? _0093_ : _0096_[5];
  assign _0148_[3] = _0178_ ? _0152_ : _0096_[3];
  assign _0148_[1] = _0178_ ? _0150_ : _0096_[1];
  assign _0107_ = _0178_ ? \u_csr.u_csrfile.csr_mtime_ie_q  : _0119_;
  assign _0108_ = _0178_ ? \u_csr.u_csrfile.csr_mtimecmp_q  : _0120_;
  assign _0106_ = _0178_ ? \u_csr.u_csrfile.csr_mscratch_q  : _0118_;
  assign _0104_ = _0178_ ? \u_csr.u_csrfile.csr_mie_q  : _0115_;
  assign _0105_ = _0178_ ? \u_csr.u_csrfile.csr_mip_q  : _0117_;
  assign _0110_ = _0178_ ? \u_csr.u_csrfile.csr_mtvec_q  : _0122_;
  assign _0095_ = _0179_ ? 2'h0 : \u_csr.u_csrfile.csr_sr_q [12:11];
  assign _0121_ = _0178_ ? \u_csr.u_csrfile.csr_mtval_q  : _0129_;
  assign _0141_ = _0178_ ? \u_csr.u_csrfile.csr_mcause_q  : _0145_;
  assign _0114_ = _0178_ ? \u_csr.u_csrfile.csr_mepc_q  : _0127_;
  assign \u_csr.u_csrfile.csr_sr_r [31:13] = _0175_ ? \u_csr.u_csrfile.csr_sr_q [31:13] : _0148_[31:13];
  assign \u_csr.u_csrfile.csr_sr_r [10:9] = _0175_ ? \u_csr.u_csrfile.csr_sr_q [10:9] : _0148_[10:9];
  assign \u_csr.u_csrfile.csr_sr_r [6] = _0175_ ? \u_csr.u_csrfile.csr_sr_q [6] : _0148_[6];
  assign \u_csr.u_csrfile.csr_sr_r [4] = _0175_ ? \u_csr.u_csrfile.csr_sr_q [4] : _0148_[4];
  assign \u_csr.u_csrfile.csr_sr_r [2] = _0175_ ? \u_csr.u_csrfile.csr_sr_q [2] : _0148_[2];
  assign \u_csr.u_csrfile.csr_sr_r [0] = _0175_ ? \u_csr.u_csrfile.csr_sr_q [0] : _0148_[0];
  assign _0131_ = \u_csr.interrupt_w [11] ? 32'h8000000b : \u_csr.u_csrfile.csr_mcause_q ;
  assign _0126_ = \u_csr.interrupt_w [7] ? 32'h80000007 : _0131_;
  assign _0113_ = \u_csr.interrupt_w [3] ? 32'h80000003 : _0126_;
  assign _0102_ = _0176_ ? _0113_ : \u_csr.u_csrfile.csr_mcause_q ;
  assign _0109_ = _0176_ ? 32'h00000000 : \u_csr.u_csrfile.csr_mtval_q ;
  assign _0103_ = _0176_ ? \u_issue.u_pipe_ctrl.pc_wb_q  : \u_csr.u_csrfile.csr_mepc_q ;
  assign _0123_ = _0176_ ? 1'h0 : \u_csr.u_csrfile.csr_sr_q [3];
  assign _0144_ = _0176_ ? \u_csr.u_csrfile.csr_mpriv_q  : \u_csr.u_csrfile.csr_sr_q [12:11];
  assign _0138_[0] = _0176_ ? \u_csr.u_csrfile.csr_sr_q [3] : \u_csr.u_csrfile.csr_sr_q [7];
  assign _0138_[1] = _0176_ ? \u_csr.u_csrfile.csr_sr_q [8] : _0177_;
  assign _0130_ = _0176_ ? \u_csr.u_csrfile.csr_sr_q [5] : \u_csr.u_csrfile.csr_sr_q [1];
  assign _0111_ = _0176_ ? \u_csr.u_csrfile.csr_sr_q [1] : 1'h0;
  assign \u_csr.u_csrfile.csr_sr_r [12:11] = _0175_ ? _0144_ : _0148_[12:11];
  assign \u_csr.u_csrfile.csr_sr_r [8:7] = _0175_ ? _0138_ : _0148_[8:7];
  assign \u_csr.u_csrfile.csr_sr_r [5] = _0175_ ? _0130_ : _0148_[5];
  assign \u_csr.u_csrfile.csr_sr_r [3] = _0175_ ? _0123_ : _0148_[3];
  assign \u_csr.u_csrfile.csr_sr_r [1] = _0175_ ? _0111_ : _0148_[1];
  assign \u_csr.u_csrfile.csr_mtval_r  = _0175_ ? _0109_ : _0121_;
  assign \u_csr.u_csrfile.csr_mcause_r  = _0175_ ? _0102_ : _0141_;
  assign \u_csr.u_csrfile.csr_mepc_r  = _0175_ ? _0103_ : _0114_;
  assign _0099_ = _0175_ ? \u_csr.u_csrfile.csr_mtime_ie_q  : _0107_;
  assign \u_csr.u_csrfile.csr_mtimecmp_r  = _0175_ ? \u_csr.u_csrfile.csr_mtimecmp_q  : _0108_;
  assign \u_csr.u_csrfile.csr_mscratch_r  = _0175_ ? \u_csr.u_csrfile.csr_mscratch_q  : _0106_;
  assign \u_csr.u_csrfile.csr_mie_r  = _0175_ ? \u_csr.u_csrfile.csr_mie_q  : _0104_;
  assign _0098_ = _0175_ ? \u_csr.u_csrfile.csr_mip_q  : _0105_;
  assign \u_csr.u_csrfile.csr_mtvec_r  = _0175_ ? \u_csr.u_csrfile.csr_mtvec_q  : _0110_;
  function [31:0] _1558_;
    input [31:0] a;
    input [383:0] b;
    input [11:0] s;
    casez (s) // synopsys parallel_case
      12'b???????????1:
        _1558_ = b[31:0];
      12'b??????????1?:
        _1558_ = b[63:32];
      12'b?????????1??:
        _1558_ = b[95:64];
      12'b????????1???:
        _1558_ = b[127:96];
      12'b???????1????:
        _1558_ = b[159:128];
      12'b??????1?????:
        _1558_ = b[191:160];
      12'b?????1??????:
        _1558_ = b[223:192];
      12'b????1???????:
        _1558_ = b[255:224];
      12'b???1????????:
        _1558_ = b[287:256];
      12'b??1?????????:
        _1558_ = b[319:288];
      12'b?1??????????:
        _1558_ = b[351:320];
      12'b1???????????:
        _1558_ = b[383:352];
      default:
        _1558_ = a;
    endcase
  endfunction
  assign \u_csr.csr_rdata_w  = _1558_(32'h00000000, { _0154_, _0155_, _0156_, _0157_, _0158_, _0159_, _0160_, _0161_, \u_csr.u_csrfile.csr_mcycle_q , cpu_id_i, 32'h40001100, \u_csr.u_csrfile.csr_mtimecmp_q  }, { _0216_, _0215_, _0214_, _0213_, _0212_, _0211_, _0171_, _0210_, _0209_, _0207_, _0206_, _0205_ });
  assign _0205_ = \u_csr.opcode_opcode_i [31:20] == 11'h7c0;
  assign _0206_ = \u_csr.opcode_opcode_i [31:20] == 10'h301;
  assign _0207_ = \u_csr.opcode_opcode_i [31:20] == 12'hf14;
  assign _0209_ = | { _0208_[0], _0208_[1] };
  assign _0208_[0] = \u_csr.opcode_opcode_i [31:20] == 12'hc00;
  assign _0208_[1] = \u_csr.opcode_opcode_i [31:20] == 12'hc01;
  assign _0210_ = \u_csr.opcode_opcode_i [31:20] == 10'h304;
  assign _0211_ = \u_csr.opcode_opcode_i [31:20] == 10'h300;
  assign _0212_ = \u_csr.opcode_opcode_i [31:20] == 10'h343;
  assign _0213_ = \u_csr.opcode_opcode_i [31:20] == 10'h342;
  assign _0214_ = \u_csr.opcode_opcode_i [31:20] == 10'h305;
  assign _0215_ = \u_csr.opcode_opcode_i [31:20] == 10'h341;
  assign _0216_ = \u_csr.opcode_opcode_i [31:20] == 10'h340;
  assign _0217_ = _0192_ ? 1'h0 : \u_csr.u_csrfile.csr_mip_upd_q ;
  assign _0218_ = _0190_ ? 1'h1 : _0217_;
  assign _0085_ = rst_i ? 1'h0 : _0218_;
  assign _0219_ = _0220_ ? 2'h3 : \u_csr.u_csrfile.irq_priv_q ;
  assign _0092_ = rst_i ? 2'h3 : _0219_;
  assign _0140_ = _0182_ ? _0153_ : 32'h00000000;
  assign _0139_ = _0182_ ? 1'h1 : 1'h0;
  assign _0125_ = \u_csr.u_csrfile.is_exception_w  ? \u_csr.u_csrfile.csr_mtvec_q  : _0140_;
  assign _0124_ = \u_csr.u_csrfile.is_exception_w  ? 1'h1 : _0139_;
  assign _0112_ = _0179_ ? \u_csr.u_csrfile.csr_mepc_q  : \u_csr.u_csrfile.csr_mideleg_q ;
  assign _0101_ = _0178_ ? _0112_ : _0125_;
  assign _0100_ = _0178_ ? 1'h1 : _0124_;
  assign \u_csr.csr_target_w  = _0181_ ? _0231_ : _0101_;
  assign \u_csr.csr_branch_w  = _0181_ ? 1'h1 : _0100_;
  assign _0083_ = rst_i ? 32'h00000000 : _0230_;
  assign _0087_ = rst_i ? 1'h0 : \u_csr.u_csrfile.csr_mtime_ie_r ;
  assign _0088_ = rst_i ? 32'h00000000 : \u_csr.u_csrfile.csr_mtimecmp_r ;
  assign _0089_ = rst_i ? 32'h00000000 : \u_csr.u_csrfile.csr_mtval_r ;
  assign _0086_ = rst_i ? 32'h00000000 : \u_csr.u_csrfile.csr_mscratch_r ;
  assign _0080_ = rst_i ? 32'h00000000 : \u_csr.u_csrfile.csr_mcycle_r ;
  assign _0082_ = rst_i ? 32'h00000000 : \u_csr.u_csrfile.csr_mie_r ;
  assign _0084_ = rst_i ? 32'h00000000 : \u_csr.u_csrfile.csr_mip_r ;
  assign _0090_ = rst_i ? 32'h00000000 : \u_csr.u_csrfile.csr_mtvec_r ;
  assign _0091_ = rst_i ? 32'h00000000 : \u_csr.u_csrfile.csr_sr_r ;
  assign _0079_ = rst_i ? 32'h00000000 : \u_csr.u_csrfile.csr_mcause_r ;
  assign _0081_ = rst_i ? 32'h00000000 : \u_csr.u_csrfile.csr_mepc_r ;
  assign _0146_ = \u_csr.u_csrfile.csr_mideleg_q [7] ? \u_csr.u_csrfile.csr_mtime_ie_q  : _0116_;
  assign _0149_ = \u_csr.u_csrfile.csr_mideleg_q [7] ? _0128_ : \u_csr.u_csrfile.csr_mtime_ie_q ;
  assign \u_csr.u_csrfile.csr_mtime_ie_r  = _0189_ ? 1'h0 : _0099_;
  assign \u_csr.u_csrfile.csr_mip_next_r [7] = _0189_ ? _0149_ : _0128_;
  assign \u_csr.u_csrfile.csr_mip_next_r [5] = _0189_ ? _0146_ : _0116_;
  assign _0128_ = _0188_ ? 1'h1 : \u_csr.u_csrfile.csr_mip_next_q [7];
  assign _0116_ = _0187_ ? 1'h1 : \u_csr.u_csrfile.csr_mip_next_q [5];
  assign \u_csr.u_csrfile.csr_mip_next_r [11] = _0186_ ? 1'h1 : \u_csr.u_csrfile.csr_mip_next_q [11];
  assign \u_csr.u_csrfile.csr_mip_next_r [9] = _0185_ ? 1'h1 : \u_csr.u_csrfile.csr_mip_next_q [9];
  assign _0134_ = _0221_ ? _0163_ : \u_csr.u_csrfile.csr_mscratch_q ;
  assign _0221_ = \u_csr.u_csrfile.csr_waddr_i  == 10'h340;
  assign _0135_ = _0222_ ? 1'h1 : \u_csr.u_csrfile.csr_mtime_ie_q ;
  assign _0222_ = \u_csr.u_csrfile.csr_waddr_i  == 11'h7c0;
  assign _0136_ = _0222_ ? _0163_ : \u_csr.u_csrfile.csr_mtimecmp_q ;
  function [31:0] _1612_;
    input [31:0] a;
    input [63:0] b;
    input [1:0] s;
    casez (s) // synopsys parallel_case
      2'b?1:
        _1612_ = b[31:0];
      2'b1?:
        _1612_ = b[63:32];
      default:
        _1612_ = a;
    endcase
  endfunction
  assign _0132_ = _1612_(\u_csr.u_csrfile.csr_mie_q , { _0165_, _0198_ }, { _0224_, _0223_ });
  assign _0223_ = \u_csr.u_csrfile.csr_waddr_i  == 9'h104;
  assign _0224_ = \u_csr.u_csrfile.csr_waddr_i  == 10'h304;
  function [31:0] _1615_;
    input [31:0] a;
    input [63:0] b;
    input [1:0] s;
    casez (s) // synopsys parallel_case
      2'b?1:
        _1615_ = b[31:0];
      2'b1?:
        _1615_ = b[63:32];
      default:
        _1615_ = a;
    endcase
  endfunction
  assign _0133_ = _1615_(\u_csr.u_csrfile.csr_mip_q , { _0165_, _0197_ }, { _0173_, _0174_ });
  assign _0137_ = _0225_ ? _0163_ : \u_csr.u_csrfile.csr_mtvec_q ;
  assign _0225_ = \u_csr.u_csrfile.csr_waddr_i  == 10'h305;
  function [31:0] _1618_;
    input [31:0] a;
    input [63:0] b;
    input [1:0] s;
    casez (s) // synopsys parallel_case
      2'b?1:
        _1618_ = b[31:0];
      2'b1?:
        _1618_ = b[63:32];
      default:
        _1618_ = a;
    endcase
  endfunction
  assign _0097_ = _1618_(\u_csr.u_csrfile.csr_sr_q , { _0163_, _0196_ }, { _0227_, _0226_ });
  assign _0226_ = \u_csr.u_csrfile.csr_waddr_i  == 9'h100;
  assign _0227_ = \u_csr.u_csrfile.csr_waddr_i  == 10'h300;
  assign _0147_ = _0228_ ? _0163_ : \u_csr.u_csrfile.csr_mtval_q ;
  assign _0228_ = \u_csr.u_csrfile.csr_waddr_i  == 10'h343;
  assign _0220_ = | { \u_csr.interrupt_w [0], \u_csr.interrupt_w [1], \u_csr.interrupt_w [2], \u_csr.interrupt_w [3], \u_csr.interrupt_w [4], \u_csr.interrupt_w [5], \u_csr.interrupt_w [6], \u_csr.interrupt_w [7], \u_csr.interrupt_w [8], \u_csr.interrupt_w [9], \u_csr.interrupt_w [10], \u_csr.interrupt_w [11], \u_csr.interrupt_w [12], \u_csr.interrupt_w [13], \u_csr.interrupt_w [14], \u_csr.interrupt_w [15], \u_csr.interrupt_w [16], \u_csr.interrupt_w [17], \u_csr.interrupt_w [18], \u_csr.interrupt_w [19], \u_csr.interrupt_w [20], \u_csr.interrupt_w [21], \u_csr.interrupt_w [22], \u_csr.interrupt_w [23], \u_csr.interrupt_w [24], \u_csr.interrupt_w [25], \u_csr.interrupt_w [26], \u_csr.interrupt_w [27], \u_csr.interrupt_w [28], \u_csr.interrupt_w [29], \u_csr.interrupt_w [30], \u_csr.interrupt_w [31] };
  assign _0229_ = | { \u_issue.u_pipe_ctrl.exception_wb_q [0], \u_issue.u_pipe_ctrl.exception_wb_q [1], \u_issue.u_pipe_ctrl.exception_wb_q [2], \u_issue.u_pipe_ctrl.exception_wb_q [3], \u_issue.u_pipe_ctrl.exception_wb_q [4], \u_issue.u_pipe_ctrl.exception_wb_q [5] };
  assign \u_csr.interrupt_w  = \u_csr.u_csrfile.csr_sr_q [3] ? \u_csr.u_csrfile.irq_pending_r  : 32'h00000000;
  assign _0230_ = \u_csr.u_csrfile.buffer_mip_w  ? { \u_csr.u_csrfile.csr_mip_next_q [31:12], \u_csr.u_csrfile.csr_mip_next_r [11], \u_csr.u_csrfile.csr_mip_next_q [10], \u_csr.u_csrfile.csr_mip_next_r [9], \u_csr.u_csrfile.csr_mip_next_q [8], \u_csr.u_csrfile.csr_mip_next_r [7], \u_csr.u_csrfile.csr_mip_next_q [6], \u_csr.u_csrfile.csr_mip_next_r [5], \u_csr.u_csrfile.csr_mip_next_q [4:0] } : 32'h00000000;
  assign _0231_ = _0176_ ? \u_csr.u_csrfile.csr_mtvec_q  : \u_csr.u_csrfile.csr_mideleg_q ;
  assign \u_decode.u_dec.fetch_fault_i  = \u_decode.fetch_in_fault_page_i  | \u_decode.fetch_in_fault_fetch_i ;
  assign \u_csr.opcode_opcode_i  = \u_decode.u_dec.fetch_fault_i  ? 32'h00000000 : \u_decode.fetch_in_instr_i ;
  assign _0232_ = \u_csr.opcode_opcode_i  & 32'hffffffff;
  assign _0233_ = \u_csr.opcode_opcode_i  & 32'hdfffffff;
  assign _0234_ = \u_csr.opcode_opcode_i  & 15'h707f;
  assign _0235_ = \u_csr.opcode_opcode_i  & 32'hffff8fff;
  assign _0236_ = \u_csr.opcode_opcode_i  & 32'hfe007fff;
  assign _0237_ = \u_csr.opcode_opcode_i  & 32'hfe00707f;
  assign _0238_ = \u_csr.opcode_opcode_i  & 7'h7f;
  assign _0239_ = \u_csr.opcode_opcode_i  & 32'hfc00707f;
  assign _0240_ = _0232_ == 7'h73;
  assign _0241_ = _0232_ == 21'h100073;
  assign _0242_ = _0233_ == 29'h10200073;
  assign _0243_ = _0234_ == 13'h1073;
  assign _0244_ = _0234_ == 14'h2073;
  assign _0245_ = _0234_ == 14'h3073;
  assign _0246_ = _0234_ == 15'h5073;
  assign _0247_ = _0234_ == 15'h6073;
  assign _0248_ = _0234_ == 15'h7073;
  assign _0249_ = _0235_ == 29'h10500073;
  assign _0250_ = _0234_ == 4'hf;
  assign _0251_ = _0234_ == 13'h100f;
  assign _0252_ = _0236_ == 29'h12000073;
  assign _0253_ = _0237_ == 26'h2000033;
  assign _0254_ = _0237_ == 26'h2001033;
  assign _0255_ = _0237_ == 26'h2002033;
  assign _0256_ = _0237_ == 26'h2003033;
  assign _0257_ = _0237_ == 26'h2004033;
  assign _0258_ = _0237_ == 26'h2005033;
  assign _0259_ = _0237_ == 26'h2006033;
  assign _0260_ = _0237_ == 26'h2007033;
  assign _0261_ = _0234_ == 7'h67;
  assign _0262_ = _0238_ == 7'h6f;
  assign _0263_ = _0238_ == 6'h37;
  assign _0264_ = _0238_ == 5'h17;
  assign _0265_ = _0234_ == 5'h13;
  assign _0266_ = _0239_ == 13'h1013;
  assign _0267_ = _0234_ == 14'h2013;
  assign _0268_ = _0234_ == 14'h3013;
  assign _0269_ = _0234_ == 15'h4013;
  assign _0270_ = _0239_ == 15'h5013;
  assign _0271_ = _0239_ == 31'h40005013;
  assign _0272_ = _0234_ == 15'h6013;
  assign _0273_ = _0234_ == 15'h7013;
  assign _0274_ = _0237_ == 6'h33;
  assign _0275_ = _0237_ == 31'h40000033;
  assign _0276_ = _0237_ == 13'h1033;
  assign _0277_ = _0237_ == 14'h2033;
  assign _0278_ = _0237_ == 14'h3033;
  assign _0279_ = _0237_ == 15'h4033;
  assign _0280_ = _0237_ == 15'h5033;
  assign _0281_ = _0237_ == 31'h40005033;
  assign _0282_ = _0237_ == 15'h6033;
  assign _0283_ = _0237_ == 15'h7033;
  assign _0284_ = _0234_ == 2'h3;
  assign _0285_ = _0234_ == 13'h1003;
  assign _0286_ = _0234_ == 14'h2003;
  assign _0287_ = _0234_ == 15'h4003;
  assign _0288_ = _0234_ == 15'h5003;
  assign _0289_ = _0234_ == 15'h6003;
  assign _0290_ = _0234_ == 6'h23;
  assign _0291_ = _0234_ == 13'h1023;
  assign _0292_ = _0234_ == 14'h2023;
  assign _0293_ = _0234_ == 7'h63;
  assign _0294_ = _0234_ == 13'h1063;
  assign _0295_ = _0234_ == 15'h4063;
  assign _0296_ = _0234_ == 15'h5063;
  assign _0297_ = _0234_ == 15'h6063;
  assign _0298_ = _0234_ == 15'h7063;
  assign _0299_ = 1'h1 && _0253_;
  assign _0300_ = 1'h1 && _0254_;
  assign _0301_ = 1'h1 && _0255_;
  assign _0302_ = 1'h1 && _0256_;
  assign _0303_ = 1'h1 && _0257_;
  assign _0304_ = 1'h1 && _0258_;
  assign _0305_ = 1'h1 && _0259_;
  assign _0306_ = 1'h1 && _0260_;
  assign \u_decode.u_dec.invalid_w  = \u_decode.u_dec.valid_i  && _0436_;
  assign \u_decode.u_dec.mul_o  = 1'h1 && _0402_;
  assign \u_decode.u_dec.div_o  = 1'h1 && _0405_;
  assign _0307_ = _0435_ || _0240_;
  assign _0308_ = _0307_ || _0241_;
  assign _0309_ = _0308_ || _0242_;
  assign _0310_ = _0309_ || _0243_;
  assign _0311_ = _0310_ || _0244_;
  assign _0312_ = _0311_ || _0245_;
  assign _0313_ = _0312_ || _0246_;
  assign _0314_ = _0313_ || _0247_;
  assign _0315_ = _0314_ || _0248_;
  assign _0316_ = _0315_ || _0249_;
  assign _0317_ = _0316_ || _0250_;
  assign _0318_ = _0317_ || _0251_;
  assign _0319_ = _0318_ || _0252_;
  assign _0320_ = _0319_ || _0299_;
  assign _0321_ = _0320_ || _0300_;
  assign _0322_ = _0321_ || _0301_;
  assign _0323_ = _0322_ || _0302_;
  assign _0324_ = _0323_ || _0303_;
  assign _0325_ = _0324_ || _0304_;
  assign _0326_ = _0325_ || _0305_;
  assign _0327_ = _0326_ || _0306_;
  assign _0328_ = _0261_ || _0262_;
  assign _0329_ = _0328_ || _0263_;
  assign _0330_ = _0329_ || _0264_;
  assign _0331_ = _0330_ || _0265_;
  assign _0332_ = _0331_ || _0266_;
  assign _0333_ = _0332_ || _0267_;
  assign _0334_ = _0333_ || _0268_;
  assign _0335_ = _0334_ || _0269_;
  assign _0336_ = _0335_ || _0270_;
  assign _0337_ = _0336_ || _0271_;
  assign _0338_ = _0337_ || _0272_;
  assign _0339_ = _0338_ || _0273_;
  assign _0340_ = _0339_ || _0274_;
  assign _0341_ = _0340_ || _0275_;
  assign _0342_ = _0341_ || _0276_;
  assign _0343_ = _0342_ || _0277_;
  assign _0344_ = _0343_ || _0278_;
  assign _0345_ = _0344_ || _0279_;
  assign _0346_ = _0345_ || _0280_;
  assign _0347_ = _0346_ || _0281_;
  assign _0348_ = _0347_ || _0282_;
  assign _0349_ = _0348_ || _0283_;
  assign _0350_ = _0349_ || _0284_;
  assign _0351_ = _0350_ || _0285_;
  assign _0352_ = _0351_ || _0286_;
  assign _0353_ = _0352_ || _0287_;
  assign _0354_ = _0353_ || _0288_;
  assign _0355_ = _0354_ || _0289_;
  assign _0356_ = _0355_ || _0253_;
  assign _0357_ = _0356_ || _0254_;
  assign _0358_ = _0357_ || _0255_;
  assign _0359_ = _0358_ || _0256_;
  assign _0360_ = _0359_ || _0257_;
  assign _0361_ = _0360_ || _0258_;
  assign _0362_ = _0361_ || _0259_;
  assign _0363_ = _0362_ || _0260_;
  assign _0364_ = _0363_ || _0243_;
  assign _0365_ = _0364_ || _0244_;
  assign _0366_ = _0365_ || _0245_;
  assign _0367_ = _0366_ || _0246_;
  assign _0368_ = _0367_ || _0247_;
  assign \u_decode.u_dec.rd_valid_o  = _0368_ || _0248_;
  assign _0369_ = _0273_ || _0265_;
  assign _0370_ = _0369_ || _0267_;
  assign _0371_ = _0370_ || _0268_;
  assign _0372_ = _0371_ || _0272_;
  assign _0373_ = _0372_ || _0269_;
  assign _0374_ = _0373_ || _0266_;
  assign _0375_ = _0374_ || _0270_;
  assign _0376_ = _0375_ || _0271_;
  assign _0377_ = _0376_ || _0263_;
  assign _0378_ = _0377_ || _0264_;
  assign _0379_ = _0378_ || _0274_;
  assign _0380_ = _0379_ || _0275_;
  assign _0381_ = _0380_ || _0277_;
  assign _0382_ = _0381_ || _0278_;
  assign _0383_ = _0382_ || _0279_;
  assign _0384_ = _0383_ || _0282_;
  assign _0385_ = _0384_ || _0283_;
  assign _0386_ = _0385_ || _0276_;
  assign _0387_ = _0386_ || _0280_;
  assign \u_decode.u_dec.exec_o  = _0387_ || _0281_;
  assign _0388_ = _0284_ || _0285_;
  assign _0389_ = _0388_ || _0286_;
  assign _0390_ = _0389_ || _0287_;
  assign _0391_ = _0390_ || _0288_;
  assign _0392_ = _0391_ || _0289_;
  assign _0393_ = _0392_ || _0290_;
  assign _0394_ = _0393_ || _0291_;
  assign \u_decode.u_dec.lsu_o  = _0394_ || _0292_;
  assign _0395_ = _0328_ || _0293_;
  assign _0396_ = _0395_ || _0294_;
  assign _0397_ = _0396_ || _0295_;
  assign _0398_ = _0397_ || _0296_;
  assign _0399_ = _0398_ || _0297_;
  assign \u_decode.u_dec.branch_o  = _0399_ || _0298_;
  assign _0400_ = _0253_ || _0254_;
  assign _0401_ = _0400_ || _0255_;
  assign _0402_ = _0401_ || _0256_;
  assign _0403_ = _0257_ || _0258_;
  assign _0404_ = _0403_ || _0259_;
  assign _0405_ = _0404_ || _0260_;
  assign _0406_ = _0240_ || _0241_;
  assign _0407_ = _0406_ || _0242_;
  assign _0408_ = _0407_ || _0243_;
  assign _0409_ = _0408_ || _0244_;
  assign _0410_ = _0409_ || _0245_;
  assign _0411_ = _0410_ || _0246_;
  assign _0412_ = _0411_ || _0247_;
  assign _0413_ = _0412_ || _0248_;
  assign _0414_ = _0413_ || _0249_;
  assign _0415_ = _0414_ || _0250_;
  assign _0416_ = _0415_ || _0251_;
  assign _0417_ = _0416_ || _0252_;
  assign _0418_ = _0417_ || \u_decode.u_dec.invalid_w ;
  assign \u_decode.u_dec.csr_o  = _0418_ || \u_decode.u_dec.fetch_fault_i ;
  assign _0419_ = \u_decode.u_dec.exec_o  || _0262_;
  assign _0420_ = _0419_ || _0261_;
  assign _0421_ = _0420_ || _0293_;
  assign _0422_ = _0421_ || _0294_;
  assign _0423_ = _0422_ || _0295_;
  assign _0424_ = _0423_ || _0296_;
  assign _0425_ = _0424_ || _0297_;
  assign _0426_ = _0425_ || _0298_;
  assign _0427_ = _0426_ || _0284_;
  assign _0428_ = _0427_ || _0285_;
  assign _0429_ = _0428_ || _0286_;
  assign _0430_ = _0429_ || _0287_;
  assign _0431_ = _0430_ || _0288_;
  assign _0432_ = _0431_ || _0289_;
  assign _0433_ = _0432_ || _0290_;
  assign _0434_ = _0433_ || _0291_;
  assign _0435_ = _0434_ || _0292_;
  assign _0436_ = ~ _0327_;
  assign \u_div.div_complete_w  = _0457_ & \u_div.div_busy_q ;
  assign _0446_ = \u_csr.opcode_opcode_i  & 32'hfe00707f;
  assign \u_div.div_start_w  = \u_div.opcode_valid_i  & \u_div.div_rem_inst_w ;
  assign _0447_ = _0446_ == 26'h2004033;
  assign _0448_ = _0446_ == 26'h2006033;
  assign _0449_ = _0446_ == 26'h2005033;
  assign _0450_ = _0446_ == 26'h2007033;
  assign _0451_ = \u_div.divisor_q  <= \u_div.dividend_q ;
  assign _0452_ = \u_div.signed_operation_w  && \u_csr.opcode_ra_operand_i [31];
  assign _0453_ = \u_div.signed_operation_w  && \u_div.opcode_rb_operand_i [31];
  assign _0454_ = _0447_ && _0460_;
  assign _0455_ = _0454_ && _0488_;
  assign _0456_ = _0448_ && \u_csr.opcode_ra_operand_i [31];
  assign _0457_ = ! _0487_;
  assign _0458_ = _0455_ || _0456_;
  assign \u_div.div_operation_w  = _0447_ || _0449_;
  assign _0459_ = \u_div.div_operation_w  || _0448_;
  assign \u_div.div_rem_inst_w  = _0459_ || _0450_;
  assign \u_div.signed_operation_w  = _0447_ || _0448_;
  assign _0460_ = \u_csr.opcode_ra_operand_i [31] != \u_div.opcode_rb_operand_i [31];
  assign _0461_ = - \u_csr.opcode_ra_operand_i ;
  assign _0462_ = - \u_div.opcode_rb_operand_i ;
  assign _0463_ = - \u_div.quotient_q ;
  assign _0464_ = - \u_div.dividend_q ;
  assign _0465_ = \u_div.quotient_q  | \u_div.q_mask_q ;
  always @(posedge clk_i)
      \u_div.wb_result_q  <= _0445_;
  always @(posedge clk_i)
      \u_div.valid_q  <= _0444_;
  always @(posedge clk_i)
      \u_div.dividend_q  <= _0439_;
  always @(posedge clk_i)
      \u_div.divisor_q  <= _0440_;
  always @(posedge clk_i)
      \u_div.quotient_q  <= _0443_;
  always @(posedge clk_i)
      \u_div.q_mask_q  <= _0442_;
  always @(posedge clk_i)
      \u_div.div_inst_q  <= _0438_;
  always @(posedge clk_i)
      \u_div.div_busy_q  <= _0437_;
  always @(posedge clk_i)
      \u_div.invert_res_q  <= _0441_;
  assign _0466_ = \u_div.div_complete_w  ? \u_div.div_result_r  : \u_div.wb_result_q ;
  assign _0445_ = rst_i ? 32'h00000000 : _0466_;
  assign _0444_ = rst_i ? 1'h0 : \u_div.div_complete_w ;
  assign \u_div.div_result_r  = \u_div.div_inst_q  ? _0490_ : _0491_;
  assign _0467_ = \u_div.div_start_w  ? _0458_ : \u_div.invert_res_q ;
  assign _0441_ = rst_i ? 1'h0 : _0467_;
  assign _0468_ = \u_div.div_complete_w  ? 1'h0 : \u_div.div_busy_q ;
  assign _0469_ = \u_div.div_start_w  ? 1'h1 : _0468_;
  assign _0437_ = rst_i ? 1'h0 : _0469_;
  assign _0470_ = \u_div.div_start_w  ? \u_div.div_operation_w  : \u_div.div_inst_q ;
  assign _0438_ = rst_i ? 1'h0 : _0470_;
  assign _0471_ = \u_div.div_busy_q  ? { 1'h0, \u_div.q_mask_q [31:1] } : \u_div.q_mask_q ;
  assign _0472_ = \u_div.div_complete_w  ? \u_div.q_mask_q  : _0471_;
  assign _0473_ = \u_div.div_start_w  ? 32'h80000000 : _0472_;
  assign _0442_ = rst_i ? 32'h00000000 : _0473_;
  assign _0474_ = _0451_ ? _0465_ : \u_div.quotient_q ;
  assign _0475_ = \u_div.div_busy_q  ? _0474_ : \u_div.quotient_q ;
  assign _0476_ = \u_div.div_complete_w  ? \u_div.quotient_q  : _0475_;
  assign _0477_ = \u_div.div_start_w  ? 32'h00000000 : _0476_;
  assign _0443_ = rst_i ? 32'h00000000 : _0477_;
  assign _0478_ = \u_div.div_busy_q  ? { 1'h0, \u_div.divisor_q [62:1] } : \u_div.divisor_q ;
  assign _0479_ = \u_div.div_complete_w  ? \u_div.divisor_q  : _0478_;
  assign _0480_ = _0453_ ? { _0462_, 31'h00000000 } : { \u_div.opcode_rb_operand_i , 31'h00000000 };
  assign _0481_ = \u_div.div_start_w  ? _0480_ : _0479_;
  assign _0440_ = rst_i ? 63'h0000000000000000 : _0481_;
  assign _0482_ = _0451_ ? _0489_ : \u_div.dividend_q ;
  assign _0483_ = \u_div.div_busy_q  ? _0482_ : \u_div.dividend_q ;
  assign _0484_ = \u_div.div_complete_w  ? \u_div.dividend_q  : _0483_;
  assign _0485_ = _0452_ ? _0461_ : \u_csr.opcode_ra_operand_i ;
  assign _0486_ = \u_div.div_start_w  ? _0485_ : _0484_;
  assign _0439_ = rst_i ? 32'h00000000 : _0486_;
  assign _0487_ = | { \u_div.q_mask_q [0], \u_div.q_mask_q [1], \u_div.q_mask_q [2], \u_div.q_mask_q [3], \u_div.q_mask_q [4], \u_div.q_mask_q [5], \u_div.q_mask_q [6], \u_div.q_mask_q [7], \u_div.q_mask_q [8], \u_div.q_mask_q [9], \u_div.q_mask_q [10], \u_div.q_mask_q [11], \u_div.q_mask_q [12], \u_div.q_mask_q [13], \u_div.q_mask_q [14], \u_div.q_mask_q [15], \u_div.q_mask_q [16], \u_div.q_mask_q [17], \u_div.q_mask_q [18], \u_div.q_mask_q [19], \u_div.q_mask_q [20], \u_div.q_mask_q [21], \u_div.q_mask_q [22], \u_div.q_mask_q [23], \u_div.q_mask_q [24], \u_div.q_mask_q [25], \u_div.q_mask_q [26], \u_div.q_mask_q [27], \u_div.q_mask_q [28], \u_div.q_mask_q [29], \u_div.q_mask_q [30], \u_div.q_mask_q [31] };
  assign _0488_ = | { \u_div.opcode_rb_operand_i [0], \u_div.opcode_rb_operand_i [1], \u_div.opcode_rb_operand_i [2], \u_div.opcode_rb_operand_i [3], \u_div.opcode_rb_operand_i [4], \u_div.opcode_rb_operand_i [5], \u_div.opcode_rb_operand_i [6], \u_div.opcode_rb_operand_i [7], \u_div.opcode_rb_operand_i [8], \u_div.opcode_rb_operand_i [9], \u_div.opcode_rb_operand_i [10], \u_div.opcode_rb_operand_i [11], \u_div.opcode_rb_operand_i [12], \u_div.opcode_rb_operand_i [13], \u_div.opcode_rb_operand_i [14], \u_div.opcode_rb_operand_i [15], \u_div.opcode_rb_operand_i [16], \u_div.opcode_rb_operand_i [17], \u_div.opcode_rb_operand_i [18], \u_div.opcode_rb_operand_i [19], \u_div.opcode_rb_operand_i [20], \u_div.opcode_rb_operand_i [21], \u_div.opcode_rb_operand_i [22], \u_div.opcode_rb_operand_i [23], \u_div.opcode_rb_operand_i [24], \u_div.opcode_rb_operand_i [25], \u_div.opcode_rb_operand_i [26], \u_div.opcode_rb_operand_i [27], \u_div.opcode_rb_operand_i [28], \u_div.opcode_rb_operand_i [29], \u_div.opcode_rb_operand_i [30], \u_div.opcode_rb_operand_i [31] };
  assign _0489_ = \u_div.dividend_q  - \u_div.divisor_q [31:0];
  assign _0490_ = \u_div.invert_res_q  ? _0463_ : \u_div.quotient_q ;
  assign _0491_ = \u_div.invert_res_q  ? _0464_ : \u_div.dividend_q ;
  assign _0572_ = \u_exec.opcode_pc_i  + { \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [7], \u_csr.opcode_opcode_i [30:25], \u_csr.opcode_opcode_i [11:8], 1'h0 };
  assign _0573_ = \u_exec.opcode_pc_i  + { \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [19:12], \u_csr.opcode_opcode_i [20], \u_csr.opcode_opcode_i [30:21], 1'h0 };
  assign _0574_ = \u_csr.opcode_ra_operand_i  + { \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31:20] };
  assign _0575_ = \u_csr.opcode_opcode_i  & 32'hfe00707f;
  assign _0576_ = \u_csr.opcode_opcode_i  & 15'h707f;
  assign _0577_ = \u_csr.opcode_opcode_i  & 32'hfc00707f;
  assign _0578_ = \u_csr.opcode_opcode_i  & 7'h7f;
  assign _0579_ = _0575_ == 6'h33;
  assign _0580_ = _0575_ == 15'h7033;
  assign _0581_ = _0575_ == 15'h6033;
  assign _0582_ = _0575_ == 13'h1033;
  assign _0583_ = _0575_ == 31'h40005033;
  assign _0584_ = _0575_ == 15'h5033;
  assign _0585_ = _0575_ == 31'h40000033;
  assign _0586_ = _0575_ == 15'h4033;
  assign _0587_ = _0575_ == 14'h2033;
  assign _0588_ = _0575_ == 14'h3033;
  assign _0589_ = _0576_ == 5'h13;
  assign _0590_ = _0576_ == 15'h7013;
  assign _0591_ = _0576_ == 14'h2013;
  assign _0592_ = _0576_ == 14'h3013;
  assign _0593_ = _0576_ == 15'h6013;
  assign _0594_ = _0576_ == 15'h4013;
  assign _0595_ = _0577_ == 13'h1013;
  assign _0596_ = _0577_ == 15'h5013;
  assign _0597_ = _0577_ == 31'h40005013;
  assign _0598_ = _0578_ == 6'h37;
  assign _0599_ = _0578_ == 5'h17;
  assign _0600_ = _0578_ == 7'h6f;
  assign _0601_ = _0576_ == 7'h67;
  assign _0602_ = _0576_ == 7'h63;
  assign _0603_ = \u_csr.opcode_ra_operand_i  == \u_div.opcode_rb_operand_i ;
  assign _0604_ = _0576_ == 13'h1063;
  assign _0605_ = _0576_ == 15'h4063;
  assign _0606_ = _0576_ == 15'h5063;
  assign _0607_ = _0576_ == 15'h6063;
  assign _0608_ = _0576_ == 15'h7063;
  assign _0609_ = \u_csr.opcode_ra_operand_i  >= \u_div.opcode_rb_operand_i ;
  assign _0610_ = \u_exec.branch_r  && \u_div.opcode_valid_i ;
  assign \u_exec.branch_d_request_o  = _0610_ && \u_exec.branch_taken_r ;
  assign _0611_ = _0600_ || _0601_;
  assign _0612_ = \u_csr.opcode_ra_operand_i  < \u_div.opcode_rb_operand_i ;
  assign _0613_ = \u_csr.opcode_ra_operand_i [31] != \u_div.opcode_rb_operand_i [31];
  assign _0614_ = \u_csr.opcode_ra_operand_i  != \u_div.opcode_rb_operand_i ;
  assign _0615_ = _0558_ | _0603_;
  always @(posedge clk_i)
      \u_exec.result_q  <= _0492_;
  assign _0568_ = _0608_ ? _0609_ : 1'h0;
  assign _0567_ = _0608_ ? 1'h1 : 1'h0;
  assign _0563_ = _0607_ ? _0612_ : _0568_;
  assign _0562_ = _0607_ ? 1'h1 : _0567_;
  assign _0558_ = _0613_ ? \u_div.opcode_rb_operand_i [31] : _0618_[31];
  assign _0557_ = _0606_ ? _0615_ : _0563_;
  assign _0556_ = _0606_ ? 1'h1 : _0562_;
  assign _0552_ = _0613_ ? \u_csr.opcode_ra_operand_i [31] : _0617_[31];
  assign _0551_ = _0605_ ? _0552_ : _0557_;
  assign _0550_ = _0605_ ? 1'h1 : _0556_;
  assign _0546_ = _0604_ ? _0614_ : _0551_;
  assign _0545_ = _0604_ ? 1'h1 : _0550_;
  assign _0541_ = _0602_ ? _0603_ : _0546_;
  assign _0540_ = _0602_ ? 1'h1 : _0545_;
  assign _0536_[31:1] = _0601_ ? _0574_[31:1] : _0572_[31:1];
  assign _0536_[0] = _0601_ ? 1'h0 : _0572_[0];
  assign _0535_ = _0601_ ? 1'h1 : _0541_;
  assign _0534_ = _0601_ ? 1'h1 : _0540_;
  assign \u_exec.branch_target_r  = _0600_ ? _0573_ : _0536_;
  assign \u_exec.branch_taken_r  = _0600_ ? 1'h1 : _0535_;
  assign \u_exec.branch_r  = _0600_ ? 1'h1 : _0534_;
  assign _0616_ = \u_exec.hold_i  ? \u_exec.result_q  : \u_exec.alu_p_w ;
  assign _0492_ = rst_i ? 32'h00000000 : _0616_;
  assign _0529_ = _0611_ ? 3'h4 : 3'h0;
  assign _0530_ = _0611_ ? \u_exec.opcode_pc_i  : 32'h00000000;
  assign _0528_ = _0599_ ? { \u_csr.opcode_opcode_i [31:12], 12'h000 } : { 29'h00000000, _0529_ };
  assign _0527_ = _0599_ ? \u_exec.opcode_pc_i  : _0530_;
  assign _0526_ = _0599_ ? 3'h4 : _0529_;
  assign _0524_ = _0598_ ? { \u_csr.opcode_opcode_i [31:12], 12'h000 } : _0527_;
  assign _0525_ = _0598_ ? 32'h00000000 : _0528_;
  assign _0523_ = _0598_ ? 3'h0 : _0526_;
  assign _0522_ = _0597_ ? { 27'h0000000, \u_csr.opcode_opcode_i [24:20] } : _0525_;
  assign _0521_ = _0597_ ? \u_csr.opcode_ra_operand_i  : _0524_;
  assign _0520_ = _0597_ ? 3'h3 : _0523_;
  assign _0519_ = _0596_ ? { 27'h0000000, \u_csr.opcode_opcode_i [24:20] } : _0522_;
  assign _0518_ = _0596_ ? \u_csr.opcode_ra_operand_i  : _0521_;
  assign _0517_ = _0596_ ? 3'h2 : _0520_;
  assign _0516_ = _0595_ ? { 27'h0000000, \u_csr.opcode_opcode_i [24:20] } : _0519_;
  assign _0515_ = _0595_ ? \u_csr.opcode_ra_operand_i  : _0518_;
  assign _0514_ = _0595_ ? 3'h1 : _0517_;
  assign _0513_ = _0594_ ? { \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31:20] } : _0516_;
  assign _0512_ = _0594_ ? \u_csr.opcode_ra_operand_i  : _0515_;
  assign _0511_ = _0594_ ? 4'h9 : { 1'h0, _0514_ };
  assign _0510_ = _0593_ ? { \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31:20] } : _0513_;
  assign _0509_ = _0593_ ? \u_csr.opcode_ra_operand_i  : _0512_;
  assign _0508_ = _0593_ ? 4'h8 : _0511_;
  assign _0507_ = _0592_ ? { \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31:20] } : _0510_;
  assign _0506_ = _0592_ ? \u_csr.opcode_ra_operand_i  : _0509_;
  assign _0505_ = _0592_ ? 4'ha : _0508_;
  assign _0504_ = _0591_ ? { \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31:20] } : _0507_;
  assign _0503_ = _0591_ ? \u_csr.opcode_ra_operand_i  : _0506_;
  assign _0502_ = _0591_ ? 4'hb : _0505_;
  assign _0501_ = _0590_ ? { \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31:20] } : _0504_;
  assign _0500_ = _0590_ ? \u_csr.opcode_ra_operand_i  : _0503_;
  assign _0499_ = _0590_ ? 4'h7 : _0502_;
  assign _0498_ = _0589_ ? { \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31:20] } : _0501_;
  assign _0497_ = _0589_ ? \u_csr.opcode_ra_operand_i  : _0500_;
  assign _0496_ = _0589_ ? 4'h4 : _0499_;
  assign _0495_ = _0588_ ? \u_div.opcode_rb_operand_i  : _0498_;
  assign _0494_ = _0588_ ? \u_csr.opcode_ra_operand_i  : _0497_;
  assign _0493_ = _0588_ ? 4'ha : _0496_;
  assign _0571_ = _0587_ ? \u_div.opcode_rb_operand_i  : _0495_;
  assign _0570_ = _0587_ ? \u_csr.opcode_ra_operand_i  : _0494_;
  assign _0569_ = _0587_ ? 4'hb : _0493_;
  assign _0566_ = _0586_ ? \u_div.opcode_rb_operand_i  : _0571_;
  assign _0565_ = _0586_ ? \u_csr.opcode_ra_operand_i  : _0570_;
  assign _0564_ = _0586_ ? 4'h9 : _0569_;
  assign _0561_ = _0585_ ? \u_div.opcode_rb_operand_i  : _0566_;
  assign _0560_ = _0585_ ? \u_csr.opcode_ra_operand_i  : _0565_;
  assign _0559_ = _0585_ ? 4'h6 : _0564_;
  assign _0555_ = _0584_ ? \u_div.opcode_rb_operand_i  : _0561_;
  assign _0554_ = _0584_ ? \u_csr.opcode_ra_operand_i  : _0560_;
  assign _0553_ = _0584_ ? 4'h2 : _0559_;
  assign _0549_ = _0583_ ? \u_div.opcode_rb_operand_i  : _0555_;
  assign _0548_ = _0583_ ? \u_csr.opcode_ra_operand_i  : _0554_;
  assign _0547_ = _0583_ ? 4'h3 : _0553_;
  assign _0544_ = _0582_ ? \u_div.opcode_rb_operand_i  : _0549_;
  assign _0543_ = _0582_ ? \u_csr.opcode_ra_operand_i  : _0548_;
  assign _0542_ = _0582_ ? 4'h1 : _0547_;
  assign _0539_ = _0581_ ? \u_div.opcode_rb_operand_i  : _0544_;
  assign _0538_ = _0581_ ? \u_csr.opcode_ra_operand_i  : _0543_;
  assign _0537_ = _0581_ ? 4'h8 : _0542_;
  assign _0533_ = _0580_ ? \u_div.opcode_rb_operand_i  : _0539_;
  assign _0532_ = _0580_ ? \u_csr.opcode_ra_operand_i  : _0538_;
  assign _0531_ = _0580_ ? 4'h7 : _0537_;
  assign \u_exec.alu_input_b_r  = _0579_ ? \u_div.opcode_rb_operand_i  : _0533_;
  assign \u_exec.alu_input_a_r  = _0579_ ? \u_csr.opcode_ra_operand_i  : _0532_;
  assign \u_exec.alu_func_r  = _0579_ ? 4'h4 : _0531_;
  assign _0617_ = \u_csr.opcode_ra_operand_i  - \u_div.opcode_rb_operand_i ;
  assign _0618_ = \u_div.opcode_rb_operand_i  - \u_csr.opcode_ra_operand_i ;
  assign _0631_ = \u_exec.alu_input_a_r  + \u_exec.alu_input_b_r ;
  assign _0632_ = \u_exec.alu_input_a_r  & \u_exec.alu_input_b_r ;
  assign _0635_ = \u_exec.alu_func_r  == 2'h3;
  assign _0636_ = \u_exec.alu_input_a_r [31] && _0635_;
  assign _0637_ = \u_exec.alu_input_a_r  < \u_exec.alu_input_b_r ;
  assign _0638_ = \u_exec.alu_input_a_r [31] != \u_exec.alu_input_b_r [31];
  assign _0639_ = \u_exec.alu_input_a_r  | \u_exec.alu_input_b_r ;
  assign _0630_ = _0638_ ? _0649_[0] : _0650_[0];
  assign _0640_ = \u_exec.alu_func_r  == 4'hb;
  assign _0629_ = \u_exec.alu_input_b_r [4] ? { _0628_, _0627_[31:16] } : _0627_;
  assign _0633_[0] = \u_exec.alu_func_r  == 2'h2;
  assign _0627_ = \u_exec.alu_input_b_r [3] ? { _0628_[15:8], _0626_[31:8] } : _0626_;
  assign _0626_ = \u_exec.alu_input_b_r [2] ? { _0628_[15:12], _0625_[31:4] } : _0625_;
  assign _0641_ = | { _0635_, _0633_[0] };
  assign _0625_ = \u_exec.alu_input_b_r [1] ? { _0628_[15:14], _0624_[31:2] } : _0624_;
  assign _0624_ = \u_exec.alu_input_b_r [0] ? { _0628_[15], \u_exec.alu_input_a_r [31:1] } : \u_exec.alu_input_a_r ;
  assign _0628_ = _0636_ ? 16'hffff : 16'h0000;
  assign _0619_ = \u_exec.alu_input_b_r [4] ? { _0623_[15:0], 16'h0000 } : _0623_;
  assign _0642_ = \u_exec.alu_func_r  == 1'h1;
  assign _0623_ = \u_exec.alu_input_b_r [3] ? { _0622_[23:0], 8'h00 } : _0622_;
  assign _0622_ = \u_exec.alu_input_b_r [2] ? { _0621_[27:0], 4'h0 } : _0621_;
  assign _0621_ = \u_exec.alu_input_b_r [1] ? { _0620_[29:0], 2'h0 } : _0620_;
  assign _0620_ = \u_exec.alu_input_b_r [0] ? { \u_exec.alu_input_a_r [30:0], 1'h0 } : \u_exec.alu_input_a_r ;
  function [31:0] _2072_;
    input [31:0] a;
    input [287:0] b;
    input [8:0] s;
    casez (s) // synopsys parallel_case
      9'b????????1:
        _2072_ = b[31:0];
      9'b???????1?:
        _2072_ = b[63:32];
      9'b??????1??:
        _2072_ = b[95:64];
      9'b?????1???:
        _2072_ = b[127:96];
      9'b????1????:
        _2072_ = b[159:128];
      9'b???1?????:
        _2072_ = b[191:160];
      9'b??1??????:
        _2072_ = b[223:192];
      9'b?1???????:
        _2072_ = b[255:224];
      9'b1????????:
        _2072_ = b[287:256];
      default:
        _2072_ = a;
    endcase
  endfunction
  assign \u_exec.alu_p_w  = _2072_(\u_exec.alu_input_a_r , { _0619_, _0629_, _0631_, \u_exec.u_alu.sub_res_w , _0632_, _0639_, _0651_, 31'h00000000, _0634_[0], 31'h00000000, _0630_ }, { _0642_, _0641_, _0648_, _0647_, _0646_, _0645_, _0644_, _0643_, _0640_ });
  assign _0643_ = \u_exec.alu_func_r  == 4'ha;
  assign _0644_ = \u_exec.alu_func_r  == 4'h9;
  assign _0645_ = \u_exec.alu_func_r  == 4'h8;
  assign _0646_ = \u_exec.alu_func_r  == 3'h7;
  assign _0647_ = \u_exec.alu_func_r  == 3'h6;
  assign _0648_ = \u_exec.alu_func_r  == 3'h4;
  assign \u_exec.u_alu.sub_res_w  = \u_exec.alu_input_a_r  - \u_exec.alu_input_b_r ;
  assign _0634_[0] = _0637_ ? 1'h1 : 1'h0;
  assign _0649_[0] = \u_exec.alu_input_a_r [31] ? 1'h1 : 1'h0;
  assign _0650_[0] = \u_exec.u_alu.sub_res_w [31] ? 1'h1 : 1'h0;
  assign _0651_ = \u_exec.alu_input_a_r  ^ \u_exec.alu_input_b_r ;
  assign _0661_ = { \u_fetch.pc_f_q [31:2], 2'h0 } + 3'h4;
  assign _0662_ = \u_fetch.active_q  & \u_fetch.fetch_accept_i ;
  assign \u_fetch.icache_rd_o  = _0662_ & _0668_;
  assign \u_decode.u_dec.valid_i  = _0672_ & _0670_;
  assign _0663_ = \u_fetch.icache_rd_o  && mem_i_accept_i;
  assign _0664_ = \u_fetch.branch_q  && _0673_;
  assign \u_fetch.icache_busy_w  = \u_fetch.icache_fetch_q  && _0669_;
  assign _0665_ = \u_decode.u_dec.valid_i  && _0666_;
  assign _0666_ = ! \u_fetch.fetch_accept_i ;
  assign _0667_ = ! mem_i_accept_i;
  assign _0668_ = ! \u_fetch.icache_busy_w ;
  assign _0669_ = ! mem_i_valid_i;
  assign _0670_ = ! \u_fetch.fetch_resp_drop_w ;
  assign _0671_ = _0666_ || \u_fetch.icache_busy_w ;
  assign \u_fetch.stall_w  = _0671_ || _0667_;
  assign _0672_ = mem_i_valid_i || \u_fetch.skid_valid_q ;
  assign _0673_ = ~ \u_fetch.stall_w ;
  assign \u_fetch.fetch_resp_drop_w  = \u_fetch.branch_q  | \u_fetch.branch_d_q ;
  assign \u_fetch.icache_flush_o  = \u_csr.ifence_q  | \u_fetch.icache_invalidate_q ;
  always @(posedge clk_i)
      \u_fetch.skid_buffer_q  <= _0659_;
  always @(posedge clk_i)
      \u_fetch.skid_valid_q  <= _0660_;
  always @(posedge clk_i)
      \u_fetch.pc_d_q  <= _0657_;
  always @(posedge clk_i)
      \u_fetch.branch_d_q  <= _0653_;
  always @(posedge clk_i)
      \u_fetch.pc_f_q  <= _0658_;
  always @(posedge clk_i)
      \u_fetch.icache_invalidate_q  <= 1'h0;
  always @(posedge clk_i)
      \u_fetch.icache_fetch_q  <= _0656_;
  always @(posedge clk_i)
      \u_fetch.active_q  <= _0652_;
  always @(posedge clk_i)
      \u_fetch.branch_q  <= _0655_;
  always @(posedge clk_i)
      \u_fetch.branch_pc_q  <= _0654_;
  assign _0674_ = _0665_ ? 1'h1 : 1'h0;
  assign _0660_ = rst_i ? 1'h0 : _0674_;
  assign _0675_ = _0665_ ? { \u_decode.fetch_in_fault_page_i , \u_decode.fetch_in_fault_fetch_i , \u_exec.opcode_pc_i , \u_decode.fetch_in_instr_i  } : 66'h00000000000000000;
  assign _0659_ = rst_i ? 66'h00000000000000000 : _0675_;
  assign _0676_ = _0663_ ? \u_fetch.pc_f_q  : \u_fetch.pc_d_q ;
  assign _0657_ = rst_i ? 32'h00000000 : _0676_;
  assign _0677_ = \u_fetch.stall_w  ? \u_fetch.branch_d_q  : 1'h0;
  assign _0678_ = _0664_ ? 1'h1 : _0677_;
  assign _0653_ = rst_i ? 1'h0 : _0678_;
  assign _0679_ = \u_fetch.stall_w  ? \u_fetch.pc_f_q  : _0661_;
  assign _0680_ = _0664_ ? \u_fetch.branch_pc_q  : _0679_;
  assign _0658_ = rst_i ? 32'h00000000 : _0680_;
  assign _0681_ = mem_i_valid_i ? 1'h0 : \u_fetch.icache_fetch_q ;
  assign _0682_ = _0663_ ? 1'h1 : _0681_;
  assign _0656_ = rst_i ? 1'h0 : _0682_;
  assign _0683_ = _0664_ ? 1'h1 : \u_fetch.active_q ;
  assign _0652_ = rst_i ? 1'h0 : _0683_;
  assign _0684_ = _0663_ ? 32'h00000000 : \u_fetch.branch_pc_q ;
  assign _0685_ = \u_fetch.branch_request_i  ? \u_fetch.branch_pc_i  : _0684_;
  assign _0654_ = rst_i ? 32'h00000000 : _0685_;
  assign _0686_ = _0663_ ? 1'h0 : \u_fetch.branch_q ;
  assign _0687_ = \u_fetch.branch_request_i  ? 1'h1 : _0686_;
  assign _0655_ = rst_i ? 1'h0 : _0687_;
  assign \u_exec.opcode_pc_i  = \u_fetch.skid_valid_q  ? \u_fetch.skid_buffer_q [63:32] : { \u_fetch.pc_d_q [31:2], 2'h0 };
  assign \u_decode.fetch_in_instr_i  = \u_fetch.skid_valid_q  ? \u_fetch.skid_buffer_q [31:0] : mem_i_inst_i;
  assign \u_decode.fetch_in_fault_fetch_i  = \u_fetch.skid_valid_q  ? \u_fetch.skid_buffer_q [64] : mem_i_error_i;
  assign \u_decode.fetch_in_fault_page_i  = \u_fetch.skid_valid_q  ? \u_fetch.skid_buffer_q [65] : 1'h0;
  assign _0700_ = \u_decode.u_dec.valid_i  & _0756_;
  assign \u_issue.opcode_valid_w  = _0700_ & _0757_;
  assign \u_csr.opcode_valid_i  = \u_div.opcode_valid_i  & _0758_;
  assign _0701_ = | { _0759_, _0760_, _0761_, _0762_, _0763_, _0764_, _0765_, _0766_, _0767_, _0768_, _0769_, _0770_, _0771_, _0772_, _0773_, _0774_, _0775_, _0776_, _0777_, _0778_, _0779_, _0780_, _0781_, _0782_, _0783_, _0784_, _0786_, _0787_, _0788_, _0789_, _0790_ };
  assign _0702_ = | { _0759_, _0760_, _0761_, _0762_, _0763_, _0764_, _0765_, _0766_, _0767_, _0768_, _0769_, _0770_, _0771_, _0772_, _0773_, _0774_, _0775_, _0776_, _0777_, _0778_, _0779_, _0780_, _0781_, _0783_, _0784_, _0785_, _0786_, _0787_, _0788_, _0789_, _0790_ };
  assign _0703_ = | { _0759_, _0760_, _0761_, _0762_, _0763_, _0764_, _0765_, _0766_, _0767_, _0768_, _0769_, _0770_, _0771_, _0772_, _0773_, _0774_, _0775_, _0776_, _0777_, _0778_, _0779_, _0781_, _0782_, _0783_, _0784_, _0785_, _0786_, _0787_, _0788_, _0789_, _0790_ };
  assign _0704_ = | { _0759_, _0760_, _0761_, _0762_, _0763_, _0764_, _0765_, _0767_, _0768_, _0769_, _0770_, _0771_, _0772_, _0773_, _0774_, _0775_, _0776_, _0777_, _0778_, _0779_, _0780_, _0781_, _0782_, _0783_, _0784_, _0785_, _0786_, _0787_, _0788_, _0789_, _0790_ };
  assign _0705_ = | { _0759_, _0760_, _0761_, _0762_, _0764_, _0765_, _0766_, _0767_, _0768_, _0769_, _0770_, _0771_, _0772_, _0773_, _0774_, _0775_, _0776_, _0777_, _0778_, _0779_, _0780_, _0781_, _0782_, _0783_, _0784_, _0785_, _0786_, _0787_, _0788_, _0789_, _0790_ };
  assign _0706_ = | { _0759_, _0760_, _0761_, _0762_, _0763_, _0764_, _0765_, _0766_, _0767_, _0768_, _0769_, _0771_, _0772_, _0773_, _0774_, _0775_, _0776_, _0777_, _0778_, _0779_, _0780_, _0781_, _0782_, _0783_, _0784_, _0785_, _0786_, _0787_, _0788_, _0789_, _0790_ };
  assign _0707_ = | { _0759_, _0760_, _0761_, _0762_, _0763_, _0764_, _0765_, _0766_, _0768_, _0769_, _0770_, _0771_, _0772_, _0773_, _0774_, _0775_, _0776_, _0777_, _0778_, _0779_, _0780_, _0781_, _0782_, _0783_, _0784_, _0785_, _0786_, _0787_, _0788_, _0789_, _0790_ };
  assign _0708_ = | { _0759_, _0760_, _0761_, _0762_, _0763_, _0764_, _0765_, _0766_, _0767_, _0768_, _0769_, _0770_, _0771_, _0772_, _0773_, _0774_, _0775_, _0776_, _0777_, _0778_, _0779_, _0780_, _0781_, _0782_, _0783_, _0784_, _0785_, _0786_, _0788_, _0789_, _0790_ };
  assign _0709_ = | { _0759_, _0760_, _0761_, _0762_, _0763_, _0764_, _0765_, _0766_, _0767_, _0768_, _0770_, _0771_, _0772_, _0773_, _0774_, _0775_, _0776_, _0777_, _0778_, _0779_, _0780_, _0781_, _0782_, _0783_, _0784_, _0785_, _0786_, _0787_, _0788_, _0789_, _0790_ };
  assign _0710_ = | { _0759_, _0760_, _0761_, _0763_, _0764_, _0765_, _0766_, _0767_, _0768_, _0769_, _0770_, _0771_, _0772_, _0773_, _0774_, _0775_, _0776_, _0777_, _0778_, _0779_, _0780_, _0781_, _0782_, _0783_, _0784_, _0785_, _0786_, _0787_, _0788_, _0789_, _0790_ };
  assign _0711_ = | { _0759_, _0760_, _0761_, _0762_, _0763_, _0764_, _0765_, _0766_, _0767_, _0768_, _0769_, _0770_, _0771_, _0772_, _0773_, _0774_, _0775_, _0776_, _0777_, _0778_, _0779_, _0780_, _0782_, _0783_, _0784_, _0785_, _0786_, _0787_, _0788_, _0789_, _0790_ };
  assign _0712_ = | { _0759_, _0760_, _0761_, _0762_, _0763_, _0764_, _0765_, _0766_, _0767_, _0768_, _0769_, _0770_, _0771_, _0772_, _0773_, _0774_, _0776_, _0777_, _0778_, _0779_, _0780_, _0781_, _0782_, _0783_, _0784_, _0785_, _0786_, _0787_, _0788_, _0789_, _0790_ };
  assign _0713_ = | { _0759_, _0760_, _0761_, _0762_, _0763_, _0764_, _0765_, _0766_, _0767_, _0769_, _0770_, _0771_, _0772_, _0773_, _0774_, _0775_, _0776_, _0777_, _0778_, _0779_, _0780_, _0781_, _0782_, _0783_, _0784_, _0785_, _0786_, _0787_, _0788_, _0789_, _0790_ };
  assign _0714_ = | { _0759_, _0760_, _0761_, _0762_, _0763_, _0764_, _0765_, _0766_, _0767_, _0768_, _0769_, _0770_, _0771_, _0772_, _0773_, _0775_, _0776_, _0777_, _0778_, _0779_, _0780_, _0781_, _0782_, _0783_, _0784_, _0785_, _0786_, _0787_, _0788_, _0789_, _0790_ };
  assign _0715_ = | { _0759_, _0761_, _0762_, _0763_, _0764_, _0765_, _0766_, _0767_, _0768_, _0769_, _0770_, _0771_, _0772_, _0773_, _0774_, _0775_, _0776_, _0777_, _0778_, _0779_, _0780_, _0781_, _0782_, _0783_, _0784_, _0785_, _0786_, _0787_, _0788_, _0789_, _0790_ };
  assign _0716_ = | { _0759_, _0760_, _0761_, _0762_, _0763_, _0764_, _0765_, _0766_, _0767_, _0768_, _0769_, _0770_, _0771_, _0772_, _0773_, _0774_, _0775_, _0776_, _0777_, _0778_, _0780_, _0781_, _0782_, _0783_, _0784_, _0785_, _0786_, _0787_, _0788_, _0789_, _0790_ };
  assign _0717_ = | { _0759_, _0760_, _0761_, _0762_, _0763_, _0764_, _0765_, _0766_, _0767_, _0768_, _0769_, _0770_, _0771_, _0772_, _0773_, _0774_, _0775_, _0776_, _0777_, _0778_, _0779_, _0780_, _0781_, _0782_, _0783_, _0785_, _0786_, _0787_, _0788_, _0789_, _0790_ };
  assign _0718_ = | { _0759_, _0760_, _0761_, _0762_, _0763_, _0764_, _0765_, _0766_, _0767_, _0768_, _0769_, _0770_, _0771_, _0772_, _0773_, _0774_, _0775_, _0777_, _0778_, _0779_, _0780_, _0781_, _0782_, _0783_, _0784_, _0785_, _0786_, _0787_, _0788_, _0789_, _0790_ };
  assign _0719_ = | { _0759_, _0760_, _0761_, _0762_, _0763_, _0764_, _0765_, _0766_, _0767_, _0768_, _0769_, _0770_, _0771_, _0772_, _0773_, _0774_, _0775_, _0776_, _0777_, _0779_, _0780_, _0781_, _0782_, _0783_, _0784_, _0785_, _0786_, _0787_, _0788_, _0789_, _0790_ };
  assign _0720_ = | { _0759_, _0760_, _0761_, _0762_, _0763_, _0764_, _0765_, _0766_, _0767_, _0768_, _0769_, _0770_, _0771_, _0772_, _0774_, _0775_, _0776_, _0777_, _0778_, _0779_, _0780_, _0781_, _0782_, _0783_, _0784_, _0785_, _0786_, _0787_, _0788_, _0789_, _0790_ };
  assign _0721_ = | { _0759_, _0760_, _0761_, _0762_, _0763_, _0764_, _0765_, _0766_, _0767_, _0768_, _0769_, _0770_, _0771_, _0772_, _0773_, _0774_, _0775_, _0776_, _0777_, _0778_, _0779_, _0780_, _0781_, _0782_, _0783_, _0784_, _0785_, _0786_, _0787_, _0788_, _0790_ };
  assign _0722_ = | { _0759_, _0760_, _0761_, _0762_, _0763_, _0764_, _0766_, _0767_, _0768_, _0769_, _0770_, _0771_, _0772_, _0773_, _0774_, _0775_, _0776_, _0777_, _0778_, _0779_, _0780_, _0781_, _0782_, _0783_, _0784_, _0785_, _0786_, _0787_, _0788_, _0789_, _0790_ };
  assign _0723_ = | { _0759_, _0760_, _0761_, _0762_, _0763_, _0764_, _0765_, _0766_, _0767_, _0768_, _0769_, _0770_, _0771_, _0772_, _0773_, _0774_, _0775_, _0776_, _0777_, _0778_, _0779_, _0780_, _0781_, _0782_, _0784_, _0785_, _0786_, _0787_, _0788_, _0789_, _0790_ };
  assign _0724_ = | { _0759_, _0760_, _0761_, _0762_, _0763_, _0764_, _0765_, _0766_, _0767_, _0768_, _0769_, _0770_, _0771_, _0772_, _0773_, _0774_, _0775_, _0776_, _0777_, _0778_, _0779_, _0780_, _0781_, _0782_, _0783_, _0784_, _0785_, _0786_, _0787_, _0788_, _0789_ };
  assign _0725_ = | { _0759_, _0760_, _0761_, _0762_, _0763_, _0764_, _0765_, _0766_, _0767_, _0768_, _0769_, _0770_, _0771_, _0773_, _0774_, _0775_, _0776_, _0777_, _0778_, _0779_, _0780_, _0781_, _0782_, _0783_, _0784_, _0785_, _0786_, _0787_, _0788_, _0789_, _0790_ };
  assign _0726_ = | { _0759_, _0760_, _0761_, _0762_, _0763_, _0764_, _0765_, _0766_, _0767_, _0768_, _0769_, _0770_, _0772_, _0773_, _0774_, _0775_, _0776_, _0777_, _0778_, _0779_, _0780_, _0781_, _0782_, _0783_, _0784_, _0785_, _0786_, _0787_, _0788_, _0789_, _0790_ };
  assign _0727_ = | { _0759_, _0760_, _0761_, _0762_, _0763_, _0764_, _0765_, _0766_, _0767_, _0768_, _0769_, _0770_, _0771_, _0772_, _0773_, _0774_, _0775_, _0776_, _0778_, _0779_, _0780_, _0781_, _0782_, _0783_, _0784_, _0785_, _0786_, _0787_, _0788_, _0789_, _0790_ };
  assign _0728_ = | { _0759_, _0760_, _0761_, _0762_, _0763_, _0764_, _0765_, _0766_, _0767_, _0768_, _0769_, _0770_, _0771_, _0772_, _0773_, _0774_, _0775_, _0776_, _0777_, _0778_, _0779_, _0780_, _0781_, _0782_, _0783_, _0784_, _0785_, _0787_, _0788_, _0789_, _0790_ };
  assign _0729_ = | { _0759_, _0760_, _0761_, _0762_, _0763_, _0764_, _0765_, _0766_, _0767_, _0768_, _0769_, _0770_, _0771_, _0772_, _0773_, _0774_, _0775_, _0776_, _0777_, _0778_, _0779_, _0780_, _0781_, _0782_, _0783_, _0784_, _0785_, _0786_, _0787_, _0789_, _0790_ };
  assign _0730_ = | { _0760_, _0761_, _0762_, _0763_, _0764_, _0765_, _0766_, _0767_, _0768_, _0769_, _0770_, _0771_, _0772_, _0773_, _0774_, _0775_, _0776_, _0777_, _0778_, _0779_, _0780_, _0781_, _0782_, _0783_, _0784_, _0785_, _0786_, _0787_, _0788_, _0789_, _0790_ };
  assign _0731_ = | { _0759_, _0760_, _0761_, _0762_, _0763_, _0765_, _0766_, _0767_, _0768_, _0769_, _0770_, _0771_, _0772_, _0773_, _0774_, _0775_, _0776_, _0777_, _0778_, _0779_, _0780_, _0781_, _0782_, _0783_, _0784_, _0785_, _0786_, _0787_, _0788_, _0789_, _0790_ };
  assign _0732_ = | { _0759_, _0760_, _0762_, _0763_, _0764_, _0765_, _0766_, _0767_, _0768_, _0769_, _0770_, _0771_, _0772_, _0773_, _0774_, _0775_, _0776_, _0777_, _0778_, _0779_, _0780_, _0781_, _0782_, _0783_, _0784_, _0785_, _0786_, _0787_, _0788_, _0789_, _0790_ };
  assign _0734_ = \u_issue.pipe_rd_wb_w  == \u_csr.opcode_opcode_i [19:15];
  assign _0735_ = \u_issue.pipe_rd_wb_w  == \u_csr.opcode_opcode_i [24:20];
  assign _0736_ = \u_issue.pipe_rd_e2_w  == \u_csr.opcode_opcode_i [19:15];
  assign _0737_ = \u_issue.pipe_rd_e2_w  == \u_csr.opcode_opcode_i [24:20];
  assign _0738_ = \u_issue.pipe_rd_e1_w  == \u_csr.opcode_opcode_i [19:15];
  assign _0739_ = \u_issue.pipe_rd_e1_w  == \u_csr.opcode_opcode_i [24:20];
  assign _0740_ = ! \u_csr.opcode_opcode_i [19:15];
  assign _0741_ = ! \u_csr.opcode_opcode_i [24:20];
  assign _0742_ = \u_div.opcode_valid_i  && \u_decode.u_dec.div_o ;
  assign _0743_ = \u_csr.opcode_valid_i  && \u_decode.u_dec.csr_o ;
  assign _0744_ = _0748_ && _0750_;
  assign _0745_ = \u_issue.opcode_valid_w  && _0746_;
  assign \u_csr.opcode_invalid_i  = \u_div.opcode_valid_i  && \u_decode.u_dec.invalid_w ;
  assign _0746_ = ! _0755_;
  assign _0747_ = \u_issue.u_pipe_ctrl.ctrl_e1_q [1] || \u_issue.u_pipe_ctrl.ctrl_e1_q [5];
  assign _0748_ = \u_issue.u_pipe_ctrl.ctrl_e1_q [1] || \u_issue.u_pipe_ctrl.ctrl_e1_q [2];
  assign _0749_ = \u_decode.u_dec.mul_o  || \u_decode.u_dec.div_o ;
  assign _0750_ = _0749_ || \u_decode.u_dec.csr_o ;
  assign _0751_ = \u_issue.lsu_stall_i  || \u_exec.hold_i ;
  assign _0752_ = _0751_ || \u_issue.div_pending_q ;
  assign _0753_ = _0752_ || \u_issue.csr_pending_q ;
  assign _0754_ = _0797_ || _0798_;
  assign _0755_ = _0754_ || _0799_;
  assign \u_csr.interrupt_inhibit_i  = \u_issue.csr_pending_q  || \u_decode.u_dec.csr_o ;
  assign _0756_ = ~ \u_issue.pipe_squash_e1_e2_w ;
  assign _0757_ = ~ \u_csr.branch_q ;
  assign _0758_ = ~ \u_csr.take_interrupt_q ;
  assign \u_fetch.branch_request_i  = \u_csr.branch_q  | \u_exec.branch_d_request_o ;
  always @(posedge clk_i)
      \u_issue.csr_pending_q  <= _0688_;
  always @(posedge clk_i)
      \u_issue.div_pending_q  <= _0689_;
  assign \u_div.opcode_rb_operand_i  = _0741_ ? 32'h00000000 : _0698_;
  assign \u_csr.opcode_ra_operand_i  = _0740_ ? 32'h00000000 : _0697_;
  assign _0698_ = _0739_ ? \u_exec.result_q  : _0694_;
  assign _0697_ = _0738_ ? \u_exec.result_q  : _0693_;
  assign _0694_ = _0737_ ? \u_issue.pipe_result_e2_w  : _0691_;
  assign _0693_ = _0736_ ? \u_issue.pipe_result_e2_w  : _0690_;
  assign _0691_ = _0735_ ? \u_issue.u_pipe_ctrl.result_wb_q  : \u_issue.issue_rb_value_w ;
  assign _0690_ = _0734_ ? \u_issue.u_pipe_ctrl.result_wb_q  : \u_issue.issue_ra_value_w ;
  assign _0695_ = _0745_ ? 1'h1 : 1'h0;
  assign \u_div.opcode_valid_i  = _0753_ ? 1'h0 : _0695_;
  assign _0699_ = _0744_ ? 32'hffffffff : _0692_;
  function [0:0] _2216_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    casez (s) // synopsys parallel_case
      2'b?1:
        _2216_ = b[0:0];
      2'b1?:
        _2216_ = b[1:1];
      default:
        _2216_ = a;
    endcase
  endfunction
  assign _0696_[30] = _2216_(1'hx, 2'h2, { _0760_, _0715_ });
  assign _0759_ = \u_issue.pipe_rd_e1_w  == 5'h1f;
  assign _0760_ = \u_issue.pipe_rd_e1_w  == 5'h1e;
  assign _0761_ = \u_issue.pipe_rd_e1_w  == 5'h1d;
  assign _0762_ = \u_issue.pipe_rd_e1_w  == 5'h1c;
  assign _0763_ = \u_issue.pipe_rd_e1_w  == 5'h1b;
  assign _0764_ = \u_issue.pipe_rd_e1_w  == 5'h1a;
  assign _0765_ = \u_issue.pipe_rd_e1_w  == 5'h19;
  assign _0766_ = \u_issue.pipe_rd_e1_w  == 5'h18;
  assign _0767_ = \u_issue.pipe_rd_e1_w  == 5'h17;
  assign _0768_ = \u_issue.pipe_rd_e1_w  == 5'h16;
  assign _0769_ = \u_issue.pipe_rd_e1_w  == 5'h15;
  assign _0770_ = \u_issue.pipe_rd_e1_w  == 5'h14;
  assign _0771_ = \u_issue.pipe_rd_e1_w  == 5'h13;
  assign _0772_ = \u_issue.pipe_rd_e1_w  == 5'h12;
  assign _0773_ = \u_issue.pipe_rd_e1_w  == 5'h11;
  assign _0774_ = \u_issue.pipe_rd_e1_w  == 5'h10;
  assign _0775_ = \u_issue.pipe_rd_e1_w  == 4'hf;
  assign _0776_ = \u_issue.pipe_rd_e1_w  == 4'he;
  assign _0777_ = \u_issue.pipe_rd_e1_w  == 4'hd;
  assign _0778_ = \u_issue.pipe_rd_e1_w  == 4'hc;
  assign _0779_ = \u_issue.pipe_rd_e1_w  == 4'hb;
  assign _0780_ = \u_issue.pipe_rd_e1_w  == 4'ha;
  assign _0781_ = \u_issue.pipe_rd_e1_w  == 4'h9;
  assign _0782_ = \u_issue.pipe_rd_e1_w  == 4'h8;
  assign _0783_ = \u_issue.pipe_rd_e1_w  == 3'h7;
  assign _0784_ = \u_issue.pipe_rd_e1_w  == 3'h6;
  assign _0785_ = \u_issue.pipe_rd_e1_w  == 3'h5;
  assign _0786_ = \u_issue.pipe_rd_e1_w  == 3'h4;
  assign _0787_ = \u_issue.pipe_rd_e1_w  == 2'h3;
  assign _0788_ = \u_issue.pipe_rd_e1_w  == 2'h2;
  assign _0789_ = \u_issue.pipe_rd_e1_w  == 1'h1;
  assign _0790_ = ! \u_issue.pipe_rd_e1_w ;
  function [0:0] _2249_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    casez (s) // synopsys parallel_case
      2'b?1:
        _2249_ = b[0:0];
      2'b1?:
        _2249_ = b[1:1];
      default:
        _2249_ = a;
    endcase
  endfunction
  assign _0696_[29] = _2249_(1'hx, 2'h2, { _0761_, _0732_ });
  function [0:0] _2250_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    casez (s) // synopsys parallel_case
      2'b?1:
        _2250_ = b[0:0];
      2'b1?:
        _2250_ = b[1:1];
      default:
        _2250_ = a;
    endcase
  endfunction
  assign _0696_[27] = _2250_(1'hx, 2'h2, { _0763_, _0705_ });
  function [0:0] _2251_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    casez (s) // synopsys parallel_case
      2'b?1:
        _2251_ = b[0:0];
      2'b1?:
        _2251_ = b[1:1];
      default:
        _2251_ = a;
    endcase
  endfunction
  assign _0696_[25] = _2251_(1'hx, 2'h2, { _0765_, _0722_ });
  function [0:0] _2252_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    casez (s) // synopsys parallel_case
      2'b?1:
        _2252_ = b[0:0];
      2'b1?:
        _2252_ = b[1:1];
      default:
        _2252_ = a;
    endcase
  endfunction
  assign _0696_[23] = _2252_(1'hx, 2'h2, { _0767_, _0707_ });
  function [0:0] _2253_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    casez (s) // synopsys parallel_case
      2'b?1:
        _2253_ = b[0:0];
      2'b1?:
        _2253_ = b[1:1];
      default:
        _2253_ = a;
    endcase
  endfunction
  assign _0696_[21] = _2253_(1'hx, 2'h2, { _0769_, _0709_ });
  function [0:0] _2254_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    casez (s) // synopsys parallel_case
      2'b?1:
        _2254_ = b[0:0];
      2'b1?:
        _2254_ = b[1:1];
      default:
        _2254_ = a;
    endcase
  endfunction
  assign _0696_[19] = _2254_(1'hx, 2'h2, { _0771_, _0726_ });
  function [0:0] _2255_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    casez (s) // synopsys parallel_case
      2'b?1:
        _2255_ = b[0:0];
      2'b1?:
        _2255_ = b[1:1];
      default:
        _2255_ = a;
    endcase
  endfunction
  assign _0696_[17] = _2255_(1'hx, 2'h2, { _0773_, _0720_ });
  function [0:0] _2256_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    casez (s) // synopsys parallel_case
      2'b?1:
        _2256_ = b[0:0];
      2'b1?:
        _2256_ = b[1:1];
      default:
        _2256_ = a;
    endcase
  endfunction
  assign _0696_[15] = _2256_(1'hx, 2'h2, { _0775_, _0712_ });
  function [0:0] _2257_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    casez (s) // synopsys parallel_case
      2'b?1:
        _2257_ = b[0:0];
      2'b1?:
        _2257_ = b[1:1];
      default:
        _2257_ = a;
    endcase
  endfunction
  assign _0696_[13] = _2257_(1'hx, 2'h2, { _0777_, _0727_ });
  function [0:0] _2258_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    casez (s) // synopsys parallel_case
      2'b?1:
        _2258_ = b[0:0];
      2'b1?:
        _2258_ = b[1:1];
      default:
        _2258_ = a;
    endcase
  endfunction
  assign _0696_[11] = _2258_(1'hx, 2'h2, { _0779_, _0716_ });
  function [0:0] _2259_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    casez (s) // synopsys parallel_case
      2'b?1:
        _2259_ = b[0:0];
      2'b1?:
        _2259_ = b[1:1];
      default:
        _2259_ = a;
    endcase
  endfunction
  assign _0696_[9] = _2259_(1'hx, 2'h2, { _0781_, _0711_ });
  function [0:0] _2260_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    casez (s) // synopsys parallel_case
      2'b?1:
        _2260_ = b[0:0];
      2'b1?:
        _2260_ = b[1:1];
      default:
        _2260_ = a;
    endcase
  endfunction
  assign _0696_[7] = _2260_(1'hx, 2'h2, { _0783_, _0723_ });
  function [0:0] _2261_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    casez (s) // synopsys parallel_case
      2'b?1:
        _2261_ = b[0:0];
      2'b1?:
        _2261_ = b[1:1];
      default:
        _2261_ = a;
    endcase
  endfunction
  assign _0696_[5] = _2261_(1'hx, 2'h2, { _0785_, _0701_ });
  function [0:0] _2262_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    casez (s) // synopsys parallel_case
      2'b?1:
        _2262_ = b[0:0];
      2'b1?:
        _2262_ = b[1:1];
      default:
        _2262_ = a;
    endcase
  endfunction
  assign _0696_[3] = _2262_(1'hx, 2'h2, { _0787_, _0708_ });
  function [0:0] _2263_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    casez (s) // synopsys parallel_case
      2'b?1:
        _2263_ = b[0:0];
      2'b1?:
        _2263_ = b[1:1];
      default:
        _2263_ = a;
    endcase
  endfunction
  assign _0696_[1] = _2263_(1'hx, 2'h2, { _0789_, _0721_ });
  function [0:0] _2264_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    casez (s) // synopsys parallel_case
      2'b?1:
        _2264_ = b[0:0];
      2'b1?:
        _2264_ = b[1:1];
      default:
        _2264_ = a;
    endcase
  endfunction
  assign _0696_[31] = _2264_(1'hx, 2'h1, { _0730_, _0759_ });
  function [0:0] _2265_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    casez (s) // synopsys parallel_case
      2'b?1:
        _2265_ = b[0:0];
      2'b1?:
        _2265_ = b[1:1];
      default:
        _2265_ = a;
    endcase
  endfunction
  assign _0696_[26] = _2265_(1'hx, 2'h2, { _0764_, _0731_ });
  function [0:0] _2266_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    casez (s) // synopsys parallel_case
      2'b?1:
        _2266_ = b[0:0];
      2'b1?:
        _2266_ = b[1:1];
      default:
        _2266_ = a;
    endcase
  endfunction
  assign _0696_[22] = _2266_(1'hx, 2'h2, { _0768_, _0713_ });
  function [0:0] _2267_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    casez (s) // synopsys parallel_case
      2'b?1:
        _2267_ = b[0:0];
      2'b1?:
        _2267_ = b[1:1];
      default:
        _2267_ = a;
    endcase
  endfunction
  assign _0696_[18] = _2267_(1'hx, 2'h2, { _0772_, _0725_ });
  function [0:0] _2268_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    casez (s) // synopsys parallel_case
      2'b?1:
        _2268_ = b[0:0];
      2'b1?:
        _2268_ = b[1:1];
      default:
        _2268_ = a;
    endcase
  endfunction
  assign _0696_[14] = _2268_(1'hx, 2'h2, { _0776_, _0718_ });
  function [0:0] _2269_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    casez (s) // synopsys parallel_case
      2'b?1:
        _2269_ = b[0:0];
      2'b1?:
        _2269_ = b[1:1];
      default:
        _2269_ = a;
    endcase
  endfunction
  assign _0696_[10] = _2269_(1'hx, 2'h2, { _0780_, _0703_ });
  function [0:0] _2270_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    casez (s) // synopsys parallel_case
      2'b?1:
        _2270_ = b[0:0];
      2'b1?:
        _2270_ = b[1:1];
      default:
        _2270_ = a;
    endcase
  endfunction
  assign _0696_[6] = _2270_(1'hx, 2'h2, { _0784_, _0717_ });
  function [0:0] _2271_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    casez (s) // synopsys parallel_case
      2'b?1:
        _2271_ = b[0:0];
      2'b1?:
        _2271_ = b[1:1];
      default:
        _2271_ = a;
    endcase
  endfunction
  assign _0696_[2] = _2271_(1'hx, 2'h2, { _0788_, _0729_ });
  function [0:0] _2272_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    casez (s) // synopsys parallel_case
      2'b?1:
        _2272_ = b[0:0];
      2'b1?:
        _2272_ = b[1:1];
      default:
        _2272_ = a;
    endcase
  endfunction
  assign _0696_[28] = _2272_(1'hx, 2'h2, { _0762_, _0710_ });
  function [0:0] _2273_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    casez (s) // synopsys parallel_case
      2'b?1:
        _2273_ = b[0:0];
      2'b1?:
        _2273_ = b[1:1];
      default:
        _2273_ = a;
    endcase
  endfunction
  assign _0696_[20] = _2273_(1'hx, 2'h2, { _0770_, _0706_ });
  function [0:0] _2274_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    casez (s) // synopsys parallel_case
      2'b?1:
        _2274_ = b[0:0];
      2'b1?:
        _2274_ = b[1:1];
      default:
        _2274_ = a;
    endcase
  endfunction
  assign _0696_[12] = _2274_(1'hx, 2'h2, { _0778_, _0719_ });
  function [0:0] _2275_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    casez (s) // synopsys parallel_case
      2'b?1:
        _2275_ = b[0:0];
      2'b1?:
        _2275_ = b[1:1];
      default:
        _2275_ = a;
    endcase
  endfunction
  assign _0696_[4] = _2275_(1'hx, 2'h2, { _0786_, _0728_ });
  function [0:0] _2276_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    casez (s) // synopsys parallel_case
      2'b?1:
        _2276_ = b[0:0];
      2'b1?:
        _2276_ = b[1:1];
      default:
        _2276_ = a;
    endcase
  endfunction
  assign _0696_[24] = _2276_(1'hx, 2'h2, { _0766_, _0704_ });
  function [0:0] _2277_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    casez (s) // synopsys parallel_case
      2'b?1:
        _2277_ = b[0:0];
      2'b1?:
        _2277_ = b[1:1];
      default:
        _2277_ = a;
    endcase
  endfunction
  assign _0696_[8] = _2277_(1'hx, 2'h2, { _0782_, _0702_ });
  function [0:0] _2278_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    casez (s) // synopsys parallel_case
      2'b?1:
        _2278_ = b[0:0];
      2'b1?:
        _2278_ = b[1:1];
      default:
        _2278_ = a;
    endcase
  endfunction
  assign _0696_[16] = _2278_(1'hx, 2'h2, { _0774_, _0714_ });
  function [0:0] _2279_;
    input [0:0] a;
    input [1:0] b;
    input [1:0] s;
    casez (s) // synopsys parallel_case
      2'b?1:
        _2279_ = b[0:0];
      2'b1?:
        _2279_ = b[1:1];
      default:
        _2279_ = a;
    endcase
  endfunction
  assign _0696_[0] = _2279_(1'hx, 2'h2, { _0790_, _0724_ });
  assign _0692_ = _0747_ ? _0696_ : 32'h00000000;
  assign _0791_ = \u_issue.pipe_csr_wb_w  ? 1'h0 : \u_issue.csr_pending_q ;
  assign _0792_ = _0743_ ? 1'h1 : _0791_;
  assign _0793_ = \u_issue.pipe_squash_e1_e2_w  ? 1'h0 : _0792_;
  assign _0688_ = rst_i ? 1'h0 : _0793_;
  assign _0794_ = \u_div.valid_q  ? 1'h0 : \u_issue.div_pending_q ;
  assign _0795_ = _0742_ ? 1'h1 : _0794_;
  assign _0796_ = \u_issue.pipe_squash_e1_e2_w  ? 1'h0 : _0795_;
  assign _0689_ = rst_i ? 1'h0 : _0796_;
  assign _0797_ = _0699_[\u_csr.opcode_opcode_i [19:15] +: 1];
  assign _0798_ = _0699_[\u_csr.opcode_opcode_i [24:20] +: 1];
  assign _0799_ = _0699_[\u_csr.opcode_opcode_i [11:7] +: 1];
  assign \u_fetch.branch_pc_i  = \u_csr.branch_q  ? \u_csr.branch_target_q  : \u_exec.branch_target_r ;
  assign _0733_[4:0] = \u_decode.fetch_in_fault_page_i  ? 5'h1c : 5'h00;
  assign \u_issue.issue_fault_w  = \u_decode.fetch_in_fault_fetch_i  ? 5'h11 : _0733_[4:0];
  assign \u_fetch.fetch_accept_i  = \u_issue.opcode_valid_w  ? \u_csr.opcode_valid_i  : 1'h1;
  assign _0823_ = \u_decode.u_dec.lsu_o  & \u_decode.u_dec.rd_valid_o ;
  assign _0824_ = _0823_ & _0854_;
  assign _0825_ = \u_decode.u_dec.lsu_o  & _0855_;
  assign _0826_ = _0825_ & _0854_;
  assign _0827_ = \u_decode.u_dec.csr_o  & _0854_;
  assign _0828_ = \u_decode.u_dec.div_o  & _0854_;
  assign _0829_ = \u_decode.u_dec.mul_o  & _0854_;
  assign _0830_ = \u_decode.u_dec.branch_o  & _0854_;
  assign _0831_ = \u_decode.u_dec.rd_valid_o  & _0854_;
  assign \u_issue.pipe_rd_e1_w  = { \u_issue.u_pipe_ctrl.ctrl_e1_q [7], \u_issue.u_pipe_ctrl.ctrl_e1_q [7], \u_issue.u_pipe_ctrl.ctrl_e1_q [7], \u_issue.u_pipe_ctrl.ctrl_e1_q [7], \u_issue.u_pipe_ctrl.ctrl_e1_q [7] } & \u_issue.u_pipe_ctrl.opcode_e1_q [11:7];
  assign \u_issue.u_pipe_ctrl.valid_e2_w  = \u_issue.u_pipe_ctrl.valid_e2_q  & _0856_;
  assign \u_issue.pipe_rd_e2_w  = { _0841_, _0841_, _0841_, _0841_, _0841_ } & \u_issue.u_pipe_ctrl.opcode_e2_q [11:7];
  assign _0832_ = _0863_ & _0859_;
  assign _0833_ = \u_issue.u_pipe_ctrl.ctrl_e2_q  & 10'h37f;
  assign \u_issue.u_pipe_ctrl.valid_wb_o  = \u_issue.u_pipe_ctrl.valid_wb_q  & _0856_;
  assign \u_issue.pipe_csr_wb_w  = \u_issue.u_pipe_ctrl.ctrl_wb_q [3] & _0856_;
  assign \u_issue.pipe_rd_wb_w  = { _0848_, _0848_, _0848_, _0848_, _0848_ } & \u_issue.u_pipe_ctrl.opcode_wb_q [11:7];
  assign \u_issue.u_pipe_ctrl.branch_misaligned_w  = \u_exec.branch_d_request_o  && _0851_;
  assign _0835_ = \u_div.opcode_valid_i  && \u_div.opcode_valid_i ;
  assign _0836_ = _0835_ && _0852_;
  assign _0837_ = $signed(32'h00000001) && \u_issue.u_pipe_ctrl.valid_e2_w ;
  assign _0838_ = _0837_ && _0850_;
  assign _0839_ = _0837_ && \u_issue.u_pipe_ctrl.ctrl_e2_q [5];
  assign _0840_ = \u_issue.u_pipe_ctrl.valid_e2_w  && \u_issue.u_pipe_ctrl.ctrl_e2_q [7];
  assign _0841_ = _0840_ && _0857_;
  assign _0842_ = \u_issue.u_pipe_ctrl.ctrl_e1_q [4] && _0858_;
  assign _0843_ = \u_issue.u_pipe_ctrl.valid_e2_q  && _0850_;
  assign _0844_ = _0843_ && \u_issue.u_pipe_ctrl.mem_complete_i ;
  assign _0845_ = \u_issue.u_pipe_ctrl.valid_e2_w  && _0850_;
  assign _0846_ = \u_issue.u_pipe_ctrl.valid_e2_w  && \u_issue.u_pipe_ctrl.ctrl_e2_q [5];
  assign _0847_ = \u_issue.u_pipe_ctrl.valid_wb_o  && \u_issue.u_pipe_ctrl.ctrl_wb_q [7];
  assign _0848_ = _0847_ && _0857_;
  assign _0849_ = \u_issue.pipe_squash_e1_e2_w  || 1'h0;
  assign _0850_ = \u_issue.u_pipe_ctrl.ctrl_e2_q [1] || \u_issue.u_pipe_ctrl.ctrl_e2_q [2];
  assign \u_exec.hold_i  = _0842_ || _0832_;
  assign _0851_ = | \u_exec.branch_target_r [1:0];
  assign _0852_ = ~ _0849_;
  assign _0853_ = ~ _0862_;
  assign _0854_ = ~ \u_csr.take_interrupt_q ;
  assign _0855_ = ~ \u_decode.u_dec.rd_valid_o ;
  assign _0856_ = ~ \u_exec.hold_i ;
  assign _0857_ = ~ \u_exec.hold_i ;
  assign _0858_ = ~ \u_div.valid_q ;
  assign _0859_ = ~ \u_issue.u_pipe_ctrl.mem_complete_i ;
  assign _0860_ = \u_decode.u_dec.lsu_o  | \u_decode.u_dec.csr_o ;
  assign _0861_ = _0860_ | \u_decode.u_dec.div_o ;
  assign _0862_ = _0861_ | \u_decode.u_dec.mul_o ;
  assign _0863_ = \u_issue.u_pipe_ctrl.ctrl_e2_q [1] | \u_issue.u_pipe_ctrl.ctrl_e2_q [2];
  assign \u_issue.pipe_squash_e1_e2_w  = \u_issue.u_pipe_ctrl.squash_e1_e2_w  | \u_issue.u_pipe_ctrl.squash_e1_e2_q ;
  always @(posedge clk_i)
      \u_issue.u_pipe_ctrl.valid_wb_q  <= _0821_;
  always @(posedge clk_i)
      \u_issue.u_pipe_ctrl.ctrl_wb_q  <= _0806_;
  always @(posedge clk_i)
      \u_issue.u_pipe_ctrl.csr_wr_wb_q  <= _0803_;
  always @(posedge clk_i)
      \u_issue.u_pipe_ctrl.csr_wdata_wb_q  <= _0801_;
  always @(posedge clk_i)
      \u_issue.u_pipe_ctrl.result_wb_q  <= _0817_;
  always @(posedge clk_i)
      \u_issue.u_pipe_ctrl.pc_wb_q  <= _0815_;
  always @(posedge clk_i)
      \u_issue.u_pipe_ctrl.opcode_wb_q  <= _0812_;
  always @(posedge clk_i)
      \u_issue.u_pipe_ctrl.exception_wb_q  <= _0809_;
  always @(posedge clk_i)
      \u_issue.u_pipe_ctrl.squash_e1_e2_q  <= _0818_;
  always @(posedge clk_i)
      \u_issue.u_pipe_ctrl.result_e2_q  <= _0816_;
  always @(posedge clk_i)
      \u_issue.u_pipe_ctrl.valid_e2_q  <= _0820_;
  always @(posedge clk_i)
      \u_issue.u_pipe_ctrl.ctrl_e2_q  <= _0805_;
  always @(posedge clk_i)
      \u_issue.u_pipe_ctrl.csr_wr_e2_q  <= _0802_;
  always @(posedge clk_i)
      \u_issue.u_pipe_ctrl.csr_wdata_e2_q  <= _0800_;
  always @(posedge clk_i)
      \u_issue.u_pipe_ctrl.pc_e2_q  <= _0814_;
  always @(posedge clk_i)
      \u_issue.u_pipe_ctrl.opcode_e2_q  <= _0811_;
  always @(posedge clk_i)
      \u_issue.u_pipe_ctrl.exception_e2_q  <= _0808_;
  always @(posedge clk_i)
      \u_issue.u_pipe_ctrl.exception_e1_q  <= _0807_;
  always @(posedge clk_i)
      \u_issue.u_pipe_ctrl.valid_e1_q  <= _0819_;
  always @(posedge clk_i)
      \u_issue.u_pipe_ctrl.ctrl_e1_q  <= _0804_;
  always @(posedge clk_i)
      \u_issue.u_pipe_ctrl.pc_e1_q  <= _0813_;
  always @(posedge clk_i)
      \u_issue.u_pipe_ctrl.opcode_e1_q  <= _0810_;
  assign _0864_ = 1'h0 ? 6'h00 : \u_issue.u_pipe_ctrl.exception_e2_r ;
  assign _0865_ = \u_exec.hold_i  ? \u_issue.u_pipe_ctrl.exception_wb_q  : _0864_;
  assign _0809_ = rst_i ? 6'h00 : _0865_;
  assign _0866_ = 1'h0 ? 32'h00000000 : \u_issue.u_pipe_ctrl.opcode_e2_q ;
  assign _0867_ = \u_exec.hold_i  ? \u_issue.u_pipe_ctrl.opcode_wb_q  : _0866_;
  assign _0812_ = rst_i ? 32'h00000000 : _0867_;
  assign _0868_ = 1'h0 ? 32'h00000000 : \u_issue.u_pipe_ctrl.pc_e2_q ;
  assign _0869_ = \u_exec.hold_i  ? \u_issue.u_pipe_ctrl.pc_wb_q  : _0868_;
  assign _0815_ = rst_i ? 32'h00000000 : _0869_;
  assign _0870_ = _0846_ ? \u_mul.result_e2_q  : \u_issue.u_pipe_ctrl.result_e2_q ;
  assign _0871_ = _0845_ ? \u_issue.u_pipe_ctrl.mem_result_e2_i  : _0870_;
  assign _0872_ = 1'h0 ? 32'h00000000 : _0871_;
  assign _0873_ = \u_exec.hold_i  ? \u_issue.u_pipe_ctrl.result_wb_q  : _0872_;
  assign _0817_ = rst_i ? 32'h00000000 : _0873_;
  assign _0874_ = 1'h0 ? 32'h00000000 : \u_issue.u_pipe_ctrl.csr_wdata_e2_q ;
  assign _0875_ = \u_exec.hold_i  ? \u_issue.u_pipe_ctrl.csr_wdata_wb_q  : _0874_;
  assign _0801_ = rst_i ? 32'h00000000 : _0875_;
  assign _0876_ = 1'h0 ? 1'h0 : \u_issue.u_pipe_ctrl.csr_wr_e2_q ;
  assign _0877_ = \u_exec.hold_i  ? \u_issue.u_pipe_ctrl.csr_wr_wb_q  : _0876_;
  assign _0803_ = rst_i ? 1'h0 : _0877_;
  assign _0878_ = \u_issue.u_pipe_ctrl.squash_e1_e2_w  ? _0833_ : \u_issue.u_pipe_ctrl.ctrl_e2_q ;
  assign _0879_ = 1'h0 ? 10'h000 : _0878_;
  assign _0880_ = \u_exec.hold_i  ? \u_issue.u_pipe_ctrl.ctrl_wb_q  : _0879_;
  assign _0806_ = rst_i ? 10'h000 : _0880_;
  assign _0881_ = _0883_ ? 1'h0 : \u_issue.u_pipe_ctrl.valid_e2_q ;
  assign _0883_ = | { _0882_[0], _0882_[1], _0882_[2], _0882_[3], _0882_[4], _0882_[5] };
  assign _0882_[0] = \u_issue.u_pipe_ctrl.exception_e2_r  == 5'h14;
  assign _0882_[1] = \u_issue.u_pipe_ctrl.exception_e2_r  == 5'h15;
  assign _0882_[2] = \u_issue.u_pipe_ctrl.exception_e2_r  == 5'h16;
  assign _0882_[3] = \u_issue.u_pipe_ctrl.exception_e2_r  == 5'h17;
  assign _0882_[4] = \u_issue.u_pipe_ctrl.exception_e2_r  == 5'h1d;
  assign _0882_[5] = \u_issue.u_pipe_ctrl.exception_e2_r  == 5'h1f;
  assign _0884_ = 1'h0 ? 1'h0 : _0881_;
  assign _0885_ = \u_exec.hold_i  ? \u_issue.u_pipe_ctrl.valid_wb_q  : _0884_;
  assign _0821_ = rst_i ? 1'h0 : _0885_;
  assign _0886_ = \u_exec.hold_i  ? \u_issue.u_pipe_ctrl.squash_e1_e2_q  : \u_issue.u_pipe_ctrl.squash_e1_e2_w ;
  assign _0818_ = rst_i ? 1'h0 : _0886_;
  assign \u_issue.u_pipe_ctrl.exception_e2_r  = _0844_ ? { 1'h0, \u_issue.u_pipe_ctrl.mem_exception_e2_i [4:0] } : \u_issue.u_pipe_ctrl.exception_e2_q ;
  assign _0822_ = _0839_ ? \u_mul.result_e2_q  : \u_issue.u_pipe_ctrl.result_e2_q ;
  assign \u_issue.pipe_result_e2_w  = _0838_ ? \u_issue.u_pipe_ctrl.mem_result_e2_i  : _0822_;
  assign _0887_ = _0888_ ? \u_issue.u_pipe_ctrl.exception_e1_q  : \u_csr.exception_e1_q ;
  assign _0889_ = \u_issue.u_pipe_ctrl.ctrl_e1_q [8] ? 6'h20 : _0887_;
  assign _0890_ = _0849_ ? 6'h00 : _0889_;
  assign _0891_ = \u_exec.hold_i  ? \u_issue.u_pipe_ctrl.exception_e2_q  : _0890_;
  assign _0808_ = rst_i ? 6'h00 : _0891_;
  assign _0892_ = _0849_ ? 32'h00000000 : \u_issue.u_pipe_ctrl.opcode_e1_q ;
  assign _0893_ = \u_exec.hold_i  ? \u_issue.u_pipe_ctrl.opcode_e2_q  : _0892_;
  assign _0811_ = rst_i ? 32'h00000000 : _0893_;
  assign _0894_ = _0849_ ? 32'h00000000 : \u_issue.u_pipe_ctrl.pc_e1_q ;
  assign _0895_ = \u_exec.hold_i  ? \u_issue.u_pipe_ctrl.pc_e2_q  : _0894_;
  assign _0814_ = rst_i ? 32'h00000000 : _0895_;
  assign _0896_ = _0849_ ? 32'h00000000 : \u_csr.csr_wdata_e1_q ;
  assign _0897_ = \u_exec.hold_i  ? \u_issue.u_pipe_ctrl.csr_wdata_e2_q  : _0896_;
  assign _0800_ = rst_i ? 32'h00000000 : _0897_;
  assign _0898_ = _0849_ ? 1'h0 : \u_csr.rd_valid_e1_q ;
  assign _0899_ = \u_exec.hold_i  ? \u_issue.u_pipe_ctrl.csr_wr_e2_q  : _0898_;
  assign _0802_ = rst_i ? 1'h0 : _0899_;
  assign _0900_ = _0849_ ? 10'h000 : \u_issue.u_pipe_ctrl.ctrl_e1_q ;
  assign _0901_ = \u_exec.hold_i  ? \u_issue.u_pipe_ctrl.ctrl_e2_q  : _0900_;
  assign _0805_ = rst_i ? 10'h000 : _0901_;
  assign _0902_ = _0888_ ? 1'h0 : \u_issue.u_pipe_ctrl.valid_e1_q ;
  assign _0903_ = \u_issue.u_pipe_ctrl.ctrl_e1_q [8] ? \u_issue.u_pipe_ctrl.valid_e1_q  : _0902_;
  assign _0904_ = _0849_ ? 1'h0 : _0903_;
  assign _0905_ = \u_exec.hold_i  ? \u_issue.u_pipe_ctrl.valid_e2_q  : _0904_;
  assign _0820_ = rst_i ? 1'h0 : _0905_;
  assign _0906_ = \u_issue.u_pipe_ctrl.ctrl_e1_q [3] ? \u_csr.rd_result_e1_q  : \u_exec.result_q ;
  assign _0907_ = \u_issue.u_pipe_ctrl.ctrl_e1_q [4] ? \u_div.wb_result_q  : _0906_;
  assign _0908_ = _0849_ ? 32'h00000000 : _0907_;
  assign _0909_ = \u_exec.hold_i  ? \u_issue.u_pipe_ctrl.result_e2_q  : _0908_;
  assign _0816_ = rst_i ? 32'h00000000 : _0909_;
  assign _0910_ = _0836_ ? 1'h1 : 1'h0;
  assign _0911_ = \u_exec.hold_i  ? \u_issue.u_pipe_ctrl.ctrl_e1_q [9] : _0910_;
  assign _0804_[9] = rst_i ? 1'h0 : _0911_;
  assign _0912_ = _0836_ ? _0831_ : 1'h0;
  assign _0913_ = \u_exec.hold_i  ? \u_issue.u_pipe_ctrl.ctrl_e1_q [7] : _0912_;
  assign _0804_[7] = rst_i ? 1'h0 : _0913_;
  assign _0914_ = _0836_ ? _0830_ : 1'h0;
  assign _0915_ = \u_exec.hold_i  ? \u_issue.u_pipe_ctrl.ctrl_e1_q [6] : _0914_;
  assign _0804_[6] = rst_i ? 1'h0 : _0915_;
  assign _0916_ = _0836_ ? _0829_ : 1'h0;
  assign _0917_ = \u_exec.hold_i  ? \u_issue.u_pipe_ctrl.ctrl_e1_q [5] : _0916_;
  assign _0804_[5] = rst_i ? 1'h0 : _0917_;
  assign _0918_ = _0836_ ? _0828_ : 1'h0;
  assign _0919_ = \u_exec.hold_i  ? \u_issue.u_pipe_ctrl.ctrl_e1_q [4] : _0918_;
  assign _0804_[4] = rst_i ? 1'h0 : _0919_;
  assign _0920_ = _0836_ ? _0827_ : 1'h0;
  assign _0921_ = \u_exec.hold_i  ? \u_issue.u_pipe_ctrl.ctrl_e1_q [3] : _0920_;
  assign _0804_[3] = rst_i ? 1'h0 : _0921_;
  assign _0922_ = _0836_ ? _0826_ : 1'h0;
  assign _0923_ = \u_exec.hold_i  ? \u_issue.u_pipe_ctrl.ctrl_e1_q [2] : _0922_;
  assign _0804_[2] = rst_i ? 1'h0 : _0923_;
  assign _0924_ = _0836_ ? _0824_ : 1'h0;
  assign _0925_ = \u_exec.hold_i  ? \u_issue.u_pipe_ctrl.ctrl_e1_q [1] : _0924_;
  assign _0804_[1] = rst_i ? 1'h0 : _0925_;
  assign _0926_ = _0836_ ? _0853_ : 1'h0;
  assign _0927_ = \u_exec.hold_i  ? \u_issue.u_pipe_ctrl.ctrl_e1_q [0] : _0926_;
  assign _0804_[0] = rst_i ? 1'h0 : _0927_;
  assign _0928_ = _0836_ ? \u_csr.take_interrupt_q  : 1'h0;
  assign _0929_ = \u_exec.hold_i  ? \u_issue.u_pipe_ctrl.ctrl_e1_q [8] : _0928_;
  assign _0804_[8] = rst_i ? 1'h0 : _0929_;
  assign _0930_ = _0836_ ? \u_csr.opcode_opcode_i  : 32'h00000000;
  assign _0931_ = \u_exec.hold_i  ? \u_issue.u_pipe_ctrl.opcode_e1_q  : _0930_;
  assign _0810_ = rst_i ? 32'h00000000 : _0931_;
  assign _0932_ = _0836_ ? \u_exec.opcode_pc_i  : 32'h00000000;
  assign _0933_ = \u_exec.hold_i  ? \u_issue.u_pipe_ctrl.pc_e1_q  : _0932_;
  assign _0813_ = rst_i ? 32'h00000000 : _0933_;
  assign _0934_ = \u_exec.hold_i  ? \u_issue.u_pipe_ctrl.valid_e1_q  : _0910_;
  assign _0819_ = rst_i ? 1'h0 : _0934_;
  assign _0935_ = _0836_ ? _0938_ : 6'h00;
  assign _0936_ = \u_exec.hold_i  ? \u_issue.u_pipe_ctrl.exception_e1_q  : _0935_;
  assign _0807_ = rst_i ? 6'h00 : _0936_;
  assign _0937_ = | { \u_issue.issue_fault_w [0], \u_issue.issue_fault_w [1], \u_issue.issue_fault_w [2], \u_issue.issue_fault_w [3], \u_issue.issue_fault_w [4], 1'h0 };
  assign _0888_ = | { \u_issue.u_pipe_ctrl.exception_e1_q [0], \u_issue.u_pipe_ctrl.exception_e1_q [1], \u_issue.u_pipe_ctrl.exception_e1_q [2], \u_issue.u_pipe_ctrl.exception_e1_q [3], \u_issue.u_pipe_ctrl.exception_e1_q [4], \u_issue.u_pipe_ctrl.exception_e1_q [5] };
  assign \u_issue.u_pipe_ctrl.squash_e1_e2_w  = | { \u_issue.u_pipe_ctrl.exception_e2_r [0], \u_issue.u_pipe_ctrl.exception_e2_r [1], \u_issue.u_pipe_ctrl.exception_e2_r [2], \u_issue.u_pipe_ctrl.exception_e2_r [3], \u_issue.u_pipe_ctrl.exception_e2_r [4], \u_issue.u_pipe_ctrl.exception_e2_r [5] };
  assign _0834_[4:0] = \u_issue.u_pipe_ctrl.branch_misaligned_w  ? 5'h10 : 5'h00;
  assign _0938_ = _0937_ ? { 1'h0, \u_issue.issue_fault_w  } : { 1'h0, _0834_[4:0] };
  assign _0970_ = \u_issue.pipe_rd_wb_w  == 1'h1;
  assign _0971_ = \u_issue.pipe_rd_wb_w  == 2'h2;
  assign _0972_ = \u_issue.pipe_rd_wb_w  == 2'h3;
  assign _0973_ = \u_issue.pipe_rd_wb_w  == 3'h4;
  assign _0974_ = \u_issue.pipe_rd_wb_w  == 3'h5;
  assign _0975_ = \u_issue.pipe_rd_wb_w  == 3'h6;
  assign _0976_ = \u_issue.pipe_rd_wb_w  == 3'h7;
  assign _0977_ = \u_issue.pipe_rd_wb_w  == 4'h8;
  assign _0978_ = \u_issue.pipe_rd_wb_w  == 4'h9;
  assign _0979_ = \u_issue.pipe_rd_wb_w  == 4'ha;
  assign _0980_ = \u_issue.pipe_rd_wb_w  == 4'hb;
  assign _0981_ = \u_issue.pipe_rd_wb_w  == 4'hc;
  assign _0982_ = \u_issue.pipe_rd_wb_w  == 4'hd;
  assign _0983_ = \u_issue.pipe_rd_wb_w  == 4'he;
  assign _0984_ = \u_issue.pipe_rd_wb_w  == 4'hf;
  assign _0985_ = \u_issue.pipe_rd_wb_w  == 5'h10;
  assign _0986_ = \u_issue.pipe_rd_wb_w  == 5'h11;
  assign _0987_ = \u_issue.pipe_rd_wb_w  == 5'h12;
  assign _0988_ = \u_issue.pipe_rd_wb_w  == 5'h13;
  assign _0989_ = \u_issue.pipe_rd_wb_w  == 5'h14;
  assign _0990_ = \u_issue.pipe_rd_wb_w  == 5'h15;
  assign _0991_ = \u_issue.pipe_rd_wb_w  == 5'h16;
  assign _0992_ = \u_issue.pipe_rd_wb_w  == 5'h17;
  assign _0993_ = \u_issue.pipe_rd_wb_w  == 5'h18;
  assign _0994_ = \u_issue.pipe_rd_wb_w  == 5'h19;
  assign _0995_ = \u_issue.pipe_rd_wb_w  == 5'h1a;
  assign _0996_ = \u_issue.pipe_rd_wb_w  == 5'h1b;
  assign _0997_ = \u_issue.pipe_rd_wb_w  == 5'h1c;
  assign _0998_ = \u_issue.pipe_rd_wb_w  == 5'h1d;
  assign _0999_ = \u_issue.pipe_rd_wb_w  == 5'h1e;
  assign _1000_ = \u_issue.pipe_rd_wb_w  == 5'h1f;
  always @(posedge clk_i)
      \u_issue.u_regfile.REGFILE.reg_r1_q  <= _0949_;
  always @(posedge clk_i)
      \u_issue.u_regfile.REGFILE.reg_r2_q  <= _0960_;
  always @(posedge clk_i)
      \u_issue.u_regfile.REGFILE.reg_r3_q  <= _0963_;
  always @(posedge clk_i)
      \u_issue.u_regfile.REGFILE.reg_r4_q  <= _0964_;
  always @(posedge clk_i)
      \u_issue.u_regfile.REGFILE.reg_r5_q  <= _0965_;
  always @(posedge clk_i)
      \u_issue.u_regfile.REGFILE.reg_r6_q  <= _0966_;
  always @(posedge clk_i)
      \u_issue.u_regfile.REGFILE.reg_r7_q  <= _0967_;
  always @(posedge clk_i)
      \u_issue.u_regfile.REGFILE.reg_r8_q  <= _0968_;
  always @(posedge clk_i)
      \u_issue.u_regfile.REGFILE.reg_r9_q  <= _0969_;
  always @(posedge clk_i)
      \u_issue.u_regfile.REGFILE.reg_r10_q  <= _0939_;
  always @(posedge clk_i)
      \u_issue.u_regfile.REGFILE.reg_r11_q  <= _0940_;
  always @(posedge clk_i)
      \u_issue.u_regfile.REGFILE.reg_r12_q  <= _0941_;
  always @(posedge clk_i)
      \u_issue.u_regfile.REGFILE.reg_r13_q  <= _0942_;
  always @(posedge clk_i)
      \u_issue.u_regfile.REGFILE.reg_r14_q  <= _0943_;
  always @(posedge clk_i)
      \u_issue.u_regfile.REGFILE.reg_r15_q  <= _0944_;
  always @(posedge clk_i)
      \u_issue.u_regfile.REGFILE.reg_r16_q  <= _0945_;
  always @(posedge clk_i)
      \u_issue.u_regfile.REGFILE.reg_r17_q  <= _0946_;
  always @(posedge clk_i)
      \u_issue.u_regfile.REGFILE.reg_r18_q  <= _0947_;
  always @(posedge clk_i)
      \u_issue.u_regfile.REGFILE.reg_r19_q  <= _0948_;
  always @(posedge clk_i)
      \u_issue.u_regfile.REGFILE.reg_r20_q  <= _0950_;
  always @(posedge clk_i)
      \u_issue.u_regfile.REGFILE.reg_r21_q  <= _0951_;
  always @(posedge clk_i)
      \u_issue.u_regfile.REGFILE.reg_r22_q  <= _0952_;
  always @(posedge clk_i)
      \u_issue.u_regfile.REGFILE.reg_r23_q  <= _0953_;
  always @(posedge clk_i)
      \u_issue.u_regfile.REGFILE.reg_r24_q  <= _0954_;
  always @(posedge clk_i)
      \u_issue.u_regfile.REGFILE.reg_r25_q  <= _0955_;
  always @(posedge clk_i)
      \u_issue.u_regfile.REGFILE.reg_r26_q  <= _0956_;
  always @(posedge clk_i)
      \u_issue.u_regfile.REGFILE.reg_r27_q  <= _0957_;
  always @(posedge clk_i)
      \u_issue.u_regfile.REGFILE.reg_r28_q  <= _0958_;
  always @(posedge clk_i)
      \u_issue.u_regfile.REGFILE.reg_r29_q  <= _0959_;
  always @(posedge clk_i)
      \u_issue.u_regfile.REGFILE.reg_r30_q  <= _0961_;
  always @(posedge clk_i)
      \u_issue.u_regfile.REGFILE.reg_r31_q  <= _0962_;
  function [31:0] _2545_;
    input [31:0] a;
    input [991:0] b;
    input [30:0] s;
    casez (s) // synopsys parallel_case
      31'b??????????????????????????????1:
        _2545_ = b[31:0];
      31'b?????????????????????????????1?:
        _2545_ = b[63:32];
      31'b????????????????????????????1??:
        _2545_ = b[95:64];
      31'b???????????????????????????1???:
        _2545_ = b[127:96];
      31'b??????????????????????????1????:
        _2545_ = b[159:128];
      31'b?????????????????????????1?????:
        _2545_ = b[191:160];
      31'b????????????????????????1??????:
        _2545_ = b[223:192];
      31'b???????????????????????1???????:
        _2545_ = b[255:224];
      31'b??????????????????????1????????:
        _2545_ = b[287:256];
      31'b?????????????????????1?????????:
        _2545_ = b[319:288];
      31'b????????????????????1??????????:
        _2545_ = b[351:320];
      31'b???????????????????1???????????:
        _2545_ = b[383:352];
      31'b??????????????????1????????????:
        _2545_ = b[415:384];
      31'b?????????????????1?????????????:
        _2545_ = b[447:416];
      31'b????????????????1??????????????:
        _2545_ = b[479:448];
      31'b???????????????1???????????????:
        _2545_ = b[511:480];
      31'b??????????????1????????????????:
        _2545_ = b[543:512];
      31'b?????????????1?????????????????:
        _2545_ = b[575:544];
      31'b????????????1??????????????????:
        _2545_ = b[607:576];
      31'b???????????1???????????????????:
        _2545_ = b[639:608];
      31'b??????????1????????????????????:
        _2545_ = b[671:640];
      31'b?????????1?????????????????????:
        _2545_ = b[703:672];
      31'b????????1??????????????????????:
        _2545_ = b[735:704];
      31'b???????1???????????????????????:
        _2545_ = b[767:736];
      31'b??????1????????????????????????:
        _2545_ = b[799:768];
      31'b?????1?????????????????????????:
        _2545_ = b[831:800];
      31'b????1??????????????????????????:
        _2545_ = b[863:832];
      31'b???1???????????????????????????:
        _2545_ = b[895:864];
      31'b??1????????????????????????????:
        _2545_ = b[927:896];
      31'b?1?????????????????????????????:
        _2545_ = b[959:928];
      31'b1??????????????????????????????:
        _2545_ = b[991:960];
      default:
        _2545_ = a;
    endcase
  endfunction
  assign \u_issue.issue_rb_value_w  = _2545_(32'h00000000, { \u_issue.u_regfile.REGFILE.reg_r1_q , \u_issue.u_regfile.REGFILE.reg_r2_q , \u_issue.u_regfile.REGFILE.reg_r3_q , \u_issue.u_regfile.REGFILE.reg_r4_q , \u_issue.u_regfile.REGFILE.reg_r5_q , \u_issue.u_regfile.REGFILE.reg_r6_q , \u_issue.u_regfile.REGFILE.reg_r7_q , \u_issue.u_regfile.REGFILE.reg_r8_q , \u_issue.u_regfile.REGFILE.reg_r9_q , \u_issue.u_regfile.REGFILE.reg_r10_q , \u_issue.u_regfile.REGFILE.reg_r11_q , \u_issue.u_regfile.REGFILE.reg_r12_q , \u_issue.u_regfile.REGFILE.reg_r13_q , \u_issue.u_regfile.REGFILE.reg_r14_q , \u_issue.u_regfile.REGFILE.reg_r15_q , \u_issue.u_regfile.REGFILE.reg_r16_q , \u_issue.u_regfile.REGFILE.reg_r17_q , \u_issue.u_regfile.REGFILE.reg_r18_q , \u_issue.u_regfile.REGFILE.reg_r19_q , \u_issue.u_regfile.REGFILE.reg_r20_q , \u_issue.u_regfile.REGFILE.reg_r21_q , \u_issue.u_regfile.REGFILE.reg_r22_q , \u_issue.u_regfile.REGFILE.reg_r23_q , \u_issue.u_regfile.REGFILE.reg_r24_q , \u_issue.u_regfile.REGFILE.reg_r25_q , \u_issue.u_regfile.REGFILE.reg_r26_q , \u_issue.u_regfile.REGFILE.reg_r27_q , \u_issue.u_regfile.REGFILE.reg_r28_q , \u_issue.u_regfile.REGFILE.reg_r29_q , \u_issue.u_regfile.REGFILE.reg_r30_q , \u_issue.u_regfile.REGFILE.reg_r31_q  }, { _1031_, _1030_, _1029_, _1028_, _1027_, _1026_, _1025_, _1024_, _1023_, _1022_, _1021_, _1020_, _1019_, _1018_, _1017_, _1016_, _1015_, _1014_, _1013_, _1012_, _1011_, _1010_, _1009_, _1008_, _1007_, _1006_, _1005_, _1004_, _1003_, _1002_, _1001_ });
  assign _1001_ = \u_csr.opcode_opcode_i [24:20] == 5'h1f;
  assign _1002_ = \u_csr.opcode_opcode_i [24:20] == 5'h1e;
  assign _1003_ = \u_csr.opcode_opcode_i [24:20] == 5'h1d;
  assign _1004_ = \u_csr.opcode_opcode_i [24:20] == 5'h1c;
  assign _1005_ = \u_csr.opcode_opcode_i [24:20] == 5'h1b;
  assign _1006_ = \u_csr.opcode_opcode_i [24:20] == 5'h1a;
  assign _1007_ = \u_csr.opcode_opcode_i [24:20] == 5'h19;
  assign _1008_ = \u_csr.opcode_opcode_i [24:20] == 5'h18;
  assign _1009_ = \u_csr.opcode_opcode_i [24:20] == 5'h17;
  assign _1010_ = \u_csr.opcode_opcode_i [24:20] == 5'h16;
  assign _1011_ = \u_csr.opcode_opcode_i [24:20] == 5'h15;
  assign _1012_ = \u_csr.opcode_opcode_i [24:20] == 5'h14;
  assign _1013_ = \u_csr.opcode_opcode_i [24:20] == 5'h13;
  assign _1014_ = \u_csr.opcode_opcode_i [24:20] == 5'h12;
  assign _1015_ = \u_csr.opcode_opcode_i [24:20] == 5'h11;
  assign _1016_ = \u_csr.opcode_opcode_i [24:20] == 5'h10;
  assign _1017_ = \u_csr.opcode_opcode_i [24:20] == 4'hf;
  assign _1018_ = \u_csr.opcode_opcode_i [24:20] == 4'he;
  assign _1019_ = \u_csr.opcode_opcode_i [24:20] == 4'hd;
  assign _1020_ = \u_csr.opcode_opcode_i [24:20] == 4'hc;
  assign _1021_ = \u_csr.opcode_opcode_i [24:20] == 4'hb;
  assign _1022_ = \u_csr.opcode_opcode_i [24:20] == 4'ha;
  assign _1023_ = \u_csr.opcode_opcode_i [24:20] == 4'h9;
  assign _1024_ = \u_csr.opcode_opcode_i [24:20] == 4'h8;
  assign _1025_ = \u_csr.opcode_opcode_i [24:20] == 3'h7;
  assign _1026_ = \u_csr.opcode_opcode_i [24:20] == 3'h6;
  assign _1027_ = \u_csr.opcode_opcode_i [24:20] == 3'h5;
  assign _1028_ = \u_csr.opcode_opcode_i [24:20] == 3'h4;
  assign _1029_ = \u_csr.opcode_opcode_i [24:20] == 2'h3;
  assign _1030_ = \u_csr.opcode_opcode_i [24:20] == 2'h2;
  assign _1031_ = \u_csr.opcode_opcode_i [24:20] == 1'h1;
  function [31:0] _2577_;
    input [31:0] a;
    input [991:0] b;
    input [30:0] s;
    casez (s) // synopsys parallel_case
      31'b??????????????????????????????1:
        _2577_ = b[31:0];
      31'b?????????????????????????????1?:
        _2577_ = b[63:32];
      31'b????????????????????????????1??:
        _2577_ = b[95:64];
      31'b???????????????????????????1???:
        _2577_ = b[127:96];
      31'b??????????????????????????1????:
        _2577_ = b[159:128];
      31'b?????????????????????????1?????:
        _2577_ = b[191:160];
      31'b????????????????????????1??????:
        _2577_ = b[223:192];
      31'b???????????????????????1???????:
        _2577_ = b[255:224];
      31'b??????????????????????1????????:
        _2577_ = b[287:256];
      31'b?????????????????????1?????????:
        _2577_ = b[319:288];
      31'b????????????????????1??????????:
        _2577_ = b[351:320];
      31'b???????????????????1???????????:
        _2577_ = b[383:352];
      31'b??????????????????1????????????:
        _2577_ = b[415:384];
      31'b?????????????????1?????????????:
        _2577_ = b[447:416];
      31'b????????????????1??????????????:
        _2577_ = b[479:448];
      31'b???????????????1???????????????:
        _2577_ = b[511:480];
      31'b??????????????1????????????????:
        _2577_ = b[543:512];
      31'b?????????????1?????????????????:
        _2577_ = b[575:544];
      31'b????????????1??????????????????:
        _2577_ = b[607:576];
      31'b???????????1???????????????????:
        _2577_ = b[639:608];
      31'b??????????1????????????????????:
        _2577_ = b[671:640];
      31'b?????????1?????????????????????:
        _2577_ = b[703:672];
      31'b????????1??????????????????????:
        _2577_ = b[735:704];
      31'b???????1???????????????????????:
        _2577_ = b[767:736];
      31'b??????1????????????????????????:
        _2577_ = b[799:768];
      31'b?????1?????????????????????????:
        _2577_ = b[831:800];
      31'b????1??????????????????????????:
        _2577_ = b[863:832];
      31'b???1???????????????????????????:
        _2577_ = b[895:864];
      31'b??1????????????????????????????:
        _2577_ = b[927:896];
      31'b?1?????????????????????????????:
        _2577_ = b[959:928];
      31'b1??????????????????????????????:
        _2577_ = b[991:960];
      default:
        _2577_ = a;
    endcase
  endfunction
  assign \u_issue.issue_ra_value_w  = _2577_(32'h00000000, { \u_issue.u_regfile.REGFILE.reg_r1_q , \u_issue.u_regfile.REGFILE.reg_r2_q , \u_issue.u_regfile.REGFILE.reg_r3_q , \u_issue.u_regfile.REGFILE.reg_r4_q , \u_issue.u_regfile.REGFILE.reg_r5_q , \u_issue.u_regfile.REGFILE.reg_r6_q , \u_issue.u_regfile.REGFILE.reg_r7_q , \u_issue.u_regfile.REGFILE.reg_r8_q , \u_issue.u_regfile.REGFILE.reg_r9_q , \u_issue.u_regfile.REGFILE.reg_r10_q , \u_issue.u_regfile.REGFILE.reg_r11_q , \u_issue.u_regfile.REGFILE.reg_r12_q , \u_issue.u_regfile.REGFILE.reg_r13_q , \u_issue.u_regfile.REGFILE.reg_r14_q , \u_issue.u_regfile.REGFILE.reg_r15_q , \u_issue.u_regfile.REGFILE.reg_r16_q , \u_issue.u_regfile.REGFILE.reg_r17_q , \u_issue.u_regfile.REGFILE.reg_r18_q , \u_issue.u_regfile.REGFILE.reg_r19_q , \u_issue.u_regfile.REGFILE.reg_r20_q , \u_issue.u_regfile.REGFILE.reg_r21_q , \u_issue.u_regfile.REGFILE.reg_r22_q , \u_issue.u_regfile.REGFILE.reg_r23_q , \u_issue.u_regfile.REGFILE.reg_r24_q , \u_issue.u_regfile.REGFILE.reg_r25_q , \u_issue.u_regfile.REGFILE.reg_r26_q , \u_issue.u_regfile.REGFILE.reg_r27_q , \u_issue.u_regfile.REGFILE.reg_r28_q , \u_issue.u_regfile.REGFILE.reg_r29_q , \u_issue.u_regfile.REGFILE.reg_r30_q , \u_issue.u_regfile.REGFILE.reg_r31_q  }, { _1062_, _1061_, _1060_, _1059_, _1058_, _1057_, _1056_, _1055_, _1054_, _1053_, _1052_, _1051_, _1050_, _1049_, _1048_, _1047_, _1046_, _1045_, _1044_, _1043_, _1042_, _1041_, _1040_, _1039_, _1038_, _1037_, _1036_, _1035_, _1034_, _1033_, _1032_ });
  assign _1032_ = \u_csr.opcode_opcode_i [19:15] == 5'h1f;
  assign _1033_ = \u_csr.opcode_opcode_i [19:15] == 5'h1e;
  assign _1034_ = \u_csr.opcode_opcode_i [19:15] == 5'h1d;
  assign _1035_ = \u_csr.opcode_opcode_i [19:15] == 5'h1c;
  assign _1036_ = \u_csr.opcode_opcode_i [19:15] == 5'h1b;
  assign _1037_ = \u_csr.opcode_opcode_i [19:15] == 5'h1a;
  assign _1038_ = \u_csr.opcode_opcode_i [19:15] == 5'h19;
  assign _1039_ = \u_csr.opcode_opcode_i [19:15] == 5'h18;
  assign _1040_ = \u_csr.opcode_opcode_i [19:15] == 5'h17;
  assign _1041_ = \u_csr.opcode_opcode_i [19:15] == 5'h16;
  assign _1042_ = \u_csr.opcode_opcode_i [19:15] == 5'h15;
  assign _1043_ = \u_csr.opcode_opcode_i [19:15] == 5'h14;
  assign _1044_ = \u_csr.opcode_opcode_i [19:15] == 5'h13;
  assign _1045_ = \u_csr.opcode_opcode_i [19:15] == 5'h12;
  assign _1046_ = \u_csr.opcode_opcode_i [19:15] == 5'h11;
  assign _1047_ = \u_csr.opcode_opcode_i [19:15] == 5'h10;
  assign _1048_ = \u_csr.opcode_opcode_i [19:15] == 4'hf;
  assign _1049_ = \u_csr.opcode_opcode_i [19:15] == 4'he;
  assign _1050_ = \u_csr.opcode_opcode_i [19:15] == 4'hd;
  assign _1051_ = \u_csr.opcode_opcode_i [19:15] == 4'hc;
  assign _1052_ = \u_csr.opcode_opcode_i [19:15] == 4'hb;
  assign _1053_ = \u_csr.opcode_opcode_i [19:15] == 4'ha;
  assign _1054_ = \u_csr.opcode_opcode_i [19:15] == 4'h9;
  assign _1055_ = \u_csr.opcode_opcode_i [19:15] == 4'h8;
  assign _1056_ = \u_csr.opcode_opcode_i [19:15] == 3'h7;
  assign _1057_ = \u_csr.opcode_opcode_i [19:15] == 3'h6;
  assign _1058_ = \u_csr.opcode_opcode_i [19:15] == 3'h5;
  assign _1059_ = \u_csr.opcode_opcode_i [19:15] == 3'h4;
  assign _1060_ = \u_csr.opcode_opcode_i [19:15] == 2'h3;
  assign _1061_ = \u_csr.opcode_opcode_i [19:15] == 2'h2;
  assign _1062_ = \u_csr.opcode_opcode_i [19:15] == 1'h1;
  assign _1063_ = _1000_ ? \u_issue.u_pipe_ctrl.result_wb_q  : \u_issue.u_regfile.REGFILE.reg_r31_q ;
  assign _0962_ = rst_i ? 32'h00000000 : _1063_;
  assign _1064_ = _0999_ ? \u_issue.u_pipe_ctrl.result_wb_q  : \u_issue.u_regfile.REGFILE.reg_r30_q ;
  assign _0961_ = rst_i ? 32'h00000000 : _1064_;
  assign _1065_ = _0998_ ? \u_issue.u_pipe_ctrl.result_wb_q  : \u_issue.u_regfile.REGFILE.reg_r29_q ;
  assign _0959_ = rst_i ? 32'h00000000 : _1065_;
  assign _1066_ = _0997_ ? \u_issue.u_pipe_ctrl.result_wb_q  : \u_issue.u_regfile.REGFILE.reg_r28_q ;
  assign _0958_ = rst_i ? 32'h00000000 : _1066_;
  assign _1067_ = _0996_ ? \u_issue.u_pipe_ctrl.result_wb_q  : \u_issue.u_regfile.REGFILE.reg_r27_q ;
  assign _0957_ = rst_i ? 32'h00000000 : _1067_;
  assign _1068_ = _0995_ ? \u_issue.u_pipe_ctrl.result_wb_q  : \u_issue.u_regfile.REGFILE.reg_r26_q ;
  assign _0956_ = rst_i ? 32'h00000000 : _1068_;
  assign _1069_ = _0994_ ? \u_issue.u_pipe_ctrl.result_wb_q  : \u_issue.u_regfile.REGFILE.reg_r25_q ;
  assign _0955_ = rst_i ? 32'h00000000 : _1069_;
  assign _1070_ = _0993_ ? \u_issue.u_pipe_ctrl.result_wb_q  : \u_issue.u_regfile.REGFILE.reg_r24_q ;
  assign _0954_ = rst_i ? 32'h00000000 : _1070_;
  assign _1071_ = _0992_ ? \u_issue.u_pipe_ctrl.result_wb_q  : \u_issue.u_regfile.REGFILE.reg_r23_q ;
  assign _0953_ = rst_i ? 32'h00000000 : _1071_;
  assign _1072_ = _0991_ ? \u_issue.u_pipe_ctrl.result_wb_q  : \u_issue.u_regfile.REGFILE.reg_r22_q ;
  assign _0952_ = rst_i ? 32'h00000000 : _1072_;
  assign _1073_ = _0990_ ? \u_issue.u_pipe_ctrl.result_wb_q  : \u_issue.u_regfile.REGFILE.reg_r21_q ;
  assign _0951_ = rst_i ? 32'h00000000 : _1073_;
  assign _1074_ = _0989_ ? \u_issue.u_pipe_ctrl.result_wb_q  : \u_issue.u_regfile.REGFILE.reg_r20_q ;
  assign _0950_ = rst_i ? 32'h00000000 : _1074_;
  assign _1075_ = _0988_ ? \u_issue.u_pipe_ctrl.result_wb_q  : \u_issue.u_regfile.REGFILE.reg_r19_q ;
  assign _0948_ = rst_i ? 32'h00000000 : _1075_;
  assign _1076_ = _0987_ ? \u_issue.u_pipe_ctrl.result_wb_q  : \u_issue.u_regfile.REGFILE.reg_r18_q ;
  assign _0947_ = rst_i ? 32'h00000000 : _1076_;
  assign _1077_ = _0986_ ? \u_issue.u_pipe_ctrl.result_wb_q  : \u_issue.u_regfile.REGFILE.reg_r17_q ;
  assign _0946_ = rst_i ? 32'h00000000 : _1077_;
  assign _1078_ = _0985_ ? \u_issue.u_pipe_ctrl.result_wb_q  : \u_issue.u_regfile.REGFILE.reg_r16_q ;
  assign _0945_ = rst_i ? 32'h00000000 : _1078_;
  assign _1079_ = _0984_ ? \u_issue.u_pipe_ctrl.result_wb_q  : \u_issue.u_regfile.REGFILE.reg_r15_q ;
  assign _0944_ = rst_i ? 32'h00000000 : _1079_;
  assign _1080_ = _0983_ ? \u_issue.u_pipe_ctrl.result_wb_q  : \u_issue.u_regfile.REGFILE.reg_r14_q ;
  assign _0943_ = rst_i ? 32'h00000000 : _1080_;
  assign _1081_ = _0982_ ? \u_issue.u_pipe_ctrl.result_wb_q  : \u_issue.u_regfile.REGFILE.reg_r13_q ;
  assign _0942_ = rst_i ? 32'h00000000 : _1081_;
  assign _1082_ = _0981_ ? \u_issue.u_pipe_ctrl.result_wb_q  : \u_issue.u_regfile.REGFILE.reg_r12_q ;
  assign _0941_ = rst_i ? 32'h00000000 : _1082_;
  assign _1083_ = _0980_ ? \u_issue.u_pipe_ctrl.result_wb_q  : \u_issue.u_regfile.REGFILE.reg_r11_q ;
  assign _0940_ = rst_i ? 32'h00000000 : _1083_;
  assign _1084_ = _0979_ ? \u_issue.u_pipe_ctrl.result_wb_q  : \u_issue.u_regfile.REGFILE.reg_r10_q ;
  assign _0939_ = rst_i ? 32'h00000000 : _1084_;
  assign _1085_ = _0978_ ? \u_issue.u_pipe_ctrl.result_wb_q  : \u_issue.u_regfile.REGFILE.reg_r9_q ;
  assign _0969_ = rst_i ? 32'h00000000 : _1085_;
  assign _1086_ = _0977_ ? \u_issue.u_pipe_ctrl.result_wb_q  : \u_issue.u_regfile.REGFILE.reg_r8_q ;
  assign _0968_ = rst_i ? 32'h00000000 : _1086_;
  assign _1087_ = _0976_ ? \u_issue.u_pipe_ctrl.result_wb_q  : \u_issue.u_regfile.REGFILE.reg_r7_q ;
  assign _0967_ = rst_i ? 32'h00000000 : _1087_;
  assign _1088_ = _0975_ ? \u_issue.u_pipe_ctrl.result_wb_q  : \u_issue.u_regfile.REGFILE.reg_r6_q ;
  assign _0966_ = rst_i ? 32'h00000000 : _1088_;
  assign _1089_ = _0974_ ? \u_issue.u_pipe_ctrl.result_wb_q  : \u_issue.u_regfile.REGFILE.reg_r5_q ;
  assign _0965_ = rst_i ? 32'h00000000 : _1089_;
  assign _1090_ = _0973_ ? \u_issue.u_pipe_ctrl.result_wb_q  : \u_issue.u_regfile.REGFILE.reg_r4_q ;
  assign _0964_ = rst_i ? 32'h00000000 : _1090_;
  assign _1091_ = _0972_ ? \u_issue.u_pipe_ctrl.result_wb_q  : \u_issue.u_regfile.REGFILE.reg_r3_q ;
  assign _0963_ = rst_i ? 32'h00000000 : _1091_;
  assign _1092_ = _0971_ ? \u_issue.u_pipe_ctrl.result_wb_q  : \u_issue.u_regfile.REGFILE.reg_r2_q ;
  assign _0960_ = rst_i ? 32'h00000000 : _1092_;
  assign _1093_ = _0970_ ? \u_issue.u_pipe_ctrl.result_wb_q  : \u_issue.u_regfile.REGFILE.reg_r1_q ;
  assign _0949_ = rst_i ? 32'h00000000 : _1093_;
  assign _1126_ = \u_csr.opcode_ra_operand_i  + { \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31:20] };
  assign _1127_ = \u_csr.opcode_ra_operand_i  + { \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31:25], \u_csr.opcode_opcode_i [11:7] };
  assign \u_lsu.complete_ok_e2_w  = mem_d_ack_i & _1194_;
  assign \u_lsu.complete_err_e2_w  = mem_d_ack_i & mem_d_error_i;
  assign _1128_ = \u_lsu.mem_unaligned_e1_q  & _1195_;
  assign _1129_ = \u_csr.opcode_opcode_i  & 15'h707f;
  assign _1130_ = \u_csr.opcode_valid_i  & \u_lsu.dcache_invalidate_w ;
  assign _1131_ = \u_csr.opcode_valid_i  & \u_lsu.dcache_writeback_w ;
  assign _1132_ = \u_csr.opcode_valid_i  & \u_lsu.dcache_flush_w ;
  assign \u_lsu.mem_rd_o  = \u_lsu.mem_rd_q  & _1195_;
  assign \u_lsu.mem_wr_o  = \u_lsu.mem_wr_q  & _1196_;
  assign \u_lsu.fault_load_align_w  = \u_lsu.mem_unaligned_e2_q  & \u_lsu.u_lsu_request.data_out_o [0];
  assign \u_lsu.fault_store_align_w  = \u_lsu.mem_unaligned_e2_q  & _1197_;
  assign _1136_ = _1129_ == 2'h3;
  assign _1137_ = _1129_ == 13'h1003;
  assign _1138_ = _1129_ == 14'h2003;
  assign _1139_ = _1129_ == 15'h4003;
  assign _1140_ = _1129_ == 15'h5003;
  assign _1141_ = _1129_ == 15'h6003;
  assign \u_lsu.req_sb_w  = _1129_ == 6'h23;
  assign \u_lsu.req_sh_w  = _1129_ == 13'h1023;
  assign _1142_ = _1129_ == 14'h2023;
  assign _1143_ = _1129_ == 13'h1073;
  assign _1144_ = \u_csr.opcode_opcode_i [31:20] == 10'h3a0;
  assign _1145_ = \u_csr.opcode_opcode_i [31:20] == 10'h3a1;
  assign _1146_ = \u_csr.opcode_opcode_i [31:20] == 10'h3a2;
  assign _1147_ = \u_lsu.mem_addr_r  >= 32'h80000000;
  assign _1148_ = \u_lsu.mem_addr_r  <= 32'h8fffffff;
  assign \u_lsu.issue_lsu_e1_w  = _1173_ && mem_d_accept_i;
  assign \u_lsu.delay_lsu_e2_w  = \u_lsu.pending_lsu_e2_q  && _1167_;
  assign _1149_ = \u_csr.opcode_valid_i  && _1143_;
  assign _1150_ = \u_csr.opcode_valid_i  && \u_lsu.load_inst_w ;
  assign _1151_ = \u_csr.opcode_valid_i  && \u_lsu.req_sw_lw_w ;
  assign _1152_ = \u_csr.opcode_valid_i  && \u_lsu.req_sh_lh_w ;
  assign \u_lsu.mem_rd_r  = _1150_ && _1168_;
  assign _1153_ = \u_csr.opcode_valid_i  && _1142_;
  assign _1154_ = _1153_ && _1168_;
  assign _1155_ = \u_csr.opcode_valid_i  && \u_lsu.req_sh_w ;
  assign _1156_ = _1155_ && _1168_;
  assign _1157_ = \u_csr.opcode_valid_i  && \u_lsu.req_sb_w ;
  assign \u_lsu.dcache_flush_w  = _1143_ && _1144_;
  assign \u_lsu.dcache_writeback_w  = _1143_ && _1145_;
  assign \u_lsu.dcache_invalidate_w  = _1143_ && _1146_;
  assign _1158_ = _1182_ && \u_lsu.delay_lsu_e2_w ;
  assign _1159_ = _1186_ && _1169_;
  assign _1160_ = _1147_ && _1148_;
  assign _1161_ = \u_csr.opcode_valid_i  && _1188_;
  assign _1162_ = \u_lsu.mem_unaligned_e1_q  && _1195_;
  assign _1163_ = mem_d_ack_i && mem_d_error_i;
  assign _1164_ = mem_d_ack_i && \u_lsu.u_lsu_request.data_out_o [0];
  assign _1165_ = \u_lsu.u_lsu_request.data_out_o [3] && _1119_[7];
  assign _1166_ = \u_lsu.u_lsu_request.data_out_o [3] && _1124_[15];
  assign \u_lsu.fault_load_bus_w  = mem_d_error_i && \u_lsu.u_lsu_request.data_out_o [0];
  assign \u_lsu.fault_store_bus_w  = mem_d_error_i && _1197_;
  assign \u_lsu.fault_load_page_w  = mem_d_error_i && 1'h0;
  assign \u_lsu.fault_store_page_w  = mem_d_error_i && 1'h0;
  assign _1167_ = ! \u_lsu.complete_ok_e2_w ;
  assign _1168_ = ! \u_lsu.mem_unaligned_r ;
  assign _1169_ = ! mem_d_accept_i;
  assign _1170_ = \u_lsu.mem_rd_o  || _1249_;
  assign _1171_ = _1170_ || \u_lsu.mem_writeback_q ;
  assign _1172_ = _1171_ || \u_lsu.mem_invalidate_q ;
  assign _1173_ = _1172_ || \u_lsu.mem_flush_q ;
  assign _1174_ = \u_lsu.complete_ok_e2_w  || \u_lsu.complete_err_e2_w ;
  assign _1175_ = _1136_ || _1137_;
  assign \u_lsu.load_signed_inst_w  = _1175_ || _1138_;
  assign _1176_ = \u_lsu.load_signed_inst_w  || _1139_;
  assign _1177_ = _1176_ || _1140_;
  assign \u_lsu.load_inst_w  = _1177_ || _1141_;
  assign \u_lsu.req_lb_w  = _1136_ || _1139_;
  assign \u_lsu.req_lh_w  = _1137_ || _1140_;
  assign _1178_ = _1142_ || _1138_;
  assign \u_lsu.req_sw_lw_w  = _1178_ || _1141_;
  assign _1179_ = \u_lsu.req_sh_w  || _1137_;
  assign \u_lsu.req_sh_lh_w  = _1179_ || _1140_;
  assign _1180_ = \u_lsu.complete_err_e2_w  || \u_lsu.mem_unaligned_e2_q ;
  assign _1181_ = \u_lsu.mem_rd_q  || _1250_;
  assign _1182_ = _1181_ || \u_lsu.mem_unaligned_e1_q ;
  assign _1183_ = \u_lsu.mem_writeback_q  || \u_lsu.mem_invalidate_q ;
  assign _1184_ = _1183_ || \u_lsu.mem_flush_q ;
  assign _1185_ = _1184_ || \u_lsu.mem_rd_o ;
  assign _1186_ = _1185_ || _1193_;
  assign _1187_ = \u_lsu.dcache_invalidate_w  || \u_lsu.dcache_writeback_w ;
  assign _1188_ = _1187_ || \u_lsu.dcache_flush_w ;
  assign _1189_ = _1160_ || _1161_;
  assign _1190_ = _1159_ || \u_lsu.delay_lsu_e2_w ;
  assign \u_issue.lsu_stall_i  = _1190_ || \u_lsu.mem_unaligned_e1_q ;
  assign \u_lsu.u_lsu_request.push_i  = \u_lsu.issue_lsu_e1_w  || _1162_;
  assign \u_lsu.u_lsu_request.pop_i  = mem_d_ack_i || \u_lsu.mem_unaligned_e2_q ;
  assign _1191_ = _1163_ || \u_lsu.mem_unaligned_e2_q ;
  assign _1192_ = | \u_lsu.mem_addr_r [1:0];
  assign _1193_ = | \u_lsu.mem_wr_o ;
  assign _1194_ = ~ mem_d_error_i;
  assign _1195_ = ~ \u_lsu.delay_lsu_e2_w ;
  assign _1196_ = ~ { \u_lsu.delay_lsu_e2_w , \u_lsu.delay_lsu_e2_w , \u_lsu.delay_lsu_e2_w , \u_lsu.delay_lsu_e2_w  };
  assign _1197_ = ~ \u_lsu.u_lsu_request.data_out_o [0];
  assign _1198_ = \u_lsu.req_lb_w  | \u_lsu.req_sb_w ;
  assign _1199_ = \u_lsu.req_lh_w  | \u_lsu.req_sh_w ;
  assign \u_issue.u_pipe_ctrl.mem_complete_i  = mem_d_ack_i | \u_lsu.mem_unaligned_e2_q ;
  always @(posedge clk_i)
      \u_lsu.mem_addr_q  <= _1094_;
  always @(posedge clk_i)
      \u_lsu.mem_data_wr_q  <= _1096_;
  always @(posedge clk_i)
      \u_lsu.mem_rd_q  <= _1101_;
  always @(posedge clk_i)
      \u_lsu.mem_wr_q  <= _1104_;
  always @(posedge clk_i)
      \u_lsu.mem_cacheable_q  <= _1095_;
  always @(posedge clk_i)
      \u_lsu.mem_invalidate_q  <= _1098_;
  always @(posedge clk_i)
      \u_lsu.mem_writeback_q  <= _1105_;
  always @(posedge clk_i)
      \u_lsu.mem_flush_q  <= _1097_;
  always @(posedge clk_i)
      \u_lsu.mem_unaligned_e1_q  <= _1102_;
  always @(posedge clk_i)
      \u_lsu.mem_load_q  <= _1099_;
  always @(posedge clk_i)
      \u_lsu.mem_xb_q  <= _1106_;
  always @(posedge clk_i)
      \u_lsu.mem_xh_q  <= _1107_;
  always @(posedge clk_i)
      \u_lsu.mem_ls_q  <= _1100_;
  always @(posedge clk_i)
      \u_lsu.mem_unaligned_e2_q  <= _1103_;
  always @(posedge clk_i)
      \u_lsu.pending_lsu_e2_q  <= _1108_;
  assign _1125_ = _1166_ ? { 16'hffff, _1124_ } : { 16'h0000, _1124_ };
  assign _1124_ = \u_lsu.u_lsu_request.data_out_o [5] ? mem_d_data_rd_i[31:16] : mem_d_data_rd_i[15:0];
  assign _1123_ = \u_lsu.u_lsu_request.data_out_o [2] ? _1125_ : mem_d_data_rd_i;
  assign _1122_ = _1165_ ? { 24'hffffff, _1119_ } : { 24'h000000, _1119_ };
  function [7:0] _2789_;
    input [7:0] a;
    input [31:0] b;
    input [3:0] s;
    casez (s) // synopsys parallel_case
      4'b???1:
        _2789_ = b[7:0];
      4'b??1?:
        _2789_ = b[15:8];
      4'b?1??:
        _2789_ = b[23:16];
      4'b1???:
        _2789_ = b[31:24];
      default:
        _2789_ = a;
    endcase
  endfunction
  assign _1119_ = _2789_(8'hxx, mem_d_data_rd_i, { _1203_, _1202_, _1201_, _1200_ });
  assign _1200_ = ! \u_lsu.u_lsu_request.data_out_o [5:4];
  assign _1201_ = \u_lsu.u_lsu_request.data_out_o [5:4] == 1'h1;
  assign _1202_ = \u_lsu.u_lsu_request.data_out_o [5:4] == 2'h2;
  assign _1203_ = \u_lsu.u_lsu_request.data_out_o [5:4] == 2'h3;
  assign _1116_ = \u_lsu.u_lsu_request.data_out_o [1] ? _1122_ : _1123_;
  assign _1113_ = _1164_ ? _1116_ : 32'h00000000;
  assign \u_issue.u_pipe_ctrl.mem_result_e2_i  = _1191_ ? \u_lsu.u_lsu_request.data_out_o [35:4] : _1113_;
  assign _1204_ = _1159_ ? \u_lsu.mem_ls_q  : \u_lsu.load_signed_inst_w ;
  assign _1205_ = _1158_ ? \u_lsu.mem_ls_q  : _1204_;
  assign _1206_ = _1180_ ? 1'h0 : _1205_;
  assign _1100_ = rst_i ? 1'h0 : _1206_;
  assign _1207_ = _1159_ ? \u_lsu.mem_xh_q  : _1199_;
  assign _1208_ = _1158_ ? \u_lsu.mem_xh_q  : _1207_;
  assign _1209_ = _1180_ ? 1'h0 : _1208_;
  assign _1107_ = rst_i ? 1'h0 : _1209_;
  assign _1210_ = _1159_ ? \u_lsu.mem_xb_q  : _1198_;
  assign _1211_ = _1158_ ? \u_lsu.mem_xb_q  : _1210_;
  assign _1212_ = _1180_ ? 1'h0 : _1211_;
  assign _1106_ = rst_i ? 1'h0 : _1212_;
  assign _1213_ = _1159_ ? \u_lsu.mem_load_q  : _1150_;
  assign _1214_ = _1158_ ? \u_lsu.mem_load_q  : _1213_;
  assign _1215_ = _1180_ ? 1'h0 : _1214_;
  assign _1099_ = rst_i ? 1'h0 : _1215_;
  assign _1216_ = _1159_ ? \u_lsu.mem_unaligned_e1_q  : \u_lsu.mem_unaligned_r ;
  assign _1217_ = _1158_ ? \u_lsu.mem_unaligned_e1_q  : _1216_;
  assign _1218_ = _1180_ ? 1'h0 : _1217_;
  assign _1102_ = rst_i ? 1'h0 : _1218_;
  assign _1219_ = _1159_ ? \u_lsu.mem_flush_q  : _1132_;
  assign _1220_ = _1158_ ? \u_lsu.mem_flush_q  : _1219_;
  assign _1221_ = _1180_ ? 1'h0 : _1220_;
  assign _1097_ = rst_i ? 1'h0 : _1221_;
  assign _1222_ = _1159_ ? \u_lsu.mem_writeback_q  : _1131_;
  assign _1223_ = _1158_ ? \u_lsu.mem_writeback_q  : _1222_;
  assign _1224_ = _1180_ ? 1'h0 : _1223_;
  assign _1105_ = rst_i ? 1'h0 : _1224_;
  assign _1225_ = _1159_ ? \u_lsu.mem_invalidate_q  : _1130_;
  assign _1226_ = _1158_ ? \u_lsu.mem_invalidate_q  : _1225_;
  assign _1227_ = _1180_ ? 1'h0 : _1226_;
  assign _1098_ = rst_i ? 1'h0 : _1227_;
  assign _1228_ = _1159_ ? \u_lsu.mem_cacheable_q  : _1189_;
  assign _1229_ = _1158_ ? \u_lsu.mem_cacheable_q  : _1228_;
  assign _1230_ = _1180_ ? 1'h0 : _1229_;
  assign _1095_ = rst_i ? 1'h0 : _1230_;
  assign _1231_ = _1159_ ? \u_lsu.mem_wr_q  : \u_lsu.mem_wr_r ;
  assign _1232_ = _1158_ ? \u_lsu.mem_wr_q  : _1231_;
  assign _1233_ = _1180_ ? 4'h0 : _1232_;
  assign _1104_ = rst_i ? 4'h0 : _1233_;
  assign _1234_ = _1159_ ? \u_lsu.mem_rd_q  : \u_lsu.mem_rd_r ;
  assign _1235_ = _1158_ ? \u_lsu.mem_rd_q  : _1234_;
  assign _1236_ = _1180_ ? 1'h0 : _1235_;
  assign _1101_ = rst_i ? 1'h0 : _1236_;
  assign _1237_ = _1159_ ? \u_lsu.mem_data_wr_q  : \u_lsu.mem_data_r ;
  assign _1238_ = _1158_ ? \u_lsu.mem_data_wr_q  : _1237_;
  assign _1239_ = _1180_ ? 32'h00000000 : _1238_;
  assign _1096_ = rst_i ? 32'h00000000 : _1239_;
  assign _1240_ = _1159_ ? \u_lsu.mem_addr_q  : \u_lsu.mem_addr_r ;
  assign _1241_ = _1158_ ? \u_lsu.mem_addr_q  : _1240_;
  assign _1242_ = _1180_ ? 32'h00000000 : _1241_;
  assign _1094_ = rst_i ? 32'h00000000 : _1242_;
  function [3:0] _2849_;
    input [3:0] a;
    input [15:0] b;
    input [3:0] s;
    casez (s) // synopsys parallel_case
      4'b???1:
        _2849_ = b[3:0];
      4'b??1?:
        _2849_ = b[7:4];
      4'b?1??:
        _2849_ = b[11:8];
      4'b1???:
        _2849_ = b[15:12];
      default:
        _2849_ = a;
    endcase
  endfunction
  assign _1121_ = _2849_(4'hx, 16'h8421, { _1246_, _1245_, _1244_, _1243_ });
  assign _1243_ = ! \u_lsu.mem_addr_r [1:0];
  assign _1244_ = \u_lsu.mem_addr_r [1:0] == 1'h1;
  assign _1245_ = \u_lsu.mem_addr_r [1:0] == 2'h2;
  assign _1246_ = \u_lsu.mem_addr_r [1:0] == 2'h3;
  function [31:0] _2854_;
    input [31:0] a;
    input [127:0] b;
    input [3:0] s;
    casez (s) // synopsys parallel_case
      4'b???1:
        _2854_ = b[31:0];
      4'b??1?:
        _2854_ = b[63:32];
      4'b?1??:
        _2854_ = b[95:64];
      4'b1???:
        _2854_ = b[127:96];
      default:
        _2854_ = a;
    endcase
  endfunction
  assign _1120_ = _2854_(32'hxxxxxxxx, { \u_div.opcode_rb_operand_i [7:0], 32'h00000000, \u_div.opcode_rb_operand_i [7:0], 32'h00000000, \u_div.opcode_rb_operand_i [7:0], 32'h00000000, \u_div.opcode_rb_operand_i [7:0] }, { _1246_, _1245_, _1244_, _1243_ });
  assign _1118_ = _1157_ ? _1121_ : 4'h0;
  assign _1117_ = _1157_ ? _1120_ : 32'h00000000;
  assign _1115_ = _1245_ ? 4'hc : 4'h3;
  assign _1114_ = _1245_ ? { \u_div.opcode_rb_operand_i [15:0], 16'h0000 } : { 16'h0000, \u_div.opcode_rb_operand_i [15:0] };
  assign _1112_ = _1156_ ? _1115_ : _1118_;
  assign _1110_ = _1156_ ? _1114_ : _1117_;
  assign \u_lsu.mem_wr_r  = _1154_ ? 4'hf : _1112_;
  assign \u_lsu.mem_data_r  = _1154_ ? \u_div.opcode_rb_operand_i  : _1110_;
  assign _1111_ = _1152_ ? \u_lsu.mem_addr_r [0] : 1'h0;
  assign \u_lsu.mem_unaligned_r  = _1151_ ? _1192_ : _1111_;
  assign _1109_ = _1150_ ? _1126_ : _1127_;
  assign \u_lsu.mem_addr_r  = _1149_ ? \u_csr.opcode_ra_operand_i  : _1109_;
  assign _1103_ = rst_i ? 1'h0 : _1128_;
  assign _1247_ = _1174_ ? 1'h0 : \u_lsu.pending_lsu_e2_q ;
  assign _1248_ = \u_lsu.issue_lsu_e1_w  ? 1'h1 : _1247_;
  assign _1108_ = rst_i ? 1'h0 : _1248_;
  assign _1249_ = | { \u_lsu.mem_wr_o [0], \u_lsu.mem_wr_o [1], \u_lsu.mem_wr_o [2], \u_lsu.mem_wr_o [3] };
  assign _1250_ = | { \u_lsu.mem_wr_q [0], \u_lsu.mem_wr_q [1], \u_lsu.mem_wr_q [2], \u_lsu.mem_wr_q [3] };
  assign _1133_[4:0] = \u_lsu.fault_store_bus_w  ? 5'h17 : 5'h00;
  assign _1134_[4:0] = \u_lsu.fault_load_bus_w  ? 5'h15 : _1133_[4:0];
  assign _1251_[4:0] = \u_lsu.fault_store_page_w  ? 5'h1f : _1134_[4:0];
  assign _1135_[4:0] = \u_lsu.fault_load_page_w  ? 5'h1d : _1251_[4:0];
  assign _1252_[4:0] = \u_lsu.fault_store_align_w  ? 5'h16 : _1135_[4:0];
  assign \u_issue.u_pipe_ctrl.mem_exception_e2_i [4:0] = \u_lsu.fault_load_align_w  ? 5'h14 : _1252_[4:0];
  assign _1258_ = \u_lsu.u_lsu_request.wr_ptr_q  + 1'h1;
  assign _1259_[0] = \u_lsu.u_lsu_request.rd_ptr_q  + 1'h1;
  assign _1260_ = \u_lsu.u_lsu_request.count_q  + 1'h1;
  assign _1261_ = \u_lsu.u_lsu_request.push_i  & \u_lsu.u_lsu_request.accept_o ;
  assign _1262_ = \u_lsu.u_lsu_request.pop_i  & \u_lsu.u_lsu_request.valid_o ;
  assign _1263_ = _1261_ & _1265_;
  assign _1264_ = _1266_ & _1262_;
  assign \u_lsu.u_lsu_request.valid_o  = | \u_lsu.u_lsu_request.count_q ;
  assign \u_lsu.u_lsu_request.accept_o  = \u_lsu.u_lsu_request.count_q  != 2'h2;
  assign _1265_ = ~ _1262_;
  assign _1266_ = ~ _1261_;
  always @(posedge clk_i)
      \u_lsu.u_lsu_request.rd_ptr_q  <= _1256_;
  always @(posedge clk_i)
      \u_lsu.u_lsu_request.wr_ptr_q  <= _1257_;
  always @(posedge clk_i)
      \u_lsu.u_lsu_request.count_q  <= _1255_;
  assign _1253_[35] = rst_i ? 1'h1 : 1'h0;
  assign _1267_[35] = _1261_ ? 1'h1 : 1'h0;
  assign _1254_[35] = rst_i ? 1'h0 : _1267_[35];
  assign _1268_ = _1264_ ? _1272_[1:0] : \u_lsu.u_lsu_request.count_q ;
  assign _1269_ = _1263_ ? _1260_ : _1268_;
  assign _1255_ = rst_i ? 2'h0 : _1269_;
  assign _1270_ = _1261_ ? _1258_ : \u_lsu.u_lsu_request.wr_ptr_q ;
  assign _1257_ = rst_i ? 1'h0 : _1270_;
  assign _1271_ = _1262_ ? _1259_[0] : \u_lsu.u_lsu_request.rd_ptr_q ;
  assign _1256_ = rst_i ? 1'h0 : _1271_;
  assign _1272_[1:0] = \u_lsu.u_lsu_request.count_q  - 1'h1;
  assign _1279_ = \u_csr.opcode_opcode_i  & 32'hfe00707f;
  assign _1280_ = _1279_ == 26'h2002033;
  assign _1281_ = _1279_ == 26'h2001033;
  assign _1282_ = _1279_ == 26'h2000033;
  assign _1283_ = _1279_ == 26'h2003033;
  assign _1284_ = \u_div.opcode_valid_i  && \u_mul.mult_inst_w ;
  assign _1285_ = _1282_ || _1281_;
  assign _1286_ = _1285_ || _1280_;
  assign \u_mul.mult_inst_w  = _1286_ || _1283_;
  assign \u_mul.mult_result_w  = { \u_mul.operand_a_e1_q [32], \u_mul.operand_a_e1_q [32], \u_mul.operand_a_e1_q [32], \u_mul.operand_a_e1_q [32], \u_mul.operand_a_e1_q [32], \u_mul.operand_a_e1_q [32], \u_mul.operand_a_e1_q [32], \u_mul.operand_a_e1_q [32], \u_mul.operand_a_e1_q [32], \u_mul.operand_a_e1_q [32], \u_mul.operand_a_e1_q [32], \u_mul.operand_a_e1_q [32], \u_mul.operand_a_e1_q [32], \u_mul.operand_a_e1_q [32], \u_mul.operand_a_e1_q [32], \u_mul.operand_a_e1_q [32], \u_mul.operand_a_e1_q [32], \u_mul.operand_a_e1_q [32], \u_mul.operand_a_e1_q [32], \u_mul.operand_a_e1_q [32], \u_mul.operand_a_e1_q [32], \u_mul.operand_a_e1_q [32], \u_mul.operand_a_e1_q [32], \u_mul.operand_a_e1_q [32], \u_mul.operand_a_e1_q [32], \u_mul.operand_a_e1_q [32], \u_mul.operand_a_e1_q [32], \u_mul.operand_a_e1_q [32], \u_mul.operand_a_e1_q [32], \u_mul.operand_a_e1_q [32], \u_mul.operand_a_e1_q [32], \u_mul.operand_a_e1_q [32], \u_mul.operand_a_e1_q  } * { \u_mul.operand_b_e1_q [32], \u_mul.operand_b_e1_q [32], \u_mul.operand_b_e1_q [32], \u_mul.operand_b_e1_q [32], \u_mul.operand_b_e1_q [32], \u_mul.operand_b_e1_q [32], \u_mul.operand_b_e1_q [32], \u_mul.operand_b_e1_q [32], \u_mul.operand_b_e1_q [32], \u_mul.operand_b_e1_q [32], \u_mul.operand_b_e1_q [32], \u_mul.operand_b_e1_q [32], \u_mul.operand_b_e1_q [32], \u_mul.operand_b_e1_q [32], \u_mul.operand_b_e1_q [32], \u_mul.operand_b_e1_q [32], \u_mul.operand_b_e1_q [32], \u_mul.operand_b_e1_q [32], \u_mul.operand_b_e1_q [32], \u_mul.operand_b_e1_q [32], \u_mul.operand_b_e1_q [32], \u_mul.operand_b_e1_q [32], \u_mul.operand_b_e1_q [32], \u_mul.operand_b_e1_q [32], \u_mul.operand_b_e1_q [32], \u_mul.operand_b_e1_q [32], \u_mul.operand_b_e1_q [32], \u_mul.operand_b_e1_q [32], \u_mul.operand_b_e1_q [32], \u_mul.operand_b_e1_q [32], \u_mul.operand_b_e1_q [32], \u_mul.operand_b_e1_q [32], \u_mul.operand_b_e1_q  };
  assign _1287_ = ~ _1282_;
  always @(posedge clk_i)
      \u_mul.result_e2_q  <= _1276_;
  always @(posedge clk_i)
      \u_mul.operand_a_e1_q  <= _1274_;
  always @(posedge clk_i)
      \u_mul.operand_b_e1_q  <= _1275_;
  always @(posedge clk_i)
      \u_mul.mulhi_sel_e1_q  <= _1273_;
  assign _1288_ = \u_exec.hold_i  ? \u_mul.result_e2_q  : \u_mul.result_r ;
  assign _1276_ = rst_i ? 32'h00000000 : _1288_;
  assign _1289_ = _1284_ ? _1287_ : 1'h0;
  assign _1290_ = \u_exec.hold_i  ? \u_mul.mulhi_sel_e1_q  : _1289_;
  assign _1273_ = rst_i ? 1'h0 : _1290_;
  assign _1291_ = _1284_ ? \u_mul.operand_b_r  : 33'h000000000;
  assign _1292_ = \u_exec.hold_i  ? \u_mul.operand_b_e1_q  : _1291_;
  assign _1275_ = rst_i ? 33'h000000000 : _1292_;
  assign _1293_ = _1284_ ? \u_mul.operand_a_r  : 33'h000000000;
  assign _1294_ = \u_exec.hold_i  ? \u_mul.operand_a_e1_q  : _1293_;
  assign _1274_ = rst_i ? 33'h000000000 : _1294_;
  assign _1278_ = _1281_ ? { \u_div.opcode_rb_operand_i [31], \u_div.opcode_rb_operand_i  } : { 1'h0, \u_div.opcode_rb_operand_i  };
  assign \u_mul.operand_b_r  = _1280_ ? { 1'h0, \u_div.opcode_rb_operand_i  } : _1278_;
  assign _1277_ = _1281_ ? { \u_csr.opcode_ra_operand_i [31], \u_csr.opcode_ra_operand_i  } : { 1'h0, \u_csr.opcode_ra_operand_i  };
  assign \u_mul.operand_a_r  = _1280_ ? { \u_csr.opcode_ra_operand_i [31], \u_csr.opcode_ra_operand_i  } : _1277_;
  assign \u_mul.result_r  = \u_mul.mulhi_sel_e1_q  ? \u_mul.mult_result_w [63:32] : \u_mul.mult_result_w [31:0];
  assign branch_csr_pc_w = \u_csr.branch_target_q ;
  assign branch_csr_request_w = \u_csr.branch_q ;
  assign branch_d_exec_pc_w = \u_exec.branch_target_r ;
  assign branch_d_exec_request_w = \u_exec.branch_d_request_o ;
  assign branch_pc_w = \u_fetch.branch_pc_i ;
  assign branch_request_w = \u_fetch.branch_request_i ;
  assign csr_opcode_invalid_w = \u_csr.opcode_invalid_i ;
  assign csr_opcode_opcode_w = \u_csr.opcode_opcode_i ;
  assign csr_opcode_pc_w = \u_exec.opcode_pc_i ;
  assign csr_opcode_ra_idx_w = \u_csr.opcode_opcode_i [19:15];
  assign csr_opcode_ra_operand_w = \u_csr.opcode_ra_operand_i ;
  assign csr_opcode_rb_idx_w = \u_csr.opcode_opcode_i [24:20];
  assign csr_opcode_rb_operand_w = \u_div.opcode_rb_operand_i ;
  assign csr_opcode_rd_idx_w = \u_csr.opcode_opcode_i [11:7];
  assign csr_opcode_valid_w = \u_csr.opcode_valid_i ;
  assign csr_result_e1_exception_w = \u_csr.exception_e1_q ;
  assign csr_result_e1_value_w = \u_csr.rd_result_e1_q ;
  assign csr_result_e1_wdata_w = \u_csr.csr_wdata_e1_q ;
  assign csr_result_e1_write_w = \u_csr.rd_valid_e1_q ;
  assign csr_writeback_exception_addr_w = \u_issue.u_pipe_ctrl.result_wb_q ;
  assign csr_writeback_exception_pc_w = \u_issue.u_pipe_ctrl.pc_wb_q ;
  assign csr_writeback_exception_w = \u_issue.u_pipe_ctrl.exception_wb_q ;
  assign csr_writeback_waddr_w = \u_issue.u_pipe_ctrl.opcode_wb_q [31:20];
  assign csr_writeback_wdata_w = \u_issue.u_pipe_ctrl.csr_wdata_wb_q ;
  assign csr_writeback_write_w = \u_issue.u_pipe_ctrl.csr_wr_wb_q ;
  assign div_opcode_valid_w = \u_div.opcode_valid_i ;
  assign exec_hold_w = \u_exec.hold_i ;
  assign exec_opcode_valid_w = \u_div.opcode_valid_i ;
  assign fetch_accept_w = \u_fetch.fetch_accept_i ;
  assign fetch_dec_accept_w = \u_fetch.fetch_accept_i ;
  assign fetch_dec_fault_fetch_w = \u_decode.fetch_in_fault_fetch_i ;
  assign fetch_dec_fault_page_w = \u_decode.fetch_in_fault_page_i ;
  assign fetch_dec_instr_w = \u_decode.fetch_in_instr_i ;
  assign fetch_dec_pc_w = \u_exec.opcode_pc_i ;
  assign fetch_dec_valid_w = \u_decode.u_dec.valid_i ;
  assign fetch_fault_fetch_w = \u_decode.fetch_in_fault_fetch_i ;
  assign fetch_fault_page_w = \u_decode.fetch_in_fault_page_i ;
  assign fetch_instr_branch_w = \u_decode.u_dec.branch_o ;
  assign fetch_instr_csr_w = \u_decode.u_dec.csr_o ;
  assign fetch_instr_div_w = \u_decode.u_dec.div_o ;
  assign fetch_instr_exec_w = \u_decode.u_dec.exec_o ;
  assign fetch_instr_invalid_w = \u_decode.u_dec.invalid_w ;
  assign fetch_instr_lsu_w = \u_decode.u_dec.lsu_o ;
  assign fetch_instr_mul_w = \u_decode.u_dec.mul_o ;
  assign fetch_instr_rd_valid_w = \u_decode.u_dec.rd_valid_o ;
  assign fetch_instr_w = \u_csr.opcode_opcode_i ;
  assign fetch_pc_w = \u_exec.opcode_pc_i ;
  assign fetch_valid_w = \u_decode.u_dec.valid_i ;
  assign ifence_w = \u_csr.ifence_q ;
  assign interrupt_inhibit_w = \u_csr.interrupt_inhibit_i ;
  assign lsu_opcode_opcode_w = \u_csr.opcode_opcode_i ;
  assign lsu_opcode_pc_w = \u_exec.opcode_pc_i ;
  assign lsu_opcode_ra_idx_w = \u_csr.opcode_opcode_i [19:15];
  assign lsu_opcode_ra_operand_w = \u_csr.opcode_ra_operand_i ;
  assign lsu_opcode_rb_idx_w = \u_csr.opcode_opcode_i [24:20];
  assign lsu_opcode_rb_operand_w = \u_div.opcode_rb_operand_i ;
  assign lsu_opcode_rd_idx_w = \u_csr.opcode_opcode_i [11:7];
  assign lsu_opcode_valid_w = \u_csr.opcode_valid_i ;
  assign lsu_stall_w = \u_issue.lsu_stall_i ;
  assign mem_d_addr_o = { \u_lsu.mem_addr_q [31:2], 2'h0 };
  assign mem_d_cacheable_o = \u_lsu.mem_cacheable_q ;
  assign mem_d_data_wr_o = \u_lsu.mem_data_wr_q ;
  assign mem_d_flush_o = \u_lsu.mem_flush_q ;
  assign mem_d_invalidate_o = \u_lsu.mem_invalidate_q ;
  assign mem_d_rd_o = \u_lsu.mem_rd_o ;
  assign mem_d_req_tag_o = 11'h000;
  assign mem_d_wr_o = \u_lsu.mem_wr_o ;
  assign mem_d_writeback_o = \u_lsu.mem_writeback_q ;
  assign mem_i_flush_o = \u_fetch.icache_flush_o ;
  assign mem_i_invalidate_o = 1'h0;
  assign mem_i_pc_o = { \u_fetch.pc_f_q [31:2], 2'h0 };
  assign mem_i_rd_o = \u_fetch.icache_rd_o ;
  assign mmu_ifetch_accept_w = mem_i_accept_i;
  assign mmu_ifetch_error_w = mem_i_error_i;
  assign mmu_ifetch_flush_w = \u_fetch.icache_flush_o ;
  assign mmu_ifetch_inst_w = mem_i_inst_i;
  assign mmu_ifetch_pc_w = { \u_fetch.pc_f_q [31:2], 2'h0 };
  assign mmu_ifetch_rd_w = \u_fetch.icache_rd_o ;
  assign mmu_ifetch_valid_w = mem_i_valid_i;
  assign mmu_lsu_accept_w = mem_d_accept_i;
  assign mmu_lsu_ack_w = mem_d_ack_i;
  assign mmu_lsu_addr_w = { \u_lsu.mem_addr_q [31:2], 2'h0 };
  assign mmu_lsu_cacheable_w = \u_lsu.mem_cacheable_q ;
  assign mmu_lsu_data_rd_w = mem_d_data_rd_i;
  assign mmu_lsu_data_wr_w = \u_lsu.mem_data_wr_q ;
  assign mmu_lsu_error_w = mem_d_error_i;
  assign mmu_lsu_flush_w = \u_lsu.mem_flush_q ;
  assign mmu_lsu_invalidate_w = \u_lsu.mem_invalidate_q ;
  assign mmu_lsu_rd_w = \u_lsu.mem_rd_o ;
  assign mmu_lsu_resp_tag_w = mem_d_resp_tag_i;
  assign mmu_lsu_wr_w = \u_lsu.mem_wr_o ;
  assign mmu_lsu_writeback_w = \u_lsu.mem_writeback_q ;
  assign mmu_mxr_w = \u_csr.u_csrfile.csr_sr_q [19];
  assign mmu_satp_w = \u_csr.u_csrfile.csr_mideleg_q ;
  assign mmu_sum_w = \u_csr.u_csrfile.csr_sr_q [18];
  assign mul_hold_w = \u_exec.hold_i ;
  assign mul_opcode_opcode_w = \u_csr.opcode_opcode_i ;
  assign mul_opcode_pc_w = \u_exec.opcode_pc_i ;
  assign mul_opcode_ra_idx_w = \u_csr.opcode_opcode_i [19:15];
  assign mul_opcode_ra_operand_w = \u_csr.opcode_ra_operand_i ;
  assign mul_opcode_rb_idx_w = \u_csr.opcode_opcode_i [24:20];
  assign mul_opcode_rb_operand_w = \u_div.opcode_rb_operand_i ;
  assign mul_opcode_rd_idx_w = \u_csr.opcode_opcode_i [11:7];
  assign mul_opcode_valid_w = \u_div.opcode_valid_i ;
  assign opcode_opcode_w = \u_csr.opcode_opcode_i ;
  assign opcode_pc_w = \u_exec.opcode_pc_i ;
  assign opcode_ra_idx_w = \u_csr.opcode_opcode_i [19:15];
  assign opcode_ra_operand_w = \u_csr.opcode_ra_operand_i ;
  assign opcode_rb_idx_w = \u_csr.opcode_opcode_i [24:20];
  assign opcode_rb_operand_w = \u_div.opcode_rb_operand_i ;
  assign opcode_rd_idx_w = \u_csr.opcode_opcode_i [11:7];
  assign squash_decode_w = \u_fetch.branch_request_i ;
  assign take_interrupt_w = \u_csr.take_interrupt_q ;
  assign \u_csr.branch_csr_pc_o  = \u_csr.branch_target_q ;
  assign \u_csr.branch_csr_request_o  = \u_csr.branch_q ;
  assign \u_csr.clk_i  = clk_i;
  assign \u_csr.cpu_id_i  = cpu_id_i;
  assign \u_csr.csr_priv_r  = \u_csr.opcode_opcode_i [29:28];
  assign \u_csr.csr_result_e1_exception_o  = \u_csr.exception_e1_q ;
  assign \u_csr.csr_result_e1_value_o  = \u_csr.rd_result_e1_q ;
  assign \u_csr.csr_result_e1_wdata_o  = \u_csr.csr_wdata_e1_q ;
  assign \u_csr.csr_result_e1_write_o  = \u_csr.rd_valid_e1_q ;
  assign \u_csr.csr_writeback_exception_addr_i  = \u_issue.u_pipe_ctrl.result_wb_q ;
  assign \u_csr.csr_writeback_exception_i  = \u_issue.u_pipe_ctrl.exception_wb_q ;
  assign \u_csr.csr_writeback_exception_pc_i  = \u_issue.u_pipe_ctrl.pc_wb_q ;
  assign \u_csr.csr_writeback_waddr_i  = \u_issue.u_pipe_ctrl.opcode_wb_q [31:20];
  assign \u_csr.csr_writeback_wdata_i  = \u_issue.u_pipe_ctrl.csr_wdata_wb_q ;
  assign \u_csr.csr_writeback_write_i  = \u_issue.u_pipe_ctrl.csr_wr_wb_q ;
  assign \u_csr.current_priv_w  = \u_csr.u_csrfile.csr_mpriv_q ;
  assign \u_csr.ifence_o  = \u_csr.ifence_q ;
  assign \u_csr.intr_i  = intr_i;
  assign \u_csr.mmu_mxr_o  = \u_csr.u_csrfile.csr_sr_q [19];
  assign \u_csr.mmu_satp_o  = \u_csr.u_csrfile.csr_mideleg_q ;
  assign \u_csr.mmu_sum_o  = \u_csr.u_csrfile.csr_sr_q [18];
  assign \u_csr.opcode_pc_i  = \u_exec.opcode_pc_i ;
  assign \u_csr.opcode_ra_idx_i  = \u_csr.opcode_opcode_i [19:15];
  assign \u_csr.opcode_rb_idx_i  = \u_csr.opcode_opcode_i [24:20];
  assign \u_csr.opcode_rb_operand_i  = \u_div.opcode_rb_operand_i ;
  assign \u_csr.opcode_rd_idx_i  = \u_csr.opcode_opcode_i [11:7];
  assign \u_csr.reset_vector_i  = reset_vector_i;
  assign \u_csr.rst_i  = rst_i;
  assign \u_csr.satp_reg_w  = \u_csr.u_csrfile.csr_mideleg_q ;
  assign \u_csr.status_reg_w  = \u_csr.u_csrfile.csr_sr_q ;
  assign \u_csr.take_interrupt_o  = \u_csr.take_interrupt_q ;
  assign \u_csr.u_csrfile.branch_r  = \u_csr.csr_branch_w ;
  assign \u_csr.u_csrfile.branch_target_r  = \u_csr.csr_target_w ;
  assign \u_csr.u_csrfile.clk_i  = clk_i;
  assign \u_csr.u_csrfile.cpu_id_i  = cpu_id_i;
  assign \u_csr.u_csrfile.csr_branch_o  = \u_csr.csr_branch_w ;
  assign { \u_csr.u_csrfile.csr_mip_next_r [31:12], \u_csr.u_csrfile.csr_mip_next_r [10], \u_csr.u_csrfile.csr_mip_next_r [8], \u_csr.u_csrfile.csr_mip_next_r [6], \u_csr.u_csrfile.csr_mip_next_r [4:0] } = { \u_csr.u_csrfile.csr_mip_next_q [31:12], \u_csr.u_csrfile.csr_mip_next_q [10], \u_csr.u_csrfile.csr_mip_next_q [8], \u_csr.u_csrfile.csr_mip_next_q [6], \u_csr.u_csrfile.csr_mip_next_q [4:0] };
  assign \u_csr.u_csrfile.csr_raddr_i  = \u_csr.opcode_opcode_i [31:20];
  assign \u_csr.u_csrfile.csr_rdata_o  = \u_csr.csr_rdata_w ;
  assign \u_csr.u_csrfile.csr_ren_i  = \u_csr.opcode_valid_i ;
  assign \u_csr.u_csrfile.csr_satp_q  = \u_csr.u_csrfile.csr_mideleg_q ;
  assign \u_csr.u_csrfile.csr_sepc_q  = \u_csr.u_csrfile.csr_mideleg_q ;
  assign \u_csr.u_csrfile.csr_stvec_q  = \u_csr.u_csrfile.csr_mideleg_q ;
  assign \u_csr.u_csrfile.csr_target_o  = \u_csr.csr_target_w ;
  assign \u_csr.u_csrfile.csr_wdata_i  = \u_issue.u_pipe_ctrl.csr_wdata_wb_q ;
  assign \u_csr.u_csrfile.exception_addr_i  = \u_issue.u_pipe_ctrl.result_wb_q ;
  assign \u_csr.u_csrfile.exception_i  = \u_issue.u_pipe_ctrl.exception_wb_q ;
  assign \u_csr.u_csrfile.exception_pc_i  = \u_issue.u_pipe_ctrl.pc_wb_q ;
  assign \u_csr.u_csrfile.ext_intr_i  = intr_i;
  assign \u_csr.u_csrfile.interrupt_o  = \u_csr.interrupt_w ;
  assign \u_csr.u_csrfile.irq_masked_r  = \u_csr.interrupt_w ;
  assign \u_csr.u_csrfile.priv_o  = \u_csr.u_csrfile.csr_mpriv_q ;
  assign \u_csr.u_csrfile.rdata_r  = \u_csr.csr_rdata_w ;
  assign \u_csr.u_csrfile.rst_i  = rst_i;
  assign \u_csr.u_csrfile.satp_o  = \u_csr.u_csrfile.csr_mideleg_q ;
  assign \u_csr.u_csrfile.status_o  = \u_csr.u_csrfile.csr_sr_q ;
  assign \u_decode.clk_i  = clk_i;
  assign \u_decode.fetch_in_accept_o  = \u_fetch.fetch_accept_i ;
  assign \u_decode.fetch_in_instr_w  = \u_csr.opcode_opcode_i ;
  assign \u_decode.fetch_in_pc_i  = \u_exec.opcode_pc_i ;
  assign \u_decode.fetch_in_valid_i  = \u_decode.u_dec.valid_i ;
  assign \u_decode.fetch_out_accept_i  = \u_fetch.fetch_accept_i ;
  assign \u_decode.fetch_out_fault_fetch_o  = \u_decode.fetch_in_fault_fetch_i ;
  assign \u_decode.fetch_out_fault_page_o  = \u_decode.fetch_in_fault_page_i ;
  assign \u_decode.fetch_out_instr_branch_o  = \u_decode.u_dec.branch_o ;
  assign \u_decode.fetch_out_instr_csr_o  = \u_decode.u_dec.csr_o ;
  assign \u_decode.fetch_out_instr_div_o  = \u_decode.u_dec.div_o ;
  assign \u_decode.fetch_out_instr_exec_o  = \u_decode.u_dec.exec_o ;
  assign \u_decode.fetch_out_instr_invalid_o  = \u_decode.u_dec.invalid_w ;
  assign \u_decode.fetch_out_instr_lsu_o  = \u_decode.u_dec.lsu_o ;
  assign \u_decode.fetch_out_instr_mul_o  = \u_decode.u_dec.mul_o ;
  assign \u_decode.fetch_out_instr_o  = \u_csr.opcode_opcode_i ;
  assign \u_decode.fetch_out_instr_rd_valid_o  = \u_decode.u_dec.rd_valid_o ;
  assign \u_decode.fetch_out_pc_o  = \u_exec.opcode_pc_i ;
  assign \u_decode.fetch_out_valid_o  = \u_decode.u_dec.valid_i ;
  assign \u_decode.rst_i  = rst_i;
  assign \u_decode.squash_decode_i  = \u_fetch.branch_request_i ;
  assign \u_decode.u_dec.invalid_o  = \u_decode.u_dec.invalid_w ;
  assign \u_decode.u_dec.opcode_i  = \u_csr.opcode_opcode_i ;
  assign \u_div.clk_i  = clk_i;
  assign \u_div.opcode_opcode_i  = \u_csr.opcode_opcode_i ;
  assign \u_div.opcode_pc_i  = \u_exec.opcode_pc_i ;
  assign \u_div.opcode_ra_idx_i  = \u_csr.opcode_opcode_i [19:15];
  assign \u_div.opcode_ra_operand_i  = \u_csr.opcode_ra_operand_i ;
  assign \u_div.opcode_rb_idx_i  = \u_csr.opcode_opcode_i [24:20];
  assign \u_div.opcode_rd_idx_i  = \u_csr.opcode_opcode_i [11:7];
  assign \u_div.rst_i  = rst_i;
  assign \u_div.writeback_valid_o  = \u_div.valid_q ;
  assign \u_div.writeback_value_o  = \u_div.wb_result_q ;
  assign \u_exec.bimm_r  = { \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [7], \u_csr.opcode_opcode_i [30:25], \u_csr.opcode_opcode_i [11:8], 1'h0 };
  assign \u_exec.branch_d_pc_o  = \u_exec.branch_target_r ;
  assign \u_exec.clk_i  = clk_i;
  assign \u_exec.imm12_r  = { \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31:20] };
  assign \u_exec.imm20_r  = { \u_csr.opcode_opcode_i [31:12], 12'h000 };
  assign \u_exec.jimm20_r  = { \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [31], \u_csr.opcode_opcode_i [19:12], \u_csr.opcode_opcode_i [20], \u_csr.opcode_opcode_i [30:21], 1'h0 };
  assign \u_exec.opcode_opcode_i  = \u_csr.opcode_opcode_i ;
  assign \u_exec.opcode_ra_idx_i  = \u_csr.opcode_opcode_i [19:15];
  assign \u_exec.opcode_ra_operand_i  = \u_csr.opcode_ra_operand_i ;
  assign \u_exec.opcode_rb_idx_i  = \u_csr.opcode_opcode_i [24:20];
  assign \u_exec.opcode_rb_operand_i  = \u_div.opcode_rb_operand_i ;
  assign \u_exec.opcode_rd_idx_i  = \u_csr.opcode_opcode_i [11:7];
  assign \u_exec.opcode_valid_i  = \u_div.opcode_valid_i ;
  assign \u_exec.rst_i  = rst_i;
  assign \u_exec.shamt_r  = \u_csr.opcode_opcode_i [24:20];
  assign \u_exec.u_alu.alu_a_i  = \u_exec.alu_input_a_r ;
  assign \u_exec.u_alu.alu_b_i  = \u_exec.alu_input_b_r ;
  assign \u_exec.u_alu.alu_op_i  = \u_exec.alu_func_r ;
  assign \u_exec.u_alu.alu_p_o  = \u_exec.alu_p_w ;
  assign \u_exec.u_alu.result_r  = \u_exec.alu_p_w ;
  assign \u_exec.writeback_value_o  = \u_exec.result_q ;
  assign \u_fetch.branch_pc_w  = \u_fetch.branch_pc_q ;
  assign \u_fetch.branch_w  = \u_fetch.branch_q ;
  assign \u_fetch.clk_i  = clk_i;
  assign \u_fetch.fetch_fault_fetch_o  = \u_decode.fetch_in_fault_fetch_i ;
  assign \u_fetch.fetch_fault_page_o  = \u_decode.fetch_in_fault_page_i ;
  assign \u_fetch.fetch_instr_o  = \u_decode.fetch_in_instr_i ;
  assign \u_fetch.fetch_invalidate_i  = \u_csr.ifence_q ;
  assign \u_fetch.fetch_pc_o  = \u_exec.opcode_pc_i ;
  assign \u_fetch.fetch_valid_o  = \u_decode.u_dec.valid_i ;
  assign \u_fetch.icache_accept_i  = mem_i_accept_i;
  assign \u_fetch.icache_error_i  = mem_i_error_i;
  assign \u_fetch.icache_inst_i  = mem_i_inst_i;
  assign \u_fetch.icache_pc_o  = { \u_fetch.pc_f_q [31:2], 2'h0 };
  assign \u_fetch.icache_pc_w  = \u_fetch.pc_f_q ;
  assign \u_fetch.icache_valid_i  = mem_i_valid_i;
  assign \u_fetch.rst_i  = rst_i;
  assign \u_fetch.squash_decode_o  = \u_fetch.branch_request_i ;
  assign \u_issue.branch_csr_pc_i  = \u_csr.branch_target_q ;
  assign \u_issue.branch_csr_request_i  = \u_csr.branch_q ;
  assign \u_issue.branch_d_exec_pc_i  = \u_exec.branch_target_r ;
  assign \u_issue.branch_d_exec_request_i  = \u_exec.branch_d_request_o ;
  assign \u_issue.branch_pc_o  = \u_fetch.branch_pc_i ;
  assign \u_issue.branch_request_o  = \u_fetch.branch_request_i ;
  assign \u_issue.clk_i  = clk_i;
  assign \u_issue.csr_opcode_invalid_o  = \u_csr.opcode_invalid_i ;
  assign \u_issue.csr_opcode_opcode_o  = \u_csr.opcode_opcode_i ;
  assign \u_issue.csr_opcode_pc_o  = \u_exec.opcode_pc_i ;
  assign \u_issue.csr_opcode_ra_idx_o  = \u_csr.opcode_opcode_i [19:15];
  assign \u_issue.csr_opcode_ra_operand_o  = \u_csr.opcode_ra_operand_i ;
  assign \u_issue.csr_opcode_rb_idx_o  = \u_csr.opcode_opcode_i [24:20];
  assign \u_issue.csr_opcode_rb_operand_o  = \u_div.opcode_rb_operand_i ;
  assign \u_issue.csr_opcode_rd_idx_o  = \u_csr.opcode_opcode_i [11:7];
  assign \u_issue.csr_opcode_valid_o  = \u_csr.opcode_valid_i ;
  assign \u_issue.csr_result_e1_exception_i  = \u_csr.exception_e1_q ;
  assign \u_issue.csr_result_e1_value_i  = \u_csr.rd_result_e1_q ;
  assign \u_issue.csr_result_e1_wdata_i  = \u_csr.csr_wdata_e1_q ;
  assign \u_issue.csr_result_e1_write_i  = \u_csr.rd_valid_e1_q ;
  assign \u_issue.csr_writeback_exception_addr_o  = \u_issue.u_pipe_ctrl.result_wb_q ;
  assign \u_issue.csr_writeback_exception_o  = \u_issue.u_pipe_ctrl.exception_wb_q ;
  assign \u_issue.csr_writeback_exception_pc_o  = \u_issue.u_pipe_ctrl.pc_wb_q ;
  assign \u_issue.csr_writeback_waddr_o  = \u_issue.u_pipe_ctrl.opcode_wb_q [31:20];
  assign \u_issue.csr_writeback_wdata_o  = \u_issue.u_pipe_ctrl.csr_wdata_wb_q ;
  assign \u_issue.csr_writeback_write_o  = \u_issue.u_pipe_ctrl.csr_wr_wb_q ;
  assign \u_issue.div_opcode_valid_o  = \u_div.opcode_valid_i ;
  assign \u_issue.exec_hold_o  = \u_exec.hold_i ;
  assign \u_issue.exec_opcode_valid_o  = \u_div.opcode_valid_i ;
  assign \u_issue.fetch_accept_o  = \u_fetch.fetch_accept_i ;
  assign \u_issue.fetch_fault_fetch_i  = \u_decode.fetch_in_fault_fetch_i ;
  assign \u_issue.fetch_fault_page_i  = \u_decode.fetch_in_fault_page_i ;
  assign \u_issue.fetch_instr_branch_i  = \u_decode.u_dec.branch_o ;
  assign \u_issue.fetch_instr_csr_i  = \u_decode.u_dec.csr_o ;
  assign \u_issue.fetch_instr_div_i  = \u_decode.u_dec.div_o ;
  assign \u_issue.fetch_instr_exec_i  = \u_decode.u_dec.exec_o ;
  assign \u_issue.fetch_instr_i  = \u_csr.opcode_opcode_i ;
  assign \u_issue.fetch_instr_invalid_i  = \u_decode.u_dec.invalid_w ;
  assign \u_issue.fetch_instr_lsu_i  = \u_decode.u_dec.lsu_o ;
  assign \u_issue.fetch_instr_mul_i  = \u_decode.u_dec.mul_o ;
  assign \u_issue.fetch_instr_rd_valid_i  = \u_decode.u_dec.rd_valid_o ;
  assign \u_issue.fetch_pc_i  = \u_exec.opcode_pc_i ;
  assign \u_issue.fetch_valid_i  = \u_decode.u_dec.valid_i ;
  assign \u_issue.interrupt_inhibit_o  = \u_csr.interrupt_inhibit_i ;
  assign \u_issue.issue_branch_w  = \u_decode.u_dec.branch_o ;
  assign \u_issue.issue_csr_w  = \u_decode.u_dec.csr_o ;
  assign \u_issue.issue_div_w  = \u_decode.u_dec.div_o ;
  assign \u_issue.issue_exec_w  = \u_decode.u_dec.exec_o ;
  assign \u_issue.issue_invalid_w  = \u_decode.u_dec.invalid_w ;
  assign \u_issue.issue_lsu_w  = \u_decode.u_dec.lsu_o ;
  assign \u_issue.issue_mul_w  = \u_decode.u_dec.mul_o ;
  assign \u_issue.issue_ra_idx_w  = \u_csr.opcode_opcode_i [19:15];
  assign \u_issue.issue_ra_value_r  = \u_csr.opcode_ra_operand_i ;
  assign \u_issue.issue_rb_idx_w  = \u_csr.opcode_opcode_i [24:20];
  assign \u_issue.issue_rb_value_r  = \u_div.opcode_rb_operand_i ;
  assign \u_issue.issue_rd_idx_w  = \u_csr.opcode_opcode_i [11:7];
  assign \u_issue.issue_sb_alloc_w  = \u_decode.u_dec.rd_valid_o ;
  assign \u_issue.lsu_opcode_opcode_o  = \u_csr.opcode_opcode_i ;
  assign \u_issue.lsu_opcode_pc_o  = \u_exec.opcode_pc_i ;
  assign \u_issue.lsu_opcode_ra_idx_o  = \u_csr.opcode_opcode_i [19:15];
  assign \u_issue.lsu_opcode_ra_operand_o  = \u_csr.opcode_ra_operand_i ;
  assign \u_issue.lsu_opcode_rb_idx_o  = \u_csr.opcode_opcode_i [24:20];
  assign \u_issue.lsu_opcode_rb_operand_o  = \u_div.opcode_rb_operand_i ;
  assign \u_issue.lsu_opcode_rd_idx_o  = \u_csr.opcode_opcode_i [11:7];
  assign \u_issue.lsu_opcode_valid_o  = \u_csr.opcode_valid_i ;
  assign \u_issue.mul_hold_o  = \u_exec.hold_i ;
  assign \u_issue.mul_opcode_opcode_o  = \u_csr.opcode_opcode_i ;
  assign \u_issue.mul_opcode_pc_o  = \u_exec.opcode_pc_i ;
  assign \u_issue.mul_opcode_ra_idx_o  = \u_csr.opcode_opcode_i [19:15];
  assign \u_issue.mul_opcode_ra_operand_o  = \u_csr.opcode_ra_operand_i ;
  assign \u_issue.mul_opcode_rb_idx_o  = \u_csr.opcode_opcode_i [24:20];
  assign \u_issue.mul_opcode_rb_operand_o  = \u_div.opcode_rb_operand_i ;
  assign \u_issue.mul_opcode_rd_idx_o  = \u_csr.opcode_opcode_i [11:7];
  assign \u_issue.mul_opcode_valid_o  = \u_div.opcode_valid_i ;
  assign \u_issue.opcode_accept_r  = \u_div.opcode_valid_i ;
  assign \u_issue.opcode_issue_r  = \u_div.opcode_valid_i ;
  assign \u_issue.opcode_opcode_o  = \u_csr.opcode_opcode_i ;
  assign \u_issue.opcode_pc_o  = \u_exec.opcode_pc_i ;
  assign \u_issue.opcode_ra_idx_o  = \u_csr.opcode_opcode_i [19:15];
  assign \u_issue.opcode_ra_operand_o  = \u_csr.opcode_ra_operand_i ;
  assign \u_issue.opcode_rb_idx_o  = \u_csr.opcode_opcode_i [24:20];
  assign \u_issue.opcode_rb_operand_o  = \u_div.opcode_rb_operand_i ;
  assign \u_issue.opcode_rd_idx_o  = \u_csr.opcode_opcode_i [11:7];
  assign \u_issue.pipe_branch_e1_w  = \u_issue.u_pipe_ctrl.ctrl_e1_q [6];
  assign \u_issue.pipe_exception_wb_w  = \u_issue.u_pipe_ctrl.exception_wb_q ;
  assign \u_issue.pipe_load_e1_w  = \u_issue.u_pipe_ctrl.ctrl_e1_q [1];
  assign \u_issue.pipe_load_e2_w  = \u_issue.u_pipe_ctrl.ctrl_e2_q [1];
  assign \u_issue.pipe_mul_e1_w  = \u_issue.u_pipe_ctrl.ctrl_e1_q [5];
  assign \u_issue.pipe_mul_e2_w  = \u_issue.u_pipe_ctrl.ctrl_e2_q [5];
  assign \u_issue.pipe_opc_wb_w  = \u_issue.u_pipe_ctrl.opcode_wb_q ;
  assign \u_issue.pipe_opcode_e1_w  = \u_issue.u_pipe_ctrl.opcode_e1_q ;
  assign \u_issue.pipe_pc_e1_w  = \u_issue.u_pipe_ctrl.pc_e1_q ;
  assign \u_issue.pipe_pc_wb_w  = \u_issue.u_pipe_ctrl.pc_wb_q ;
  assign \u_issue.pipe_result_wb_w  = \u_issue.u_pipe_ctrl.result_wb_q ;
  assign \u_issue.pipe_stall_raw_w  = \u_exec.hold_i ;
  assign \u_issue.pipe_store_e1_w  = \u_issue.u_pipe_ctrl.ctrl_e1_q [2];
  assign \u_issue.pipe_valid_wb_w  = \u_issue.u_pipe_ctrl.valid_wb_o ;
  assign \u_issue.rst_i  = rst_i;
  assign \u_issue.squash_w  = \u_issue.pipe_squash_e1_e2_w ;
  assign \u_issue.stall_w  = \u_exec.hold_i ;
  assign \u_issue.take_interrupt_i  = \u_csr.take_interrupt_q ;
  assign \u_issue.u_pipe_ctrl.alu_e1_w  = \u_issue.u_pipe_ctrl.ctrl_e1_q [0];
  assign \u_issue.u_pipe_ctrl.alu_result_e1_i  = \u_exec.result_q ;
  assign \u_issue.u_pipe_ctrl.branch_e1_o  = \u_issue.u_pipe_ctrl.ctrl_e1_q [6];
  assign \u_issue.u_pipe_ctrl.clk_i  = clk_i;
  assign \u_issue.u_pipe_ctrl.csr_e1_w  = \u_issue.u_pipe_ctrl.ctrl_e1_q [3];
  assign \u_issue.u_pipe_ctrl.csr_result_exception_e1_i  = \u_csr.exception_e1_q ;
  assign \u_issue.u_pipe_ctrl.csr_result_value_e1_i  = \u_csr.rd_result_e1_q ;
  assign \u_issue.u_pipe_ctrl.csr_result_wdata_e1_i  = \u_csr.csr_wdata_e1_q ;
  assign \u_issue.u_pipe_ctrl.csr_result_write_e1_i  = \u_csr.rd_valid_e1_q ;
  assign \u_issue.u_pipe_ctrl.csr_waddr_wb_o  = \u_issue.u_pipe_ctrl.opcode_wb_q [31:20];
  assign \u_issue.u_pipe_ctrl.csr_wb_o  = \u_issue.pipe_csr_wb_w ;
  assign \u_issue.u_pipe_ctrl.csr_wdata_wb_o  = \u_issue.u_pipe_ctrl.csr_wdata_wb_q ;
  assign \u_issue.u_pipe_ctrl.csr_write_wb_o  = \u_issue.u_pipe_ctrl.csr_wr_wb_q ;
  assign \u_issue.u_pipe_ctrl.div_complete_i  = \u_div.valid_q ;
  assign \u_issue.u_pipe_ctrl.div_e1_w  = \u_issue.u_pipe_ctrl.ctrl_e1_q [4];
  assign \u_issue.u_pipe_ctrl.div_result_i  = \u_div.wb_result_q ;
  assign \u_issue.u_pipe_ctrl.exception_wb_o  = \u_issue.u_pipe_ctrl.exception_wb_q ;
  assign \u_issue.u_pipe_ctrl.issue_accept_i  = \u_div.opcode_valid_i ;
  assign \u_issue.u_pipe_ctrl.issue_branch_i  = \u_decode.u_dec.branch_o ;
  assign \u_issue.u_pipe_ctrl.issue_branch_taken_i  = \u_exec.branch_d_request_o ;
  assign \u_issue.u_pipe_ctrl.issue_branch_target_i  = \u_exec.branch_target_r ;
  assign \u_issue.u_pipe_ctrl.issue_csr_i  = \u_decode.u_dec.csr_o ;
  assign \u_issue.u_pipe_ctrl.issue_div_i  = \u_decode.u_dec.div_o ;
  assign \u_issue.u_pipe_ctrl.issue_exception_i  = { 1'h0, \u_issue.issue_fault_w  };
  assign \u_issue.u_pipe_ctrl.issue_lsu_i  = \u_decode.u_dec.lsu_o ;
  assign \u_issue.u_pipe_ctrl.issue_mul_i  = \u_decode.u_dec.mul_o ;
  assign \u_issue.u_pipe_ctrl.issue_opcode_i  = \u_csr.opcode_opcode_i ;
  assign \u_issue.u_pipe_ctrl.issue_operand_ra_i  = \u_csr.opcode_ra_operand_i ;
  assign \u_issue.u_pipe_ctrl.issue_operand_rb_i  = \u_div.opcode_rb_operand_i ;
  assign \u_issue.u_pipe_ctrl.issue_pc_i  = \u_exec.opcode_pc_i ;
  assign \u_issue.u_pipe_ctrl.issue_rd_i  = \u_csr.opcode_opcode_i [11:7];
  assign \u_issue.u_pipe_ctrl.issue_rd_valid_i  = \u_decode.u_dec.rd_valid_o ;
  assign \u_issue.u_pipe_ctrl.issue_stall_i  = \u_exec.hold_i ;
  assign \u_issue.u_pipe_ctrl.issue_valid_i  = \u_div.opcode_valid_i ;
  assign \u_issue.u_pipe_ctrl.load_e1_o  = \u_issue.u_pipe_ctrl.ctrl_e1_q [1];
  assign \u_issue.u_pipe_ctrl.load_e2_o  = \u_issue.u_pipe_ctrl.ctrl_e2_q [1];
  assign \u_issue.u_pipe_ctrl.mem_exception_e2_i [5] = 1'h0;
  assign \u_issue.u_pipe_ctrl.mul_e1_o  = \u_issue.u_pipe_ctrl.ctrl_e1_q [5];
  assign \u_issue.u_pipe_ctrl.mul_e2_o  = \u_issue.u_pipe_ctrl.ctrl_e2_q [5];
  assign \u_issue.u_pipe_ctrl.mul_result_e2_i  = \u_mul.result_e2_q ;
  assign \u_issue.u_pipe_ctrl.opcode_e1_o  = \u_issue.u_pipe_ctrl.opcode_e1_q ;
  assign \u_issue.u_pipe_ctrl.opcode_wb_o  = \u_issue.u_pipe_ctrl.opcode_wb_q ;
  assign \u_issue.u_pipe_ctrl.pc_e1_o  = \u_issue.u_pipe_ctrl.pc_e1_q ;
  assign \u_issue.u_pipe_ctrl.pc_wb_o  = \u_issue.u_pipe_ctrl.pc_wb_q ;
  assign \u_issue.u_pipe_ctrl.rd_e1_o  = \u_issue.pipe_rd_e1_w ;
  assign \u_issue.u_pipe_ctrl.rd_e2_o  = \u_issue.pipe_rd_e2_w ;
  assign \u_issue.u_pipe_ctrl.rd_wb_o  = \u_issue.pipe_rd_wb_w ;
  assign \u_issue.u_pipe_ctrl.result_e2_o  = \u_issue.pipe_result_e2_w ;
  assign \u_issue.u_pipe_ctrl.result_e2_r  = \u_issue.pipe_result_e2_w ;
  assign \u_issue.u_pipe_ctrl.result_wb_o  = \u_issue.u_pipe_ctrl.result_wb_q ;
  assign \u_issue.u_pipe_ctrl.rst_i  = rst_i;
  assign \u_issue.u_pipe_ctrl.squash_e1_e2_o  = \u_issue.pipe_squash_e1_e2_w ;
  assign \u_issue.u_pipe_ctrl.stall_o  = \u_exec.hold_i ;
  assign \u_issue.u_pipe_ctrl.store_e1_o  = \u_issue.u_pipe_ctrl.ctrl_e1_q [2];
  assign \u_issue.u_pipe_ctrl.take_interrupt_i  = \u_csr.take_interrupt_q ;
  assign \u_issue.u_regfile.REGFILE.ra0_value_r  = \u_issue.issue_ra_value_w ;
  assign \u_issue.u_regfile.REGFILE.rb0_value_r  = \u_issue.issue_rb_value_w ;
  assign \u_issue.u_regfile.REGFILE.x10_a0_w  = \u_issue.u_regfile.REGFILE.reg_r10_q ;
  assign \u_issue.u_regfile.REGFILE.x11_a1_w  = \u_issue.u_regfile.REGFILE.reg_r11_q ;
  assign \u_issue.u_regfile.REGFILE.x12_a2_w  = \u_issue.u_regfile.REGFILE.reg_r12_q ;
  assign \u_issue.u_regfile.REGFILE.x13_a3_w  = \u_issue.u_regfile.REGFILE.reg_r13_q ;
  assign \u_issue.u_regfile.REGFILE.x14_a4_w  = \u_issue.u_regfile.REGFILE.reg_r14_q ;
  assign \u_issue.u_regfile.REGFILE.x15_a5_w  = \u_issue.u_regfile.REGFILE.reg_r15_q ;
  assign \u_issue.u_regfile.REGFILE.x16_a6_w  = \u_issue.u_regfile.REGFILE.reg_r16_q ;
  assign \u_issue.u_regfile.REGFILE.x17_a7_w  = \u_issue.u_regfile.REGFILE.reg_r17_q ;
  assign \u_issue.u_regfile.REGFILE.x18_s2_w  = \u_issue.u_regfile.REGFILE.reg_r18_q ;
  assign \u_issue.u_regfile.REGFILE.x19_s3_w  = \u_issue.u_regfile.REGFILE.reg_r19_q ;
  assign \u_issue.u_regfile.REGFILE.x1_ra_w  = \u_issue.u_regfile.REGFILE.reg_r1_q ;
  assign \u_issue.u_regfile.REGFILE.x20_s4_w  = \u_issue.u_regfile.REGFILE.reg_r20_q ;
  assign \u_issue.u_regfile.REGFILE.x21_s5_w  = \u_issue.u_regfile.REGFILE.reg_r21_q ;
  assign \u_issue.u_regfile.REGFILE.x22_s6_w  = \u_issue.u_regfile.REGFILE.reg_r22_q ;
  assign \u_issue.u_regfile.REGFILE.x23_s7_w  = \u_issue.u_regfile.REGFILE.reg_r23_q ;
  assign \u_issue.u_regfile.REGFILE.x24_s8_w  = \u_issue.u_regfile.REGFILE.reg_r24_q ;
  assign \u_issue.u_regfile.REGFILE.x25_s9_w  = \u_issue.u_regfile.REGFILE.reg_r25_q ;
  assign \u_issue.u_regfile.REGFILE.x26_s10_w  = \u_issue.u_regfile.REGFILE.reg_r26_q ;
  assign \u_issue.u_regfile.REGFILE.x27_s11_w  = \u_issue.u_regfile.REGFILE.reg_r27_q ;
  assign \u_issue.u_regfile.REGFILE.x28_t3_w  = \u_issue.u_regfile.REGFILE.reg_r28_q ;
  assign \u_issue.u_regfile.REGFILE.x29_t4_w  = \u_issue.u_regfile.REGFILE.reg_r29_q ;
  assign \u_issue.u_regfile.REGFILE.x2_sp_w  = \u_issue.u_regfile.REGFILE.reg_r2_q ;
  assign \u_issue.u_regfile.REGFILE.x30_t5_w  = \u_issue.u_regfile.REGFILE.reg_r30_q ;
  assign \u_issue.u_regfile.REGFILE.x31_t6_w  = \u_issue.u_regfile.REGFILE.reg_r31_q ;
  assign \u_issue.u_regfile.REGFILE.x3_gp_w  = \u_issue.u_regfile.REGFILE.reg_r3_q ;
  assign \u_issue.u_regfile.REGFILE.x4_tp_w  = \u_issue.u_regfile.REGFILE.reg_r4_q ;
  assign \u_issue.u_regfile.REGFILE.x5_t0_w  = \u_issue.u_regfile.REGFILE.reg_r5_q ;
  assign \u_issue.u_regfile.REGFILE.x6_t1_w  = \u_issue.u_regfile.REGFILE.reg_r6_q ;
  assign \u_issue.u_regfile.REGFILE.x7_t2_w  = \u_issue.u_regfile.REGFILE.reg_r7_q ;
  assign \u_issue.u_regfile.REGFILE.x8_s0_w  = \u_issue.u_regfile.REGFILE.reg_r8_q ;
  assign \u_issue.u_regfile.REGFILE.x9_s1_w  = \u_issue.u_regfile.REGFILE.reg_r9_q ;
  assign \u_issue.u_regfile.clk_i  = clk_i;
  assign \u_issue.u_regfile.ra0_i  = \u_csr.opcode_opcode_i [19:15];
  assign \u_issue.u_regfile.ra0_value_o  = \u_issue.issue_ra_value_w ;
  assign \u_issue.u_regfile.rb0_i  = \u_csr.opcode_opcode_i [24:20];
  assign \u_issue.u_regfile.rb0_value_o  = \u_issue.issue_rb_value_w ;
  assign \u_issue.u_regfile.rd0_i  = \u_issue.pipe_rd_wb_w ;
  assign \u_issue.u_regfile.rd0_value_i  = \u_issue.u_pipe_ctrl.result_wb_q ;
  assign \u_issue.u_regfile.rst_i  = rst_i;
  assign \u_issue.writeback_div_valid_i  = \u_div.valid_q ;
  assign \u_issue.writeback_div_value_i  = \u_div.wb_result_q ;
  assign \u_issue.writeback_exec_value_i  = \u_exec.result_q ;
  assign \u_issue.writeback_mem_exception_i  = { 1'h0, \u_issue.u_pipe_ctrl.mem_exception_e2_i [4:0] };
  assign \u_issue.writeback_mem_valid_i  = \u_issue.u_pipe_ctrl.mem_complete_i ;
  assign \u_issue.writeback_mem_value_i  = \u_issue.u_pipe_ctrl.mem_result_e2_i ;
  assign \u_issue.writeback_mul_value_i  = \u_mul.result_e2_q ;
  assign \u_lsu.addr_lsb_r  = \u_lsu.u_lsu_request.data_out_o [5:4];
  assign \u_lsu.clk_i  = clk_i;
  assign \u_lsu.load_byte_r  = \u_lsu.u_lsu_request.data_out_o [1];
  assign \u_lsu.load_half_r  = \u_lsu.u_lsu_request.data_out_o [2];
  assign \u_lsu.load_signed_r  = \u_lsu.u_lsu_request.data_out_o [3];
  assign \u_lsu.mem_accept_i  = mem_d_accept_i;
  assign \u_lsu.mem_ack_i  = mem_d_ack_i;
  assign \u_lsu.mem_addr_o  = { \u_lsu.mem_addr_q [31:2], 2'h0 };
  assign \u_lsu.mem_cacheable_o  = \u_lsu.mem_cacheable_q ;
  assign \u_lsu.mem_data_rd_i  = mem_d_data_rd_i;
  assign \u_lsu.mem_data_wr_o  = \u_lsu.mem_data_wr_q ;
  assign \u_lsu.mem_error_i  = mem_d_error_i;
  assign \u_lsu.mem_flush_o  = \u_lsu.mem_flush_q ;
  assign \u_lsu.mem_invalidate_o  = \u_lsu.mem_invalidate_q ;
  assign \u_lsu.mem_resp_tag_i  = mem_d_resp_tag_i;
  assign \u_lsu.mem_writeback_o  = \u_lsu.mem_writeback_q ;
  assign \u_lsu.opcode_opcode_i  = \u_csr.opcode_opcode_i ;
  assign \u_lsu.opcode_pc_i  = \u_exec.opcode_pc_i ;
  assign \u_lsu.opcode_ra_idx_i  = \u_csr.opcode_opcode_i [19:15];
  assign \u_lsu.opcode_ra_operand_i  = \u_csr.opcode_ra_operand_i ;
  assign \u_lsu.opcode_rb_idx_i  = \u_csr.opcode_opcode_i [24:20];
  assign \u_lsu.opcode_rb_operand_i  = \u_div.opcode_rb_operand_i ;
  assign \u_lsu.opcode_rd_idx_i  = \u_csr.opcode_opcode_i [11:7];
  assign \u_lsu.opcode_valid_i  = \u_csr.opcode_valid_i ;
  assign \u_lsu.resp_addr_w  = \u_lsu.u_lsu_request.data_out_o [35:4];
  assign \u_lsu.resp_byte_w  = \u_lsu.u_lsu_request.data_out_o [1];
  assign \u_lsu.resp_half_w  = \u_lsu.u_lsu_request.data_out_o [2];
  assign \u_lsu.resp_load_w  = \u_lsu.u_lsu_request.data_out_o [0];
  assign \u_lsu.resp_signed_w  = \u_lsu.u_lsu_request.data_out_o [3];
  assign \u_lsu.rst_i  = rst_i;
  assign \u_lsu.stall_o  = \u_issue.lsu_stall_i ;
  assign \u_lsu.u_lsu_request.clk_i  = clk_i;
  assign \u_lsu.u_lsu_request.data_in_i  = { \u_lsu.mem_addr_q , \u_lsu.mem_ls_q , \u_lsu.mem_xh_q , \u_lsu.mem_xb_q , \u_lsu.mem_load_q  };
  assign \u_lsu.u_lsu_request.rst_i  = rst_i;
  assign \u_lsu.wb_result_r  = \u_issue.u_pipe_ctrl.mem_result_e2_i ;
  assign \u_lsu.writeback_exception_o  = { 1'h0, \u_issue.u_pipe_ctrl.mem_exception_e2_i [4:0] };
  assign \u_lsu.writeback_valid_o  = \u_issue.u_pipe_ctrl.mem_complete_i ;
  assign \u_lsu.writeback_value_o  = \u_issue.u_pipe_ctrl.mem_result_e2_i ;
  assign \u_mmu.clk_i  = clk_i;
  assign \u_mmu.fetch_in_accept_o  = mem_i_accept_i;
  assign \u_mmu.fetch_in_error_o  = mem_i_error_i;
  assign \u_mmu.fetch_in_flush_i  = \u_fetch.icache_flush_o ;
  assign \u_mmu.fetch_in_inst_o  = mem_i_inst_i;
  assign \u_mmu.fetch_in_pc_i  = { \u_fetch.pc_f_q [31:2], 2'h0 };
  assign \u_mmu.fetch_in_rd_i  = \u_fetch.icache_rd_o ;
  assign \u_mmu.fetch_in_valid_o  = mem_i_valid_i;
  assign \u_mmu.fetch_out_accept_i  = mem_i_accept_i;
  assign \u_mmu.fetch_out_error_i  = mem_i_error_i;
  assign \u_mmu.fetch_out_flush_o  = \u_fetch.icache_flush_o ;
  assign \u_mmu.fetch_out_inst_i  = mem_i_inst_i;
  assign \u_mmu.fetch_out_pc_o  = { \u_fetch.pc_f_q [31:2], 2'h0 };
  assign \u_mmu.fetch_out_rd_o  = \u_fetch.icache_rd_o ;
  assign \u_mmu.fetch_out_valid_i  = mem_i_valid_i;
  assign \u_mmu.lsu_in_accept_o  = mem_d_accept_i;
  assign \u_mmu.lsu_in_ack_o  = mem_d_ack_i;
  assign \u_mmu.lsu_in_addr_i  = { \u_lsu.mem_addr_q [31:2], 2'h0 };
  assign \u_mmu.lsu_in_cacheable_i  = \u_lsu.mem_cacheable_q ;
  assign \u_mmu.lsu_in_data_rd_o  = mem_d_data_rd_i;
  assign \u_mmu.lsu_in_data_wr_i  = \u_lsu.mem_data_wr_q ;
  assign \u_mmu.lsu_in_error_o  = mem_d_error_i;
  assign \u_mmu.lsu_in_flush_i  = \u_lsu.mem_flush_q ;
  assign \u_mmu.lsu_in_invalidate_i  = \u_lsu.mem_invalidate_q ;
  assign \u_mmu.lsu_in_rd_i  = \u_lsu.mem_rd_o ;
  assign \u_mmu.lsu_in_resp_tag_o  = mem_d_resp_tag_i;
  assign \u_mmu.lsu_in_wr_i  = \u_lsu.mem_wr_o ;
  assign \u_mmu.lsu_in_writeback_i  = \u_lsu.mem_writeback_q ;
  assign \u_mmu.lsu_out_accept_i  = mem_d_accept_i;
  assign \u_mmu.lsu_out_ack_i  = mem_d_ack_i;
  assign \u_mmu.lsu_out_addr_o  = { \u_lsu.mem_addr_q [31:2], 2'h0 };
  assign \u_mmu.lsu_out_cacheable_o  = \u_lsu.mem_cacheable_q ;
  assign \u_mmu.lsu_out_data_rd_i  = mem_d_data_rd_i;
  assign \u_mmu.lsu_out_data_wr_o  = \u_lsu.mem_data_wr_q ;
  assign \u_mmu.lsu_out_error_i  = mem_d_error_i;
  assign \u_mmu.lsu_out_flush_o  = \u_lsu.mem_flush_q ;
  assign \u_mmu.lsu_out_invalidate_o  = \u_lsu.mem_invalidate_q ;
  assign \u_mmu.lsu_out_rd_o  = \u_lsu.mem_rd_o ;
  assign \u_mmu.lsu_out_resp_tag_i  = mem_d_resp_tag_i;
  assign \u_mmu.lsu_out_wr_o  = \u_lsu.mem_wr_o ;
  assign \u_mmu.lsu_out_writeback_o  = \u_lsu.mem_writeback_q ;
  assign \u_mmu.mxr_i  = \u_csr.u_csrfile.csr_sr_q [19];
  assign \u_mmu.rst_i  = rst_i;
  assign \u_mmu.satp_i  = \u_csr.u_csrfile.csr_mideleg_q ;
  assign \u_mmu.sum_i  = \u_csr.u_csrfile.csr_sr_q [18];
  assign \u_mul.clk_i  = clk_i;
  assign \u_mul.hold_i  = \u_exec.hold_i ;
  assign \u_mul.opcode_opcode_i  = \u_csr.opcode_opcode_i ;
  assign \u_mul.opcode_pc_i  = \u_exec.opcode_pc_i ;
  assign \u_mul.opcode_ra_idx_i  = \u_csr.opcode_opcode_i [19:15];
  assign \u_mul.opcode_ra_operand_i  = \u_csr.opcode_ra_operand_i ;
  assign \u_mul.opcode_rb_idx_i  = \u_csr.opcode_opcode_i [24:20];
  assign \u_mul.opcode_rb_operand_i  = \u_div.opcode_rb_operand_i ;
  assign \u_mul.opcode_rd_idx_i  = \u_csr.opcode_opcode_i [11:7];
  assign \u_mul.opcode_valid_i  = \u_div.opcode_valid_i ;
  assign \u_mul.rst_i  = rst_i;
  assign \u_mul.writeback_value_o  = \u_mul.result_e2_q ;
  assign writeback_div_valid_w = \u_div.valid_q ;
  assign writeback_div_value_w = \u_div.wb_result_q ;
  assign writeback_exec_value_w = \u_exec.result_q ;
  assign writeback_mem_exception_w = { 1'h0, \u_issue.u_pipe_ctrl.mem_exception_e2_i [4:0] };
  assign writeback_mem_valid_w = \u_issue.u_pipe_ctrl.mem_complete_i ;
  assign writeback_mem_value_w = \u_issue.u_pipe_ctrl.mem_result_e2_i ;
  assign writeback_mul_value_w = \u_mul.result_e2_q ;
endmodule
