#ifndef REGISTERS_HPP
#define REGISTERS_HPP

namespace ClvHd
{
enum ADS1293_Reg
{
    CONFIG_REG = 0x00,
    FLEX_CH0_CN_REG = 0x01,
    FLEX_CH1_CN_REG = 0x02,
    FLEX_CH2_CN_REG = 0x03,
    FLEX_PACE_CN_REG = 0x04,
    FLEX_VBAT_CN_REG = 0x05,
    LOD_CN_REG = 0x06,
    OSC_CN_REG = 0x12,
    AFE_RES_REG = 0x13,
    AFE_SHDN_CN_REG = 0x14,
    AFE_PACE_CN_REG = 0x17,
    ERROR_LOD_REG = 0x18,
    ERROR_STATUS_REG = 0x19,
    ERROR_RANGE1_REG = 0x1a,
    ERROR_RANGE2_REG = 0x1b,
    ERROR_RANGE3_REG = 0x1c,
    ERROR_SYNC_REG = 0x1d,
    ERROR_MISC_REG = 0x1e,
    DIGO_STRENGTH_REG = 0x1f,
    R2_RATE_REG = 0x21,
    R3_RATE_CH0_REG = 0x22,
    R3_RATE_CH1_REG = 0x23,
    R3_RATE_CH2_REG = 0x24,
    R1_RATE_REG = 0x25,
    SYNCB_CN_REG = 0x28,
    RESERVED_0x2D_REG = 0x2d,
    ALARM_FILTER_REG = 0x2E,
    DATA_STATUS_REG = 0x30,
    DATA_CH0_PACE_REG = 0x31,
    DATA_CH1_PACE_REG = 0x33,
    DATA_CH2_PACE_REG = 0x35,
    DATA_CH0_ECG_REG = 0x37,
    DATA_CH1_ECG_REG = 0x3a,
    DATA_CH2_ECG_REG = 0x3d,
    REVID_REG = 0x40, // default value is 0x01
    DATA_LOOP_REG = 0x50
};
}
#endif // REGISTERS_HPP
