// Seed: 1231470191
module module_0 (
    input wire id_0,
    input supply0 id_1
);
endmodule
module module_1 #(
    parameter id_8 = 32'd90
) (
    output tri1 id_0,
    input supply0 id_1,
    output uwire id_2,
    output uwire id_3
    , id_15,
    output uwire id_4,
    input supply1 id_5,
    input wire id_6,
    output tri0 id_7,
    input uwire _id_8,
    input wor id_9,
    input wor id_10,
    input tri1 id_11,
    input tri1 id_12,
    output wand id_13
);
  logic [-1 : id_8] id_16;
  module_0 modCall_1 (
      id_5,
      id_11
  );
  assign modCall_1.id_1 = 0;
endmodule
