<oai_dc:dc xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/oai_dc/ http://www.openarchives.org/OAI/2.0/oai_dc.xsd"><identifier>ir-10054-8438</identifier><datestamp>2011-12-27T05:37:59Z</datestamp><dc:title>Partial crystallization of HfO2 for Two-Bit/Four-Level SONOS-Type flash memory</dc:title><dc:creator>ZHANG, G</dc:creator><dc:creator>SAMANTA, SK</dc:creator><dc:creator>SINGH, PK</dc:creator><dc:creator>MA, FJ</dc:creator><dc:creator>YOO, MT</dc:creator><dc:creator>ROH, Y</dc:creator><dc:creator>YOO, WJ</dc:creator><dc:subject>charge</dc:subject><dc:subject>temperature</dc:subject><dc:subject>device</dc:subject><dc:subject>performance</dc:subject><dc:subject>storage</dc:subject><dc:subject>zro2</dc:subject><dc:subject>nrom</dc:subject><dc:subject>cell</dc:subject><dc:subject>flash memory</dc:subject><dc:subject>hfo2</dc:subject><dc:subject>partial crystallization</dc:subject><dc:subject>two-bit/four-level properties</dc:subject><dc:description>The nonvolatile memory properties of the partially crystallized HfO2 charge storage layer are investigated using short-channel devices of gate length L-g down to 80 nm. Highly efficient two-bit and four-level device operation is demonstrated by channel hot electron injection programming and hot hole injection erasing for devices of L-g &gt; 170 mn, although the reduction of the memory window is observed for devices of L-g &lt; 170 nm. A memory window of 5.5 V, ten-year retention Of Vth clearance larger than 1.5 V between adjacent levels, endurance for 10(5) programming/erasing cycles, and immunity to programming disturbances are demonstrated. Flash memory with partially crystallized HfO2 shows a larger memory window than HfO2 nanodot memory, assisted by the enhanced electron capture efficiency of an amorphous HfO2 matrix, which is lacking in other types of reported nanodot memory. The scalability, programming speed, V-th control for two-bit and four-level operation, endurance, and retention are also improved, compared with NROM devices that use a Si3N4 trapping layer.</dc:description><dc:publisher>IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC</dc:publisher><dc:date>2011-08-01T12:56:56Z</dc:date><dc:date>2011-12-26T12:53:23Z</dc:date><dc:date>2011-12-27T05:37:59Z</dc:date><dc:date>2011-08-01T12:56:56Z</dc:date><dc:date>2011-12-26T12:53:23Z</dc:date><dc:date>2011-12-27T05:37:59Z</dc:date><dc:date>2007</dc:date><dc:type>Article</dc:type><dc:identifier>IEEE TRANSACTIONS ON ELECTRON DEVICES, 54(12), 3177-3185</dc:identifier><dc:identifier>0018-9383</dc:identifier><dc:identifier>http://dx.doi.org/10.1109/TED.2007.908863</dc:identifier><dc:identifier>http://dspace.library.iitb.ac.in/xmlui/handle/10054/8438</dc:identifier><dc:identifier>http://hdl.handle.net/10054/8438</dc:identifier><dc:language>en</dc:language></oai_dc:dc>