<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>uart-loopback: include/regs/xmega_usart.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.3 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>include/regs/xmega_usart.h File Reference</h1>
<p>XMEGA USART register definitions.  
<a href="#_details">More...</a></p>
<code>#include &lt;<a class="el" href="cpu_2xmega_2include_2cpu_2io_8h_source.html">io.h</a>&gt;</code><br/>

<p><a href="xmega__usart_8h_source.html">Go to the source code of this file.</a></p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>Defines</h2></td></tr>
<tr><td colspan="2"><div class="groupHeader">Register Offsets</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp665a126a077bee4fbd71ca638bc0a265"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__usart__regs__group.html#ga651e3bf2978b3217e852778259f82f9c">USART_DATA</a>&nbsp;&nbsp;&nbsp;0x00</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">TX/RX Data Register.  <a href="group__xmega__usart__regs__group.html#ga651e3bf2978b3217e852778259f82f9c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__usart__regs__group.html#ga3387cdfaede0a0dd1db711fbff25cff6">USART_STATUS</a>&nbsp;&nbsp;&nbsp;0x01</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Status Register.  <a href="group__xmega__usart__regs__group.html#ga3387cdfaede0a0dd1db711fbff25cff6"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__usart__regs__group.html#gafefeff621a1d0d39323781b23950051f">USART_CTRLA</a>&nbsp;&nbsp;&nbsp;0x03</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Control Register A.  <a href="group__xmega__usart__regs__group.html#gafefeff621a1d0d39323781b23950051f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__usart__regs__group.html#ga2b69d762cf1e0df9f7d000f2a91d370d">USART_CTRLB</a>&nbsp;&nbsp;&nbsp;0x04</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Control Register B.  <a href="group__xmega__usart__regs__group.html#ga2b69d762cf1e0df9f7d000f2a91d370d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__usart__regs__group.html#ga2c8e5017538fb05e3191f2b22cbc7732">USART_CTRLC</a>&nbsp;&nbsp;&nbsp;0x05</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Control Register C.  <a href="group__xmega__usart__regs__group.html#ga2c8e5017538fb05e3191f2b22cbc7732"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__usart__regs__group.html#gab045e8f672dcc023893e1c67810fe7d1">USART_BAUDCTRLA</a>&nbsp;&nbsp;&nbsp;0x06</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Baud Rate Register A.  <a href="group__xmega__usart__regs__group.html#gab045e8f672dcc023893e1c67810fe7d1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__usart__regs__group.html#ga009f168529c44de365c41d879e3c85e1">USART_BAUDCTRLB</a>&nbsp;&nbsp;&nbsp;0x07</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Baud Rate Register B.  <a href="group__xmega__usart__regs__group.html#ga009f168529c44de365c41d879e3c85e1"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader">STATUS register bits</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp8e480da5b8202c2791b00838471996d0"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__usart__regs__group.html#gaa212542bb5509a6b827c0db8aa2fe958">USART_RXB8_BIT</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive Bit 8.  <a href="group__xmega__usart__regs__group.html#gaa212542bb5509a6b827c0db8aa2fe958"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__usart__regs__group.html#gaf4edafcc5fe679b0802374afb1d6d358">USART_PERR_BIT</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Parity Error.  <a href="group__xmega__usart__regs__group.html#gaf4edafcc5fe679b0802374afb1d6d358"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__usart__regs__group.html#ga03aca497658466fe2a290b5495de1aa0">USART_BUFOVF_BIT</a>&nbsp;&nbsp;&nbsp;3</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Buffer Overflow.  <a href="group__xmega__usart__regs__group.html#ga03aca497658466fe2a290b5495de1aa0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__usart__regs__group.html#gace8bc8dcc9c625797bb69a02a2eb8da8">USART_FERR_BIT</a>&nbsp;&nbsp;&nbsp;4</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Frame Error.  <a href="group__xmega__usart__regs__group.html#gace8bc8dcc9c625797bb69a02a2eb8da8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__usart__regs__group.html#ga4c63554d9c1089ff06de17c4fc548760">USART_DREIF_BIT</a>&nbsp;&nbsp;&nbsp;5</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Data Register Empty.  <a href="group__xmega__usart__regs__group.html#ga4c63554d9c1089ff06de17c4fc548760"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__usart__regs__group.html#gaa660713900a7e59214e924542064e1fc">USART_TXCIF_BIT</a>&nbsp;&nbsp;&nbsp;6</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit Complete.  <a href="group__xmega__usart__regs__group.html#gaa660713900a7e59214e924542064e1fc"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__usart__regs__group.html#ga4e1182e363651f626ec7ef0aa369a94f">USART_RXCIF_BIT</a>&nbsp;&nbsp;&nbsp;7</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receive Complete.  <a href="group__xmega__usart__regs__group.html#ga4e1182e363651f626ec7ef0aa369a94f"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader">CTRLA register bits</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp0932bcc555c163e99c3dba474c0f313e"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__usart__regs__group.html#ga9692605d5a47ba783d58d26120467a14">USART_DREINTLVL_START</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Data Reg Empty Interrupt Level.  <a href="group__xmega__usart__regs__group.html#ga9692605d5a47ba783d58d26120467a14"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__usart__regs__group.html#ga764d3618b08d254b78cb215f738498b5">USART_DREINTLVL_SIZE</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Data Reg Empty Interrupt Level.  <a href="group__xmega__usart__regs__group.html#ga764d3618b08d254b78cb215f738498b5"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__usart__regs__group.html#ga39b8309411c3c278f90ac208d99293a1">USART_TXCINTLVL_START</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">TX Complete Interrupt Level.  <a href="group__xmega__usart__regs__group.html#ga39b8309411c3c278f90ac208d99293a1"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__usart__regs__group.html#ga6ebcc9e8fd5b58fede42cfd47b52b23b">USART_TXCINTLVL_SIZE</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">TX Complete Interrupt Level.  <a href="group__xmega__usart__regs__group.html#ga6ebcc9e8fd5b58fede42cfd47b52b23b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__usart__regs__group.html#gaabfd0221de7a71dff625f35c882d55ee">USART_RXCINTLVL_START</a>&nbsp;&nbsp;&nbsp;4</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">RX Complete Interrupt Level.  <a href="group__xmega__usart__regs__group.html#gaabfd0221de7a71dff625f35c882d55ee"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__usart__regs__group.html#ga1079ac19b3b92f571c8a31a566436b4c">USART_RXCINTLVL_SIZE</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">RX Complete Interrupt Level.  <a href="group__xmega__usart__regs__group.html#ga1079ac19b3b92f571c8a31a566436b4c"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader">CTRLB register bits</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrpaab21f170fd85a2cba3e98a32d569ae8"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__usart__regs__group.html#ga053247740dc39df98701d8c5233d1244">USART_TXB8_BIT</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmit Bit 8.  <a href="group__xmega__usart__regs__group.html#ga053247740dc39df98701d8c5233d1244"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__usart__regs__group.html#ga07f4a7b7d3d7785d87398b375051bdf0">USART_MPCM_BIT</a>&nbsp;&nbsp;&nbsp;1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Multi-processor Communication Mode.  <a href="group__xmega__usart__regs__group.html#ga07f4a7b7d3d7785d87398b375051bdf0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__usart__regs__group.html#ga42af34b8356ba6d97280f70b943a805d">USART_CLK2X_BIT</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Double Transmission Speed.  <a href="group__xmega__usart__regs__group.html#ga42af34b8356ba6d97280f70b943a805d"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__usart__regs__group.html#gaf68afb66d6873fb6447d344e117b28ff">USART_TXEN_BIT</a>&nbsp;&nbsp;&nbsp;3</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Transmitter Enable.  <a href="group__xmega__usart__regs__group.html#gaf68afb66d6873fb6447d344e117b28ff"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__usart__regs__group.html#ga549d30f4420318f5c56d5af684f8f9a8">USART_RXEN_BIT</a>&nbsp;&nbsp;&nbsp;4</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Receiver Enable.  <a href="group__xmega__usart__regs__group.html#ga549d30f4420318f5c56d5af684f8f9a8"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader">CTRLC register bits</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp4afc9bbca2c8031eafbebda137a6283f"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__usart__regs__group.html#ga88f63ed042f6dd9f5c2c329269cbb34f">USART_CHSIZE_START</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Character Size.  <a href="group__xmega__usart__regs__group.html#ga88f63ed042f6dd9f5c2c329269cbb34f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__usart__regs__group.html#ga69085e17d4e574dee7849eaed216cde3">USART_CHSIZE_SIZE</a>&nbsp;&nbsp;&nbsp;3</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Character Size.  <a href="group__xmega__usart__regs__group.html#ga69085e17d4e574dee7849eaed216cde3"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__usart__regs__group.html#ga410db2ce5469b4c9c9663507af47846a">USART_SBMODE_START</a>&nbsp;&nbsp;&nbsp;3</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Stop Bit Mode.  <a href="group__xmega__usart__regs__group.html#ga410db2ce5469b4c9c9663507af47846a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__usart__regs__group.html#ga51edffa4948f85f0e3792941e93bb98a">USART_SBMODE_SIZE</a>&nbsp;&nbsp;&nbsp;1</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Stop Bit Mode.  <a href="group__xmega__usart__regs__group.html#ga51edffa4948f85f0e3792941e93bb98a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__usart__regs__group.html#ga3a190117cd2e5cdcede0065b302d760f">USART_PMODE_START</a>&nbsp;&nbsp;&nbsp;4</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Parity Mode.  <a href="group__xmega__usart__regs__group.html#ga3a190117cd2e5cdcede0065b302d760f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__usart__regs__group.html#ga7bc02668ac05a80782aa8dd3b3026e3f">USART_PMODE_SIZE</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Parity Mode.  <a href="group__xmega__usart__regs__group.html#ga7bc02668ac05a80782aa8dd3b3026e3f"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__usart__regs__group.html#gafcb975f7e47bd7e3010d039781672247">USART_CMODE_START</a>&nbsp;&nbsp;&nbsp;6</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Communication Mode.  <a href="group__xmega__usart__regs__group.html#gafcb975f7e47bd7e3010d039781672247"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__usart__regs__group.html#gae333dd43d00225c8a6e4329aab69cee2">USART_CMODE_SIZE</a>&nbsp;&nbsp;&nbsp;2</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Communication Mode.  <a href="group__xmega__usart__regs__group.html#gae333dd43d00225c8a6e4329aab69cee2"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader">BAUDCTRLB register bits</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp3ae4fad91803a7182934332613894ad2"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__usart__regs__group.html#ga6b8682a6f15c19034d1a393fbfa72794">USART_BSELB_START</a>&nbsp;&nbsp;&nbsp;0</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Baud Rate bits 8..11.  <a href="group__xmega__usart__regs__group.html#ga6b8682a6f15c19034d1a393fbfa72794"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__usart__regs__group.html#ga94c91defb08913589635f99ac535f606">USART_BSELB_SIZE</a>&nbsp;&nbsp;&nbsp;4</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Baud Rate bits 8..11.  <a href="group__xmega__usart__regs__group.html#ga94c91defb08913589635f99ac535f606"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__usart__regs__group.html#ga5ef61fd434fda8624dd738fc532ec03c">USART_BSCALE_START</a>&nbsp;&nbsp;&nbsp;4</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Baud Rate Scale factor.  <a href="group__xmega__usart__regs__group.html#ga5ef61fd434fda8624dd738fc532ec03c"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__usart__regs__group.html#ga107d41085c054940744f0bb7149ffa00">USART_BSCALE_SIZE</a>&nbsp;&nbsp;&nbsp;4</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Baud Rate Scale factor.  <a href="group__xmega__usart__regs__group.html#ga107d41085c054940744f0bb7149ffa00"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader">Bit manipulation macros</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp985364f9862511c06835e6b4d720df5f"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__usart__regs__group.html#gaca52c91c78dbbf583a3860fefc8ab75b">USART_BIT</a>(name)&nbsp;&nbsp;&nbsp;(1U &lt;&lt; USART_##name##_BIT)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Create a mask with bit <em>name</em> set.  <a href="group__xmega__usart__regs__group.html#gaca52c91c78dbbf583a3860fefc8ab75b"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__usart__regs__group.html#gad8426c8a2abecd1f1f7a3eb25550a6ca">USART_BF</a>(name, value)&nbsp;&nbsp;&nbsp;((value) &lt;&lt; USART_##name##_START)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Create a mask with bitfield <em>name</em> set to <em>value</em>.  <a href="group__xmega__usart__regs__group.html#gad8426c8a2abecd1f1f7a3eb25550a6ca"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__usart__regs__group.html#gab735c839e105bf84e0d44bae2bf7aea0">USART_BFEXT</a>(name, regval)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Extract the value of bitfield <em>name</em> from <em>regval</em>.  <a href="group__xmega__usart__regs__group.html#gab735c839e105bf84e0d44bae2bf7aea0"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__usart__regs__group.html#ga036ee4f2d423bbf0466ebf72185ac21a">USART_BFINS</a>(name, value, regval)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Return <em>regval</em> with bitfield <em>name</em> set to <em>value</em>.  <a href="group__xmega__usart__regs__group.html#ga036ee4f2d423bbf0466ebf72185ac21a"></a><br/></td></tr>
<tr><td colspan="2"><div class="groupHeader">Register access macros</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p><a class="anchor" id="amgrp7dbcd9758a0808fd96aaaf6d942fa607"></a> </p>
</div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__usart__regs__group.html#ga0e21bebe8ccac689a169b61217620943">usart_read_reg</a>(usart, reg)&nbsp;&nbsp;&nbsp;mmio_read8((void *)((<a class="el" href="group__stdint__group.html#ga2f2d463af0e2a9da3ecdd102ce312832">uintptr_t</a>)(usart) + USART_##reg))</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Read the value of <em>reg</em> on <em>usart</em>.  <a href="group__xmega__usart__regs__group.html#ga0e21bebe8ccac689a169b61217620943"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xmega__usart__regs__group.html#gab6d879ea979d3d448b3491bd9838b6b9">usart_write_reg</a>(usart, reg, value)&nbsp;&nbsp;&nbsp;mmio_write8((void *)((<a class="el" href="group__stdint__group.html#ga2f2d463af0e2a9da3ecdd102ce312832">uintptr_t</a>)(usart) + USART_##reg), value)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Write <em>value</em> to <em>reg</em> on <em>usart</em>.  <a href="group__xmega__usart__regs__group.html#gab6d879ea979d3d448b3491bd9838b6b9"></a><br/></td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>
<p>XMEGA USART register definitions. </p>
<p>Copyright (C) 2009 Atmel Corporation. All rights reserved. </p>

<p>Definition in file <a class="el" href="xmega__usart_8h_source.html">xmega_usart.h</a>.</p>
</div>
<hr class="footer"/><address style="text-align: right;"><small>Generated on Thu Apr 29 14:09:42 2010 for uart-loopback by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.3 </small></address>
</body>
</html>
