{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1765365241719 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1765365241734 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 10 14:14:01 2025 " "Processing started: Wed Dec 10 14:14:01 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1765365241734 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765365241734 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off signal_adc_fsmc -c signal_adc_fsmc " "Command: quartus_map --read_settings_files=on --write_settings_files=off signal_adc_fsmc -c signal_adc_fsmc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765365241734 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1765365242864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signal_adc_fsmc.v 1 1 " "Found 1 design units, including 1 entities, in source file signal_adc_fsmc.v" { { "Info" "ISGN_ENTITY_NAME" "1 signal_adc_fsmc " "Found entity 1: signal_adc_fsmc" {  } { { "signal_adc_fsmc.v" "" { Text "C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/signal_adc_fsmc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765365260593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765365260593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_20_to_80.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_20_to_80.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_20_to_80 " "Found entity 1: pll_20_to_80" {  } { { "pll_20_to_80.v" "" { Text "C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/pll_20_to_80.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765365260601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765365260601 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "signal_adc_fsmc " "Elaborating entity \"signal_adc_fsmc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1765365260937 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "debug_sample_count signal_adc_fsmc.v(191) " "Verilog HDL or VHDL warning at signal_adc_fsmc.v(191): object \"debug_sample_count\" assigned a value but never read" {  } { { "signal_adc_fsmc.v" "" { Text "C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/signal_adc_fsmc.v" 191 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1765365260991 "|signal_adc_fsmc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "debug_capture_active signal_adc_fsmc.v(192) " "Verilog HDL or VHDL warning at signal_adc_fsmc.v(192): object \"debug_capture_active\" assigned a value but never read" {  } { { "signal_adc_fsmc.v" "" { Text "C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/signal_adc_fsmc.v" 192 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1765365260991 "|signal_adc_fsmc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "debug_capture_done signal_adc_fsmc.v(193) " "Verilog HDL or VHDL warning at signal_adc_fsmc.v(193): object \"debug_capture_done\" assigned a value but never read" {  } { { "signal_adc_fsmc.v" "" { Text "C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/signal_adc_fsmc.v" 193 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1765365260991 "|signal_adc_fsmc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 signal_adc_fsmc.v(150) " "Verilog HDL assignment warning at signal_adc_fsmc.v(150): truncated value with size 32 to match size of target (14)" {  } { { "signal_adc_fsmc.v" "" { Text "C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/signal_adc_fsmc.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765365261006 "|signal_adc_fsmc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 signal_adc_fsmc.v(170) " "Verilog HDL assignment warning at signal_adc_fsmc.v(170): truncated value with size 32 to match size of target (14)" {  } { { "signal_adc_fsmc.v" "" { Text "C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/signal_adc_fsmc.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1765365261006 "|signal_adc_fsmc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_20_to_80 pll_20_to_80:pll_inst " "Elaborating entity \"pll_20_to_80\" for hierarchy \"pll_20_to_80:pll_inst\"" {  } { { "signal_adc_fsmc.v" "pll_inst" { Text "C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/signal_adc_fsmc.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765365261231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_20_to_80:pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_20_to_80:pll_inst\|altpll:altpll_component\"" {  } { { "pll_20_to_80.v" "altpll_component" { Text "C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/pll_20_to_80.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765365261376 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_20_to_80:pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_20_to_80:pll_inst\|altpll:altpll_component\"" {  } { { "pll_20_to_80.v" "" { Text "C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/pll_20_to_80.v" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765365261379 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_20_to_80:pll_inst\|altpll:altpll_component " "Instantiated megafunction \"pll_20_to_80:pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765365261380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765365261380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765365261380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 4 " "Parameter \"clk0_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765365261380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765365261380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765365261380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 50000 " "Parameter \"inclk0_input_frequency\" = \"50000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765365261380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone 10 LP " "Parameter \"intended_device_family\" = \"Cyclone 10 LP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765365261380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_20_to_80 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_20_to_80\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765365261380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765365261380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765365261380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765365261380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765365261380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765365261380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765365261380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765365261380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765365261380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765365261380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765365261380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765365261380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765365261380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765365261380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765365261380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765365261380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765365261380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765365261380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765365261380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765365261380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765365261380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765365261380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765365261380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765365261380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765365261380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765365261380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765365261380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765365261380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765365261380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765365261380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765365261380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765365261380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765365261380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765365261380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765365261380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765365261380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765365261380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765365261380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765365261380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765365261380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765365261380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765365261380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765365261380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765365261380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765365261380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765365261380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765365261380 ""}  } { { "pll_20_to_80.v" "" { Text "C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/pll_20_to_80.v" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765365261380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_20_to_80_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_20_to_80_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_20_to_80_altpll " "Found entity 1: pll_20_to_80_altpll" {  } { { "db/pll_20_to_80_altpll.v" "" { Text "C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/db/pll_20_to_80_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765365261500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765365261500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_20_to_80_altpll pll_20_to_80:pll_inst\|altpll:altpll_component\|pll_20_to_80_altpll:auto_generated " "Elaborating entity \"pll_20_to_80_altpll\" for hierarchy \"pll_20_to_80:pll_inst\|altpll:altpll_component\|pll_20_to_80_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765365261502 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "adc_buffer_rtl_0 " "Inferred RAM node \"adc_buffer_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1765365262125 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "adc_buffer_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"adc_buffer_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765365262256 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 12 " "Parameter WIDTH_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765365262256 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 14 " "Parameter WIDTHAD_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765365262256 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 15000 " "Parameter NUMWORDS_A set to 15000" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765365262256 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 12 " "Parameter WIDTH_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765365262256 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 14 " "Parameter WIDTHAD_B set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765365262256 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 15000 " "Parameter NUMWORDS_B set to 15000" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765365262256 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765365262256 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765365262256 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765365262256 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765365262256 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765365262256 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765365262256 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765365262256 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1765365262256 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1765365262256 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1765365262256 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:adc_buffer_rtl_0 " "Elaborated megafunction instantiation \"altsyncram:adc_buffer_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765365262431 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:adc_buffer_rtl_0 " "Instantiated megafunction \"altsyncram:adc_buffer_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765365262431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 12 " "Parameter \"WIDTH_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765365262431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 14 " "Parameter \"WIDTHAD_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765365262431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 15000 " "Parameter \"NUMWORDS_A\" = \"15000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765365262431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 12 " "Parameter \"WIDTH_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765365262431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 14 " "Parameter \"WIDTHAD_B\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765365262431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 15000 " "Parameter \"NUMWORDS_B\" = \"15000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765365262431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765365262431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765365262431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765365262431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765365262431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765365262431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765365262431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765365262431 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1765365262431 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1765365262431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_58h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_58h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_58h1 " "Found entity 1: altsyncram_58h1" {  } { { "db/altsyncram_58h1.tdf" "" { Text "C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/db/altsyncram_58h1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765365262654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765365262654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_csa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_csa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_csa " "Found entity 1: decode_csa" {  } { { "db/decode_csa.tdf" "" { Text "C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/db/decode_csa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765365262797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765365262797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_7ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_7ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_7ob " "Found entity 1: mux_7ob" {  } { { "db/mux_7ob.tdf" "" { Text "C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/db/mux_7ob.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1765365262923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1765365262923 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1765365263407 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "CTRL_SW GND " "Pin \"CTRL_SW\" is stuck at GND" {  } { { "signal_adc_fsmc.v" "" { Text "C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/signal_adc_fsmc.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765365263560 "|signal_adc_fsmc|CTRL_SW"} { "Warning" "WMLS_MLS_STUCK_PIN" "FSMC_D\[12\] GND " "Pin \"FSMC_D\[12\]\" is stuck at GND" {  } { { "signal_adc_fsmc.v" "" { Text "C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/signal_adc_fsmc.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765365263560 "|signal_adc_fsmc|FSMC_D[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FSMC_D\[13\] GND " "Pin \"FSMC_D\[13\]\" is stuck at GND" {  } { { "signal_adc_fsmc.v" "" { Text "C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/signal_adc_fsmc.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765365263560 "|signal_adc_fsmc|FSMC_D[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FSMC_D\[14\] GND " "Pin \"FSMC_D\[14\]\" is stuck at GND" {  } { { "signal_adc_fsmc.v" "" { Text "C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/signal_adc_fsmc.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765365263560 "|signal_adc_fsmc|FSMC_D[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "FSMC_D\[15\] GND " "Pin \"FSMC_D\[15\]\" is stuck at GND" {  } { { "signal_adc_fsmc.v" "" { Text "C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/signal_adc_fsmc.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1765365263560 "|signal_adc_fsmc|FSMC_D[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1765365263560 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1765365263765 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1765365264979 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1765365264979 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "280 " "Implemented 280 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1765365265192 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1765365265192 ""} { "Info" "ICUT_CUT_TM_LCELLS" "219 " "Implemented 219 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1765365265192 ""} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Implemented 24 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1765365265192 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1765365265192 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1765365265192 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4747 " "Peak virtual memory: 4747 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1765365265225 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 10 14:14:25 2025 " "Processing ended: Wed Dec 10 14:14:25 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1765365265225 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1765365265225 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:48 " "Total CPU time (on all processors): 00:00:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1765365265225 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1765365265225 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1765365267133 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1765365267143 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 10 14:14:26 2025 " "Processing started: Wed Dec 10 14:14:26 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1765365267143 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1765365267143 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off signal_adc_fsmc -c signal_adc_fsmc " "Command: quartus_fit --read_settings_files=off --write_settings_files=off signal_adc_fsmc -c signal_adc_fsmc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1765365267143 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1765365267781 ""}
{ "Info" "0" "" "Project  = signal_adc_fsmc" {  } {  } 0 0 "Project  = signal_adc_fsmc" 0 0 "Fitter" 0 0 1765365267783 ""}
{ "Info" "0" "" "Revision = signal_adc_fsmc" {  } {  } 0 0 "Revision = signal_adc_fsmc" 0 0 "Fitter" 0 0 1765365267784 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Fitter" 0 -1 1765365267932 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "signal_adc_fsmc 10CL006YE144A7G " "Selected device 10CL006YE144A7G for design \"signal_adc_fsmc\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1765365267972 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1765365268090 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "High junction temperature is 125 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1765365268090 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll_20_to_80:pll_inst\|altpll:altpll_component\|pll_20_to_80_altpll:auto_generated\|pll1 Cyclone 10 LP PLL " "Implemented PLL \"pll_20_to_80:pll_inst\|altpll:altpll_component\|pll_20_to_80_altpll:auto_generated\|pll1\" as Cyclone 10 LP PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_20_to_80:pll_inst\|altpll:altpll_component\|pll_20_to_80_altpll:auto_generated\|wire_pll1_clk\[0\] 4 1 0 0 " "Implementing clock multiplication of 4, clock division of 1, and phase shift of 0 degrees (0 ps) for pll_20_to_80:pll_inst\|altpll:altpll_component\|pll_20_to_80_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_20_to_80_altpll.v" "" { Text "C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/db/pll_20_to_80_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1765365268216 ""}  } { { "db/pll_20_to_80_altpll.v" "" { Text "C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/db/pll_20_to_80_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1765365268216 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1765365268392 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1765365268416 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL006YE144I7G " "Device 10CL006YE144I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1765365269117 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL010YE144A7G " "Device 10CL010YE144A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1765365269117 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL010YE144I7G " "Device 10CL010YE144I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1765365269117 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL016YE144A7G " "Device 10CL016YE144A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1765365269117 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL016YE144I7G " "Device 10CL016YE144I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1765365269117 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL025YE144A7G " "Device 10CL025YE144A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1765365269117 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10CL025YE144I7G " "Device 10CL025YE144I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1765365269117 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1765365269117 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/" { { 0 { 0 ""} 0 1237 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1765365269159 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/" { { 0 { 0 ""} 0 1239 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1765365269159 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/" { { 0 { 0 ""} 0 1241 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1765365269159 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/" { { 0 { 0 ""} 0 1243 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1765365269159 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/" { { 0 { 0 ""} 0 1245 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1765365269159 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1765365269159 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1765365269169 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1765365269180 ""}
{ "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED_GROUP" "1 " "Following 1 pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." { { "Warning" "WFSAC_FSAC_COMPLEMENT_PIN_CREATED" "CLK_P CLK_P(n) " "Pin \"CLK_P\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"CLK_P(n)\"" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { CLK_P } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK_P" } { 0 "CLK_P(n)" } } } } { "signal_adc_fsmc.v" "" { Text "C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/signal_adc_fsmc.v" 8 0 0 } } { "temporary_test_loc" "" { Generic "C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" } { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } } { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { CLK_P(n) } } }  } 0 176118 "Pin \"%1!s!\" is a differential I/O pin but does not have its complement pin. Hence, fitter automatically created the complement pin \"%2!s!\"" 0 0 "Design Software" 0 -1 1765365269653 ""}  } {  } 0 176674 "Following %1!d! pins are differential I/O pins but do not have their complement pins. Hence, the Fitter automatically created the complement pins." 0 0 "Fitter" 0 -1 1765365269653 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_20_to_80:pll_inst\|altpll:altpll_component\|pll_20_to_80_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll_20_to_80:pll_inst\|altpll:altpll_component\|pll_20_to_80_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1765365269751 ""}  } { { "db/pll_20_to_80_altpll.v" "" { Text "C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/db/pll_20_to_80_altpll.v" 92 -1 0 } } { "temporary_test_loc" "" { Generic "C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1765365269751 ""}
{ "Info" "ISTA_SDC_FOUND" "signal_adc_fsmc.sdc " "Reading SDC File: 'signal_adc_fsmc.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1765365270113 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 4 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 4 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1765365270117 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1765365270117 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1765365270117 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "signal_adc_fsmc.sdc 50 *\|pll_20_to_80\|*clk\[0\] clock " "Ignored filter at signal_adc_fsmc.sdc(50): *\|pll_20_to_80\|*clk\[0\] could not be matched with a clock" {  } { { "C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/signal_adc_fsmc.sdc" "" { Text "C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/signal_adc_fsmc.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1765365270118 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups signal_adc_fsmc.sdc 50 Argument -group with value \[get_clocks \{*\|pll_20_to_80\|*clk\[0\]\}\] contains zero elements " "Ignored set_clock_groups at signal_adc_fsmc.sdc(50): Argument -group with value \[get_clocks \{*\|pll_20_to_80\|*clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -asynchronous -group \[get_clocks \{*\|pll_20_to_80\|*clk\[0\]\}\] " "set_clock_groups -asynchronous -group \[get_clocks \{*\|pll_20_to_80\|*clk\[0\]\}\]" {  } { { "C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/signal_adc_fsmc.sdc" "" { Text "C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/signal_adc_fsmc.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1765365270119 ""}  } { { "C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/signal_adc_fsmc.sdc" "" { Text "C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/signal_adc_fsmc.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1765365270119 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "signal_adc_fsmc.sdc 53 clk_80mhz clock " "Ignored filter at signal_adc_fsmc.sdc(53): clk_80mhz could not be matched with a clock" {  } { { "C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/signal_adc_fsmc.sdc" "" { Text "C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/signal_adc_fsmc.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1765365270119 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay signal_adc_fsmc.sdc 53 Argument -clock is an empty collection " "Ignored set_input_delay at signal_adc_fsmc.sdc(53): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \[get_clocks \{clk_80mhz\}\] -max 5.000 \[get_ports \{FPGA_OE\}\] " "set_input_delay -clock \[get_clocks \{clk_80mhz\}\] -max 5.000 \[get_ports \{FPGA_OE\}\]" {  } { { "C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/signal_adc_fsmc.sdc" "" { Text "C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/signal_adc_fsmc.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1765365270120 ""}  } { { "C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/signal_adc_fsmc.sdc" "" { Text "C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/signal_adc_fsmc.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1765365270120 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay signal_adc_fsmc.sdc 54 Argument -clock is an empty collection " "Ignored set_output_delay at signal_adc_fsmc.sdc(54): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \[get_clocks \{clk_80mhz\}\] -max 3.000 \[get_ports \{FSMC_D\[*\]\}\] " "set_output_delay -clock \[get_clocks \{clk_80mhz\}\] -max 3.000 \[get_ports \{FSMC_D\[*\]\}\]" {  } { { "C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/signal_adc_fsmc.sdc" "" { Text "C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/signal_adc_fsmc.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1765365270120 ""}  } { { "C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/signal_adc_fsmc.sdc" "" { Text "C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/signal_adc_fsmc.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1765365270120 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay signal_adc_fsmc.sdc 60 Argument -clock is an empty collection " "Ignored set_output_delay at signal_adc_fsmc.sdc(60): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \[get_clocks \{clk_80mhz\}\] -max 1.000 \[get_ports \{ON_32\}\] " "set_output_delay -clock \[get_clocks \{clk_80mhz\}\] -max 1.000 \[get_ports \{ON_32\}\]" {  } { { "C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/signal_adc_fsmc.sdc" "" { Text "C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/signal_adc_fsmc.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1765365270121 ""}  } { { "C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/signal_adc_fsmc.sdc" "" { Text "C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/signal_adc_fsmc.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1765365270121 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "signal_adc_fsmc.sdc 61 pulse_active register " "Ignored filter at signal_adc_fsmc.sdc(61): pulse_active could not be matched with a register" {  } { { "C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/signal_adc_fsmc.sdc" "" { Text "C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/signal_adc_fsmc.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1765365270121 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay signal_adc_fsmc.sdc 61 Argument <from> is an empty collection " "Ignored set_max_delay at signal_adc_fsmc.sdc(61): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers \{pulse_active\}\] -to \[get_ports \{ON_32\}\] 2.000 " "set_max_delay -from \[get_registers \{pulse_active\}\] -to \[get_ports \{ON_32\}\] 2.000" {  } { { "C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/signal_adc_fsmc.sdc" "" { Text "C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/signal_adc_fsmc.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1765365270122 ""}  } { { "C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/signal_adc_fsmc.sdc" "" { Text "C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/signal_adc_fsmc.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1765365270122 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1765365270132 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1765365270137 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1765365270139 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1765365270139 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  50.000    clk_20mhz " "  50.000    clk_20mhz" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1765365270139 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  12.500 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  12.500 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1765365270139 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1765365270139 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1765365270165 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1765365270167 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1765365270167 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1765365270169 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1765365270171 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1765365270173 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1765365270173 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1765365270174 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1765365270217 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1765365270218 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1765365270218 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll_20_to_80:pll_inst\|altpll:altpll_component\|pll_20_to_80_altpll:auto_generated\|pll1 clk\[0\] CLK_P~output " "PLL \"pll_20_to_80:pll_inst\|altpll:altpll_component\|pll_20_to_80_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"CLK_P~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_20_to_80_altpll.v" "" { Text "C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/db/pll_20_to_80_altpll.v" 50 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "pll_20_to_80.v" "" { Text "C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/pll_20_to_80.v" 103 0 0 } } { "signal_adc_fsmc.v" "" { Text "C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/signal_adc_fsmc.v" 24 0 0 } } { "signal_adc_fsmc.v" "" { Text "C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/signal_adc_fsmc.v" 8 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1765365270253 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1765365270271 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1765365270296 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1765365271387 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1765365271561 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1765365271612 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1765365272151 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1765365272151 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1765365272552 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 12 { 0 ""} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1765365273417 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1765365273417 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1765365273529 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1765365273529 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1765365273529 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1765365273532 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.21 " "Total time spent on timing analysis during the Fitter is 0.21 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1765365273785 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1765365273800 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1765365274149 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1765365274149 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1765365274560 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1765365275223 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1765365275611 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "13 Cyclone 10 LP " "13 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone 10 LP Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_OE 3.3-V LVCMOS 72 " "Pin FPGA_OE uses I/O standard 3.3-V LVCMOS at 72" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { FPGA_OE } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_OE" } } } } { "signal_adc_fsmc.v" "" { Text "C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/signal_adc_fsmc.v" 12 0 0 } } { "temporary_test_loc" "" { Generic "C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1765365275623 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "adc_data\[1\] 3.3-V LVCMOS 144 " "Pin adc_data\[1\] uses I/O standard 3.3-V LVCMOS at 144" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { adc_data[1] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "adc_data\[1\]" } } } } { "signal_adc_fsmc.v" "" { Text "C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/signal_adc_fsmc.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/" { { 0 { 0 ""} 0 9 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1765365275623 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "adc_data\[2\] 3.3-V LVCMOS 143 " "Pin adc_data\[2\] uses I/O standard 3.3-V LVCMOS at 143" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { adc_data[2] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "adc_data\[2\]" } } } } { "signal_adc_fsmc.v" "" { Text "C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/signal_adc_fsmc.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/" { { 0 { 0 ""} 0 10 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1765365275623 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "adc_data\[3\] 3.3-V LVCMOS 142 " "Pin adc_data\[3\] uses I/O standard 3.3-V LVCMOS at 142" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { adc_data[3] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "adc_data\[3\]" } } } } { "signal_adc_fsmc.v" "" { Text "C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/signal_adc_fsmc.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/" { { 0 { 0 ""} 0 11 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1765365275623 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "adc_data\[4\] 3.3-V LVCMOS 141 " "Pin adc_data\[4\] uses I/O standard 3.3-V LVCMOS at 141" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { adc_data[4] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "adc_data\[4\]" } } } } { "signal_adc_fsmc.v" "" { Text "C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/signal_adc_fsmc.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/" { { 0 { 0 ""} 0 12 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1765365275623 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "adc_data\[5\] 3.3-V LVCMOS 138 " "Pin adc_data\[5\] uses I/O standard 3.3-V LVCMOS at 138" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { adc_data[5] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "adc_data\[5\]" } } } } { "signal_adc_fsmc.v" "" { Text "C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/signal_adc_fsmc.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/" { { 0 { 0 ""} 0 13 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1765365275623 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "adc_data\[6\] 3.3-V LVCMOS 137 " "Pin adc_data\[6\] uses I/O standard 3.3-V LVCMOS at 137" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { adc_data[6] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "adc_data\[6\]" } } } } { "signal_adc_fsmc.v" "" { Text "C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/signal_adc_fsmc.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/" { { 0 { 0 ""} 0 14 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1765365275623 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "adc_data\[7\] 3.3-V LVCMOS 136 " "Pin adc_data\[7\] uses I/O standard 3.3-V LVCMOS at 136" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { adc_data[7] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "adc_data\[7\]" } } } } { "signal_adc_fsmc.v" "" { Text "C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/signal_adc_fsmc.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/" { { 0 { 0 ""} 0 15 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1765365275623 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "adc_data\[8\] 3.3-V LVCMOS 135 " "Pin adc_data\[8\] uses I/O standard 3.3-V LVCMOS at 135" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { adc_data[8] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "adc_data\[8\]" } } } } { "signal_adc_fsmc.v" "" { Text "C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/signal_adc_fsmc.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/" { { 0 { 0 ""} 0 16 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1765365275623 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "adc_data\[9\] 3.3-V LVCMOS 133 " "Pin adc_data\[9\] uses I/O standard 3.3-V LVCMOS at 133" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { adc_data[9] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "adc_data\[9\]" } } } } { "signal_adc_fsmc.v" "" { Text "C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/signal_adc_fsmc.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/" { { 0 { 0 ""} 0 17 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1765365275623 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "adc_data\[10\] 3.3-V LVCMOS 132 " "Pin adc_data\[10\] uses I/O standard 3.3-V LVCMOS at 132" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { adc_data[10] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "adc_data\[10\]" } } } } { "signal_adc_fsmc.v" "" { Text "C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/signal_adc_fsmc.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/" { { 0 { 0 ""} 0 18 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1765365275623 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "adc_data\[11\] 3.3-V LVCMOS 129 " "Pin adc_data\[11\] uses I/O standard 3.3-V LVCMOS at 129" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { adc_data[11] } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "adc_data\[11\]" } } } } { "signal_adc_fsmc.v" "" { Text "C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/signal_adc_fsmc.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/" { { 0 { 0 ""} 0 19 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1765365275623 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "START_FPGA 3.3-V LVCMOS 70 " "Pin START_FPGA uses I/O standard 3.3-V LVCMOS at 70" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { START_FPGA } } } { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "START_FPGA" } } } } { "signal_adc_fsmc.v" "" { Text "C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/signal_adc_fsmc.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1765365275623 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1765365275623 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/output_files/signal_adc_fsmc.fit.smsg " "Generated suppressed messages file C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/output_files/signal_adc_fsmc.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1765365275707 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 15 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5198 " "Peak virtual memory: 5198 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1765365276322 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 10 14:14:36 2025 " "Processing ended: Wed Dec 10 14:14:36 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1765365276322 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1765365276322 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1765365276322 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1765365276322 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1765365277841 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1765365277857 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 10 14:14:37 2025 " "Processing started: Wed Dec 10 14:14:37 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1765365277857 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1765365277857 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off signal_adc_fsmc -c signal_adc_fsmc " "Command: quartus_asm --read_settings_files=off --write_settings_files=off signal_adc_fsmc -c signal_adc_fsmc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1765365277857 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1765365279049 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1765365279088 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4668 " "Peak virtual memory: 4668 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1765365279498 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 10 14:14:39 2025 " "Processing ended: Wed Dec 10 14:14:39 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1765365279498 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1765365279498 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1765365279498 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1765365279498 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1765365280419 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1765365281489 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1765365281501 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 10 14:14:40 2025 " "Processing started: Wed Dec 10 14:14:40 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1765365281501 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1765365281501 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta signal_adc_fsmc -c signal_adc_fsmc " "Command: quartus_sta signal_adc_fsmc -c signal_adc_fsmc" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1765365281501 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1765365281851 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "TimeQuest Timing Analyzer" 0 -1 1765365282435 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1765365282514 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "High junction temperature is 125 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1765365282514 ""}
{ "Info" "ISTA_SDC_FOUND" "signal_adc_fsmc.sdc " "Reading SDC File: 'signal_adc_fsmc.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1765365282842 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 4 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 4 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1765365282842 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1765365282842 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1765365282842 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "signal_adc_fsmc.sdc 50 *\|pll_20_to_80\|*clk\[0\] clock " "Ignored filter at signal_adc_fsmc.sdc(50): *\|pll_20_to_80\|*clk\[0\] could not be matched with a clock" {  } { { "C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/signal_adc_fsmc.sdc" "" { Text "C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/signal_adc_fsmc.sdc" 50 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1765365282842 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_clock_groups signal_adc_fsmc.sdc 50 Argument -group with value \[get_clocks \{*\|pll_20_to_80\|*clk\[0\]\}\] contains zero elements " "Ignored set_clock_groups at signal_adc_fsmc.sdc(50): Argument -group with value \[get_clocks \{*\|pll_20_to_80\|*clk\[0\]\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -asynchronous -group \[get_clocks \{*\|pll_20_to_80\|*clk\[0\]\}\] " "set_clock_groups -asynchronous -group \[get_clocks \{*\|pll_20_to_80\|*clk\[0\]\}\]" {  } { { "C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/signal_adc_fsmc.sdc" "" { Text "C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/signal_adc_fsmc.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1765365282857 ""}  } { { "C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/signal_adc_fsmc.sdc" "" { Text "C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/signal_adc_fsmc.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1765365282857 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "signal_adc_fsmc.sdc 53 clk_80mhz clock " "Ignored filter at signal_adc_fsmc.sdc(53): clk_80mhz could not be matched with a clock" {  } { { "C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/signal_adc_fsmc.sdc" "" { Text "C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/signal_adc_fsmc.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1765365282857 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay signal_adc_fsmc.sdc 53 Argument -clock is an empty collection " "Ignored set_input_delay at signal_adc_fsmc.sdc(53): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \[get_clocks \{clk_80mhz\}\] -max 5.000 \[get_ports \{FPGA_OE\}\] " "set_input_delay -clock \[get_clocks \{clk_80mhz\}\] -max 5.000 \[get_ports \{FPGA_OE\}\]" {  } { { "C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/signal_adc_fsmc.sdc" "" { Text "C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/signal_adc_fsmc.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1765365282857 ""}  } { { "C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/signal_adc_fsmc.sdc" "" { Text "C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/signal_adc_fsmc.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1765365282857 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay signal_adc_fsmc.sdc 54 Argument -clock is an empty collection " "Ignored set_output_delay at signal_adc_fsmc.sdc(54): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \[get_clocks \{clk_80mhz\}\] -max 3.000 \[get_ports \{FSMC_D\[*\]\}\] " "set_output_delay -clock \[get_clocks \{clk_80mhz\}\] -max 3.000 \[get_ports \{FSMC_D\[*\]\}\]" {  } { { "C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/signal_adc_fsmc.sdc" "" { Text "C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/signal_adc_fsmc.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1765365282857 ""}  } { { "C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/signal_adc_fsmc.sdc" "" { Text "C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/signal_adc_fsmc.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1765365282857 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay signal_adc_fsmc.sdc 60 Argument -clock is an empty collection " "Ignored set_output_delay at signal_adc_fsmc.sdc(60): Argument -clock is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \[get_clocks \{clk_80mhz\}\] -max 1.000 \[get_ports \{ON_32\}\] " "set_output_delay -clock \[get_clocks \{clk_80mhz\}\] -max 1.000 \[get_ports \{ON_32\}\]" {  } { { "C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/signal_adc_fsmc.sdc" "" { Text "C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/signal_adc_fsmc.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1765365282857 ""}  } { { "C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/signal_adc_fsmc.sdc" "" { Text "C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/signal_adc_fsmc.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1765365282857 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "signal_adc_fsmc.sdc 61 pulse_active register " "Ignored filter at signal_adc_fsmc.sdc(61): pulse_active could not be matched with a register" {  } { { "C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/signal_adc_fsmc.sdc" "" { Text "C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/signal_adc_fsmc.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1765365282857 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_max_delay signal_adc_fsmc.sdc 61 Argument <from> is an empty collection " "Ignored set_max_delay at signal_adc_fsmc.sdc(61): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_max_delay -from \[get_registers \{pulse_active\}\] -to \[get_ports \{ON_32\}\] 2.000 " "set_max_delay -from \[get_registers \{pulse_active\}\] -to \[get_ports \{ON_32\}\] 2.000" {  } { { "C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/signal_adc_fsmc.sdc" "" { Text "C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/signal_adc_fsmc.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1765365282857 ""}  } { { "C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/signal_adc_fsmc.sdc" "" { Text "C:/FGPA/adc_ram_fsmc_and_signal/signal_adc_fsmc/signal_adc_fsmc.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1765365282857 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1765365282873 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1765365282888 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 125C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 125C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1765365282888 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 4.077 " "Worst-case setup slack is 4.077" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765365282920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765365282920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.077               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.077               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765365282920 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1765365282920 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.428 " "Worst-case hold slack is 0.428" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765365282920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765365282920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.428               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.428               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765365282920 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1765365282920 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1765365282920 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1765365282935 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 5.909 " "Worst-case minimum pulse width slack is 5.909" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765365282935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765365282935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.909               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    5.909               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765365282935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.865               0.000 clk_20mhz  " "   24.865               0.000 clk_20mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765365282935 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1765365282935 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1200mV -40C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1765365282998 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1765365283045 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1765365283652 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1765365283865 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 5.077 " "Worst-case setup slack is 5.077" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765365283898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765365283898 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.077               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    5.077               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765365283898 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1765365283898 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.344 " "Worst-case hold slack is 0.344" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765365283905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765365283905 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.344               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.344               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765365283905 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1765365283905 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1765365283910 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1765365283915 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 5.921 " "Worst-case minimum pulse width slack is 5.921" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765365283921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765365283921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.921               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    5.921               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765365283921 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.889               0.000 clk_20mhz  " "   24.889               0.000 clk_20mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765365283921 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1765365283921 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1200mV -40C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1765365283978 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1765365284187 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 8.462 " "Worst-case setup slack is 8.462" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765365284196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765365284196 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.462               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    8.462               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765365284196 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1765365284196 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.179 " "Worst-case hold slack is 0.179" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765365284202 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765365284202 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.179               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765365284202 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1765365284202 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1765365284207 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1765365284212 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 5.951 " "Worst-case minimum pulse width slack is 5.951" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765365284222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765365284222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.951               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    5.951               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765365284222 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.629               0.000 clk_20mhz  " "   24.629               0.000 clk_20mhz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1765365284222 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1765365284222 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1765365284828 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1765365284829 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 8 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4723 " "Peak virtual memory: 4723 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1765365284912 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 10 14:14:44 2025 " "Processing ended: Wed Dec 10 14:14:44 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1765365284912 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1765365284912 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1765365284912 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1765365284912 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 36 s " "Quartus Prime Full Compilation was successful. 0 errors, 36 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1765365285772 ""}
