#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001baa98abaf0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001baa98abc80 .scope module, "z_data_mem_tb" "z_data_mem_tb" 3 3;
 .timescale -9 -12;
v000001baa97a5990_0 .var "address", 31 0;
v000001baa97b3720_0 .var "clk", 0 0;
L_000001baa9809848 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
RS_000001baa97bd668 .resolv tri, v000001baa98ae350_0, L_000001baa9809848;
v000001baa97b37c0_0 .net8 "read_data", 31 0, RS_000001baa97bd668;  2 drivers
v000001baa97b3860_0 .var "rst", 0 0;
v000001baa97b3900_0 .var "write_data", 31 0;
v000001baa97b39a0_0 .var "wrt_en", 0 0;
S_000001baa98adf70 .scope module, "memory_test" "data_mem" 3 10, 4 1 0, S_000001baa98abc80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "wrt_en";
    .port_info 3 /INPUT 32 "address";
    .port_info 4 /INPUT 32 "write_data";
    .port_info 5 /OUTPUT 32 "read_data";
v000001baa9782ed0_0 .net "address", 31 0, v000001baa97a5990_0;  1 drivers
v000001baa9782c50_0 .net "clk", 0 0, v000001baa97b3720_0;  1 drivers
v000001baa98ae210_0 .var/i "i", 31 0;
v000001baa98ae2b0 .array "memory", 0 31, 31 0;
v000001baa98ae350_0 .var "read_data", 31 0;
v000001baa97a53a0_0 .net "rst", 0 0, v000001baa97b3860_0;  1 drivers
v000001baa97a5440_0 .net "write_data", 31 0, v000001baa97b3900_0;  1 drivers
v000001baa97a58f0_0 .net "wrt_en", 0 0, v000001baa97b39a0_0;  1 drivers
v000001baa98ae2b0_0 .array/port v000001baa98ae2b0, 0;
v000001baa98ae2b0_1 .array/port v000001baa98ae2b0, 1;
v000001baa98ae2b0_2 .array/port v000001baa98ae2b0, 2;
E_000001baa98a9dd0/0 .event anyedge, v000001baa9782ed0_0, v000001baa98ae2b0_0, v000001baa98ae2b0_1, v000001baa98ae2b0_2;
v000001baa98ae2b0_3 .array/port v000001baa98ae2b0, 3;
v000001baa98ae2b0_4 .array/port v000001baa98ae2b0, 4;
v000001baa98ae2b0_5 .array/port v000001baa98ae2b0, 5;
v000001baa98ae2b0_6 .array/port v000001baa98ae2b0, 6;
E_000001baa98a9dd0/1 .event anyedge, v000001baa98ae2b0_3, v000001baa98ae2b0_4, v000001baa98ae2b0_5, v000001baa98ae2b0_6;
v000001baa98ae2b0_7 .array/port v000001baa98ae2b0, 7;
v000001baa98ae2b0_8 .array/port v000001baa98ae2b0, 8;
v000001baa98ae2b0_9 .array/port v000001baa98ae2b0, 9;
v000001baa98ae2b0_10 .array/port v000001baa98ae2b0, 10;
E_000001baa98a9dd0/2 .event anyedge, v000001baa98ae2b0_7, v000001baa98ae2b0_8, v000001baa98ae2b0_9, v000001baa98ae2b0_10;
v000001baa98ae2b0_11 .array/port v000001baa98ae2b0, 11;
v000001baa98ae2b0_12 .array/port v000001baa98ae2b0, 12;
v000001baa98ae2b0_13 .array/port v000001baa98ae2b0, 13;
v000001baa98ae2b0_14 .array/port v000001baa98ae2b0, 14;
E_000001baa98a9dd0/3 .event anyedge, v000001baa98ae2b0_11, v000001baa98ae2b0_12, v000001baa98ae2b0_13, v000001baa98ae2b0_14;
v000001baa98ae2b0_15 .array/port v000001baa98ae2b0, 15;
v000001baa98ae2b0_16 .array/port v000001baa98ae2b0, 16;
v000001baa98ae2b0_17 .array/port v000001baa98ae2b0, 17;
v000001baa98ae2b0_18 .array/port v000001baa98ae2b0, 18;
E_000001baa98a9dd0/4 .event anyedge, v000001baa98ae2b0_15, v000001baa98ae2b0_16, v000001baa98ae2b0_17, v000001baa98ae2b0_18;
v000001baa98ae2b0_19 .array/port v000001baa98ae2b0, 19;
v000001baa98ae2b0_20 .array/port v000001baa98ae2b0, 20;
v000001baa98ae2b0_21 .array/port v000001baa98ae2b0, 21;
v000001baa98ae2b0_22 .array/port v000001baa98ae2b0, 22;
E_000001baa98a9dd0/5 .event anyedge, v000001baa98ae2b0_19, v000001baa98ae2b0_20, v000001baa98ae2b0_21, v000001baa98ae2b0_22;
v000001baa98ae2b0_23 .array/port v000001baa98ae2b0, 23;
v000001baa98ae2b0_24 .array/port v000001baa98ae2b0, 24;
v000001baa98ae2b0_25 .array/port v000001baa98ae2b0, 25;
v000001baa98ae2b0_26 .array/port v000001baa98ae2b0, 26;
E_000001baa98a9dd0/6 .event anyedge, v000001baa98ae2b0_23, v000001baa98ae2b0_24, v000001baa98ae2b0_25, v000001baa98ae2b0_26;
v000001baa98ae2b0_27 .array/port v000001baa98ae2b0, 27;
v000001baa98ae2b0_28 .array/port v000001baa98ae2b0, 28;
v000001baa98ae2b0_29 .array/port v000001baa98ae2b0, 29;
v000001baa98ae2b0_30 .array/port v000001baa98ae2b0, 30;
E_000001baa98a9dd0/7 .event anyedge, v000001baa98ae2b0_27, v000001baa98ae2b0_28, v000001baa98ae2b0_29, v000001baa98ae2b0_30;
v000001baa98ae2b0_31 .array/port v000001baa98ae2b0, 31;
E_000001baa98a9dd0/8 .event anyedge, v000001baa98ae2b0_31;
E_000001baa98a9dd0 .event/or E_000001baa98a9dd0/0, E_000001baa98a9dd0/1, E_000001baa98a9dd0/2, E_000001baa98a9dd0/3, E_000001baa98a9dd0/4, E_000001baa98a9dd0/5, E_000001baa98a9dd0/6, E_000001baa98a9dd0/7, E_000001baa98a9dd0/8;
E_000001baa98aabd0 .event posedge, v000001baa9782c50_0;
    .scope S_000001baa98adf70;
T_0 ;
    %wait E_000001baa98aabd0;
    %load/vec4 v000001baa97a53a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001baa98ae210_0, 0, 32;
T_0.2 ;
    %load/vec4 v000001baa98ae210_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001baa98ae210_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001baa98ae2b0, 0, 4;
    %load/vec4 v000001baa98ae210_0;
    %addi 1, 0, 32;
    %store/vec4 v000001baa98ae210_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
T_0.0 ;
    %load/vec4 v000001baa97a58f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v000001baa97a5440_0;
    %ix/getv 3, v000001baa9782ed0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001baa98ae2b0, 0, 4;
T_0.4 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001baa98adf70;
T_1 ;
    %wait E_000001baa98a9dd0;
    %ix/getv 4, v000001baa9782ed0_0;
    %load/vec4a v000001baa98ae2b0, 4;
    %store/vec4 v000001baa98ae350_0, 0, 32;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001baa98abc80;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001baa97b3720_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001baa97b3860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001baa97b39a0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001baa97a5990_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001baa97b3900_0, 0, 32;
    %end;
    .thread T_2, $init;
    .scope S_000001baa98abc80;
T_3 ;
T_3.0 ;
    %delay 5000, 0;
    %load/vec4 v000001baa97b3720_0;
    %inv;
    %store/vec4 v000001baa97b3720_0, 0, 1;
    %jmp T_3.0;
    %end;
    .thread T_3;
    .scope S_000001baa98abc80;
T_4 ;
    %vpi_call/w 3 15 "$dumpfile", "prueba_data_mem.vcd" {0 0 0};
    %vpi_call/w 3 16 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001baa98abc80 {0 0 0};
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001baa97b3860_0, 0;
    %delay 10000, 0;
    %pushi/vec4 22, 0, 32;
    %assign/vec4 v000001baa97a5990_0, 0;
    %delay 5000, 0;
    %pushi/vec4 44, 0, 32;
    %assign/vec4 v000001baa97a5990_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001baa97b39a0_0, 0;
    %pushi/vec4 2863333375, 0, 32;
    %assign/vec4 v000001baa97b3900_0, 0;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001baa97a5990_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001baa97b3900_0, 0;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001baa97b39a0_0, 0;
    %delay 5000, 0;
    %pushi/vec4 44, 0, 32;
    %assign/vec4 v000001baa97a5990_0, 0;
    %delay 10000, 0;
    %pushi/vec4 22, 0, 32;
    %assign/vec4 v000001baa97a5990_0, 0;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001baa97a5990_0, 0;
    %delay 10000, 0;
    %vpi_call/w 3 37 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "z_data_mem_tb.sv";
    "./data_mem.sv";
