$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $scope module tb $end
   $scope module aif $end
    $var wire 4 % a [3:0] $end
    $var wire 4 & b [3:0] $end
    $var wire 5 # sum [4:0] $end
    $var wire 1 $ clk $end
   $upscope $end
   $scope module dut $end
    $var wire 4 % a [3:0] $end
    $var wire 4 & b [3:0] $end
    $var wire 5 # sum [4:0] $end
    $var wire 1 $ clk $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b00000 #
0$
b0000 %
b0000 &
#10000
1$
#20000
0$
#30000
b00101 #
1$
#40000
0$
#50000
1$
#60000
0$
#70000
1$
#80000
0$
#90000
1$
#100000
0$
