$date
	Sat Oct 22 23:08:16 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#870607
b10 !
1"
#870610
b10 &
b10 %
1$
#870611
0"
#870614
b1 &
1#
b1 %
#870618
b0 &
b0 %
0#
0$
#1855919
b1000 !
1"
#1855922
b1000 &
b1000 %
1$
#1855923
0"
#1855926
b100 &
b100 %
#1855930
b10 &
b10 %
#1855934
b1 &
1#
b1 %
#1855938
b0 &
b0 %
0#
0$
#2829959
b1111 !
1"
#2829962
b1111 &
b1111 %
1$
#2829963
0"
#2829966
b101110 &
b101110 %
#2829970
b10111 &
b10111 %
#2829974
b1000110 &
b1000110 %
#2829978
b100011 &
b100011 %
#2829982
b1101010 &
b1101010 %
#2829986
b110101 &
b110101 %
#2829990
b10100000 &
b10100000 %
#2829994
b1010000 &
b1010000 %
#2829998
b101000 &
b101000 %
#2830002
b10100 &
b10100 %
#2830006
b1010 &
b1010 %
#2830010
b101 &
b101 %
#2830014
b10000 &
b10000 %
#2830018
b1000 &
b1000 %
#2830022
b100 &
b100 %
#2830026
b10 &
b10 %
#2830030
b1 &
1#
b1 %
#2830034
b0 &
b0 %
0#
0$
#4500012
