Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Mar 19 22:48:04 2023
| Host         : Abs-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file TopLevel_timing_summary_routed.rpt -pb TopLevel_timing_summary_routed.pb -rpx TopLevel_timing_summary_routed.rpx -warn_on_violation
| Design       : TopLevel
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     31.264        0.000                      0                  478        0.147        0.000                      0                  478        3.000        0.000                       0                   245  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       31.264        0.000                      0                  478        0.147        0.000                      0                  478       19.500        0.000                       0                   241  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkin }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       31.264ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.264ns  (required time - arrival time)
  Source:                 playerHmove/count1/Q3_FF/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            timeCounter/count2/Q1_FF/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.246ns  (logic 2.195ns (26.618%)  route 6.051ns (73.382%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=239, routed)         1.555    -0.957    playerHmove/count1/clk
    SLICE_X15Y28         FDRE                                         r  playerHmove/count1/Q3_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  playerHmove/count1/Q3_FF/Q
                         net (fo=21, routed)          1.414     0.914    playerHmove/count1/Q3_FF_0
    SLICE_X14Y26         LUT3 (Prop_lut3_I1_O)        0.146     1.060 r  playerHmove/count1/vgaRed_OBUF[3]_inst_i_66/O
                         net (fo=2, routed)           0.181     1.240    playerHmove/count2/vgaRed_OBUF[3]_inst_i_21_0
    SLICE_X14Y26         LUT6 (Prop_lut6_I2_O)        0.328     1.568 r  playerHmove/count2/vgaRed_OBUF[3]_inst_i_38/O
                         net (fo=1, routed)           0.512     2.081    playerHmove/count2/vgaRed_OBUF[3]_inst_i_38_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     2.477 r  playerHmove/count2/vgaRed_OBUF[3]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000     2.477    playerHmove/count3/vgaRed_OBUF[3]_inst_i_3_0[0]
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.731 r  playerHmove/count3/vgaRed_OBUF[3]_inst_i_8/CO[0]
                         net (fo=2, routed)           0.980     3.710    playerVmove/count3/QFF[1][0]
    SLICE_X9Y27          LUT4 (Prop_lut4_I2_O)        0.367     4.077 r  playerVmove/count3/vgaRed_OBUF[2]_inst_i_3/O
                         net (fo=24, routed)          1.104     5.181    Horizontal/count1/Q1_FF_3
    SLICE_X4Y26          LUT5 (Prop_lut5_I0_O)        0.124     5.305 r  Horizontal/count1/Q0_FF_i_3__21/O
                         net (fo=3, routed)           0.598     5.904    smach/collisionPinkSlugWithPlayer0[0]
    SLICE_X4Y28          LUT6 (Prop_lut6_I0_O)        0.124     6.028 r  smach/Q0_FF_i_1__27/O
                         net (fo=10, routed)          1.262     7.290    timeCounter/count2/resetTimer
    SLICE_X0Y31          FDRE                                         r  timeCounter/count2/Q1_FF/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=239, routed)         1.509    38.514    timeCounter/count2/clk
    SLICE_X0Y31          FDRE                                         r  timeCounter/count2/Q1_FF/C
                         clock pessimism              0.564    39.077    
                         clock uncertainty           -0.094    38.983    
    SLICE_X0Y31          FDRE (Setup_fdre_C_R)       -0.429    38.554    timeCounter/count2/Q1_FF
  -------------------------------------------------------------------
                         required time                         38.554    
                         arrival time                          -7.290    
  -------------------------------------------------------------------
                         slack                                 31.264    

Slack (MET) :             31.264ns  (required time - arrival time)
  Source:                 playerHmove/count1/Q3_FF/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            timeCounter/count2/Q2_FF/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.246ns  (logic 2.195ns (26.618%)  route 6.051ns (73.382%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=239, routed)         1.555    -0.957    playerHmove/count1/clk
    SLICE_X15Y28         FDRE                                         r  playerHmove/count1/Q3_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  playerHmove/count1/Q3_FF/Q
                         net (fo=21, routed)          1.414     0.914    playerHmove/count1/Q3_FF_0
    SLICE_X14Y26         LUT3 (Prop_lut3_I1_O)        0.146     1.060 r  playerHmove/count1/vgaRed_OBUF[3]_inst_i_66/O
                         net (fo=2, routed)           0.181     1.240    playerHmove/count2/vgaRed_OBUF[3]_inst_i_21_0
    SLICE_X14Y26         LUT6 (Prop_lut6_I2_O)        0.328     1.568 r  playerHmove/count2/vgaRed_OBUF[3]_inst_i_38/O
                         net (fo=1, routed)           0.512     2.081    playerHmove/count2/vgaRed_OBUF[3]_inst_i_38_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     2.477 r  playerHmove/count2/vgaRed_OBUF[3]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000     2.477    playerHmove/count3/vgaRed_OBUF[3]_inst_i_3_0[0]
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.731 r  playerHmove/count3/vgaRed_OBUF[3]_inst_i_8/CO[0]
                         net (fo=2, routed)           0.980     3.710    playerVmove/count3/QFF[1][0]
    SLICE_X9Y27          LUT4 (Prop_lut4_I2_O)        0.367     4.077 r  playerVmove/count3/vgaRed_OBUF[2]_inst_i_3/O
                         net (fo=24, routed)          1.104     5.181    Horizontal/count1/Q1_FF_3
    SLICE_X4Y26          LUT5 (Prop_lut5_I0_O)        0.124     5.305 r  Horizontal/count1/Q0_FF_i_3__21/O
                         net (fo=3, routed)           0.598     5.904    smach/collisionPinkSlugWithPlayer0[0]
    SLICE_X4Y28          LUT6 (Prop_lut6_I0_O)        0.124     6.028 r  smach/Q0_FF_i_1__27/O
                         net (fo=10, routed)          1.262     7.290    timeCounter/count2/resetTimer
    SLICE_X0Y31          FDRE                                         r  timeCounter/count2/Q2_FF/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=239, routed)         1.509    38.514    timeCounter/count2/clk
    SLICE_X0Y31          FDRE                                         r  timeCounter/count2/Q2_FF/C
                         clock pessimism              0.564    39.077    
                         clock uncertainty           -0.094    38.983    
    SLICE_X0Y31          FDRE (Setup_fdre_C_R)       -0.429    38.554    timeCounter/count2/Q2_FF
  -------------------------------------------------------------------
                         required time                         38.554    
                         arrival time                          -7.290    
  -------------------------------------------------------------------
                         slack                                 31.264    

Slack (MET) :             31.264ns  (required time - arrival time)
  Source:                 playerHmove/count1/Q3_FF/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            timeCounter/count2/Q3_FF/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.246ns  (logic 2.195ns (26.618%)  route 6.051ns (73.382%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=239, routed)         1.555    -0.957    playerHmove/count1/clk
    SLICE_X15Y28         FDRE                                         r  playerHmove/count1/Q3_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  playerHmove/count1/Q3_FF/Q
                         net (fo=21, routed)          1.414     0.914    playerHmove/count1/Q3_FF_0
    SLICE_X14Y26         LUT3 (Prop_lut3_I1_O)        0.146     1.060 r  playerHmove/count1/vgaRed_OBUF[3]_inst_i_66/O
                         net (fo=2, routed)           0.181     1.240    playerHmove/count2/vgaRed_OBUF[3]_inst_i_21_0
    SLICE_X14Y26         LUT6 (Prop_lut6_I2_O)        0.328     1.568 r  playerHmove/count2/vgaRed_OBUF[3]_inst_i_38/O
                         net (fo=1, routed)           0.512     2.081    playerHmove/count2/vgaRed_OBUF[3]_inst_i_38_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     2.477 r  playerHmove/count2/vgaRed_OBUF[3]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000     2.477    playerHmove/count3/vgaRed_OBUF[3]_inst_i_3_0[0]
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.731 r  playerHmove/count3/vgaRed_OBUF[3]_inst_i_8/CO[0]
                         net (fo=2, routed)           0.980     3.710    playerVmove/count3/QFF[1][0]
    SLICE_X9Y27          LUT4 (Prop_lut4_I2_O)        0.367     4.077 r  playerVmove/count3/vgaRed_OBUF[2]_inst_i_3/O
                         net (fo=24, routed)          1.104     5.181    Horizontal/count1/Q1_FF_3
    SLICE_X4Y26          LUT5 (Prop_lut5_I0_O)        0.124     5.305 r  Horizontal/count1/Q0_FF_i_3__21/O
                         net (fo=3, routed)           0.598     5.904    smach/collisionPinkSlugWithPlayer0[0]
    SLICE_X4Y28          LUT6 (Prop_lut6_I0_O)        0.124     6.028 r  smach/Q0_FF_i_1__27/O
                         net (fo=10, routed)          1.262     7.290    timeCounter/count2/resetTimer
    SLICE_X0Y31          FDRE                                         r  timeCounter/count2/Q3_FF/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=239, routed)         1.509    38.514    timeCounter/count2/clk
    SLICE_X0Y31          FDRE                                         r  timeCounter/count2/Q3_FF/C
                         clock pessimism              0.564    39.077    
                         clock uncertainty           -0.094    38.983    
    SLICE_X0Y31          FDRE (Setup_fdre_C_R)       -0.429    38.554    timeCounter/count2/Q3_FF
  -------------------------------------------------------------------
                         required time                         38.554    
                         arrival time                          -7.290    
  -------------------------------------------------------------------
                         slack                                 31.264    

Slack (MET) :             31.269ns  (required time - arrival time)
  Source:                 playerHmove/count1/Q3_FF/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            timeCounter/count3/Q0_FF/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.242ns  (logic 2.195ns (26.632%)  route 6.047ns (73.368%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=239, routed)         1.555    -0.957    playerHmove/count1/clk
    SLICE_X15Y28         FDRE                                         r  playerHmove/count1/Q3_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  playerHmove/count1/Q3_FF/Q
                         net (fo=21, routed)          1.414     0.914    playerHmove/count1/Q3_FF_0
    SLICE_X14Y26         LUT3 (Prop_lut3_I1_O)        0.146     1.060 r  playerHmove/count1/vgaRed_OBUF[3]_inst_i_66/O
                         net (fo=2, routed)           0.181     1.240    playerHmove/count2/vgaRed_OBUF[3]_inst_i_21_0
    SLICE_X14Y26         LUT6 (Prop_lut6_I2_O)        0.328     1.568 r  playerHmove/count2/vgaRed_OBUF[3]_inst_i_38/O
                         net (fo=1, routed)           0.512     2.081    playerHmove/count2/vgaRed_OBUF[3]_inst_i_38_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     2.477 r  playerHmove/count2/vgaRed_OBUF[3]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000     2.477    playerHmove/count3/vgaRed_OBUF[3]_inst_i_3_0[0]
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.731 r  playerHmove/count3/vgaRed_OBUF[3]_inst_i_8/CO[0]
                         net (fo=2, routed)           0.980     3.710    playerVmove/count3/QFF[1][0]
    SLICE_X9Y27          LUT4 (Prop_lut4_I2_O)        0.367     4.077 r  playerVmove/count3/vgaRed_OBUF[2]_inst_i_3/O
                         net (fo=24, routed)          1.104     5.181    Horizontal/count1/Q1_FF_3
    SLICE_X4Y26          LUT5 (Prop_lut5_I0_O)        0.124     5.305 r  Horizontal/count1/Q0_FF_i_3__21/O
                         net (fo=3, routed)           0.598     5.904    smach/collisionPinkSlugWithPlayer0[0]
    SLICE_X4Y28          LUT6 (Prop_lut6_I0_O)        0.124     6.028 r  smach/Q0_FF_i_1__27/O
                         net (fo=10, routed)          1.258     7.285    timeCounter/count3/resetTimer
    SLICE_X1Y31          FDRE                                         r  timeCounter/count3/Q0_FF/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=239, routed)         1.509    38.514    timeCounter/count3/clk
    SLICE_X1Y31          FDRE                                         r  timeCounter/count3/Q0_FF/C
                         clock pessimism              0.564    39.077    
                         clock uncertainty           -0.094    38.983    
    SLICE_X1Y31          FDRE (Setup_fdre_C_R)       -0.429    38.554    timeCounter/count3/Q0_FF
  -------------------------------------------------------------------
                         required time                         38.554    
                         arrival time                          -7.285    
  -------------------------------------------------------------------
                         slack                                 31.269    

Slack (MET) :             31.269ns  (required time - arrival time)
  Source:                 playerHmove/count1/Q3_FF/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            timeCounter/count3/Q1_FF/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.242ns  (logic 2.195ns (26.632%)  route 6.047ns (73.368%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.486ns = ( 38.514 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=239, routed)         1.555    -0.957    playerHmove/count1/clk
    SLICE_X15Y28         FDRE                                         r  playerHmove/count1/Q3_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  playerHmove/count1/Q3_FF/Q
                         net (fo=21, routed)          1.414     0.914    playerHmove/count1/Q3_FF_0
    SLICE_X14Y26         LUT3 (Prop_lut3_I1_O)        0.146     1.060 r  playerHmove/count1/vgaRed_OBUF[3]_inst_i_66/O
                         net (fo=2, routed)           0.181     1.240    playerHmove/count2/vgaRed_OBUF[3]_inst_i_21_0
    SLICE_X14Y26         LUT6 (Prop_lut6_I2_O)        0.328     1.568 r  playerHmove/count2/vgaRed_OBUF[3]_inst_i_38/O
                         net (fo=1, routed)           0.512     2.081    playerHmove/count2/vgaRed_OBUF[3]_inst_i_38_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     2.477 r  playerHmove/count2/vgaRed_OBUF[3]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000     2.477    playerHmove/count3/vgaRed_OBUF[3]_inst_i_3_0[0]
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.731 r  playerHmove/count3/vgaRed_OBUF[3]_inst_i_8/CO[0]
                         net (fo=2, routed)           0.980     3.710    playerVmove/count3/QFF[1][0]
    SLICE_X9Y27          LUT4 (Prop_lut4_I2_O)        0.367     4.077 r  playerVmove/count3/vgaRed_OBUF[2]_inst_i_3/O
                         net (fo=24, routed)          1.104     5.181    Horizontal/count1/Q1_FF_3
    SLICE_X4Y26          LUT5 (Prop_lut5_I0_O)        0.124     5.305 r  Horizontal/count1/Q0_FF_i_3__21/O
                         net (fo=3, routed)           0.598     5.904    smach/collisionPinkSlugWithPlayer0[0]
    SLICE_X4Y28          LUT6 (Prop_lut6_I0_O)        0.124     6.028 r  smach/Q0_FF_i_1__27/O
                         net (fo=10, routed)          1.258     7.285    timeCounter/count3/resetTimer
    SLICE_X1Y31          FDRE                                         r  timeCounter/count3/Q1_FF/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=239, routed)         1.509    38.514    timeCounter/count3/clk
    SLICE_X1Y31          FDRE                                         r  timeCounter/count3/Q1_FF/C
                         clock pessimism              0.564    39.077    
                         clock uncertainty           -0.094    38.983    
    SLICE_X1Y31          FDRE (Setup_fdre_C_R)       -0.429    38.554    timeCounter/count3/Q1_FF
  -------------------------------------------------------------------
                         required time                         38.554    
                         arrival time                          -7.285    
  -------------------------------------------------------------------
                         slack                                 31.269    

Slack (MET) :             31.798ns  (required time - arrival time)
  Source:                 playerHmove/count1/Q3_FF/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            timeCounter/count2/Q0_FF/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.711ns  (logic 2.195ns (28.464%)  route 5.516ns (71.536%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=239, routed)         1.555    -0.957    playerHmove/count1/clk
    SLICE_X15Y28         FDRE                                         r  playerHmove/count1/Q3_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  playerHmove/count1/Q3_FF/Q
                         net (fo=21, routed)          1.414     0.914    playerHmove/count1/Q3_FF_0
    SLICE_X14Y26         LUT3 (Prop_lut3_I1_O)        0.146     1.060 r  playerHmove/count1/vgaRed_OBUF[3]_inst_i_66/O
                         net (fo=2, routed)           0.181     1.240    playerHmove/count2/vgaRed_OBUF[3]_inst_i_21_0
    SLICE_X14Y26         LUT6 (Prop_lut6_I2_O)        0.328     1.568 r  playerHmove/count2/vgaRed_OBUF[3]_inst_i_38/O
                         net (fo=1, routed)           0.512     2.081    playerHmove/count2/vgaRed_OBUF[3]_inst_i_38_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     2.477 r  playerHmove/count2/vgaRed_OBUF[3]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000     2.477    playerHmove/count3/vgaRed_OBUF[3]_inst_i_3_0[0]
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.731 r  playerHmove/count3/vgaRed_OBUF[3]_inst_i_8/CO[0]
                         net (fo=2, routed)           0.980     3.710    playerVmove/count3/QFF[1][0]
    SLICE_X9Y27          LUT4 (Prop_lut4_I2_O)        0.367     4.077 r  playerVmove/count3/vgaRed_OBUF[2]_inst_i_3/O
                         net (fo=24, routed)          1.104     5.181    Horizontal/count1/Q1_FF_3
    SLICE_X4Y26          LUT5 (Prop_lut5_I0_O)        0.124     5.305 r  Horizontal/count1/Q0_FF_i_3__21/O
                         net (fo=3, routed)           0.598     5.904    smach/collisionPinkSlugWithPlayer0[0]
    SLICE_X4Y28          LUT6 (Prop_lut6_I0_O)        0.124     6.028 r  smach/Q0_FF_i_1__27/O
                         net (fo=10, routed)          0.727     6.755    timeCounter/count2/resetTimer
    SLICE_X0Y30          FDRE                                         r  timeCounter/count2/Q0_FF/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=239, routed)         1.508    38.513    timeCounter/count2/clk
    SLICE_X0Y30          FDRE                                         r  timeCounter/count2/Q0_FF/C
                         clock pessimism              0.564    39.076    
                         clock uncertainty           -0.094    38.982    
    SLICE_X0Y30          FDRE (Setup_fdre_C_R)       -0.429    38.553    timeCounter/count2/Q0_FF
  -------------------------------------------------------------------
                         required time                         38.553    
                         arrival time                          -6.755    
  -------------------------------------------------------------------
                         slack                                 31.798    

Slack (MET) :             31.803ns  (required time - arrival time)
  Source:                 playerHmove/count1/Q3_FF/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            timeCounter/count1/Q0_FF/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.707ns  (logic 2.195ns (28.480%)  route 5.512ns (71.520%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=239, routed)         1.555    -0.957    playerHmove/count1/clk
    SLICE_X15Y28         FDRE                                         r  playerHmove/count1/Q3_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  playerHmove/count1/Q3_FF/Q
                         net (fo=21, routed)          1.414     0.914    playerHmove/count1/Q3_FF_0
    SLICE_X14Y26         LUT3 (Prop_lut3_I1_O)        0.146     1.060 r  playerHmove/count1/vgaRed_OBUF[3]_inst_i_66/O
                         net (fo=2, routed)           0.181     1.240    playerHmove/count2/vgaRed_OBUF[3]_inst_i_21_0
    SLICE_X14Y26         LUT6 (Prop_lut6_I2_O)        0.328     1.568 r  playerHmove/count2/vgaRed_OBUF[3]_inst_i_38/O
                         net (fo=1, routed)           0.512     2.081    playerHmove/count2/vgaRed_OBUF[3]_inst_i_38_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     2.477 r  playerHmove/count2/vgaRed_OBUF[3]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000     2.477    playerHmove/count3/vgaRed_OBUF[3]_inst_i_3_0[0]
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.731 r  playerHmove/count3/vgaRed_OBUF[3]_inst_i_8/CO[0]
                         net (fo=2, routed)           0.980     3.710    playerVmove/count3/QFF[1][0]
    SLICE_X9Y27          LUT4 (Prop_lut4_I2_O)        0.367     4.077 r  playerVmove/count3/vgaRed_OBUF[2]_inst_i_3/O
                         net (fo=24, routed)          1.104     5.181    Horizontal/count1/Q1_FF_3
    SLICE_X4Y26          LUT5 (Prop_lut5_I0_O)        0.124     5.305 r  Horizontal/count1/Q0_FF_i_3__21/O
                         net (fo=3, routed)           0.598     5.904    smach/collisionPinkSlugWithPlayer0[0]
    SLICE_X4Y28          LUT6 (Prop_lut6_I0_O)        0.124     6.028 r  smach/Q0_FF_i_1__27/O
                         net (fo=10, routed)          0.723     6.751    timeCounter/count1/resetTimer
    SLICE_X1Y30          FDRE                                         r  timeCounter/count1/Q0_FF/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=239, routed)         1.508    38.513    timeCounter/count1/clk
    SLICE_X1Y30          FDRE                                         r  timeCounter/count1/Q0_FF/C
                         clock pessimism              0.564    39.076    
                         clock uncertainty           -0.094    38.982    
    SLICE_X1Y30          FDRE (Setup_fdre_C_R)       -0.429    38.553    timeCounter/count1/Q0_FF
  -------------------------------------------------------------------
                         required time                         38.553    
                         arrival time                          -6.751    
  -------------------------------------------------------------------
                         slack                                 31.803    

Slack (MET) :             31.803ns  (required time - arrival time)
  Source:                 playerHmove/count1/Q3_FF/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            timeCounter/count1/Q1_FF/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.707ns  (logic 2.195ns (28.480%)  route 5.512ns (71.520%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=239, routed)         1.555    -0.957    playerHmove/count1/clk
    SLICE_X15Y28         FDRE                                         r  playerHmove/count1/Q3_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  playerHmove/count1/Q3_FF/Q
                         net (fo=21, routed)          1.414     0.914    playerHmove/count1/Q3_FF_0
    SLICE_X14Y26         LUT3 (Prop_lut3_I1_O)        0.146     1.060 r  playerHmove/count1/vgaRed_OBUF[3]_inst_i_66/O
                         net (fo=2, routed)           0.181     1.240    playerHmove/count2/vgaRed_OBUF[3]_inst_i_21_0
    SLICE_X14Y26         LUT6 (Prop_lut6_I2_O)        0.328     1.568 r  playerHmove/count2/vgaRed_OBUF[3]_inst_i_38/O
                         net (fo=1, routed)           0.512     2.081    playerHmove/count2/vgaRed_OBUF[3]_inst_i_38_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     2.477 r  playerHmove/count2/vgaRed_OBUF[3]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000     2.477    playerHmove/count3/vgaRed_OBUF[3]_inst_i_3_0[0]
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.731 r  playerHmove/count3/vgaRed_OBUF[3]_inst_i_8/CO[0]
                         net (fo=2, routed)           0.980     3.710    playerVmove/count3/QFF[1][0]
    SLICE_X9Y27          LUT4 (Prop_lut4_I2_O)        0.367     4.077 r  playerVmove/count3/vgaRed_OBUF[2]_inst_i_3/O
                         net (fo=24, routed)          1.104     5.181    Horizontal/count1/Q1_FF_3
    SLICE_X4Y26          LUT5 (Prop_lut5_I0_O)        0.124     5.305 r  Horizontal/count1/Q0_FF_i_3__21/O
                         net (fo=3, routed)           0.598     5.904    smach/collisionPinkSlugWithPlayer0[0]
    SLICE_X4Y28          LUT6 (Prop_lut6_I0_O)        0.124     6.028 r  smach/Q0_FF_i_1__27/O
                         net (fo=10, routed)          0.723     6.751    timeCounter/count1/resetTimer
    SLICE_X1Y30          FDRE                                         r  timeCounter/count1/Q1_FF/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=239, routed)         1.508    38.513    timeCounter/count1/clk
    SLICE_X1Y30          FDRE                                         r  timeCounter/count1/Q1_FF/C
                         clock pessimism              0.564    39.076    
                         clock uncertainty           -0.094    38.982    
    SLICE_X1Y30          FDRE (Setup_fdre_C_R)       -0.429    38.553    timeCounter/count1/Q1_FF
  -------------------------------------------------------------------
                         required time                         38.553    
                         arrival time                          -6.751    
  -------------------------------------------------------------------
                         slack                                 31.803    

Slack (MET) :             31.803ns  (required time - arrival time)
  Source:                 playerHmove/count1/Q3_FF/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            timeCounter/count1/Q2_FF/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.707ns  (logic 2.195ns (28.480%)  route 5.512ns (71.520%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=239, routed)         1.555    -0.957    playerHmove/count1/clk
    SLICE_X15Y28         FDRE                                         r  playerHmove/count1/Q3_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  playerHmove/count1/Q3_FF/Q
                         net (fo=21, routed)          1.414     0.914    playerHmove/count1/Q3_FF_0
    SLICE_X14Y26         LUT3 (Prop_lut3_I1_O)        0.146     1.060 r  playerHmove/count1/vgaRed_OBUF[3]_inst_i_66/O
                         net (fo=2, routed)           0.181     1.240    playerHmove/count2/vgaRed_OBUF[3]_inst_i_21_0
    SLICE_X14Y26         LUT6 (Prop_lut6_I2_O)        0.328     1.568 r  playerHmove/count2/vgaRed_OBUF[3]_inst_i_38/O
                         net (fo=1, routed)           0.512     2.081    playerHmove/count2/vgaRed_OBUF[3]_inst_i_38_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     2.477 r  playerHmove/count2/vgaRed_OBUF[3]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000     2.477    playerHmove/count3/vgaRed_OBUF[3]_inst_i_3_0[0]
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.731 r  playerHmove/count3/vgaRed_OBUF[3]_inst_i_8/CO[0]
                         net (fo=2, routed)           0.980     3.710    playerVmove/count3/QFF[1][0]
    SLICE_X9Y27          LUT4 (Prop_lut4_I2_O)        0.367     4.077 r  playerVmove/count3/vgaRed_OBUF[2]_inst_i_3/O
                         net (fo=24, routed)          1.104     5.181    Horizontal/count1/Q1_FF_3
    SLICE_X4Y26          LUT5 (Prop_lut5_I0_O)        0.124     5.305 r  Horizontal/count1/Q0_FF_i_3__21/O
                         net (fo=3, routed)           0.598     5.904    smach/collisionPinkSlugWithPlayer0[0]
    SLICE_X4Y28          LUT6 (Prop_lut6_I0_O)        0.124     6.028 r  smach/Q0_FF_i_1__27/O
                         net (fo=10, routed)          0.723     6.751    timeCounter/count1/resetTimer
    SLICE_X1Y30          FDRE                                         r  timeCounter/count1/Q2_FF/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=239, routed)         1.508    38.513    timeCounter/count1/clk
    SLICE_X1Y30          FDRE                                         r  timeCounter/count1/Q2_FF/C
                         clock pessimism              0.564    39.076    
                         clock uncertainty           -0.094    38.982    
    SLICE_X1Y30          FDRE (Setup_fdre_C_R)       -0.429    38.553    timeCounter/count1/Q2_FF
  -------------------------------------------------------------------
                         required time                         38.553    
                         arrival time                          -6.751    
  -------------------------------------------------------------------
                         slack                                 31.803    

Slack (MET) :             31.803ns  (required time - arrival time)
  Source:                 playerHmove/count1/Q3_FF/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            timeCounter/count1/Q3_FF/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.707ns  (logic 2.195ns (28.480%)  route 5.512ns (71.520%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.487ns = ( 38.513 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.957ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=239, routed)         1.555    -0.957    playerHmove/count1/clk
    SLICE_X15Y28         FDRE                                         r  playerHmove/count1/Q3_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y28         FDRE (Prop_fdre_C_Q)         0.456    -0.501 r  playerHmove/count1/Q3_FF/Q
                         net (fo=21, routed)          1.414     0.914    playerHmove/count1/Q3_FF_0
    SLICE_X14Y26         LUT3 (Prop_lut3_I1_O)        0.146     1.060 r  playerHmove/count1/vgaRed_OBUF[3]_inst_i_66/O
                         net (fo=2, routed)           0.181     1.240    playerHmove/count2/vgaRed_OBUF[3]_inst_i_21_0
    SLICE_X14Y26         LUT6 (Prop_lut6_I2_O)        0.328     1.568 r  playerHmove/count2/vgaRed_OBUF[3]_inst_i_38/O
                         net (fo=1, routed)           0.512     2.081    playerHmove/count2/vgaRed_OBUF[3]_inst_i_38_n_0
    SLICE_X12Y26         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     2.477 r  playerHmove/count2/vgaRed_OBUF[3]_inst_i_21/CO[3]
                         net (fo=1, routed)           0.000     2.477    playerHmove/count3/vgaRed_OBUF[3]_inst_i_3_0[0]
    SLICE_X12Y27         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     2.731 r  playerHmove/count3/vgaRed_OBUF[3]_inst_i_8/CO[0]
                         net (fo=2, routed)           0.980     3.710    playerVmove/count3/QFF[1][0]
    SLICE_X9Y27          LUT4 (Prop_lut4_I2_O)        0.367     4.077 r  playerVmove/count3/vgaRed_OBUF[2]_inst_i_3/O
                         net (fo=24, routed)          1.104     5.181    Horizontal/count1/Q1_FF_3
    SLICE_X4Y26          LUT5 (Prop_lut5_I0_O)        0.124     5.305 r  Horizontal/count1/Q0_FF_i_3__21/O
                         net (fo=3, routed)           0.598     5.904    smach/collisionPinkSlugWithPlayer0[0]
    SLICE_X4Y28          LUT6 (Prop_lut6_I0_O)        0.124     6.028 r  smach/Q0_FF_i_1__27/O
                         net (fo=10, routed)          0.723     6.751    timeCounter/count1/resetTimer
    SLICE_X1Y30          FDRE                                         r  timeCounter/count1/Q3_FF/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=239, routed)         1.508    38.513    timeCounter/count1/clk
    SLICE_X1Y30          FDRE                                         r  timeCounter/count1/Q3_FF/C
                         clock pessimism              0.564    39.076    
                         clock uncertainty           -0.094    38.982    
    SLICE_X1Y30          FDRE (Setup_fdre_C_R)       -0.429    38.553    timeCounter/count1/Q3_FF
  -------------------------------------------------------------------
                         required time                         38.553    
                         arrival time                          -6.751    
  -------------------------------------------------------------------
                         slack                                 31.803    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 shipWidthGenerator/Q0_FF0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            shipWidthGenerator/Q0_FF1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.141ns (63.645%)  route 0.081ns (36.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=239, routed)         0.556    -0.625    shipWidthGenerator/clk
    SLICE_X13Y22         FDRE                                         r  shipWidthGenerator/Q0_FF0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  shipWidthGenerator/Q0_FF0/Q
                         net (fo=3, routed)           0.081    -0.404    shipWidthGenerator/SWG[0]
    SLICE_X13Y22         FDRE                                         r  shipWidthGenerator/Q0_FF1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=239, routed)         0.823    -0.867    shipWidthGenerator/clk
    SLICE_X13Y22         FDRE                                         r  shipWidthGenerator/Q0_FF1/C
                         clock pessimism              0.241    -0.625    
    SLICE_X13Y22         FDRE (Hold_fdre_C_D)         0.075    -0.550    shipWidthGenerator/Q0_FF1
  -------------------------------------------------------------------
                         required time                          0.550    
                         arrival time                          -0.404    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 shipPositionGenerator/Q0_FF1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            shipPosition/ff1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.208%)  route 0.105ns (42.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.869ns
    Source Clock Delay      (SCD):    -0.627ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=239, routed)         0.554    -0.627    shipPositionGenerator/clk
    SLICE_X13Y23         FDRE                                         r  shipPositionGenerator/Q0_FF1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.486 r  shipPositionGenerator/Q0_FF1/Q
                         net (fo=3, routed)           0.105    -0.381    shipPosition/SPG[1]
    SLICE_X12Y23         FDRE                                         r  shipPosition/ff1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=239, routed)         0.821    -0.869    shipPosition/clk
    SLICE_X12Y23         FDRE                                         r  shipPosition/ff1/C
                         clock pessimism              0.254    -0.614    
    SLICE_X12Y23         FDRE (Hold_fdre_C_D)         0.085    -0.529    shipPosition/ff1
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.381    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 timeCounter/count1/Q3_FF/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            timeCounter/count2/Q0_FF/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.186ns (66.708%)  route 0.093ns (33.292%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=239, routed)         0.587    -0.594    timeCounter/count1/clk
    SLICE_X1Y30          FDRE                                         r  timeCounter/count1/Q3_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  timeCounter/count1/Q3_FF/Q
                         net (fo=5, routed)           0.093    -0.361    timeCounter/count1/timeCount[3]
    SLICE_X0Y30          LUT6 (Prop_lut6_I0_O)        0.045    -0.316 r  timeCounter/count1/Q0_FF_i_2__2/O
                         net (fo=1, routed)           0.000    -0.316    timeCounter/count2/Q0_FF_0
    SLICE_X0Y30          FDRE                                         r  timeCounter/count2/Q0_FF/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=239, routed)         0.856    -0.834    timeCounter/count2/clk
    SLICE_X0Y30          FDRE                                         r  timeCounter/count2/Q0_FF/C
                         clock pessimism              0.252    -0.581    
    SLICE_X0Y30          FDRE (Hold_fdre_C_D)         0.091    -0.490    timeCounter/count2/Q0_FF
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 smach5/QFF[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            smach5/QFF[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.721%)  route 0.125ns (40.279%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=239, routed)         0.580    -0.601    smach5/clk
    SLICE_X7Y25          FDRE                                         r  smach5/QFF[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  smach5/QFF[2]/Q
                         net (fo=6, routed)           0.125    -0.335    smach5/Q[1]
    SLICE_X6Y25          LUT6 (Prop_lut6_I4_O)        0.045    -0.290 r  smach5/QFF[5]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.290    smach5/D_0[5]
    SLICE_X6Y25          FDRE                                         r  smach5/QFF[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=239, routed)         0.848    -0.842    smach5/clk
    SLICE_X6Y25          FDRE                                         r  smach5/QFF[5]/C
                         clock pessimism              0.253    -0.588    
    SLICE_X6Y25          FDRE (Hold_fdre_C_D)         0.121    -0.467    smach5/QFF[5]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 smach2/QFF[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            smach2/QFF[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.201%)  route 0.134ns (41.799%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=239, routed)         0.581    -0.600    smach2/clk
    SLICE_X7Y26          FDRE                                         r  smach2/QFF[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  smach2/QFF[2]/Q
                         net (fo=6, routed)           0.134    -0.326    smach2/Q[1]
    SLICE_X6Y26          LUT6 (Prop_lut6_I4_O)        0.045    -0.281 r  smach2/QFF[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.281    smach2/D_0[5]
    SLICE_X6Y26          FDRE                                         r  smach2/QFF[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=239, routed)         0.849    -0.841    smach2/clk
    SLICE_X6Y26          FDRE                                         r  smach2/QFF[5]/C
                         clock pessimism              0.253    -0.587    
    SLICE_X6Y26          FDRE (Hold_fdre_C_D)         0.120    -0.467    smach2/QFF[5]
  -------------------------------------------------------------------
                         required time                          0.467    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 Horizontal/count1/Q3_FF/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            Horizontal/count2/Q0_FF/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.482%)  route 0.138ns (42.518%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=239, routed)         0.553    -0.628    Horizontal/count1/clk_out
    SLICE_X15Y24         FDRE                                         r  Horizontal/count1/Q3_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  Horizontal/count1/Q3_FF/Q
                         net (fo=56, routed)          0.138    -0.350    Horizontal/count1/countH[1]
    SLICE_X14Y24         LUT6 (Prop_lut6_I3_O)        0.045    -0.305 r  Horizontal/count1/Q0_FF_i_2__6/O
                         net (fo=1, routed)           0.000    -0.305    Horizontal/count2/Q0_FF_24
    SLICE_X14Y24         FDRE                                         r  Horizontal/count2/Q0_FF/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=239, routed)         0.820    -0.870    Horizontal/count2/clk_out
    SLICE_X14Y24         FDRE                                         r  Horizontal/count2/Q0_FF/C
                         clock pessimism              0.254    -0.615    
    SLICE_X14Y24         FDRE (Hold_fdre_C_D)         0.121    -0.494    Horizontal/count2/Q0_FF
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.305    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 go/Q0_FF/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            go/Q1_FF/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.271%)  route 0.139ns (49.729%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.596ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=239, routed)         0.585    -0.596    go/clk_out
    SLICE_X1Y22          FDRE                                         r  go/Q0_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDRE (Prop_fdre_C_Q)         0.141    -0.455 r  go/Q0_FF/Q
                         net (fo=9, routed)           0.139    -0.316    go/w1
    SLICE_X1Y20          FDRE                                         r  go/Q1_FF/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=239, routed)         0.855    -0.835    go/clk_out
    SLICE_X1Y20          FDRE                                         r  go/Q1_FF/C
                         clock pessimism              0.253    -0.581    
    SLICE_X1Y20          FDRE (Hold_fdre_C_D)         0.070    -0.511    go/Q1_FF
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 shipVmove3/count1/Q0_FF/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            shipVmove3/count1/Q2_FF/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.189ns (59.039%)  route 0.131ns (40.961%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=239, routed)         0.586    -0.595    shipVmove3/count1/clk
    SLICE_X4Y18          FDRE                                         r  shipVmove3/count1/Q0_FF/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  shipVmove3/count1/Q0_FF/Q
                         net (fo=10, routed)          0.131    -0.323    shipVmove3/count1/Q0_FF_0
    SLICE_X5Y18          LUT4 (Prop_lut4_I2_O)        0.048    -0.275 r  shipVmove3/count1/Q2_FF_i_1__11/O
                         net (fo=1, routed)           0.000    -0.275    shipVmove3/count1/D08_out
    SLICE_X5Y18          FDRE                                         r  shipVmove3/count1/Q2_FF/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=239, routed)         0.855    -0.835    shipVmove3/count1/clk
    SLICE_X5Y18          FDRE                                         r  shipVmove3/count1/Q2_FF/C
                         clock pessimism              0.252    -0.582    
    SLICE_X5Y18          FDRE (Hold_fdre_C_D)         0.107    -0.475    shipVmove3/count1/Q2_FF
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 shipPositionGenerator/Q0_FF7/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            shipPositionGenerator/Q0_FF0/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.246ns (76.655%)  route 0.075ns (23.345%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=239, routed)         0.556    -0.625    shipPositionGenerator/clk
    SLICE_X12Y22         FDRE                                         r  shipPositionGenerator/Q0_FF7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y22         FDRE (Prop_fdre_C_Q)         0.148    -0.477 r  shipPositionGenerator/Q0_FF7/Q
                         net (fo=2, routed)           0.075    -0.402    shipPositionGenerator/SPG[7]
    SLICE_X12Y22         LUT4 (Prop_lut4_I3_O)        0.098    -0.304 r  shipPositionGenerator/in/O
                         net (fo=1, routed)           0.000    -0.304    shipPositionGenerator/in__0
    SLICE_X12Y22         FDRE                                         r  shipPositionGenerator/Q0_FF0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=239, routed)         0.823    -0.867    shipPositionGenerator/clk
    SLICE_X12Y22         FDRE                                         r  shipPositionGenerator/Q0_FF0/C
                         clock pessimism              0.241    -0.625    
    SLICE_X12Y22         FDRE (Hold_fdre_C_D)         0.120    -0.505    shipPositionGenerator/Q0_FF0
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 shipPositionGenerator/Q0_FF5/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            shipPosition4/ff2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.302%)  route 0.122ns (42.698%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=239, routed)         0.557    -0.624    shipPositionGenerator/clk
    SLICE_X8Y20          FDRE                                         r  shipPositionGenerator/Q0_FF5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  shipPositionGenerator/Q0_FF5/Q
                         net (fo=5, routed)           0.122    -0.338    shipPosition4/D[2]
    SLICE_X9Y19          FDRE                                         r  shipPosition4/ff2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/fastclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=239, routed)         0.826    -0.864    shipPosition4/clk
    SLICE_X9Y19          FDRE                                         r  shipPosition4/ff2/C
                         clock pessimism              0.254    -0.609    
    SLICE_X9Y19          FDRE (Hold_fdre_C_D)         0.070    -0.539    shipPosition4/ff2
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                          -0.338    
  -------------------------------------------------------------------
                         slack                                  0.201    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    not_so_slow/slowclk/XLXI_401/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X14Y25     Horizontal/count1/Q0_FF/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X8Y28      Vertical/count1/Q1_FF/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X8Y28      Vertical/count1/Q2_FF/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X8Y28      Vertical/count1/Q3_FF/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X15Y34     not_so_slow/slowclk/XLXI_38/I_Q0/I_36_35/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X15Y34     not_so_slow/slowclk/XLXI_38/I_Q1/I_36_35/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X14Y34     not_so_slow/slowclk/XLXI_38/I_Q2/I_36_35/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X14Y34     not_so_slow/slowclk/XLXI_38/I_Q3/I_36_35/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X14Y25     Horizontal/count1/Q0_FF/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y22     shipPosition5/ff3/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y25     Horizontal/count1/Q1_FF/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y25     Horizontal/count1/Q2_FF/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X15Y24     Horizontal/count1/Q3_FF/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X14Y24     Horizontal/count2/Q0_FF/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X14Y24     Horizontal/count2/Q1_FF/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y24     Horizontal/count2/Q2_FF/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X14Y24     Horizontal/count2/Q3_FF/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X13Y25     Horizontal/count3/Q0_FF/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X14Y25     Horizontal/count1/Q0_FF/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y28      Vertical/count1/Q1_FF/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y28      Vertical/count1/Q2_FF/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y28      Vertical/count1/Q3_FF/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X15Y34     not_so_slow/slowclk/XLXI_38/I_Q0/I_36_35/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X15Y34     not_so_slow/slowclk/XLXI_38/I_Q0/I_36_35/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X15Y34     not_so_slow/slowclk/XLXI_38/I_Q1/I_36_35/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X15Y34     not_so_slow/slowclk/XLXI_38/I_Q1/I_36_35/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X14Y34     not_so_slow/slowclk/XLXI_38/I_Q2/I_36_35/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X14Y34     not_so_slow/slowclk/XLXI_38/I_Q2/I_36_35/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    not_so_slow/my_clk_inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBOUT



