// Seed: 2017162953
module module_0 (
    output wor id_0,
    input wor id_1,
    input supply0 id_2,
    output wire id_3,
    output tri0 id_4,
    output wand id_5
);
  wire id_7;
  module_2 modCall_1 (
      id_7,
      id_7,
      id_7,
      id_7,
      id_7
  );
  assign module_1.type_0 = 0;
endmodule
module module_1 (
    input  tri   id_0,
    output wand  id_1,
    input  uwire id_2,
    input  tri1  id_3
);
  assign id_1 = 1;
  uwire id_5;
  module_0 modCall_1 (
      id_5,
      id_3,
      id_5,
      id_5,
      id_5,
      id_1
  );
  wire id_6;
  assign id_5 = id_3;
  parameter id_7 = -1;
  wire id_8;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_5 = 1;
  assign id_3 = 1'b0;
  assign id_3 = 1;
  wire id_6;
  initial $display(-1);
  assign module_0.type_0 = 0;
endmodule
