--Mux4bit8To1--
library ieee;
use ieee.std_logic_1164.all;

Entity Mux8To1 is
  port(
        i0, i1, i2, i3, i4, i5, i6, i7 : in std_logic_vector(3 downto 0);
        sel : in std_logic_vector(2 downto 0);
        o : out std_logic_vector(3 downto 0)
        );
end Mux8To1;

architecture Mux8To1_F of Mux8to1 is
begin
process ( i0, i1, i2, i3, i4, i5, i6, i7, sel)
begin
    if sel = "000" then o <= i0;
 
    elsif  sel = "001" then o <= i1;
 
    elsif  sel = "010" then o <= i2;
 
    elsif  sel = "011" then o <= i3;
    
    elsif  sel = "100" then o <= i4;
 
    elsif  sel = "101" then o <= i5;
 
    elsif  sel = "110" then o <= i6;
    
    elsif  sel = "111" then o <= i7;
    
    else o<= "XXXX";

  end if;

end process;
end Mux8To1_F;

-- TB--
library ieee;
use ieee.std_logic_1164.all;

Entity tb is
end;

architecture Mux8To1_tb of tb is
component Mux8To1 is
    port(
        i0, i1, i2, i3, i4, i5, i6, i7: in std_logic_vector (3 downto 0);
        sel : in std_logic_vector( 2 downto 0);
        o : out std_logic_vector(3 downto 0)
        );
end component;

signal i0, i1, i2, i3, i4, i5, i6, i7: std_logic_vector(3 downto 0);
signal sel: std_logic_vector (2 downto 0);
signal o: std_logic_vector(3 downto 0);

begin Entity_instance: Mux8To1
       port map(i0, i1, i2, i3, i4, i5, i6, i7, sel, o);

process is 
begin

    sel  <= "000";   
     i0  <= "0000"; i1  <= "0001"; i2  <= "0010"; i3  <= "0011";
     i4  <= "0100"; i5  <= "0101"; i6  <= "0110"; i7  <= "0111";
     wait for 10 ps;

     sel  <= "001";   
     i0  <= "0000"; i1  <= "0001"; i2  <= "0010"; i3  <= "0011";
     i4  <= "0100"; i5  <= "0101"; i6  <= "0110"; i7  <= "0111";
     wait for 10 ps;

     sel  <= "010";   
     i0  <= "0000"; i1  <= "0001"; i2  <= "0010"; i3  <= "0011";
     i4  <= "0100"; i5  <= "0101"; i6  <= "0110"; i7  <= "0111";
     wait for 10 ps;

     sel  <= "011";   
     i0  <= "0000"; i1  <= "0001"; i2  <= "0010"; i3  <= "0011";
     i4  <= "0100"; i5  <= "0101"; i6  <= "0110"; i7  <= "0111";
     wait for 10 ps;

     sel  <= "100";   
     i0  <= "0000"; i1  <= "0001"; i2  <= "0010"; i3  <= "0011";
     i4  <= "0100"; i5  <= "0101"; i6  <= "0110"; i7  <= "0111";
     wait for 10 ps;

     sel  <= "101";   
     i0  <= "0000"; i1  <= "0001"; i2  <= "0010"; i3  <= "0011";
     i4  <= "0100"; i5  <= "0101"; i6  <= "0110"; i7  <= "0111";
     wait for 10 ps;

     sel  <= "110";   
     i0  <= "0000"; i1  <= "0001"; i2  <= "0010"; i3  <= "0011";
     i4  <= "0100"; i5  <= "0101"; i6  <= "0110"; i7  <= "0111";
     wait for 10 ps;

     sel  <= "111";   
     i0  <= "0000"; i1  <= "0001"; i2  <= "0010"; i3  <= "0011";
     i4  <= "0100"; i5  <= "0101"; i6  <= "0110"; i7  <= "0111";
     wait for 10 ps;

     sel  <= "000";   
     i0  <= "1000"; i1  <= "1001"; i2  <= "1010"; i3  <= "1011";
     i4  <= "1100"; i5  <= "1101"; i6  <= "1110"; i7  <= "1111";
     wait for 10 ps;

     sel  <= "001";   
     i0  <= "1000"; i1  <= "1001"; i2  <= "1010"; i3  <= "1011";
     i4  <= "1100"; i5  <= "1101"; i6  <= "1110"; i7  <= "1111";
     wait for 10 ps;

    end process;
    end Mux8To1_tb;