<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3762" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3762{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_3762{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_3762{left:69px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_3762{left:69px;bottom:768px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t5_3762{left:69px;bottom:752px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t6_3762{left:69px;bottom:735px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t7_3762{left:69px;bottom:718px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t8_3762{left:69px;bottom:694px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t9_3762{left:69px;bottom:677px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#ta_3762{left:69px;bottom:660px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#tb_3762{left:69px;bottom:643px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tc_3762{left:69px;bottom:626px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#td_3762{left:69px;bottom:602px;letter-spacing:-0.16px;word-spacing:-0.95px;}
#te_3762{left:69px;bottom:585px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tf_3762{left:320px;bottom:585px;letter-spacing:-0.14px;}
#tg_3762{left:559px;bottom:585px;}
#th_3762{left:69px;bottom:539px;letter-spacing:0.13px;}
#ti_3762{left:155px;bottom:539px;letter-spacing:0.12px;}
#tj_3762{left:69px;bottom:515px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tk_3762{left:69px;bottom:498px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tl_3762{left:69px;bottom:474px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tm_3762{left:69px;bottom:457px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#tn_3762{left:69px;bottom:430px;}
#to_3762{left:95px;bottom:434px;letter-spacing:-0.18px;word-spacing:-0.42px;}
#tp_3762{left:69px;bottom:407px;}
#tq_3762{left:95px;bottom:411px;letter-spacing:-0.19px;word-spacing:-0.44px;}
#tr_3762{left:69px;bottom:386px;letter-spacing:-0.18px;word-spacing:-0.46px;}
#ts_3762{left:69px;bottom:370px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tt_3762{left:69px;bottom:345px;letter-spacing:-0.14px;word-spacing:-1.24px;}
#tu_3762{left:69px;bottom:328px;letter-spacing:-0.15px;word-spacing:-0.73px;}
#tv_3762{left:69px;bottom:312px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#tw_3762{left:69px;bottom:285px;}
#tx_3762{left:95px;bottom:289px;letter-spacing:-0.23px;word-spacing:-0.42px;}
#ty_3762{left:69px;bottom:262px;}
#tz_3762{left:95px;bottom:266px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t10_3762{left:69px;bottom:241px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t11_3762{left:69px;bottom:215px;}
#t12_3762{left:95px;bottom:218px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t13_3762{left:95px;bottom:202px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t14_3762{left:95px;bottom:185px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t15_3762{left:69px;bottom:160px;letter-spacing:-0.14px;word-spacing:-0.66px;}
#t16_3762{left:69px;bottom:144px;letter-spacing:-0.18px;word-spacing:-0.44px;}
#t17_3762{left:69px;bottom:119px;letter-spacing:-0.18px;word-spacing:-0.36px;}
#t18_3762{left:213px;bottom:813px;letter-spacing:0.13px;word-spacing:-0.08px;}
#t19_3762{left:314px;bottom:813px;letter-spacing:0.14px;word-spacing:-0.01px;}
#t1a_3762{left:369px;bottom:1066px;letter-spacing:-0.16px;}
#t1b_3762{left:623px;bottom:886px;letter-spacing:0.1px;word-spacing:0.01px;}
#t1c_3762{left:645px;bottom:902px;letter-spacing:0.11px;word-spacing:0.01px;}
#t1d_3762{left:614px;bottom:933px;letter-spacing:0.1px;word-spacing:0.01px;}
#t1e_3762{left:675px;bottom:948px;letter-spacing:0.11px;word-spacing:0.02px;}
#t1f_3762{left:643px;bottom:1065px;letter-spacing:6.62px;}
#t1g_3762{left:745px;bottom:1065px;}
#t1h_3762{left:673px;bottom:1035px;letter-spacing:-0.14px;word-spacing:-0.04px;}
#t1i_3762{left:677px;bottom:963px;letter-spacing:0.12px;word-spacing:0.01px;}
#t1j_3762{left:603px;bottom:979px;letter-spacing:0.12px;word-spacing:0.01px;}
#t1k_3762{left:665px;bottom:994px;letter-spacing:0.13px;word-spacing:0.02px;}
#t1l_3762{left:377px;bottom:1042px;letter-spacing:-0.16px;word-spacing:-0.03px;}
#t1m_3762{left:514px;bottom:1036px;}
#t1n_3762{left:462px;bottom:1039px;}
#t1o_3762{left:463px;bottom:1030px;}
#t1p_3762{left:490px;bottom:1046px;}
#t1q_3762{left:488px;bottom:1036px;}
#t1r_3762{left:489px;bottom:1026px;}
#t1s_3762{left:498px;bottom:1065px;letter-spacing:-0.61px;}
#t1t_3762{left:536px;bottom:1065px;letter-spacing:-0.61px;}
#t1u_3762{left:511px;bottom:1065px;letter-spacing:-0.52px;}
#t1v_3762{left:549px;bottom:1065px;letter-spacing:-0.61px;}
#t1w_3762{left:524px;bottom:1065px;letter-spacing:-0.61px;}
#t1x_3762{left:486px;bottom:1065px;letter-spacing:-0.52px;}
#t1y_3762{left:473px;bottom:1065px;letter-spacing:-0.61px;}
#t1z_3762{left:459px;bottom:1065px;letter-spacing:-0.61px;}
#t20_3762{left:447px;bottom:1065px;letter-spacing:-0.52px;}
#t21_3762{left:434px;bottom:1065px;letter-spacing:-0.61px;}
#t22_3762{left:164px;bottom:1035px;letter-spacing:0.11px;}
#t23_3762{left:452px;bottom:1046px;}
#t24_3762{left:450px;bottom:1036px;}
#t25_3762{left:450px;bottom:1026px;}
#t26_3762{left:501px;bottom:1039px;}
#t27_3762{left:501px;bottom:1030px;}
#t28_3762{left:539px;bottom:1046px;}
#t29_3762{left:540px;bottom:1036px;}
#t2a_3762{left:540px;bottom:1026px;}
#t2b_3762{left:526px;bottom:1039px;}
#t2c_3762{left:527px;bottom:1030px;}
#t2d_3762{left:554px;bottom:1035px;letter-spacing:-0.17px;word-spacing:0.01px;}
#t2e_3762{left:386px;bottom:1030px;letter-spacing:-0.19px;}
#t2f_3762{left:225px;bottom:1066px;letter-spacing:-0.16px;}
#t2g_3762{left:662px;bottom:917px;letter-spacing:0.13px;word-spacing:-0.26px;}
#t2h_3762{left:475px;bottom:1047px;}
#t2i_3762{left:474px;bottom:1038px;}
#t2j_3762{left:475px;bottom:1028px;}
#t2k_3762{left:327px;bottom:1064px;letter-spacing:-0.16px;}
#t2l_3762{left:642px;bottom:871px;letter-spacing:0.08px;word-spacing:-0.1px;}
#t2m_3762{left:468px;bottom:856px;letter-spacing:0.11px;word-spacing:-0.02px;}

.s1_3762{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3762{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3762{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3762{font-size:14px;font-family:Verdana_b5t;color:#0860A8;}
.s5_3762{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_3762{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s7_3762{font-size:11px;font-family:Arial_b5v;color:#000;}
.s8_3762{font-size:12px;font-family:Arial_b5v;color:#000;}
.s9_3762{font-size:9px;font-family:Arial_b5v;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3762" type="text/css" >

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3762Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3762" style="-webkit-user-select: none;"><object width="935" height="1210" data="3762/3762.svg" type="image/svg+xml" id="pdf3762" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3762" class="t s1_3762">20-54 </span><span id="t2_3762" class="t s1_3762">Vol. 3B </span>
<span id="t3_3762" class="t s2_3762">PERFORMANCE MONITORING </span>
<span id="t4_3762" class="t s3_3762">A common usage of setting IN_TXCP=1 is to capture the number of events that were discarded due to a transac- </span>
<span id="t5_3762" class="t s3_3762">tional abort. With IA32_PMC2 configured to count in such a manner, then when a transactional region aborts, the </span>
<span id="t6_3762" class="t s3_3762">value for that counter is restored to the value it had prior to the aborted transactional region. As a result, any </span>
<span id="t7_3762" class="t s3_3762">updates performed to the counter during the aborted transactional region are discarded. </span>
<span id="t8_3762" class="t s3_3762">On the other hand, setting IN_TX=1 can be used to drill down on the performance characteristics of transactional </span>
<span id="t9_3762" class="t s3_3762">code regions. When a PMCx is configured with the corresponding IA32_PERFEVTSELx.IN_TX=1, only eventing </span>
<span id="ta_3762" class="t s3_3762">conditions that occur inside transactional code regions are propagated to the event logic and reflected in the </span>
<span id="tb_3762" class="t s3_3762">counter result. Eventing conditions specified by IA32_PERFEVTSELx but occurring outside a transactional region </span>
<span id="tc_3762" class="t s3_3762">are discarded. </span>
<span id="td_3762" class="t s3_3762">Additionally, a number of performance events are solely focused on characterizing the execution of Intel TSX trans- </span>
<span id="te_3762" class="t s3_3762">actional code, they can be found at: </span><span id="tf_3762" class="t s4_3762">https://perfmon-events.intel.com/ </span><span id="tg_3762" class="t s3_3762">. </span>
<span id="th_3762" class="t s5_3762">20.3.6.5.1 </span><span id="ti_3762" class="t s5_3762">Intel® TSX and PEBS Support </span>
<span id="tj_3762" class="t s3_3762">If a PEBS event would have occurred inside a transactional region, then the transactional region first aborts, and </span>
<span id="tk_3762" class="t s3_3762">then the PEBS event is processed. </span>
<span id="tl_3762" class="t s3_3762">Two of the TSX performance monitoring events also support using the PEBS facility to capture additional informa- </span>
<span id="tm_3762" class="t s3_3762">tion. They are: </span>
<span id="tn_3762" class="t s6_3762">• </span><span id="to_3762" class="t s3_3762">HLE_RETIRED.ABORTED (encoding C8H mask 04H), </span>
<span id="tp_3762" class="t s6_3762">• </span><span id="tq_3762" class="t s3_3762">RTM_RETIRED.ABORTED (encoding C9H mask 04H). </span>
<span id="tr_3762" class="t s3_3762">A transactional abort (HLE_RETIRED.ABORTED,RTM_RETIRED.ABORTED) can also be programmed to cause PEBS </span>
<span id="ts_3762" class="t s3_3762">events. In this scenario, a PEBS event is processed following the abort. </span>
<span id="tt_3762" class="t s3_3762">Pending a PEBS record inside of a transactional region will cause a transactional abort. If a PEBS record was pended </span>
<span id="tu_3762" class="t s3_3762">at the time of the abort or on an overflow of the TSX PEBS events listed above, only the following PEBS entries will </span>
<span id="tv_3762" class="t s3_3762">be valid (enumerated by PEBS entry offset B8H bits[33:32] to indicate an HLE abort or an RTM abort): </span>
<span id="tw_3762" class="t s6_3762">• </span><span id="tx_3762" class="t s3_3762">Offset B0H: EventingIP, </span>
<span id="ty_3762" class="t s6_3762">• </span><span id="tz_3762" class="t s3_3762">Offset B8H: TX Abort Information </span>
<span id="t10_3762" class="t s3_3762">These fields are set for all PEBS events. </span>
<span id="t11_3762" class="t s6_3762">• </span><span id="t12_3762" class="t s3_3762">Offset 08H (RIP/EIP) corresponds to the instruction following the outermost XACQUIRE in HLE or the first </span>
<span id="t13_3762" class="t s3_3762">instruction of the fallback handler of the outermost XBEGIN instruction in RTM. This is useful to identify the </span>
<span id="t14_3762" class="t s3_3762">aborted transactional region. </span>
<span id="t15_3762" class="t s3_3762">In the case of HLE, an aborted transaction will restart execution deterministically at the start of the HLE region. In </span>
<span id="t16_3762" class="t s3_3762">the case of RTM, an aborted transaction will transfer execution to the RTM fallback handler. </span>
<span id="t17_3762" class="t s3_3762">The layout of the TX Abort Information field is given in Table 20-31. </span>
<span id="t18_3762" class="t s5_3762">Figure 20-34. </span><span id="t19_3762" class="t s5_3762">Layout of IA32_PERFEVTSELx MSRs Supporting Intel TSX </span>
<span id="t1a_3762" class="t s7_3762">31 </span>
<span id="t1b_3762" class="t s8_3762">INV—Invert counter mask </span>
<span id="t1c_3762" class="t s8_3762">EN—Enable counters </span>
<span id="t1d_3762" class="t s8_3762">INT—APIC interrupt enable </span>
<span id="t1e_3762" class="t s8_3762">PC—Pin control </span>
<span id="t1f_3762" class="t s7_3762">87 </span><span id="t1g_3762" class="t s7_3762">0 </span>
<span id="t1h_3762" class="t s7_3762">Event Select </span>
<span id="t1i_3762" class="t s8_3762">E—Edge detect </span>
<span id="t1j_3762" class="t s8_3762">OS—Operating system mode </span>
<span id="t1k_3762" class="t s8_3762">USR—User Mode </span>
<span id="t1l_3762" class="t s7_3762">Counter Mask </span>
<span id="t1m_3762" class="t s9_3762">E </span>
<span id="t1n_3762" class="t s9_3762">E </span>
<span id="t1o_3762" class="t s9_3762">N </span>
<span id="t1p_3762" class="t s9_3762">I </span>
<span id="t1q_3762" class="t s9_3762">N </span>
<span id="t1r_3762" class="t s9_3762">T </span>
<span id="t1s_3762" class="t s7_3762">19 </span><span id="t1t_3762" class="t s7_3762">16 </span><span id="t1u_3762" class="t s7_3762">18 </span><span id="t1v_3762" class="t s7_3762">15 </span><span id="t1w_3762" class="t s7_3762">17 </span><span id="t1x_3762" class="t s7_3762">20 </span><span id="t1y_3762" class="t s7_3762">21 </span><span id="t1z_3762" class="t s7_3762">22 </span><span id="t20_3762" class="t s7_3762">23 </span><span id="t21_3762" class="t s7_3762">24 </span>
<span id="t22_3762" class="t s8_3762">Reserved </span>
<span id="t23_3762" class="t s9_3762">I </span>
<span id="t24_3762" class="t s9_3762">N </span>
<span id="t25_3762" class="t s9_3762">V </span>
<span id="t26_3762" class="t s9_3762">P </span>
<span id="t27_3762" class="t s9_3762">C </span>
<span id="t28_3762" class="t s9_3762">U </span>
<span id="t29_3762" class="t s9_3762">S </span>
<span id="t2a_3762" class="t s9_3762">R </span>
<span id="t2b_3762" class="t s9_3762">O </span>
<span id="t2c_3762" class="t s9_3762">S </span>
<span id="t2d_3762" class="t s7_3762">Unit Mask (UMASK) </span>
<span id="t2e_3762" class="t s7_3762">(CMASK) </span>
<span id="t2f_3762" class="t s7_3762">63 </span>
<span id="t2g_3762" class="t s8_3762">ANY—Any Thread </span>
<span id="t2h_3762" class="t s9_3762">A </span>
<span id="t2i_3762" class="t s9_3762">N </span>
<span id="t2j_3762" class="t s9_3762">Y </span>
<span id="t2k_3762" class="t s7_3762">34 </span>
<span id="t2l_3762" class="t s8_3762">IN_TX—In Trans. Rgn </span>
<span id="t2m_3762" class="t s8_3762">IN_TXCP—In Tx exclude abort (PERFEVTSEL2 Only) </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
