{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1647872074045 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1647872074046 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 21 14:14:33 2022 " "Processing started: Mon Mar 21 14:14:33 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1647872074046 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647872074046 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off EqCmpDemo -c EqCmpDemo " "Command: quartus_map --read_settings_files=on --write_settings_files=off EqCmpDemo -c EqCmpDemo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647872074046 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1647872074444 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1647872074444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eqcmp4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file eqcmp4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 EqCmp4 " "Found entity 1: EqCmp4" {  } { { "EqCmp4.bdf" "" { Schematic "C:/Users/hp/Escola/Agora/LSD/P/Guiao01/Parte4/EqCmp4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647872085562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647872085562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eqcmpdemo.bdf 1 1 " "Found 1 design units, including 1 entities, in source file eqcmpdemo.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 EqCmpDemo " "Found entity 1: EqCmpDemo" {  } { { "EqCmpDemo.bdf" "" { Schematic "C:/Users/hp/Escola/Agora/LSD/P/Guiao01/Parte4/EqCmpDemo.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647872085562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647872085562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eqcmp8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eqcmp8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EqCmp8-Behavioral " "Found design unit 1: EqCmp8-Behavioral" {  } { { "EqCmp8.vhd" "" { Text "C:/Users/hp/Escola/Agora/LSD/P/Guiao01/Parte4/EqCmp8.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647872086062 ""} { "Info" "ISGN_ENTITY_NAME" "1 EqCmp8 " "Found entity 1: EqCmp8" {  } { { "EqCmp8.vhd" "" { Text "C:/Users/hp/Escola/Agora/LSD/P/Guiao01/Parte4/EqCmp8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1647872086062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1647872086062 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "EqCmpDemo " "Elaborating entity \"EqCmpDemo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1647872086094 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "EqCmp8 inst " "Block or symbol \"EqCmp8\" of instance \"inst\" overlaps another block or symbol" {  } { { "EqCmpDemo.bdf" "" { Schematic "C:/Users/hp/Escola/Agora/LSD/P/Guiao01/Parte4/EqCmpDemo.bdf" { { 112 392 568 192 "inst" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1647872086094 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "LEDG\[0\] " "Pin \"LEDG\[0\]\" is missing source" {  } { { "EqCmpDemo.bdf" "" { Schematic "C:/Users/hp/Escola/Agora/LSD/P/Guiao01/Parte4/EqCmpDemo.bdf" { { 136 560 736 152 "LEDG\[0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1647872086094 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "pin_name1 " "Pin \"pin_name1\" not connected" {  } { { "EqCmpDemo.bdf" "" { Schematic "C:/Users/hp/Escola/Agora/LSD/P/Guiao01/Parte4/EqCmpDemo.bdf" { { 16 184 360 32 "pin_name1" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1647872086094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EqCmp8 EqCmp8:inst " "Elaborating entity \"EqCmp8\" for hierarchy \"EqCmp8:inst\"" {  } { { "EqCmpDemo.bdf" "inst" { Schematic "C:/Users/hp/Escola/Agora/LSD/P/Guiao01/Parte4/EqCmpDemo.bdf" { { 112 392 568 192 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647872086109 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[0\] GND " "Pin \"LEDG\[0\]\" is stuck at GND" {  } { { "EqCmpDemo.bdf" "" { Schematic "C:/Users/hp/Escola/Agora/LSD/P/Guiao01/Parte4/EqCmpDemo.bdf" { { 136 560 736 152 "LEDG\[0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1647872086484 "|EqCmpDemo|LEDG[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1647872086484 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1647872086641 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1647872086641 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "17 " "Design contains 17 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "EqCmpDemo.bdf" "" { Schematic "C:/Users/hp/Escola/Agora/LSD/P/Guiao01/Parte4/EqCmpDemo.bdf" { { 136 224 392 152 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1647872086672 "|EqCmpDemo|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "EqCmpDemo.bdf" "" { Schematic "C:/Users/hp/Escola/Agora/LSD/P/Guiao01/Parte4/EqCmpDemo.bdf" { { 136 224 392 152 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1647872086672 "|EqCmpDemo|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "EqCmpDemo.bdf" "" { Schematic "C:/Users/hp/Escola/Agora/LSD/P/Guiao01/Parte4/EqCmpDemo.bdf" { { 136 224 392 152 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1647872086672 "|EqCmpDemo|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "EqCmpDemo.bdf" "" { Schematic "C:/Users/hp/Escola/Agora/LSD/P/Guiao01/Parte4/EqCmpDemo.bdf" { { 136 224 392 152 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1647872086672 "|EqCmpDemo|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "EqCmpDemo.bdf" "" { Schematic "C:/Users/hp/Escola/Agora/LSD/P/Guiao01/Parte4/EqCmpDemo.bdf" { { 136 224 392 152 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1647872086672 "|EqCmpDemo|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "EqCmpDemo.bdf" "" { Schematic "C:/Users/hp/Escola/Agora/LSD/P/Guiao01/Parte4/EqCmpDemo.bdf" { { 136 224 392 152 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1647872086672 "|EqCmpDemo|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "EqCmpDemo.bdf" "" { Schematic "C:/Users/hp/Escola/Agora/LSD/P/Guiao01/Parte4/EqCmpDemo.bdf" { { 136 224 392 152 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1647872086672 "|EqCmpDemo|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "EqCmpDemo.bdf" "" { Schematic "C:/Users/hp/Escola/Agora/LSD/P/Guiao01/Parte4/EqCmpDemo.bdf" { { 136 224 392 152 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1647872086672 "|EqCmpDemo|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "EqCmpDemo.bdf" "" { Schematic "C:/Users/hp/Escola/Agora/LSD/P/Guiao01/Parte4/EqCmpDemo.bdf" { { 136 224 392 152 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1647872086672 "|EqCmpDemo|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "EqCmpDemo.bdf" "" { Schematic "C:/Users/hp/Escola/Agora/LSD/P/Guiao01/Parte4/EqCmpDemo.bdf" { { 136 224 392 152 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1647872086672 "|EqCmpDemo|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "EqCmpDemo.bdf" "" { Schematic "C:/Users/hp/Escola/Agora/LSD/P/Guiao01/Parte4/EqCmpDemo.bdf" { { 136 224 392 152 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1647872086672 "|EqCmpDemo|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "EqCmpDemo.bdf" "" { Schematic "C:/Users/hp/Escola/Agora/LSD/P/Guiao01/Parte4/EqCmpDemo.bdf" { { 136 224 392 152 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1647872086672 "|EqCmpDemo|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "EqCmpDemo.bdf" "" { Schematic "C:/Users/hp/Escola/Agora/LSD/P/Guiao01/Parte4/EqCmpDemo.bdf" { { 136 224 392 152 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1647872086672 "|EqCmpDemo|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "EqCmpDemo.bdf" "" { Schematic "C:/Users/hp/Escola/Agora/LSD/P/Guiao01/Parte4/EqCmpDemo.bdf" { { 136 224 392 152 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1647872086672 "|EqCmpDemo|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "EqCmpDemo.bdf" "" { Schematic "C:/Users/hp/Escola/Agora/LSD/P/Guiao01/Parte4/EqCmpDemo.bdf" { { 136 224 392 152 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1647872086672 "|EqCmpDemo|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "EqCmpDemo.bdf" "" { Schematic "C:/Users/hp/Escola/Agora/LSD/P/Guiao01/Parte4/EqCmpDemo.bdf" { { 136 224 392 152 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1647872086672 "|EqCmpDemo|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pin_name1 " "No output dependent on input pin \"pin_name1\"" {  } { { "EqCmpDemo.bdf" "" { Schematic "C:/Users/hp/Escola/Agora/LSD/P/Guiao01/Parte4/EqCmpDemo.bdf" { { 16 184 360 32 "pin_name1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1647872086672 "|EqCmpDemo|pin_name1"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1647872086672 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "18 " "Implemented 18 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1647872086672 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1647872086672 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1647872086672 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4779 " "Peak virtual memory: 4779 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1647872086688 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 21 14:14:46 2022 " "Processing ended: Mon Mar 21 14:14:46 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1647872086688 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1647872086688 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1647872086688 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1647872086688 ""}
