{"Source Block": ["hdl/library/jesd204/jesd204_rx/jesd204_rx_ctrl_64b.v@78:88@HdlIdDef", "wire [NUM_LANES-1:0] phy_block_sync_masked;\nwire [NUM_LANES-1:0] emb_lock_masked;\nwire all_block_sync;\n\nreg [NUM_LANES-1:0] emb_lock_d = {NUM_LANES{1'b0}};\nreg buffer_release_d_n = 1'b1;\n\nalways @(posedge clk) begin\n  emb_lock_d <= emb_lock;\n  buffer_release_d_n <= buffer_release_n;\nend\n"], "Clone Blocks": [["hdl/library/jesd204/jesd204_rx/jesd204_rx_ctrl_64b.v@75:85", "reg rst_good_cnt;\nreg event_unexpected_lane_state_error_nx;\n\nwire [NUM_LANES-1:0] phy_block_sync_masked;\nwire [NUM_LANES-1:0] emb_lock_masked;\nwire all_block_sync;\n\nreg [NUM_LANES-1:0] emb_lock_d = {NUM_LANES{1'b0}};\nreg buffer_release_d_n = 1'b1;\n\nalways @(posedge clk) begin\n"], ["hdl/library/jesd204/jesd204_rx/jesd204_rx_ctrl_64b.v@77:87", "\nwire [NUM_LANES-1:0] phy_block_sync_masked;\nwire [NUM_LANES-1:0] emb_lock_masked;\nwire all_block_sync;\n\nreg [NUM_LANES-1:0] emb_lock_d = {NUM_LANES{1'b0}};\nreg buffer_release_d_n = 1'b1;\n\nalways @(posedge clk) begin\n  emb_lock_d <= emb_lock;\n  buffer_release_d_n <= buffer_release_n;\n"]], "Diff Content": {"Delete": [[83, "reg buffer_release_d_n = 1'b1;\n"]], "Add": []}}