============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.25 - v14.20-s046_1
  Generated on:           Aug 29 2017  11:57:23 am
  Module:                 fet_dec
  Technology library:     ac18_CORELIB_WC revision 2.0
  Operating conditions:   worst (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                            
  Gate   Instances   Area         Library      
-----------------------------------------------
AND2X3           2   28.224    ac18_CORELIB_WC 
INVXL            4   22.579    ac18_CORELIB_WC 
LOGIC1           1   14.112    ac18_CORELIB_WC 
NAND2X3          4   45.158    ac18_CORELIB_WC 
NAND2XL          8   67.738    ac18_CORELIB_WC 
NOR2X3          32  361.267    ac18_CORELIB_WC 
NOR2XL           2   16.934    ac18_CORELIB_WC 
-----------------------------------------------
total           53  556.013                    


                                  
  Type   Instances   Area  Area % 
----------------------------------
inverter         4  22.579    4.1 
logic           49 533.434   95.9 
----------------------------------
total           53 556.013  100.0 

