; NOTE: Assertions have been autogenerated by utils/update_test_checks.py
; RUN: opt -VPlanDriver -disable-vplan-subregions -disable-vplan-predicator -S -vplan-force-vf=4 -enable-vp-value-codegen=false < %s  | FileCheck %s
; RUN: opt -VPlanDriver -disable-vplan-subregions -disable-vplan-predicator -S -vplan-force-vf=4 -enable-vp-value-codegen=true  < %s  | FileCheck %s --check-prefix=CHECK-VPCG

;  for (int i=0; i<n; ++i) {}
;    ip[i] = i;
;}

define void @foo(i32* nocapture %ip, i32 %N) local_unnamed_addr #0 {
; CHECK-LABEL: @foo(
; CHECK:       min.iters.checked:
; CHECK-NEXT:    [[N_MOD_VF:%.*]] = urem i64 [[ZEXT_TRIP_CNT:%.*]], 4
; CHECK-NEXT:    [[N_VEC:%.*]] = sub i64 [[ZEXT_TRIP_CNT]], [[N_MOD_VF]]
; CHECK-NEXT:    [[CMP_ZERO:%.*]] = icmp eq i64 [[N_VEC]], 0
; CHECK-NEXT:    br i1 [[CMP_ZERO]], label [[SCALAR_PH:%.*]], label [[VECTOR_PH:%.*]]
; CHECK:       vector.body:
; CHECK-NEXT:    [[INDEX:%.*]] = phi i64 [ 0, [[VECTOR_PH]] ], [ [[INDEX_NEXT:%.*]], [[VECTOR_BODY:%.*]] ]
; CHECK-NEXT:    [[VEC_IND:%.*]] = phi <4 x i64> [ <i64 0, i64 1, i64 2, i64 3>, [[VECTOR_PH]] ], [ [[VEC_IND_NEXT:%.*]], [[VECTOR_BODY]] ]
; CHECK-NEXT:    [[SCALAR_GEP_:%.*]] = getelementptr inbounds i32, i32* [[IP:%.*]], i64 [[INDEX]]
; CHECK-NEXT:    [[TMP0:%.*]] = trunc <4 x i64> [[VEC_IND]] to <4 x i32>
; CHECK-NEXT:    [[TMP1:%.*]] = bitcast i32* [[SCALAR_GEP_]] to <4 x i32>*
; CHECK-NEXT:    store <4 x i32> [[TMP0]], <4 x i32>* [[TMP1]], align 4
; CHECK-NEXT:    [[TMP2:%.*]] = add nuw nsw <4 x i64> [[VEC_IND]], <i64 1, i64 1, i64 1, i64 1>
; CHECK-NEXT:    [[TMP3:%.*]] = icmp eq <4 x i64> [[TMP2]], [[BROADCAST_SPLAT:%.*]]
; CHECK-NEXT:    [[TMP4:%.*]] = extractelement <4 x i1> [[TMP3]], i32 0
; CHECK-NEXT:    [[INDEX_NEXT]] = add i64 [[INDEX]], 4
; CHECK-NEXT:    [[TMP5:%.*]] = icmp eq i64 [[INDEX_NEXT]], [[N_VEC]]
; CHECK-NEXT:    [[VEC_IND_NEXT]] = add <4 x i64> [[VEC_IND]], <i64 4, i64 4, i64 4, i64 4>
; CHECK-NEXT:    br i1 [[TMP5]], label [[VPLANNEDBB:%.*]], label [[VECTOR_BODY]]
; CHECK:       scalar.ph:
; CHECK-NEXT:    [[BC_RESUME_VAL:%.*]] = phi i64 [ [[N_VEC]], [[MIDDLE_BLOCK:%.*]] ], [ 0, [[FOR_BODY_PREHEADER:%.*]] ], [ 0, [[MIN_ITERS_CHECKED:%.*]] ]
; CHECK-NEXT:    br label [[FOR_BODY:%.*]]
; CHECK:       for.body:
; CHECK-NEXT:    [[INDVARS_IV:%.*]] = phi i64 [ [[BC_RESUME_VAL]], [[SCALAR_PH]] ], [ [[INDVARS_IV_NEXT:%.*]], [[FOR_BODY]] ]
;
; CHECK-VPCG-LABEL: @foo(
; CHECK-VPCG:       min.iters.checked:
; CHECK-VPCG-NEXT:    [[N_MOD_VF:%.*]] = urem i64 [[ZEXT_TRIP_CNT:%.*]], 4
; CHECK-VPCG-NEXT:    [[N_VEC:%.*]] = sub i64 [[ZEXT_TRIP_CNT]], [[N_MOD_VF]]
; CHECK-VPCG-NEXT:    [[CMP_ZERO:%.*]] = icmp eq i64 [[N_VEC]], 0
; CHECK-VPCG-NEXT:    br i1 [[CMP_ZERO]], label [[SCALAR_PH:%.*]], label [[VECTOR_PH:%.*]]
; CHECK-VPCG:       vector.body:
; CHECK-VPCG-NEXT:    [[INDEX:%.*]] = phi i64 [ 0, [[VECTOR_PH]] ], [ [[INDEX_NEXT:%.*]], [[VECTOR_BODY:%.*]] ]
; CHECK-VPCG-NEXT:    [[UNI_PHI:%.*]] = phi i64 [ 0, [[VECTOR_PH]] ], [ [[TMP3:%.*]], [[VECTOR_BODY]] ]
; CHECK-VPCG-NEXT:    [[VEC_PHI:%.*]] = phi <4 x i64> [ <i64 0, i64 1, i64 2, i64 3>, [[VECTOR_PH]] ], [ [[TMP2:%.*]], [[VECTOR_BODY]] ]
; CHECK-VPCG-NEXT:    [[SCALAR_GEP:%.*]] = getelementptr inbounds i32, i32* [[IP:%.*]], i64 [[UNI_PHI]]
; CHECK-VPCG-NEXT:    [[TMP0:%.*]] = trunc <4 x i64> [[VEC_PHI]] to <4 x i32>
; CHECK-VPCG-NEXT:    [[TMP1:%.*]] = bitcast i32* [[SCALAR_GEP]] to <4 x i32>*
; CHECK-VPCG-NEXT:    store <4 x i32> [[TMP0]], <4 x i32>* [[TMP1]], align 4
; CHECK-VPCG-NEXT:    [[TMP2]] = add nuw nsw <4 x i64> [[VEC_PHI]], <i64 4, i64 4, i64 4, i64 4>
; CHECK-VPCG-NEXT:    [[TMP3]] = add nuw nsw i64 [[UNI_PHI]], 4
; CHECK-VPCG-NEXT:    [[TMP4:%.*]] = icmp eq <4 x i64> [[TMP2]], [[BROADCAST_SPLAT:%.*]]
; CHECK-VPCG-NEXT:    [[TMP5:%.*]] = extractelement <4 x i1> [[TMP4]], i32 0
; CHECK-VPCG-NEXT:    [[INDEX_NEXT]] = add i64 [[INDEX]], 4
; CHECK-VPCG-NEXT:    [[TMP6:%.*]] = icmp eq i64 [[INDEX_NEXT]], [[N_VEC]]
; CHECK-VPCG-NEXT:    br i1 [[TMP6]], label [[VPLANNEDBB:%.*]], label [[VECTOR_BODY]]
; CHECK-VPCG:       scalar.ph:
; CHECK-VPCG-NEXT:    [[BC_RESUME_VAL:%.*]] = phi i64 [ 0, [[FOR_BODY_PREHEADER:%.*]] ], [ 0, [[MIN_ITERS_CHECKED:%.*]] ], [ [[TMP8:%.*]], [[MIDDLE_BLOCK:%.*]] ]
; CHECK-VPCG-NEXT:    br label [[FOR_BODY:%.*]]
; CHECK-VPCG:       for.body:
; CHECK-VPCG-NEXT:    [[INDVARS_IV:%.*]] = phi i64 [ [[BC_RESUME_VAL]], [[SCALAR_PH]] ], [ [[INDVARS_IV_NEXT:%.*]], [[FOR_BODY]] ]
;
entry:
  %entry.region = call token @llvm.directive.region.entry() [ "DIR.OMP.SIMD"() ]
  br label %DIR.QUAL.LIST.END.2

DIR.QUAL.LIST.END.2:
  %zext.trip.cnt = zext i32 %N to i64
  br label %for.body.preheader

for.body.preheader:                              ; preds = %DIR.QUAL.LIST.END.2
  br label %for.body

for.body:
  %indvars.iv = phi i64 [ 0, %for.body.preheader ], [ %indvars.iv.next, %for.body ]
  %arrayidx = getelementptr inbounds i32, i32* %ip, i64 %indvars.iv
  %0 = trunc i64 %indvars.iv to i32
  store i32 %0, i32* %arrayidx, align 4
  %indvars.iv.next = add nuw nsw i64 %indvars.iv, 1
  %exitcond = icmp eq i64 %indvars.iv.next, %zext.trip.cnt
  br i1 %exitcond, label %for.end, label %for.body

for.end:                                          ; preds = %for.body
  call void @llvm.directive.region.exit(token %entry.region) [ "DIR.OMP.END.SIMD"() ]
  br label %for.cleanup

for.cleanup:                              ; preds = %for.end
  ret void
}

; Function Attrs: nounwind
declare token @llvm.directive.region.entry()

; Function Attrs: nounwind
declare void @llvm.directive.region.exit(token)
