@W: CD638 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CortexM1Top\3.0.102\rtl\vhdl\o\uj_jtag.vhd":66:7:66:22|Signal cortexm1top_ilol is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CortexM1Top\3.0.102\rtl\vhdl\o\uj_jtag.vhd":68:7:68:22|Signal cortexm1top_oiol is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CortexM1Top\3.0.102\rtl\vhdl\o\uj_jtag.vhd":70:7:70:22|Signal cortexm1top_liol is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CortexM1Top\3.0.102\rtl\vhdl\o\uj_jtag.vhd":72:7:72:22|Signal cortexm1top_iiol is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":887:23:887:27|Signal paddr in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CL169 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":577:10:577:21|Pruning unused register edge_both_6(1). Make sure that there are no unused intermediate registers.
@W: CL169 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":554:10:554:20|Pruning unused register edge_neg_6(1). Make sure that there are no unused intermediate registers.
@W: CL169 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":531:10:531:20|Pruning unused register edge_pos_6(1). Make sure that there are no unused intermediate registers.
@W: CL169 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":577:10:577:21|Pruning unused register edge_both_2(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":554:10:554:20|Pruning unused register edge_neg_2(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":531:10:531:20|Pruning unused register edge_pos_2(0). Make sure that there are no unused intermediate registers.
@W: CL190 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":602:10:602:11|Optimizing register bit INTR_reg(0) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":602:10:602:11|Optimizing register bit INTR_reg(1) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":602:10:602:11|Pruning unused register INTR_reg(0). Make sure that there are no unused intermediate registers.
@W: CL169 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":602:10:602:11|Pruning unused register INTR_reg(1). Make sure that there are no unused intermediate registers.
@W: CL260 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAhbSram\1.3.103\rtl\vhdl\u\SramCtrl.vhd":169:8:169:9|Pruning register bit 2 of ckAccessSize(2 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CD638 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAhbSram\1.3.103\rtl\vhdl\u\AhbWrapper_SRAM.vhd":96:11:96:22|Signal temp_ahbaddr is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAhbSram\1.3.103\rtl\vhdl\u\AhbWrapper_SRAM.vhd":97:11:97:23|Signal temp_ahbwrite is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAhbSram\1.3.103\rtl\vhdl\u\AhbWrapper_SRAM.vhd":98:11:98:22|Signal temp_ahbsize is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":339:8:339:17|Signal sdataready in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":340:8:340:13|Signal shresp in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":341:8:341:16|Signal hrdata_s0 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":341:20:341:31|Signal hreadyout_s0 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":342:8:342:16|Signal hrdata_s1 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":342:20:342:31|Signal hreadyout_s1 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":343:8:343:16|Signal hrdata_s2 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":343:20:343:31|Signal hreadyout_s2 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":344:8:344:16|Signal hrdata_s3 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":344:20:344:31|Signal hreadyout_s3 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":345:8:345:16|Signal hrdata_s4 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":345:20:345:31|Signal hreadyout_s4 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":346:8:346:16|Signal hrdata_s5 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":346:20:346:31|Signal hreadyout_s5 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":347:8:347:16|Signal hrdata_s6 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":347:20:347:31|Signal hreadyout_s6 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":348:8:348:16|Signal hrdata_s7 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":348:20:348:31|Signal hreadyout_s7 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":349:8:349:16|Signal hrdata_s8 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":349:20:349:31|Signal hreadyout_s8 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":350:8:350:16|Signal hrdata_s9 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":350:20:350:31|Signal hreadyout_s9 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":351:8:351:17|Signal hrdata_s10 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":351:20:351:32|Signal hreadyout_s10 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":352:8:352:17|Signal hrdata_s11 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":352:20:352:32|Signal hreadyout_s11 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":353:8:353:17|Signal hrdata_s12 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":353:20:353:32|Signal hreadyout_s12 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":354:8:354:17|Signal hrdata_s13 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":354:20:354:32|Signal hreadyout_s13 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":355:8:355:17|Signal hrdata_s14 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":355:20:355:32|Signal hreadyout_s14 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":356:8:356:17|Signal hrdata_s15 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":356:20:356:32|Signal hreadyout_s15 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":357:8:357:17|Signal hrdata_s16 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":357:20:357:32|Signal hreadyout_s16 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CL177 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":644:8:644:9|Sharing sequential element addrRegSMCurrentState. Add a syn_preserve attribute to the element to prevent sharing.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":342:8:342:16|Signal hrdata_s1 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":342:20:342:31|Signal hreadyout_s1 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":343:8:343:16|Signal hrdata_s2 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":343:20:343:31|Signal hreadyout_s2 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":344:8:344:16|Signal hrdata_s3 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":344:20:344:31|Signal hreadyout_s3 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":345:8:345:16|Signal hrdata_s4 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":345:20:345:31|Signal hreadyout_s4 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":346:8:346:16|Signal hrdata_s5 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":346:20:346:31|Signal hreadyout_s5 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":347:8:347:16|Signal hrdata_s6 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":347:20:347:31|Signal hreadyout_s6 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":348:8:348:16|Signal hrdata_s7 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":348:20:348:31|Signal hreadyout_s7 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":349:8:349:16|Signal hrdata_s8 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":349:20:349:31|Signal hreadyout_s8 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":350:8:350:16|Signal hrdata_s9 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":350:20:350:31|Signal hreadyout_s9 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":352:8:352:17|Signal hrdata_s11 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":352:20:352:32|Signal hreadyout_s11 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":354:8:354:17|Signal hrdata_s13 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":354:20:354:32|Signal hreadyout_s13 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":355:8:355:17|Signal hrdata_s14 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":355:20:355:32|Signal hreadyout_s14 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":356:8:356:17|Signal hrdata_s15 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":356:20:356:32|Signal hreadyout_s15 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":357:8:357:17|Signal hrdata_s16 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":357:20:357:32|Signal hreadyout_s16 in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CL177 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":644:8:644:9|Sharing sequential element addrRegSMCurrentState. Add a syn_preserve attribute to the element to prevent sharing.
@W: CG296 :"G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\b1553BRM_AHBSlv.vhd":258:7:258:13|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\b1553BRM_AHBSlv.vhd":396:40:396:45|Referenced variable pwdata is not in sensitivity list.
@W: CG290 :"G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\b1553BRM_AHBSlv.vhd":394:29:394:34|Referenced variable pwrite is not in sensitivity list.
@W: CG290 :"G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\b1553BRM_AHBSlv.vhd":387:9:387:13|Referenced variable paddr is not in sensitivity list.
@W: CG290 :"G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\b1553BRM_AHBSlv.vhd":394:8:394:11|Referenced variable psel is not in sensitivity list.
@W: CG290 :"G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\b1553BRM_AHBSlv.vhd":394:17:394:23|Referenced variable penable is not in sensitivity list.
@W: CG290 :"G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\b1553BRM_AHBSlv.vhd":277:13:277:17|Referenced variable haddr is not in sensitivity list.
@W: CG290 :"G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\b1553BRM_AHBSlv.vhd":276:22:276:25|Referenced variable hsel is not in sensitivity list.
@W: CG290 :"G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\b1553BRM_AHBSlv.vhd":276:5:276:12|Referenced variable hreadyin is not in sensitivity list.
@W: CG290 :"G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\b1553BRM_AHBSlv.vhd":283:19:283:24|Referenced variable hwdata is not in sensitivity list.
@W: CG290 :"G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\b1553BRM_AHBSlv.vhd":309:34:309:39|Referenced variable htrans is not in sensitivity list.
@W: CG290 :"G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\b1553BRM_AHBSlv.vhd":309:58:309:62|Referenced variable hsize is not in sensitivity list.
@W: CG290 :"G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\b1553BRM_AHBSlv.vhd":280:13:280:18|Referenced variable hwrite is not in sensitivity list.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\BRMbend.vhd":142:15:142:22|Signal cpumemen in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CL169 :"G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\BRMbend.vhd":177:2:177:3|Pruning unused register LASTCPUREQ_2. Make sure that there are no unused intermediate registers.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\BRMpc.vhd":847:34:847:41|Signal smr_rega in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\BRMpc.vhd":847:43:847:50|Signal smr_regb in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\BRMpc.vhd":848:16:848:23|Signal smr_regc in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\BRMpc.vhd":848:25:848:32|Signal smr_regd in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\BRMpc.vhd":848:34:848:41|Signal smr_rege in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD434 :"G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\BRMpc.vhd":848:43:848:50|Signal smr_regf in the sensitivity list is not used in the process. Make sure all variables in the sensitivity list are referenced in the process.
@W: CD638 :"G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\BRMreg.vhd":61:7:61:11|Signal ramwr is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\BRMreg.vhd":62:7:62:11|Signal ramrd is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\BRMreg.vhd":63:7:63:13|Signal ramaddr is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\BRMreg.vhd":64:7:64:13|Signal ramdata is undriven. Either assign the signal a value or remove the signal declaration.
@W: CD638 :"G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\BRMmt.vhd":95:8:95:14|Signal cw_data is undriven. Either assign the signal a value or remove the signal declaration.
@W: CL169 :"G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\BRMmt.vhd":147:1:147:2|Pruning unused register SW_STBOK_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\BRMmt.vhd":147:1:147:2|Pruning unused register DW_STBOK_2. Make sure that there are no unused intermediate registers.
@W: CD638 :"G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\BRMrt.vhd":187:8:187:15|Signal cmdokayr is undriven. Either assign the signal a value or remove the signal declaration.
@W: CL169 :"G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\BRMrt.vhd":310:1:310:2|Pruning unused register DEC_STBDEL1_2. Make sure that there are no unused intermediate registers.
@W: CL169 :"G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\BRMpc.vhd":1439:2:1439:3|Pruning unused register SA_5(4 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\BRMpc.vhd":1439:2:1439:3|Pruning unused register SMDC_BRD_6. Make sure that there are no unused intermediate registers.
@W: CL169 :"G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\BRMpc.vhd":1439:2:1439:3|Pruning unused register SMDC_BAC_6. Make sure that there are no unused intermediate registers.
@W: CL169 :"G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\BRMpc.vhd":1439:2:1439:3|Pruning unused register CLRERR_10. Make sure that there are no unused intermediate registers.
@W: CL169 :"G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\BRMpc.vhd":1439:2:1439:3|Pruning unused register SW_BCAST_6. Make sure that there are no unused intermediate registers.
@W: CL169 :"G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\BRMpc.vhd":1439:2:1439:3|Pruning unused register SW_DBA_6. Make sure that there are no unused intermediate registers.
@W: CL169 :"G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\BRMpc.vhd":1439:2:1439:3|Pruning unused register GOTSW2_5. Make sure that there are no unused intermediate registers.
@W: CL169 :"G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\BRMpc.vhd":1439:2:1439:3|Pruning unused register GOTSW1_6. Make sure that there are no unused intermediate registers.
@W: CL169 :"G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\BRMpc.vhd":1439:2:1439:3|Pruning unused register MSGTYPE_2(2 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\BRMpc.vhd":925:2:925:3|Pruning unused register CLKFREQS_3(1 downto 0). Make sure that there are no unused intermediate registers.
@W: CL169 :"G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\BRMpc.vhd":894:2:894:3|Pruning unused register CPUWRRD_2(1 downto 0). Make sure that there are no unused intermediate registers.
@W: CL111 :"G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\BRMpc.vhd":1439:2:1439:3|All reachable assignments to MTDESCPTR(0) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\BRMpc.vhd":1439:2:1439:3|All reachable assignments to MTDESCPTR(1) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\BRMpc.vhd":1439:2:1439:3|All reachable assignments to MTDESCPTR(2) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\BRMpc.vhd":1439:2:1439:3|All reachable assignments to MTDESCPTR(3) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\BRMpc.vhd":1439:2:1439:3|All reachable assignments to MTDESCPTR(4) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\BRMpc.vhd":1439:2:1439:3|All reachable assignments to MTDESCPTR(5) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\BRMpc.vhd":1439:2:1439:3|All reachable assignments to MTDESCPTR(6) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\BRMpc.vhd":1439:2:1439:3|All reachable assignments to MTDESCPTR(7) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\BRMpc.vhd":1439:2:1439:3|All reachable assignments to MTDESCPTR(8) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\BRMpc.vhd":1439:2:1439:3|All reachable assignments to MTDESCPTR(9) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\BRMpc.vhd":1439:2:1439:3|All reachable assignments to MTDESCPTR(10) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\BRMpc.vhd":1439:2:1439:3|All reachable assignments to MTDESCPTR(11) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\BRMpc.vhd":1439:2:1439:3|All reachable assignments to MTDESCPTR(12) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\BRMpc.vhd":1439:2:1439:3|All reachable assignments to MTDESCPTR(13) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\BRMpc.vhd":1439:2:1439:3|All reachable assignments to MTDESCPTR(14) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\BRMpc.vhd":1439:2:1439:3|All reachable assignments to MTDESCPTR(15) are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\BRMpc.vhd":1439:2:1439:3|All reachable assignments to SMR4_BITF are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\BRMpc.vhd":1439:2:1439:3|All reachable assignments to EXPECTSW are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\BRMpc.vhd":1439:2:1439:3|All reachable assignments to BCLOADTT are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL111 :"G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\BRMpc.vhd":1439:2:1439:3|All reachable assignments to BCBUSSEL are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL190 :"G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\BRMpc.vhd":1439:2:1439:3|Optimizing register bit MTINT to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\BRMpc.vhd":1439:2:1439:3|Optimizing register bit SMR4_CBA to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\BRMpc.vhd":1439:2:1439:3|Optimizing register bit SMR4_EOL to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\BRMpc.vhd":1439:2:1439:3|Optimizing register bit SMR4_ILLCMD4 to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\BRMpc.vhd":1439:2:1439:3|Optimizing register bit SMR4_ILLOP to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\BRMpc.vhd":1439:2:1439:3|Optimizing register bit SMR4_MBC to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\BRMpc.vhd":1439:2:1439:3|Optimizing register bit SMR4_RTF to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\BRMpc.vhd":1439:2:1439:3|Optimizing register bit SMR4_INTR(6) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\BRMpc.vhd":1439:2:1439:3|Optimizing register bit SMR4_INTR(12) to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\BRMpc.vhd":1439:2:1439:3|Pruning unused register MTINT. Make sure that there are no unused intermediate registers.
@W: CL169 :"G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\BRMpc.vhd":1439:2:1439:3|Pruning unused register SMR4_CBA. Make sure that there are no unused intermediate registers.
@W: CL169 :"G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\BRMpc.vhd":1439:2:1439:3|Pruning unused register SMR4_EOL. Make sure that there are no unused intermediate registers.
@W: CL169 :"G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\BRMpc.vhd":1439:2:1439:3|Pruning unused register SMR4_ILLCMD4. Make sure that there are no unused intermediate registers.
@W: CL169 :"G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\BRMpc.vhd":1439:2:1439:3|Pruning unused register SMR4_ILLOP. Make sure that there are no unused intermediate registers.
@W: CL169 :"G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\BRMpc.vhd":1439:2:1439:3|Pruning unused register SMR4_MBC. Make sure that there are no unused intermediate registers.
@W: CL169 :"G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\BRMpc.vhd":1439:2:1439:3|Pruning unused register SMR4_RTF. Make sure that there are no unused intermediate registers.
@W: CL260 :"G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\BRMpc.vhd":1439:2:1439:3|Pruning register bit 12 of SMR4_INTR(15 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\BRMpc.vhd":1439:2:1439:3|Pruning register bit 6 of SMR4_INTR(15 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL169 :"G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\BRMpc.vhd":1439:2:1439:3|Pruning unused register RTACTIVE. Make sure that there are no unused intermediate registers.
@W: CL111 :"G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\BRMenc.vhd":148:4:148:5|All reachable assignments to FSM_ERROR are '0'; removing register. To preserve a constant register, use the syn_preserve attribute.
@W: CL169 :"G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\b1553BRM_AHBSlv.vhd":478:1:478:2|Pruning unused register r.hmbsel_3. Make sure that there are no unused intermediate registers.
@W: CL169 :"G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\b1553BRM_AHBSlv.vhd":478:1:478:2|Pruning unused register r.core_rddata_3(15 downto 0). Make sure that there are no unused intermediate registers.
@W: CL279 :"G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\b1553BRM_AHBSlv.vhd":478:1:478:2|Pruning register bits 31 to 20 of r.haddr(31 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\b1553BRM_AHBSlv.vhd":478:1:478:2|Pruning register bits 1 to 0 of r.haddr(31 downto 0). If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL138 :"G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\BRMpc.vhd":1439:2:1439:3|Removing register 'SMR4_INTR' because it is only assigned 0 or its original value.
@W: CL177 :"G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\b1553BRM_AHBSlv.vhd":478:1:478:2|Sharing sequential element r.core_addr. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL260 :"G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\b1553BRM_AHBSlv.vhd":478:1:478:2|Pruning register bit 1 of r.hresp(1 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL246 :"G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\b1553BRM_AHBSlv.vhd":27:1:27:6|Input port bits 31 to 16 of hwdata(31 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\b1553BRM_AHBSlv.vhd":30:1:30:5|Input port bits 31 to 20 of haddr(31 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\b1553BRM_AHBSlv.vhd":30:1:30:5|Input port bits 1 to 0 of haddr(31 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"G:\omsai\intern_ezusbcard\M1_ExtRam\hdl\b1553BRM_AHBSlv.vhd":39:1:39:6|Input port bits 31 to 4 of pwdata(31 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":45:8:45:17|Input port bits 16 to 13 of sdataready(16 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":45:8:45:17|Input port bit 11 of sdataready(16 downto 0) is unused 
@W: CL246 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":45:8:45:17|Input port bits 9 to 1 of sdataready(16 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":46:8:46:13|Input port bits 16 to 13 of shresp(16 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":46:8:46:13|Input port bit 11 of shresp(16 downto 0) is unused 
@W: CL246 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite_masterstage.vhd":46:8:46:13|Input port bits 9 to 1 of shresp(16 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd":124:0:124:8|Input port bit 0 of htrans_m0(1 downto 0) is unused 
@W: CL247 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd":135:0:135:8|Input port bit 0 of htrans_m1(1 downto 0) is unused 
@W: CL247 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd":146:0:146:8|Input port bit 0 of htrans_m2(1 downto 0) is unused 
@W: CL247 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd":157:0:157:8|Input port bit 0 of htrans_m3(1 downto 0) is unused 
@W: CL247 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd":167:0:167:7|Input port bit 1 of hresp_s0(1 downto 0) is unused 
@W: CL247 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd":180:0:180:7|Input port bit 1 of hresp_s1(1 downto 0) is unused 
@W: CL247 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd":193:0:193:7|Input port bit 1 of hresp_s2(1 downto 0) is unused 
@W: CL247 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd":206:0:206:7|Input port bit 1 of hresp_s3(1 downto 0) is unused 
@W: CL247 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd":219:0:219:7|Input port bit 1 of hresp_s4(1 downto 0) is unused 
@W: CL247 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd":232:0:232:7|Input port bit 1 of hresp_s5(1 downto 0) is unused 
@W: CL247 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd":245:0:245:7|Input port bit 1 of hresp_s6(1 downto 0) is unused 
@W: CL247 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd":258:0:258:7|Input port bit 1 of hresp_s7(1 downto 0) is unused 
@W: CL247 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd":271:0:271:7|Input port bit 1 of hresp_s8(1 downto 0) is unused 
@W: CL247 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd":284:0:284:7|Input port bit 1 of hresp_s9(1 downto 0) is unused 
@W: CL247 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd":297:0:297:8|Input port bit 1 of hresp_s10(1 downto 0) is unused 
@W: CL247 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd":310:0:310:8|Input port bit 1 of hresp_s11(1 downto 0) is unused 
@W: CL247 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd":323:0:323:8|Input port bit 1 of hresp_s12(1 downto 0) is unused 
@W: CL247 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd":336:0:336:8|Input port bit 1 of hresp_s13(1 downto 0) is unused 
@W: CL247 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd":349:0:349:8|Input port bit 1 of hresp_s14(1 downto 0) is unused 
@W: CL247 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd":362:0:362:8|Input port bit 1 of hresp_s15(1 downto 0) is unused 
@W: CL247 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAHBLite\5.2.100\rtl\vhdl\core\coreahblite.vhd":375:0:375:8|Input port bit 1 of hresp_s16(1 downto 0) is unused 
@W: CL247 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAhbSram\1.3.103\rtl\vhdl\u\AhbWrapper_SRAM.vhd":44:8:44:13|Input port bit 0 of htrans(1 downto 0) is unused 
@W: CL247 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAhbSram\1.3.103\rtl\vhdl\u\SramCtrl.vhd":53:8:53:14|Input port bit 2 of ahbsize(2 downto 0) is unused 
@W: CL247 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\COREAHBTOAPB3\2.0.116\rtl\vhdl\core_obfuscated\coreahbtoapb3.vhd":16:0:16:5|Input port bit 0 of htrans(1 downto 0) is unused 
@W: CL246 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreAPB3\3.0.103\rtl\vhdl\core_obfuscated\coreapb3.vhd":35:0:35:4|Input port bits 23 to 12 of paddr(23 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CoreGPIO\3.0.120\rtl\vhdl\core\coregpio.vhd":174:4:174:9|Input port bits 31 to 2 of pwdata(31 downto 0) are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"G:\omsai\intern_ezusbcard\M1_ExtRam\component\Actel\DirectCore\CortexM1Top\3.0.102\rtl\vhdl\o\CortexM1Top_a3pe.vhd":89:0:89:4|Input port bit 1 of hresp(1 downto 0) is unused 

