

================================================================
== Vitis HLS Report for 'node1'
================================================================
* Date:           Tue Oct  1 18:16:51 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_k7mmtree_balanced
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.589 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4128|     4128|  13.746 us|  13.746 us|  4128|  4128|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop4_loop5_loop6  |     4126|     4126|        32|          1|          1|  4096|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      770|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|   320|    29504|    17664|    -|
|Memory               |       32|     -|        0|        0|    0|
|Multiplexer          |        -|     -|        -|      621|    -|
|Register             |        -|     -|    11555|     1824|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       32|   320|    41059|    20879|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        2|    10|        4|        4|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|     3|        1|        1|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |               Instance               |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_7_full_dsp_1_U1061  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1062  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1063  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1064  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1065  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1066  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1067  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1068  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1069  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1070  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1071  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1072  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1073  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1074  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1075  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1076  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1077  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1078  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1079  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1080  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1081  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1082  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1083  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1084  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1085  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1086  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1087  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1088  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1089  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1090  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1091  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1092  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1093  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1094  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1095  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1096  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1097  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1098  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1099  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1100  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1101  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1102  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1103  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1104  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1105  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1106  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1107  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1108  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1109  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1110  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1111  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1112  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1113  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1114  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1115  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1116  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1117  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1118  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1119  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1120  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1121  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1122  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1123  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U1124  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1125   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1126   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1127   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1128   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1129   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1130   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1131   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1132   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1133   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1134   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1135   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1136   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1137   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1138   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1139   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1140   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1141   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1142   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1143   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1144   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1145   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1146   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1147   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1148   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1149   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1150   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1151   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1152   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1153   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1154   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1155   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1156   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1157   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1158   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1159   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1160   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1161   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1162   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1163   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1164   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1165   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1166   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1167   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1168   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1169   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1170   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1171   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1172   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1173   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1174   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1175   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1176   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1177   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1178   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1179   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1180   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1181   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1182   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1183   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1184   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1185   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1186   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1187   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U1188   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    +--------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                                 |                                |        0| 320|29504|17664|    0|
    +--------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory  |          Module          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |v11_U     |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v11_1_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v11_2_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v11_3_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v11_4_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v11_5_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v11_6_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v11_7_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v11_8_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v11_9_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v11_10_U  |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v11_11_U  |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v11_12_U  |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v11_13_U  |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v11_14_U  |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v11_15_U  |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v13_U     |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v13_1_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v13_2_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v13_3_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v13_4_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v13_5_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v13_6_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v13_7_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v13_8_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v13_9_U   |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v13_10_U  |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v13_11_U  |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v13_12_U  |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v13_13_U  |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v13_14_U  |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    |v13_15_U  |node7_v125_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   32|     1|         8192|
    +----------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total     |                          |       32|  0|   0|    0|  8192| 1024|    32|       262144|
    +----------+--------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln57_1_fu_1781_p2               |         +|   0|  0|  20|          13|           1|
    |add_ln57_fu_1826_p2                 |         +|   0|  0|  12|           5|           1|
    |add_ln58_1_fu_1793_p2               |         +|   0|  0|  17|          10|           1|
    |add_ln58_fu_1863_p2                 |         +|   0|  0|  12|           5|           1|
    |add_ln59_fu_1916_p2                 |         +|   0|  0|  12|           5|           1|
    |add_ln67_fu_1961_p2                 |         +|   0|  0|  15|           8|           8|
    |add_ln78_fu_1955_p2                 |         +|   0|  0|  15|           8|           8|
    |and_ln57_fu_1850_p2                 |       and|   0|  0|   2|           1|           1|
    |ap_condition_3364                   |       and|   0|  0|   2|           1|           1|
    |ap_condition_3368                   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op249_read_state3      |       and|   0|  0|   2|           1|           1|
    |cmp21_fu_1904_p2                    |      icmp|   0|  0|  12|           5|           1|
    |cmp68_fu_1943_p2                    |      icmp|   0|  0|  12|           5|           1|
    |cmp99_3_fu_1898_p2                  |      icmp|   0|  0|  12|           4|           2|
    |icmp_ln57_fu_1775_p2                |      icmp|   0|  0|  21|          13|          14|
    |icmp_ln58_fu_1787_p2                |      icmp|   0|  0|  17|          10|           9|
    |icmp_ln59_fu_1844_p2                |      icmp|   0|  0|  13|           5|           6|
    |icmp_ln70_fu_1910_p2                |      icmp|   0|  0|  12|           5|           1|
    |ap_block_pp0_stage0_01001           |        or|   0|  0|   2|           1|           1|
    |ap_block_state31_pp0_stage0_iter30  |        or|   0|  0|   2|           1|           1|
    |ap_block_state32_pp0_stage0_iter31  |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2    |        or|   0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage0_iter4    |        or|   0|  0|   2|           1|           1|
    |ap_block_state9_pp0_stage0_iter11   |        or|   0|  0|   2|           1|           1|
    |or_ln58_fu_1869_p2                  |        or|   0|  0|   2|           1|           1|
    |add88_1269516549556_fu_2365_p3      |    select|   0|  0|  32|           1|          32|
    |add88_1269_1551554_fu_2370_p3       |    select|   0|  0|  32|           1|          32|
    |add88_1269_2558_fu_2360_p3          |    select|   0|  0|  32|           1|          32|
    |add88_2306519537544_fu_2380_p3      |    select|   0|  0|  32|           1|          32|
    |add88_2306_1539542_fu_2385_p3       |    select|   0|  0|  32|           1|          32|
    |add88_2306_2546_fu_2375_p3          |    select|   0|  0|  32|           1|          32|
    |add88_3343522525532_fu_2395_p3      |    select|   0|  0|  32|           1|          32|
    |add88_3343_1527530_fu_2400_p3       |    select|   0|  0|  32|           1|          32|
    |add88_3343_2534_fu_2390_p3          |    select|   0|  0|  32|           1|          32|
    |select_ln57_1_fu_1856_p3            |    select|   0|  0|   5|           1|           5|
    |select_ln57_fu_1832_p3              |    select|   0|  0|   5|           1|           1|
    |select_ln58_1_fu_1886_p3            |    select|   0|  0|   5|           1|           5|
    |select_ln58_2_fu_1799_p3            |    select|   0|  0|  10|           1|           1|
    |select_ln58_fu_1874_p3              |    select|   0|  0|   5|           1|           1|
    |v24_11_fu_2346_p3                   |    select|   0|  0|  32|           1|           1|
    |v24_15_fu_2353_p3                   |    select|   0|  0|  32|           1|           1|
    |v24_1_fu_2318_p3                    |    select|   0|  0|  32|           1|           1|
    |v24_2_fu_2325_p3                    |    select|   0|  0|  32|           1|           1|
    |v24_3_fu_2332_p3                    |    select|   0|  0|  32|           1|           1|
    |v24_7_fu_2339_p3                    |    select|   0|  0|  32|           1|           1|
    |v24_fu_2285_p3                      |    select|   0|  0|  32|           1|           1|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    |xor_ln57_fu_1839_p2                 |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 770|         135|         378|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_phi_reg_pp0_iter12_empty_21_reg_1196  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter12_empty_22_reg_1206  |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter3_empty_19_reg_1176   |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter3_empty_20_reg_1186   |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter3_empty_21_reg_1196   |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter3_empty_22_reg_1206   |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter5_empty_19_reg_1176   |   9|          2|   32|         64|
    |ap_phi_reg_pp0_iter5_empty_20_reg_1186   |   9|          2|   32|         64|
    |ap_sig_allocacmp_indvar_flatten28_load   |   9|          2|   13|         26|
    |ap_sig_allocacmp_indvar_flatten_load     |   9|          2|   10|         20|
    |ap_sig_allocacmp_v14_load                |   9|          2|    5|         10|
    |ap_sig_allocacmp_v15_load                |   9|          2|    5|         10|
    |ap_sig_allocacmp_v16_load                |   9|          2|    5|         10|
    |indvar_flatten28_fu_170                  |   9|          2|   13|         26|
    |indvar_flatten_fu_162                    |   9|          2|   10|         20|
    |real_start                               |   9|          2|    1|          2|
    |v147_0_0_blk_n                           |   9|          2|    1|          2|
    |v147_0_1_blk_n                           |   9|          2|    1|          2|
    |v147_0_2_blk_n                           |   9|          2|    1|          2|
    |v147_0_3_blk_n                           |   9|          2|    1|          2|
    |v147_1_0_blk_n                           |   9|          2|    1|          2|
    |v147_1_1_blk_n                           |   9|          2|    1|          2|
    |v147_1_2_blk_n                           |   9|          2|    1|          2|
    |v147_1_3_blk_n                           |   9|          2|    1|          2|
    |v147_2_0_blk_n                           |   9|          2|    1|          2|
    |v147_2_1_blk_n                           |   9|          2|    1|          2|
    |v147_2_2_blk_n                           |   9|          2|    1|          2|
    |v147_2_3_blk_n                           |   9|          2|    1|          2|
    |v147_3_0_blk_n                           |   9|          2|    1|          2|
    |v147_3_1_blk_n                           |   9|          2|    1|          2|
    |v147_3_2_blk_n                           |   9|          2|    1|          2|
    |v147_3_3_blk_n                           |   9|          2|    1|          2|
    |v148_0_0_blk_n                           |   9|          2|    1|          2|
    |v148_0_1_blk_n                           |   9|          2|    1|          2|
    |v148_0_2_blk_n                           |   9|          2|    1|          2|
    |v148_0_3_blk_n                           |   9|          2|    1|          2|
    |v148_1_0_blk_n                           |   9|          2|    1|          2|
    |v148_1_1_blk_n                           |   9|          2|    1|          2|
    |v148_1_2_blk_n                           |   9|          2|    1|          2|
    |v148_1_3_blk_n                           |   9|          2|    1|          2|
    |v148_2_0_blk_n                           |   9|          2|    1|          2|
    |v148_2_1_blk_n                           |   9|          2|    1|          2|
    |v148_2_2_blk_n                           |   9|          2|    1|          2|
    |v148_2_3_blk_n                           |   9|          2|    1|          2|
    |v148_3_0_blk_n                           |   9|          2|    1|          2|
    |v148_3_1_blk_n                           |   9|          2|    1|          2|
    |v148_3_2_blk_n                           |   9|          2|    1|          2|
    |v148_3_3_blk_n                           |   9|          2|    1|          2|
    |v149_0_0_blk_n                           |   9|          2|    1|          2|
    |v149_0_1_blk_n                           |   9|          2|    1|          2|
    |v149_0_2_blk_n                           |   9|          2|    1|          2|
    |v149_0_3_blk_n                           |   9|          2|    1|          2|
    |v149_1_0_blk_n                           |   9|          2|    1|          2|
    |v149_1_1_blk_n                           |   9|          2|    1|          2|
    |v149_1_2_blk_n                           |   9|          2|    1|          2|
    |v149_1_3_blk_n                           |   9|          2|    1|          2|
    |v149_2_0_blk_n                           |   9|          2|    1|          2|
    |v149_2_1_blk_n                           |   9|          2|    1|          2|
    |v149_2_2_blk_n                           |   9|          2|    1|          2|
    |v149_2_3_blk_n                           |   9|          2|    1|          2|
    |v149_3_0_blk_n                           |   9|          2|    1|          2|
    |v149_3_1_blk_n                           |   9|          2|    1|          2|
    |v149_3_2_blk_n                           |   9|          2|    1|          2|
    |v149_3_3_blk_n                           |   9|          2|    1|          2|
    |v14_fu_166                               |   9|          2|    5|         10|
    |v15_fu_158                               |   9|          2|    5|         10|
    |v16_fu_154                               |   9|          2|    5|         10|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 621|        138|  383|        766|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+-----+----+-----+-----------+
    |                   Name                  |  FF | LUT| Bits| Const Bits|
    +-----------------------------------------+-----+----+-----+-----------+
    |add88_1269516549556_reg_3464             |   32|   0|   32|          0|
    |add88_1269_1551554_reg_3469              |   32|   0|   32|          0|
    |add88_1269_2558_reg_3459                 |   32|   0|   32|          0|
    |add88_2306519537544_reg_3479             |   32|   0|   32|          0|
    |add88_2306_1539542_reg_3484              |   32|   0|   32|          0|
    |add88_2306_2546_reg_3474                 |   32|   0|   32|          0|
    |add88_3343522525532_reg_3494             |   32|   0|   32|          0|
    |add88_3343_1527530_reg_3499              |   32|   0|   32|          0|
    |add88_3343_2534_reg_3489                 |   32|   0|   32|          0|
    |add_ln78_reg_2660                        |    8|   0|    8|          0|
    |ap_CS_fsm                                |    1|   0|    1|          0|
    |ap_done_reg                              |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31                 |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg        |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg        |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg        |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg        |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg        |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg        |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg        |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg        |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter18_reg        |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter19_reg        |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg         |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter20_reg        |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter21_reg        |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter22_reg        |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter23_reg        |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter24_reg        |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter25_reg        |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter26_reg        |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter27_reg        |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter28_reg        |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter29_reg        |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg         |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter30_reg        |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg         |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg         |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg         |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg         |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg         |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg         |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg         |    1|   0|    1|          0|
    |ap_loop_init_pp0_iter1_reg               |    1|   0|    1|          0|
    |ap_phi_reg_pp0_iter10_empty_21_reg_1196  |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter10_empty_22_reg_1206  |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter11_empty_21_reg_1196  |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter11_empty_22_reg_1206  |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter12_empty_21_reg_1196  |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter12_empty_22_reg_1206  |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_empty_19_reg_1176   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_empty_20_reg_1186   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_empty_21_reg_1196   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter1_empty_22_reg_1206   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_empty_19_reg_1176   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_empty_20_reg_1186   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_empty_21_reg_1196   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter2_empty_22_reg_1206   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_empty_19_reg_1176   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_empty_20_reg_1186   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_empty_21_reg_1196   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter3_empty_22_reg_1206   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_empty_19_reg_1176   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_empty_20_reg_1186   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_empty_21_reg_1196   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter4_empty_22_reg_1206   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_empty_19_reg_1176   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_empty_20_reg_1186   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_empty_21_reg_1196   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter5_empty_22_reg_1206   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter6_empty_21_reg_1196   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter6_empty_22_reg_1206   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter7_empty_21_reg_1196   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter7_empty_22_reg_1206   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter8_empty_21_reg_1196   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter8_empty_22_reg_1206   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter9_empty_21_reg_1196   |   32|   0|   32|          0|
    |ap_phi_reg_pp0_iter9_empty_22_reg_1206   |   32|   0|   32|          0|
    |cmp21_reg_2632                           |    1|   0|    1|          0|
    |cmp68_reg_2640                           |    1|   0|    1|          0|
    |cmp99_3_reg_2628                         |    1|   0|    1|          0|
    |empty_19_reg_1176                        |   32|   0|   32|          0|
    |empty_20_reg_1186                        |   32|   0|   32|          0|
    |empty_21_reg_1196                        |   32|   0|   32|          0|
    |empty_22_reg_1206                        |   32|   0|   32|          0|
    |icmp_ln57_reg_2600                       |    1|   0|    1|          0|
    |icmp_ln58_reg_2604                       |    1|   0|    1|          0|
    |icmp_ln70_reg_2636                       |    1|   0|    1|          0|
    |indvar_flatten28_fu_170                  |   13|   0|   13|          0|
    |indvar_flatten_fu_162                    |   10|   0|   10|          0|
    |mux_case_016017_fu_206                   |   32|   0|   32|          0|
    |mux_case_025225_fu_222                   |   32|   0|   32|          0|
    |mux_case_0501_fu_174                     |   32|   0|   32|          0|
    |mux_case_0939_fu_190                     |   32|   0|   32|          0|
    |mux_case_111711_fu_194                   |   32|   0|   32|          0|
    |mux_case_118419_fu_210                   |   32|   0|   32|          0|
    |mux_case_130927_fu_226                   |   32|   0|   32|          0|
    |mux_case_1723_fu_178                     |   32|   0|   32|          0|
    |mux_case_211913_fu_198                   |   32|   0|   32|          0|
    |mux_case_218621_fu_214                   |   32|   0|   32|          0|
    |mux_case_233329_fu_230                   |   32|   0|   32|          0|
    |mux_case_2785_fu_182                     |   32|   0|   32|          0|
    |mux_case_312115_fu_202                   |   32|   0|   32|          0|
    |mux_case_318823_fu_218                   |   32|   0|   32|          0|
    |mux_case_335731_fu_234                   |   32|   0|   32|          0|
    |mux_case_3847_fu_186                     |   32|   0|   32|          0|
    |select_ln57_1_reg_2612                   |    5|   0|    5|          0|
    |select_ln58_1_reg_2623                   |    5|   0|    5|          0|
    |start_once_reg                           |    1|   0|    1|          0|
    |tmp10_reg_3734                           |   32|   0|   32|          0|
    |tmp11_reg_3679                           |   32|   0|   32|          0|
    |tmp12_reg_3684                           |   32|   0|   32|          0|
    |tmp13_reg_3444                           |   32|   0|   32|          0|
    |tmp14_reg_3739                           |   32|   0|   32|          0|
    |tmp15_reg_3744                           |   32|   0|   32|          0|
    |tmp16_reg_3749                           |   32|   0|   32|          0|
    |tmp17_reg_3754                           |   32|   0|   32|          0|
    |tmp18_reg_3759                           |   32|   0|   32|          0|
    |tmp19_reg_3764                           |   32|   0|   32|          0|
    |tmp20_reg_3689                           |   32|   0|   32|          0|
    |tmp21_reg_3694                           |   32|   0|   32|          0|
    |tmp22_reg_3449                           |   32|   0|   32|          0|
    |tmp23_reg_3769                           |   32|   0|   32|          0|
    |tmp24_reg_3774                           |   32|   0|   32|          0|
    |tmp25_reg_3779                           |   32|   0|   32|          0|
    |tmp26_reg_3784                           |   32|   0|   32|          0|
    |tmp27_reg_3789                           |   32|   0|   32|          0|
    |tmp28_reg_3794                           |   32|   0|   32|          0|
    |tmp29_reg_3699                           |   32|   0|   32|          0|
    |tmp2_reg_3639                            |   32|   0|   32|          0|
    |tmp30_reg_3704                           |   32|   0|   32|          0|
    |tmp31_reg_3454                           |   32|   0|   32|          0|
    |tmp32_reg_3649                           |   32|   0|   32|          0|
    |tmp33_reg_3654                           |   32|   0|   32|          0|
    |tmp34_reg_3429                           |   32|   0|   32|          0|
    |tmp35_reg_3659                           |   32|   0|   32|          0|
    |tmp36_reg_3664                           |   32|   0|   32|          0|
    |tmp37_reg_3434                           |   32|   0|   32|          0|
    |tmp38_reg_3669                           |   32|   0|   32|          0|
    |tmp39_reg_3674                           |   32|   0|   32|          0|
    |tmp3_reg_3644                            |   32|   0|   32|          0|
    |tmp40_reg_3439                           |   32|   0|   32|          0|
    |tmp4_reg_3424                            |   32|   0|   32|          0|
    |tmp5_reg_3709                            |   32|   0|   32|          0|
    |tmp6_reg_3714                            |   32|   0|   32|          0|
    |tmp7_reg_3719                            |   32|   0|   32|          0|
    |tmp8_reg_3724                            |   32|   0|   32|          0|
    |tmp9_reg_3729                            |   32|   0|   32|          0|
    |trunc_ln58_reg_2618                      |    4|   0|    4|          0|
    |v11_10_addr_reg_2987                     |    8|   0|    8|          0|
    |v11_11_addr_reg_2993                     |    8|   0|    8|          0|
    |v11_12_addr_reg_2999                     |    8|   0|    8|          0|
    |v11_13_addr_reg_3005                     |    8|   0|    8|          0|
    |v11_14_addr_reg_3011                     |    8|   0|    8|          0|
    |v11_15_addr_reg_3017                     |    8|   0|    8|          0|
    |v11_1_addr_reg_2933                      |    8|   0|    8|          0|
    |v11_2_addr_reg_2939                      |    8|   0|    8|          0|
    |v11_3_addr_reg_2945                      |    8|   0|    8|          0|
    |v11_4_addr_reg_2951                      |    8|   0|    8|          0|
    |v11_5_addr_reg_2957                      |    8|   0|    8|          0|
    |v11_6_addr_reg_2963                      |    8|   0|    8|          0|
    |v11_7_addr_reg_2969                      |    8|   0|    8|          0|
    |v11_8_addr_reg_2975                      |    8|   0|    8|          0|
    |v11_9_addr_reg_2981                      |    8|   0|    8|          0|
    |v11_addr_reg_2927                        |    8|   0|    8|          0|
    |v13_10_addr_reg_2715                     |    8|   0|    8|          0|
    |v13_11_addr_reg_2720                     |    8|   0|    8|          0|
    |v13_12_addr_reg_2725                     |    8|   0|    8|          0|
    |v13_13_addr_reg_2730                     |    8|   0|    8|          0|
    |v13_14_addr_reg_2735                     |    8|   0|    8|          0|
    |v13_15_addr_reg_2740                     |    8|   0|    8|          0|
    |v13_1_addr_reg_2670                      |    8|   0|    8|          0|
    |v13_2_addr_reg_2675                      |    8|   0|    8|          0|
    |v13_3_addr_reg_2680                      |    8|   0|    8|          0|
    |v13_4_addr_reg_2685                      |    8|   0|    8|          0|
    |v13_5_addr_reg_2690                      |    8|   0|    8|          0|
    |v13_6_addr_reg_2695                      |    8|   0|    8|          0|
    |v13_7_addr_reg_2700                      |    8|   0|    8|          0|
    |v13_8_addr_reg_2705                      |    8|   0|    8|          0|
    |v13_9_addr_reg_2710                      |    8|   0|    8|          0|
    |v13_addr_reg_2665                        |    8|   0|    8|          0|
    |v14_fu_166                               |    5|   0|    5|          0|
    |v15_fu_158                               |    5|   0|    5|          0|
    |v16_fu_154                               |    5|   0|    5|          0|
    |v21_10_reg_3057                          |   32|   0|   32|          0|
    |v21_15_reg_2799                          |   32|   0|   32|          0|
    |v21_16_reg_2807                          |   32|   0|   32|          0|
    |v21_17_reg_2815                          |   32|   0|   32|          0|
    |v21_18_reg_2823                          |   32|   0|   32|          0|
    |v21_19_reg_2831                          |   32|   0|   32|          0|
    |v21_1_reg_2773                           |   32|   0|   32|          0|
    |v21_2_reg_2781                           |   32|   0|   32|          0|
    |v21_3_reg_3023                           |   32|   0|   32|          0|
    |v21_4_reg_3031                           |   32|   0|   32|          0|
    |v21_9_reg_3049                           |   32|   0|   32|          0|
    |v21_reg_2765                             |   32|   0|   32|          0|
    |v23_11_reg_2887                          |   32|   0|   32|          0|
    |v23_13_reg_2903                          |   32|   0|   32|          0|
    |v23_14_reg_2911                          |   32|   0|   32|          0|
    |v23_15_reg_2919                          |   32|   0|   32|          0|
    |v23_16_reg_2871                          |   32|   0|   32|          0|
    |v23_17_reg_2879                          |   32|   0|   32|          0|
    |v23_18_reg_3250                          |   32|   0|   32|          0|
    |v23_19_reg_3258                          |   32|   0|   32|          0|
    |v23_1_reg_2839                           |   32|   0|   32|          0|
    |v23_2_reg_2847                           |   32|   0|   32|          0|
    |v23_3_reg_2855                           |   32|   0|   32|          0|
    |v23_7_reg_3266                           |   32|   0|   32|          0|
    |v23_8_reg_2863                           |   32|   0|   32|          0|
    |v24_10_reg_3131                          |   32|   0|   32|          0|
    |v24_11_reg_3349                          |   32|   0|   32|          0|
    |v24_12_reg_3154                          |   32|   0|   32|          0|
    |v24_13_reg_3159                          |   32|   0|   32|          0|
    |v24_14_reg_3164                          |   32|   0|   32|          0|
    |v24_15_reg_3374                          |   32|   0|   32|          0|
    |v24_16_reg_3309                          |   32|   0|   32|          0|
    |v24_17_reg_3314                          |   32|   0|   32|          0|
    |v24_18_reg_3319                          |   32|   0|   32|          0|
    |v24_19_reg_3334                          |   32|   0|   32|          0|
    |v24_1_reg_3279                           |   32|   0|   32|          0|
    |v24_20_reg_3339                          |   32|   0|   32|          0|
    |v24_21_reg_3344                          |   32|   0|   32|          0|
    |v24_22_reg_3359                          |   32|   0|   32|          0|
    |v24_23_reg_3364                          |   32|   0|   32|          0|
    |v24_24_reg_3369                          |   32|   0|   32|          0|
    |v24_2_reg_3289                           |   32|   0|   32|          0|
    |v24_3_reg_3299                           |   32|   0|   32|          0|
    |v24_4_reg_3088                           |   32|   0|   32|          0|
    |v24_5_reg_3093                           |   32|   0|   32|          0|
    |v24_6_reg_3098                           |   32|   0|   32|          0|
    |v24_7_reg_3324                           |   32|   0|   32|          0|
    |v24_8_reg_3121                           |   32|   0|   32|          0|
    |v24_9_reg_3126                           |   32|   0|   32|          0|
    |v24_reg_3065                             |   32|   0|   32|          0|
    |v25_10_reg_3115                          |   32|   0|   32|          0|
    |v25_11_reg_3354                          |   32|   0|   32|          0|
    |v25_12_reg_3394                          |   32|   0|   32|          0|
    |v25_13_reg_3399                          |   32|   0|   32|          0|
    |v25_14_reg_3136                          |   32|   0|   32|          0|
    |v25_15_reg_3504                          |   32|   0|   32|          0|
    |v25_16_reg_3509                          |   32|   0|   32|          0|
    |v25_17_reg_3514                          |   32|   0|   32|          0|
    |v25_18_reg_3404                          |   32|   0|   32|          0|
    |v25_19_reg_3519                          |   32|   0|   32|          0|
    |v25_1_reg_3284                           |   32|   0|   32|          0|
    |v25_20_reg_3524                          |   32|   0|   32|          0|
    |v25_21_reg_3529                          |   32|   0|   32|          0|
    |v25_22_reg_3409                          |   32|   0|   32|          0|
    |v25_23_reg_3534                          |   32|   0|   32|          0|
    |v25_24_reg_3539                          |   32|   0|   32|          0|
    |v25_25_reg_3544                          |   32|   0|   32|          0|
    |v25_26_reg_3414                          |   32|   0|   32|          0|
    |v25_27_reg_3169                          |   32|   0|   32|          0|
    |v25_28_reg_3419                          |   32|   0|   32|          0|
    |v25_29_reg_3174                          |   32|   0|   32|          0|
    |v25_2_reg_3294                           |   32|   0|   32|          0|
    |v25_30_reg_3179                          |   32|   0|   32|          0|
    |v25_31_reg_3549                          |   32|   0|   32|          0|
    |v25_32_reg_3554                          |   32|   0|   32|          0|
    |v25_33_reg_3559                          |   32|   0|   32|          0|
    |v25_34_reg_3184                          |   32|   0|   32|          0|
    |v25_35_reg_3564                          |   32|   0|   32|          0|
    |v25_36_reg_3569                          |   32|   0|   32|          0|
    |v25_37_reg_3574                          |   32|   0|   32|          0|
    |v25_38_reg_3189                          |   32|   0|   32|          0|
    |v25_39_reg_3579                          |   32|   0|   32|          0|
    |v25_3_reg_3304                           |   32|   0|   32|          0|
    |v25_40_reg_3584                          |   32|   0|   32|          0|
    |v25_41_reg_3589                          |   32|   0|   32|          0|
    |v25_42_reg_3194                          |   32|   0|   32|          0|
    |v25_43_reg_3199                          |   32|   0|   32|          0|
    |v25_44_reg_3204                          |   32|   0|   32|          0|
    |v25_45_reg_3209                          |   32|   0|   32|          0|
    |v25_46_reg_3214                          |   32|   0|   32|          0|
    |v25_47_reg_3594                          |   32|   0|   32|          0|
    |v25_48_reg_3599                          |   32|   0|   32|          0|
    |v25_49_reg_3604                          |   32|   0|   32|          0|
    |v25_4_reg_3070                           |   32|   0|   32|          0|
    |v25_50_reg_3219                          |   32|   0|   32|          0|
    |v25_51_reg_3609                          |   32|   0|   32|          0|
    |v25_52_reg_3614                          |   32|   0|   32|          0|
    |v25_53_reg_3619                          |   32|   0|   32|          0|
    |v25_54_reg_3224                          |   32|   0|   32|          0|
    |v25_55_reg_3624                          |   32|   0|   32|          0|
    |v25_56_reg_3629                          |   32|   0|   32|          0|
    |v25_57_reg_3634                          |   32|   0|   32|          0|
    |v25_58_reg_3229                          |   32|   0|   32|          0|
    |v25_59_reg_3142                          |   32|   0|   32|          0|
    |v25_5_reg_3076                           |   32|   0|   32|          0|
    |v25_60_reg_3148                          |   32|   0|   32|          0|
    |v25_61_reg_3379                          |   32|   0|   32|          0|
    |v25_62_reg_3384                          |   32|   0|   32|          0|
    |v25_64_reg_3389                          |   32|   0|   32|          0|
    |v25_6_reg_3082                           |   32|   0|   32|          0|
    |v25_7_reg_3329                           |   32|   0|   32|          0|
    |v25_8_reg_3103                           |   32|   0|   32|          0|
    |v25_9_reg_3109                           |   32|   0|   32|          0|
    |v25_reg_3274                             |   32|   0|   32|          0|
    |v26_10_reg_3841                          |   32|   0|   32|          0|
    |v26_11_reg_3859                          |   32|   0|   32|          0|
    |v26_12_reg_3877                          |   32|   0|   32|          0|
    |v26_13_reg_3883                          |   32|   0|   32|          0|
    |v26_14_reg_3889                          |   32|   0|   32|          0|
    |v26_15_reg_3835                          |   32|   0|   32|          0|
    |v26_15_reg_3835_pp0_iter30_reg           |   32|   0|   32|          0|
    |v26_16_reg_3865                          |   32|   0|   32|          0|
    |v26_17_reg_3871                          |   32|   0|   32|          0|
    |v26_18_reg_3829                          |   32|   0|   32|          0|
    |v26_18_reg_3829_pp0_iter30_reg           |   32|   0|   32|          0|
    |v26_19_reg_3847                          |   32|   0|   32|          0|
    |v26_20_reg_3853                          |   32|   0|   32|          0|
    |v26_21_reg_3823                          |   32|   0|   32|          0|
    |v26_21_reg_3823_pp0_iter30_reg           |   32|   0|   32|          0|
    |v26_22_reg_3805                          |   32|   0|   32|          0|
    |v26_23_reg_3811                          |   32|   0|   32|          0|
    |v26_24_reg_3817                          |   32|   0|   32|          0|
    |v26_reg_3799                             |   32|   0|   32|          0|
    |add_ln78_reg_2660                        |   64|  32|    8|          0|
    |cmp21_reg_2632                           |   64|  32|    1|          0|
    |cmp68_reg_2640                           |   64|  32|    1|          0|
    |cmp99_3_reg_2628                         |   64|  32|    1|          0|
    |empty_19_reg_1176                        |   64|  32|   32|          0|
    |empty_20_reg_1186                        |   64|  32|   32|          0|
    |icmp_ln57_reg_2600                       |   64|  32|    1|          0|
    |icmp_ln70_reg_2636                       |   64|  32|    1|          0|
    |v11_10_addr_reg_2987                     |   64|  32|    8|          0|
    |v11_11_addr_reg_2993                     |   64|  32|    8|          0|
    |v11_12_addr_reg_2999                     |   64|  32|    8|          0|
    |v11_13_addr_reg_3005                     |   64|  32|    8|          0|
    |v11_14_addr_reg_3011                     |   64|  32|    8|          0|
    |v11_15_addr_reg_3017                     |   64|  32|    8|          0|
    |v11_1_addr_reg_2933                      |   64|  32|    8|          0|
    |v11_2_addr_reg_2939                      |   64|  32|    8|          0|
    |v11_3_addr_reg_2945                      |   64|  32|    8|          0|
    |v11_4_addr_reg_2951                      |   64|  32|    8|          0|
    |v11_5_addr_reg_2957                      |   64|  32|    8|          0|
    |v11_6_addr_reg_2963                      |   64|  32|    8|          0|
    |v11_7_addr_reg_2969                      |   64|  32|    8|          0|
    |v11_8_addr_reg_2975                      |   64|  32|    8|          0|
    |v11_9_addr_reg_2981                      |   64|  32|    8|          0|
    |v11_addr_reg_2927                        |   64|  32|    8|          0|
    |v13_12_addr_reg_2725                     |   64|  32|    8|          0|
    |v13_13_addr_reg_2730                     |   64|  32|    8|          0|
    |v13_1_addr_reg_2670                      |   64|  32|    8|          0|
    |v13_2_addr_reg_2675                      |   64|  32|    8|          0|
    |v13_5_addr_reg_2690                      |   64|  32|    8|          0|
    |v13_9_addr_reg_2710                      |   64|  32|    8|          0|
    |v21_10_reg_3057                          |   64|  32|   32|          0|
    |v21_16_reg_2807                          |   64|  32|   32|          0|
    |v21_17_reg_2815                          |   64|  32|   32|          0|
    |v21_18_reg_2823                          |   64|  32|   32|          0|
    |v21_1_reg_2773                           |   64|  32|   32|          0|
    |v21_2_reg_2781                           |   64|  32|   32|          0|
    |v21_4_reg_3031                           |   64|  32|   32|          0|
    |v21_reg_2765                             |   64|  32|   32|          0|
    |v23_11_reg_2887                          |   64|  32|   32|          0|
    |v23_13_reg_2903                          |   64|  32|   32|          0|
    |v23_14_reg_2911                          |   64|  32|   32|          0|
    |v23_15_reg_2919                          |   64|  32|   32|          0|
    |v23_16_reg_2871                          |   64|  32|   32|          0|
    |v23_17_reg_2879                          |   64|  32|   32|          0|
    |v23_1_reg_2839                           |   64|  32|   32|          0|
    |v23_2_reg_2847                           |   64|  32|   32|          0|
    |v23_3_reg_2855                           |   64|  32|   32|          0|
    |v23_8_reg_2863                           |   64|  32|   32|          0|
    |v25_10_reg_3115                          |   64|  32|   32|          0|
    |v25_14_reg_3136                          |   64|  32|   32|          0|
    |v25_4_reg_3070                           |   64|  32|   32|          0|
    |v25_59_reg_3142                          |   64|  32|   32|          0|
    |v25_5_reg_3076                           |   64|  32|   32|          0|
    |v25_60_reg_3148                          |   64|  32|   32|          0|
    |v25_6_reg_3082                           |   64|  32|   32|          0|
    |v25_8_reg_3103                           |   64|  32|   32|          0|
    |v25_9_reg_3109                           |   64|  32|   32|          0|
    +-----------------------------------------+-----+----+-----+-----------+
    |Total                                    |11555|1824| 9024|          0|
    +-----------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|         node1|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|         node1|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|         node1|  return value|
|start_full_n             |   in|    1|  ap_ctrl_hs|         node1|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|         node1|  return value|
|ap_continue              |   in|    1|  ap_ctrl_hs|         node1|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|         node1|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|         node1|  return value|
|start_out                |  out|    1|  ap_ctrl_hs|         node1|  return value|
|start_write              |  out|    1|  ap_ctrl_hs|         node1|  return value|
|v149_0_0_dout            |   in|   32|     ap_fifo|      v149_0_0|       pointer|
|v149_0_0_num_data_valid  |   in|    9|     ap_fifo|      v149_0_0|       pointer|
|v149_0_0_fifo_cap        |   in|    9|     ap_fifo|      v149_0_0|       pointer|
|v149_0_0_empty_n         |   in|    1|     ap_fifo|      v149_0_0|       pointer|
|v149_0_0_read            |  out|    1|     ap_fifo|      v149_0_0|       pointer|
|v149_1_0_dout            |   in|   32|     ap_fifo|      v149_1_0|       pointer|
|v149_1_0_num_data_valid  |   in|    9|     ap_fifo|      v149_1_0|       pointer|
|v149_1_0_fifo_cap        |   in|    9|     ap_fifo|      v149_1_0|       pointer|
|v149_1_0_empty_n         |   in|    1|     ap_fifo|      v149_1_0|       pointer|
|v149_1_0_read            |  out|    1|     ap_fifo|      v149_1_0|       pointer|
|v149_2_0_dout            |   in|   32|     ap_fifo|      v149_2_0|       pointer|
|v149_2_0_num_data_valid  |   in|    9|     ap_fifo|      v149_2_0|       pointer|
|v149_2_0_fifo_cap        |   in|    9|     ap_fifo|      v149_2_0|       pointer|
|v149_2_0_empty_n         |   in|    1|     ap_fifo|      v149_2_0|       pointer|
|v149_2_0_read            |  out|    1|     ap_fifo|      v149_2_0|       pointer|
|v149_3_0_dout            |   in|   32|     ap_fifo|      v149_3_0|       pointer|
|v149_3_0_num_data_valid  |   in|    9|     ap_fifo|      v149_3_0|       pointer|
|v149_3_0_fifo_cap        |   in|    9|     ap_fifo|      v149_3_0|       pointer|
|v149_3_0_empty_n         |   in|    1|     ap_fifo|      v149_3_0|       pointer|
|v149_3_0_read            |  out|    1|     ap_fifo|      v149_3_0|       pointer|
|v149_0_1_dout            |   in|   32|     ap_fifo|      v149_0_1|       pointer|
|v149_0_1_num_data_valid  |   in|    9|     ap_fifo|      v149_0_1|       pointer|
|v149_0_1_fifo_cap        |   in|    9|     ap_fifo|      v149_0_1|       pointer|
|v149_0_1_empty_n         |   in|    1|     ap_fifo|      v149_0_1|       pointer|
|v149_0_1_read            |  out|    1|     ap_fifo|      v149_0_1|       pointer|
|v149_1_1_dout            |   in|   32|     ap_fifo|      v149_1_1|       pointer|
|v149_1_1_num_data_valid  |   in|    9|     ap_fifo|      v149_1_1|       pointer|
|v149_1_1_fifo_cap        |   in|    9|     ap_fifo|      v149_1_1|       pointer|
|v149_1_1_empty_n         |   in|    1|     ap_fifo|      v149_1_1|       pointer|
|v149_1_1_read            |  out|    1|     ap_fifo|      v149_1_1|       pointer|
|v149_2_1_dout            |   in|   32|     ap_fifo|      v149_2_1|       pointer|
|v149_2_1_num_data_valid  |   in|    9|     ap_fifo|      v149_2_1|       pointer|
|v149_2_1_fifo_cap        |   in|    9|     ap_fifo|      v149_2_1|       pointer|
|v149_2_1_empty_n         |   in|    1|     ap_fifo|      v149_2_1|       pointer|
|v149_2_1_read            |  out|    1|     ap_fifo|      v149_2_1|       pointer|
|v149_3_1_dout            |   in|   32|     ap_fifo|      v149_3_1|       pointer|
|v149_3_1_num_data_valid  |   in|    9|     ap_fifo|      v149_3_1|       pointer|
|v149_3_1_fifo_cap        |   in|    9|     ap_fifo|      v149_3_1|       pointer|
|v149_3_1_empty_n         |   in|    1|     ap_fifo|      v149_3_1|       pointer|
|v149_3_1_read            |  out|    1|     ap_fifo|      v149_3_1|       pointer|
|v149_0_2_dout            |   in|   32|     ap_fifo|      v149_0_2|       pointer|
|v149_0_2_num_data_valid  |   in|    9|     ap_fifo|      v149_0_2|       pointer|
|v149_0_2_fifo_cap        |   in|    9|     ap_fifo|      v149_0_2|       pointer|
|v149_0_2_empty_n         |   in|    1|     ap_fifo|      v149_0_2|       pointer|
|v149_0_2_read            |  out|    1|     ap_fifo|      v149_0_2|       pointer|
|v149_1_2_dout            |   in|   32|     ap_fifo|      v149_1_2|       pointer|
|v149_1_2_num_data_valid  |   in|    9|     ap_fifo|      v149_1_2|       pointer|
|v149_1_2_fifo_cap        |   in|    9|     ap_fifo|      v149_1_2|       pointer|
|v149_1_2_empty_n         |   in|    1|     ap_fifo|      v149_1_2|       pointer|
|v149_1_2_read            |  out|    1|     ap_fifo|      v149_1_2|       pointer|
|v149_2_2_dout            |   in|   32|     ap_fifo|      v149_2_2|       pointer|
|v149_2_2_num_data_valid  |   in|    9|     ap_fifo|      v149_2_2|       pointer|
|v149_2_2_fifo_cap        |   in|    9|     ap_fifo|      v149_2_2|       pointer|
|v149_2_2_empty_n         |   in|    1|     ap_fifo|      v149_2_2|       pointer|
|v149_2_2_read            |  out|    1|     ap_fifo|      v149_2_2|       pointer|
|v149_3_2_dout            |   in|   32|     ap_fifo|      v149_3_2|       pointer|
|v149_3_2_num_data_valid  |   in|    9|     ap_fifo|      v149_3_2|       pointer|
|v149_3_2_fifo_cap        |   in|    9|     ap_fifo|      v149_3_2|       pointer|
|v149_3_2_empty_n         |   in|    1|     ap_fifo|      v149_3_2|       pointer|
|v149_3_2_read            |  out|    1|     ap_fifo|      v149_3_2|       pointer|
|v149_0_3_dout            |   in|   32|     ap_fifo|      v149_0_3|       pointer|
|v149_0_3_num_data_valid  |   in|    9|     ap_fifo|      v149_0_3|       pointer|
|v149_0_3_fifo_cap        |   in|    9|     ap_fifo|      v149_0_3|       pointer|
|v149_0_3_empty_n         |   in|    1|     ap_fifo|      v149_0_3|       pointer|
|v149_0_3_read            |  out|    1|     ap_fifo|      v149_0_3|       pointer|
|v149_1_3_dout            |   in|   32|     ap_fifo|      v149_1_3|       pointer|
|v149_1_3_num_data_valid  |   in|    9|     ap_fifo|      v149_1_3|       pointer|
|v149_1_3_fifo_cap        |   in|    9|     ap_fifo|      v149_1_3|       pointer|
|v149_1_3_empty_n         |   in|    1|     ap_fifo|      v149_1_3|       pointer|
|v149_1_3_read            |  out|    1|     ap_fifo|      v149_1_3|       pointer|
|v149_2_3_dout            |   in|   32|     ap_fifo|      v149_2_3|       pointer|
|v149_2_3_num_data_valid  |   in|    9|     ap_fifo|      v149_2_3|       pointer|
|v149_2_3_fifo_cap        |   in|    9|     ap_fifo|      v149_2_3|       pointer|
|v149_2_3_empty_n         |   in|    1|     ap_fifo|      v149_2_3|       pointer|
|v149_2_3_read            |  out|    1|     ap_fifo|      v149_2_3|       pointer|
|v149_3_3_dout            |   in|   32|     ap_fifo|      v149_3_3|       pointer|
|v149_3_3_num_data_valid  |   in|    9|     ap_fifo|      v149_3_3|       pointer|
|v149_3_3_fifo_cap        |   in|    9|     ap_fifo|      v149_3_3|       pointer|
|v149_3_3_empty_n         |   in|    1|     ap_fifo|      v149_3_3|       pointer|
|v149_3_3_read            |  out|    1|     ap_fifo|      v149_3_3|       pointer|
|v148_0_1_dout            |   in|   32|     ap_fifo|      v148_0_1|       pointer|
|v148_0_1_num_data_valid  |   in|    9|     ap_fifo|      v148_0_1|       pointer|
|v148_0_1_fifo_cap        |   in|    9|     ap_fifo|      v148_0_1|       pointer|
|v148_0_1_empty_n         |   in|    1|     ap_fifo|      v148_0_1|       pointer|
|v148_0_1_read            |  out|    1|     ap_fifo|      v148_0_1|       pointer|
|v148_0_2_dout            |   in|   32|     ap_fifo|      v148_0_2|       pointer|
|v148_0_2_num_data_valid  |   in|    9|     ap_fifo|      v148_0_2|       pointer|
|v148_0_2_fifo_cap        |   in|    9|     ap_fifo|      v148_0_2|       pointer|
|v148_0_2_empty_n         |   in|    1|     ap_fifo|      v148_0_2|       pointer|
|v148_0_2_read            |  out|    1|     ap_fifo|      v148_0_2|       pointer|
|v148_0_3_dout            |   in|   32|     ap_fifo|      v148_0_3|       pointer|
|v148_0_3_num_data_valid  |   in|    9|     ap_fifo|      v148_0_3|       pointer|
|v148_0_3_fifo_cap        |   in|    9|     ap_fifo|      v148_0_3|       pointer|
|v148_0_3_empty_n         |   in|    1|     ap_fifo|      v148_0_3|       pointer|
|v148_0_3_read            |  out|    1|     ap_fifo|      v148_0_3|       pointer|
|v148_2_0_dout            |   in|   32|     ap_fifo|      v148_2_0|       pointer|
|v148_2_0_num_data_valid  |   in|    9|     ap_fifo|      v148_2_0|       pointer|
|v148_2_0_fifo_cap        |   in|    9|     ap_fifo|      v148_2_0|       pointer|
|v148_2_0_empty_n         |   in|    1|     ap_fifo|      v148_2_0|       pointer|
|v148_2_0_read            |  out|    1|     ap_fifo|      v148_2_0|       pointer|
|v148_2_1_dout            |   in|   32|     ap_fifo|      v148_2_1|       pointer|
|v148_2_1_num_data_valid  |   in|    9|     ap_fifo|      v148_2_1|       pointer|
|v148_2_1_fifo_cap        |   in|    9|     ap_fifo|      v148_2_1|       pointer|
|v148_2_1_empty_n         |   in|    1|     ap_fifo|      v148_2_1|       pointer|
|v148_2_1_read            |  out|    1|     ap_fifo|      v148_2_1|       pointer|
|v148_2_2_dout            |   in|   32|     ap_fifo|      v148_2_2|       pointer|
|v148_2_2_num_data_valid  |   in|    9|     ap_fifo|      v148_2_2|       pointer|
|v148_2_2_fifo_cap        |   in|    9|     ap_fifo|      v148_2_2|       pointer|
|v148_2_2_empty_n         |   in|    1|     ap_fifo|      v148_2_2|       pointer|
|v148_2_2_read            |  out|    1|     ap_fifo|      v148_2_2|       pointer|
|v148_2_3_dout            |   in|   32|     ap_fifo|      v148_2_3|       pointer|
|v148_2_3_num_data_valid  |   in|    9|     ap_fifo|      v148_2_3|       pointer|
|v148_2_3_fifo_cap        |   in|    9|     ap_fifo|      v148_2_3|       pointer|
|v148_2_3_empty_n         |   in|    1|     ap_fifo|      v148_2_3|       pointer|
|v148_2_3_read            |  out|    1|     ap_fifo|      v148_2_3|       pointer|
|v148_3_0_dout            |   in|   32|     ap_fifo|      v148_3_0|       pointer|
|v148_3_0_num_data_valid  |   in|    9|     ap_fifo|      v148_3_0|       pointer|
|v148_3_0_fifo_cap        |   in|    9|     ap_fifo|      v148_3_0|       pointer|
|v148_3_0_empty_n         |   in|    1|     ap_fifo|      v148_3_0|       pointer|
|v148_3_0_read            |  out|    1|     ap_fifo|      v148_3_0|       pointer|
|v148_3_1_dout            |   in|   32|     ap_fifo|      v148_3_1|       pointer|
|v148_3_1_num_data_valid  |   in|    9|     ap_fifo|      v148_3_1|       pointer|
|v148_3_1_fifo_cap        |   in|    9|     ap_fifo|      v148_3_1|       pointer|
|v148_3_1_empty_n         |   in|    1|     ap_fifo|      v148_3_1|       pointer|
|v148_3_1_read            |  out|    1|     ap_fifo|      v148_3_1|       pointer|
|v148_3_2_dout            |   in|   32|     ap_fifo|      v148_3_2|       pointer|
|v148_3_2_num_data_valid  |   in|    9|     ap_fifo|      v148_3_2|       pointer|
|v148_3_2_fifo_cap        |   in|    9|     ap_fifo|      v148_3_2|       pointer|
|v148_3_2_empty_n         |   in|    1|     ap_fifo|      v148_3_2|       pointer|
|v148_3_2_read            |  out|    1|     ap_fifo|      v148_3_2|       pointer|
|v148_3_3_dout            |   in|   32|     ap_fifo|      v148_3_3|       pointer|
|v148_3_3_num_data_valid  |   in|    9|     ap_fifo|      v148_3_3|       pointer|
|v148_3_3_fifo_cap        |   in|    9|     ap_fifo|      v148_3_3|       pointer|
|v148_3_3_empty_n         |   in|    1|     ap_fifo|      v148_3_3|       pointer|
|v148_3_3_read            |  out|    1|     ap_fifo|      v148_3_3|       pointer|
|v148_0_0_dout            |   in|   32|     ap_fifo|      v148_0_0|       pointer|
|v148_0_0_num_data_valid  |   in|    9|     ap_fifo|      v148_0_0|       pointer|
|v148_0_0_fifo_cap        |   in|    9|     ap_fifo|      v148_0_0|       pointer|
|v148_0_0_empty_n         |   in|    1|     ap_fifo|      v148_0_0|       pointer|
|v148_0_0_read            |  out|    1|     ap_fifo|      v148_0_0|       pointer|
|v148_1_0_dout            |   in|   32|     ap_fifo|      v148_1_0|       pointer|
|v148_1_0_num_data_valid  |   in|    9|     ap_fifo|      v148_1_0|       pointer|
|v148_1_0_fifo_cap        |   in|    9|     ap_fifo|      v148_1_0|       pointer|
|v148_1_0_empty_n         |   in|    1|     ap_fifo|      v148_1_0|       pointer|
|v148_1_0_read            |  out|    1|     ap_fifo|      v148_1_0|       pointer|
|v148_1_1_dout            |   in|   32|     ap_fifo|      v148_1_1|       pointer|
|v148_1_1_num_data_valid  |   in|    9|     ap_fifo|      v148_1_1|       pointer|
|v148_1_1_fifo_cap        |   in|    9|     ap_fifo|      v148_1_1|       pointer|
|v148_1_1_empty_n         |   in|    1|     ap_fifo|      v148_1_1|       pointer|
|v148_1_1_read            |  out|    1|     ap_fifo|      v148_1_1|       pointer|
|v148_1_2_dout            |   in|   32|     ap_fifo|      v148_1_2|       pointer|
|v148_1_2_num_data_valid  |   in|    9|     ap_fifo|      v148_1_2|       pointer|
|v148_1_2_fifo_cap        |   in|    9|     ap_fifo|      v148_1_2|       pointer|
|v148_1_2_empty_n         |   in|    1|     ap_fifo|      v148_1_2|       pointer|
|v148_1_2_read            |  out|    1|     ap_fifo|      v148_1_2|       pointer|
|v148_1_3_dout            |   in|   32|     ap_fifo|      v148_1_3|       pointer|
|v148_1_3_num_data_valid  |   in|    9|     ap_fifo|      v148_1_3|       pointer|
|v148_1_3_fifo_cap        |   in|    9|     ap_fifo|      v148_1_3|       pointer|
|v148_1_3_empty_n         |   in|    1|     ap_fifo|      v148_1_3|       pointer|
|v148_1_3_read            |  out|    1|     ap_fifo|      v148_1_3|       pointer|
|v147_0_0_din             |  out|   32|     ap_fifo|      v147_0_0|       pointer|
|v147_0_0_num_data_valid  |   in|    9|     ap_fifo|      v147_0_0|       pointer|
|v147_0_0_fifo_cap        |   in|    9|     ap_fifo|      v147_0_0|       pointer|
|v147_0_0_full_n          |   in|    1|     ap_fifo|      v147_0_0|       pointer|
|v147_0_0_write           |  out|    1|     ap_fifo|      v147_0_0|       pointer|
|v147_1_0_din             |  out|   32|     ap_fifo|      v147_1_0|       pointer|
|v147_1_0_num_data_valid  |   in|    9|     ap_fifo|      v147_1_0|       pointer|
|v147_1_0_fifo_cap        |   in|    9|     ap_fifo|      v147_1_0|       pointer|
|v147_1_0_full_n          |   in|    1|     ap_fifo|      v147_1_0|       pointer|
|v147_1_0_write           |  out|    1|     ap_fifo|      v147_1_0|       pointer|
|v147_2_0_din             |  out|   32|     ap_fifo|      v147_2_0|       pointer|
|v147_2_0_num_data_valid  |   in|    9|     ap_fifo|      v147_2_0|       pointer|
|v147_2_0_fifo_cap        |   in|    9|     ap_fifo|      v147_2_0|       pointer|
|v147_2_0_full_n          |   in|    1|     ap_fifo|      v147_2_0|       pointer|
|v147_2_0_write           |  out|    1|     ap_fifo|      v147_2_0|       pointer|
|v147_3_0_din             |  out|   32|     ap_fifo|      v147_3_0|       pointer|
|v147_3_0_num_data_valid  |   in|    9|     ap_fifo|      v147_3_0|       pointer|
|v147_3_0_fifo_cap        |   in|    9|     ap_fifo|      v147_3_0|       pointer|
|v147_3_0_full_n          |   in|    1|     ap_fifo|      v147_3_0|       pointer|
|v147_3_0_write           |  out|    1|     ap_fifo|      v147_3_0|       pointer|
|v147_0_1_din             |  out|   32|     ap_fifo|      v147_0_1|       pointer|
|v147_0_1_num_data_valid  |   in|    9|     ap_fifo|      v147_0_1|       pointer|
|v147_0_1_fifo_cap        |   in|    9|     ap_fifo|      v147_0_1|       pointer|
|v147_0_1_full_n          |   in|    1|     ap_fifo|      v147_0_1|       pointer|
|v147_0_1_write           |  out|    1|     ap_fifo|      v147_0_1|       pointer|
|v147_1_1_din             |  out|   32|     ap_fifo|      v147_1_1|       pointer|
|v147_1_1_num_data_valid  |   in|    9|     ap_fifo|      v147_1_1|       pointer|
|v147_1_1_fifo_cap        |   in|    9|     ap_fifo|      v147_1_1|       pointer|
|v147_1_1_full_n          |   in|    1|     ap_fifo|      v147_1_1|       pointer|
|v147_1_1_write           |  out|    1|     ap_fifo|      v147_1_1|       pointer|
|v147_2_1_din             |  out|   32|     ap_fifo|      v147_2_1|       pointer|
|v147_2_1_num_data_valid  |   in|    9|     ap_fifo|      v147_2_1|       pointer|
|v147_2_1_fifo_cap        |   in|    9|     ap_fifo|      v147_2_1|       pointer|
|v147_2_1_full_n          |   in|    1|     ap_fifo|      v147_2_1|       pointer|
|v147_2_1_write           |  out|    1|     ap_fifo|      v147_2_1|       pointer|
|v147_3_1_din             |  out|   32|     ap_fifo|      v147_3_1|       pointer|
|v147_3_1_num_data_valid  |   in|    9|     ap_fifo|      v147_3_1|       pointer|
|v147_3_1_fifo_cap        |   in|    9|     ap_fifo|      v147_3_1|       pointer|
|v147_3_1_full_n          |   in|    1|     ap_fifo|      v147_3_1|       pointer|
|v147_3_1_write           |  out|    1|     ap_fifo|      v147_3_1|       pointer|
|v147_0_2_din             |  out|   32|     ap_fifo|      v147_0_2|       pointer|
|v147_0_2_num_data_valid  |   in|    9|     ap_fifo|      v147_0_2|       pointer|
|v147_0_2_fifo_cap        |   in|    9|     ap_fifo|      v147_0_2|       pointer|
|v147_0_2_full_n          |   in|    1|     ap_fifo|      v147_0_2|       pointer|
|v147_0_2_write           |  out|    1|     ap_fifo|      v147_0_2|       pointer|
|v147_1_2_din             |  out|   32|     ap_fifo|      v147_1_2|       pointer|
|v147_1_2_num_data_valid  |   in|    9|     ap_fifo|      v147_1_2|       pointer|
|v147_1_2_fifo_cap        |   in|    9|     ap_fifo|      v147_1_2|       pointer|
|v147_1_2_full_n          |   in|    1|     ap_fifo|      v147_1_2|       pointer|
|v147_1_2_write           |  out|    1|     ap_fifo|      v147_1_2|       pointer|
|v147_2_2_din             |  out|   32|     ap_fifo|      v147_2_2|       pointer|
|v147_2_2_num_data_valid  |   in|    9|     ap_fifo|      v147_2_2|       pointer|
|v147_2_2_fifo_cap        |   in|    9|     ap_fifo|      v147_2_2|       pointer|
|v147_2_2_full_n          |   in|    1|     ap_fifo|      v147_2_2|       pointer|
|v147_2_2_write           |  out|    1|     ap_fifo|      v147_2_2|       pointer|
|v147_3_2_din             |  out|   32|     ap_fifo|      v147_3_2|       pointer|
|v147_3_2_num_data_valid  |   in|    9|     ap_fifo|      v147_3_2|       pointer|
|v147_3_2_fifo_cap        |   in|    9|     ap_fifo|      v147_3_2|       pointer|
|v147_3_2_full_n          |   in|    1|     ap_fifo|      v147_3_2|       pointer|
|v147_3_2_write           |  out|    1|     ap_fifo|      v147_3_2|       pointer|
|v147_0_3_din             |  out|   32|     ap_fifo|      v147_0_3|       pointer|
|v147_0_3_num_data_valid  |   in|    9|     ap_fifo|      v147_0_3|       pointer|
|v147_0_3_fifo_cap        |   in|    9|     ap_fifo|      v147_0_3|       pointer|
|v147_0_3_full_n          |   in|    1|     ap_fifo|      v147_0_3|       pointer|
|v147_0_3_write           |  out|    1|     ap_fifo|      v147_0_3|       pointer|
|v147_1_3_din             |  out|   32|     ap_fifo|      v147_1_3|       pointer|
|v147_1_3_num_data_valid  |   in|    9|     ap_fifo|      v147_1_3|       pointer|
|v147_1_3_fifo_cap        |   in|    9|     ap_fifo|      v147_1_3|       pointer|
|v147_1_3_full_n          |   in|    1|     ap_fifo|      v147_1_3|       pointer|
|v147_1_3_write           |  out|    1|     ap_fifo|      v147_1_3|       pointer|
|v147_2_3_din             |  out|   32|     ap_fifo|      v147_2_3|       pointer|
|v147_2_3_num_data_valid  |   in|    9|     ap_fifo|      v147_2_3|       pointer|
|v147_2_3_fifo_cap        |   in|    9|     ap_fifo|      v147_2_3|       pointer|
|v147_2_3_full_n          |   in|    1|     ap_fifo|      v147_2_3|       pointer|
|v147_2_3_write           |  out|    1|     ap_fifo|      v147_2_3|       pointer|
|v147_3_3_din             |  out|   32|     ap_fifo|      v147_3_3|       pointer|
|v147_3_3_num_data_valid  |   in|    9|     ap_fifo|      v147_3_3|       pointer|
|v147_3_3_fifo_cap        |   in|    9|     ap_fifo|      v147_3_3|       pointer|
|v147_3_3_full_n          |   in|    1|     ap_fifo|      v147_3_3|       pointer|
|v147_3_3_write           |  out|    1|     ap_fifo|      v147_3_3|       pointer|
+-------------------------+-----+-----+------------+--------------+--------------+

