{"vcs1":{"timestamp_begin":1681061501.358662196, "rt":0.43, "ut":0.15, "st":0.10}}
{"vcselab":{"timestamp_begin":1681061501.852106951, "rt":0.52, "ut":0.25, "st":0.10}}
{"link":{"timestamp_begin":1681061502.424466729, "rt":0.20, "ut":0.08, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681061501.012278426}
{"VCS_COMP_START_TIME": 1681061501.012278426}
{"VCS_COMP_END_TIME": 1681061502.688802742}
{"VCS_USER_OPTIONS": "+lint=all -sverilog datapath.sv FSM.sv IO.sv library.sv testbench.sv top.sv"}
{"vcs1": {"peak_mem": 337068}}
{"stitch_vcselab": {"peak_mem": 222604}}
