INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/SilverDivision/fifo_test/fifo_test.srcs/sources_1/ip/fifo_async/sim/fifo_async.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_async
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/NEW/TYUT/FPGA/Project/SilverDivision/fifo_test/fifo_test.srcs/sim_1/new/fifo_async_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_async_tb
