// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module my_prj_decision_function_30 (
        ap_clk,
        ap_rst,
        x_1_val,
        x_2_val,
        x_3_val,
        x_4_val,
        x_6_val,
        x_7_val,
        x_9_val,
        x_10_val,
        x_12_val,
        x_13_val,
        x_14_val,
        x_15_val,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] x_1_val;
input  [17:0] x_2_val;
input  [17:0] x_3_val;
input  [17:0] x_4_val;
input  [17:0] x_6_val;
input  [17:0] x_7_val;
input  [17:0] x_9_val;
input  [17:0] x_10_val;
input  [17:0] x_12_val;
input  [17:0] x_13_val;
input  [17:0] x_14_val;
input  [17:0] x_15_val;
output  [12:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_280_p2;
reg   [0:0] icmp_ln86_reg_1026;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln86_reg_1026_pp0_iter1_reg;
wire   [0:0] icmp_ln86_845_fu_286_p2;
reg   [0:0] icmp_ln86_845_reg_1032;
wire   [0:0] icmp_ln86_846_fu_292_p2;
reg   [0:0] icmp_ln86_846_reg_1037;
reg   [0:0] icmp_ln86_846_reg_1037_pp0_iter1_reg;
wire   [0:0] icmp_ln86_847_fu_298_p2;
reg   [0:0] icmp_ln86_847_reg_1044;
reg   [0:0] icmp_ln86_847_reg_1044_pp0_iter1_reg;
wire   [0:0] icmp_ln86_848_fu_304_p2;
reg   [0:0] icmp_ln86_848_reg_1050;
reg   [0:0] tmp_2_reg_1056;
wire   [0:0] icmp_ln86_850_fu_318_p2;
reg   [0:0] icmp_ln86_850_reg_1062;
reg   [0:0] icmp_ln86_850_reg_1062_pp0_iter1_reg;
wire   [0:0] icmp_ln86_851_fu_324_p2;
reg   [0:0] icmp_ln86_851_reg_1068;
reg   [0:0] icmp_ln86_851_reg_1068_pp0_iter1_reg;
reg   [0:0] icmp_ln86_851_reg_1068_pp0_iter2_reg;
wire   [0:0] icmp_ln86_852_fu_330_p2;
reg   [0:0] icmp_ln86_852_reg_1074;
wire   [0:0] icmp_ln86_853_fu_336_p2;
reg   [0:0] icmp_ln86_853_reg_1080;
reg   [0:0] icmp_ln86_853_reg_1080_pp0_iter1_reg;
reg   [0:0] icmp_ln86_853_reg_1080_pp0_iter2_reg;
reg   [0:0] icmp_ln86_853_reg_1080_pp0_iter3_reg;
wire   [0:0] icmp_ln86_854_fu_342_p2;
reg   [0:0] icmp_ln86_854_reg_1086;
wire   [0:0] icmp_ln86_855_fu_348_p2;
reg   [0:0] icmp_ln86_855_reg_1092;
reg   [0:0] icmp_ln86_855_reg_1092_pp0_iter1_reg;
reg   [0:0] icmp_ln86_855_reg_1092_pp0_iter2_reg;
reg   [0:0] icmp_ln86_855_reg_1092_pp0_iter3_reg;
reg   [0:0] icmp_ln86_855_reg_1092_pp0_iter4_reg;
reg   [0:0] icmp_ln86_855_reg_1092_pp0_iter5_reg;
wire   [0:0] icmp_ln86_856_fu_354_p2;
reg   [0:0] icmp_ln86_856_reg_1098;
reg   [0:0] icmp_ln86_856_reg_1098_pp0_iter1_reg;
wire   [0:0] icmp_ln86_857_fu_360_p2;
reg   [0:0] icmp_ln86_857_reg_1103;
reg   [0:0] icmp_ln86_857_reg_1103_pp0_iter1_reg;
wire   [0:0] icmp_ln86_858_fu_366_p2;
reg   [0:0] icmp_ln86_858_reg_1108;
reg   [0:0] icmp_ln86_858_reg_1108_pp0_iter1_reg;
reg   [0:0] icmp_ln86_858_reg_1108_pp0_iter2_reg;
wire   [0:0] icmp_ln86_859_fu_372_p2;
reg   [0:0] icmp_ln86_859_reg_1113;
reg   [0:0] icmp_ln86_859_reg_1113_pp0_iter1_reg;
reg   [0:0] icmp_ln86_859_reg_1113_pp0_iter2_reg;
wire   [0:0] icmp_ln86_860_fu_378_p2;
reg   [0:0] icmp_ln86_860_reg_1118;
reg   [0:0] icmp_ln86_860_reg_1118_pp0_iter1_reg;
reg   [0:0] icmp_ln86_860_reg_1118_pp0_iter2_reg;
wire   [0:0] icmp_ln86_861_fu_384_p2;
reg   [0:0] icmp_ln86_861_reg_1123;
reg   [0:0] icmp_ln86_861_reg_1123_pp0_iter1_reg;
reg   [0:0] icmp_ln86_861_reg_1123_pp0_iter2_reg;
reg   [0:0] icmp_ln86_861_reg_1123_pp0_iter3_reg;
wire   [0:0] icmp_ln86_862_fu_390_p2;
reg   [0:0] icmp_ln86_862_reg_1128;
reg   [0:0] icmp_ln86_862_reg_1128_pp0_iter1_reg;
reg   [0:0] icmp_ln86_862_reg_1128_pp0_iter2_reg;
reg   [0:0] icmp_ln86_862_reg_1128_pp0_iter3_reg;
wire   [0:0] icmp_ln86_863_fu_396_p2;
reg   [0:0] icmp_ln86_863_reg_1133;
reg   [0:0] icmp_ln86_863_reg_1133_pp0_iter1_reg;
reg   [0:0] icmp_ln86_863_reg_1133_pp0_iter2_reg;
reg   [0:0] icmp_ln86_863_reg_1133_pp0_iter3_reg;
wire   [0:0] icmp_ln86_864_fu_402_p2;
reg   [0:0] icmp_ln86_864_reg_1138;
reg   [0:0] icmp_ln86_864_reg_1138_pp0_iter1_reg;
reg   [0:0] icmp_ln86_864_reg_1138_pp0_iter2_reg;
reg   [0:0] icmp_ln86_864_reg_1138_pp0_iter3_reg;
reg   [0:0] icmp_ln86_864_reg_1138_pp0_iter4_reg;
wire   [0:0] icmp_ln86_865_fu_408_p2;
reg   [0:0] icmp_ln86_865_reg_1143;
reg   [0:0] icmp_ln86_865_reg_1143_pp0_iter1_reg;
reg   [0:0] icmp_ln86_865_reg_1143_pp0_iter2_reg;
reg   [0:0] icmp_ln86_865_reg_1143_pp0_iter3_reg;
reg   [0:0] icmp_ln86_865_reg_1143_pp0_iter4_reg;
reg   [0:0] icmp_ln86_865_reg_1143_pp0_iter5_reg;
wire   [0:0] xor_ln104_fu_414_p2;
reg   [0:0] xor_ln104_reg_1148;
wire   [0:0] and_ln104_fu_426_p2;
reg   [0:0] and_ln104_reg_1154;
wire   [0:0] and_ln102_fu_432_p2;
reg   [0:0] and_ln102_reg_1160;
wire   [0:0] and_ln102_818_fu_450_p2;
reg   [0:0] and_ln102_818_reg_1166;
wire   [0:0] and_ln104_169_fu_464_p2;
reg   [0:0] and_ln104_169_reg_1172;
reg   [0:0] and_ln104_169_reg_1172_pp0_iter2_reg;
reg   [0:0] and_ln104_169_reg_1172_pp0_iter3_reg;
wire   [0:0] and_ln104_170_fu_479_p2;
reg   [0:0] and_ln104_170_reg_1179;
reg   [0:0] and_ln104_170_reg_1179_pp0_iter2_reg;
reg   [0:0] and_ln104_170_reg_1179_pp0_iter3_reg;
reg   [0:0] and_ln104_170_reg_1179_pp0_iter4_reg;
reg   [0:0] and_ln104_170_reg_1179_pp0_iter5_reg;
reg   [0:0] and_ln104_170_reg_1179_pp0_iter6_reg;
wire   [0:0] and_ln102_821_fu_485_p2;
reg   [0:0] and_ln102_821_reg_1186;
wire   [0:0] and_ln104_171_fu_500_p2;
reg   [0:0] and_ln104_171_reg_1192;
reg   [0:0] and_ln104_171_reg_1192_pp0_iter2_reg;
wire   [0:0] and_ln104_172_fu_516_p2;
reg   [0:0] and_ln104_172_reg_1198;
reg   [0:0] and_ln104_172_reg_1198_pp0_iter2_reg;
reg   [0:0] and_ln104_172_reg_1198_pp0_iter3_reg;
wire   [0:0] or_ln117_fu_522_p2;
reg   [0:0] or_ln117_reg_1204;
wire   [0:0] or_ln117_777_fu_528_p2;
reg   [0:0] or_ln117_777_reg_1209;
wire   [0:0] and_ln104_168_fu_539_p2;
reg   [0:0] and_ln104_168_reg_1218;
wire   [0:0] and_ln102_822_fu_549_p2;
reg   [0:0] and_ln102_822_reg_1223;
wire   [0:0] or_ln117_781_fu_625_p2;
reg   [0:0] or_ln117_781_reg_1228;
wire   [2:0] select_ln117_824_fu_637_p3;
reg   [2:0] select_ln117_824_reg_1233;
wire   [0:0] or_ln117_783_fu_645_p2;
reg   [0:0] or_ln117_783_reg_1238;
wire   [0:0] or_ln117_785_fu_651_p2;
reg   [0:0] or_ln117_785_reg_1244;
wire   [0:0] and_ln102_824_fu_660_p2;
reg   [0:0] and_ln102_824_reg_1251;
wire   [0:0] or_ln117_787_fu_730_p2;
reg   [0:0] or_ln117_787_reg_1256;
wire   [3:0] select_ln117_830_fu_742_p3;
reg   [3:0] select_ln117_830_reg_1262;
wire   [0:0] or_ln117_789_fu_750_p2;
reg   [0:0] or_ln117_789_reg_1267;
wire   [0:0] or_ln117_793_fu_833_p2;
reg   [0:0] or_ln117_793_reg_1273;
reg   [0:0] or_ln117_793_reg_1273_pp0_iter5_reg;
reg   [0:0] or_ln117_793_reg_1273_pp0_iter6_reg;
wire   [4:0] select_ln117_836_fu_846_p3;
reg   [4:0] select_ln117_836_reg_1280;
wire   [0:0] or_ln117_795_fu_868_p2;
reg   [0:0] or_ln117_795_reg_1285;
wire   [4:0] select_ln117_838_fu_880_p3;
reg   [4:0] select_ln117_838_reg_1290;
wire   [12:0] tmp_fu_915_p49;
reg   [12:0] tmp_reg_1295;
wire    ap_block_pp0_stage0;
wire   [0:0] xor_ln104_408_fu_420_p2;
wire   [0:0] xor_ln104_409_fu_440_p2;
wire   [0:0] xor_ln104_411_fu_459_p2;
wire   [0:0] and_ln102_817_fu_436_p2;
wire   [0:0] xor_ln104_412_fu_474_p2;
wire   [0:0] and_ln102_819_fu_455_p2;
wire   [0:0] xor_ln104_415_fu_495_p2;
wire   [0:0] and_ln102_820_fu_469_p2;
wire   [0:0] xor_ln104_417_fu_511_p2;
wire   [0:0] and_ln104_167_fu_445_p2;
wire   [0:0] and_ln102_823_fu_490_p2;
wire   [0:0] and_ln102_825_fu_506_p2;
wire   [0:0] xor_ln104_410_fu_534_p2;
wire   [0:0] xor_ln104_413_fu_544_p2;
wire   [0:0] and_ln102_837_fu_558_p2;
wire   [0:0] or_ln117_798_fu_568_p2;
wire   [1:0] zext_ln117_fu_572_p1;
wire   [0:0] and_ln102_827_fu_554_p2;
wire   [1:0] select_ln117_fu_576_p3;
wire   [1:0] select_ln117_820_fu_588_p3;
wire   [0:0] or_ln117_778_fu_583_p2;
wire   [2:0] zext_ln117_91_fu_595_p1;
wire   [0:0] or_ln117_779_fu_599_p2;
wire   [0:0] and_ln102_828_fu_563_p2;
wire   [2:0] select_ln117_821_fu_603_p3;
wire   [0:0] or_ln117_780_fu_611_p2;
wire   [2:0] select_ln117_822_fu_617_p3;
wire   [2:0] select_ln117_823_fu_629_p3;
wire   [0:0] xor_ln104_414_fu_655_p2;
wire   [0:0] and_ln102_838_fu_668_p2;
wire   [0:0] and_ln102_829_fu_664_p2;
wire   [0:0] or_ln117_782_fu_682_p2;
wire   [3:0] zext_ln117_92_fu_687_p1;
wire   [0:0] and_ln102_830_fu_673_p2;
wire   [3:0] select_ln117_825_fu_690_p3;
wire   [0:0] or_ln117_784_fu_698_p2;
wire   [3:0] select_ln117_826_fu_703_p3;
wire   [0:0] and_ln102_831_fu_678_p2;
wire   [3:0] select_ln117_827_fu_710_p3;
wire   [0:0] or_ln117_786_fu_718_p2;
wire   [3:0] select_ln117_828_fu_723_p3;
wire   [3:0] select_ln117_829_fu_734_p3;
wire   [0:0] xor_ln104_416_fu_756_p2;
wire   [0:0] and_ln102_839_fu_765_p2;
wire   [0:0] and_ln102_832_fu_761_p2;
wire   [0:0] or_ln117_788_fu_779_p2;
wire   [0:0] and_ln102_833_fu_770_p2;
wire   [3:0] select_ln117_831_fu_784_p3;
wire   [3:0] select_ln117_832_fu_796_p3;
wire   [0:0] or_ln117_790_fu_791_p2;
wire   [4:0] zext_ln117_93_fu_803_p1;
wire   [0:0] or_ln117_791_fu_807_p2;
wire   [0:0] and_ln102_834_fu_775_p2;
wire   [4:0] select_ln117_833_fu_811_p3;
wire   [0:0] or_ln117_792_fu_819_p2;
wire   [4:0] select_ln117_834_fu_825_p3;
wire   [4:0] select_ln117_835_fu_838_p3;
wire   [0:0] and_ln102_826_fu_854_p2;
wire   [0:0] and_ln102_835_fu_858_p2;
wire   [0:0] or_ln117_794_fu_863_p2;
wire   [4:0] select_ln117_837_fu_873_p3;
wire   [0:0] xor_ln104_418_fu_888_p2;
wire   [0:0] and_ln102_840_fu_893_p2;
wire   [0:0] and_ln102_836_fu_898_p2;
wire   [0:0] or_ln117_796_fu_903_p2;
wire   [12:0] tmp_fu_915_p47;
wire   [4:0] tmp_fu_915_p48;
wire   [0:0] or_ln117_797_fu_1015_p2;
reg   [17:0] x_1_val_int_reg;
reg   [17:0] x_2_val_int_reg;
reg   [17:0] x_3_val_int_reg;
reg   [17:0] x_4_val_int_reg;
reg   [17:0] x_6_val_int_reg;
reg   [17:0] x_7_val_int_reg;
reg   [17:0] x_9_val_int_reg;
reg   [17:0] x_10_val_int_reg;
reg   [17:0] x_12_val_int_reg;
reg   [17:0] x_13_val_int_reg;
reg   [17:0] x_14_val_int_reg;
reg   [17:0] x_15_val_int_reg;
wire   [4:0] tmp_fu_915_p1;
wire   [4:0] tmp_fu_915_p3;
wire   [4:0] tmp_fu_915_p5;
wire   [4:0] tmp_fu_915_p7;
wire   [4:0] tmp_fu_915_p9;
wire   [4:0] tmp_fu_915_p11;
wire   [4:0] tmp_fu_915_p13;
wire   [4:0] tmp_fu_915_p15;
wire   [4:0] tmp_fu_915_p17;
wire   [4:0] tmp_fu_915_p19;
wire   [4:0] tmp_fu_915_p21;
wire   [4:0] tmp_fu_915_p23;
wire   [4:0] tmp_fu_915_p25;
wire   [4:0] tmp_fu_915_p27;
wire   [4:0] tmp_fu_915_p29;
wire   [4:0] tmp_fu_915_p31;
wire  signed [4:0] tmp_fu_915_p33;
wire  signed [4:0] tmp_fu_915_p35;
wire  signed [4:0] tmp_fu_915_p37;
wire  signed [4:0] tmp_fu_915_p39;
wire  signed [4:0] tmp_fu_915_p41;
wire  signed [4:0] tmp_fu_915_p43;
wire  signed [4:0] tmp_fu_915_p45;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) my_prj_sparsemux_47_5_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 13 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 13 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 13 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 13 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 13 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 13 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 13 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 13 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 13 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 13 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 13 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 13 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 13 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 13 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 13 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 13 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 13 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 13 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 13 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 13 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 13 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 13 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 13 ),
    .def_WIDTH( 13 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 13 ))
sparsemux_47_5_13_1_1_U876(
    .din0(13'd750),
    .din1(13'd1196),
    .din2(13'd7611),
    .din3(13'd8187),
    .din4(13'd8130),
    .din5(13'd8191),
    .din6(13'd34),
    .din7(13'd844),
    .din8(13'd7978),
    .din9(13'd156),
    .din10(13'd7973),
    .din11(13'd831),
    .din12(13'd7933),
    .din13(13'd581),
    .din14(13'd2940),
    .din15(13'd734),
    .din16(13'd8017),
    .din17(13'd726),
    .din18(13'd7700),
    .din19(13'd1276),
    .din20(13'd7864),
    .din21(13'd8108),
    .din22(13'd7683),
    .def(tmp_fu_915_p47),
    .sel(tmp_fu_915_p48),
    .dout(tmp_fu_915_p49)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_818_reg_1166 <= and_ln102_818_fu_450_p2;
        and_ln102_821_reg_1186 <= and_ln102_821_fu_485_p2;
        and_ln102_822_reg_1223 <= and_ln102_822_fu_549_p2;
        and_ln102_824_reg_1251 <= and_ln102_824_fu_660_p2;
        and_ln102_reg_1160 <= and_ln102_fu_432_p2;
        and_ln104_168_reg_1218 <= and_ln104_168_fu_539_p2;
        and_ln104_169_reg_1172 <= and_ln104_169_fu_464_p2;
        and_ln104_169_reg_1172_pp0_iter2_reg <= and_ln104_169_reg_1172;
        and_ln104_169_reg_1172_pp0_iter3_reg <= and_ln104_169_reg_1172_pp0_iter2_reg;
        and_ln104_170_reg_1179 <= and_ln104_170_fu_479_p2;
        and_ln104_170_reg_1179_pp0_iter2_reg <= and_ln104_170_reg_1179;
        and_ln104_170_reg_1179_pp0_iter3_reg <= and_ln104_170_reg_1179_pp0_iter2_reg;
        and_ln104_170_reg_1179_pp0_iter4_reg <= and_ln104_170_reg_1179_pp0_iter3_reg;
        and_ln104_170_reg_1179_pp0_iter5_reg <= and_ln104_170_reg_1179_pp0_iter4_reg;
        and_ln104_170_reg_1179_pp0_iter6_reg <= and_ln104_170_reg_1179_pp0_iter5_reg;
        and_ln104_171_reg_1192 <= and_ln104_171_fu_500_p2;
        and_ln104_171_reg_1192_pp0_iter2_reg <= and_ln104_171_reg_1192;
        and_ln104_172_reg_1198 <= and_ln104_172_fu_516_p2;
        and_ln104_172_reg_1198_pp0_iter2_reg <= and_ln104_172_reg_1198;
        and_ln104_172_reg_1198_pp0_iter3_reg <= and_ln104_172_reg_1198_pp0_iter2_reg;
        and_ln104_reg_1154 <= and_ln104_fu_426_p2;
        icmp_ln86_845_reg_1032 <= icmp_ln86_845_fu_286_p2;
        icmp_ln86_846_reg_1037 <= icmp_ln86_846_fu_292_p2;
        icmp_ln86_846_reg_1037_pp0_iter1_reg <= icmp_ln86_846_reg_1037;
        icmp_ln86_847_reg_1044 <= icmp_ln86_847_fu_298_p2;
        icmp_ln86_847_reg_1044_pp0_iter1_reg <= icmp_ln86_847_reg_1044;
        icmp_ln86_848_reg_1050 <= icmp_ln86_848_fu_304_p2;
        icmp_ln86_850_reg_1062 <= icmp_ln86_850_fu_318_p2;
        icmp_ln86_850_reg_1062_pp0_iter1_reg <= icmp_ln86_850_reg_1062;
        icmp_ln86_851_reg_1068 <= icmp_ln86_851_fu_324_p2;
        icmp_ln86_851_reg_1068_pp0_iter1_reg <= icmp_ln86_851_reg_1068;
        icmp_ln86_851_reg_1068_pp0_iter2_reg <= icmp_ln86_851_reg_1068_pp0_iter1_reg;
        icmp_ln86_852_reg_1074 <= icmp_ln86_852_fu_330_p2;
        icmp_ln86_853_reg_1080 <= icmp_ln86_853_fu_336_p2;
        icmp_ln86_853_reg_1080_pp0_iter1_reg <= icmp_ln86_853_reg_1080;
        icmp_ln86_853_reg_1080_pp0_iter2_reg <= icmp_ln86_853_reg_1080_pp0_iter1_reg;
        icmp_ln86_853_reg_1080_pp0_iter3_reg <= icmp_ln86_853_reg_1080_pp0_iter2_reg;
        icmp_ln86_854_reg_1086 <= icmp_ln86_854_fu_342_p2;
        icmp_ln86_855_reg_1092 <= icmp_ln86_855_fu_348_p2;
        icmp_ln86_855_reg_1092_pp0_iter1_reg <= icmp_ln86_855_reg_1092;
        icmp_ln86_855_reg_1092_pp0_iter2_reg <= icmp_ln86_855_reg_1092_pp0_iter1_reg;
        icmp_ln86_855_reg_1092_pp0_iter3_reg <= icmp_ln86_855_reg_1092_pp0_iter2_reg;
        icmp_ln86_855_reg_1092_pp0_iter4_reg <= icmp_ln86_855_reg_1092_pp0_iter3_reg;
        icmp_ln86_855_reg_1092_pp0_iter5_reg <= icmp_ln86_855_reg_1092_pp0_iter4_reg;
        icmp_ln86_856_reg_1098 <= icmp_ln86_856_fu_354_p2;
        icmp_ln86_856_reg_1098_pp0_iter1_reg <= icmp_ln86_856_reg_1098;
        icmp_ln86_857_reg_1103 <= icmp_ln86_857_fu_360_p2;
        icmp_ln86_857_reg_1103_pp0_iter1_reg <= icmp_ln86_857_reg_1103;
        icmp_ln86_858_reg_1108 <= icmp_ln86_858_fu_366_p2;
        icmp_ln86_858_reg_1108_pp0_iter1_reg <= icmp_ln86_858_reg_1108;
        icmp_ln86_858_reg_1108_pp0_iter2_reg <= icmp_ln86_858_reg_1108_pp0_iter1_reg;
        icmp_ln86_859_reg_1113 <= icmp_ln86_859_fu_372_p2;
        icmp_ln86_859_reg_1113_pp0_iter1_reg <= icmp_ln86_859_reg_1113;
        icmp_ln86_859_reg_1113_pp0_iter2_reg <= icmp_ln86_859_reg_1113_pp0_iter1_reg;
        icmp_ln86_860_reg_1118 <= icmp_ln86_860_fu_378_p2;
        icmp_ln86_860_reg_1118_pp0_iter1_reg <= icmp_ln86_860_reg_1118;
        icmp_ln86_860_reg_1118_pp0_iter2_reg <= icmp_ln86_860_reg_1118_pp0_iter1_reg;
        icmp_ln86_861_reg_1123 <= icmp_ln86_861_fu_384_p2;
        icmp_ln86_861_reg_1123_pp0_iter1_reg <= icmp_ln86_861_reg_1123;
        icmp_ln86_861_reg_1123_pp0_iter2_reg <= icmp_ln86_861_reg_1123_pp0_iter1_reg;
        icmp_ln86_861_reg_1123_pp0_iter3_reg <= icmp_ln86_861_reg_1123_pp0_iter2_reg;
        icmp_ln86_862_reg_1128 <= icmp_ln86_862_fu_390_p2;
        icmp_ln86_862_reg_1128_pp0_iter1_reg <= icmp_ln86_862_reg_1128;
        icmp_ln86_862_reg_1128_pp0_iter2_reg <= icmp_ln86_862_reg_1128_pp0_iter1_reg;
        icmp_ln86_862_reg_1128_pp0_iter3_reg <= icmp_ln86_862_reg_1128_pp0_iter2_reg;
        icmp_ln86_863_reg_1133 <= icmp_ln86_863_fu_396_p2;
        icmp_ln86_863_reg_1133_pp0_iter1_reg <= icmp_ln86_863_reg_1133;
        icmp_ln86_863_reg_1133_pp0_iter2_reg <= icmp_ln86_863_reg_1133_pp0_iter1_reg;
        icmp_ln86_863_reg_1133_pp0_iter3_reg <= icmp_ln86_863_reg_1133_pp0_iter2_reg;
        icmp_ln86_864_reg_1138 <= icmp_ln86_864_fu_402_p2;
        icmp_ln86_864_reg_1138_pp0_iter1_reg <= icmp_ln86_864_reg_1138;
        icmp_ln86_864_reg_1138_pp0_iter2_reg <= icmp_ln86_864_reg_1138_pp0_iter1_reg;
        icmp_ln86_864_reg_1138_pp0_iter3_reg <= icmp_ln86_864_reg_1138_pp0_iter2_reg;
        icmp_ln86_864_reg_1138_pp0_iter4_reg <= icmp_ln86_864_reg_1138_pp0_iter3_reg;
        icmp_ln86_865_reg_1143 <= icmp_ln86_865_fu_408_p2;
        icmp_ln86_865_reg_1143_pp0_iter1_reg <= icmp_ln86_865_reg_1143;
        icmp_ln86_865_reg_1143_pp0_iter2_reg <= icmp_ln86_865_reg_1143_pp0_iter1_reg;
        icmp_ln86_865_reg_1143_pp0_iter3_reg <= icmp_ln86_865_reg_1143_pp0_iter2_reg;
        icmp_ln86_865_reg_1143_pp0_iter4_reg <= icmp_ln86_865_reg_1143_pp0_iter3_reg;
        icmp_ln86_865_reg_1143_pp0_iter5_reg <= icmp_ln86_865_reg_1143_pp0_iter4_reg;
        icmp_ln86_reg_1026 <= icmp_ln86_fu_280_p2;
        icmp_ln86_reg_1026_pp0_iter1_reg <= icmp_ln86_reg_1026;
        or_ln117_777_reg_1209 <= or_ln117_777_fu_528_p2;
        or_ln117_781_reg_1228 <= or_ln117_781_fu_625_p2;
        or_ln117_783_reg_1238 <= or_ln117_783_fu_645_p2;
        or_ln117_785_reg_1244 <= or_ln117_785_fu_651_p2;
        or_ln117_787_reg_1256 <= or_ln117_787_fu_730_p2;
        or_ln117_789_reg_1267 <= or_ln117_789_fu_750_p2;
        or_ln117_793_reg_1273 <= or_ln117_793_fu_833_p2;
        or_ln117_793_reg_1273_pp0_iter5_reg <= or_ln117_793_reg_1273;
        or_ln117_793_reg_1273_pp0_iter6_reg <= or_ln117_793_reg_1273_pp0_iter5_reg;
        or_ln117_795_reg_1285 <= or_ln117_795_fu_868_p2;
        or_ln117_reg_1204 <= or_ln117_fu_522_p2;
        select_ln117_824_reg_1233 <= select_ln117_824_fu_637_p3;
        select_ln117_830_reg_1262 <= select_ln117_830_fu_742_p3;
        select_ln117_836_reg_1280 <= select_ln117_836_fu_846_p3;
        select_ln117_838_reg_1290 <= select_ln117_838_fu_880_p3;
        tmp_2_reg_1056 <= x_12_val_int_reg[32'd17];
        tmp_reg_1295 <= tmp_fu_915_p49;
        xor_ln104_reg_1148 <= xor_ln104_fu_414_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        x_10_val_int_reg <= x_10_val;
        x_12_val_int_reg <= x_12_val;
        x_13_val_int_reg <= x_13_val;
        x_14_val_int_reg <= x_14_val;
        x_15_val_int_reg <= x_15_val;
        x_1_val_int_reg <= x_1_val;
        x_2_val_int_reg <= x_2_val;
        x_3_val_int_reg <= x_3_val;
        x_4_val_int_reg <= x_4_val;
        x_6_val_int_reg <= x_6_val;
        x_7_val_int_reg <= x_7_val;
        x_9_val_int_reg <= x_9_val;
    end
end

assign and_ln102_817_fu_436_p2 = (xor_ln104_reg_1148 & icmp_ln86_846_reg_1037);

assign and_ln102_818_fu_450_p2 = (icmp_ln86_847_reg_1044 & and_ln102_fu_432_p2);

assign and_ln102_819_fu_455_p2 = (icmp_ln86_848_reg_1050 & and_ln104_reg_1154);

assign and_ln102_820_fu_469_p2 = (tmp_2_reg_1056 & and_ln102_817_fu_436_p2);

assign and_ln102_821_fu_485_p2 = (icmp_ln86_850_reg_1062 & and_ln102_818_fu_450_p2);

assign and_ln102_822_fu_549_p2 = (icmp_ln86_851_reg_1068_pp0_iter1_reg & and_ln104_168_fu_539_p2);

assign and_ln102_823_fu_490_p2 = (icmp_ln86_852_reg_1074 & and_ln102_819_fu_455_p2);

assign and_ln102_824_fu_660_p2 = (icmp_ln86_853_reg_1080_pp0_iter2_reg & and_ln104_169_reg_1172_pp0_iter2_reg);

assign and_ln102_825_fu_506_p2 = (icmp_ln86_854_reg_1086 & and_ln102_820_fu_469_p2);

assign and_ln102_826_fu_854_p2 = (icmp_ln86_855_reg_1092_pp0_iter4_reg & and_ln104_170_reg_1179_pp0_iter4_reg);

assign and_ln102_827_fu_554_p2 = (icmp_ln86_856_reg_1098_pp0_iter1_reg & and_ln102_821_reg_1186);

assign and_ln102_828_fu_563_p2 = (and_ln102_837_fu_558_p2 & and_ln102_818_reg_1166);

assign and_ln102_829_fu_664_p2 = (icmp_ln86_858_reg_1108_pp0_iter2_reg & and_ln102_822_reg_1223);

assign and_ln102_830_fu_673_p2 = (and_ln104_168_reg_1218 & and_ln102_838_fu_668_p2);

assign and_ln102_831_fu_678_p2 = (icmp_ln86_860_reg_1118_pp0_iter2_reg & and_ln104_171_reg_1192_pp0_iter2_reg);

assign and_ln102_832_fu_761_p2 = (icmp_ln86_861_reg_1123_pp0_iter3_reg & and_ln102_824_reg_1251);

assign and_ln102_833_fu_770_p2 = (and_ln104_169_reg_1172_pp0_iter3_reg & and_ln102_839_fu_765_p2);

assign and_ln102_834_fu_775_p2 = (icmp_ln86_863_reg_1133_pp0_iter3_reg & and_ln104_172_reg_1198_pp0_iter3_reg);

assign and_ln102_835_fu_858_p2 = (icmp_ln86_864_reg_1138_pp0_iter4_reg & and_ln102_826_fu_854_p2);

assign and_ln102_836_fu_898_p2 = (and_ln104_170_reg_1179_pp0_iter5_reg & and_ln102_840_fu_893_p2);

assign and_ln102_837_fu_558_p2 = (xor_ln104_413_fu_544_p2 & icmp_ln86_857_reg_1103_pp0_iter1_reg);

assign and_ln102_838_fu_668_p2 = (xor_ln104_414_fu_655_p2 & icmp_ln86_859_reg_1113_pp0_iter2_reg);

assign and_ln102_839_fu_765_p2 = (xor_ln104_416_fu_756_p2 & icmp_ln86_862_reg_1128_pp0_iter3_reg);

assign and_ln102_840_fu_893_p2 = (xor_ln104_418_fu_888_p2 & icmp_ln86_865_reg_1143_pp0_iter5_reg);

assign and_ln102_fu_432_p2 = (icmp_ln86_reg_1026 & icmp_ln86_845_reg_1032);

assign and_ln104_167_fu_445_p2 = (xor_ln104_reg_1148 & xor_ln104_409_fu_440_p2);

assign and_ln104_168_fu_539_p2 = (xor_ln104_410_fu_534_p2 & and_ln102_reg_1160);

assign and_ln104_169_fu_464_p2 = (xor_ln104_411_fu_459_p2 & and_ln104_reg_1154);

assign and_ln104_170_fu_479_p2 = (xor_ln104_412_fu_474_p2 & and_ln102_817_fu_436_p2);

assign and_ln104_171_fu_500_p2 = (xor_ln104_415_fu_495_p2 & and_ln102_819_fu_455_p2);

assign and_ln104_172_fu_516_p2 = (xor_ln104_417_fu_511_p2 & and_ln102_820_fu_469_p2);

assign and_ln104_fu_426_p2 = (xor_ln104_408_fu_420_p2 & icmp_ln86_fu_280_p2);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = ((or_ln117_797_fu_1015_p2[0:0] == 1'b1) ? tmp_reg_1295 : 13'd0);

assign icmp_ln86_845_fu_286_p2 = (($signed(x_3_val_int_reg) < $signed(18'd3827)) ? 1'b1 : 1'b0);

assign icmp_ln86_846_fu_292_p2 = (($signed(x_10_val_int_reg) < $signed(18'd1735)) ? 1'b1 : 1'b0);

assign icmp_ln86_847_fu_298_p2 = (($signed(x_15_val_int_reg) < $signed(18'd2815)) ? 1'b1 : 1'b0);

assign icmp_ln86_848_fu_304_p2 = (($signed(x_14_val_int_reg) < $signed(18'd2534)) ? 1'b1 : 1'b0);

assign icmp_ln86_850_fu_318_p2 = (($signed(x_6_val_int_reg) < $signed(18'd261623)) ? 1'b1 : 1'b0);

assign icmp_ln86_851_fu_324_p2 = (($signed(x_4_val_int_reg) < $signed(18'd2203)) ? 1'b1 : 1'b0);

assign icmp_ln86_852_fu_330_p2 = (($signed(x_2_val_int_reg) < $signed(18'd2709)) ? 1'b1 : 1'b0);

assign icmp_ln86_853_fu_336_p2 = (($signed(x_6_val_int_reg) < $signed(18'd261936)) ? 1'b1 : 1'b0);

assign icmp_ln86_854_fu_342_p2 = (($signed(x_1_val_int_reg) < $signed(18'd832)) ? 1'b1 : 1'b0);

assign icmp_ln86_855_fu_348_p2 = (($signed(x_10_val_int_reg) < $signed(18'd290)) ? 1'b1 : 1'b0);

assign icmp_ln86_856_fu_354_p2 = (($signed(x_7_val_int_reg) < $signed(18'd261530)) ? 1'b1 : 1'b0);

assign icmp_ln86_857_fu_360_p2 = (($signed(x_3_val_int_reg) < $signed(18'd261976)) ? 1'b1 : 1'b0);

assign icmp_ln86_858_fu_366_p2 = (($signed(x_9_val_int_reg) < $signed(18'd261720)) ? 1'b1 : 1'b0);

assign icmp_ln86_859_fu_372_p2 = (($signed(x_3_val_int_reg) < $signed(18'd3185)) ? 1'b1 : 1'b0);

assign icmp_ln86_860_fu_378_p2 = (($signed(x_3_val_int_reg) < $signed(18'd3838)) ? 1'b1 : 1'b0);

assign icmp_ln86_861_fu_384_p2 = (($signed(x_13_val_int_reg) < $signed(18'd1170)) ? 1'b1 : 1'b0);

assign icmp_ln86_862_fu_390_p2 = (($signed(x_12_val_int_reg) < $signed(18'd557)) ? 1'b1 : 1'b0);

assign icmp_ln86_863_fu_396_p2 = (($signed(x_1_val_int_reg) < $signed(18'd843)) ? 1'b1 : 1'b0);

assign icmp_ln86_864_fu_402_p2 = (($signed(x_4_val_int_reg) < $signed(18'd2234)) ? 1'b1 : 1'b0);

assign icmp_ln86_865_fu_408_p2 = (($signed(x_13_val_int_reg) < $signed(18'd262133)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_280_p2 = (($signed(x_14_val_int_reg) < $signed(18'd3517)) ? 1'b1 : 1'b0);

assign or_ln117_777_fu_528_p2 = (or_ln117_fu_522_p2 | and_ln102_825_fu_506_p2);

assign or_ln117_778_fu_583_p2 = (or_ln117_777_reg_1209 | and_ln102_827_fu_554_p2);

assign or_ln117_779_fu_599_p2 = (or_ln117_777_reg_1209 | and_ln102_821_reg_1186);

assign or_ln117_780_fu_611_p2 = (or_ln117_779_fu_599_p2 | and_ln102_828_fu_563_p2);

assign or_ln117_781_fu_625_p2 = (or_ln117_777_reg_1209 | and_ln102_818_reg_1166);

assign or_ln117_782_fu_682_p2 = (or_ln117_781_reg_1228 | and_ln102_829_fu_664_p2);

assign or_ln117_783_fu_645_p2 = (or_ln117_781_fu_625_p2 | and_ln102_822_fu_549_p2);

assign or_ln117_784_fu_698_p2 = (or_ln117_783_reg_1238 | and_ln102_830_fu_673_p2);

assign or_ln117_785_fu_651_p2 = (or_ln117_777_reg_1209 | and_ln102_reg_1160);

assign or_ln117_786_fu_718_p2 = (or_ln117_785_reg_1244 | and_ln102_831_fu_678_p2);

assign or_ln117_787_fu_730_p2 = (or_ln117_785_reg_1244 | and_ln104_171_reg_1192_pp0_iter2_reg);

assign or_ln117_788_fu_779_p2 = (or_ln117_787_reg_1256 | and_ln102_832_fu_761_p2);

assign or_ln117_789_fu_750_p2 = (or_ln117_787_fu_730_p2 | and_ln102_824_fu_660_p2);

assign or_ln117_790_fu_791_p2 = (or_ln117_789_reg_1267 | and_ln102_833_fu_770_p2);

assign or_ln117_791_fu_807_p2 = (or_ln117_787_reg_1256 | and_ln104_169_reg_1172_pp0_iter3_reg);

assign or_ln117_792_fu_819_p2 = (or_ln117_791_fu_807_p2 | and_ln102_834_fu_775_p2);

assign or_ln117_793_fu_833_p2 = (or_ln117_791_fu_807_p2 | and_ln104_172_reg_1198_pp0_iter3_reg);

assign or_ln117_794_fu_863_p2 = (or_ln117_793_reg_1273 | and_ln102_835_fu_858_p2);

assign or_ln117_795_fu_868_p2 = (or_ln117_793_reg_1273 | and_ln102_826_fu_854_p2);

assign or_ln117_796_fu_903_p2 = (or_ln117_795_reg_1285 | and_ln102_836_fu_898_p2);

assign or_ln117_797_fu_1015_p2 = (or_ln117_793_reg_1273_pp0_iter6_reg | and_ln104_170_reg_1179_pp0_iter6_reg);

assign or_ln117_798_fu_568_p2 = (icmp_ln86_reg_1026_pp0_iter1_reg | icmp_ln86_846_reg_1037_pp0_iter1_reg);

assign or_ln117_fu_522_p2 = (and_ln104_167_fu_445_p2 | and_ln102_823_fu_490_p2);

assign select_ln117_820_fu_588_p3 = ((or_ln117_777_reg_1209[0:0] == 1'b1) ? select_ln117_fu_576_p3 : 2'd3);

assign select_ln117_821_fu_603_p3 = ((or_ln117_778_fu_583_p2[0:0] == 1'b1) ? zext_ln117_91_fu_595_p1 : 3'd4);

assign select_ln117_822_fu_617_p3 = ((or_ln117_779_fu_599_p2[0:0] == 1'b1) ? select_ln117_821_fu_603_p3 : 3'd5);

assign select_ln117_823_fu_629_p3 = ((or_ln117_780_fu_611_p2[0:0] == 1'b1) ? select_ln117_822_fu_617_p3 : 3'd6);

assign select_ln117_824_fu_637_p3 = ((or_ln117_781_fu_625_p2[0:0] == 1'b1) ? select_ln117_823_fu_629_p3 : 3'd7);

assign select_ln117_825_fu_690_p3 = ((or_ln117_782_fu_682_p2[0:0] == 1'b1) ? zext_ln117_92_fu_687_p1 : 4'd8);

assign select_ln117_826_fu_703_p3 = ((or_ln117_783_reg_1238[0:0] == 1'b1) ? select_ln117_825_fu_690_p3 : 4'd9);

assign select_ln117_827_fu_710_p3 = ((or_ln117_784_fu_698_p2[0:0] == 1'b1) ? select_ln117_826_fu_703_p3 : 4'd10);

assign select_ln117_828_fu_723_p3 = ((or_ln117_785_reg_1244[0:0] == 1'b1) ? select_ln117_827_fu_710_p3 : 4'd11);

assign select_ln117_829_fu_734_p3 = ((or_ln117_786_fu_718_p2[0:0] == 1'b1) ? select_ln117_828_fu_723_p3 : 4'd12);

assign select_ln117_830_fu_742_p3 = ((or_ln117_787_fu_730_p2[0:0] == 1'b1) ? select_ln117_829_fu_734_p3 : 4'd13);

assign select_ln117_831_fu_784_p3 = ((or_ln117_788_fu_779_p2[0:0] == 1'b1) ? select_ln117_830_reg_1262 : 4'd14);

assign select_ln117_832_fu_796_p3 = ((or_ln117_789_reg_1267[0:0] == 1'b1) ? select_ln117_831_fu_784_p3 : 4'd15);

assign select_ln117_833_fu_811_p3 = ((or_ln117_790_fu_791_p2[0:0] == 1'b1) ? zext_ln117_93_fu_803_p1 : 5'd16);

assign select_ln117_834_fu_825_p3 = ((or_ln117_791_fu_807_p2[0:0] == 1'b1) ? select_ln117_833_fu_811_p3 : 5'd17);

assign select_ln117_835_fu_838_p3 = ((or_ln117_792_fu_819_p2[0:0] == 1'b1) ? select_ln117_834_fu_825_p3 : 5'd18);

assign select_ln117_836_fu_846_p3 = ((or_ln117_793_fu_833_p2[0:0] == 1'b1) ? select_ln117_835_fu_838_p3 : 5'd19);

assign select_ln117_837_fu_873_p3 = ((or_ln117_794_fu_863_p2[0:0] == 1'b1) ? select_ln117_836_reg_1280 : 5'd20);

assign select_ln117_838_fu_880_p3 = ((or_ln117_795_fu_868_p2[0:0] == 1'b1) ? select_ln117_837_fu_873_p3 : 5'd21);

assign select_ln117_fu_576_p3 = ((or_ln117_reg_1204[0:0] == 1'b1) ? zext_ln117_fu_572_p1 : 2'd2);

assign tmp_fu_915_p47 = 'bx;

assign tmp_fu_915_p48 = ((or_ln117_796_fu_903_p2[0:0] == 1'b1) ? select_ln117_838_reg_1290 : 5'd22);

assign xor_ln104_408_fu_420_p2 = (icmp_ln86_845_fu_286_p2 ^ 1'd1);

assign xor_ln104_409_fu_440_p2 = (icmp_ln86_846_reg_1037 ^ 1'd1);

assign xor_ln104_410_fu_534_p2 = (icmp_ln86_847_reg_1044_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_411_fu_459_p2 = (icmp_ln86_848_reg_1050 ^ 1'd1);

assign xor_ln104_412_fu_474_p2 = (tmp_2_reg_1056 ^ 1'd1);

assign xor_ln104_413_fu_544_p2 = (icmp_ln86_850_reg_1062_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_414_fu_655_p2 = (icmp_ln86_851_reg_1068_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_415_fu_495_p2 = (icmp_ln86_852_reg_1074 ^ 1'd1);

assign xor_ln104_416_fu_756_p2 = (icmp_ln86_853_reg_1080_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_417_fu_511_p2 = (icmp_ln86_854_reg_1086 ^ 1'd1);

assign xor_ln104_418_fu_888_p2 = (icmp_ln86_855_reg_1092_pp0_iter5_reg ^ 1'd1);

assign xor_ln104_fu_414_p2 = (icmp_ln86_fu_280_p2 ^ 1'd1);

assign zext_ln117_91_fu_595_p1 = select_ln117_820_fu_588_p3;

assign zext_ln117_92_fu_687_p1 = select_ln117_824_reg_1233;

assign zext_ln117_93_fu_803_p1 = select_ln117_832_fu_796_p3;

assign zext_ln117_fu_572_p1 = or_ln117_798_fu_568_p2;

endmodule //my_prj_decision_function_30
