Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Mon Nov  7 14:59:48 2016
| Host         : dmlab05 running 64-bit Ubuntu 16.04.1 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file TopModule_timing_summary_routed.rpt -rpx TopModule_timing_summary_routed.rpx
| Design       : TopModule
| Device       : 7a35t-ftg256
| Speed File   : -2  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      9.749        0.000                      0                  626        0.142        0.000                      0                  626        7.833        0.000                       0                   324  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock         Waveform(ns)       Period(ns)      Frequency(MHz)
-----         ------------       ----------      --------------
ulpi_clk_pin  {0.000 8.333}      16.667          59.999          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ulpi_clk_pin        9.749        0.000                      0                  626        0.142        0.000                      0                  626        7.833        0.000                       0                   324  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ulpi_clk_pin
  To Clock:  ulpi_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        9.749ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.142ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.749ns  (required time - arrival time)
  Source:                 input_module_inst/usb_serial_inst/descrom_raddr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            input_module_inst/usb_serial_inst/usb_packet_inst/s_rxgoodpacket_reg/D
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ulpi_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (ulpi_clk_pin rise@16.667ns - ulpi_clk_pin rise@0.000ns)
  Data Path Delay:        6.933ns  (logic 1.578ns (22.759%)  route 5.355ns (77.241%))
  Logic Levels:           8  (LUT2=3 LUT6=5)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.403ns = ( 22.070 - 16.667 ) 
    Source Clock Delay      (SCD):    5.951ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ULPI_clk (IN)
                         net (fo=0)                   0.000     0.000    ULPI_clk
    B5                   IBUF (Prop_ibuf_I_O)         1.422     1.422 r  ULPI_clk_IBUF_inst/O
                         net (fo=1, routed)           3.087     4.509    ULPI_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.590 r  ULPI_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.361     5.951    input_module_inst/usb_serial_inst/ULPI_clk_IBUF_BUFG
    SLICE_X55Y93         FDRE                                         r  input_module_inst/usb_serial_inst/descrom_raddr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y93         FDRE (Prop_fdre_C_Q)         0.379     6.330 f  input_module_inst/usb_serial_inst/descrom_raddr_reg[7]/Q
                         net (fo=49, routed)          1.685     8.015    input_module_inst/usb_serial_inst/usb_packet_inst/descrom_raddr_reg[8][7]
    SLICE_X58Y86         LUT2 (Prop_lut2_I1_O)        0.119     8.134 r  input_module_inst/usb_serial_inst/usb_packet_inst/s_dataout[6]_i_14/O
                         net (fo=1, routed)           0.658     8.792    input_module_inst/usb_serial_inst/usb_packet_inst/s_dataout[6]_i_14_n_0
    SLICE_X58Y87         LUT6 (Prop_lut6_I1_O)        0.267     9.059 f  input_module_inst/usb_serial_inst/usb_packet_inst/s_dataout[6]_i_8/O
                         net (fo=1, routed)           0.435     9.494    input_module_inst/usb_serial_inst/usb_transact_inst/descrom_raddr_reg[0]_3
    SLICE_X59Y90         LUT6 (Prop_lut6_I3_O)        0.105     9.599 r  input_module_inst/usb_serial_inst/usb_transact_inst/s_dataout[6]_i_5/O
                         net (fo=3, routed)           0.619    10.218    input_module_inst/usb_serial_inst/usb_transact_inst/crc16_buf_reg[2]
    SLICE_X62Y96         LUT2 (Prop_lut2_I1_O)        0.105    10.323 r  input_module_inst/usb_serial_inst/usb_transact_inst/s_dataout[6]_i_4/O
                         net (fo=2, routed)           0.464    10.787    input_module_inst/usb_serial_inst/usb_packet_inst/s_sendpid_reg[2]_0
    SLICE_X61Y98         LUT6 (Prop_lut6_I2_O)        0.105    10.892 r  input_module_inst/usb_serial_inst/usb_packet_inst/crc16_buf[3]_i_2/O
                         net (fo=1, routed)           0.343    11.235    input_module_inst/usb_serial_inst/usb_packet_inst/crc16_buf[3]_i_2_n_0
    SLICE_X61Y98         LUT2 (Prop_lut2_I0_O)        0.126    11.361 r  input_module_inst/usb_serial_inst/usb_packet_inst/crc16_buf[3]_i_1/O
                         net (fo=3, routed)           0.921    12.281    input_module_inst/usb_serial_inst/usb_packet_inst/crc16_buf[3]_i_1_n_0
    SLICE_X60Y97         LUT6 (Prop_lut6_I2_O)        0.267    12.548 f  input_module_inst/usb_serial_inst/usb_packet_inst/s_rxgoodpacket_i_3/O
                         net (fo=1, routed)           0.232    12.780    input_module_inst/usb_serial_inst/usb_packet_inst/s_rxgoodpacket_i_3_n_0
    SLICE_X58Y97         LUT6 (Prop_lut6_I3_O)        0.105    12.885 r  input_module_inst/usb_serial_inst/usb_packet_inst/s_rxgoodpacket_i_1/O
                         net (fo=1, routed)           0.000    12.885    input_module_inst/usb_serial_inst/usb_packet_inst/s_rxgoodpacket_i_1_n_0
    SLICE_X58Y97         FDRE                                         r  input_module_inst/usb_serial_inst/usb_packet_inst/s_rxgoodpacket_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ulpi_clk_pin rise edge)
                                                     16.667    16.667 r  
    B5                                                0.000    16.667 r  ULPI_clk (IN)
                         net (fo=0)                   0.000    16.667    ULPI_clk
    B5                   IBUF (Prop_ibuf_I_O)         1.356    18.023 r  ULPI_clk_IBUF_inst/O
                         net (fo=1, routed)           2.654    20.677    ULPI_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.754 r  ULPI_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.316    22.070    input_module_inst/usb_serial_inst/usb_packet_inst/ULPI_clk_IBUF_BUFG
    SLICE_X58Y97         FDRE                                         r  input_module_inst/usb_serial_inst/usb_packet_inst/s_rxgoodpacket_reg/C
                         clock pessimism              0.569    22.639    
                         clock uncertainty           -0.035    22.604    
    SLICE_X58Y97         FDRE (Setup_fdre_C_D)        0.030    22.634    input_module_inst/usb_serial_inst/usb_packet_inst/s_rxgoodpacket_reg
  -------------------------------------------------------------------
                         required time                         22.634    
                         arrival time                         -12.885    
  -------------------------------------------------------------------
                         slack                                  9.749    

Slack (MET) :             10.157ns  (required time - arrival time)
  Source:                 input_module_inst/usb_serial_inst/descrom_raddr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            input_module_inst/usb_serial_inst/usb_packet_inst/PHY_DATAOUT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ulpi_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (ulpi_clk_pin rise@16.667ns - ulpi_clk_pin rise@0.000ns)
  Data Path Delay:        6.527ns  (logic 1.313ns (20.117%)  route 5.214ns (79.883%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT6=5)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.404ns = ( 22.071 - 16.667 ) 
    Source Clock Delay      (SCD):    5.951ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ULPI_clk (IN)
                         net (fo=0)                   0.000     0.000    ULPI_clk
    B5                   IBUF (Prop_ibuf_I_O)         1.422     1.422 r  ULPI_clk_IBUF_inst/O
                         net (fo=1, routed)           3.087     4.509    ULPI_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.590 r  ULPI_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.361     5.951    input_module_inst/usb_serial_inst/ULPI_clk_IBUF_BUFG
    SLICE_X55Y93         FDRE                                         r  input_module_inst/usb_serial_inst/descrom_raddr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y93         FDRE (Prop_fdre_C_Q)         0.379     6.330 r  input_module_inst/usb_serial_inst/descrom_raddr_reg[7]/Q
                         net (fo=49, routed)          1.537     7.868    input_module_inst/usb_serial_inst/usb_packet_inst/descrom_raddr_reg[8][7]
    SLICE_X60Y86         LUT2 (Prop_lut2_I1_O)        0.126     7.994 f  input_module_inst/usb_serial_inst/usb_packet_inst/s_dataout[2]_i_22/O
                         net (fo=1, routed)           0.687     8.681    input_module_inst/usb_serial_inst/usb_packet_inst/s_dataout[2]_i_22_n_0
    SLICE_X60Y86         LUT6 (Prop_lut6_I0_O)        0.283     8.964 r  input_module_inst/usb_serial_inst/usb_packet_inst/s_dataout[2]_i_15/O
                         net (fo=2, routed)           0.663     9.627    input_module_inst/usb_serial_inst/usb_packet_inst/s_dataout[2]_i_15_n_0
    SLICE_X61Y87         LUT6 (Prop_lut6_I2_O)        0.105     9.732 f  input_module_inst/usb_serial_inst/usb_packet_inst/s_dataout[2]_i_8/O
                         net (fo=1, routed)           0.797    10.529    input_module_inst/usb_serial_inst/usb_transact_inst/descrom_raddr_reg[0]_4
    SLICE_X61Y91         LUT6 (Prop_lut6_I1_O)        0.105    10.634 r  input_module_inst/usb_serial_inst/usb_transact_inst/s_dataout[2]_i_5/O
                         net (fo=1, routed)           0.629    11.263    input_module_inst/usb_serial_inst/usb_packet_inst/s_sendpid_reg[2]_2
    SLICE_X63Y96         LUT6 (Prop_lut6_I3_O)        0.105    11.368 r  input_module_inst/usb_serial_inst/usb_packet_inst/s_dataout[2]_i_3/O
                         net (fo=1, routed)           0.236    11.605    input_module_inst/usb_serial_inst/usb_packet_inst/s_dataout[2]_i_3_n_0
    SLICE_X64Y96         LUT6 (Prop_lut6_I1_O)        0.105    11.710 r  input_module_inst/usb_serial_inst/usb_packet_inst/s_dataout[2]_i_1/O
                         net (fo=2, routed)           0.663    12.373    input_module_inst/usb_serial_inst/usb_packet_inst/v_dataout[2]
    SLICE_X63Y96         LUT3 (Prop_lut3_I2_O)        0.105    12.478 r  input_module_inst/usb_serial_inst/usb_packet_inst/PHY_DATAOUT[2]_i_1/O
                         net (fo=1, routed)           0.000    12.478    input_module_inst/usb_serial_inst/usb_packet_inst/p_1_in__0[2]
    SLICE_X63Y96         FDRE                                         r  input_module_inst/usb_serial_inst/usb_packet_inst/PHY_DATAOUT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ulpi_clk_pin rise edge)
                                                     16.667    16.667 r  
    B5                                                0.000    16.667 r  ULPI_clk (IN)
                         net (fo=0)                   0.000    16.667    ULPI_clk
    B5                   IBUF (Prop_ibuf_I_O)         1.356    18.023 r  ULPI_clk_IBUF_inst/O
                         net (fo=1, routed)           2.654    20.677    ULPI_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.754 r  ULPI_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.317    22.071    input_module_inst/usb_serial_inst/usb_packet_inst/ULPI_clk_IBUF_BUFG
    SLICE_X63Y96         FDRE                                         r  input_module_inst/usb_serial_inst/usb_packet_inst/PHY_DATAOUT_reg[2]/C
                         clock pessimism              0.569    22.640    
                         clock uncertainty           -0.035    22.605    
    SLICE_X63Y96         FDRE (Setup_fdre_C_D)        0.030    22.635    input_module_inst/usb_serial_inst/usb_packet_inst/PHY_DATAOUT_reg[2]
  -------------------------------------------------------------------
                         required time                         22.635    
                         arrival time                         -12.478    
  -------------------------------------------------------------------
                         slack                                 10.157    

Slack (MET) :             10.205ns  (required time - arrival time)
  Source:                 input_module_inst/usb_serial_inst/usb_transact_inst/s_endpt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            input_module_inst/usb_serial_inst/usb_packet_inst/PHY_DATAOUT_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ulpi_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (ulpi_clk_pin rise@16.667ns - ulpi_clk_pin rise@0.000ns)
  Data Path Delay:        6.520ns  (logic 1.541ns (23.634%)  route 4.979ns (76.366%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT4=1 LUT6=4)
  Clock Path Skew:        0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.404ns = ( 22.071 - 16.667 ) 
    Source Clock Delay      (SCD):    5.948ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ULPI_clk (IN)
                         net (fo=0)                   0.000     0.000    ULPI_clk
    B5                   IBUF (Prop_ibuf_I_O)         1.422     1.422 r  ULPI_clk_IBUF_inst/O
                         net (fo=1, routed)           3.087     4.509    ULPI_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.590 r  ULPI_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.358     5.948    input_module_inst/usb_serial_inst/usb_transact_inst/ULPI_clk_IBUF_BUFG
    SLICE_X50Y91         FDRE                                         r  input_module_inst/usb_serial_inst/usb_transact_inst/s_endpt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y91         FDRE (Prop_fdre_C_Q)         0.433     6.381 f  input_module_inst/usb_serial_inst/usb_transact_inst/s_endpt_reg[1]/Q
                         net (fo=10, routed)          0.875     7.256    input_module_inst/usb_serial_inst/usb_transact_inst/usbt_endpt[1]
    SLICE_X49Y91         LUT4 (Prop_lut4_I0_O)        0.119     7.375 r  input_module_inst/usb_serial_inst/usb_transact_inst/s_sendpid[2]_i_3/O
                         net (fo=11, routed)          0.848     8.223    input_module_inst/usb_serial_inst/usb_control_inst/s_endpt_reg[1]_0
    SLICE_X55Y90         LUT6 (Prop_lut6_I5_O)        0.267     8.490 f  input_module_inst/usb_serial_inst/usb_control_inst/s_txfirst_i_4/O
                         net (fo=12, routed)          0.924     9.414    input_module_inst/usb_serial_inst/usb_transact_inst/s_state_reg[3]_6
    SLICE_X60Y91         LUT6 (Prop_lut6_I0_O)        0.105     9.519 r  input_module_inst/usb_serial_inst/usb_transact_inst/s_dataout[7]_i_7/O
                         net (fo=3, routed)           1.166    10.685    input_module_inst/usb_serial_inst/usb_transact_inst/crc16_buf_reg[2]_0
    SLICE_X62Y96         LUT2 (Prop_lut2_I1_O)        0.126    10.811 r  input_module_inst/usb_serial_inst/usb_transact_inst/s_dataout[7]_i_5/O
                         net (fo=1, routed)           0.376    11.187    input_module_inst/usb_serial_inst/usb_packet_inst/descrom_raddr_reg[8]_6
    SLICE_X62Y97         LUT6 (Prop_lut6_I1_O)        0.267    11.454 r  input_module_inst/usb_serial_inst/usb_packet_inst/s_dataout[7]_i_3/O
                         net (fo=1, routed)           0.120    11.574    input_module_inst/usb_serial_inst/usb_packet_inst/s_dataout[7]_i_3_n_0
    SLICE_X62Y97         LUT6 (Prop_lut6_I0_O)        0.105    11.679 r  input_module_inst/usb_serial_inst/usb_packet_inst/s_dataout[7]_i_2/O
                         net (fo=2, routed)           0.671    12.350    input_module_inst/usb_serial_inst/usb_packet_inst/v_dataout[7]
    SLICE_X63Y96         LUT3 (Prop_lut3_I2_O)        0.119    12.469 r  input_module_inst/usb_serial_inst/usb_packet_inst/PHY_DATAOUT[7]_i_3/O
                         net (fo=1, routed)           0.000    12.469    input_module_inst/usb_serial_inst/usb_packet_inst/p_1_in__0[7]
    SLICE_X63Y96         FDRE                                         r  input_module_inst/usb_serial_inst/usb_packet_inst/PHY_DATAOUT_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ulpi_clk_pin rise edge)
                                                     16.667    16.667 r  
    B5                                                0.000    16.667 r  ULPI_clk (IN)
                         net (fo=0)                   0.000    16.667    ULPI_clk
    B5                   IBUF (Prop_ibuf_I_O)         1.356    18.023 r  ULPI_clk_IBUF_inst/O
                         net (fo=1, routed)           2.654    20.677    ULPI_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.754 r  ULPI_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.317    22.071    input_module_inst/usb_serial_inst/usb_packet_inst/ULPI_clk_IBUF_BUFG
    SLICE_X63Y96         FDRE                                         r  input_module_inst/usb_serial_inst/usb_packet_inst/PHY_DATAOUT_reg[7]/C
                         clock pessimism              0.569    22.640    
                         clock uncertainty           -0.035    22.605    
    SLICE_X63Y96         FDRE (Setup_fdre_C_D)        0.069    22.674    input_module_inst/usb_serial_inst/usb_packet_inst/PHY_DATAOUT_reg[7]
  -------------------------------------------------------------------
                         required time                         22.674    
                         arrival time                         -12.469    
  -------------------------------------------------------------------
                         slack                                 10.205    

Slack (MET) :             10.220ns  (required time - arrival time)
  Source:                 input_module_inst/usb_serial_inst/descrom_raddr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            input_module_inst/usb_serial_inst/usb_packet_inst/crc16_buf_reg[15]/D
                            (rising edge-triggered cell FDSE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ulpi_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (ulpi_clk_pin rise@16.667ns - ulpi_clk_pin rise@0.000ns)
  Data Path Delay:        6.505ns  (logic 1.295ns (19.908%)  route 5.210ns (80.092%))
  Logic Levels:           7  (LUT2=1 LUT3=1 LUT6=5)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.403ns = ( 22.070 - 16.667 ) 
    Source Clock Delay      (SCD):    5.951ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ULPI_clk (IN)
                         net (fo=0)                   0.000     0.000    ULPI_clk
    B5                   IBUF (Prop_ibuf_I_O)         1.422     1.422 r  ULPI_clk_IBUF_inst/O
                         net (fo=1, routed)           3.087     4.509    ULPI_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.590 r  ULPI_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.361     5.951    input_module_inst/usb_serial_inst/ULPI_clk_IBUF_BUFG
    SLICE_X55Y92         FDRE                                         r  input_module_inst/usb_serial_inst/descrom_raddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y92         FDRE (Prop_fdre_C_Q)         0.379     6.330 f  input_module_inst/usb_serial_inst/descrom_raddr_reg[0]/Q
                         net (fo=34, routed)          1.517     7.847    input_module_inst/usb_serial_inst/usb_packet_inst/descrom_raddr_reg[8][0]
    SLICE_X59Y88         LUT3 (Prop_lut3_I0_O)        0.124     7.971 r  input_module_inst/usb_serial_inst/usb_packet_inst/s_txfirst_i_19/O
                         net (fo=4, routed)           0.800     8.771    input_module_inst/usb_serial_inst/usb_packet_inst/s_txfirst_i_19_n_0
    SLICE_X62Y89         LUT6 (Prop_lut6_I1_O)        0.267     9.038 r  input_module_inst/usb_serial_inst/usb_packet_inst/s_dataout[3]_i_7/O
                         net (fo=2, routed)           0.808     9.846    input_module_inst/usb_serial_inst/usb_transact_inst/descrom_raddr_reg[1]
    SLICE_X60Y91         LUT6 (Prop_lut6_I2_O)        0.105     9.951 r  input_module_inst/usb_serial_inst/usb_transact_inst/crc16_buf[6]_i_4/O
                         net (fo=1, routed)           0.601    10.552    input_module_inst/usb_serial_inst/usb_packet_inst/s_state_reg[2]_0
    SLICE_X60Y95         LUT6 (Prop_lut6_I2_O)        0.105    10.657 r  input_module_inst/usb_serial_inst/usb_packet_inst/crc16_buf[6]_i_2/O
                         net (fo=3, routed)           0.585    11.242    input_module_inst/usb_serial_inst/usb_packet_inst/crc16_buf[6]_i_2_n_0
    SLICE_X61Y97         LUT6 (Prop_lut6_I0_O)        0.105    11.347 r  input_module_inst/usb_serial_inst/usb_packet_inst/crc16_buf[5]_i_1/O
                         net (fo=4, routed)           0.566    11.913    input_module_inst/usb_serial_inst/usb_packet_inst/crc16_buf[5]_i_1_n_0
    SLICE_X61Y97         LUT6 (Prop_lut6_I2_O)        0.105    12.018 r  input_module_inst/usb_serial_inst/usb_packet_inst/crc16_buf[0]_i_1/O
                         net (fo=3, routed)           0.333    12.351    input_module_inst/usb_serial_inst/usb_packet_inst/crc16_buf[0]_i_1_n_0
    SLICE_X60Y98         LUT2 (Prop_lut2_I1_O)        0.105    12.456 r  input_module_inst/usb_serial_inst/usb_packet_inst/crc16_buf[15]_i_3/O
                         net (fo=1, routed)           0.000    12.456    input_module_inst/usb_serial_inst/usb_packet_inst/crc16_buf[15]_i_3_n_0
    SLICE_X60Y98         FDSE                                         r  input_module_inst/usb_serial_inst/usb_packet_inst/crc16_buf_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock ulpi_clk_pin rise edge)
                                                     16.667    16.667 r  
    B5                                                0.000    16.667 r  ULPI_clk (IN)
                         net (fo=0)                   0.000    16.667    ULPI_clk
    B5                   IBUF (Prop_ibuf_I_O)         1.356    18.023 r  ULPI_clk_IBUF_inst/O
                         net (fo=1, routed)           2.654    20.677    ULPI_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.754 r  ULPI_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.316    22.070    input_module_inst/usb_serial_inst/usb_packet_inst/ULPI_clk_IBUF_BUFG
    SLICE_X60Y98         FDSE                                         r  input_module_inst/usb_serial_inst/usb_packet_inst/crc16_buf_reg[15]/C
                         clock pessimism              0.569    22.639    
                         clock uncertainty           -0.035    22.604    
    SLICE_X60Y98         FDSE (Setup_fdse_C_D)        0.072    22.676    input_module_inst/usb_serial_inst/usb_packet_inst/crc16_buf_reg[15]
  -------------------------------------------------------------------
                         required time                         22.676    
                         arrival time                         -12.456    
  -------------------------------------------------------------------
                         slack                                 10.220    

Slack (MET) :             10.222ns  (required time - arrival time)
  Source:                 input_module_inst/usb_serial_inst/usb_packet_inst/s_txready_reg/C
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            input_module_inst/usb_serial_inst/usb_packet_inst/crc16_buf_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ulpi_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (ulpi_clk_pin rise@16.667ns - ulpi_clk_pin rise@0.000ns)
  Data Path Delay:        5.959ns  (logic 1.130ns (18.963%)  route 4.829ns (81.037%))
  Logic Levels:           5  (LUT2=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.403ns = ( 22.070 - 16.667 ) 
    Source Clock Delay      (SCD):    6.015ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ULPI_clk (IN)
                         net (fo=0)                   0.000     0.000    ULPI_clk
    B5                   IBUF (Prop_ibuf_I_O)         1.422     1.422 r  ULPI_clk_IBUF_inst/O
                         net (fo=1, routed)           3.087     4.509    ULPI_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.590 r  ULPI_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.425     6.015    input_module_inst/usb_serial_inst/usb_packet_inst/ULPI_clk_IBUF_BUFG
    SLICE_X60Y95         FDRE                                         r  input_module_inst/usb_serial_inst/usb_packet_inst/s_txready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y95         FDRE (Prop_fdre_C_Q)         0.433     6.448 r  input_module_inst/usb_serial_inst/usb_packet_inst/s_txready_reg/Q
                         net (fo=13, routed)          0.937     7.386    input_module_inst/usb_serial_inst/usb_packet_inst/s_txready
    SLICE_X59Y97         LUT2 (Prop_lut2_I0_O)        0.115     7.501 f  input_module_inst/usb_serial_inst/usb_packet_inst/s_dataout[7]_i_6/O
                         net (fo=10, routed)          1.080     8.580    input_module_inst/usb_serial_inst/usb_transact_inst/s_txready_reg
    SLICE_X54Y91         LUT6 (Prop_lut6_I0_O)        0.267     8.847 r  input_module_inst/usb_serial_inst/usb_transact_inst/crc16_buf[15]_i_6/O
                         net (fo=13, routed)          0.934     9.781    input_module_inst/usb_serial_inst/usb_packet_inst/s_txready_reg_0
    SLICE_X59Y96         LUT5 (Prop_lut5_I2_O)        0.105     9.886 r  input_module_inst/usb_serial_inst/usb_packet_inst/crc16_buf[15]_i_5/O
                         net (fo=1, routed)           0.657    10.543    input_module_inst/usb_serial_inst/usb_packet_inst/v_crc_upd
    SLICE_X59Y97         LUT6 (Prop_lut6_I1_O)        0.105    10.648 r  input_module_inst/usb_serial_inst/usb_packet_inst/crc16_buf[15]_i_2/O
                         net (fo=17, routed)          0.395    11.044    input_module_inst/usb_serial_inst/usb_packet_inst/crc16_buf[15]_i_2_n_0
    SLICE_X62Y98         LUT2 (Prop_lut2_I0_O)        0.105    11.149 r  input_module_inst/usb_serial_inst/usb_packet_inst/crc16_buf[15]_i_1/O
                         net (fo=15, routed)          0.826    11.974    input_module_inst/usb_serial_inst/usb_packet_inst/crc16_buf[15]_i_1_n_0
    SLICE_X60Y97         FDSE                                         r  input_module_inst/usb_serial_inst/usb_packet_inst/crc16_buf_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock ulpi_clk_pin rise edge)
                                                     16.667    16.667 r  
    B5                                                0.000    16.667 r  ULPI_clk (IN)
                         net (fo=0)                   0.000    16.667    ULPI_clk
    B5                   IBUF (Prop_ibuf_I_O)         1.356    18.023 r  ULPI_clk_IBUF_inst/O
                         net (fo=1, routed)           2.654    20.677    ULPI_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.754 r  ULPI_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.316    22.070    input_module_inst/usb_serial_inst/usb_packet_inst/ULPI_clk_IBUF_BUFG
    SLICE_X60Y97         FDSE                                         r  input_module_inst/usb_serial_inst/usb_packet_inst/crc16_buf_reg[1]/C
                         clock pessimism              0.584    22.654    
                         clock uncertainty           -0.035    22.619    
    SLICE_X60Y97         FDSE (Setup_fdse_C_S)       -0.423    22.196    input_module_inst/usb_serial_inst/usb_packet_inst/crc16_buf_reg[1]
  -------------------------------------------------------------------
                         required time                         22.196    
                         arrival time                         -11.974    
  -------------------------------------------------------------------
                         slack                                 10.222    

Slack (MET) :             10.222ns  (required time - arrival time)
  Source:                 input_module_inst/usb_serial_inst/usb_packet_inst/s_txready_reg/C
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            input_module_inst/usb_serial_inst/usb_packet_inst/crc16_buf_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ulpi_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (ulpi_clk_pin rise@16.667ns - ulpi_clk_pin rise@0.000ns)
  Data Path Delay:        5.959ns  (logic 1.130ns (18.963%)  route 4.829ns (81.037%))
  Logic Levels:           5  (LUT2=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.403ns = ( 22.070 - 16.667 ) 
    Source Clock Delay      (SCD):    6.015ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ULPI_clk (IN)
                         net (fo=0)                   0.000     0.000    ULPI_clk
    B5                   IBUF (Prop_ibuf_I_O)         1.422     1.422 r  ULPI_clk_IBUF_inst/O
                         net (fo=1, routed)           3.087     4.509    ULPI_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.590 r  ULPI_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.425     6.015    input_module_inst/usb_serial_inst/usb_packet_inst/ULPI_clk_IBUF_BUFG
    SLICE_X60Y95         FDRE                                         r  input_module_inst/usb_serial_inst/usb_packet_inst/s_txready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y95         FDRE (Prop_fdre_C_Q)         0.433     6.448 r  input_module_inst/usb_serial_inst/usb_packet_inst/s_txready_reg/Q
                         net (fo=13, routed)          0.937     7.386    input_module_inst/usb_serial_inst/usb_packet_inst/s_txready
    SLICE_X59Y97         LUT2 (Prop_lut2_I0_O)        0.115     7.501 f  input_module_inst/usb_serial_inst/usb_packet_inst/s_dataout[7]_i_6/O
                         net (fo=10, routed)          1.080     8.580    input_module_inst/usb_serial_inst/usb_transact_inst/s_txready_reg
    SLICE_X54Y91         LUT6 (Prop_lut6_I0_O)        0.267     8.847 r  input_module_inst/usb_serial_inst/usb_transact_inst/crc16_buf[15]_i_6/O
                         net (fo=13, routed)          0.934     9.781    input_module_inst/usb_serial_inst/usb_packet_inst/s_txready_reg_0
    SLICE_X59Y96         LUT5 (Prop_lut5_I2_O)        0.105     9.886 r  input_module_inst/usb_serial_inst/usb_packet_inst/crc16_buf[15]_i_5/O
                         net (fo=1, routed)           0.657    10.543    input_module_inst/usb_serial_inst/usb_packet_inst/v_crc_upd
    SLICE_X59Y97         LUT6 (Prop_lut6_I1_O)        0.105    10.648 r  input_module_inst/usb_serial_inst/usb_packet_inst/crc16_buf[15]_i_2/O
                         net (fo=17, routed)          0.395    11.044    input_module_inst/usb_serial_inst/usb_packet_inst/crc16_buf[15]_i_2_n_0
    SLICE_X62Y98         LUT2 (Prop_lut2_I0_O)        0.105    11.149 r  input_module_inst/usb_serial_inst/usb_packet_inst/crc16_buf[15]_i_1/O
                         net (fo=15, routed)          0.826    11.974    input_module_inst/usb_serial_inst/usb_packet_inst/crc16_buf[15]_i_1_n_0
    SLICE_X60Y97         FDSE                                         r  input_module_inst/usb_serial_inst/usb_packet_inst/crc16_buf_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock ulpi_clk_pin rise edge)
                                                     16.667    16.667 r  
    B5                                                0.000    16.667 r  ULPI_clk (IN)
                         net (fo=0)                   0.000    16.667    ULPI_clk
    B5                   IBUF (Prop_ibuf_I_O)         1.356    18.023 r  ULPI_clk_IBUF_inst/O
                         net (fo=1, routed)           2.654    20.677    ULPI_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.754 r  ULPI_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.316    22.070    input_module_inst/usb_serial_inst/usb_packet_inst/ULPI_clk_IBUF_BUFG
    SLICE_X60Y97         FDSE                                         r  input_module_inst/usb_serial_inst/usb_packet_inst/crc16_buf_reg[3]/C
                         clock pessimism              0.584    22.654    
                         clock uncertainty           -0.035    22.619    
    SLICE_X60Y97         FDSE (Setup_fdse_C_S)       -0.423    22.196    input_module_inst/usb_serial_inst/usb_packet_inst/crc16_buf_reg[3]
  -------------------------------------------------------------------
                         required time                         22.196    
                         arrival time                         -11.974    
  -------------------------------------------------------------------
                         slack                                 10.222    

Slack (MET) :             10.222ns  (required time - arrival time)
  Source:                 input_module_inst/usb_serial_inst/usb_packet_inst/s_txready_reg/C
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            input_module_inst/usb_serial_inst/usb_packet_inst/crc16_buf_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ulpi_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (ulpi_clk_pin rise@16.667ns - ulpi_clk_pin rise@0.000ns)
  Data Path Delay:        5.959ns  (logic 1.130ns (18.963%)  route 4.829ns (81.037%))
  Logic Levels:           5  (LUT2=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.403ns = ( 22.070 - 16.667 ) 
    Source Clock Delay      (SCD):    6.015ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ULPI_clk (IN)
                         net (fo=0)                   0.000     0.000    ULPI_clk
    B5                   IBUF (Prop_ibuf_I_O)         1.422     1.422 r  ULPI_clk_IBUF_inst/O
                         net (fo=1, routed)           3.087     4.509    ULPI_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.590 r  ULPI_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.425     6.015    input_module_inst/usb_serial_inst/usb_packet_inst/ULPI_clk_IBUF_BUFG
    SLICE_X60Y95         FDRE                                         r  input_module_inst/usb_serial_inst/usb_packet_inst/s_txready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y95         FDRE (Prop_fdre_C_Q)         0.433     6.448 r  input_module_inst/usb_serial_inst/usb_packet_inst/s_txready_reg/Q
                         net (fo=13, routed)          0.937     7.386    input_module_inst/usb_serial_inst/usb_packet_inst/s_txready
    SLICE_X59Y97         LUT2 (Prop_lut2_I0_O)        0.115     7.501 f  input_module_inst/usb_serial_inst/usb_packet_inst/s_dataout[7]_i_6/O
                         net (fo=10, routed)          1.080     8.580    input_module_inst/usb_serial_inst/usb_transact_inst/s_txready_reg
    SLICE_X54Y91         LUT6 (Prop_lut6_I0_O)        0.267     8.847 r  input_module_inst/usb_serial_inst/usb_transact_inst/crc16_buf[15]_i_6/O
                         net (fo=13, routed)          0.934     9.781    input_module_inst/usb_serial_inst/usb_packet_inst/s_txready_reg_0
    SLICE_X59Y96         LUT5 (Prop_lut5_I2_O)        0.105     9.886 r  input_module_inst/usb_serial_inst/usb_packet_inst/crc16_buf[15]_i_5/O
                         net (fo=1, routed)           0.657    10.543    input_module_inst/usb_serial_inst/usb_packet_inst/v_crc_upd
    SLICE_X59Y97         LUT6 (Prop_lut6_I1_O)        0.105    10.648 r  input_module_inst/usb_serial_inst/usb_packet_inst/crc16_buf[15]_i_2/O
                         net (fo=17, routed)          0.395    11.044    input_module_inst/usb_serial_inst/usb_packet_inst/crc16_buf[15]_i_2_n_0
    SLICE_X62Y98         LUT2 (Prop_lut2_I0_O)        0.105    11.149 r  input_module_inst/usb_serial_inst/usb_packet_inst/crc16_buf[15]_i_1/O
                         net (fo=15, routed)          0.826    11.974    input_module_inst/usb_serial_inst/usb_packet_inst/crc16_buf[15]_i_1_n_0
    SLICE_X60Y97         FDSE                                         r  input_module_inst/usb_serial_inst/usb_packet_inst/crc16_buf_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock ulpi_clk_pin rise edge)
                                                     16.667    16.667 r  
    B5                                                0.000    16.667 r  ULPI_clk (IN)
                         net (fo=0)                   0.000    16.667    ULPI_clk
    B5                   IBUF (Prop_ibuf_I_O)         1.356    18.023 r  ULPI_clk_IBUF_inst/O
                         net (fo=1, routed)           2.654    20.677    ULPI_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.754 r  ULPI_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.316    22.070    input_module_inst/usb_serial_inst/usb_packet_inst/ULPI_clk_IBUF_BUFG
    SLICE_X60Y97         FDSE                                         r  input_module_inst/usb_serial_inst/usb_packet_inst/crc16_buf_reg[7]/C
                         clock pessimism              0.584    22.654    
                         clock uncertainty           -0.035    22.619    
    SLICE_X60Y97         FDSE (Setup_fdse_C_S)       -0.423    22.196    input_module_inst/usb_serial_inst/usb_packet_inst/crc16_buf_reg[7]
  -------------------------------------------------------------------
                         required time                         22.196    
                         arrival time                         -11.974    
  -------------------------------------------------------------------
                         slack                                 10.222    

Slack (MET) :             10.222ns  (required time - arrival time)
  Source:                 input_module_inst/usb_serial_inst/usb_packet_inst/s_txready_reg/C
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            input_module_inst/usb_serial_inst/usb_packet_inst/crc16_buf_reg[8]/S
                            (rising edge-triggered cell FDSE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ulpi_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (ulpi_clk_pin rise@16.667ns - ulpi_clk_pin rise@0.000ns)
  Data Path Delay:        5.959ns  (logic 1.130ns (18.963%)  route 4.829ns (81.037%))
  Logic Levels:           5  (LUT2=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.403ns = ( 22.070 - 16.667 ) 
    Source Clock Delay      (SCD):    6.015ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ULPI_clk (IN)
                         net (fo=0)                   0.000     0.000    ULPI_clk
    B5                   IBUF (Prop_ibuf_I_O)         1.422     1.422 r  ULPI_clk_IBUF_inst/O
                         net (fo=1, routed)           3.087     4.509    ULPI_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.590 r  ULPI_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.425     6.015    input_module_inst/usb_serial_inst/usb_packet_inst/ULPI_clk_IBUF_BUFG
    SLICE_X60Y95         FDRE                                         r  input_module_inst/usb_serial_inst/usb_packet_inst/s_txready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y95         FDRE (Prop_fdre_C_Q)         0.433     6.448 r  input_module_inst/usb_serial_inst/usb_packet_inst/s_txready_reg/Q
                         net (fo=13, routed)          0.937     7.386    input_module_inst/usb_serial_inst/usb_packet_inst/s_txready
    SLICE_X59Y97         LUT2 (Prop_lut2_I0_O)        0.115     7.501 f  input_module_inst/usb_serial_inst/usb_packet_inst/s_dataout[7]_i_6/O
                         net (fo=10, routed)          1.080     8.580    input_module_inst/usb_serial_inst/usb_transact_inst/s_txready_reg
    SLICE_X54Y91         LUT6 (Prop_lut6_I0_O)        0.267     8.847 r  input_module_inst/usb_serial_inst/usb_transact_inst/crc16_buf[15]_i_6/O
                         net (fo=13, routed)          0.934     9.781    input_module_inst/usb_serial_inst/usb_packet_inst/s_txready_reg_0
    SLICE_X59Y96         LUT5 (Prop_lut5_I2_O)        0.105     9.886 r  input_module_inst/usb_serial_inst/usb_packet_inst/crc16_buf[15]_i_5/O
                         net (fo=1, routed)           0.657    10.543    input_module_inst/usb_serial_inst/usb_packet_inst/v_crc_upd
    SLICE_X59Y97         LUT6 (Prop_lut6_I1_O)        0.105    10.648 r  input_module_inst/usb_serial_inst/usb_packet_inst/crc16_buf[15]_i_2/O
                         net (fo=17, routed)          0.395    11.044    input_module_inst/usb_serial_inst/usb_packet_inst/crc16_buf[15]_i_2_n_0
    SLICE_X62Y98         LUT2 (Prop_lut2_I0_O)        0.105    11.149 r  input_module_inst/usb_serial_inst/usb_packet_inst/crc16_buf[15]_i_1/O
                         net (fo=15, routed)          0.826    11.974    input_module_inst/usb_serial_inst/usb_packet_inst/crc16_buf[15]_i_1_n_0
    SLICE_X60Y97         FDSE                                         r  input_module_inst/usb_serial_inst/usb_packet_inst/crc16_buf_reg[8]/S
  -------------------------------------------------------------------    -------------------

                         (clock ulpi_clk_pin rise edge)
                                                     16.667    16.667 r  
    B5                                                0.000    16.667 r  ULPI_clk (IN)
                         net (fo=0)                   0.000    16.667    ULPI_clk
    B5                   IBUF (Prop_ibuf_I_O)         1.356    18.023 r  ULPI_clk_IBUF_inst/O
                         net (fo=1, routed)           2.654    20.677    ULPI_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.754 r  ULPI_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.316    22.070    input_module_inst/usb_serial_inst/usb_packet_inst/ULPI_clk_IBUF_BUFG
    SLICE_X60Y97         FDSE                                         r  input_module_inst/usb_serial_inst/usb_packet_inst/crc16_buf_reg[8]/C
                         clock pessimism              0.584    22.654    
                         clock uncertainty           -0.035    22.619    
    SLICE_X60Y97         FDSE (Setup_fdse_C_S)       -0.423    22.196    input_module_inst/usb_serial_inst/usb_packet_inst/crc16_buf_reg[8]
  -------------------------------------------------------------------
                         required time                         22.196    
                         arrival time                         -11.974    
  -------------------------------------------------------------------
                         slack                                 10.222    

Slack (MET) :             10.222ns  (required time - arrival time)
  Source:                 input_module_inst/usb_serial_inst/usb_packet_inst/s_txready_reg/C
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            input_module_inst/usb_serial_inst/usb_packet_inst/crc16_buf_reg[9]/S
                            (rising edge-triggered cell FDSE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ulpi_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (ulpi_clk_pin rise@16.667ns - ulpi_clk_pin rise@0.000ns)
  Data Path Delay:        5.959ns  (logic 1.130ns (18.963%)  route 4.829ns (81.037%))
  Logic Levels:           5  (LUT2=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.403ns = ( 22.070 - 16.667 ) 
    Source Clock Delay      (SCD):    6.015ns
    Clock Pessimism Removal (CPR):    0.584ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ULPI_clk (IN)
                         net (fo=0)                   0.000     0.000    ULPI_clk
    B5                   IBUF (Prop_ibuf_I_O)         1.422     1.422 r  ULPI_clk_IBUF_inst/O
                         net (fo=1, routed)           3.087     4.509    ULPI_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.590 r  ULPI_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.425     6.015    input_module_inst/usb_serial_inst/usb_packet_inst/ULPI_clk_IBUF_BUFG
    SLICE_X60Y95         FDRE                                         r  input_module_inst/usb_serial_inst/usb_packet_inst/s_txready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y95         FDRE (Prop_fdre_C_Q)         0.433     6.448 r  input_module_inst/usb_serial_inst/usb_packet_inst/s_txready_reg/Q
                         net (fo=13, routed)          0.937     7.386    input_module_inst/usb_serial_inst/usb_packet_inst/s_txready
    SLICE_X59Y97         LUT2 (Prop_lut2_I0_O)        0.115     7.501 f  input_module_inst/usb_serial_inst/usb_packet_inst/s_dataout[7]_i_6/O
                         net (fo=10, routed)          1.080     8.580    input_module_inst/usb_serial_inst/usb_transact_inst/s_txready_reg
    SLICE_X54Y91         LUT6 (Prop_lut6_I0_O)        0.267     8.847 r  input_module_inst/usb_serial_inst/usb_transact_inst/crc16_buf[15]_i_6/O
                         net (fo=13, routed)          0.934     9.781    input_module_inst/usb_serial_inst/usb_packet_inst/s_txready_reg_0
    SLICE_X59Y96         LUT5 (Prop_lut5_I2_O)        0.105     9.886 r  input_module_inst/usb_serial_inst/usb_packet_inst/crc16_buf[15]_i_5/O
                         net (fo=1, routed)           0.657    10.543    input_module_inst/usb_serial_inst/usb_packet_inst/v_crc_upd
    SLICE_X59Y97         LUT6 (Prop_lut6_I1_O)        0.105    10.648 r  input_module_inst/usb_serial_inst/usb_packet_inst/crc16_buf[15]_i_2/O
                         net (fo=17, routed)          0.395    11.044    input_module_inst/usb_serial_inst/usb_packet_inst/crc16_buf[15]_i_2_n_0
    SLICE_X62Y98         LUT2 (Prop_lut2_I0_O)        0.105    11.149 r  input_module_inst/usb_serial_inst/usb_packet_inst/crc16_buf[15]_i_1/O
                         net (fo=15, routed)          0.826    11.974    input_module_inst/usb_serial_inst/usb_packet_inst/crc16_buf[15]_i_1_n_0
    SLICE_X60Y97         FDSE                                         r  input_module_inst/usb_serial_inst/usb_packet_inst/crc16_buf_reg[9]/S
  -------------------------------------------------------------------    -------------------

                         (clock ulpi_clk_pin rise edge)
                                                     16.667    16.667 r  
    B5                                                0.000    16.667 r  ULPI_clk (IN)
                         net (fo=0)                   0.000    16.667    ULPI_clk
    B5                   IBUF (Prop_ibuf_I_O)         1.356    18.023 r  ULPI_clk_IBUF_inst/O
                         net (fo=1, routed)           2.654    20.677    ULPI_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.754 r  ULPI_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.316    22.070    input_module_inst/usb_serial_inst/usb_packet_inst/ULPI_clk_IBUF_BUFG
    SLICE_X60Y97         FDSE                                         r  input_module_inst/usb_serial_inst/usb_packet_inst/crc16_buf_reg[9]/C
                         clock pessimism              0.584    22.654    
                         clock uncertainty           -0.035    22.619    
    SLICE_X60Y97         FDSE (Setup_fdse_C_S)       -0.423    22.196    input_module_inst/usb_serial_inst/usb_packet_inst/crc16_buf_reg[9]
  -------------------------------------------------------------------
                         required time                         22.196    
                         arrival time                         -11.974    
  -------------------------------------------------------------------
                         slack                                 10.222    

Slack (MET) :             10.267ns  (required time - arrival time)
  Source:                 input_module_inst/usb_serial_inst/descrom_raddr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            input_module_inst/usb_serial_inst/usb_packet_inst/crc16_buf_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ulpi_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (ulpi_clk_pin rise@16.667ns - ulpi_clk_pin rise@0.000ns)
  Data Path Delay:        6.339ns  (logic 1.190ns (18.773%)  route 5.149ns (81.227%))
  Logic Levels:           6  (LUT3=1 LUT6=5)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.403ns = ( 22.070 - 16.667 ) 
    Source Clock Delay      (SCD):    5.951ns
    Clock Pessimism Removal (CPR):    0.569ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ULPI_clk (IN)
                         net (fo=0)                   0.000     0.000    ULPI_clk
    B5                   IBUF (Prop_ibuf_I_O)         1.422     1.422 r  ULPI_clk_IBUF_inst/O
                         net (fo=1, routed)           3.087     4.509    ULPI_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.590 r  ULPI_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.361     5.951    input_module_inst/usb_serial_inst/ULPI_clk_IBUF_BUFG
    SLICE_X55Y92         FDRE                                         r  input_module_inst/usb_serial_inst/descrom_raddr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y92         FDRE (Prop_fdre_C_Q)         0.379     6.330 f  input_module_inst/usb_serial_inst/descrom_raddr_reg[0]/Q
                         net (fo=34, routed)          1.517     7.847    input_module_inst/usb_serial_inst/usb_packet_inst/descrom_raddr_reg[8][0]
    SLICE_X59Y88         LUT3 (Prop_lut3_I0_O)        0.124     7.971 r  input_module_inst/usb_serial_inst/usb_packet_inst/s_txfirst_i_19/O
                         net (fo=4, routed)           0.800     8.771    input_module_inst/usb_serial_inst/usb_packet_inst/s_txfirst_i_19_n_0
    SLICE_X62Y89         LUT6 (Prop_lut6_I1_O)        0.267     9.038 r  input_module_inst/usb_serial_inst/usb_packet_inst/s_dataout[3]_i_7/O
                         net (fo=2, routed)           0.808     9.846    input_module_inst/usb_serial_inst/usb_transact_inst/descrom_raddr_reg[1]
    SLICE_X60Y91         LUT6 (Prop_lut6_I2_O)        0.105     9.951 r  input_module_inst/usb_serial_inst/usb_transact_inst/crc16_buf[6]_i_4/O
                         net (fo=1, routed)           0.601    10.552    input_module_inst/usb_serial_inst/usb_packet_inst/s_state_reg[2]_0
    SLICE_X60Y95         LUT6 (Prop_lut6_I2_O)        0.105    10.657 r  input_module_inst/usb_serial_inst/usb_packet_inst/crc16_buf[6]_i_2/O
                         net (fo=3, routed)           0.585    11.242    input_module_inst/usb_serial_inst/usb_packet_inst/crc16_buf[6]_i_2_n_0
    SLICE_X61Y97         LUT6 (Prop_lut6_I0_O)        0.105    11.347 r  input_module_inst/usb_serial_inst/usb_packet_inst/crc16_buf[5]_i_1/O
                         net (fo=4, routed)           0.566    11.913    input_module_inst/usb_serial_inst/usb_packet_inst/crc16_buf[5]_i_1_n_0
    SLICE_X61Y97         LUT6 (Prop_lut6_I2_O)        0.105    12.018 r  input_module_inst/usb_serial_inst/usb_packet_inst/crc16_buf[0]_i_1/O
                         net (fo=3, routed)           0.272    12.290    input_module_inst/usb_serial_inst/usb_packet_inst/crc16_buf[0]_i_1_n_0
    SLICE_X59Y97         FDSE                                         r  input_module_inst/usb_serial_inst/usb_packet_inst/crc16_buf_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ulpi_clk_pin rise edge)
                                                     16.667    16.667 r  
    B5                                                0.000    16.667 r  ULPI_clk (IN)
                         net (fo=0)                   0.000    16.667    ULPI_clk
    B5                   IBUF (Prop_ibuf_I_O)         1.356    18.023 r  ULPI_clk_IBUF_inst/O
                         net (fo=1, routed)           2.654    20.677    ULPI_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    20.754 r  ULPI_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         1.316    22.070    input_module_inst/usb_serial_inst/usb_packet_inst/ULPI_clk_IBUF_BUFG
    SLICE_X59Y97         FDSE                                         r  input_module_inst/usb_serial_inst/usb_packet_inst/crc16_buf_reg[0]/C
                         clock pessimism              0.569    22.639    
                         clock uncertainty           -0.035    22.604    
    SLICE_X59Y97         FDSE (Setup_fdse_C_D)       -0.047    22.557    input_module_inst/usb_serial_inst/usb_packet_inst/crc16_buf_reg[0]
  -------------------------------------------------------------------
                         required time                         22.557    
                         arrival time                         -12.290    
  -------------------------------------------------------------------
                         slack                                 10.267    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 input_module_inst/usb_serial_inst/s_bufptr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            input_module_inst/usb_serial_inst/rxbuf_reg/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ulpi_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ulpi_clk_pin rise@0.000ns - ulpi_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.060%)  route 0.239ns (62.940%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.170ns
    Source Clock Delay      (SCD):    2.442ns
    Clock Pessimism Removal (CPR):    0.673ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ULPI_clk (IN)
                         net (fo=0)                   0.000     0.000    ULPI_clk
    B5                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  ULPI_clk_IBUF_inst/O
                         net (fo=1, routed)           1.596     1.855    ULPI_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.881 r  ULPI_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.561     2.442    input_module_inst/usb_serial_inst/ULPI_clk_IBUF_BUFG
    SLICE_X49Y87         FDRE                                         r  input_module_inst/usb_serial_inst/s_bufptr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y87         FDRE (Prop_fdre_C_Q)         0.141     2.583 r  input_module_inst/usb_serial_inst/s_bufptr_reg[0]/Q
                         net (fo=14, routed)          0.239     2.822    input_module_inst/usb_serial_inst/s_bufptr_reg_n_0_[0]
    RAMB18_X1Y34         RAMB18E1                                     r  input_module_inst/usb_serial_inst/rxbuf_reg/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ULPI_clk (IN)
                         net (fo=0)                   0.000     0.000    ULPI_clk
    B5                   IBUF (Prop_ibuf_I_O)         0.447     0.447 r  ULPI_clk_IBUF_inst/O
                         net (fo=1, routed)           1.824     2.271    ULPI_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.300 r  ULPI_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.870     3.170    input_module_inst/usb_serial_inst/ULPI_clk_IBUF_BUFG
    RAMB18_X1Y34         RAMB18E1                                     r  input_module_inst/usb_serial_inst/rxbuf_reg/CLKARDCLK
                         clock pessimism             -0.673     2.497    
    RAMB18_X1Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     2.680    input_module_inst/usb_serial_inst/rxbuf_reg
  -------------------------------------------------------------------
                         required time                         -2.680    
                         arrival time                           2.822    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 input_module_inst/usb_serial_inst/usb_packet_inst/s_dataout_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            input_module_inst/usb_serial_inst/usb_packet_inst/PHY_DATAOUT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ulpi_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ulpi_clk_pin rise@0.000ns - ulpi_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.189ns (63.815%)  route 0.107ns (36.185%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.163ns
    Source Clock Delay      (SCD):    2.474ns
    Clock Pessimism Removal (CPR):    0.677ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ULPI_clk (IN)
                         net (fo=0)                   0.000     0.000    ULPI_clk
    B5                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  ULPI_clk_IBUF_inst/O
                         net (fo=1, routed)           1.596     1.855    ULPI_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.881 r  ULPI_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.593     2.474    input_module_inst/usb_serial_inst/usb_packet_inst/ULPI_clk_IBUF_BUFG
    SLICE_X65Y95         FDRE                                         r  input_module_inst/usb_serial_inst/usb_packet_inst/s_dataout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y95         FDRE (Prop_fdre_C_Q)         0.141     2.615 r  input_module_inst/usb_serial_inst/usb_packet_inst/s_dataout_reg[3]/Q
                         net (fo=4, routed)           0.107     2.722    input_module_inst/usb_serial_inst/usb_packet_inst/s_dataout[3]
    SLICE_X64Y95         LUT3 (Prop_lut3_I0_O)        0.048     2.770 r  input_module_inst/usb_serial_inst/usb_packet_inst/PHY_DATAOUT[3]_i_1/O
                         net (fo=1, routed)           0.000     2.770    input_module_inst/usb_serial_inst/usb_packet_inst/p_1_in__0[3]
    SLICE_X64Y95         FDRE                                         r  input_module_inst/usb_serial_inst/usb_packet_inst/PHY_DATAOUT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ULPI_clk (IN)
                         net (fo=0)                   0.000     0.000    ULPI_clk
    B5                   IBUF (Prop_ibuf_I_O)         0.447     0.447 r  ULPI_clk_IBUF_inst/O
                         net (fo=1, routed)           1.824     2.271    ULPI_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.300 r  ULPI_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.863     3.163    input_module_inst/usb_serial_inst/usb_packet_inst/ULPI_clk_IBUF_BUFG
    SLICE_X64Y95         FDRE                                         r  input_module_inst/usb_serial_inst/usb_packet_inst/PHY_DATAOUT_reg[3]/C
                         clock pessimism             -0.677     2.487    
    SLICE_X64Y95         FDRE (Hold_fdre_C_D)         0.131     2.618    input_module_inst/usb_serial_inst/usb_packet_inst/PHY_DATAOUT_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.618    
                         arrival time                           2.770    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 input_module_inst/usb_serial_inst/s_bufptr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            input_module_inst/usb_serial_inst/rxbuf_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ulpi_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ulpi_clk_pin rise@0.000ns - ulpi_clk_pin rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.164ns (39.315%)  route 0.253ns (60.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.170ns
    Source Clock Delay      (SCD):    2.441ns
    Clock Pessimism Removal (CPR):    0.653ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ULPI_clk (IN)
                         net (fo=0)                   0.000     0.000    ULPI_clk
    B5                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  ULPI_clk_IBUF_inst/O
                         net (fo=1, routed)           1.596     1.855    ULPI_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.881 r  ULPI_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.560     2.441    input_module_inst/usb_serial_inst/ULPI_clk_IBUF_BUFG
    SLICE_X50Y86         FDRE                                         r  input_module_inst/usb_serial_inst/s_bufptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y86         FDRE (Prop_fdre_C_Q)         0.164     2.605 r  input_module_inst/usb_serial_inst/s_bufptr_reg[4]/Q
                         net (fo=13, routed)          0.253     2.858    input_module_inst/usb_serial_inst/s_bufptr_reg_n_0_[4]
    RAMB18_X1Y34         RAMB18E1                                     r  input_module_inst/usb_serial_inst/rxbuf_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ULPI_clk (IN)
                         net (fo=0)                   0.000     0.000    ULPI_clk
    B5                   IBUF (Prop_ibuf_I_O)         0.447     0.447 r  ULPI_clk_IBUF_inst/O
                         net (fo=1, routed)           1.824     2.271    ULPI_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.300 r  ULPI_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.870     3.170    input_module_inst/usb_serial_inst/ULPI_clk_IBUF_BUFG
    RAMB18_X1Y34         RAMB18E1                                     r  input_module_inst/usb_serial_inst/rxbuf_reg/CLKARDCLK
                         clock pessimism             -0.653     2.517    
    RAMB18_X1Y34         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     2.700    input_module_inst/usb_serial_inst/rxbuf_reg
  -------------------------------------------------------------------
                         required time                         -2.700    
                         arrival time                           2.858    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 input_module_inst/ulpi_wrapper_inst/tx_buffer_q_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            input_module_inst/ulpi_wrapper_inst/ulpi_data_q_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ulpi_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ulpi_clk_pin rise@0.000ns - ulpi_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.839%)  route 0.110ns (37.161%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.163ns
    Source Clock Delay      (SCD):    2.474ns
    Clock Pessimism Removal (CPR):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ULPI_clk (IN)
                         net (fo=0)                   0.000     0.000    ULPI_clk
    B5                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  ULPI_clk_IBUF_inst/O
                         net (fo=1, routed)           1.596     1.855    ULPI_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.881 r  ULPI_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.593     2.474    input_module_inst/ulpi_wrapper_inst/ULPI_clk_IBUF_BUFG
    SLICE_X62Y94         FDCE                                         r  input_module_inst/ulpi_wrapper_inst/tx_buffer_q_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y94         FDCE (Prop_fdce_C_Q)         0.141     2.615 r  input_module_inst/ulpi_wrapper_inst/tx_buffer_q_reg[0][0]/Q
                         net (fo=2, routed)           0.110     2.725    input_module_inst/ulpi_wrapper_inst/tx_buffer_q_reg_n_0_[0][0]
    SLICE_X64Y94         LUT6 (Prop_lut6_I3_O)        0.045     2.770 r  input_module_inst/ulpi_wrapper_inst/ulpi_data_q[0]_i_1/O
                         net (fo=1, routed)           0.000     2.770    input_module_inst/ulpi_wrapper_inst/ulpi_data_q[0]_i_1_n_0
    SLICE_X64Y94         FDCE                                         r  input_module_inst/ulpi_wrapper_inst/ulpi_data_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ULPI_clk (IN)
                         net (fo=0)                   0.000     0.000    ULPI_clk
    B5                   IBUF (Prop_ibuf_I_O)         0.447     0.447 r  ULPI_clk_IBUF_inst/O
                         net (fo=1, routed)           1.824     2.271    ULPI_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.300 r  ULPI_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.863     3.163    input_module_inst/ulpi_wrapper_inst/ULPI_clk_IBUF_BUFG
    SLICE_X64Y94         FDCE                                         r  input_module_inst/ulpi_wrapper_inst/ulpi_data_q_reg[0]/C
                         clock pessimism             -0.674     2.490    
    SLICE_X64Y94         FDCE (Hold_fdce_C_D)         0.121     2.611    input_module_inst/ulpi_wrapper_inst/ulpi_data_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.611    
                         arrival time                           2.770    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 input_module_inst/ulpi_wrapper_inst/utmi_data_q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            input_module_inst/usb_serial_inst/usb_packet_inst/s_datain_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ulpi_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ulpi_clk_pin rise@0.000ns - ulpi_clk_pin rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.141ns (57.426%)  route 0.105ns (42.574%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.156ns
    Source Clock Delay      (SCD):    2.469ns
    Clock Pessimism Removal (CPR):    0.673ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ULPI_clk (IN)
                         net (fo=0)                   0.000     0.000    ULPI_clk
    B5                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  ULPI_clk_IBUF_inst/O
                         net (fo=1, routed)           1.596     1.855    ULPI_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.881 r  ULPI_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.588     2.469    input_module_inst/ulpi_wrapper_inst/ULPI_clk_IBUF_BUFG
    SLICE_X61Y85         FDCE                                         r  input_module_inst/ulpi_wrapper_inst/utmi_data_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y85         FDCE (Prop_fdce_C_Q)         0.141     2.610 r  input_module_inst/ulpi_wrapper_inst/utmi_data_q_reg[6]/Q
                         net (fo=1, routed)           0.105     2.714    input_module_inst/usb_serial_inst/usb_packet_inst/utmi_data_q_reg[7][6]
    SLICE_X58Y85         FDRE                                         r  input_module_inst/usb_serial_inst/usb_packet_inst/s_datain_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ULPI_clk (IN)
                         net (fo=0)                   0.000     0.000    ULPI_clk
    B5                   IBUF (Prop_ibuf_I_O)         0.447     0.447 r  ULPI_clk_IBUF_inst/O
                         net (fo=1, routed)           1.824     2.271    ULPI_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.300 r  ULPI_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.856     3.156    input_module_inst/usb_serial_inst/usb_packet_inst/ULPI_clk_IBUF_BUFG
    SLICE_X58Y85         FDRE                                         r  input_module_inst/usb_serial_inst/usb_packet_inst/s_datain_reg[6]/C
                         clock pessimism             -0.673     2.484    
    SLICE_X58Y85         FDRE (Hold_fdre_C_D)         0.070     2.554    input_module_inst/usb_serial_inst/usb_packet_inst/s_datain_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.554    
                         arrival time                           2.714    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 input_module_inst/usb_serial_inst/usb_packet_inst/PHY_DATAOUT_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            input_module_inst/ulpi_wrapper_inst/tx_buffer_q_reg[0][6]/D
                            (rising edge-triggered cell FDCE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ulpi_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ulpi_clk_pin rise@0.000ns - ulpi_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.747%)  route 0.126ns (47.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.163ns
    Source Clock Delay      (SCD):    2.474ns
    Clock Pessimism Removal (CPR):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ULPI_clk (IN)
                         net (fo=0)                   0.000     0.000    ULPI_clk
    B5                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  ULPI_clk_IBUF_inst/O
                         net (fo=1, routed)           1.596     1.855    ULPI_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.881 r  ULPI_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.593     2.474    input_module_inst/usb_serial_inst/usb_packet_inst/ULPI_clk_IBUF_BUFG
    SLICE_X63Y96         FDRE                                         r  input_module_inst/usb_serial_inst/usb_packet_inst/PHY_DATAOUT_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y96         FDRE (Prop_fdre_C_Q)         0.141     2.615 r  input_module_inst/usb_serial_inst/usb_packet_inst/PHY_DATAOUT_reg[6]/Q
                         net (fo=2, routed)           0.126     2.741    input_module_inst/ulpi_wrapper_inst/PHY_DATAOUT_reg[7][6]
    SLICE_X62Y94         FDCE                                         r  input_module_inst/ulpi_wrapper_inst/tx_buffer_q_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ULPI_clk (IN)
                         net (fo=0)                   0.000     0.000    ULPI_clk
    B5                   IBUF (Prop_ibuf_I_O)         0.447     0.447 r  ULPI_clk_IBUF_inst/O
                         net (fo=1, routed)           1.824     2.271    ULPI_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.300 r  ULPI_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.863     3.163    input_module_inst/ulpi_wrapper_inst/ULPI_clk_IBUF_BUFG
    SLICE_X62Y94         FDCE                                         r  input_module_inst/ulpi_wrapper_inst/tx_buffer_q_reg[0][6]/C
                         clock pessimism             -0.674     2.490    
    SLICE_X62Y94         FDCE (Hold_fdce_C_D)         0.071     2.561    input_module_inst/ulpi_wrapper_inst/tx_buffer_q_reg[0][6]
  -------------------------------------------------------------------
                         required time                         -2.561    
                         arrival time                           2.741    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 input_module_inst/ulpi_wrapper_inst/utmi_data_q_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            input_module_inst/usb_serial_inst/usb_packet_inst/s_datain_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ulpi_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ulpi_clk_pin rise@0.000ns - ulpi_clk_pin rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.463%)  route 0.103ns (38.537%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.162ns
    Source Clock Delay      (SCD):    2.473ns
    Clock Pessimism Removal (CPR):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ULPI_clk (IN)
                         net (fo=0)                   0.000     0.000    ULPI_clk
    B5                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  ULPI_clk_IBUF_inst/O
                         net (fo=1, routed)           1.596     1.855    ULPI_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.881 r  ULPI_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.592     2.473    input_module_inst/ulpi_wrapper_inst/ULPI_clk_IBUF_BUFG
    SLICE_X64Y91         FDCE                                         r  input_module_inst/ulpi_wrapper_inst/utmi_data_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y91         FDCE (Prop_fdce_C_Q)         0.164     2.637 r  input_module_inst/ulpi_wrapper_inst/utmi_data_q_reg[1]/Q
                         net (fo=1, routed)           0.103     2.739    input_module_inst/usb_serial_inst/usb_packet_inst/utmi_data_q_reg[7][1]
    SLICE_X62Y90         FDRE                                         r  input_module_inst/usb_serial_inst/usb_packet_inst/s_datain_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ULPI_clk (IN)
                         net (fo=0)                   0.000     0.000    ULPI_clk
    B5                   IBUF (Prop_ibuf_I_O)         0.447     0.447 r  ULPI_clk_IBUF_inst/O
                         net (fo=1, routed)           1.824     2.271    ULPI_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.300 r  ULPI_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.862     3.162    input_module_inst/usb_serial_inst/usb_packet_inst/ULPI_clk_IBUF_BUFG
    SLICE_X62Y90         FDRE                                         r  input_module_inst/usb_serial_inst/usb_packet_inst/s_datain_reg[1]/C
                         clock pessimism             -0.674     2.489    
    SLICE_X62Y90         FDRE (Hold_fdre_C_D)         0.070     2.559    input_module_inst/usb_serial_inst/usb_packet_inst/s_datain_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.559    
                         arrival time                           2.739    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 input_module_inst/ulpi_wrapper_inst/utmi_data_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            input_module_inst/usb_serial_inst/usb_packet_inst/s_datain_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ulpi_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ulpi_clk_pin rise@0.000ns - ulpi_clk_pin rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.164ns (61.073%)  route 0.105ns (38.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.161ns
    Source Clock Delay      (SCD):    2.472ns
    Clock Pessimism Removal (CPR):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ULPI_clk (IN)
                         net (fo=0)                   0.000     0.000    ULPI_clk
    B5                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  ULPI_clk_IBUF_inst/O
                         net (fo=1, routed)           1.596     1.855    ULPI_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.881 r  ULPI_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.591     2.472    input_module_inst/ulpi_wrapper_inst/ULPI_clk_IBUF_BUFG
    SLICE_X64Y89         FDCE                                         r  input_module_inst/ulpi_wrapper_inst/utmi_data_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y89         FDCE (Prop_fdce_C_Q)         0.164     2.636 r  input_module_inst/ulpi_wrapper_inst/utmi_data_q_reg[0]/Q
                         net (fo=1, routed)           0.105     2.740    input_module_inst/usb_serial_inst/usb_packet_inst/utmi_data_q_reg[7][0]
    SLICE_X62Y89         FDRE                                         r  input_module_inst/usb_serial_inst/usb_packet_inst/s_datain_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ULPI_clk (IN)
                         net (fo=0)                   0.000     0.000    ULPI_clk
    B5                   IBUF (Prop_ibuf_I_O)         0.447     0.447 r  ULPI_clk_IBUF_inst/O
                         net (fo=1, routed)           1.824     2.271    ULPI_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.300 r  ULPI_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.861     3.161    input_module_inst/usb_serial_inst/usb_packet_inst/ULPI_clk_IBUF_BUFG
    SLICE_X62Y89         FDRE                                         r  input_module_inst/usb_serial_inst/usb_packet_inst/s_datain_reg[0]/C
                         clock pessimism             -0.674     2.488    
    SLICE_X62Y89         FDRE (Hold_fdre_C_D)         0.070     2.558    input_module_inst/usb_serial_inst/usb_packet_inst/s_datain_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.558    
                         arrival time                           2.740    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 input_module_inst/usb_serial_inst/q_rxbuf_tail_reg_rep[10]/C
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            input_module_inst/usb_serial_inst/rxbuf_reg/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ulpi_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ulpi_clk_pin rise@0.000ns - ulpi_clk_pin rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.141ns (33.110%)  route 0.285ns (66.890%))
  Logic Levels:           0  
  Clock Path Skew:        0.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.167ns
    Source Clock Delay      (SCD):    2.441ns
    Clock Pessimism Removal (CPR):    0.673ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ULPI_clk (IN)
                         net (fo=0)                   0.000     0.000    ULPI_clk
    B5                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  ULPI_clk_IBUF_inst/O
                         net (fo=1, routed)           1.596     1.855    ULPI_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.881 r  ULPI_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.560     2.441    input_module_inst/usb_serial_inst/ULPI_clk_IBUF_BUFG
    SLICE_X48Y84         FDRE                                         r  input_module_inst/usb_serial_inst/q_rxbuf_tail_reg_rep[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y84         FDRE (Prop_fdre_C_Q)         0.141     2.582 r  input_module_inst/usb_serial_inst/q_rxbuf_tail_reg_rep[10]/Q
                         net (fo=4, routed)           0.285     2.866    input_module_inst/usb_serial_inst/q_rxbuf_tail[10]
    RAMB18_X1Y34         RAMB18E1                                     r  input_module_inst/usb_serial_inst/rxbuf_reg/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ULPI_clk (IN)
                         net (fo=0)                   0.000     0.000    ULPI_clk
    B5                   IBUF (Prop_ibuf_I_O)         0.447     0.447 r  ULPI_clk_IBUF_inst/O
                         net (fo=1, routed)           1.824     2.271    ULPI_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.300 r  ULPI_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.867     3.167    input_module_inst/usb_serial_inst/ULPI_clk_IBUF_BUFG
    RAMB18_X1Y34         RAMB18E1                                     r  input_module_inst/usb_serial_inst/rxbuf_reg/CLKBWRCLK
                         clock pessimism             -0.673     2.494    
    RAMB18_X1Y34         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183     2.677    input_module_inst/usb_serial_inst/rxbuf_reg
  -------------------------------------------------------------------
                         required time                         -2.677    
                         arrival time                           2.866    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 input_module_inst/usb_serial_inst/usb_packet_inst/PHY_DATAOUT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            input_module_inst/ulpi_wrapper_inst/tx_buffer_q_reg[0][1]/D
                            (rising edge-triggered cell FDCE clocked by ulpi_clk_pin  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             ulpi_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ulpi_clk_pin rise@0.000ns - ulpi_clk_pin rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.757%)  route 0.115ns (41.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.163ns
    Source Clock Delay      (SCD):    2.474ns
    Clock Pessimism Removal (CPR):    0.674ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ULPI_clk (IN)
                         net (fo=0)                   0.000     0.000    ULPI_clk
    B5                   IBUF (Prop_ibuf_I_O)         0.259     0.259 r  ULPI_clk_IBUF_inst/O
                         net (fo=1, routed)           1.596     1.855    ULPI_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.881 r  ULPI_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.593     2.474    input_module_inst/usb_serial_inst/usb_packet_inst/ULPI_clk_IBUF_BUFG
    SLICE_X64Y95         FDRE                                         r  input_module_inst/usb_serial_inst/usb_packet_inst/PHY_DATAOUT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y95         FDRE (Prop_fdre_C_Q)         0.164     2.638 r  input_module_inst/usb_serial_inst/usb_packet_inst/PHY_DATAOUT_reg[1]/Q
                         net (fo=2, routed)           0.115     2.753    input_module_inst/ulpi_wrapper_inst/PHY_DATAOUT_reg[7][1]
    SLICE_X62Y95         FDCE                                         r  input_module_inst/ulpi_wrapper_inst/tx_buffer_q_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ulpi_clk_pin rise edge)
                                                      0.000     0.000 r  
    B5                                                0.000     0.000 r  ULPI_clk (IN)
                         net (fo=0)                   0.000     0.000    ULPI_clk
    B5                   IBUF (Prop_ibuf_I_O)         0.447     0.447 r  ULPI_clk_IBUF_inst/O
                         net (fo=1, routed)           1.824     2.271    ULPI_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.300 r  ULPI_clk_IBUF_BUFG_inst/O
                         net (fo=323, routed)         0.863     3.163    input_module_inst/ulpi_wrapper_inst/ULPI_clk_IBUF_BUFG
    SLICE_X62Y95         FDCE                                         r  input_module_inst/ulpi_wrapper_inst/tx_buffer_q_reg[0][1]/C
                         clock pessimism             -0.674     2.490    
    SLICE_X62Y95         FDCE (Hold_fdce_C_D)         0.070     2.560    input_module_inst/ulpi_wrapper_inst/tx_buffer_q_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -2.560    
                         arrival time                           2.753    
  -------------------------------------------------------------------
                         slack                                  0.193    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ulpi_clk_pin
Waveform(ns):       { 0.000 8.333 }
Period(ns):         16.667
Sources:            { ULPI_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         16.667      14.195     RAMB18_X1Y34   input_module_inst/usb_serial_inst/rxbuf_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.170         16.667      14.497     RAMB18_X1Y34   input_module_inst/usb_serial_inst/rxbuf_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         16.667      15.075     BUFGCTRL_X0Y0  ULPI_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X65Y92   input_module_inst/ULPI_data_in_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X65Y92   input_module_inst/ULPI_data_in_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X65Y83   input_module_inst/ULPI_data_in_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X65Y90   input_module_inst/ULPI_data_in_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X65Y92   input_module_inst/ULPI_data_in_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X65Y88   input_module_inst/ULPI_data_in_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.667      15.667     SLICE_X60Y85   input_module_inst/ULPI_data_in_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.334       7.834      SLICE_X48Y85   input_module_inst/usb_serial_inst/q_rxval_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.334       7.834      SLICE_X49Y87   input_module_inst/usb_serial_inst/s_bufptr_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.334       7.834      SLICE_X50Y86   input_module_inst/usb_serial_inst/s_bufptr_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.334       7.834      SLICE_X51Y86   input_module_inst/usb_serial_inst/s_bufptr_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.334       7.834      SLICE_X51Y86   input_module_inst/usb_serial_inst/s_bufptr_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.334       7.834      SLICE_X51Y86   input_module_inst/usb_serial_inst/s_bufptr_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.334       7.834      SLICE_X50Y86   input_module_inst/usb_serial_inst/s_bufptr_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.334       7.834      SLICE_X50Y86   input_module_inst/usb_serial_inst/s_bufptr_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.334       7.834      SLICE_X52Y84   input_module_inst/usb_serial_inst/s_bufptr_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         8.334       7.834      SLICE_X52Y84   input_module_inst/usb_serial_inst/s_bufptr_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X52Y84   input_module_inst/usb_serial_inst/s_bufptr_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X52Y84   input_module_inst/usb_serial_inst/s_bufptr_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X52Y84   input_module_inst/usb_serial_inst/s_bufptr_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X64Y85   input_module_inst/usb_serial_inst/usb_init_inst/s_timer2_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X64Y85   input_module_inst/usb_serial_inst/usb_init_inst/s_timer2_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X64Y86   input_module_inst/usb_serial_inst/usb_init_inst/s_timer2_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X64Y86   input_module_inst/usb_serial_inst/usb_init_inst/s_timer2_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X64Y86   input_module_inst/usb_serial_inst/usb_init_inst/s_timer2_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X50Y84   input_module_inst/usb_serial_inst/s_txbuf_tail_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         8.333       7.833      SLICE_X50Y84   input_module_inst/usb_serial_inst/s_txbuf_tail_reg[6]/C



