// Generated by CIRCT firtool-1.61.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module NonBlockingDCache_1(
  input         clock,
                reset,
                auto_out_a_ready,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_out_a_valid,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [2:0]  auto_out_a_bits_opcode,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_out_a_bits_param,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [3:0]  auto_out_a_bits_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [4:0]  auto_out_a_bits_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [31:0] auto_out_a_bits_address,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [7:0]  auto_out_a_bits_mask,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [63:0] auto_out_a_bits_data,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_out_b_ready,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input         auto_out_b_valid,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [1:0]  auto_out_b_bits_param,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]  auto_out_b_bits_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [4:0]  auto_out_b_bits_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [31:0] auto_out_b_bits_address,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input         auto_out_c_ready,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_out_c_valid,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [2:0]  auto_out_c_bits_opcode,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
                auto_out_c_bits_param,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [3:0]  auto_out_c_bits_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [4:0]  auto_out_c_bits_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [31:0] auto_out_c_bits_address,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [63:0] auto_out_c_bits_data,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_out_d_ready,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input         auto_out_d_valid,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [2:0]  auto_out_d_bits_opcode,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [1:0]  auto_out_d_bits_param,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [3:0]  auto_out_d_bits_size,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [4:0]  auto_out_d_bits_source,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [2:0]  auto_out_d_bits_sink,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input  [63:0] auto_out_d_bits_data,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  input         auto_out_e_ready,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        auto_out_e_valid,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output [2:0]  auto_out_e_bits_sink,	// @[generators/rocket-chip/src/main/scala/diplomacy/LazyModule.scala:367:18]
  output        io_cpu_req_ready,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
  input         io_cpu_req_valid,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
  input  [39:0] io_cpu_req_bits_addr,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
  input  [8:0]  io_cpu_req_bits_tag,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
  input  [4:0]  io_cpu_req_bits_cmd,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
  input  [1:0]  io_cpu_req_bits_size,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
  input         io_cpu_req_bits_signed,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
  input  [1:0]  io_cpu_req_bits_dprv,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
  input         io_cpu_req_bits_dv,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
                io_cpu_req_bits_phys,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
                io_cpu_s1_kill,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
  input  [63:0] io_cpu_s1_data_data,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
  input  [7:0]  io_cpu_s1_data_mask,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
  output        io_cpu_s2_nack,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
  input         io_cpu_s2_kill,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
  output [31:0] io_cpu_s2_paddr,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
  output        io_cpu_resp_valid,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
  output [39:0] io_cpu_resp_bits_addr,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
  output [8:0]  io_cpu_resp_bits_tag,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
  output [4:0]  io_cpu_resp_bits_cmd,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
  output [1:0]  io_cpu_resp_bits_size,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
  output        io_cpu_resp_bits_signed,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
  output [1:0]  io_cpu_resp_bits_dprv,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
  output        io_cpu_resp_bits_dv,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
  output [63:0] io_cpu_resp_bits_data,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
  output [7:0]  io_cpu_resp_bits_mask,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
  output        io_cpu_resp_bits_replay,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
                io_cpu_resp_bits_has_data,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
  output [63:0] io_cpu_resp_bits_data_word_bypass,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
                io_cpu_resp_bits_data_raw,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
                io_cpu_resp_bits_store_data,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
  output        io_cpu_replay_next,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
                io_cpu_s2_xcpt_ma_ld,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
                io_cpu_s2_xcpt_ma_st,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
                io_cpu_s2_xcpt_pf_ld,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
                io_cpu_s2_xcpt_pf_st,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
                io_cpu_s2_xcpt_gf_ld,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
                io_cpu_s2_xcpt_gf_st,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
                io_cpu_s2_xcpt_ae_ld,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
                io_cpu_s2_xcpt_ae_st,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
                io_cpu_ordered,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
                io_cpu_perf_acquire,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
                io_cpu_perf_release,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
                io_cpu_perf_tlbMiss,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
  input         io_ptw_req_ready,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
  output        io_ptw_req_valid,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
                io_ptw_req_bits_valid,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
  output [26:0] io_ptw_req_bits_bits_addr,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
  output        io_ptw_req_bits_bits_need_gpa,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
                io_ptw_req_bits_bits_vstage1,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
                io_ptw_req_bits_bits_stage2,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
  input         io_ptw_resp_valid,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
                io_ptw_resp_bits_ae_ptw,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
                io_ptw_resp_bits_ae_final,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
                io_ptw_resp_bits_pf,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
                io_ptw_resp_bits_gf,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
                io_ptw_resp_bits_hr,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
                io_ptw_resp_bits_hw,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
                io_ptw_resp_bits_hx,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
  input  [9:0]  io_ptw_resp_bits_pte_reserved_for_future,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
  input  [43:0] io_ptw_resp_bits_pte_ppn,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
  input  [1:0]  io_ptw_resp_bits_pte_reserved_for_software,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
  input         io_ptw_resp_bits_pte_d,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
                io_ptw_resp_bits_pte_a,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
                io_ptw_resp_bits_pte_g,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
                io_ptw_resp_bits_pte_u,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
                io_ptw_resp_bits_pte_x,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
                io_ptw_resp_bits_pte_w,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
                io_ptw_resp_bits_pte_r,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
                io_ptw_resp_bits_pte_v,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
  input  [1:0]  io_ptw_resp_bits_level,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
  input         io_ptw_resp_bits_homogeneous,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
                io_ptw_resp_bits_gpa_valid,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
  input  [38:0] io_ptw_resp_bits_gpa_bits,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
  input         io_ptw_resp_bits_gpa_is_pte,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
  input  [3:0]  io_ptw_ptbr_mode,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
  input  [43:0] io_ptw_ptbr_ppn,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
  input         io_ptw_status_debug,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
                io_ptw_status_cease,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
                io_ptw_status_wfi,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
  input  [31:0] io_ptw_status_isa,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
  input  [1:0]  io_ptw_status_dprv,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
  input         io_ptw_status_dv,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
  input  [1:0]  io_ptw_status_prv,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
  input         io_ptw_status_v,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
                io_ptw_status_mpv,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
                io_ptw_status_gva,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
                io_ptw_status_tsr,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
                io_ptw_status_tw,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
                io_ptw_status_tvm,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
                io_ptw_status_mxr,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
                io_ptw_status_sum,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
                io_ptw_status_mprv,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
  input  [1:0]  io_ptw_status_fs,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
                io_ptw_status_mpp,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
  input         io_ptw_status_spp,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
                io_ptw_status_mpie,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
                io_ptw_status_spie,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
                io_ptw_status_mie,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
                io_ptw_status_sie,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
                io_ptw_hstatus_spvp,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
                io_ptw_hstatus_spv,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
                io_ptw_hstatus_gva,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
                io_ptw_gstatus_debug,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
                io_ptw_gstatus_cease,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
                io_ptw_gstatus_wfi,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
  input  [31:0] io_ptw_gstatus_isa,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
  input  [1:0]  io_ptw_gstatus_dprv,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
  input         io_ptw_gstatus_dv,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
  input  [1:0]  io_ptw_gstatus_prv,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
  input         io_ptw_gstatus_v,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
  input  [22:0] io_ptw_gstatus_zero2,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
  input         io_ptw_gstatus_mpv,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
                io_ptw_gstatus_gva,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
                io_ptw_gstatus_mbe,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
                io_ptw_gstatus_sbe,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
  input  [1:0]  io_ptw_gstatus_sxl,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
  input  [7:0]  io_ptw_gstatus_zero1,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
  input         io_ptw_gstatus_tsr,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
                io_ptw_gstatus_tw,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
                io_ptw_gstatus_tvm,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
                io_ptw_gstatus_mxr,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
                io_ptw_gstatus_sum,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
                io_ptw_gstatus_mprv,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
  input  [1:0]  io_ptw_gstatus_fs,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
                io_ptw_gstatus_mpp,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
                io_ptw_gstatus_vs,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
  input         io_ptw_gstatus_spp,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
                io_ptw_gstatus_mpie,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
                io_ptw_gstatus_ube,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
                io_ptw_gstatus_spie,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
                io_ptw_gstatus_upie,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
                io_ptw_gstatus_mie,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
                io_ptw_gstatus_hie,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
                io_ptw_gstatus_sie,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
                io_ptw_gstatus_uie,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
                io_ptw_pmp_0_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
  input  [1:0]  io_ptw_pmp_0_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
  input         io_ptw_pmp_0_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
                io_ptw_pmp_0_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
                io_ptw_pmp_0_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
  input  [29:0] io_ptw_pmp_0_addr,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
  input  [31:0] io_ptw_pmp_0_mask,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
  input         io_ptw_pmp_1_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
  input  [1:0]  io_ptw_pmp_1_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
  input         io_ptw_pmp_1_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
                io_ptw_pmp_1_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
                io_ptw_pmp_1_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
  input  [29:0] io_ptw_pmp_1_addr,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
  input  [31:0] io_ptw_pmp_1_mask,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
  input         io_ptw_pmp_2_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
  input  [1:0]  io_ptw_pmp_2_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
  input         io_ptw_pmp_2_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
                io_ptw_pmp_2_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
                io_ptw_pmp_2_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
  input  [29:0] io_ptw_pmp_2_addr,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
  input  [31:0] io_ptw_pmp_2_mask,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
  input         io_ptw_pmp_3_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
  input  [1:0]  io_ptw_pmp_3_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
  input         io_ptw_pmp_3_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
                io_ptw_pmp_3_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
                io_ptw_pmp_3_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
  input  [29:0] io_ptw_pmp_3_addr,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
  input  [31:0] io_ptw_pmp_3_mask,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
  input         io_ptw_pmp_4_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
  input  [1:0]  io_ptw_pmp_4_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
  input         io_ptw_pmp_4_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
                io_ptw_pmp_4_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
                io_ptw_pmp_4_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
  input  [29:0] io_ptw_pmp_4_addr,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
  input  [31:0] io_ptw_pmp_4_mask,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
  input         io_ptw_pmp_5_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
  input  [1:0]  io_ptw_pmp_5_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
  input         io_ptw_pmp_5_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
                io_ptw_pmp_5_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
                io_ptw_pmp_5_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
  input  [29:0] io_ptw_pmp_5_addr,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
  input  [31:0] io_ptw_pmp_5_mask,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
  input         io_ptw_pmp_6_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
  input  [1:0]  io_ptw_pmp_6_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
  input         io_ptw_pmp_6_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
                io_ptw_pmp_6_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
                io_ptw_pmp_6_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
  input  [29:0] io_ptw_pmp_6_addr,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
  input  [31:0] io_ptw_pmp_6_mask,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
  input         io_ptw_pmp_7_cfg_l,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
  input  [1:0]  io_ptw_pmp_7_cfg_a,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
  input         io_ptw_pmp_7_cfg_x,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
                io_ptw_pmp_7_cfg_w,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
                io_ptw_pmp_7_cfg_r,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
  input  [29:0] io_ptw_pmp_7_addr,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
  input  [31:0] io_ptw_pmp_7_mask,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
  input         io_ptw_customCSRs_csrs_0_ren,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
                io_ptw_customCSRs_csrs_0_wen,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
  input  [63:0] io_ptw_customCSRs_csrs_0_wdata,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
                io_ptw_customCSRs_csrs_0_value,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
  input         io_ptw_customCSRs_csrs_1_ren,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
                io_ptw_customCSRs_csrs_1_wen,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
  input  [63:0] io_ptw_customCSRs_csrs_1_wdata,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
  input         io_ptw_customCSRs_csrs_2_ren,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
                io_ptw_customCSRs_csrs_2_wen,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
  input  [63:0] io_ptw_customCSRs_csrs_2_wdata,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
  input         io_ptw_customCSRs_csrs_3_ren,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
                io_ptw_customCSRs_csrs_3_wen,	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
  input  [63:0] io_ptw_customCSRs_csrs_3_wdata	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
);

  wire             _io_cpu_s2_xcpt_ma_st_output;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:1046:24]
  wire             _io_cpu_s2_xcpt_ma_ld_output;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:1046:24]
  wire             _io_cpu_s2_xcpt_ae_st_output;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:1046:24]
  wire             _io_cpu_s2_xcpt_ae_ld_output;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:1046:24]
  wire             _io_cpu_s2_xcpt_gf_st_output;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:1046:24]
  wire             _io_cpu_s2_xcpt_gf_ld_output;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:1046:24]
  wire             _io_cpu_s2_xcpt_pf_st_output;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:1046:24]
  wire             _io_cpu_s2_xcpt_pf_ld_output;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:1046:24]
  wire             _io_cpu_s2_nack_output;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:1037:30]
  wire             s2_valid_masked;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:1000:43]
  wire             _GEN;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:908:22, :996:{22,43}]
  wire             nodeOut_c_valid;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:96:24]
  wire             nodeOut_d_ready;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:940:45]
  reg  [3:0]       s2_tag_match_way;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:842:35]
  wire             _wbArb_io_in_0_ready;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:955:21]
  wire             _wbArb_io_in_1_ready;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:955:21]
  wire             _wbArb_io_out_valid;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:955:21]
  wire [19:0]      _wbArb_io_out_bits_tag;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:955:21]
  wire [5:0]       _wbArb_io_out_bits_idx;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:955:21]
  wire [4:0]       _wbArb_io_out_bits_source;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:955:21]
  wire [2:0]       _wbArb_io_out_bits_param;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:955:21]
  wire [3:0]       _wbArb_io_out_bits_way_en;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:955:21]
  wire             _wbArb_io_out_bits_voluntary;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:955:21]
  wire             _lfsr_prng_io_out_0;	// @[src/main/scala/chisel3/util/random/PRNG.scala:91:22]
  wire             _lfsr_prng_io_out_1;	// @[src/main/scala/chisel3/util/random/PRNG.scala:91:22]
  wire [63:0]      _amoalu_io_out;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:888:22]
  wire             _writeArb_io_in_1_ready;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:807:24]
  wire             _writeArb_io_out_valid;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:807:24]
  wire [3:0]       _writeArb_io_out_bits_way_en;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:807:24]
  wire [11:0]      _writeArb_io_out_bits_addr;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:807:24]
  wire [63:0]      _writeArb_io_out_bits_data;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:807:24]
  wire             _readArb_io_in_1_ready;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:806:23]
  wire             _readArb_io_in_2_ready;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:806:23]
  wire             _readArb_io_in_3_ready;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:806:23]
  wire             _readArb_io_out_valid;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:806:23]
  wire [3:0]       _readArb_io_out_bits_way_en;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:806:23]
  wire [11:0]      _readArb_io_out_bits_addr;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:806:23]
  wire [63:0]      _data_io_resp_0;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:805:20]
  wire [63:0]      _data_io_resp_1;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:805:20]
  wire [63:0]      _data_io_resp_2;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:805:20]
  wire [63:0]      _data_io_resp_3;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:805:20]
  wire             _metaWriteArb_io_in_0_ready;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:800:28]
  wire             _metaWriteArb_io_in_1_ready;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:800:28]
  wire             _metaWriteArb_io_out_valid;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:800:28]
  wire [5:0]       _metaWriteArb_io_out_bits_idx;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:800:28]
  wire [3:0]       _metaWriteArb_io_out_bits_way_en;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:800:28]
  wire [1:0]       _metaWriteArb_io_out_bits_data_coh_state;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:800:28]
  wire [19:0]      _metaWriteArb_io_out_bits_data_tag;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:800:28]
  wire             _metaReadArb_io_in_1_ready;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:799:27]
  wire             _metaReadArb_io_in_2_ready;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:799:27]
  wire             _metaReadArb_io_in_3_ready;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:799:27]
  wire             _metaReadArb_io_in_4_ready;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:799:27]
  wire             _metaReadArb_io_out_valid;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:799:27]
  wire [5:0]       _metaReadArb_io_out_bits_idx;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:799:27]
  wire             _meta_io_read_ready;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:798:20]
  wire             _meta_io_write_ready;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:798:20]
  wire [1:0]       _meta_io_resp_0_coh_state;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:798:20]
  wire [19:0]      _meta_io_resp_0_tag;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:798:20]
  wire [1:0]       _meta_io_resp_1_coh_state;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:798:20]
  wire [19:0]      _meta_io_resp_1_tag;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:798:20]
  wire [1:0]       _meta_io_resp_2_coh_state;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:798:20]
  wire [19:0]      _meta_io_resp_2_tag;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:798:20]
  wire [1:0]       _meta_io_resp_3_coh_state;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:798:20]
  wire [19:0]      _meta_io_resp_3_tag;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:798:20]
  wire             _dtlb_io_req_ready;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:744:20]
  wire             _dtlb_io_resp_miss;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:744:20]
  wire [31:0]      _dtlb_io_resp_paddr;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:744:20]
  wire             _dtlb_io_resp_pf_ld;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:744:20]
  wire             _dtlb_io_resp_pf_st;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:744:20]
  wire             _dtlb_io_resp_gf_ld;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:744:20]
  wire             _dtlb_io_resp_gf_st;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:744:20]
  wire             _dtlb_io_resp_ae_ld;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:744:20]
  wire             _dtlb_io_resp_ae_st;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:744:20]
  wire             _dtlb_io_resp_ma_ld;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:744:20]
  wire             _dtlb_io_resp_ma_st;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:744:20]
  wire             _dtlb_io_ptw_req_valid;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:744:20]
  wire             _mshrs_io_req_ready;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:717:21]
  wire             _mshrs_io_resp_valid;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:717:21]
  wire [39:0]      _mshrs_io_resp_bits_addr;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:717:21]
  wire [8:0]       _mshrs_io_resp_bits_tag;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:717:21]
  wire [4:0]       _mshrs_io_resp_bits_cmd;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:717:21]
  wire [1:0]       _mshrs_io_resp_bits_size;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:717:21]
  wire             _mshrs_io_resp_bits_signed;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:717:21]
  wire [1:0]       _mshrs_io_resp_bits_dprv;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:717:21]
  wire             _mshrs_io_resp_bits_dv;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:717:21]
  wire [63:0]      _mshrs_io_resp_bits_data;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:717:21]
  wire [7:0]       _mshrs_io_resp_bits_mask;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:717:21]
  wire             _mshrs_io_resp_bits_has_data;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:717:21]
  wire [63:0]      _mshrs_io_resp_bits_store_data;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:717:21]
  wire             _mshrs_io_secondary_miss;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:717:21]
  wire             _mshrs_io_mem_acquire_valid;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:717:21]
  wire [2:0]       _mshrs_io_mem_acquire_bits_opcode;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:717:21]
  wire [3:0]       _mshrs_io_mem_acquire_bits_size;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:717:21]
  wire [3:0]       _mshrs_io_refill_way_en;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:717:21]
  wire [11:0]      _mshrs_io_refill_addr;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:717:21]
  wire             _mshrs_io_meta_read_valid;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:717:21]
  wire [5:0]       _mshrs_io_meta_read_bits_idx;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:717:21]
  wire             _mshrs_io_meta_write_valid;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:717:21]
  wire [5:0]       _mshrs_io_meta_write_bits_idx;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:717:21]
  wire [3:0]       _mshrs_io_meta_write_bits_way_en;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:717:21]
  wire [1:0]       _mshrs_io_meta_write_bits_data_coh_state;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:717:21]
  wire [19:0]      _mshrs_io_meta_write_bits_data_tag;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:717:21]
  wire             _mshrs_io_replay_valid;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:717:21]
  wire [39:0]      _mshrs_io_replay_bits_addr;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:717:21]
  wire [8:0]       _mshrs_io_replay_bits_tag;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:717:21]
  wire [4:0]       _mshrs_io_replay_bits_cmd;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:717:21]
  wire [1:0]       _mshrs_io_replay_bits_size;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:717:21]
  wire             _mshrs_io_replay_bits_signed;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:717:21]
  wire [1:0]       _mshrs_io_replay_bits_dprv;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:717:21]
  wire             _mshrs_io_replay_bits_dv;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:717:21]
  wire [63:0]      _mshrs_io_replay_bits_data;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:717:21]
  wire             _mshrs_io_wb_req_valid;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:717:21]
  wire [19:0]      _mshrs_io_wb_req_bits_tag;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:717:21]
  wire [5:0]       _mshrs_io_wb_req_bits_idx;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:717:21]
  wire [4:0]       _mshrs_io_wb_req_bits_source;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:717:21]
  wire [2:0]       _mshrs_io_wb_req_bits_param;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:717:21]
  wire [3:0]       _mshrs_io_wb_req_bits_way_en;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:717:21]
  wire             _mshrs_io_probe_rdy;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:717:21]
  wire             _mshrs_io_fence_rdy;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:717:21]
  wire             _mshrs_io_replay_next;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:717:21]
  wire             _prober_io_req_ready;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:716:22]
  wire             _prober_io_rep_valid;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:716:22]
  wire [2:0]       _prober_io_rep_bits_param;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:716:22]
  wire [3:0]       _prober_io_rep_bits_size;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:716:22]
  wire [4:0]       _prober_io_rep_bits_source;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:716:22]
  wire [31:0]      _prober_io_rep_bits_address;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:716:22]
  wire             _prober_io_meta_read_valid;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:716:22]
  wire [5:0]       _prober_io_meta_read_bits_idx;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:716:22]
  wire [19:0]      _prober_io_meta_read_bits_tag;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:716:22]
  wire             _prober_io_meta_write_valid;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:716:22]
  wire [5:0]       _prober_io_meta_write_bits_idx;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:716:22]
  wire [3:0]       _prober_io_meta_write_bits_way_en;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:716:22]
  wire [1:0]       _prober_io_meta_write_bits_data_coh_state;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:716:22]
  wire [19:0]      _prober_io_meta_write_bits_data_tag;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:716:22]
  wire             _prober_io_wb_req_valid;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:716:22]
  wire [19:0]      _prober_io_wb_req_bits_tag;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:716:22]
  wire [5:0]       _prober_io_wb_req_bits_idx;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:716:22]
  wire [4:0]       _prober_io_wb_req_bits_source;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:716:22]
  wire [2:0]       _prober_io_wb_req_bits_param;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:716:22]
  wire [3:0]       _prober_io_wb_req_bits_way_en;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:716:22]
  wire             _wb_io_req_ready;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:715:18]
  wire             _wb_io_meta_read_valid;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:715:18]
  wire [5:0]       _wb_io_meta_read_bits_idx;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:715:18]
  wire [19:0]      _wb_io_meta_read_bits_tag;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:715:18]
  wire             _wb_io_data_req_valid;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:715:18]
  wire [3:0]       _wb_io_data_req_bits_way_en;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:715:18]
  wire [11:0]      _wb_io_data_req_bits_addr;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:715:18]
  wire             _wb_io_release_valid;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:715:18]
  wire [2:0]       _wb_io_release_bits_opcode;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:715:18]
  wire [2:0]       _wb_io_release_bits_param;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:715:18]
  wire [4:0]       _wb_io_release_bits_source;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:715:18]
  wire [31:0]      _wb_io_release_bits_address;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:715:18]
  wire [63:0]      _wb_io_release_bits_data;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:715:18]
  reg              s1_valid;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:720:25]
  reg  [39:0]      s1_req_addr;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:721:19]
  reg  [8:0]       s1_req_tag;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:721:19]
  reg  [4:0]       s1_req_cmd;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:721:19]
  reg  [1:0]       s1_req_size;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:721:19]
  reg              s1_req_signed;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:721:19]
  reg  [1:0]       s1_req_dprv;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:721:19]
  reg              s1_req_dv;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:721:19]
  reg              s1_req_phys;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:721:19]
  reg              s1_replay;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:723:26]
  reg              s1_clk_en;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:724:22]
  wire             s1_sfence = s1_req_cmd == 5'h14;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:721:19, :725:30]
  reg              s2_valid_REG;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:727:25]
  wire             s2_valid = s2_valid_REG & {_io_cpu_s2_xcpt_ma_ld_output, _io_cpu_s2_xcpt_ma_st_output, _io_cpu_s2_xcpt_pf_ld_output, _io_cpu_s2_xcpt_pf_st_output, _io_cpu_s2_xcpt_gf_ld_output, _io_cpu_s2_xcpt_gf_st_output, _io_cpu_s2_xcpt_ae_ld_output, _io_cpu_s2_xcpt_ae_st_output} == 8'h0;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14, generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:727:{25,66,85,92}, :744:20, :1046:24]
  reg  [39:0]      s2_req_addr;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:728:19]
  reg  [8:0]       s2_req_tag;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:728:19]
  reg  [4:0]       s2_req_cmd;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:728:19]
  reg  [1:0]       s2_req_size;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:728:19]
  reg              s2_req_signed;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:728:19]
  reg              s2_req_phys;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:728:19]
  reg  [63:0]      s2_req_data;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:728:19]
  reg              s2_replay_REG;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:729:26]
  wire             cache_resp_bits_replay = s2_replay_REG & s2_req_cmd != 5'h5;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:728:19, :729:{26,47,61}]
  reg              s3_valid;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:733:25]
  reg  [39:0]      s3_req_addr;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:734:19]
  reg  [4:0]       s3_req_cmd;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:734:19]
  reg  [63:0]      s3_req_data;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:734:19]
  reg  [3:0]       s3_way;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:735:19]
  wire             _s1_write_T_3 = s1_req_cmd == 5'h7;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:721:19, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _s1_write_T_5 = s1_req_cmd == 5'h4;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:721:19, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _s1_write_T_6 = s1_req_cmd == 5'h9;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:721:19, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _s1_write_T_7 = s1_req_cmd == 5'hA;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:721:19, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _s1_write_T_8 = s1_req_cmd == 5'hB;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:721:19, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _s1_write_T_12 = s1_req_cmd == 5'h8;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:721:19, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _s1_write_T_13 = s1_req_cmd == 5'hC;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:721:19, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _s1_write_T_14 = s1_req_cmd == 5'hD;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:721:19, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _s1_write_T_15 = s1_req_cmd == 5'hE;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:721:19, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _s1_write_T_16 = s1_req_cmd == 5'hF;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:721:19, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             s1_read = s1_req_cmd == 5'h0 | s1_req_cmd == 5'h10 | s1_req_cmd == 5'h6 | _s1_write_T_3 | _s1_write_T_5 | _s1_write_T_6 | _s1_write_T_7 | _s1_write_T_8 | _s1_write_T_12 | _s1_write_T_13 | _s1_write_T_14 | _s1_write_T_15 | _s1_write_T_16;	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:85:68, generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14, generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:721:19, :744:20, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _s1_write_T_1 = s1_req_cmd == 5'h11;	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:86:49, generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:721:19]
  wire             s1_write = s1_req_cmd == 5'h1 | _s1_write_T_1 | _s1_write_T_3 | _s1_write_T_5 | _s1_write_T_6 | _s1_write_T_7 | _s1_write_T_8 | _s1_write_T_12 | _s1_write_T_13 | _s1_write_T_14 | _s1_write_T_15 | _s1_write_T_16;	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:86:{32,49,76}, generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:721:19, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _dtlb_io_req_valid_T_2 = s1_valid & ~io_cpu_s1_kill & (s1_read | s1_write | s1_req_cmd == 5'h2 | s1_req_cmd == 5'h3);	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:84:{35,52}, :85:68, :86:76, generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:720:25, :721:19, :722:37, :740:42, :747:52]
  reg  [1:0]       s2_hit_state_r_state;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:844:74]
  reg  [1:0]       s2_hit_state_r_1_state;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:844:74]
  reg  [1:0]       s2_hit_state_r_2_state;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:844:74]
  reg  [1:0]       s2_hit_state_r_3_state;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:844:74]
  wire [1:0]       mshrs_io_req_bits_old_meta_meta_coh_state = (s2_tag_match_way[0] ? s2_hit_state_r_state : 2'h0) | (s2_tag_match_way[1] ? s2_hit_state_r_1_state : 2'h0) | (s2_tag_match_way[2] ? s2_hit_state_r_2_state : 2'h0) | (s2_tag_match_way[3] ? s2_hit_state_r_3_state : 2'h0);	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14, generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:744:20, :842:35, :844:74, src/main/scala/chisel3/util/Mux.scala:30:73, :32:36]
  wire             _mshrs_io_req_valid_T_31 = s2_req_cmd == 5'h1;	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:86:32, generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:728:19]
  wire             _mshrs_io_req_valid_T_32 = s2_req_cmd == 5'h11;	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:86:49, generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:728:19]
  wire             s2_sc = s2_req_cmd == 5'h7;	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:86:66, generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:728:19, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _cache_resp_bits_has_data_T_7 = s2_req_cmd == 5'h4;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:728:19, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _cache_resp_bits_has_data_T_8 = s2_req_cmd == 5'h9;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:728:19, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _cache_resp_bits_has_data_T_9 = s2_req_cmd == 5'hA;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:728:19, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _cache_resp_bits_has_data_T_10 = s2_req_cmd == 5'hB;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:728:19, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _cache_resp_bits_has_data_T_14 = s2_req_cmd == 5'h8;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:728:19, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _cache_resp_bits_has_data_T_15 = s2_req_cmd == 5'hC;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:728:19, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _cache_resp_bits_has_data_T_16 = s2_req_cmd == 5'hD;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:728:19, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _cache_resp_bits_has_data_T_17 = s2_req_cmd == 5'hE;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:728:19, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _cache_resp_bits_has_data_T_18 = s2_req_cmd == 5'hF;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:728:19, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _mshrs_io_req_valid_T_3 = s2_req_cmd == 5'h3;	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:84:52, :87:54, generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:728:19]
  wire             s2_lr = s2_req_cmd == 5'h6;	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:87:71, generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:728:19, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire [3:0]       _GEN_0 = {_mshrs_io_req_valid_T_31 | _mshrs_io_req_valid_T_32 | s2_sc | _cache_resp_bits_has_data_T_7 | _cache_resp_bits_has_data_T_8 | _cache_resp_bits_has_data_T_9 | _cache_resp_bits_has_data_T_10 | _cache_resp_bits_has_data_T_14 | _cache_resp_bits_has_data_T_15 | _cache_resp_bits_has_data_T_16 | _cache_resp_bits_has_data_T_17 | _cache_resp_bits_has_data_T_18, _mshrs_io_req_valid_T_31 | _mshrs_io_req_valid_T_32 | s2_sc | _cache_resp_bits_has_data_T_7 | _cache_resp_bits_has_data_T_8 | _cache_resp_bits_has_data_T_9 | _cache_resp_bits_has_data_T_10 | _cache_resp_bits_has_data_T_14 | _cache_resp_bits_has_data_T_15 | _cache_resp_bits_has_data_T_16 | _cache_resp_bits_has_data_T_17 | _cache_resp_bits_has_data_T_18 | _mshrs_io_req_valid_T_3 | s2_lr, mshrs_io_req_bits_old_meta_meta_coh_state};	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:86:{32,49,66,76}, :87:{54,64,71}, generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:58:19, generators/rocket-chip/src/main/scala/util/package.scala:16:47, src/main/scala/chisel3/util/Mux.scala:30:73]
  wire [1:0]       _GEN_1 = {1'h0, _GEN_0 == 4'hC};	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14, generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:744:20, generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:58:19, generators/rocket-chip/src/main/scala/util/Misc.scala:35:36, :49:20, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire [15:0][1:0] _GEN_2 = {{2'h3}, {2'h3}, {2'h2}, {_GEN_1}, {_GEN_1}, {_GEN_1}, {_GEN_1}, {_GEN_1}, {2'h3}, {2'h2}, {2'h2}, {2'h1}, {2'h3}, {2'h2}, {2'h1}, {2'h0}};	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14, generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:744:20, generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:62:10, generators/rocket-chip/src/main/scala/util/Misc.scala:35:36, :49:20]
  wire             _s2_hit_T = (|s2_tag_match_way) & (_GEN_0 == 4'h3 | _GEN_0 == 4'h2 | _GEN_0 == 4'h1 | _GEN_0 == 4'h7 | _GEN_0 == 4'h6 | (&_GEN_0) | _GEN_0 == 4'hE);	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:715:18, :842:35, :843:39, :846:29, generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:58:19, :60:10, :61:10, :62:10, :63:10, generators/rocket-chip/src/main/scala/util/Misc.scala:35:9, :49:20, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             s2_hit = _s2_hit_T & mshrs_io_req_bits_old_meta_meta_coh_state == _GEN_2[_GEN_0];	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:846:{29,50}, generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:46:46, :58:19, generators/rocket-chip/src/main/scala/util/Misc.scala:35:36, :49:20, src/main/scala/chisel3/util/Mux.scala:30:73]
  reg  [6:0]       lrsc_count;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:849:27]
  reg  [33:0]      lrsc_addr;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:851:22]
  wire             s2_lrsc_addr_match = (|(lrsc_count[6:2])) & lrsc_addr == s2_req_addr[39:6];	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:728:19, :829:48, :849:27, :850:31, :851:22, :853:{39,52}]
  wire             s2_sc_fail = s2_sc & ~s2_lrsc_addr_match;	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:86:66, generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:853:39, :854:{26,29}]
  wire             _cache_resp_valid_T = s2_valid_masked & s2_hit;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:846:50, :856:25, :1000:43]
  reg  [63:0]      regs_0;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:871:19]
  reg  [63:0]      regs_1_0;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:871:19]
  reg  [63:0]      regs_2_0;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:871:19]
  reg  [63:0]      regs_3_0;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:871:19]
  wire [63:0]      s2_data_muxed = (s2_tag_match_way[0] ? regs_0 : 64'h0) | (s2_tag_match_way[1] ? regs_1_0 : 64'h0) | (s2_tag_match_way[2] ? regs_2_0 : 64'h0) | (s2_tag_match_way[3] ? regs_3_0 : 64'h0);	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14, generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:744:20, :842:35, :871:19, src/main/scala/chisel3/util/Mux.scala:30:73, :32:36]
  reg  [1:0]       s2_replaced_way_en_r;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:904:46]
  reg  [1:0]       s2_repl_meta_r_coh_state;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:905:76]
  reg  [19:0]      s2_repl_meta_r_tag;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:905:76]
  reg  [1:0]       s2_repl_meta_r_1_coh_state;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:905:76]
  reg  [19:0]      s2_repl_meta_r_1_tag;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:905:76]
  reg  [1:0]       s2_repl_meta_r_2_coh_state;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:905:76]
  reg  [19:0]      s2_repl_meta_r_2_tag;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:905:76]
  reg  [1:0]       s2_repl_meta_r_3_coh_state;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:905:76]
  reg  [19:0]      s2_repl_meta_r_3_tag;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:905:76]
  wire             _s2_repl_meta_T_8 = s2_replaced_way_en_r == 2'h0;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14, generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:744:20, :904:46, src/main/scala/chisel3/util/Mux.scala:32:36]
  wire             _s2_repl_meta_T_9 = s2_replaced_way_en_r == 2'h1;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:904:46, generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:62:10, src/main/scala/chisel3/util/Mux.scala:32:36]
  wire             _s2_repl_meta_T_10 = s2_replaced_way_en_r == 2'h2;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14, generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:744:20, :904:46, src/main/scala/chisel3/util/Mux.scala:32:36]
  wire             _cache_resp_bits_has_data_T = s2_req_cmd == 5'h0;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14, generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:728:19, :744:20, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _cache_resp_bits_has_data_T_1 = s2_req_cmd == 5'h10;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:728:19, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  assign nodeOut_d_ready = _writeArb_io_in_1_ready | ~(auto_out_d_bits_opcode[0]);	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:807:24, :940:{45,48}, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:107:36]
  reg  [8:0]       beatsLeft;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:60:30]
  wire             idle = beatsLeft == 9'h0;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14, generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:744:20, generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:60:30, :61:28]
  wire             winner_1 = ~_wb_io_release_valid & _prober_io_rep_valid;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:715:18, :716:22, generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:16:61, :71:69]
  wire             _nodeOut_c_valid_T = _wb_io_release_valid | _prober_io_rep_valid;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:715:18, :716:22, generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:79:31]
  `ifndef SYNTHESIS	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:742:9]
    always @(posedge clock) begin	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:742:9]
      if (~reset & ~(~s1_valid | ~_s1_write_T_1)) begin	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:86:49, generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:720:25, :742:{9,10,20,23}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:742:9]
          $error("Assertion failed\n    at NBDcache.scala:742 assert(!s1_valid || !s1_req.cmd.isOneOf(M_PWR))\n");	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:742:9]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:742:9]
          $fatal;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:742:9]
      end
      if (~reset & ~(~_wb_io_release_valid | ~winner_1)) begin	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:715:18, :742:9, generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:71:69, :77:{13,56,59,62}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:77:13]
          $error("Assertion failed\n    at Arbiter.scala:77 assert((prefixOR zip winner) map { case (p,w) => !p || !w } reduce {_ && _})\n");	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:77:13]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:77:13]
          $fatal;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:77:13]
      end
      if (~reset & ~(~_nodeOut_c_valid_T | _wb_io_release_valid | winner_1)) begin	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:715:18, :742:9, generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:71:69, :79:{14,15,31,36}]
        if (`ASSERT_VERBOSE_COND_)	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:79:14]
          $error("Assertion failed\n    at Arbiter.scala:79 assert (!valids.reduce(_||_) || winner.reduce(_||_))\n");	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:79:14]
        if (`STOP_COND_)	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:79:14]
          $fatal;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:79:14]
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  wire             _io_cpu_perf_release_T = auto_out_c_ready & nodeOut_c_valid;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:96:24, src/main/scala/chisel3/util/Decoupled.scala:52:35]
  reg              state_0;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:88:26]
  reg              state_1;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:88:26]
  wire             muxState_0 = idle ? _wb_io_release_valid : state_0;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:715:18, generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:61:28, :88:26, :89:25]
  wire             muxState_1 = idle ? winner_1 : state_1;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:61:28, :71:69, :88:26, :89:25]
  assign nodeOut_c_valid = idle ? _nodeOut_c_valid_T : state_0 & _wb_io_release_valid | state_1 & _prober_io_rep_valid;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:715:18, :716:22, generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:61:28, :79:31, :88:26, :96:24, src/main/scala/chisel3/util/Mux.scala:30:73]
  wire [3:0]       _nodeOut_c_bits_WIRE_7 = (muxState_0 ? 4'h6 : 4'h0) | (muxState_1 ? _prober_io_rep_bits_size : 4'h0);	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14, generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:715:18, :716:22, :744:20, generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/chisel3/util/Mux.scala:30:73]
  wire [2:0]       _nodeOut_c_bits_WIRE_9 = (muxState_0 ? _wb_io_release_bits_opcode : 3'h0) | {muxState_1, 2'h0};	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14, generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:715:18, :744:20, generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/chisel3/util/Mux.scala:30:73]
  reg              s4_valid;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:965:25]
  reg  [39:0]      s4_req_addr;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:966:25]
  reg  [4:0]       s4_req_cmd;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:966:25]
  reg  [63:0]      s4_req_data;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:966:25]
  reg  [63:0]      s2_store_bypass_data;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:972:33]
  reg              s2_store_bypass;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:973:28]
  wire [63:0]      s2_data_word = s2_store_bypass ? s2_store_bypass_data : s2_data_muxed;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:972:33, :973:28, :984:25, src/main/scala/chisel3/util/Mux.scala:30:73]
  wire [1:0]       _amoalu_io_mask_T = {s2_req_addr[0] | (|s2_req_size), ~(s2_req_addr[0])};	// @[generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:19:{27,42,53}, :20:22, :21:16, generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:712:10, :719:20, :728:19]
  wire [3:0]       _amoalu_io_mask_T_1 = {(s2_req_addr[1] ? _amoalu_io_mask_T : 2'h0) | {2{s2_req_size[1]}}, s2_req_addr[1] ? 2'h0 : _amoalu_io_mask_T};	// @[generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:19:{22,27,42,47,53}, :20:22, :21:16, generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14, generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:728:19, :744:20]
  wire             s1_nack = _dtlb_io_req_valid_T_2 & _dtlb_io_resp_miss | _io_cpu_s2_nack_output | s1_req_addr[11:6] == _prober_io_meta_write_bits_idx & ~_prober_io_req_ready;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:716:22, :721:19, :744:20, :747:52, :993:{35,74}, :994:{28,44,78,81}, :1037:30]
  reg              s2_nack_hit;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:995:30]
  assign _GEN = ~s2_nack_hit & s2_valid_masked & ~s2_hit & (s2_req_cmd == 5'h2 | _mshrs_io_req_valid_T_3 | _cache_resp_bits_has_data_T | _cache_resp_bits_has_data_T_1 | s2_lr | s2_sc | _cache_resp_bits_has_data_T_7 | _cache_resp_bits_has_data_T_8 | _cache_resp_bits_has_data_T_9 | _cache_resp_bits_has_data_T_10 | _cache_resp_bits_has_data_T_14 | _cache_resp_bits_has_data_T_15 | _cache_resp_bits_has_data_T_16 | _cache_resp_bits_has_data_T_17 | _cache_resp_bits_has_data_T_18 | _mshrs_io_req_valid_T_31 | _mshrs_io_req_valid_T_32);	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:84:35, :86:{32,49,66}, :87:{54,71}, generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:728:19, :846:50, :908:{22,44,101}, :995:30, :996:{22,43}, :1000:43, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             s2_nack_miss = ~s2_hit & ~_mshrs_io_req_ready;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:717:21, :846:50, :908:44, :998:{30,33}]
  wire             s2_nack = s2_nack_hit | s2_hit & _mshrs_io_secondary_miss | s2_nack_miss;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:717:21, :846:50, :995:30, :997:31, :998:30, :999:47]
  assign s2_valid_masked = s2_valid & ~s2_nack & ~io_cpu_s2_kill;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:727:66, :999:47, :1000:{34,43,46}]
  reg              block_miss;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:1008:27]
  wire             _GEN_3 = block_miss | s1_nack | ~_readArb_io_in_3_ready | ~_metaReadArb_io_in_4_ready | ~_dtlb_io_req_ready & ~io_cpu_req_bits_phys;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:719:20, :744:20, :754:{9,28,31,54,73}, :799:27, :806:23, :819:{9,38,57}, :825:{9,34,53}, :993:74, :1008:27, :1010:32, :1011:22]
  wire             _io_cpu_resp_bits_data_word_bypass_T_1 = s2_req_size == 2'h2;	// @[generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:44:26, generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14, generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:728:19, :744:20]
  wire [31:0]      cache_resp_bits_data_zeroed = s2_req_addr[2] ? s2_data_word[63:32] : s2_data_word[31:0];	// @[generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:19:27, :41:{24,37,55}, generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:728:19, :984:25]
  wire [15:0]      cache_resp_bits_data_zeroed_1 = s2_req_addr[1] ? cache_resp_bits_data_zeroed[31:16] : cache_resp_bits_data_zeroed[15:0];	// @[generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:19:27, :41:{24,37,55}, generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:728:19]
  wire [7:0]       cache_resp_bits_data_zeroed_2 = s2_sc ? 8'h0 : s2_req_addr[0] ? cache_resp_bits_data_zeroed_1[15:8] : cache_resp_bits_data_zeroed_1[7:0];	// @[generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:19:27, :41:{24,37,55}, :43:23, generators/rocket-chip/src/main/scala/rocket/Consts.scala:86:66, generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14, generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:728:19, :744:20]
  reg              mshrs_io_resp_ready_REG;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:1035:33]
  assign _io_cpu_s2_nack_output = s2_valid & s2_nack;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:727:66, :999:47, :1037:30]
  wire [31:0]      io_cpu_resp_bits_data_word_bypass_zeroed = s2_req_addr[2] ? s2_data_word[63:32] : s2_data_word[31:0];	// @[generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:19:27, :41:{24,37,55}, generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:728:19, :984:25]
  wire             s1_xcpt_valid = _dtlb_io_req_valid_T_2 & ~s1_nack;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:747:52, :993:74, :1044:{41,44}]
  reg              io_cpu_s2_xcpt_REG;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:1046:32]
  reg              io_cpu_s2_xcpt_r_pf_ld;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:1046:58]
  reg              io_cpu_s2_xcpt_r_pf_st;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:1046:58]
  reg              io_cpu_s2_xcpt_r_gf_ld;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:1046:58]
  reg              io_cpu_s2_xcpt_r_gf_st;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:1046:58]
  reg              io_cpu_s2_xcpt_r_ae_ld;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:1046:58]
  reg              io_cpu_s2_xcpt_r_ae_st;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:1046:58]
  reg              io_cpu_s2_xcpt_r_ma_ld;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:1046:58]
  reg              io_cpu_s2_xcpt_r_ma_st;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:1046:58]
  assign _io_cpu_s2_xcpt_pf_ld_output = io_cpu_s2_xcpt_REG & io_cpu_s2_xcpt_r_pf_ld;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:1046:{24,32,58}]
  assign _io_cpu_s2_xcpt_pf_st_output = io_cpu_s2_xcpt_REG & io_cpu_s2_xcpt_r_pf_st;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:1046:{24,32,58}]
  assign _io_cpu_s2_xcpt_gf_ld_output = io_cpu_s2_xcpt_REG & io_cpu_s2_xcpt_r_gf_ld;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:1046:{24,32,58}]
  assign _io_cpu_s2_xcpt_gf_st_output = io_cpu_s2_xcpt_REG & io_cpu_s2_xcpt_r_gf_st;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:1046:{24,32,58}]
  assign _io_cpu_s2_xcpt_ae_ld_output = io_cpu_s2_xcpt_REG & io_cpu_s2_xcpt_r_ae_ld;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:1046:{24,32,58}]
  assign _io_cpu_s2_xcpt_ae_st_output = io_cpu_s2_xcpt_REG & io_cpu_s2_xcpt_r_ae_st;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:1046:{24,32,58}]
  assign _io_cpu_s2_xcpt_ma_ld_output = io_cpu_s2_xcpt_REG & io_cpu_s2_xcpt_r_ma_ld;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:1046:{24,32,58}]
  assign _io_cpu_s2_xcpt_ma_st_output = io_cpu_s2_xcpt_REG & io_cpu_s2_xcpt_r_ma_st;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:1046:{24,32,58}]
  wire             _io_cpu_perf_acquire_T = auto_out_a_ready & _mshrs_io_mem_acquire_valid;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:717:21, src/main/scala/chisel3/util/Decoupled.scala:52:35]
  wire [26:0]      _io_cpu_perf_acquire_beats1_decode_T_1 = 27'hFFF << _mshrs_io_mem_acquire_bits_size;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:717:21, generators/rocket-chip/src/main/scala/util/package.scala:235:71]
  wire [8:0]       io_cpu_perf_acquire_beats1 = _mshrs_io_mem_acquire_bits_opcode[2] ? 9'h0 : ~(_io_cpu_perf_acquire_beats1_decode_T_1[11:3]);	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14, generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:717:21, :744:20, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:93:37, :222:14, generators/rocket-chip/src/main/scala/util/package.scala:235:{46,71,76}]
  reg  [8:0]       io_cpu_perf_acquire_counter;	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:230:27]
  wire [26:0]      _io_cpu_perf_release_beats1_decode_T_1 = 27'hFFF << _nodeOut_c_bits_WIRE_7;	// @[generators/rocket-chip/src/main/scala/util/package.scala:235:71, src/main/scala/chisel3/util/Mux.scala:30:73]
  wire [8:0]       io_cpu_perf_release_beats1 = _nodeOut_c_bits_WIRE_9[0] ? ~(_io_cpu_perf_release_beats1_decode_T_1[11:3]) : 9'h0;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14, generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:744:20, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:103:36, :222:14, generators/rocket-chip/src/main/scala/util/package.scala:235:{46,71,76}, src/main/scala/chisel3/util/Mux.scala:30:73]
  reg  [8:0]       io_cpu_perf_release_counter;	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:230:27]
  wire             _s1_tag_eq_way_WIRE_0 = _meta_io_resp_0_tag == _dtlb_io_resp_paddr[31:12];	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:744:20, :798:20, :838:{62,75}]
  wire             _s1_tag_eq_way_WIRE_1 = _meta_io_resp_1_tag == _dtlb_io_resp_paddr[31:12];	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:744:20, :798:20, :838:{62,75}]
  wire             _s1_tag_eq_way_WIRE_2 = _meta_io_resp_2_tag == _dtlb_io_resp_paddr[31:12];	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:744:20, :798:20, :838:{62,75}]
  wire             _s1_tag_eq_way_WIRE_3 = _meta_io_resp_3_tag == _dtlb_io_resp_paddr[31:12];	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:744:20, :798:20, :838:{62,75}]
  wire             _GEN_4 = _cache_resp_valid_T | cache_resp_bits_replay;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:729:47, :856:{25,35}]
  wire             _GEN_5 = _mshrs_io_req_valid_T_31 | _mshrs_io_req_valid_T_32 | s2_sc | _cache_resp_bits_has_data_T_7 | _cache_resp_bits_has_data_T_8 | _cache_resp_bits_has_data_T_9 | _cache_resp_bits_has_data_T_10 | _cache_resp_bits_has_data_T_14 | _cache_resp_bits_has_data_T_15 | _cache_resp_bits_has_data_T_16 | _cache_resp_bits_has_data_T_17 | _cache_resp_bits_has_data_T_18;	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:86:{32,49,66,76}, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire [1:0]       _GEN_6 = {_lfsr_prng_io_out_1, _lfsr_prng_io_out_0};	// @[src/main/scala/chisel3/util/OneHot.scala:58:35, src/main/scala/chisel3/util/random/PRNG.scala:91:22]
  wire [36:0]      _GEN_7 = {8'h0, _dtlb_io_resp_paddr[31:3]};	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14, generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:744:20, :971:{32,47}]
  wire             _GEN_8 = (s2_valid_masked | cache_resp_bits_replay) & ~s2_sc_fail & _GEN_7 == s2_req_addr[39:3] & _GEN_5;	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:86:76, generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:728:19, :729:47, :854:26, :887:59, :968:23, :971:{47,61,77}, :1000:43]
  wire             _GEN_9 = s3_valid & _GEN_7 == s3_req_addr[39:3] & (s3_req_cmd == 5'h1 | s3_req_cmd == 5'h11 | s3_req_cmd == 5'h7 | s3_req_cmd == 5'h4 | s3_req_cmd == 5'h9 | s3_req_cmd == 5'hA | s3_req_cmd == 5'hB | s3_req_cmd == 5'h8 | s3_req_cmd == 5'hC | s3_req_cmd == 5'hD | s3_req_cmd == 5'hE | s3_req_cmd == 5'hF);	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:86:{32,49,66,76}, generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:733:25, :734:19, :971:{47,61,77}, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _GEN_10 = _GEN_8 | _GEN_9 | s4_valid & _GEN_7 == s4_req_addr[39:3] & (s4_req_cmd == 5'h1 | s4_req_cmd == 5'h11 | s4_req_cmd == 5'h7 | s4_req_cmd == 5'h4 | s4_req_cmd == 5'h9 | s4_req_cmd == 5'hA | s4_req_cmd == 5'hB | s4_req_cmd == 5'h8 | s4_req_cmd == 5'hC | s4_req_cmd == 5'hD | s4_req_cmd == 5'hE | s4_req_cmd == 5'hF);	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:86:{32,49,66,76}, generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:965:25, :966:25, :971:{47,61,77}, :976:38, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  wire             _mshrs_io_resp_ready_T = s1_valid | s1_replay;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:720:25, :723:26, :995:49]
  always @(posedge clock) begin
    if (reset) begin
      s1_valid <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14, generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:720:25, :744:20]
      s1_replay <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14, generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:723:26, :744:20]
      s2_valid_REG <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14, generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:727:25, :744:20]
      s2_replay_REG <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14, generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:729:26, :744:20]
      s3_valid <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14, generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:733:25, :744:20]
      lrsc_count <= 7'h0;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:849:27, :856:49, :865:88, :866:16]
      beatsLeft <= 9'h0;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14, generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:744:20, generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:60:30]
      state_0 <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14, generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:744:20, generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:88:26]
      state_1 <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14, generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:744:20, generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:88:26]
      s4_valid <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14, generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:744:20, :965:25]
      block_miss <= 1'h0;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14, generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:744:20, :1008:27]
      io_cpu_perf_acquire_counter <= 9'h0;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14, generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:744:20, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:230:27]
      io_cpu_perf_release_counter <= 9'h0;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14, generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:744:20, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:230:27]
    end
    else begin
      s1_valid <= ~_GEN_3 & io_cpu_req_valid;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:712:10, :719:20, :720:25, :754:{54,73}, :819:{38,57}, :825:{34,53}, :1010:32, :1011:22, src/main/scala/chisel3/util/Decoupled.scala:52:35]
      s1_replay <= _mshrs_io_replay_valid & _readArb_io_in_1_ready;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:717:21, :723:26, :806:23, :922:38]
      s2_valid_REG <= s1_valid & ~io_cpu_s1_kill & ~s1_sfence;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:720:25, :722:37, :725:30, :727:{25,42,45}]
      s2_replay_REG <= s1_replay;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:723:26, :729:26]
      s3_valid <= (_cache_resp_valid_T | cache_resp_bits_replay) & ~s2_sc_fail & (_mshrs_io_req_valid_T_31 | _mshrs_io_req_valid_T_32 | s2_sc | _cache_resp_bits_has_data_T_7 | _cache_resp_bits_has_data_T_8 | _cache_resp_bits_has_data_T_9 | _cache_resp_bits_has_data_T_10 | _cache_resp_bits_has_data_T_14 | _cache_resp_bits_has_data_T_15 | _cache_resp_bits_has_data_T_16 | _cache_resp_bits_has_data_T_17 | _cache_resp_bits_has_data_T_18);	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:86:{32,49,66,76}, generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:729:47, :733:25, :854:26, :856:25, :887:{42,59,71}, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
      if (s2_valid_masked & ~_s2_hit_T & s2_lrsc_addr_match)	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:846:29, :853:39, :865:{28,65}, :1000:43]
        lrsc_count <= 7'h0;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:849:27, :856:49, :865:88, :866:16]
      else if (_GEN_4) begin	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:856:35]
        if (|lrsc_count)	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:849:27, :855:20]
          lrsc_count <= 7'h0;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:849:27, :856:49, :865:88, :866:16]
        else if (s2_lr)	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:87:71]
          lrsc_count <= 7'h4F;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:849:27, :858:34]
      end
      else if (|lrsc_count)	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:849:27, :855:20]
        lrsc_count <= lrsc_count - 7'h1;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:849:27, :855:54]
      if (idle & auto_out_c_ready)	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:61:28, :62:24]
        beatsLeft <= _wb_io_release_valid & _wb_io_release_bits_opcode[0] ? 9'h7 : 9'h0;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14, generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:715:18, :744:20, generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:60:30, :82:69, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:103:36, :221:59, :222:14]
      else	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:62:24]
        beatsLeft <= beatsLeft - {8'h0, _io_cpu_perf_release_T};	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14, generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:744:20, generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:60:30, :85:52, src/main/scala/chisel3/util/Decoupled.scala:52:35]
      if (idle) begin	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:61:28]
        state_0 <= _wb_io_release_valid;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:715:18, generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:88:26]
        state_1 <= winner_1;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:71:69, :88:26]
      end
      s4_valid <= s3_valid;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:733:25, :965:25]
      block_miss <= (s2_valid | block_miss) & s2_nack_miss;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:727:66, :998:30, :1008:27, :1009:{27,42}]
      if (_io_cpu_perf_acquire_T) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:52:35]
        if (io_cpu_perf_acquire_counter == 9'h0)	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14, generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:744:20, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:230:27, :232:25]
          io_cpu_perf_acquire_counter <= io_cpu_perf_acquire_beats1;	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:222:14, :230:27]
        else	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:232:25]
          io_cpu_perf_acquire_counter <= io_cpu_perf_acquire_counter - 9'h1;	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:230:27, :231:28]
      end
      if (_io_cpu_perf_release_T) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:52:35]
        if (io_cpu_perf_release_counter == 9'h0)	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14, generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:744:20, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:230:27, :232:25]
          io_cpu_perf_release_counter <= io_cpu_perf_release_beats1;	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:222:14, :230:27]
        else	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:232:25]
          io_cpu_perf_release_counter <= io_cpu_perf_release_counter - 9'h1;	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:230:27, :231:28]
      end
    end
    if (_mshrs_io_replay_valid) begin	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:717:21]
      s1_req_addr <= _mshrs_io_replay_bits_addr;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:717:21, :721:19]
      s1_req_tag <= _mshrs_io_replay_bits_tag;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:717:21, :721:19]
      s1_req_cmd <= _mshrs_io_replay_bits_cmd;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:717:21, :721:19]
      s1_req_size <= _mshrs_io_replay_bits_size;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:717:21, :721:19]
      s1_req_signed <= _mshrs_io_replay_bits_signed;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:717:21, :721:19]
      s1_req_dprv <= _mshrs_io_replay_bits_dprv;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:717:21, :721:19]
      s1_req_dv <= _mshrs_io_replay_bits_dv;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:717:21, :721:19]
    end
    else begin	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:717:21]
      if (_prober_io_meta_read_valid)	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:716:22]
        s1_req_addr <= {8'h0, _prober_io_meta_read_bits_tag, _prober_io_meta_read_bits_idx, 6'h0};	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14, generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:716:22, :721:19, :744:20, :772:17]
      else if (_wb_io_meta_read_valid)	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:715:18]
        s1_req_addr <= {8'h0, _wb_io_meta_read_bits_tag, _wb_io_meta_read_bits_idx, 6'h0};	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14, generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:715:18, :721:19, :744:20, :768:17]
      else if (io_cpu_req_valid)	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
        s1_req_addr <= io_cpu_req_bits_addr;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:721:19]
      if (io_cpu_req_valid) begin	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14]
        s1_req_tag <= io_cpu_req_bits_tag;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:721:19]
        s1_req_cmd <= io_cpu_req_bits_cmd;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:721:19]
        s1_req_size <= io_cpu_req_bits_size;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:721:19]
        s1_req_signed <= io_cpu_req_bits_signed;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:721:19]
        s1_req_dprv <= io_cpu_req_bits_dprv;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:721:19]
        s1_req_dv <= io_cpu_req_bits_dv;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:721:19]
      end
    end
    s1_req_phys <= _mshrs_io_replay_valid | _prober_io_meta_read_valid | _wb_io_meta_read_valid | (io_cpu_req_valid ? io_cpu_req_bits_phys : s1_req_phys);	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:715:18, :716:22, :717:21, :721:19, :764:27, :765:12, :767:32, :769:17, :771:36, :773:17, :775:32, :776:12]
    s1_clk_en <= _metaReadArb_io_out_valid;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:724:22, :799:27]
    if (s1_clk_en) begin	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:724:22]
      s2_req_addr <= {8'h0, _dtlb_io_resp_paddr};	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14, generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:728:19, :744:20, :787:17]
      s2_req_tag <= s1_req_tag;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:721:19, :728:19]
      s2_req_cmd <= s1_req_cmd;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:721:19, :728:19]
      s2_req_size <= s1_req_size;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:721:19, :728:19]
      s2_req_signed <= s1_req_signed;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:721:19, :728:19]
      s2_req_phys <= s1_req_phys;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:721:19, :728:19]
      s2_tag_match_way <= {_s1_tag_eq_way_WIRE_3 & (|_meta_io_resp_3_coh_state), _s1_tag_eq_way_WIRE_2 & (|_meta_io_resp_2_coh_state), _s1_tag_eq_way_WIRE_1 & (|_meta_io_resp_1_coh_state), _s1_tag_eq_way_WIRE_0 & (|_meta_io_resp_0_coh_state)};	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:798:20, :838:62, :839:{62,96}, :842:35, generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:50:45]
      s2_hit_state_r_state <= _meta_io_resp_0_coh_state;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:798:20, :844:74]
      s2_hit_state_r_1_state <= _meta_io_resp_1_coh_state;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:798:20, :844:74]
      s2_hit_state_r_2_state <= _meta_io_resp_2_coh_state;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:798:20, :844:74]
      s2_hit_state_r_3_state <= _meta_io_resp_3_coh_state;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:798:20, :844:74]
      s2_replaced_way_en_r <= {_lfsr_prng_io_out_1, _lfsr_prng_io_out_0};	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:904:46, generators/rocket-chip/src/main/scala/util/package.scala:155:13, src/main/scala/chisel3/util/random/PRNG.scala:91:22]
      s2_store_bypass <= _GEN_10;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:973:28, :976:38]
      io_cpu_s2_xcpt_r_pf_ld <= _dtlb_io_resp_pf_ld;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:744:20, :1046:58]
      io_cpu_s2_xcpt_r_pf_st <= _dtlb_io_resp_pf_st;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:744:20, :1046:58]
      io_cpu_s2_xcpt_r_gf_ld <= _dtlb_io_resp_gf_ld;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:744:20, :1046:58]
      io_cpu_s2_xcpt_r_gf_st <= _dtlb_io_resp_gf_st;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:744:20, :1046:58]
      io_cpu_s2_xcpt_r_ae_ld <= _dtlb_io_resp_ae_ld;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:744:20, :1046:58]
      io_cpu_s2_xcpt_r_ae_st <= _dtlb_io_resp_ae_st;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:744:20, :1046:58]
      io_cpu_s2_xcpt_r_ma_ld <= _dtlb_io_resp_ma_ld;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:744:20, :1046:58]
      io_cpu_s2_xcpt_r_ma_st <= _dtlb_io_resp_ma_st;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:744:20, :1046:58]
    end
    if (s1_clk_en & s1_write)	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:86:76, generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:724:22, :728:19, :783:20, :788:21, :789:19, :791:24]
      s2_req_data <= s1_replay ? _mshrs_io_replay_bits_data : io_cpu_s1_data_data;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:717:21, :723:26, :728:19, :789:25]
    if ((s2_valid | cache_resp_bits_replay) & _GEN_5) begin	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:86:76, generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:727:66, :729:47, :889:{19,33}]
      s3_req_addr <= s2_req_addr;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:728:19, :734:19]
      s3_req_cmd <= s2_req_cmd;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:728:19, :734:19]
      s3_req_data <= _amoalu_io_out;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:734:19, :888:22]
      s3_way <= s2_tag_match_way;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:735:19, :842:35]
    end
    if (_GEN_4 & s2_lr)	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:87:71, generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:851:22, :856:{35,49}, :857:18, :859:17]
      lrsc_addr <= s2_req_addr[39:6];	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:728:19, :829:48, :851:22]
    if (s1_clk_en & _s1_tag_eq_way_WIRE_0)	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:724:22, :838:62, :872:25]
      regs_0 <= _data_io_resp_0;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:805:20, :871:19]
    if (s1_clk_en & _s1_tag_eq_way_WIRE_1)	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:724:22, :838:62, :872:25]
      regs_1_0 <= _data_io_resp_1;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:805:20, :871:19]
    if (s1_clk_en & _s1_tag_eq_way_WIRE_2)	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:724:22, :838:62, :872:25]
      regs_2_0 <= _data_io_resp_2;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:805:20, :871:19]
    if (s1_clk_en & _s1_tag_eq_way_WIRE_3)	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:724:22, :838:62, :872:25]
      regs_3_0 <= _data_io_resp_3;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:805:20, :871:19]
    if (s1_clk_en & _GEN_6 == 2'h0) begin	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14, generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:724:22, :744:20, :905:{104,125}, src/main/scala/chisel3/util/OneHot.scala:58:35]
      s2_repl_meta_r_coh_state <= _meta_io_resp_0_coh_state;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:798:20, :905:76]
      s2_repl_meta_r_tag <= _meta_io_resp_0_tag;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:798:20, :905:76]
    end
    if (s1_clk_en & _GEN_6 == 2'h1) begin	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:724:22, :905:{104,125}, generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:62:10, src/main/scala/chisel3/util/OneHot.scala:58:35]
      s2_repl_meta_r_1_coh_state <= _meta_io_resp_1_coh_state;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:798:20, :905:76]
      s2_repl_meta_r_1_tag <= _meta_io_resp_1_tag;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:798:20, :905:76]
    end
    if (s1_clk_en & _GEN_6 == 2'h2) begin	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14, generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:724:22, :744:20, :905:{104,125}, src/main/scala/chisel3/util/OneHot.scala:58:35]
      s2_repl_meta_r_2_coh_state <= _meta_io_resp_2_coh_state;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:798:20, :905:76]
      s2_repl_meta_r_2_tag <= _meta_io_resp_2_tag;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:798:20, :905:76]
    end
    if (s1_clk_en & (&_GEN_6)) begin	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:724:22, :905:{104,125}, src/main/scala/chisel3/util/OneHot.scala:58:35]
      s2_repl_meta_r_3_coh_state <= _meta_io_resp_3_coh_state;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:798:20, :905:76]
      s2_repl_meta_r_3_tag <= _meta_io_resp_3_tag;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:798:20, :905:76]
    end
    if (s3_valid & _metaReadArb_io_out_valid) begin	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:733:25, :799:27, :966:43]
      s4_req_addr <= s3_req_addr;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:734:19, :966:25]
      s4_req_cmd <= s3_req_cmd;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:734:19, :966:25]
      s4_req_data <= s3_req_data;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:734:19, :966:25]
    end
    if (s1_clk_en & _GEN_10)	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:724:22, :972:33, :974:20, :976:{38,44}, :977:28]
      s2_store_bypass_data <= _GEN_8 ? _amoalu_io_out : _GEN_9 ? s3_req_data : s4_req_data;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:734:19, :888:22, :966:25, :971:77, :972:33, src/main/scala/chisel3/util/Mux.scala:50:70]
    if (_mshrs_io_resp_ready_T)	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:995:49]
      s2_nack_hit <= s1_nack;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:993:74, :995:30]
    mshrs_io_resp_ready_REG <= ~_mshrs_io_resp_ready_T;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:995:49, :1035:{33,34}]
    io_cpu_s2_xcpt_REG <= s1_xcpt_valid;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:1044:41, :1046:32]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:35];
    initial begin
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [5:0] i = 6'h0; i < 6'h24; i += 6'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        s1_valid = _RANDOM[6'h0][0];	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:720:25]
        s1_req_addr = {_RANDOM[6'h0][31:1], _RANDOM[6'h1][8:0]};	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:720:25, :721:19]
        s1_req_tag = _RANDOM[6'h1][17:9];	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:721:19]
        s1_req_cmd = _RANDOM[6'h1][22:18];	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:721:19]
        s1_req_size = _RANDOM[6'h1][24:23];	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:721:19]
        s1_req_signed = _RANDOM[6'h1][25];	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:721:19]
        s1_req_dprv = _RANDOM[6'h1][27:26];	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:721:19]
        s1_req_dv = _RANDOM[6'h1][28];	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:721:19]
        s1_req_phys = _RANDOM[6'h1][29];	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:721:19]
        s1_replay = _RANDOM[6'h4][8];	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:723:26]
        s1_clk_en = _RANDOM[6'h4][9];	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:723:26, :724:22]
        s2_valid_REG = _RANDOM[6'h4][10];	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:723:26, :727:25]
        s2_req_addr = {_RANDOM[6'h4][31:11], _RANDOM[6'h5][18:0]};	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:723:26, :728:19]
        s2_req_tag = _RANDOM[6'h5][27:19];	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:728:19]
        s2_req_cmd = {_RANDOM[6'h5][31:28], _RANDOM[6'h6][0]};	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:728:19]
        s2_req_size = _RANDOM[6'h6][2:1];	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:728:19]
        s2_req_signed = _RANDOM[6'h6][3];	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:728:19]
        s2_req_phys = _RANDOM[6'h6][7];	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:728:19]
        s2_req_data = {_RANDOM[6'h6][31:10], _RANDOM[6'h7], _RANDOM[6'h8][9:0]};	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:728:19]
        s2_replay_REG = _RANDOM[6'h8][18];	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:728:19, :729:26]
        s3_valid = _RANDOM[6'h8][19];	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:728:19, :733:25]
        s3_req_addr = {_RANDOM[6'h8][31:20], _RANDOM[6'h9][27:0]};	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:728:19, :734:19]
        s3_req_cmd = _RANDOM[6'hA][9:5];	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:734:19]
        s3_req_data = {_RANDOM[6'hA][31:19], _RANDOM[6'hB], _RANDOM[6'hC][18:0]};	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:734:19]
        s3_way = _RANDOM[6'hC][30:27];	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:734:19, :735:19]
        s2_tag_match_way = _RANDOM[6'hD][3:0];	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:842:35]
        s2_hit_state_r_state = _RANDOM[6'hD][5:4];	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:842:35, :844:74]
        s2_hit_state_r_1_state = _RANDOM[6'hD][7:6];	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:842:35, :844:74]
        s2_hit_state_r_2_state = _RANDOM[6'hD][9:8];	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:842:35, :844:74]
        s2_hit_state_r_3_state = _RANDOM[6'hD][11:10];	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:842:35, :844:74]
        lrsc_count = _RANDOM[6'hD][18:12];	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:842:35, :849:27]
        lrsc_addr = {_RANDOM[6'hD][31:19], _RANDOM[6'hE][20:0]};	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:842:35, :851:22]
        regs_0 = {_RANDOM[6'hE][31:21], _RANDOM[6'hF], _RANDOM[6'h10][20:0]};	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:851:22, :871:19]
        regs_1_0 = {_RANDOM[6'h10][31:21], _RANDOM[6'h11], _RANDOM[6'h12][20:0]};	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:871:19]
        regs_2_0 = {_RANDOM[6'h12][31:21], _RANDOM[6'h13], _RANDOM[6'h14][20:0]};	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:871:19]
        regs_3_0 = {_RANDOM[6'h14][31:21], _RANDOM[6'h15], _RANDOM[6'h16][20:0]};	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:871:19]
        s2_replaced_way_en_r = _RANDOM[6'h16][22:21];	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:871:19, :904:46]
        s2_repl_meta_r_coh_state = _RANDOM[6'h16][24:23];	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:871:19, :905:76]
        s2_repl_meta_r_tag = {_RANDOM[6'h16][31:25], _RANDOM[6'h17][12:0]};	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:871:19, :905:76]
        s2_repl_meta_r_1_coh_state = _RANDOM[6'h17][14:13];	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:905:76]
        s2_repl_meta_r_1_tag = {_RANDOM[6'h17][31:15], _RANDOM[6'h18][2:0]};	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:905:76]
        s2_repl_meta_r_2_coh_state = _RANDOM[6'h18][4:3];	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:905:76]
        s2_repl_meta_r_2_tag = _RANDOM[6'h18][24:5];	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:905:76]
        s2_repl_meta_r_3_coh_state = _RANDOM[6'h18][26:25];	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:905:76]
        s2_repl_meta_r_3_tag = {_RANDOM[6'h18][31:27], _RANDOM[6'h19][14:0]};	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:905:76]
        beatsLeft = _RANDOM[6'h19][23:15];	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:905:76, generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:60:30]
        state_0 = _RANDOM[6'h19][24];	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:905:76, generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:88:26]
        state_1 = _RANDOM[6'h19][25];	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:905:76, generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:88:26]
        s4_valid = _RANDOM[6'h19][26];	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:905:76, :965:25]
        s4_req_addr = {_RANDOM[6'h19][31:27], _RANDOM[6'h1A], _RANDOM[6'h1B][2:0]};	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:905:76, :966:25]
        s4_req_cmd = _RANDOM[6'h1B][16:12];	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:966:25]
        s4_req_data = {_RANDOM[6'h1B][31:26], _RANDOM[6'h1C], _RANDOM[6'h1D][25:0]};	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:966:25]
        s2_store_bypass_data = {_RANDOM[6'h1E][31:2], _RANDOM[6'h1F], _RANDOM[6'h20][1:0]};	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:972:33]
        s2_store_bypass = _RANDOM[6'h20][2];	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:972:33, :973:28]
        s2_nack_hit = _RANDOM[6'h20][3];	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:972:33, :995:30]
        block_miss = _RANDOM[6'h20][5];	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:972:33, :1008:27]
        mshrs_io_resp_ready_REG = _RANDOM[6'h20][6];	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:972:33, :1035:33]
        io_cpu_s2_xcpt_REG = _RANDOM[6'h20][7];	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:972:33, :1046:32]
        io_cpu_s2_xcpt_r_pf_ld = _RANDOM[6'h22][18];	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:1046:58]
        io_cpu_s2_xcpt_r_pf_st = _RANDOM[6'h22][19];	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:1046:58]
        io_cpu_s2_xcpt_r_gf_ld = _RANDOM[6'h22][21];	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:1046:58]
        io_cpu_s2_xcpt_r_gf_st = _RANDOM[6'h22][22];	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:1046:58]
        io_cpu_s2_xcpt_r_ae_ld = _RANDOM[6'h22][24];	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:1046:58]
        io_cpu_s2_xcpt_r_ae_st = _RANDOM[6'h22][25];	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:1046:58]
        io_cpu_s2_xcpt_r_ma_ld = _RANDOM[6'h22][27];	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:1046:58]
        io_cpu_s2_xcpt_r_ma_st = _RANDOM[6'h22][28];	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:1046:58]
        io_cpu_perf_acquire_counter = _RANDOM[6'h23][9:1];	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:230:27]
        io_cpu_perf_release_counter = _RANDOM[6'h23][18:10];	// @[generators/rocket-chip/src/main/scala/tilelink/Edges.scala:230:27]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  WritebackUnit wb (	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:715:18]
    .clock                   (clock),
    .reset                   (reset),
    .io_req_ready            (_wb_io_req_ready),
    .io_req_valid            (_wbArb_io_out_valid),	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:955:21]
    .io_req_bits_tag         (_wbArb_io_out_bits_tag),	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:955:21]
    .io_req_bits_idx         (_wbArb_io_out_bits_idx),	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:955:21]
    .io_req_bits_source      (_wbArb_io_out_bits_source),	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:955:21]
    .io_req_bits_param       (_wbArb_io_out_bits_param),	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:955:21]
    .io_req_bits_way_en      (_wbArb_io_out_bits_way_en),	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:955:21]
    .io_req_bits_voluntary   (_wbArb_io_out_bits_voluntary),	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:955:21]
    .io_meta_read_ready      (_metaReadArb_io_in_3_ready),	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:799:27]
    .io_meta_read_valid      (_wb_io_meta_read_valid),
    .io_meta_read_bits_idx   (_wb_io_meta_read_bits_idx),
    .io_meta_read_bits_tag   (_wb_io_meta_read_bits_tag),
    .io_data_req_ready       (_readArb_io_in_2_ready),	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:806:23]
    .io_data_req_valid       (_wb_io_data_req_valid),
    .io_data_req_bits_way_en (_wb_io_data_req_bits_way_en),
    .io_data_req_bits_addr   (_wb_io_data_req_bits_addr),
    .io_data_resp            (s2_data_muxed),	// @[src/main/scala/chisel3/util/Mux.scala:30:73]
    .io_release_ready        (auto_out_c_ready & (idle | state_0)),	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:61:28, :88:26, :92:24, :94:31]
    .io_release_valid        (_wb_io_release_valid),
    .io_release_bits_opcode  (_wb_io_release_bits_opcode),
    .io_release_bits_param   (_wb_io_release_bits_param),
    .io_release_bits_source  (_wb_io_release_bits_source),
    .io_release_bits_address (_wb_io_release_bits_address),
    .io_release_bits_data    (_wb_io_release_bits_data)
  );
  ProbeUnit prober (	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:716:22]
    .clock                             (clock),
    .reset                             (reset),
    .io_req_ready                      (_prober_io_req_ready),
    .io_req_valid                      (auto_out_b_valid & ~(|(lrsc_count[6:2]))),	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:849:27, :850:31, :927:{41,44}]
    .io_req_bits_param                 (auto_out_b_bits_param),
    .io_req_bits_size                  (auto_out_b_bits_size),
    .io_req_bits_source                (auto_out_b_bits_source),
    .io_req_bits_address               (auto_out_b_bits_address),
    .io_rep_ready                      (auto_out_c_ready & (idle ? ~_wb_io_release_valid : state_1)),	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:715:18, generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:16:61, :61:28, :88:26, :92:24, :94:31]
    .io_rep_valid                      (_prober_io_rep_valid),
    .io_rep_bits_param                 (_prober_io_rep_bits_param),
    .io_rep_bits_size                  (_prober_io_rep_bits_size),
    .io_rep_bits_source                (_prober_io_rep_bits_source),
    .io_rep_bits_address               (_prober_io_rep_bits_address),
    .io_meta_read_ready                (_metaReadArb_io_in_2_ready),	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:799:27]
    .io_meta_read_valid                (_prober_io_meta_read_valid),
    .io_meta_read_bits_idx             (_prober_io_meta_read_bits_idx),
    .io_meta_read_bits_tag             (_prober_io_meta_read_bits_tag),
    .io_meta_write_ready               (_metaWriteArb_io_in_1_ready),	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:800:28]
    .io_meta_write_valid               (_prober_io_meta_write_valid),
    .io_meta_write_bits_idx            (_prober_io_meta_write_bits_idx),
    .io_meta_write_bits_way_en         (_prober_io_meta_write_bits_way_en),
    .io_meta_write_bits_data_coh_state (_prober_io_meta_write_bits_data_coh_state),
    .io_meta_write_bits_data_tag       (_prober_io_meta_write_bits_data_tag),
    .io_wb_req_ready                   (_wbArb_io_in_0_ready),	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:955:21]
    .io_wb_req_valid                   (_prober_io_wb_req_valid),
    .io_wb_req_bits_tag                (_prober_io_wb_req_bits_tag),
    .io_wb_req_bits_idx                (_prober_io_wb_req_bits_idx),
    .io_wb_req_bits_source             (_prober_io_wb_req_bits_source),
    .io_wb_req_bits_param              (_prober_io_wb_req_bits_param),
    .io_wb_req_bits_way_en             (_prober_io_wb_req_bits_way_en),
    .io_way_en                         (s2_tag_match_way),	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:842:35]
    .io_mshr_rdy                       (_mshrs_io_probe_rdy),	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:717:21]
    .io_block_state_state              (mshrs_io_req_bits_old_meta_meta_coh_state)	// @[src/main/scala/chisel3/util/Mux.scala:30:73]
  );
  MSHRFile_1 mshrs (	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:717:21]
    .clock                             (clock),
    .reset                             (reset),
    .io_req_ready                      (_mshrs_io_req_ready),
    .io_req_valid                      (_GEN),	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:908:22, :996:{22,43}]
    .io_req_bits_addr                  (s2_req_addr),	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:728:19]
    .io_req_bits_tag                   (s2_req_tag),	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:728:19]
    .io_req_bits_cmd                   (s2_req_cmd),	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:728:19]
    .io_req_bits_size                  (s2_req_size),	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:728:19]
    .io_req_bits_signed                (s2_req_signed),	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:728:19]
    .io_req_bits_dprv                  (2'h0),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14, generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:744:20]
    .io_req_bits_dv                    (1'h0),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14, generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:744:20]
    .io_req_bits_phys                  (s2_req_phys),	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:728:19]
    .io_req_bits_no_alloc              (1'h0),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14, generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:744:20]
    .io_req_bits_no_xcpt               (1'h0),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14, generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:744:20]
    .io_req_bits_data                  (s2_req_data),	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:728:19]
    .io_req_bits_mask                  (8'h0),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14, generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:744:20]
    .io_req_bits_tag_match             (|s2_tag_match_way),	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:842:35, :843:39]
    .io_req_bits_old_meta_coh_state    ((|s2_tag_match_way) ? mshrs_io_req_bits_old_meta_meta_coh_state : (_s2_repl_meta_T_8 ? s2_repl_meta_r_coh_state : 2'h0) | (_s2_repl_meta_T_9 ? s2_repl_meta_r_1_coh_state : 2'h0) | (_s2_repl_meta_T_10 ? s2_repl_meta_r_2_coh_state : 2'h0) | ((&s2_replaced_way_en_r) ? s2_repl_meta_r_3_coh_state : 2'h0)),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14, generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:744:20, :842:35, :843:39, :904:46, :905:76, :911:36, src/main/scala/chisel3/util/Mux.scala:30:73, :32:36]
    .io_req_bits_old_meta_tag          ((_s2_repl_meta_T_8 ? s2_repl_meta_r_tag : 20'h0) | (_s2_repl_meta_T_9 ? s2_repl_meta_r_1_tag : 20'h0) | (_s2_repl_meta_T_10 ? s2_repl_meta_r_2_tag : 20'h0) | ((&s2_replaced_way_en_r) ? s2_repl_meta_r_3_tag : 20'h0)),	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:904:46, :905:76, src/main/scala/chisel3/util/Mux.scala:30:73, :32:36]
    .io_req_bits_way_en                ((|s2_tag_match_way) ? s2_tag_match_way : 4'h1 << s2_replaced_way_en_r),	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:842:35, :843:39, :904:46, :912:34, generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:62:10, src/main/scala/chisel3/util/OneHot.scala:58:35]
    .io_resp_ready                     (mshrs_io_resp_ready_REG),	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:1035:33]
    .io_resp_valid                     (_mshrs_io_resp_valid),
    .io_resp_bits_addr                 (_mshrs_io_resp_bits_addr),
    .io_resp_bits_tag                  (_mshrs_io_resp_bits_tag),
    .io_resp_bits_cmd                  (_mshrs_io_resp_bits_cmd),
    .io_resp_bits_size                 (_mshrs_io_resp_bits_size),
    .io_resp_bits_signed               (_mshrs_io_resp_bits_signed),
    .io_resp_bits_dprv                 (_mshrs_io_resp_bits_dprv),
    .io_resp_bits_dv                   (_mshrs_io_resp_bits_dv),
    .io_resp_bits_data                 (_mshrs_io_resp_bits_data),
    .io_resp_bits_mask                 (_mshrs_io_resp_bits_mask),
    .io_resp_bits_has_data             (_mshrs_io_resp_bits_has_data),
    .io_resp_bits_store_data           (_mshrs_io_resp_bits_store_data),
    .io_secondary_miss                 (_mshrs_io_secondary_miss),
    .io_mem_acquire_ready              (auto_out_a_ready),
    .io_mem_acquire_valid              (_mshrs_io_mem_acquire_valid),
    .io_mem_acquire_bits_opcode        (_mshrs_io_mem_acquire_bits_opcode),
    .io_mem_acquire_bits_param         (auto_out_a_bits_param),
    .io_mem_acquire_bits_size          (_mshrs_io_mem_acquire_bits_size),
    .io_mem_acquire_bits_source        (auto_out_a_bits_source),
    .io_mem_acquire_bits_address       (auto_out_a_bits_address),
    .io_mem_acquire_bits_mask          (auto_out_a_bits_mask),
    .io_mem_acquire_bits_data          (auto_out_a_bits_data),
    .io_mem_grant_valid                (nodeOut_d_ready & auto_out_d_valid),	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:940:45, src/main/scala/chisel3/util/Decoupled.scala:52:35]
    .io_mem_grant_bits_opcode          (auto_out_d_bits_opcode),
    .io_mem_grant_bits_param           (auto_out_d_bits_param),
    .io_mem_grant_bits_size            (auto_out_d_bits_size),
    .io_mem_grant_bits_source          (auto_out_d_bits_source),
    .io_mem_grant_bits_sink            (auto_out_d_bits_sink),
    .io_mem_grant_bits_data            (auto_out_d_bits_data),
    .io_mem_finish_ready               (auto_out_e_ready),
    .io_mem_finish_valid               (auto_out_e_valid),
    .io_mem_finish_bits_sink           (auto_out_e_bits_sink),
    .io_refill_way_en                  (_mshrs_io_refill_way_en),
    .io_refill_addr                    (_mshrs_io_refill_addr),
    .io_meta_read_ready                (_metaReadArb_io_in_1_ready),	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:799:27]
    .io_meta_read_valid                (_mshrs_io_meta_read_valid),
    .io_meta_read_bits_idx             (_mshrs_io_meta_read_bits_idx),
    .io_meta_write_ready               (_metaWriteArb_io_in_0_ready),	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:800:28]
    .io_meta_write_valid               (_mshrs_io_meta_write_valid),
    .io_meta_write_bits_idx            (_mshrs_io_meta_write_bits_idx),
    .io_meta_write_bits_way_en         (_mshrs_io_meta_write_bits_way_en),
    .io_meta_write_bits_data_coh_state (_mshrs_io_meta_write_bits_data_coh_state),
    .io_meta_write_bits_data_tag       (_mshrs_io_meta_write_bits_data_tag),
    .io_replay_ready                   (_readArb_io_in_1_ready),	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:806:23]
    .io_replay_valid                   (_mshrs_io_replay_valid),
    .io_replay_bits_addr               (_mshrs_io_replay_bits_addr),
    .io_replay_bits_tag                (_mshrs_io_replay_bits_tag),
    .io_replay_bits_cmd                (_mshrs_io_replay_bits_cmd),
    .io_replay_bits_size               (_mshrs_io_replay_bits_size),
    .io_replay_bits_signed             (_mshrs_io_replay_bits_signed),
    .io_replay_bits_dprv               (_mshrs_io_replay_bits_dprv),
    .io_replay_bits_dv                 (_mshrs_io_replay_bits_dv),
    .io_replay_bits_data               (_mshrs_io_replay_bits_data),
    .io_wb_req_ready                   (_wbArb_io_in_1_ready),	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:955:21]
    .io_wb_req_valid                   (_mshrs_io_wb_req_valid),
    .io_wb_req_bits_tag                (_mshrs_io_wb_req_bits_tag),
    .io_wb_req_bits_idx                (_mshrs_io_wb_req_bits_idx),
    .io_wb_req_bits_source             (_mshrs_io_wb_req_bits_source),
    .io_wb_req_bits_param              (_mshrs_io_wb_req_bits_param),
    .io_wb_req_bits_way_en             (_mshrs_io_wb_req_bits_way_en),
    .io_probe_rdy                      (_mshrs_io_probe_rdy),
    .io_fence_rdy                      (_mshrs_io_fence_rdy),
    .io_replay_next                    (_mshrs_io_replay_next)
  );
  TLB dtlb (	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:744:20]
    .clock                                      (clock),
    .reset                                      (reset),
    .io_req_ready                               (_dtlb_io_req_ready),
    .io_req_valid                               (_dtlb_io_req_valid_T_2),	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:747:52]
    .io_req_bits_vaddr                          (s1_req_addr),	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:721:19]
    .io_req_bits_passthrough                    (s1_req_phys),	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:721:19]
    .io_req_bits_size                           (s1_req_size),	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:721:19]
    .io_req_bits_cmd                            (s1_req_cmd),	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:721:19]
    .io_req_bits_prv                            (s1_req_dprv),	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:721:19]
    .io_req_bits_v                              (s1_req_dv),	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:721:19]
    .io_resp_miss                               (_dtlb_io_resp_miss),
    .io_resp_paddr                              (_dtlb_io_resp_paddr),
    .io_resp_gpa                                (/* unused */),
    .io_resp_gpa_is_pte                         (/* unused */),
    .io_resp_pf_ld                              (_dtlb_io_resp_pf_ld),
    .io_resp_pf_st                              (_dtlb_io_resp_pf_st),
    .io_resp_pf_inst                            (/* unused */),
    .io_resp_gf_ld                              (_dtlb_io_resp_gf_ld),
    .io_resp_gf_st                              (_dtlb_io_resp_gf_st),
    .io_resp_gf_inst                            (/* unused */),
    .io_resp_ae_ld                              (_dtlb_io_resp_ae_ld),
    .io_resp_ae_st                              (_dtlb_io_resp_ae_st),
    .io_resp_ae_inst                            (/* unused */),
    .io_resp_ma_ld                              (_dtlb_io_resp_ma_ld),
    .io_resp_ma_st                              (_dtlb_io_resp_ma_st),
    .io_resp_ma_inst                            (/* unused */),
    .io_resp_cacheable                          (/* unused */),
    .io_resp_must_alloc                         (/* unused */),
    .io_resp_prefetchable                       (/* unused */),
    .io_sfence_valid                            (s1_valid & ~io_cpu_s1_kill & s1_sfence),	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:720:25, :722:37, :725:30, :756:55]
    .io_sfence_bits_rs1                         (s1_req_size[0]),	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:721:19, :757:41]
    .io_sfence_bits_rs2                         (s1_req_size[1]),	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:721:19, :758:41]
    .io_sfence_bits_addr                        (s1_req_addr[38:0]),	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:721:19, :759:28]
    .io_sfence_bits_asid                        (io_cpu_s1_data_data[0]),	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:760:28]
    .io_sfence_bits_hv                          (s1_req_cmd == 5'h15),	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:721:19, :761:40]
    .io_sfence_bits_hg                          (s1_req_cmd == 5'h16),	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:721:19, :762:40]
    .io_ptw_req_ready                           (io_ptw_req_ready),
    .io_ptw_req_valid                           (_dtlb_io_ptw_req_valid),
    .io_ptw_req_bits_valid                      (io_ptw_req_bits_valid),
    .io_ptw_req_bits_bits_addr                  (io_ptw_req_bits_bits_addr),
    .io_ptw_req_bits_bits_need_gpa              (io_ptw_req_bits_bits_need_gpa),
    .io_ptw_req_bits_bits_vstage1               (io_ptw_req_bits_bits_vstage1),
    .io_ptw_req_bits_bits_stage2                (io_ptw_req_bits_bits_stage2),
    .io_ptw_resp_valid                          (io_ptw_resp_valid),
    .io_ptw_resp_bits_ae_ptw                    (io_ptw_resp_bits_ae_ptw),
    .io_ptw_resp_bits_ae_final                  (io_ptw_resp_bits_ae_final),
    .io_ptw_resp_bits_pf                        (io_ptw_resp_bits_pf),
    .io_ptw_resp_bits_gf                        (io_ptw_resp_bits_gf),
    .io_ptw_resp_bits_hr                        (io_ptw_resp_bits_hr),
    .io_ptw_resp_bits_hw                        (io_ptw_resp_bits_hw),
    .io_ptw_resp_bits_hx                        (io_ptw_resp_bits_hx),
    .io_ptw_resp_bits_pte_reserved_for_future   (io_ptw_resp_bits_pte_reserved_for_future),
    .io_ptw_resp_bits_pte_ppn                   (io_ptw_resp_bits_pte_ppn),
    .io_ptw_resp_bits_pte_reserved_for_software (io_ptw_resp_bits_pte_reserved_for_software),
    .io_ptw_resp_bits_pte_d                     (io_ptw_resp_bits_pte_d),
    .io_ptw_resp_bits_pte_a                     (io_ptw_resp_bits_pte_a),
    .io_ptw_resp_bits_pte_g                     (io_ptw_resp_bits_pte_g),
    .io_ptw_resp_bits_pte_u                     (io_ptw_resp_bits_pte_u),
    .io_ptw_resp_bits_pte_x                     (io_ptw_resp_bits_pte_x),
    .io_ptw_resp_bits_pte_w                     (io_ptw_resp_bits_pte_w),
    .io_ptw_resp_bits_pte_r                     (io_ptw_resp_bits_pte_r),
    .io_ptw_resp_bits_pte_v                     (io_ptw_resp_bits_pte_v),
    .io_ptw_resp_bits_level                     (io_ptw_resp_bits_level),
    .io_ptw_resp_bits_fragmented_superpage      (1'h0),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14, generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:744:20]
    .io_ptw_resp_bits_homogeneous               (io_ptw_resp_bits_homogeneous),
    .io_ptw_resp_bits_gpa_valid                 (io_ptw_resp_bits_gpa_valid),
    .io_ptw_resp_bits_gpa_bits                  (io_ptw_resp_bits_gpa_bits),
    .io_ptw_resp_bits_gpa_is_pte                (io_ptw_resp_bits_gpa_is_pte),
    .io_ptw_ptbr_mode                           (io_ptw_ptbr_mode),
    .io_ptw_ptbr_asid                           (16'h0),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14, generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:744:20]
    .io_ptw_ptbr_ppn                            (io_ptw_ptbr_ppn),
    .io_ptw_hgatp_mode                          (4'h0),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14, generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:744:20]
    .io_ptw_hgatp_asid                          (16'h0),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14, generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:744:20]
    .io_ptw_hgatp_ppn                           (44'h0),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14, generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:744:20]
    .io_ptw_vsatp_mode                          (4'h0),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14, generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:744:20]
    .io_ptw_vsatp_asid                          (16'h0),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14, generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:744:20]
    .io_ptw_vsatp_ppn                           (44'h0),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14, generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:744:20]
    .io_ptw_status_debug                        (io_ptw_status_debug),
    .io_ptw_status_cease                        (io_ptw_status_cease),
    .io_ptw_status_wfi                          (io_ptw_status_wfi),
    .io_ptw_status_isa                          (io_ptw_status_isa),
    .io_ptw_status_dprv                         (io_ptw_status_dprv),
    .io_ptw_status_dv                           (io_ptw_status_dv),
    .io_ptw_status_prv                          (io_ptw_status_prv),
    .io_ptw_status_v                            (io_ptw_status_v),
    .io_ptw_status_sd                           (1'h1),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14, generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:744:20]
    .io_ptw_status_zero2                        (23'h0),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14, generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:744:20]
    .io_ptw_status_mpv                          (io_ptw_status_mpv),
    .io_ptw_status_gva                          (io_ptw_status_gva),
    .io_ptw_status_mbe                          (1'h0),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14, generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:744:20]
    .io_ptw_status_sbe                          (1'h0),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14, generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:744:20]
    .io_ptw_status_sxl                          (2'h2),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14, generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:744:20]
    .io_ptw_status_uxl                          (2'h2),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14, generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:744:20]
    .io_ptw_status_sd_rv32                      (1'h0),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14, generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:744:20]
    .io_ptw_status_zero1                        (8'h0),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14, generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:744:20]
    .io_ptw_status_tsr                          (io_ptw_status_tsr),
    .io_ptw_status_tw                           (io_ptw_status_tw),
    .io_ptw_status_tvm                          (io_ptw_status_tvm),
    .io_ptw_status_mxr                          (io_ptw_status_mxr),
    .io_ptw_status_sum                          (io_ptw_status_sum),
    .io_ptw_status_mprv                         (io_ptw_status_mprv),
    .io_ptw_status_xs                           (2'h3),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14, generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:744:20]
    .io_ptw_status_fs                           (io_ptw_status_fs),
    .io_ptw_status_mpp                          (io_ptw_status_mpp),
    .io_ptw_status_vs                           (2'h0),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14, generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:744:20]
    .io_ptw_status_spp                          (io_ptw_status_spp),
    .io_ptw_status_mpie                         (io_ptw_status_mpie),
    .io_ptw_status_ube                          (1'h0),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14, generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:744:20]
    .io_ptw_status_spie                         (io_ptw_status_spie),
    .io_ptw_status_upie                         (1'h0),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14, generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:744:20]
    .io_ptw_status_mie                          (io_ptw_status_mie),
    .io_ptw_status_hie                          (1'h0),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14, generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:744:20]
    .io_ptw_status_sie                          (io_ptw_status_sie),
    .io_ptw_status_uie                          (1'h0),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14, generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:744:20]
    .io_ptw_hstatus_zero6                       (30'h0),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14, generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:744:20]
    .io_ptw_hstatus_vsxl                        (2'h2),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14, generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:744:20]
    .io_ptw_hstatus_zero5                       (9'h0),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14, generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:744:20]
    .io_ptw_hstatus_vtsr                        (1'h0),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14, generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:744:20]
    .io_ptw_hstatus_vtw                         (1'h0),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14, generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:744:20]
    .io_ptw_hstatus_vtvm                        (1'h0),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14, generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:744:20]
    .io_ptw_hstatus_zero3                       (2'h0),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14, generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:744:20]
    .io_ptw_hstatus_vgein                       (6'h0),
    .io_ptw_hstatus_zero2                       (2'h0),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14, generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:744:20]
    .io_ptw_hstatus_hu                          (1'h0),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14, generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:744:20]
    .io_ptw_hstatus_spvp                        (io_ptw_hstatus_spvp),
    .io_ptw_hstatus_spv                         (io_ptw_hstatus_spv),
    .io_ptw_hstatus_gva                         (io_ptw_hstatus_gva),
    .io_ptw_hstatus_vsbe                        (1'h0),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14, generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:744:20]
    .io_ptw_hstatus_zero1                       (5'h0),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14, generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:744:20]
    .io_ptw_gstatus_debug                       (io_ptw_gstatus_debug),
    .io_ptw_gstatus_cease                       (io_ptw_gstatus_cease),
    .io_ptw_gstatus_wfi                         (io_ptw_gstatus_wfi),
    .io_ptw_gstatus_isa                         (io_ptw_gstatus_isa),
    .io_ptw_gstatus_dprv                        (io_ptw_gstatus_dprv),
    .io_ptw_gstatus_dv                          (io_ptw_gstatus_dv),
    .io_ptw_gstatus_prv                         (io_ptw_gstatus_prv),
    .io_ptw_gstatus_v                           (io_ptw_gstatus_v),
    .io_ptw_gstatus_sd                          (1'h1),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14, generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:744:20]
    .io_ptw_gstatus_zero2                       (io_ptw_gstatus_zero2),
    .io_ptw_gstatus_mpv                         (io_ptw_gstatus_mpv),
    .io_ptw_gstatus_gva                         (io_ptw_gstatus_gva),
    .io_ptw_gstatus_mbe                         (io_ptw_gstatus_mbe),
    .io_ptw_gstatus_sbe                         (io_ptw_gstatus_sbe),
    .io_ptw_gstatus_sxl                         (io_ptw_gstatus_sxl),
    .io_ptw_gstatus_uxl                         (2'h2),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14, generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:744:20]
    .io_ptw_gstatus_sd_rv32                     (1'h0),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14, generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:744:20]
    .io_ptw_gstatus_zero1                       (io_ptw_gstatus_zero1),
    .io_ptw_gstatus_tsr                         (io_ptw_gstatus_tsr),
    .io_ptw_gstatus_tw                          (io_ptw_gstatus_tw),
    .io_ptw_gstatus_tvm                         (io_ptw_gstatus_tvm),
    .io_ptw_gstatus_mxr                         (io_ptw_gstatus_mxr),
    .io_ptw_gstatus_sum                         (io_ptw_gstatus_sum),
    .io_ptw_gstatus_mprv                        (io_ptw_gstatus_mprv),
    .io_ptw_gstatus_xs                          (2'h3),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14, generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:744:20]
    .io_ptw_gstatus_fs                          (io_ptw_gstatus_fs),
    .io_ptw_gstatus_mpp                         (io_ptw_gstatus_mpp),
    .io_ptw_gstatus_vs                          (io_ptw_gstatus_vs),
    .io_ptw_gstatus_spp                         (io_ptw_gstatus_spp),
    .io_ptw_gstatus_mpie                        (io_ptw_gstatus_mpie),
    .io_ptw_gstatus_ube                         (io_ptw_gstatus_ube),
    .io_ptw_gstatus_spie                        (io_ptw_gstatus_spie),
    .io_ptw_gstatus_upie                        (io_ptw_gstatus_upie),
    .io_ptw_gstatus_mie                         (io_ptw_gstatus_mie),
    .io_ptw_gstatus_hie                         (io_ptw_gstatus_hie),
    .io_ptw_gstatus_sie                         (io_ptw_gstatus_sie),
    .io_ptw_gstatus_uie                         (io_ptw_gstatus_uie),
    .io_ptw_pmp_0_cfg_l                         (io_ptw_pmp_0_cfg_l),
    .io_ptw_pmp_0_cfg_res                       (2'h0),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14, generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:744:20]
    .io_ptw_pmp_0_cfg_a                         (io_ptw_pmp_0_cfg_a),
    .io_ptw_pmp_0_cfg_x                         (io_ptw_pmp_0_cfg_x),
    .io_ptw_pmp_0_cfg_w                         (io_ptw_pmp_0_cfg_w),
    .io_ptw_pmp_0_cfg_r                         (io_ptw_pmp_0_cfg_r),
    .io_ptw_pmp_0_addr                          (io_ptw_pmp_0_addr),
    .io_ptw_pmp_0_mask                          (io_ptw_pmp_0_mask),
    .io_ptw_pmp_1_cfg_l                         (io_ptw_pmp_1_cfg_l),
    .io_ptw_pmp_1_cfg_res                       (2'h0),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14, generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:744:20]
    .io_ptw_pmp_1_cfg_a                         (io_ptw_pmp_1_cfg_a),
    .io_ptw_pmp_1_cfg_x                         (io_ptw_pmp_1_cfg_x),
    .io_ptw_pmp_1_cfg_w                         (io_ptw_pmp_1_cfg_w),
    .io_ptw_pmp_1_cfg_r                         (io_ptw_pmp_1_cfg_r),
    .io_ptw_pmp_1_addr                          (io_ptw_pmp_1_addr),
    .io_ptw_pmp_1_mask                          (io_ptw_pmp_1_mask),
    .io_ptw_pmp_2_cfg_l                         (io_ptw_pmp_2_cfg_l),
    .io_ptw_pmp_2_cfg_res                       (2'h0),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14, generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:744:20]
    .io_ptw_pmp_2_cfg_a                         (io_ptw_pmp_2_cfg_a),
    .io_ptw_pmp_2_cfg_x                         (io_ptw_pmp_2_cfg_x),
    .io_ptw_pmp_2_cfg_w                         (io_ptw_pmp_2_cfg_w),
    .io_ptw_pmp_2_cfg_r                         (io_ptw_pmp_2_cfg_r),
    .io_ptw_pmp_2_addr                          (io_ptw_pmp_2_addr),
    .io_ptw_pmp_2_mask                          (io_ptw_pmp_2_mask),
    .io_ptw_pmp_3_cfg_l                         (io_ptw_pmp_3_cfg_l),
    .io_ptw_pmp_3_cfg_res                       (2'h0),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14, generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:744:20]
    .io_ptw_pmp_3_cfg_a                         (io_ptw_pmp_3_cfg_a),
    .io_ptw_pmp_3_cfg_x                         (io_ptw_pmp_3_cfg_x),
    .io_ptw_pmp_3_cfg_w                         (io_ptw_pmp_3_cfg_w),
    .io_ptw_pmp_3_cfg_r                         (io_ptw_pmp_3_cfg_r),
    .io_ptw_pmp_3_addr                          (io_ptw_pmp_3_addr),
    .io_ptw_pmp_3_mask                          (io_ptw_pmp_3_mask),
    .io_ptw_pmp_4_cfg_l                         (io_ptw_pmp_4_cfg_l),
    .io_ptw_pmp_4_cfg_res                       (2'h0),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14, generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:744:20]
    .io_ptw_pmp_4_cfg_a                         (io_ptw_pmp_4_cfg_a),
    .io_ptw_pmp_4_cfg_x                         (io_ptw_pmp_4_cfg_x),
    .io_ptw_pmp_4_cfg_w                         (io_ptw_pmp_4_cfg_w),
    .io_ptw_pmp_4_cfg_r                         (io_ptw_pmp_4_cfg_r),
    .io_ptw_pmp_4_addr                          (io_ptw_pmp_4_addr),
    .io_ptw_pmp_4_mask                          (io_ptw_pmp_4_mask),
    .io_ptw_pmp_5_cfg_l                         (io_ptw_pmp_5_cfg_l),
    .io_ptw_pmp_5_cfg_res                       (2'h0),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14, generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:744:20]
    .io_ptw_pmp_5_cfg_a                         (io_ptw_pmp_5_cfg_a),
    .io_ptw_pmp_5_cfg_x                         (io_ptw_pmp_5_cfg_x),
    .io_ptw_pmp_5_cfg_w                         (io_ptw_pmp_5_cfg_w),
    .io_ptw_pmp_5_cfg_r                         (io_ptw_pmp_5_cfg_r),
    .io_ptw_pmp_5_addr                          (io_ptw_pmp_5_addr),
    .io_ptw_pmp_5_mask                          (io_ptw_pmp_5_mask),
    .io_ptw_pmp_6_cfg_l                         (io_ptw_pmp_6_cfg_l),
    .io_ptw_pmp_6_cfg_res                       (2'h0),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14, generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:744:20]
    .io_ptw_pmp_6_cfg_a                         (io_ptw_pmp_6_cfg_a),
    .io_ptw_pmp_6_cfg_x                         (io_ptw_pmp_6_cfg_x),
    .io_ptw_pmp_6_cfg_w                         (io_ptw_pmp_6_cfg_w),
    .io_ptw_pmp_6_cfg_r                         (io_ptw_pmp_6_cfg_r),
    .io_ptw_pmp_6_addr                          (io_ptw_pmp_6_addr),
    .io_ptw_pmp_6_mask                          (io_ptw_pmp_6_mask),
    .io_ptw_pmp_7_cfg_l                         (io_ptw_pmp_7_cfg_l),
    .io_ptw_pmp_7_cfg_res                       (2'h0),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14, generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:744:20]
    .io_ptw_pmp_7_cfg_a                         (io_ptw_pmp_7_cfg_a),
    .io_ptw_pmp_7_cfg_x                         (io_ptw_pmp_7_cfg_x),
    .io_ptw_pmp_7_cfg_w                         (io_ptw_pmp_7_cfg_w),
    .io_ptw_pmp_7_cfg_r                         (io_ptw_pmp_7_cfg_r),
    .io_ptw_pmp_7_addr                          (io_ptw_pmp_7_addr),
    .io_ptw_pmp_7_mask                          (io_ptw_pmp_7_mask),
    .io_ptw_customCSRs_csrs_0_ren               (io_ptw_customCSRs_csrs_0_ren),
    .io_ptw_customCSRs_csrs_0_wen               (io_ptw_customCSRs_csrs_0_wen),
    .io_ptw_customCSRs_csrs_0_wdata             (io_ptw_customCSRs_csrs_0_wdata),
    .io_ptw_customCSRs_csrs_0_value             (io_ptw_customCSRs_csrs_0_value),
    .io_ptw_customCSRs_csrs_0_stall             (/* unused */),
    .io_ptw_customCSRs_csrs_0_set               (/* unused */),
    .io_ptw_customCSRs_csrs_0_sdata             (/* unused */),
    .io_ptw_customCSRs_csrs_1_ren               (io_ptw_customCSRs_csrs_1_ren),
    .io_ptw_customCSRs_csrs_1_wen               (io_ptw_customCSRs_csrs_1_wen),
    .io_ptw_customCSRs_csrs_1_wdata             (io_ptw_customCSRs_csrs_1_wdata),
    .io_ptw_customCSRs_csrs_1_value             (64'h1),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14, generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:744:20]
    .io_ptw_customCSRs_csrs_1_stall             (/* unused */),
    .io_ptw_customCSRs_csrs_1_set               (/* unused */),
    .io_ptw_customCSRs_csrs_1_sdata             (/* unused */),
    .io_ptw_customCSRs_csrs_2_ren               (io_ptw_customCSRs_csrs_2_ren),
    .io_ptw_customCSRs_csrs_2_wen               (io_ptw_customCSRs_csrs_2_wen),
    .io_ptw_customCSRs_csrs_2_wdata             (io_ptw_customCSRs_csrs_2_wdata),
    .io_ptw_customCSRs_csrs_2_value             (64'h0),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14, generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:744:20]
    .io_ptw_customCSRs_csrs_2_stall             (/* unused */),
    .io_ptw_customCSRs_csrs_2_set               (/* unused */),
    .io_ptw_customCSRs_csrs_2_sdata             (/* unused */),
    .io_ptw_customCSRs_csrs_3_ren               (io_ptw_customCSRs_csrs_3_ren),
    .io_ptw_customCSRs_csrs_3_wen               (io_ptw_customCSRs_csrs_3_wen),
    .io_ptw_customCSRs_csrs_3_wdata             (io_ptw_customCSRs_csrs_3_wdata),
    .io_ptw_customCSRs_csrs_3_value             (64'h20181004),	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14, generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:744:20]
    .io_ptw_customCSRs_csrs_3_stall             (/* unused */),
    .io_ptw_customCSRs_csrs_3_set               (/* unused */),
    .io_ptw_customCSRs_csrs_3_sdata             (/* unused */),
    .io_kill                                    (io_cpu_s2_kill)
  );
  L1MetadataArray meta (	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:798:20]
    .clock                        (clock),
    .reset                        (reset),
    .io_read_ready                (_meta_io_read_ready),
    .io_read_valid                (_metaReadArb_io_out_valid),	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:799:27]
    .io_read_bits_idx             (_metaReadArb_io_out_bits_idx),	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:799:27]
    .io_write_ready               (_meta_io_write_ready),
    .io_write_valid               (_metaWriteArb_io_out_valid),	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:800:28]
    .io_write_bits_idx            (_metaWriteArb_io_out_bits_idx),	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:800:28]
    .io_write_bits_way_en         (_metaWriteArb_io_out_bits_way_en),	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:800:28]
    .io_write_bits_data_coh_state (_metaWriteArb_io_out_bits_data_coh_state),	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:800:28]
    .io_write_bits_data_tag       (_metaWriteArb_io_out_bits_data_tag),	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:800:28]
    .io_resp_0_coh_state          (_meta_io_resp_0_coh_state),
    .io_resp_0_tag                (_meta_io_resp_0_tag),
    .io_resp_1_coh_state          (_meta_io_resp_1_coh_state),
    .io_resp_1_tag                (_meta_io_resp_1_tag),
    .io_resp_2_coh_state          (_meta_io_resp_2_coh_state),
    .io_resp_2_tag                (_meta_io_resp_2_tag),
    .io_resp_3_coh_state          (_meta_io_resp_3_coh_state),
    .io_resp_3_tag                (_meta_io_resp_3_tag)
  );
  Arbiter_7 metaReadArb (	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:799:27]
    .io_in_1_ready    (_metaReadArb_io_in_1_ready),
    .io_in_1_valid    (_mshrs_io_meta_read_valid),	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:717:21]
    .io_in_1_bits_idx (_mshrs_io_meta_read_bits_idx),	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:717:21]
    .io_in_2_ready    (_metaReadArb_io_in_2_ready),
    .io_in_2_valid    (_prober_io_meta_read_valid),	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:716:22]
    .io_in_2_bits_idx (_prober_io_meta_read_bits_idx),	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:716:22]
    .io_in_3_ready    (_metaReadArb_io_in_3_ready),
    .io_in_3_valid    (_wb_io_meta_read_valid),	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:715:18]
    .io_in_3_bits_idx (_wb_io_meta_read_bits_idx),	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:715:18]
    .io_in_4_ready    (_metaReadArb_io_in_4_ready),
    .io_in_4_valid    (io_cpu_req_valid),
    .io_in_4_bits_idx (io_cpu_req_bits_addr[11:6]),	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:816:{33,57}]
    .io_out_ready     (_meta_io_read_ready),	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:798:20]
    .io_out_valid     (_metaReadArb_io_out_valid),
    .io_out_bits_idx  (_metaReadArb_io_out_bits_idx)
  );
  Arbiter_8 metaWriteArb (	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:800:28]
    .io_in_0_ready               (_metaWriteArb_io_in_0_ready),
    .io_in_0_valid               (_mshrs_io_meta_write_valid),	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:717:21]
    .io_in_0_bits_idx            (_mshrs_io_meta_write_bits_idx),	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:717:21]
    .io_in_0_bits_way_en         (_mshrs_io_meta_write_bits_way_en),	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:717:21]
    .io_in_0_bits_data_coh_state (_mshrs_io_meta_write_bits_data_coh_state),	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:717:21]
    .io_in_0_bits_data_tag       (_mshrs_io_meta_write_bits_data_tag),	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:717:21]
    .io_in_1_ready               (_metaWriteArb_io_in_1_ready),
    .io_in_1_valid               (_prober_io_meta_write_valid),	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:716:22]
    .io_in_1_bits_idx            (_prober_io_meta_write_bits_idx),	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:716:22]
    .io_in_1_bits_way_en         (_prober_io_meta_write_bits_way_en),	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:716:22]
    .io_in_1_bits_data_coh_state (_prober_io_meta_write_bits_data_coh_state),	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:716:22]
    .io_in_1_bits_data_tag       (_prober_io_meta_write_bits_data_tag),	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:716:22]
    .io_out_ready                (_meta_io_write_ready),	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:798:20]
    .io_out_valid                (_metaWriteArb_io_out_valid),
    .io_out_bits_idx             (_metaWriteArb_io_out_bits_idx),
    .io_out_bits_way_en          (_metaWriteArb_io_out_bits_way_en),
    .io_out_bits_data_coh_state  (_metaWriteArb_io_out_bits_data_coh_state),
    .io_out_bits_data_tag        (_metaWriteArb_io_out_bits_data_tag)
  );
  DataArray data (	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:805:20]
    .clock                (clock),
    .io_read_valid        (_readArb_io_out_valid),	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:806:23]
    .io_read_bits_way_en  (_readArb_io_out_bits_way_en),	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:806:23]
    .io_read_bits_addr    (_readArb_io_out_bits_addr),	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:806:23]
    .io_write_valid       (_writeArb_io_out_valid),	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:807:24]
    .io_write_bits_way_en (_writeArb_io_out_bits_way_en),	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:807:24]
    .io_write_bits_addr   (_writeArb_io_out_bits_addr),	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:807:24]
    .io_write_bits_data   (_writeArb_io_out_bits_data),	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:807:24]
    .io_resp_0            (_data_io_resp_0),
    .io_resp_1            (_data_io_resp_1),
    .io_resp_2            (_data_io_resp_2),
    .io_resp_3            (_data_io_resp_3)
  );
  Arbiter_9 readArb (	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:806:23]
    .io_in_1_ready       (_readArb_io_in_1_ready),
    .io_in_1_valid       (_mshrs_io_replay_valid),	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:717:21]
    .io_in_1_bits_addr   (_mshrs_io_replay_bits_addr[11:0]),	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:717:21, :919:30]
    .io_in_2_ready       (_readArb_io_in_2_ready),
    .io_in_2_valid       (_wb_io_data_req_valid),	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:715:18]
    .io_in_2_bits_way_en (_wb_io_data_req_bits_way_en),	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:715:18]
    .io_in_2_bits_addr   (_wb_io_data_req_bits_addr),	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:715:18]
    .io_in_3_ready       (_readArb_io_in_3_ready),
    .io_in_3_valid       (io_cpu_req_valid),
    .io_in_3_bits_addr   (io_cpu_req_bits_addr[11:0]),	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:823:30]
    .io_out_ready        (~auto_out_d_valid | nodeOut_d_ready),	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:940:45, :951:{27,43}]
    .io_out_valid        (_readArb_io_out_valid),
    .io_out_bits_way_en  (_readArb_io_out_bits_way_en),
    .io_out_bits_addr    (_readArb_io_out_bits_addr)
  );
  Arbiter_10 writeArb (	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:807:24]
    .io_in_0_valid       (s3_valid),	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:733:25]
    .io_in_0_bits_way_en (s3_way),	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:735:19]
    .io_in_0_bits_addr   (s3_req_addr[11:0]),	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:734:19, :895:31]
    .io_in_0_bits_data   (s3_req_data),	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:734:19]
    .io_in_1_ready       (_writeArb_io_in_1_ready),
    .io_in_1_valid       (auto_out_d_valid & auto_out_d_bits_opcode[0] & ~(auto_out_d_bits_source[4])),	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:944:63, :945:53, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:107:36]
    .io_in_1_bits_way_en (_mshrs_io_refill_way_en),	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:717:21]
    .io_in_1_bits_addr   (_mshrs_io_refill_addr),	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:717:21]
    .io_in_1_bits_data   (auto_out_d_bits_data),
    .io_out_valid        (_writeArb_io_out_valid),
    .io_out_bits_way_en  (_writeArb_io_out_bits_way_en),
    .io_out_bits_addr    (_writeArb_io_out_bits_addr),
    .io_out_bits_data    (_writeArb_io_out_bits_data)
  );
  AMOALU amoalu (	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:888:22]
    .io_mask ({(s2_req_addr[2] ? _amoalu_io_mask_T_1 : 4'h0) | {4{&s2_req_size}}, s2_req_addr[2] ? 4'h0 : _amoalu_io_mask_T_1}),	// @[generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:19:{22,27,42,47,53}, :20:22, :21:16, generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14, generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:728:19, :744:20]
    .io_cmd  (s2_req_cmd),	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:728:19]
    .io_lhs  (s2_data_word),	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:984:25]
    .io_rhs  (s2_req_data),	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:728:19]
    .io_out  (_amoalu_io_out)
  );
  MaxPeriodFibonacciLFSR lfsr_prng (	// @[src/main/scala/chisel3/util/random/PRNG.scala:91:22]
    .clock        (clock),
    .reset        (reset),
    .io_increment (_mshrs_io_req_ready & _GEN),	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:717:21, :908:22, :996:{22,43}, src/main/scala/chisel3/util/Decoupled.scala:52:35]
    .io_out_0     (_lfsr_prng_io_out_0),
    .io_out_1     (_lfsr_prng_io_out_1),
    .io_out_2     (/* unused */),
    .io_out_3     (/* unused */),
    .io_out_4     (/* unused */),
    .io_out_5     (/* unused */),
    .io_out_6     (/* unused */),
    .io_out_7     (/* unused */),
    .io_out_8     (/* unused */),
    .io_out_9     (/* unused */),
    .io_out_10    (/* unused */),
    .io_out_11    (/* unused */),
    .io_out_12    (/* unused */),
    .io_out_13    (/* unused */),
    .io_out_14    (/* unused */),
    .io_out_15    (/* unused */)
  );
  Arbiter_11 wbArb (	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:955:21]
    .io_in_0_ready         (_wbArb_io_in_0_ready),
    .io_in_0_valid         (_prober_io_wb_req_valid),	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:716:22]
    .io_in_0_bits_tag      (_prober_io_wb_req_bits_tag),	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:716:22]
    .io_in_0_bits_idx      (_prober_io_wb_req_bits_idx),	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:716:22]
    .io_in_0_bits_source   (_prober_io_wb_req_bits_source),	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:716:22]
    .io_in_0_bits_param    (_prober_io_wb_req_bits_param),	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:716:22]
    .io_in_0_bits_way_en   (_prober_io_wb_req_bits_way_en),	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:716:22]
    .io_in_1_ready         (_wbArb_io_in_1_ready),
    .io_in_1_valid         (_mshrs_io_wb_req_valid),	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:717:21]
    .io_in_1_bits_tag      (_mshrs_io_wb_req_bits_tag),	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:717:21]
    .io_in_1_bits_idx      (_mshrs_io_wb_req_bits_idx),	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:717:21]
    .io_in_1_bits_source   (_mshrs_io_wb_req_bits_source),	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:717:21]
    .io_in_1_bits_param    (_mshrs_io_wb_req_bits_param),	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:717:21]
    .io_in_1_bits_way_en   (_mshrs_io_wb_req_bits_way_en),	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:717:21]
    .io_out_ready          (_wb_io_req_ready),	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:715:18]
    .io_out_valid          (_wbArb_io_out_valid),
    .io_out_bits_tag       (_wbArb_io_out_bits_tag),
    .io_out_bits_idx       (_wbArb_io_out_bits_idx),
    .io_out_bits_source    (_wbArb_io_out_bits_source),
    .io_out_bits_param     (_wbArb_io_out_bits_param),
    .io_out_bits_way_en    (_wbArb_io_out_bits_way_en),
    .io_out_bits_voluntary (_wbArb_io_out_bits_voluntary)
  );
  assign auto_out_a_valid = _mshrs_io_mem_acquire_valid;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:717:21]
  assign auto_out_a_bits_opcode = _mshrs_io_mem_acquire_bits_opcode;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:717:21]
  assign auto_out_a_bits_size = _mshrs_io_mem_acquire_bits_size;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:717:21]
  assign auto_out_b_ready = _prober_io_req_ready & ~(|(lrsc_count[6:2]));	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:716:22, :849:27, :850:31, :927:44, :928:41]
  assign auto_out_c_valid = nodeOut_c_valid;	// @[generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:96:24]
  assign auto_out_c_bits_opcode = _nodeOut_c_bits_WIRE_9;	// @[src/main/scala/chisel3/util/Mux.scala:30:73]
  assign auto_out_c_bits_param = (muxState_0 ? _wb_io_release_bits_param : 3'h0) | (muxState_1 ? _prober_io_rep_bits_param : 3'h0);	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:715:18, :716:22, generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/chisel3/util/Mux.scala:30:73]
  assign auto_out_c_bits_size = _nodeOut_c_bits_WIRE_7;	// @[src/main/scala/chisel3/util/Mux.scala:30:73]
  assign auto_out_c_bits_source = (muxState_0 ? _wb_io_release_bits_source : 5'h0) | (muxState_1 ? _prober_io_rep_bits_source : 5'h0);	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14, generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:715:18, :716:22, :744:20, generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/chisel3/util/Mux.scala:30:73]
  assign auto_out_c_bits_address = (muxState_0 ? _wb_io_release_bits_address : 32'h0) | (muxState_1 ? _prober_io_rep_bits_address : 32'h0);	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:713:13, :715:18, :716:22, generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/chisel3/util/Mux.scala:30:73]
  assign auto_out_c_bits_data = muxState_0 ? _wb_io_release_bits_data : 64'h0;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14, generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:715:18, :744:20, generators/rocket-chip/src/main/scala/tilelink/Arbiter.scala:89:25, src/main/scala/chisel3/util/Mux.scala:30:73]
  assign auto_out_d_ready = nodeOut_d_ready;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:940:45]
  assign io_cpu_req_ready = ~_GEN_3;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:712:10, :719:20, :754:{54,73}, :819:{38,57}, :825:{34,53}, :1010:32, :1011:22]
  assign io_cpu_s2_nack = _io_cpu_s2_nack_output;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:1037:30]
  assign io_cpu_s2_paddr = s2_req_addr[31:0];	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:728:19, :1050:19]
  assign io_cpu_resp_valid = mshrs_io_resp_ready_REG ? _mshrs_io_resp_valid : cache_resp_bits_replay | _cache_resp_valid_T;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:717:21, :729:47, :856:25, :1015:34, :1035:33, :1038:21]
  assign io_cpu_resp_bits_addr = mshrs_io_resp_ready_REG ? _mshrs_io_resp_bits_addr : s2_req_addr;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:717:21, :728:19, :1035:33, :1038:21]
  assign io_cpu_resp_bits_tag = mshrs_io_resp_ready_REG ? _mshrs_io_resp_bits_tag : s2_req_tag;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:717:21, :728:19, :1035:33, :1038:21]
  assign io_cpu_resp_bits_cmd = mshrs_io_resp_ready_REG ? _mshrs_io_resp_bits_cmd : s2_req_cmd;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:717:21, :728:19, :1035:33, :1038:21]
  assign io_cpu_resp_bits_size = mshrs_io_resp_ready_REG ? _mshrs_io_resp_bits_size : s2_req_size;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:717:21, :728:19, :1035:33, :1038:21]
  assign io_cpu_resp_bits_signed = mshrs_io_resp_ready_REG ? _mshrs_io_resp_bits_signed : s2_req_signed;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:717:21, :728:19, :1035:33, :1038:21]
  assign io_cpu_resp_bits_dprv = mshrs_io_resp_ready_REG ? _mshrs_io_resp_bits_dprv : 2'h0;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14, generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:717:21, :744:20, :1035:33, :1038:21]
  assign io_cpu_resp_bits_dv = mshrs_io_resp_ready_REG & _mshrs_io_resp_bits_dv;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:717:21, :1035:33, :1038:21]
  assign io_cpu_resp_bits_data = mshrs_io_resp_ready_REG ? _mshrs_io_resp_bits_data : {s2_req_size == 2'h0 | s2_sc ? {56{s2_req_signed & cache_resp_bits_data_zeroed_2[7]}} : {s2_req_size == 2'h1 ? {48{s2_req_signed & cache_resp_bits_data_zeroed_1[15]}} : {_io_cpu_resp_bits_data_word_bypass_T_1 ? {32{s2_req_signed & cache_resp_bits_data_zeroed[31]}} : s2_data_word[63:32], cache_resp_bits_data_zeroed[31:16]}, cache_resp_bits_data_zeroed_1[15:8]}, cache_resp_bits_data_zeroed_2[7:1], cache_resp_bits_data_zeroed_2[0] | s2_sc_fail};	// @[generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:41:{24,37}, :43:23, :44:{20,26,34,49,72,81,94}, generators/rocket-chip/src/main/scala/rocket/Consts.scala:86:66, generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14, generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:717:21, :728:19, :744:20, :854:26, :984:25, :1028:40, :1035:33, :1038:21, generators/rocket-chip/src/main/scala/tilelink/Metadata.scala:62:10]
  assign io_cpu_resp_bits_mask = mshrs_io_resp_ready_REG ? _mshrs_io_resp_bits_mask : 8'h0;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14, generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:717:21, :744:20, :1035:33, :1038:21]
  assign io_cpu_resp_bits_replay = mshrs_io_resp_ready_REG | cache_resp_bits_replay;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:729:47, :1035:33, :1038:21]
  assign io_cpu_resp_bits_has_data = mshrs_io_resp_ready_REG ? _mshrs_io_resp_bits_has_data : _cache_resp_bits_has_data_T | _cache_resp_bits_has_data_T_1 | s2_lr | s2_sc | _cache_resp_bits_has_data_T_7 | _cache_resp_bits_has_data_T_8 | _cache_resp_bits_has_data_T_9 | _cache_resp_bits_has_data_T_10 | _cache_resp_bits_has_data_T_14 | _cache_resp_bits_has_data_T_15 | _cache_resp_bits_has_data_T_16 | _cache_resp_bits_has_data_T_17 | _cache_resp_bits_has_data_T_18;	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:85:68, :86:66, :87:71, generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:717:21, :1035:33, :1038:21, generators/rocket-chip/src/main/scala/util/package.scala:16:47]
  assign io_cpu_resp_bits_data_word_bypass = {_io_cpu_resp_bits_data_word_bypass_T_1 ? {32{s2_req_signed & io_cpu_resp_bits_data_word_bypass_zeroed[31]}} : s2_data_word[63:32], io_cpu_resp_bits_data_word_bypass_zeroed};	// @[generators/rocket-chip/src/main/scala/rocket/AMOALU.scala:41:{24,37}, :44:{16,20,26,49,72,81}, generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:728:19, :984:25]
  assign io_cpu_resp_bits_data_raw = s2_data_word;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:984:25]
  assign io_cpu_resp_bits_store_data = mshrs_io_resp_ready_REG ? _mshrs_io_resp_bits_store_data : s2_req_data;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:717:21, :728:19, :1035:33, :1038:21]
  assign io_cpu_replay_next = s1_replay & s1_read | _mshrs_io_replay_next;	// @[generators/rocket-chip/src/main/scala/rocket/Consts.scala:85:68, generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:717:21, :723:26, :1042:{36,48}]
  assign io_cpu_s2_xcpt_ma_ld = _io_cpu_s2_xcpt_ma_ld_output;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:1046:24]
  assign io_cpu_s2_xcpt_ma_st = _io_cpu_s2_xcpt_ma_st_output;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:1046:24]
  assign io_cpu_s2_xcpt_pf_ld = _io_cpu_s2_xcpt_pf_ld_output;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:1046:24]
  assign io_cpu_s2_xcpt_pf_st = _io_cpu_s2_xcpt_pf_st_output;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:1046:24]
  assign io_cpu_s2_xcpt_gf_ld = _io_cpu_s2_xcpt_gf_ld_output;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:1046:24]
  assign io_cpu_s2_xcpt_gf_st = _io_cpu_s2_xcpt_gf_st_output;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:1046:24]
  assign io_cpu_s2_xcpt_ae_ld = _io_cpu_s2_xcpt_ae_ld_output;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:1046:24]
  assign io_cpu_s2_xcpt_ae_st = _io_cpu_s2_xcpt_ae_st_output;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:1046:24]
  assign io_cpu_ordered = _mshrs_io_fence_rdy & ~s1_valid & ~s2_valid;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:717:21, :720:25, :727:66, :742:10, :1041:{53,56}]
  assign io_cpu_perf_acquire = (io_cpu_perf_acquire_counter == 9'h1 | io_cpu_perf_acquire_beats1 == 9'h0) & _io_cpu_perf_acquire_T;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14, generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:744:20, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:222:14, :230:27, :233:{25,33,43}, :234:22, src/main/scala/chisel3/util/Decoupled.scala:52:35]
  assign io_cpu_perf_release = (io_cpu_perf_release_counter == 9'h1 | io_cpu_perf_release_beats1 == 9'h0) & _io_cpu_perf_release_T;	// @[generators/rocket-chip/src/main/scala/rocket/HellaCache.scala:234:14, generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:744:20, generators/rocket-chip/src/main/scala/tilelink/Edges.scala:222:14, :230:27, :233:{25,33,43}, :234:22, src/main/scala/chisel3/util/Decoupled.scala:52:35]
  assign io_cpu_perf_tlbMiss = io_ptw_req_ready & _dtlb_io_ptw_req_valid;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:744:20, src/main/scala/chisel3/util/Decoupled.scala:52:35]
  assign io_ptw_req_valid = _dtlb_io_ptw_req_valid;	// @[generators/rocket-chip/src/main/scala/rocket/NBDcache.scala:744:20]
endmodule

