{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jul 14 17:04:15 2012 " "Info: Processing started: Sat Jul 14 17:04:15 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off lab_1 -c lab_1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab_1 -c lab_1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clockdiv " "Info: Assuming node \"clockdiv\" is an undefined clock" {  } { { "lab_1.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 1/lab_1.vhd" 5 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clockdiv" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clk:clkassignstage\|clkstate " "Info: Detected ripple clock \"clk:clkassignstage\|clkstate\" as buffer" {  } { { "clk.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 1/clk.vhd" 16 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk:clkassignstage\|clkstate" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clockdiv register clk:clkassignstage\|Count\[6\] register clk:clkassignstage\|Count\[16\] 229.1 MHz 4.365 ns Internal " "Info: Clock \"clockdiv\" has Internal fmax of 229.1 MHz between source register \"clk:clkassignstage\|Count\[6\]\" and destination register \"clk:clkassignstage\|Count\[16\]\" (period= 4.365 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.124 ns + Longest register register " "Info: + Longest register to register delay is 4.124 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clk:clkassignstage\|Count\[6\] 1 REG LCFF_X3_Y11_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y11_N1; Fanout = 3; REG Node = 'clk:clkassignstage\|Count\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk:clkassignstage|Count[6] } "NODE_NAME" } } { "clk.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 1/clk.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.977 ns) + CELL(0.521 ns) 1.498 ns clk:clkassignstage\|Equal0~1 2 COMB LCCOMB_X4_Y10_N12 1 " "Info: 2: + IC(0.977 ns) + CELL(0.521 ns) = 1.498 ns; Loc. = LCCOMB_X4_Y10_N12; Fanout = 1; COMB Node = 'clk:clkassignstage\|Equal0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { clk:clkassignstage|Count[6] clk:clkassignstage|Equal0~1 } "NODE_NAME" } } { "clk.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 1/clk.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.862 ns) + CELL(0.178 ns) 2.538 ns clk:clkassignstage\|Equal0~4 3 COMB LCCOMB_X3_Y11_N6 15 " "Info: 3: + IC(0.862 ns) + CELL(0.178 ns) = 2.538 ns; Loc. = LCCOMB_X3_Y11_N6; Fanout = 15; COMB Node = 'clk:clkassignstage\|Equal0~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.040 ns" { clk:clkassignstage|Equal0~1 clk:clkassignstage|Equal0~4 } "NODE_NAME" } } { "clk.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 1/clk.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.168 ns) + CELL(0.322 ns) 4.028 ns clk:clkassignstage\|Count~9 4 COMB LCCOMB_X4_Y10_N10 1 " "Info: 4: + IC(1.168 ns) + CELL(0.322 ns) = 4.028 ns; Loc. = LCCOMB_X4_Y10_N10; Fanout = 1; COMB Node = 'clk:clkassignstage\|Count~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.490 ns" { clk:clkassignstage|Equal0~4 clk:clkassignstage|Count~9 } "NODE_NAME" } } { "clk.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 1/clk.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 4.124 ns clk:clkassignstage\|Count\[16\] 5 REG LCFF_X4_Y10_N11 3 " "Info: 5: + IC(0.000 ns) + CELL(0.096 ns) = 4.124 ns; Loc. = LCFF_X4_Y10_N11; Fanout = 3; REG Node = 'clk:clkassignstage\|Count\[16\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { clk:clkassignstage|Count~9 clk:clkassignstage|Count[16] } "NODE_NAME" } } { "clk.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 1/clk.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.117 ns ( 27.09 % ) " "Info: Total cell delay = 1.117 ns ( 27.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.007 ns ( 72.91 % ) " "Info: Total interconnect delay = 3.007 ns ( 72.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.124 ns" { clk:clkassignstage|Count[6] clk:clkassignstage|Equal0~1 clk:clkassignstage|Equal0~4 clk:clkassignstage|Count~9 clk:clkassignstage|Count[16] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.124 ns" { clk:clkassignstage|Count[6] {} clk:clkassignstage|Equal0~1 {} clk:clkassignstage|Equal0~4 {} clk:clkassignstage|Count~9 {} clk:clkassignstage|Count[16] {} } { 0.000ns 0.977ns 0.862ns 1.168ns 0.000ns } { 0.000ns 0.521ns 0.178ns 0.322ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.002 ns - Smallest " "Info: - Smallest clock skew is -0.002 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clockdiv destination 2.858 ns + Shortest register " "Info: + Shortest clock path from clock \"clockdiv\" to destination register is 2.858 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clockdiv 1 CLK PIN_M1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 2; CLK Node = 'clockdiv'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clockdiv } "NODE_NAME" } } { "lab_1.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 1/lab_1.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clockdiv~clkctrl 2 COMB CLKCTRL_G3 24 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 24; COMB Node = 'clockdiv~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clockdiv clockdiv~clkctrl } "NODE_NAME" } } { "lab_1.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 1/lab_1.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.992 ns) + CELL(0.602 ns) 2.858 ns clk:clkassignstage\|Count\[16\] 3 REG LCFF_X4_Y10_N11 3 " "Info: 3: + IC(0.992 ns) + CELL(0.602 ns) = 2.858 ns; Loc. = LCFF_X4_Y10_N11; Fanout = 3; REG Node = 'clk:clkassignstage\|Count\[16\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.594 ns" { clockdiv~clkctrl clk:clkassignstage|Count[16] } "NODE_NAME" } } { "clk.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 1/clk.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.96 % ) " "Info: Total cell delay = 1.628 ns ( 56.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.230 ns ( 43.04 % ) " "Info: Total interconnect delay = 1.230 ns ( 43.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.858 ns" { clockdiv clockdiv~clkctrl clk:clkassignstage|Count[16] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.858 ns" { clockdiv {} clockdiv~combout {} clockdiv~clkctrl {} clk:clkassignstage|Count[16] {} } { 0.000ns 0.000ns 0.238ns 0.992ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clockdiv source 2.860 ns - Longest register " "Info: - Longest clock path from clock \"clockdiv\" to source register is 2.860 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clockdiv 1 CLK PIN_M1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 2; CLK Node = 'clockdiv'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clockdiv } "NODE_NAME" } } { "lab_1.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 1/lab_1.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.264 ns clockdiv~clkctrl 2 COMB CLKCTRL_G3 24 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 24; COMB Node = 'clockdiv~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { clockdiv clockdiv~clkctrl } "NODE_NAME" } } { "lab_1.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 1/lab_1.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.994 ns) + CELL(0.602 ns) 2.860 ns clk:clkassignstage\|Count\[6\] 3 REG LCFF_X3_Y11_N1 3 " "Info: 3: + IC(0.994 ns) + CELL(0.602 ns) = 2.860 ns; Loc. = LCFF_X3_Y11_N1; Fanout = 3; REG Node = 'clk:clkassignstage\|Count\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.596 ns" { clockdiv~clkctrl clk:clkassignstage|Count[6] } "NODE_NAME" } } { "clk.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 1/clk.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 56.92 % ) " "Info: Total cell delay = 1.628 ns ( 56.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.232 ns ( 43.08 % ) " "Info: Total interconnect delay = 1.232 ns ( 43.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.860 ns" { clockdiv clockdiv~clkctrl clk:clkassignstage|Count[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.860 ns" { clockdiv {} clockdiv~combout {} clockdiv~clkctrl {} clk:clkassignstage|Count[6] {} } { 0.000ns 0.000ns 0.238ns 0.994ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.858 ns" { clockdiv clockdiv~clkctrl clk:clkassignstage|Count[16] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.858 ns" { clockdiv {} clockdiv~combout {} clockdiv~clkctrl {} clk:clkassignstage|Count[16] {} } { 0.000ns 0.000ns 0.238ns 0.992ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.860 ns" { clockdiv clockdiv~clkctrl clk:clkassignstage|Count[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.860 ns" { clockdiv {} clockdiv~combout {} clockdiv~clkctrl {} clk:clkassignstage|Count[6] {} } { 0.000ns 0.000ns 0.238ns 0.994ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "clk.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 1/clk.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "clk.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 1/clk.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.124 ns" { clk:clkassignstage|Count[6] clk:clkassignstage|Equal0~1 clk:clkassignstage|Equal0~4 clk:clkassignstage|Count~9 clk:clkassignstage|Count[16] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.124 ns" { clk:clkassignstage|Count[6] {} clk:clkassignstage|Equal0~1 {} clk:clkassignstage|Equal0~4 {} clk:clkassignstage|Count~9 {} clk:clkassignstage|Count[16] {} } { 0.000ns 0.977ns 0.862ns 1.168ns 0.000ns } { 0.000ns 0.521ns 0.178ns 0.322ns 0.096ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.858 ns" { clockdiv clockdiv~clkctrl clk:clkassignstage|Count[16] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.858 ns" { clockdiv {} clockdiv~combout {} clockdiv~clkctrl {} clk:clkassignstage|Count[16] {} } { 0.000ns 0.000ns 0.238ns 0.992ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.860 ns" { clockdiv clockdiv~clkctrl clk:clkassignstage|Count[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.860 ns" { clockdiv {} clockdiv~combout {} clockdiv~clkctrl {} clk:clkassignstage|Count[6] {} } { 0.000ns 0.000ns 0.238ns 0.994ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "y.LB L clockdiv 2.356 ns register " "Info: tsu for register \"y.LB\" (data pin = \"L\", clock pin = \"clockdiv\") is 2.356 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.194 ns + Longest pin register " "Info: + Longest pin to register delay is 9.194 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.843 ns) 0.843 ns L 1 PIN PIN_T8 7 " "Info: 1: + IC(0.000 ns) + CELL(0.843 ns) = 0.843 ns; Loc. = PIN_T8; Fanout = 7; PIN Node = 'L'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { L } "NODE_NAME" } } { "lab_1.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 1/lab_1.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.360 ns) + CELL(0.521 ns) 7.724 ns Selector2~0 2 COMB LCCOMB_X4_Y20_N30 3 " "Info: 2: + IC(6.360 ns) + CELL(0.521 ns) = 7.724 ns; Loc. = LCCOMB_X4_Y20_N30; Fanout = 3; COMB Node = 'Selector2~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.881 ns" { L Selector2~0 } "NODE_NAME" } } { "lab_1.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 1/lab_1.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.853 ns) + CELL(0.521 ns) 9.098 ns Selector2~1 3 COMB LCCOMB_X4_Y20_N4 1 " "Info: 3: + IC(0.853 ns) + CELL(0.521 ns) = 9.098 ns; Loc. = LCCOMB_X4_Y20_N4; Fanout = 1; COMB Node = 'Selector2~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.374 ns" { Selector2~0 Selector2~1 } "NODE_NAME" } } { "lab_1.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 1/lab_1.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 9.194 ns y.LB 4 REG LCFF_X4_Y20_N5 5 " "Info: 4: + IC(0.000 ns) + CELL(0.096 ns) = 9.194 ns; Loc. = LCFF_X4_Y20_N5; Fanout = 5; REG Node = 'y.LB'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { Selector2~1 y.LB } "NODE_NAME" } } { "lab_1.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 1/lab_1.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.981 ns ( 21.55 % ) " "Info: Total cell delay = 1.981 ns ( 21.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.213 ns ( 78.45 % ) " "Info: Total interconnect delay = 7.213 ns ( 78.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.194 ns" { L Selector2~0 Selector2~1 y.LB } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.194 ns" { L {} L~combout {} Selector2~0 {} Selector2~1 {} y.LB {} } { 0.000ns 0.000ns 6.360ns 0.853ns 0.000ns } { 0.000ns 0.843ns 0.521ns 0.521ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "lab_1.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 1/lab_1.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clockdiv destination 6.800 ns - Shortest register " "Info: - Shortest clock path from clock \"clockdiv\" to destination register is 6.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clockdiv 1 CLK PIN_M1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 2; CLK Node = 'clockdiv'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clockdiv } "NODE_NAME" } } { "lab_1.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 1/lab_1.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.037 ns) + CELL(0.879 ns) 2.942 ns clk:clkassignstage\|clkstate 2 REG LCFF_X4_Y10_N17 2 " "Info: 2: + IC(1.037 ns) + CELL(0.879 ns) = 2.942 ns; Loc. = LCFF_X4_Y10_N17; Fanout = 2; REG Node = 'clk:clkassignstage\|clkstate'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.916 ns" { clockdiv clk:clkassignstage|clkstate } "NODE_NAME" } } { "clk.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 1/clk.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.289 ns) + CELL(0.000 ns) 5.231 ns clk:clkassignstage\|clkstate~clkctrl 3 COMB CLKCTRL_G10 8 " "Info: 3: + IC(2.289 ns) + CELL(0.000 ns) = 5.231 ns; Loc. = CLKCTRL_G10; Fanout = 8; COMB Node = 'clk:clkassignstage\|clkstate~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.289 ns" { clk:clkassignstage|clkstate clk:clkassignstage|clkstate~clkctrl } "NODE_NAME" } } { "clk.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 1/clk.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.967 ns) + CELL(0.602 ns) 6.800 ns y.LB 4 REG LCFF_X4_Y20_N5 5 " "Info: 4: + IC(0.967 ns) + CELL(0.602 ns) = 6.800 ns; Loc. = LCFF_X4_Y20_N5; Fanout = 5; REG Node = 'y.LB'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { clk:clkassignstage|clkstate~clkctrl y.LB } "NODE_NAME" } } { "lab_1.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 1/lab_1.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 36.87 % ) " "Info: Total cell delay = 2.507 ns ( 36.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.293 ns ( 63.13 % ) " "Info: Total interconnect delay = 4.293 ns ( 63.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.800 ns" { clockdiv clk:clkassignstage|clkstate clk:clkassignstage|clkstate~clkctrl y.LB } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.800 ns" { clockdiv {} clockdiv~combout {} clk:clkassignstage|clkstate {} clk:clkassignstage|clkstate~clkctrl {} y.LB {} } { 0.000ns 0.000ns 1.037ns 2.289ns 0.967ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.194 ns" { L Selector2~0 Selector2~1 y.LB } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.194 ns" { L {} L~combout {} Selector2~0 {} Selector2~1 {} y.LB {} } { 0.000ns 0.000ns 6.360ns 0.853ns 0.000ns } { 0.000ns 0.843ns 0.521ns 0.521ns 0.096ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.800 ns" { clockdiv clk:clkassignstage|clkstate clk:clkassignstage|clkstate~clkctrl y.LB } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.800 ns" { clockdiv {} clockdiv~combout {} clk:clkassignstage|clkstate {} clk:clkassignstage|clkstate~clkctrl {} y.LB {} } { 0.000ns 0.000ns 1.037ns 2.289ns 0.967ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clockdiv Lights\[5\] y.RB 14.522 ns register " "Info: tco from clock \"clockdiv\" to destination pin \"Lights\[5\]\" through register \"y.RB\" is 14.522 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clockdiv source 6.800 ns + Longest register " "Info: + Longest clock path from clock \"clockdiv\" to source register is 6.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clockdiv 1 CLK PIN_M1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 2; CLK Node = 'clockdiv'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clockdiv } "NODE_NAME" } } { "lab_1.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 1/lab_1.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.037 ns) + CELL(0.879 ns) 2.942 ns clk:clkassignstage\|clkstate 2 REG LCFF_X4_Y10_N17 2 " "Info: 2: + IC(1.037 ns) + CELL(0.879 ns) = 2.942 ns; Loc. = LCFF_X4_Y10_N17; Fanout = 2; REG Node = 'clk:clkassignstage\|clkstate'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.916 ns" { clockdiv clk:clkassignstage|clkstate } "NODE_NAME" } } { "clk.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 1/clk.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.289 ns) + CELL(0.000 ns) 5.231 ns clk:clkassignstage\|clkstate~clkctrl 3 COMB CLKCTRL_G10 8 " "Info: 3: + IC(2.289 ns) + CELL(0.000 ns) = 5.231 ns; Loc. = CLKCTRL_G10; Fanout = 8; COMB Node = 'clk:clkassignstage\|clkstate~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.289 ns" { clk:clkassignstage|clkstate clk:clkassignstage|clkstate~clkctrl } "NODE_NAME" } } { "clk.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 1/clk.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.967 ns) + CELL(0.602 ns) 6.800 ns y.RB 4 REG LCFF_X4_Y20_N23 5 " "Info: 4: + IC(0.967 ns) + CELL(0.602 ns) = 6.800 ns; Loc. = LCFF_X4_Y20_N23; Fanout = 5; REG Node = 'y.RB'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { clk:clkassignstage|clkstate~clkctrl y.RB } "NODE_NAME" } } { "lab_1.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 1/lab_1.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 36.87 % ) " "Info: Total cell delay = 2.507 ns ( 36.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.293 ns ( 63.13 % ) " "Info: Total interconnect delay = 4.293 ns ( 63.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.800 ns" { clockdiv clk:clkassignstage|clkstate clk:clkassignstage|clkstate~clkctrl y.RB } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.800 ns" { clockdiv {} clockdiv~combout {} clk:clkassignstage|clkstate {} clk:clkassignstage|clkstate~clkctrl {} y.RB {} } { 0.000ns 0.000ns 1.037ns 2.289ns 0.967ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "lab_1.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 1/lab_1.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.445 ns + Longest register pin " "Info: + Longest register to pin delay is 7.445 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns y.RB 1 REG LCFF_X4_Y20_N23 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X4_Y20_N23; Fanout = 5; REG Node = 'y.RB'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { y.RB } "NODE_NAME" } } { "lab_1.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 1/lab_1.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.877 ns) + CELL(0.449 ns) 1.326 ns Lights~1 2 COMB LCCOMB_X3_Y20_N26 2 " "Info: 2: + IC(0.877 ns) + CELL(0.449 ns) = 1.326 ns; Loc. = LCCOMB_X3_Y20_N26; Fanout = 2; COMB Node = 'Lights~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.326 ns" { y.RB Lights~1 } "NODE_NAME" } } { "lab_1.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 1/lab_1.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.304 ns) + CELL(0.521 ns) 2.151 ns Lights~5 3 COMB LCCOMB_X3_Y20_N2 1 " "Info: 3: + IC(0.304 ns) + CELL(0.521 ns) = 2.151 ns; Loc. = LCCOMB_X3_Y20_N2; Fanout = 1; COMB Node = 'Lights~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.825 ns" { Lights~1 Lights~5 } "NODE_NAME" } } { "lab_1.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 1/lab_1.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.464 ns) + CELL(2.830 ns) 7.445 ns Lights\[5\] 4 PIN PIN_G20 0 " "Info: 4: + IC(2.464 ns) + CELL(2.830 ns) = 7.445 ns; Loc. = PIN_G20; Fanout = 0; PIN Node = 'Lights\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.294 ns" { Lights~5 Lights[5] } "NODE_NAME" } } { "lab_1.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 1/lab_1.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.800 ns ( 51.04 % ) " "Info: Total cell delay = 3.800 ns ( 51.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.645 ns ( 48.96 % ) " "Info: Total interconnect delay = 3.645 ns ( 48.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.445 ns" { y.RB Lights~1 Lights~5 Lights[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.445 ns" { y.RB {} Lights~1 {} Lights~5 {} Lights[5] {} } { 0.000ns 0.877ns 0.304ns 2.464ns } { 0.000ns 0.449ns 0.521ns 2.830ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.800 ns" { clockdiv clk:clkassignstage|clkstate clk:clkassignstage|clkstate~clkctrl y.RB } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.800 ns" { clockdiv {} clockdiv~combout {} clk:clkassignstage|clkstate {} clk:clkassignstage|clkstate~clkctrl {} y.RB {} } { 0.000ns 0.000ns 1.037ns 2.289ns 0.967ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.445 ns" { y.RB Lights~1 Lights~5 Lights[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.445 ns" { y.RB {} Lights~1 {} Lights~5 {} Lights[5] {} } { 0.000ns 0.877ns 0.304ns 2.464ns } { 0.000ns 0.449ns 0.521ns 2.830ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "y.LR H clockdiv 0.546 ns register " "Info: th for register \"y.LR\" (data pin = \"H\", clock pin = \"clockdiv\") is 0.546 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clockdiv destination 6.799 ns + Longest register " "Info: + Longest clock path from clock \"clockdiv\" to destination register is 6.799 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clockdiv 1 CLK PIN_M1 2 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 2; CLK Node = 'clockdiv'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clockdiv } "NODE_NAME" } } { "lab_1.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 1/lab_1.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.037 ns) + CELL(0.879 ns) 2.942 ns clk:clkassignstage\|clkstate 2 REG LCFF_X4_Y10_N17 2 " "Info: 2: + IC(1.037 ns) + CELL(0.879 ns) = 2.942 ns; Loc. = LCFF_X4_Y10_N17; Fanout = 2; REG Node = 'clk:clkassignstage\|clkstate'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.916 ns" { clockdiv clk:clkassignstage|clkstate } "NODE_NAME" } } { "clk.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 1/clk.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.289 ns) + CELL(0.000 ns) 5.231 ns clk:clkassignstage\|clkstate~clkctrl 3 COMB CLKCTRL_G10 8 " "Info: 3: + IC(2.289 ns) + CELL(0.000 ns) = 5.231 ns; Loc. = CLKCTRL_G10; Fanout = 8; COMB Node = 'clk:clkassignstage\|clkstate~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.289 ns" { clk:clkassignstage|clkstate clk:clkassignstage|clkstate~clkctrl } "NODE_NAME" } } { "clk.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 1/clk.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.966 ns) + CELL(0.602 ns) 6.799 ns y.LR 4 REG LCFF_X3_Y20_N17 7 " "Info: 4: + IC(0.966 ns) + CELL(0.602 ns) = 6.799 ns; Loc. = LCFF_X3_Y20_N17; Fanout = 7; REG Node = 'y.LR'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { clk:clkassignstage|clkstate~clkctrl y.LR } "NODE_NAME" } } { "lab_1.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 1/lab_1.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.507 ns ( 36.87 % ) " "Info: Total cell delay = 2.507 ns ( 36.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.292 ns ( 63.13 % ) " "Info: Total interconnect delay = 4.292 ns ( 63.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.799 ns" { clockdiv clk:clkassignstage|clkstate clk:clkassignstage|clkstate~clkctrl y.LR } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.799 ns" { clockdiv {} clockdiv~combout {} clk:clkassignstage|clkstate {} clk:clkassignstage|clkstate~clkctrl {} y.LR {} } { 0.000ns 0.000ns 1.037ns 2.289ns 0.966ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "lab_1.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 1/lab_1.vhd" 16 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.539 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.539 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.844 ns) 0.844 ns H 1 PIN PIN_H6 8 " "Info: 1: + IC(0.000 ns) + CELL(0.844 ns) = 0.844 ns; Loc. = PIN_H6; Fanout = 8; PIN Node = 'H'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { H } "NODE_NAME" } } { "lab_1.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 1/lab_1.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.421 ns) + CELL(0.178 ns) 6.443 ns y~11 2 COMB LCCOMB_X3_Y20_N16 1 " "Info: 2: + IC(5.421 ns) + CELL(0.178 ns) = 6.443 ns; Loc. = LCCOMB_X3_Y20_N16; Fanout = 1; COMB Node = 'y~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.599 ns" { H y~11 } "NODE_NAME" } } { "lab_1.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 1/lab_1.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 6.539 ns y.LR 3 REG LCFF_X3_Y20_N17 7 " "Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 6.539 ns; Loc. = LCFF_X3_Y20_N17; Fanout = 7; REG Node = 'y.LR'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { y~11 y.LR } "NODE_NAME" } } { "lab_1.vhd" "" { Text "C:/Users/Erich Viebrock/Desktop/Classes/Fall 11/Advanced Digital/Lab 1/lab_1.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.118 ns ( 17.10 % ) " "Info: Total cell delay = 1.118 ns ( 17.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.421 ns ( 82.90 % ) " "Info: Total interconnect delay = 5.421 ns ( 82.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.539 ns" { H y~11 y.LR } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.539 ns" { H {} H~combout {} y~11 {} y.LR {} } { 0.000ns 0.000ns 5.421ns 0.000ns } { 0.000ns 0.844ns 0.178ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.799 ns" { clockdiv clk:clkassignstage|clkstate clk:clkassignstage|clkstate~clkctrl y.LR } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.799 ns" { clockdiv {} clockdiv~combout {} clk:clkassignstage|clkstate {} clk:clkassignstage|clkstate~clkctrl {} y.LR {} } { 0.000ns 0.000ns 1.037ns 2.289ns 0.966ns } { 0.000ns 1.026ns 0.879ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.539 ns" { H y~11 y.LR } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.539 ns" { H {} H~combout {} y~11 {} y.LR {} } { 0.000ns 0.000ns 5.421ns 0.000ns } { 0.000ns 0.844ns 0.178ns 0.096ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "164 " "Info: Peak virtual memory: 164 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 14 17:04:15 2012 " "Info: Processing ended: Sat Jul 14 17:04:15 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
