
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /tools/Xilinx/Vitis_HLS/2021.1/scripts/vitis_hls/hls.tcl -notrace
INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/tools/Xilinx/Vitis_HLS/2021.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'handengke' on host 'c2' (Linux_x86_64 version 5.4.0-125-generic) on Wed Sep 21 10:51:16 CST 2022
INFO: [HLS 200-10] On os Ubuntu 20.04.4 LTS
INFO: [HLS 200-10] In directory '/home/handengke/HLS/sysArray_simple'
[2Kvitis_hls> [11C[2Kvitis_hls> e[12C[2Kvitis_hls> ex[13C[2Kvitis_hls> exp[14C[2Kvitis_hls> expo[15C[2Kvitis_hls> expor[16C[2Kvitis_hls> export[17C[2K
[1;32mexport_design 
[0m[32mexportfs 
[0m
[2Kvitis_hls> export[17C[2Kvitis_hls> export_[18C[2Kvitis_hls> export_d[19C[2Kvitis_hls> export_de[20C[2Kvitis_hls> export_design[24C[2Kvitis_hls> export_design [25C[2Kvitis_hls> export_design -[26C[2Kvitis_hls> export_design -f[27C[2Kvitis_hls> export_design -fo[28C[2Kvitis_hls> export_design -for[29C[2Kvitis_hls> export_design -form[30C[2Kvitis_hls> export_design -forma[31C[2Kvitis_hls> export_design -format[32C[2Kvitis_hls> export_design -format [33C[2Kvitis_hls> export_design -format x[34C[2Kvitis_hls> export_design -format xo[35C
INFO: [HLS 200-1510] Running: export_design -format xo 
INFO: [HLS 200-10] Opening project '/home/handengke/HLS/sysArray_simple'.
INFO: [HLS 200-10] Opening solution '/home/handengke/HLS/sysArray_simple/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3ns.
INFO: [HLS 200-1611] Setting target device to 'xcu50-fsvh2104-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
INFO: [HLS 200-1464] Running solution command: config_export -output=/home/handengke/HLS/sysArray_simple/systolic_array.zip
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=3
INFO: [HLS 200-1464] Running solution command: config_export -vivado_max_timing_paths=5
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.1/data/ip'.
Running package_xo -xo_path /home/handengke/HLS/sysArray_simple/systolic_array.xo -kernel_name systolic_array -kernel_xml /home/handengke/HLS/sysArray_simple/solution1/impl/ip/../kernel/kernel.xml -kernel_files /home/handengke/HLS/sysArray_simple/sysArray.cpp -ip_directory /home/handengke/HLS/sysArray_simple/solution1/impl/ip/ip_unzip_dir -design_xml /home/handengke/HLS/sysArray_simple/solution1/.autopilot/db/systolic_array.design.xml -debug_directory /home/handengke/HLS/sysArray_simple/solution1/.debug -hls_directory /home/handengke/HLS/sysArray_simple/solution1/impl/ip/hls_files
INFO: [Common 17-206] Exiting Vivado at Wed Sep 21 10:51:48 2022...
INFO: [HLS 200-802] Generated output file systolic_array.xo
INFO: [HLS 200-111] Finished Command export_design CPU user time: 21.17 seconds. CPU system time: 2.28 seconds. Elapsed time: 27.64 seconds; current allocated memory: 324.639 MB.
[2Kvitis_hls> [11C[2Kvitis_hls> l[12C[2Kvitis_hls> ls[13C
hls.app
kernel.xml
solution1
sysArray.cpp
sysArray.h
sysArray_tb.cpp
systolic_array.xo
systolic_array.zip
vitis_hls.log
vivado.jou
vivado.log
[2Kvitis_hls> [11C[2Kvitis_hls> l[12C[2Kvitis_hls> ls[13C[2Kvitis_hls> ls [14C[2Kvitis_hls> ls -[15C[2Kvitis_hls> ls -l[16C[2Kvitis_hls> ls -lh[17C[2Kvitis_hls> ls -lht[18C
total 736K
-rw-rw-r-- 1 handengke handengke 4.3K Sep 21 10:52 vitis_hls.log
-rw-rw-r-- 1 handengke handengke 529K Sep 21 10:51 systolic_array.xo
-rw-rw-r-- 1 handengke handengke 1.2K Sep 21 10:51 kernel.xml
-rw-rw-r-- 1 handengke handengke  754 Sep 21 10:51 hls.app
drwxrwxr-x 9 handengke handengke 4.0K Sep 21 10:50 solution1
-rw-rw-r-- 1 handengke handengke 5.0K Sep 21 10:48 sysArray.cpp
-rw-rw-r-- 1 handengke handengke 2.2K Sep 20 16:44 vivado.log
-rw-rw-r-- 1 handengke handengke  866 Sep 20 16:20 vivado.jou
-rw-rw-r-- 1 handengke handengke 160K Sep 20 11:13 systolic_array.zip
-rw-rw-r-- 1 handengke handengke 2.1K Sep 16 16:37 sysArray_tb.cpp
-rw-rw-r-- 1 handengke handengke  223 Sep 16 16:26 sysArray.h
[2Kvitis_hls> [11C[2Kvitis_hls> l[12C[2Kvitis_hls> ls[13C
hls.app
kernel.xml
solution1
sysArray.cpp
sysArray.h
sysArray_tb.cpp
systolic_array.xo
systolic_array.zip
vitis_hls.log
vivado.jou
vivado.log
[2Kvitis_hls> [11C