Vivado Simulator 2017.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/SDx/2017.1.op/Vivado/bin/unwrapped/lnx64.o/xelab -wto 6b6841b24c594a4983cf92ef13ef4cab --debug off --relax --mt 8 -sv_root . -sv_lib libsdaccel_generic_pcie_v2_0.so -sv_root . -sv_lib libperformance_monitor_v2_0.so -sv_root . -sv_lib libsystemc_synchronizer.so -sv_root . -sv_lib libxsc_main_main.so -L xil_defaultlib -L xlconstant_v1_1_3 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_12 -L fifo_generator_v13_1_4 -L axi_data_fifo_v2_1_11 -L axi_crossbar_v2_1_13 -L axi_clock_converter_v2_1_11 -L axi_mmu_v2_1_10 -L axi_protocol_converter_v2_1_12 -L blk_mem_gen_v8_3_6 -L axi_dwidth_converter_v2_1_12 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot dr_wrapper_behav xil_defaultlib.dr_wrapper xil_defaultlib.glbl -log elaborate.log -dump_file_mapping true -standalone 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port mon_axi_awid [/home/centos/SME-Developer-Labs/module_02/filter2d/workspace/Filter2D/Emulation-HW/_xocc_link_binary_container_1/impl/build/hw_em/binary_container_1/sv/binary_container_1_ipi/ipiprj/ipiprj.ip_user_files/bd/dr/ip/dr_xilmonitor_Filter2DKernel_1_m_axi_gmem0_0/sim/dr_xilmonitor_Filter2DKernel_1_m_axi_gmem0_0.sv:182]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port mon_axi_bid [/home/centos/SME-Developer-Labs/module_02/filter2d/workspace/Filter2D/Emulation-HW/_xocc_link_binary_container_1/impl/build/hw_em/binary_container_1/sv/binary_container_1_ipi/ipiprj/ipiprj.ip_user_files/bd/dr/ip/dr_xilmonitor_Filter2DKernel_1_m_axi_gmem0_0/sim/dr_xilmonitor_Filter2DKernel_1_m_axi_gmem0_0.sv:197]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port mon_axi_arid [/home/centos/SME-Developer-Labs/module_02/filter2d/workspace/Filter2D/Emulation-HW/_xocc_link_binary_container_1/impl/build/hw_em/binary_container_1/sv/binary_container_1_ipi/ipiprj/ipiprj.ip_user_files/bd/dr/ip/dr_xilmonitor_Filter2DKernel_1_m_axi_gmem0_0/sim/dr_xilmonitor_Filter2DKernel_1_m_axi_gmem0_0.sv:201]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port mon_axi_rid [/home/centos/SME-Developer-Labs/module_02/filter2d/workspace/Filter2D/Emulation-HW/_xocc_link_binary_container_1/impl/build/hw_em/binary_container_1/sv/binary_container_1_ipi/ipiprj/ipiprj.ip_user_files/bd/dr/ip/dr_xilmonitor_Filter2DKernel_1_m_axi_gmem0_0/sim/dr_xilmonitor_Filter2DKernel_1_m_axi_gmem0_0.sv:211]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port mon_axi_awid [/home/centos/SME-Developer-Labs/module_02/filter2d/workspace/Filter2D/Emulation-HW/_xocc_link_binary_container_1/impl/build/hw_em/binary_container_1/sv/binary_container_1_ipi/ipiprj/ipiprj.ip_user_files/bd/dr/ip/dr_xilmonitor_Filter2DKernel_1_m_axi_gmem1_0/sim/dr_xilmonitor_Filter2DKernel_1_m_axi_gmem1_0.sv:182]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port mon_axi_bid [/home/centos/SME-Developer-Labs/module_02/filter2d/workspace/Filter2D/Emulation-HW/_xocc_link_binary_container_1/impl/build/hw_em/binary_container_1/sv/binary_container_1_ipi/ipiprj/ipiprj.ip_user_files/bd/dr/ip/dr_xilmonitor_Filter2DKernel_1_m_axi_gmem1_0/sim/dr_xilmonitor_Filter2DKernel_1_m_axi_gmem1_0.sv:197]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port mon_axi_arid [/home/centos/SME-Developer-Labs/module_02/filter2d/workspace/Filter2D/Emulation-HW/_xocc_link_binary_container_1/impl/build/hw_em/binary_container_1/sv/binary_container_1_ipi/ipiprj/ipiprj.ip_user_files/bd/dr/ip/dr_xilmonitor_Filter2DKernel_1_m_axi_gmem1_0/sim/dr_xilmonitor_Filter2DKernel_1_m_axi_gmem1_0.sv:201]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port mon_axi_rid [/home/centos/SME-Developer-Labs/module_02/filter2d/workspace/Filter2D/Emulation-HW/_xocc_link_binary_container_1/impl/build/hw_em/binary_container_1/sv/binary_container_1_ipi/ipiprj/ipiprj.ip_user_files/bd/dr/ip/dr_xilmonitor_Filter2DKernel_1_m_axi_gmem1_0/sim/dr_xilmonitor_Filter2DKernel_1_m_axi_gmem1_0.sv:211]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling module xil_defaultlib.Filter2DKernel_control_s_axi(C_S...
Compiling module xil_defaultlib.Filter2DKernel_gmem1_m_axi_throt...
Compiling module xil_defaultlib.Filter2DKernel_gmem1_m_axi_reg_s...
Compiling module xil_defaultlib.Filter2DKernel_gmem1_m_axi_fifo(...
Compiling module xil_defaultlib.Filter2DKernel_gmem1_m_axi_buffe...
Compiling module xil_defaultlib.Filter2DKernel_gmem1_m_axi_fifo(...
Compiling module xil_defaultlib.Filter2DKernel_gmem1_m_axi_fifo(...
Compiling module xil_defaultlib.Filter2DKernel_gmem1_m_axi_fifo(...
Compiling module xil_defaultlib.Filter2DKernel_gmem1_m_axi_write...
Compiling module xil_defaultlib.Filter2DKernel_gmem1_m_axi_buffe...
Compiling module xil_defaultlib.Filter2DKernel_gmem1_m_axi_reg_s...
Compiling module xil_defaultlib.Filter2DKernel_gmem1_m_axi_read(...
Compiling module xil_defaultlib.Filter2DKernel_gmem1_m_axi(NUM_R...
Compiling module xil_defaultlib.Filter2DKernel_gmem0_m_axi_throt...
Compiling module xil_defaultlib.Filter2DKernel_gmem0_m_axi_reg_s...
Compiling module xil_defaultlib.Filter2DKernel_gmem0_m_axi_fifo(...
Compiling module xil_defaultlib.Filter2DKernel_gmem0_m_axi_buffe...
Compiling module xil_defaultlib.Filter2DKernel_gmem0_m_axi_fifo(...
Compiling module xil_defaultlib.Filter2DKernel_gmem0_m_axi_fifo(...
Compiling module xil_defaultlib.Filter2DKernel_gmem0_m_axi_fifo(...
Compiling module xil_defaultlib.Filter2DKernel_gmem0_m_axi_write...
Compiling module xil_defaultlib.Filter2DKernel_gmem0_m_axi_buffe...
Compiling module xil_defaultlib.Filter2DKernel_gmem0_m_axi_reg_s...
Compiling module xil_defaultlib.Filter2DKernel_gmem0_m_axi_read(...
Compiling module xil_defaultlib.Filter2DKernel_gmem0_m_axi(NUM_R...
Compiling module xil_defaultlib.AXIBursts2PixelStream8_buff_V_ra...
Compiling module xil_defaultlib.AXIBursts2PixelStream8_buff_V(Da...
Compiling module xil_defaultlib.AXIBursts2PixelStream8
Compiling module xil_defaultlib.Filter2D_pixelWindow_mLineBuffer...
Compiling module xil_defaultlib.Filter2D_pixelWindow_mLineBuffer...
Compiling module xil_defaultlib.Filter2D_pixelWindow_mLineBuffer...
Compiling module xil_defaultlib.Filter2D_pixelWindow_mLineBuffer...
Compiling module xil_defaultlib.Filter2DKernel_mul_8ns_32s_32_2_...
Compiling module xil_defaultlib.Filter2DKernel_mul_8ns_32s_32_2(...
Compiling module xil_defaultlib.Filter2DKernel_mul_34ns_32s_65_2...
Compiling module xil_defaultlib.Filter2DKernel_mul_34ns_32s_65_2...
Compiling module xil_defaultlib.Filter2D
Compiling module xil_defaultlib.PixelStream2AXIBursts
Compiling module xil_defaultlib.fifo_w8_d64_A_shiftReg(DATA_WIDT...
Compiling module xil_defaultlib.fifo_w8_d64_A
Compiling module xil_defaultlib.fifo_w32_d1_A_shiftReg(DATA_WIDT...
Compiling module xil_defaultlib.fifo_w32_d1_A
Compiling module xil_defaultlib.fifo_w32_d2_A_shiftReg(DATA_WIDT...
Compiling module xil_defaultlib.fifo_w32_d2_A
Compiling module xil_defaultlib.fifo_w64_d1_A_shiftReg(DATA_WIDT...
Compiling module xil_defaultlib.fifo_w64_d1_A
Compiling module xil_defaultlib.fifo_w64_d2_A_shiftReg(DATA_WIDT...
Compiling module xil_defaultlib.fifo_w64_d2_A
Compiling module xil_defaultlib.Filter2DKernel(C_M_AXI_GMEM1_USE...
Compiling module xil_defaultlib.dr_Filter2DKernel_1_0
Compiling module xil_defaultlib.m00_couplers_imp_MYGOGN
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_12.axi_register_slice_v2_1_12_axic_...
Compiling module axi_register_slice_v2_1_12.axi_register_slice_v2_1_12_axic_...
Compiling module axi_register_slice_v2_1_12.axi_register_slice_v2_1_12_axic_...
Compiling module axi_register_slice_v2_1_12.axi_register_slice_v2_1_12_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_12.axi_register_slice_v2_1_12_axi_r...
Compiling module xil_defaultlib.dr_auto_rs_w_0
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_12.axi_register_slice_v2_1_12_axic_...
Compiling module axi_register_slice_v2_1_12.axi_register_slice_v2_1_12_axic_...
Compiling module axi_register_slice_v2_1_12.axi_register_slice_v2_1_12_axic_...
Compiling module axi_register_slice_v2_1_12.axi_register_slice_v2_1_12_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_12.axi_register_slice_v2_1_12_axi_r...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_comman...
Compiling module axi_dwidth_converter_v2_1_12.axi_dwidth_converter_v2_1_12_a_u...
Compiling module axi_dwidth_converter_v2_1_12.axi_dwidth_converter_v2_1_12_w_u...
Compiling module axi_dwidth_converter_v2_1_12.axi_dwidth_converter_v2_1_12_a_u...
Compiling module axi_dwidth_converter_v2_1_12.axi_dwidth_converter_v2_1_12_r_u...
Compiling module axi_register_slice_v2_1_12.axi_register_slice_v2_1_12_axic_...
Compiling module axi_register_slice_v2_1_12.axi_register_slice_v2_1_12_axic_...
Compiling module axi_register_slice_v2_1_12.axi_register_slice_v2_1_12_axi_r...
Compiling module axi_dwidth_converter_v2_1_12.axi_dwidth_converter_v2_1_12_axi...
Compiling module axi_dwidth_converter_v2_1_12.axi_dwidth_converter_v2_1_12_top...
Compiling module xil_defaultlib.dr_auto_us_0
Compiling module axi_register_slice_v2_1_12.axi_register_slice_v2_1_12_axi_r...
Compiling module xil_defaultlib.dr_s00_regslice_0
Compiling module xil_defaultlib.s00_couplers_imp_1YWWM63
Compiling module axi_mmu_v2_1_10.axi_mmu_v2_1_10_addr_decoder(C_F...
Compiling module axi_mmu_v2_1_10.axi_mmu_v2_1_10_decerr_slave(C_A...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_12.axi_register_slice_v2_1_12_axic_...
Compiling module axi_register_slice_v2_1_12.axi_register_slice_v2_1_12_axic_...
Compiling module axi_register_slice_v2_1_12.axi_register_slice_v2_1_12_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_12.axi_register_slice_v2_1_12_axi_r...
Compiling module axi_mmu_v2_1_10.axi_mmu_v2_1_10_top(C_FAMILY="vi...
Compiling module xil_defaultlib.dr_s00_mmu_0
Compiling module xil_defaultlib.dr_auto_rs_w_1
Compiling module xil_defaultlib.dr_auto_us_1
Compiling module xil_defaultlib.dr_s01_regslice_0
Compiling module xil_defaultlib.s01_couplers_imp_RSSWNO
Compiling module xil_defaultlib.dr_s01_mmu_0
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_13.axi_crossbar_v2_1_13_addr_decode...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_data_fifo_v2_1_11.axi_data_fifo_v2_1_11_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_11.axi_data_fifo_v2_1_11_axic_srl_f...
Compiling module axi_crossbar_v2_1_13.axi_crossbar_v2_1_13_si_transact...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_13.axi_crossbar_v2_1_13_si_transact...
Compiling module axi_crossbar_v2_1_13.axi_crossbar_v2_1_13_splitter
Compiling module axi_data_fifo_v2_1_11.axi_data_fifo_v2_1_11_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_11.axi_data_fifo_v2_1_11_axic_reg_s...
Compiling module axi_crossbar_v2_1_13.axi_crossbar_v2_1_13_wdata_route...
Compiling module axi_crossbar_v2_1_13.axi_crossbar_v2_1_13_si_transact...
Compiling module axi_crossbar_v2_1_13.axi_crossbar_v2_1_13_si_transact...
Compiling module axi_crossbar_v2_1_13.axi_crossbar_v2_1_13_addr_decode...
Compiling module axi_data_fifo_v2_1_11.axi_data_fifo_v2_1_11_axic_reg_s...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_13.axi_crossbar_v2_1_13_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_11.axi_data_fifo_v2_1_11_axic_srl_f...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module axi_register_slice_v2_1_12.axi_register_slice_v2_1_12_axic_...
Compiling module axi_register_slice_v2_1_12.axi_register_slice_v2_1_12_axic_...
Compiling module axi_register_slice_v2_1_12.axi_register_slice_v2_1_12_axic_...
Compiling module axi_register_slice_v2_1_12.axi_register_slice_v2_1_12_axic_...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_register_slice_v2_1_12.axi_register_slice_v2_1_12_axi_r...
Compiling module axi_data_fifo_v2_1_11.axi_data_fifo_v2_1_11_ndeep_srl(...
Compiling module axi_data_fifo_v2_1_11.axi_data_fifo_v2_1_11_axic_reg_s...
Compiling module axi_crossbar_v2_1_13.axi_crossbar_v2_1_13_wdata_mux(C...
Compiling module axi_data_fifo_v2_1_11.axi_data_fifo_v2_1_11_axic_srl_f...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_13.axi_crossbar_v2_1_13_addr_arbite...
Compiling module axi_crossbar_v2_1_13.axi_crossbar_v2_1_13_decerr_slav...
Compiling module axi_crossbar_v2_1_13.axi_crossbar_v2_1_13_crossbar(C_...
Compiling module axi_crossbar_v2_1_13.axi_crossbar_v2_1_13_axi_crossba...
Compiling module xil_defaultlib.dr_xbar_0
Compiling module xil_defaultlib.dr_m_axi_interconnect_M00_AXI_0
Compiling architecture rtl of entity xil_defaultlib.axifull_bridge [\axifull_bridge(s_id_width=2,add...]
Compiling architecture dr_master_bridge_0_0_arch of entity xil_defaultlib.dr_master_bridge_0_0 [dr_master_bridge_0_0_default]
Compiling architecture rtl of entity xil_defaultlib.axifull_bridge [\axifull_bridge(m_id_width=4,add...]
Compiling architecture dr_master_bridge_1_0_arch of entity xil_defaultlib.dr_master_bridge_1_0 [dr_master_bridge_1_0_default]
Compiling architecture dr_master_bridge_2_0_arch of entity xil_defaultlib.dr_master_bridge_2_0 [dr_master_bridge_2_0_default]
Compiling architecture dr_master_bridge_3_0_arch of entity xil_defaultlib.dr_master_bridge_3_0 [dr_master_bridge_3_0_default]
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module xpm.xpm_cdc_single(DEST_SYNC_FF=2,SR...
Compiling module xpm.xpm_cdc_handshake(DEST_SYNC_FF=2...
Compiling module axi_clock_converter_v2_1_11.axi_clock_converter_v2_1_11_lite...
Compiling module xpm.xpm_cdc_handshake(DEST_SYNC_FF=2...
Compiling module axi_clock_converter_v2_1_11.axi_clock_converter_v2_1_11_lite...
Compiling module xpm.xpm_cdc_handshake(DEST_SYNC_FF=2...
Compiling module axi_clock_converter_v2_1_11.axi_clock_converter_v2_1_11_lite...
Compiling module xpm.xpm_cdc_handshake(DEST_SYNC_FF=2...
Compiling module axi_clock_converter_v2_1_11.axi_clock_converter_v2_1_11_lite...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_clock_converter_v2_1_11.axi_clock_converter_v2_1_11_axi_...
Compiling module xil_defaultlib.dr_auto_cc_0
Compiling module xil_defaultlib.s00_couplers_imp_KG6WOC
Compiling module xil_defaultlib.dr_s_axi_interconnect_0_0
Compiling architecture rtl of entity xil_defaultlib.axilite_bridge [\axilite_bridge(addr_width=17,da...]
Compiling architecture dr_slave_bridge_0_arch of entity xil_defaultlib.dr_slave_bridge_0 [dr_slave_bridge_0_default]
Compiling module xil_defaultlib.sdx_aximm_wv_v1_0_top(C_FAMILY="...
Compiling module xil_defaultlib.sdx_aximm_wv_v1_0_top(C_FAMILY="...
Compiling module xlconstant_v1_1_3.xlconstant_v1_1_3_xlconstant(CON...
Compiling module xlconstant_v1_1_3.xlconstant_v1_1_3_xlconstant(CON...
Compiling module xlconstant_v1_1_3.xlconstant_v1_1_3_xlconstant(CON...
Compiling module xlconstant_v1_1_3.xlconstant_v1_1_3_xlconstant(CON...
Compiling module xlconstant_v1_1_3.xlconstant_v1_1_3_xlconstant(CON...
Compiling module xlconstant_v1_1_3.xlconstant_v1_1_3_xlconstant(CON...
Compiling module xlconstant_v1_1_3.xlconstant_v1_1_3_xlconstant(CON...
Compiling module xlconstant_v1_1_3.xlconstant_v1_1_3_xlconstant(CON...
Compiling module xil_defaultlib.OCL_Region_0_imp_Y41SA3
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_axi2ve...
Compiling module xpm.xpm_cdc_handshake(DEST_SYNC_FF=2...
Compiling module axi_clock_converter_v2_1_11.axi_clock_converter_v2_1_11_lite...
Compiling module axi_infrastructure_v1_1_0.axi_infrastructure_v1_1_0_vector...
Compiling module axi_clock_converter_v2_1_11.axi_clock_converter_v2_1_11_axi_...
Compiling module xil_defaultlib.dr_auto_cc_1
Compiling module xil_defaultlib.s00_couplers_imp_J0JM2M
Compiling module xil_defaultlib.dr_axi_interconnect_0_0
Compiling module xil_defaultlib.sim_clk_gen(CLOCK_PERIOD=4.0,INI...
Compiling module xil_defaultlib.dr_c0_ui_clk_0
Compiling module xil_defaultlib.sim_clk_gen(CLOCK_PERIOD=8.0,INI...
Compiling module xil_defaultlib.dr_interconnect_control_clk_0
Compiling module xil_defaultlib.sim_clk_gen(CLOCK_PERIOD=2.0,INI...
Compiling module xil_defaultlib.dr_kernel_clk2_0
Compiling module xil_defaultlib.dr_sdaccel_generic_pcie_0_0
Compiling module xil_defaultlib.dr_systemc_synchronizer_0_0
Compiling module xil_defaultlib.dr
Compiling module xil_defaultlib.dr_wrapper
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.$unit_2
Built simulation snapshot dr_wrapper_behav
