

================================================================
== Vitis HLS Report for 'rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1'
================================================================
* Date:           Mon Dec 19 09:55:12 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        maclogger
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu5ev-sfvc784-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        7|        7|  70.000 ns|  70.000 ns|    7|    7|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_28_1  |        5|        5|         3|          1|          1|     4|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      25|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      45|    -|
|Register         |        -|     -|      79|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      79|      70|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln28_fu_96_p2                 |         +|   0|  0|  10|           3|           1|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |icmp_ln28_fu_90_p2                |      icmp|   0|  0|   9|           3|           4|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  25|           9|           9|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_5     |   9|          2|    3|          6|
    |i_fu_50                  |   9|          2|    3|          6|
    |ps_blk_n_R               |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|    9|         18|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_5_reg_129                       |   3|   0|    3|          0|
    |i_5_reg_129_pp0_iter1_reg         |   3|   0|    3|          0|
    |i_fu_50                           |   3|   0|    3|          0|
    |icmp_ln28_reg_134                 |   1|   0|    1|          0|
    |ps_addr_read_reg_138              |  64|   0|   64|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  79|   0|   79|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-----------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |                 Source Object                 |    C Type    |
+---------------------+-----+-----+------------+-----------------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1|  return value|
|m_axi_ps_AWVALID     |  out|    1|       m_axi|                                             ps|       pointer|
|m_axi_ps_AWREADY     |   in|    1|       m_axi|                                             ps|       pointer|
|m_axi_ps_AWADDR      |  out|   64|       m_axi|                                             ps|       pointer|
|m_axi_ps_AWID        |  out|    1|       m_axi|                                             ps|       pointer|
|m_axi_ps_AWLEN       |  out|   32|       m_axi|                                             ps|       pointer|
|m_axi_ps_AWSIZE      |  out|    3|       m_axi|                                             ps|       pointer|
|m_axi_ps_AWBURST     |  out|    2|       m_axi|                                             ps|       pointer|
|m_axi_ps_AWLOCK      |  out|    2|       m_axi|                                             ps|       pointer|
|m_axi_ps_AWCACHE     |  out|    4|       m_axi|                                             ps|       pointer|
|m_axi_ps_AWPROT      |  out|    3|       m_axi|                                             ps|       pointer|
|m_axi_ps_AWQOS       |  out|    4|       m_axi|                                             ps|       pointer|
|m_axi_ps_AWREGION    |  out|    4|       m_axi|                                             ps|       pointer|
|m_axi_ps_AWUSER      |  out|    1|       m_axi|                                             ps|       pointer|
|m_axi_ps_WVALID      |  out|    1|       m_axi|                                             ps|       pointer|
|m_axi_ps_WREADY      |   in|    1|       m_axi|                                             ps|       pointer|
|m_axi_ps_WDATA       |  out|   64|       m_axi|                                             ps|       pointer|
|m_axi_ps_WSTRB       |  out|    8|       m_axi|                                             ps|       pointer|
|m_axi_ps_WLAST       |  out|    1|       m_axi|                                             ps|       pointer|
|m_axi_ps_WID         |  out|    1|       m_axi|                                             ps|       pointer|
|m_axi_ps_WUSER       |  out|    1|       m_axi|                                             ps|       pointer|
|m_axi_ps_ARVALID     |  out|    1|       m_axi|                                             ps|       pointer|
|m_axi_ps_ARREADY     |   in|    1|       m_axi|                                             ps|       pointer|
|m_axi_ps_ARADDR      |  out|   64|       m_axi|                                             ps|       pointer|
|m_axi_ps_ARID        |  out|    1|       m_axi|                                             ps|       pointer|
|m_axi_ps_ARLEN       |  out|   32|       m_axi|                                             ps|       pointer|
|m_axi_ps_ARSIZE      |  out|    3|       m_axi|                                             ps|       pointer|
|m_axi_ps_ARBURST     |  out|    2|       m_axi|                                             ps|       pointer|
|m_axi_ps_ARLOCK      |  out|    2|       m_axi|                                             ps|       pointer|
|m_axi_ps_ARCACHE     |  out|    4|       m_axi|                                             ps|       pointer|
|m_axi_ps_ARPROT      |  out|    3|       m_axi|                                             ps|       pointer|
|m_axi_ps_ARQOS       |  out|    4|       m_axi|                                             ps|       pointer|
|m_axi_ps_ARREGION    |  out|    4|       m_axi|                                             ps|       pointer|
|m_axi_ps_ARUSER      |  out|    1|       m_axi|                                             ps|       pointer|
|m_axi_ps_RVALID      |   in|    1|       m_axi|                                             ps|       pointer|
|m_axi_ps_RREADY      |  out|    1|       m_axi|                                             ps|       pointer|
|m_axi_ps_RDATA       |   in|   64|       m_axi|                                             ps|       pointer|
|m_axi_ps_RLAST       |   in|    1|       m_axi|                                             ps|       pointer|
|m_axi_ps_RID         |   in|    1|       m_axi|                                             ps|       pointer|
|m_axi_ps_RFIFONUM    |   in|    9|       m_axi|                                             ps|       pointer|
|m_axi_ps_RUSER       |   in|    1|       m_axi|                                             ps|       pointer|
|m_axi_ps_RRESP       |   in|    2|       m_axi|                                             ps|       pointer|
|m_axi_ps_BVALID      |   in|    1|       m_axi|                                             ps|       pointer|
|m_axi_ps_BREADY      |  out|    1|       m_axi|                                             ps|       pointer|
|m_axi_ps_BRESP       |   in|    2|       m_axi|                                             ps|       pointer|
|m_axi_ps_BID         |   in|    1|       m_axi|                                             ps|       pointer|
|m_axi_ps_BUSER       |   in|    1|       m_axi|                                             ps|       pointer|
|sext_ln28            |   in|   61|     ap_none|                                      sext_ln28|        scalar|
|log_header_address0  |  out|    2|   ap_memory|                                     log_header|         array|
|log_header_ce0       |  out|    1|   ap_memory|                                     log_header|         array|
|log_header_we0       |  out|    1|   ap_memory|                                     log_header|         array|
|log_header_d0        |  out|   64|   ap_memory|                                     log_header|         array|
+---------------------+-----+-----+------------+-----------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.09>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln28_read = read i61 @_ssdm_op_Read.ap_auto.i61, i61 %sext_ln28"   --->   Operation 7 'read' 'sext_ln28_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln28_cast = sext i61 %sext_ln28_read"   --->   Operation 8 'sext' 'sext_ln28_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %ps, void @empty_52, i32 0, i32 0, void @empty_54, i32 0, i32 102400, void @empty_57, void @empty_58, void @empty_54, i32 16, i32 16, i32 16, i32 64, void @empty_54, void @empty_54, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.42ns)   --->   "%store_ln0 = store i3 0, i3 %i"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i_5 = load i3 %i" [mac_logger.cpp:28]   --->   Operation 12 'load' 'i_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.58ns)   --->   "%icmp_ln28 = icmp_eq  i3 %i_5, i3 4" [mac_logger.cpp:28]   --->   Operation 13 'icmp' 'icmp_ln28' <Predicate = true> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.67ns)   --->   "%add_ln28 = add i3 %i_5, i3 1" [mac_logger.cpp:28]   --->   Operation 14 'add' 'add_ln28' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln28 = br i1 %icmp_ln28, void %for.inc.split, void %VITIS_LOOP_32_2.exitStub" [mac_logger.cpp:28]   --->   Operation 15 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.42ns)   --->   "%store_ln28 = store i3 %add_ln28, i3 %i" [mac_logger.cpp:28]   --->   Operation 16 'store' 'store_ln28' <Predicate = (!icmp_ln28)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%ps_addr = getelementptr i64 %ps, i64 %sext_ln28_cast" [mac_logger.cpp:28]   --->   Operation 17 'getelementptr' 'ps_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 18 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (7.30ns)   --->   "%ps_addr_read = read i64 @_ssdm_op_Read.m_axi.p1i64, i64 %ps_addr" [mac_logger.cpp:30]   --->   Operation 19 'read' 'ps_addr_read' <Predicate = (!icmp_ln28)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 26 'ret' 'ret_ln0' <Predicate = (icmp_ln28)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.67>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i3 %i_5" [mac_logger.cpp:28]   --->   Operation 20 'zext' 'zext_ln28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%specpipeline_ln29 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_54" [mac_logger.cpp:29]   --->   Operation 21 'specpipeline' 'specpipeline_ln29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%specloopname_ln28 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [mac_logger.cpp:28]   --->   Operation 22 'specloopname' 'specloopname_ln28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%log_header_addr = getelementptr i64 %log_header, i64 0, i64 %zext_ln28" [mac_logger.cpp:30]   --->   Operation 23 'getelementptr' 'log_header_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.67ns)   --->   "%store_ln30 = store i64 %ps_addr_read, i2 %log_header_addr" [mac_logger.cpp:30]   --->   Operation 24 'store' 'store_ln30' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 4> <RAM>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln28 = br void %for.inc" [mac_logger.cpp:28]   --->   Operation 25 'br' 'br_ln28' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ ps]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln28]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ log_header]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                     (alloca           ) [ 0100]
sext_ln28_read        (read             ) [ 0000]
sext_ln28_cast        (sext             ) [ 0110]
specinterface_ln0     (specinterface    ) [ 0000]
store_ln0             (store            ) [ 0000]
br_ln0                (br               ) [ 0000]
i_5                   (load             ) [ 0111]
icmp_ln28             (icmp             ) [ 0110]
add_ln28              (add              ) [ 0000]
br_ln28               (br               ) [ 0000]
store_ln28            (store            ) [ 0000]
ps_addr               (getelementptr    ) [ 0000]
speclooptripcount_ln0 (speclooptripcount) [ 0000]
ps_addr_read          (read             ) [ 0101]
zext_ln28             (zext             ) [ 0000]
specpipeline_ln29     (specpipeline     ) [ 0000]
specloopname_ln28     (specloopname     ) [ 0000]
log_header_addr       (getelementptr    ) [ 0000]
store_ln30            (store            ) [ 0000]
br_ln28               (br               ) [ 0000]
ret_ln0               (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="ps">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ps"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln28">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln28"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="log_header">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="log_header"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i61"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_52"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_54"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_57"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_58"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i64"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="i_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="sext_ln28_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="61" slack="0"/>
<pin id="56" dir="0" index="1" bw="61" slack="0"/>
<pin id="57" dir="1" index="2" bw="61" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln28_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="ps_addr_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="64" slack="0"/>
<pin id="62" dir="0" index="1" bw="64" slack="0"/>
<pin id="63" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ps_addr_read/2 "/>
</bind>
</comp>

<comp id="65" class="1004" name="log_header_addr_gep_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="64" slack="0"/>
<pin id="67" dir="0" index="1" bw="1" slack="0"/>
<pin id="68" dir="0" index="2" bw="3" slack="0"/>
<pin id="69" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="log_header_addr/3 "/>
</bind>
</comp>

<comp id="72" class="1004" name="store_ln30_access_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="2" slack="0"/>
<pin id="74" dir="0" index="1" bw="64" slack="1"/>
<pin id="75" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="76" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/3 "/>
</bind>
</comp>

<comp id="78" class="1004" name="sext_ln28_cast_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="61" slack="0"/>
<pin id="80" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln28_cast/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="store_ln0_store_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="0" index="1" bw="3" slack="0"/>
<pin id="85" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="i_5_load_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="3" slack="0"/>
<pin id="89" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_5/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="icmp_ln28_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="3" slack="0"/>
<pin id="92" dir="0" index="1" bw="3" slack="0"/>
<pin id="93" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln28/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="add_ln28_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="3" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="store_ln28_store_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="3" slack="0"/>
<pin id="104" dir="0" index="1" bw="3" slack="0"/>
<pin id="105" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="ps_addr_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="64" slack="0"/>
<pin id="109" dir="0" index="1" bw="64" slack="1"/>
<pin id="110" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ps_addr/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="zext_ln28_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="3" slack="2"/>
<pin id="115" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/3 "/>
</bind>
</comp>

<comp id="117" class="1005" name="i_reg_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="3" slack="0"/>
<pin id="119" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="124" class="1005" name="sext_ln28_cast_reg_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="64" slack="1"/>
<pin id="126" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln28_cast "/>
</bind>
</comp>

<comp id="129" class="1005" name="i_5_reg_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="3" slack="2"/>
<pin id="131" dir="1" index="1" bw="3" slack="2"/>
</pin_list>
<bind>
<opset="i_5 "/>
</bind>
</comp>

<comp id="134" class="1005" name="icmp_ln28_reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="1"/>
<pin id="136" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln28 "/>
</bind>
</comp>

<comp id="138" class="1005" name="ps_addr_read_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="64" slack="1"/>
<pin id="140" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="ps_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="6" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="58"><net_src comp="8" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="2" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="40" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="70"><net_src comp="4" pin="0"/><net_sink comp="65" pin=0"/></net>

<net id="71"><net_src comp="48" pin="0"/><net_sink comp="65" pin=1"/></net>

<net id="77"><net_src comp="65" pin="3"/><net_sink comp="72" pin=0"/></net>

<net id="81"><net_src comp="54" pin="2"/><net_sink comp="78" pin=0"/></net>

<net id="86"><net_src comp="30" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="94"><net_src comp="87" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="32" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="87" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="34" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="96" pin="2"/><net_sink comp="102" pin=0"/></net>

<net id="111"><net_src comp="0" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="112"><net_src comp="107" pin="2"/><net_sink comp="60" pin=1"/></net>

<net id="116"><net_src comp="113" pin="1"/><net_sink comp="65" pin=2"/></net>

<net id="120"><net_src comp="50" pin="1"/><net_sink comp="117" pin=0"/></net>

<net id="121"><net_src comp="117" pin="1"/><net_sink comp="82" pin=1"/></net>

<net id="122"><net_src comp="117" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="123"><net_src comp="117" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="127"><net_src comp="78" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="128"><net_src comp="124" pin="1"/><net_sink comp="107" pin=1"/></net>

<net id="132"><net_src comp="87" pin="1"/><net_sink comp="129" pin=0"/></net>

<net id="133"><net_src comp="129" pin="1"/><net_sink comp="113" pin=0"/></net>

<net id="137"><net_src comp="90" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="60" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="142"><net_src comp="138" pin="1"/><net_sink comp="72" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: ps | {}
	Port: log_header | {3 }
 - Input state : 
	Port: rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1 : ps | {2 }
	Port: rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1 : sext_ln28 | {1 }
	Port: rx_ringbuffer_header_Pipeline_VITIS_LOOP_28_1 : log_header | {}
  - Chain level:
	State 1
		store_ln0 : 1
		i_5 : 1
		icmp_ln28 : 2
		add_ln28 : 2
		br_ln28 : 3
		store_ln28 : 3
	State 2
		ps_addr_read : 1
	State 3
		log_header_addr : 1
		store_ln30 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|    add   |       add_ln28_fu_96      |    0    |    10   |
|----------|---------------------------|---------|---------|
|   icmp   |      icmp_ln28_fu_90      |    0    |    8    |
|----------|---------------------------|---------|---------|
|   read   | sext_ln28_read_read_fu_54 |    0    |    0    |
|          |  ps_addr_read_read_fu_60  |    0    |    0    |
|----------|---------------------------|---------|---------|
|   sext   |    sext_ln28_cast_fu_78   |    0    |    0    |
|----------|---------------------------|---------|---------|
|   zext   |      zext_ln28_fu_113     |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |    18   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|      i_5_reg_129     |    3   |
|       i_reg_117      |    3   |
|   icmp_ln28_reg_134  |    1   |
| ps_addr_read_reg_138 |   64   |
|sext_ln28_cast_reg_124|   64   |
+----------------------+--------+
|         Total        |   135  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   18   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   135  |    -   |
+-----------+--------+--------+
|   Total   |   135  |   18   |
+-----------+--------+--------+
