## Conferences Papers (2020 to 2026)

1. **Bridging the Gap: Accelerating Random Forests on FPGAs with High-Bandwidth Memory.** In: *2025 IEEE 16th Latin America Symposium on Circuits and Systems (LASCAS)*, 2025.

2. **Development of More Robust and Stable Logic Gates Using Novel Parameter Values for SiDB.** In: *2025 IEEE 16th Latin America Symposium on Circuits and Systems (LASCAS)*, 2025.

3. **Network Collapsing Placement and Routing for Field-Coupled Nanocomputing.** In: *2025 IEEE 16th Latin America Symposium on Circuits and Systems (LASCAS)*, 2025.

4. **SmartMap: Architecture-Agnostic CGRA Mapping Using Graph Traversal and Reinforcement Learning.** In: *2025 Design, Automation & Test in Europe Conference (DATE)*, 2025.

5. **RISC-V-Dilemma-1: A Hardware Trojan Benchmark Based on Seeker’s Dilemma Approach.** In: *ACM Workshop on Secure and Trustworthy Cyber-Physical Systems*, 2025.

6. **Methodology for Evaluating k-Anonymity-Based Anonymization in Machine Learning Models.** In: *IEEE Symposium on Computers and Communications*, 2025.

7. **Enhancing Biometric Security with Multimodal EEG and PPG Identification.** In: *IEEE International Workshop on Distributed Intelligent Systems (DistInSys 2025)*, 2025.

8. **A Comprehensive Analysis of Wire Performance in Silicon Dangling Bonds.** In: *2025 38th SBC/SBMicro/IEEE Symposium on Integrated Circuits and Systems Design (SBCCI)*, 2025.

9. **BOARD #72: Leveraging Large Language Models to Create Interactive Online Resources for Digital Systems and Computer Architecture Education.** In: *2025 ASEE Annual Conference & Exposition*, 2025.

10. **PARC: Proactive Protocol for Wireless Optical Ad Hoc Networks.** In: *2025 13th Wireless Days Conference (WD)*, 2025.

11. **Context-Sensitive Access Control and Zero Trust for Security in E-Health.** In: *IEEE Symposium on Computers and Communications*, 2024.

12. **A Dynamic Approach to Health Data Anonymization by Separatrices.** In: *IEEE Symposium on Computers and Communications*, 2024.

13. **Robustness Analysis of Atomic Silicon Quantum Dot Logic Gates.** In: *2024 37th SBC/SBMicro/IEEE Symposium on Integrated Circuits and Systems Design (SBCCI)*, 2024.

14. **A Nanomagnetic Logic Based Processor.** In: *2024 37th SBC/SBMicro/IEEE Symposium on Integrated Circuits and Systems Design (SBCCI)*, 2024.

15. **The Impact of Information Flow Control on FCN Circuit Design.** In: *2024 IEEE 24th International Conference on Nanotechnology (NANO)*, 2024.

16. **AttEAGNN: Attention Based Edge-Aware GNN Applied to Network Load Prediction.** In: *2024 XIV Brazilian Symposium on Computing Systems Engineering (SBESC)*, 2024.

17. **L-BANCS: A Multi-Phase Tile Design for Nanomagnetic Logic.** In: *IEEE Computer Society Annual Symposium on VLSI*, 2023.

18. **A Non-Blocking Multistage Interconnection using Regular Clock Schemes for QCA Circuits.** In: *36th Symposium on Integrated Circuits and Systems Design (SBCCI)*, 2023.

19. **Exploring Nanomagnetic Logic with Bennett Clocking.** In: *36th Symposium on Integrated Circuits and Systems Design (SBCCI)*, 2023.

20. **Systematically Classifying Trusthub Hardware Trojan Benchmarks.** In: *23rd Student Forum*, 2023.

21. **New Kids on the Unblocking: Strategies to Overcome Blocking Networks.** In: *XXIV Symposium on High Performance Computing Systems (WSCAD)*, 2023.

22. **KCGRA – A Domain-Specific Reconfigurable Architecture for K-means.** In: *XXIV Symposium on High Performance Computing Systems (WSCAD)*, 2023.

23. **A Software-Defined Wireless Network-Based System for Prioritizing Medical Alert Messages.** In: *2023 XIII Brazilian Symposium on Computing Systems Engineering (SBESC)*, 2023.

24. **RDSF: Everything at Same Place All at Once - A Random Decision Single Forest.** In: *2023 XIII Brazilian Symposium on Computing Systems Engineering (SBESC)*, 2023.

25. **An NML In-Plane Wire Crossing Structure.** In: *IEEE Latin America Symposium on Circuits and Systems*, 2022.

26. **A Polynomial Time Exact Solution to the Bit-Aware Register Binding Problem.** In: *31st ACM SIGPLAN International Conference on Compiler Construction (CC ’22)*, 2022.

27. **Convolutional Neural Network to Recognize 2-Input Gates for Silicon Quantum Dot.** In: *22nd Student Forum*, 2022.

28. **Function as a Service Offloaded to a SmartNIC.** In: *2022 IEEE Latin-American Conference on Communications (LATINCOM)*, 2022.

29. **A Bi-directional Attribute Synchronization Mechanism for Access Control in IoT Environments.** In: *International Conference on Mobile Computing, Applications, and Services (MobiCASE)*, 2022.

30. **Application Layer Packet Classifier in Hardware.** In: *IFIP/IEEE International Symposium on Integrated Network Management*, 2021.

31. **Google Colab CAD4U: Hands-On Cloud Laboratories for Digital Design.** In: *IEEE International Symposium on Circuits and Systems (ISCAS)*, 2021.

32. **RESHAPE: A Run-Time Dataflow Hardware-Based Mapping for CGRA Overlays.** In: *IEEE International Symposium on Circuits and Systems (ISCAS)*, 2021.

33. **NMLib: A Nanomagnetic Logic Standard Cell Library.** In: *IEEE International Symposium on Circuits and Systems (ISCAS)*, 2021.

34. **Is It Time to Include High-Level Synthesis Design in Digital System Education for Undergraduate Computer Engineers?** In: *IEEE International Symposium on Circuits and Systems (ISCAS)*, 2021.

35. **Opportunistic Attribute Caching: Improving the Efficiency of ABAC in Fog-Based IoT Networks.** In: *IEEE International Conference on Communications (ICC)*, 2021.

36. **Exploring the Use of 3-Input Gates in Field-Coupled Nanotechnologies.** In: *21st Student Forum*, 2021.

37. **Novel Three-Input Gates for Silicon Quantum Dot.** In: *34th Symposium on Integrated Circuits and Systems Design (SBCCI)*, 2021.

38. **Personalizing Online Computer Engineering Resources and Labs for Digital, Embedded, and Computer System Courses.** In: *IEEE Frontiers in Education (FIE)*, 2021.

39. **An Open Source Custom K-means Generator for AWS Cloud FPGA Accelerators.** In: *XI Brazilian Symposium on Computing Systems Engineering (SBESC)*, 2021.

40. **An Open-Source Cloud-FPGA Gene Regulatory Accelerator.** In: *XXII Symposium on High Performance Computing Systems (WSCAD)*, 2021.

41. **Mind the Gap: Bridging Verilog and Computer Architecture.** In: *IEEE International Symposium on Circuits and Systems (ISCAS)*, 2020.

42. **Using LibFuzzer, KLEE, and LegUp to Validate Hardware Designs.** In: *20th Student Forum*, 2020.

43. **NanoSCL: A Standard Cell Library for Nanomagnetic Logic.** In: *20th Student Forum*, 2020.

44. **A Run-time Hardware Routing Implementation for CGRA Overlays.** In: *20th Student Forum*, 2020.

45. **Design Exploration of Machine Learning Data-Flows onto Heterogeneous Reconfigurable Hardware.** In: *XXI Symposium on High Performance Computing Systems (WSCAD)*, 2020.

46. **HPCGRA - An Orthogonal Design CGRA Generator for High Performance Spatial Accelerators.** In: *XXI Symposium on High Performance Computing Systems (WSCAD)*, 2020.
