m255
K4
z2
!s11f vlog 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA_lite/20.1
vAccumulator
Z0 DXx6 sv_std 3 std 0 22 VYECXdT12H8WgbUP_5Y6:3
Z1 !s110 1718163793
!i10b 1
!s100 mMSIT_WAIVoJFlWAmjfnG0
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
IkH95S]?O>@<8zPY;>gzWJ2
Z3 VDg1SIo80bB@j0V0VzS_@n1
S1
Z4 dC:/Users/Max/Documents/GitHub/141architecture/modelsim
w1718162411
8C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv
FC:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv
!i122 383
L0 1 51
Z5 OV;L;2020.1;71
r1
!s85 0
31
Z6 !s108 1718163793.000000
!s107 C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/Max/Documents/GitHub/141architecture/modelsim/accumulator.sv|
!i113 1
Z7 o-work work -sv
Z8 tCvgOpt 0
n@accumulator
valu
R0
R1
!i10b 1
!s100 _iYHT1K]0b1N11^E9:`8k3
R2
I:SIV8oE]02CogmA[CigN23
R3
S1
R4
w1718162856
8C:/Users/Max/Documents/GitHub/141architecture/modelsim/alu.sv
FC:/Users/Max/Documents/GitHub/141architecture/modelsim/alu.sv
!i122 384
L0 2 112
R5
r1
!s85 0
31
R6
!s107 C:/Users/Max/Documents/GitHub/141architecture/modelsim/alu.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/Max/Documents/GitHub/141architecture/modelsim/alu.sv|
!i113 1
R7
R8
valu_tb
R0
Z9 !s110 1718163795
!i10b 1
!s100 NBnXQ`[0X;k[jd6N]e^cn1
R2
IR?FK0HdLjaPmJli2OXn4U0
R3
S1
R4
w1717028290
8C:/Users/Max/Documents/GitHub/141architecture/testbenches/alu_tb.sv
FC:/Users/Max/Documents/GitHub/141architecture/testbenches/alu_tb.sv
!i122 392
L0 4 75
R5
r1
!s85 0
31
Z10 !s108 1718163795.000000
!s107 C:/Users/Max/Documents/GitHub/141architecture/testbenches/alu_tb.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/Max/Documents/GitHub/141architecture/testbenches/alu_tb.sv|
!i113 1
R7
R8
vcontrol
R0
Z11 !s110 1718163794
!i10b 1
!s100 Z]OE7BUSSm`I;<?noz2^W3
R2
I@bC8]HS7B0RclBcGHY1Z10
R3
S1
R4
w1718161203
8C:/Users/Max/Documents/GitHub/141architecture/modelsim/control.sv
FC:/Users/Max/Documents/GitHub/141architecture/modelsim/control.sv
!i122 385
L0 2 99
R5
r1
!s85 0
31
Z12 !s108 1718163794.000000
!s107 C:/Users/Max/Documents/GitHub/141architecture/modelsim/control.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/Max/Documents/GitHub/141architecture/modelsim/control.sv|
!i113 1
R7
R8
vdat_mem
R0
!s110 1718164773
!i10b 1
!s100 =6]c^Y:<f1o<1BYBTiQFh0
R2
ITX<DPZAjcJAH]4mkP>@1F2
R3
S1
R4
w1718164761
8C:/Users/Max/Documents/GitHub/141architecture/modelsim/dat_mem.sv
FC:/Users/Max/Documents/GitHub/141architecture/modelsim/dat_mem.sv
!i122 395
L0 2 28
R5
r1
!s85 0
31
!s108 1718164773.000000
!s107 C:/Users/Max/Documents/GitHub/141architecture/modelsim/dat_mem.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/Max/Documents/GitHub/141architecture/modelsim/dat_mem.sv|
!i113 1
R7
R8
vdat_mem_tb
R0
R9
!i10b 1
!s100 TIYbKL8Gc=49RndM47JI61
R2
IIkfGZ>S1_a:IE_KbRz@LP2
R3
S1
R4
w1717033924
8C:/Users/Max/Documents/GitHub/141architecture/testbenches/dat_mem_tb.sv
FC:/Users/Max/Documents/GitHub/141architecture/testbenches/dat_mem_tb.sv
!i122 393
L0 3 71
R5
r1
!s85 0
31
R10
!s107 C:/Users/Max/Documents/GitHub/141architecture/testbenches/dat_mem_tb.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/Max/Documents/GitHub/141architecture/testbenches/dat_mem_tb.sv|
!i113 1
R7
R8
vinstr_ROM
R0
R11
!i10b 1
!s100 `ED<5lKYezJ:91GC@^I0o1
R2
I^b6a1]LiWh>m9ZM`AGX=l2
R3
S1
R4
w1718162333
8C:/Users/Max/Documents/GitHub/141architecture/modelsim/instr_ROM.sv
FC:/Users/Max/Documents/GitHub/141architecture/modelsim/instr_ROM.sv
!i122 387
L0 4 30
R5
r1
!s85 0
31
R12
!s107 C:/Users/Max/Documents/GitHub/141architecture/modelsim/instr_ROM.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/Max/Documents/GitHub/141architecture/modelsim/instr_ROM.sv|
!i113 1
R7
R8
ninstr_@r@o@m
vPC
R0
R11
!i10b 1
!s100 nNlVD`4=J:z]5BblPj@AQ0
R2
I?L0fe6jc::WbA4E[NbS3D2
R3
S1
R4
w1718163002
8C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv
FC:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv
!i122 388
L0 5 31
R5
r1
!s85 0
31
R12
!s107 C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC.sv|
!i113 1
R7
R8
n@p@c
vPC_LUT
R0
R11
!i10b 1
!s100 NRKIST[I?a5:6n]XkXW033
R2
IP^5Bh;RA0Y5OAofz7Y;gm1
R3
S1
R4
w1718063661
8C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC_LUT.sv
FC:/Users/Max/Documents/GitHub/141architecture/modelsim/PC_LUT.sv
!i122 389
L0 1 14
R5
r1
!s85 0
31
R12
!s107 C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC_LUT.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/Max/Documents/GitHub/141architecture/modelsim/PC_LUT.sv|
!i113 1
R7
R8
n@p@c_@l@u@t
vpcAcc_tb
R0
!s110 1717633166
!i10b 1
!s100 gJDk[4HXA]=IFSXH_dSoh3
R2
IK[7XD@b7Y7R;U4BQCIWO:3
R3
S1
R4
w1717633137
8C:/Users/Max/Documents/GitHub/141architecture/testbenches/pcAcc_tb.sv
FC:/Users/Max/Documents/GitHub/141architecture/testbenches/pcAcc_tb.sv
!i122 12
L0 1 122
R5
r1
!s85 0
31
!s108 1717633166.000000
!s107 C:/Users/Max/Documents/GitHub/141architecture/testbenches/pcAcc_tb.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/Max/Documents/GitHub/141architecture/testbenches/pcAcc_tb.sv|
!i113 1
R7
R8
npc@acc_tb
vreg_file
R0
!s110 1718165606
!i10b 1
!s100 EF<=@SK>fLAf]nQNgXYDD0
R2
I29BSJA87OkK@[ai14WnZl0
R3
S1
R4
w1718165602
8C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv
FC:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv
!i122 398
L0 3 70
R5
r1
!s85 0
31
!s108 1718165606.000000
!s107 C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/Max/Documents/GitHub/141architecture/modelsim/reg_file.sv|
!i113 1
R7
R8
vtop_level
R0
!s110 1718164972
!i10b 1
!s100 l6=3P:oUQi6^L=BEBg<JL3
R2
IPI:YoA`aBHhCCFNT;B`6d2
R3
S1
R4
w1718164962
8C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv
FC:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv
!i122 397
L0 1 157
R5
r1
!s85 0
31
!s108 1718164972.000000
!s107 C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/Max/Documents/GitHub/141architecture/modelsim/top_level.sv|
!i113 1
R7
R8
vtop_level_tb
R0
R9
!i10b 1
!s100 8KdGB?KD=_o;NeFbn]QXa0
R2
IS6WOLSiXHNgm;J33_HGFl3
R3
S1
R4
w1717866858
8C:/Users/Max/Documents/GitHub/141architecture/testbenches/top_level_tb.sv
FC:/Users/Max/Documents/GitHub/141architecture/testbenches/top_level_tb.sv
!i122 394
L0 1 36
R5
r1
!s85 0
31
R10
!s107 C:/Users/Max/Documents/GitHub/141architecture/testbenches/top_level_tb.sv|
!s90 -reportprogress|300|-work|work|-sv|-stats=none|C:/Users/Max/Documents/GitHub/141architecture/testbenches/top_level_tb.sv|
!i113 1
R7
R8
