

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline          1536:256:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    1 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
ESHA: SIMD Width was found to be : 32
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
ESHA_CHANGED: in shader config simd is  32 
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
9cc7108f859c9baa761a0b9b30f409e2  /home/kishore/project_source/gpu_class_proj/gpgpusim-benchmarks-master/bin/release/BFS
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=bfs.cu
self exe links to: /home/kishore/project_source/gpu_class_proj/gpgpusim-benchmarks-master/bin/release/BFS
Running md5sum using "md5sum /home/kishore/project_source/gpu_class_proj/gpgpusim-benchmarks-master/bin/release/BFS "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/kishore/project_source/gpu_class_proj/gpgpusim-benchmarks-master/bin/release/BFS > _cuobjdump_complete_output_5kq0n9"
Parsing file _cuobjdump_complete_output_5kq0n9
######### cuobjdump parser ########
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_10
Adding identifier: bfs.cu
## Adding new section ELF
Adding arch: sm_10
Adding identifier: bfs.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: bfs.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_20
Adding identifier: bfs.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S1_S2_i : hostFun 0x0x403820, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S1_S2_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S1_S2_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x030 (_1.ptx:72) @%p1 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x068 (_1.ptx:79) @%p2 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0e0 (_1.ptx:97) @%p3 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x138 (_1.ptx:111) @%p4 bra $Lt_0_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c8 (_1.ptx:134) add.s32 %r11, %r11, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e0 (_1.ptx:137) @%p5 bra $Lt_0_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S1_S2_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S1_S2_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_2.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_pQKUPk"
Running: cat _ptx_pQKUPk | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_ppQPhw
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_ppQPhw --output-file  /dev/null 2> _ptx_pQKUPkinfo"
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' : regs=18, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_pQKUPk _ptx2_ppQPhw _ptx_pQKUPkinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
Reading File
Input file: ./data/graph4096.txt
Read File
Copied Everything to GPU memory

GPGPU-Sim PTX: cudaLaunch for 0x0x403820 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (16,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 16384 (ipc=32.8) sim_rate=16384 (inst/sec) elapsed = 0:0:00:01 / Mon May 11 17:35:32 2015
GPGPU-Sim uArch: cycles simulated: 1000  inst.: 53249 (ipc=53.2) sim_rate=26624 (inst/sec) elapsed = 0:0:00:02 / Mon May 11 17:35:33 2015
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1174,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1180,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1186,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1192,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1198,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1204,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1210,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1216,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1222,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1228,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1234,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1240,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1246,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1252,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1258,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 5500  inst.: 57309 (ipc=10.4) sim_rate=19103 (inst/sec) elapsed = 0:0:00:03 / Mon May 11 17:35:34 2015
GPGPU-Sim uArch: Shader 1 finished CTA #0 (6538,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 1.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 6539
gpu_sim_insn = 57630
gpu_ipc =       8.8133
gpu_tot_sim_cycle = 6539
gpu_tot_sim_insn = 57630
gpu_tot_ipc =       8.8133
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 283
gpu_stall_icnt2sh    = 148
gpu_total_sim_rate=19210

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 334
	L1I_total_cache_misses = 33
	L1I_total_cache_miss_rate = 0.0988
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[1]: Access = 100, Miss = 46, Miss_rate = 0.460, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[2]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[3]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[4]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[5]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[6]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[7]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[8]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[9]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[10]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[11]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[12]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[13]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_cache_core[14]: Access = 8, Miss = 2, Miss_rate = 0.250, Pending_hits = 6, Reservation_fails = 0
	L1D_total_cache_accesses = 212
	L1D_total_cache_misses = 74
	L1D_total_cache_miss_rate = 0.3491
	L1D_total_cache_pending_hits = 96
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.002
	L1D_cache_fill_port_util = 0.002
L1C_cache:
	L1C_total_cache_accesses = 279
	L1C_total_cache_misses = 128
	L1C_total_cache_miss_rate = 0.4588
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 39
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 96
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 45
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 151
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 128
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 29
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 301
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 33
Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
15, 
gpgpu_n_tot_thrd_icount = 137984
gpgpu_n_tot_w_icount = 539
gpgpu_n_stall_shd_mem = 336
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 45
gpgpu_n_mem_write_global = 32
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 4148
gpgpu_n_store_insn = 32
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8215
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 224
gpgpu_stall_shd_mem[c_mem][bk_conf] = 224
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 112
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:9740	W0_Scoreboard:13310	W1:299	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0	W33:0	W34:0	W35:0	W36:0	W37:0	W38:0	W39:0	W40:0	W41:0	W42:0	W43:0	W44:0	W45:0	W46:0	W47:0	W48:0	W49:0	W50:0	W51:0	W52:0	W53:0	W54:0	W55:0	W56:0	W57:0	W58:0	W59:0	W60:0	W61:0	W62:0	W63:0	W64:0	W65:0	W66:0	W67:0	W68:0	W69:0	W70:0	W71:0	W72:0	W73:0	W74:0	W75:0	W76:0	W77:0	W78:0	W79:0	W80:0	W81:0	W82:0	W83:0	W84:0	W85:0	W86:0	W87:0	W88:0	W89:0	W90:0	W91:0	W92:0	W93:0	W94:0	W95:0	W96:0	W97:0	W98:0	W99:0	W100:0	W101:0	W102:0	W103:0	W104:0	W105:0	W106:0	W107:0	W108:0	W109:0	W110:0	W111:0	W112:0	W113:0	W114:0	W115:0	W116:0	W117:0	W118:0	W119:0	W120:0	W121:0	W122:0	W123:0	W124:0	W125:0	W126:0	W127:0	W128:0	W129:0	W130:0	W131:0	W132:0	W133:0	W134:0	W135:0	W136:0	W137:0	W138:0	W139:0	W140:0	W141:0	W142:0	W143:0	W144:0	W145:0	W146:0	W147:0	W148:0	W149:0	W150:0	W151:0	W152:0	W153:0	W154:0	W155:0	W156:0	W157:0	W158:0	W159:0	W160:0	W161:0	W162:0	W163:0	W164:0	W165:0	W166:0	W167:0	W168:0	W169:0	W170:0	W171:0	W172:0	W173:0	W174:0	W175:0	W176:0	W177:0	W178:0	W179:0	W180:0	W181:0	W182:0	W183:0	W184:0	W185:0	W186:0	W187:0	W188:0	W189:0	W190:0	W191:0	W192:0	W193:0	W194:0	W195:0	W196:0	W197:0	W198:0	W199:0	W200:0	W201:0	W202:0	W203:0	W204:0	W205:0	W206:0	W207:0	W208:0	W209:0	W210:0	W211:0	W212:0	W213:0	W214:0	W215:0	W216:0	W217:0	W218:0	W219:0	W220:0	W221:0	W222:0	W223:0	W224:0	W225:0	W226:0	W227:0	W228:0	W229:0	W230:0	W231:0	W232:0	W233:0	W234:0	W235:0	W236:0	W237:0	W238:0	W239:0	W240:0	W241:0	W242:0	W243:0	W244:0	W245:0	W246:0	W247:0	W248:0	W249:0	W250:0	W251:0	W252:0	W253:0	W254:0	W255:0	W256:240
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 360 {8:45,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1280 {40:32,}
traffic_breakdown_coretomem[INST_ACC_R] = 256 {8:32,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 6120 {136:45,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 256 {8:32,}
traffic_breakdown_memtocore[INST_ACC_R] = 4352 {136:32,}
maxmrqlatency = 10 
maxdqlatency = 0 
maxmflatency = 282 
averagemflatency = 234 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 6538 
mrq_lat_table:60 	0 	0 	14 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	38 	54 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	113 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	43 	17 	0 	0 	0 	0 	0 	2 	11 	19 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	9 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       642         0         0         0         0         0         0         0         0         0       879       843         0         0         0         0 
dram[1]:      1131         0         0         0         0         0         0         0         0         0       882       847         0         0         0         0 
dram[2]:         0         0         0         0         0      1488         0         0         0         0       887       854         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0       891       866         0         0         0         0 
dram[4]:         0         0         0         0         0         0      2062         0         0         0       860       871         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0       863       875         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  4.000000  6.000000      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  7.000000  4.000000      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan  5.000000  5.000000      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  8.000000      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan  7.000000  4.000000      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan  6.000000  5.000000      -nan      -nan      -nan      -nan 
average row locality = 74/18 = 4.111111
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0         0         0         0         0         0         0         4         5         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0         5         4         0         0         0         0 
dram[2]:         0         0         0         0         0         1         0         0         0         0         4         4         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         4         5         0         0         0         0 
dram[4]:         0         0         0         0         0         0         1         0         0         0         6         4         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         6         4         0         0         0         0 
total reads: 62
min_bank_accesses = 0!
chip skew: 12/9 = 1.33
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         1         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         2         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         1         1         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         2         3         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         1         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         1         0         0         0         0 
total reads: 12
min_bank_accesses = 0!
chip skew: 5/1 = 5.00
average mf latency per bank:
dram[0]:       1300    none      none      none      none      none      none      none      none      none         299       268    none      none      none      none  
dram[1]:          0    none      none      none      none      none      none      none      none      none         224       301    none      none      none      none  
dram[2]:     none      none      none      none      none         268    none      none      none      none         208       236    none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none         171       177    none      none      none      none  
dram[4]:     none      none      none      none      none      none         268    none      none      none         445       299    none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none         262       208    none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0         0         0         0         0         0         0       270       274         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0       270       270         0         0         0         0
dram[2]:          0         0         0         0         0       268         0         0         0         0       270       270         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0       270       270         0         0         0         0
dram[4]:          0         0         0         0         0         0       268         0         0         0       282       271         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0       270       270         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8631 n_nop=8599 n_act=5 n_pre=2 n_req=13 n_rd=24 n_write=1 bw_util=0.005793
n_activity=285 dram_eff=0.1754
bk0: 6a 8558i bk1: 0a 8628i bk2: 0a 8630i bk3: 0a 8630i bk4: 0a 8630i bk5: 0a 8631i bk6: 0a 8633i bk7: 0a 8633i bk8: 0a 8633i bk9: 0a 8633i bk10: 8a 8602i bk11: 10a 8582i bk12: 0a 8629i bk13: 0a 8630i bk14: 0a 8630i bk15: 0a 8630i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00544549
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8631 n_nop=8604 n_act=3 n_pre=0 n_req=13 n_rd=22 n_write=2 bw_util=0.005561
n_activity=209 dram_eff=0.2297
bk0: 4a 8610i bk1: 0a 8630i bk2: 0a 8630i bk3: 0a 8630i bk4: 0a 8630i bk5: 0a 8631i bk6: 0a 8632i bk7: 0a 8633i bk8: 0a 8633i bk9: 0a 8633i bk10: 10a 8576i bk11: 8a 8599i bk12: 0a 8629i bk13: 0a 8630i bk14: 0a 8630i bk15: 0a 8630i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00243309
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8631 n_nop=8608 n_act=3 n_pre=0 n_req=11 n_rd=18 n_write=2 bw_util=0.004634
n_activity=202 dram_eff=0.198
bk0: 0a 8631i bk1: 0a 8632i bk2: 0a 8632i bk3: 0a 8632i bk4: 0a 8632i bk5: 2a 8615i bk6: 0a 8630i bk7: 0a 8631i bk8: 0a 8632i bk9: 0a 8632i bk10: 8a 8591i bk11: 8a 8589i bk12: 0a 8628i bk13: 0a 8629i bk14: 0a 8630i bk15: 0a 8631i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00243309
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents
MSHR: tag=0x80022300, atomic=0 1 entries : 0x7fb3a5017d00 :  mf: uid=   837, sid01:w00, part=3, addr=0x80022300, load , size=32, unknown  status = IN_PARTITION_DRAM (6536), 

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8631 n_nop=8606 n_act=2 n_pre=0 n_req=14 n_rd=18 n_write=5 bw_util=0.00533
n_activity=194 dram_eff=0.2371
bk0: 0a 8630i bk1: 0a 8631i bk2: 0a 8631i bk3: 0a 8631i bk4: 0a 8631i bk5: 0a 8631i bk6: 0a 8631i bk7: 0a 8632i bk8: 0a 8633i bk9: 0a 8633i bk10: 8a 8581i bk11: 10a 8564i bk12: 0a 8629i bk13: 0a 8629i bk14: 0a 8630i bk15: 0a 8630i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00243309
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8631 n_nop=8605 n_act=3 n_pre=0 n_req=12 n_rd=22 n_write=1 bw_util=0.00533
n_activity=178 dram_eff=0.2584
bk0: 0a 8631i bk1: 0a 8632i bk2: 0a 8632i bk3: 0a 8632i bk4: 0a 8632i bk5: 0a 8633i bk6: 2a 8616i bk7: 0a 8631i bk8: 0a 8631i bk9: 0a 8631i bk10: 12a 8582i bk11: 8a 8598i bk12: 0a 8628i bk13: 0a 8629i bk14: 0a 8630i bk15: 0a 8630i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00266481
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=8631 n_nop=8608 n_act=2 n_pre=0 n_req=11 n_rd=20 n_write=1 bw_util=0.004866
n_activity=140 dram_eff=0.3
bk0: 0a 8630i bk1: 0a 8631i bk2: 0a 8631i bk3: 0a 8631i bk4: 0a 8631i bk5: 0a 8632i bk6: 0a 8632i bk7: 0a 8632i bk8: 0a 8632i bk9: 0a 8632i bk10: 12a 8593i bk11: 8a 8589i bk12: 0a 8630i bk13: 0a 8630i bk14: 0a 8630i bk15: 0a 8630i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00266481

========= L2 cache stats =========
L2_cache_bank[0]: Access = 36, Miss = 7, Miss_rate = 0.194, Pending_hits = 6, Reservation_fails = 225
L2_cache_bank[1]: Access = 7, Miss = 5, Miss_rate = 0.714, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 23, Miss = 7, Miss_rate = 0.304, Pending_hits = 3, Reservation_fails = 104
L2_cache_bank[3]: Access = 5, Miss = 4, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 6, Miss = 5, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 6, Miss = 5, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 18, Miss = 7, Miss_rate = 0.389, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 5, Miss = 4, Miss_rate = 0.800, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 6, Miss = 6, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 4, Miss = 4, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 124
L2_total_cache_misses = 62
L2_total_cache_miss_rate = 0.5000
L2_total_cache_pending_hits = 9
L2_total_cache_reservation_fails = 329
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 45
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 12
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 220
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.003

icnt_total_pkts_mem_to_simt=462
icnt_total_pkts_simt_to_mem=156
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.25
	minimum = 6
	maximum = 34
Network latency average = 9.29839
	minimum = 6
	maximum = 34
Slowest packet = 14
Flit latency average = 7.92071
	minimum = 6
	maximum = 34
Slowest flit = 14
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00140468
	minimum = 0.000611714 (at node 19)
	maximum = 0.00825814 (at node 1)
Accepted packet rate average = 0.00140468
	minimum = 0.000611714 (at node 19)
	maximum = 0.00825814 (at node 1)
Injected flit rate average = 0.00350037
	minimum = 0.000764643 (at node 0)
	maximum = 0.0223276 (at node 15)
Accepted flit rate average= 0.00350037
	minimum = 0.000764643 (at node 19)
	maximum = 0.02141 (at node 1)
Injected packet length average = 2.49194
Accepted packet length average = 2.49194
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.25 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Network latency average = 9.29839 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Flit latency average = 7.92071 (1 samples)
	minimum = 6 (1 samples)
	maximum = 34 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00140468 (1 samples)
	minimum = 0.000611714 (1 samples)
	maximum = 0.00825814 (1 samples)
Accepted packet rate average = 0.00140468 (1 samples)
	minimum = 0.000611714 (1 samples)
	maximum = 0.00825814 (1 samples)
Injected flit rate average = 0.00350037 (1 samples)
	minimum = 0.000764643 (1 samples)
	maximum = 0.0223276 (1 samples)
Accepted flit rate average = 0.00350037 (1 samples)
	minimum = 0.000764643 (1 samples)
	maximum = 0.02141 (1 samples)
Injected packet size average = 2.49194 (1 samples)
Accepted packet size average = 2.49194 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 3 sec (3 sec)
gpgpu_simulation_rate = 19210 (inst/sec)
gpgpu_simulation_rate = 2179 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x403820 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (16,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,6539)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,6539)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,6539)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,6539)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,6539)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,6539)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,6539)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,6539)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,6539)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,6539)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,6539)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,6539)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,6539)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,6539)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,6539)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,6539)
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(4,0,0) tid=(116,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (239,6539), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (239,6539), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (239,6539), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (239,6539), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (245,6539), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (245,6539), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (251,6539), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 7039  inst.: 112750 (ipc=110.2) sim_rate=28187 (inst/sec) elapsed = 0:0:00:04 / Mon May 11 17:35:35 2015
GPGPU-Sim uArch: Shader 1 finished CTA #0 (2470,6539), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 9039  inst.: 113985 (ipc=22.5) sim_rate=22797 (inst/sec) elapsed = 0:0:00:05 / Mon May 11 17:35:36 2015
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3133,6539), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3172,6539), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3198,6539), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3576,6539), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3939,6539), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (3985,6539), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4323,6539), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (4555,6539), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 4.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 4556
gpu_sim_insn = 59234
gpu_ipc =      13.0013
gpu_tot_sim_cycle = 11095
gpu_tot_sim_insn = 116864
gpu_tot_ipc =      10.5330
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 283
gpu_stall_icnt2sh    = 151
gpu_total_sim_rate=23372

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1468
	L1I_total_cache_misses = 49
	L1I_total_cache_miss_rate = 0.0334
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[1]: Access = 146, Miss = 67, Miss_rate = 0.459, Pending_hits = 18, Reservation_fails = 0
	L1D_cache_core[2]: Access = 156, Miss = 72, Miss_rate = 0.462, Pending_hits = 18, Reservation_fails = 0
	L1D_cache_core[3]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[4]: Access = 102, Miss = 46, Miss_rate = 0.451, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[5]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[6]: Access = 62, Miss = 29, Miss_rate = 0.468, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[7]: Access = 54, Miss = 25, Miss_rate = 0.463, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[8]: Access = 86, Miss = 41, Miss_rate = 0.477, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[9]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[10]: Access = 54, Miss = 25, Miss_rate = 0.463, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[11]: Access = 105, Miss = 50, Miss_rate = 0.476, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[12]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[13]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_cache_core[14]: Access = 16, Miss = 4, Miss_rate = 0.250, Pending_hits = 12, Reservation_fails = 0
	L1D_total_cache_accesses = 877
	L1D_total_cache_misses = 383
	L1D_total_cache_miss_rate = 0.4367
	L1D_total_cache_pending_hits = 192
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.006
	L1D_cache_fill_port_util = 0.003
L1C_cache:
	L1C_total_cache_accesses = 676
	L1C_total_cache_misses = 128
	L1C_total_cache_miss_rate = 0.1893
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 285
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 192
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 171
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 548
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 128
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 212
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1419
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 49
Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
30, 
gpgpu_n_tot_thrd_icount = 674304
gpgpu_n_tot_w_icount = 2634
gpgpu_n_stall_shd_mem = 701
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 171
gpgpu_n_mem_write_global = 229
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 8584
gpgpu_n_store_insn = 232
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 16557
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 448
gpgpu_stall_shd_mem[c_mem][bk_conf] = 448
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 253
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:0	W0_Idle:13831	W0_Scoreboard:37611	W1:2029	W2:125	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0	W33:0	W34:0	W35:0	W36:0	W37:0	W38:0	W39:0	W40:0	W41:0	W42:0	W43:0	W44:0	W45:0	W46:0	W47:0	W48:0	W49:0	W50:0	W51:0	W52:0	W53:0	W54:0	W55:0	W56:0	W57:0	W58:0	W59:0	W60:0	W61:0	W62:0	W63:0	W64:0	W65:0	W66:0	W67:0	W68:0	W69:0	W70:0	W71:0	W72:0	W73:0	W74:0	W75:0	W76:0	W77:0	W78:0	W79:0	W80:0	W81:0	W82:0	W83:0	W84:0	W85:0	W86:0	W87:0	W88:0	W89:0	W90:0	W91:0	W92:0	W93:0	W94:0	W95:0	W96:0	W97:0	W98:0	W99:0	W100:0	W101:0	W102:0	W103:0	W104:0	W105:0	W106:0	W107:0	W108:0	W109:0	W110:0	W111:0	W112:0	W113:0	W114:0	W115:0	W116:0	W117:0	W118:0	W119:0	W120:0	W121:0	W122:0	W123:0	W124:0	W125:0	W126:0	W127:0	W128:0	W129:0	W130:0	W131:0	W132:0	W133:0	W134:0	W135:0	W136:0	W137:0	W138:0	W139:0	W140:0	W141:0	W142:0	W143:0	W144:0	W145:0	W146:0	W147:0	W148:0	W149:0	W150:0	W151:0	W152:0	W153:0	W154:0	W155:0	W156:0	W157:0	W158:0	W159:0	W160:0	W161:0	W162:0	W163:0	W164:0	W165:0	W166:0	W167:0	W168:0	W169:0	W170:0	W171:0	W172:0	W173:0	W174:0	W175:0	W176:0	W177:0	W178:0	W179:0	W180:0	W181:0	W182:0	W183:0	W184:0	W185:0	W186:0	W187:0	W188:0	W189:0	W190:0	W191:0	W192:0	W193:0	W194:0	W195:0	W196:0	W197:0	W198:0	W199:0	W200:0	W201:0	W202:0	W203:0	W204:0	W205:0	W206:0	W207:0	W208:0	W209:0	W210:0	W211:0	W212:0	W213:0	W214:0	W215:0	W216:0	W217:0	W218:0	W219:0	W220:0	W221:0	W222:0	W223:0	W224:0	W225:0	W226:0	W227:0	W228:0	W229:0	W230:0	W231:0	W232:0	W233:0	W234:0	W235:0	W236:0	W237:0	W238:0	W239:0	W240:0	W241:0	W242:0	W243:0	W244:0	W245:0	W246:0	W247:0	W248:0	W249:0	W250:0	W251:0	W252:0	W253:0	W254:0	W255:0	W256:480
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1368 {8:171,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9160 {40:229,}
traffic_breakdown_coretomem[INST_ACC_R] = 368 {8:46,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 23256 {136:171,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1832 {8:229,}
traffic_breakdown_memtocore[INST_ACC_R] = 6256 {136:46,}
maxmrqlatency = 28 
maxdqlatency = 0 
maxmflatency = 282 
averagemflatency = 185 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 11094 
mrq_lat_table:174 	2 	3 	20 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	315 	100 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	448 	10 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	157 	29 	0 	0 	0 	0 	0 	2 	11 	42 	174 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	19 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       642         0         0         0       675       669         0         0         0         0       879       843         0         0         0         0 
dram[1]:      1131         0         0         0         0         0         0      1124      1118         0       882       847         0         0         0         0 
dram[2]:         0         0         0         0       687      1488       681         0      1119         0       887       854         0         0         0         0 
dram[3]:         0         0         0         0         0       663       526         0         0      1141       891       866         0         0         0         0 
dram[4]:         0         0         0         0         0         0      2062       697         0      2750       860       871         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0       659      1135         0       863       875         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan  1.000000  1.000000      -nan      -nan      -nan      -nan 15.000000 16.000000      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  2.000000      -nan 12.000000  7.000000      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan  2.000000  1.000000  1.000000      -nan  2.000000      -nan 25.000000 15.000000      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan  1.000000  2.000000      -nan      -nan  1.000000 15.000000 12.000000      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  3.000000      -nan  1.000000 18.000000 17.000000      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan  1.000000  1.000000      -nan  8.000000 14.000000      -nan      -nan      -nan      -nan 
average row locality = 201/32 = 6.281250
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0         1         1         0         0         0         0        10        11         0         0         0         0 
dram[1]:         2         0         0         0         0         0         0         1         2         0         8         6         0         0         0         0 
dram[2]:         0         0         0         0         2         1         1         0         2         0        15        10         0         0         0         0 
dram[3]:         0         0         0         0         0         1         2         0         0         1         9         8         0         0         0         0 
dram[4]:         0         0         0         0         0         0         1         3         0         1        12        12         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         1         1         0         7        10         0         0         0         0 
total reads: 145
min_bank_accesses = 0!
chip skew: 31/19 = 1.63
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         5         5         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         4         1         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0        10         5         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         6         4         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         6         5         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         1         4         0         0         0         0 
total reads: 56
min_bank_accesses = 0!
chip skew: 15/5 = 3.00
average mf latency per bank:
dram[0]:       1300    none      none      none         268       268    none      none      none      none         313       337    none      none      none      none  
dram[1]:          0    none      none      none      none      none      none         269       265    none         370       568    none      none      none      none  
dram[2]:     none      none      none      none         266       268       268    none         265    none         228       390    none      none      none      none  
dram[3]:     none      none      none      none      none         268       263    none      none         268       227       336    none      none      none      none  
dram[4]:     none      none      none      none      none      none         268       262    none         268       857       323    none      none      none      none  
dram[5]:     none      none      none      none      none      none      none         269       268    none         532       325    none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0       268       268         0         0         0         0       270       274         0         0         0         0
dram[1]:          0         0         0         0         0         0         0       269       268         0       270       270         0         0         0         0
dram[2]:          0         0         0         0       268       268       268         0       273         0       274       270         0         0         0         0
dram[3]:          0         0         0         0         0       268       268         0         0       268       270       270         0         0         0         0
dram[4]:          0         0         0         0         0         0       268       269         0       268       282       271         0         0         0         0
dram[5]:          0         0         0         0         0         0         0       269       268         0       270       270         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14644 n_nop=14573 n_act=7 n_pre=2 n_req=36 n_rd=52 n_write=10 bw_util=0.008468
n_activity=612 dram_eff=0.2026
bk0: 6a 14571i bk1: 0a 14641i bk2: 0a 14643i bk3: 0a 14644i bk4: 2a 14627i bk5: 2a 14628i bk6: 0a 14645i bk7: 0a 14646i bk8: 0a 14646i bk9: 0a 14646i bk10: 20a 14526i bk11: 22a 14530i bk12: 0a 14642i bk13: 0a 14643i bk14: 0a 14643i bk15: 0a 14643i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00416553
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14644 n_nop=14596 n_act=5 n_pre=0 n_req=24 n_rd=38 n_write=5 bw_util=0.005873
n_activity=365 dram_eff=0.2356
bk0: 4a 14623i bk1: 0a 14643i bk2: 0a 14643i bk3: 0a 14643i bk4: 0a 14643i bk5: 0a 14644i bk6: 0a 14646i bk7: 2a 14629i bk8: 4a 14623i bk9: 0a 14644i bk10: 16a 14555i bk11: 12a 14593i bk12: 0a 14642i bk13: 0a 14643i bk14: 0a 14643i bk15: 0a 14643i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00150232
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14644 n_nop=14561 n_act=6 n_pre=0 n_req=46 n_rd=62 n_write=15 bw_util=0.01052
n_activity=677 dram_eff=0.2275
bk0: 0a 14644i bk1: 0a 14645i bk2: 0a 14646i bk3: 0a 14647i bk4: 4a 14624i bk5: 2a 14628i bk6: 2a 14627i bk7: 0a 14642i bk8: 4a 14624i bk9: 0a 14643i bk10: 30a 14429i bk11: 20a 14512i bk12: 0a 14641i bk13: 0a 14642i bk14: 0a 14643i bk15: 0a 14644i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00901393
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14644 n_nop=14587 n_act=5 n_pre=0 n_req=31 n_rd=42 n_write=10 bw_util=0.007102
n_activity=505 dram_eff=0.2059
bk0: 0a 14643i bk1: 0a 14644i bk2: 0a 14644i bk3: 0a 14645i bk4: 0a 14645i bk5: 2a 14628i bk6: 4a 14623i bk7: 0a 14645i bk8: 0a 14646i bk9: 2a 14630i bk10: 18a 14530i bk11: 16a 14540i bk12: 0a 14641i bk13: 0a 14642i bk14: 0a 14643i bk15: 0a 14643i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00225348
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14644 n_nop=14570 n_act=5 n_pre=0 n_req=40 n_rd=58 n_write=11 bw_util=0.009424
n_activity=581 dram_eff=0.2375
bk0: 0a 14644i bk1: 0a 14645i bk2: 0a 14645i bk3: 0a 14646i bk4: 0a 14646i bk5: 0a 14647i bk6: 2a 14631i bk7: 6a 14619i bk8: 0a 14644i bk9: 2a 14627i bk10: 24a 14517i bk11: 24a 14509i bk12: 0a 14639i bk13: 0a 14641i bk14: 0a 14643i bk15: 0a 14643i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00320951
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=14644 n_nop=14597 n_act=4 n_pre=0 n_req=24 n_rd=38 n_write=5 bw_util=0.005873
n_activity=359 dram_eff=0.2396
bk0: 0a 14643i bk1: 0a 14644i bk2: 0a 14644i bk3: 0a 14644i bk4: 0a 14644i bk5: 0a 14645i bk6: 0a 14646i bk7: 2a 14629i bk8: 2a 14628i bk9: 0a 14643i bk10: 14a 14591i bk11: 20a 14546i bk12: 0a 14643i bk13: 0a 14643i bk14: 0a 14643i bk15: 0a 14643i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00157061

========= L2 cache stats =========
L2_cache_bank[0]: Access = 64, Miss = 14, Miss_rate = 0.219, Pending_hits = 6, Reservation_fails = 225
L2_cache_bank[1]: Access = 30, Miss = 12, Miss_rate = 0.400, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 50, Miss = 12, Miss_rate = 0.240, Pending_hits = 3, Reservation_fails = 104
L2_cache_bank[3]: Access = 24, Miss = 7, Miss_rate = 0.292, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 33, Miss = 20, Miss_rate = 0.606, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 34, Miss = 11, Miss_rate = 0.324, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 19, Miss = 11, Miss_rate = 0.579, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 24, Miss = 10, Miss_rate = 0.417, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 100, Miss = 13, Miss_rate = 0.130, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 33, Miss = 16, Miss_rate = 0.485, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 25, Miss = 8, Miss_rate = 0.320, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 25, Miss = 11, Miss_rate = 0.440, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 461
L2_total_cache_misses = 145
L2_total_cache_miss_rate = 0.3145
L2_total_cache_pending_hits = 11
L2_total_cache_reservation_fails = 329
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 85
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 84
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 173
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 56
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 36
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 220
L2_cache_data_port_util = 0.005
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=1359
icnt_total_pkts_simt_to_mem=690
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.50297
	minimum = 6
	maximum = 21
Network latency average = 7.38872
	minimum = 6
	maximum = 19
Slowest packet = 311
Flit latency average = 6.40461
	minimum = 6
	maximum = 15
Slowest flit = 805
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00547914
	minimum = 0.000438982 (at node 0)
	maximum = 0.0179982 (at node 23)
Accepted packet rate average = 0.00547914
	minimum = 0.000438982 (at node 0)
	maximum = 0.0179982 (at node 23)
Injected flit rate average = 0.011633
	minimum = 0.000438982 (at node 0)
	maximum = 0.0269974 (at node 2)
Accepted flit rate average= 0.011633
	minimum = 0.00219491 (at node 0)
	maximum = 0.0381914 (at node 2)
Injected packet length average = 2.12315
Accepted packet length average = 2.12315
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.87648 (2 samples)
	minimum = 6 (2 samples)
	maximum = 27.5 (2 samples)
Network latency average = 8.34356 (2 samples)
	minimum = 6 (2 samples)
	maximum = 26.5 (2 samples)
Flit latency average = 7.16266 (2 samples)
	minimum = 6 (2 samples)
	maximum = 24.5 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.00344191 (2 samples)
	minimum = 0.000525348 (2 samples)
	maximum = 0.0131282 (2 samples)
Accepted packet rate average = 0.00344191 (2 samples)
	minimum = 0.000525348 (2 samples)
	maximum = 0.0131282 (2 samples)
Injected flit rate average = 0.00756669 (2 samples)
	minimum = 0.000601812 (2 samples)
	maximum = 0.0246625 (2 samples)
Accepted flit rate average = 0.00756669 (2 samples)
	minimum = 0.00147978 (2 samples)
	maximum = 0.0298007 (2 samples)
Injected packet size average = 2.1984 (2 samples)
Accepted packet size average = 2.1984 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 5 sec (5 sec)
gpgpu_simulation_rate = 23372 (inst/sec)
gpgpu_simulation_rate = 2219 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x403820 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (16,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,11095)
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,11095)
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,11095)
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,11095)
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,11095)
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,11095)
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,11095)
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,11095)
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,11095)
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,11095)
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,11095)
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,11095)
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,11095)
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,11095)
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,11095)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,11095)
GPGPU-Sim uArch: cycles simulated: 11595  inst.: 170592 (ipc=107.5) sim_rate=28432 (inst/sec) elapsed = 0:0:00:06 / Mon May 11 17:35:37 2015
GPGPU-Sim uArch: cycles simulated: 12095  inst.: 171256 (ipc=54.4) sim_rate=24465 (inst/sec) elapsed = 0:0:00:07 / Mon May 11 17:35:38 2015
GPGPU-Sim uArch: cycles simulated: 13095  inst.: 173878 (ipc=28.5) sim_rate=21734 (inst/sec) elapsed = 0:0:00:08 / Mon May 11 17:35:39 2015
GPGPU-Sim uArch: cycles simulated: 14095  inst.: 178185 (ipc=20.4) sim_rate=19798 (inst/sec) elapsed = 0:0:00:09 / Mon May 11 17:35:40 2015
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3318,11095), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3444,11095), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3542,11095), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (3556,11095), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3608,11095), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3662,11095), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3896,11095), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (4150,11095), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (4231,11095), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (4271,11095), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (4391,11095), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (4466,11095), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (4498,11095), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 15595  inst.: 184821 (ipc=15.1) sim_rate=18482 (inst/sec) elapsed = 0:0:00:10 / Mon May 11 17:35:41 2015
GPGPU-Sim uArch: Shader 12 finished CTA #0 (4521,11095), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (4618,11095), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (5007,11095), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 0.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 5008
gpu_sim_insn = 68544
gpu_ipc =      13.6869
gpu_tot_sim_cycle = 16103
gpu_tot_sim_insn = 185408
gpu_tot_ipc =      11.5139
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 283
gpu_stall_icnt2sh    = 184
gpu_total_sim_rate=18540

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4047
	L1I_total_cache_misses = 65
	L1I_total_cache_miss_rate = 0.0161
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 358, Miss = 154, Miss_rate = 0.430, Pending_hits = 21, Reservation_fails = 0
	L1D_cache_core[1]: Access = 299, Miss = 136, Miss_rate = 0.455, Pending_hits = 26, Reservation_fails = 0
	L1D_cache_core[2]: Access = 340, Miss = 148, Miss_rate = 0.435, Pending_hits = 24, Reservation_fails = 0
	L1D_cache_core[3]: Access = 296, Miss = 130, Miss_rate = 0.439, Pending_hits = 26, Reservation_fails = 0
	L1D_cache_core[4]: Access = 232, Miss = 105, Miss_rate = 0.453, Pending_hits = 18, Reservation_fails = 0
	L1D_cache_core[5]: Access = 162, Miss = 71, Miss_rate = 0.438, Pending_hits = 18, Reservation_fails = 0
	L1D_cache_core[6]: Access = 342, Miss = 155, Miss_rate = 0.453, Pending_hits = 20, Reservation_fails = 0
	L1D_cache_core[7]: Access = 214, Miss = 95, Miss_rate = 0.444, Pending_hits = 18, Reservation_fails = 0
	L1D_cache_core[8]: Access = 267, Miss = 117, Miss_rate = 0.438, Pending_hits = 19, Reservation_fails = 0
	L1D_cache_core[9]: Access = 288, Miss = 124, Miss_rate = 0.431, Pending_hits = 21, Reservation_fails = 0
	L1D_cache_core[10]: Access = 196, Miss = 91, Miss_rate = 0.464, Pending_hits = 18, Reservation_fails = 0
	L1D_cache_core[11]: Access = 421, Miss = 177, Miss_rate = 0.420, Pending_hits = 19, Reservation_fails = 0
	L1D_cache_core[12]: Access = 213, Miss = 96, Miss_rate = 0.451, Pending_hits = 18, Reservation_fails = 0
	L1D_cache_core[13]: Access = 154, Miss = 70, Miss_rate = 0.455, Pending_hits = 18, Reservation_fails = 0
	L1D_cache_core[14]: Access = 110, Miss = 46, Miss_rate = 0.418, Pending_hits = 18, Reservation_fails = 0
	L1D_total_cache_accesses = 3892
	L1D_total_cache_misses = 1715
	L1D_total_cache_miss_rate = 0.4406
	L1D_total_cache_pending_hits = 302
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.016
	L1D_cache_fill_port_util = 0.005
L1C_cache:
	L1C_total_cache_accesses = 1282
	L1C_total_cache_misses = 128
	L1C_total_cache_miss_rate = 0.0998
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1791
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 302
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 613
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1154
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 128
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 84
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1102
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3982
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 65
Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
400, 
gpgpu_n_tot_thrd_icount = 1912832
gpgpu_n_tot_w_icount = 7472
gpgpu_n_stall_shd_mem = 2640
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 613
gpgpu_n_mem_write_global = 1186
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 14694
gpgpu_n_store_insn = 1414
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 25637
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 672
gpgpu_stall_shd_mem[c_mem][bk_conf] = 672
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1968
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4	W0_Idle:20257	W0_Scoreboard:87306	W1:3680	W2:852	W3:1146	W4:585	W5:152	W6:268	W7:69	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0	W33:0	W34:0	W35:0	W36:0	W37:0	W38:0	W39:0	W40:0	W41:0	W42:0	W43:0	W44:0	W45:0	W46:0	W47:0	W48:0	W49:0	W50:0	W51:0	W52:0	W53:0	W54:0	W55:0	W56:0	W57:0	W58:0	W59:0	W60:0	W61:0	W62:0	W63:0	W64:0	W65:0	W66:0	W67:0	W68:0	W69:0	W70:0	W71:0	W72:0	W73:0	W74:0	W75:0	W76:0	W77:0	W78:0	W79:0	W80:0	W81:0	W82:0	W83:0	W84:0	W85:0	W86:0	W87:0	W88:0	W89:0	W90:0	W91:0	W92:0	W93:0	W94:0	W95:0	W96:0	W97:0	W98:0	W99:0	W100:0	W101:0	W102:0	W103:0	W104:0	W105:0	W106:0	W107:0	W108:0	W109:0	W110:0	W111:0	W112:0	W113:0	W114:0	W115:0	W116:0	W117:0	W118:0	W119:0	W120:0	W121:0	W122:0	W123:0	W124:0	W125:0	W126:0	W127:0	W128:0	W129:0	W130:0	W131:0	W132:0	W133:0	W134:0	W135:0	W136:0	W137:0	W138:0	W139:0	W140:0	W141:0	W142:0	W143:0	W144:0	W145:0	W146:0	W147:0	W148:0	W149:0	W150:0	W151:0	W152:0	W153:0	W154:0	W155:0	W156:0	W157:0	W158:0	W159:0	W160:0	W161:0	W162:0	W163:0	W164:0	W165:0	W166:0	W167:0	W168:0	W169:0	W170:0	W171:0	W172:0	W173:0	W174:0	W175:0	W176:0	W177:0	W178:0	W179:0	W180:0	W181:0	W182:0	W183:0	W184:0	W185:0	W186:0	W187:0	W188:0	W189:0	W190:0	W191:0	W192:0	W193:0	W194:0	W195:0	W196:0	W197:0	W198:0	W199:0	W200:0	W201:0	W202:0	W203:0	W204:0	W205:0	W206:0	W207:0	W208:0	W209:0	W210:0	W211:0	W212:0	W213:0	W214:0	W215:0	W216:0	W217:0	W218:0	W219:0	W220:0	W221:0	W222:0	W223:0	W224:0	W225:0	W226:0	W227:0	W228:0	W229:0	W230:0	W231:0	W232:0	W233:0	W234:0	W235:0	W236:0	W237:0	W238:0	W239:0	W240:0	W241:0	W242:0	W243:0	W244:0	W245:0	W246:0	W247:0	W248:0	W249:0	W250:0	W251:0	W252:0	W253:0	W254:0	W255:0	W256:720
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4904 {8:613,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 47440 {40:1186,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 83368 {136:613,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9488 {8:1186,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 33 
maxdqlatency = 0 
maxmflatency = 301 
averagemflatency = 167 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 16102 
mrq_lat_table:414 	8 	15 	31 	8 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1570 	244 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1676 	193 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	421 	197 	10 	0 	0 	0 	0 	2 	11 	42 	1131 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	30 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       642         0         0         0       675       669       526       519         0       865       879       843         0         0         0         0 
dram[1]:      1131         0         0         0       516         0       525      1124      1118       844       882       847         0         0         0         0 
dram[2]:         0         0         0         0       687      1488       681       671      1119       863       887       854         0         0         0         0 
dram[3]:         0         0         0         0         0       663       526       663       846      1141       891       866         0         0         0         0 
dram[4]:         0         0         0         0       519       685      2062       697       888      2750       860       871         0         0         0         0 
dram[5]:         0         0         0         0       516       526       521       659      1135       860       863       875         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan  2.000000  2.000000  6.000000  1.000000      -nan  5.000000 27.000000 29.000000      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan  6.000000      -nan  4.000000  6.000000  6.000000  5.000000 28.000000 26.000000      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan  5.000000  7.000000  3.000000  6.000000  6.000000  3.000000 31.000000 28.000000      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan  2.000000  5.000000  5.000000  2.000000  1.000000 29.000000 24.000000      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan  1.000000  1.000000  9.000000  8.000000  3.000000  2.000000 30.000000 28.000000      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan  2.000000  2.000000  4.000000  4.000000 10.000000  3.000000 27.000000 28.000000      -nan      -nan      -nan      -nan 
average row locality = 477/49 = 9.734694
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0         2         2         6         1         0         5        16        18         0         0         0         0 
dram[1]:         2         0         0         0         6         0         4         6         6         5        16        16         0         0         0         0 
dram[2]:         0         0         0         0         5         7         3         6         6         3        19        16         0         0         0         0 
dram[3]:         0         0         0         0         0         2         5         5         2         1        17        15         0         0         0         0 
dram[4]:         0         0         0         0         1         1         9         8         3         2        18        17         0         0         0         0 
dram[5]:         0         0         0         0         2         2         4         4        10         3        17        17         0         0         0         0 
total reads: 344
min_bank_accesses = 0!
chip skew: 65/47 = 1.38
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0        11        11         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0        12        10         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0        12        12         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0        12         9         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0        12        11         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        10        11         0         0         0         0 
total reads: 133
min_bank_accesses = 0!
chip skew: 24/21 = 1.14
average mf latency per bank:
dram[0]:       1300    none      none      none         266       264       278       268    none         278       623       820    none      none      none      none  
dram[1]:          0    none      none      none         277    none         280       272       266       272       600       754    none      none      none      none  
dram[2]:     none      none      none      none         293       271       271       284       266       280       659       672    none      none      none      none  
dram[3]:     none      none      none      none      none         263       262       266       266       268       564       671    none      none      none      none  
dram[4]:     none      none      none      none         274       282       268       262       266       265      1754       801    none      none      none      none  
dram[5]:     none      none      none      none         267       273       281       301       267       269       731       675    none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0       268       268       299       268         0       289       270       295         0         0         0         0
dram[1]:          0         0         0         0       290         0       295       291       270       280       288       274         0         0         0         0
dram[2]:          0         0         0         0       268       276       288       301       278       290       274       270         0         0         0         0
dram[3]:          0         0         0         0         0       268       268       281       269       268       270       273         0         0         0         0
dram[4]:          0         0         0         0       274       282       284       269       276       268       282       271         0         0         0         0
dram[5]:          0         0         0         0       269       279       296       269       284       275       272       279         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21254 n_nop=21114 n_act=10 n_pre=2 n_req=75 n_rd=106 n_write=22 bw_util=0.01204
n_activity=1080 dram_eff=0.237
bk0: 6a 21181i bk1: 0a 21251i bk2: 0a 21253i bk3: 0a 21254i bk4: 4a 21234i bk5: 4a 21235i bk6: 12a 21211i bk7: 2a 21241i bk8: 0a 21255i bk9: 10a 21221i bk10: 32a 21047i bk11: 36a 21009i bk12: 0a 21251i bk13: 0a 21252i bk14: 0a 21253i bk15: 0a 21253i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00861014
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21254 n_nop=21102 n_act=8 n_pre=0 n_req=83 n_rd=122 n_write=22 bw_util=0.01355
n_activity=994 dram_eff=0.2897
bk0: 4a 21233i bk1: 0a 21253i bk2: 0a 21254i bk3: 0a 21254i bk4: 12a 21208i bk5: 0a 21254i bk6: 8a 21202i bk7: 12a 21180i bk8: 12a 21216i bk9: 10a 21213i bk10: 32a 21028i bk11: 32a 21050i bk12: 0a 21251i bk13: 0a 21252i bk14: 0a 21252i bk15: 0a 21252i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0055519
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21254 n_nop=21092 n_act=8 n_pre=0 n_req=89 n_rd=130 n_write=24 bw_util=0.01449
n_activity=1118 dram_eff=0.2755
bk0: 0a 21253i bk1: 0a 21255i bk2: 0a 21257i bk3: 0a 21259i bk4: 10a 21220i bk5: 14a 21195i bk6: 6a 21224i bk7: 12a 21177i bk8: 12a 21202i bk9: 6a 21226i bk10: 38a 20995i bk11: 32a 21008i bk12: 0a 21249i bk13: 0a 21250i bk14: 0a 21252i bk15: 0a 21253i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0119507
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21254 n_nop=21132 n_act=7 n_pre=0 n_req=68 n_rd=94 n_write=21 bw_util=0.01082
n_activity=997 dram_eff=0.2307
bk0: 0a 21253i bk1: 0a 21254i bk2: 0a 21254i bk3: 0a 21255i bk4: 0a 21255i bk5: 4a 21234i bk6: 10a 21220i bk7: 10a 21210i bk8: 4a 21235i bk9: 2a 21238i bk10: 34a 21042i bk11: 30a 21062i bk12: 0a 21251i bk13: 0a 21252i bk14: 0a 21253i bk15: 0a 21253i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.0024466
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21254 n_nop=21105 n_act=8 n_pre=0 n_req=82 n_rd=118 n_write=23 bw_util=0.01327
n_activity=1149 dram_eff=0.2454
bk0: 0a 21254i bk1: 0a 21255i bk2: 0a 21257i bk3: 0a 21258i bk4: 2a 21239i bk5: 2a 21235i bk6: 18a 21196i bk7: 16a 21208i bk8: 6a 21229i bk9: 4a 21231i bk10: 36a 21049i bk11: 34a 21034i bk12: 0a 21248i bk13: 0a 21251i bk14: 0a 21253i bk15: 0a 21253i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00249365
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21254 n_nop=21107 n_act=8 n_pre=0 n_req=80 n_rd=118 n_write=21 bw_util=0.01308
n_activity=1028 dram_eff=0.2704
bk0: 0a 21253i bk1: 0a 21254i bk2: 0a 21254i bk3: 0a 21254i bk4: 4a 21234i bk5: 4a 21232i bk6: 8a 21211i bk7: 8a 21225i bk8: 20a 21197i bk9: 6a 21216i bk10: 34a 21050i bk11: 34a 21049i bk12: 0a 21253i bk13: 0a 21253i bk14: 0a 21253i bk15: 0a 21253i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00437565

========= L2 cache stats =========
L2_cache_bank[0]: Access = 156, Miss = 27, Miss_rate = 0.173, Pending_hits = 6, Reservation_fails = 225
L2_cache_bank[1]: Access = 158, Miss = 26, Miss_rate = 0.165, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 150, Miss = 34, Miss_rate = 0.227, Pending_hits = 4, Reservation_fails = 104
L2_cache_bank[3]: Access = 134, Miss = 27, Miss_rate = 0.201, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 142, Miss = 33, Miss_rate = 0.232, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 133, Miss = 32, Miss_rate = 0.241, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 108, Miss = 24, Miss_rate = 0.222, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 108, Miss = 23, Miss_rate = 0.213, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 366, Miss = 31, Miss_rate = 0.085, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 152, Miss = 28, Miss_rate = 0.184, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 140, Miss = 33, Miss_rate = 0.236, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 127, Miss = 26, Miss_rate = 0.205, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 1874
L2_total_cache_misses = 344
L2_total_cache_miss_rate = 0.1836
L2_total_cache_pending_hits = 18
L2_total_cache_reservation_fails = 329
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 398
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 213
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1053
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 126
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 220
L2_cache_data_port_util = 0.015
L2_cache_fill_port_util = 0.007

icnt_total_pkts_mem_to_simt=4596
icnt_total_pkts_simt_to_mem=3060
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.96143
	minimum = 6
	maximum = 34
Network latency average = 8.47381
	minimum = 6
	maximum = 32
Slowest packet = 1514
Flit latency average = 8.12948
	minimum = 6
	maximum = 28
Slowest flit = 3471
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0208999
	minimum = 0.00958466 (at node 14)
	maximum = 0.053115 (at node 23)
Accepted packet rate average = 0.0208999
	minimum = 0.00958466 (at node 14)
	maximum = 0.053115 (at node 23)
Injected flit rate average = 0.041467
	minimum = 0.0159744 (at node 14)
	maximum = 0.0842652 (at node 23)
Accepted flit rate average= 0.041467
	minimum = 0.0223642 (at node 14)
	maximum = 0.0984425 (at node 23)
Injected packet length average = 1.98408
Accepted packet length average = 1.98408
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 8.9048 (3 samples)
	minimum = 6 (3 samples)
	maximum = 29.6667 (3 samples)
Network latency average = 8.38698 (3 samples)
	minimum = 6 (3 samples)
	maximum = 28.3333 (3 samples)
Flit latency average = 7.48494 (3 samples)
	minimum = 6 (3 samples)
	maximum = 25.6667 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.00926124 (3 samples)
	minimum = 0.00354512 (3 samples)
	maximum = 0.0264571 (3 samples)
Accepted packet rate average = 0.00926124 (3 samples)
	minimum = 0.00354512 (3 samples)
	maximum = 0.0264571 (3 samples)
Injected flit rate average = 0.0188668 (3 samples)
	minimum = 0.00572602 (3 samples)
	maximum = 0.04453 (3 samples)
Accepted flit rate average = 0.0188668 (3 samples)
	minimum = 0.00844126 (3 samples)
	maximum = 0.0526813 (3 samples)
Injected packet size average = 2.03718 (3 samples)
Accepted packet size average = 2.03718 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 10 sec (10 sec)
gpgpu_simulation_rate = 18540 (inst/sec)
gpgpu_simulation_rate = 1610 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x403820 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (16,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,16103)
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,16103)
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,16103)
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,16103)
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,16103)
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,16103)
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,16103)
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,16103)
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,16103)
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,16103)
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,16103)
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,16103)
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,16103)
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,16103)
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,16103)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,16103)
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(2,0,0) tid=(130,0,0)
GPGPU-Sim uArch: cycles simulated: 16603  inst.: 241376 (ipc=111.9) sim_rate=21943 (inst/sec) elapsed = 0:0:00:11 / Mon May 11 17:35:42 2015
GPGPU-Sim uArch: cycles simulated: 17603  inst.: 247082 (ipc=41.1) sim_rate=20590 (inst/sec) elapsed = 0:0:00:12 / Mon May 11 17:35:43 2015
GPGPU-Sim uArch: cycles simulated: 18603  inst.: 261456 (ipc=30.4) sim_rate=20112 (inst/sec) elapsed = 0:0:00:13 / Mon May 11 17:35:44 2015
GPGPU-Sim uArch: cycles simulated: 19603  inst.: 275099 (ipc=25.6) sim_rate=19649 (inst/sec) elapsed = 0:0:00:14 / Mon May 11 17:35:45 2015
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(11,0,0) tid=(33,0,0)
GPGPU-Sim uArch: cycles simulated: 20103  inst.: 281412 (ipc=24.0) sim_rate=18760 (inst/sec) elapsed = 0:0:00:15 / Mon May 11 17:35:46 2015
GPGPU-Sim uArch: Shader 1 finished CTA #0 (4604,16103), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (4739,16103), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (4760,16103), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 21103  inst.: 293809 (ipc=21.7) sim_rate=18363 (inst/sec) elapsed = 0:0:00:16 / Mon May 11 17:35:47 2015
GPGPU-Sim uArch: Shader 2 finished CTA #0 (5315,16103), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (5318,16103), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (5467,16103), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (5538,16103), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (5563,16103), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (5622,16103), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (5710,16103), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (5849,16103), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (6119,16103), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (6526,16103), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (6721,16103), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (6891,16103), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 23103  inst.: 302700 (ipc=16.8) sim_rate=17805 (inst/sec) elapsed = 0:0:00:17 / Mon May 11 17:35:48 2015
GPGPU-Sim uArch: Shader 4 finished CTA #1 (7339,16103), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 4.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 7340
gpu_sim_insn = 117593
gpu_ipc =      16.0208
gpu_tot_sim_cycle = 23443
gpu_tot_sim_insn = 303001
gpu_tot_ipc =      12.9250
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 283
gpu_stall_icnt2sh    = 2706
gpu_total_sim_rate=17823

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 7092
	L1I_total_cache_misses = 65
	L1I_total_cache_miss_rate = 0.0092
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 1018, Miss = 402, Miss_rate = 0.395, Pending_hits = 31, Reservation_fails = 91
	L1D_cache_core[1]: Access = 974, Miss = 380, Miss_rate = 0.390, Pending_hits = 35, Reservation_fails = 49
	L1D_cache_core[2]: Access = 1038, Miss = 405, Miss_rate = 0.390, Pending_hits = 30, Reservation_fails = 47
	L1D_cache_core[3]: Access = 1258, Miss = 502, Miss_rate = 0.399, Pending_hits = 33, Reservation_fails = 332
	L1D_cache_core[4]: Access = 1705, Miss = 689, Miss_rate = 0.404, Pending_hits = 52, Reservation_fails = 335
	L1D_cache_core[5]: Access = 964, Miss = 373, Miss_rate = 0.387, Pending_hits = 30, Reservation_fails = 146
	L1D_cache_core[6]: Access = 1222, Miss = 506, Miss_rate = 0.414, Pending_hits = 31, Reservation_fails = 336
	L1D_cache_core[7]: Access = 1021, Miss = 412, Miss_rate = 0.404, Pending_hits = 25, Reservation_fails = 189
	L1D_cache_core[8]: Access = 1037, Miss = 409, Miss_rate = 0.394, Pending_hits = 26, Reservation_fails = 90
	L1D_cache_core[9]: Access = 955, Miss = 375, Miss_rate = 0.393, Pending_hits = 28, Reservation_fails = 44
	L1D_cache_core[10]: Access = 1073, Miss = 436, Miss_rate = 0.406, Pending_hits = 29, Reservation_fails = 214
	L1D_cache_core[11]: Access = 1116, Miss = 442, Miss_rate = 0.396, Pending_hits = 32, Reservation_fails = 49
	L1D_cache_core[12]: Access = 941, Miss = 372, Miss_rate = 0.395, Pending_hits = 33, Reservation_fails = 105
	L1D_cache_core[13]: Access = 845, Miss = 337, Miss_rate = 0.399, Pending_hits = 29, Reservation_fails = 83
	L1D_cache_core[14]: Access = 987, Miss = 402, Miss_rate = 0.407, Pending_hits = 32, Reservation_fails = 244
	L1D_total_cache_accesses = 16154
	L1D_total_cache_misses = 6442
	L1D_total_cache_miss_rate = 0.3988
	L1D_total_cache_pending_hits = 476
	L1D_total_cache_reservation_fails = 2354
	L1D_cache_data_port_util = 0.046
	L1D_cache_fill_port_util = 0.008
L1C_cache:
	L1C_total_cache_accesses = 1956
	L1C_total_cache_misses = 128
	L1C_total_cache_miss_rate = 0.0654
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8941
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 474
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1636
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 160
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 1828
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 128
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 295
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4806
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2194
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 7027
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 65
Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
714, 
gpgpu_n_tot_thrd_icount = 3383808
gpgpu_n_tot_w_icount = 13218
gpgpu_n_stall_shd_mem = 15916
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1636
gpgpu_n_mem_write_global = 5103
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 29601
gpgpu_n_store_insn = 7563
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 38495
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 896
gpgpu_stall_shd_mem[c_mem][bk_conf] = 896
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 15020
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:33	W0_Idle:24876	W0_Scoreboard:162117	W1:4212	W2:1116	W3:1488	W4:848	W5:342	W6:453	W7:266	W8:134	W9:185	W10:321	W11:263	W12:220	W13:141	W14:253	W15:174	W16:209	W17:391	W18:184	W19:159	W20:192	W21:143	W22:159	W23:86	W24:28	W25:50	W26:74	W27:115	W28:52	W29:0	W30:0	W31:0	W32:0	W33:0	W34:0	W35:0	W36:0	W37:0	W38:0	W39:0	W40:0	W41:0	W42:0	W43:0	W44:0	W45:0	W46:0	W47:0	W48:0	W49:0	W50:0	W51:0	W52:0	W53:0	W54:0	W55:0	W56:0	W57:0	W58:0	W59:0	W60:0	W61:0	W62:0	W63:0	W64:0	W65:0	W66:0	W67:0	W68:0	W69:0	W70:0	W71:0	W72:0	W73:0	W74:0	W75:0	W76:0	W77:0	W78:0	W79:0	W80:0	W81:0	W82:0	W83:0	W84:0	W85:0	W86:0	W87:0	W88:0	W89:0	W90:0	W91:0	W92:0	W93:0	W94:0	W95:0	W96:0	W97:0	W98:0	W99:0	W100:0	W101:0	W102:0	W103:0	W104:0	W105:0	W106:0	W107:0	W108:0	W109:0	W110:0	W111:0	W112:0	W113:0	W114:0	W115:0	W116:0	W117:0	W118:0	W119:0	W120:0	W121:0	W122:0	W123:0	W124:0	W125:0	W126:0	W127:0	W128:0	W129:0	W130:0	W131:0	W132:0	W133:0	W134:0	W135:0	W136:0	W137:0	W138:0	W139:0	W140:0	W141:0	W142:0	W143:0	W144:0	W145:0	W146:0	W147:0	W148:0	W149:0	W150:0	W151:0	W152:0	W153:0	W154:0	W155:0	W156:0	W157:0	W158:0	W159:0	W160:0	W161:0	W162:0	W163:0	W164:0	W165:0	W166:0	W167:0	W168:0	W169:0	W170:0	W171:0	W172:0	W173:0	W174:0	W175:0	W176:0	W177:0	W178:0	W179:0	W180:0	W181:0	W182:0	W183:0	W184:0	W185:0	W186:0	W187:0	W188:0	W189:0	W190:0	W191:0	W192:0	W193:0	W194:0	W195:0	W196:0	W197:0	W198:0	W199:0	W200:0	W201:0	W202:0	W203:0	W204:0	W205:0	W206:0	W207:0	W208:0	W209:0	W210:0	W211:0	W212:0	W213:0	W214:0	W215:0	W216:0	W217:0	W218:0	W219:0	W220:0	W221:0	W222:0	W223:0	W224:0	W225:0	W226:0	W227:0	W228:0	W229:0	W230:0	W231:0	W232:0	W233:0	W234:0	W235:0	W236:0	W237:0	W238:0	W239:0	W240:0	W241:0	W242:0	W243:0	W244:0	W245:0	W246:0	W247:0	W248:0	W249:0	W250:0	W251:0	W252:0	W253:0	W254:0	W255:0	W256:960
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 13088 {8:1636,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 208280 {40:5049,72:16,136:38,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 222496 {136:1636,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 40824 {8:5103,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 75 
maxdqlatency = 0 
maxmflatency = 476 
averagemflatency = 177 
max_icnt2mem_latency = 106 
max_icnt2sh_latency = 23442 
mrq_lat_table:701 	58 	45 	81 	37 	13 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	6056 	698 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	2932 	1531 	1926 	425 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	836 	518 	284 	13 	0 	0 	0 	2 	11 	42 	1131 	3917 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	43 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       642         0         0         0       675       669       526       519       934       865       879       843         0         0         0         0 
dram[1]:      1131         0         0         0       516       524       525      1124      1118       844       882       847         0         0         0         0 
dram[2]:         0         0         0         0       687      1488       681       671      1119       863       887       854         0         0         0         0 
dram[3]:         0         0         0         0       521       663       526       663       846      1141       891       866         0         0         0         0 
dram[4]:         0         0         0         0       519       685      2062       697       888      2750       860       871         0         0         0         0 
dram[5]:         0         0         0         0       516       526       521       659      1135       860       863       875         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan  9.000000 10.000000 22.000000 21.000000 13.000000 18.000000 32.000000 34.000000      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan 10.000000  8.000000 20.000000 24.000000 16.000000 17.000000 36.000000 32.000000      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan  9.000000 11.000000 19.000000 16.000000 15.000000 13.000000 35.000000 33.000000      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan  9.000000 10.000000 22.000000 20.000000 13.000000 17.000000 31.000000 32.000000      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan 10.000000 10.000000 23.000000 19.000000 15.000000 13.000000 33.000000 31.000000      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan  8.000000 10.000000 19.000000 14.000000 24.000000 16.000000 29.000000 30.000000      -nan      -nan      -nan      -nan 
average row locality = 936/52 = 18.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0         9        10        22        21        13        18        21        23         0         0         0         0 
dram[1]:         2         0         0         0        10         8        20        24        16        17        23        21         0         0         0         0 
dram[2]:         0         0         0         0         9        11        19        16        15        13        23        21         0         0         0         0 
dram[3]:         0         0         0         0         9        10        22        20        13        17        19        21         0         0         0         0 
dram[4]:         0         0         0         0        10        10        23        19        15        13        21        20         0         0         0         0 
dram[5]:         0         0         0         0         8        10        19        14        24        16        19        19         0         0         0         0 
total reads: 799
min_bank_accesses = 0!
chip skew: 141/127 = 1.11
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0        11        11         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0        13        11         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0        12        12         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0        12        11         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0        12        11         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        10        11         0         0         0         0 
total reads: 137
min_bank_accesses = 0!
chip skew: 24/21 = 1.14
average mf latency per bank:
dram[0]:       1300    none      none      none         425       345       363       347       356       336      2185      2680    none      none      none      none  
dram[1]:          0    none      none      none         330       340       323       344       287       330      2009      2776    none      none      none      none  
dram[2]:     none      none      none      none         357       335       346       318       319       305      1996      2302    none      none      none      none  
dram[3]:     none      none      none      none         319       328       342       345       330       372      2397      2172    none      none      none      none  
dram[4]:     none      none      none      none         356       336       353       407       319       302      4642      2528    none      none      none      none  
dram[5]:     none      none      none      none         421       342       361       349       337       322      3166      2432    none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0       391       430       400       440       407       400       395       413         0         0         0         0
dram[1]:          0         0         0         0       351       437       373       404       310       383       305       393         0         0         0         0
dram[2]:          0         0         0         0       328       316       344       340       356       304       353       310         0         0         0         0
dram[3]:          0         0         0         0       390       362       381       409       374       424       376       425         0         0         0         0
dram[4]:          0         0         0         0       369       375       421       476       360       342       341       310         0         0         0         0
dram[5]:          0         0         0         0       405       339       428       382       376       349       384       325         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30942 n_nop=30627 n_act=11 n_pre=2 n_req=162 n_rd=280 n_write=22 bw_util=0.01952
n_activity=1655 dram_eff=0.365
bk0: 6a 30869i bk1: 0a 30939i bk2: 0a 30941i bk3: 0a 30942i bk4: 18a 30886i bk5: 20a 30879i bk6: 44a 30781i bk7: 42a 30685i bk8: 26a 30847i bk9: 36a 30765i bk10: 42a 30659i bk11: 46a 30646i bk12: 0a 30939i bk13: 0a 30940i bk14: 0a 30941i bk15: 0a 30941i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0293775
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30942 n_nop=30627 n_act=9 n_pre=0 n_req=165 n_rd=282 n_write=24 bw_util=0.01978
n_activity=1603 dram_eff=0.3818
bk0: 4a 30921i bk1: 0a 30942i bk2: 0a 30943i bk3: 0a 30943i bk4: 20a 30873i bk5: 16a 30877i bk6: 40a 30756i bk7: 48a 30678i bk8: 32a 30839i bk9: 34a 30793i bk10: 46a 30623i bk11: 42a 30703i bk12: 0a 30939i bk13: 0a 30940i bk14: 0a 30940i bk15: 0a 30940i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0163209
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30942 n_nop=30656 n_act=8 n_pre=0 n_req=151 n_rd=254 n_write=24 bw_util=0.01797
n_activity=1622 dram_eff=0.3428
bk0: 0a 30941i bk1: 0a 30943i bk2: 0a 30945i bk3: 0a 30947i bk4: 18a 30890i bk5: 22a 30865i bk6: 38a 30816i bk7: 32a 30792i bk8: 30a 30833i bk9: 26a 30827i bk10: 46a 30666i bk11: 42a 30672i bk12: 0a 30937i bk13: 0a 30938i bk14: 0a 30940i bk15: 0a 30941i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0116347
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30942 n_nop=30649 n_act=8 n_pre=0 n_req=154 n_rd=262 n_write=23 bw_util=0.01842
n_activity=1643 dram_eff=0.3469
bk0: 0a 30941i bk1: 0a 30942i bk2: 0a 30943i bk3: 0a 30944i bk4: 18a 30880i bk5: 20a 30866i bk6: 44a 30796i bk7: 40a 30753i bk8: 26a 30848i bk9: 34a 30775i bk10: 38a 30722i bk11: 42a 30667i bk12: 0a 30939i bk13: 0a 30940i bk14: 0a 30941i bk15: 0a 30941i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.015222
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30942 n_nop=30649 n_act=8 n_pre=0 n_req=154 n_rd=262 n_write=23 bw_util=0.01842
n_activity=1654 dram_eff=0.3446
bk0: 0a 30942i bk1: 0a 30943i bk2: 0a 30945i bk3: 0a 30946i bk4: 20a 30862i bk5: 20a 30859i bk6: 46a 30731i bk7: 38a 30726i bk8: 30a 30852i bk9: 26a 30810i bk10: 42a 30721i bk11: 40a 30697i bk12: 0a 30936i bk13: 0a 30939i bk14: 0a 30941i bk15: 0a 30941i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0136384
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=30942 n_nop=30655 n_act=8 n_pre=0 n_req=150 n_rd=258 n_write=21 bw_util=0.01803
n_activity=1478 dram_eff=0.3775
bk0: 0a 30941i bk1: 0a 30942i bk2: 0a 30942i bk3: 0a 30942i bk4: 16a 30889i bk5: 20a 30869i bk6: 38a 30738i bk7: 28a 30774i bk8: 48a 30807i bk9: 32a 30748i bk10: 38a 30676i bk11: 38a 30729i bk12: 0a 30941i bk13: 0a 30941i bk14: 0a 30941i bk15: 0a 30941i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0201021

========= L2 cache stats =========
L2_cache_bank[0]: Access = 523, Miss = 68, Miss_rate = 0.130, Pending_hits = 6, Reservation_fails = 225
L2_cache_bank[1]: Access = 593, Miss = 72, Miss_rate = 0.121, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 521, Miss = 71, Miss_rate = 0.136, Pending_hits = 4, Reservation_fails = 104
L2_cache_bank[3]: Access = 586, Miss = 70, Miss_rate = 0.119, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 484, Miss = 66, Miss_rate = 0.136, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 501, Miss = 61, Miss_rate = 0.122, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 503, Miss = 63, Miss_rate = 0.125, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 468, Miss = 68, Miss_rate = 0.145, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 1005, Miss = 69, Miss_rate = 0.069, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 530, Miss = 62, Miss_rate = 0.117, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 605, Miss = 70, Miss_rate = 0.116, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 495, Miss = 59, Miss_rate = 0.119, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 6814
L2_total_cache_misses = 799
L2_total_cache_miss_rate = 0.1173
L2_total_cache_pending_hits = 19
L2_total_cache_reservation_fails = 329
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 969
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 665
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4966
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 8
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 129
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 220
L2_cache_data_port_util = 0.033
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=13628
icnt_total_pkts_simt_to_mem=12047
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 15.9352
	minimum = 6
	maximum = 88
Network latency average = 11.5078
	minimum = 6
	maximum = 87
Slowest packet = 4673
Flit latency average = 11.8741
	minimum = 6
	maximum = 83
Slowest flit = 9641
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0498537
	minimum = 0.0351499 (at node 1)
	maximum = 0.0870572 (at node 23)
Accepted packet rate average = 0.0498537
	minimum = 0.0351499 (at node 1)
	maximum = 0.0870572 (at node 23)
Injected flit rate average = 0.0909224
	minimum = 0.0634877 (at node 1)
	maximum = 0.149728 (at node 4)
Accepted flit rate average= 0.0909224
	minimum = 0.0615804 (at node 2)
	maximum = 0.171253 (at node 4)
Injected packet length average = 1.82379
Accepted packet length average = 1.82379
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.6624 (4 samples)
	minimum = 6 (4 samples)
	maximum = 44.25 (4 samples)
Network latency average = 9.16718 (4 samples)
	minimum = 6 (4 samples)
	maximum = 43 (4 samples)
Flit latency average = 8.58222 (4 samples)
	minimum = 6 (4 samples)
	maximum = 40 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.0194093 (4 samples)
	minimum = 0.0114463 (4 samples)
	maximum = 0.0416072 (4 samples)
Accepted packet rate average = 0.0194093 (4 samples)
	minimum = 0.0114463 (4 samples)
	maximum = 0.0416072 (4 samples)
Injected flit rate average = 0.0368807 (4 samples)
	minimum = 0.0201665 (4 samples)
	maximum = 0.0708294 (4 samples)
Accepted flit rate average = 0.0368807 (4 samples)
	minimum = 0.021726 (4 samples)
	maximum = 0.0823243 (4 samples)
Injected packet size average = 1.90015 (4 samples)
Accepted packet size average = 1.90015 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 17 sec (17 sec)
gpgpu_simulation_rate = 17823 (inst/sec)
gpgpu_simulation_rate = 1379 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x403820 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (16,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,23443)
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,23443)
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,23443)
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,23443)
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,23443)
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,23443)
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,23443)
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,23443)
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,23443)
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,23443)
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,23443)
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,23443)
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,23443)
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,23443)
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,23443)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,23443)
GPGPU-Sim uArch: cycles simulated: 23943  inst.: 367897 (ipc=129.8) sim_rate=20438 (inst/sec) elapsed = 0:0:00:18 / Mon May 11 17:35:49 2015
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(4,0,0) tid=(98,0,0)
GPGPU-Sim uArch: cycles simulated: 24443  inst.: 381001 (ipc=78.0) sim_rate=20052 (inst/sec) elapsed = 0:0:00:19 / Mon May 11 17:35:50 2015
GPGPU-Sim uArch: cycles simulated: 25443  inst.: 396516 (ipc=46.8) sim_rate=19825 (inst/sec) elapsed = 0:0:00:20 / Mon May 11 17:35:51 2015
GPGPU-Sim uArch: cycles simulated: 26443  inst.: 422387 (ipc=39.8) sim_rate=20113 (inst/sec) elapsed = 0:0:00:21 / Mon May 11 17:35:52 2015
GPGPU-Sim uArch: cycles simulated: 26943  inst.: 436676 (ipc=38.2) sim_rate=19848 (inst/sec) elapsed = 0:0:00:22 / Mon May 11 17:35:53 2015
GPGPU-Sim uArch: cycles simulated: 27443  inst.: 451198 (ipc=37.0) sim_rate=19617 (inst/sec) elapsed = 0:0:00:23 / Mon May 11 17:35:54 2015
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(9,0,0) tid=(250,0,0)
GPGPU-Sim uArch: cycles simulated: 28443  inst.: 476835 (ipc=34.8) sim_rate=19868 (inst/sec) elapsed = 0:0:00:24 / Mon May 11 17:35:55 2015
GPGPU-Sim uArch: cycles simulated: 28943  inst.: 489128 (ipc=33.8) sim_rate=19565 (inst/sec) elapsed = 0:0:00:25 / Mon May 11 17:35:56 2015
GPGPU-Sim uArch: cycles simulated: 29943  inst.: 512136 (ipc=32.2) sim_rate=19697 (inst/sec) elapsed = 0:0:00:26 / Mon May 11 17:35:57 2015
GPGPU-Sim uArch: Shader 4 finished CTA #0 (6901,23443), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 30443  inst.: 520760 (ipc=31.1) sim_rate=19287 (inst/sec) elapsed = 0:0:00:27 / Mon May 11 17:35:58 2015
GPGPU-Sim uArch: Shader 11 finished CTA #0 (7019,23443), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (7275,23443), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (7503,23443), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (7599,23443), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (7655,23443), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (7727,23443), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (8187,23443), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 31943  inst.: 536912 (ipc=27.5) sim_rate=19175 (inst/sec) elapsed = 0:0:00:28 / Mon May 11 17:35:59 2015
GPGPU-Sim uArch: Shader 2 finished CTA #0 (9945,23443), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 33443  inst.: 548295 (ipc=24.5) sim_rate=18906 (inst/sec) elapsed = 0:0:00:29 / Mon May 11 17:36:00 2015
GPGPU-Sim uArch: Shader 8 finished CTA #0 (11306,23443), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 34943  inst.: 555938 (ipc=22.0) sim_rate=18531 (inst/sec) elapsed = 0:0:00:30 / Mon May 11 17:36:01 2015
GPGPU-Sim uArch: Shader 12 finished CTA #0 (11697,23443), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (12133,23443), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (12551,23443), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (12910,23443), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 37443  inst.: 561368 (ipc=18.5) sim_rate=18108 (inst/sec) elapsed = 0:0:00:31 / Mon May 11 17:36:02 2015
GPGPU-Sim uArch: Shader 5 finished CTA #1 (15909,23443), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (16068,23443), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 5.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 16069
gpu_sim_insn = 260872
gpu_ipc =      16.2345
gpu_tot_sim_cycle = 39512
gpu_tot_sim_insn = 563873
gpu_tot_ipc =      14.2709
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 1102
gpu_stall_icnt2sh    = 13475
gpu_total_sim_rate=18189

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 10585
	L1I_total_cache_misses = 65
	L1I_total_cache_miss_rate = 0.0061
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 2641, Miss = 970, Miss_rate = 0.367, Pending_hits = 43, Reservation_fails = 1053
	L1D_cache_core[1]: Access = 2816, Miss = 1210, Miss_rate = 0.430, Pending_hits = 135, Reservation_fails = 1514
	L1D_cache_core[2]: Access = 2578, Miss = 994, Miss_rate = 0.386, Pending_hits = 63, Reservation_fails = 1207
	L1D_cache_core[3]: Access = 2944, Miss = 1101, Miss_rate = 0.374, Pending_hits = 45, Reservation_fails = 1725
	L1D_cache_core[4]: Access = 3285, Miss = 1245, Miss_rate = 0.379, Pending_hits = 66, Reservation_fails = 1488
	L1D_cache_core[5]: Access = 4493, Miss = 2466, Miss_rate = 0.549, Pending_hits = 543, Reservation_fails = 5095
	L1D_cache_core[6]: Access = 3123, Miss = 1206, Miss_rate = 0.386, Pending_hits = 55, Reservation_fails = 1722
	L1D_cache_core[7]: Access = 2852, Miss = 1064, Miss_rate = 0.373, Pending_hits = 35, Reservation_fails = 1413
	L1D_cache_core[8]: Access = 2675, Miss = 1100, Miss_rate = 0.411, Pending_hits = 86, Reservation_fails = 1203
	L1D_cache_core[9]: Access = 2892, Miss = 1221, Miss_rate = 0.422, Pending_hits = 117, Reservation_fails = 1467
	L1D_cache_core[10]: Access = 2833, Miss = 1053, Miss_rate = 0.372, Pending_hits = 47, Reservation_fails = 1493
	L1D_cache_core[11]: Access = 2731, Miss = 991, Miss_rate = 0.363, Pending_hits = 44, Reservation_fails = 1110
	L1D_cache_core[12]: Access = 2679, Miss = 1121, Miss_rate = 0.418, Pending_hits = 109, Reservation_fails = 1185
	L1D_cache_core[13]: Access = 2616, Miss = 1106, Miss_rate = 0.423, Pending_hits = 100, Reservation_fails = 1458
	L1D_cache_core[14]: Access = 2655, Miss = 977, Miss_rate = 0.368, Pending_hits = 45, Reservation_fails = 1488
	L1D_total_cache_accesses = 43813
	L1D_total_cache_misses = 17825
	L1D_total_cache_miss_rate = 0.4068
	L1D_total_cache_pending_hits = 1533
	L1D_total_cache_reservation_fails = 24621
	L1D_cache_data_port_util = 0.071
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 2941
	L1C_total_cache_misses = 128
	L1C_total_cache_miss_rate = 0.0435
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 23776
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1522
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4804
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 6675
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 2813
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 128
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 679
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 11
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 13021
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 17946
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 10520
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 65
Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
1095, 
gpgpu_n_tot_thrd_icount = 5058816
gpgpu_n_tot_w_icount = 19761
gpgpu_n_stall_shd_mem = 64565
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4804
gpgpu_n_mem_write_global = 13711
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 69802
gpgpu_n_store_insn = 24452
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 60373
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1389
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1389
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 63176
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:736	W0_Idle:29638	W0_Scoreboard:296600	W1:4799	W2:1475	W3:1677	W4:1028	W5:505	W6:531	W7:400	W8:264	W9:280	W10:416	W11:314	W12:338	W13:219	W14:297	W15:259	W16:265	W17:442	W18:285	W19:255	W20:270	W21:165	W22:193	W23:187	W24:56	W25:95	W26:147	W27:211	W28:86	W29:73	W30:45	W31:39	W32:22	W33:79	W34:119	W35:56	W36:68	W37:146	W38:96	W39:141	W40:56	W41:147	W42:119	W43:79	W44:68	W45:90	W46:17	W47:56	W48:79	W49:17	W50:51	W51:11	W52:84	W53:28	W54:11	W55:11	W56:11	W57:22	W58:0	W59:22	W60:11	W61:11	W62:22	W63:11	W64:11	W65:0	W66:22	W67:11	W68:0	W69:0	W70:22	W71:22	W72:44	W73:0	W74:11	W75:11	W76:11	W77:52	W78:0	W79:22	W80:22	W81:74	W82:22	W83:22	W84:33	W85:52	W86:11	W87:156	W88:104	W89:0	W90:115	W91:11	W92:41	W93:11	W94:11	W95:11	W96:11	W97:11	W98:52	W99:82	W100:0	W101:41	W102:11	W103:0	W104:0	W105:0	W106:11	W107:30	W108:0	W109:0	W110:0	W111:0	W112:0	W113:0	W114:0	W115:0	W116:0	W117:0	W118:0	W119:0	W120:0	W121:0	W122:0	W123:0	W124:0	W125:0	W126:0	W127:0	W128:0	W129:0	W130:0	W131:0	W132:0	W133:0	W134:0	W135:0	W136:0	W137:0	W138:0	W139:0	W140:0	W141:0	W142:0	W143:0	W144:0	W145:0	W146:0	W147:0	W148:0	W149:0	W150:0	W151:0	W152:0	W153:0	W154:0	W155:0	W156:0	W157:0	W158:0	W159:0	W160:0	W161:0	W162:0	W163:0	W164:0	W165:0	W166:0	W167:0	W168:0	W169:0	W170:0	W171:0	W172:0	W173:0	W174:0	W175:0	W176:0	W177:0	W178:0	W179:0	W180:0	W181:0	W182:0	W183:0	W184:0	W185:0	W186:0	W187:0	W188:0	W189:0	W190:0	W191:0	W192:0	W193:0	W194:0	W195:0	W196:0	W197:0	W198:0	W199:0	W200:0	W201:0	W202:0	W203:0	W204:0	W205:0	W206:0	W207:0	W208:0	W209:0	W210:0	W211:0	W212:0	W213:0	W214:0	W215:0	W216:0	W217:0	W218:0	W219:0	W220:0	W221:0	W222:0	W223:0	W224:0	W225:0	W226:0	W227:0	W228:0	W229:0	W230:0	W231:0	W232:0	W233:0	W234:0	W235:0	W236:0	W237:0	W238:0	W239:0	W240:0	W241:0	W242:0	W243:0	W244:0	W245:0	W246:0	W247:0	W248:0	W249:0	W250:0	W251:0	W252:0	W253:0	W254:0	W255:0	W256:1200
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 38432 {8:4804,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 581432 {40:13270,72:146,136:295,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 653344 {136:4804,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 109688 {8:13711,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 75 
maxdqlatency = 0 
maxmflatency = 598 
averagemflatency = 191 
max_icnt2mem_latency = 217 
max_icnt2sh_latency = 39511 
mrq_lat_table:1027 	106 	68 	95 	40 	13 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	16766 	1735 	29 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	5324 	3061 	6923 	3258 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1489 	1683 	1262 	375 	10 	0 	0 	2 	11 	42 	1131 	11433 	1092 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	75 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       642         0         0         0       675       669       526       519       934       865       879       843         0         0         0         0 
dram[1]:      1131         0         0         0       516       524       525      1124      1118       844       882       847         0         0         0         0 
dram[2]:         0         0         0         0       687      1488       681       671      1119       863       887       854         0         0         0         0 
dram[3]:         0         0         0         0       521       663       526       663       846      1141       891       866         0         0         0         0 
dram[4]:         0         0         0         0       519       685      2062       697       888      2750       860       871         0         0         0         0 
dram[5]:         0         0         0         0       516       526       521       659      1135       860       863       875         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan 10.000000 10.000000 32.000000 32.000000 31.000000 31.000000 39.000000 37.000000      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 31.000000 41.000000 37.000000      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 40.000000 37.000000      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 30.000000 31.000000 40.000000 37.000000      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 31.000000 39.000000 37.000000      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 31.000000 36.000000 37.000000      -nan      -nan      -nan      -nan 
average row locality = 1350/52 = 25.961538
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0        10        10        32        32        31        31        28        26         0         0         0         0 
dram[1]:         2         0         0         0        10        10        32        32        32        31        28        26         0         0         0         0 
dram[2]:         0         0         0         0        10        12        32        32        32        32        28        25         0         0         0         0 
dram[3]:         0         0         0         0        10        12        32        32        30        31        28        26         0         0         0         0 
dram[4]:         0         0         0         0        10        12        32        32        32        31        27        26         0         0         0         0 
dram[5]:         0         0         0         0        10        12        32        32        32        31        26        26         0         0         0         0 
total reads: 1213
min_bank_accesses = 0!
chip skew: 203/201 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0        11        11         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0        13        11         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0        12        12         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0        12        11         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0        12        11         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        10        11         0         0         0         0 
total reads: 137
min_bank_accesses = 0!
chip skew: 24/21 = 1.14
average mf latency per bank:
dram[0]:       1300    none      none      none         919       797       984       643       585       531      5763      7255    none      none      none      none  
dram[1]:          0    none      none      none         879       770       853       674       516       555      5201      7501    none      none      none      none  
dram[2]:     none      none      none      none         855      1123       860       668       478       512      5625      5909    none      none      none      none  
dram[3]:     none      none      none      none         864       934       787       894       429       647      5265      5834    none      none      none      none  
dram[4]:     none      none      none      none         812      1021       699       912       499       632      9472      5896    none      none      none      none  
dram[5]:     none      none      none      none         634       926       711       772       516       596      7662      5736    none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0       468       430       522       440       548       400       565       413         0         0         0         0
dram[1]:          0         0         0         0       351       437       598       409       543       434       587       454         0         0         0         0
dram[2]:          0         0         0         0       373       374       502       475       464       333       523       310         0         0         0         0
dram[3]:          0         0         0         0       390       376       381       533       374       570       376       477         0         0         0         0
dram[4]:          0         0         0         0       369       384       421       499       418       591       455       568         0         0         0         0
dram[5]:          0         0         0         0       405       357       428       508       376       508       384       516         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=52152 n_nop=51711 n_act=11 n_pre=2 n_req=225 n_rd=406 n_write=22 bw_util=0.01641
n_activity=2272 dram_eff=0.3768
bk0: 6a 52079i bk1: 0a 52149i bk2: 0a 52151i bk3: 0a 52152i bk4: 20a 52092i bk5: 20a 52089i bk6: 64a 51939i bk7: 64a 51836i bk8: 62a 51958i bk9: 62a 51893i bk10: 56a 51807i bk11: 52a 51805i bk12: 0a 52149i bk13: 0a 52150i bk14: 0a 52151i bk15: 0a 52151i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.019539
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=52152 n_nop=51713 n_act=9 n_pre=0 n_req=227 n_rd=406 n_write=24 bw_util=0.01649
n_activity=2139 dram_eff=0.4021
bk0: 4a 52131i bk1: 0a 52152i bk2: 0a 52153i bk3: 0a 52153i bk4: 20a 52083i bk5: 20a 52079i bk6: 64a 51898i bk7: 64a 51834i bk8: 64a 51957i bk9: 62a 51904i bk10: 56a 51772i bk11: 52a 51849i bk12: 0a 52149i bk13: 0a 52150i bk14: 0a 52150i bk15: 0a 52150i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0108529
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=52152 n_nop=51714 n_act=8 n_pre=0 n_req=227 n_rd=406 n_write=24 bw_util=0.01649
n_activity=2271 dram_eff=0.3787
bk0: 0a 52151i bk1: 0a 52153i bk2: 0a 52155i bk3: 0a 52157i bk4: 20a 52096i bk5: 24a 52071i bk6: 64a 51957i bk7: 64a 51921i bk8: 64a 51941i bk9: 64a 51886i bk10: 56a 51848i bk11: 50a 51866i bk12: 0a 52147i bk13: 0a 52148i bk14: 0a 52150i bk15: 0a 52151i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00868615
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=52152 n_nop=51719 n_act=8 n_pre=0 n_req=224 n_rd=402 n_write=23 bw_util=0.0163
n_activity=2241 dram_eff=0.3793
bk0: 0a 52151i bk1: 0a 52152i bk2: 0a 52153i bk3: 0a 52154i bk4: 20a 52086i bk5: 24a 52068i bk6: 64a 51943i bk7: 64a 51901i bk8: 60a 51954i bk9: 62a 51883i bk10: 56a 51872i bk11: 52a 51818i bk12: 0a 52149i bk13: 0a 52150i bk14: 0a 52151i bk15: 0a 52151i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0111022
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=52152 n_nop=51717 n_act=8 n_pre=0 n_req=225 n_rd=404 n_write=23 bw_util=0.01638
n_activity=2291 dram_eff=0.3728
bk0: 0a 52152i bk1: 0a 52153i bk2: 0a 52155i bk3: 0a 52156i bk4: 20a 52072i bk5: 24a 52061i bk6: 64a 51894i bk7: 64a 51866i bk8: 64a 51980i bk9: 62a 51909i bk10: 54a 51863i bk11: 52a 51843i bk12: 0a 52146i bk13: 0a 52149i bk14: 0a 52151i bk15: 0a 52151i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0100284
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=52152 n_nop=51721 n_act=8 n_pre=0 n_req=222 n_rd=402 n_write=21 bw_util=0.01622
n_activity=2123 dram_eff=0.3985
bk0: 0a 52151i bk1: 0a 52152i bk2: 0a 52152i bk3: 0a 52152i bk4: 20a 52091i bk5: 24a 52069i bk6: 64a 51892i bk7: 64a 51884i bk8: 64a 51978i bk9: 62a 51880i bk10: 52a 51844i bk11: 52a 51888i bk12: 0a 52151i bk13: 0a 52151i bk14: 0a 52151i bk15: 0a 52151i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0126745

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1458, Miss = 104, Miss_rate = 0.071, Pending_hits = 6, Reservation_fails = 225
L2_cache_bank[1]: Access = 1658, Miss = 99, Miss_rate = 0.060, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 1407, Miss = 104, Miss_rate = 0.074, Pending_hits = 4, Reservation_fails = 104
L2_cache_bank[3]: Access = 1684, Miss = 99, Miss_rate = 0.059, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 1443, Miss = 102, Miss_rate = 0.071, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 1409, Miss = 101, Miss_rate = 0.072, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 1394, Miss = 100, Miss_rate = 0.072, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 1406, Miss = 101, Miss_rate = 0.072, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 2269, Miss = 101, Miss_rate = 0.045, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 1422, Miss = 101, Miss_rate = 0.071, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 1663, Miss = 100, Miss_rate = 0.060, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1377, Miss = 101, Miss_rate = 0.073, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 18590
L2_total_cache_misses = 1213
L2_total_cache_miss_rate = 0.0653
L2_total_cache_pending_hits = 19
L2_total_cache_reservation_fails = 329
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3723
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1079
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 13574
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 8
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 129
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 220
L2_cache_data_port_util = 0.063
L2_cache_fill_port_util = 0.010

icnt_total_pkts_mem_to_simt=38076
icnt_total_pkts_simt_to_mem=33332
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 23.2719
	minimum = 6
	maximum = 162
Network latency average = 16.065
	minimum = 6
	maximum = 123
Slowest packet = 14681
Flit latency average = 16.7679
	minimum = 6
	maximum = 119
Slowest flit = 64852
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0542844
	minimum = 0.035472 (at node 11)
	maximum = 0.134047 (at node 5)
Accepted packet rate average = 0.0542844
	minimum = 0.035472 (at node 11)
	maximum = 0.134047 (at node 5)
Injected flit rate average = 0.105409
	minimum = 0.0690149 (at node 11)
	maximum = 0.208476 (at node 5)
Accepted flit rate average= 0.105409
	minimum = 0.0566308 (at node 11)
	maximum = 0.397909 (at node 5)
Injected packet length average = 1.94179
Accepted packet length average = 1.94179
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.1843 (5 samples)
	minimum = 6 (5 samples)
	maximum = 67.8 (5 samples)
Network latency average = 10.5467 (5 samples)
	minimum = 6 (5 samples)
	maximum = 59 (5 samples)
Flit latency average = 10.2194 (5 samples)
	minimum = 6 (5 samples)
	maximum = 55.8 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.0263844 (5 samples)
	minimum = 0.0162515 (5 samples)
	maximum = 0.0600951 (5 samples)
Accepted packet rate average = 0.0263844 (5 samples)
	minimum = 0.0162515 (5 samples)
	maximum = 0.0600951 (5 samples)
Injected flit rate average = 0.0505863 (5 samples)
	minimum = 0.0299361 (5 samples)
	maximum = 0.0983587 (5 samples)
Accepted flit rate average = 0.0505863 (5 samples)
	minimum = 0.028707 (5 samples)
	maximum = 0.145441 (5 samples)
Injected packet size average = 1.91728 (5 samples)
Accepted packet size average = 1.91728 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 31 sec (31 sec)
gpgpu_simulation_rate = 18189 (inst/sec)
gpgpu_simulation_rate = 1274 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x403820 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (16,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,39512)
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,39512)
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,39512)
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,39512)
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,39512)
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,39512)
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,39512)
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,39512)
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,39512)
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,39512)
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,39512)
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,39512)
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,39512)
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,39512)
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,39512)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,39512)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(6,0,0) tid=(67,0,0)
GPGPU-Sim uArch: cycles simulated: 40012  inst.: 632977 (ipc=138.2) sim_rate=19780 (inst/sec) elapsed = 0:0:00:32 / Mon May 11 17:36:03 2015
GPGPU-Sim uArch: cycles simulated: 40512  inst.: 650569 (ipc=86.7) sim_rate=19714 (inst/sec) elapsed = 0:0:00:33 / Mon May 11 17:36:04 2015
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(1,0,0) tid=(148,0,0)
GPGPU-Sim uArch: cycles simulated: 41012  inst.: 657731 (ipc=62.6) sim_rate=19345 (inst/sec) elapsed = 0:0:00:34 / Mon May 11 17:36:05 2015
GPGPU-Sim uArch: cycles simulated: 42012  inst.: 690384 (ipc=50.6) sim_rate=19725 (inst/sec) elapsed = 0:0:00:35 / Mon May 11 17:36:06 2015
GPGPU-Sim uArch: cycles simulated: 42512  inst.: 709473 (ipc=48.5) sim_rate=19707 (inst/sec) elapsed = 0:0:00:36 / Mon May 11 17:36:07 2015
GPGPU-Sim uArch: cycles simulated: 43512  inst.: 743696 (ipc=45.0) sim_rate=20099 (inst/sec) elapsed = 0:0:00:37 / Mon May 11 17:36:08 2015
GPGPU-Sim uArch: Shader 7 finished CTA #0 (4403,39512), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4404,39512), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (4421,39512), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 44012  inst.: 754939 (ipc=42.5) sim_rate=19866 (inst/sec) elapsed = 0:0:00:38 / Mon May 11 17:36:09 2015
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(7,0,0) tid=(241,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (4782,39512), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (4966,39512), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (5001,39512), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (5060,39512), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (5117,39512), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 45512  inst.: 774198 (ipc=35.1) sim_rate=19851 (inst/sec) elapsed = 0:0:00:39 / Mon May 11 17:36:10 2015
GPGPU-Sim uArch: Shader 2 finished CTA #0 (6438,39512), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (6563,39512), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (7170,39512), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 47012  inst.: 784831 (ipc=29.5) sim_rate=19620 (inst/sec) elapsed = 0:0:00:40 / Mon May 11 17:36:11 2015
GPGPU-Sim uArch: Shader 13 finished CTA #0 (7753,39512), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (7842,39512), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (8483,39512), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #1 (10370,39512), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (10413,39512), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 6.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 10414
gpu_sim_insn = 225642
gpu_ipc =      21.6672
gpu_tot_sim_cycle = 49926
gpu_tot_sim_insn = 789515
gpu_tot_ipc =      15.8137
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 3693
gpu_stall_icnt2sh    = 23239
gpu_total_sim_rate=19737

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 13407
	L1I_total_cache_misses = 65
	L1I_total_cache_miss_rate = 0.0048
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 3785, Miss = 1180, Miss_rate = 0.312, Pending_hits = 66, Reservation_fails = 1371
	L1D_cache_core[1]: Access = 4006, Miss = 1415, Miss_rate = 0.353, Pending_hits = 149, Reservation_fails = 1910
	L1D_cache_core[2]: Access = 3633, Miss = 1210, Miss_rate = 0.333, Pending_hits = 99, Reservation_fails = 1488
	L1D_cache_core[3]: Access = 4019, Miss = 1309, Miss_rate = 0.326, Pending_hits = 80, Reservation_fails = 2087
	L1D_cache_core[4]: Access = 4481, Miss = 1450, Miss_rate = 0.324, Pending_hits = 86, Reservation_fails = 1955
	L1D_cache_core[5]: Access = 5622, Miss = 2669, Miss_rate = 0.475, Pending_hits = 563, Reservation_fails = 5576
	L1D_cache_core[6]: Access = 5462, Miss = 2136, Miss_rate = 0.391, Pending_hits = 429, Reservation_fails = 3420
	L1D_cache_core[7]: Access = 3852, Miss = 1243, Miss_rate = 0.323, Pending_hits = 54, Reservation_fails = 1813
	L1D_cache_core[8]: Access = 3755, Miss = 1284, Miss_rate = 0.342, Pending_hits = 94, Reservation_fails = 1570
	L1D_cache_core[9]: Access = 3993, Miss = 1473, Miss_rate = 0.369, Pending_hits = 165, Reservation_fails = 1639
	L1D_cache_core[10]: Access = 3951, Miss = 1300, Miss_rate = 0.329, Pending_hits = 87, Reservation_fails = 1725
	L1D_cache_core[11]: Access = 3759, Miss = 1184, Miss_rate = 0.315, Pending_hits = 61, Reservation_fails = 1367
	L1D_cache_core[12]: Access = 3696, Miss = 1302, Miss_rate = 0.352, Pending_hits = 125, Reservation_fails = 1417
	L1D_cache_core[13]: Access = 3764, Miss = 1368, Miss_rate = 0.363, Pending_hits = 158, Reservation_fails = 1711
	L1D_cache_core[14]: Access = 3766, Miss = 1222, Miss_rate = 0.324, Pending_hits = 90, Reservation_fails = 1811
	L1D_total_cache_accesses = 61544
	L1D_total_cache_misses = 21745
	L1D_total_cache_miss_rate = 0.3533
	L1D_total_cache_pending_hits = 2306
	L1D_total_cache_reservation_fails = 30860
	L1D_cache_data_port_util = 0.085
	L1D_cache_fill_port_util = 0.016
L1C_cache:
	L1C_total_cache_accesses = 3686
	L1C_total_cache_misses = 128
	L1C_total_cache_miss_rate = 0.0347
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 36707
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2294
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 6910
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 12752
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3558
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 128
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 786
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 12
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 14835
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 18108
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 13342
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 65
Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
1431, 
gpgpu_n_tot_thrd_icount = 6393600
gpgpu_n_tot_w_icount = 24975
gpgpu_n_stall_shd_mem = 87564
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6910
gpgpu_n_mem_write_global = 15633
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 102767
gpgpu_n_store_insn = 30765
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 76077
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1766
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1766
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 85798
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:755	W0_Idle:32743	W0_Scoreboard:381093	W1:5399	W2:1807	W3:2008	W4:1247	W5:810	W6:808	W7:676	W8:574	W9:382	W10:540	W11:393	W12:456	W13:297	W14:336	W15:270	W16:282	W17:464	W18:307	W19:299	W20:270	W21:165	W22:204	W23:198	W24:78	W25:117	W26:158	W27:233	W28:97	W29:73	W30:56	W31:61	W32:22	W33:101	W34:119	W35:56	W36:68	W37:157	W38:107	W39:174	W40:67	W41:180	W42:130	W43:79	W44:90	W45:90	W46:17	W47:56	W48:79	W49:17	W50:51	W51:11	W52:106	W53:39	W54:22	W55:11	W56:11	W57:22	W58:0	W59:44	W60:44	W61:22	W62:22	W63:33	W64:11	W65:22	W66:22	W67:33	W68:0	W69:11	W70:22	W71:22	W72:55	W73:0	W74:11	W75:11	W76:22	W77:52	W78:22	W79:22	W80:22	W81:85	W82:44	W83:33	W84:44	W85:63	W86:11	W87:167	W88:104	W89:11	W90:126	W91:11	W92:41	W93:33	W94:22	W95:33	W96:11	W97:22	W98:52	W99:82	W100:0	W101:52	W102:33	W103:22	W104:11	W105:0	W106:22	W107:41	W108:33	W109:0	W110:11	W111:52	W112:0	W113:33	W114:30	W115:33	W116:41	W117:22	W118:63	W119:63	W120:0	W121:11	W122:22	W123:30	W124:74	W125:93	W126:71	W127:71	W128:11	W129:11	W130:41	W131:0	W132:0	W133:30	W134:0	W135:0	W136:0	W137:11	W138:30	W139:0	W140:0	W141:0	W142:0	W143:0	W144:0	W145:0	W146:0	W147:0	W148:0	W149:0	W150:0	W151:0	W152:0	W153:0	W154:0	W155:0	W156:0	W157:0	W158:0	W159:0	W160:0	W161:0	W162:0	W163:0	W164:0	W165:0	W166:0	W167:0	W168:0	W169:0	W170:0	W171:0	W172:0	W173:0	W174:0	W175:0	W176:0	W177:0	W178:0	W179:0	W180:0	W181:0	W182:0	W183:0	W184:0	W185:0	W186:0	W187:0	W188:0	W189:0	W190:0	W191:0	W192:0	W193:0	W194:0	W195:0	W196:0	W197:0	W198:0	W199:0	W200:0	W201:0	W202:0	W203:0	W204:0	W205:0	W206:0	W207:0	W208:0	W209:0	W210:0	W211:0	W212:0	W213:0	W214:0	W215:0	W216:0	W217:0	W218:0	W219:0	W220:0	W221:0	W222:0	W223:0	W224:0	W225:0	W226:0	W227:0	W228:0	W229:0	W230:0	W231:0	W232:0	W233:0	W234:0	W235:0	W236:0	W237:0	W238:0	W239:0	W240:0	W241:0	W242:0	W243:0	W244:0	W245:0	W246:0	W247:0	W248:0	W249:0	W250:0	W251:0	W252:0	W253:0	W254:0	W255:0	W256:1440
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 55280 {8:6910,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 659144 {40:15182,72:148,136:303,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 939760 {136:6910,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 125064 {8:15633,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 75 
maxdqlatency = 0 
maxmflatency = 744 
averagemflatency = 193 
max_icnt2mem_latency = 425 
max_icnt2sh_latency = 49905 
mrq_lat_table:1036 	106 	68 	95 	40 	13 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	20105 	2365 	88 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	7128 	4165 	7787 	3467 	49 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1917 	2469 	1873 	643 	23 	0 	0 	2 	11 	42 	1131 	11433 	3014 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	94 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       642         0         0         0       675       669       526       519       934       865       879       843         0         0         0         0 
dram[1]:      1131         0         0         0       516       524       525      1124      1118       844       882       847         0         0         0         0 
dram[2]:         0         0         0         0       687      1488       681       671      1119       863       887       854         0         0         0         0 
dram[3]:         0         0         0         0       521       663       526       663       846      1141       891       866         0         0         0         0 
dram[4]:         0         0         0         0       519       685      2062       697       888      2750       860       871         0         0         0         0 
dram[5]:         0         0         0         0       516       526       521       659      1135       860       863       875         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 39.000000 37.000000      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 41.000000 37.000000      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 40.000000 38.000000      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 40.000000 37.000000      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 39.000000 37.000000      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 36.000000 37.000000      -nan      -nan      -nan      -nan 
average row locality = 1359/52 = 26.134615
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0        10        10        32        32        32        32        28        26         0         0         0         0 
dram[1]:         2         0         0         0        10        10        32        32        32        32        28        26         0         0         0         0 
dram[2]:         0         0         0         0        10        12        32        32        32        32        28        26         0         0         0         0 
dram[3]:         0         0         0         0        10        12        32        32        32        32        28        26         0         0         0         0 
dram[4]:         0         0         0         0        10        12        32        32        32        32        27        26         0         0         0         0 
dram[5]:         0         0         0         0        10        12        32        32        32        32        26        26         0         0         0         0 
total reads: 1222
min_bank_accesses = 0!
chip skew: 205/202 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0        11        11         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0        13        11         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0        12        12         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0        12        11         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0        12        11         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        10        11         0         0         0         0 
total reads: 137
min_bank_accesses = 0!
chip skew: 24/21 = 1.14
average mf latency per bank:
dram[0]:       1300    none      none      none        1270      1099      1566       971       968       786      6771      8315    none      none      none      none  
dram[1]:          0    none      none      none        1172      1018      1446      1003       951       799      6142      8667    none      none      none      none  
dram[2]:     none      none      none      none        1226      1580      1317      1123       833       893      6517      6757    none      none      none      none  
dram[3]:     none      none      none      none        1111      1324      1178      1272       725       952      6154      6592    none      none      none      none  
dram[4]:     none      none      none      none        1177      1407      1046      1273       844       902     11112      6857    none      none      none      none  
dram[5]:     none      none      none      none         990      1273      1082      1211       872       966      8700      6748    none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0       468       430       700       440       579       400       647       413         0         0         0         0
dram[1]:          0         0         0         0       351       437       744       409       629       434       667       454         0         0         0         0
dram[2]:          0         0         0         0       373       374       556       475       547       409       550       507         0         0         0         0
dram[3]:          0         0         0         0       390       376       462       533       527       570       473       477         0         0         0         0
dram[4]:          0         0         0         0       369       384       470       499       461       591       481       568         0         0         0         0
dram[5]:          0         0         0         0       405       357       428       508       397       616       394       526         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65898 n_nop=65453 n_act=11 n_pre=2 n_req=227 n_rd=410 n_write=22 bw_util=0.01311
n_activity=2302 dram_eff=0.3753
bk0: 6a 65825i bk1: 0a 65895i bk2: 0a 65897i bk3: 0a 65898i bk4: 20a 65838i bk5: 20a 65835i bk6: 64a 65685i bk7: 64a 65582i bk8: 64a 65700i bk9: 64a 65635i bk10: 56a 65553i bk11: 52a 65551i bk12: 0a 65895i bk13: 0a 65896i bk14: 0a 65897i bk15: 0a 65897i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0154633
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65898 n_nop=65457 n_act=9 n_pre=0 n_req=228 n_rd=408 n_write=24 bw_util=0.01311
n_activity=2154 dram_eff=0.4011
bk0: 4a 65877i bk1: 0a 65898i bk2: 0a 65899i bk3: 0a 65899i bk4: 20a 65829i bk5: 20a 65825i bk6: 64a 65644i bk7: 64a 65580i bk8: 64a 65703i bk9: 64a 65646i bk10: 56a 65518i bk11: 52a 65595i bk12: 0a 65895i bk13: 0a 65896i bk14: 0a 65896i bk15: 0a 65896i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00858903
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65898 n_nop=65458 n_act=8 n_pre=0 n_req=228 n_rd=408 n_write=24 bw_util=0.01311
n_activity=2286 dram_eff=0.378
bk0: 0a 65897i bk1: 0a 65899i bk2: 0a 65901i bk3: 0a 65903i bk4: 20a 65842i bk5: 24a 65817i bk6: 64a 65703i bk7: 64a 65667i bk8: 64a 65687i bk9: 64a 65632i bk10: 56a 65594i bk11: 52a 65608i bk12: 0a 65893i bk13: 0a 65894i bk14: 0a 65896i bk15: 0a 65897i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00687426
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65898 n_nop=65459 n_act=8 n_pre=0 n_req=227 n_rd=408 n_write=23 bw_util=0.01308
n_activity=2277 dram_eff=0.3786
bk0: 0a 65897i bk1: 0a 65898i bk2: 0a 65899i bk3: 0a 65900i bk4: 20a 65832i bk5: 24a 65814i bk6: 64a 65689i bk7: 64a 65647i bk8: 64a 65690i bk9: 64a 65619i bk10: 56a 65618i bk11: 52a 65564i bk12: 0a 65895i bk13: 0a 65896i bk14: 0a 65897i bk15: 0a 65897i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00878631
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65898 n_nop=65461 n_act=8 n_pre=0 n_req=226 n_rd=406 n_write=23 bw_util=0.01302
n_activity=2306 dram_eff=0.3721
bk0: 0a 65898i bk1: 0a 65899i bk2: 0a 65901i bk3: 0a 65902i bk4: 20a 65818i bk5: 24a 65807i bk6: 64a 65640i bk7: 64a 65612i bk8: 64a 65726i bk9: 64a 65651i bk10: 54a 65609i bk11: 52a 65589i bk12: 0a 65892i bk13: 0a 65895i bk14: 0a 65897i bk15: 0a 65897i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00793651
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=65898 n_nop=65465 n_act=8 n_pre=0 n_req=223 n_rd=404 n_write=21 bw_util=0.0129
n_activity=2138 dram_eff=0.3976
bk0: 0a 65897i bk1: 0a 65898i bk2: 0a 65898i bk3: 0a 65898i bk4: 20a 65837i bk5: 24a 65815i bk6: 64a 65638i bk7: 64a 65630i bk8: 64a 65724i bk9: 64a 65622i bk10: 52a 65590i bk11: 52a 65634i bk12: 0a 65897i bk13: 0a 65897i bk14: 0a 65897i bk15: 0a 65897i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0100307

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1786, Miss = 105, Miss_rate = 0.059, Pending_hits = 6, Reservation_fails = 225
L2_cache_bank[1]: Access = 1989, Miss = 100, Miss_rate = 0.050, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 1724, Miss = 104, Miss_rate = 0.060, Pending_hits = 4, Reservation_fails = 104
L2_cache_bank[3]: Access = 2039, Miss = 100, Miss_rate = 0.049, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 1757, Miss = 102, Miss_rate = 0.058, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 1744, Miss = 102, Miss_rate = 0.058, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 1707, Miss = 102, Miss_rate = 0.060, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 1685, Miss = 102, Miss_rate = 0.061, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 2750, Miss = 101, Miss_rate = 0.037, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 1741, Miss = 102, Miss_rate = 0.059, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 1985, Miss = 100, Miss_rate = 0.050, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1711, Miss = 102, Miss_rate = 0.060, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 22618
L2_total_cache_misses = 1222
L2_total_cache_miss_rate = 0.0540
L2_total_cache_pending_hits = 19
L2_total_cache_reservation_fails = 329
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5820
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1088
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15496
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 8
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 129
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 220
L2_cache_data_port_util = 0.067
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=50528
icnt_total_pkts_simt_to_mem=39308
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 21.0303
	minimum = 6
	maximum = 171
Network latency average = 16.1123
	minimum = 6
	maximum = 135
Slowest packet = 38260
Flit latency average = 17.2108
	minimum = 6
	maximum = 131
Slowest flit = 86985
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0286509
	minimum = 0.0177645 (at node 7)
	maximum = 0.0906472 (at node 6)
Accepted packet rate average = 0.0286509
	minimum = 0.0177645 (at node 7)
	maximum = 0.0906472 (at node 6)
Injected flit rate average = 0.0655386
	minimum = 0.0276551 (at node 7)
	maximum = 0.116094 (at node 6)
Accepted flit rate average= 0.0655386
	minimum = 0.0340887 (at node 22)
	maximum = 0.352602 (at node 6)
Injected packet length average = 2.28749
Accepted packet length average = 2.28749
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.492 (6 samples)
	minimum = 6 (6 samples)
	maximum = 85 (6 samples)
Network latency average = 11.4743 (6 samples)
	minimum = 6 (6 samples)
	maximum = 71.6667 (6 samples)
Flit latency average = 11.3846 (6 samples)
	minimum = 6 (6 samples)
	maximum = 68.3333 (6 samples)
Fragmentation average = 0 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0 (6 samples)
Injected packet rate average = 0.0267621 (6 samples)
	minimum = 0.0165036 (6 samples)
	maximum = 0.0651871 (6 samples)
Accepted packet rate average = 0.0267621 (6 samples)
	minimum = 0.0165036 (6 samples)
	maximum = 0.0651871 (6 samples)
Injected flit rate average = 0.0530784 (6 samples)
	minimum = 0.029556 (6 samples)
	maximum = 0.101315 (6 samples)
Accepted flit rate average = 0.0530784 (6 samples)
	minimum = 0.0296039 (6 samples)
	maximum = 0.179968 (6 samples)
Injected packet size average = 1.98334 (6 samples)
Accepted packet size average = 1.98334 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 40 sec (40 sec)
gpgpu_simulation_rate = 19737 (inst/sec)
gpgpu_simulation_rate = 1248 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x403820 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (16,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,49926)
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,49926)
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,49926)
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,49926)
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,49926)
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,49926)
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,49926)
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,49926)
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,49926)
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,49926)
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,49926)
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,49926)
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,49926)
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,49926)
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,49926)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,49926)
GPGPU-Sim uArch: cycles simulated: 50426  inst.: 844813 (ipc=110.6) sim_rate=20605 (inst/sec) elapsed = 0:0:00:41 / Mon May 11 17:36:12 2015
GPGPU-Sim uArch: cycles simulated: 50926  inst.: 849093 (ipc=59.6) sim_rate=20216 (inst/sec) elapsed = 0:0:00:42 / Mon May 11 17:36:13 2015
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(0,0,0) tid=(209,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1240,49926), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1373,49926), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1421,49926), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1451,49926), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1523,49926), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1573,49926), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1622,49926), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1694,49926), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1721,49926), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1737,49926), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1819,49926), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1851,49926), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1851,49926), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 51926  inst.: 859453 (ipc=35.0) sim_rate=19987 (inst/sec) elapsed = 0:0:00:43 / Mon May 11 17:36:14 2015
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2084,49926), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2126,49926), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2139,49926), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 4.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 2140
gpu_sim_insn = 70772
gpu_ipc =      33.0710
gpu_tot_sim_cycle = 52066
gpu_tot_sim_insn = 860287
gpu_tot_ipc =      16.5230
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 3693
gpu_stall_icnt2sh    = 25044
gpu_total_sim_rate=20006

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 14459
	L1I_total_cache_misses = 65
	L1I_total_cache_miss_rate = 0.0045
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 3939, Miss = 1217, Miss_rate = 0.309, Pending_hits = 73, Reservation_fails = 1371
	L1D_cache_core[1]: Access = 4149, Miss = 1453, Miss_rate = 0.350, Pending_hits = 155, Reservation_fails = 1910
	L1D_cache_core[2]: Access = 3778, Miss = 1251, Miss_rate = 0.331, Pending_hits = 106, Reservation_fails = 1488
	L1D_cache_core[3]: Access = 4175, Miss = 1347, Miss_rate = 0.323, Pending_hits = 86, Reservation_fails = 2087
	L1D_cache_core[4]: Access = 4650, Miss = 1494, Miss_rate = 0.321, Pending_hits = 92, Reservation_fails = 1955
	L1D_cache_core[5]: Access = 5754, Miss = 2701, Miss_rate = 0.469, Pending_hits = 569, Reservation_fails = 5576
	L1D_cache_core[6]: Access = 5621, Miss = 2179, Miss_rate = 0.388, Pending_hits = 437, Reservation_fails = 3441
	L1D_cache_core[7]: Access = 4139, Miss = 1320, Miss_rate = 0.319, Pending_hits = 68, Reservation_fails = 1890
	L1D_cache_core[8]: Access = 3891, Miss = 1319, Miss_rate = 0.339, Pending_hits = 100, Reservation_fails = 1570
	L1D_cache_core[9]: Access = 4111, Miss = 1507, Miss_rate = 0.367, Pending_hits = 171, Reservation_fails = 1639
	L1D_cache_core[10]: Access = 4113, Miss = 1341, Miss_rate = 0.326, Pending_hits = 94, Reservation_fails = 1725
	L1D_cache_core[11]: Access = 3860, Miss = 1217, Miss_rate = 0.315, Pending_hits = 67, Reservation_fails = 1367
	L1D_cache_core[12]: Access = 3775, Miss = 1327, Miss_rate = 0.352, Pending_hits = 131, Reservation_fails = 1417
	L1D_cache_core[13]: Access = 3917, Miss = 1409, Miss_rate = 0.360, Pending_hits = 164, Reservation_fails = 1711
	L1D_cache_core[14]: Access = 3941, Miss = 1272, Miss_rate = 0.323, Pending_hits = 98, Reservation_fails = 1811
	L1D_total_cache_accesses = 63813
	L1D_total_cache_misses = 22354
	L1D_total_cache_miss_rate = 0.3503
	L1D_total_cache_pending_hits = 2411
	L1D_total_cache_reservation_fails = 30958
	L1D_cache_data_port_util = 0.084
	L1D_cache_fill_port_util = 0.016
L1C_cache:
	L1C_total_cache_accesses = 3996
	L1C_total_cache_misses = 128
	L1C_total_cache_miss_rate = 0.0320
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 38198
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2399
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7354
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 12809
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3868
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 128
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 850
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 12
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 15000
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 18149
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 14394
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 65
Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
1531, 
gpgpu_n_tot_thrd_icount = 6850048
gpgpu_n_tot_w_icount = 26758
gpgpu_n_stall_shd_mem = 89841
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 7354
gpgpu_n_mem_write_global = 15862
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 109082
gpgpu_n_store_insn = 31264
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 85010
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 1990
gpgpu_stall_shd_mem[c_mem][bk_conf] = 1990
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 87851
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:755	W0_Idle:34050	W0_Scoreboard:403549	W1:5615	W2:1961	W3:2074	W4:1324	W5:876	W6:863	W7:709	W8:640	W9:423	W10:614	W11:437	W12:500	W13:412	W14:369	W15:393	W16:454	W17:546	W18:307	W19:351	W20:270	W21:165	W22:234	W23:198	W24:78	W25:117	W26:158	W27:233	W28:97	W29:73	W30:56	W31:61	W32:22	W33:101	W34:119	W35:56	W36:68	W37:157	W38:107	W39:174	W40:67	W41:180	W42:130	W43:79	W44:90	W45:90	W46:17	W47:56	W48:79	W49:17	W50:51	W51:11	W52:106	W53:39	W54:22	W55:11	W56:11	W57:22	W58:0	W59:44	W60:44	W61:22	W62:22	W63:33	W64:11	W65:22	W66:22	W67:33	W68:0	W69:11	W70:22	W71:22	W72:55	W73:0	W74:11	W75:11	W76:22	W77:52	W78:22	W79:22	W80:22	W81:85	W82:44	W83:33	W84:44	W85:63	W86:11	W87:167	W88:104	W89:11	W90:126	W91:11	W92:41	W93:33	W94:22	W95:33	W96:11	W97:22	W98:52	W99:82	W100:0	W101:52	W102:33	W103:22	W104:11	W105:0	W106:22	W107:41	W108:33	W109:0	W110:11	W111:52	W112:0	W113:33	W114:30	W115:33	W116:41	W117:22	W118:63	W119:63	W120:0	W121:11	W122:22	W123:30	W124:74	W125:93	W126:71	W127:71	W128:11	W129:11	W130:41	W131:0	W132:0	W133:30	W134:0	W135:0	W136:0	W137:11	W138:30	W139:0	W140:0	W141:0	W142:0	W143:0	W144:0	W145:0	W146:0	W147:0	W148:0	W149:0	W150:0	W151:0	W152:0	W153:0	W154:0	W155:0	W156:0	W157:0	W158:0	W159:0	W160:0	W161:0	W162:0	W163:0	W164:0	W165:0	W166:0	W167:0	W168:0	W169:0	W170:0	W171:0	W172:0	W173:0	W174:0	W175:0	W176:0	W177:0	W178:0	W179:0	W180:0	W181:0	W182:0	W183:0	W184:0	W185:0	W186:0	W187:0	W188:0	W189:0	W190:0	W191:0	W192:0	W193:0	W194:0	W195:0	W196:0	W197:0	W198:0	W199:0	W200:0	W201:0	W202:0	W203:0	W204:0	W205:0	W206:0	W207:0	W208:0	W209:0	W210:0	W211:0	W212:0	W213:0	W214:0	W215:0	W216:0	W217:0	W218:0	W219:0	W220:0	W221:0	W222:0	W223:0	W224:0	W225:0	W226:0	W227:0	W228:0	W229:0	W230:0	W231:0	W232:0	W233:0	W234:0	W235:0	W236:0	W237:0	W238:0	W239:0	W240:0	W241:0	W242:0	W243:0	W244:0	W245:0	W246:0	W247:0	W248:0	W249:0	W250:0	W251:0	W252:0	W253:0	W254:0	W255:0	W256:1680
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 58832 {8:7354,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 668304 {40:15411,72:148,136:303,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1000144 {136:7354,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 126896 {8:15862,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 75 
maxdqlatency = 0 
maxmflatency = 744 
averagemflatency = 193 
max_icnt2mem_latency = 425 
max_icnt2sh_latency = 51777 
mrq_lat_table:1036 	106 	68 	95 	40 	13 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	20733 	2410 	88 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	7371 	4394 	7946 	3509 	49 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2031 	2615 	2039 	661 	23 	0 	0 	2 	11 	42 	1131 	11433 	3243 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	99 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       642         0         0         0       675       669       526       519       934       865       879       843         0         0         0         0 
dram[1]:      1131         0         0         0       516       524       525      1124      1118       844       882       847         0         0         0         0 
dram[2]:         0         0         0         0       687      1488       681       671      1119       863       887       854         0         0         0         0 
dram[3]:         0         0         0         0       521       663       526       663       846      1141       891       866         0         0         0         0 
dram[4]:         0         0         0         0       519       685      2062       697       888      2750       860       871         0         0         0         0 
dram[5]:         0         0         0         0       516       526       521       659      1135       860       863       875         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 39.000000 37.000000      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 41.000000 37.000000      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 40.000000 38.000000      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 40.000000 37.000000      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 39.000000 37.000000      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 36.000000 37.000000      -nan      -nan      -nan      -nan 
average row locality = 1359/52 = 26.134615
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0        10        10        32        32        32        32        28        26         0         0         0         0 
dram[1]:         2         0         0         0        10        10        32        32        32        32        28        26         0         0         0         0 
dram[2]:         0         0         0         0        10        12        32        32        32        32        28        26         0         0         0         0 
dram[3]:         0         0         0         0        10        12        32        32        32        32        28        26         0         0         0         0 
dram[4]:         0         0         0         0        10        12        32        32        32        32        27        26         0         0         0         0 
dram[5]:         0         0         0         0        10        12        32        32        32        32        26        26         0         0         0         0 
total reads: 1222
min_bank_accesses = 0!
chip skew: 205/202 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0        11        11         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0        13        11         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0        12        12         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0        12        11         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0        12        11         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        10        11         0         0         0         0 
total reads: 137
min_bank_accesses = 0!
chip skew: 24/21 = 1.14
average mf latency per bank:
dram[0]:       1300    none      none      none        1379      1199      1647      1071      1001       822      6855      8467    none      none      none      none  
dram[1]:          0    none      none      none        1323      1115      1507      1077       979       879      6227      8806    none      none      none      none  
dram[2]:     none      none      none      none        1335      1716      1358      1212       880       940      6598      6905    none      none      none      none  
dram[3]:     none      none      none      none        1200      1474      1232      1385       787      1034      6248      6717    none      none      none      none  
dram[4]:     none      none      none      none        1323      1519      1138      1365       945       966     11253      7023    none      none      none      none  
dram[5]:     none      none      none      none        1097      1359      1159      1303       915      1010      8826      6899    none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0       468       430       700       440       579       400       647       413         0         0         0         0
dram[1]:          0         0         0         0       351       437       744       409       629       434       667       454         0         0         0         0
dram[2]:          0         0         0         0       373       374       556       475       547       409       550       507         0         0         0         0
dram[3]:          0         0         0         0       390       376       462       533       527       570       473       477         0         0         0         0
dram[4]:          0         0         0         0       369       384       470       499       461       591       481       568         0         0         0         0
dram[5]:          0         0         0         0       405       357       428       508       397       616       394       526         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68722 n_nop=68277 n_act=11 n_pre=2 n_req=227 n_rd=410 n_write=22 bw_util=0.01257
n_activity=2302 dram_eff=0.3753
bk0: 6a 68649i bk1: 0a 68719i bk2: 0a 68721i bk3: 0a 68722i bk4: 20a 68662i bk5: 20a 68659i bk6: 64a 68509i bk7: 64a 68406i bk8: 64a 68524i bk9: 64a 68459i bk10: 56a 68377i bk11: 52a 68375i bk12: 0a 68719i bk13: 0a 68720i bk14: 0a 68721i bk15: 0a 68721i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0148279
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68722 n_nop=68281 n_act=9 n_pre=0 n_req=228 n_rd=408 n_write=24 bw_util=0.01257
n_activity=2154 dram_eff=0.4011
bk0: 4a 68701i bk1: 0a 68722i bk2: 0a 68723i bk3: 0a 68723i bk4: 20a 68653i bk5: 20a 68649i bk6: 64a 68468i bk7: 64a 68404i bk8: 64a 68527i bk9: 64a 68470i bk10: 56a 68342i bk11: 52a 68419i bk12: 0a 68719i bk13: 0a 68720i bk14: 0a 68720i bk15: 0a 68720i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00823608
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68722 n_nop=68282 n_act=8 n_pre=0 n_req=228 n_rd=408 n_write=24 bw_util=0.01257
n_activity=2286 dram_eff=0.378
bk0: 0a 68721i bk1: 0a 68723i bk2: 0a 68725i bk3: 0a 68727i bk4: 20a 68666i bk5: 24a 68641i bk6: 64a 68527i bk7: 64a 68491i bk8: 64a 68511i bk9: 64a 68456i bk10: 56a 68418i bk11: 52a 68432i bk12: 0a 68717i bk13: 0a 68718i bk14: 0a 68720i bk15: 0a 68721i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00659178
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68722 n_nop=68283 n_act=8 n_pre=0 n_req=227 n_rd=408 n_write=23 bw_util=0.01254
n_activity=2277 dram_eff=0.3786
bk0: 0a 68721i bk1: 0a 68722i bk2: 0a 68723i bk3: 0a 68724i bk4: 20a 68656i bk5: 24a 68638i bk6: 64a 68513i bk7: 64a 68471i bk8: 64a 68514i bk9: 64a 68443i bk10: 56a 68442i bk11: 52a 68388i bk12: 0a 68719i bk13: 0a 68720i bk14: 0a 68721i bk15: 0a 68721i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00842525
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68722 n_nop=68285 n_act=8 n_pre=0 n_req=226 n_rd=406 n_write=23 bw_util=0.01249
n_activity=2306 dram_eff=0.3721
bk0: 0a 68722i bk1: 0a 68723i bk2: 0a 68725i bk3: 0a 68726i bk4: 20a 68642i bk5: 24a 68631i bk6: 64a 68464i bk7: 64a 68436i bk8: 64a 68550i bk9: 64a 68475i bk10: 54a 68433i bk11: 52a 68413i bk12: 0a 68716i bk13: 0a 68719i bk14: 0a 68721i bk15: 0a 68721i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00761037
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=68722 n_nop=68289 n_act=8 n_pre=0 n_req=223 n_rd=404 n_write=21 bw_util=0.01237
n_activity=2138 dram_eff=0.3976
bk0: 0a 68721i bk1: 0a 68722i bk2: 0a 68722i bk3: 0a 68722i bk4: 20a 68661i bk5: 24a 68639i bk6: 64a 68462i bk7: 64a 68454i bk8: 64a 68548i bk9: 64a 68446i bk10: 52a 68414i bk11: 52a 68458i bk12: 0a 68721i bk13: 0a 68721i bk14: 0a 68721i bk15: 0a 68721i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00961846

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1835, Miss = 105, Miss_rate = 0.057, Pending_hits = 6, Reservation_fails = 225
L2_cache_bank[1]: Access = 2049, Miss = 100, Miss_rate = 0.049, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 1769, Miss = 104, Miss_rate = 0.059, Pending_hits = 4, Reservation_fails = 104
L2_cache_bank[3]: Access = 2099, Miss = 100, Miss_rate = 0.048, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 1802, Miss = 102, Miss_rate = 0.057, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 1803, Miss = 102, Miss_rate = 0.057, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 1756, Miss = 102, Miss_rate = 0.058, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 1748, Miss = 102, Miss_rate = 0.058, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 2818, Miss = 101, Miss_rate = 0.036, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 1803, Miss = 102, Miss_rate = 0.057, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 2035, Miss = 100, Miss_rate = 0.049, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1774, Miss = 102, Miss_rate = 0.057, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 23291
L2_total_cache_misses = 1222
L2_total_cache_miss_rate = 0.0525
L2_total_cache_pending_hits = 19
L2_total_cache_reservation_fails = 329
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6264
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1088
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15725
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 8
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 129
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 220
L2_cache_data_port_util = 0.067
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=52977
icnt_total_pkts_simt_to_mem=40210
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 22.1137
	minimum = 6
	maximum = 110
Network latency average = 16.8529
	minimum = 6
	maximum = 108
Slowest packet = 46014
Flit latency average = 15.6944
	minimum = 6
	maximum = 108
Slowest flit = 91446
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0232953
	minimum = 0.0135514 (at node 12)
	maximum = 0.0397196 (at node 7)
Accepted packet rate average = 0.0232953
	minimum = 0.0135514 (at node 12)
	maximum = 0.0397196 (at node 7)
Injected flit rate average = 0.0579958
	minimum = 0.0191589 (at node 12)
	maximum = 0.114019 (at node 23)
Accepted flit rate average= 0.0579958
	minimum = 0.0275701 (at node 17)
	maximum = 0.146262 (at node 7)
Injected packet length average = 2.4896
Accepted packet length average = 2.4896
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.5808 (7 samples)
	minimum = 6 (7 samples)
	maximum = 88.5714 (7 samples)
Network latency average = 12.2427 (7 samples)
	minimum = 6 (7 samples)
	maximum = 76.8571 (7 samples)
Flit latency average = 12.0003 (7 samples)
	minimum = 6 (7 samples)
	maximum = 74 (7 samples)
Fragmentation average = 0 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0 (7 samples)
Injected packet rate average = 0.0262668 (7 samples)
	minimum = 0.0160819 (7 samples)
	maximum = 0.0615489 (7 samples)
Accepted packet rate average = 0.0262668 (7 samples)
	minimum = 0.0160819 (7 samples)
	maximum = 0.0615489 (7 samples)
Injected flit rate average = 0.0537809 (7 samples)
	minimum = 0.0280707 (7 samples)
	maximum = 0.103129 (7 samples)
Accepted flit rate average = 0.0537809 (7 samples)
	minimum = 0.0293134 (7 samples)
	maximum = 0.175153 (7 samples)
Injected packet size average = 2.04748 (7 samples)
Accepted packet size average = 2.04748 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 43 sec (43 sec)
gpgpu_simulation_rate = 20006 (inst/sec)
gpgpu_simulation_rate = 1210 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x403820 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (16,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,52066)
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,52066)
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,52066)
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,52066)
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,52066)
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,52066)
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,52066)
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,52066)
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,52066)
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,52066)
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,52066)
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,52066)
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,52066)
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,52066)
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,52066)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,52066)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (239,52066), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (239,52066), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (239,52066), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (239,52066), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (239,52066), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (239,52066), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (239,52066), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (245,52066), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (245,52066), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (245,52066), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (251,52066), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (251,52066), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (251,52066), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (257,52066), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 52566  inst.: 917153 (ipc=113.7) sim_rate=20844 (inst/sec) elapsed = 0:0:00:44 / Mon May 11 17:36:15 2015
GPGPU-Sim uArch: Shader 2 finished CTA #0 (687,52066), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (750,52066), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 3.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 751
gpu_sim_insn = 57409
gpu_ipc =      76.4434
gpu_tot_sim_cycle = 52817
gpu_tot_sim_insn = 917696
gpu_tot_ipc =      17.3750
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 3693
gpu_stall_icnt2sh    = 25044
gpu_total_sim_rate=20856

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 14640
	L1I_total_cache_misses = 65
	L1I_total_cache_miss_rate = 0.0044
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 3947, Miss = 1219, Miss_rate = 0.309, Pending_hits = 79, Reservation_fails = 1371
	L1D_cache_core[1]: Access = 4157, Miss = 1455, Miss_rate = 0.350, Pending_hits = 161, Reservation_fails = 1910
	L1D_cache_core[2]: Access = 3792, Miss = 1255, Miss_rate = 0.331, Pending_hits = 112, Reservation_fails = 1488
	L1D_cache_core[3]: Access = 4191, Miss = 1351, Miss_rate = 0.322, Pending_hits = 92, Reservation_fails = 2087
	L1D_cache_core[4]: Access = 4658, Miss = 1496, Miss_rate = 0.321, Pending_hits = 98, Reservation_fails = 1955
	L1D_cache_core[5]: Access = 5762, Miss = 2703, Miss_rate = 0.469, Pending_hits = 575, Reservation_fails = 5576
	L1D_cache_core[6]: Access = 5629, Miss = 2181, Miss_rate = 0.387, Pending_hits = 443, Reservation_fails = 3441
	L1D_cache_core[7]: Access = 4147, Miss = 1322, Miss_rate = 0.319, Pending_hits = 74, Reservation_fails = 1890
	L1D_cache_core[8]: Access = 3907, Miss = 1323, Miss_rate = 0.339, Pending_hits = 112, Reservation_fails = 1570
	L1D_cache_core[9]: Access = 4119, Miss = 1509, Miss_rate = 0.366, Pending_hits = 177, Reservation_fails = 1639
	L1D_cache_core[10]: Access = 4121, Miss = 1343, Miss_rate = 0.326, Pending_hits = 100, Reservation_fails = 1725
	L1D_cache_core[11]: Access = 3868, Miss = 1219, Miss_rate = 0.315, Pending_hits = 73, Reservation_fails = 1367
	L1D_cache_core[12]: Access = 3783, Miss = 1329, Miss_rate = 0.351, Pending_hits = 137, Reservation_fails = 1417
	L1D_cache_core[13]: Access = 3925, Miss = 1411, Miss_rate = 0.359, Pending_hits = 170, Reservation_fails = 1711
	L1D_cache_core[14]: Access = 3949, Miss = 1274, Miss_rate = 0.323, Pending_hits = 104, Reservation_fails = 1811
	L1D_total_cache_accesses = 63955
	L1D_total_cache_misses = 22390
	L1D_total_cache_miss_rate = 0.3501
	L1D_total_cache_pending_hits = 2507
	L1D_total_cache_reservation_fails = 30958
	L1D_cache_data_port_util = 0.083
	L1D_cache_fill_port_util = 0.016
L1C_cache:
	L1C_total_cache_accesses = 4258
	L1C_total_cache_misses = 128
	L1C_total_cache_miss_rate = 0.0301
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 38204
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2495
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 7390
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 12809
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 4130
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 128
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 854
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 12
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 15000
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 18149
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 14575
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 65
Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
1546, 
gpgpu_n_tot_thrd_icount = 6929664
gpgpu_n_tot_w_icount = 27069
gpgpu_n_stall_shd_mem = 90177
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 7390
gpgpu_n_mem_write_global = 15866
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 113188
gpgpu_n_store_insn = 31268
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 93208
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 2214
gpgpu_stall_shd_mem[c_mem][bk_conf] = 2214
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 87963
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:755	W0_Idle:34353	W0_Scoreboard:407554	W1:5686	W2:1961	W3:2074	W4:1324	W5:876	W6:863	W7:709	W8:640	W9:423	W10:614	W11:437	W12:500	W13:412	W14:369	W15:393	W16:454	W17:546	W18:307	W19:351	W20:270	W21:165	W22:234	W23:198	W24:78	W25:117	W26:158	W27:233	W28:97	W29:73	W30:56	W31:61	W32:22	W33:101	W34:119	W35:56	W36:68	W37:157	W38:107	W39:174	W40:67	W41:180	W42:130	W43:79	W44:90	W45:90	W46:17	W47:56	W48:79	W49:17	W50:51	W51:11	W52:106	W53:39	W54:22	W55:11	W56:11	W57:22	W58:0	W59:44	W60:44	W61:22	W62:22	W63:33	W64:11	W65:22	W66:22	W67:33	W68:0	W69:11	W70:22	W71:22	W72:55	W73:0	W74:11	W75:11	W76:22	W77:52	W78:22	W79:22	W80:22	W81:85	W82:44	W83:33	W84:44	W85:63	W86:11	W87:167	W88:104	W89:11	W90:126	W91:11	W92:41	W93:33	W94:22	W95:33	W96:11	W97:22	W98:52	W99:82	W100:0	W101:52	W102:33	W103:22	W104:11	W105:0	W106:22	W107:41	W108:33	W109:0	W110:11	W111:52	W112:0	W113:33	W114:30	W115:33	W116:41	W117:22	W118:63	W119:63	W120:0	W121:11	W122:22	W123:30	W124:74	W125:93	W126:71	W127:71	W128:11	W129:11	W130:41	W131:0	W132:0	W133:30	W134:0	W135:0	W136:0	W137:11	W138:30	W139:0	W140:0	W141:0	W142:0	W143:0	W144:0	W145:0	W146:0	W147:0	W148:0	W149:0	W150:0	W151:0	W152:0	W153:0	W154:0	W155:0	W156:0	W157:0	W158:0	W159:0	W160:0	W161:0	W162:0	W163:0	W164:0	W165:0	W166:0	W167:0	W168:0	W169:0	W170:0	W171:0	W172:0	W173:0	W174:0	W175:0	W176:0	W177:0	W178:0	W179:0	W180:0	W181:0	W182:0	W183:0	W184:0	W185:0	W186:0	W187:0	W188:0	W189:0	W190:0	W191:0	W192:0	W193:0	W194:0	W195:0	W196:0	W197:0	W198:0	W199:0	W200:0	W201:0	W202:0	W203:0	W204:0	W205:0	W206:0	W207:0	W208:0	W209:0	W210:0	W211:0	W212:0	W213:0	W214:0	W215:0	W216:0	W217:0	W218:0	W219:0	W220:0	W221:0	W222:0	W223:0	W224:0	W225:0	W226:0	W227:0	W228:0	W229:0	W230:0	W231:0	W232:0	W233:0	W234:0	W235:0	W236:0	W237:0	W238:0	W239:0	W240:0	W241:0	W242:0	W243:0	W244:0	W245:0	W246:0	W247:0	W248:0	W249:0	W250:0	W251:0	W252:0	W253:0	W254:0	W255:0	W256:1920
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 59120 {8:7390,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 668464 {40:15415,72:148,136:303,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1005040 {136:7390,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 126928 {8:15866,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 75 
maxdqlatency = 0 
maxmflatency = 744 
averagemflatency = 193 
max_icnt2mem_latency = 425 
max_icnt2sh_latency = 52465 
mrq_lat_table:1036 	106 	68 	95 	40 	13 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	20773 	2410 	88 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	7411 	4394 	7946 	3509 	49 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2060 	2622 	2039 	661 	23 	0 	0 	2 	11 	42 	1131 	11433 	3247 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	100 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:       642         0         0         0       675       669       526       519       934       865       879       843         0         0         0         0 
dram[1]:      1131         0         0         0       516       524       525      1124      1118       844       882       847         0         0         0         0 
dram[2]:         0         0         0         0       687      1488       681       671      1119       863       887       854         0         0         0         0 
dram[3]:         0         0         0         0       521       663       526       663       846      1141       891       866         0         0         0         0 
dram[4]:         0         0         0         0       519       685      2062       697       888      2750       860       871         0         0         0         0 
dram[5]:         0         0         0         0       516       526       521       659      1135       860       863       875         0         0         0         0 
average row accesses per activate:
dram[0]:  1.000000      -nan      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 39.000000 37.000000      -nan      -nan      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan 10.000000 10.000000 32.000000 32.000000 32.000000 32.000000 41.000000 37.000000      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 40.000000 38.000000      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 40.000000 37.000000      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 39.000000 37.000000      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan 10.000000 12.000000 32.000000 32.000000 32.000000 32.000000 36.000000 37.000000      -nan      -nan      -nan      -nan 
average row locality = 1359/52 = 26.134615
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         0         0         0        10        10        32        32        32        32        28        26         0         0         0         0 
dram[1]:         2         0         0         0        10        10        32        32        32        32        28        26         0         0         0         0 
dram[2]:         0         0         0         0        10        12        32        32        32        32        28        26         0         0         0         0 
dram[3]:         0         0         0         0        10        12        32        32        32        32        28        26         0         0         0         0 
dram[4]:         0         0         0         0        10        12        32        32        32        32        27        26         0         0         0         0 
dram[5]:         0         0         0         0        10        12        32        32        32        32        26        26         0         0         0         0 
total reads: 1222
min_bank_accesses = 0!
chip skew: 205/202 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0        11        11         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0        13        11         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0        12        12         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0        12        11         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0        12        11         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        10        11         0         0         0         0 
total reads: 137
min_bank_accesses = 0!
chip skew: 24/21 = 1.14
average mf latency per bank:
dram[0]:       1300    none      none      none        1379      1199      1647      1071      1006       822      6863      8487    none      none      none      none  
dram[1]:          0    none      none      none        1323      1115      1507      1077       979       884      6238      8822    none      none      none      none  
dram[2]:     none      none      none      none        1335      1716      1358      1212       880       940      6609      6912    none      none      none      none  
dram[3]:     none      none      none      none        1200      1474      1232      1390       787      1034      6255      6725    none      none      none      none  
dram[4]:     none      none      none      none        1323      1519      1138      1369       945       966     11268      7031    none      none      none      none  
dram[5]:     none      none      none      none        1097      1359      1159      1303       915      1010      8846      6907    none      none      none      none  
maximum mf latency per bank:
dram[0]:        278         0         0         0       468       430       700       440       579       400       647       413         0         0         0         0
dram[1]:          0         0         0         0       351       437       744       409       629       434       667       454         0         0         0         0
dram[2]:          0         0         0         0       373       374       556       475       547       409       550       507         0         0         0         0
dram[3]:          0         0         0         0       390       376       462       533       527       570       473       477         0         0         0         0
dram[4]:          0         0         0         0       369       384       470       499       461       591       481       568         0         0         0         0
dram[5]:          0         0         0         0       405       357       428       508       397       616       394       526         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=69712 n_nop=69267 n_act=11 n_pre=2 n_req=227 n_rd=410 n_write=22 bw_util=0.01239
n_activity=2302 dram_eff=0.3753
bk0: 6a 69639i bk1: 0a 69709i bk2: 0a 69711i bk3: 0a 69712i bk4: 20a 69652i bk5: 20a 69649i bk6: 64a 69499i bk7: 64a 69396i bk8: 64a 69514i bk9: 64a 69449i bk10: 56a 69367i bk11: 52a 69365i bk12: 0a 69709i bk13: 0a 69710i bk14: 0a 69711i bk15: 0a 69711i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0146173
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=69712 n_nop=69271 n_act=9 n_pre=0 n_req=228 n_rd=408 n_write=24 bw_util=0.01239
n_activity=2154 dram_eff=0.4011
bk0: 4a 69691i bk1: 0a 69712i bk2: 0a 69713i bk3: 0a 69713i bk4: 20a 69643i bk5: 20a 69639i bk6: 64a 69458i bk7: 64a 69394i bk8: 64a 69517i bk9: 64a 69460i bk10: 56a 69332i bk11: 52a 69409i bk12: 0a 69709i bk13: 0a 69710i bk14: 0a 69710i bk15: 0a 69710i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00811912
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=69712 n_nop=69272 n_act=8 n_pre=0 n_req=228 n_rd=408 n_write=24 bw_util=0.01239
n_activity=2286 dram_eff=0.378
bk0: 0a 69711i bk1: 0a 69713i bk2: 0a 69715i bk3: 0a 69717i bk4: 20a 69656i bk5: 24a 69631i bk6: 64a 69517i bk7: 64a 69481i bk8: 64a 69501i bk9: 64a 69446i bk10: 56a 69408i bk11: 52a 69422i bk12: 0a 69707i bk13: 0a 69708i bk14: 0a 69710i bk15: 0a 69711i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.00649816
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=69712 n_nop=69273 n_act=8 n_pre=0 n_req=227 n_rd=408 n_write=23 bw_util=0.01237
n_activity=2277 dram_eff=0.3786
bk0: 0a 69711i bk1: 0a 69712i bk2: 0a 69713i bk3: 0a 69714i bk4: 20a 69646i bk5: 24a 69628i bk6: 64a 69503i bk7: 64a 69461i bk8: 64a 69504i bk9: 64a 69433i bk10: 56a 69432i bk11: 52a 69378i bk12: 0a 69709i bk13: 0a 69710i bk14: 0a 69711i bk15: 0a 69711i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0083056
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=69712 n_nop=69275 n_act=8 n_pre=0 n_req=226 n_rd=406 n_write=23 bw_util=0.01231
n_activity=2306 dram_eff=0.3721
bk0: 0a 69712i bk1: 0a 69713i bk2: 0a 69715i bk3: 0a 69716i bk4: 20a 69632i bk5: 24a 69621i bk6: 64a 69454i bk7: 64a 69426i bk8: 64a 69540i bk9: 64a 69465i bk10: 54a 69423i bk11: 52a 69403i bk12: 0a 69706i bk13: 0a 69709i bk14: 0a 69711i bk15: 0a 69711i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0075023
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=69712 n_nop=69279 n_act=8 n_pre=0 n_req=223 n_rd=404 n_write=21 bw_util=0.01219
n_activity=2138 dram_eff=0.3976
bk0: 0a 69711i bk1: 0a 69712i bk2: 0a 69712i bk3: 0a 69712i bk4: 20a 69651i bk5: 24a 69629i bk6: 64a 69452i bk7: 64a 69444i bk8: 64a 69538i bk9: 64a 69436i bk10: 52a 69404i bk11: 52a 69448i bk12: 0a 69711i bk13: 0a 69711i bk14: 0a 69711i bk15: 0a 69711i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00948187

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1838, Miss = 105, Miss_rate = 0.057, Pending_hits = 6, Reservation_fails = 225
L2_cache_bank[1]: Access = 2054, Miss = 100, Miss_rate = 0.049, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 1772, Miss = 104, Miss_rate = 0.059, Pending_hits = 4, Reservation_fails = 104
L2_cache_bank[3]: Access = 2104, Miss = 100, Miss_rate = 0.048, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 1805, Miss = 102, Miss_rate = 0.057, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 1805, Miss = 102, Miss_rate = 0.057, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[6]: Access = 1758, Miss = 102, Miss_rate = 0.058, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 1751, Miss = 102, Miss_rate = 0.058, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 2822, Miss = 101, Miss_rate = 0.036, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[9]: Access = 1806, Miss = 102, Miss_rate = 0.056, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[10]: Access = 2040, Miss = 100, Miss_rate = 0.049, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1776, Miss = 102, Miss_rate = 0.057, Pending_hits = 1, Reservation_fails = 0
L2_total_cache_accesses = 23331
L2_total_cache_misses = 1222
L2_total_cache_miss_rate = 0.0524
L2_total_cache_pending_hits = 19
L2_total_cache_reservation_fails = 329
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6300
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1088
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 109
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15729
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 8
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 129
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 220
L2_cache_data_port_util = 0.067
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=53161
icnt_total_pkts_simt_to_mem=40254
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.8
	minimum = 6
	maximum = 20
Network latency average = 8.45
	minimum = 6
	maximum = 19
Slowest packet = 46645
Flit latency average = 6.87719
	minimum = 6
	maximum = 15
Slowest flit = 93374
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00394536
	minimum = 0.00266312 (at node 0)
	maximum = 0.00798935 (at node 2)
Accepted packet rate average = 0.00394536
	minimum = 0.00266312 (at node 0)
	maximum = 0.00798935 (at node 2)
Injected flit rate average = 0.0112443
	minimum = 0.00266312 (at node 0)
	maximum = 0.0332889 (at node 18)
Accepted flit rate average= 0.0112443
	minimum = 0.00266312 (at node 20)
	maximum = 0.0292943 (at node 2)
Injected packet length average = 2.85
Accepted packet length average = 2.85
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.7332 (8 samples)
	minimum = 6 (8 samples)
	maximum = 80 (8 samples)
Network latency average = 11.7686 (8 samples)
	minimum = 6 (8 samples)
	maximum = 69.625 (8 samples)
Flit latency average = 11.3599 (8 samples)
	minimum = 6 (8 samples)
	maximum = 66.625 (8 samples)
Fragmentation average = 0 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0 (8 samples)
Injected packet rate average = 0.0234767 (8 samples)
	minimum = 0.0144045 (8 samples)
	maximum = 0.054854 (8 samples)
Accepted packet rate average = 0.0234767 (8 samples)
	minimum = 0.0144045 (8 samples)
	maximum = 0.054854 (8 samples)
Injected flit rate average = 0.0484638 (8 samples)
	minimum = 0.0248947 (8 samples)
	maximum = 0.0943994 (8 samples)
Accepted flit rate average = 0.0484638 (8 samples)
	minimum = 0.0259821 (8 samples)
	maximum = 0.156921 (8 samples)
Injected packet size average = 2.06434 (8 samples)
Accepted packet size average = 2.06434 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 44 sec (44 sec)
gpgpu_simulation_rate = 20856 (inst/sec)
gpgpu_simulation_rate = 1200 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
Kernel Executed 8 times
Processing time: 43459.769531 (ms)
Result stored in result.txt
