#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-612-ga9388a89)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_000000000285ac90 .scope module, "Complete" "Complete" 2 5;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ADC_CLK_10";
    .port_info 1 /INPUT 1 "MAX10_CLK1_50";
    .port_info 2 /INPUT 1 "MAX10_CLK2_50";
    .port_info 3 /OUTPUT 8 "HEX0";
    .port_info 4 /OUTPUT 8 "HEX1";
    .port_info 5 /OUTPUT 8 "HEX2";
    .port_info 6 /OUTPUT 8 "HEX3";
    .port_info 7 /OUTPUT 8 "HEX4";
    .port_info 8 /OUTPUT 8 "HEX5";
    .port_info 9 /INPUT 2 "KEY";
    .port_info 10 /OUTPUT 10 "LEDR";
    .port_info 11 /INPUT 10 "SW";
o0000000002885858 .functor BUFZ 1, C4<z>; HiZ drive
v00000000028dcc90_0 .net "ADC_CLK_10", 0 0, o0000000002885858;  0 drivers
v00000000028dcd30_0 .net "HEX0", 7 0, v00000000028db2f0_0;  1 drivers
v00000000028db930_0 .net "HEX1", 7 0, v00000000028dc510_0;  1 drivers
o00000000028859a8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v00000000028dc150_0 .net "HEX2", 7 0, o00000000028859a8;  0 drivers
o00000000028859d8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v00000000028dc8d0_0 .net "HEX3", 7 0, o00000000028859d8;  0 drivers
o0000000002885a08 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v00000000028dcab0_0 .net "HEX4", 7 0, o0000000002885a08;  0 drivers
o0000000002885a38 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v00000000028db7f0_0 .net "HEX5", 7 0, o0000000002885a38;  0 drivers
o0000000002885a68 .functor BUFZ 2, C4<zz>; HiZ drive
v00000000028dcb50_0 .net "KEY", 1 0, o0000000002885a68;  0 drivers
v00000000028db890_0 .net "LEDR", 9 0, L_00000000028dc010;  1 drivers
v00000000028dba70_0 .net "Lcba", 2 0, v00000000028839f0_0;  1 drivers
o0000000002885ac8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000028dcbf0_0 .net "MAX10_CLK1_50", 0 0, o0000000002885ac8;  0 drivers
o0000000002885af8 .functor BUFZ 1, C4<z>; HiZ drive
v00000000028db750_0 .net "MAX10_CLK2_50", 0 0, o0000000002885af8;  0 drivers
v00000000028db390_0 .net "Rabc", 2 0, v0000000002883310_0;  1 drivers
o0000000002885b28 .functor BUFZ 10, C4<zzzzzzzzzz>; HiZ drive
v00000000028dc650_0 .net "SW", 9 0, o0000000002885b28;  0 drivers
v00000000028db430_0 .net *"_s20", 0 0, L_00000000028dc790;  1 drivers
v00000000028db610_0 .net *"_s24", 0 0, L_00000000028dbcf0;  1 drivers
o0000000002885bb8 .functor BUFZ 4, C4<zzzz>; HiZ drive
; Elide local net with no drivers, v00000000028db110_0 name=_s28
o0000000002885288 .functor BUFZ 1, C4<z>; HiZ drive
v00000000028dc3d0_0 .net "clock1_Hz", 0 0, o0000000002885288;  0 drivers
v00000000028dc6f0_0 .net "clock_1Hz", 0 0, v00000000028dc290_0;  1 drivers
v00000000028dc5b0_0 .var "reset", 0 0;
v00000000028db4d0_0 .var "right", 0 0;
v00000000028db6b0_0 .net "state", 2 0, v0000000002883a90_0;  1 drivers
E_000000000284f4d0 .event negedge, L_00000000028dbcf0;
E_000000000284e8d0 .event negedge, L_00000000028dc790;
L_00000000028dcdd0 .part o0000000002885a68, 0, 1;
L_00000000028dbb10 .part o0000000002885b28, 0, 1;
L_00000000028dbf70 .part o0000000002885b28, 1, 1;
L_00000000028dc790 .part o0000000002885a68, 0, 1;
L_00000000028dbcf0 .part o0000000002885a68, 1, 1;
LS_00000000028dc010_0_0 .concat [ 1 1 1 4], v00000000028836d0_0, v0000000002883270_0, v0000000002883c70_0, o0000000002885bb8;
LS_00000000028dc010_0_4 .concat [ 1 1 1 0], v0000000002883b30_0, v0000000002883f90_0, v0000000002883d10_0;
L_00000000028dc010 .concat [ 7 3 0 0], LS_00000000028dc010_0_0, LS_00000000028dc010_0_4;
S_000000000287d310 .scope module, "d1" "tailLightdimmer" 2 63, 3 1 0, S_000000000285ac90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "dimclk";
    .port_info 1 /INPUT 3 "Lcba";
    .port_info 2 /INPUT 3 "Rabc";
    .port_info 3 /OUTPUT 1 "Lc";
    .port_info 4 /OUTPUT 1 "Lb";
    .port_info 5 /OUTPUT 1 "La";
    .port_info 6 /OUTPUT 1 "Ra";
    .port_info 7 /OUTPUT 1 "Rb";
    .port_info 8 /OUTPUT 1 "Rc";
v0000000002883b30_0 .var "La", 0 0;
v0000000002883f90_0 .var "Lb", 0 0;
v0000000002883d10_0 .var "Lc", 0 0;
v0000000002883bd0_0 .net "Lcba", 2 0, v00000000028839f0_0;  alias, 1 drivers
v00000000028836d0_0 .var "Ra", 0 0;
v0000000002883ef0_0 .net "Rabc", 2 0, v0000000002883310_0;  alias, 1 drivers
v0000000002883270_0 .var "Rb", 0 0;
v0000000002883c70_0 .var "Rc", 0 0;
v0000000002883950_0 .net "dimclk", 0 0, o0000000002885288;  alias, 0 drivers
E_000000000284f710 .event posedge, v0000000002883950_0;
S_000000000287d4a0 .scope module, "f1" "tailLightStateMachine" 2 62, 4 2 0, S_000000000285ac90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "hazard";
    .port_info 3 /INPUT 1 "left";
    .port_info 4 /INPUT 1 "right";
    .port_info 5 /OUTPUT 3 "Lcba";
    .port_info 6 /OUTPUT 3 "Rabc";
    .port_info 7 /OUTPUT 3 "state";
v00000000028839f0_0 .var "Lcba", 2 0;
v0000000002883310_0 .var "Rabc", 2 0;
v00000000028833b0_0 .net "clk", 0 0, o0000000002885288;  alias, 0 drivers
v0000000002883450_0 .var "currentState", 3 0;
v00000000028834f0_0 .net "hazard", 0 0, L_00000000028dbb10;  1 drivers
v0000000002883590_0 .net "left", 0 0, L_00000000028dbf70;  1 drivers
v0000000002883770_0 .var "nextState", 3 0;
v0000000002883810_0 .net "reset", 0 0, v00000000028dc5b0_0;  1 drivers
v00000000028838b0_0 .net "right", 0 0, v00000000028db4d0_0;  1 drivers
v0000000002883a90_0 .var "state", 2 0;
E_000000000284f750/0 .event edge, v0000000002883450_0, v0000000002883810_0, v00000000028834f0_0, v0000000002883590_0;
E_000000000284f750/1 .event edge, v00000000028838b0_0;
E_000000000284f750 .event/or E_000000000284f750/0, E_000000000284f750/1;
E_000000000284e7d0 .event edge, v0000000002883450_0;
S_000000000285e660 .scope module, "s1" "sev_seg1" 2 64, 5 1 0, S_000000000285ac90;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "data";
    .port_info 1 /OUTPUT 8 "display";
v00000000028dc470_0 .net "data", 2 0, v0000000002883a90_0;  alias, 1 drivers
v00000000028db2f0_0 .var "display", 7 0;
E_000000000284e850 .event edge, v0000000002883a90_0;
S_000000000285e7f0 .scope module, "s2" "sev_seg2" 2 65, 6 1 0, S_000000000285ac90;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "data";
    .port_info 1 /OUTPUT 8 "display";
v00000000028db570_0 .net "data", 2 0, v0000000002883a90_0;  alias, 1 drivers
v00000000028dc510_0 .var "display", 7 0;
S_00000000008edec0 .scope module, "u0" "clock_divider" 2 53, 7 1 0, S_000000000285ac90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /OUTPUT 1 "outclk";
P_000000000284e910 .param/l "divider" 0 7 3, +C4<00000000010011000100101101000000>;
v00000000028dbc50_0 .net "clk", 0 0, o0000000002885858;  alias, 0 drivers
v00000000028db9d0_0 .var "counter", 27 0;
v00000000028dc290_0 .var "outclk", 0 0;
v00000000028dbbb0_0 .net "reset_n", 0 0, L_00000000028dcdd0;  1 drivers
E_000000000284fe90/0 .event negedge, v00000000028dbbb0_0;
E_000000000284fe90/1 .event posedge, v00000000028dbc50_0;
E_000000000284fe90 .event/or E_000000000284fe90/0, E_000000000284fe90/1;
    .scope S_00000000008edec0;
T_0 ;
    %wait E_000000000284fe90;
    %load/vec4 v00000000028dbbb0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 28;
    %assign/vec4 v00000000028db9d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000028dc290_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000000028db9d0_0;
    %pad/u 32;
    %cmpi/ne 5000000, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v00000000028db9d0_0;
    %addi 1, 0, 28;
    %assign/vec4 v00000000028db9d0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v00000000028dc290_0;
    %inv;
    %assign/vec4 v00000000028dc290_0, 0;
    %pushi/vec4 0, 0, 28;
    %assign/vec4 v00000000028db9d0_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000000000287d4a0;
T_1 ;
    %wait E_000000000284e7d0;
    %load/vec4 v0000000002883450_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %jmp T_1.8;
T_1.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000000028839f0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000002883310_0, 0, 3;
    %jmp T_1.8;
T_1.1 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000000028839f0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000002883310_0, 0, 3;
    %jmp T_1.8;
T_1.2 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v00000000028839f0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000002883310_0, 0, 3;
    %jmp T_1.8;
T_1.3 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v00000000028839f0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000002883310_0, 0, 3;
    %jmp T_1.8;
T_1.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000000028839f0_0, 0, 3;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000000002883310_0, 0, 3;
    %jmp T_1.8;
T_1.5 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000000028839f0_0, 0, 3;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0000000002883310_0, 0, 3;
    %jmp T_1.8;
T_1.6 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000000028839f0_0, 0, 3;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000000002883310_0, 0, 3;
    %jmp T_1.8;
T_1.7 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v00000000028839f0_0, 0, 3;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000000002883310_0, 0, 3;
    %jmp T_1.8;
T_1.8 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000000000287d4a0;
T_2 ;
    %wait E_000000000284f710;
    %load/vec4 v0000000002883810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000002883450_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000000002883770_0;
    %assign/vec4 v0000000002883450_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000000000287d4a0;
T_3 ;
    %wait E_000000000284f750;
    %load/vec4 v0000000002883450_0;
    %store/vec4 v0000000002883770_0, 0, 4;
    %load/vec4 v0000000002883810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000002883770_0, 0, 4;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000000002883810_0;
    %nor/r;
    %load/vec4 v00000000028834f0_0;
    %and;
    %load/vec4 v0000000002883590_0;
    %nor/r;
    %and;
    %load/vec4 v00000000028838b0_0;
    %nor/r;
    %and;
    %load/vec4 v0000000002883450_0;
    %pushi/vec4 7, 0, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000000002883770_0, 0, 4;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0000000002883810_0;
    %nor/r;
    %load/vec4 v00000000028834f0_0;
    %and;
    %load/vec4 v0000000002883590_0;
    %and;
    %load/vec4 v00000000028838b0_0;
    %and;
    %load/vec4 v0000000002883450_0;
    %pushi/vec4 7, 0, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000000002883770_0, 0, 4;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0000000002883810_0;
    %nor/r;
    %load/vec4 v00000000028834f0_0;
    %and;
    %load/vec4 v0000000002883590_0;
    %and;
    %load/vec4 v00000000028838b0_0;
    %nor/r;
    %and;
    %load/vec4 v0000000002883450_0;
    %pushi/vec4 7, 0, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000000002883770_0, 0, 4;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v0000000002883810_0;
    %nor/r;
    %load/vec4 v00000000028834f0_0;
    %and;
    %load/vec4 v0000000002883590_0;
    %nor/r;
    %and;
    %load/vec4 v00000000028838b0_0;
    %and;
    %load/vec4 v0000000002883450_0;
    %pushi/vec4 7, 0, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.8, 8;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000000002883770_0, 0, 4;
    %jmp T_3.9;
T_3.8 ;
    %load/vec4 v0000000002883810_0;
    %nor/r;
    %load/vec4 v00000000028834f0_0;
    %and;
    %load/vec4 v0000000002883590_0;
    %nor/r;
    %and;
    %load/vec4 v00000000028838b0_0;
    %nor/r;
    %and;
    %load/vec4 v0000000002883450_0;
    %pushi/vec4 7, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000002883770_0, 0, 4;
    %jmp T_3.11;
T_3.10 ;
    %load/vec4 v0000000002883810_0;
    %nor/r;
    %load/vec4 v00000000028834f0_0;
    %and;
    %load/vec4 v0000000002883590_0;
    %and;
    %load/vec4 v00000000028838b0_0;
    %and;
    %load/vec4 v0000000002883450_0;
    %pushi/vec4 7, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.12, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000002883770_0, 0, 4;
    %jmp T_3.13;
T_3.12 ;
    %load/vec4 v0000000002883810_0;
    %nor/r;
    %load/vec4 v00000000028834f0_0;
    %and;
    %load/vec4 v0000000002883590_0;
    %and;
    %load/vec4 v00000000028838b0_0;
    %nor/r;
    %and;
    %load/vec4 v0000000002883450_0;
    %pushi/vec4 7, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.14, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000002883770_0, 0, 4;
    %jmp T_3.15;
T_3.14 ;
    %load/vec4 v0000000002883810_0;
    %nor/r;
    %load/vec4 v00000000028834f0_0;
    %and;
    %load/vec4 v0000000002883590_0;
    %nor/r;
    %and;
    %load/vec4 v00000000028838b0_0;
    %and;
    %load/vec4 v0000000002883450_0;
    %pushi/vec4 7, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.16, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000002883770_0, 0, 4;
    %jmp T_3.17;
T_3.16 ;
    %load/vec4 v0000000002883810_0;
    %nor/r;
    %load/vec4 v00000000028834f0_0;
    %and;
    %load/vec4 v0000000002883590_0;
    %nor/r;
    %and;
    %load/vec4 v00000000028838b0_0;
    %nor/r;
    %and;
    %load/vec4 v0000000002883450_0;
    %pushi/vec4 7, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.18, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000002883770_0, 0, 4;
    %jmp T_3.19;
T_3.18 ;
    %load/vec4 v0000000002883450_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %jmp T_3.28;
T_3.20 ;
    %load/vec4 v0000000002883810_0;
    %nor/r;
    %load/vec4 v00000000028834f0_0;
    %nor/r;
    %and;
    %load/vec4 v0000000002883590_0;
    %and;
    %load/vec4 v00000000028838b0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.29, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000000002883770_0, 0, 4;
T_3.29 ;
    %load/vec4 v0000000002883810_0;
    %nor/r;
    %load/vec4 v00000000028834f0_0;
    %nor/r;
    %and;
    %load/vec4 v0000000002883590_0;
    %and;
    %load/vec4 v00000000028838b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.31, 8;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000000002883770_0, 0, 4;
T_3.31 ;
    %jmp T_3.28;
T_3.21 ;
    %load/vec4 v0000000002883810_0;
    %nor/r;
    %load/vec4 v00000000028834f0_0;
    %nor/r;
    %and;
    %load/vec4 v0000000002883590_0;
    %and;
    %load/vec4 v00000000028838b0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.33, 8;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000002883770_0, 0, 4;
T_3.33 ;
    %load/vec4 v0000000002883810_0;
    %nor/r;
    %load/vec4 v00000000028834f0_0;
    %nor/r;
    %and;
    %load/vec4 v0000000002883590_0;
    %and;
    %load/vec4 v00000000028838b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.35, 8;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000000002883770_0, 0, 4;
T_3.35 ;
    %jmp T_3.28;
T_3.22 ;
    %load/vec4 v0000000002883810_0;
    %nor/r;
    %load/vec4 v00000000028834f0_0;
    %nor/r;
    %and;
    %load/vec4 v0000000002883590_0;
    %and;
    %load/vec4 v00000000028838b0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.37, 8;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000000002883770_0, 0, 4;
T_3.37 ;
    %load/vec4 v0000000002883810_0;
    %nor/r;
    %load/vec4 v00000000028834f0_0;
    %nor/r;
    %and;
    %load/vec4 v0000000002883590_0;
    %and;
    %load/vec4 v00000000028838b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.39, 8;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000000002883770_0, 0, 4;
T_3.39 ;
    %jmp T_3.28;
T_3.23 ;
    %load/vec4 v0000000002883810_0;
    %nor/r;
    %load/vec4 v00000000028834f0_0;
    %nor/r;
    %and;
    %load/vec4 v0000000002883590_0;
    %and;
    %load/vec4 v00000000028838b0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.41, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000000002883770_0, 0, 4;
T_3.41 ;
    %load/vec4 v0000000002883810_0;
    %nor/r;
    %load/vec4 v00000000028834f0_0;
    %nor/r;
    %and;
    %load/vec4 v0000000002883590_0;
    %and;
    %load/vec4 v00000000028838b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.43, 8;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000000002883770_0, 0, 4;
T_3.43 ;
    %jmp T_3.28;
T_3.24 ;
    %load/vec4 v0000000002883810_0;
    %nor/r;
    %load/vec4 v00000000028834f0_0;
    %nor/r;
    %and;
    %load/vec4 v0000000002883590_0;
    %and;
    %load/vec4 v00000000028838b0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.45, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000000002883770_0, 0, 4;
T_3.45 ;
    %load/vec4 v0000000002883810_0;
    %nor/r;
    %load/vec4 v00000000028834f0_0;
    %nor/r;
    %and;
    %load/vec4 v0000000002883590_0;
    %and;
    %load/vec4 v00000000028838b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.47, 8;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0000000002883770_0, 0, 4;
T_3.47 ;
    %jmp T_3.28;
T_3.25 ;
    %load/vec4 v0000000002883810_0;
    %nor/r;
    %load/vec4 v00000000028834f0_0;
    %nor/r;
    %and;
    %load/vec4 v0000000002883590_0;
    %and;
    %load/vec4 v00000000028838b0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.49, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000000002883770_0, 0, 4;
T_3.49 ;
    %load/vec4 v0000000002883810_0;
    %nor/r;
    %load/vec4 v00000000028834f0_0;
    %nor/r;
    %and;
    %load/vec4 v0000000002883590_0;
    %and;
    %load/vec4 v00000000028838b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.51, 8;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000000002883770_0, 0, 4;
T_3.51 ;
    %jmp T_3.28;
T_3.26 ;
    %load/vec4 v0000000002883810_0;
    %nor/r;
    %load/vec4 v00000000028834f0_0;
    %nor/r;
    %and;
    %load/vec4 v0000000002883590_0;
    %and;
    %load/vec4 v00000000028838b0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.53, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000000002883770_0, 0, 4;
T_3.53 ;
    %load/vec4 v0000000002883810_0;
    %nor/r;
    %load/vec4 v00000000028834f0_0;
    %nor/r;
    %and;
    %load/vec4 v0000000002883590_0;
    %and;
    %load/vec4 v00000000028838b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.55, 8;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000000002883770_0, 0, 4;
T_3.55 ;
    %jmp T_3.28;
T_3.27 ;
    %load/vec4 v0000000002883810_0;
    %nor/r;
    %load/vec4 v00000000028834f0_0;
    %nor/r;
    %and;
    %load/vec4 v0000000002883590_0;
    %and;
    %load/vec4 v00000000028838b0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.57, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000000002883770_0, 0, 4;
T_3.57 ;
    %load/vec4 v0000000002883810_0;
    %nor/r;
    %load/vec4 v00000000028834f0_0;
    %nor/r;
    %and;
    %load/vec4 v0000000002883590_0;
    %and;
    %load/vec4 v00000000028838b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.59, 8;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000000002883770_0, 0, 4;
T_3.59 ;
    %load/vec4 v0000000002883810_0;
    %nor/r;
    %load/vec4 v00000000028834f0_0;
    %nor/r;
    %and;
    %load/vec4 v0000000002883590_0;
    %nor/r;
    %and;
    %load/vec4 v00000000028838b0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.61, 8;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000002883770_0, 0, 4;
T_3.61 ;
    %jmp T_3.28;
T_3.28 ;
    %pop/vec4 1;
T_3.19 ;
T_3.17 ;
T_3.15 ;
T_3.13 ;
T_3.11 ;
T_3.9 ;
T_3.7 ;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000000000287d4a0;
T_4 ;
    %wait E_000000000284f710;
    %load/vec4 v0000000002883450_0;
    %pad/u 3;
    %assign/vec4 v0000000002883a90_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_000000000287d310;
T_5 ;
    %wait E_000000000284f710;
    %load/vec4 v0000000002883bd0_0;
    %parti/s 1, 2, 3;
    %store/vec4 v0000000002883d10_0, 0, 1;
    %load/vec4 v0000000002883bd0_0;
    %parti/s 1, 1, 2;
    %store/vec4 v0000000002883f90_0, 0, 1;
    %load/vec4 v0000000002883bd0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000000002883b30_0, 0, 1;
    %load/vec4 v0000000002883ef0_0;
    %parti/s 1, 2, 3;
    %store/vec4 v00000000028836d0_0, 0, 1;
    %load/vec4 v0000000002883ef0_0;
    %parti/s 1, 1, 2;
    %store/vec4 v0000000002883270_0, 0, 1;
    %load/vec4 v0000000002883ef0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0000000002883c70_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_000000000285e660;
T_6 ;
    %wait E_000000000284e850;
    %load/vec4 v00000000028dc470_0;
    %parti/s 4, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %jmp T_6.8;
T_6.0 ;
    %pushi/vec4 192, 0, 8;
    %store/vec4 v00000000028db2f0_0, 0, 8;
    %jmp T_6.8;
T_6.1 ;
    %pushi/vec4 249, 0, 8;
    %store/vec4 v00000000028db2f0_0, 0, 8;
    %jmp T_6.8;
T_6.2 ;
    %pushi/vec4 164, 0, 8;
    %store/vec4 v00000000028db2f0_0, 0, 8;
    %jmp T_6.8;
T_6.3 ;
    %pushi/vec4 176, 0, 8;
    %store/vec4 v00000000028db2f0_0, 0, 8;
    %jmp T_6.8;
T_6.4 ;
    %pushi/vec4 249, 0, 8;
    %store/vec4 v00000000028db2f0_0, 0, 8;
    %jmp T_6.8;
T_6.5 ;
    %pushi/vec4 164, 0, 8;
    %store/vec4 v00000000028db2f0_0, 0, 8;
    %jmp T_6.8;
T_6.6 ;
    %pushi/vec4 176, 0, 8;
    %store/vec4 v00000000028db2f0_0, 0, 8;
    %jmp T_6.8;
T_6.7 ;
    %pushi/vec4 200, 0, 8;
    %store/vec4 v00000000028db2f0_0, 0, 8;
    %jmp T_6.8;
T_6.8 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000000000285e7f0;
T_7 ;
    %wait E_000000000284e850;
    %load/vec4 v00000000028db570_0;
    %parti/s 4, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %jmp T_7.8;
T_7.0 ;
    %pushi/vec4 192, 0, 8;
    %store/vec4 v00000000028dc510_0, 0, 8;
    %jmp T_7.8;
T_7.1 ;
    %pushi/vec4 241, 0, 8;
    %store/vec4 v00000000028dc510_0, 0, 8;
    %jmp T_7.8;
T_7.2 ;
    %pushi/vec4 241, 0, 8;
    %store/vec4 v00000000028dc510_0, 0, 8;
    %jmp T_7.8;
T_7.3 ;
    %pushi/vec4 241, 0, 8;
    %store/vec4 v00000000028dc510_0, 0, 8;
    %jmp T_7.8;
T_7.4 ;
    %pushi/vec4 185, 0, 8;
    %store/vec4 v00000000028dc510_0, 0, 8;
    %jmp T_7.8;
T_7.5 ;
    %pushi/vec4 185, 0, 8;
    %store/vec4 v00000000028dc510_0, 0, 8;
    %jmp T_7.8;
T_7.6 ;
    %pushi/vec4 185, 0, 8;
    %store/vec4 v00000000028dc510_0, 0, 8;
    %jmp T_7.8;
T_7.7 ;
    %pushi/vec4 192, 0, 8;
    %store/vec4 v00000000028dc510_0, 0, 8;
    %jmp T_7.8;
T_7.8 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000000000285ac90;
T_8 ;
    %wait E_000000000284e8d0;
    %load/vec4 v00000000028dc5b0_0;
    %inv;
    %assign/vec4 v00000000028dc5b0_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_000000000285ac90;
T_9 ;
    %wait E_000000000284f4d0;
    %load/vec4 v00000000028db4d0_0;
    %inv;
    %assign/vec4 v00000000028db4d0_0, 0;
    %jmp T_9;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    ".\Project3.v";
    ".\tailLightdimmer.v";
    ".\tailLightStateMachine.v";
    ".\sev_seg1.v";
    ".\sev_seg2.v";
    ".\clock_divider.v";
