{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1446591597495 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1446591597496 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 04 05:59:57 2015 " "Processing started: Wed Nov 04 05:59:57 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1446591597496 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1446591597496 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off led_shift -c led_shift " "Command: quartus_map --read_settings_files=on --write_settings_files=off led_shift -c led_shift" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1446591597496 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1446591597926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder7seg-decod_arch " "Found design unit 1: decoder7seg-decod_arch" {  } { { "decoder.vhd" "" { Text "D:/OneDrive/STUDY/code project/FPGA/led_shift/decoder.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1446591598427 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder7seg " "Found entity 1: decoder7seg" {  } { { "decoder.vhd" "" { Text "D:/OneDrive/STUDY/code project/FPGA/led_shift/decoder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1446591598427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1446591598427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_shift.vhd 2 1 " "Found 2 design units, including 1 entities, in source file led_shift.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 case_display_top-display_arch " "Found design unit 1: case_display_top-display_arch" {  } { { "led_shift.vhd" "" { Text "D:/OneDrive/STUDY/code project/FPGA/led_shift/led_shift.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1446591598430 ""} { "Info" "ISGN_ENTITY_NAME" "1 case_display_top " "Found entity 1: case_display_top" {  } { { "led_shift.vhd" "" { Text "D:/OneDrive/STUDY/code project/FPGA/led_shift/led_shift.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1446591598430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1446591598430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_counter0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_counter0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_counter0-SYN " "Found design unit 1: lpm_counter0-SYN" {  } { { "lpm_counter0.vhd" "" { Text "D:/OneDrive/STUDY/code project/FPGA/led_shift/lpm_counter0.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1446591598434 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_counter0 " "Found entity 1: lpm_counter0" {  } { { "lpm_counter0.vhd" "" { Text "D:/OneDrive/STUDY/code project/FPGA/led_shift/lpm_counter0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1446591598434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1446591598434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Found entity 1: Block1" {  } { { "Block1.bdf" "" { Schematic "D:/OneDrive/STUDY/code project/FPGA/led_shift/Block1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1446591598437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1446591598437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/lcd_controler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/lcd_controler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_controler-lcd_arch " "Found design unit 1: lcd_controler-lcd_arch" {  } { { "output_files/lcd_controler.vhd" "" { Text "D:/OneDrive/STUDY/code project/FPGA/led_shift/output_files/lcd_controler.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1446591598441 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_controler " "Found entity 1: lcd_controler" {  } { { "output_files/lcd_controler.vhd" "" { Text "D:/OneDrive/STUDY/code project/FPGA/led_shift/output_files/lcd_controler.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1446591598441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1446591598441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file half_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 half_adder-half_adder_arch " "Found design unit 1: half_adder-half_adder_arch" {  } { { "half_adder.vhd" "" { Text "D:/OneDrive/STUDY/code project/FPGA/led_shift/half_adder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1446591598445 ""} { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "half_adder.vhd" "" { Text "D:/OneDrive/STUDY/code project/FPGA/led_shift/half_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1446591598445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1446591598445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-full_adder_arch " "Found design unit 1: full_adder-full_adder_arch" {  } { { "full_adder.vhd" "" { Text "D:/OneDrive/STUDY/code project/FPGA/led_shift/full_adder.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1446591598449 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.vhd" "" { Text "D:/OneDrive/STUDY/code project/FPGA/led_shift/full_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1446591598449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1446591598449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder_4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_4bit-adder_arch " "Found design unit 1: adder_4bit-adder_arch" {  } { { "adder_4bit.vhd" "" { Text "D:/OneDrive/STUDY/code project/FPGA/led_shift/adder_4bit.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1446591598452 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_4bit " "Found entity 1: adder_4bit" {  } { { "adder_4bit.vhd" "" { Text "D:/OneDrive/STUDY/code project/FPGA/led_shift/adder_4bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1446591598452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1446591598452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d2b_5bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file d2b_5bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 D2B_5bit-D2B_5bit_arch " "Found design unit 1: D2B_5bit-D2B_5bit_arch" {  } { { "D2B_5bit.vhd" "" { Text "D:/OneDrive/STUDY/code project/FPGA/led_shift/D2B_5bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1446591598455 ""} { "Info" "ISGN_ENTITY_NAME" "1 D2B_5bit " "Found entity 1: D2B_5bit" {  } { { "D2B_5bit.vhd" "" { Text "D:/OneDrive/STUDY/code project/FPGA/led_shift/D2B_5bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1446591598455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1446591598455 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Block1 " "Elaborating entity \"Block1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1446591598500 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "S1\[3..0\] S " "Bus \"S1\[3..0\]\" found using same base name as \"S\", which might lead to a name conflict." {  } { { "Block1.bdf" "" { Schematic "D:/OneDrive/STUDY/code project/FPGA/led_shift/Block1.bdf" { { 632 816 888 648 "S1\[3..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "" 0 -1 1446591598503 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "S2\[3..0\] S " "Bus \"S2\[3..0\]\" found using same base name as \"S\", which might lead to a name conflict." {  } { { "Block1.bdf" "" { Schematic "D:/OneDrive/STUDY/code project/FPGA/led_shift/Block1.bdf" { { 648 816 888 664 "S2\[3..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "" 0 -1 1446591598503 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "S1\[3..0\] S " "Bus \"S1\[3..0\]\" found using same base name as \"S\", which might lead to a name conflict." {  } { { "Block1.bdf" "" { Schematic "D:/OneDrive/STUDY/code project/FPGA/led_shift/Block1.bdf" { { 464 1056 1128 480 "S1\[3..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "" 0 -1 1446591598503 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "S2\[3..0\] S " "Bus \"S2\[3..0\]\" found using same base name as \"S\", which might lead to a name conflict." {  } { { "Block1.bdf" "" { Schematic "D:/OneDrive/STUDY/code project/FPGA/led_shift/Block1.bdf" { { 640 1064 1128 664 "S2\[3..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "" 0 -1 1446591598503 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "A2\[3..0\] A2 " "Bus \"A2\[3..0\]\" found using same base name as \"A2\", which might lead to a name conflict." {  } { { "Block1.bdf" "" { Schematic "D:/OneDrive/STUDY/code project/FPGA/led_shift/Block1.bdf" { { 296 352 401 320 "A2\[3..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "" 0 -1 1446591598503 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "A1\[3..0\] A1 " "Bus \"A1\[3..0\]\" found using same base name as \"A1\", which might lead to a name conflict." {  } { { "Block1.bdf" "" { Schematic "D:/OneDrive/STUDY/code project/FPGA/led_shift/Block1.bdf" { { 304 -144 -80 320 "A1\[3..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "" 0 -1 1446591598503 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "B1\[3..0\] B1 " "Bus \"B1\[3..0\]\" found using same base name as \"B1\", which might lead to a name conflict." {  } { { "Block1.bdf" "" { Schematic "D:/OneDrive/STUDY/code project/FPGA/led_shift/Block1.bdf" { { 832 48 104 848 "B1\[3..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "" 0 -1 1446591598504 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "B2\[3..0\] B2 " "Bus \"B2\[3..0\]\" found using same base name as \"B2\", which might lead to a name conflict." {  } { { "Block1.bdf" "" { Schematic "D:/OneDrive/STUDY/code project/FPGA/led_shift/Block1.bdf" { { 824 496 552 848 "B2\[3..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "" 0 -1 1446591598504 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "A1\[3..0\] A1 " "Bus \"A1\[3..0\]\" found using same base name as \"A1\", which might lead to a name conflict." {  } { { "Block1.bdf" "" { Schematic "D:/OneDrive/STUDY/code project/FPGA/led_shift/Block1.bdf" { { 536 352 416 552 "A1\[3..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "" 0 -1 1446591598504 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "A2\[3..0\] A2 " "Bus \"A2\[3..0\]\" found using same base name as \"A2\", which might lead to a name conflict." {  } { { "Block1.bdf" "" { Schematic "D:/OneDrive/STUDY/code project/FPGA/led_shift/Block1.bdf" { { 552 352 416 568 "A2\[3..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "" 0 -1 1446591598504 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "B1\[3..0\] B1 " "Bus \"B1\[3..0\]\" found using same base name as \"B1\", which might lead to a name conflict." {  } { { "Block1.bdf" "" { Schematic "D:/OneDrive/STUDY/code project/FPGA/led_shift/Block1.bdf" { { 728 360 432 744 "B1\[3..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "" 0 -1 1446591598504 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "B2\[3..0\] B2 " "Bus \"B2\[3..0\]\" found using same base name as \"B2\", which might lead to a name conflict." {  } { { "Block1.bdf" "" { Schematic "D:/OneDrive/STUDY/code project/FPGA/led_shift/Block1.bdf" { { 744 360 432 760 "B2\[3..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "" 0 -1 1446591598504 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "A1\[3..0\] A1 " "Bus \"A1\[3..0\]\" found using same base name as \"A1\", which might lead to a name conflict." {  } { { "Block1.bdf" "" { Schematic "D:/OneDrive/STUDY/code project/FPGA/led_shift/Block1.bdf" { { 1136 -40 392 1152 "0,0,0,0,A1\[3..0\],0,0,0,0,A2\[3..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "" 0 -1 1446591598504 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "A2\[3..0\] A2 " "Bus \"A2\[3..0\]\" found using same base name as \"A2\", which might lead to a name conflict." {  } { { "Block1.bdf" "" { Schematic "D:/OneDrive/STUDY/code project/FPGA/led_shift/Block1.bdf" { { 1136 -40 392 1152 "0,0,0,0,A1\[3..0\],0,0,0,0,A2\[3..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "" 0 -1 1446591598504 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "B1\[3..0\] B1 " "Bus \"B1\[3..0\]\" found using same base name as \"B1\", which might lead to a name conflict." {  } { { "Block1.bdf" "" { Schematic "D:/OneDrive/STUDY/code project/FPGA/led_shift/Block1.bdf" { { 1152 -40 392 1168 "0,0,0,0,B1\[3..0\],0,0,0,0,B2\[3..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "" 0 -1 1446591598504 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "B2\[3..0\] B2 " "Bus \"B2\[3..0\]\" found using same base name as \"B2\", which might lead to a name conflict." {  } { { "Block1.bdf" "" { Schematic "D:/OneDrive/STUDY/code project/FPGA/led_shift/Block1.bdf" { { 1152 -40 392 1168 "0,0,0,0,B1\[3..0\],0,0,0,0,B2\[3..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "" 0 -1 1446591598504 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "S1\[3..0\] S " "Bus \"S1\[3..0\]\" found using same base name as \"S\", which might lead to a name conflict." {  } { { "Block1.bdf" "" { Schematic "D:/OneDrive/STUDY/code project/FPGA/led_shift/Block1.bdf" { { 1168 -40 392 1184 "0,0,0,0,S1\[3..0\],0,0,0,0,S2\[3..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "" 0 -1 1446591598504 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "S2\[3..0\] S " "Bus \"S2\[3..0\]\" found using same base name as \"S\", which might lead to a name conflict." {  } { { "Block1.bdf" "" { Schematic "D:/OneDrive/STUDY/code project/FPGA/led_shift/Block1.bdf" { { 1168 -40 392 1184 "0,0,0,0,S1\[3..0\],0,0,0,0,S2\[3..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "" 0 -1 1446591598505 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "A2 " "Found inconsistent dimensions for element \"A2\"" {  } { { "Block1.bdf" "" { Schematic "D:/OneDrive/STUDY/code project/FPGA/led_shift/Block1.bdf" { { 296 352 401 320 "A2\[3..0\]" "" } { 552 352 416 568 "A2\[3..0\]" "" } { 1136 -40 392 1152 "0,0,0,0,A1\[3..0\],0,0,0,0,A2\[3..0\]" "" } { 536 -232 -64 552 "A2" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "" 0 -1 1446591598505 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "A1 " "Found inconsistent dimensions for element \"A1\"" {  } { { "Block1.bdf" "" { Schematic "D:/OneDrive/STUDY/code project/FPGA/led_shift/Block1.bdf" { { 304 -144 -80 320 "A1\[3..0\]" "" } { 536 352 416 552 "A1\[3..0\]" "" } { 1136 -40 392 1152 "0,0,0,0,A1\[3..0\],0,0,0,0,A2\[3..0\]" "" } { 568 -232 -64 584 "A1" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "" 0 -1 1446591598505 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "B2 " "Found inconsistent dimensions for element \"B2\"" {  } { { "Block1.bdf" "" { Schematic "D:/OneDrive/STUDY/code project/FPGA/led_shift/Block1.bdf" { { 824 496 552 848 "B2\[3..0\]" "" } { 744 360 432 760 "B2\[3..0\]" "" } { 1152 -40 392 1168 "0,0,0,0,B1\[3..0\],0,0,0,0,B2\[3..0\]" "" } { 688 -232 -64 704 "B2" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "" 0 -1 1446591598505 ""}
{ "Warning" "WGDFX_INCONSISTENT_DIMENSION" "B1 " "Found inconsistent dimensions for element \"B1\"" {  } { { "Block1.bdf" "" { Schematic "D:/OneDrive/STUDY/code project/FPGA/led_shift/Block1.bdf" { { 832 48 104 848 "B1\[3..0\]" "" } { 728 360 432 744 "B1\[3..0\]" "" } { 1152 -40 392 1168 "0,0,0,0,B1\[3..0\],0,0,0,0,B2\[3..0\]" "" } { 720 -232 -64 736 "B1" "" } } } }  } 0 275085 "Found inconsistent dimensions for element \"%1!s!\"" 0 0 "" 0 -1 1446591598505 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "A " "Converted elements in bus name \"A\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "A\[3..0\] A3..0 " "Converted element name(s) from \"A\[3..0\]\" to \"A3..0\"" {  } { { "Block1.bdf" "" { Schematic "D:/OneDrive/STUDY/code project/FPGA/led_shift/Block1.bdf" { { 632 80 320 648 "A\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "" 0 -1 1446591598505 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "A\[3..0\] A3..0 " "Converted element name(s) from \"A\[3..0\]\" to \"A3..0\"" {  } { { "Block1.bdf" "" { Schematic "D:/OneDrive/STUDY/code project/FPGA/led_shift/Block1.bdf" { { 536 144 192 552 "0,A\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "" 0 -1 1446591598505 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "A\[3\] A3 " "Converted element name(s) from \"A\[3\]\" to \"A3\"" {  } { { "Block1.bdf" "" { Schematic "D:/OneDrive/STUDY/code project/FPGA/led_shift/Block1.bdf" { { 496 -64 16 512 "A\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "" 0 -1 1446591598505 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "A\[2\] A2 " "Converted element name(s) from \"A\[2\]\" to \"A2\"" {  } { { "Block1.bdf" "" { Schematic "D:/OneDrive/STUDY/code project/FPGA/led_shift/Block1.bdf" { { 528 -64 16 544 "A\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "" 0 -1 1446591598505 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "A\[1\] A1 " "Converted element name(s) from \"A\[1\]\" to \"A1\"" {  } { { "Block1.bdf" "" { Schematic "D:/OneDrive/STUDY/code project/FPGA/led_shift/Block1.bdf" { { 560 -64 16 576 "A\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "" 0 -1 1446591598505 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "A\[0\] A0 " "Converted element name(s) from \"A\[0\]\" to \"A0\"" {  } { { "Block1.bdf" "" { Schematic "D:/OneDrive/STUDY/code project/FPGA/led_shift/Block1.bdf" { { 592 -64 16 608 "A\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "" 0 -1 1446591598505 ""}  } { { "Block1.bdf" "" { Schematic "D:/OneDrive/STUDY/code project/FPGA/led_shift/Block1.bdf" { { 632 80 320 648 "A\[3..0\]" "" } { 536 144 192 552 "0,A\[3..0\]" "" } { 496 -64 16 512 "A\[3\]" "" } { 528 -64 16 544 "A\[2\]" "" } { 560 -64 16 576 "A\[1\]" "" } { 592 -64 16 608 "A\[0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "" 0 -1 1446591598505 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "A1 " "Converted elements in bus name \"A1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "A1\[3..0\] A13..0 " "Converted element name(s) from \"A1\[3..0\]\" to \"A13..0\"" {  } { { "Block1.bdf" "" { Schematic "D:/OneDrive/STUDY/code project/FPGA/led_shift/Block1.bdf" { { 304 -144 -80 320 "A1\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "" 0 -1 1446591598506 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "A1\[3..0\] A13..0 " "Converted element name(s) from \"A1\[3..0\]\" to \"A13..0\"" {  } { { "Block1.bdf" "" { Schematic "D:/OneDrive/STUDY/code project/FPGA/led_shift/Block1.bdf" { { 536 352 416 552 "A1\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "" 0 -1 1446591598506 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "A1\[3..0\] A13..0 " "Converted element name(s) from \"A1\[3..0\]\" to \"A13..0\"" {  } { { "Block1.bdf" "" { Schematic "D:/OneDrive/STUDY/code project/FPGA/led_shift/Block1.bdf" { { 1136 -40 392 1152 "0,0,0,0,A1\[3..0\],0,0,0,0,A2\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "" 0 -1 1446591598506 ""}  } { { "Block1.bdf" "" { Schematic "D:/OneDrive/STUDY/code project/FPGA/led_shift/Block1.bdf" { { 304 -144 -80 320 "A1\[3..0\]" "" } { 536 352 416 552 "A1\[3..0\]" "" } { 1136 -40 392 1152 "0,0,0,0,A1\[3..0\],0,0,0,0,A2\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "" 0 -1 1446591598506 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "A2 " "Converted elements in bus name \"A2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "A2\[3..0\] A23..0 " "Converted element name(s) from \"A2\[3..0\]\" to \"A23..0\"" {  } { { "Block1.bdf" "" { Schematic "D:/OneDrive/STUDY/code project/FPGA/led_shift/Block1.bdf" { { 296 352 401 320 "A2\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "" 0 -1 1446591598506 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "A2\[3..0\] A23..0 " "Converted element name(s) from \"A2\[3..0\]\" to \"A23..0\"" {  } { { "Block1.bdf" "" { Schematic "D:/OneDrive/STUDY/code project/FPGA/led_shift/Block1.bdf" { { 552 352 416 568 "A2\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "" 0 -1 1446591598506 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "A2\[3..0\] A23..0 " "Converted element name(s) from \"A2\[3..0\]\" to \"A23..0\"" {  } { { "Block1.bdf" "" { Schematic "D:/OneDrive/STUDY/code project/FPGA/led_shift/Block1.bdf" { { 1136 -40 392 1152 "0,0,0,0,A1\[3..0\],0,0,0,0,A2\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "" 0 -1 1446591598506 ""}  } { { "Block1.bdf" "" { Schematic "D:/OneDrive/STUDY/code project/FPGA/led_shift/Block1.bdf" { { 296 352 401 320 "A2\[3..0\]" "" } { 552 352 416 568 "A2\[3..0\]" "" } { 1136 -40 392 1152 "0,0,0,0,A1\[3..0\],0,0,0,0,A2\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "" 0 -1 1446591598506 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "B " "Converted elements in bus name \"B\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "B\[3..0\] B3..0 " "Converted element name(s) from \"B\[3..0\]\" to \"B3..0\"" {  } { { "Block1.bdf" "" { Schematic "D:/OneDrive/STUDY/code project/FPGA/led_shift/Block1.bdf" { { 648 80 320 664 "B\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "" 0 -1 1446591598506 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "B\[3..0\] B3..0 " "Converted element name(s) from \"B\[3..0\]\" to \"B3..0\"" {  } { { "Block1.bdf" "" { Schematic "D:/OneDrive/STUDY/code project/FPGA/led_shift/Block1.bdf" { { 728 144 200 744 "0,B\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "" 0 -1 1446591598506 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "B\[3\] B3 " "Converted element name(s) from \"B\[3\]\" to \"B3\"" {  } { { "Block1.bdf" "" { Schematic "D:/OneDrive/STUDY/code project/FPGA/led_shift/Block1.bdf" { { 648 -64 16 664 "B\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "" 0 -1 1446591598506 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "B\[2\] B2 " "Converted element name(s) from \"B\[2\]\" to \"B2\"" {  } { { "Block1.bdf" "" { Schematic "D:/OneDrive/STUDY/code project/FPGA/led_shift/Block1.bdf" { { 680 -64 16 696 "B\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "" 0 -1 1446591598506 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "B\[1\] B1 " "Converted element name(s) from \"B\[1\]\" to \"B1\"" {  } { { "Block1.bdf" "" { Schematic "D:/OneDrive/STUDY/code project/FPGA/led_shift/Block1.bdf" { { 712 -64 16 728 "B\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "" 0 -1 1446591598506 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "B\[0\] B0 " "Converted element name(s) from \"B\[0\]\" to \"B0\"" {  } { { "Block1.bdf" "" { Schematic "D:/OneDrive/STUDY/code project/FPGA/led_shift/Block1.bdf" { { 744 -64 16 760 "B\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "" 0 -1 1446591598506 ""}  } { { "Block1.bdf" "" { Schematic "D:/OneDrive/STUDY/code project/FPGA/led_shift/Block1.bdf" { { 648 80 320 664 "B\[3..0\]" "" } { 728 144 200 744 "0,B\[3..0\]" "" } { 648 -64 16 664 "B\[3\]" "" } { 680 -64 16 696 "B\[2\]" "" } { 712 -64 16 728 "B\[1\]" "" } { 744 -64 16 760 "B\[0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "" 0 -1 1446591598506 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "B1 " "Converted elements in bus name \"B1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "B1\[3..0\] B13..0 " "Converted element name(s) from \"B1\[3..0\]\" to \"B13..0\"" {  } { { "Block1.bdf" "" { Schematic "D:/OneDrive/STUDY/code project/FPGA/led_shift/Block1.bdf" { { 832 48 104 848 "B1\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "" 0 -1 1446591598507 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "B1\[3..0\] B13..0 " "Converted element name(s) from \"B1\[3..0\]\" to \"B13..0\"" {  } { { "Block1.bdf" "" { Schematic "D:/OneDrive/STUDY/code project/FPGA/led_shift/Block1.bdf" { { 728 360 432 744 "B1\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "" 0 -1 1446591598507 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "B1\[3..0\] B13..0 " "Converted element name(s) from \"B1\[3..0\]\" to \"B13..0\"" {  } { { "Block1.bdf" "" { Schematic "D:/OneDrive/STUDY/code project/FPGA/led_shift/Block1.bdf" { { 1152 -40 392 1168 "0,0,0,0,B1\[3..0\],0,0,0,0,B2\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "" 0 -1 1446591598507 ""}  } { { "Block1.bdf" "" { Schematic "D:/OneDrive/STUDY/code project/FPGA/led_shift/Block1.bdf" { { 832 48 104 848 "B1\[3..0\]" "" } { 728 360 432 744 "B1\[3..0\]" "" } { 1152 -40 392 1168 "0,0,0,0,B1\[3..0\],0,0,0,0,B2\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "" 0 -1 1446591598507 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "B2 " "Converted elements in bus name \"B2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "B2\[3..0\] B23..0 " "Converted element name(s) from \"B2\[3..0\]\" to \"B23..0\"" {  } { { "Block1.bdf" "" { Schematic "D:/OneDrive/STUDY/code project/FPGA/led_shift/Block1.bdf" { { 824 496 552 848 "B2\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "" 0 -1 1446591598507 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "B2\[3..0\] B23..0 " "Converted element name(s) from \"B2\[3..0\]\" to \"B23..0\"" {  } { { "Block1.bdf" "" { Schematic "D:/OneDrive/STUDY/code project/FPGA/led_shift/Block1.bdf" { { 744 360 432 760 "B2\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "" 0 -1 1446591598507 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "B2\[3..0\] B23..0 " "Converted element name(s) from \"B2\[3..0\]\" to \"B23..0\"" {  } { { "Block1.bdf" "" { Schematic "D:/OneDrive/STUDY/code project/FPGA/led_shift/Block1.bdf" { { 1152 -40 392 1168 "0,0,0,0,B1\[3..0\],0,0,0,0,B2\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "" 0 -1 1446591598507 ""}  } { { "Block1.bdf" "" { Schematic "D:/OneDrive/STUDY/code project/FPGA/led_shift/Block1.bdf" { { 824 496 552 848 "B2\[3..0\]" "" } { 744 360 432 760 "B2\[3..0\]" "" } { 1152 -40 392 1168 "0,0,0,0,B1\[3..0\],0,0,0,0,B2\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "" 0 -1 1446591598507 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "led " "Converted elements in bus name \"led\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "led\[7\] led7 " "Converted element name(s) from \"led\[7\]\" to \"led7\"" {  } { { "Block1.bdf" "" { Schematic "D:/OneDrive/STUDY/code project/FPGA/led_shift/Block1.bdf" { { 136 784 832 152 "led\[7\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "" 0 -1 1446591598507 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "led\[6\] led6 " "Converted element name(s) from \"led\[6\]\" to \"led6\"" {  } { { "Block1.bdf" "" { Schematic "D:/OneDrive/STUDY/code project/FPGA/led_shift/Block1.bdf" { { 176 784 837 192 "led\[6\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "" 0 -1 1446591598507 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "led\[5\] led5 " "Converted element name(s) from \"led\[5\]\" to \"led5\"" {  } { { "Block1.bdf" "" { Schematic "D:/OneDrive/STUDY/code project/FPGA/led_shift/Block1.bdf" { { 208 784 838 224 "led\[5\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "" 0 -1 1446591598507 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "led\[4\] led4 " "Converted element name(s) from \"led\[4\]\" to \"led4\"" {  } { { "Block1.bdf" "" { Schematic "D:/OneDrive/STUDY/code project/FPGA/led_shift/Block1.bdf" { { 232 784 839 248 "led\[4\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "" 0 -1 1446591598507 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "led\[3\] led3 " "Converted element name(s) from \"led\[3\]\" to \"led3\"" {  } { { "Block1.bdf" "" { Schematic "D:/OneDrive/STUDY/code project/FPGA/led_shift/Block1.bdf" { { 264 784 840 280 "led\[3\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "" 0 -1 1446591598507 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "led\[2\] led2 " "Converted element name(s) from \"led\[2\]\" to \"led2\"" {  } { { "Block1.bdf" "" { Schematic "D:/OneDrive/STUDY/code project/FPGA/led_shift/Block1.bdf" { { 288 784 836 304 "led\[2\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "" 0 -1 1446591598507 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "led\[1\] led1 " "Converted element name(s) from \"led\[1\]\" to \"led1\"" {  } { { "Block1.bdf" "" { Schematic "D:/OneDrive/STUDY/code project/FPGA/led_shift/Block1.bdf" { { 312 784 837 328 "led\[1\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "" 0 -1 1446591598507 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "led\[0\] led0 " "Converted element name(s) from \"led\[0\]\" to \"led0\"" {  } { { "Block1.bdf" "" { Schematic "D:/OneDrive/STUDY/code project/FPGA/led_shift/Block1.bdf" { { 336 784 837 352 "led\[0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "" 0 -1 1446591598507 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "led\[17..0\] led17..0 " "Converted element name(s) from \"led\[17..0\]\" to \"led17..0\"" {  } { { "Block1.bdf" "" { Schematic "D:/OneDrive/STUDY/code project/FPGA/led_shift/Block1.bdf" { { 128 696 784 144 "led\[17..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "" 0 -1 1446591598507 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "led\[17\] led17 " "Converted element name(s) from \"led\[17\]\" to \"led17\"" {  } { { "Block1.bdf" "" { Schematic "D:/OneDrive/STUDY/code project/FPGA/led_shift/Block1.bdf" { { -112 784 838 -96 "led\[17\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "" 0 -1 1446591598507 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "led\[8\] led8 " "Converted element name(s) from \"led\[8\]\" to \"led8\"" {  } { { "Block1.bdf" "" { Schematic "D:/OneDrive/STUDY/code project/FPGA/led_shift/Block1.bdf" { { 112 784 835 128 "led\[8\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "" 0 -1 1446591598507 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "led\[9\] led9 " "Converted element name(s) from \"led\[9\]\" to \"led9\"" {  } { { "Block1.bdf" "" { Schematic "D:/OneDrive/STUDY/code project/FPGA/led_shift/Block1.bdf" { { 88 784 840 104 "led\[9\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "" 0 -1 1446591598507 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "led\[10\] led10 " "Converted element name(s) from \"led\[10\]\" to \"led10\"" {  } { { "Block1.bdf" "" { Schematic "D:/OneDrive/STUDY/code project/FPGA/led_shift/Block1.bdf" { { 64 784 832 80 "led\[10\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "" 0 -1 1446591598507 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "led\[11\] led11 " "Converted element name(s) from \"led\[11\]\" to \"led11\"" {  } { { "Block1.bdf" "" { Schematic "D:/OneDrive/STUDY/code project/FPGA/led_shift/Block1.bdf" { { 40 784 832 56 "led\[11\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "" 0 -1 1446591598507 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "led\[12\] led12 " "Converted element name(s) from \"led\[12\]\" to \"led12\"" {  } { { "Block1.bdf" "" { Schematic "D:/OneDrive/STUDY/code project/FPGA/led_shift/Block1.bdf" { { 16 784 832 32 "led\[12\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "" 0 -1 1446591598507 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "led\[13\] led13 " "Converted element name(s) from \"led\[13\]\" to \"led13\"" {  } { { "Block1.bdf" "" { Schematic "D:/OneDrive/STUDY/code project/FPGA/led_shift/Block1.bdf" { { -8 784 832 8 "led\[13\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "" 0 -1 1446591598507 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "led\[14\] led14 " "Converted element name(s) from \"led\[14\]\" to \"led14\"" {  } { { "Block1.bdf" "" { Schematic "D:/OneDrive/STUDY/code project/FPGA/led_shift/Block1.bdf" { { -32 784 832 -16 "led\[14\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "" 0 -1 1446591598507 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "led\[15\] led15 " "Converted element name(s) from \"led\[15\]\" to \"led15\"" {  } { { "Block1.bdf" "" { Schematic "D:/OneDrive/STUDY/code project/FPGA/led_shift/Block1.bdf" { { -56 784 832 -40 "led\[15\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "" 0 -1 1446591598507 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "led\[16\] led16 " "Converted element name(s) from \"led\[16\]\" to \"led16\"" {  } { { "Block1.bdf" "" { Schematic "D:/OneDrive/STUDY/code project/FPGA/led_shift/Block1.bdf" { { -80 784 832 -64 "led\[16\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "" 0 -1 1446591598507 ""}  } { { "Block1.bdf" "" { Schematic "D:/OneDrive/STUDY/code project/FPGA/led_shift/Block1.bdf" { { 136 784 832 152 "led\[7\]" "" } { 176 784 837 192 "led\[6\]" "" } { 208 784 838 224 "led\[5\]" "" } { 232 784 839 248 "led\[4\]" "" } { 264 784 840 280 "led\[3\]" "" } { 288 784 836 304 "led\[2\]" "" } { 312 784 837 328 "led\[1\]" "" } { 336 784 837 352 "led\[0\]" "" } { 128 696 784 144 "led\[17..0\]" "" } { -112 784 838 -96 "led\[17\]" "" } { 112 784 835 128 "led\[8\]" "" } { 88 784 840 104 "led\[9\]" "" } { 64 784 832 80 "led\[10\]" "" } { 40 784 832 56 "led\[11\]" "" } { 16 784 832 32 "led\[12\]" "" } { -8 784 832 8 "led\[13\]" "" } { -32 784 832 -16 "led\[14\]" "" } { -56 784 832 -40 "led\[15\]" "" } { -80 784 832 -64 "led\[16\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "" 0 -1 1446591598507 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "S " "Converted elements in bus name \"S\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "S\[4..0\] S4..0 " "Converted element name(s) from \"S\[4..0\]\" to \"S4..0\"" {  } { { "Block1.bdf" "" { Schematic "D:/OneDrive/STUDY/code project/FPGA/led_shift/Block1.bdf" { { 632 480 560 648 "S\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "" 0 -1 1446591598509 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "S\[4..0\] S4..0 " "Converted element name(s) from \"S\[4..0\]\" to \"S4..0\"" {  } { { "Block1.bdf" "" { Schematic "D:/OneDrive/STUDY/code project/FPGA/led_shift/Block1.bdf" { { 632 600 656 648 "S\[4..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "" 0 -1 1446591598509 ""}  } { { "Block1.bdf" "" { Schematic "D:/OneDrive/STUDY/code project/FPGA/led_shift/Block1.bdf" { { 632 480 560 648 "S\[4..0\]" "" } { 632 600 656 648 "S\[4..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "" 0 -1 1446591598509 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "S1 " "Converted elements in bus name \"S1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "S1\[3..0\] S13..0 " "Converted element name(s) from \"S1\[3..0\]\" to \"S13..0\"" {  } { { "Block1.bdf" "" { Schematic "D:/OneDrive/STUDY/code project/FPGA/led_shift/Block1.bdf" { { 632 816 888 648 "S1\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "" 0 -1 1446591598509 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "S1\[3..0\] S13..0 " "Converted element name(s) from \"S1\[3..0\]\" to \"S13..0\"" {  } { { "Block1.bdf" "" { Schematic "D:/OneDrive/STUDY/code project/FPGA/led_shift/Block1.bdf" { { 464 1056 1128 480 "S1\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "" 0 -1 1446591598509 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "S1\[3..0\] S13..0 " "Converted element name(s) from \"S1\[3..0\]\" to \"S13..0\"" {  } { { "Block1.bdf" "" { Schematic "D:/OneDrive/STUDY/code project/FPGA/led_shift/Block1.bdf" { { 1168 -40 392 1184 "0,0,0,0,S1\[3..0\],0,0,0,0,S2\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "" 0 -1 1446591598509 ""}  } { { "Block1.bdf" "" { Schematic "D:/OneDrive/STUDY/code project/FPGA/led_shift/Block1.bdf" { { 632 816 888 648 "S1\[3..0\]" "" } { 464 1056 1128 480 "S1\[3..0\]" "" } { 1168 -40 392 1184 "0,0,0,0,S1\[3..0\],0,0,0,0,S2\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "" 0 -1 1446591598509 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "S2 " "Converted elements in bus name \"S2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "S2\[3..0\] S23..0 " "Converted element name(s) from \"S2\[3..0\]\" to \"S23..0\"" {  } { { "Block1.bdf" "" { Schematic "D:/OneDrive/STUDY/code project/FPGA/led_shift/Block1.bdf" { { 648 816 888 664 "S2\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "" 0 -1 1446591598510 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "S2\[3..0\] S23..0 " "Converted element name(s) from \"S2\[3..0\]\" to \"S23..0\"" {  } { { "Block1.bdf" "" { Schematic "D:/OneDrive/STUDY/code project/FPGA/led_shift/Block1.bdf" { { 640 1064 1128 664 "S2\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "" 0 -1 1446591598510 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "S2\[3..0\] S23..0 " "Converted element name(s) from \"S2\[3..0\]\" to \"S23..0\"" {  } { { "Block1.bdf" "" { Schematic "D:/OneDrive/STUDY/code project/FPGA/led_shift/Block1.bdf" { { 1168 -40 392 1184 "0,0,0,0,S1\[3..0\],0,0,0,0,S2\[3..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "" 0 -1 1446591598510 ""}  } { { "Block1.bdf" "" { Schematic "D:/OneDrive/STUDY/code project/FPGA/led_shift/Block1.bdf" { { 648 816 888 664 "S2\[3..0\]" "" } { 640 1064 1128 664 "S2\[3..0\]" "" } { 1168 -40 392 1184 "0,0,0,0,S1\[3..0\],0,0,0,0,S2\[3..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "" 0 -1 1446591598510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "case_display_top case_display_top:inst2 " "Elaborating entity \"case_display_top\" for hierarchy \"case_display_top:inst2\"" {  } { { "Block1.bdf" "inst2" { Schematic "D:/OneDrive/STUDY/code project/FPGA/led_shift/Block1.bdf" { { 112 552 696 192 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1446591598511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter0 lpm_counter0:inst1 " "Elaborating entity \"lpm_counter0\" for hierarchy \"lpm_counter0:inst1\"" {  } { { "Block1.bdf" "inst1" { Schematic "D:/OneDrive/STUDY/code project/FPGA/led_shift/Block1.bdf" { { 144 288 432 224 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1446591598513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter0.vhd" "LPM_COUNTER_component" { Text "D:/OneDrive/STUDY/code project/FPGA/led_shift/lpm_counter0.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1446591598547 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\"" {  } { { "lpm_counter0.vhd" "" { Text "D:/OneDrive/STUDY/code project/FPGA/led_shift/lpm_counter0.vhd" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1446591598550 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1446591598550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_modulus 40000000 " "Parameter \"lpm_modulus\" = \"40000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1446591598550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1446591598550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1446591598550 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 26 " "Parameter \"lpm_width\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1446591598550 ""}  } { { "lpm_counter0.vhd" "" { Text "D:/OneDrive/STUDY/code project/FPGA/led_shift/lpm_counter0.vhd" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1446591598550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ajj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ajj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ajj " "Found entity 1: cntr_ajj" {  } { { "db/cntr_ajj.tdf" "" { Text "D:/OneDrive/STUDY/code project/FPGA/led_shift/db/cntr_ajj.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1446591598639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1446591598639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ajj lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_ajj:auto_generated " "Elaborating entity \"cntr_ajj\" for hierarchy \"lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_ajj:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/12.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1446591598640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_8mc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_8mc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_8mc " "Found entity 1: cmpr_8mc" {  } { { "db/cmpr_8mc.tdf" "" { Text "D:/OneDrive/STUDY/code project/FPGA/led_shift/db/cmpr_8mc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1446591598718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1446591598718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_8mc lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_ajj:auto_generated\|cmpr_8mc:cmpr1 " "Elaborating entity \"cmpr_8mc\" for hierarchy \"lpm_counter0:inst1\|lpm_counter:LPM_COUNTER_component\|cntr_ajj:auto_generated\|cmpr_8mc:cmpr1\"" {  } { { "db/cntr_ajj.tdf" "cmpr1" { Text "D:/OneDrive/STUDY/code project/FPGA/led_shift/db/cntr_ajj.tdf" 164 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1446591598718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder7seg decoder7seg:inst6 " "Elaborating entity \"decoder7seg\" for hierarchy \"decoder7seg:inst6\"" {  } { { "Block1.bdf" "inst6" { Schematic "D:/OneDrive/STUDY/code project/FPGA/led_shift/Block1.bdf" { { 448 1128 1256 624 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1446591598722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D2B_5bit D2B_5bit:inst13 " "Elaborating entity \"D2B_5bit\" for hierarchy \"D2B_5bit:inst13\"" {  } { { "Block1.bdf" "inst13" { Schematic "D:/OneDrive/STUDY/code project/FPGA/led_shift/Block1.bdf" { { 616 656 816 696 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1446591598723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_4bit adder_4bit:inst4 " "Elaborating entity \"adder_4bit\" for hierarchy \"adder_4bit:inst4\"" {  } { { "Block1.bdf" "inst4" { Schematic "D:/OneDrive/STUDY/code project/FPGA/led_shift/Block1.bdf" { { 616 320 480 696 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1446591598725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder adder_4bit:inst4\|full_adder:U1 " "Elaborating entity \"full_adder\" for hierarchy \"adder_4bit:inst4\|full_adder:U1\"" {  } { { "adder_4bit.vhd" "U1" { Text "D:/OneDrive/STUDY/code project/FPGA/led_shift/adder_4bit.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1446591598726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_adder adder_4bit:inst4\|full_adder:U1\|half_adder:U1 " "Elaborating entity \"half_adder\" for hierarchy \"adder_4bit:inst4\|full_adder:U1\|half_adder:U1\"" {  } { { "full_adder.vhd" "U1" { Text "D:/OneDrive/STUDY/code project/FPGA/led_shift/full_adder.vhd" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1446591598728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_controler lcd_controler:inst " "Elaborating entity \"lcd_controler\" for hierarchy \"lcd_controler:inst\"" {  } { { "Block1.bdf" "inst" { Schematic "D:/OneDrive/STUDY/code project/FPGA/led_shift/Block1.bdf" { { 1056 392 704 1328 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1446591598737 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lcd_display_string_01 lcd_controler.vhd(177) " "VHDL Process Statement warning at lcd_controler.vhd(177): signal \"lcd_display_string_01\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/lcd_controler.vhd" "" { Text "D:/OneDrive/STUDY/code project/FPGA/led_shift/output_files/lcd_controler.vhd" 177 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1446591598740 "|Block1|lcd_controler:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "char_count lcd_controler.vhd(177) " "VHDL Process Statement warning at lcd_controler.vhd(177): signal \"char_count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/lcd_controler.vhd" "" { Text "D:/OneDrive/STUDY/code project/FPGA/led_shift/output_files/lcd_controler.vhd" 177 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1446591598740 "|Block1|lcd_controler:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lcd_display_string_02 lcd_controler.vhd(180) " "VHDL Process Statement warning at lcd_controler.vhd(180): signal \"lcd_display_string_02\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/lcd_controler.vhd" "" { Text "D:/OneDrive/STUDY/code project/FPGA/led_shift/output_files/lcd_controler.vhd" 180 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1446591598740 "|Block1|lcd_controler:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "char_count lcd_controler.vhd(180) " "VHDL Process Statement warning at lcd_controler.vhd(180): signal \"char_count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/lcd_controler.vhd" "" { Text "D:/OneDrive/STUDY/code project/FPGA/led_shift/output_files/lcd_controler.vhd" 180 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1446591598740 "|Block1|lcd_controler:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "lcd_display_string_03 lcd_controler.vhd(183) " "VHDL Process Statement warning at lcd_controler.vhd(183): signal \"lcd_display_string_03\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/lcd_controler.vhd" "" { Text "D:/OneDrive/STUDY/code project/FPGA/led_shift/output_files/lcd_controler.vhd" 183 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1446591598740 "|Block1|lcd_controler:inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "char_count lcd_controler.vhd(183) " "VHDL Process Statement warning at lcd_controler.vhd(183): signal \"char_count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "output_files/lcd_controler.vhd" "" { Text "D:/OneDrive/STUDY/code project/FPGA/led_shift/output_files/lcd_controler.vhd" 183 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1446591598740 "|Block1|lcd_controler:inst"}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lcd_controler:inst\|data_bus\[0\] D0 " "Converted the fanout from the always-enabled tri-state buffer \"lcd_controler:inst\|data_bus\[0\]\" to the node \"D0\" into a wire" {  } { { "output_files/lcd_controler.vhd" "" { Text "D:/OneDrive/STUDY/code project/FPGA/led_shift/output_files/lcd_controler.vhd" 70 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1 1446591599905 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lcd_controler:inst\|data_bus\[1\] D1 " "Converted the fanout from the always-enabled tri-state buffer \"lcd_controler:inst\|data_bus\[1\]\" to the node \"D1\" into a wire" {  } { { "output_files/lcd_controler.vhd" "" { Text "D:/OneDrive/STUDY/code project/FPGA/led_shift/output_files/lcd_controler.vhd" 70 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1 1446591599905 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lcd_controler:inst\|data_bus\[2\] D2 " "Converted the fanout from the always-enabled tri-state buffer \"lcd_controler:inst\|data_bus\[2\]\" to the node \"D2\" into a wire" {  } { { "output_files/lcd_controler.vhd" "" { Text "D:/OneDrive/STUDY/code project/FPGA/led_shift/output_files/lcd_controler.vhd" 70 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1 1446591599905 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lcd_controler:inst\|data_bus\[3\] D3 " "Converted the fanout from the always-enabled tri-state buffer \"lcd_controler:inst\|data_bus\[3\]\" to the node \"D3\" into a wire" {  } { { "output_files/lcd_controler.vhd" "" { Text "D:/OneDrive/STUDY/code project/FPGA/led_shift/output_files/lcd_controler.vhd" 70 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1 1446591599905 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lcd_controler:inst\|data_bus\[4\] D4 " "Converted the fanout from the always-enabled tri-state buffer \"lcd_controler:inst\|data_bus\[4\]\" to the node \"D4\" into a wire" {  } { { "output_files/lcd_controler.vhd" "" { Text "D:/OneDrive/STUDY/code project/FPGA/led_shift/output_files/lcd_controler.vhd" 70 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1 1446591599905 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lcd_controler:inst\|data_bus\[5\] D5 " "Converted the fanout from the always-enabled tri-state buffer \"lcd_controler:inst\|data_bus\[5\]\" to the node \"D5\" into a wire" {  } { { "output_files/lcd_controler.vhd" "" { Text "D:/OneDrive/STUDY/code project/FPGA/led_shift/output_files/lcd_controler.vhd" 70 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1 1446591599905 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lcd_controler:inst\|data_bus\[6\] D6 " "Converted the fanout from the always-enabled tri-state buffer \"lcd_controler:inst\|data_bus\[6\]\" to the node \"D6\" into a wire" {  } { { "output_files/lcd_controler.vhd" "" { Text "D:/OneDrive/STUDY/code project/FPGA/led_shift/output_files/lcd_controler.vhd" 70 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1 1446591599905 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "lcd_controler:inst\|data_bus\[7\] D7 " "Converted the fanout from the always-enabled tri-state buffer \"lcd_controler:inst\|data_bus\[7\]\" to the node \"D7\" into a wire" {  } { { "output_files/lcd_controler.vhd" "" { Text "D:/OneDrive/STUDY/code project/FPGA/led_shift/output_files/lcd_controler.vhd" 70 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "" 0 -1 1446591599905 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "" 0 -1 1446591599905 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "output_files/lcd_controler.vhd" "" { Text "D:/OneDrive/STUDY/code project/FPGA/led_shift/output_files/lcd_controler.vhd" 15 -1 0 } } { "output_files/lcd_controler.vhd" "" { Text "D:/OneDrive/STUDY/code project/FPGA/led_shift/output_files/lcd_controler.vhd" 217 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1446591599920 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1446591599920 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "S1b GND " "Pin \"S1b\" is stuck at GND" {  } { { "Block1.bdf" "" { Schematic "D:/OneDrive/STUDY/code project/FPGA/led_shift/Block1.bdf" { { 488 1256 1432 504 "S1b" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1446591600168 "|Block1|S1b"} { "Warning" "WMLS_MLS_STUCK_PIN" "A1b GND " "Pin \"A1b\" is stuck at GND" {  } { { "Block1.bdf" "" { Schematic "D:/OneDrive/STUDY/code project/FPGA/led_shift/Block1.bdf" { { 328 48 224 344 "A1b" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1446591600168 "|Block1|A1b"} { "Warning" "WMLS_MLS_STUCK_PIN" "A1c GND " "Pin \"A1c\" is stuck at GND" {  } { { "Block1.bdf" "" { Schematic "D:/OneDrive/STUDY/code project/FPGA/led_shift/Block1.bdf" { { 344 48 224 360 "A1c" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1446591600168 "|Block1|A1c"} { "Warning" "WMLS_MLS_STUCK_PIN" "A1g VCC " "Pin \"A1g\" is stuck at VCC" {  } { { "Block1.bdf" "" { Schematic "D:/OneDrive/STUDY/code project/FPGA/led_shift/Block1.bdf" { { 408 48 224 424 "A1g" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1446591600168 "|Block1|A1g"} { "Warning" "WMLS_MLS_STUCK_PIN" "B1b GND " "Pin \"B1b\" is stuck at GND" {  } { { "Block1.bdf" "" { Schematic "D:/OneDrive/STUDY/code project/FPGA/led_shift/Block1.bdf" { { 856 232 408 872 "B1b" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1446591600168 "|Block1|B1b"} { "Warning" "WMLS_MLS_STUCK_PIN" "B1c GND " "Pin \"B1c\" is stuck at GND" {  } { { "Block1.bdf" "" { Schematic "D:/OneDrive/STUDY/code project/FPGA/led_shift/Block1.bdf" { { 872 232 408 888 "B1c" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1446591600168 "|Block1|B1c"} { "Warning" "WMLS_MLS_STUCK_PIN" "B1g VCC " "Pin \"B1g\" is stuck at VCC" {  } { { "Block1.bdf" "" { Schematic "D:/OneDrive/STUDY/code project/FPGA/led_shift/Block1.bdf" { { 936 232 408 952 "B1g" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1446591600168 "|Block1|B1g"} { "Warning" "WMLS_MLS_STUCK_PIN" "blon VCC " "Pin \"blon\" is stuck at VCC" {  } { { "Block1.bdf" "" { Schematic "D:/OneDrive/STUDY/code project/FPGA/led_shift/Block1.bdf" { { 1080 704 880 1096 "blon" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1446591600168 "|Block1|blon"} { "Warning" "WMLS_MLS_STUCK_PIN" "on VCC " "Pin \"on\" is stuck at VCC" {  } { { "Block1.bdf" "" { Schematic "D:/OneDrive/STUDY/code project/FPGA/led_shift/Block1.bdf" { { 1112 704 880 1128 "on" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1446591600168 "|Block1|on"} { "Warning" "WMLS_MLS_STUCK_PIN" "rw GND " "Pin \"rw\" is stuck at GND" {  } { { "Block1.bdf" "" { Schematic "D:/OneDrive/STUDY/code project/FPGA/led_shift/Block1.bdf" { { 1144 704 880 1160 "rw" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1446591600168 "|Block1|rw"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1446591600168 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1446591600349 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1446591602084 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1446591602084 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "428 " "Implemented 428 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1446591602180 ""} { "Info" "ICUT_CUT_TM_OPINS" "73 " "Implemented 73 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1446591602180 ""} { "Info" "ICUT_CUT_TM_LCELLS" "342 " "Implemented 342 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1446591602180 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1446591602180 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 109 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 109 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "591 " "Peak virtual memory: 591 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1446591602258 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 04 06:00:02 2015 " "Processing ended: Wed Nov 04 06:00:02 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1446591602258 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1446591602258 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1446591602258 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1446591602258 ""}
