// Copyright (C) 2024  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition"

// DATE "11/05/2024 11:28:00"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module fetch (
	PC_out,
	instruction,
	branch_addr,
	jump_addr,
	branch_decision,
	jump_decision,
	reset,
	clock,
	SevenSegement0,
	SevenSegement1,
	SevenSegement2,
	SevenSegement3,
	SevenSegement4,
	SevenSegement5,
	SevenSegement6,
	SevenSegement7);
output 	[31:0] PC_out;
output 	[31:0] instruction;
input 	[31:0] branch_addr;
input 	[31:0] jump_addr;
input 	branch_decision;
input 	jump_decision;
input 	reset;
input 	clock;
output 	[6:0] SevenSegement0;
output 	[6:0] SevenSegement1;
output 	[6:0] SevenSegement2;
output 	[6:0] SevenSegement3;
output 	[6:0] SevenSegement4;
output 	[6:0] SevenSegement5;
output 	[6:0] SevenSegement6;
output 	[6:0] SevenSegement7;

// Design Ports Information
// PC_out[0]	=>  Location: PIN_F24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[1]	=>  Location: PIN_H24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[2]	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[3]	=>  Location: PIN_M21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[4]	=>  Location: PIN_G27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[5]	=>  Location: PIN_D27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[6]	=>  Location: PIN_L23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[7]	=>  Location: PIN_M28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[8]	=>  Location: PIN_D25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[9]	=>  Location: PIN_C27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[10]	=>  Location: PIN_E27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[11]	=>  Location: PIN_D22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[12]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[13]	=>  Location: PIN_B23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[14]	=>  Location: PIN_N25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[15]	=>  Location: PIN_B26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[16]	=>  Location: PIN_D24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[17]	=>  Location: PIN_P26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[18]	=>  Location: PIN_R21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[19]	=>  Location: PIN_P27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[20]	=>  Location: PIN_J26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[21]	=>  Location: PIN_F27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[22]	=>  Location: PIN_J23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[23]	=>  Location: PIN_AC21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[24]	=>  Location: PIN_C24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[25]	=>  Location: PIN_A23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[26]	=>  Location: PIN_AE23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[27]	=>  Location: PIN_L27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[28]	=>  Location: PIN_N26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[29]	=>  Location: PIN_P21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[30]	=>  Location: PIN_AD21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// PC_out[31]	=>  Location: PIN_M25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[0]	=>  Location: PIN_K26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[1]	=>  Location: PIN_T26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[2]	=>  Location: PIN_R23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[3]	=>  Location: PIN_U28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[4]	=>  Location: PIN_V22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[5]	=>  Location: PIN_AD26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[6]	=>  Location: PIN_V24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[7]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[8]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[9]	=>  Location: PIN_K25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[10]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[11]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[12]	=>  Location: PIN_U25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[13]	=>  Location: PIN_U22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[14]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[15]	=>  Location: PIN_AD28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[16]	=>  Location: PIN_R24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[17]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[18]	=>  Location: PIN_R22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[19]	=>  Location: PIN_Y10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[20]	=>  Location: PIN_R26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[21]	=>  Location: PIN_J24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[22]	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[23]	=>  Location: PIN_AC24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[24]	=>  Location: PIN_R25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[25]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[26]	=>  Location: PIN_U27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[27]	=>  Location: PIN_R27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[28]	=>  Location: PIN_AC26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[29]	=>  Location: PIN_T21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[30]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// instruction[31]	=>  Location: PIN_R28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SevenSegement0[0]	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SevenSegement0[1]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SevenSegement0[2]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SevenSegement0[3]	=>  Location: PIN_L26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SevenSegement0[4]	=>  Location: PIN_L25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SevenSegement0[5]	=>  Location: PIN_J22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SevenSegement0[6]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SevenSegement1[0]	=>  Location: PIN_M24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SevenSegement1[1]	=>  Location: PIN_Y22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SevenSegement1[2]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SevenSegement1[3]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SevenSegement1[4]	=>  Location: PIN_W25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SevenSegement1[5]	=>  Location: PIN_U23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SevenSegement1[6]	=>  Location: PIN_U24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SevenSegement2[0]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SevenSegement2[1]	=>  Location: PIN_AA26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SevenSegement2[2]	=>  Location: PIN_Y25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SevenSegement2[3]	=>  Location: PIN_W26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SevenSegement2[4]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SevenSegement2[5]	=>  Location: PIN_W27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SevenSegement2[6]	=>  Location: PIN_W28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SevenSegement3[0]	=>  Location: PIN_V21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SevenSegement3[1]	=>  Location: PIN_U21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SevenSegement3[2]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SevenSegement3[3]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SevenSegement3[4]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SevenSegement3[5]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SevenSegement3[6]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SevenSegement4[0]	=>  Location: PIN_AB19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SevenSegement4[1]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SevenSegement4[2]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SevenSegement4[3]	=>  Location: PIN_AH21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SevenSegement4[4]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SevenSegement4[5]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SevenSegement4[6]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SevenSegement5[0]	=>  Location: PIN_AD18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SevenSegement5[1]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SevenSegement5[2]	=>  Location: PIN_AB18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SevenSegement5[3]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SevenSegement5[4]	=>  Location: PIN_AG19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SevenSegement5[5]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SevenSegement5[6]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SevenSegement6[0]	=>  Location: PIN_AA17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SevenSegement6[1]	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SevenSegement6[2]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SevenSegement6[3]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SevenSegement6[4]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SevenSegement6[5]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SevenSegement6[6]	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SevenSegement7[0]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SevenSegement7[1]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SevenSegement7[2]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SevenSegement7[3]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SevenSegement7[4]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SevenSegement7[5]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SevenSegement7[6]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branch_decision	=>  Location: PIN_A14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jump_addr[0]	=>  Location: PIN_B14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branch_addr[0]	=>  Location: PIN_V27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jump_decision	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clock	=>  Location: PIN_M23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_AB28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jump_addr[1]	=>  Location: PIN_AC27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branch_addr[1]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jump_addr[2]	=>  Location: PIN_T25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branch_addr[2]	=>  Location: PIN_AA22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jump_addr[3]	=>  Location: PIN_E26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branch_addr[3]	=>  Location: PIN_L24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jump_addr[4]	=>  Location: PIN_G23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branch_addr[4]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jump_addr[5]	=>  Location: PIN_K28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branch_addr[5]	=>  Location: PIN_F26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jump_addr[6]	=>  Location: PIN_E28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branch_addr[6]	=>  Location: PIN_G24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jump_addr[7]	=>  Location: PIN_J25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branch_addr[7]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jump_addr[8]	=>  Location: PIN_K21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branch_addr[8]	=>  Location: PIN_H23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jump_addr[9]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branch_addr[9]	=>  Location: PIN_A26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jump_addr[10]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branch_addr[10]	=>  Location: PIN_C25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jump_addr[11]	=>  Location: PIN_C26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branch_addr[11]	=>  Location: PIN_A25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jump_addr[12]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branch_addr[12]	=>  Location: PIN_B25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jump_addr[13]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branch_addr[13]	=>  Location: PIN_AD22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jump_addr[14]	=>  Location: PIN_L21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branch_addr[14]	=>  Location: PIN_G25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jump_addr[15]	=>  Location: PIN_D26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branch_addr[15]	=>  Location: PIN_AA23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jump_addr[16]	=>  Location: PIN_M27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branch_addr[16]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jump_addr[17]	=>  Location: PIN_K27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branch_addr[17]	=>  Location: PIN_H25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jump_addr[18]	=>  Location: PIN_AC28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branch_addr[18]	=>  Location: PIN_V25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jump_addr[19]	=>  Location: PIN_V26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branch_addr[19]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jump_addr[20]	=>  Location: PIN_AB24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branch_addr[20]	=>  Location: PIN_AG26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jump_addr[21]	=>  Location: PIN_AC22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branch_addr[21]	=>  Location: PIN_AH26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jump_addr[22]	=>  Location: PIN_D23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branch_addr[22]	=>  Location: PIN_U26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jump_addr[23]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branch_addr[23]	=>  Location: PIN_AE24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jump_addr[24]	=>  Location: PIN_D28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branch_addr[24]	=>  Location: PIN_AF27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jump_addr[25]	=>  Location: PIN_G28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branch_addr[25]	=>  Location: PIN_H26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jump_addr[26]	=>  Location: PIN_F25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branch_addr[26]	=>  Location: PIN_F28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jump_addr[27]	=>  Location: PIN_L28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branch_addr[27]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jump_addr[28]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branch_addr[28]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jump_addr[29]	=>  Location: PIN_G26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branch_addr[29]	=>  Location: PIN_M26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jump_addr[30]	=>  Location: PIN_C23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branch_addr[30]	=>  Location: PIN_P25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// jump_addr[31]	=>  Location: PIN_V28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// branch_addr[31]	=>  Location: PIN_AB27,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \PC_out[0]~output_o ;
wire \PC_out[1]~output_o ;
wire \PC_out[2]~output_o ;
wire \PC_out[3]~output_o ;
wire \PC_out[4]~output_o ;
wire \PC_out[5]~output_o ;
wire \PC_out[6]~output_o ;
wire \PC_out[7]~output_o ;
wire \PC_out[8]~output_o ;
wire \PC_out[9]~output_o ;
wire \PC_out[10]~output_o ;
wire \PC_out[11]~output_o ;
wire \PC_out[12]~output_o ;
wire \PC_out[13]~output_o ;
wire \PC_out[14]~output_o ;
wire \PC_out[15]~output_o ;
wire \PC_out[16]~output_o ;
wire \PC_out[17]~output_o ;
wire \PC_out[18]~output_o ;
wire \PC_out[19]~output_o ;
wire \PC_out[20]~output_o ;
wire \PC_out[21]~output_o ;
wire \PC_out[22]~output_o ;
wire \PC_out[23]~output_o ;
wire \PC_out[24]~output_o ;
wire \PC_out[25]~output_o ;
wire \PC_out[26]~output_o ;
wire \PC_out[27]~output_o ;
wire \PC_out[28]~output_o ;
wire \PC_out[29]~output_o ;
wire \PC_out[30]~output_o ;
wire \PC_out[31]~output_o ;
wire \instruction[0]~output_o ;
wire \instruction[1]~output_o ;
wire \instruction[2]~output_o ;
wire \instruction[3]~output_o ;
wire \instruction[4]~output_o ;
wire \instruction[5]~output_o ;
wire \instruction[6]~output_o ;
wire \instruction[7]~output_o ;
wire \instruction[8]~output_o ;
wire \instruction[9]~output_o ;
wire \instruction[10]~output_o ;
wire \instruction[11]~output_o ;
wire \instruction[12]~output_o ;
wire \instruction[13]~output_o ;
wire \instruction[14]~output_o ;
wire \instruction[15]~output_o ;
wire \instruction[16]~output_o ;
wire \instruction[17]~output_o ;
wire \instruction[18]~output_o ;
wire \instruction[19]~output_o ;
wire \instruction[20]~output_o ;
wire \instruction[21]~output_o ;
wire \instruction[22]~output_o ;
wire \instruction[23]~output_o ;
wire \instruction[24]~output_o ;
wire \instruction[25]~output_o ;
wire \instruction[26]~output_o ;
wire \instruction[27]~output_o ;
wire \instruction[28]~output_o ;
wire \instruction[29]~output_o ;
wire \instruction[30]~output_o ;
wire \instruction[31]~output_o ;
wire \SevenSegement0[0]~output_o ;
wire \SevenSegement0[1]~output_o ;
wire \SevenSegement0[2]~output_o ;
wire \SevenSegement0[3]~output_o ;
wire \SevenSegement0[4]~output_o ;
wire \SevenSegement0[5]~output_o ;
wire \SevenSegement0[6]~output_o ;
wire \SevenSegement1[0]~output_o ;
wire \SevenSegement1[1]~output_o ;
wire \SevenSegement1[2]~output_o ;
wire \SevenSegement1[3]~output_o ;
wire \SevenSegement1[4]~output_o ;
wire \SevenSegement1[5]~output_o ;
wire \SevenSegement1[6]~output_o ;
wire \SevenSegement2[0]~output_o ;
wire \SevenSegement2[1]~output_o ;
wire \SevenSegement2[2]~output_o ;
wire \SevenSegement2[3]~output_o ;
wire \SevenSegement2[4]~output_o ;
wire \SevenSegement2[5]~output_o ;
wire \SevenSegement2[6]~output_o ;
wire \SevenSegement3[0]~output_o ;
wire \SevenSegement3[1]~output_o ;
wire \SevenSegement3[2]~output_o ;
wire \SevenSegement3[3]~output_o ;
wire \SevenSegement3[4]~output_o ;
wire \SevenSegement3[5]~output_o ;
wire \SevenSegement3[6]~output_o ;
wire \SevenSegement4[0]~output_o ;
wire \SevenSegement4[1]~output_o ;
wire \SevenSegement4[2]~output_o ;
wire \SevenSegement4[3]~output_o ;
wire \SevenSegement4[4]~output_o ;
wire \SevenSegement4[5]~output_o ;
wire \SevenSegement4[6]~output_o ;
wire \SevenSegement5[0]~output_o ;
wire \SevenSegement5[1]~output_o ;
wire \SevenSegement5[2]~output_o ;
wire \SevenSegement5[3]~output_o ;
wire \SevenSegement5[4]~output_o ;
wire \SevenSegement5[5]~output_o ;
wire \SevenSegement5[6]~output_o ;
wire \SevenSegement6[0]~output_o ;
wire \SevenSegement6[1]~output_o ;
wire \SevenSegement6[2]~output_o ;
wire \SevenSegement6[3]~output_o ;
wire \SevenSegement6[4]~output_o ;
wire \SevenSegement6[5]~output_o ;
wire \SevenSegement6[6]~output_o ;
wire \SevenSegement7[0]~output_o ;
wire \SevenSegement7[1]~output_o ;
wire \SevenSegement7[2]~output_o ;
wire \SevenSegement7[3]~output_o ;
wire \SevenSegement7[4]~output_o ;
wire \SevenSegement7[5]~output_o ;
wire \SevenSegement7[6]~output_o ;
wire \clock~input_o ;
wire \branch_decision~input_o ;
wire \branch_addr[0]~input_o ;
wire \jump_decision~input_o ;
wire \mem.raddr_b[0]~0_combout ;
wire \jump_addr[0]~input_o ;
wire \reset~input_o ;
wire \pc~56_combout ;
wire \mem.raddr_b[0]~1_combout ;
wire \Add0~0_combout ;
wire \PC_out[0]~reg0_q ;
wire \jump_addr[1]~input_o ;
wire \branch_addr[1]~input_o ;
wire \mem.raddr_b[1]~2_combout ;
wire \pc~57_combout ;
wire \mem.raddr_b[1]~3_combout ;
wire \Add0~1 ;
wire \Add0~2_combout ;
wire \PC_out[1]~reg0_q ;
wire \branch_addr[2]~input_o ;
wire \mem.raddr_b[2]~4_combout ;
wire \jump_addr[2]~input_o ;
wire \pc~58_combout ;
wire \mem.raddr_b[2]~5_combout ;
wire \Add0~3 ;
wire \Add0~4_combout ;
wire \PC_out[2]~reg0_q ;
wire \jump_addr[3]~input_o ;
wire \branch_addr[3]~input_o ;
wire \mem.raddr_b[3]~6_combout ;
wire \pc~59_combout ;
wire \mem.raddr_b[3]~7_combout ;
wire \Add0~5 ;
wire \Add0~6_combout ;
wire \PC_out[3]~reg0_q ;
wire \branch_addr[4]~input_o ;
wire \pc~0_combout ;
wire \jump_addr[4]~input_o ;
wire \pc~60_combout ;
wire \pc~1_combout ;
wire \Add0~7 ;
wire \Add0~8_combout ;
wire \PC_out[4]~reg0_q ;
wire \jump_addr[5]~input_o ;
wire \branch_addr[5]~input_o ;
wire \pc~2_combout ;
wire \pc~61_combout ;
wire \pc~3_combout ;
wire \Add0~9 ;
wire \Add0~10_combout ;
wire \PC_out[5]~reg0_q ;
wire \branch_addr[6]~input_o ;
wire \pc~4_combout ;
wire \jump_addr[6]~input_o ;
wire \pc~62_combout ;
wire \pc~5_combout ;
wire \Add0~11 ;
wire \Add0~12_combout ;
wire \PC_out[6]~reg0_q ;
wire \branch_addr[7]~input_o ;
wire \pc~6_combout ;
wire \jump_addr[7]~input_o ;
wire \pc~63_combout ;
wire \pc~7_combout ;
wire \Add0~13 ;
wire \Add0~14_combout ;
wire \PC_out[7]~reg0_q ;
wire \branch_addr[8]~input_o ;
wire \jump_addr[8]~input_o ;
wire \pc~64_combout ;
wire \pc~8_combout ;
wire \pc~9_combout ;
wire \Add0~15 ;
wire \Add0~16_combout ;
wire \PC_out[8]~reg0_q ;
wire \branch_addr[9]~input_o ;
wire \jump_addr[9]~input_o ;
wire \pc~65_combout ;
wire \pc~10_combout ;
wire \pc~11_combout ;
wire \Add0~17 ;
wire \Add0~18_combout ;
wire \PC_out[9]~reg0_q ;
wire \branch_addr[10]~input_o ;
wire \jump_addr[10]~input_o ;
wire \pc~66_combout ;
wire \pc~12_combout ;
wire \pc~13_combout ;
wire \Add0~19 ;
wire \Add0~20_combout ;
wire \PC_out[10]~reg0_q ;
wire \branch_addr[11]~input_o ;
wire \jump_addr[11]~input_o ;
wire \pc~67_combout ;
wire \pc~14_combout ;
wire \pc~15_combout ;
wire \Add0~21 ;
wire \Add0~22_combout ;
wire \PC_out[11]~reg0_q ;
wire \branch_addr[12]~input_o ;
wire \jump_addr[12]~input_o ;
wire \pc~68_combout ;
wire \pc~16_combout ;
wire \pc~17_combout ;
wire \Add0~23 ;
wire \Add0~24_combout ;
wire \PC_out[12]~reg0_q ;
wire \branch_addr[13]~input_o ;
wire \jump_addr[13]~input_o ;
wire \pc~69_combout ;
wire \pc~18_combout ;
wire \pc~19_combout ;
wire \Add0~25 ;
wire \Add0~26_combout ;
wire \PC_out[13]~reg0_q ;
wire \branch_addr[14]~input_o ;
wire \jump_addr[14]~input_o ;
wire \pc~70_combout ;
wire \pc~20_combout ;
wire \pc~21_combout ;
wire \Add0~27 ;
wire \Add0~28_combout ;
wire \PC_out[14]~reg0_q ;
wire \branch_addr[15]~input_o ;
wire \jump_addr[15]~input_o ;
wire \pc~71_combout ;
wire \pc~22_combout ;
wire \pc~23_combout ;
wire \Add0~29 ;
wire \Add0~30_combout ;
wire \PC_out[15]~reg0_q ;
wire \branch_addr[16]~input_o ;
wire \jump_addr[16]~input_o ;
wire \pc~72_combout ;
wire \pc~24_combout ;
wire \pc~25_combout ;
wire \Add0~31 ;
wire \Add0~32_combout ;
wire \PC_out[16]~reg0_q ;
wire \branch_addr[17]~input_o ;
wire \jump_addr[17]~input_o ;
wire \pc~73_combout ;
wire \pc~26_combout ;
wire \pc~27_combout ;
wire \Add0~33 ;
wire \Add0~34_combout ;
wire \PC_out[17]~reg0_q ;
wire \branch_addr[18]~input_o ;
wire \jump_addr[18]~input_o ;
wire \pc~74_combout ;
wire \pc~28_combout ;
wire \pc~29_combout ;
wire \Add0~35 ;
wire \Add0~36_combout ;
wire \PC_out[18]~reg0_q ;
wire \branch_addr[19]~input_o ;
wire \jump_addr[19]~input_o ;
wire \pc~75_combout ;
wire \pc~30_combout ;
wire \pc~31_combout ;
wire \Add0~37 ;
wire \Add0~38_combout ;
wire \PC_out[19]~reg0_q ;
wire \branch_addr[20]~input_o ;
wire \jump_addr[20]~input_o ;
wire \pc~76_combout ;
wire \pc~32_combout ;
wire \pc~33_combout ;
wire \Add0~39 ;
wire \Add0~40_combout ;
wire \PC_out[20]~reg0_q ;
wire \branch_addr[21]~input_o ;
wire \jump_addr[21]~input_o ;
wire \pc~77_combout ;
wire \pc~34_combout ;
wire \pc~35_combout ;
wire \Add0~41 ;
wire \Add0~42_combout ;
wire \PC_out[21]~reg0_q ;
wire \branch_addr[22]~input_o ;
wire \jump_addr[22]~input_o ;
wire \pc~78_combout ;
wire \pc~36_combout ;
wire \pc~37_combout ;
wire \Add0~43 ;
wire \Add0~44_combout ;
wire \PC_out[22]~reg0_q ;
wire \branch_addr[23]~input_o ;
wire \jump_addr[23]~input_o ;
wire \pc~79_combout ;
wire \pc~38_combout ;
wire \pc~39_combout ;
wire \Add0~45 ;
wire \Add0~46_combout ;
wire \PC_out[23]~reg0_q ;
wire \branch_addr[24]~input_o ;
wire \jump_addr[24]~input_o ;
wire \pc~80_combout ;
wire \pc~40_combout ;
wire \pc~41_combout ;
wire \Add0~47 ;
wire \Add0~48_combout ;
wire \PC_out[24]~reg0_q ;
wire \branch_addr[25]~input_o ;
wire \pc~81_combout ;
wire \jump_addr[25]~input_o ;
wire \pc~42_combout ;
wire \pc~43_combout ;
wire \Add0~49 ;
wire \Add0~50_combout ;
wire \PC_out[25]~reg0_q ;
wire \jump_addr[26]~input_o ;
wire \pc~82_combout ;
wire \pc~44_combout ;
wire \branch_addr[26]~input_o ;
wire \pc~45_combout ;
wire \Add0~51 ;
wire \Add0~52_combout ;
wire \PC_out[26]~reg0_q ;
wire \branch_addr[27]~input_o ;
wire \jump_addr[27]~input_o ;
wire \pc~83_combout ;
wire \pc~46_combout ;
wire \pc~47_combout ;
wire \Add0~53 ;
wire \Add0~54_combout ;
wire \PC_out[27]~reg0_q ;
wire \branch_addr[28]~input_o ;
wire \jump_addr[28]~input_o ;
wire \pc~84_combout ;
wire \pc~48_combout ;
wire \pc~49_combout ;
wire \Add0~55 ;
wire \Add0~56_combout ;
wire \PC_out[28]~reg0_q ;
wire \branch_addr[29]~input_o ;
wire \jump_addr[29]~input_o ;
wire \pc~85_combout ;
wire \pc~50_combout ;
wire \pc~51_combout ;
wire \Add0~57 ;
wire \Add0~58_combout ;
wire \PC_out[29]~reg0_q ;
wire \jump_addr[30]~input_o ;
wire \pc~86_combout ;
wire \pc~52_combout ;
wire \branch_addr[30]~input_o ;
wire \pc~53_combout ;
wire \Add0~59 ;
wire \Add0~60_combout ;
wire \PC_out[30]~reg0_q ;
wire \branch_addr[31]~input_o ;
wire \jump_addr[31]~input_o ;
wire \pc~87_combout ;
wire \pc~54_combout ;
wire \pc~55_combout ;
wire \Add0~61 ;
wire \Add0~62_combout ;
wire \PC_out[31]~reg0_q ;
wire \mem~512_combout ;
wire \instruction~0_combout ;
wire \instruction[0]~reg0_q ;
wire \mem~513_combout ;
wire \instruction~1_combout ;
wire \instruction[1]~reg0_q ;
wire \mem~514_combout ;
wire \instruction~2_combout ;
wire \instruction[2]~reg0_q ;
wire \mem~515_combout ;
wire \instruction~3_combout ;
wire \instruction[3]~reg0_q ;
wire \mem~516_combout ;
wire \instruction~4_combout ;
wire \instruction[4]~reg0feeder_combout ;
wire \instruction[4]~reg0_q ;
wire \mem~517_combout ;
wire \instruction~5_combout ;
wire \instruction[5]~reg0feeder_combout ;
wire \instruction[5]~reg0_q ;
wire \instruction[6]~reg0feeder_combout ;
wire \instruction[6]~reg0_q ;
wire \instruction[7]~reg0feeder_combout ;
wire \instruction[7]~reg0_q ;
wire \instruction[8]~reg0feeder_combout ;
wire \instruction[8]~reg0_q ;
wire \mem~518_combout ;
wire \instruction~6_combout ;
wire \instruction[9]~reg0_q ;
wire \instruction[10]~reg0feeder_combout ;
wire \instruction[10]~reg0_q ;
wire \instruction[11]~reg0feeder_combout ;
wire \instruction[11]~reg0_q ;
wire \instruction[12]~reg0feeder_combout ;
wire \instruction[12]~reg0_q ;
wire \instruction[13]~reg0_q ;
wire \instruction[14]~reg0feeder_combout ;
wire \instruction[14]~reg0_q ;
wire \instruction[15]~reg0feeder_combout ;
wire \instruction[15]~reg0_q ;
wire \mem~519_combout ;
wire \instruction~7_combout ;
wire \instruction[16]~reg0_q ;
wire \mem~520_combout ;
wire \instruction~8_combout ;
wire \instruction[17]~reg0_q ;
wire \mem~521_combout ;
wire \instruction~9_combout ;
wire \instruction[18]~reg0_q ;
wire \mem~522_combout ;
wire \instruction~10_combout ;
wire \instruction[20]~reg0feeder_combout ;
wire \instruction[20]~reg0_q ;
wire \mem~523_combout ;
wire \instruction~11_combout ;
wire \instruction[21]~reg0_q ;
wire \mem~524_combout ;
wire \instruction~12_combout ;
wire \instruction[22]~reg0_q ;
wire \mem~525_combout ;
wire \instruction~13_combout ;
wire \instruction[23]~reg0_q ;
wire \instruction[24]~reg0_q ;
wire \mem~526_combout ;
wire \instruction~14_combout ;
wire \instruction[25]~reg0_q ;
wire \mem~527_combout ;
wire \instruction~15_combout ;
wire \instruction[26]~reg0feeder_combout ;
wire \instruction[26]~reg0_q ;
wire \mem~528_combout ;
wire \instruction~16_combout ;
wire \instruction[27]~reg0_q ;
wire \instruction[28]~reg0_q ;
wire \instruction~17_combout ;
wire \instruction[29]~reg0_q ;
wire \instruction[31]~reg0_q ;
wire \SevenSegementWire[3]~feeder_combout ;
wire \u0|cathodes[0]~0_combout ;
wire \u0|cathodes[1]~1_combout ;
wire \u0|cathodes[2]~2_combout ;
wire \u0|cathodes[3]~3_combout ;
wire \u0|cathodes[4]~4_combout ;
wire \u0|cathodes[5]~5_combout ;
wire \u0|cathodes[6]~6_combout ;
wire \u1|cathodes[0]~0_combout ;
wire \u1|cathodes[1]~1_combout ;
wire \u1|cathodes[2]~2_combout ;
wire \u1|cathodes[3]~3_combout ;
wire \u1|cathodes[4]~4_combout ;
wire \u1|cathodes[5]~5_combout ;
wire \u1|cathodes[6]~6_combout ;
wire \u2|cathodes[0]~0_combout ;
wire \u2|cathodes[1]~1_combout ;
wire \u2|cathodes[2]~2_combout ;
wire \u2|cathodes[3]~3_combout ;
wire \u2|cathodes[4]~4_combout ;
wire \u2|cathodes[5]~5_combout ;
wire \u2|cathodes[6]~6_combout ;
wire \SevenSegementWire[14]~feeder_combout ;
wire \u3|cathodes[0]~0_combout ;
wire \u3|cathodes[1]~1_combout ;
wire \u3|cathodes[2]~2_combout ;
wire \u3|cathodes[3]~3_combout ;
wire \u3|cathodes[4]~4_combout ;
wire \u3|cathodes[5]~5_combout ;
wire \u3|cathodes[6]~6_combout ;
wire \u4|cathodes[0]~0_combout ;
wire \u4|cathodes[1]~1_combout ;
wire \u4|cathodes[2]~2_combout ;
wire \u4|cathodes[3]~3_combout ;
wire \u4|cathodes[4]~4_combout ;
wire \u4|cathodes[5]~5_combout ;
wire \u4|cathodes[6]~6_combout ;
wire \SevenSegementWire[20]~feeder_combout ;
wire \u5|cathodes[0]~0_combout ;
wire \u5|cathodes[1]~1_combout ;
wire \u5|cathodes[2]~2_combout ;
wire \u5|cathodes[3]~3_combout ;
wire \u5|cathodes[4]~4_combout ;
wire \u5|cathodes[5]~5_combout ;
wire \u5|cathodes[6]~6_combout ;
wire \mem~529_combout ;
wire \u6|cathodes[0]~0_combout ;
wire \u6|cathodes[1]~1_combout ;
wire \u6|cathodes[2]~2_combout ;
wire \u6|cathodes[3]~3_combout ;
wire \u6|cathodes[4]~4_combout ;
wire \u6|cathodes[5]~5_combout ;
wire \u6|cathodes[6]~6_combout ;
wire \u7|cathodes[0]~0_combout ;
wire \u7|cathodes[1]~1_combout ;
wire \u7|cathodes[2]~2_combout ;
wire \u7|cathodes[3]~3_combout ;
wire \u7|cathodes[4]~4_combout ;
wire \u7|cathodes[5]~5_combout ;
wire \u7|cathodes[3]~6_combout ;
wire [31:0] SevenSegementWire;
wire [31:0] pc;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X115_Y68_N16
cycloneive_io_obuf \PC_out[0]~output (
	.i(\PC_out[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[0]~output .bus_hold = "false";
defparam \PC_out[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y65_N23
cycloneive_io_obuf \PC_out[1]~output (
	.i(\PC_out[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[1]~output .bus_hold = "false";
defparam \PC_out[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y64_N9
cycloneive_io_obuf \PC_out[2]~output (
	.i(\PC_out[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[2]~output .bus_hold = "false";
defparam \PC_out[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y53_N16
cycloneive_io_obuf \PC_out[3]~output (
	.i(\PC_out[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[3]~output .bus_hold = "false";
defparam \PC_out[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y52_N2
cycloneive_io_obuf \PC_out[4]~output (
	.i(\PC_out[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[4]~output .bus_hold = "false";
defparam \PC_out[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y61_N23
cycloneive_io_obuf \PC_out[5]~output (
	.i(\PC_out[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[5]~output .bus_hold = "false";
defparam \PC_out[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y49_N9
cycloneive_io_obuf \PC_out[6]~output (
	.i(\PC_out[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[6]~output .bus_hold = "false";
defparam \PC_out[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y45_N16
cycloneive_io_obuf \PC_out[7]~output (
	.i(\PC_out[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[7]~output .bus_hold = "false";
defparam \PC_out[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y73_N2
cycloneive_io_obuf \PC_out[8]~output (
	.i(\PC_out[8]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[8]~output .bus_hold = "false";
defparam \PC_out[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y61_N16
cycloneive_io_obuf \PC_out[9]~output (
	.i(\PC_out[9]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[9]~output .bus_hold = "false";
defparam \PC_out[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y57_N16
cycloneive_io_obuf \PC_out[10]~output (
	.i(\PC_out[10]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[10]~output .bus_hold = "false";
defparam \PC_out[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y73_N2
cycloneive_io_obuf \PC_out[11]~output (
	.i(\PC_out[11]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[11]~output .bus_hold = "false";
defparam \PC_out[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y73_N9
cycloneive_io_obuf \PC_out[12]~output (
	.i(\PC_out[12]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[12]~output .bus_hold = "false";
defparam \PC_out[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y73_N9
cycloneive_io_obuf \PC_out[13]~output (
	.i(\PC_out[13]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[13]~output .bus_hold = "false";
defparam \PC_out[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y45_N23
cycloneive_io_obuf \PC_out[14]~output (
	.i(\PC_out[14]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[14]~output .bus_hold = "false";
defparam \PC_out[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X113_Y73_N9
cycloneive_io_obuf \PC_out[15]~output (
	.i(\PC_out[15]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[15]~output .bus_hold = "false";
defparam \PC_out[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y73_N23
cycloneive_io_obuf \PC_out[16]~output (
	.i(\PC_out[16]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[16]~output .bus_hold = "false";
defparam \PC_out[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y40_N2
cycloneive_io_obuf \PC_out[17]~output (
	.i(\PC_out[17]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[17]~output .bus_hold = "false";
defparam \PC_out[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N9
cycloneive_io_obuf \PC_out[18]~output (
	.i(\PC_out[18]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[18]~output .bus_hold = "false";
defparam \PC_out[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y44_N9
cycloneive_io_obuf \PC_out[19]~output (
	.i(\PC_out[19]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[19]~output .bus_hold = "false";
defparam \PC_out[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y51_N9
cycloneive_io_obuf \PC_out[20]~output (
	.i(\PC_out[20]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[20]~output .bus_hold = "false";
defparam \PC_out[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y56_N16
cycloneive_io_obuf \PC_out[21]~output (
	.i(\PC_out[21]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[21]~output .bus_hold = "false";
defparam \PC_out[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y63_N2
cycloneive_io_obuf \PC_out[22]~output (
	.i(\PC_out[22]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[22]~output .bus_hold = "false";
defparam \PC_out[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y0_N23
cycloneive_io_obuf \PC_out[23]~output (
	.i(\PC_out[23]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[23]~output .bus_hold = "false";
defparam \PC_out[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y73_N16
cycloneive_io_obuf \PC_out[24]~output (
	.i(\PC_out[24]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[24]~output .bus_hold = "false";
defparam \PC_out[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y73_N2
cycloneive_io_obuf \PC_out[25]~output (
	.i(\PC_out[25]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[25]~output .bus_hold = "false";
defparam \PC_out[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N16
cycloneive_io_obuf \PC_out[26]~output (
	.i(\PC_out[26]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[26]~output .bus_hold = "false";
defparam \PC_out[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y48_N9
cycloneive_io_obuf \PC_out[27]~output (
	.i(\PC_out[27]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[27]~output .bus_hold = "false";
defparam \PC_out[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y44_N2
cycloneive_io_obuf \PC_out[28]~output (
	.i(\PC_out[28]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[28]~output .bus_hold = "false";
defparam \PC_out[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N2
cycloneive_io_obuf \PC_out[29]~output (
	.i(\PC_out[29]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[29]~output .bus_hold = "false";
defparam \PC_out[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y0_N16
cycloneive_io_obuf \PC_out[30]~output (
	.i(\PC_out[30]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[30]~output .bus_hold = "false";
defparam \PC_out[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y47_N23
cycloneive_io_obuf \PC_out[31]~output (
	.i(\PC_out[31]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\PC_out[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \PC_out[31]~output .bus_hold = "false";
defparam \PC_out[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y55_N23
cycloneive_io_obuf \instruction[0]~output (
	.i(\instruction[0]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction[0]~output .bus_hold = "false";
defparam \instruction[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y31_N9
cycloneive_io_obuf \instruction[1]~output (
	.i(\instruction[1]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction[1]~output .bus_hold = "false";
defparam \instruction[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y35_N16
cycloneive_io_obuf \instruction[2]~output (
	.i(\instruction[2]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction[2]~output .bus_hold = "false";
defparam \instruction[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N2
cycloneive_io_obuf \instruction[3]~output (
	.i(\instruction[3]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction[3]~output .bus_hold = "false";
defparam \instruction[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y26_N23
cycloneive_io_obuf \instruction[4]~output (
	.i(\instruction[4]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction[4]~output .bus_hold = "false";
defparam \instruction[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y10_N2
cycloneive_io_obuf \instruction[5]~output (
	.i(\instruction[5]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction[5]~output .bus_hold = "false";
defparam \instruction[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y24_N9
cycloneive_io_obuf \instruction[6]~output (
	.i(\instruction[6]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction[6]~output .bus_hold = "false";
defparam \instruction[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y13_N9
cycloneive_io_obuf \instruction[7]~output (
	.i(\instruction[7]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction[7]~output .bus_hold = "false";
defparam \instruction[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y11_N2
cycloneive_io_obuf \instruction[8]~output (
	.i(\instruction[8]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction[8]~output .bus_hold = "false";
defparam \instruction[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y55_N16
cycloneive_io_obuf \instruction[9]~output (
	.i(\instruction[9]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction[9]~output .bus_hold = "false";
defparam \instruction[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y24_N2
cycloneive_io_obuf \instruction[10]~output (
	.i(\instruction[10]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction[10]~output .bus_hold = "false";
defparam \instruction[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y13_N2
cycloneive_io_obuf \instruction[11]~output (
	.i(\instruction[11]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction[11]~output .bus_hold = "false";
defparam \instruction[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y27_N2
cycloneive_io_obuf \instruction[12]~output (
	.i(\instruction[12]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction[12]~output .bus_hold = "false";
defparam \instruction[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y26_N16
cycloneive_io_obuf \instruction[13]~output (
	.i(\instruction[13]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction[13]~output .bus_hold = "false";
defparam \instruction[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y12_N9
cycloneive_io_obuf \instruction[14]~output (
	.i(\instruction[14]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction[14]~output .bus_hold = "false";
defparam \instruction[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y12_N2
cycloneive_io_obuf \instruction[15]~output (
	.i(\instruction[15]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction[15]~output .bus_hold = "false";
defparam \instruction[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y35_N23
cycloneive_io_obuf \instruction[16]~output (
	.i(\instruction[16]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction[16]~output .bus_hold = "false";
defparam \instruction[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y4_N23
cycloneive_io_obuf \instruction[17]~output (
	.i(\instruction[17]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction[17]~output .bus_hold = "false";
defparam \instruction[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y36_N16
cycloneive_io_obuf \instruction[18]~output (
	.i(\instruction[18]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction[18]~output .bus_hold = "false";
defparam \instruction[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X7_Y0_N9
cycloneive_io_obuf \instruction[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction[19]~output .bus_hold = "false";
defparam \instruction[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y33_N9
cycloneive_io_obuf \instruction[20]~output (
	.i(\instruction[20]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction[20]~output .bus_hold = "false";
defparam \instruction[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y63_N9
cycloneive_io_obuf \instruction[21]~output (
	.i(\instruction[21]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction[21]~output .bus_hold = "false";
defparam \instruction[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y32_N9
cycloneive_io_obuf \instruction[22]~output (
	.i(\instruction[22]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction[22]~output .bus_hold = "false";
defparam \instruction[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y4_N16
cycloneive_io_obuf \instruction[23]~output (
	.i(\instruction[23]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction[23]~output .bus_hold = "false";
defparam \instruction[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y33_N2
cycloneive_io_obuf \instruction[24]~output (
	.i(\instruction[24]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction[24]~output .bus_hold = "false";
defparam \instruction[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y16_N9
cycloneive_io_obuf \instruction[25]~output (
	.i(\instruction[25]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction[25]~output .bus_hold = "false";
defparam \instruction[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N9
cycloneive_io_obuf \instruction[26]~output (
	.i(\instruction[26]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction[26]~output .bus_hold = "false";
defparam \instruction[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y34_N16
cycloneive_io_obuf \instruction[27]~output (
	.i(\instruction[27]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction[27]~output .bus_hold = "false";
defparam \instruction[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y11_N9
cycloneive_io_obuf \instruction[28]~output (
	.i(\instruction[28]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction[28]~output .bus_hold = "false";
defparam \instruction[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y32_N2
cycloneive_io_obuf \instruction[29]~output (
	.i(\instruction[29]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction[29]~output .bus_hold = "false";
defparam \instruction[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y73_N23
cycloneive_io_obuf \instruction[30]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction[30]~output .bus_hold = "false";
defparam \instruction[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y34_N23
cycloneive_io_obuf \instruction[31]~output (
	.i(\instruction[31]~reg0_q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\instruction[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \instruction[31]~output .bus_hold = "false";
defparam \instruction[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \SevenSegement0[0]~output (
	.i(\u0|cathodes[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SevenSegement0[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \SevenSegement0[0]~output .bus_hold = "false";
defparam \SevenSegement0[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N23
cycloneive_io_obuf \SevenSegement0[1]~output (
	.i(\u0|cathodes[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SevenSegement0[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \SevenSegement0[1]~output .bus_hold = "false";
defparam \SevenSegement0[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y73_N23
cycloneive_io_obuf \SevenSegement0[2]~output (
	.i(!\u0|cathodes[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SevenSegement0[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \SevenSegement0[2]~output .bus_hold = "false";
defparam \SevenSegement0[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y50_N2
cycloneive_io_obuf \SevenSegement0[3]~output (
	.i(\u0|cathodes[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SevenSegement0[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \SevenSegement0[3]~output .bus_hold = "false";
defparam \SevenSegement0[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y54_N16
cycloneive_io_obuf \SevenSegement0[4]~output (
	.i(\u0|cathodes[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SevenSegement0[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \SevenSegement0[4]~output .bus_hold = "false";
defparam \SevenSegement0[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y67_N16
cycloneive_io_obuf \SevenSegement0[5]~output (
	.i(\u0|cathodes[5]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SevenSegement0[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \SevenSegement0[5]~output .bus_hold = "false";
defparam \SevenSegement0[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N2
cycloneive_io_obuf \SevenSegement0[6]~output (
	.i(\u0|cathodes[6]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SevenSegement0[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \SevenSegement0[6]~output .bus_hold = "false";
defparam \SevenSegement0[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y41_N2
cycloneive_io_obuf \SevenSegement1[0]~output (
	.i(\u1|cathodes[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SevenSegement1[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \SevenSegement1[0]~output .bus_hold = "false";
defparam \SevenSegement1[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N9
cycloneive_io_obuf \SevenSegement1[1]~output (
	.i(\u1|cathodes[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SevenSegement1[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \SevenSegement1[1]~output .bus_hold = "false";
defparam \SevenSegement1[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N23
cycloneive_io_obuf \SevenSegement1[2]~output (
	.i(!\u1|cathodes[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SevenSegement1[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \SevenSegement1[2]~output .bus_hold = "false";
defparam \SevenSegement1[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y30_N2
cycloneive_io_obuf \SevenSegement1[3]~output (
	.i(\u1|cathodes[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SevenSegement1[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \SevenSegement1[3]~output .bus_hold = "false";
defparam \SevenSegement1[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N9
cycloneive_io_obuf \SevenSegement1[4]~output (
	.i(\u1|cathodes[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SevenSegement1[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \SevenSegement1[4]~output .bus_hold = "false";
defparam \SevenSegement1[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y22_N2
cycloneive_io_obuf \SevenSegement1[5]~output (
	.i(\u1|cathodes[5]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SevenSegement1[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \SevenSegement1[5]~output .bus_hold = "false";
defparam \SevenSegement1[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y28_N9
cycloneive_io_obuf \SevenSegement1[6]~output (
	.i(\u1|cathodes[6]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SevenSegement1[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \SevenSegement1[6]~output .bus_hold = "false";
defparam \SevenSegement1[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y17_N9
cycloneive_io_obuf \SevenSegement2[0]~output (
	.i(\u2|cathodes[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SevenSegement2[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \SevenSegement2[0]~output .bus_hold = "false";
defparam \SevenSegement2[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y16_N2
cycloneive_io_obuf \SevenSegement2[1]~output (
	.i(\u2|cathodes[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SevenSegement2[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \SevenSegement2[1]~output .bus_hold = "false";
defparam \SevenSegement2[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N9
cycloneive_io_obuf \SevenSegement2[2]~output (
	.i(!\u2|cathodes[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SevenSegement2[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \SevenSegement2[2]~output .bus_hold = "false";
defparam \SevenSegement2[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y19_N2
cycloneive_io_obuf \SevenSegement2[3]~output (
	.i(\u2|cathodes[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SevenSegement2[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \SevenSegement2[3]~output .bus_hold = "false";
defparam \SevenSegement2[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y18_N2
cycloneive_io_obuf \SevenSegement2[4]~output (
	.i(\u2|cathodes[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SevenSegement2[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \SevenSegement2[4]~output .bus_hold = "false";
defparam \SevenSegement2[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y20_N2
cycloneive_io_obuf \SevenSegement2[5]~output (
	.i(\u2|cathodes[5]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SevenSegement2[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \SevenSegement2[5]~output .bus_hold = "false";
defparam \SevenSegement2[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y21_N16
cycloneive_io_obuf \SevenSegement2[6]~output (
	.i(\u2|cathodes[6]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SevenSegement2[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \SevenSegement2[6]~output .bus_hold = "false";
defparam \SevenSegement2[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y25_N16
cycloneive_io_obuf \SevenSegement3[0]~output (
	.i(\u3|cathodes[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SevenSegement3[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \SevenSegement3[0]~output .bus_hold = "false";
defparam \SevenSegement3[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y29_N2
cycloneive_io_obuf \SevenSegement3[1]~output (
	.i(\u3|cathodes[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SevenSegement3[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \SevenSegement3[1]~output .bus_hold = "false";
defparam \SevenSegement3[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N2
cycloneive_io_obuf \SevenSegement3[2]~output (
	.i(!\u3|cathodes[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SevenSegement3[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \SevenSegement3[2]~output .bus_hold = "false";
defparam \SevenSegement3[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y0_N2
cycloneive_io_obuf \SevenSegement3[3]~output (
	.i(\u3|cathodes[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SevenSegement3[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \SevenSegement3[3]~output .bus_hold = "false";
defparam \SevenSegement3[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N23
cycloneive_io_obuf \SevenSegement3[4]~output (
	.i(\u3|cathodes[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SevenSegement3[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \SevenSegement3[4]~output .bus_hold = "false";
defparam \SevenSegement3[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N9
cycloneive_io_obuf \SevenSegement3[5]~output (
	.i(\u3|cathodes[5]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SevenSegement3[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \SevenSegement3[5]~output .bus_hold = "false";
defparam \SevenSegement3[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y0_N2
cycloneive_io_obuf \SevenSegement3[6]~output (
	.i(\u3|cathodes[6]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SevenSegement3[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \SevenSegement3[6]~output .bus_hold = "false";
defparam \SevenSegement3[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N23
cycloneive_io_obuf \SevenSegement4[0]~output (
	.i(!\u4|cathodes[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SevenSegement4[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \SevenSegement4[0]~output .bus_hold = "false";
defparam \SevenSegement4[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y0_N9
cycloneive_io_obuf \SevenSegement4[1]~output (
	.i(\u4|cathodes[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SevenSegement4[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \SevenSegement4[1]~output .bus_hold = "false";
defparam \SevenSegement4[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N9
cycloneive_io_obuf \SevenSegement4[2]~output (
	.i(!\u4|cathodes[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SevenSegement4[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \SevenSegement4[2]~output .bus_hold = "false";
defparam \SevenSegement4[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N2
cycloneive_io_obuf \SevenSegement4[3]~output (
	.i(\u4|cathodes[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SevenSegement4[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \SevenSegement4[3]~output .bus_hold = "false";
defparam \SevenSegement4[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N23
cycloneive_io_obuf \SevenSegement4[4]~output (
	.i(\u4|cathodes[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SevenSegement4[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \SevenSegement4[4]~output .bus_hold = "false";
defparam \SevenSegement4[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y0_N16
cycloneive_io_obuf \SevenSegement4[5]~output (
	.i(\u4|cathodes[5]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SevenSegement4[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \SevenSegement4[5]~output .bus_hold = "false";
defparam \SevenSegement4[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N23
cycloneive_io_obuf \SevenSegement4[6]~output (
	.i(\u4|cathodes[6]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SevenSegement4[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \SevenSegement4[6]~output .bus_hold = "false";
defparam \SevenSegement4[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y0_N9
cycloneive_io_obuf \SevenSegement5[0]~output (
	.i(\u5|cathodes[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SevenSegement5[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \SevenSegement5[0]~output .bus_hold = "false";
defparam \SevenSegement5[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y0_N16
cycloneive_io_obuf \SevenSegement5[1]~output (
	.i(\u5|cathodes[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SevenSegement5[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \SevenSegement5[1]~output .bus_hold = "false";
defparam \SevenSegement5[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y0_N16
cycloneive_io_obuf \SevenSegement5[2]~output (
	.i(!\u5|cathodes[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SevenSegement5[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \SevenSegement5[2]~output .bus_hold = "false";
defparam \SevenSegement5[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cycloneive_io_obuf \SevenSegement5[3]~output (
	.i(\u5|cathodes[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SevenSegement5[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \SevenSegement5[3]~output .bus_hold = "false";
defparam \SevenSegement5[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N9
cycloneive_io_obuf \SevenSegement5[4]~output (
	.i(\u5|cathodes[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SevenSegement5[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \SevenSegement5[4]~output .bus_hold = "false";
defparam \SevenSegement5[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y0_N16
cycloneive_io_obuf \SevenSegement5[5]~output (
	.i(\u5|cathodes[5]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SevenSegement5[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \SevenSegement5[5]~output .bus_hold = "false";
defparam \SevenSegement5[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N2
cycloneive_io_obuf \SevenSegement5[6]~output (
	.i(\u5|cathodes[6]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SevenSegement5[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \SevenSegement5[6]~output .bus_hold = "false";
defparam \SevenSegement5[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N23
cycloneive_io_obuf \SevenSegement6[0]~output (
	.i(\u6|cathodes[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SevenSegement6[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \SevenSegement6[0]~output .bus_hold = "false";
defparam \SevenSegement6[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N2
cycloneive_io_obuf \SevenSegement6[1]~output (
	.i(\u6|cathodes[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SevenSegement6[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \SevenSegement6[1]~output .bus_hold = "false";
defparam \SevenSegement6[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X65_Y0_N9
cycloneive_io_obuf \SevenSegement6[2]~output (
	.i(!\u6|cathodes[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SevenSegement6[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \SevenSegement6[2]~output .bus_hold = "false";
defparam \SevenSegement6[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y0_N16
cycloneive_io_obuf \SevenSegement6[3]~output (
	.i(\u6|cathodes[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SevenSegement6[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \SevenSegement6[3]~output .bus_hold = "false";
defparam \SevenSegement6[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N16
cycloneive_io_obuf \SevenSegement6[4]~output (
	.i(\u6|cathodes[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SevenSegement6[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \SevenSegement6[4]~output .bus_hold = "false";
defparam \SevenSegement6[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N23
cycloneive_io_obuf \SevenSegement6[5]~output (
	.i(\u6|cathodes[5]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SevenSegement6[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \SevenSegement6[5]~output .bus_hold = "false";
defparam \SevenSegement6[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N23
cycloneive_io_obuf \SevenSegement6[6]~output (
	.i(\u6|cathodes[6]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SevenSegement6[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \SevenSegement6[6]~output .bus_hold = "false";
defparam \SevenSegement6[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N16
cycloneive_io_obuf \SevenSegement7[0]~output (
	.i(\u7|cathodes[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SevenSegement7[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \SevenSegement7[0]~output .bus_hold = "false";
defparam \SevenSegement7[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N9
cycloneive_io_obuf \SevenSegement7[1]~output (
	.i(\u7|cathodes[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SevenSegement7[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \SevenSegement7[1]~output .bus_hold = "false";
defparam \SevenSegement7[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N23
cycloneive_io_obuf \SevenSegement7[2]~output (
	.i(!\u7|cathodes[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SevenSegement7[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \SevenSegement7[2]~output .bus_hold = "false";
defparam \SevenSegement7[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N16
cycloneive_io_obuf \SevenSegement7[3]~output (
	.i(!\u7|cathodes[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SevenSegement7[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \SevenSegement7[3]~output .bus_hold = "false";
defparam \SevenSegement7[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N2
cycloneive_io_obuf \SevenSegement7[4]~output (
	.i(\u7|cathodes[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SevenSegement7[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \SevenSegement7[4]~output .bus_hold = "false";
defparam \SevenSegement7[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X69_Y0_N9
cycloneive_io_obuf \SevenSegement7[5]~output (
	.i(\u7|cathodes[5]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SevenSegement7[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \SevenSegement7[5]~output .bus_hold = "false";
defparam \SevenSegement7[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N23
cycloneive_io_obuf \SevenSegement7[6]~output (
	.i(!\u7|cathodes[3]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\SevenSegement7[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \SevenSegement7[6]~output .bus_hold = "false";
defparam \SevenSegement7[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X115_Y40_N8
cycloneive_io_ibuf \clock~input (
	.i(clock),
	.ibar(gnd),
	.o(\clock~input_o ));
// synopsys translate_off
defparam \clock~input .bus_hold = "false";
defparam \clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X56_Y73_N15
cycloneive_io_ibuf \branch_decision~input (
	.i(branch_decision),
	.ibar(gnd),
	.o(\branch_decision~input_o ));
// synopsys translate_off
defparam \branch_decision~input .bus_hold = "false";
defparam \branch_decision~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y22_N15
cycloneive_io_ibuf \branch_addr[0]~input (
	.i(branch_addr[0]),
	.ibar(gnd),
	.o(\branch_addr[0]~input_o ));
// synopsys translate_off
defparam \branch_addr[0]~input .bus_hold = "false";
defparam \branch_addr[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y42_N15
cycloneive_io_ibuf \jump_decision~input (
	.i(jump_decision),
	.ibar(gnd),
	.o(\jump_decision~input_o ));
// synopsys translate_off
defparam \jump_decision~input .bus_hold = "false";
defparam \jump_decision~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X114_Y38_N28
cycloneive_lcell_comb \mem.raddr_b[0]~0 (
// Equation(s):
// \mem.raddr_b[0]~0_combout  = (\branch_decision~input_o  & (\branch_addr[0]~input_o )) # (!\branch_decision~input_o  & ((!\jump_decision~input_o )))

	.dataa(\branch_decision~input_o ),
	.datab(\branch_addr[0]~input_o ),
	.datac(gnd),
	.datad(\jump_decision~input_o ),
	.cin(gnd),
	.combout(\mem.raddr_b[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mem.raddr_b[0]~0 .lut_mask = 16'h88DD;
defparam \mem.raddr_b[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X56_Y73_N22
cycloneive_io_ibuf \jump_addr[0]~input (
	.i(jump_addr[0]),
	.ibar(gnd),
	.o(\jump_addr[0]~input_o ));
// synopsys translate_off
defparam \jump_addr[0]~input .bus_hold = "false";
defparam \jump_addr[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y17_N1
cycloneive_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X114_Y38_N6
cycloneive_lcell_comb \pc~56 (
// Equation(s):
// \pc~56_combout  = (!\reset~input_o  & \Add0~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset~input_o ),
	.datad(\Add0~0_combout ),
	.cin(gnd),
	.combout(\pc~56_combout ),
	.cout());
// synopsys translate_off
defparam \pc~56 .lut_mask = 16'h0F00;
defparam \pc~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y38_N7
dffeas \pc[0] (
	.clk(\clock~input_o ),
	.d(\pc~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc[0]),
	.prn(vcc));
// synopsys translate_off
defparam \pc[0] .is_wysiwyg = "true";
defparam \pc[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y38_N16
cycloneive_lcell_comb \mem.raddr_b[0]~1 (
// Equation(s):
// \mem.raddr_b[0]~1_combout  = (\branch_decision~input_o  & (\mem.raddr_b[0]~0_combout )) # (!\branch_decision~input_o  & ((\mem.raddr_b[0]~0_combout  & ((pc[0]))) # (!\mem.raddr_b[0]~0_combout  & (\jump_addr[0]~input_o ))))

	.dataa(\branch_decision~input_o ),
	.datab(\mem.raddr_b[0]~0_combout ),
	.datac(\jump_addr[0]~input_o ),
	.datad(pc[0]),
	.cin(gnd),
	.combout(\mem.raddr_b[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mem.raddr_b[0]~1 .lut_mask = 16'hDC98;
defparam \mem.raddr_b[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y41_N0
cycloneive_lcell_comb \Add0~0 (
// Equation(s):
// \Add0~0_combout  = \mem.raddr_b[0]~1_combout  $ (VCC)
// \Add0~1  = CARRY(\mem.raddr_b[0]~1_combout )

	.dataa(gnd),
	.datab(\mem.raddr_b[0]~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\Add0~0_combout ),
	.cout(\Add0~1 ));
// synopsys translate_off
defparam \Add0~0 .lut_mask = 16'h33CC;
defparam \Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y41_N5
dffeas \PC_out[0]~reg0 (
	.clk(\clock~input_o ),
	.d(gnd),
	.asdata(\Add0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_out[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_out[0]~reg0 .is_wysiwyg = "true";
defparam \PC_out[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N8
cycloneive_io_ibuf \jump_addr[1]~input (
	.i(jump_addr[1]),
	.ibar(gnd),
	.o(\jump_addr[1]~input_o ));
// synopsys translate_off
defparam \jump_addr[1]~input .bus_hold = "false";
defparam \jump_addr[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y15_N1
cycloneive_io_ibuf \branch_addr[1]~input (
	.i(branch_addr[1]),
	.ibar(gnd),
	.o(\branch_addr[1]~input_o ));
// synopsys translate_off
defparam \branch_addr[1]~input .bus_hold = "false";
defparam \branch_addr[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X114_Y38_N22
cycloneive_lcell_comb \mem.raddr_b[1]~2 (
// Equation(s):
// \mem.raddr_b[1]~2_combout  = (\branch_decision~input_o  & (\branch_addr[1]~input_o )) # (!\branch_decision~input_o  & ((!\jump_decision~input_o )))

	.dataa(\branch_decision~input_o ),
	.datab(\branch_addr[1]~input_o ),
	.datac(gnd),
	.datad(\jump_decision~input_o ),
	.cin(gnd),
	.combout(\mem.raddr_b[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mem.raddr_b[1]~2 .lut_mask = 16'h88DD;
defparam \mem.raddr_b[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y38_N10
cycloneive_lcell_comb \pc~57 (
// Equation(s):
// \pc~57_combout  = (!\reset~input_o  & \Add0~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset~input_o ),
	.datad(\Add0~2_combout ),
	.cin(gnd),
	.combout(\pc~57_combout ),
	.cout());
// synopsys translate_off
defparam \pc~57 .lut_mask = 16'h0F00;
defparam \pc~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y38_N11
dffeas \pc[1] (
	.clk(\clock~input_o ),
	.d(\pc~57_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc[1]),
	.prn(vcc));
// synopsys translate_off
defparam \pc[1] .is_wysiwyg = "true";
defparam \pc[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y38_N20
cycloneive_lcell_comb \mem.raddr_b[1]~3 (
// Equation(s):
// \mem.raddr_b[1]~3_combout  = (\branch_decision~input_o  & (((\mem.raddr_b[1]~2_combout )))) # (!\branch_decision~input_o  & ((\mem.raddr_b[1]~2_combout  & ((pc[1]))) # (!\mem.raddr_b[1]~2_combout  & (\jump_addr[1]~input_o ))))

	.dataa(\branch_decision~input_o ),
	.datab(\jump_addr[1]~input_o ),
	.datac(\mem.raddr_b[1]~2_combout ),
	.datad(pc[1]),
	.cin(gnd),
	.combout(\mem.raddr_b[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \mem.raddr_b[1]~3 .lut_mask = 16'hF4A4;
defparam \mem.raddr_b[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y41_N2
cycloneive_lcell_comb \Add0~2 (
// Equation(s):
// \Add0~2_combout  = (\mem.raddr_b[1]~3_combout  & (!\Add0~1 )) # (!\mem.raddr_b[1]~3_combout  & ((\Add0~1 ) # (GND)))
// \Add0~3  = CARRY((!\Add0~1 ) # (!\mem.raddr_b[1]~3_combout ))

	.dataa(gnd),
	.datab(\mem.raddr_b[1]~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~1 ),
	.combout(\Add0~2_combout ),
	.cout(\Add0~3 ));
// synopsys translate_off
defparam \Add0~2 .lut_mask = 16'h3C3F;
defparam \Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y41_N23
dffeas \PC_out[1]~reg0 (
	.clk(\clock~input_o ),
	.d(gnd),
	.asdata(\Add0~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_out[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_out[1]~reg0 .is_wysiwyg = "true";
defparam \PC_out[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y6_N15
cycloneive_io_ibuf \branch_addr[2]~input (
	.i(branch_addr[2]),
	.ibar(gnd),
	.o(\branch_addr[2]~input_o ));
// synopsys translate_off
defparam \branch_addr[2]~input .bus_hold = "false";
defparam \branch_addr[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X114_Y38_N24
cycloneive_lcell_comb \mem.raddr_b[2]~4 (
// Equation(s):
// \mem.raddr_b[2]~4_combout  = (\branch_decision~input_o  & (\branch_addr[2]~input_o )) # (!\branch_decision~input_o  & ((!\jump_decision~input_o )))

	.dataa(\branch_addr[2]~input_o ),
	.datab(\jump_decision~input_o ),
	.datac(gnd),
	.datad(\branch_decision~input_o ),
	.cin(gnd),
	.combout(\mem.raddr_b[2]~4_combout ),
	.cout());
// synopsys translate_off
defparam \mem.raddr_b[2]~4 .lut_mask = 16'hAA33;
defparam \mem.raddr_b[2]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y31_N1
cycloneive_io_ibuf \jump_addr[2]~input (
	.i(jump_addr[2]),
	.ibar(gnd),
	.o(\jump_addr[2]~input_o ));
// synopsys translate_off
defparam \jump_addr[2]~input .bus_hold = "false";
defparam \jump_addr[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X114_Y38_N2
cycloneive_lcell_comb \pc~58 (
// Equation(s):
// \pc~58_combout  = (!\reset~input_o  & \Add0~4_combout )

	.dataa(gnd),
	.datab(\reset~input_o ),
	.datac(\Add0~4_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\pc~58_combout ),
	.cout());
// synopsys translate_off
defparam \pc~58 .lut_mask = 16'h3030;
defparam \pc~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y38_N3
dffeas \pc[2] (
	.clk(\clock~input_o ),
	.d(\pc~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc[2]),
	.prn(vcc));
// synopsys translate_off
defparam \pc[2] .is_wysiwyg = "true";
defparam \pc[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y38_N4
cycloneive_lcell_comb \mem.raddr_b[2]~5 (
// Equation(s):
// \mem.raddr_b[2]~5_combout  = (\branch_decision~input_o  & (\mem.raddr_b[2]~4_combout )) # (!\branch_decision~input_o  & ((\mem.raddr_b[2]~4_combout  & ((pc[2]))) # (!\mem.raddr_b[2]~4_combout  & (\jump_addr[2]~input_o ))))

	.dataa(\branch_decision~input_o ),
	.datab(\mem.raddr_b[2]~4_combout ),
	.datac(\jump_addr[2]~input_o ),
	.datad(pc[2]),
	.cin(gnd),
	.combout(\mem.raddr_b[2]~5_combout ),
	.cout());
// synopsys translate_off
defparam \mem.raddr_b[2]~5 .lut_mask = 16'hDC98;
defparam \mem.raddr_b[2]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y41_N4
cycloneive_lcell_comb \Add0~4 (
// Equation(s):
// \Add0~4_combout  = (\mem.raddr_b[2]~5_combout  & (\Add0~3  $ (GND))) # (!\mem.raddr_b[2]~5_combout  & (!\Add0~3  & VCC))
// \Add0~5  = CARRY((\mem.raddr_b[2]~5_combout  & !\Add0~3 ))

	.dataa(gnd),
	.datab(\mem.raddr_b[2]~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~3 ),
	.combout(\Add0~4_combout ),
	.cout(\Add0~5 ));
// synopsys translate_off
defparam \Add0~4 .lut_mask = 16'hC30C;
defparam \Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X114_Y41_N25
dffeas \PC_out[2]~reg0 (
	.clk(\clock~input_o ),
	.d(gnd),
	.asdata(\Add0~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_out[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_out[2]~reg0 .is_wysiwyg = "true";
defparam \PC_out[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y59_N22
cycloneive_io_ibuf \jump_addr[3]~input (
	.i(jump_addr[3]),
	.ibar(gnd),
	.o(\jump_addr[3]~input_o ));
// synopsys translate_off
defparam \jump_addr[3]~input .bus_hold = "false";
defparam \jump_addr[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y48_N1
cycloneive_io_ibuf \branch_addr[3]~input (
	.i(branch_addr[3]),
	.ibar(gnd),
	.o(\branch_addr[3]~input_o ));
// synopsys translate_off
defparam \branch_addr[3]~input .bus_hold = "false";
defparam \branch_addr[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X114_Y41_N26
cycloneive_lcell_comb \mem.raddr_b[3]~6 (
// Equation(s):
// \mem.raddr_b[3]~6_combout  = (\branch_decision~input_o  & ((\branch_addr[3]~input_o ))) # (!\branch_decision~input_o  & (!\jump_decision~input_o ))

	.dataa(gnd),
	.datab(\jump_decision~input_o ),
	.datac(\branch_addr[3]~input_o ),
	.datad(\branch_decision~input_o ),
	.cin(gnd),
	.combout(\mem.raddr_b[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \mem.raddr_b[3]~6 .lut_mask = 16'hF033;
defparam \mem.raddr_b[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y41_N0
cycloneive_lcell_comb \pc~59 (
// Equation(s):
// \pc~59_combout  = (\Add0~6_combout  & !\reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add0~6_combout ),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\pc~59_combout ),
	.cout());
// synopsys translate_off
defparam \pc~59 .lut_mask = 16'h00F0;
defparam \pc~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y41_N1
dffeas \pc[3] (
	.clk(\clock~input_o ),
	.d(\pc~59_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc[3]),
	.prn(vcc));
// synopsys translate_off
defparam \pc[3] .is_wysiwyg = "true";
defparam \pc[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y41_N20
cycloneive_lcell_comb \mem.raddr_b[3]~7 (
// Equation(s):
// \mem.raddr_b[3]~7_combout  = (\branch_decision~input_o  & (((\mem.raddr_b[3]~6_combout )))) # (!\branch_decision~input_o  & ((\mem.raddr_b[3]~6_combout  & ((pc[3]))) # (!\mem.raddr_b[3]~6_combout  & (\jump_addr[3]~input_o ))))

	.dataa(\branch_decision~input_o ),
	.datab(\jump_addr[3]~input_o ),
	.datac(\mem.raddr_b[3]~6_combout ),
	.datad(pc[3]),
	.cin(gnd),
	.combout(\mem.raddr_b[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \mem.raddr_b[3]~7 .lut_mask = 16'hF4A4;
defparam \mem.raddr_b[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y41_N6
cycloneive_lcell_comb \Add0~6 (
// Equation(s):
// \Add0~6_combout  = (\mem.raddr_b[3]~7_combout  & (!\Add0~5 )) # (!\mem.raddr_b[3]~7_combout  & ((\Add0~5 ) # (GND)))
// \Add0~7  = CARRY((!\Add0~5 ) # (!\mem.raddr_b[3]~7_combout ))

	.dataa(\mem.raddr_b[3]~7_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~5 ),
	.combout(\Add0~6_combout ),
	.cout(\Add0~7 ));
// synopsys translate_off
defparam \Add0~6 .lut_mask = 16'h5A5F;
defparam \Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X113_Y41_N7
dffeas \PC_out[3]~reg0 (
	.clk(\clock~input_o ),
	.d(\Add0~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_out[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_out[3]~reg0 .is_wysiwyg = "true";
defparam \PC_out[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y9_N22
cycloneive_io_ibuf \branch_addr[4]~input (
	.i(branch_addr[4]),
	.ibar(gnd),
	.o(\branch_addr[4]~input_o ));
// synopsys translate_off
defparam \branch_addr[4]~input .bus_hold = "false";
defparam \branch_addr[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X114_Y41_N24
cycloneive_lcell_comb \pc~0 (
// Equation(s):
// \pc~0_combout  = (\branch_decision~input_o  & (\branch_addr[4]~input_o )) # (!\branch_decision~input_o  & ((!\jump_decision~input_o )))

	.dataa(\branch_decision~input_o ),
	.datab(\branch_addr[4]~input_o ),
	.datac(gnd),
	.datad(\jump_decision~input_o ),
	.cin(gnd),
	.combout(\pc~0_combout ),
	.cout());
// synopsys translate_off
defparam \pc~0 .lut_mask = 16'h88DD;
defparam \pc~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y69_N15
cycloneive_io_ibuf \jump_addr[4]~input (
	.i(jump_addr[4]),
	.ibar(gnd),
	.o(\jump_addr[4]~input_o ));
// synopsys translate_off
defparam \jump_addr[4]~input .bus_hold = "false";
defparam \jump_addr[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X114_Y41_N10
cycloneive_lcell_comb \pc~60 (
// Equation(s):
// \pc~60_combout  = (!\reset~input_o  & \Add0~8_combout )

	.dataa(gnd),
	.datab(\reset~input_o ),
	.datac(gnd),
	.datad(\Add0~8_combout ),
	.cin(gnd),
	.combout(\pc~60_combout ),
	.cout());
// synopsys translate_off
defparam \pc~60 .lut_mask = 16'h3300;
defparam \pc~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y41_N11
dffeas \pc[4] (
	.clk(\clock~input_o ),
	.d(\pc~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc[4]),
	.prn(vcc));
// synopsys translate_off
defparam \pc[4] .is_wysiwyg = "true";
defparam \pc[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y41_N8
cycloneive_lcell_comb \pc~1 (
// Equation(s):
// \pc~1_combout  = (\branch_decision~input_o  & (\pc~0_combout )) # (!\branch_decision~input_o  & ((\pc~0_combout  & ((pc[4]))) # (!\pc~0_combout  & (\jump_addr[4]~input_o ))))

	.dataa(\branch_decision~input_o ),
	.datab(\pc~0_combout ),
	.datac(\jump_addr[4]~input_o ),
	.datad(pc[4]),
	.cin(gnd),
	.combout(\pc~1_combout ),
	.cout());
// synopsys translate_off
defparam \pc~1 .lut_mask = 16'hDC98;
defparam \pc~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y41_N8
cycloneive_lcell_comb \Add0~8 (
// Equation(s):
// \Add0~8_combout  = (\pc~1_combout  & (\Add0~7  $ (GND))) # (!\pc~1_combout  & (!\Add0~7  & VCC))
// \Add0~9  = CARRY((\pc~1_combout  & !\Add0~7 ))

	.dataa(gnd),
	.datab(\pc~1_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~7 ),
	.combout(\Add0~8_combout ),
	.cout(\Add0~9 ));
// synopsys translate_off
defparam \Add0~8 .lut_mask = 16'hC30C;
defparam \Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X113_Y41_N9
dffeas \PC_out[4]~reg0 (
	.clk(\clock~input_o ),
	.d(\Add0~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_out[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_out[4]~reg0 .is_wysiwyg = "true";
defparam \PC_out[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y49_N1
cycloneive_io_ibuf \jump_addr[5]~input (
	.i(jump_addr[5]),
	.ibar(gnd),
	.o(\jump_addr[5]~input_o ));
// synopsys translate_off
defparam \jump_addr[5]~input .bus_hold = "false";
defparam \jump_addr[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y59_N15
cycloneive_io_ibuf \branch_addr[5]~input (
	.i(branch_addr[5]),
	.ibar(gnd),
	.o(\branch_addr[5]~input_o ));
// synopsys translate_off
defparam \branch_addr[5]~input .bus_hold = "false";
defparam \branch_addr[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X114_Y41_N22
cycloneive_lcell_comb \pc~2 (
// Equation(s):
// \pc~2_combout  = (\branch_decision~input_o  & ((\branch_addr[5]~input_o ))) # (!\branch_decision~input_o  & (!\jump_decision~input_o ))

	.dataa(\branch_decision~input_o ),
	.datab(\jump_decision~input_o ),
	.datac(gnd),
	.datad(\branch_addr[5]~input_o ),
	.cin(gnd),
	.combout(\pc~2_combout ),
	.cout());
// synopsys translate_off
defparam \pc~2 .lut_mask = 16'hBB11;
defparam \pc~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y41_N18
cycloneive_lcell_comb \pc~61 (
// Equation(s):
// \pc~61_combout  = (!\reset~input_o  & \Add0~10_combout )

	.dataa(gnd),
	.datab(\reset~input_o ),
	.datac(gnd),
	.datad(\Add0~10_combout ),
	.cin(gnd),
	.combout(\pc~61_combout ),
	.cout());
// synopsys translate_off
defparam \pc~61 .lut_mask = 16'h3300;
defparam \pc~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y41_N19
dffeas \pc[5] (
	.clk(\clock~input_o ),
	.d(\pc~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc[5]),
	.prn(vcc));
// synopsys translate_off
defparam \pc[5] .is_wysiwyg = "true";
defparam \pc[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y41_N12
cycloneive_lcell_comb \pc~3 (
// Equation(s):
// \pc~3_combout  = (\branch_decision~input_o  & (((\pc~2_combout )))) # (!\branch_decision~input_o  & ((\pc~2_combout  & ((pc[5]))) # (!\pc~2_combout  & (\jump_addr[5]~input_o ))))

	.dataa(\branch_decision~input_o ),
	.datab(\jump_addr[5]~input_o ),
	.datac(\pc~2_combout ),
	.datad(pc[5]),
	.cin(gnd),
	.combout(\pc~3_combout ),
	.cout());
// synopsys translate_off
defparam \pc~3 .lut_mask = 16'hF4A4;
defparam \pc~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y41_N10
cycloneive_lcell_comb \Add0~10 (
// Equation(s):
// \Add0~10_combout  = (\pc~3_combout  & (!\Add0~9 )) # (!\pc~3_combout  & ((\Add0~9 ) # (GND)))
// \Add0~11  = CARRY((!\Add0~9 ) # (!\pc~3_combout ))

	.dataa(gnd),
	.datab(\pc~3_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~9 ),
	.combout(\Add0~10_combout ),
	.cout(\Add0~11 ));
// synopsys translate_off
defparam \Add0~10 .lut_mask = 16'h3C3F;
defparam \Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X113_Y41_N11
dffeas \PC_out[5]~reg0 (
	.clk(\clock~input_o ),
	.d(\Add0~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_out[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_out[5]~reg0 .is_wysiwyg = "true";
defparam \PC_out[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y69_N22
cycloneive_io_ibuf \branch_addr[6]~input (
	.i(branch_addr[6]),
	.ibar(gnd),
	.o(\branch_addr[6]~input_o ));
// synopsys translate_off
defparam \branch_addr[6]~input .bus_hold = "false";
defparam \branch_addr[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X114_Y41_N28
cycloneive_lcell_comb \pc~4 (
// Equation(s):
// \pc~4_combout  = (\branch_decision~input_o  & ((\branch_addr[6]~input_o ))) # (!\branch_decision~input_o  & (!\jump_decision~input_o ))

	.dataa(\branch_decision~input_o ),
	.datab(\jump_decision~input_o ),
	.datac(gnd),
	.datad(\branch_addr[6]~input_o ),
	.cin(gnd),
	.combout(\pc~4_combout ),
	.cout());
// synopsys translate_off
defparam \pc~4 .lut_mask = 16'hBB11;
defparam \pc~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y57_N22
cycloneive_io_ibuf \jump_addr[6]~input (
	.i(jump_addr[6]),
	.ibar(gnd),
	.o(\jump_addr[6]~input_o ));
// synopsys translate_off
defparam \jump_addr[6]~input .bus_hold = "false";
defparam \jump_addr[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X114_Y41_N2
cycloneive_lcell_comb \pc~62 (
// Equation(s):
// \pc~62_combout  = (!\reset~input_o  & \Add0~12_combout )

	.dataa(gnd),
	.datab(\reset~input_o ),
	.datac(gnd),
	.datad(\Add0~12_combout ),
	.cin(gnd),
	.combout(\pc~62_combout ),
	.cout());
// synopsys translate_off
defparam \pc~62 .lut_mask = 16'h3300;
defparam \pc~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y41_N3
dffeas \pc[6] (
	.clk(\clock~input_o ),
	.d(\pc~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc[6]),
	.prn(vcc));
// synopsys translate_off
defparam \pc[6] .is_wysiwyg = "true";
defparam \pc[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y41_N14
cycloneive_lcell_comb \pc~5 (
// Equation(s):
// \pc~5_combout  = (\branch_decision~input_o  & (\pc~4_combout )) # (!\branch_decision~input_o  & ((\pc~4_combout  & ((pc[6]))) # (!\pc~4_combout  & (\jump_addr[6]~input_o ))))

	.dataa(\branch_decision~input_o ),
	.datab(\pc~4_combout ),
	.datac(\jump_addr[6]~input_o ),
	.datad(pc[6]),
	.cin(gnd),
	.combout(\pc~5_combout ),
	.cout());
// synopsys translate_off
defparam \pc~5 .lut_mask = 16'hDC98;
defparam \pc~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y41_N12
cycloneive_lcell_comb \Add0~12 (
// Equation(s):
// \Add0~12_combout  = (\pc~5_combout  & (\Add0~11  $ (GND))) # (!\pc~5_combout  & (!\Add0~11  & VCC))
// \Add0~13  = CARRY((\pc~5_combout  & !\Add0~11 ))

	.dataa(gnd),
	.datab(\pc~5_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~11 ),
	.combout(\Add0~12_combout ),
	.cout(\Add0~13 ));
// synopsys translate_off
defparam \Add0~12 .lut_mask = 16'hC30C;
defparam \Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X113_Y41_N13
dffeas \PC_out[6]~reg0 (
	.clk(\clock~input_o ),
	.d(\Add0~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_out[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_out[6]~reg0 .is_wysiwyg = "true";
defparam \PC_out[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y7_N15
cycloneive_io_ibuf \branch_addr[7]~input (
	.i(branch_addr[7]),
	.ibar(gnd),
	.o(\branch_addr[7]~input_o ));
// synopsys translate_off
defparam \branch_addr[7]~input .bus_hold = "false";
defparam \branch_addr[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X114_Y37_N26
cycloneive_lcell_comb \pc~6 (
// Equation(s):
// \pc~6_combout  = (\branch_decision~input_o  & ((\branch_addr[7]~input_o ))) # (!\branch_decision~input_o  & (!\jump_decision~input_o ))

	.dataa(\jump_decision~input_o ),
	.datab(\branch_decision~input_o ),
	.datac(gnd),
	.datad(\branch_addr[7]~input_o ),
	.cin(gnd),
	.combout(\pc~6_combout ),
	.cout());
// synopsys translate_off
defparam \pc~6 .lut_mask = 16'hDD11;
defparam \pc~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y51_N1
cycloneive_io_ibuf \jump_addr[7]~input (
	.i(jump_addr[7]),
	.ibar(gnd),
	.o(\jump_addr[7]~input_o ));
// synopsys translate_off
defparam \jump_addr[7]~input .bus_hold = "false";
defparam \jump_addr[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X114_Y40_N28
cycloneive_lcell_comb \pc~63 (
// Equation(s):
// \pc~63_combout  = (!\reset~input_o  & \Add0~14_combout )

	.dataa(gnd),
	.datab(\reset~input_o ),
	.datac(\Add0~14_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\pc~63_combout ),
	.cout());
// synopsys translate_off
defparam \pc~63 .lut_mask = 16'h3030;
defparam \pc~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y40_N29
dffeas \pc[7] (
	.clk(\clock~input_o ),
	.d(\pc~63_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc[7]),
	.prn(vcc));
// synopsys translate_off
defparam \pc[7] .is_wysiwyg = "true";
defparam \pc[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y40_N30
cycloneive_lcell_comb \pc~7 (
// Equation(s):
// \pc~7_combout  = (\pc~6_combout  & (((\branch_decision~input_o ) # (pc[7])))) # (!\pc~6_combout  & (\jump_addr[7]~input_o  & (!\branch_decision~input_o )))

	.dataa(\pc~6_combout ),
	.datab(\jump_addr[7]~input_o ),
	.datac(\branch_decision~input_o ),
	.datad(pc[7]),
	.cin(gnd),
	.combout(\pc~7_combout ),
	.cout());
// synopsys translate_off
defparam \pc~7 .lut_mask = 16'hAEA4;
defparam \pc~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y41_N14
cycloneive_lcell_comb \Add0~14 (
// Equation(s):
// \Add0~14_combout  = (\pc~7_combout  & (!\Add0~13 )) # (!\pc~7_combout  & ((\Add0~13 ) # (GND)))
// \Add0~15  = CARRY((!\Add0~13 ) # (!\pc~7_combout ))

	.dataa(gnd),
	.datab(\pc~7_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~13 ),
	.combout(\Add0~14_combout ),
	.cout(\Add0~15 ));
// synopsys translate_off
defparam \Add0~14 .lut_mask = 16'h3C3F;
defparam \Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X113_Y41_N15
dffeas \PC_out[7]~reg0 (
	.clk(\clock~input_o ),
	.d(\Add0~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_out[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_out[7]~reg0 .is_wysiwyg = "true";
defparam \PC_out[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y65_N15
cycloneive_io_ibuf \branch_addr[8]~input (
	.i(branch_addr[8]),
	.ibar(gnd),
	.o(\branch_addr[8]~input_o ));
// synopsys translate_off
defparam \branch_addr[8]~input .bus_hold = "false";
defparam \branch_addr[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y64_N1
cycloneive_io_ibuf \jump_addr[8]~input (
	.i(jump_addr[8]),
	.ibar(gnd),
	.o(\jump_addr[8]~input_o ));
// synopsys translate_off
defparam \jump_addr[8]~input .bus_hold = "false";
defparam \jump_addr[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X114_Y41_N16
cycloneive_lcell_comb \pc~64 (
// Equation(s):
// \pc~64_combout  = (\Add0~16_combout  & !\reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add0~16_combout ),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\pc~64_combout ),
	.cout());
// synopsys translate_off
defparam \pc~64 .lut_mask = 16'h00F0;
defparam \pc~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y41_N17
dffeas \pc[8] (
	.clk(\clock~input_o ),
	.d(\pc~64_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc[8]),
	.prn(vcc));
// synopsys translate_off
defparam \pc[8] .is_wysiwyg = "true";
defparam \pc[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y41_N6
cycloneive_lcell_comb \pc~8 (
// Equation(s):
// \pc~8_combout  = (!\branch_decision~input_o  & ((\jump_decision~input_o  & (\jump_addr[8]~input_o )) # (!\jump_decision~input_o  & ((pc[8])))))

	.dataa(\branch_decision~input_o ),
	.datab(\jump_decision~input_o ),
	.datac(\jump_addr[8]~input_o ),
	.datad(pc[8]),
	.cin(gnd),
	.combout(\pc~8_combout ),
	.cout());
// synopsys translate_off
defparam \pc~8 .lut_mask = 16'h5140;
defparam \pc~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y41_N4
cycloneive_lcell_comb \pc~9 (
// Equation(s):
// \pc~9_combout  = (\pc~8_combout ) # ((\branch_decision~input_o  & \branch_addr[8]~input_o ))

	.dataa(\branch_decision~input_o ),
	.datab(\branch_addr[8]~input_o ),
	.datac(gnd),
	.datad(\pc~8_combout ),
	.cin(gnd),
	.combout(\pc~9_combout ),
	.cout());
// synopsys translate_off
defparam \pc~9 .lut_mask = 16'hFF88;
defparam \pc~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y41_N16
cycloneive_lcell_comb \Add0~16 (
// Equation(s):
// \Add0~16_combout  = (\pc~9_combout  & (\Add0~15  $ (GND))) # (!\pc~9_combout  & (!\Add0~15  & VCC))
// \Add0~17  = CARRY((\pc~9_combout  & !\Add0~15 ))

	.dataa(\pc~9_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~15 ),
	.combout(\Add0~16_combout ),
	.cout(\Add0~17 ));
// synopsys translate_off
defparam \Add0~16 .lut_mask = 16'hA50A;
defparam \Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X113_Y41_N17
dffeas \PC_out[8]~reg0 (
	.clk(\clock~input_o ),
	.d(\Add0~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_out[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_out[8]~reg0 .is_wysiwyg = "true";
defparam \PC_out[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X109_Y73_N1
cycloneive_io_ibuf \branch_addr[9]~input (
	.i(branch_addr[9]),
	.ibar(gnd),
	.o(\branch_addr[9]~input_o ));
// synopsys translate_off
defparam \branch_addr[9]~input .bus_hold = "false";
defparam \branch_addr[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X107_Y73_N8
cycloneive_io_ibuf \jump_addr[9]~input (
	.i(jump_addr[9]),
	.ibar(gnd),
	.o(\jump_addr[9]~input_o ));
// synopsys translate_off
defparam \jump_addr[9]~input .bus_hold = "false";
defparam \jump_addr[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X112_Y41_N20
cycloneive_lcell_comb \pc~65 (
// Equation(s):
// \pc~65_combout  = (!\reset~input_o  & \Add0~18_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset~input_o ),
	.datad(\Add0~18_combout ),
	.cin(gnd),
	.combout(\pc~65_combout ),
	.cout());
// synopsys translate_off
defparam \pc~65 .lut_mask = 16'h0F00;
defparam \pc~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y41_N21
dffeas \pc[9] (
	.clk(\clock~input_o ),
	.d(\pc~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc[9]),
	.prn(vcc));
// synopsys translate_off
defparam \pc[9] .is_wysiwyg = "true";
defparam \pc[9] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y41_N6
cycloneive_lcell_comb \pc~10 (
// Equation(s):
// \pc~10_combout  = (!\branch_decision~input_o  & ((\jump_decision~input_o  & (\jump_addr[9]~input_o )) # (!\jump_decision~input_o  & ((pc[9])))))

	.dataa(\jump_addr[9]~input_o ),
	.datab(\jump_decision~input_o ),
	.datac(\branch_decision~input_o ),
	.datad(pc[9]),
	.cin(gnd),
	.combout(\pc~10_combout ),
	.cout());
// synopsys translate_off
defparam \pc~10 .lut_mask = 16'h0B08;
defparam \pc~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y41_N8
cycloneive_lcell_comb \pc~11 (
// Equation(s):
// \pc~11_combout  = (\pc~10_combout ) # ((\branch_decision~input_o  & \branch_addr[9]~input_o ))

	.dataa(gnd),
	.datab(\branch_decision~input_o ),
	.datac(\branch_addr[9]~input_o ),
	.datad(\pc~10_combout ),
	.cin(gnd),
	.combout(\pc~11_combout ),
	.cout());
// synopsys translate_off
defparam \pc~11 .lut_mask = 16'hFFC0;
defparam \pc~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y41_N18
cycloneive_lcell_comb \Add0~18 (
// Equation(s):
// \Add0~18_combout  = (\pc~11_combout  & (!\Add0~17 )) # (!\pc~11_combout  & ((\Add0~17 ) # (GND)))
// \Add0~19  = CARRY((!\Add0~17 ) # (!\pc~11_combout ))

	.dataa(\pc~11_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~17 ),
	.combout(\Add0~18_combout ),
	.cout(\Add0~19 ));
// synopsys translate_off
defparam \Add0~18 .lut_mask = 16'h5A5F;
defparam \Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X113_Y41_N19
dffeas \PC_out[9]~reg0 (
	.clk(\clock~input_o ),
	.d(\Add0~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_out[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_out[9]~reg0 .is_wysiwyg = "true";
defparam \PC_out[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X105_Y73_N8
cycloneive_io_ibuf \branch_addr[10]~input (
	.i(branch_addr[10]),
	.ibar(gnd),
	.o(\branch_addr[10]~input_o ));
// synopsys translate_off
defparam \branch_addr[10]~input .bus_hold = "false";
defparam \branch_addr[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X100_Y0_N22
cycloneive_io_ibuf \jump_addr[10]~input (
	.i(jump_addr[10]),
	.ibar(gnd),
	.o(\jump_addr[10]~input_o ));
// synopsys translate_off
defparam \jump_addr[10]~input .bus_hold = "false";
defparam \jump_addr[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X112_Y41_N2
cycloneive_lcell_comb \pc~66 (
// Equation(s):
// \pc~66_combout  = (!\reset~input_o  & \Add0~20_combout )

	.dataa(\reset~input_o ),
	.datab(gnd),
	.datac(\Add0~20_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\pc~66_combout ),
	.cout());
// synopsys translate_off
defparam \pc~66 .lut_mask = 16'h5050;
defparam \pc~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y41_N3
dffeas \pc[10] (
	.clk(\clock~input_o ),
	.d(\pc~66_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc[10]),
	.prn(vcc));
// synopsys translate_off
defparam \pc[10] .is_wysiwyg = "true";
defparam \pc[10] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y41_N12
cycloneive_lcell_comb \pc~12 (
// Equation(s):
// \pc~12_combout  = (!\branch_decision~input_o  & ((\jump_decision~input_o  & (\jump_addr[10]~input_o )) # (!\jump_decision~input_o  & ((pc[10])))))

	.dataa(\jump_addr[10]~input_o ),
	.datab(\jump_decision~input_o ),
	.datac(\branch_decision~input_o ),
	.datad(pc[10]),
	.cin(gnd),
	.combout(\pc~12_combout ),
	.cout());
// synopsys translate_off
defparam \pc~12 .lut_mask = 16'h0B08;
defparam \pc~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y41_N14
cycloneive_lcell_comb \pc~13 (
// Equation(s):
// \pc~13_combout  = (\pc~12_combout ) # ((\branch_decision~input_o  & \branch_addr[10]~input_o ))

	.dataa(gnd),
	.datab(\branch_decision~input_o ),
	.datac(\branch_addr[10]~input_o ),
	.datad(\pc~12_combout ),
	.cin(gnd),
	.combout(\pc~13_combout ),
	.cout());
// synopsys translate_off
defparam \pc~13 .lut_mask = 16'hFFC0;
defparam \pc~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y41_N20
cycloneive_lcell_comb \Add0~20 (
// Equation(s):
// \Add0~20_combout  = (\pc~13_combout  & (\Add0~19  $ (GND))) # (!\pc~13_combout  & (!\Add0~19  & VCC))
// \Add0~21  = CARRY((\pc~13_combout  & !\Add0~19 ))

	.dataa(\pc~13_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~19 ),
	.combout(\Add0~20_combout ),
	.cout(\Add0~21 ));
// synopsys translate_off
defparam \Add0~20 .lut_mask = 16'hA50A;
defparam \Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X113_Y41_N21
dffeas \PC_out[10]~reg0 (
	.clk(\clock~input_o ),
	.d(\Add0~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_out[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_out[10]~reg0 .is_wysiwyg = "true";
defparam \PC_out[10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X109_Y73_N8
cycloneive_io_ibuf \branch_addr[11]~input (
	.i(branch_addr[11]),
	.ibar(gnd),
	.o(\branch_addr[11]~input_o ));
// synopsys translate_off
defparam \branch_addr[11]~input .bus_hold = "false";
defparam \branch_addr[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X113_Y73_N1
cycloneive_io_ibuf \jump_addr[11]~input (
	.i(jump_addr[11]),
	.ibar(gnd),
	.o(\jump_addr[11]~input_o ));
// synopsys translate_off
defparam \jump_addr[11]~input .bus_hold = "false";
defparam \jump_addr[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X112_Y41_N24
cycloneive_lcell_comb \pc~67 (
// Equation(s):
// \pc~67_combout  = (!\reset~input_o  & \Add0~22_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset~input_o ),
	.datad(\Add0~22_combout ),
	.cin(gnd),
	.combout(\pc~67_combout ),
	.cout());
// synopsys translate_off
defparam \pc~67 .lut_mask = 16'h0F00;
defparam \pc~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y41_N25
dffeas \pc[11] (
	.clk(\clock~input_o ),
	.d(\pc~67_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc[11]),
	.prn(vcc));
// synopsys translate_off
defparam \pc[11] .is_wysiwyg = "true";
defparam \pc[11] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y41_N18
cycloneive_lcell_comb \pc~14 (
// Equation(s):
// \pc~14_combout  = (!\branch_decision~input_o  & ((\jump_decision~input_o  & (\jump_addr[11]~input_o )) # (!\jump_decision~input_o  & ((pc[11])))))

	.dataa(\jump_addr[11]~input_o ),
	.datab(\jump_decision~input_o ),
	.datac(\branch_decision~input_o ),
	.datad(pc[11]),
	.cin(gnd),
	.combout(\pc~14_combout ),
	.cout());
// synopsys translate_off
defparam \pc~14 .lut_mask = 16'h0B08;
defparam \pc~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y41_N16
cycloneive_lcell_comb \pc~15 (
// Equation(s):
// \pc~15_combout  = (\pc~14_combout ) # ((\branch_decision~input_o  & \branch_addr[11]~input_o ))

	.dataa(gnd),
	.datab(\branch_decision~input_o ),
	.datac(\branch_addr[11]~input_o ),
	.datad(\pc~14_combout ),
	.cin(gnd),
	.combout(\pc~15_combout ),
	.cout());
// synopsys translate_off
defparam \pc~15 .lut_mask = 16'hFFC0;
defparam \pc~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y41_N22
cycloneive_lcell_comb \Add0~22 (
// Equation(s):
// \Add0~22_combout  = (\pc~15_combout  & (!\Add0~21 )) # (!\pc~15_combout  & ((\Add0~21 ) # (GND)))
// \Add0~23  = CARRY((!\Add0~21 ) # (!\pc~15_combout ))

	.dataa(\pc~15_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~21 ),
	.combout(\Add0~22_combout ),
	.cout(\Add0~23 ));
// synopsys translate_off
defparam \Add0~22 .lut_mask = 16'h5A5F;
defparam \Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X113_Y41_N23
dffeas \PC_out[11]~reg0 (
	.clk(\clock~input_o ),
	.d(\Add0~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_out[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_out[11]~reg0 .is_wysiwyg = "true";
defparam \PC_out[11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X107_Y73_N1
cycloneive_io_ibuf \branch_addr[12]~input (
	.i(branch_addr[12]),
	.ibar(gnd),
	.o(\branch_addr[12]~input_o ));
// synopsys translate_off
defparam \branch_addr[12]~input .bus_hold = "false";
defparam \branch_addr[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X107_Y73_N15
cycloneive_io_ibuf \jump_addr[12]~input (
	.i(jump_addr[12]),
	.ibar(gnd),
	.o(\jump_addr[12]~input_o ));
// synopsys translate_off
defparam \jump_addr[12]~input .bus_hold = "false";
defparam \jump_addr[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X112_Y41_N10
cycloneive_lcell_comb \pc~68 (
// Equation(s):
// \pc~68_combout  = (!\reset~input_o  & \Add0~24_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset~input_o ),
	.datad(\Add0~24_combout ),
	.cin(gnd),
	.combout(\pc~68_combout ),
	.cout());
// synopsys translate_off
defparam \pc~68 .lut_mask = 16'h0F00;
defparam \pc~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y41_N11
dffeas \pc[12] (
	.clk(\clock~input_o ),
	.d(\pc~68_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc[12]),
	.prn(vcc));
// synopsys translate_off
defparam \pc[12] .is_wysiwyg = "true";
defparam \pc[12] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y41_N0
cycloneive_lcell_comb \pc~16 (
// Equation(s):
// \pc~16_combout  = (!\branch_decision~input_o  & ((\jump_decision~input_o  & (\jump_addr[12]~input_o )) # (!\jump_decision~input_o  & ((pc[12])))))

	.dataa(\jump_addr[12]~input_o ),
	.datab(\jump_decision~input_o ),
	.datac(\branch_decision~input_o ),
	.datad(pc[12]),
	.cin(gnd),
	.combout(\pc~16_combout ),
	.cout());
// synopsys translate_off
defparam \pc~16 .lut_mask = 16'h0B08;
defparam \pc~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y41_N22
cycloneive_lcell_comb \pc~17 (
// Equation(s):
// \pc~17_combout  = (\pc~16_combout ) # ((\branch_decision~input_o  & \branch_addr[12]~input_o ))

	.dataa(gnd),
	.datab(\branch_decision~input_o ),
	.datac(\branch_addr[12]~input_o ),
	.datad(\pc~16_combout ),
	.cin(gnd),
	.combout(\pc~17_combout ),
	.cout());
// synopsys translate_off
defparam \pc~17 .lut_mask = 16'hFFC0;
defparam \pc~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y41_N24
cycloneive_lcell_comb \Add0~24 (
// Equation(s):
// \Add0~24_combout  = (\pc~17_combout  & (\Add0~23  $ (GND))) # (!\pc~17_combout  & (!\Add0~23  & VCC))
// \Add0~25  = CARRY((\pc~17_combout  & !\Add0~23 ))

	.dataa(gnd),
	.datab(\pc~17_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~23 ),
	.combout(\Add0~24_combout ),
	.cout(\Add0~25 ));
// synopsys translate_off
defparam \Add0~24 .lut_mask = 16'hC30C;
defparam \Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X113_Y41_N25
dffeas \PC_out[12]~reg0 (
	.clk(\clock~input_o ),
	.d(\Add0~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_out[12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_out[12]~reg0 .is_wysiwyg = "true";
defparam \PC_out[12]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X111_Y0_N8
cycloneive_io_ibuf \branch_addr[13]~input (
	.i(branch_addr[13]),
	.ibar(gnd),
	.o(\branch_addr[13]~input_o ));
// synopsys translate_off
defparam \branch_addr[13]~input .bus_hold = "false";
defparam \branch_addr[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X96_Y73_N15
cycloneive_io_ibuf \jump_addr[13]~input (
	.i(jump_addr[13]),
	.ibar(gnd),
	.o(\jump_addr[13]~input_o ));
// synopsys translate_off
defparam \jump_addr[13]~input .bus_hold = "false";
defparam \jump_addr[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X112_Y40_N0
cycloneive_lcell_comb \pc~69 (
// Equation(s):
// \pc~69_combout  = (!\reset~input_o  & \Add0~26_combout )

	.dataa(\reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Add0~26_combout ),
	.cin(gnd),
	.combout(\pc~69_combout ),
	.cout());
// synopsys translate_off
defparam \pc~69 .lut_mask = 16'h5500;
defparam \pc~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y40_N1
dffeas \pc[13] (
	.clk(\clock~input_o ),
	.d(\pc~69_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc[13]),
	.prn(vcc));
// synopsys translate_off
defparam \pc[13] .is_wysiwyg = "true";
defparam \pc[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y40_N6
cycloneive_lcell_comb \pc~18 (
// Equation(s):
// \pc~18_combout  = (!\branch_decision~input_o  & ((\jump_decision~input_o  & (\jump_addr[13]~input_o )) # (!\jump_decision~input_o  & ((pc[13])))))

	.dataa(\jump_addr[13]~input_o ),
	.datab(\jump_decision~input_o ),
	.datac(\branch_decision~input_o ),
	.datad(pc[13]),
	.cin(gnd),
	.combout(\pc~18_combout ),
	.cout());
// synopsys translate_off
defparam \pc~18 .lut_mask = 16'h0B08;
defparam \pc~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y40_N4
cycloneive_lcell_comb \pc~19 (
// Equation(s):
// \pc~19_combout  = (\pc~18_combout ) # ((\branch_addr[13]~input_o  & \branch_decision~input_o ))

	.dataa(\branch_addr[13]~input_o ),
	.datab(gnd),
	.datac(\branch_decision~input_o ),
	.datad(\pc~18_combout ),
	.cin(gnd),
	.combout(\pc~19_combout ),
	.cout());
// synopsys translate_off
defparam \pc~19 .lut_mask = 16'hFFA0;
defparam \pc~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y41_N26
cycloneive_lcell_comb \Add0~26 (
// Equation(s):
// \Add0~26_combout  = (\pc~19_combout  & (!\Add0~25 )) # (!\pc~19_combout  & ((\Add0~25 ) # (GND)))
// \Add0~27  = CARRY((!\Add0~25 ) # (!\pc~19_combout ))

	.dataa(\pc~19_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~25 ),
	.combout(\Add0~26_combout ),
	.cout(\Add0~27 ));
// synopsys translate_off
defparam \Add0~26 .lut_mask = 16'h5A5F;
defparam \Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X113_Y41_N27
dffeas \PC_out[13]~reg0 (
	.clk(\clock~input_o ),
	.d(\Add0~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_out[13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_out[13]~reg0 .is_wysiwyg = "true";
defparam \PC_out[13]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y66_N15
cycloneive_io_ibuf \branch_addr[14]~input (
	.i(branch_addr[14]),
	.ibar(gnd),
	.o(\branch_addr[14]~input_o ));
// synopsys translate_off
defparam \branch_addr[14]~input .bus_hold = "false";
defparam \branch_addr[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y62_N8
cycloneive_io_ibuf \jump_addr[14]~input (
	.i(jump_addr[14]),
	.ibar(gnd),
	.o(\jump_addr[14]~input_o ));
// synopsys translate_off
defparam \jump_addr[14]~input .bus_hold = "false";
defparam \jump_addr[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X114_Y42_N12
cycloneive_lcell_comb \pc~70 (
// Equation(s):
// \pc~70_combout  = (!\reset~input_o  & \Add0~28_combout )

	.dataa(\reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Add0~28_combout ),
	.cin(gnd),
	.combout(\pc~70_combout ),
	.cout());
// synopsys translate_off
defparam \pc~70 .lut_mask = 16'h5500;
defparam \pc~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y42_N13
dffeas \pc[14] (
	.clk(\clock~input_o ),
	.d(\pc~70_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc[14]),
	.prn(vcc));
// synopsys translate_off
defparam \pc[14] .is_wysiwyg = "true";
defparam \pc[14] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y42_N30
cycloneive_lcell_comb \pc~20 (
// Equation(s):
// \pc~20_combout  = (!\branch_decision~input_o  & ((\jump_decision~input_o  & (\jump_addr[14]~input_o )) # (!\jump_decision~input_o  & ((pc[14])))))

	.dataa(\jump_decision~input_o ),
	.datab(\branch_decision~input_o ),
	.datac(\jump_addr[14]~input_o ),
	.datad(pc[14]),
	.cin(gnd),
	.combout(\pc~20_combout ),
	.cout());
// synopsys translate_off
defparam \pc~20 .lut_mask = 16'h3120;
defparam \pc~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y42_N4
cycloneive_lcell_comb \pc~21 (
// Equation(s):
// \pc~21_combout  = (\pc~20_combout ) # ((\branch_addr[14]~input_o  & \branch_decision~input_o ))

	.dataa(\branch_addr[14]~input_o ),
	.datab(\branch_decision~input_o ),
	.datac(\pc~20_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\pc~21_combout ),
	.cout());
// synopsys translate_off
defparam \pc~21 .lut_mask = 16'hF8F8;
defparam \pc~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y41_N28
cycloneive_lcell_comb \Add0~28 (
// Equation(s):
// \Add0~28_combout  = (\pc~21_combout  & (\Add0~27  $ (GND))) # (!\pc~21_combout  & (!\Add0~27  & VCC))
// \Add0~29  = CARRY((\pc~21_combout  & !\Add0~27 ))

	.dataa(\pc~21_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~27 ),
	.combout(\Add0~28_combout ),
	.cout(\Add0~29 ));
// synopsys translate_off
defparam \Add0~28 .lut_mask = 16'hA50A;
defparam \Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X113_Y41_N29
dffeas \PC_out[14]~reg0 (
	.clk(\clock~input_o ),
	.d(\Add0~28_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_out[14]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_out[14]~reg0 .is_wysiwyg = "true";
defparam \PC_out[14]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y10_N8
cycloneive_io_ibuf \branch_addr[15]~input (
	.i(branch_addr[15]),
	.ibar(gnd),
	.o(\branch_addr[15]~input_o ));
// synopsys translate_off
defparam \branch_addr[15]~input .bus_hold = "false";
defparam \branch_addr[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y62_N22
cycloneive_io_ibuf \jump_addr[15]~input (
	.i(jump_addr[15]),
	.ibar(gnd),
	.o(\jump_addr[15]~input_o ));
// synopsys translate_off
defparam \jump_addr[15]~input .bus_hold = "false";
defparam \jump_addr[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X114_Y42_N6
cycloneive_lcell_comb \pc~71 (
// Equation(s):
// \pc~71_combout  = (!\reset~input_o  & \Add0~30_combout )

	.dataa(\reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Add0~30_combout ),
	.cin(gnd),
	.combout(\pc~71_combout ),
	.cout());
// synopsys translate_off
defparam \pc~71 .lut_mask = 16'h5500;
defparam \pc~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y42_N7
dffeas \pc[15] (
	.clk(\clock~input_o ),
	.d(\pc~71_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc[15]),
	.prn(vcc));
// synopsys translate_off
defparam \pc[15] .is_wysiwyg = "true";
defparam \pc[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y42_N24
cycloneive_lcell_comb \pc~22 (
// Equation(s):
// \pc~22_combout  = (!\branch_decision~input_o  & ((\jump_decision~input_o  & (\jump_addr[15]~input_o )) # (!\jump_decision~input_o  & ((pc[15])))))

	.dataa(\jump_addr[15]~input_o ),
	.datab(\branch_decision~input_o ),
	.datac(\jump_decision~input_o ),
	.datad(pc[15]),
	.cin(gnd),
	.combout(\pc~22_combout ),
	.cout());
// synopsys translate_off
defparam \pc~22 .lut_mask = 16'h2320;
defparam \pc~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y42_N22
cycloneive_lcell_comb \pc~23 (
// Equation(s):
// \pc~23_combout  = (\pc~22_combout ) # ((\branch_decision~input_o  & \branch_addr[15]~input_o ))

	.dataa(gnd),
	.datab(\branch_decision~input_o ),
	.datac(\branch_addr[15]~input_o ),
	.datad(\pc~22_combout ),
	.cin(gnd),
	.combout(\pc~23_combout ),
	.cout());
// synopsys translate_off
defparam \pc~23 .lut_mask = 16'hFFC0;
defparam \pc~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y41_N30
cycloneive_lcell_comb \Add0~30 (
// Equation(s):
// \Add0~30_combout  = (\pc~23_combout  & (!\Add0~29 )) # (!\pc~23_combout  & ((\Add0~29 ) # (GND)))
// \Add0~31  = CARRY((!\Add0~29 ) # (!\pc~23_combout ))

	.dataa(\pc~23_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~29 ),
	.combout(\Add0~30_combout ),
	.cout(\Add0~31 ));
// synopsys translate_off
defparam \Add0~30 .lut_mask = 16'h5A5F;
defparam \Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X113_Y41_N31
dffeas \PC_out[15]~reg0 (
	.clk(\clock~input_o ),
	.d(\Add0~30_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_out[15]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_out[15]~reg0 .is_wysiwyg = "true";
defparam \PC_out[15]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y62_N15
cycloneive_io_ibuf \branch_addr[16]~input (
	.i(branch_addr[16]),
	.ibar(gnd),
	.o(\branch_addr[16]~input_o ));
// synopsys translate_off
defparam \branch_addr[16]~input .bus_hold = "false";
defparam \branch_addr[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y46_N8
cycloneive_io_ibuf \jump_addr[16]~input (
	.i(jump_addr[16]),
	.ibar(gnd),
	.o(\jump_addr[16]~input_o ));
// synopsys translate_off
defparam \jump_addr[16]~input .bus_hold = "false";
defparam \jump_addr[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X114_Y42_N16
cycloneive_lcell_comb \pc~72 (
// Equation(s):
// \pc~72_combout  = (!\reset~input_o  & \Add0~32_combout )

	.dataa(\reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Add0~32_combout ),
	.cin(gnd),
	.combout(\pc~72_combout ),
	.cout());
// synopsys translate_off
defparam \pc~72 .lut_mask = 16'h5500;
defparam \pc~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y42_N17
dffeas \pc[16] (
	.clk(\clock~input_o ),
	.d(\pc~72_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc[16]),
	.prn(vcc));
// synopsys translate_off
defparam \pc[16] .is_wysiwyg = "true";
defparam \pc[16] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y42_N2
cycloneive_lcell_comb \pc~24 (
// Equation(s):
// \pc~24_combout  = (!\branch_decision~input_o  & ((\jump_decision~input_o  & (\jump_addr[16]~input_o )) # (!\jump_decision~input_o  & ((pc[16])))))

	.dataa(\jump_decision~input_o ),
	.datab(\branch_decision~input_o ),
	.datac(\jump_addr[16]~input_o ),
	.datad(pc[16]),
	.cin(gnd),
	.combout(\pc~24_combout ),
	.cout());
// synopsys translate_off
defparam \pc~24 .lut_mask = 16'h3120;
defparam \pc~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y42_N8
cycloneive_lcell_comb \pc~25 (
// Equation(s):
// \pc~25_combout  = (\pc~24_combout ) # ((\branch_decision~input_o  & \branch_addr[16]~input_o ))

	.dataa(gnd),
	.datab(\branch_decision~input_o ),
	.datac(\branch_addr[16]~input_o ),
	.datad(\pc~24_combout ),
	.cin(gnd),
	.combout(\pc~25_combout ),
	.cout());
// synopsys translate_off
defparam \pc~25 .lut_mask = 16'hFFC0;
defparam \pc~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y40_N0
cycloneive_lcell_comb \Add0~32 (
// Equation(s):
// \Add0~32_combout  = (\pc~25_combout  & (\Add0~31  $ (GND))) # (!\pc~25_combout  & (!\Add0~31  & VCC))
// \Add0~33  = CARRY((\pc~25_combout  & !\Add0~31 ))

	.dataa(gnd),
	.datab(\pc~25_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~31 ),
	.combout(\Add0~32_combout ),
	.cout(\Add0~33 ));
// synopsys translate_off
defparam \Add0~32 .lut_mask = 16'hC30C;
defparam \Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X113_Y40_N1
dffeas \PC_out[16]~reg0 (
	.clk(\clock~input_o ),
	.d(\Add0~32_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_out[16]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_out[16]~reg0 .is_wysiwyg = "true";
defparam \PC_out[16]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y58_N15
cycloneive_io_ibuf \branch_addr[17]~input (
	.i(branch_addr[17]),
	.ibar(gnd),
	.o(\branch_addr[17]~input_o ));
// synopsys translate_off
defparam \branch_addr[17]~input .bus_hold = "false";
defparam \branch_addr[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y50_N8
cycloneive_io_ibuf \jump_addr[17]~input (
	.i(jump_addr[17]),
	.ibar(gnd),
	.o(\jump_addr[17]~input_o ));
// synopsys translate_off
defparam \jump_addr[17]~input .bus_hold = "false";
defparam \jump_addr[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X114_Y42_N10
cycloneive_lcell_comb \pc~73 (
// Equation(s):
// \pc~73_combout  = (\Add0~34_combout  & !\reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add0~34_combout ),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\pc~73_combout ),
	.cout());
// synopsys translate_off
defparam \pc~73 .lut_mask = 16'h00F0;
defparam \pc~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y42_N11
dffeas \pc[17] (
	.clk(\clock~input_o ),
	.d(\pc~73_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc[17]),
	.prn(vcc));
// synopsys translate_off
defparam \pc[17] .is_wysiwyg = "true";
defparam \pc[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y42_N0
cycloneive_lcell_comb \pc~26 (
// Equation(s):
// \pc~26_combout  = (!\branch_decision~input_o  & ((\jump_decision~input_o  & (\jump_addr[17]~input_o )) # (!\jump_decision~input_o  & ((pc[17])))))

	.dataa(\jump_addr[17]~input_o ),
	.datab(\branch_decision~input_o ),
	.datac(\jump_decision~input_o ),
	.datad(pc[17]),
	.cin(gnd),
	.combout(\pc~26_combout ),
	.cout());
// synopsys translate_off
defparam \pc~26 .lut_mask = 16'h2320;
defparam \pc~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y42_N26
cycloneive_lcell_comb \pc~27 (
// Equation(s):
// \pc~27_combout  = (\pc~26_combout ) # ((\branch_addr[17]~input_o  & \branch_decision~input_o ))

	.dataa(\branch_addr[17]~input_o ),
	.datab(\branch_decision~input_o ),
	.datac(gnd),
	.datad(\pc~26_combout ),
	.cin(gnd),
	.combout(\pc~27_combout ),
	.cout());
// synopsys translate_off
defparam \pc~27 .lut_mask = 16'hFF88;
defparam \pc~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y40_N2
cycloneive_lcell_comb \Add0~34 (
// Equation(s):
// \Add0~34_combout  = (\pc~27_combout  & (!\Add0~33 )) # (!\pc~27_combout  & ((\Add0~33 ) # (GND)))
// \Add0~35  = CARRY((!\Add0~33 ) # (!\pc~27_combout ))

	.dataa(gnd),
	.datab(\pc~27_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~33 ),
	.combout(\Add0~34_combout ),
	.cout(\Add0~35 ));
// synopsys translate_off
defparam \Add0~34 .lut_mask = 16'h3C3F;
defparam \Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X113_Y40_N3
dffeas \PC_out[17]~reg0 (
	.clk(\clock~input_o ),
	.d(\Add0~34_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_out[17]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_out[17]~reg0 .is_wysiwyg = "true";
defparam \PC_out[17]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y23_N1
cycloneive_io_ibuf \branch_addr[18]~input (
	.i(branch_addr[18]),
	.ibar(gnd),
	.o(\branch_addr[18]~input_o ));
// synopsys translate_off
defparam \branch_addr[18]~input .bus_hold = "false";
defparam \branch_addr[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N1
cycloneive_io_ibuf \jump_addr[18]~input (
	.i(jump_addr[18]),
	.ibar(gnd),
	.o(\jump_addr[18]~input_o ));
// synopsys translate_off
defparam \jump_addr[18]~input .bus_hold = "false";
defparam \jump_addr[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X114_Y37_N0
cycloneive_lcell_comb \pc~74 (
// Equation(s):
// \pc~74_combout  = (!\reset~input_o  & \Add0~36_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset~input_o ),
	.datad(\Add0~36_combout ),
	.cin(gnd),
	.combout(\pc~74_combout ),
	.cout());
// synopsys translate_off
defparam \pc~74 .lut_mask = 16'h0F00;
defparam \pc~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y37_N1
dffeas \pc[18] (
	.clk(\clock~input_o ),
	.d(\pc~74_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc[18]),
	.prn(vcc));
// synopsys translate_off
defparam \pc[18] .is_wysiwyg = "true";
defparam \pc[18] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y37_N10
cycloneive_lcell_comb \pc~28 (
// Equation(s):
// \pc~28_combout  = (!\branch_decision~input_o  & ((\jump_decision~input_o  & (\jump_addr[18]~input_o )) # (!\jump_decision~input_o  & ((pc[18])))))

	.dataa(\jump_decision~input_o ),
	.datab(\jump_addr[18]~input_o ),
	.datac(\branch_decision~input_o ),
	.datad(pc[18]),
	.cin(gnd),
	.combout(\pc~28_combout ),
	.cout());
// synopsys translate_off
defparam \pc~28 .lut_mask = 16'h0D08;
defparam \pc~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y37_N8
cycloneive_lcell_comb \pc~29 (
// Equation(s):
// \pc~29_combout  = (\pc~28_combout ) # ((\branch_addr[18]~input_o  & \branch_decision~input_o ))

	.dataa(\branch_addr[18]~input_o ),
	.datab(\branch_decision~input_o ),
	.datac(gnd),
	.datad(\pc~28_combout ),
	.cin(gnd),
	.combout(\pc~29_combout ),
	.cout());
// synopsys translate_off
defparam \pc~29 .lut_mask = 16'hFF88;
defparam \pc~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y40_N4
cycloneive_lcell_comb \Add0~36 (
// Equation(s):
// \Add0~36_combout  = (\pc~29_combout  & (\Add0~35  $ (GND))) # (!\pc~29_combout  & (!\Add0~35  & VCC))
// \Add0~37  = CARRY((\pc~29_combout  & !\Add0~35 ))

	.dataa(\pc~29_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~35 ),
	.combout(\Add0~36_combout ),
	.cout(\Add0~37 ));
// synopsys translate_off
defparam \Add0~36 .lut_mask = 16'hA50A;
defparam \Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X113_Y40_N5
dffeas \PC_out[18]~reg0 (
	.clk(\clock~input_o ),
	.d(\Add0~36_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_out[18]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_out[18]~reg0 .is_wysiwyg = "true";
defparam \PC_out[18]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y14_N8
cycloneive_io_ibuf \branch_addr[19]~input (
	.i(branch_addr[19]),
	.ibar(gnd),
	.o(\branch_addr[19]~input_o ));
// synopsys translate_off
defparam \branch_addr[19]~input .bus_hold = "false";
defparam \branch_addr[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y23_N8
cycloneive_io_ibuf \jump_addr[19]~input (
	.i(jump_addr[19]),
	.ibar(gnd),
	.o(\jump_addr[19]~input_o ));
// synopsys translate_off
defparam \jump_addr[19]~input .bus_hold = "false";
defparam \jump_addr[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X114_Y37_N16
cycloneive_lcell_comb \pc~75 (
// Equation(s):
// \pc~75_combout  = (!\reset~input_o  & \Add0~38_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset~input_o ),
	.datad(\Add0~38_combout ),
	.cin(gnd),
	.combout(\pc~75_combout ),
	.cout());
// synopsys translate_off
defparam \pc~75 .lut_mask = 16'h0F00;
defparam \pc~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y37_N17
dffeas \pc[19] (
	.clk(\clock~input_o ),
	.d(\pc~75_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc[19]),
	.prn(vcc));
// synopsys translate_off
defparam \pc[19] .is_wysiwyg = "true";
defparam \pc[19] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y37_N2
cycloneive_lcell_comb \pc~30 (
// Equation(s):
// \pc~30_combout  = (!\branch_decision~input_o  & ((\jump_decision~input_o  & (\jump_addr[19]~input_o )) # (!\jump_decision~input_o  & ((pc[19])))))

	.dataa(\jump_addr[19]~input_o ),
	.datab(\branch_decision~input_o ),
	.datac(\jump_decision~input_o ),
	.datad(pc[19]),
	.cin(gnd),
	.combout(\pc~30_combout ),
	.cout());
// synopsys translate_off
defparam \pc~30 .lut_mask = 16'h2320;
defparam \pc~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y37_N12
cycloneive_lcell_comb \pc~31 (
// Equation(s):
// \pc~31_combout  = (\pc~30_combout ) # ((\branch_addr[19]~input_o  & \branch_decision~input_o ))

	.dataa(\branch_addr[19]~input_o ),
	.datab(\branch_decision~input_o ),
	.datac(gnd),
	.datad(\pc~30_combout ),
	.cin(gnd),
	.combout(\pc~31_combout ),
	.cout());
// synopsys translate_off
defparam \pc~31 .lut_mask = 16'hFF88;
defparam \pc~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y40_N6
cycloneive_lcell_comb \Add0~38 (
// Equation(s):
// \Add0~38_combout  = (\pc~31_combout  & (!\Add0~37 )) # (!\pc~31_combout  & ((\Add0~37 ) # (GND)))
// \Add0~39  = CARRY((!\Add0~37 ) # (!\pc~31_combout ))

	.dataa(gnd),
	.datab(\pc~31_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~37 ),
	.combout(\Add0~38_combout ),
	.cout(\Add0~39 ));
// synopsys translate_off
defparam \Add0~38 .lut_mask = 16'h3C3F;
defparam \Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X113_Y40_N7
dffeas \PC_out[19]~reg0 (
	.clk(\clock~input_o ),
	.d(\Add0~38_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_out[19]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_out[19]~reg0 .is_wysiwyg = "true";
defparam \PC_out[19]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X113_Y0_N8
cycloneive_io_ibuf \branch_addr[20]~input (
	.i(branch_addr[20]),
	.ibar(gnd),
	.o(\branch_addr[20]~input_o ));
// synopsys translate_off
defparam \branch_addr[20]~input .bus_hold = "false";
defparam \branch_addr[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y5_N15
cycloneive_io_ibuf \jump_addr[20]~input (
	.i(jump_addr[20]),
	.ibar(gnd),
	.o(\jump_addr[20]~input_o ));
// synopsys translate_off
defparam \jump_addr[20]~input .bus_hold = "false";
defparam \jump_addr[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X114_Y37_N24
cycloneive_lcell_comb \pc~76 (
// Equation(s):
// \pc~76_combout  = (!\reset~input_o  & \Add0~40_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset~input_o ),
	.datad(\Add0~40_combout ),
	.cin(gnd),
	.combout(\pc~76_combout ),
	.cout());
// synopsys translate_off
defparam \pc~76 .lut_mask = 16'h0F00;
defparam \pc~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y37_N25
dffeas \pc[20] (
	.clk(\clock~input_o ),
	.d(\pc~76_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc[20]),
	.prn(vcc));
// synopsys translate_off
defparam \pc[20] .is_wysiwyg = "true";
defparam \pc[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y37_N18
cycloneive_lcell_comb \pc~32 (
// Equation(s):
// \pc~32_combout  = (!\branch_decision~input_o  & ((\jump_decision~input_o  & (\jump_addr[20]~input_o )) # (!\jump_decision~input_o  & ((pc[20])))))

	.dataa(\jump_decision~input_o ),
	.datab(\jump_addr[20]~input_o ),
	.datac(\branch_decision~input_o ),
	.datad(pc[20]),
	.cin(gnd),
	.combout(\pc~32_combout ),
	.cout());
// synopsys translate_off
defparam \pc~32 .lut_mask = 16'h0D08;
defparam \pc~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y37_N4
cycloneive_lcell_comb \pc~33 (
// Equation(s):
// \pc~33_combout  = (\pc~32_combout ) # ((\branch_addr[20]~input_o  & \branch_decision~input_o ))

	.dataa(\branch_addr[20]~input_o ),
	.datab(\branch_decision~input_o ),
	.datac(gnd),
	.datad(\pc~32_combout ),
	.cin(gnd),
	.combout(\pc~33_combout ),
	.cout());
// synopsys translate_off
defparam \pc~33 .lut_mask = 16'hFF88;
defparam \pc~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y40_N8
cycloneive_lcell_comb \Add0~40 (
// Equation(s):
// \Add0~40_combout  = (\pc~33_combout  & (\Add0~39  $ (GND))) # (!\pc~33_combout  & (!\Add0~39  & VCC))
// \Add0~41  = CARRY((\pc~33_combout  & !\Add0~39 ))

	.dataa(gnd),
	.datab(\pc~33_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~39 ),
	.combout(\Add0~40_combout ),
	.cout(\Add0~41 ));
// synopsys translate_off
defparam \Add0~40 .lut_mask = 16'hC30C;
defparam \Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X113_Y40_N9
dffeas \PC_out[20]~reg0 (
	.clk(\clock~input_o ),
	.d(\Add0~40_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_out[20]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_out[20]~reg0 .is_wysiwyg = "true";
defparam \PC_out[20]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X113_Y0_N1
cycloneive_io_ibuf \branch_addr[21]~input (
	.i(branch_addr[21]),
	.ibar(gnd),
	.o(\branch_addr[21]~input_o ));
// synopsys translate_off
defparam \branch_addr[21]~input .bus_hold = "false";
defparam \branch_addr[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X109_Y0_N1
cycloneive_io_ibuf \jump_addr[21]~input (
	.i(jump_addr[21]),
	.ibar(gnd),
	.o(\jump_addr[21]~input_o ));
// synopsys translate_off
defparam \jump_addr[21]~input .bus_hold = "false";
defparam \jump_addr[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X112_Y40_N18
cycloneive_lcell_comb \pc~77 (
// Equation(s):
// \pc~77_combout  = (\Add0~42_combout  & !\reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add0~42_combout ),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\pc~77_combout ),
	.cout());
// synopsys translate_off
defparam \pc~77 .lut_mask = 16'h00F0;
defparam \pc~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y40_N19
dffeas \pc[21] (
	.clk(\clock~input_o ),
	.d(\pc~77_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc[21]),
	.prn(vcc));
// synopsys translate_off
defparam \pc[21] .is_wysiwyg = "true";
defparam \pc[21] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y40_N28
cycloneive_lcell_comb \pc~34 (
// Equation(s):
// \pc~34_combout  = (!\branch_decision~input_o  & ((\jump_decision~input_o  & (\jump_addr[21]~input_o )) # (!\jump_decision~input_o  & ((pc[21])))))

	.dataa(\jump_addr[21]~input_o ),
	.datab(\jump_decision~input_o ),
	.datac(\branch_decision~input_o ),
	.datad(pc[21]),
	.cin(gnd),
	.combout(\pc~34_combout ),
	.cout());
// synopsys translate_off
defparam \pc~34 .lut_mask = 16'h0B08;
defparam \pc~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y40_N30
cycloneive_lcell_comb \pc~35 (
// Equation(s):
// \pc~35_combout  = (\pc~34_combout ) # ((\branch_addr[21]~input_o  & \branch_decision~input_o ))

	.dataa(gnd),
	.datab(\branch_addr[21]~input_o ),
	.datac(\branch_decision~input_o ),
	.datad(\pc~34_combout ),
	.cin(gnd),
	.combout(\pc~35_combout ),
	.cout());
// synopsys translate_off
defparam \pc~35 .lut_mask = 16'hFFC0;
defparam \pc~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y40_N10
cycloneive_lcell_comb \Add0~42 (
// Equation(s):
// \Add0~42_combout  = (\pc~35_combout  & (!\Add0~41 )) # (!\pc~35_combout  & ((\Add0~41 ) # (GND)))
// \Add0~43  = CARRY((!\Add0~41 ) # (!\pc~35_combout ))

	.dataa(gnd),
	.datab(\pc~35_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~41 ),
	.combout(\Add0~42_combout ),
	.cout(\Add0~43 ));
// synopsys translate_off
defparam \Add0~42 .lut_mask = 16'h3C3F;
defparam \Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X113_Y40_N11
dffeas \PC_out[21]~reg0 (
	.clk(\clock~input_o ),
	.d(\Add0~42_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_out[21]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_out[21]~reg0 .is_wysiwyg = "true";
defparam \PC_out[21]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y27_N8
cycloneive_io_ibuf \branch_addr[22]~input (
	.i(branch_addr[22]),
	.ibar(gnd),
	.o(\branch_addr[22]~input_o ));
// synopsys translate_off
defparam \branch_addr[22]~input .bus_hold = "false";
defparam \branch_addr[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X100_Y73_N15
cycloneive_io_ibuf \jump_addr[22]~input (
	.i(jump_addr[22]),
	.ibar(gnd),
	.o(\jump_addr[22]~input_o ));
// synopsys translate_off
defparam \jump_addr[22]~input .bus_hold = "false";
defparam \jump_addr[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X112_Y40_N20
cycloneive_lcell_comb \pc~78 (
// Equation(s):
// \pc~78_combout  = (\Add0~44_combout  & !\reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add0~44_combout ),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\pc~78_combout ),
	.cout());
// synopsys translate_off
defparam \pc~78 .lut_mask = 16'h00F0;
defparam \pc~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y40_N21
dffeas \pc[22] (
	.clk(\clock~input_o ),
	.d(\pc~78_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc[22]),
	.prn(vcc));
// synopsys translate_off
defparam \pc[22] .is_wysiwyg = "true";
defparam \pc[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y40_N2
cycloneive_lcell_comb \pc~36 (
// Equation(s):
// \pc~36_combout  = (!\branch_decision~input_o  & ((\jump_decision~input_o  & (\jump_addr[22]~input_o )) # (!\jump_decision~input_o  & ((pc[22])))))

	.dataa(\jump_addr[22]~input_o ),
	.datab(\jump_decision~input_o ),
	.datac(\branch_decision~input_o ),
	.datad(pc[22]),
	.cin(gnd),
	.combout(\pc~36_combout ),
	.cout());
// synopsys translate_off
defparam \pc~36 .lut_mask = 16'h0B08;
defparam \pc~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y40_N16
cycloneive_lcell_comb \pc~37 (
// Equation(s):
// \pc~37_combout  = (\pc~36_combout ) # ((\branch_addr[22]~input_o  & \branch_decision~input_o ))

	.dataa(gnd),
	.datab(\branch_addr[22]~input_o ),
	.datac(\branch_decision~input_o ),
	.datad(\pc~36_combout ),
	.cin(gnd),
	.combout(\pc~37_combout ),
	.cout());
// synopsys translate_off
defparam \pc~37 .lut_mask = 16'hFFC0;
defparam \pc~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y40_N12
cycloneive_lcell_comb \Add0~44 (
// Equation(s):
// \Add0~44_combout  = (\pc~37_combout  & (\Add0~43  $ (GND))) # (!\pc~37_combout  & (!\Add0~43  & VCC))
// \Add0~45  = CARRY((\pc~37_combout  & !\Add0~43 ))

	.dataa(\pc~37_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~43 ),
	.combout(\Add0~44_combout ),
	.cout(\Add0~45 ));
// synopsys translate_off
defparam \Add0~44 .lut_mask = 16'hA50A;
defparam \Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X113_Y40_N13
dffeas \PC_out[22]~reg0 (
	.clk(\clock~input_o ),
	.d(\Add0~44_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_out[22]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_out[22]~reg0 .is_wysiwyg = "true";
defparam \PC_out[22]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X100_Y0_N15
cycloneive_io_ibuf \branch_addr[23]~input (
	.i(branch_addr[23]),
	.ibar(gnd),
	.o(\branch_addr[23]~input_o ));
// synopsys translate_off
defparam \branch_addr[23]~input .bus_hold = "false";
defparam \branch_addr[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X109_Y0_N8
cycloneive_io_ibuf \jump_addr[23]~input (
	.i(jump_addr[23]),
	.ibar(gnd),
	.o(\jump_addr[23]~input_o ));
// synopsys translate_off
defparam \jump_addr[23]~input .bus_hold = "false";
defparam \jump_addr[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X112_Y40_N26
cycloneive_lcell_comb \pc~79 (
// Equation(s):
// \pc~79_combout  = (\Add0~46_combout  & !\reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add0~46_combout ),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\pc~79_combout ),
	.cout());
// synopsys translate_off
defparam \pc~79 .lut_mask = 16'h00F0;
defparam \pc~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y40_N27
dffeas \pc[23] (
	.clk(\clock~input_o ),
	.d(\pc~79_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc[23]),
	.prn(vcc));
// synopsys translate_off
defparam \pc[23] .is_wysiwyg = "true";
defparam \pc[23] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y40_N12
cycloneive_lcell_comb \pc~38 (
// Equation(s):
// \pc~38_combout  = (!\branch_decision~input_o  & ((\jump_decision~input_o  & (\jump_addr[23]~input_o )) # (!\jump_decision~input_o  & ((pc[23])))))

	.dataa(\jump_addr[23]~input_o ),
	.datab(\branch_decision~input_o ),
	.datac(pc[23]),
	.datad(\jump_decision~input_o ),
	.cin(gnd),
	.combout(\pc~38_combout ),
	.cout());
// synopsys translate_off
defparam \pc~38 .lut_mask = 16'h2230;
defparam \pc~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y40_N14
cycloneive_lcell_comb \pc~39 (
// Equation(s):
// \pc~39_combout  = (\pc~38_combout ) # ((\branch_addr[23]~input_o  & \branch_decision~input_o ))

	.dataa(gnd),
	.datab(\branch_addr[23]~input_o ),
	.datac(\branch_decision~input_o ),
	.datad(\pc~38_combout ),
	.cin(gnd),
	.combout(\pc~39_combout ),
	.cout());
// synopsys translate_off
defparam \pc~39 .lut_mask = 16'hFFC0;
defparam \pc~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y40_N14
cycloneive_lcell_comb \Add0~46 (
// Equation(s):
// \Add0~46_combout  = (\pc~39_combout  & (!\Add0~45 )) # (!\pc~39_combout  & ((\Add0~45 ) # (GND)))
// \Add0~47  = CARRY((!\Add0~45 ) # (!\pc~39_combout ))

	.dataa(\pc~39_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~45 ),
	.combout(\Add0~46_combout ),
	.cout(\Add0~47 ));
// synopsys translate_off
defparam \Add0~46 .lut_mask = 16'h5A5F;
defparam \Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X113_Y40_N15
dffeas \PC_out[23]~reg0 (
	.clk(\clock~input_o ),
	.d(\Add0~46_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_out[23]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_out[23]~reg0 .is_wysiwyg = "true";
defparam \PC_out[23]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y8_N22
cycloneive_io_ibuf \branch_addr[24]~input (
	.i(branch_addr[24]),
	.ibar(gnd),
	.o(\branch_addr[24]~input_o ));
// synopsys translate_off
defparam \branch_addr[24]~input .bus_hold = "false";
defparam \branch_addr[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y60_N15
cycloneive_io_ibuf \jump_addr[24]~input (
	.i(jump_addr[24]),
	.ibar(gnd),
	.o(\jump_addr[24]~input_o ));
// synopsys translate_off
defparam \jump_addr[24]~input .bus_hold = "false";
defparam \jump_addr[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X114_Y40_N4
cycloneive_lcell_comb \pc~80 (
// Equation(s):
// \pc~80_combout  = (\Add0~48_combout  & !\reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\Add0~48_combout ),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\pc~80_combout ),
	.cout());
// synopsys translate_off
defparam \pc~80 .lut_mask = 16'h00F0;
defparam \pc~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y40_N5
dffeas \pc[24] (
	.clk(\clock~input_o ),
	.d(\pc~80_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc[24]),
	.prn(vcc));
// synopsys translate_off
defparam \pc[24] .is_wysiwyg = "true";
defparam \pc[24] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y40_N2
cycloneive_lcell_comb \pc~40 (
// Equation(s):
// \pc~40_combout  = (!\branch_decision~input_o  & ((\jump_decision~input_o  & (\jump_addr[24]~input_o )) # (!\jump_decision~input_o  & ((pc[24])))))

	.dataa(\jump_addr[24]~input_o ),
	.datab(\branch_decision~input_o ),
	.datac(pc[24]),
	.datad(\jump_decision~input_o ),
	.cin(gnd),
	.combout(\pc~40_combout ),
	.cout());
// synopsys translate_off
defparam \pc~40 .lut_mask = 16'h2230;
defparam \pc~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y40_N20
cycloneive_lcell_comb \pc~41 (
// Equation(s):
// \pc~41_combout  = (\pc~40_combout ) # ((\branch_addr[24]~input_o  & \branch_decision~input_o ))

	.dataa(\branch_addr[24]~input_o ),
	.datab(\branch_decision~input_o ),
	.datac(gnd),
	.datad(\pc~40_combout ),
	.cin(gnd),
	.combout(\pc~41_combout ),
	.cout());
// synopsys translate_off
defparam \pc~41 .lut_mask = 16'hFF88;
defparam \pc~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y40_N16
cycloneive_lcell_comb \Add0~48 (
// Equation(s):
// \Add0~48_combout  = (\pc~41_combout  & (\Add0~47  $ (GND))) # (!\pc~41_combout  & (!\Add0~47  & VCC))
// \Add0~49  = CARRY((\pc~41_combout  & !\Add0~47 ))

	.dataa(\pc~41_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~47 ),
	.combout(\Add0~48_combout ),
	.cout(\Add0~49 ));
// synopsys translate_off
defparam \Add0~48 .lut_mask = 16'hA50A;
defparam \Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X113_Y40_N17
dffeas \PC_out[24]~reg0 (
	.clk(\clock~input_o ),
	.d(\Add0~48_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_out[24]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_out[24]~reg0 .is_wysiwyg = "true";
defparam \PC_out[24]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y58_N22
cycloneive_io_ibuf \branch_addr[25]~input (
	.i(branch_addr[25]),
	.ibar(gnd),
	.o(\branch_addr[25]~input_o ));
// synopsys translate_off
defparam \branch_addr[25]~input .bus_hold = "false";
defparam \branch_addr[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X114_Y40_N12
cycloneive_lcell_comb \pc~81 (
// Equation(s):
// \pc~81_combout  = (!\reset~input_o  & \Add0~50_combout )

	.dataa(gnd),
	.datab(\reset~input_o ),
	.datac(gnd),
	.datad(\Add0~50_combout ),
	.cin(gnd),
	.combout(\pc~81_combout ),
	.cout());
// synopsys translate_off
defparam \pc~81 .lut_mask = 16'h3300;
defparam \pc~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y40_N13
dffeas \pc[25] (
	.clk(\clock~input_o ),
	.d(\pc~81_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc[25]),
	.prn(vcc));
// synopsys translate_off
defparam \pc[25] .is_wysiwyg = "true";
defparam \pc[25] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y52_N8
cycloneive_io_ibuf \jump_addr[25]~input (
	.i(jump_addr[25]),
	.ibar(gnd),
	.o(\jump_addr[25]~input_o ));
// synopsys translate_off
defparam \jump_addr[25]~input .bus_hold = "false";
defparam \jump_addr[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X114_Y40_N18
cycloneive_lcell_comb \pc~42 (
// Equation(s):
// \pc~42_combout  = (!\branch_decision~input_o  & ((\jump_decision~input_o  & ((\jump_addr[25]~input_o ))) # (!\jump_decision~input_o  & (pc[25]))))

	.dataa(pc[25]),
	.datab(\branch_decision~input_o ),
	.datac(\jump_addr[25]~input_o ),
	.datad(\jump_decision~input_o ),
	.cin(gnd),
	.combout(\pc~42_combout ),
	.cout());
// synopsys translate_off
defparam \pc~42 .lut_mask = 16'h3022;
defparam \pc~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y40_N14
cycloneive_lcell_comb \pc~43 (
// Equation(s):
// \pc~43_combout  = (\pc~42_combout ) # ((\branch_addr[25]~input_o  & \branch_decision~input_o ))

	.dataa(\branch_addr[25]~input_o ),
	.datab(\branch_decision~input_o ),
	.datac(gnd),
	.datad(\pc~42_combout ),
	.cin(gnd),
	.combout(\pc~43_combout ),
	.cout());
// synopsys translate_off
defparam \pc~43 .lut_mask = 16'hFF88;
defparam \pc~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y40_N18
cycloneive_lcell_comb \Add0~50 (
// Equation(s):
// \Add0~50_combout  = (\pc~43_combout  & (!\Add0~49 )) # (!\pc~43_combout  & ((\Add0~49 ) # (GND)))
// \Add0~51  = CARRY((!\Add0~49 ) # (!\pc~43_combout ))

	.dataa(gnd),
	.datab(\pc~43_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~49 ),
	.combout(\Add0~50_combout ),
	.cout(\Add0~51 ));
// synopsys translate_off
defparam \Add0~50 .lut_mask = 16'h3C3F;
defparam \Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X113_Y40_N19
dffeas \PC_out[25]~reg0 (
	.clk(\clock~input_o ),
	.d(\Add0~50_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_out[25]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_out[25]~reg0 .is_wysiwyg = "true";
defparam \PC_out[25]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y68_N22
cycloneive_io_ibuf \jump_addr[26]~input (
	.i(jump_addr[26]),
	.ibar(gnd),
	.o(\jump_addr[26]~input_o ));
// synopsys translate_off
defparam \jump_addr[26]~input .bus_hold = "false";
defparam \jump_addr[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X114_Y40_N0
cycloneive_lcell_comb \pc~82 (
// Equation(s):
// \pc~82_combout  = (!\reset~input_o  & \Add0~52_combout )

	.dataa(gnd),
	.datab(\reset~input_o ),
	.datac(gnd),
	.datad(\Add0~52_combout ),
	.cin(gnd),
	.combout(\pc~82_combout ),
	.cout());
// synopsys translate_off
defparam \pc~82 .lut_mask = 16'h3300;
defparam \pc~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y40_N1
dffeas \pc[26] (
	.clk(\clock~input_o ),
	.d(\pc~82_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc[26]),
	.prn(vcc));
// synopsys translate_off
defparam \pc[26] .is_wysiwyg = "true";
defparam \pc[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y40_N22
cycloneive_lcell_comb \pc~44 (
// Equation(s):
// \pc~44_combout  = (!\branch_decision~input_o  & ((\jump_decision~input_o  & (\jump_addr[26]~input_o )) # (!\jump_decision~input_o  & ((pc[26])))))

	.dataa(\jump_decision~input_o ),
	.datab(\jump_addr[26]~input_o ),
	.datac(\branch_decision~input_o ),
	.datad(pc[26]),
	.cin(gnd),
	.combout(\pc~44_combout ),
	.cout());
// synopsys translate_off
defparam \pc~44 .lut_mask = 16'h0D08;
defparam \pc~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y56_N22
cycloneive_io_ibuf \branch_addr[26]~input (
	.i(branch_addr[26]),
	.ibar(gnd),
	.o(\branch_addr[26]~input_o ));
// synopsys translate_off
defparam \branch_addr[26]~input .bus_hold = "false";
defparam \branch_addr[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X114_Y40_N10
cycloneive_lcell_comb \pc~45 (
// Equation(s):
// \pc~45_combout  = (\pc~44_combout ) # ((\branch_decision~input_o  & \branch_addr[26]~input_o ))

	.dataa(\pc~44_combout ),
	.datab(\branch_decision~input_o ),
	.datac(gnd),
	.datad(\branch_addr[26]~input_o ),
	.cin(gnd),
	.combout(\pc~45_combout ),
	.cout());
// synopsys translate_off
defparam \pc~45 .lut_mask = 16'hEEAA;
defparam \pc~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y40_N20
cycloneive_lcell_comb \Add0~52 (
// Equation(s):
// \Add0~52_combout  = (\pc~45_combout  & (\Add0~51  $ (GND))) # (!\pc~45_combout  & (!\Add0~51  & VCC))
// \Add0~53  = CARRY((\pc~45_combout  & !\Add0~51 ))

	.dataa(gnd),
	.datab(\pc~45_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~51 ),
	.combout(\Add0~52_combout ),
	.cout(\Add0~53 ));
// synopsys translate_off
defparam \Add0~52 .lut_mask = 16'hC30C;
defparam \Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X113_Y40_N21
dffeas \PC_out[26]~reg0 (
	.clk(\clock~input_o ),
	.d(\Add0~52_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_out[26]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_out[26]~reg0 .is_wysiwyg = "true";
defparam \PC_out[26]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y8_N15
cycloneive_io_ibuf \branch_addr[27]~input (
	.i(branch_addr[27]),
	.ibar(gnd),
	.o(\branch_addr[27]~input_o ));
// synopsys translate_off
defparam \branch_addr[27]~input .bus_hold = "false";
defparam \branch_addr[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y47_N15
cycloneive_io_ibuf \jump_addr[27]~input (
	.i(jump_addr[27]),
	.ibar(gnd),
	.o(\jump_addr[27]~input_o ));
// synopsys translate_off
defparam \jump_addr[27]~input .bus_hold = "false";
defparam \jump_addr[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X114_Y40_N24
cycloneive_lcell_comb \pc~83 (
// Equation(s):
// \pc~83_combout  = (!\reset~input_o  & \Add0~54_combout )

	.dataa(gnd),
	.datab(\reset~input_o ),
	.datac(gnd),
	.datad(\Add0~54_combout ),
	.cin(gnd),
	.combout(\pc~83_combout ),
	.cout());
// synopsys translate_off
defparam \pc~83 .lut_mask = 16'h3300;
defparam \pc~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y40_N25
dffeas \pc[27] (
	.clk(\clock~input_o ),
	.d(\pc~83_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc[27]),
	.prn(vcc));
// synopsys translate_off
defparam \pc[27] .is_wysiwyg = "true";
defparam \pc[27] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y40_N6
cycloneive_lcell_comb \pc~46 (
// Equation(s):
// \pc~46_combout  = (!\branch_decision~input_o  & ((\jump_decision~input_o  & (\jump_addr[27]~input_o )) # (!\jump_decision~input_o  & ((pc[27])))))

	.dataa(\jump_decision~input_o ),
	.datab(\jump_addr[27]~input_o ),
	.datac(\branch_decision~input_o ),
	.datad(pc[27]),
	.cin(gnd),
	.combout(\pc~46_combout ),
	.cout());
// synopsys translate_off
defparam \pc~46 .lut_mask = 16'h0D08;
defparam \pc~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y40_N8
cycloneive_lcell_comb \pc~47 (
// Equation(s):
// \pc~47_combout  = (\pc~46_combout ) # ((\branch_addr[27]~input_o  & \branch_decision~input_o ))

	.dataa(\branch_addr[27]~input_o ),
	.datab(\branch_decision~input_o ),
	.datac(gnd),
	.datad(\pc~46_combout ),
	.cin(gnd),
	.combout(\pc~47_combout ),
	.cout());
// synopsys translate_off
defparam \pc~47 .lut_mask = 16'hFF88;
defparam \pc~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y40_N22
cycloneive_lcell_comb \Add0~54 (
// Equation(s):
// \Add0~54_combout  = (\pc~47_combout  & (!\Add0~53 )) # (!\pc~47_combout  & ((\Add0~53 ) # (GND)))
// \Add0~55  = CARRY((!\Add0~53 ) # (!\pc~47_combout ))

	.dataa(gnd),
	.datab(\pc~47_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~53 ),
	.combout(\Add0~54_combout ),
	.cout(\Add0~55 ));
// synopsys translate_off
defparam \Add0~54 .lut_mask = 16'h3C3F;
defparam \Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X113_Y40_N23
dffeas \PC_out[27]~reg0 (
	.clk(\clock~input_o ),
	.d(\Add0~54_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_out[27]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_out[27]~reg0 .is_wysiwyg = "true";
defparam \PC_out[27]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X96_Y73_N22
cycloneive_io_ibuf \branch_addr[28]~input (
	.i(branch_addr[28]),
	.ibar(gnd),
	.o(\branch_addr[28]~input_o ));
// synopsys translate_off
defparam \branch_addr[28]~input .bus_hold = "false";
defparam \branch_addr[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X107_Y0_N1
cycloneive_io_ibuf \jump_addr[28]~input (
	.i(jump_addr[28]),
	.ibar(gnd),
	.o(\jump_addr[28]~input_o ));
// synopsys translate_off
defparam \jump_addr[28]~input .bus_hold = "false";
defparam \jump_addr[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X112_Y40_N24
cycloneive_lcell_comb \pc~84 (
// Equation(s):
// \pc~84_combout  = (!\reset~input_o  & \Add0~56_combout )

	.dataa(\reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\Add0~56_combout ),
	.cin(gnd),
	.combout(\pc~84_combout ),
	.cout());
// synopsys translate_off
defparam \pc~84 .lut_mask = 16'h5500;
defparam \pc~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y40_N25
dffeas \pc[28] (
	.clk(\clock~input_o ),
	.d(\pc~84_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc[28]),
	.prn(vcc));
// synopsys translate_off
defparam \pc[28] .is_wysiwyg = "true";
defparam \pc[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y40_N10
cycloneive_lcell_comb \pc~48 (
// Equation(s):
// \pc~48_combout  = (!\branch_decision~input_o  & ((\jump_decision~input_o  & (\jump_addr[28]~input_o )) # (!\jump_decision~input_o  & ((pc[28])))))

	.dataa(\jump_addr[28]~input_o ),
	.datab(\jump_decision~input_o ),
	.datac(\branch_decision~input_o ),
	.datad(pc[28]),
	.cin(gnd),
	.combout(\pc~48_combout ),
	.cout());
// synopsys translate_off
defparam \pc~48 .lut_mask = 16'h0B08;
defparam \pc~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X112_Y40_N8
cycloneive_lcell_comb \pc~49 (
// Equation(s):
// \pc~49_combout  = (\pc~48_combout ) # ((\branch_addr[28]~input_o  & \branch_decision~input_o ))

	.dataa(\branch_addr[28]~input_o ),
	.datab(gnd),
	.datac(\branch_decision~input_o ),
	.datad(\pc~48_combout ),
	.cin(gnd),
	.combout(\pc~49_combout ),
	.cout());
// synopsys translate_off
defparam \pc~49 .lut_mask = 16'hFFA0;
defparam \pc~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y40_N24
cycloneive_lcell_comb \Add0~56 (
// Equation(s):
// \Add0~56_combout  = (\pc~49_combout  & (\Add0~55  $ (GND))) # (!\pc~49_combout  & (!\Add0~55  & VCC))
// \Add0~57  = CARRY((\pc~49_combout  & !\Add0~55 ))

	.dataa(\pc~49_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~55 ),
	.combout(\Add0~56_combout ),
	.cout(\Add0~57 ));
// synopsys translate_off
defparam \Add0~56 .lut_mask = 16'hA50A;
defparam \Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X113_Y40_N25
dffeas \PC_out[28]~reg0 (
	.clk(\clock~input_o ),
	.d(\Add0~56_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_out[28]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_out[28]~reg0 .is_wysiwyg = "true";
defparam \PC_out[28]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y46_N1
cycloneive_io_ibuf \branch_addr[29]~input (
	.i(branch_addr[29]),
	.ibar(gnd),
	.o(\branch_addr[29]~input_o ));
// synopsys translate_off
defparam \branch_addr[29]~input .bus_hold = "false";
defparam \branch_addr[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y66_N22
cycloneive_io_ibuf \jump_addr[29]~input (
	.i(jump_addr[29]),
	.ibar(gnd),
	.o(\jump_addr[29]~input_o ));
// synopsys translate_off
defparam \jump_addr[29]~input .bus_hold = "false";
defparam \jump_addr[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X114_Y42_N28
cycloneive_lcell_comb \pc~85 (
// Equation(s):
// \pc~85_combout  = (!\reset~input_o  & \Add0~58_combout )

	.dataa(\reset~input_o ),
	.datab(gnd),
	.datac(\Add0~58_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\pc~85_combout ),
	.cout());
// synopsys translate_off
defparam \pc~85 .lut_mask = 16'h5050;
defparam \pc~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y42_N29
dffeas \pc[29] (
	.clk(\clock~input_o ),
	.d(\pc~85_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc[29]),
	.prn(vcc));
// synopsys translate_off
defparam \pc[29] .is_wysiwyg = "true";
defparam \pc[29] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y42_N18
cycloneive_lcell_comb \pc~50 (
// Equation(s):
// \pc~50_combout  = (!\branch_decision~input_o  & ((\jump_decision~input_o  & (\jump_addr[29]~input_o )) # (!\jump_decision~input_o  & ((pc[29])))))

	.dataa(\jump_decision~input_o ),
	.datab(\branch_decision~input_o ),
	.datac(\jump_addr[29]~input_o ),
	.datad(pc[29]),
	.cin(gnd),
	.combout(\pc~50_combout ),
	.cout());
// synopsys translate_off
defparam \pc~50 .lut_mask = 16'h3120;
defparam \pc~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y42_N20
cycloneive_lcell_comb \pc~51 (
// Equation(s):
// \pc~51_combout  = (\pc~50_combout ) # ((\branch_decision~input_o  & \branch_addr[29]~input_o ))

	.dataa(gnd),
	.datab(\branch_decision~input_o ),
	.datac(\branch_addr[29]~input_o ),
	.datad(\pc~50_combout ),
	.cin(gnd),
	.combout(\pc~51_combout ),
	.cout());
// synopsys translate_off
defparam \pc~51 .lut_mask = 16'hFFC0;
defparam \pc~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y40_N26
cycloneive_lcell_comb \Add0~58 (
// Equation(s):
// \Add0~58_combout  = (\pc~51_combout  & (!\Add0~57 )) # (!\pc~51_combout  & ((\Add0~57 ) # (GND)))
// \Add0~59  = CARRY((!\Add0~57 ) # (!\pc~51_combout ))

	.dataa(\pc~51_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~57 ),
	.combout(\Add0~58_combout ),
	.cout(\Add0~59 ));
// synopsys translate_off
defparam \Add0~58 .lut_mask = 16'h5A5F;
defparam \Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X113_Y40_N27
dffeas \PC_out[29]~reg0 (
	.clk(\clock~input_o ),
	.d(\Add0~58_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_out[29]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_out[29]~reg0 .is_wysiwyg = "true";
defparam \PC_out[29]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X100_Y73_N22
cycloneive_io_ibuf \jump_addr[30]~input (
	.i(jump_addr[30]),
	.ibar(gnd),
	.o(\jump_addr[30]~input_o ));
// synopsys translate_off
defparam \jump_addr[30]~input .bus_hold = "false";
defparam \jump_addr[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X112_Y41_N28
cycloneive_lcell_comb \pc~86 (
// Equation(s):
// \pc~86_combout  = (!\reset~input_o  & \Add0~60_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset~input_o ),
	.datad(\Add0~60_combout ),
	.cin(gnd),
	.combout(\pc~86_combout ),
	.cout());
// synopsys translate_off
defparam \pc~86 .lut_mask = 16'h0F00;
defparam \pc~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X112_Y41_N29
dffeas \pc[30] (
	.clk(\clock~input_o ),
	.d(\pc~86_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc[30]),
	.prn(vcc));
// synopsys translate_off
defparam \pc[30] .is_wysiwyg = "true";
defparam \pc[30] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X112_Y41_N26
cycloneive_lcell_comb \pc~52 (
// Equation(s):
// \pc~52_combout  = (!\branch_decision~input_o  & ((\jump_decision~input_o  & (\jump_addr[30]~input_o )) # (!\jump_decision~input_o  & ((pc[30])))))

	.dataa(\jump_addr[30]~input_o ),
	.datab(\jump_decision~input_o ),
	.datac(\branch_decision~input_o ),
	.datad(pc[30]),
	.cin(gnd),
	.combout(\pc~52_combout ),
	.cout());
// synopsys translate_off
defparam \pc~52 .lut_mask = 16'h0B08;
defparam \pc~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X115_Y41_N8
cycloneive_io_ibuf \branch_addr[30]~input (
	.i(branch_addr[30]),
	.ibar(gnd),
	.o(\branch_addr[30]~input_o ));
// synopsys translate_off
defparam \branch_addr[30]~input .bus_hold = "false";
defparam \branch_addr[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X112_Y41_N4
cycloneive_lcell_comb \pc~53 (
// Equation(s):
// \pc~53_combout  = (\pc~52_combout ) # ((\branch_decision~input_o  & \branch_addr[30]~input_o ))

	.dataa(gnd),
	.datab(\branch_decision~input_o ),
	.datac(\pc~52_combout ),
	.datad(\branch_addr[30]~input_o ),
	.cin(gnd),
	.combout(\pc~53_combout ),
	.cout());
// synopsys translate_off
defparam \pc~53 .lut_mask = 16'hFCF0;
defparam \pc~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y40_N28
cycloneive_lcell_comb \Add0~60 (
// Equation(s):
// \Add0~60_combout  = (\pc~53_combout  & (\Add0~59  $ (GND))) # (!\pc~53_combout  & (!\Add0~59  & VCC))
// \Add0~61  = CARRY((\pc~53_combout  & !\Add0~59 ))

	.dataa(gnd),
	.datab(\pc~53_combout ),
	.datac(gnd),
	.datad(vcc),
	.cin(\Add0~59 ),
	.combout(\Add0~60_combout ),
	.cout(\Add0~61 ));
// synopsys translate_off
defparam \Add0~60 .lut_mask = 16'hC30C;
defparam \Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X113_Y40_N29
dffeas \PC_out[30]~reg0 (
	.clk(\clock~input_o ),
	.d(\Add0~60_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_out[30]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_out[30]~reg0 .is_wysiwyg = "true";
defparam \PC_out[30]~reg0 .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X115_Y18_N8
cycloneive_io_ibuf \branch_addr[31]~input (
	.i(branch_addr[31]),
	.ibar(gnd),
	.o(\branch_addr[31]~input_o ));
// synopsys translate_off
defparam \branch_addr[31]~input .bus_hold = "false";
defparam \branch_addr[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X115_Y22_N22
cycloneive_io_ibuf \jump_addr[31]~input (
	.i(jump_addr[31]),
	.ibar(gnd),
	.o(\jump_addr[31]~input_o ));
// synopsys translate_off
defparam \jump_addr[31]~input .bus_hold = "false";
defparam \jump_addr[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X114_Y38_N18
cycloneive_lcell_comb \pc~87 (
// Equation(s):
// \pc~87_combout  = (!\reset~input_o  & \Add0~62_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset~input_o ),
	.datad(\Add0~62_combout ),
	.cin(gnd),
	.combout(\pc~87_combout ),
	.cout());
// synopsys translate_off
defparam \pc~87 .lut_mask = 16'h0F00;
defparam \pc~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y38_N19
dffeas \pc[31] (
	.clk(\clock~input_o ),
	.d(\pc~87_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(pc[31]),
	.prn(vcc));
// synopsys translate_off
defparam \pc[31] .is_wysiwyg = "true";
defparam \pc[31] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y38_N0
cycloneive_lcell_comb \pc~54 (
// Equation(s):
// \pc~54_combout  = (!\branch_decision~input_o  & ((\jump_decision~input_o  & (\jump_addr[31]~input_o )) # (!\jump_decision~input_o  & ((pc[31])))))

	.dataa(\branch_decision~input_o ),
	.datab(\jump_decision~input_o ),
	.datac(\jump_addr[31]~input_o ),
	.datad(pc[31]),
	.cin(gnd),
	.combout(\pc~54_combout ),
	.cout());
// synopsys translate_off
defparam \pc~54 .lut_mask = 16'h5140;
defparam \pc~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y38_N26
cycloneive_lcell_comb \pc~55 (
// Equation(s):
// \pc~55_combout  = (\pc~54_combout ) # ((\branch_decision~input_o  & \branch_addr[31]~input_o ))

	.dataa(\branch_decision~input_o ),
	.datab(gnd),
	.datac(\branch_addr[31]~input_o ),
	.datad(\pc~54_combout ),
	.cin(gnd),
	.combout(\pc~55_combout ),
	.cout());
// synopsys translate_off
defparam \pc~55 .lut_mask = 16'hFFA0;
defparam \pc~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y40_N30
cycloneive_lcell_comb \Add0~62 (
// Equation(s):
// \Add0~62_combout  = \Add0~61  $ (\pc~55_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\pc~55_combout ),
	.cin(\Add0~61 ),
	.combout(\Add0~62_combout ),
	.cout());
// synopsys translate_off
defparam \Add0~62 .lut_mask = 16'h0FF0;
defparam \Add0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X113_Y40_N31
dffeas \PC_out[31]~reg0 (
	.clk(\clock~input_o ),
	.d(\Add0~62_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_out[31]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_out[31]~reg0 .is_wysiwyg = "true";
defparam \PC_out[31]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y39_N0
cycloneive_lcell_comb \mem~512 (
// Equation(s):
// \mem~512_combout  = (!\mem.raddr_b[3]~7_combout  & (!\mem.raddr_b[1]~3_combout  & (\mem.raddr_b[0]~1_combout  $ (\mem.raddr_b[2]~5_combout ))))

	.dataa(\mem.raddr_b[3]~7_combout ),
	.datab(\mem.raddr_b[1]~3_combout ),
	.datac(\mem.raddr_b[0]~1_combout ),
	.datad(\mem.raddr_b[2]~5_combout ),
	.cin(gnd),
	.combout(\mem~512_combout ),
	.cout());
// synopsys translate_off
defparam \mem~512 .lut_mask = 16'h0110;
defparam \mem~512 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y39_N16
cycloneive_lcell_comb \instruction~0 (
// Equation(s):
// \instruction~0_combout  = (\mem~512_combout  & !\reset~input_o )

	.dataa(\mem~512_combout ),
	.datab(gnd),
	.datac(\reset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\instruction~0_combout ),
	.cout());
// synopsys translate_off
defparam \instruction~0 .lut_mask = 16'h0A0A;
defparam \instruction~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y39_N17
dffeas \instruction[0]~reg0 (
	.clk(\clock~input_o ),
	.d(\instruction~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instruction[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instruction[0]~reg0 .is_wysiwyg = "true";
defparam \instruction[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y39_N2
cycloneive_lcell_comb \mem~513 (
// Equation(s):
// \mem~513_combout  = (!\mem.raddr_b[3]~7_combout  & ((\mem.raddr_b[0]~1_combout  & ((\mem.raddr_b[2]~5_combout ))) # (!\mem.raddr_b[0]~1_combout  & (\mem.raddr_b[1]~3_combout  & !\mem.raddr_b[2]~5_combout ))))

	.dataa(\mem.raddr_b[3]~7_combout ),
	.datab(\mem.raddr_b[1]~3_combout ),
	.datac(\mem.raddr_b[0]~1_combout ),
	.datad(\mem.raddr_b[2]~5_combout ),
	.cin(gnd),
	.combout(\mem~513_combout ),
	.cout());
// synopsys translate_off
defparam \mem~513 .lut_mask = 16'h5004;
defparam \mem~513 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y39_N14
cycloneive_lcell_comb \instruction~1 (
// Equation(s):
// \instruction~1_combout  = (!\reset~input_o  & \mem~513_combout )

	.dataa(gnd),
	.datab(\reset~input_o ),
	.datac(gnd),
	.datad(\mem~513_combout ),
	.cin(gnd),
	.combout(\instruction~1_combout ),
	.cout());
// synopsys translate_off
defparam \instruction~1 .lut_mask = 16'h3300;
defparam \instruction~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y39_N15
dffeas \instruction[1]~reg0 (
	.clk(\clock~input_o ),
	.d(\instruction~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instruction[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instruction[1]~reg0 .is_wysiwyg = "true";
defparam \instruction[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y39_N28
cycloneive_lcell_comb \mem~514 (
// Equation(s):
// \mem~514_combout  = (\mem.raddr_b[3]~7_combout  & (!\mem.raddr_b[1]~3_combout  & (!\mem.raddr_b[0]~1_combout  & !\mem.raddr_b[2]~5_combout )))

	.dataa(\mem.raddr_b[3]~7_combout ),
	.datab(\mem.raddr_b[1]~3_combout ),
	.datac(\mem.raddr_b[0]~1_combout ),
	.datad(\mem.raddr_b[2]~5_combout ),
	.cin(gnd),
	.combout(\mem~514_combout ),
	.cout());
// synopsys translate_off
defparam \mem~514 .lut_mask = 16'h0002;
defparam \mem~514 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y39_N20
cycloneive_lcell_comb \instruction~2 (
// Equation(s):
// \instruction~2_combout  = (!\reset~input_o  & \mem~514_combout )

	.dataa(gnd),
	.datab(\reset~input_o ),
	.datac(\mem~514_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\instruction~2_combout ),
	.cout());
// synopsys translate_off
defparam \instruction~2 .lut_mask = 16'h3030;
defparam \instruction~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y39_N21
dffeas \instruction[2]~reg0 (
	.clk(\clock~input_o ),
	.d(\instruction~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instruction[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instruction[2]~reg0 .is_wysiwyg = "true";
defparam \instruction[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y38_N8
cycloneive_lcell_comb \mem~515 (
// Equation(s):
// \mem~515_combout  = (\mem.raddr_b[1]~3_combout  & (\mem.raddr_b[0]~1_combout  & (\mem.raddr_b[2]~5_combout  & !\mem.raddr_b[3]~7_combout )))

	.dataa(\mem.raddr_b[1]~3_combout ),
	.datab(\mem.raddr_b[0]~1_combout ),
	.datac(\mem.raddr_b[2]~5_combout ),
	.datad(\mem.raddr_b[3]~7_combout ),
	.cin(gnd),
	.combout(\mem~515_combout ),
	.cout());
// synopsys translate_off
defparam \mem~515 .lut_mask = 16'h0080;
defparam \mem~515 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y32_N28
cycloneive_lcell_comb \instruction~3 (
// Equation(s):
// \instruction~3_combout  = (!\reset~input_o  & \mem~515_combout )

	.dataa(\reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem~515_combout ),
	.cin(gnd),
	.combout(\instruction~3_combout ),
	.cout());
// synopsys translate_off
defparam \instruction~3 .lut_mask = 16'h5500;
defparam \instruction~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y32_N29
dffeas \instruction[3]~reg0 (
	.clk(\clock~input_o ),
	.d(\instruction~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instruction[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instruction[3]~reg0 .is_wysiwyg = "true";
defparam \instruction[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y40_N26
cycloneive_lcell_comb \mem~516 (
// Equation(s):
// \mem~516_combout  = (\mem.raddr_b[0]~1_combout  & (!\mem.raddr_b[3]~7_combout  & (\mem.raddr_b[1]~3_combout  $ (!\mem.raddr_b[2]~5_combout ))))

	.dataa(\mem.raddr_b[1]~3_combout ),
	.datab(\mem.raddr_b[0]~1_combout ),
	.datac(\mem.raddr_b[2]~5_combout ),
	.datad(\mem.raddr_b[3]~7_combout ),
	.cin(gnd),
	.combout(\mem~516_combout ),
	.cout());
// synopsys translate_off
defparam \mem~516 .lut_mask = 16'h0084;
defparam \mem~516 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y30_N10
cycloneive_lcell_comb \instruction~4 (
// Equation(s):
// \instruction~4_combout  = (!\reset~input_o  & \mem~516_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset~input_o ),
	.datad(\mem~516_combout ),
	.cin(gnd),
	.combout(\instruction~4_combout ),
	.cout());
// synopsys translate_off
defparam \instruction~4 .lut_mask = 16'h0F00;
defparam \instruction~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y30_N12
cycloneive_lcell_comb \instruction[4]~reg0feeder (
// Equation(s):
// \instruction[4]~reg0feeder_combout  = \instruction~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\instruction~4_combout ),
	.cin(gnd),
	.combout(\instruction[4]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \instruction[4]~reg0feeder .lut_mask = 16'hFF00;
defparam \instruction[4]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y30_N13
dffeas \instruction[4]~reg0 (
	.clk(\clock~input_o ),
	.d(\instruction[4]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instruction[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instruction[4]~reg0 .is_wysiwyg = "true";
defparam \instruction[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y41_N30
cycloneive_lcell_comb \mem~517 (
// Equation(s):
// \mem~517_combout  = (\mem.raddr_b[2]~5_combout  & (\mem.raddr_b[0]~1_combout  & ((!\mem.raddr_b[3]~7_combout )))) # (!\mem.raddr_b[2]~5_combout  & (!\mem.raddr_b[0]~1_combout  & (\mem.raddr_b[1]~3_combout  $ (\mem.raddr_b[3]~7_combout ))))

	.dataa(\mem.raddr_b[2]~5_combout ),
	.datab(\mem.raddr_b[0]~1_combout ),
	.datac(\mem.raddr_b[1]~3_combout ),
	.datad(\mem.raddr_b[3]~7_combout ),
	.cin(gnd),
	.combout(\mem~517_combout ),
	.cout());
// synopsys translate_off
defparam \mem~517 .lut_mask = 16'h0198;
defparam \mem~517 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y30_N20
cycloneive_lcell_comb \instruction~5 (
// Equation(s):
// \instruction~5_combout  = (\mem~517_combout  & !\reset~input_o )

	.dataa(\mem~517_combout ),
	.datab(gnd),
	.datac(\reset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\instruction~5_combout ),
	.cout());
// synopsys translate_off
defparam \instruction~5 .lut_mask = 16'h0A0A;
defparam \instruction~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y30_N30
cycloneive_lcell_comb \instruction[5]~reg0feeder (
// Equation(s):
// \instruction[5]~reg0feeder_combout  = \instruction~5_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\instruction~5_combout ),
	.cin(gnd),
	.combout(\instruction[5]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \instruction[5]~reg0feeder .lut_mask = 16'hFF00;
defparam \instruction[5]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y30_N31
dffeas \instruction[5]~reg0 (
	.clk(\clock~input_o ),
	.d(\instruction[5]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instruction[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instruction[5]~reg0 .is_wysiwyg = "true";
defparam \instruction[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y32_N6
cycloneive_lcell_comb \instruction[6]~reg0feeder (
// Equation(s):
// \instruction[6]~reg0feeder_combout  = \instruction~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\instruction~3_combout ),
	.cin(gnd),
	.combout(\instruction[6]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \instruction[6]~reg0feeder .lut_mask = 16'hFF00;
defparam \instruction[6]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y32_N7
dffeas \instruction[6]~reg0 (
	.clk(\clock~input_o ),
	.d(\instruction[6]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instruction[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instruction[6]~reg0 .is_wysiwyg = "true";
defparam \instruction[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y32_N8
cycloneive_lcell_comb \instruction[7]~reg0feeder (
// Equation(s):
// \instruction[7]~reg0feeder_combout  = \instruction~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\instruction~3_combout ),
	.cin(gnd),
	.combout(\instruction[7]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \instruction[7]~reg0feeder .lut_mask = 16'hFF00;
defparam \instruction[7]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y32_N9
dffeas \instruction[7]~reg0 (
	.clk(\clock~input_o ),
	.d(\instruction[7]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instruction[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instruction[7]~reg0 .is_wysiwyg = "true";
defparam \instruction[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y30_N4
cycloneive_lcell_comb \instruction[8]~reg0feeder (
// Equation(s):
// \instruction[8]~reg0feeder_combout  = \instruction~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\instruction~4_combout ),
	.cin(gnd),
	.combout(\instruction[8]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \instruction[8]~reg0feeder .lut_mask = 16'hFF00;
defparam \instruction[8]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y30_N5
dffeas \instruction[8]~reg0 (
	.clk(\clock~input_o ),
	.d(\instruction[8]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instruction[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instruction[8]~reg0 .is_wysiwyg = "true";
defparam \instruction[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y39_N18
cycloneive_lcell_comb \mem~518 (
// Equation(s):
// \mem~518_combout  = (!\mem.raddr_b[3]~7_combout  & (\mem.raddr_b[1]~3_combout  & (\mem.raddr_b[0]~1_combout  $ (!\mem.raddr_b[2]~5_combout ))))

	.dataa(\mem.raddr_b[3]~7_combout ),
	.datab(\mem.raddr_b[1]~3_combout ),
	.datac(\mem.raddr_b[0]~1_combout ),
	.datad(\mem.raddr_b[2]~5_combout ),
	.cin(gnd),
	.combout(\mem~518_combout ),
	.cout());
// synopsys translate_off
defparam \mem~518 .lut_mask = 16'h4004;
defparam \mem~518 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y39_N22
cycloneive_lcell_comb \instruction~6 (
// Equation(s):
// \instruction~6_combout  = (!\reset~input_o  & \mem~518_combout )

	.dataa(gnd),
	.datab(\reset~input_o ),
	.datac(gnd),
	.datad(\mem~518_combout ),
	.cin(gnd),
	.combout(\instruction~6_combout ),
	.cout());
// synopsys translate_off
defparam \instruction~6 .lut_mask = 16'h3300;
defparam \instruction~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y39_N23
dffeas \instruction[9]~reg0 (
	.clk(\clock~input_o ),
	.d(\instruction~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instruction[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instruction[9]~reg0 .is_wysiwyg = "true";
defparam \instruction[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y32_N14
cycloneive_lcell_comb \instruction[10]~reg0feeder (
// Equation(s):
// \instruction[10]~reg0feeder_combout  = \instruction~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\instruction~3_combout ),
	.cin(gnd),
	.combout(\instruction[10]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \instruction[10]~reg0feeder .lut_mask = 16'hFF00;
defparam \instruction[10]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y32_N15
dffeas \instruction[10]~reg0 (
	.clk(\clock~input_o ),
	.d(\instruction[10]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instruction[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instruction[10]~reg0 .is_wysiwyg = "true";
defparam \instruction[10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y32_N12
cycloneive_lcell_comb \instruction[11]~reg0feeder (
// Equation(s):
// \instruction[11]~reg0feeder_combout  = \instruction~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\instruction~3_combout ),
	.cin(gnd),
	.combout(\instruction[11]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \instruction[11]~reg0feeder .lut_mask = 16'hFF00;
defparam \instruction[11]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y32_N13
dffeas \instruction[11]~reg0 (
	.clk(\clock~input_o ),
	.d(\instruction[11]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instruction[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instruction[11]~reg0 .is_wysiwyg = "true";
defparam \instruction[11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y30_N18
cycloneive_lcell_comb \instruction[12]~reg0feeder (
// Equation(s):
// \instruction[12]~reg0feeder_combout  = \instruction~4_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\instruction~4_combout ),
	.cin(gnd),
	.combout(\instruction[12]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \instruction[12]~reg0feeder .lut_mask = 16'hFF00;
defparam \instruction[12]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y30_N19
dffeas \instruction[12]~reg0 (
	.clk(\clock~input_o ),
	.d(\instruction[12]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instruction[12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instruction[12]~reg0 .is_wysiwyg = "true";
defparam \instruction[12]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X114_Y30_N21
dffeas \instruction[13]~reg0 (
	.clk(\clock~input_o ),
	.d(\instruction~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instruction[13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instruction[13]~reg0 .is_wysiwyg = "true";
defparam \instruction[13]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y32_N18
cycloneive_lcell_comb \instruction[14]~reg0feeder (
// Equation(s):
// \instruction[14]~reg0feeder_combout  = \instruction~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\instruction~3_combout ),
	.cin(gnd),
	.combout(\instruction[14]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \instruction[14]~reg0feeder .lut_mask = 16'hFF00;
defparam \instruction[14]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y32_N19
dffeas \instruction[14]~reg0 (
	.clk(\clock~input_o ),
	.d(\instruction[14]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instruction[14]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instruction[14]~reg0 .is_wysiwyg = "true";
defparam \instruction[14]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y32_N4
cycloneive_lcell_comb \instruction[15]~reg0feeder (
// Equation(s):
// \instruction[15]~reg0feeder_combout  = \instruction~3_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\instruction~3_combout ),
	.cin(gnd),
	.combout(\instruction[15]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \instruction[15]~reg0feeder .lut_mask = 16'hFF00;
defparam \instruction[15]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y32_N5
dffeas \instruction[15]~reg0 (
	.clk(\clock~input_o ),
	.d(\instruction[15]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instruction[15]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instruction[15]~reg0 .is_wysiwyg = "true";
defparam \instruction[15]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y36_N16
cycloneive_lcell_comb \mem~519 (
// Equation(s):
// \mem~519_combout  = (!\mem.raddr_b[1]~3_combout  & (!\mem.raddr_b[2]~5_combout  & (\mem.raddr_b[3]~7_combout  $ (\mem.raddr_b[0]~1_combout ))))

	.dataa(\mem.raddr_b[1]~3_combout ),
	.datab(\mem.raddr_b[2]~5_combout ),
	.datac(\mem.raddr_b[3]~7_combout ),
	.datad(\mem.raddr_b[0]~1_combout ),
	.cin(gnd),
	.combout(\mem~519_combout ),
	.cout());
// synopsys translate_off
defparam \mem~519 .lut_mask = 16'h0110;
defparam \mem~519 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y36_N4
cycloneive_lcell_comb \instruction~7 (
// Equation(s):
// \instruction~7_combout  = (!\reset~input_o  & \mem~519_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset~input_o ),
	.datad(\mem~519_combout ),
	.cin(gnd),
	.combout(\instruction~7_combout ),
	.cout());
// synopsys translate_off
defparam \instruction~7 .lut_mask = 16'h0F00;
defparam \instruction~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y36_N5
dffeas \instruction[16]~reg0 (
	.clk(\clock~input_o ),
	.d(\instruction~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instruction[16]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instruction[16]~reg0 .is_wysiwyg = "true";
defparam \instruction[16]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y36_N30
cycloneive_lcell_comb \mem~520 (
// Equation(s):
// \mem~520_combout  = (!\mem.raddr_b[3]~7_combout  & ((\mem.raddr_b[2]~5_combout  & ((\mem.raddr_b[0]~1_combout ))) # (!\mem.raddr_b[2]~5_combout  & (\mem.raddr_b[1]~3_combout ))))

	.dataa(\mem.raddr_b[1]~3_combout ),
	.datab(\mem.raddr_b[2]~5_combout ),
	.datac(\mem.raddr_b[3]~7_combout ),
	.datad(\mem.raddr_b[0]~1_combout ),
	.cin(gnd),
	.combout(\mem~520_combout ),
	.cout());
// synopsys translate_off
defparam \mem~520 .lut_mask = 16'h0E02;
defparam \mem~520 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y36_N26
cycloneive_lcell_comb \instruction~8 (
// Equation(s):
// \instruction~8_combout  = (!\reset~input_o  & \mem~520_combout )

	.dataa(\reset~input_o ),
	.datab(gnd),
	.datac(\mem~520_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\instruction~8_combout ),
	.cout());
// synopsys translate_off
defparam \instruction~8 .lut_mask = 16'h5050;
defparam \instruction~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y36_N27
dffeas \instruction[17]~reg0 (
	.clk(\clock~input_o ),
	.d(\instruction~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instruction[17]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instruction[17]~reg0 .is_wysiwyg = "true";
defparam \instruction[17]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y36_N18
cycloneive_lcell_comb \mem~521 (
// Equation(s):
// \mem~521_combout  = (!\mem.raddr_b[1]~3_combout  & (\mem.raddr_b[2]~5_combout  & (!\mem.raddr_b[3]~7_combout  & !\mem.raddr_b[0]~1_combout )))

	.dataa(\mem.raddr_b[1]~3_combout ),
	.datab(\mem.raddr_b[2]~5_combout ),
	.datac(\mem.raddr_b[3]~7_combout ),
	.datad(\mem.raddr_b[0]~1_combout ),
	.cin(gnd),
	.combout(\mem~521_combout ),
	.cout());
// synopsys translate_off
defparam \mem~521 .lut_mask = 16'h0004;
defparam \mem~521 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y36_N12
cycloneive_lcell_comb \instruction~9 (
// Equation(s):
// \instruction~9_combout  = (!\reset~input_o  & \mem~521_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset~input_o ),
	.datad(\mem~521_combout ),
	.cin(gnd),
	.combout(\instruction~9_combout ),
	.cout());
// synopsys translate_off
defparam \instruction~9 .lut_mask = 16'h0F00;
defparam \instruction~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y36_N13
dffeas \instruction[18]~reg0 (
	.clk(\clock~input_o ),
	.d(\instruction~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instruction[18]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instruction[18]~reg0 .is_wysiwyg = "true";
defparam \instruction[18]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y36_N0
cycloneive_lcell_comb \mem~522 (
// Equation(s):
// \mem~522_combout  = (\mem.raddr_b[0]~1_combout  & (!\mem.raddr_b[2]~5_combout  & (!\mem.raddr_b[3]~7_combout  & !\mem.raddr_b[1]~3_combout )))

	.dataa(\mem.raddr_b[0]~1_combout ),
	.datab(\mem.raddr_b[2]~5_combout ),
	.datac(\mem.raddr_b[3]~7_combout ),
	.datad(\mem.raddr_b[1]~3_combout ),
	.cin(gnd),
	.combout(\mem~522_combout ),
	.cout());
// synopsys translate_off
defparam \mem~522 .lut_mask = 16'h0002;
defparam \mem~522 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y37_N14
cycloneive_lcell_comb \instruction~10 (
// Equation(s):
// \instruction~10_combout  = (!\reset~input_o  & \mem~522_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset~input_o ),
	.datad(\mem~522_combout ),
	.cin(gnd),
	.combout(\instruction~10_combout ),
	.cout());
// synopsys translate_off
defparam \instruction~10 .lut_mask = 16'h0F00;
defparam \instruction~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y37_N28
cycloneive_lcell_comb \instruction[20]~reg0feeder (
// Equation(s):
// \instruction[20]~reg0feeder_combout  = \instruction~10_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\instruction~10_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\instruction[20]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \instruction[20]~reg0feeder .lut_mask = 16'hF0F0;
defparam \instruction[20]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y37_N29
dffeas \instruction[20]~reg0 (
	.clk(\clock~input_o ),
	.d(\instruction[20]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instruction[20]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instruction[20]~reg0 .is_wysiwyg = "true";
defparam \instruction[20]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y36_N6
cycloneive_lcell_comb \mem~523 (
// Equation(s):
// \mem~523_combout  = (\mem.raddr_b[3]~7_combout  & (!\mem.raddr_b[0]~1_combout  & (!\mem.raddr_b[2]~5_combout  & !\mem.raddr_b[1]~3_combout ))) # (!\mem.raddr_b[3]~7_combout  & (\mem.raddr_b[1]~3_combout  $ (((!\mem.raddr_b[0]~1_combout  & 
// \mem.raddr_b[2]~5_combout )))))

	.dataa(\mem.raddr_b[0]~1_combout ),
	.datab(\mem.raddr_b[2]~5_combout ),
	.datac(\mem.raddr_b[3]~7_combout ),
	.datad(\mem.raddr_b[1]~3_combout ),
	.cin(gnd),
	.combout(\mem~523_combout ),
	.cout());
// synopsys translate_off
defparam \mem~523 .lut_mask = 16'h0B14;
defparam \mem~523 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y40_N16
cycloneive_lcell_comb \instruction~11 (
// Equation(s):
// \instruction~11_combout  = (\mem~523_combout  & !\reset~input_o )

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem~523_combout ),
	.datad(\reset~input_o ),
	.cin(gnd),
	.combout(\instruction~11_combout ),
	.cout());
// synopsys translate_off
defparam \instruction~11 .lut_mask = 16'h00F0;
defparam \instruction~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y40_N17
dffeas \instruction[21]~reg0 (
	.clk(\clock~input_o ),
	.d(\instruction~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instruction[21]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instruction[21]~reg0 .is_wysiwyg = "true";
defparam \instruction[21]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y36_N8
cycloneive_lcell_comb \mem~524 (
// Equation(s):
// \mem~524_combout  = (!\mem.raddr_b[0]~1_combout  & ((\mem.raddr_b[2]~5_combout  & ((!\mem.raddr_b[3]~7_combout ))) # (!\mem.raddr_b[2]~5_combout  & (!\mem.raddr_b[1]~3_combout  & \mem.raddr_b[3]~7_combout ))))

	.dataa(\mem.raddr_b[1]~3_combout ),
	.datab(\mem.raddr_b[2]~5_combout ),
	.datac(\mem.raddr_b[3]~7_combout ),
	.datad(\mem.raddr_b[0]~1_combout ),
	.cin(gnd),
	.combout(\mem~524_combout ),
	.cout());
// synopsys translate_off
defparam \mem~524 .lut_mask = 16'h001C;
defparam \mem~524 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y36_N14
cycloneive_lcell_comb \instruction~12 (
// Equation(s):
// \instruction~12_combout  = (\mem~524_combout  & !\reset~input_o )

	.dataa(gnd),
	.datab(\mem~524_combout ),
	.datac(\reset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\instruction~12_combout ),
	.cout());
// synopsys translate_off
defparam \instruction~12 .lut_mask = 16'h0C0C;
defparam \instruction~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y36_N15
dffeas \instruction[22]~reg0 (
	.clk(\clock~input_o ),
	.d(\instruction~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instruction[22]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instruction[22]~reg0 .is_wysiwyg = "true";
defparam \instruction[22]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y36_N20
cycloneive_lcell_comb \mem~525 (
// Equation(s):
// \mem~525_combout  = (!\mem.raddr_b[1]~3_combout  & (\mem.raddr_b[2]~5_combout  & (!\mem.raddr_b[3]~7_combout  & \mem.raddr_b[0]~1_combout )))

	.dataa(\mem.raddr_b[1]~3_combout ),
	.datab(\mem.raddr_b[2]~5_combout ),
	.datac(\mem.raddr_b[3]~7_combout ),
	.datad(\mem.raddr_b[0]~1_combout ),
	.cin(gnd),
	.combout(\mem~525_combout ),
	.cout());
// synopsys translate_off
defparam \mem~525 .lut_mask = 16'h0400;
defparam \mem~525 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y36_N24
cycloneive_lcell_comb \instruction~13 (
// Equation(s):
// \instruction~13_combout  = (!\reset~input_o  & \mem~525_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\reset~input_o ),
	.datad(\mem~525_combout ),
	.cin(gnd),
	.combout(\instruction~13_combout ),
	.cout());
// synopsys translate_off
defparam \instruction~13 .lut_mask = 16'h0F00;
defparam \instruction~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y36_N25
dffeas \instruction[23]~reg0 (
	.clk(\clock~input_o ),
	.d(\instruction~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instruction[23]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instruction[23]~reg0 .is_wysiwyg = "true";
defparam \instruction[23]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X114_Y37_N15
dffeas \instruction[24]~reg0 (
	.clk(\clock~input_o ),
	.d(\instruction~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instruction[24]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instruction[24]~reg0 .is_wysiwyg = "true";
defparam \instruction[24]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y36_N10
cycloneive_lcell_comb \mem~526 (
// Equation(s):
// \mem~526_combout  = (!\mem.raddr_b[0]~1_combout  & (!\mem.raddr_b[3]~7_combout  & \mem.raddr_b[1]~3_combout ))

	.dataa(\mem.raddr_b[0]~1_combout ),
	.datab(gnd),
	.datac(\mem.raddr_b[3]~7_combout ),
	.datad(\mem.raddr_b[1]~3_combout ),
	.cin(gnd),
	.combout(\mem~526_combout ),
	.cout());
// synopsys translate_off
defparam \mem~526 .lut_mask = 16'h0500;
defparam \mem~526 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y36_N22
cycloneive_lcell_comb \instruction~14 (
// Equation(s):
// \instruction~14_combout  = (!\reset~input_o  & (!\mem.raddr_b[2]~5_combout  & \mem~526_combout ))

	.dataa(\reset~input_o ),
	.datab(\mem.raddr_b[2]~5_combout ),
	.datac(gnd),
	.datad(\mem~526_combout ),
	.cin(gnd),
	.combout(\instruction~14_combout ),
	.cout());
// synopsys translate_off
defparam \instruction~14 .lut_mask = 16'h1100;
defparam \instruction~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y36_N23
dffeas \instruction[25]~reg0 (
	.clk(\clock~input_o ),
	.d(\instruction~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instruction[25]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instruction[25]~reg0 .is_wysiwyg = "true";
defparam \instruction[25]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y38_N30
cycloneive_lcell_comb \mem~527 (
// Equation(s):
// \mem~527_combout  = (!\mem.raddr_b[3]~7_combout  & ((\mem.raddr_b[0]~1_combout  & (\mem.raddr_b[1]~3_combout  & !\mem.raddr_b[2]~5_combout )) # (!\mem.raddr_b[0]~1_combout  & ((\mem.raddr_b[2]~5_combout )))))

	.dataa(\mem.raddr_b[1]~3_combout ),
	.datab(\mem.raddr_b[0]~1_combout ),
	.datac(\mem.raddr_b[2]~5_combout ),
	.datad(\mem.raddr_b[3]~7_combout ),
	.cin(gnd),
	.combout(\mem~527_combout ),
	.cout());
// synopsys translate_off
defparam \mem~527 .lut_mask = 16'h0038;
defparam \mem~527 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y37_N22
cycloneive_lcell_comb \instruction~15 (
// Equation(s):
// \instruction~15_combout  = (\mem~527_combout  & !\reset~input_o )

	.dataa(\mem~527_combout ),
	.datab(gnd),
	.datac(\reset~input_o ),
	.datad(gnd),
	.cin(gnd),
	.combout(\instruction~15_combout ),
	.cout());
// synopsys translate_off
defparam \instruction~15 .lut_mask = 16'h0A0A;
defparam \instruction~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y37_N20
cycloneive_lcell_comb \instruction[26]~reg0feeder (
// Equation(s):
// \instruction[26]~reg0feeder_combout  = \instruction~15_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\instruction~15_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\instruction[26]~reg0feeder_combout ),
	.cout());
// synopsys translate_off
defparam \instruction[26]~reg0feeder .lut_mask = 16'hF0F0;
defparam \instruction[26]~reg0feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y37_N21
dffeas \instruction[26]~reg0 (
	.clk(\clock~input_o ),
	.d(\instruction[26]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instruction[26]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instruction[26]~reg0 .is_wysiwyg = "true";
defparam \instruction[26]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y38_N14
cycloneive_lcell_comb \mem~528 (
// Equation(s):
// \mem~528_combout  = (\mem.raddr_b[0]~1_combout  & (!\mem.raddr_b[2]~5_combout  & (\mem.raddr_b[1]~3_combout  $ (\mem.raddr_b[3]~7_combout )))) # (!\mem.raddr_b[0]~1_combout  & (((\mem.raddr_b[2]~5_combout  & !\mem.raddr_b[3]~7_combout ))))

	.dataa(\mem.raddr_b[1]~3_combout ),
	.datab(\mem.raddr_b[0]~1_combout ),
	.datac(\mem.raddr_b[2]~5_combout ),
	.datad(\mem.raddr_b[3]~7_combout ),
	.cin(gnd),
	.combout(\mem~528_combout ),
	.cout());
// synopsys translate_off
defparam \mem~528 .lut_mask = 16'h0438;
defparam \mem~528 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y38_N12
cycloneive_lcell_comb \instruction~16 (
// Equation(s):
// \instruction~16_combout  = (!\reset~input_o  & \mem~528_combout )

	.dataa(gnd),
	.datab(\reset~input_o ),
	.datac(\mem~528_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\instruction~16_combout ),
	.cout());
// synopsys translate_off
defparam \instruction~16 .lut_mask = 16'h3030;
defparam \instruction~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y38_N13
dffeas \instruction[27]~reg0 (
	.clk(\clock~input_o ),
	.d(\instruction~16_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instruction[27]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instruction[27]~reg0 .is_wysiwyg = "true";
defparam \instruction[27]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X114_Y30_N11
dffeas \instruction[28]~reg0 (
	.clk(\clock~input_o ),
	.d(\instruction~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instruction[28]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instruction[28]~reg0 .is_wysiwyg = "true";
defparam \instruction[28]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y36_N28
cycloneive_lcell_comb \instruction~17 (
// Equation(s):
// \instruction~17_combout  = (!\mem.raddr_b[0]~1_combout  & (!\mem.raddr_b[3]~7_combout  & (!\reset~input_o  & \mem.raddr_b[1]~3_combout )))

	.dataa(\mem.raddr_b[0]~1_combout ),
	.datab(\mem.raddr_b[3]~7_combout ),
	.datac(\reset~input_o ),
	.datad(\mem.raddr_b[1]~3_combout ),
	.cin(gnd),
	.combout(\instruction~17_combout ),
	.cout());
// synopsys translate_off
defparam \instruction~17 .lut_mask = 16'h0100;
defparam \instruction~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y36_N29
dffeas \instruction[29]~reg0 (
	.clk(\clock~input_o ),
	.d(\instruction~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instruction[29]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instruction[29]~reg0 .is_wysiwyg = "true";
defparam \instruction[29]~reg0 .power_up = "low";
// synopsys translate_on

// Location: FF_X114_Y37_N23
dffeas \instruction[31]~reg0 (
	.clk(\clock~input_o ),
	.d(\instruction~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\instruction[31]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \instruction[31]~reg0 .is_wysiwyg = "true";
defparam \instruction[31]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y39_N6
cycloneive_lcell_comb \SevenSegementWire[3]~feeder (
// Equation(s):
// \SevenSegementWire[3]~feeder_combout  = \mem~515_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem~515_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SevenSegementWire[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SevenSegementWire[3]~feeder .lut_mask = 16'hF0F0;
defparam \SevenSegementWire[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y39_N7
dffeas \SevenSegementWire[3] (
	.clk(\clock~input_o ),
	.d(\SevenSegementWire[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(SevenSegementWire[3]),
	.prn(vcc));
// synopsys translate_off
defparam \SevenSegementWire[3] .is_wysiwyg = "true";
defparam \SevenSegementWire[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X114_Y39_N1
dffeas \SevenSegementWire[0] (
	.clk(\clock~input_o ),
	.d(\mem~512_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(SevenSegementWire[0]),
	.prn(vcc));
// synopsys translate_off
defparam \SevenSegementWire[0] .is_wysiwyg = "true";
defparam \SevenSegementWire[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X114_Y39_N3
dffeas \SevenSegementWire[1] (
	.clk(\clock~input_o ),
	.d(\mem~513_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(SevenSegementWire[1]),
	.prn(vcc));
// synopsys translate_off
defparam \SevenSegementWire[1] .is_wysiwyg = "true";
defparam \SevenSegementWire[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X114_Y39_N29
dffeas \SevenSegementWire[2] (
	.clk(\clock~input_o ),
	.d(\mem~514_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(SevenSegementWire[2]),
	.prn(vcc));
// synopsys translate_off
defparam \SevenSegementWire[2] .is_wysiwyg = "true";
defparam \SevenSegementWire[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y39_N24
cycloneive_lcell_comb \u0|cathodes[0]~0 (
// Equation(s):
// \u0|cathodes[0]~0_combout  = (SevenSegementWire[3] & (SevenSegementWire[0] & (SevenSegementWire[1] $ (SevenSegementWire[2])))) # (!SevenSegementWire[3] & (!SevenSegementWire[1] & (SevenSegementWire[0] $ (SevenSegementWire[2]))))

	.dataa(SevenSegementWire[3]),
	.datab(SevenSegementWire[0]),
	.datac(SevenSegementWire[1]),
	.datad(SevenSegementWire[2]),
	.cin(gnd),
	.combout(\u0|cathodes[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cathodes[0]~0 .lut_mask = 16'h0984;
defparam \u0|cathodes[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y39_N30
cycloneive_lcell_comb \u0|cathodes[1]~1 (
// Equation(s):
// \u0|cathodes[1]~1_combout  = (SevenSegementWire[3] & ((SevenSegementWire[0] & (SevenSegementWire[1])) # (!SevenSegementWire[0] & ((SevenSegementWire[2]))))) # (!SevenSegementWire[3] & (SevenSegementWire[2] & (SevenSegementWire[0] $ 
// (SevenSegementWire[1]))))

	.dataa(SevenSegementWire[3]),
	.datab(SevenSegementWire[0]),
	.datac(SevenSegementWire[1]),
	.datad(SevenSegementWire[2]),
	.cin(gnd),
	.combout(\u0|cathodes[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cathodes[1]~1 .lut_mask = 16'hB680;
defparam \u0|cathodes[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y39_N8
cycloneive_lcell_comb \u0|cathodes[2]~2 (
// Equation(s):
// \u0|cathodes[2]~2_combout  = (SevenSegementWire[3] & (((SevenSegementWire[0] & !SevenSegementWire[1])) # (!SevenSegementWire[2]))) # (!SevenSegementWire[3] & ((SevenSegementWire[0]) # ((SevenSegementWire[2]) # (!SevenSegementWire[1]))))

	.dataa(SevenSegementWire[3]),
	.datab(SevenSegementWire[0]),
	.datac(SevenSegementWire[1]),
	.datad(SevenSegementWire[2]),
	.cin(gnd),
	.combout(\u0|cathodes[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cathodes[2]~2 .lut_mask = 16'h5DEF;
defparam \u0|cathodes[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y39_N10
cycloneive_lcell_comb \u0|cathodes[3]~3 (
// Equation(s):
// \u0|cathodes[3]~3_combout  = (SevenSegementWire[1] & ((SevenSegementWire[0] & ((SevenSegementWire[2]))) # (!SevenSegementWire[0] & (SevenSegementWire[3] & !SevenSegementWire[2])))) # (!SevenSegementWire[1] & (!SevenSegementWire[3] & (SevenSegementWire[0] 
// $ (SevenSegementWire[2]))))

	.dataa(SevenSegementWire[3]),
	.datab(SevenSegementWire[0]),
	.datac(SevenSegementWire[1]),
	.datad(SevenSegementWire[2]),
	.cin(gnd),
	.combout(\u0|cathodes[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cathodes[3]~3 .lut_mask = 16'hC124;
defparam \u0|cathodes[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y39_N12
cycloneive_lcell_comb \u0|cathodes[4]~4 (
// Equation(s):
// \u0|cathodes[4]~4_combout  = (SevenSegementWire[1] & (!SevenSegementWire[3] & (SevenSegementWire[0]))) # (!SevenSegementWire[1] & ((SevenSegementWire[2] & (!SevenSegementWire[3])) # (!SevenSegementWire[2] & ((SevenSegementWire[0])))))

	.dataa(SevenSegementWire[3]),
	.datab(SevenSegementWire[0]),
	.datac(SevenSegementWire[1]),
	.datad(SevenSegementWire[2]),
	.cin(gnd),
	.combout(\u0|cathodes[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cathodes[4]~4 .lut_mask = 16'h454C;
defparam \u0|cathodes[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y39_N26
cycloneive_lcell_comb \u0|cathodes[5]~5 (
// Equation(s):
// \u0|cathodes[5]~5_combout  = (SevenSegementWire[0] & (SevenSegementWire[3] $ (((SevenSegementWire[1]) # (!SevenSegementWire[2]))))) # (!SevenSegementWire[0] & (!SevenSegementWire[3] & (SevenSegementWire[1] & !SevenSegementWire[2])))

	.dataa(SevenSegementWire[3]),
	.datab(SevenSegementWire[0]),
	.datac(SevenSegementWire[1]),
	.datad(SevenSegementWire[2]),
	.cin(gnd),
	.combout(\u0|cathodes[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cathodes[5]~5 .lut_mask = 16'h4854;
defparam \u0|cathodes[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y39_N4
cycloneive_lcell_comb \u0|cathodes[6]~6 (
// Equation(s):
// \u0|cathodes[6]~6_combout  = (SevenSegementWire[0] & (!SevenSegementWire[3] & (SevenSegementWire[1] $ (!SevenSegementWire[2])))) # (!SevenSegementWire[0] & (!SevenSegementWire[1] & (SevenSegementWire[3] $ (!SevenSegementWire[2]))))

	.dataa(SevenSegementWire[3]),
	.datab(SevenSegementWire[0]),
	.datac(SevenSegementWire[1]),
	.datad(SevenSegementWire[2]),
	.cin(gnd),
	.combout(\u0|cathodes[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u0|cathodes[6]~6 .lut_mask = 16'h4205;
defparam \u0|cathodes[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y38_N25
dffeas \SevenSegementWire[5] (
	.clk(\clock~input_o ),
	.d(gnd),
	.asdata(\mem~517_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(SevenSegementWire[5]),
	.prn(vcc));
// synopsys translate_off
defparam \SevenSegementWire[5] .is_wysiwyg = "true";
defparam \SevenSegementWire[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X114_Y38_N23
dffeas \SevenSegementWire[6] (
	.clk(\clock~input_o ),
	.d(gnd),
	.asdata(\mem~515_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(SevenSegementWire[6]),
	.prn(vcc));
// synopsys translate_off
defparam \SevenSegementWire[6] .is_wysiwyg = "true";
defparam \SevenSegementWire[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X114_Y37_N5
dffeas \SevenSegementWire[7] (
	.clk(\clock~input_o ),
	.d(gnd),
	.asdata(\mem~515_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(SevenSegementWire[7]),
	.prn(vcc));
// synopsys translate_off
defparam \SevenSegementWire[7] .is_wysiwyg = "true";
defparam \SevenSegementWire[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X114_Y40_N11
dffeas \SevenSegementWire[4] (
	.clk(\clock~input_o ),
	.d(gnd),
	.asdata(\mem~516_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(SevenSegementWire[4]),
	.prn(vcc));
// synopsys translate_off
defparam \SevenSegementWire[4] .is_wysiwyg = "true";
defparam \SevenSegementWire[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y30_N0
cycloneive_lcell_comb \u1|cathodes[0]~0 (
// Equation(s):
// \u1|cathodes[0]~0_combout  = (SevenSegementWire[6] & (!SevenSegementWire[5] & (SevenSegementWire[7] $ (!SevenSegementWire[4])))) # (!SevenSegementWire[6] & (SevenSegementWire[4] & (SevenSegementWire[5] $ (!SevenSegementWire[7]))))

	.dataa(SevenSegementWire[5]),
	.datab(SevenSegementWire[6]),
	.datac(SevenSegementWire[7]),
	.datad(SevenSegementWire[4]),
	.cin(gnd),
	.combout(\u1|cathodes[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u1|cathodes[0]~0 .lut_mask = 16'h6104;
defparam \u1|cathodes[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y30_N2
cycloneive_lcell_comb \u1|cathodes[1]~1 (
// Equation(s):
// \u1|cathodes[1]~1_combout  = (SevenSegementWire[5] & ((SevenSegementWire[4] & ((SevenSegementWire[7]))) # (!SevenSegementWire[4] & (SevenSegementWire[6])))) # (!SevenSegementWire[5] & (SevenSegementWire[6] & (SevenSegementWire[7] $ 
// (SevenSegementWire[4]))))

	.dataa(SevenSegementWire[5]),
	.datab(SevenSegementWire[6]),
	.datac(SevenSegementWire[7]),
	.datad(SevenSegementWire[4]),
	.cin(gnd),
	.combout(\u1|cathodes[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u1|cathodes[1]~1 .lut_mask = 16'hA4C8;
defparam \u1|cathodes[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y30_N28
cycloneive_lcell_comb \u1|cathodes[2]~2 (
// Equation(s):
// \u1|cathodes[2]~2_combout  = (SevenSegementWire[6] & (((!SevenSegementWire[5] & SevenSegementWire[4])) # (!SevenSegementWire[7]))) # (!SevenSegementWire[6] & (((SevenSegementWire[7]) # (SevenSegementWire[4])) # (!SevenSegementWire[5])))

	.dataa(SevenSegementWire[5]),
	.datab(SevenSegementWire[6]),
	.datac(SevenSegementWire[7]),
	.datad(SevenSegementWire[4]),
	.cin(gnd),
	.combout(\u1|cathodes[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u1|cathodes[2]~2 .lut_mask = 16'h7F3D;
defparam \u1|cathodes[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y30_N22
cycloneive_lcell_comb \u1|cathodes[3]~3 (
// Equation(s):
// \u1|cathodes[3]~3_combout  = (SevenSegementWire[5] & ((SevenSegementWire[6] & ((SevenSegementWire[4]))) # (!SevenSegementWire[6] & (SevenSegementWire[7] & !SevenSegementWire[4])))) # (!SevenSegementWire[5] & (!SevenSegementWire[7] & (SevenSegementWire[6] 
// $ (SevenSegementWire[4]))))

	.dataa(SevenSegementWire[5]),
	.datab(SevenSegementWire[6]),
	.datac(SevenSegementWire[7]),
	.datad(SevenSegementWire[4]),
	.cin(gnd),
	.combout(\u1|cathodes[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u1|cathodes[3]~3 .lut_mask = 16'h8924;
defparam \u1|cathodes[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y30_N8
cycloneive_lcell_comb \u1|cathodes[4]~4 (
// Equation(s):
// \u1|cathodes[4]~4_combout  = (SevenSegementWire[5] & (((!SevenSegementWire[7] & SevenSegementWire[4])))) # (!SevenSegementWire[5] & ((SevenSegementWire[6] & (!SevenSegementWire[7])) # (!SevenSegementWire[6] & ((SevenSegementWire[4])))))

	.dataa(SevenSegementWire[5]),
	.datab(SevenSegementWire[6]),
	.datac(SevenSegementWire[7]),
	.datad(SevenSegementWire[4]),
	.cin(gnd),
	.combout(\u1|cathodes[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u1|cathodes[4]~4 .lut_mask = 16'h1F04;
defparam \u1|cathodes[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y30_N26
cycloneive_lcell_comb \u1|cathodes[5]~5 (
// Equation(s):
// \u1|cathodes[5]~5_combout  = (SevenSegementWire[5] & (!SevenSegementWire[7] & ((SevenSegementWire[4]) # (!SevenSegementWire[6])))) # (!SevenSegementWire[5] & (SevenSegementWire[4] & (SevenSegementWire[6] $ (!SevenSegementWire[7]))))

	.dataa(SevenSegementWire[5]),
	.datab(SevenSegementWire[6]),
	.datac(SevenSegementWire[7]),
	.datad(SevenSegementWire[4]),
	.cin(gnd),
	.combout(\u1|cathodes[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u1|cathodes[5]~5 .lut_mask = 16'h4B02;
defparam \u1|cathodes[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y30_N24
cycloneive_lcell_comb \u1|cathodes[6]~6 (
// Equation(s):
// \u1|cathodes[6]~6_combout  = (SevenSegementWire[4] & (!SevenSegementWire[7] & (SevenSegementWire[5] $ (!SevenSegementWire[6])))) # (!SevenSegementWire[4] & (!SevenSegementWire[5] & (SevenSegementWire[6] $ (!SevenSegementWire[7]))))

	.dataa(SevenSegementWire[5]),
	.datab(SevenSegementWire[6]),
	.datac(SevenSegementWire[7]),
	.datad(SevenSegementWire[4]),
	.cin(gnd),
	.combout(\u1|cathodes[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u1|cathodes[6]~6 .lut_mask = 16'h0941;
defparam \u1|cathodes[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y37_N27
dffeas \SevenSegementWire[10] (
	.clk(\clock~input_o ),
	.d(gnd),
	.asdata(\mem~515_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(SevenSegementWire[10]),
	.prn(vcc));
// synopsys translate_off
defparam \SevenSegementWire[10] .is_wysiwyg = "true";
defparam \SevenSegementWire[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X114_Y39_N19
dffeas \SevenSegementWire[9] (
	.clk(\clock~input_o ),
	.d(\mem~518_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(SevenSegementWire[9]),
	.prn(vcc));
// synopsys translate_off
defparam \SevenSegementWire[9] .is_wysiwyg = "true";
defparam \SevenSegementWire[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X114_Y37_N13
dffeas \SevenSegementWire[11] (
	.clk(\clock~input_o ),
	.d(gnd),
	.asdata(\mem~515_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(SevenSegementWire[11]),
	.prn(vcc));
// synopsys translate_off
defparam \SevenSegementWire[11] .is_wysiwyg = "true";
defparam \SevenSegementWire[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X114_Y40_N9
dffeas \SevenSegementWire[8] (
	.clk(\clock~input_o ),
	.d(gnd),
	.asdata(\mem~516_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(SevenSegementWire[8]),
	.prn(vcc));
// synopsys translate_off
defparam \SevenSegementWire[8] .is_wysiwyg = "true";
defparam \SevenSegementWire[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y33_N16
cycloneive_lcell_comb \u2|cathodes[0]~0 (
// Equation(s):
// \u2|cathodes[0]~0_combout  = (SevenSegementWire[10] & (!SevenSegementWire[9] & (SevenSegementWire[11] $ (!SevenSegementWire[8])))) # (!SevenSegementWire[10] & (SevenSegementWire[8] & (SevenSegementWire[9] $ (!SevenSegementWire[11]))))

	.dataa(SevenSegementWire[10]),
	.datab(SevenSegementWire[9]),
	.datac(SevenSegementWire[11]),
	.datad(SevenSegementWire[8]),
	.cin(gnd),
	.combout(\u2|cathodes[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u2|cathodes[0]~0 .lut_mask = 16'h6102;
defparam \u2|cathodes[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y33_N10
cycloneive_lcell_comb \u2|cathodes[1]~1 (
// Equation(s):
// \u2|cathodes[1]~1_combout  = (SevenSegementWire[9] & ((SevenSegementWire[8] & ((SevenSegementWire[11]))) # (!SevenSegementWire[8] & (SevenSegementWire[10])))) # (!SevenSegementWire[9] & (SevenSegementWire[10] & (SevenSegementWire[11] $ 
// (SevenSegementWire[8]))))

	.dataa(SevenSegementWire[10]),
	.datab(SevenSegementWire[9]),
	.datac(SevenSegementWire[11]),
	.datad(SevenSegementWire[8]),
	.cin(gnd),
	.combout(\u2|cathodes[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u2|cathodes[1]~1 .lut_mask = 16'hC2A8;
defparam \u2|cathodes[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y33_N0
cycloneive_lcell_comb \u2|cathodes[2]~2 (
// Equation(s):
// \u2|cathodes[2]~2_combout  = (SevenSegementWire[10] & (((!SevenSegementWire[9] & SevenSegementWire[8])) # (!SevenSegementWire[11]))) # (!SevenSegementWire[10] & (((SevenSegementWire[11]) # (SevenSegementWire[8])) # (!SevenSegementWire[9])))

	.dataa(SevenSegementWire[10]),
	.datab(SevenSegementWire[9]),
	.datac(SevenSegementWire[11]),
	.datad(SevenSegementWire[8]),
	.cin(gnd),
	.combout(\u2|cathodes[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u2|cathodes[2]~2 .lut_mask = 16'h7F5B;
defparam \u2|cathodes[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y33_N22
cycloneive_lcell_comb \u2|cathodes[3]~3 (
// Equation(s):
// \u2|cathodes[3]~3_combout  = (SevenSegementWire[9] & ((SevenSegementWire[10] & ((SevenSegementWire[8]))) # (!SevenSegementWire[10] & (SevenSegementWire[11] & !SevenSegementWire[8])))) # (!SevenSegementWire[9] & (!SevenSegementWire[11] & 
// (SevenSegementWire[10] $ (SevenSegementWire[8]))))

	.dataa(SevenSegementWire[10]),
	.datab(SevenSegementWire[9]),
	.datac(SevenSegementWire[11]),
	.datad(SevenSegementWire[8]),
	.cin(gnd),
	.combout(\u2|cathodes[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u2|cathodes[3]~3 .lut_mask = 16'h8942;
defparam \u2|cathodes[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y33_N4
cycloneive_lcell_comb \u2|cathodes[4]~4 (
// Equation(s):
// \u2|cathodes[4]~4_combout  = (SevenSegementWire[9] & (((!SevenSegementWire[11] & SevenSegementWire[8])))) # (!SevenSegementWire[9] & ((SevenSegementWire[10] & (!SevenSegementWire[11])) # (!SevenSegementWire[10] & ((SevenSegementWire[8])))))

	.dataa(SevenSegementWire[10]),
	.datab(SevenSegementWire[9]),
	.datac(SevenSegementWire[11]),
	.datad(SevenSegementWire[8]),
	.cin(gnd),
	.combout(\u2|cathodes[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u2|cathodes[4]~4 .lut_mask = 16'h1F02;
defparam \u2|cathodes[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y33_N6
cycloneive_lcell_comb \u2|cathodes[5]~5 (
// Equation(s):
// \u2|cathodes[5]~5_combout  = (SevenSegementWire[10] & (SevenSegementWire[8] & (SevenSegementWire[9] $ (SevenSegementWire[11])))) # (!SevenSegementWire[10] & (!SevenSegementWire[11] & ((SevenSegementWire[9]) # (SevenSegementWire[8]))))

	.dataa(SevenSegementWire[10]),
	.datab(SevenSegementWire[9]),
	.datac(SevenSegementWire[11]),
	.datad(SevenSegementWire[8]),
	.cin(gnd),
	.combout(\u2|cathodes[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u2|cathodes[5]~5 .lut_mask = 16'h2D04;
defparam \u2|cathodes[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y33_N24
cycloneive_lcell_comb \u2|cathodes[6]~6 (
// Equation(s):
// \u2|cathodes[6]~6_combout  = (SevenSegementWire[8] & (!SevenSegementWire[11] & (SevenSegementWire[10] $ (!SevenSegementWire[9])))) # (!SevenSegementWire[8] & (!SevenSegementWire[9] & (SevenSegementWire[10] $ (!SevenSegementWire[11]))))

	.dataa(SevenSegementWire[10]),
	.datab(SevenSegementWire[9]),
	.datac(SevenSegementWire[11]),
	.datad(SevenSegementWire[8]),
	.cin(gnd),
	.combout(\u2|cathodes[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u2|cathodes[6]~6 .lut_mask = 16'h0921;
defparam \u2|cathodes[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y40_N15
dffeas \SevenSegementWire[12] (
	.clk(\clock~input_o ),
	.d(gnd),
	.asdata(\mem~516_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(SevenSegementWire[12]),
	.prn(vcc));
// synopsys translate_off
defparam \SevenSegementWire[12] .is_wysiwyg = "true";
defparam \SevenSegementWire[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X114_Y37_N9
dffeas \SevenSegementWire[15] (
	.clk(\clock~input_o ),
	.d(gnd),
	.asdata(\mem~515_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(SevenSegementWire[15]),
	.prn(vcc));
// synopsys translate_off
defparam \SevenSegementWire[15] .is_wysiwyg = "true";
defparam \SevenSegementWire[15] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y37_N30
cycloneive_lcell_comb \SevenSegementWire[14]~feeder (
// Equation(s):
// \SevenSegementWire[14]~feeder_combout  = \mem~515_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\mem~515_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\SevenSegementWire[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SevenSegementWire[14]~feeder .lut_mask = 16'hF0F0;
defparam \SevenSegementWire[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y37_N31
dffeas \SevenSegementWire[14] (
	.clk(\clock~input_o ),
	.d(\SevenSegementWire[14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(SevenSegementWire[14]),
	.prn(vcc));
// synopsys translate_off
defparam \SevenSegementWire[14] .is_wysiwyg = "true";
defparam \SevenSegementWire[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X114_Y41_N31
dffeas \SevenSegementWire[13] (
	.clk(\clock~input_o ),
	.d(\mem~517_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(SevenSegementWire[13]),
	.prn(vcc));
// synopsys translate_off
defparam \SevenSegementWire[13] .is_wysiwyg = "true";
defparam \SevenSegementWire[13] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y33_N26
cycloneive_lcell_comb \u3|cathodes[0]~0 (
// Equation(s):
// \u3|cathodes[0]~0_combout  = (SevenSegementWire[15] & (SevenSegementWire[12] & (SevenSegementWire[14] $ (SevenSegementWire[13])))) # (!SevenSegementWire[15] & (!SevenSegementWire[13] & (SevenSegementWire[12] $ (SevenSegementWire[14]))))

	.dataa(SevenSegementWire[12]),
	.datab(SevenSegementWire[15]),
	.datac(SevenSegementWire[14]),
	.datad(SevenSegementWire[13]),
	.cin(gnd),
	.combout(\u3|cathodes[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u3|cathodes[0]~0 .lut_mask = 16'h0892;
defparam \u3|cathodes[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y33_N28
cycloneive_lcell_comb \u3|cathodes[1]~1 (
// Equation(s):
// \u3|cathodes[1]~1_combout  = (SevenSegementWire[15] & ((SevenSegementWire[12] & ((SevenSegementWire[13]))) # (!SevenSegementWire[12] & (SevenSegementWire[14])))) # (!SevenSegementWire[15] & (SevenSegementWire[14] & (SevenSegementWire[12] $ 
// (SevenSegementWire[13]))))

	.dataa(SevenSegementWire[12]),
	.datab(SevenSegementWire[15]),
	.datac(SevenSegementWire[14]),
	.datad(SevenSegementWire[13]),
	.cin(gnd),
	.combout(\u3|cathodes[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u3|cathodes[1]~1 .lut_mask = 16'hD860;
defparam \u3|cathodes[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y33_N2
cycloneive_lcell_comb \u3|cathodes[2]~2 (
// Equation(s):
// \u3|cathodes[2]~2_combout  = (SevenSegementWire[15] & (((SevenSegementWire[12] & !SevenSegementWire[13])) # (!SevenSegementWire[14]))) # (!SevenSegementWire[15] & ((SevenSegementWire[12]) # ((SevenSegementWire[14]) # (!SevenSegementWire[13]))))

	.dataa(SevenSegementWire[12]),
	.datab(SevenSegementWire[15]),
	.datac(SevenSegementWire[14]),
	.datad(SevenSegementWire[13]),
	.cin(gnd),
	.combout(\u3|cathodes[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u3|cathodes[2]~2 .lut_mask = 16'h3EBF;
defparam \u3|cathodes[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y33_N20
cycloneive_lcell_comb \u3|cathodes[3]~3 (
// Equation(s):
// \u3|cathodes[3]~3_combout  = (SevenSegementWire[13] & ((SevenSegementWire[12] & ((SevenSegementWire[14]))) # (!SevenSegementWire[12] & (SevenSegementWire[15] & !SevenSegementWire[14])))) # (!SevenSegementWire[13] & (!SevenSegementWire[15] & 
// (SevenSegementWire[12] $ (SevenSegementWire[14]))))

	.dataa(SevenSegementWire[12]),
	.datab(SevenSegementWire[15]),
	.datac(SevenSegementWire[14]),
	.datad(SevenSegementWire[13]),
	.cin(gnd),
	.combout(\u3|cathodes[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u3|cathodes[3]~3 .lut_mask = 16'hA412;
defparam \u3|cathodes[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y33_N18
cycloneive_lcell_comb \u3|cathodes[4]~4 (
// Equation(s):
// \u3|cathodes[4]~4_combout  = (SevenSegementWire[13] & (SevenSegementWire[12] & (!SevenSegementWire[15]))) # (!SevenSegementWire[13] & ((SevenSegementWire[14] & ((!SevenSegementWire[15]))) # (!SevenSegementWire[14] & (SevenSegementWire[12]))))

	.dataa(SevenSegementWire[12]),
	.datab(SevenSegementWire[15]),
	.datac(SevenSegementWire[14]),
	.datad(SevenSegementWire[13]),
	.cin(gnd),
	.combout(\u3|cathodes[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u3|cathodes[4]~4 .lut_mask = 16'h223A;
defparam \u3|cathodes[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y33_N12
cycloneive_lcell_comb \u3|cathodes[5]~5 (
// Equation(s):
// \u3|cathodes[5]~5_combout  = (SevenSegementWire[12] & (SevenSegementWire[15] $ (((SevenSegementWire[13]) # (!SevenSegementWire[14]))))) # (!SevenSegementWire[12] & (!SevenSegementWire[15] & (!SevenSegementWire[14] & SevenSegementWire[13])))

	.dataa(SevenSegementWire[12]),
	.datab(SevenSegementWire[15]),
	.datac(SevenSegementWire[14]),
	.datad(SevenSegementWire[13]),
	.cin(gnd),
	.combout(\u3|cathodes[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u3|cathodes[5]~5 .lut_mask = 16'h2382;
defparam \u3|cathodes[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y33_N30
cycloneive_lcell_comb \u3|cathodes[6]~6 (
// Equation(s):
// \u3|cathodes[6]~6_combout  = (SevenSegementWire[12] & (!SevenSegementWire[15] & (SevenSegementWire[14] $ (!SevenSegementWire[13])))) # (!SevenSegementWire[12] & (!SevenSegementWire[13] & (SevenSegementWire[15] $ (!SevenSegementWire[14]))))

	.dataa(SevenSegementWire[12]),
	.datab(SevenSegementWire[15]),
	.datac(SevenSegementWire[14]),
	.datad(SevenSegementWire[13]),
	.cin(gnd),
	.combout(\u3|cathodes[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u3|cathodes[6]~6 .lut_mask = 16'h2043;
defparam \u3|cathodes[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y36_N19
dffeas \SevenSegementWire[18] (
	.clk(\clock~input_o ),
	.d(\mem~521_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(SevenSegementWire[18]),
	.prn(vcc));
// synopsys translate_off
defparam \SevenSegementWire[18] .is_wysiwyg = "true";
defparam \SevenSegementWire[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X114_Y36_N17
dffeas \SevenSegementWire[16] (
	.clk(\clock~input_o ),
	.d(\mem~519_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(SevenSegementWire[16]),
	.prn(vcc));
// synopsys translate_off
defparam \SevenSegementWire[16] .is_wysiwyg = "true";
defparam \SevenSegementWire[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X114_Y36_N31
dffeas \SevenSegementWire[17] (
	.clk(\clock~input_o ),
	.d(\mem~520_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(SevenSegementWire[17]),
	.prn(vcc));
// synopsys translate_off
defparam \SevenSegementWire[17] .is_wysiwyg = "true";
defparam \SevenSegementWire[17] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X82_Y4_N20
cycloneive_lcell_comb \u4|cathodes[0]~0 (
// Equation(s):
// \u4|cathodes[0]~0_combout  = (SevenSegementWire[17]) # (SevenSegementWire[18] $ (!SevenSegementWire[16]))

	.dataa(SevenSegementWire[18]),
	.datab(gnd),
	.datac(SevenSegementWire[16]),
	.datad(SevenSegementWire[17]),
	.cin(gnd),
	.combout(\u4|cathodes[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u4|cathodes[0]~0 .lut_mask = 16'hFFA5;
defparam \u4|cathodes[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y4_N14
cycloneive_lcell_comb \u4|cathodes[1]~1 (
// Equation(s):
// \u4|cathodes[1]~1_combout  = (SevenSegementWire[18] & (SevenSegementWire[16] $ (SevenSegementWire[17])))

	.dataa(SevenSegementWire[18]),
	.datab(gnd),
	.datac(SevenSegementWire[16]),
	.datad(SevenSegementWire[17]),
	.cin(gnd),
	.combout(\u4|cathodes[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u4|cathodes[1]~1 .lut_mask = 16'h0AA0;
defparam \u4|cathodes[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y4_N24
cycloneive_lcell_comb \u4|cathodes[2]~2 (
// Equation(s):
// \u4|cathodes[2]~2_combout  = (SevenSegementWire[18]) # ((SevenSegementWire[16]) # (!SevenSegementWire[17]))

	.dataa(SevenSegementWire[18]),
	.datab(gnd),
	.datac(SevenSegementWire[16]),
	.datad(SevenSegementWire[17]),
	.cin(gnd),
	.combout(\u4|cathodes[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u4|cathodes[2]~2 .lut_mask = 16'hFAFF;
defparam \u4|cathodes[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y4_N22
cycloneive_lcell_comb \u4|cathodes[3]~3 (
// Equation(s):
// \u4|cathodes[3]~3_combout  = (SevenSegementWire[18] & (SevenSegementWire[16] $ (!SevenSegementWire[17]))) # (!SevenSegementWire[18] & (SevenSegementWire[16] & !SevenSegementWire[17]))

	.dataa(SevenSegementWire[18]),
	.datab(gnd),
	.datac(SevenSegementWire[16]),
	.datad(SevenSegementWire[17]),
	.cin(gnd),
	.combout(\u4|cathodes[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u4|cathodes[3]~3 .lut_mask = 16'hA05A;
defparam \u4|cathodes[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y4_N28
cycloneive_lcell_comb \u4|cathodes[4]~4 (
// Equation(s):
// \u4|cathodes[4]~4_combout  = (SevenSegementWire[16]) # ((SevenSegementWire[18] & !SevenSegementWire[17]))

	.dataa(SevenSegementWire[18]),
	.datab(gnd),
	.datac(SevenSegementWire[16]),
	.datad(SevenSegementWire[17]),
	.cin(gnd),
	.combout(\u4|cathodes[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u4|cathodes[4]~4 .lut_mask = 16'hF0FA;
defparam \u4|cathodes[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y4_N26
cycloneive_lcell_comb \u4|cathodes[5]~5 (
// Equation(s):
// \u4|cathodes[5]~5_combout  = (SevenSegementWire[18] & (SevenSegementWire[16] & SevenSegementWire[17])) # (!SevenSegementWire[18] & ((SevenSegementWire[16]) # (SevenSegementWire[17])))

	.dataa(SevenSegementWire[18]),
	.datab(gnd),
	.datac(SevenSegementWire[16]),
	.datad(SevenSegementWire[17]),
	.cin(gnd),
	.combout(\u4|cathodes[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u4|cathodes[5]~5 .lut_mask = 16'hF550;
defparam \u4|cathodes[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X82_Y4_N12
cycloneive_lcell_comb \u4|cathodes[6]~6 (
// Equation(s):
// \u4|cathodes[6]~6_combout  = (SevenSegementWire[18] & (SevenSegementWire[16] & SevenSegementWire[17])) # (!SevenSegementWire[18] & ((!SevenSegementWire[17])))

	.dataa(SevenSegementWire[18]),
	.datab(gnd),
	.datac(SevenSegementWire[16]),
	.datad(SevenSegementWire[17]),
	.cin(gnd),
	.combout(\u4|cathodes[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u4|cathodes[6]~6 .lut_mask = 16'hA055;
defparam \u4|cathodes[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y36_N7
dffeas \SevenSegementWire[21] (
	.clk(\clock~input_o ),
	.d(\mem~523_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(SevenSegementWire[21]),
	.prn(vcc));
// synopsys translate_off
defparam \SevenSegementWire[21] .is_wysiwyg = "true";
defparam \SevenSegementWire[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X114_Y36_N21
dffeas \SevenSegementWire[23] (
	.clk(\clock~input_o ),
	.d(\mem~525_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(SevenSegementWire[23]),
	.prn(vcc));
// synopsys translate_off
defparam \SevenSegementWire[23] .is_wysiwyg = "true";
defparam \SevenSegementWire[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X114_Y36_N9
dffeas \SevenSegementWire[22] (
	.clk(\clock~input_o ),
	.d(\mem~524_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(SevenSegementWire[22]),
	.prn(vcc));
// synopsys translate_off
defparam \SevenSegementWire[22] .is_wysiwyg = "true";
defparam \SevenSegementWire[22] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y37_N6
cycloneive_lcell_comb \SevenSegementWire[20]~feeder (
// Equation(s):
// \SevenSegementWire[20]~feeder_combout  = \mem~522_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\mem~522_combout ),
	.cin(gnd),
	.combout(\SevenSegementWire[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \SevenSegementWire[20]~feeder .lut_mask = 16'hFF00;
defparam \SevenSegementWire[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y37_N7
dffeas \SevenSegementWire[20] (
	.clk(\clock~input_o ),
	.d(\SevenSegementWire[20]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(SevenSegementWire[20]),
	.prn(vcc));
// synopsys translate_off
defparam \SevenSegementWire[20] .is_wysiwyg = "true";
defparam \SevenSegementWire[20] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X114_Y32_N30
cycloneive_lcell_comb \u5|cathodes[0]~0 (
// Equation(s):
// \u5|cathodes[0]~0_combout  = (SevenSegementWire[23] & (SevenSegementWire[20] & (SevenSegementWire[21] $ (SevenSegementWire[22])))) # (!SevenSegementWire[23] & (!SevenSegementWire[21] & (SevenSegementWire[22] $ (SevenSegementWire[20]))))

	.dataa(SevenSegementWire[21]),
	.datab(SevenSegementWire[23]),
	.datac(SevenSegementWire[22]),
	.datad(SevenSegementWire[20]),
	.cin(gnd),
	.combout(\u5|cathodes[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u5|cathodes[0]~0 .lut_mask = 16'h4910;
defparam \u5|cathodes[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y32_N20
cycloneive_lcell_comb \u5|cathodes[1]~1 (
// Equation(s):
// \u5|cathodes[1]~1_combout  = (SevenSegementWire[21] & ((SevenSegementWire[20] & (SevenSegementWire[23])) # (!SevenSegementWire[20] & ((SevenSegementWire[22]))))) # (!SevenSegementWire[21] & (SevenSegementWire[22] & (SevenSegementWire[23] $ 
// (SevenSegementWire[20]))))

	.dataa(SevenSegementWire[21]),
	.datab(SevenSegementWire[23]),
	.datac(SevenSegementWire[22]),
	.datad(SevenSegementWire[20]),
	.cin(gnd),
	.combout(\u5|cathodes[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u5|cathodes[1]~1 .lut_mask = 16'h98E0;
defparam \u5|cathodes[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y32_N26
cycloneive_lcell_comb \u5|cathodes[2]~2 (
// Equation(s):
// \u5|cathodes[2]~2_combout  = (SevenSegementWire[23] & (((!SevenSegementWire[21] & SevenSegementWire[20])) # (!SevenSegementWire[22]))) # (!SevenSegementWire[23] & (((SevenSegementWire[22]) # (SevenSegementWire[20])) # (!SevenSegementWire[21])))

	.dataa(SevenSegementWire[21]),
	.datab(SevenSegementWire[23]),
	.datac(SevenSegementWire[22]),
	.datad(SevenSegementWire[20]),
	.cin(gnd),
	.combout(\u5|cathodes[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u5|cathodes[2]~2 .lut_mask = 16'h7F3D;
defparam \u5|cathodes[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y32_N24
cycloneive_lcell_comb \u5|cathodes[3]~3 (
// Equation(s):
// \u5|cathodes[3]~3_combout  = (SevenSegementWire[21] & ((SevenSegementWire[22] & ((SevenSegementWire[20]))) # (!SevenSegementWire[22] & (SevenSegementWire[23] & !SevenSegementWire[20])))) # (!SevenSegementWire[21] & (!SevenSegementWire[23] & 
// (SevenSegementWire[22] $ (SevenSegementWire[20]))))

	.dataa(SevenSegementWire[21]),
	.datab(SevenSegementWire[23]),
	.datac(SevenSegementWire[22]),
	.datad(SevenSegementWire[20]),
	.cin(gnd),
	.combout(\u5|cathodes[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u5|cathodes[3]~3 .lut_mask = 16'hA118;
defparam \u5|cathodes[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y32_N10
cycloneive_lcell_comb \u5|cathodes[4]~4 (
// Equation(s):
// \u5|cathodes[4]~4_combout  = (SevenSegementWire[21] & (!SevenSegementWire[23] & ((SevenSegementWire[20])))) # (!SevenSegementWire[21] & ((SevenSegementWire[22] & (!SevenSegementWire[23])) # (!SevenSegementWire[22] & ((SevenSegementWire[20])))))

	.dataa(SevenSegementWire[21]),
	.datab(SevenSegementWire[23]),
	.datac(SevenSegementWire[22]),
	.datad(SevenSegementWire[20]),
	.cin(gnd),
	.combout(\u5|cathodes[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u5|cathodes[4]~4 .lut_mask = 16'h3710;
defparam \u5|cathodes[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y32_N16
cycloneive_lcell_comb \u5|cathodes[5]~5 (
// Equation(s):
// \u5|cathodes[5]~5_combout  = (SevenSegementWire[21] & (!SevenSegementWire[23] & ((SevenSegementWire[20]) # (!SevenSegementWire[22])))) # (!SevenSegementWire[21] & (SevenSegementWire[20] & (SevenSegementWire[23] $ (!SevenSegementWire[22]))))

	.dataa(SevenSegementWire[21]),
	.datab(SevenSegementWire[23]),
	.datac(SevenSegementWire[22]),
	.datad(SevenSegementWire[20]),
	.cin(gnd),
	.combout(\u5|cathodes[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u5|cathodes[5]~5 .lut_mask = 16'h6302;
defparam \u5|cathodes[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y32_N22
cycloneive_lcell_comb \u5|cathodes[6]~6 (
// Equation(s):
// \u5|cathodes[6]~6_combout  = (SevenSegementWire[20] & (!SevenSegementWire[23] & (SevenSegementWire[21] $ (!SevenSegementWire[22])))) # (!SevenSegementWire[20] & (!SevenSegementWire[21] & (SevenSegementWire[23] $ (!SevenSegementWire[22]))))

	.dataa(SevenSegementWire[21]),
	.datab(SevenSegementWire[23]),
	.datac(SevenSegementWire[22]),
	.datad(SevenSegementWire[20]),
	.cin(gnd),
	.combout(\u5|cathodes[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u5|cathodes[6]~6 .lut_mask = 16'h2141;
defparam \u5|cathodes[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X114_Y36_N2
cycloneive_lcell_comb \mem~529 (
// Equation(s):
// \mem~529_combout  = (!\mem.raddr_b[0]~1_combout  & (!\mem.raddr_b[2]~5_combout  & (!\mem.raddr_b[3]~7_combout  & \mem.raddr_b[1]~3_combout )))

	.dataa(\mem.raddr_b[0]~1_combout ),
	.datab(\mem.raddr_b[2]~5_combout ),
	.datac(\mem.raddr_b[3]~7_combout ),
	.datad(\mem.raddr_b[1]~3_combout ),
	.cin(gnd),
	.combout(\mem~529_combout ),
	.cout());
// synopsys translate_off
defparam \mem~529 .lut_mask = 16'h0100;
defparam \mem~529 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y36_N3
dffeas \SevenSegementWire[25] (
	.clk(\clock~input_o ),
	.d(\mem~529_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(SevenSegementWire[25]),
	.prn(vcc));
// synopsys translate_off
defparam \SevenSegementWire[25] .is_wysiwyg = "true";
defparam \SevenSegementWire[25] .power_up = "low";
// synopsys translate_on

// Location: FF_X114_Y38_N15
dffeas \SevenSegementWire[27] (
	.clk(\clock~input_o ),
	.d(\mem~528_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(SevenSegementWire[27]),
	.prn(vcc));
// synopsys translate_off
defparam \SevenSegementWire[27] .is_wysiwyg = "true";
defparam \SevenSegementWire[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X114_Y36_N1
dffeas \SevenSegementWire[24] (
	.clk(\clock~input_o ),
	.d(\mem~522_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(SevenSegementWire[24]),
	.prn(vcc));
// synopsys translate_off
defparam \SevenSegementWire[24] .is_wysiwyg = "true";
defparam \SevenSegementWire[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X114_Y40_N21
dffeas \SevenSegementWire[26] (
	.clk(\clock~input_o ),
	.d(gnd),
	.asdata(\mem~527_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(SevenSegementWire[26]),
	.prn(vcc));
// synopsys translate_off
defparam \SevenSegementWire[26] .is_wysiwyg = "true";
defparam \SevenSegementWire[26] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X113_Y36_N8
cycloneive_lcell_comb \u6|cathodes[0]~0 (
// Equation(s):
// \u6|cathodes[0]~0_combout  = (SevenSegementWire[27] & (SevenSegementWire[24] & (SevenSegementWire[25] $ (SevenSegementWire[26])))) # (!SevenSegementWire[27] & (!SevenSegementWire[25] & (SevenSegementWire[24] $ (SevenSegementWire[26]))))

	.dataa(SevenSegementWire[25]),
	.datab(SevenSegementWire[27]),
	.datac(SevenSegementWire[24]),
	.datad(SevenSegementWire[26]),
	.cin(gnd),
	.combout(\u6|cathodes[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u6|cathodes[0]~0 .lut_mask = 16'h4190;
defparam \u6|cathodes[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y36_N10
cycloneive_lcell_comb \u6|cathodes[1]~1 (
// Equation(s):
// \u6|cathodes[1]~1_combout  = (SevenSegementWire[25] & ((SevenSegementWire[24] & (SevenSegementWire[27])) # (!SevenSegementWire[24] & ((SevenSegementWire[26]))))) # (!SevenSegementWire[25] & (SevenSegementWire[26] & (SevenSegementWire[27] $ 
// (SevenSegementWire[24]))))

	.dataa(SevenSegementWire[25]),
	.datab(SevenSegementWire[27]),
	.datac(SevenSegementWire[24]),
	.datad(SevenSegementWire[26]),
	.cin(gnd),
	.combout(\u6|cathodes[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u6|cathodes[1]~1 .lut_mask = 16'h9E80;
defparam \u6|cathodes[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y36_N28
cycloneive_lcell_comb \u6|cathodes[2]~2 (
// Equation(s):
// \u6|cathodes[2]~2_combout  = (SevenSegementWire[27] & (((!SevenSegementWire[25] & SevenSegementWire[24])) # (!SevenSegementWire[26]))) # (!SevenSegementWire[27] & (((SevenSegementWire[24]) # (SevenSegementWire[26])) # (!SevenSegementWire[25])))

	.dataa(SevenSegementWire[25]),
	.datab(SevenSegementWire[27]),
	.datac(SevenSegementWire[24]),
	.datad(SevenSegementWire[26]),
	.cin(gnd),
	.combout(\u6|cathodes[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u6|cathodes[2]~2 .lut_mask = 16'h73FD;
defparam \u6|cathodes[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y36_N18
cycloneive_lcell_comb \u6|cathodes[3]~3 (
// Equation(s):
// \u6|cathodes[3]~3_combout  = (SevenSegementWire[25] & ((SevenSegementWire[24] & ((SevenSegementWire[26]))) # (!SevenSegementWire[24] & (SevenSegementWire[27] & !SevenSegementWire[26])))) # (!SevenSegementWire[25] & (!SevenSegementWire[27] & 
// (SevenSegementWire[24] $ (SevenSegementWire[26]))))

	.dataa(SevenSegementWire[25]),
	.datab(SevenSegementWire[27]),
	.datac(SevenSegementWire[24]),
	.datad(SevenSegementWire[26]),
	.cin(gnd),
	.combout(\u6|cathodes[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u6|cathodes[3]~3 .lut_mask = 16'hA118;
defparam \u6|cathodes[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y36_N12
cycloneive_lcell_comb \u6|cathodes[4]~4 (
// Equation(s):
// \u6|cathodes[4]~4_combout  = (SevenSegementWire[25] & (!SevenSegementWire[27] & (SevenSegementWire[24]))) # (!SevenSegementWire[25] & ((SevenSegementWire[26] & (!SevenSegementWire[27])) # (!SevenSegementWire[26] & ((SevenSegementWire[24])))))

	.dataa(SevenSegementWire[25]),
	.datab(SevenSegementWire[27]),
	.datac(SevenSegementWire[24]),
	.datad(SevenSegementWire[26]),
	.cin(gnd),
	.combout(\u6|cathodes[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u6|cathodes[4]~4 .lut_mask = 16'h3170;
defparam \u6|cathodes[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y36_N26
cycloneive_lcell_comb \u6|cathodes[5]~5 (
// Equation(s):
// \u6|cathodes[5]~5_combout  = (SevenSegementWire[25] & (!SevenSegementWire[27] & ((SevenSegementWire[24]) # (!SevenSegementWire[26])))) # (!SevenSegementWire[25] & (SevenSegementWire[24] & (SevenSegementWire[27] $ (!SevenSegementWire[26]))))

	.dataa(SevenSegementWire[25]),
	.datab(SevenSegementWire[27]),
	.datac(SevenSegementWire[24]),
	.datad(SevenSegementWire[26]),
	.cin(gnd),
	.combout(\u6|cathodes[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u6|cathodes[5]~5 .lut_mask = 16'h6032;
defparam \u6|cathodes[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X113_Y36_N4
cycloneive_lcell_comb \u6|cathodes[6]~6 (
// Equation(s):
// \u6|cathodes[6]~6_combout  = (SevenSegementWire[24] & (!SevenSegementWire[27] & (SevenSegementWire[25] $ (!SevenSegementWire[26])))) # (!SevenSegementWire[24] & (!SevenSegementWire[25] & (SevenSegementWire[27] $ (!SevenSegementWire[26]))))

	.dataa(SevenSegementWire[25]),
	.datab(SevenSegementWire[27]),
	.datac(SevenSegementWire[24]),
	.datad(SevenSegementWire[26]),
	.cin(gnd),
	.combout(\u6|cathodes[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u6|cathodes[6]~6 .lut_mask = 16'h2411;
defparam \u6|cathodes[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X114_Y38_N29
dffeas \SevenSegementWire[31] (
	.clk(\clock~input_o ),
	.d(gnd),
	.asdata(\mem~527_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(SevenSegementWire[31]),
	.prn(vcc));
// synopsys translate_off
defparam \SevenSegementWire[31] .is_wysiwyg = "true";
defparam \SevenSegementWire[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X114_Y36_N11
dffeas \SevenSegementWire[29] (
	.clk(\clock~input_o ),
	.d(\mem~526_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(SevenSegementWire[29]),
	.prn(vcc));
// synopsys translate_off
defparam \SevenSegementWire[29] .is_wysiwyg = "true";
defparam \SevenSegementWire[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X114_Y40_N27
dffeas \SevenSegementWire[28] (
	.clk(\clock~input_o ),
	.d(\mem~516_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\reset~input_o ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(SevenSegementWire[28]),
	.prn(vcc));
// synopsys translate_off
defparam \SevenSegementWire[28] .is_wysiwyg = "true";
defparam \SevenSegementWire[28] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y4_N0
cycloneive_lcell_comb \u7|cathodes[0]~0 (
// Equation(s):
// \u7|cathodes[0]~0_combout  = (SevenSegementWire[28] & (SevenSegementWire[31] $ (!SevenSegementWire[29])))

	.dataa(gnd),
	.datab(SevenSegementWire[31]),
	.datac(SevenSegementWire[29]),
	.datad(SevenSegementWire[28]),
	.cin(gnd),
	.combout(\u7|cathodes[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \u7|cathodes[0]~0 .lut_mask = 16'hC300;
defparam \u7|cathodes[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y4_N22
cycloneive_lcell_comb \u7|cathodes[1]~1 (
// Equation(s):
// \u7|cathodes[1]~1_combout  = (SevenSegementWire[31] & (SevenSegementWire[29] & SevenSegementWire[28]))

	.dataa(gnd),
	.datab(SevenSegementWire[31]),
	.datac(SevenSegementWire[29]),
	.datad(SevenSegementWire[28]),
	.cin(gnd),
	.combout(\u7|cathodes[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \u7|cathodes[1]~1 .lut_mask = 16'hC000;
defparam \u7|cathodes[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y4_N12
cycloneive_lcell_comb \u7|cathodes[2]~2 (
// Equation(s):
// \u7|cathodes[2]~2_combout  = (SevenSegementWire[31]) # ((SevenSegementWire[28]) # (!SevenSegementWire[29]))

	.dataa(gnd),
	.datab(SevenSegementWire[31]),
	.datac(SevenSegementWire[29]),
	.datad(SevenSegementWire[28]),
	.cin(gnd),
	.combout(\u7|cathodes[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \u7|cathodes[2]~2 .lut_mask = 16'hFFCF;
defparam \u7|cathodes[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y4_N2
cycloneive_lcell_comb \u7|cathodes[3]~3 (
// Equation(s):
// \u7|cathodes[3]~3_combout  = (SevenSegementWire[31] & ((SevenSegementWire[28]) # (!SevenSegementWire[29]))) # (!SevenSegementWire[31] & ((SevenSegementWire[29]) # (!SevenSegementWire[28])))

	.dataa(gnd),
	.datab(SevenSegementWire[31]),
	.datac(SevenSegementWire[29]),
	.datad(SevenSegementWire[28]),
	.cin(gnd),
	.combout(\u7|cathodes[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \u7|cathodes[3]~3 .lut_mask = 16'hFC3F;
defparam \u7|cathodes[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y4_N28
cycloneive_lcell_comb \u7|cathodes[4]~4 (
// Equation(s):
// \u7|cathodes[4]~4_combout  = (SevenSegementWire[28] & ((!SevenSegementWire[29]) # (!SevenSegementWire[31])))

	.dataa(gnd),
	.datab(SevenSegementWire[31]),
	.datac(SevenSegementWire[29]),
	.datad(SevenSegementWire[28]),
	.cin(gnd),
	.combout(\u7|cathodes[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \u7|cathodes[4]~4 .lut_mask = 16'h3F00;
defparam \u7|cathodes[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y4_N26
cycloneive_lcell_comb \u7|cathodes[5]~5 (
// Equation(s):
// \u7|cathodes[5]~5_combout  = (!SevenSegementWire[31] & ((SevenSegementWire[29]) # (SevenSegementWire[28])))

	.dataa(gnd),
	.datab(SevenSegementWire[31]),
	.datac(SevenSegementWire[29]),
	.datad(SevenSegementWire[28]),
	.cin(gnd),
	.combout(\u7|cathodes[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \u7|cathodes[5]~5 .lut_mask = 16'h3330;
defparam \u7|cathodes[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y4_N24
cycloneive_lcell_comb \u7|cathodes[3]~6 (
// Equation(s):
// \u7|cathodes[3]~6_combout  = (SevenSegementWire[29]) # (SevenSegementWire[31])

	.dataa(gnd),
	.datab(gnd),
	.datac(SevenSegementWire[29]),
	.datad(SevenSegementWire[31]),
	.cin(gnd),
	.combout(\u7|cathodes[3]~6_combout ),
	.cout());
// synopsys translate_off
defparam \u7|cathodes[3]~6 .lut_mask = 16'hFFF0;
defparam \u7|cathodes[3]~6 .sum_lutc_input = "datac";
// synopsys translate_on

assign PC_out[0] = \PC_out[0]~output_o ;

assign PC_out[1] = \PC_out[1]~output_o ;

assign PC_out[2] = \PC_out[2]~output_o ;

assign PC_out[3] = \PC_out[3]~output_o ;

assign PC_out[4] = \PC_out[4]~output_o ;

assign PC_out[5] = \PC_out[5]~output_o ;

assign PC_out[6] = \PC_out[6]~output_o ;

assign PC_out[7] = \PC_out[7]~output_o ;

assign PC_out[8] = \PC_out[8]~output_o ;

assign PC_out[9] = \PC_out[9]~output_o ;

assign PC_out[10] = \PC_out[10]~output_o ;

assign PC_out[11] = \PC_out[11]~output_o ;

assign PC_out[12] = \PC_out[12]~output_o ;

assign PC_out[13] = \PC_out[13]~output_o ;

assign PC_out[14] = \PC_out[14]~output_o ;

assign PC_out[15] = \PC_out[15]~output_o ;

assign PC_out[16] = \PC_out[16]~output_o ;

assign PC_out[17] = \PC_out[17]~output_o ;

assign PC_out[18] = \PC_out[18]~output_o ;

assign PC_out[19] = \PC_out[19]~output_o ;

assign PC_out[20] = \PC_out[20]~output_o ;

assign PC_out[21] = \PC_out[21]~output_o ;

assign PC_out[22] = \PC_out[22]~output_o ;

assign PC_out[23] = \PC_out[23]~output_o ;

assign PC_out[24] = \PC_out[24]~output_o ;

assign PC_out[25] = \PC_out[25]~output_o ;

assign PC_out[26] = \PC_out[26]~output_o ;

assign PC_out[27] = \PC_out[27]~output_o ;

assign PC_out[28] = \PC_out[28]~output_o ;

assign PC_out[29] = \PC_out[29]~output_o ;

assign PC_out[30] = \PC_out[30]~output_o ;

assign PC_out[31] = \PC_out[31]~output_o ;

assign instruction[0] = \instruction[0]~output_o ;

assign instruction[1] = \instruction[1]~output_o ;

assign instruction[2] = \instruction[2]~output_o ;

assign instruction[3] = \instruction[3]~output_o ;

assign instruction[4] = \instruction[4]~output_o ;

assign instruction[5] = \instruction[5]~output_o ;

assign instruction[6] = \instruction[6]~output_o ;

assign instruction[7] = \instruction[7]~output_o ;

assign instruction[8] = \instruction[8]~output_o ;

assign instruction[9] = \instruction[9]~output_o ;

assign instruction[10] = \instruction[10]~output_o ;

assign instruction[11] = \instruction[11]~output_o ;

assign instruction[12] = \instruction[12]~output_o ;

assign instruction[13] = \instruction[13]~output_o ;

assign instruction[14] = \instruction[14]~output_o ;

assign instruction[15] = \instruction[15]~output_o ;

assign instruction[16] = \instruction[16]~output_o ;

assign instruction[17] = \instruction[17]~output_o ;

assign instruction[18] = \instruction[18]~output_o ;

assign instruction[19] = \instruction[19]~output_o ;

assign instruction[20] = \instruction[20]~output_o ;

assign instruction[21] = \instruction[21]~output_o ;

assign instruction[22] = \instruction[22]~output_o ;

assign instruction[23] = \instruction[23]~output_o ;

assign instruction[24] = \instruction[24]~output_o ;

assign instruction[25] = \instruction[25]~output_o ;

assign instruction[26] = \instruction[26]~output_o ;

assign instruction[27] = \instruction[27]~output_o ;

assign instruction[28] = \instruction[28]~output_o ;

assign instruction[29] = \instruction[29]~output_o ;

assign instruction[30] = \instruction[30]~output_o ;

assign instruction[31] = \instruction[31]~output_o ;

assign SevenSegement0[0] = \SevenSegement0[0]~output_o ;

assign SevenSegement0[1] = \SevenSegement0[1]~output_o ;

assign SevenSegement0[2] = \SevenSegement0[2]~output_o ;

assign SevenSegement0[3] = \SevenSegement0[3]~output_o ;

assign SevenSegement0[4] = \SevenSegement0[4]~output_o ;

assign SevenSegement0[5] = \SevenSegement0[5]~output_o ;

assign SevenSegement0[6] = \SevenSegement0[6]~output_o ;

assign SevenSegement1[0] = \SevenSegement1[0]~output_o ;

assign SevenSegement1[1] = \SevenSegement1[1]~output_o ;

assign SevenSegement1[2] = \SevenSegement1[2]~output_o ;

assign SevenSegement1[3] = \SevenSegement1[3]~output_o ;

assign SevenSegement1[4] = \SevenSegement1[4]~output_o ;

assign SevenSegement1[5] = \SevenSegement1[5]~output_o ;

assign SevenSegement1[6] = \SevenSegement1[6]~output_o ;

assign SevenSegement2[0] = \SevenSegement2[0]~output_o ;

assign SevenSegement2[1] = \SevenSegement2[1]~output_o ;

assign SevenSegement2[2] = \SevenSegement2[2]~output_o ;

assign SevenSegement2[3] = \SevenSegement2[3]~output_o ;

assign SevenSegement2[4] = \SevenSegement2[4]~output_o ;

assign SevenSegement2[5] = \SevenSegement2[5]~output_o ;

assign SevenSegement2[6] = \SevenSegement2[6]~output_o ;

assign SevenSegement3[0] = \SevenSegement3[0]~output_o ;

assign SevenSegement3[1] = \SevenSegement3[1]~output_o ;

assign SevenSegement3[2] = \SevenSegement3[2]~output_o ;

assign SevenSegement3[3] = \SevenSegement3[3]~output_o ;

assign SevenSegement3[4] = \SevenSegement3[4]~output_o ;

assign SevenSegement3[5] = \SevenSegement3[5]~output_o ;

assign SevenSegement3[6] = \SevenSegement3[6]~output_o ;

assign SevenSegement4[0] = \SevenSegement4[0]~output_o ;

assign SevenSegement4[1] = \SevenSegement4[1]~output_o ;

assign SevenSegement4[2] = \SevenSegement4[2]~output_o ;

assign SevenSegement4[3] = \SevenSegement4[3]~output_o ;

assign SevenSegement4[4] = \SevenSegement4[4]~output_o ;

assign SevenSegement4[5] = \SevenSegement4[5]~output_o ;

assign SevenSegement4[6] = \SevenSegement4[6]~output_o ;

assign SevenSegement5[0] = \SevenSegement5[0]~output_o ;

assign SevenSegement5[1] = \SevenSegement5[1]~output_o ;

assign SevenSegement5[2] = \SevenSegement5[2]~output_o ;

assign SevenSegement5[3] = \SevenSegement5[3]~output_o ;

assign SevenSegement5[4] = \SevenSegement5[4]~output_o ;

assign SevenSegement5[5] = \SevenSegement5[5]~output_o ;

assign SevenSegement5[6] = \SevenSegement5[6]~output_o ;

assign SevenSegement6[0] = \SevenSegement6[0]~output_o ;

assign SevenSegement6[1] = \SevenSegement6[1]~output_o ;

assign SevenSegement6[2] = \SevenSegement6[2]~output_o ;

assign SevenSegement6[3] = \SevenSegement6[3]~output_o ;

assign SevenSegement6[4] = \SevenSegement6[4]~output_o ;

assign SevenSegement6[5] = \SevenSegement6[5]~output_o ;

assign SevenSegement6[6] = \SevenSegement6[6]~output_o ;

assign SevenSegement7[0] = \SevenSegement7[0]~output_o ;

assign SevenSegement7[1] = \SevenSegement7[1]~output_o ;

assign SevenSegement7[2] = \SevenSegement7[2]~output_o ;

assign SevenSegement7[3] = \SevenSegement7[3]~output_o ;

assign SevenSegement7[4] = \SevenSegement7[4]~output_o ;

assign SevenSegement7[5] = \SevenSegement7[5]~output_o ;

assign SevenSegement7[6] = \SevenSegement7[6]~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
