INTSTYLE=ise
INFILE=C:\Users\ja\Desktop\work\FPGA\projekty\DCEQ816\LOGIC.ncd
OUTFILE=C:\Users\ja\Desktop\work\FPGA\projekty\DCEQ816\LOGIC.bit
FAMILY=Spartan6
PART=xc6slx9-3tqg144
WORKINGDIR=C:\Users\ja\Desktop\work\FPGA\projekty\DCEQ816
LICENSE=WebPack
USER_INFO=211646583_0_0_354
