#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x21d3f30 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x21a2320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x21a9a90 .functor NOT 1, L_0x21ffcb0, C4<0>, C4<0>, C4<0>;
L_0x21ffa90 .functor XOR 2, L_0x21ff930, L_0x21ff9f0, C4<00>, C4<00>;
L_0x21ffba0 .functor XOR 2, L_0x21ffa90, L_0x21ffb00, C4<00>, C4<00>;
v0x21fc390_0 .net *"_ivl_10", 1 0, L_0x21ffb00;  1 drivers
v0x21fc490_0 .net *"_ivl_12", 1 0, L_0x21ffba0;  1 drivers
v0x21fc570_0 .net *"_ivl_2", 1 0, L_0x21ff870;  1 drivers
v0x21fc630_0 .net *"_ivl_4", 1 0, L_0x21ff930;  1 drivers
v0x21fc710_0 .net *"_ivl_6", 1 0, L_0x21ff9f0;  1 drivers
v0x21fc840_0 .net *"_ivl_8", 1 0, L_0x21ffa90;  1 drivers
v0x21fc920_0 .net "a", 0 0, v0x21fa2d0_0;  1 drivers
v0x21fc9c0_0 .net "b", 0 0, v0x21fa370_0;  1 drivers
v0x21fca60_0 .net "c", 0 0, v0x21fa410_0;  1 drivers
v0x21fcb00_0 .var "clk", 0 0;
v0x21fcba0_0 .net "d", 0 0, v0x21fa550_0;  1 drivers
v0x21fcc40_0 .net "out_pos_dut", 0 0, L_0x21ff6e0;  1 drivers
v0x21fcce0_0 .net "out_pos_ref", 0 0, L_0x21fe320;  1 drivers
v0x21fcd80_0 .net "out_sop_dut", 0 0, L_0x21feb90;  1 drivers
v0x21fce20_0 .net "out_sop_ref", 0 0, L_0x21d5440;  1 drivers
v0x21fcec0_0 .var/2u "stats1", 223 0;
v0x21fcf60_0 .var/2u "strobe", 0 0;
v0x21fd110_0 .net "tb_match", 0 0, L_0x21ffcb0;  1 drivers
v0x21fd1e0_0 .net "tb_mismatch", 0 0, L_0x21a9a90;  1 drivers
v0x21fd280_0 .net "wavedrom_enable", 0 0, v0x21fa820_0;  1 drivers
v0x21fd350_0 .net "wavedrom_title", 511 0, v0x21fa8c0_0;  1 drivers
L_0x21ff870 .concat [ 1 1 0 0], L_0x21fe320, L_0x21d5440;
L_0x21ff930 .concat [ 1 1 0 0], L_0x21fe320, L_0x21d5440;
L_0x21ff9f0 .concat [ 1 1 0 0], L_0x21ff6e0, L_0x21feb90;
L_0x21ffb00 .concat [ 1 1 0 0], L_0x21fe320, L_0x21d5440;
L_0x21ffcb0 .cmp/eeq 2, L_0x21ff870, L_0x21ffba0;
S_0x21a67c0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x21a2320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x21a9e70 .functor AND 1, v0x21fa410_0, v0x21fa550_0, C4<1>, C4<1>;
L_0x21aa250 .functor NOT 1, v0x21fa2d0_0, C4<0>, C4<0>, C4<0>;
L_0x21aa630 .functor NOT 1, v0x21fa370_0, C4<0>, C4<0>, C4<0>;
L_0x21aa8b0 .functor AND 1, L_0x21aa250, L_0x21aa630, C4<1>, C4<1>;
L_0x21c1a20 .functor AND 1, L_0x21aa8b0, v0x21fa410_0, C4<1>, C4<1>;
L_0x21d5440 .functor OR 1, L_0x21a9e70, L_0x21c1a20, C4<0>, C4<0>;
L_0x21fd7a0 .functor NOT 1, v0x21fa370_0, C4<0>, C4<0>, C4<0>;
L_0x21fd810 .functor OR 1, L_0x21fd7a0, v0x21fa550_0, C4<0>, C4<0>;
L_0x21fd920 .functor AND 1, v0x21fa410_0, L_0x21fd810, C4<1>, C4<1>;
L_0x21fd9e0 .functor NOT 1, v0x21fa2d0_0, C4<0>, C4<0>, C4<0>;
L_0x21fdab0 .functor OR 1, L_0x21fd9e0, v0x21fa370_0, C4<0>, C4<0>;
L_0x21fdb20 .functor AND 1, L_0x21fd920, L_0x21fdab0, C4<1>, C4<1>;
L_0x21fdca0 .functor NOT 1, v0x21fa370_0, C4<0>, C4<0>, C4<0>;
L_0x21fdd10 .functor OR 1, L_0x21fdca0, v0x21fa550_0, C4<0>, C4<0>;
L_0x21fdc30 .functor AND 1, v0x21fa410_0, L_0x21fdd10, C4<1>, C4<1>;
L_0x21fdea0 .functor NOT 1, v0x21fa2d0_0, C4<0>, C4<0>, C4<0>;
L_0x21fdfa0 .functor OR 1, L_0x21fdea0, v0x21fa550_0, C4<0>, C4<0>;
L_0x21fe060 .functor AND 1, L_0x21fdc30, L_0x21fdfa0, C4<1>, C4<1>;
L_0x21fe210 .functor XNOR 1, L_0x21fdb20, L_0x21fe060, C4<0>, C4<0>;
v0x21a93c0_0 .net *"_ivl_0", 0 0, L_0x21a9e70;  1 drivers
v0x21a97c0_0 .net *"_ivl_12", 0 0, L_0x21fd7a0;  1 drivers
v0x21a9ba0_0 .net *"_ivl_14", 0 0, L_0x21fd810;  1 drivers
v0x21a9f80_0 .net *"_ivl_16", 0 0, L_0x21fd920;  1 drivers
v0x21aa360_0 .net *"_ivl_18", 0 0, L_0x21fd9e0;  1 drivers
v0x21aa740_0 .net *"_ivl_2", 0 0, L_0x21aa250;  1 drivers
v0x21aa9c0_0 .net *"_ivl_20", 0 0, L_0x21fdab0;  1 drivers
v0x21f8840_0 .net *"_ivl_24", 0 0, L_0x21fdca0;  1 drivers
v0x21f8920_0 .net *"_ivl_26", 0 0, L_0x21fdd10;  1 drivers
v0x21f8a00_0 .net *"_ivl_28", 0 0, L_0x21fdc30;  1 drivers
v0x21f8ae0_0 .net *"_ivl_30", 0 0, L_0x21fdea0;  1 drivers
v0x21f8bc0_0 .net *"_ivl_32", 0 0, L_0x21fdfa0;  1 drivers
v0x21f8ca0_0 .net *"_ivl_36", 0 0, L_0x21fe210;  1 drivers
L_0x7f331d012018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x21f8d60_0 .net *"_ivl_38", 0 0, L_0x7f331d012018;  1 drivers
v0x21f8e40_0 .net *"_ivl_4", 0 0, L_0x21aa630;  1 drivers
v0x21f8f20_0 .net *"_ivl_6", 0 0, L_0x21aa8b0;  1 drivers
v0x21f9000_0 .net *"_ivl_8", 0 0, L_0x21c1a20;  1 drivers
v0x21f90e0_0 .net "a", 0 0, v0x21fa2d0_0;  alias, 1 drivers
v0x21f91a0_0 .net "b", 0 0, v0x21fa370_0;  alias, 1 drivers
v0x21f9260_0 .net "c", 0 0, v0x21fa410_0;  alias, 1 drivers
v0x21f9320_0 .net "d", 0 0, v0x21fa550_0;  alias, 1 drivers
v0x21f93e0_0 .net "out_pos", 0 0, L_0x21fe320;  alias, 1 drivers
v0x21f94a0_0 .net "out_sop", 0 0, L_0x21d5440;  alias, 1 drivers
v0x21f9560_0 .net "pos0", 0 0, L_0x21fdb20;  1 drivers
v0x21f9620_0 .net "pos1", 0 0, L_0x21fe060;  1 drivers
L_0x21fe320 .functor MUXZ 1, L_0x7f331d012018, L_0x21fdb20, L_0x21fe210, C4<>;
S_0x21f97a0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x21a2320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x21fa2d0_0 .var "a", 0 0;
v0x21fa370_0 .var "b", 0 0;
v0x21fa410_0 .var "c", 0 0;
v0x21fa4b0_0 .net "clk", 0 0, v0x21fcb00_0;  1 drivers
v0x21fa550_0 .var "d", 0 0;
v0x21fa640_0 .var/2u "fail", 0 0;
v0x21fa6e0_0 .var/2u "fail1", 0 0;
v0x21fa780_0 .net "tb_match", 0 0, L_0x21ffcb0;  alias, 1 drivers
v0x21fa820_0 .var "wavedrom_enable", 0 0;
v0x21fa8c0_0 .var "wavedrom_title", 511 0;
E_0x21b5350/0 .event negedge, v0x21fa4b0_0;
E_0x21b5350/1 .event posedge, v0x21fa4b0_0;
E_0x21b5350 .event/or E_0x21b5350/0, E_0x21b5350/1;
S_0x21f9ad0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x21f97a0;
 .timescale -12 -12;
v0x21f9d10_0 .var/2s "i", 31 0;
E_0x21b51f0 .event posedge, v0x21fa4b0_0;
S_0x21f9e10 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x21f97a0;
 .timescale -12 -12;
v0x21fa010_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x21fa0f0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x21f97a0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x21faaa0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x21a2320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x21fe4d0 .functor AND 1, v0x21fa410_0, v0x21fa550_0, C4<1>, C4<1>;
L_0x21fe780 .functor NOT 1, v0x21fa2d0_0, C4<0>, C4<0>, C4<0>;
L_0x21fe810 .functor NOT 1, v0x21fa370_0, C4<0>, C4<0>, C4<0>;
L_0x21fe990 .functor AND 1, L_0x21fe780, L_0x21fe810, C4<1>, C4<1>;
L_0x21fead0 .functor AND 1, L_0x21fe990, v0x21fa410_0, C4<1>, C4<1>;
L_0x21feb90 .functor OR 1, L_0x21fe4d0, L_0x21fead0, C4<0>, C4<0>;
L_0x21fed30 .functor NOT 1, v0x21fa370_0, C4<0>, C4<0>, C4<0>;
L_0x21feda0 .functor OR 1, L_0x21fed30, v0x21fa550_0, C4<0>, C4<0>;
L_0x21feeb0 .functor AND 1, v0x21fa410_0, L_0x21feda0, C4<1>, C4<1>;
L_0x21fef70 .functor NOT 1, v0x21fa2d0_0, C4<0>, C4<0>, C4<0>;
L_0x21ff150 .functor OR 1, L_0x21fef70, v0x21fa370_0, C4<0>, C4<0>;
L_0x21ff1c0 .functor AND 1, L_0x21feeb0, L_0x21ff150, C4<1>, C4<1>;
L_0x21ff340 .functor NOT 1, v0x21fa2d0_0, C4<0>, C4<0>, C4<0>;
L_0x21ff3b0 .functor OR 1, L_0x21ff340, v0x21fa550_0, C4<0>, C4<0>;
L_0x21ff2d0 .functor AND 1, v0x21fa410_0, L_0x21ff3b0, C4<1>, C4<1>;
L_0x21ff540 .functor XNOR 1, L_0x21ff1c0, L_0x21ff2d0, C4<0>, C4<0>;
v0x21fac60_0 .net *"_ivl_12", 0 0, L_0x21fed30;  1 drivers
v0x21fad40_0 .net *"_ivl_14", 0 0, L_0x21feda0;  1 drivers
v0x21fae20_0 .net *"_ivl_16", 0 0, L_0x21feeb0;  1 drivers
v0x21faf10_0 .net *"_ivl_18", 0 0, L_0x21fef70;  1 drivers
v0x21faff0_0 .net *"_ivl_2", 0 0, L_0x21fe780;  1 drivers
v0x21fb120_0 .net *"_ivl_20", 0 0, L_0x21ff150;  1 drivers
v0x21fb200_0 .net *"_ivl_24", 0 0, L_0x21ff340;  1 drivers
v0x21fb2e0_0 .net *"_ivl_26", 0 0, L_0x21ff3b0;  1 drivers
v0x21fb3c0_0 .net *"_ivl_30", 0 0, L_0x21ff540;  1 drivers
L_0x7f331d012060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x21fb510_0 .net *"_ivl_32", 0 0, L_0x7f331d012060;  1 drivers
v0x21fb5f0_0 .net *"_ivl_4", 0 0, L_0x21fe810;  1 drivers
v0x21fb6d0_0 .net *"_ivl_6", 0 0, L_0x21fe990;  1 drivers
v0x21fb7b0_0 .net "a", 0 0, v0x21fa2d0_0;  alias, 1 drivers
v0x21fb850_0 .net "b", 0 0, v0x21fa370_0;  alias, 1 drivers
v0x21fb940_0 .net "c", 0 0, v0x21fa410_0;  alias, 1 drivers
v0x21fba30_0 .net "d", 0 0, v0x21fa550_0;  alias, 1 drivers
v0x21fbb20_0 .net "out_pos", 0 0, L_0x21ff6e0;  alias, 1 drivers
v0x21fbcf0_0 .net "out_sop", 0 0, L_0x21feb90;  alias, 1 drivers
v0x21fbdb0_0 .net "pos0", 0 0, L_0x21ff1c0;  1 drivers
v0x21fbe70_0 .net "pos1", 0 0, L_0x21ff2d0;  1 drivers
v0x21fbf30_0 .net "sop_term1", 0 0, L_0x21fe4d0;  1 drivers
v0x21fbff0_0 .net "sop_term2", 0 0, L_0x21fead0;  1 drivers
L_0x21ff6e0 .functor MUXZ 1, L_0x7f331d012060, L_0x21ff1c0, L_0x21ff540, C4<>;
S_0x21fc170 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x21a2320;
 .timescale -12 -12;
E_0x219e9f0 .event anyedge, v0x21fcf60_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x21fcf60_0;
    %nor/r;
    %assign/vec4 v0x21fcf60_0, 0;
    %wait E_0x219e9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x21f97a0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21fa640_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21fa6e0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x21f97a0;
T_4 ;
    %wait E_0x21b5350;
    %load/vec4 v0x21fa780_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x21fa640_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x21f97a0;
T_5 ;
    %wait E_0x21b51f0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21fa550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21fa410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21fa370_0, 0;
    %assign/vec4 v0x21fa2d0_0, 0;
    %wait E_0x21b51f0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21fa550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21fa410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21fa370_0, 0;
    %assign/vec4 v0x21fa2d0_0, 0;
    %wait E_0x21b51f0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21fa550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21fa410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21fa370_0, 0;
    %assign/vec4 v0x21fa2d0_0, 0;
    %wait E_0x21b51f0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21fa550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21fa410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21fa370_0, 0;
    %assign/vec4 v0x21fa2d0_0, 0;
    %wait E_0x21b51f0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21fa550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21fa410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21fa370_0, 0;
    %assign/vec4 v0x21fa2d0_0, 0;
    %wait E_0x21b51f0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21fa550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21fa410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21fa370_0, 0;
    %assign/vec4 v0x21fa2d0_0, 0;
    %wait E_0x21b51f0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21fa550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21fa410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21fa370_0, 0;
    %assign/vec4 v0x21fa2d0_0, 0;
    %wait E_0x21b51f0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21fa550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21fa410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21fa370_0, 0;
    %assign/vec4 v0x21fa2d0_0, 0;
    %wait E_0x21b51f0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21fa550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21fa410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21fa370_0, 0;
    %assign/vec4 v0x21fa2d0_0, 0;
    %wait E_0x21b51f0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21fa550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21fa410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21fa370_0, 0;
    %assign/vec4 v0x21fa2d0_0, 0;
    %wait E_0x21b51f0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21fa550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21fa410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21fa370_0, 0;
    %assign/vec4 v0x21fa2d0_0, 0;
    %wait E_0x21b51f0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x21fa550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21fa410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21fa370_0, 0;
    %assign/vec4 v0x21fa2d0_0, 0;
    %wait E_0x21b51f0;
    %load/vec4 v0x21fa640_0;
    %store/vec4 v0x21fa6e0_0, 0, 1;
    %fork t_1, S_0x21f9ad0;
    %jmp t_0;
    .scope S_0x21f9ad0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x21f9d10_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x21f9d10_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x21b51f0;
    %load/vec4 v0x21f9d10_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x21fa550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21fa410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21fa370_0, 0;
    %assign/vec4 v0x21fa2d0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x21f9d10_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x21f9d10_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x21f97a0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x21b5350;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x21fa550_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21fa410_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x21fa370_0, 0;
    %assign/vec4 v0x21fa2d0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x21fa640_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x21fa6e0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x21a2320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21fcb00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x21fcf60_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x21a2320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x21fcb00_0;
    %inv;
    %store/vec4 v0x21fcb00_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x21a2320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x21fa4b0_0, v0x21fd1e0_0, v0x21fc920_0, v0x21fc9c0_0, v0x21fca60_0, v0x21fcba0_0, v0x21fce20_0, v0x21fcd80_0, v0x21fcce0_0, v0x21fcc40_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x21a2320;
T_9 ;
    %load/vec4 v0x21fcec0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x21fcec0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x21fcec0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x21fcec0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x21fcec0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x21fcec0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x21fcec0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x21fcec0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x21fcec0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x21fcec0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x21a2320;
T_10 ;
    %wait E_0x21b5350;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x21fcec0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21fcec0_0, 4, 32;
    %load/vec4 v0x21fd110_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x21fcec0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21fcec0_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x21fcec0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21fcec0_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x21fce20_0;
    %load/vec4 v0x21fce20_0;
    %load/vec4 v0x21fcd80_0;
    %xor;
    %load/vec4 v0x21fce20_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x21fcec0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21fcec0_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x21fcec0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21fcec0_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x21fcce0_0;
    %load/vec4 v0x21fcce0_0;
    %load/vec4 v0x21fcc40_0;
    %xor;
    %load/vec4 v0x21fcce0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x21fcec0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21fcec0_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x21fcec0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x21fcec0_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can30_depth0/machine/ece241_2013_q2/iter0/response12/top_module.sv";
