/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [4:0] _00_;
  wire [3:0] _01_;
  reg [10:0] _02_;
  wire [7:0] _03_;
  wire [12:0] _04_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [3:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [2:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [4:0] celloutsig_0_15z;
  wire [2:0] celloutsig_0_19z;
  wire [4:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [2:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [8:0] celloutsig_0_30z;
  wire celloutsig_0_34z;
  wire [17:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_41z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [7:0] celloutsig_1_0z;
  wire [16:0] celloutsig_1_10z;
  wire [7:0] celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [5:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [4:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_12z = ~celloutsig_0_1z[2];
  assign celloutsig_1_17z = ~celloutsig_1_13z;
  assign celloutsig_0_20z = ~celloutsig_0_11z[3];
  assign celloutsig_0_2z = ~celloutsig_0_1z[1];
  assign celloutsig_0_27z = ~celloutsig_0_15z[3];
  assign celloutsig_0_34z = ~(celloutsig_0_30z[7] ^ celloutsig_0_26z[0]);
  assign celloutsig_0_4z = ~(celloutsig_0_1z[3] ^ celloutsig_0_1z[1]);
  assign celloutsig_0_7z = ~(celloutsig_0_5z ^ celloutsig_0_0z);
  assign celloutsig_1_10z = in_data[116:100] + { in_data[134:130], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_7z };
  assign celloutsig_0_1z = { in_data[61:58], celloutsig_0_0z } + in_data[9:5];
  always_ff @(negedge clkin_data[64], posedge clkin_data[128])
    if (clkin_data[128]) _02_ <= 11'h000;
    else _02_ <= celloutsig_1_10z[12:2];
  reg [7:0] _16_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z)
    if (celloutsig_1_18z) _16_ <= 8'h00;
    else _16_ <= { celloutsig_0_15z, celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_0z };
  assign { _03_[7:6], _01_, _03_[1:0] } = _16_;
  reg [12:0] _17_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _17_ <= 13'h0000;
    else _17_ <= { celloutsig_0_15z[2:0], celloutsig_0_23z, _03_[7:6], _01_, _03_[1:0], 1'h1 };
  assign { _04_[12:6], _00_[4], _04_[4:0] } = _17_;
  assign celloutsig_1_11z = { celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_5z } / { 1'h1, in_data[188:182] };
  assign celloutsig_0_11z = { celloutsig_0_3z[8], celloutsig_0_9z, celloutsig_0_7z, celloutsig_0_7z } / { 1'h1, in_data[71:69] };
  assign celloutsig_0_0z = in_data[22:14] > in_data[64:56];
  assign celloutsig_0_40z = { celloutsig_0_2z, celloutsig_0_28z, celloutsig_0_28z, celloutsig_0_29z, celloutsig_0_6z } > { celloutsig_0_34z, celloutsig_0_19z, celloutsig_0_10z };
  assign celloutsig_1_1z = celloutsig_1_0z[5:0] > in_data[113:108];
  assign celloutsig_1_7z = { celloutsig_1_3z[5:1], celloutsig_1_1z } > in_data[185:180];
  assign celloutsig_1_18z = in_data[183:174] > { in_data[123:115], celloutsig_1_7z };
  assign celloutsig_1_4z = ! { in_data[125:119], celloutsig_1_2z };
  assign celloutsig_0_5z = ! celloutsig_0_3z[16:13];
  assign celloutsig_1_19z = celloutsig_1_17z & ~(celloutsig_1_17z);
  assign celloutsig_0_8z = celloutsig_0_1z[2] & ~(celloutsig_0_1z[3]);
  assign celloutsig_0_26z = { celloutsig_0_3z[6:5], celloutsig_0_0z } * _04_[4:2];
  assign celloutsig_0_30z = { celloutsig_0_9z, celloutsig_0_14z, celloutsig_0_9z, celloutsig_0_12z, celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_14z, celloutsig_0_10z, celloutsig_0_28z } * { celloutsig_0_4z, _03_[7:6], _01_, _03_[1:0] };
  assign celloutsig_1_2z = & { celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_13z = & { _02_[1], celloutsig_1_11z, celloutsig_1_7z, celloutsig_1_6z };
  assign celloutsig_0_22z = & { celloutsig_0_20z, celloutsig_0_14z, celloutsig_0_4z, celloutsig_0_3z[6], celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_28z = & { celloutsig_0_27z, celloutsig_0_15z[2:0], celloutsig_0_7z };
  assign celloutsig_1_5z = | { in_data[101:99], celloutsig_1_2z };
  assign celloutsig_1_9z = | { in_data[170:134], celloutsig_1_6z, celloutsig_1_2z };
  assign celloutsig_0_14z = | { celloutsig_0_11z[3:2], celloutsig_0_0z };
  assign celloutsig_0_23z = | { _03_[6], _01_[3:1], celloutsig_0_2z };
  assign celloutsig_0_29z = | { celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_14z, celloutsig_0_22z };
  assign celloutsig_1_6z = { celloutsig_1_3z[3:0], celloutsig_1_4z } >> { celloutsig_1_3z[5:3], celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_0_13z = celloutsig_0_3z[6:4] >> { celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_12z };
  assign celloutsig_0_3z = { in_data[64:55], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z } >> in_data[39:22];
  assign celloutsig_1_3z = { celloutsig_1_0z[5:2], celloutsig_1_1z, celloutsig_1_2z } >> in_data[147:142];
  assign celloutsig_1_0z = in_data[106:99] - in_data[126:119];
  assign celloutsig_0_15z = { celloutsig_0_2z, celloutsig_0_11z } ^ { celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_13z };
  assign celloutsig_0_19z = in_data[78:76] ^ celloutsig_0_13z;
  assign celloutsig_0_41z = ~((celloutsig_0_12z & celloutsig_0_40z) | celloutsig_0_23z);
  assign celloutsig_0_6z = ~((celloutsig_0_0z & celloutsig_0_4z) | celloutsig_0_0z);
  assign celloutsig_0_9z = ~((celloutsig_0_5z & celloutsig_0_8z) | in_data[87]);
  assign celloutsig_0_10z = ~((celloutsig_0_6z & celloutsig_0_5z) | celloutsig_0_4z);
  assign _00_[3:0] = { celloutsig_0_5z, celloutsig_0_20z, celloutsig_0_23z, celloutsig_0_28z };
  assign _03_[5:2] = _01_;
  assign _04_[5] = _00_[4];
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_40z, celloutsig_0_41z };
endmodule
