{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 22 14:19:42 2015 " "Info: Processing started: Thu Oct 22 14:19:42 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off scomp -c scomp --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off scomp -c scomp --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK " "Info: Assuming node \"CLOCK\" is an undefined clock" {  } { { "scomp.vhd" "" { Text "E:/Lab_8_SCOMP_IO/scomp.vhd" 13 -1 0 } } { "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK memory altsyncram:MEMORY\|altsyncram_8ht3:auto_generated\|ram_block1a4~porta_we_reg register AC\[9\] 57.83 MHz 17.292 ns Internal " "Info: Clock \"CLOCK\" has Internal fmax of 57.83 MHz between source memory \"altsyncram:MEMORY\|altsyncram_8ht3:auto_generated\|ram_block1a4~porta_we_reg\" and destination register \"AC\[9\]\" (period= 17.292 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.411 ns + Longest memory register " "Info: + Longest memory to register delay is 8.411 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altsyncram:MEMORY\|altsyncram_8ht3:auto_generated\|ram_block1a4~porta_we_reg 1 MEM M4K_X52_Y29 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X52_Y29; Fanout = 4; MEM Node = 'altsyncram:MEMORY\|altsyncram_8ht3:auto_generated\|ram_block1a4~porta_we_reg'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altsyncram:MEMORY|altsyncram_8ht3:auto_generated|ram_block1a4~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_8ht3.tdf" "" { Text "E:/Lab_8_SCOMP_IO/db/altsyncram_8ht3.tdf" 120 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 2.993 ns altsyncram:MEMORY\|altsyncram_8ht3:auto_generated\|q_a\[6\] 2 MEM M4K_X52_Y29 6 " "Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X52_Y29; Fanout = 6; MEM Node = 'altsyncram:MEMORY\|altsyncram_8ht3:auto_generated\|q_a\[6\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.993 ns" { altsyncram:MEMORY|altsyncram_8ht3:auto_generated|ram_block1a4~porta_we_reg altsyncram:MEMORY|altsyncram_8ht3:auto_generated|q_a[6] } "NODE_NAME" } } { "db/altsyncram_8ht3.tdf" "" { Text "E:/Lab_8_SCOMP_IO/db/altsyncram_8ht3.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.665 ns) + CELL(0.150 ns) 3.808 ns Add1~34 3 COMB LCCOMB_X49_Y29_N18 1 " "Info: 3: + IC(0.665 ns) + CELL(0.150 ns) = 3.808 ns; Loc. = LCCOMB_X49_Y29_N18; Fanout = 1; COMB Node = 'Add1~34'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.815 ns" { altsyncram:MEMORY|altsyncram_8ht3:auto_generated|q_a[6] Add1~34 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/appl/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.685 ns) + CELL(0.150 ns) 4.643 ns Add1~35 4 COMB LCCOMB_X51_Y29_N22 2 " "Info: 4: + IC(0.685 ns) + CELL(0.150 ns) = 4.643 ns; Loc. = LCCOMB_X51_Y29_N22; Fanout = 2; COMB Node = 'Add1~35'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.835 ns" { Add1~34 Add1~35 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/appl/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.727 ns) + CELL(0.495 ns) 5.865 ns Add1~37 5 COMB LCCOMB_X50_Y30_N30 2 " "Info: 5: + IC(0.727 ns) + CELL(0.495 ns) = 5.865 ns; Loc. = LCCOMB_X50_Y30_N30; Fanout = 2; COMB Node = 'Add1~37'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.222 ns" { Add1~35 Add1~37 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/appl/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 5.936 ns Add1~42 6 COMB LCCOMB_X50_Y29_N0 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 5.936 ns; Loc. = LCCOMB_X50_Y29_N0; Fanout = 2; COMB Node = 'Add1~42'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~37 Add1~42 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/appl/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 6.007 ns Add1~47 7 COMB LCCOMB_X50_Y29_N2 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 6.007 ns; Loc. = LCCOMB_X50_Y29_N2; Fanout = 2; COMB Node = 'Add1~47'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Add1~42 Add1~47 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/appl/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 6.417 ns Add1~51 8 COMB LCCOMB_X50_Y29_N4 1 " "Info: 8: + IC(0.000 ns) + CELL(0.410 ns) = 6.417 ns; Loc. = LCCOMB_X50_Y29_N4; Fanout = 1; COMB Node = 'Add1~51'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Add1~47 Add1~51 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/appl/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.964 ns) + CELL(0.150 ns) 7.531 ns Selector17~2 9 COMB LCCOMB_X49_Y28_N26 1 " "Info: 9: + IC(0.964 ns) + CELL(0.150 ns) = 7.531 ns; Loc. = LCCOMB_X49_Y28_N26; Fanout = 1; COMB Node = 'Selector17~2'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.114 ns" { Add1~51 Selector17~2 } "NODE_NAME" } } { "scomp.vhd" "" { Text "E:/Lab_8_SCOMP_IO/scomp.vhd" 156 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.149 ns) 7.929 ns Selector17~4 10 COMB LCCOMB_X49_Y28_N6 1 " "Info: 10: + IC(0.249 ns) + CELL(0.149 ns) = 7.929 ns; Loc. = LCCOMB_X49_Y28_N6; Fanout = 1; COMB Node = 'Selector17~4'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.398 ns" { Selector17~2 Selector17~4 } "NODE_NAME" } } { "scomp.vhd" "" { Text "E:/Lab_8_SCOMP_IO/scomp.vhd" 156 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.149 ns) 8.327 ns Selector17~5 11 COMB LCCOMB_X49_Y28_N18 1 " "Info: 11: + IC(0.249 ns) + CELL(0.149 ns) = 8.327 ns; Loc. = LCCOMB_X49_Y28_N18; Fanout = 1; COMB Node = 'Selector17~5'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.398 ns" { Selector17~4 Selector17~5 } "NODE_NAME" } } { "scomp.vhd" "" { Text "E:/Lab_8_SCOMP_IO/scomp.vhd" 156 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 8.411 ns AC\[9\] 12 REG LCFF_X49_Y28_N19 10 " "Info: 12: + IC(0.000 ns) + CELL(0.084 ns) = 8.411 ns; Loc. = LCFF_X49_Y28_N19; Fanout = 10; REG Node = 'AC\[9\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Selector17~5 AC[9] } "NODE_NAME" } } { "scomp.vhd" "" { Text "E:/Lab_8_SCOMP_IO/scomp.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.872 ns ( 57.92 % ) " "Info: Total cell delay = 4.872 ns ( 57.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.539 ns ( 42.08 % ) " "Info: Total interconnect delay = 3.539 ns ( 42.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.411 ns" { altsyncram:MEMORY|altsyncram_8ht3:auto_generated|ram_block1a4~porta_we_reg altsyncram:MEMORY|altsyncram_8ht3:auto_generated|q_a[6] Add1~34 Add1~35 Add1~37 Add1~42 Add1~47 Add1~51 Selector17~2 Selector17~4 Selector17~5 AC[9] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "8.411 ns" { altsyncram:MEMORY|altsyncram_8ht3:auto_generated|ram_block1a4~porta_we_reg {} altsyncram:MEMORY|altsyncram_8ht3:auto_generated|q_a[6] {} Add1~34 {} Add1~35 {} Add1~37 {} Add1~42 {} Add1~47 {} Add1~51 {} Selector17~2 {} Selector17~4 {} Selector17~5 {} AC[9] {} } { 0.000ns 0.000ns 0.665ns 0.685ns 0.727ns 0.000ns 0.000ns 0.000ns 0.964ns 0.249ns 0.249ns 0.000ns } { 0.000ns 2.993ns 0.150ns 0.150ns 0.495ns 0.071ns 0.071ns 0.410ns 0.150ns 0.149ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.062 ns - Smallest " "Info: - Smallest clock skew is -0.062 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK destination 2.654 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK\" to destination register is 2.654 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLOCK'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "scomp.vhd" "" { Text "E:/Lab_8_SCOMP_IO/scomp.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK~clkctrl 2 COMB CLKCTRL_G3 149 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 149; COMB Node = 'CLOCK~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK CLOCK~clkctrl } "NODE_NAME" } } { "scomp.vhd" "" { Text "E:/Lab_8_SCOMP_IO/scomp.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(0.537 ns) 2.654 ns AC\[9\] 3 REG LCFF_X49_Y28_N19 10 " "Info: 3: + IC(1.000 ns) + CELL(0.537 ns) = 2.654 ns; Loc. = LCFF_X49_Y28_N19; Fanout = 10; REG Node = 'AC\[9\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.537 ns" { CLOCK~clkctrl AC[9] } "NODE_NAME" } } { "scomp.vhd" "" { Text "E:/Lab_8_SCOMP_IO/scomp.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.87 % ) " "Info: Total cell delay = 1.536 ns ( 57.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.118 ns ( 42.13 % ) " "Info: Total interconnect delay = 1.118 ns ( 42.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.654 ns" { CLOCK CLOCK~clkctrl AC[9] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.654 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} AC[9] {} } { 0.000ns 0.000ns 0.118ns 1.000ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK source 2.716 ns - Longest memory " "Info: - Longest clock path from clock \"CLOCK\" to source memory is 2.716 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLOCK'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "scomp.vhd" "" { Text "E:/Lab_8_SCOMP_IO/scomp.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK~clkctrl 2 COMB CLKCTRL_G3 149 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 149; COMB Node = 'CLOCK~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK CLOCK~clkctrl } "NODE_NAME" } } { "scomp.vhd" "" { Text "E:/Lab_8_SCOMP_IO/scomp.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.938 ns) + CELL(0.661 ns) 2.716 ns altsyncram:MEMORY\|altsyncram_8ht3:auto_generated\|ram_block1a4~porta_we_reg 3 MEM M4K_X52_Y29 4 " "Info: 3: + IC(0.938 ns) + CELL(0.661 ns) = 2.716 ns; Loc. = M4K_X52_Y29; Fanout = 4; MEM Node = 'altsyncram:MEMORY\|altsyncram_8ht3:auto_generated\|ram_block1a4~porta_we_reg'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.599 ns" { CLOCK~clkctrl altsyncram:MEMORY|altsyncram_8ht3:auto_generated|ram_block1a4~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_8ht3.tdf" "" { Text "E:/Lab_8_SCOMP_IO/db/altsyncram_8ht3.tdf" 120 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.660 ns ( 61.12 % ) " "Info: Total cell delay = 1.660 ns ( 61.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.056 ns ( 38.88 % ) " "Info: Total interconnect delay = 1.056 ns ( 38.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.716 ns" { CLOCK CLOCK~clkctrl altsyncram:MEMORY|altsyncram_8ht3:auto_generated|ram_block1a4~porta_we_reg } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.716 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} altsyncram:MEMORY|altsyncram_8ht3:auto_generated|ram_block1a4~porta_we_reg {} } { 0.000ns 0.000ns 0.118ns 0.938ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.654 ns" { CLOCK CLOCK~clkctrl AC[9] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.654 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} AC[9] {} } { 0.000ns 0.000ns 0.118ns 1.000ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.716 ns" { CLOCK CLOCK~clkctrl altsyncram:MEMORY|altsyncram_8ht3:auto_generated|ram_block1a4~porta_we_reg } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.716 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} altsyncram:MEMORY|altsyncram_8ht3:auto_generated|ram_block1a4~porta_we_reg {} } { 0.000ns 0.000ns 0.118ns 0.938ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_8ht3.tdf" "" { Text "E:/Lab_8_SCOMP_IO/db/altsyncram_8ht3.tdf" 120 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "scomp.vhd" "" { Text "E:/Lab_8_SCOMP_IO/scomp.vhd" 153 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "db/altsyncram_8ht3.tdf" "" { Text "E:/Lab_8_SCOMP_IO/db/altsyncram_8ht3.tdf" 120 2 0 } } { "scomp.vhd" "" { Text "E:/Lab_8_SCOMP_IO/scomp.vhd" 153 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.411 ns" { altsyncram:MEMORY|altsyncram_8ht3:auto_generated|ram_block1a4~porta_we_reg altsyncram:MEMORY|altsyncram_8ht3:auto_generated|q_a[6] Add1~34 Add1~35 Add1~37 Add1~42 Add1~47 Add1~51 Selector17~2 Selector17~4 Selector17~5 AC[9] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "8.411 ns" { altsyncram:MEMORY|altsyncram_8ht3:auto_generated|ram_block1a4~porta_we_reg {} altsyncram:MEMORY|altsyncram_8ht3:auto_generated|q_a[6] {} Add1~34 {} Add1~35 {} Add1~37 {} Add1~42 {} Add1~47 {} Add1~51 {} Selector17~2 {} Selector17~4 {} Selector17~5 {} AC[9] {} } { 0.000ns 0.000ns 0.665ns 0.685ns 0.727ns 0.000ns 0.000ns 0.000ns 0.964ns 0.249ns 0.249ns 0.000ns } { 0.000ns 2.993ns 0.150ns 0.150ns 0.495ns 0.071ns 0.071ns 0.410ns 0.150ns 0.149ns 0.149ns 0.084ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.654 ns" { CLOCK CLOCK~clkctrl AC[9] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.654 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} AC[9] {} } { 0.000ns 0.000ns 0.118ns 1.000ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.716 ns" { CLOCK CLOCK~clkctrl altsyncram:MEMORY|altsyncram_8ht3:auto_generated|ram_block1a4~porta_we_reg } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.716 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} altsyncram:MEMORY|altsyncram_8ht3:auto_generated|ram_block1a4~porta_we_reg {} } { 0.000ns 0.000ns 0.118ns 0.938ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "AC\[11\] IO_DATA\[11\] CLOCK 5.746 ns register " "Info: tsu for register \"AC\[11\]\" (data pin = \"IO_DATA\[11\]\", clock pin = \"CLOCK\") is 5.746 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.433 ns + Longest pin register " "Info: + Longest pin to register delay is 8.433 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns IO_DATA\[11\] 1 PIN PIN_A18 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_A18; Fanout = 1; PIN Node = 'IO_DATA\[11\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { IO_DATA[11] } "NODE_NAME" } } { "scomp.vhd" "" { Text "E:/Lab_8_SCOMP_IO/scomp.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.850 ns) 0.850 ns IO_DATA\[11\]~11 2 COMB IOC_X46_Y36_N3 1 " "Info: 2: + IC(0.000 ns) + CELL(0.850 ns) = 0.850 ns; Loc. = IOC_X46_Y36_N3; Fanout = 1; COMB Node = 'IO_DATA\[11\]~11'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.850 ns" { IO_DATA[11] IO_DATA[11]~11 } "NODE_NAME" } } { "scomp.vhd" "" { Text "E:/Lab_8_SCOMP_IO/scomp.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.165 ns) + CELL(0.437 ns) 6.452 ns Selector15~1 3 COMB LCCOMB_X46_Y28_N2 1 " "Info: 3: + IC(5.165 ns) + CELL(0.437 ns) = 6.452 ns; Loc. = LCCOMB_X46_Y28_N2; Fanout = 1; COMB Node = 'Selector15~1'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.602 ns" { IO_DATA[11]~11 Selector15~1 } "NODE_NAME" } } { "scomp.vhd" "" { Text "E:/Lab_8_SCOMP_IO/scomp.vhd" 156 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.959 ns) + CELL(0.149 ns) 7.560 ns Selector15~2 4 COMB LCCOMB_X50_Y29_N18 1 " "Info: 4: + IC(0.959 ns) + CELL(0.149 ns) = 7.560 ns; Loc. = LCCOMB_X50_Y29_N18; Fanout = 1; COMB Node = 'Selector15~2'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.108 ns" { Selector15~1 Selector15~2 } "NODE_NAME" } } { "scomp.vhd" "" { Text "E:/Lab_8_SCOMP_IO/scomp.vhd" 156 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.149 ns) 7.953 ns Selector15~4 5 COMB LCCOMB_X50_Y29_N30 1 " "Info: 5: + IC(0.244 ns) + CELL(0.149 ns) = 7.953 ns; Loc. = LCCOMB_X50_Y29_N30; Fanout = 1; COMB Node = 'Selector15~4'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { Selector15~2 Selector15~4 } "NODE_NAME" } } { "scomp.vhd" "" { Text "E:/Lab_8_SCOMP_IO/scomp.vhd" 156 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.149 ns) 8.349 ns Selector15~5 6 COMB LCCOMB_X50_Y29_N26 1 " "Info: 6: + IC(0.247 ns) + CELL(0.149 ns) = 8.349 ns; Loc. = LCCOMB_X50_Y29_N26; Fanout = 1; COMB Node = 'Selector15~5'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { Selector15~4 Selector15~5 } "NODE_NAME" } } { "scomp.vhd" "" { Text "E:/Lab_8_SCOMP_IO/scomp.vhd" 156 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 8.433 ns AC\[11\] 7 REG LCFF_X50_Y29_N27 10 " "Info: 7: + IC(0.000 ns) + CELL(0.084 ns) = 8.433 ns; Loc. = LCFF_X50_Y29_N27; Fanout = 10; REG Node = 'AC\[11\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Selector15~5 AC[11] } "NODE_NAME" } } { "scomp.vhd" "" { Text "E:/Lab_8_SCOMP_IO/scomp.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.818 ns ( 21.56 % ) " "Info: Total cell delay = 1.818 ns ( 21.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.615 ns ( 78.44 % ) " "Info: Total interconnect delay = 6.615 ns ( 78.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.433 ns" { IO_DATA[11] IO_DATA[11]~11 Selector15~1 Selector15~2 Selector15~4 Selector15~5 AC[11] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "8.433 ns" { IO_DATA[11] {} IO_DATA[11]~11 {} Selector15~1 {} Selector15~2 {} Selector15~4 {} Selector15~5 {} AC[11] {} } { 0.000ns 0.000ns 5.165ns 0.959ns 0.244ns 0.247ns 0.000ns } { 0.000ns 0.850ns 0.437ns 0.149ns 0.149ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "scomp.vhd" "" { Text "E:/Lab_8_SCOMP_IO/scomp.vhd" 153 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK destination 2.651 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK\" to destination register is 2.651 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLOCK'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "scomp.vhd" "" { Text "E:/Lab_8_SCOMP_IO/scomp.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK~clkctrl 2 COMB CLKCTRL_G3 149 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 149; COMB Node = 'CLOCK~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK CLOCK~clkctrl } "NODE_NAME" } } { "scomp.vhd" "" { Text "E:/Lab_8_SCOMP_IO/scomp.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.537 ns) 2.651 ns AC\[11\] 3 REG LCFF_X50_Y29_N27 10 " "Info: 3: + IC(0.997 ns) + CELL(0.537 ns) = 2.651 ns; Loc. = LCFF_X50_Y29_N27; Fanout = 10; REG Node = 'AC\[11\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.534 ns" { CLOCK~clkctrl AC[11] } "NODE_NAME" } } { "scomp.vhd" "" { Text "E:/Lab_8_SCOMP_IO/scomp.vhd" 153 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.94 % ) " "Info: Total cell delay = 1.536 ns ( 57.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.115 ns ( 42.06 % ) " "Info: Total interconnect delay = 1.115 ns ( 42.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.651 ns" { CLOCK CLOCK~clkctrl AC[11] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.651 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} AC[11] {} } { 0.000ns 0.000ns 0.118ns 0.997ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.433 ns" { IO_DATA[11] IO_DATA[11]~11 Selector15~1 Selector15~2 Selector15~4 Selector15~5 AC[11] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "8.433 ns" { IO_DATA[11] {} IO_DATA[11]~11 {} Selector15~1 {} Selector15~2 {} Selector15~4 {} Selector15~5 {} AC[11] {} } { 0.000ns 0.000ns 5.165ns 0.959ns 0.244ns 0.247ns 0.000ns } { 0.000ns 0.850ns 0.437ns 0.149ns 0.149ns 0.149ns 0.084ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.651 ns" { CLOCK CLOCK~clkctrl AC[11] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.651 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} AC[11] {} } { 0.000ns 0.000ns 0.118ns 0.997ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK MDR_OUT\[1\] altsyncram:MEMORY\|altsyncram_8ht3:auto_generated\|ram_block1a0~porta_we_reg 12.383 ns memory " "Info: tco from clock \"CLOCK\" to destination pin \"MDR_OUT\[1\]\" through memory \"altsyncram:MEMORY\|altsyncram_8ht3:auto_generated\|ram_block1a0~porta_we_reg\" is 12.383 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK source 2.723 ns + Longest memory " "Info: + Longest clock path from clock \"CLOCK\" to source memory is 2.723 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLOCK'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "scomp.vhd" "" { Text "E:/Lab_8_SCOMP_IO/scomp.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK~clkctrl 2 COMB CLKCTRL_G3 149 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 149; COMB Node = 'CLOCK~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK CLOCK~clkctrl } "NODE_NAME" } } { "scomp.vhd" "" { Text "E:/Lab_8_SCOMP_IO/scomp.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.945 ns) + CELL(0.661 ns) 2.723 ns altsyncram:MEMORY\|altsyncram_8ht3:auto_generated\|ram_block1a0~porta_we_reg 3 MEM M4K_X52_Y30 4 " "Info: 3: + IC(0.945 ns) + CELL(0.661 ns) = 2.723 ns; Loc. = M4K_X52_Y30; Fanout = 4; MEM Node = 'altsyncram:MEMORY\|altsyncram_8ht3:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.606 ns" { CLOCK~clkctrl altsyncram:MEMORY|altsyncram_8ht3:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_8ht3.tdf" "" { Text "E:/Lab_8_SCOMP_IO/db/altsyncram_8ht3.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.660 ns ( 60.96 % ) " "Info: Total cell delay = 1.660 ns ( 60.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.063 ns ( 39.04 % ) " "Info: Total interconnect delay = 1.063 ns ( 39.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.723 ns" { CLOCK CLOCK~clkctrl altsyncram:MEMORY|altsyncram_8ht3:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.723 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} altsyncram:MEMORY|altsyncram_8ht3:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.118ns 0.945ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_8ht3.tdf" "" { Text "E:/Lab_8_SCOMP_IO/db/altsyncram_8ht3.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.451 ns + Longest memory pin " "Info: + Longest memory to pin delay is 9.451 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altsyncram:MEMORY\|altsyncram_8ht3:auto_generated\|ram_block1a0~porta_we_reg 1 MEM M4K_X52_Y30 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X52_Y30; Fanout = 4; MEM Node = 'altsyncram:MEMORY\|altsyncram_8ht3:auto_generated\|ram_block1a0~porta_we_reg'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altsyncram:MEMORY|altsyncram_8ht3:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "db/altsyncram_8ht3.tdf" "" { Text "E:/Lab_8_SCOMP_IO/db/altsyncram_8ht3.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 2.993 ns altsyncram:MEMORY\|altsyncram_8ht3:auto_generated\|q_a\[1\] 2 MEM M4K_X52_Y30 6 " "Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X52_Y30; Fanout = 6; MEM Node = 'altsyncram:MEMORY\|altsyncram_8ht3:auto_generated\|q_a\[1\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.993 ns" { altsyncram:MEMORY|altsyncram_8ht3:auto_generated|ram_block1a0~porta_we_reg altsyncram:MEMORY|altsyncram_8ht3:auto_generated|q_a[1] } "NODE_NAME" } } { "db/altsyncram_8ht3.tdf" "" { Text "E:/Lab_8_SCOMP_IO/db/altsyncram_8ht3.tdf" 32 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.680 ns) + CELL(2.778 ns) 9.451 ns MDR_OUT\[1\] 3 PIN PIN_AB18 0 " "Info: 3: + IC(3.680 ns) + CELL(2.778 ns) = 9.451 ns; Loc. = PIN_AB18; Fanout = 0; PIN Node = 'MDR_OUT\[1\]'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.458 ns" { altsyncram:MEMORY|altsyncram_8ht3:auto_generated|q_a[1] MDR_OUT[1] } "NODE_NAME" } } { "scomp.vhd" "" { Text "E:/Lab_8_SCOMP_IO/scomp.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.771 ns ( 61.06 % ) " "Info: Total cell delay = 5.771 ns ( 61.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.680 ns ( 38.94 % ) " "Info: Total interconnect delay = 3.680 ns ( 38.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.451 ns" { altsyncram:MEMORY|altsyncram_8ht3:auto_generated|ram_block1a0~porta_we_reg altsyncram:MEMORY|altsyncram_8ht3:auto_generated|q_a[1] MDR_OUT[1] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "9.451 ns" { altsyncram:MEMORY|altsyncram_8ht3:auto_generated|ram_block1a0~porta_we_reg {} altsyncram:MEMORY|altsyncram_8ht3:auto_generated|q_a[1] {} MDR_OUT[1] {} } { 0.000ns 0.000ns 3.680ns } { 0.000ns 2.993ns 2.778ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.723 ns" { CLOCK CLOCK~clkctrl altsyncram:MEMORY|altsyncram_8ht3:auto_generated|ram_block1a0~porta_we_reg } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.723 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} altsyncram:MEMORY|altsyncram_8ht3:auto_generated|ram_block1a0~porta_we_reg {} } { 0.000ns 0.000ns 0.118ns 0.945ns } { 0.000ns 0.999ns 0.000ns 0.661ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.451 ns" { altsyncram:MEMORY|altsyncram_8ht3:auto_generated|ram_block1a0~porta_we_reg altsyncram:MEMORY|altsyncram_8ht3:auto_generated|q_a[1] MDR_OUT[1] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "9.451 ns" { altsyncram:MEMORY|altsyncram_8ht3:auto_generated|ram_block1a0~porta_we_reg {} altsyncram:MEMORY|altsyncram_8ht3:auto_generated|q_a[1] {} MDR_OUT[1] {} } { 0.000ns 0.000ns 3.680ns } { 0.000ns 2.993ns 2.778ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "MW RESETN CLOCK -1.263 ns register " "Info: th for register \"MW\" (data pin = \"RESETN\", clock pin = \"CLOCK\") is -1.263 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK destination 2.654 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK\" to destination register is 2.654 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLOCK'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "scomp.vhd" "" { Text "E:/Lab_8_SCOMP_IO/scomp.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLOCK~clkctrl 2 COMB CLKCTRL_G3 149 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 149; COMB Node = 'CLOCK~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLOCK CLOCK~clkctrl } "NODE_NAME" } } { "scomp.vhd" "" { Text "E:/Lab_8_SCOMP_IO/scomp.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(0.537 ns) 2.654 ns MW 3 REG LCFF_X48_Y28_N1 6 " "Info: 3: + IC(1.000 ns) + CELL(0.537 ns) = 2.654 ns; Loc. = LCFF_X48_Y28_N1; Fanout = 6; REG Node = 'MW'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.537 ns" { CLOCK~clkctrl MW } "NODE_NAME" } } { "scomp.vhd" "" { Text "E:/Lab_8_SCOMP_IO/scomp.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.87 % ) " "Info: Total cell delay = 1.536 ns ( 57.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.118 ns ( 42.13 % ) " "Info: Total interconnect delay = 1.118 ns ( 42.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.654 ns" { CLOCK CLOCK~clkctrl MW } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.654 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} MW {} } { 0.000ns 0.000ns 0.118ns 1.000ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "scomp.vhd" "" { Text "E:/Lab_8_SCOMP_IO/scomp.vhd" 63 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.183 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.183 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns RESETN 1 PIN PIN_P1 21 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P1; Fanout = 21; PIN Node = 'RESETN'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RESETN } "NODE_NAME" } } { "scomp.vhd" "" { Text "E:/Lab_8_SCOMP_IO/scomp.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.524 ns) + CELL(0.660 ns) 4.183 ns MW 2 REG LCFF_X48_Y28_N1 6 " "Info: 2: + IC(2.524 ns) + CELL(0.660 ns) = 4.183 ns; Loc. = LCFF_X48_Y28_N1; Fanout = 6; REG Node = 'MW'" {  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.184 ns" { RESETN MW } "NODE_NAME" } } { "scomp.vhd" "" { Text "E:/Lab_8_SCOMP_IO/scomp.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.659 ns ( 39.66 % ) " "Info: Total cell delay = 1.659 ns ( 39.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.524 ns ( 60.34 % ) " "Info: Total interconnect delay = 2.524 ns ( 60.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.183 ns" { RESETN MW } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "4.183 ns" { RESETN {} RESETN~combout {} MW {} } { 0.000ns 0.000ns 2.524ns } { 0.000ns 0.999ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.654 ns" { CLOCK CLOCK~clkctrl MW } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "2.654 ns" { CLOCK {} CLOCK~combout {} CLOCK~clkctrl {} MW {} } { 0.000ns 0.000ns 0.118ns 1.000ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.183 ns" { RESETN MW } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin/Technology_Viewer.qrui" "4.183 ns" { RESETN {} RESETN~combout {} MW {} } { 0.000ns 0.000ns 2.524ns } { 0.000ns 0.999ns 0.660ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "181 " "Info: Peak virtual memory: 181 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 22 14:19:44 2015 " "Info: Processing ended: Thu Oct 22 14:19:44 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
