Analysis & Synthesis report for lab5
Thu May 02 20:26:00 2024
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Protected by Synthesis
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated
 16. Source assignments for bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated
 17. Source assignments for fifo:fifo_uut|dcfifo:dcfifo_component
 18. Source assignments for fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated
 19. Source assignments for fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p
 20. Source assignments for fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_d2c:wrptr_g1p
 21. Source assignments for fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_c2c:wrptr_gp
 22. Source assignments for fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram
 23. Source assignments for fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14
 24. Source assignments for fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|dffpipe_c2e:rdaclr
 25. Source assignments for fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_kv7:rs_dgwp
 26. Source assignments for fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_e09:dffpipe5
 27. Source assignments for fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|dffpipe_909:ws_brp
 28. Source assignments for fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|dffpipe_909:ws_bwp
 29. Source assignments for fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_lv7:ws_dgrp
 30. Source assignments for fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_f09:dffpipe8
 31. Parameter Settings for User Entity Instance: bram:bram_write|altsyncram:altsyncram_component
 32. Parameter Settings for User Entity Instance: bram:bram_read|altsyncram:altsyncram_component
 33. Parameter Settings for User Entity Instance: fifo:fifo_uut|dcfifo:dcfifo_component
 34. altsyncram Parameter Settings by Entity Instance
 35. dcfifo Parameter Settings by Entity Instance
 36. Port Connectivity Checks: "fifo:fifo_uut"
 37. Port Connectivity Checks: "bram:bram_write"
 38. Elapsed Time Per Partition
 39. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu May 02 20:26:00 2024           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; lab5                                            ;
; Top-level Entity Name              ; lab5                                            ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 220                                             ;
;     Total combinational functions  ; 157                                             ;
;     Dedicated logic registers      ; 167                                             ;
; Total registers                    ; 167                                             ;
; Total pins                         ; 43                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 20,480                                          ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C35F672C6       ;                    ;
; Top-level entity name                                                      ; lab5               ; lab5               ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                         ;
+----------------------------------+-----------------+---------------------------------------+-------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                             ; File Name with Absolute Path                                            ; Library ;
+----------------------------------+-----------------+---------------------------------------+-------------------------------------------------------------------------+---------+
; lab5.vhd                         ; yes             ; User VHDL File                        ; D:/UTFPR/8/logica_reconfiguravel/lab/5/lab5.vhd                         ;         ;
; bram.vhd                         ; yes             ; User Wizard-Generated File            ; D:/UTFPR/8/logica_reconfiguravel/lab/5/bram.vhd                         ;         ;
; memory_load.hex                  ; yes             ; User Hexadecimal (Intel-Format) File  ; D:/UTFPR/8/logica_reconfiguravel/lab/5/memory_load.hex                  ;         ;
; fifo.vhd                         ; yes             ; User Wizard-Generated File            ; D:/UTFPR/8/logica_reconfiguravel/lab/5/fifo.vhd                         ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_2hd1.tdf           ; yes             ; Auto-Generated Megafunction           ; D:/UTFPR/8/logica_reconfiguravel/lab/5/db/altsyncram_2hd1.tdf           ;         ;
; dcfifo.tdf                       ; yes             ; Megafunction                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/dcfifo.tdf            ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_counter.inc       ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.inc       ;         ;
; a_graycounter.inc                ; yes             ; Megafunction                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_graycounter.inc     ;         ;
; a_fefifo.inc                     ; yes             ; Megafunction                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_fefifo.inc          ;         ;
; a_gray2bin.inc                   ; yes             ; Megafunction                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_gray2bin.inc        ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/dffpipe.inc           ;         ;
; alt_sync_fifo.inc                ; yes             ; Megafunction                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/alt_sync_fifo.inc     ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_compare.inc       ;         ;
; altsyncram_fifo.inc              ; yes             ; Megafunction                          ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram_fifo.inc   ;         ;
; db/dcfifo_s2g1.tdf               ; yes             ; Auto-Generated Megafunction           ; D:/UTFPR/8/logica_reconfiguravel/lab/5/db/dcfifo_s2g1.tdf               ;         ;
; db/a_gray2bin_kdb.tdf            ; yes             ; Auto-Generated Megafunction           ; D:/UTFPR/8/logica_reconfiguravel/lab/5/db/a_gray2bin_kdb.tdf            ;         ;
; db/a_graycounter_o96.tdf         ; yes             ; Auto-Generated Megafunction           ; D:/UTFPR/8/logica_reconfiguravel/lab/5/db/a_graycounter_o96.tdf         ;         ;
; db/a_graycounter_d2c.tdf         ; yes             ; Auto-Generated Megafunction           ; D:/UTFPR/8/logica_reconfiguravel/lab/5/db/a_graycounter_d2c.tdf         ;         ;
; db/a_graycounter_c2c.tdf         ; yes             ; Auto-Generated Megafunction           ; D:/UTFPR/8/logica_reconfiguravel/lab/5/db/a_graycounter_c2c.tdf         ;         ;
; db/altsyncram_dku.tdf            ; yes             ; Auto-Generated Megafunction           ; D:/UTFPR/8/logica_reconfiguravel/lab/5/db/altsyncram_dku.tdf            ;         ;
; db/altsyncram_o8c1.tdf           ; yes             ; Auto-Generated Megafunction           ; D:/UTFPR/8/logica_reconfiguravel/lab/5/db/altsyncram_o8c1.tdf           ;         ;
; db/dffpipe_c2e.tdf               ; yes             ; Auto-Generated Megafunction           ; D:/UTFPR/8/logica_reconfiguravel/lab/5/db/dffpipe_c2e.tdf               ;         ;
; db/alt_synch_pipe_kv7.tdf        ; yes             ; Auto-Generated Megafunction           ; D:/UTFPR/8/logica_reconfiguravel/lab/5/db/alt_synch_pipe_kv7.tdf        ;         ;
; db/dffpipe_e09.tdf               ; yes             ; Auto-Generated Megafunction           ; D:/UTFPR/8/logica_reconfiguravel/lab/5/db/dffpipe_e09.tdf               ;         ;
; db/dffpipe_909.tdf               ; yes             ; Auto-Generated Megafunction           ; D:/UTFPR/8/logica_reconfiguravel/lab/5/db/dffpipe_909.tdf               ;         ;
; db/alt_synch_pipe_lv7.tdf        ; yes             ; Auto-Generated Megafunction           ; D:/UTFPR/8/logica_reconfiguravel/lab/5/db/alt_synch_pipe_lv7.tdf        ;         ;
; db/dffpipe_f09.tdf               ; yes             ; Auto-Generated Megafunction           ; D:/UTFPR/8/logica_reconfiguravel/lab/5/db/dffpipe_f09.tdf               ;         ;
; db/cmpr_536.tdf                  ; yes             ; Auto-Generated Megafunction           ; D:/UTFPR/8/logica_reconfiguravel/lab/5/db/cmpr_536.tdf                  ;         ;
+----------------------------------+-----------------+---------------------------------------+-------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 220   ;
;                                             ;       ;
; Total combinational functions               ; 157   ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 60    ;
;     -- 3 input functions                    ; 32    ;
;     -- <=2 input functions                  ; 65    ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 102   ;
;     -- arithmetic mode                      ; 55    ;
;                                             ;       ;
; Total registers                             ; 167   ;
;     -- Dedicated logic registers            ; 167   ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 43    ;
; Total memory bits                           ; 20480 ;
; Embedded Multiplier 9-bit elements          ; 0     ;
; Maximum fan-out node                        ; clk   ;
; Maximum fan-out                             ; 132   ;
; Total fan-out                               ; 1366  ;
; Average fan-out                             ; 3.49  ;
+---------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                    ;
+-----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                    ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                         ; Library Name ;
+-----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------+--------------+
; |lab5                                         ; 157 (75)          ; 167 (59)     ; 20480       ; 0            ; 0       ; 0         ; 43   ; 0            ; |lab5                                                                                                                       ; work         ;
;    |bram:bram_read|                           ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5|bram:bram_read                                                                                                        ; work         ;
;       |altsyncram:altsyncram_component|       ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5|bram:bram_read|altsyncram:altsyncram_component                                                                        ; work         ;
;          |altsyncram_2hd1:auto_generated|     ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5|bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated                                         ; work         ;
;    |bram:bram_write|                          ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5|bram:bram_write                                                                                                       ; work         ;
;       |altsyncram:altsyncram_component|       ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5|bram:bram_write|altsyncram:altsyncram_component                                                                       ; work         ;
;          |altsyncram_2hd1:auto_generated|     ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5|bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated                                        ; work         ;
;    |fifo:fifo_uut|                            ; 82 (0)            ; 108 (0)      ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5|fifo:fifo_uut                                                                                                         ; work         ;
;       |dcfifo:dcfifo_component|               ; 82 (0)            ; 108 (0)      ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5|fifo:fifo_uut|dcfifo:dcfifo_component                                                                                 ; work         ;
;          |dcfifo_s2g1:auto_generated|         ; 82 (13)           ; 108 (21)     ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5|fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated                                                      ; work         ;
;             |a_gray2bin_kdb:wrptr_g_gray2bin| ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5|fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_gray2bin_kdb:wrptr_g_gray2bin                      ; work         ;
;             |a_gray2bin_kdb:ws_dgrp_gray2bin| ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5|fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_gray2bin_kdb:ws_dgrp_gray2bin                      ; work         ;
;             |a_graycounter_c2c:wrptr_gp|      ; 19 (19)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5|fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_c2c:wrptr_gp                           ; work         ;
;             |a_graycounter_o96:rdptr_g1p|     ; 19 (19)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5|fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p                          ; work         ;
;             |alt_synch_pipe_kv7:rs_dgwp|      ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5|fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_kv7:rs_dgwp                           ; work         ;
;                |dffpipe_e09:dffpipe5|         ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5|fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_e09:dffpipe5      ; work         ;
;             |alt_synch_pipe_lv7:ws_dgrp|      ; 0 (0)             ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5|fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_lv7:ws_dgrp                           ; work         ;
;                |dffpipe_f09:dffpipe8|         ; 0 (0)             ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5|fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_f09:dffpipe8      ; work         ;
;             |altsyncram_dku:fifo_ram|         ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5|fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram                              ; work         ;
;                |altsyncram_o8c1:altsyncram14| ; 0 (0)             ; 0 (0)        ; 4096        ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5|fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14 ; work         ;
;             |cmpr_536:rdempty_eq_comp|        ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5|fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|cmpr_536:rdempty_eq_comp                             ; work         ;
;             |cmpr_536:wrfull_eq_comp|         ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5|fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|cmpr_536:wrfull_eq_comp                              ; work         ;
;             |dffpipe_909:ws_brp|              ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5|fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|dffpipe_909:ws_brp                                   ; work         ;
;             |dffpipe_909:ws_bwp|              ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5|fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|dffpipe_909:ws_bwp                                   ; work         ;
;             |dffpipe_c2e:rdaclr|              ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |lab5|fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|dffpipe_c2e:rdaclr                                   ; work         ;
+-----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                              ;
+----------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+-----------------+
; Name                                                                                                                             ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF             ;
+----------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+-----------------+
; bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ALTSYNCRAM                                         ; AUTO ; Single Port    ; 1024         ; 8            ; --           ; --           ; 8192 ; memory_load.hex ;
; bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated|ALTSYNCRAM                                        ; AUTO ; Single Port    ; 1024         ; 8            ; --           ; --           ; 8192 ; memory_load.hex ;
; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14|ALTSYNCRAM ; AUTO ; True Dual Port ; 512          ; 8            ; 512          ; 8            ; 4096 ; None            ;
+----------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                   ;
+--------+--------------+---------+--------------+--------------+-----------------------+-------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance       ; IP Include File                                 ;
+--------+--------------+---------+--------------+--------------+-----------------------+-------------------------------------------------+
; Altera ; RAM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |lab5|bram:bram_read  ; D:/UTFPR/8/logica_reconfiguravel/lab/5/bram.vhd ;
; Altera ; RAM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |lab5|bram:bram_write ; D:/UTFPR/8/logica_reconfiguravel/lab/5/bram.vhd ;
; Altera ; FIFO         ; 13.0    ; N/A          ; N/A          ; |lab5|fifo:fifo_uut   ; D:/UTFPR/8/logica_reconfiguravel/lab/5/fifo.vhd ;
+--------+--------------+---------+--------------+--------------+-----------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                  ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|dffpipe_c2e:rdaclr|dffe16a[0] ; yes                                                              ; yes                                        ;
+------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                  ;
+------------------------------------------------------------------------------------------------+--------------------+
; Register name                                                                                  ; Reason for Removal ;
+------------------------------------------------------------------------------------------------+--------------------+
; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|dffpipe_909:ws_bwp|dffe17a[9] ; Lost fanout        ;
; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|dffpipe_909:ws_brp|dffe17a[9] ; Lost fanout        ;
; Total Number of Removed Registers = 2                                                          ;                    ;
+------------------------------------------------------------------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 167   ;
; Number of registers using Synchronous Clear  ; 32    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 39    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 69    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                         ;
+------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                          ; Fan out ;
+------------------------------------------------------------------------------------------------------------+---------+
; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_c2c:wrptr_gp|sub_parity12a0 ; 1       ;
; fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p|sub_parity6a0 ; 1       ;
; Total number of inverted registers = 2                                                                     ;         ;
+------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |lab5|state_write[0]       ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |lab5|state_read[1]        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------+
; Assignment                      ; Value              ; From ; To                                      ;
+---------------------------------+--------------------+------+-----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                       ;
+---------------------------------+--------------------+------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for bram:bram_read|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------+
; Assignment                      ; Value              ; From ; To                                     ;
+---------------------------------+--------------------+------+----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                      ;
+---------------------------------+--------------------+------+----------------------------------------+


+--------------------------------------------------------------+
; Source assignments for fifo:fifo_uut|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-------------+
; Assignment                      ; Value ; From ; To          ;
+---------------------------------+-------+------+-------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -           ;
+---------------------------------+-------+------+-------------+


+-----------------------------------------------------------------------------------------+
; Source assignments for fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated ;
+---------------------------------+-------+------+----------------------------------------+
; Assignment                      ; Value ; From ; To                                     ;
+---------------------------------+-------+------+----------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                      ;
; REMOVE_DUPLICATE_REGISTERS      ; OFF   ; -    ; -                                      ;
; POWER_UP_LEVEL                  ; LOW   ; -    ; p0addr                                 ;
+---------------------------------+-------+------+----------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                  ;
+----------------+-------+------+-------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity6a0                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity5                                                                             ;
+----------------+-------+------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_d2c:wrptr_g1p ;
+----------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                  ;
+----------------+-------+------+-------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                          ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                             ;
+----------------+-------+------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_c2c:wrptr_gp ;
+----------------+-------+------+------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                 ;
+----------------+-------+------+------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity12a0                                                                     ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity11                                                                           ;
+----------------+-------+------+------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                             ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                              ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|dffpipe_c2e:rdaclr ;
+---------------------------------+-------+------+-----------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                         ;
; PRESERVE_REGISTER               ; ON    ; -    ; -                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_kv7:rs_dgwp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                          ;
+-----------------------+-------+------+-----------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                           ;
+-----------------------+-------+------+-----------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_e09:dffpipe5 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                     ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                      ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|dffpipe_909:ws_brp ;
+---------------------------------+-------+------+-----------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|dffpipe_909:ws_bwp ;
+---------------------------------+-------+------+-----------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_lv7:ws_dgrp ;
+-----------------------+-------+------+-----------------------------------------------------------------------------+
; Assignment            ; Value ; From ; To                                                                          ;
+-----------------------+-------+------+-----------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION ; OFF   ; -    ; -                                                                           ;
+-----------------------+-------+------+-----------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_f09:dffpipe8 ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                     ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                      ;
+---------------------------------+-------+------+----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bram:bram_write|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------+
; Parameter Name                     ; Value                ; Type                             ;
+------------------------------------+----------------------+----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                          ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                          ;
; WIDTH_A                            ; 8                    ; Signed Integer                   ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                   ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                          ;
; WIDTH_B                            ; 1                    ; Untyped                          ;
; WIDTHAD_B                          ; 1                    ; Untyped                          ;
; NUMWORDS_B                         ; 1                    ; Untyped                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                          ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                          ;
; INIT_FILE                          ; memory_load.hex      ; Untyped                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                          ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                          ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                          ;
; CBXI_PARAMETER                     ; altsyncram_2hd1      ; Untyped                          ;
+------------------------------------+----------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bram:bram_read|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------+
; Parameter Name                     ; Value                ; Type                            ;
+------------------------------------+----------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                         ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                         ;
; WIDTH_A                            ; 8                    ; Signed Integer                  ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                  ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WIDTH_B                            ; 1                    ; Untyped                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; INIT_FILE                          ; memory_load.hex      ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_2hd1      ; Untyped                         ;
+------------------------------------+----------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo:fifo_uut|dcfifo:dcfifo_component ;
+-------------------------+-------------+--------------------------------------------+
; Parameter Name          ; Value       ; Type                                       ;
+-------------------------+-------------+--------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                    ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                             ;
; LPM_WIDTH               ; 8           ; Signed Integer                             ;
; LPM_NUMWORDS            ; 512         ; Signed Integer                             ;
; LPM_WIDTHU              ; 9           ; Signed Integer                             ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                    ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                    ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                    ;
; USE_EAB                 ; ON          ; Untyped                                    ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                    ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                    ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                    ;
; RDSYNC_DELAYPIPE        ; 4           ; Signed Integer                             ;
; WRSYNC_DELAYPIPE        ; 4           ; Signed Integer                             ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                    ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                    ;
; DEVICE_FAMILY           ; Cyclone II  ; Untyped                                    ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                    ;
; WRITE_ACLR_SYNCH        ; OFF         ; Untyped                                    ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                    ;
; CBXI_PARAMETER          ; dcfifo_s2g1 ; Untyped                                    ;
+-------------------------+-------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                            ;
+-------------------------------------------+-------------------------------------------------+
; Name                                      ; Value                                           ;
+-------------------------------------------+-------------------------------------------------+
; Number of entity instances                ; 2                                               ;
; Entity Instance                           ; bram:bram_write|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                     ;
;     -- WIDTH_A                            ; 8                                               ;
;     -- NUMWORDS_A                         ; 1024                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                    ;
;     -- WIDTH_B                            ; 1                                               ;
;     -- NUMWORDS_B                         ; 1                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ;
; Entity Instance                           ; bram:bram_read|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                     ;
;     -- WIDTH_A                            ; 8                                               ;
;     -- NUMWORDS_A                         ; 1024                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                    ;
;     -- WIDTH_B                            ; 1                                               ;
;     -- NUMWORDS_B                         ; 1                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ;
+-------------------------------------------+-------------------------------------------------+


+--------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                       ;
+----------------------------+---------------------------------------+
; Name                       ; Value                                 ;
+----------------------------+---------------------------------------+
; Number of entity instances ; 1                                     ;
; Entity Instance            ; fifo:fifo_uut|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                            ;
;     -- LPM_WIDTH           ; 8                                     ;
;     -- LPM_NUMWORDS        ; 512                                   ;
;     -- LPM_SHOWAHEAD       ; OFF                                   ;
;     -- USE_EAB             ; ON                                    ;
+----------------------------+---------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fifo:fifo_uut"                                                                        ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; wrfull ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------+
; Port Connectivity Checks: "bram:bram_write" ;
+------+-------+----------+-------------------+
; Port ; Type  ; Severity ; Details           ;
+------+-------+----------+-------------------+
; data ; Input ; Info     ; Stuck at GND      ;
; wren ; Input ; Info     ; Stuck at GND      ;
+------+-------+----------+-------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu May 02 20:25:52 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab5 -c lab5
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 2 design units, including 1 entities, in source file lab5.vhd
    Info (12022): Found design unit 1: lab5-arch_lab5
    Info (12023): Found entity 1: lab5
Info (12021): Found 2 design units, including 1 entities, in source file bram.vhd
    Info (12022): Found design unit 1: bram-SYN
    Info (12023): Found entity 1: bram
Info (12021): Found 2 design units, including 1 entities, in source file fifo.vhd
    Info (12022): Found design unit 1: fifo-SYN
    Info (12023): Found entity 1: fifo
Info (12127): Elaborating entity "lab5" for the top level hierarchy
Warning (10540): VHDL Signal Declaration warning at lab5.vhd(55): used explicit default value for signal "data_write" because signal was never assigned a value
Warning (10036): Verilog HDL or VHDL warning at lab5.vhd(64): object "fifo_full" assigned a value but never read
Warning (10540): VHDL Signal Declaration warning at lab5.vhd(73): used explicit default value for signal "ZERO" because signal was never assigned a value
Info (12128): Elaborating entity "bram" for hierarchy "bram:bram_write"
Info (12128): Elaborating entity "altsyncram" for hierarchy "bram:bram_write|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "bram:bram_write|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "bram:bram_write|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "memory_load.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_2hd1.tdf
    Info (12023): Found entity 1: altsyncram_2hd1
Info (12128): Elaborating entity "altsyncram_2hd1" for hierarchy "bram:bram_write|altsyncram:altsyncram_component|altsyncram_2hd1:auto_generated"
Info (12128): Elaborating entity "fifo" for hierarchy "fifo:fifo_uut"
Info (12128): Elaborating entity "dcfifo" for hierarchy "fifo:fifo_uut|dcfifo:dcfifo_component"
Info (12130): Elaborated megafunction instantiation "fifo:fifo_uut|dcfifo:dcfifo_component"
Info (12133): Instantiated megafunction "fifo:fifo_uut|dcfifo:dcfifo_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_numwords" = "512"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_s2g1.tdf
    Info (12023): Found entity 1: dcfifo_s2g1
Info (12128): Elaborating entity "dcfifo_s2g1" for hierarchy "fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_kdb.tdf
    Info (12023): Found entity 1: a_gray2bin_kdb
Info (12128): Elaborating entity "a_gray2bin_kdb" for hierarchy "fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_gray2bin_kdb:wrptr_g_gray2bin"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_o96.tdf
    Info (12023): Found entity 1: a_graycounter_o96
Info (12128): Elaborating entity "a_graycounter_o96" for hierarchy "fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_o96:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_d2c.tdf
    Info (12023): Found entity 1: a_graycounter_d2c
Info (12128): Elaborating entity "a_graycounter_d2c" for hierarchy "fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_d2c:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_c2c.tdf
    Info (12023): Found entity 1: a_graycounter_c2c
Info (12128): Elaborating entity "a_graycounter_c2c" for hierarchy "fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|a_graycounter_c2c:wrptr_gp"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dku.tdf
    Info (12023): Found entity 1: altsyncram_dku
Info (12128): Elaborating entity "altsyncram_dku" for hierarchy "fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_o8c1.tdf
    Info (12023): Found entity 1: altsyncram_o8c1
Info (12128): Elaborating entity "altsyncram_o8c1" for hierarchy "fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|altsyncram_dku:fifo_ram|altsyncram_o8c1:altsyncram14"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_c2e.tdf
    Info (12023): Found entity 1: dffpipe_c2e
Info (12128): Elaborating entity "dffpipe_c2e" for hierarchy "fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|dffpipe_c2e:rdaclr"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_kv7.tdf
    Info (12023): Found entity 1: alt_synch_pipe_kv7
Info (12128): Elaborating entity "alt_synch_pipe_kv7" for hierarchy "fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_kv7:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_e09.tdf
    Info (12023): Found entity 1: dffpipe_e09
Info (12128): Elaborating entity "dffpipe_e09" for hierarchy "fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_kv7:rs_dgwp|dffpipe_e09:dffpipe5"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_909.tdf
    Info (12023): Found entity 1: dffpipe_909
Info (12128): Elaborating entity "dffpipe_909" for hierarchy "fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|dffpipe_909:ws_brp"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_lv7.tdf
    Info (12023): Found entity 1: alt_synch_pipe_lv7
Info (12128): Elaborating entity "alt_synch_pipe_lv7" for hierarchy "fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_lv7:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_f09.tdf
    Info (12023): Found entity 1: dffpipe_f09
Info (12128): Elaborating entity "dffpipe_f09" for hierarchy "fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|alt_synch_pipe_lv7:ws_dgrp|dffpipe_f09:dffpipe8"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_536.tdf
    Info (12023): Found entity 1: cmpr_536
Info (12128): Elaborating entity "cmpr_536" for hierarchy "fifo:fifo_uut|dcfifo:dcfifo_component|dcfifo_s2g1:auto_generated|cmpr_536:rdempty_eq_comp"
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (17049): 2 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 293 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 41 output pins
    Info (21061): Implemented 226 logic cells
    Info (21064): Implemented 24 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 4677 megabytes
    Info: Processing ended: Thu May 02 20:26:00 2024
    Info: Elapsed time: 00:00:08
    Info: Total CPU time (on all processors): 00:00:01


