Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 745fe7dde2c94ae7bcc3f64c37617846 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_vedic_8_behav xil_defaultlib.test_vedic_8 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port c [C:/Users/rudra/Downloads/Traffic-Light-Controller-using-Verilog-master/8 bit multiplier/8 bit multiplier.srcs/sources_1/new/8_bit_mult.v:125]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port c [C:/Users/rudra/Downloads/Traffic-Light-Controller-using-Verilog-master/8 bit multiplier/8 bit multiplier.srcs/sources_1/new/8_bit_mult.v:126]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port c [C:/Users/rudra/Downloads/Traffic-Light-Controller-using-Verilog-master/8 bit multiplier/8 bit multiplier.srcs/sources_1/new/8_bit_mult.v:127]
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 8 for port c [C:/Users/rudra/Downloads/Traffic-Light-Controller-using-Verilog-master/8 bit multiplier/8 bit multiplier.srcs/sources_1/new/8_bit_mult.v:128]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ha
Compiling module xil_defaultlib.vedic_2_x_2
Compiling module xil_defaultlib.add_4_bit
Compiling module xil_defaultlib.add_6_bit
Compiling module xil_defaultlib.vedic_4_x_4
Compiling module xil_defaultlib.add_8_bit
Compiling module xil_defaultlib.add_12_bit
Compiling module xil_defaultlib.vedic_8X8
Compiling module xil_defaultlib.test_vedic_8
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_vedic_8_behav
