{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 16 08:45:42 2012 " "Info: Processing started: Fri Nov 16 08:45:42 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test -c test " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 test-test " "Info: Found design unit 1: test-test" {  } { { "test.vhd" "" { Text "C:/Users/Administrator/Desktop/3c10/test.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 test " "Info: Found entity 1: test" {  } { { "test.vhd" "" { Text "C:/Users/Administrator/Desktop/3c10/test.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "test " "Info: Elaborating entity \"test\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "IOPT_UNINFERRED_RAM_SUMMARY" "1 " "Info: Found 1 instances of uninferred RAM logic" { { "Info" "IOPT_RAM_UNINFERRED_DUE_TO_SIZE" "img_sig " "Info: RAM logic \"img_sig\" is uninferred due to inappropriate RAM size" {  } { { "test.vhd" "img_sig" { Text "C:/Users/Administrator/Desktop/3c10/test.vhd" 14 -1 0 } }  } 0 0 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0 -1}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Info: Timing-Driven Synthesis is running" {  } {  } 0 0 "Timing-Driven Synthesis is running" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "121 " "Info: Implemented 121 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Info: Implemented 1 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Info: Implemented 16 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "104 " "Info: Implemented 104 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "231 " "Info: Peak virtual memory: 231 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 16 08:45:43 2012 " "Info: Processing ended: Fri Nov 16 08:45:43 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 16 08:45:44 2012 " "Info: Processing started: Fri Nov 16 08:45:44 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off test -c test " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "test EP3C10E144C8 " "Info: Selected device EP3C10E144C8 for design \"test\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C5E144C8 " "Info: Device EP3C5E144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C16E144C8 " "Info: Device EP3C16E144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C25E144C8 " "Info: Device EP3C25E144C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info: Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/3c10/" 0 { } { { 0 { 0 ""} 0 250 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/3c10/" 0 { } { { 0 { 0 ""} 0 252 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Info: Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/3c10/" 0 { } { { 0 { 0 ""} 0 254 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Info: Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/3c10/" 0 { } { { 0 { 0 ""} 0 256 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Info: Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/3c10/" 0 { } { { 0 { 0 ""} 0 258 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "test.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'test.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_sig\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_sig\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_sig\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_sig\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_sig\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_sig\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_sig\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_sig\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_sig\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_sig\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_sig\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_sig\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_sig\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_sig\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_sig\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_sig\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{clk_sig\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{clk_sig\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{clk_sig\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{clk_sig\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{clk_sig\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{clk_sig\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{clk_sig\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{clk_sig\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{clk_sig\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{clk_sig\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{clk_sig\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{clk_sig\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{clk_sig\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{clk_sig\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{clk_sig\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{clk_sig\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{clk_hz_sig\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{clk_hz_sig\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{clk_hz_sig\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{clk_hz_sig\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{clk_hz_sig\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{clk_hz_sig\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{clk_hz_sig\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{clk_hz_sig\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{clk_hz_sig\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{clk_hz_sig\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{clk_hz_sig\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{clk_hz_sig\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{clk_hz_sig\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{clk_hz_sig\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{clk_hz_sig\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{clk_hz_sig\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_hz_sig\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_hz_sig\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_hz_sig\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_hz_sig\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_hz_sig\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_hz_sig\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_hz_sig\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_hz_sig\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_hz_sig\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_hz_sig\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_hz_sig\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_hz_sig\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_hz_sig\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_hz_sig\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_hz_sig\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_hz_sig\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_in~input (placed in PIN 91 (CLK4, DIFFCLK_2p)) " "Info: Automatically promoted node clk_in~input (placed in PIN 91 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G9 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "test.vhd" "" { Text "C:/Users/Administrator/Desktop/3c10/test.vhd" 6 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/3c10/" 0 { } { { 0 { 0 ""} 0 246 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_hz_sig  " "Info: Automatically promoted node clk_hz_sig " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_hz_sig~0 " "Info: Destination node clk_hz_sig~0" {  } { { "test.vhd" "" { Text "C:/Users/Administrator/Desktop/3c10/test.vhd" 18 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_hz_sig~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/3c10/" 0 { } { { 0 { 0 ""} 0 122 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "test.vhd" "" { Text "C:/Users/Administrator/Desktop/3c10/test.vhd" 18 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_hz_sig } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/3c10/" 0 { } { { 0 { 0 ""} 0 81 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_sig  " "Info: Automatically promoted node clk_sig " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_sig~0 " "Info: Destination node clk_sig~0" {  } { { "test.vhd" "" { Text "C:/Users/Administrator/Desktop/3c10/test.vhd" 17 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_sig~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/3c10/" 0 { } { { 0 { 0 ""} 0 130 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "test.vhd" "" { Text "C:/Users/Administrator/Desktop/3c10/test.vhd" 17 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_sig } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Administrator/Desktop/3c10/" 0 { } { { 0 { 0 ""} 0 78 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y12 X10_Y24 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y12 to location X10_Y24" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "250 " "Info: Peak virtual memory: 250 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 16 08:45:46 2012 " "Info: Processing ended: Fri Nov 16 08:45:46 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 16 08:45:47 2012 " "Info: Processing started: Fri Nov 16 08:45:47 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off test -c test " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II " "Info: Running Quartus II TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 16 08:45:47 2012 " "Info: Processing started: Fri Nov 16 08:45:47 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta test -c test " "Info: Command: quartus_sta test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "test.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'test.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info: No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info: Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_in clk_in " "Info: create_clock -period 1.000 -name clk_in clk_in" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_hz_sig clk_hz_sig " "Info: create_clock -period 1.000 -name clk_hz_sig clk_hz_sig" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_sig clk_sig " "Info: create_clock -period 1.000 -name clk_sig clk_sig" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_sig\}\] -rise_to \[get_clocks \{clk_sig\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_sig\}\] -rise_to \[get_clocks \{clk_sig\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_sig\}\] -fall_to \[get_clocks \{clk_sig\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_sig\}\] -fall_to \[get_clocks \{clk_sig\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_sig\}\] -rise_to \[get_clocks \{clk_sig\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_sig\}\] -rise_to \[get_clocks \{clk_sig\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_sig\}\] -fall_to \[get_clocks \{clk_sig\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_sig\}\] -fall_to \[get_clocks \{clk_sig\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_sig\}\] -rise_to \[get_clocks \{clk_sig\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_sig\}\] -rise_to \[get_clocks \{clk_sig\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_sig\}\] -fall_to \[get_clocks \{clk_sig\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_sig\}\] -fall_to \[get_clocks \{clk_sig\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_sig\}\] -rise_to \[get_clocks \{clk_sig\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_sig\}\] -rise_to \[get_clocks \{clk_sig\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_sig\}\] -fall_to \[get_clocks \{clk_sig\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_sig\}\] -fall_to \[get_clocks \{clk_sig\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_sig\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_sig\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_sig\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_sig\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_sig\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_sig\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_sig\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_sig\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_sig\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_sig\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_sig\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_sig\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_sig\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_sig\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_sig\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_sig\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{clk_sig\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{clk_sig\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{clk_sig\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{clk_sig\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{clk_sig\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{clk_sig\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{clk_sig\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{clk_sig\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{clk_sig\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{clk_sig\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{clk_sig\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{clk_sig\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{clk_sig\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{clk_sig\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{clk_sig\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{clk_sig\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{clk_hz_sig\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{clk_hz_sig\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{clk_hz_sig\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{clk_hz_sig\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{clk_hz_sig\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{clk_hz_sig\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{clk_hz_sig\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{clk_hz_sig\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{clk_hz_sig\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{clk_hz_sig\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{clk_hz_sig\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{clk_hz_sig\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{clk_hz_sig\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{clk_hz_sig\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{clk_hz_sig\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{clk_hz_sig\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_hz_sig\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_hz_sig\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_hz_sig\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_hz_sig\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_hz_sig\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_hz_sig\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_hz_sig\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_hz_sig\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_hz_sig\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_hz_sig\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_hz_sig\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_hz_sig\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_hz_sig\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_hz_sig\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_hz_sig\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_hz_sig\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_hz_sig\}\] -rise_to \[get_clocks \{clk_hz_sig\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_hz_sig\}\] -rise_to \[get_clocks \{clk_hz_sig\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_hz_sig\}\] -fall_to \[get_clocks \{clk_hz_sig\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_hz_sig\}\] -fall_to \[get_clocks \{clk_hz_sig\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_hz_sig\}\] -rise_to \[get_clocks \{clk_hz_sig\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_hz_sig\}\] -rise_to \[get_clocks \{clk_hz_sig\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_hz_sig\}\] -fall_to \[get_clocks \{clk_hz_sig\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_hz_sig\}\] -fall_to \[get_clocks \{clk_hz_sig\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_hz_sig\}\] -rise_to \[get_clocks \{clk_hz_sig\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_hz_sig\}\] -rise_to \[get_clocks \{clk_hz_sig\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_hz_sig\}\] -fall_to \[get_clocks \{clk_hz_sig\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_hz_sig\}\] -fall_to \[get_clocks \{clk_hz_sig\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_hz_sig\}\] -rise_to \[get_clocks \{clk_hz_sig\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_hz_sig\}\] -rise_to \[get_clocks \{clk_hz_sig\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_hz_sig\}\] -fall_to \[get_clocks \{clk_hz_sig\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_hz_sig\}\] -fall_to \[get_clocks \{clk_hz_sig\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.545 " "Info: Worst-case setup slack is -3.545" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.545       -82.127 clk_in  " "Info:    -3.545       -82.127 clk_in " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.322        -0.337 clk_sig  " "Info:    -0.322        -0.337 clk_sig " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.314        -0.507 clk_hz_sig  " "Info:    -0.314        -0.507 clk_hz_sig " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.084 " "Info: Worst-case hold slack is -0.084" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.084        -0.156 clk_in  " "Info:    -0.084        -0.156 clk_in " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.433         0.000 clk_hz_sig  " "Info:     0.433         0.000 clk_hz_sig " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.434         0.000 clk_sig  " "Info:     0.434         0.000 clk_sig " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info: Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -62.480 clk_in  " "Info:    -3.000       -62.480 clk_in " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -16.357 clk_hz_sig  " "Info:    -1.487       -16.357 clk_hz_sig " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487        -4.461 clk_sig  " "Info:    -1.487        -4.461 clk_sig " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "203 " "Info: Peak virtual memory: 203 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 16 08:45:48 2012 " "Info: Processing ended: Fri Nov 16 08:45:48 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_sig\}\] -rise_to \[get_clocks \{clk_sig\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_sig\}\] -rise_to \[get_clocks \{clk_sig\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_sig\}\] -fall_to \[get_clocks \{clk_sig\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_sig\}\] -fall_to \[get_clocks \{clk_sig\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_sig\}\] -rise_to \[get_clocks \{clk_sig\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_sig\}\] -rise_to \[get_clocks \{clk_sig\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_sig\}\] -fall_to \[get_clocks \{clk_sig\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_sig\}\] -fall_to \[get_clocks \{clk_sig\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_sig\}\] -rise_to \[get_clocks \{clk_sig\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_sig\}\] -rise_to \[get_clocks \{clk_sig\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_sig\}\] -fall_to \[get_clocks \{clk_sig\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_sig\}\] -fall_to \[get_clocks \{clk_sig\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_sig\}\] -rise_to \[get_clocks \{clk_sig\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_sig\}\] -rise_to \[get_clocks \{clk_sig\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_sig\}\] -fall_to \[get_clocks \{clk_sig\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_sig\}\] -fall_to \[get_clocks \{clk_sig\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_sig\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_sig\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_sig\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_sig\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_sig\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_sig\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_sig\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_sig\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_sig\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_sig\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_sig\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_sig\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_sig\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_sig\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_sig\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_sig\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{clk_sig\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{clk_sig\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{clk_sig\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{clk_sig\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{clk_sig\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{clk_sig\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{clk_sig\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{clk_sig\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{clk_sig\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{clk_sig\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{clk_sig\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{clk_sig\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{clk_sig\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{clk_sig\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{clk_sig\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{clk_sig\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{clk_hz_sig\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{clk_hz_sig\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{clk_hz_sig\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{clk_hz_sig\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{clk_hz_sig\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{clk_hz_sig\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{clk_hz_sig\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{clk_hz_sig\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{clk_hz_sig\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{clk_hz_sig\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{clk_hz_sig\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{clk_hz_sig\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{clk_hz_sig\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{clk_hz_sig\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{clk_hz_sig\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{clk_hz_sig\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_hz_sig\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_hz_sig\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_hz_sig\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_hz_sig\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_hz_sig\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_hz_sig\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_hz_sig\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_hz_sig\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_hz_sig\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_hz_sig\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_hz_sig\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_hz_sig\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_hz_sig\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_hz_sig\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_hz_sig\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_hz_sig\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_hz_sig\}\] -rise_to \[get_clocks \{clk_hz_sig\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_hz_sig\}\] -rise_to \[get_clocks \{clk_hz_sig\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_hz_sig\}\] -fall_to \[get_clocks \{clk_hz_sig\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_hz_sig\}\] -fall_to \[get_clocks \{clk_hz_sig\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_hz_sig\}\] -rise_to \[get_clocks \{clk_hz_sig\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_hz_sig\}\] -rise_to \[get_clocks \{clk_hz_sig\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_hz_sig\}\] -fall_to \[get_clocks \{clk_hz_sig\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_hz_sig\}\] -fall_to \[get_clocks \{clk_hz_sig\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_hz_sig\}\] -rise_to \[get_clocks \{clk_hz_sig\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_hz_sig\}\] -rise_to \[get_clocks \{clk_hz_sig\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_hz_sig\}\] -fall_to \[get_clocks \{clk_hz_sig\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_hz_sig\}\] -fall_to \[get_clocks \{clk_hz_sig\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_hz_sig\}\] -rise_to \[get_clocks \{clk_hz_sig\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_hz_sig\}\] -rise_to \[get_clocks \{clk_hz_sig\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_hz_sig\}\] -fall_to \[get_clocks \{clk_hz_sig\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_hz_sig\}\] -fall_to \[get_clocks \{clk_hz_sig\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.304 " "Info: Worst-case setup slack is -3.304" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.304       -70.962 clk_in  " "Info:    -3.304       -70.962 clk_in " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.189        -0.189 clk_sig  " "Info:    -0.189        -0.189 clk_sig " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.183        -0.246 clk_hz_sig  " "Info:    -0.183        -0.246 clk_hz_sig " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.071 " "Info: Worst-case hold slack is -0.071" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.071        -0.141 clk_in  " "Info:    -0.071        -0.141 clk_in " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.382         0.000 clk_hz_sig  " "Info:     0.382         0.000 clk_hz_sig " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.384         0.000 clk_sig  " "Info:     0.384         0.000 clk_sig " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info: Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -62.480 clk_in  " "Info:    -3.000       -62.480 clk_in " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487       -16.357 clk_hz_sig  " "Info:    -1.487       -16.357 clk_hz_sig " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.487        -4.461 clk_sig  " "Info:    -1.487        -4.461 clk_sig " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_sig\}\] -rise_to \[get_clocks \{clk_sig\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_sig\}\] -rise_to \[get_clocks \{clk_sig\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_sig\}\] -fall_to \[get_clocks \{clk_sig\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_sig\}\] -fall_to \[get_clocks \{clk_sig\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_sig\}\] -rise_to \[get_clocks \{clk_sig\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_sig\}\] -rise_to \[get_clocks \{clk_sig\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_sig\}\] -fall_to \[get_clocks \{clk_sig\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_sig\}\] -fall_to \[get_clocks \{clk_sig\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_sig\}\] -rise_to \[get_clocks \{clk_sig\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_sig\}\] -rise_to \[get_clocks \{clk_sig\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_sig\}\] -fall_to \[get_clocks \{clk_sig\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_sig\}\] -fall_to \[get_clocks \{clk_sig\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_sig\}\] -rise_to \[get_clocks \{clk_sig\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_sig\}\] -rise_to \[get_clocks \{clk_sig\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_sig\}\] -fall_to \[get_clocks \{clk_sig\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_sig\}\] -fall_to \[get_clocks \{clk_sig\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_sig\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_sig\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_sig\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_sig\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_sig\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_sig\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_sig\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_sig\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_sig\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_sig\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_sig\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_sig\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_sig\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_sig\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_sig\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_sig\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{clk_sig\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{clk_sig\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{clk_sig\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{clk_sig\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{clk_sig\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{clk_sig\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{clk_sig\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{clk_sig\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{clk_sig\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{clk_sig\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{clk_sig\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{clk_sig\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{clk_sig\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{clk_sig\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{clk_sig\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{clk_sig\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{clk_hz_sig\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{clk_hz_sig\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{clk_hz_sig\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{clk_hz_sig\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{clk_hz_sig\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{clk_hz_sig\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{clk_hz_sig\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{clk_hz_sig\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{clk_hz_sig\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{clk_hz_sig\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{clk_hz_sig\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{clk_hz_sig\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{clk_hz_sig\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -rise_to \[get_clocks \{clk_hz_sig\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{clk_hz_sig\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_in\}\] -fall_to \[get_clocks \{clk_hz_sig\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_hz_sig\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_hz_sig\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_hz_sig\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_hz_sig\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_hz_sig\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_hz_sig\}\] -rise_to \[get_clocks \{clk_in\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_hz_sig\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_hz_sig\}\] -fall_to \[get_clocks \{clk_in\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_hz_sig\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_hz_sig\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_hz_sig\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_hz_sig\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_hz_sig\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_hz_sig\}\] -rise_to \[get_clocks \{clk_in\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_hz_sig\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_hz_sig\}\] -fall_to \[get_clocks \{clk_in\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_hz_sig\}\] -rise_to \[get_clocks \{clk_hz_sig\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_hz_sig\}\] -rise_to \[get_clocks \{clk_hz_sig\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_hz_sig\}\] -fall_to \[get_clocks \{clk_hz_sig\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_hz_sig\}\] -fall_to \[get_clocks \{clk_hz_sig\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_hz_sig\}\] -rise_to \[get_clocks \{clk_hz_sig\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_hz_sig\}\] -rise_to \[get_clocks \{clk_hz_sig\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_hz_sig\}\] -fall_to \[get_clocks \{clk_hz_sig\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_hz_sig\}\] -fall_to \[get_clocks \{clk_hz_sig\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_hz_sig\}\] -rise_to \[get_clocks \{clk_hz_sig\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_hz_sig\}\] -rise_to \[get_clocks \{clk_hz_sig\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk_hz_sig\}\] -fall_to \[get_clocks \{clk_hz_sig\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk_hz_sig\}\] -fall_to \[get_clocks \{clk_hz_sig\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_hz_sig\}\] -rise_to \[get_clocks \{clk_hz_sig\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_hz_sig\}\] -rise_to \[get_clocks \{clk_hz_sig\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk_hz_sig\}\] -fall_to \[get_clocks \{clk_hz_sig\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk_hz_sig\}\] -fall_to \[get_clocks \{clk_hz_sig\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.936 " "Info: Worst-case setup slack is -0.936" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.936       -13.818 clk_in  " "Info:    -0.936       -13.818 clk_in " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.423         0.000 clk_sig  " "Info:     0.423         0.000 clk_sig " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.425         0.000 clk_hz_sig  " "Info:     0.425         0.000 clk_hz_sig " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.200 " "Info: Worst-case hold slack is -0.200" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.200        -0.398 clk_in  " "Info:    -0.200        -0.398 clk_in " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.167         0.000 clk_hz_sig  " "Info:     0.167         0.000 clk_hz_sig " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.167         0.000 clk_sig  " "Info:     0.167         0.000 clk_sig " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "Info: No Recovery paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "Info: No Removal paths to report" {  } {  } 0 0 "No %1!s! paths to report" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Info: Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -45.450 clk_in  " "Info:    -3.000       -45.450 clk_in " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000       -11.000 clk_hz_sig  " "Info:    -1.000       -11.000 clk_hz_sig " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000        -3.000 clk_sig  " "Info:    -1.000        -3.000 clk_sig " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II " "Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "220 " "Info: Peak virtual memory: 220 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 16 08:45:49 2012 " "Info: Processing ended: Fri Nov 16 08:45:49 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 7 s " "Info: Quartus II Full Compilation was successful. 0 errors, 7 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
