Vivado Simulator 2018.2
Time resolution is 1 ps
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 180 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 180 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[1].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 180 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 180 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[1].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[2].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 180 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 180 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[2].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[3].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 180 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 180 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[3].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 200 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 200 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[1].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 200 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 200 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[1].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[2].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 200 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 200 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[2].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[3].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 200 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 200 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[3].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 220 ns.
 A read was performed on address 800f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 220 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[1].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 220 ns.
 A read was performed on address 800f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 220 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[1].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[2].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 220 ns.
 A read was performed on address 800f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 220 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[2].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[3].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 220 ns.
 A read was performed on address 800f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 220 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[3].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 260 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 260 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[1].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 260 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 260 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[1].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[2].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 260 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 260 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[2].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[3].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 260 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 260 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[3].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 320 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 320 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[1].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 320 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 320 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[1].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[2].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 320 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 320 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[2].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[3].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 320 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 320 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[3].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 340 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 340 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[1].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 340 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 340 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[1].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[2].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 340 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 340 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[2].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[3].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 340 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 340 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[3].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
ERROR: Index 31 out of bound 0 to 1
Time: 360 ns  Iteration: 3  Process: /mips_testbench/dut/listProcessor/line__76
  File: Z:/rrutherford20/CS-401-1-CompArch/CompArchFinal/Working_MP3/mips.srcs/sources_1/new/ListProc.vhd

HDL Line: Z:/rrutherford20/CS-401-1-CompArch/CompArchFinal/Working_MP3/mips.srcs/sources_1/new/ListProc.vhd:87
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 180 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 180 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[1].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 180 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 180 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[1].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[2].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 180 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 180 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[2].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[3].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 180 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 180 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[3].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 200 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 200 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[1].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 200 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 200 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[1].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[2].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 200 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 200 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[2].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[3].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 200 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 200 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[3].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 220 ns.
 A read was performed on address 800f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 220 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[1].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 220 ns.
 A read was performed on address 800f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 220 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[1].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[2].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 220 ns.
 A read was performed on address 800f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 220 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[2].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[3].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 220 ns.
 A read was performed on address 800f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 220 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[3].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 260 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 260 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[1].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 260 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 260 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[1].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[2].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 260 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 260 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[2].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[3].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 260 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 260 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[3].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 320 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 320 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[1].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 320 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 320 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[1].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[2].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 320 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 320 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[2].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[3].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 320 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 320 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[3].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 340 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 340 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[1].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 340 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 340 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[1].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[2].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 340 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 340 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[2].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[3].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 340 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 340 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[3].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
ERROR: Index 31 out of bound 0 to 1
Time: 360 ns  Iteration: 3  Process: /mips_testbench/dut/listProcessor/line__76
  File: Z:/rrutherford20/CS-401-1-CompArch/CompArchFinal/Working_MP3/mips.srcs/sources_1/new/ListProc.vhd

HDL Line: Z:/rrutherford20/CS-401-1-CompArch/CompArchFinal/Working_MP3/mips.srcs/sources_1/new/ListProc.vhd:87
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 180 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 180 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[1].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 180 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 180 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[1].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[2].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 180 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 180 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[2].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[3].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 180 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 180 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[3].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 200 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 200 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[1].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 200 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 200 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[1].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[2].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 200 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 200 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[2].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[3].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 200 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 200 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[3].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 220 ns.
 A read was performed on address 800f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 220 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[1].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 220 ns.
 A read was performed on address 800f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 220 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[1].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[2].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 220 ns.
 A read was performed on address 800f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 220 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[2].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[3].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 220 ns.
 A read was performed on address 800f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 220 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[3].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 260 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 260 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[1].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 260 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 260 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[1].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[2].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 260 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 260 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[2].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[3].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 260 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 260 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[3].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 320 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 320 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[1].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 320 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 320 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[1].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[2].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 320 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 320 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[2].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[3].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 320 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 320 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[3].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 340 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 340 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[1].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 340 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 340 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[1].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[2].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 340 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 340 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[2].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[3].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 340 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 340 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[3].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
ERROR: Index 31 out of bound 0 to 1
Time: 360 ns  Iteration: 3  Process: /mips_testbench/dut/listProcessor/line__76
  File: Z:/rrutherford20/CS-401-1-CompArch/CompArchFinal/Working_MP3/mips.srcs/sources_1/new/ListProc.vhd

HDL Line: Z:/rrutherford20/CS-401-1-CompArch/CompArchFinal/Working_MP3/mips.srcs/sources_1/new/ListProc.vhd:87
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 180 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 180 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[1].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 180 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 180 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[1].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[2].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 180 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 180 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[2].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[3].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 180 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 180 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[3].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 200 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 200 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[1].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 200 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 200 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[1].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[2].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 200 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 200 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[2].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[3].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 200 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 200 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[3].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 220 ns.
 A read was performed on address 800f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 220 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[1].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 220 ns.
 A read was performed on address 800f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 220 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[1].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[2].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 220 ns.
 A read was performed on address 800f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 220 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[2].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[3].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 220 ns.
 A read was performed on address 800f (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 220 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[3].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 260 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 260 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[1].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 260 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 260 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[1].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[2].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 260 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 260 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[2].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[3].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 260 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 260 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[3].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 320 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 320 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[1].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 320 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 320 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[1].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[2].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 320 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 320 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[2].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[3].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 320 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 320 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[3].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[0].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 340 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 340 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[0].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[1].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 340 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 340 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[1].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[2].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 340 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 340 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[2].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
Error:  Memory Collision Error on RAMB36E1 ::mips_testbench:dut:dmem1:MULTI_PORT_REG:U0:inst_blk_mem_gen:\gnbram.gnativebmg.native_blk_mem_gen\:\valid.cstr\:\ramloop[3].ram.r\:\prim_init.ram\:\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\:tdp:RAMB36E1_TDP_inst: at simulation time 340 ns.
 A read was performed on address 8007 (hex) of port A while a write was requested to the same address on port B.  The write will be successful however the read value on port A is unknown until the next CLKA cycle. 
Time: 340 ns  Iteration: 3  Process: /mips_testbench/dut/dmem1/MULTI_PORT_REG/U0/inst_blk_mem_gen/\gnbram.gnativebmg.native_blk_mem_gen\/\valid.cstr\/\ramloop[3].ram.r\/\prim_init.ram\/\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\/tdp/RAMB36E1_TDP_inst/prcs_clk  File: /wrk/2018.sub/2018.2.1/continuous/2018_07_26_2288692/data/vhdl/src/unisims/primitive/RAMB36E1.vhd
ERROR: Index 31 out of bound 0 to 1
Time: 360 ns  Iteration: 3  Process: /mips_testbench/dut/listProcessor/line__76
  File: Z:/rrutherford20/CS-401-1-CompArch/CompArchFinal/Working_MP3/mips.srcs/sources_1/new/ListProc.vhd

HDL Line: Z:/rrutherford20/CS-401-1-CompArch/CompArchFinal/Working_MP3/mips.srcs/sources_1/new/ListProc.vhd:87
