digraph "CFG for '_Z36cudaSSaturation_backPropagate_kernelPfS_jif' function" {
	label="CFG for '_Z36cudaSSaturation_backPropagate_kernelPfS_jif' function";

	Node0x61f2b30 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%5:\l  %6 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %7 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %8 = getelementptr i8, i8 addrspace(4)* %7, i64 4\l  %9 = bitcast i8 addrspace(4)* %8 to i16 addrspace(4)*\l  %10 = load i16, i16 addrspace(4)* %9, align 4, !range !4, !invariant.load !5\l  %11 = zext i16 %10 to i32\l  %12 = getelementptr inbounds i8, i8 addrspace(4)* %7, i64 12\l  %13 = bitcast i8 addrspace(4)* %12 to i32 addrspace(4)*\l  %14 = load i32, i32 addrspace(4)* %13, align 4, !tbaa !6\l  %15 = mul i32 %6, %11\l  %16 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !15\l  %17 = add i32 %15, %16\l  %18 = udiv i32 %14, %11\l  %19 = mul i32 %18, %11\l  %20 = icmp ugt i32 %14, %19\l  %21 = zext i1 %20 to i32\l  %22 = add i32 %18, %21\l  %23 = mul i32 %22, %11\l  %24 = icmp ult i32 %17, %2\l  br i1 %24, label %25, label %35\l|{<s0>T|<s1>F}}"];
	Node0x61f2b30:s0 -> Node0x61f50e0;
	Node0x61f2b30:s1 -> Node0x61f5170;
	Node0x61f50e0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b9d0f970",label="{%25:\l25:                                               \l  %26 = icmp sgt i32 %3, 0\l  %27 = icmp slt i32 %3, 0\l  %28 = sub nsw i32 0, %3\l  %29 = shl nuw i32 1, %28\l  %30 = sitofp i32 %29 to float\l  %31 = shl nuw i32 1, %3\l  %32 = sitofp i32 %31 to float\l  %33 = fcmp contract une float %4, 0.000000e+00\l  %34 = fneg contract float %4\l  br label %36\l}"];
	Node0x61f50e0 -> Node0x61f62b0;
	Node0x61f5170 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%35:\l35:                                               \l  ret void\l}"];
	Node0x61f62b0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%36:\l36:                                               \l  %37 = phi i32 [ %17, %25 ], [ %62, %61 ]\l  br i1 %26, label %38, label %43\l|{<s0>T|<s1>F}}"];
	Node0x61f62b0:s0 -> Node0x61f6530;
	Node0x61f62b0:s1 -> Node0x61f65c0;
	Node0x61f6530 [shape=record,color="#b70d28ff", style=filled, fillcolor="#d24b4070",label="{%38:\l38:                                               \l  %39 = zext i32 %37 to i64\l  %40 = getelementptr inbounds float, float addrspace(1)* %1, i64 %39\l  %41 = load float, float addrspace(1)* %40, align 4, !tbaa !16\l  %42 = fdiv contract float %41, %32\l  store float %42, float addrspace(1)* %40, align 4, !tbaa !16\l  br label %49\l}"];
	Node0x61f6530 -> Node0x61f70e0;
	Node0x61f65c0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#ec7f6370",label="{%43:\l43:                                               \l  br i1 %27, label %44, label %49\l|{<s0>T|<s1>F}}"];
	Node0x61f65c0:s0 -> Node0x61f71e0;
	Node0x61f65c0:s1 -> Node0x61f70e0;
	Node0x61f71e0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f6bfa670",label="{%44:\l44:                                               \l  %45 = zext i32 %37 to i64\l  %46 = getelementptr inbounds float, float addrspace(1)* %1, i64 %45\l  %47 = load float, float addrspace(1)* %46, align 4, !tbaa !16\l  %48 = fmul contract float %47, %30\l  store float %48, float addrspace(1)* %46, align 4, !tbaa !16\l  br label %49\l}"];
	Node0x61f71e0 -> Node0x61f70e0;
	Node0x61f70e0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%49:\l49:                                               \l  br i1 %33, label %50, label %61\l|{<s0>T|<s1>F}}"];
	Node0x61f70e0:s0 -> Node0x61f75f0;
	Node0x61f70e0:s1 -> Node0x61f6430;
	Node0x61f75f0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#d24b4070",label="{%50:\l50:                                               \l  %51 = zext i32 %37 to i64\l  %52 = getelementptr inbounds float, float addrspace(1)* %0, i64 %51\l  %53 = load float, float addrspace(1)* %52, align 4, !tbaa !16\l  %54 = fcmp contract ogt float %53, %34\l  %55 = fcmp contract olt float %53, %4\l  %56 = and i1 %54, %55\l  %57 = select contract i1 %56, float 1.000000e+00, float 0.000000e+00\l  %58 = getelementptr inbounds float, float addrspace(1)* %1, i64 %51\l  %59 = load float, float addrspace(1)* %58, align 4, !tbaa !16\l  %60 = fmul contract float %59, %57\l  store float %60, float addrspace(1)* %58, align 4, !tbaa !16\l  br label %61\l}"];
	Node0x61f75f0 -> Node0x61f6430;
	Node0x61f6430 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%61:\l61:                                               \l  %62 = add i32 %37, %23\l  %63 = icmp ult i32 %62, %2\l  br i1 %63, label %36, label %35, !llvm.loop !20\l|{<s0>T|<s1>F}}"];
	Node0x61f6430:s0 -> Node0x61f62b0;
	Node0x61f6430:s1 -> Node0x61f5170;
}
