<stg><name>digitrec_knn_vote</name>


<trans_list>

<trans id="23" from="1" to="2">
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="24" from="2" to="3">
<condition id="9">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="26" from="3" to="2">
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="5" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %agg_result_V_s = phi i4 [ undef, %0 ], [ %agg_result_V_0_agg_result_V_s, %._crit_edge ]

]]></node>
<StgValue><ssdm name="agg_result_V_s"/></StgValue>
</operation>

<operation id="6" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:1  %i_val_V = phi i4 [ 0, %0 ], [ %i_V, %._crit_edge ]

]]></node>
<StgValue><ssdm name="i_val_V"/></StgValue>
</operation>

<operation id="7" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %min = phi i32 [ 2147483647, %0 ], [ %min_2_min, %._crit_edge ]

]]></node>
<StgValue><ssdm name="min"/></StgValue>
</operation>

<operation id="8" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %exitcond = icmp eq i4 %i_val_V, -6

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:5  %i_V = add i4 %i_val_V, 1

]]></node>
<StgValue><ssdm name="i_V"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %exitcond, label %2, label %._crit_edge

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="13" bw="64" op_0_bw="4">
<![CDATA[
._crit_edge:1  %tmp = zext i4 %i_val_V to i64

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="14" bw="4" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge:2  %knn_set_0_V_addr = getelementptr [10 x i6]* %knn_set_0_V, i64 0, i64 %tmp

]]></node>
<StgValue><ssdm name="knn_set_0_V_addr"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="15" bw="6" op_0_bw="4">
<![CDATA[
._crit_edge:3  %knn_set_0_V_load = load i6* %knn_set_0_V_addr, align 1

]]></node>
<StgValue><ssdm name="knn_set_0_V_load"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="22" bw="0" op_0_bw="4">
<![CDATA[
:0  ret i4 %agg_result_V_s

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="16" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge:0  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str8) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="17" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="6" op_0_bw="4">
<![CDATA[
._crit_edge:3  %knn_set_0_V_load = load i6* %knn_set_0_V_addr, align 1

]]></node>
<StgValue><ssdm name="knn_set_0_V_load"/></StgValue>
</operation>

<operation id="18" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="32" op_0_bw="6">
<![CDATA[
._crit_edge:4  %tmp_6 = zext i6 %knn_set_0_V_load to i32

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="19" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:5  %tmp_8 = icmp slt i32 %tmp_6, %min

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="20" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
._crit_edge:6  %agg_result_V_0_agg_result_V_s = select i1 %tmp_8, i4 %i_val_V, i4 %agg_result_V_s

]]></node>
<StgValue><ssdm name="agg_result_V_0_agg_result_V_s"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge:7  %min_2_min = select i1 %tmp_8, i32 %tmp_6, i32 %min

]]></node>
<StgValue><ssdm name="min_2_min"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:8  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
