Flow:,apr
Stage:,place2
"==== Summary Reporting for Corner Cmax ====
"
Clock Group,Attrs,Sinks,Levels,Clock Repeater Count,Clock Repeater Area,Clock Stdcell Area,Max Latency,Global Skew,Trans DRC Count,Cap DRC Count
"### Mode: func, Scenario: func_worst
"
SDRAM_CLK,"M,D",2852,2,0,0.00,19.82,0.00,0.00,0,0
SD_DDR_CLK,G,0,0,0,0.00,0.00,--,--,0,0
SD_DDR_CLKn,G,0,0,0,0.00,0.00,--,--,0,0
SYS_2x_CLK,"M,D",1912,3,0,0.00,141.05,0.00,0.00,0,0
SYS_CLK,G,1716,2,0,0.00,20.59,0.00,0.00,0,0
PCI_CLK,"M,D",386,2,0,0.00,7.37,0.00,0.00,0,0
"### Mode: test, Scenario: test_worst
"
SDRAM_CLK,"M,D",2852,2,0,0.00,19.82,0.00,0.00,0,0
SD_DDR_CLK,G,0,0,0,0.00,0.00,--,--,0,0
SD_DDR_CLKn,G,0,0,0,0.00,0.00,--,--,0,0
SYS_2x_CLK,"M,D",1912,3,0,0.00,141.05,0.00,0.00,0,0
SYS_CLK,G,1716,2,0,0.00,20.59,0.00,0.00,0,0
PCI_CLK,"M,D",386,2,0,0.00,7.37,0.00,0.00,0,0
ate_clk,"M,D",0,0,0,0.00,0.00,--,--,0,0
"==== Summary Reporting for Corner Cmin ====
"
Clock Group,Attrs,Sinks,Levels,Clock Repeater Count,Clock Repeater Area,Clock Stdcell Area,Max Latency,Global Skew,Trans DRC Count,Cap DRC Count
"### Mode: func, Scenario: func_best
"
SDRAM_CLK,"M,D",2852,2,0,0.00,19.82,0.00,0.00,0,0
SD_DDR_CLK,G,0,0,0,0.00,0.00,--,--,0,0
SD_DDR_CLKn,G,0,0,0,0.00,0.00,--,--,0,0
SYS_2x_CLK,"M,D",1912,3,0,0.00,141.05,0.00,0.00,0,0
SYS_CLK,G,1716,2,0,0.00,20.59,0.00,0.00,0,0
PCI_CLK,"M,D",386,2,0,0.00,7.37,0.00,0.00,0,0
"### Mode: test, Scenario: test_best
"
SDRAM_CLK,"M,D",2852,2,0,0.00,19.82,0.00,0.00,0,0
SD_DDR_CLK,G,0,0,0,0.00,0.00,--,--,0,0
SD_DDR_CLKn,G,0,0,0,0.00,0.00,--,--,0,0
SYS_2x_CLK,"M,D",1912,3,0,0.00,141.05,0.00,0.00,0,0
SYS_CLK,G,1716,2,0,0.00,20.59,0.00,0.00,0,0
PCI_CLK,"M,D",386,2,0,0.00,7.37,0.00,0.00,0,0
ate_clk,"M,D",0,0,0,0.00,0.00,--,--,0,0
Stage:,cts2
"==== Summary Reporting for Corner Cmax ====
"
Clock Group,Attrs,Sinks,Levels,Clock Repeater Count,Clock Repeater Area,Clock Stdcell Area,Max Latency,Global Skew,Trans DRC Count,Cap DRC Count
"### Mode: func, Scenario: func_worst
"
SDRAM_CLK,"M,D",2852,8,81,362.16,381.98,0.78,0.10,1,0
SD_DDR_CLK,G,0,0,0,0.00,0.00,--,--,0,0
SD_DDR_CLKn,G,0,0,0,0.00,0.00,--,--,0,0
SYS_2x_CLK,"M,D",1912,15,99,426.71,550.98,1.26,0.15,1,0
SYS_CLK,G,1716,7,62,306.75,327.34,0.83,0.10,0,0
PCI_CLK,"M,D",386,9,20,88.44,94.29,0.67,0.04,0,0
"### Mode: test, Scenario: test_worst
"
SDRAM_CLK,"M,D",2852,8,81,362.16,381.98,0.78,0.10,0,0
SD_DDR_CLK,G,0,0,0,0.00,0.00,--,--,0,0
SD_DDR_CLKn,G,0,0,0,0.00,0.00,--,--,0,0
SYS_2x_CLK,"M,D",1912,15,99,426.71,550.98,1.26,0.15,0,0
SYS_CLK,G,1716,7,62,306.75,327.34,0.83,0.10,0,0
PCI_CLK,"M,D",386,9,20,88.44,94.29,0.67,0.04,0,0
ate_clk,"M,D",0,0,0,0.00,0.00,--,--,0,0
"==== Summary Reporting for Corner Cmin ====
"
Clock Group,Attrs,Sinks,Levels,Clock Repeater Count,Clock Repeater Area,Clock Stdcell Area,Max Latency,Global Skew,Trans DRC Count,Cap DRC Count
"### Mode: func, Scenario: func_best
"
SDRAM_CLK,"M,D",2852,8,81,362.16,381.98,0.17,0.03,0,0
SD_DDR_CLK,G,0,0,0,0.00,0.00,--,--,0,0
SD_DDR_CLKn,G,0,0,0,0.00,0.00,--,--,0,0
SYS_2x_CLK,"M,D",1912,15,99,426.71,550.98,0.30,0.06,0,0
SYS_CLK,G,1716,7,62,306.75,327.34,0.18,0.03,0,0
PCI_CLK,"M,D",386,9,20,88.44,94.29,0.15,0.01,0,0
"### Mode: test, Scenario: test_best
"
SDRAM_CLK,"M,D",2852,8,81,362.16,381.98,0.17,0.03,0,0
SD_DDR_CLK,G,0,0,0,0.00,0.00,--,--,0,0
SD_DDR_CLKn,G,0,0,0,0.00,0.00,--,--,0,0
SYS_2x_CLK,"M,D",1912,15,99,426.71,550.98,0.30,0.06,0,0
SYS_CLK,G,1716,7,62,306.75,327.34,0.18,0.03,0,0
PCI_CLK,"M,D",386,9,20,88.44,94.29,0.15,0.01,0,0
ate_clk,"M,D",0,0,0,0.00,0.00,--,--,0,0
Stage:,postcts2
"==== Summary Reporting for Corner Cmax ====
"
Clock Group,Attrs,Sinks,Levels,Clock Repeater Count,Clock Repeater Area,Clock Stdcell Area,Max Latency,Global Skew,Trans DRC Count,Cap DRC Count
"### Mode: func, Scenario: func_worst
"
SDRAM_CLK,"M,D",2852,8,81,362.16,381.98,0.78,0.10,0,0
SD_DDR_CLK,G,0,0,0,0.00,0.00,--,--,0,0
SD_DDR_CLKn,G,0,0,0,0.00,0.00,--,--,0,0
SYS_2x_CLK,"M,D",1912,15,99,426.71,550.98,1.26,0.14,1,0
SYS_CLK,G,1716,7,62,306.75,327.34,0.83,0.10,0,0
PCI_CLK,"M,D",386,9,20,88.44,94.29,0.67,0.04,0,0
"### Mode: test, Scenario: test_worst
"
SDRAM_CLK,"M,D",2852,8,81,362.16,381.98,0.78,0.10,0,0
SD_DDR_CLK,G,0,0,0,0.00,0.00,--,--,0,0
SD_DDR_CLKn,G,0,0,0,0.00,0.00,--,--,0,0
SYS_2x_CLK,"M,D",1912,15,99,426.71,550.98,1.26,0.14,0,0
SYS_CLK,G,1716,7,62,306.75,327.34,0.83,0.10,0,0
PCI_CLK,"M,D",386,9,20,88.44,94.29,0.67,0.04,0,0
ate_clk,"M,D",0,0,0,0.00,0.00,--,--,0,0
"==== Summary Reporting for Corner Cmin ====
"
Clock Group,Attrs,Sinks,Levels,Clock Repeater Count,Clock Repeater Area,Clock Stdcell Area,Max Latency,Global Skew,Trans DRC Count,Cap DRC Count
"### Mode: func, Scenario: func_best
"
SDRAM_CLK,"M,D",2852,8,81,362.16,381.98,0.17,0.03,0,0
SD_DDR_CLK,G,0,0,0,0.00,0.00,--,--,0,0
SD_DDR_CLKn,G,0,0,0,0.00,0.00,--,--,0,0
SYS_2x_CLK,"M,D",1912,15,99,426.71,550.98,0.30,0.06,0,0
SYS_CLK,G,1716,7,62,306.75,327.34,0.18,0.03,0,0
PCI_CLK,"M,D",386,9,20,88.44,94.29,0.15,0.01,0,0
"### Mode: test, Scenario: test_best
"
SDRAM_CLK,"M,D",2852,8,81,362.16,381.98,0.17,0.03,0,0
SD_DDR_CLK,G,0,0,0,0.00,0.00,--,--,0,0
SD_DDR_CLKn,G,0,0,0,0.00,0.00,--,--,0,0
SYS_2x_CLK,"M,D",1912,15,99,426.71,550.98,0.30,0.06,0,0
SYS_CLK,G,1716,7,62,306.75,327.34,0.18,0.03,0,0
PCI_CLK,"M,D",386,9,20,88.44,94.29,0.15,0.01,0,0
ate_clk,"M,D",0,0,0,0.00,0.00,--,--,0,0
Stage:,route2
"==== Summary Reporting for Corner Cmax ====
"
Clock Group,Attrs,Sinks,Levels,Clock Repeater Count,Clock Repeater Area,Clock Stdcell Area,Max Latency,Global Skew,Trans DRC Count,Cap DRC Count
"### Mode: func, Scenario: func_worst
"
SDRAM_CLK,"M,D",2852,8,81,362.16,381.98,0.75,0.10,0,0
SD_DDR_CLK,G,0,0,0,0.00,0.00,--,--,0,0
SD_DDR_CLKn,G,0,0,0,0.00,0.00,--,--,0,0
SYS_2x_CLK,"M,D",1912,15,99,426.71,550.98,1.23,0.19,0,0
SYS_CLK,G,1716,7,62,306.75,327.34,0.82,0.11,0,0
PCI_CLK,"M,D",386,9,20,88.44,94.29,0.66,0.03,0,0
"### Mode: test, Scenario: test_worst
"
SDRAM_CLK,"M,D",2852,8,81,362.16,381.98,0.75,0.10,0,0
SD_DDR_CLK,G,0,0,0,0.00,0.00,--,--,0,0
SD_DDR_CLKn,G,0,0,0,0.00,0.00,--,--,0,0
SYS_2x_CLK,"M,D",1912,15,99,426.71,550.98,1.23,0.19,0,0
SYS_CLK,G,1716,7,62,306.75,327.34,0.82,0.11,0,0
PCI_CLK,"M,D",386,9,20,88.44,94.29,0.66,0.03,0,0
ate_clk,"M,D",0,0,0,0.00,0.00,--,--,0,0
"==== Summary Reporting for Corner Cmin ====
"
Clock Group,Attrs,Sinks,Levels,Clock Repeater Count,Clock Repeater Area,Clock Stdcell Area,Max Latency,Global Skew,Trans DRC Count,Cap DRC Count
"### Mode: func, Scenario: func_best
"
SDRAM_CLK,"M,D",2852,8,81,362.16,381.98,0.17,0.03,0,0
SD_DDR_CLK,G,0,0,0,0.00,0.00,--,--,0,0
SD_DDR_CLKn,G,0,0,0,0.00,0.00,--,--,0,0
SYS_2x_CLK,"M,D",1912,15,99,426.71,550.98,0.30,0.07,0,0
SYS_CLK,G,1716,7,62,306.75,327.34,0.17,0.03,0,0
PCI_CLK,"M,D",386,9,20,88.44,94.29,0.14,0.01,0,0
"### Mode: test, Scenario: test_best
"
SDRAM_CLK,"M,D",2852,8,81,362.16,381.98,0.17,0.03,0,0
SD_DDR_CLK,G,0,0,0,0.00,0.00,--,--,0,0
SD_DDR_CLKn,G,0,0,0,0.00,0.00,--,--,0,0
SYS_2x_CLK,"M,D",1912,15,99,426.71,550.98,0.30,0.07,0,0
SYS_CLK,G,1716,7,62,306.75,327.34,0.17,0.03,0,0
PCI_CLK,"M,D",386,9,20,88.44,94.29,0.14,0.01,0,0
ate_clk,"M,D",0,0,0,0.00,0.00,--,--,0,0
