$date
	Sun Nov 23 11:14:30 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module paridade_tb $end
$var wire 1 ! par $end
$var wire 1 " out $end
$var parameter 32 # DELAY $end
$var parameter 32 $ WIDTH $end
$var reg 8 % in [7:0] $end
$scope module U1 $end
$var wire 8 & in [7:0] $end
$var wire 1 ! par $end
$var wire 1 " out $end
$var parameter 32 ' WIDTH $end
$scope function calc_paridade $end
$var reg 8 ( data [7:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1000 '
b1000 $
b1010 #
$end
#0
$dumpvars
b0 (
b0 &
b0 %
0"
0!
$end
#10000
1"
b1 (
1!
b1 %
b1 &
#20000
0"
b10000010 (
0!
b10000010 %
b10000010 &
#30000
b11 (
1!
b11 %
b11 &
#40000
b10101010 (
0!
b10101010 %
b10101010 &
#50000
1"
b101010 (
b101010 %
b101010 &
#60000
0"
b1110001 (
1!
b1110001 %
b1110001 &
#70000
1"
b11100011 (
b11100011 %
b11100011 &
#80000
b10001010 (
0!
b10001010 %
b10001010 &
#90000
0"
b11111111 (
1!
b11111111 %
b11111111 &
#110000
