module FullAdder (
    input wire e1,
    input wire e2,
    input wire e3,
    output wire s,
    output wire A
);

    wire s1;
    wire c1;
    wire c2;

    HA ha1 (.a(e1),.b(e2),.c(c1),.s(s1));
 
    HA ha2 ( .a(s1),.b(e3),.c(c2),.s(s));

    assign A = c1 | c2;

endmodule
