platform=xilinx_u200_xdma_201830_2
debug=1
save-temps=1

# カーネルへのインスタンス数とSLR（Super Logic Region）の配置調整
[connectivity]
# カーネルのインスタンス数指定
# カーネルに指定した数のCUがインスタンシエートされる
# 8カーネル
nk=hid_cal_set_1:1:hid_cal_set_1
nk=backet_serch_set_1:1:backet_serch_set_1
nk=switch_set_1:1:switch_set_1
nk=hdis96_cal_set_1:1:hdis96_cal_set_1
nk=determin:1:determin
nk=out_complete:1:out_complete

# slr=table_serch_1:SLR0
# slr=table_serch_2:SLR1
# slr=table_serch_3:SLR0
# slr=table_serch_4:SLR1
# slr=table_serch_5:SLR0
# slr=table_serch_6:SLR1

# 各インスタンスのDRAM接続を指定
# カーネルインターフェースのプラットフォーム内のシステムポートへの割り当て
# カーネルポートを特定のメモリリソースにマップする
# FP_DB
sp=backet_serch_set_1.FP_DB:DDR[2]
sp=switch_set_1.FP_DB:DDR[2]
# hash_table
sp=backet_serch_set_1.hash_table:DDR[0]
sp=switch_set_1.hash_table:DDR[0]
# hash_table_pointer
sp=hid_cal_set_1.hash_table_pointer:DDR[1]
# query
sp=backet_serch_set_1.query:PLRAM[1]
sp=hdis96_cal_set_1.query:PLRAM[1]
sp=hid_cal_set_1.query:PLRAM[1]


# 配線
# hid_cal
stream_connect=hid_cal_set_1.top_stream_out:switch_set_1.top_stream_in
stream_connect=hid_cal_set_1.end_stream_out:switch_set_1.end_stream_in
# switch
stream_connect=switch_set_1.top_stream_out:hdis96_cal_set_1.top_stream_in
stream_connect=switch_set_1.end_stream_out:hdis96_cal_set_1.end_stream_in
stream_connect=switch_set_1.flame96_r_stream_out:hdis96_cal_set_1.flame96_stream_in
# hdis96_cal
stream_connect=hdis96_cal_set_1.locate_stream_out:backet_serch_set_1.locate_stream_in
stream_connect=hdis96_cal_set_1.endpt_stream_out:backet_serch_set_1.endpt_stream_in
# backet_serch
stream_connect=backet_serch_set_1.index_stream_out:determin.index_stream_in1
# determin
stream_connect=determin.index_stream_out:out_complete.index_stream_in

# 完了信号
# out
stream_connect=out_complete.complete_stream_out:hid_cal_set_1.complete_stream_in
# hid_cal
stream_connect=hid_cal_set_1.complete_stream_out:switch_set_1.complete_stream_in
# switch
stream_connect=switch_set_1.complete_stream_out:hdis96_cal_set_1.complete_stream_in
# hdis96_cal
stream_connect=hdis96_cal_set_1.complete_stream_out:backet_serch_set_1.complete_stream_in
# backet_serch
stream_connect=backet_serch_set_1.complete_stream_out:determin.complete_stream_in
# determin
stream_connect=determin.complete_stream_out:out_complete.complete_stream_in

[hls]
jobs=4

[profile]
data=all:all:all# Monitor data on all kernels and CUs
#stall=all:all   # Monitor stalls for all CUs of all kernels
#exec=all:all    # Monitor execution times for all CUs
#aie=all         # Monitor all AIE streams
