

================================================================
== Vitis HLS Report for 'kernel_nlp_Pipeline_VITIS_LOOP_890_10'
================================================================
* Date:           Mon Oct  7 17:27:57 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        kernel_nlp
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.55 ns|  3.267 ns|     1.23 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      286|      286|  1.300 us|  1.300 us|  286|  286|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_890_10  |      284|      284|        12|          7|          7|    40|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       28|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      333|    -|
|Register             |        -|     -|      829|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      829|      361|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln890_fu_386_p2   |         +|   0|  0|  13|           6|           1|
    |icmp_ln890_fu_380_p2  |      icmp|   0|  0|  13|           6|           6|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  28|          13|           9|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  43|          8|    1|          8|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_v647_1      |   9|          2|    6|         12|
    |grp_fu_346_p0                |  31|          6|   32|        192|
    |grp_fu_346_p1                |  31|          6|   32|        192|
    |grp_fu_350_p0                |  31|          6|   32|        192|
    |grp_fu_350_p1                |  31|          6|   32|        192|
    |v647_fu_74                   |   9|          2|    6|         12|
    |v8_2_address0                |  14|          3|    6|         18|
    |v8_3_address0                |  14|          3|    6|         18|
    |v8_4_address0                |  14|          3|    6|         18|
    |v8_5_address0                |  14|          3|    6|         18|
    |v8_6_address0                |  14|          3|    6|         18|
    |v8_7_address0                |  14|          3|    6|         18|
    |v8_8_address0                |  14|          3|    6|         18|
    |v8_9_address0                |  14|          3|    6|         18|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 333|         68|  193|        952|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                        |   7|   0|    7|          0|
    |ap_done_reg                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |icmp_ln890_reg_428               |   1|   0|    1|          0|
    |reg_354                          |  32|   0|   32|          0|
    |reg_363                          |  32|   0|   32|          0|
    |v647_fu_74                       |   6|   0|    6|          0|
    |v648_reg_534                     |  32|   0|   32|          0|
    |v649_reg_539                     |  32|   0|   32|          0|
    |v651_reg_589                     |  32|   0|   32|          0|
    |v652_reg_544                     |  32|   0|   32|          0|
    |v654_reg_594                     |  32|   0|   32|          0|
    |v655_reg_549                     |  32|   0|   32|          0|
    |v657_reg_599                     |  32|   0|   32|          0|
    |v658_reg_554                     |  32|   0|   32|          0|
    |v660_reg_604                     |  32|   0|   32|          0|
    |v661_reg_559                     |  32|   0|   32|          0|
    |v663_reg_609                     |  32|   0|   32|          0|
    |v664_reg_564                     |  32|   0|   32|          0|
    |v666_reg_614                     |  32|   0|   32|          0|
    |v667_reg_569                     |  32|   0|   32|          0|
    |v669_reg_619                     |  32|   0|   32|          0|
    |v670_reg_574                     |  32|   0|   32|          0|
    |v672_reg_624                     |  32|   0|   32|          0|
    |v673_reg_579                     |  32|   0|   32|          0|
    |v675_reg_629                     |  32|   0|   32|          0|
    |v676_reg_584                     |  32|   0|   32|          0|
    |v8_1_addr_reg_443                |   6|   0|    6|          0|
    |v8_2_addr_reg_454                |   6|   0|    6|          0|
    |v8_2_addr_reg_454_pp0_iter1_reg  |   6|   0|    6|          0|
    |v8_3_addr_reg_464                |   6|   0|    6|          0|
    |v8_3_addr_reg_464_pp0_iter1_reg  |   6|   0|    6|          0|
    |v8_4_addr_reg_474                |   6|   0|    6|          0|
    |v8_4_addr_reg_474_pp0_iter1_reg  |   6|   0|    6|          0|
    |v8_5_addr_reg_484                |   6|   0|    6|          0|
    |v8_5_addr_reg_484_pp0_iter1_reg  |   6|   0|    6|          0|
    |v8_6_addr_reg_494                |   6|   0|    6|          0|
    |v8_6_addr_reg_494_pp0_iter1_reg  |   6|   0|    6|          0|
    |v8_7_addr_reg_504                |   6|   0|    6|          0|
    |v8_7_addr_reg_504_pp0_iter1_reg  |   6|   0|    6|          0|
    |v8_8_addr_reg_514                |   6|   0|    6|          0|
    |v8_8_addr_reg_514_pp0_iter1_reg  |   6|   0|    6|          0|
    |v8_9_addr_reg_524                |   6|   0|    6|          0|
    |v8_9_addr_reg_524_pp0_iter1_reg  |   6|   0|    6|          0|
    |v8_addr_reg_432                  |   6|   0|    6|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 829|   0|  829|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+---------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |             Source Object             |    C Type    |
+----------------------+-----+-----+------------+---------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_890_10|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_890_10|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_890_10|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_890_10|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_890_10|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_890_10|  return value|
|grp_fu_2717_p_din0    |  out|   32|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_890_10|  return value|
|grp_fu_2717_p_din1    |  out|   32|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_890_10|  return value|
|grp_fu_2717_p_opcode  |  out|    2|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_890_10|  return value|
|grp_fu_2717_p_dout0   |   in|   32|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_890_10|  return value|
|grp_fu_2717_p_ce      |  out|    1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_890_10|  return value|
|grp_fu_2721_p_din0    |  out|   32|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_890_10|  return value|
|grp_fu_2721_p_din1    |  out|   32|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_890_10|  return value|
|grp_fu_2721_p_opcode  |  out|    2|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_890_10|  return value|
|grp_fu_2721_p_dout0   |   in|   32|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_890_10|  return value|
|grp_fu_2721_p_ce      |  out|    1|  ap_ctrl_hs|  kernel_nlp_Pipeline_VITIS_LOOP_890_10|  return value|
|v8_9_address0         |  out|    6|   ap_memory|                                   v8_9|         array|
|v8_9_ce0              |  out|    1|   ap_memory|                                   v8_9|         array|
|v8_9_we0              |  out|    1|   ap_memory|                                   v8_9|         array|
|v8_9_d0               |  out|   32|   ap_memory|                                   v8_9|         array|
|v8_9_q0               |   in|   32|   ap_memory|                                   v8_9|         array|
|v8_8_address0         |  out|    6|   ap_memory|                                   v8_8|         array|
|v8_8_ce0              |  out|    1|   ap_memory|                                   v8_8|         array|
|v8_8_we0              |  out|    1|   ap_memory|                                   v8_8|         array|
|v8_8_d0               |  out|   32|   ap_memory|                                   v8_8|         array|
|v8_8_q0               |   in|   32|   ap_memory|                                   v8_8|         array|
|v8_7_address0         |  out|    6|   ap_memory|                                   v8_7|         array|
|v8_7_ce0              |  out|    1|   ap_memory|                                   v8_7|         array|
|v8_7_we0              |  out|    1|   ap_memory|                                   v8_7|         array|
|v8_7_d0               |  out|   32|   ap_memory|                                   v8_7|         array|
|v8_7_q0               |   in|   32|   ap_memory|                                   v8_7|         array|
|v8_6_address0         |  out|    6|   ap_memory|                                   v8_6|         array|
|v8_6_ce0              |  out|    1|   ap_memory|                                   v8_6|         array|
|v8_6_we0              |  out|    1|   ap_memory|                                   v8_6|         array|
|v8_6_d0               |  out|   32|   ap_memory|                                   v8_6|         array|
|v8_6_q0               |   in|   32|   ap_memory|                                   v8_6|         array|
|v8_5_address0         |  out|    6|   ap_memory|                                   v8_5|         array|
|v8_5_ce0              |  out|    1|   ap_memory|                                   v8_5|         array|
|v8_5_we0              |  out|    1|   ap_memory|                                   v8_5|         array|
|v8_5_d0               |  out|   32|   ap_memory|                                   v8_5|         array|
|v8_5_q0               |   in|   32|   ap_memory|                                   v8_5|         array|
|v8_4_address0         |  out|    6|   ap_memory|                                   v8_4|         array|
|v8_4_ce0              |  out|    1|   ap_memory|                                   v8_4|         array|
|v8_4_we0              |  out|    1|   ap_memory|                                   v8_4|         array|
|v8_4_d0               |  out|   32|   ap_memory|                                   v8_4|         array|
|v8_4_q0               |   in|   32|   ap_memory|                                   v8_4|         array|
|v8_3_address0         |  out|    6|   ap_memory|                                   v8_3|         array|
|v8_3_ce0              |  out|    1|   ap_memory|                                   v8_3|         array|
|v8_3_we0              |  out|    1|   ap_memory|                                   v8_3|         array|
|v8_3_d0               |  out|   32|   ap_memory|                                   v8_3|         array|
|v8_3_q0               |   in|   32|   ap_memory|                                   v8_3|         array|
|v8_2_address0         |  out|    6|   ap_memory|                                   v8_2|         array|
|v8_2_ce0              |  out|    1|   ap_memory|                                   v8_2|         array|
|v8_2_we0              |  out|    1|   ap_memory|                                   v8_2|         array|
|v8_2_d0               |  out|   32|   ap_memory|                                   v8_2|         array|
|v8_2_q0               |   in|   32|   ap_memory|                                   v8_2|         array|
|v8_1_address0         |  out|    6|   ap_memory|                                   v8_1|         array|
|v8_1_ce0              |  out|    1|   ap_memory|                                   v8_1|         array|
|v8_1_we0              |  out|    1|   ap_memory|                                   v8_1|         array|
|v8_1_d0               |  out|   32|   ap_memory|                                   v8_1|         array|
|v8_1_address1         |  out|    6|   ap_memory|                                   v8_1|         array|
|v8_1_ce1              |  out|    1|   ap_memory|                                   v8_1|         array|
|v8_1_q1               |   in|   32|   ap_memory|                                   v8_1|         array|
|v8_address0           |  out|    6|   ap_memory|                                     v8|         array|
|v8_ce0                |  out|    1|   ap_memory|                                     v8|         array|
|v8_we0                |  out|    1|   ap_memory|                                     v8|         array|
|v8_d0                 |  out|   32|   ap_memory|                                     v8|         array|
|v8_address1           |  out|    6|   ap_memory|                                     v8|         array|
|v8_ce1                |  out|    1|   ap_memory|                                     v8|         array|
|v8_q1                 |   in|   32|   ap_memory|                                     v8|         array|
|v10_address0          |  out|    6|   ap_memory|                                    v10|         array|
|v10_ce0               |  out|    1|   ap_memory|                                    v10|         array|
|v10_q0                |   in|   32|   ap_memory|                                    v10|         array|
|v10_1_address0        |  out|    6|   ap_memory|                                  v10_1|         array|
|v10_1_ce0             |  out|    1|   ap_memory|                                  v10_1|         array|
|v10_1_q0              |   in|   32|   ap_memory|                                  v10_1|         array|
|v10_2_address0        |  out|    6|   ap_memory|                                  v10_2|         array|
|v10_2_ce0             |  out|    1|   ap_memory|                                  v10_2|         array|
|v10_2_q0              |   in|   32|   ap_memory|                                  v10_2|         array|
|v10_3_address0        |  out|    6|   ap_memory|                                  v10_3|         array|
|v10_3_ce0             |  out|    1|   ap_memory|                                  v10_3|         array|
|v10_3_q0              |   in|   32|   ap_memory|                                  v10_3|         array|
|v10_4_address0        |  out|    6|   ap_memory|                                  v10_4|         array|
|v10_4_ce0             |  out|    1|   ap_memory|                                  v10_4|         array|
|v10_4_q0              |   in|   32|   ap_memory|                                  v10_4|         array|
|v10_5_address0        |  out|    6|   ap_memory|                                  v10_5|         array|
|v10_5_ce0             |  out|    1|   ap_memory|                                  v10_5|         array|
|v10_5_q0              |   in|   32|   ap_memory|                                  v10_5|         array|
|v10_6_address0        |  out|    6|   ap_memory|                                  v10_6|         array|
|v10_6_ce0             |  out|    1|   ap_memory|                                  v10_6|         array|
|v10_6_q0              |   in|   32|   ap_memory|                                  v10_6|         array|
|v10_7_address0        |  out|    6|   ap_memory|                                  v10_7|         array|
|v10_7_ce0             |  out|    1|   ap_memory|                                  v10_7|         array|
|v10_7_q0              |   in|   32|   ap_memory|                                  v10_7|         array|
|v10_8_address0        |  out|    6|   ap_memory|                                  v10_8|         array|
|v10_8_ce0             |  out|    1|   ap_memory|                                  v10_8|         array|
|v10_8_q0              |   in|   32|   ap_memory|                                  v10_8|         array|
|v10_9_address0        |  out|    6|   ap_memory|                                  v10_9|         array|
|v10_9_ce0             |  out|    1|   ap_memory|                                  v10_9|         array|
|v10_9_q0              |   in|   32|   ap_memory|                                  v10_9|         array|
+----------------------+-----+-----+------------+---------------------------------------+--------------+

