[2025-09-16 22:00:45] START suite=cs trace=cassandra_phase0_core2
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/cassandra_phase0_core2.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 5131155 heartbeat IPC: 1.949 cumulative IPC: 1.949 (Simulation time: 00 hr 00 min 52 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 8787712 heartbeat IPC: 2.735 cumulative IPC: 2.276 (Simulation time: 00 hr 01 min 34 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 8787712 cumulative IPC: 2.276 (Simulation time: 00 hr 01 min 34 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 8787712 cumulative IPC: 2.276 (Simulation time: 00 hr 01 min 34 sec)
Heartbeat CPU 0 instructions: 30000006 cycles: 22445148 heartbeat IPC: 0.7322 cumulative IPC: 0.7322 (Simulation time: 00 hr 03 min 05 sec)
Heartbeat CPU 0 instructions: 40000006 cycles: 36193737 heartbeat IPC: 0.7273 cumulative IPC: 0.7298 (Simulation time: 00 hr 04 min 38 sec)
Heartbeat CPU 0 instructions: 50000009 cycles: 50256352 heartbeat IPC: 0.7111 cumulative IPC: 0.7234 (Simulation time: 00 hr 06 min 09 sec)
Heartbeat CPU 0 instructions: 60000009 cycles: 64725370 heartbeat IPC: 0.6911 cumulative IPC: 0.7151 (Simulation time: 00 hr 07 min 41 sec)
Heartbeat CPU 0 instructions: 70000011 cycles: 79093185 heartbeat IPC: 0.696 cumulative IPC: 0.7112 (Simulation time: 00 hr 09 min 12 sec)
Heartbeat CPU 0 instructions: 80000012 cycles: 95170982 heartbeat IPC: 0.622 cumulative IPC: 0.6946 (Simulation time: 00 hr 10 min 42 sec)
Heartbeat CPU 0 instructions: 90000014 cycles: 110988433 heartbeat IPC: 0.6322 cumulative IPC: 0.6849 (Simulation time: 00 hr 12 min 03 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/cassandra_phase0_core2.trace.xz")
Heartbeat CPU 0 instructions: 100000014 cycles: 127991622 heartbeat IPC: 0.5881 cumulative IPC: 0.6711 (Simulation time: 00 hr 13 min 28 sec)
Heartbeat CPU 0 instructions: 110000014 cycles: 143822162 heartbeat IPC: 0.6317 cumulative IPC: 0.6665 (Simulation time: 00 hr 14 min 56 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 151286670 cumulative IPC: 0.661 (Simulation time: 00 hr 16 min 33 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 151286670 cumulative IPC: 0.661 (Simulation time: 00 hr 16 min 33 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/cassandra_phase0_core2.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.661 instructions: 100000002 cycles: 151286670
CPU 0 Branch Prediction Accuracy: 99.1% MPKI: 0.02497 Average ROB Occupancy at Mispredict: 1.832e+05
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00319
BRANCH_INDIRECT: 0.0207
BRANCH_CONDITIONAL: 0.00108
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 4367044
LQ_STALL: 173097
SQ_STALL: 328280


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 150.8306
REPLAY_LOAD: 74.85145
NON_REPLAY_LOAD: 30.695253

== Total ==
ADDR_TRANS: 1393373
REPLAY_LOAD: 1774653
NON_REPLAY_LOAD: 1199018

== Counts ==
ADDR_TRANS: 9238
REPLAY_LOAD: 23709
NON_REPLAY_LOAD: 39062

cpu0->cpu0_STLB TOTAL        ACCESS:     631872 HIT:     405235 MISS:     226637 MSHR_MERGE:          8
cpu0->cpu0_STLB LOAD         ACCESS:     631872 HIT:     405235 MISS:     226637 MSHR_MERGE:          8
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 224.1 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1875921 HIT:     604153 MISS:    1271768 MSHR_MERGE:          6
cpu0->cpu0_L2C LOAD         ACCESS:    1095526 HIT:     265201 MISS:     830325 MSHR_MERGE:          3
cpu0->cpu0_L2C RFO          ACCESS:      86615 HIT:      31656 MISS:      54959 MSHR_MERGE:          3
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     246338 HIT:     246007 MISS:        331 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:     447442 HIT:      61289 MISS:     386153 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 101.2 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    2749111 HIT:    2320107 MISS:     429004 MSHR_MERGE:     140936
cpu0->cpu0_L1I LOAD         ACCESS:    2749111 HIT:    2320107 MISS:     429004 MSHR_MERGE:     140936
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 56.17 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   13554625 HIT:   11161052 MISS:    2393573 MSHR_MERGE:    1052053
cpu0->cpu0_L1D LOAD         ACCESS:    9478500 HIT:    7886621 MISS:    1591879 MSHR_MERGE:     784419
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    3553528 HIT:    3206915 MISS:     346613 MSHR_MERGE:     259995
cpu0->cpu0_L1D TRANSLATION  ACCESS:     522597 HIT:      67516 MISS:     455081 MSHR_MERGE:       7639
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 94.85 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    2251919 HIT:    2147557 MISS:     104362 MSHR_MERGE:      57397
cpu0->cpu0_ITLB LOAD         ACCESS:    2251919 HIT:    2147557 MISS:     104362 MSHR_MERGE:      57397
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 70.53 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   12808821 HIT:   12124984 MISS:     683837 MSHR_MERGE:      98930
cpu0->cpu0_DTLB LOAD         ACCESS:   12808821 HIT:   12124984 MISS:     683837 MSHR_MERGE:      98930
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 85.44 cycles
cpu0->LLC TOTAL        ACCESS:    1472115 HIT:     397376 MISS:    1074739 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     830322 HIT:     117455 MISS:     712867 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      54956 HIT:      21772 MISS:      33184 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     200684 HIT:     200390 MISS:        294 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:     386153 HIT:      57759 MISS:     328394 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 97.62 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      25652
  ROW_BUFFER_MISS:    1048746
  AVG DBUS CONGESTED CYCLE: 7.979
Channel 0 WQ ROW_BUFFER_HIT:      55915
  ROW_BUFFER_MISS:     117362
  FULL:          0
Channel 0 REFRESHES ISSUED:      12607

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       206900        56881        25289        78687
---------------------------------------------------------------
  STLB miss resolved @ L1D                0         1478        10257         7322       119697
  STLB miss resolved @ L2C                0         1624         8290        11745        86789
  STLB miss resolved @ LLC                0          971        11747        17958        43762
  STLB miss resolved @ MEM                0         1803        24408        24289       299268

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level              13719         1525        31827         8950        10288
---------------------------------------------------------------
  STLB miss resolved @ L1D              125           77          552         2374         2941
  STLB miss resolved @ L2C              223           93          761         1445         1346
  STLB miss resolved @ LLC              390           98          937         6844         2721
  STLB miss resolved @ MEM              250          125         1075         6506        14637
[2025-09-16 22:17:18] END   suite=cs trace=cassandra_phase0_core2 (rc=0)
