module sobelOp(clk, rst, rdaddress, wraddress, qR, qW);

	input clk;
	input rst;
	output [6:0] rdaddress;
	output [6:0] wraddress;
	output qR;
	output qW;
	
	
	always @ (posedge clk) begin
		
	end


