Report time       : Tue 30 May 2023 09:56:47 PM EEST.
Solution          : solution1.
Simulation tool   : xsim.

+----------+----------+-----------------------------------------------+-----------------------------------------------+----------------------+
|          |          |             Latency(Clock Cycles)             |              Interval(Clock Cycles)           | Total Execution Time |
+   RTL    +  Status  +-----------------------------------------------+-----------------------------------------------+    (Clock Cycles)    +
|          |          |      min      |      avg      |      max      |      min      |      avg      |      max      |                      |
+----------+----------+-----------------------------------------------+-----------------------------------------------+----------------------+
|      VHDL|        NA|            375|            375|            375|             NA|             NA|             NA|                   375|
|   Verilog|      Pass|            441|            444|            448|            436|            436|            436|                   884|
+----------+----------+-----------------------------------------------+-----------------------------------------------+----------------------+
