{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2019,5,23]],"date-time":"2019-05-23T18:44:21Z","timestamp":1558637061755},"publisher-location":"New York, New York, USA","reference-count":17,"publisher":"ACM Press","isbn-type":[{"value":"9781450367257","type":"print"}],"license":[{"URL":"http:\/\/www.acm.org\/publications\/policies\/copyright_policy#Background","start":{"date-parts":[[2019,6,2]],"date-time":"2019-06-02T00:00:00Z","timestamp":1559433600000},"delay-in-days":152,"content-version":"vor"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019]]},"DOI":"10.1145\/3316781.3317834","type":"proceedings-article","created":{"date-parts":[[2019,5,23]],"date-time":"2019-05-23T18:07:13Z","timestamp":1558634833000},"source":"Crossref","is-referenced-by-count":0,"title":["Graph-Morphing"],"prefix":"10.1145","author":[{"given":"Yu","family":"Zou","sequence":"first","affiliation":[{"name":"University of Central Florida"}]},{"given":"Mingjie","family":"Lin","sequence":"additional","affiliation":[{"name":"University of Central Florida"}]}],"member":"320","reference":[{"key":"key-10.1145\/3316781.3317834-1","unstructured":"Uday Kumar Bondhugula. 2008. Effective automatic parallelization and locality optimization using the polyhedral model. Ph.D. Dissertation. The Ohio State University."},{"key":"key-10.1145\/3316781.3317834-2","unstructured":"Alessandro Cilardo and Luca Gallo. 2015. Improving Multibank Memory Access Parallelism with Lattice-Based Partitioning. ACM Trans. Archit. Code Optim. 11 (2015), 45:1--45:25."},{"key":"key-10.1145\/3316781.3317834-3","unstructured":"Jason Cong, Peng Zhang, and Yi Zou. 2011. Combined loop transformation and hierarchy allocation for data reuse optimization. In Proceedings of the International Conference on Computer-Aided Design. IEEE Press, 185--192."},{"key":"key-10.1145\/3316781.3317834-4","unstructured":"Guohao Dai, Yuze Chi, Yu Wang, and Huazhong Yang. 2016. Fpgp: Graph processing framework on fpga a case study of breadth-first search. In Proceedings of the 2016 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays. ACM, 105--110."},{"key":"key-10.1145\/3316781.3317834-5","unstructured":"Alain Darte and Fr&#233;d&#233;ric Vivien. 1997. Optimal fine and medium grain parallelism detection in polyhedral reduced dependence graphs. International Journal of Parallel Programming 25, 6 (1997), 447--496."},{"key":"key-10.1145\/3316781.3317834-6","unstructured":"Juan Escobedo and Mingjie Lin. 2017. Tessellating Memory Space for Parallel Access. In ASP-DAC.","DOI":"10.1109\/ASPDAC.2017.7858299","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3316781.3317834-7","unstructured":"Juan Escobedo and Mingjie Lin. 2018. Extracting Data Parallelism in Non-stencil Kernel Computing by Optimally Coloring Folded Memory Conflict Graph. In Proceedings of the 55th Annual Design Automation Conference (DAC '18). ACM, New York, NY, USA, Article 156, 6 pages. https:\/\/doi.org\/10.1145\/3195970.3196088","DOI":"10.1145\/3195970.3196088","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3316781.3317834-8","unstructured":"Juan Escobedo and Mingjie Lin. 2018. Graph-Theoretically Optimal Memory Banking for Stencil-Based Computing Kernels. In Proceedings of the 2018 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays (FPGA '18). ACM, New York, NY, USA, 199--208. https:\/\/doi.org\/10.1145\/3174243.3174251","DOI":"10.1145\/3174243.3174251","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3316781.3317834-9","unstructured":"Paul Feautrier. 1992. Some efficient solutions to the affine scheduling problem. I. One-dimensional time. International journal of parallel programming 21, 5 (1992), 313--347."},{"key":"key-10.1145\/3316781.3317834-10","unstructured":"Matthew Jacobsen, Dustin Richmond, Matthew Hogains, and Ryan Kastner. 2015. RIFFA 2.1: A reusable integration framework for FPGA accelerators. ACM Transactions on Reconfigurable Technology and Systems (TRETS) 8, 4 (2015), 22."},{"key":"key-10.1145\/3316781.3317834-11","unstructured":"Jialin Ju and Vipin Chaudhary. 1997. Unique sets oriented parallelization of loops with non-uniform dependences. Comput. J. 40, 6 (1997), 322--339."},{"key":"key-10.1145\/3316781.3317834-12","unstructured":"Ken Kennedy and John R Allen. 2001. Optimizing compilers for modern architectures: a dependence-based approach. Morgan Kaufmann Publishers Inc."},{"key":"key-10.1145\/3316781.3317834-13","unstructured":"Junyi Liu, John Wickerson, and George A Constantinides. 2016. Loop splitting for efficient pipelining in high-level synthesis. In 2016 IEEE 24th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM). IEEE, 72--79."},{"key":"key-10.1145\/3316781.3317834-14","unstructured":"Akihiro Suda, Hideki Takase, Kazuyoshi Takagi, and Naofumi Takagi. 2013. A Buffering Method for Parallelized Loop with Non-Uniform Dependencies in High-Level Synthesis. In International Conference on Algorithms and Architectures for Parallel Processing. Springer, 390--401."},{"key":"key-10.1145\/3316781.3317834-15","unstructured":"Yuxin Wang, Peng Li, and Jason Cong. 2014. Theory and Algorithm for Generalized Memory Partitioning in High-level Synthesis. In Proceedings of the 2014 ACM\/SIGDA International Symposium on Field-programmable Gate Arrays (FPGA '14). ACM, New York, NY, USA, 199--208. https:\/\/doi.org\/10.1145\/2554688.2554780","DOI":"10.1145\/2554688.2554780","doi-asserted-by":"crossref"},{"key":"key-10.1145\/3316781.3317834-16","unstructured":"Yuxin Wang, Peng Li, Peng Zhang, Chen Zhang, and Jason Cong. 2013. Memory partitioning for multidimensional arrays in high-level synthesis. In Proceedings of the 50th Annual Design Automation Conference. ACM, 12."},{"key":"key-10.1145\/3316781.3317834-17","unstructured":"Xiaowei Zhu, Wentao Han, and Wenguang Chen. 2015. GridGraph: Large-Scale Graph Processing on a Single Machine Using 2-Level Hierarchical Partitioning.. In USENIX Annual Technical Conference. 375--386."}],"event":{"name":"the 56th Annual Design Automation Conference 2019","location":"Las Vegas, NV, USA","sponsor":["SIGDA, ACM Special Interest Group on Design Automation","IEEE-CEDA","SIGBED, ACM Special Interest Group on Embedded Systems"],"acronym":"DAC '19","number":"56","start":{"date-parts":[[2019,6,2]]},"end":{"date-parts":[[2019,6,6]]}},"container-title":["Proceedings of the 56th Annual Design Automation Conference 2019 on   - DAC '19"],"original-title":[],"link":[{"URL":"http:\/\/dl.acm.org\/ft_gateway.cfm?id=3317834&ftid=2063197&dwn=1","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,23]],"date-time":"2019-05-23T18:19:36Z","timestamp":1558635576000},"score":1.0,"subtitle":["Exploiting Hidden Parallelism of Non-Stencil Computation in High-Level Synthesis"],"short-title":[],"issued":{"date-parts":[[2019]]},"ISBN":["9781450367257"],"references-count":17,"URL":"http:\/\/dx.doi.org\/10.1145\/3316781.3317834","relation":{"cites":[]}}}