// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "11/09/2023 19:53:56"

// 
// Device: Altera 5CSXFC6D6F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module singlecycle (
	alu_data_check,
	rs1_data_check,
	rs2_data_check,
	imm_check,
	clk_i,
	rst_ni);
output 	[31:0] alu_data_check;
output 	[31:0] rs1_data_check;
output 	[31:0] rs2_data_check;
output 	[31:0] imm_check;
input 	clk_i;
input 	rst_ni;

// Design Ports Information
// alu_data_check[13]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_data_check[14]	=>  Location: PIN_AH14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_data_check[15]	=>  Location: PIN_AJ5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_data_check[16]	=>  Location: PIN_AH15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_data_check[17]	=>  Location: PIN_AK11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_data_check[18]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_data_check[19]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_data_check[20]	=>  Location: PIN_AK7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_data_check[21]	=>  Location: PIN_AJ10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_data_check[22]	=>  Location: PIN_AJ11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_data_check[23]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_data_check[24]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_data_check[25]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_data_check[26]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_data_check[27]	=>  Location: PIN_AG10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_data_check[28]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_data_check[29]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_data_check[30]	=>  Location: PIN_AG11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_data_check[31]	=>  Location: PIN_AJ14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rs1_data_check[0]	=>  Location: PIN_AJ6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rs1_data_check[1]	=>  Location: PIN_AH13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rs1_data_check[2]	=>  Location: PIN_AH7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rs1_data_check[3]	=>  Location: PIN_AK2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rs1_data_check[4]	=>  Location: PIN_AH5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rs1_data_check[5]	=>  Location: PIN_AG5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rs1_data_check[6]	=>  Location: PIN_AC12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rs1_data_check[7]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rs1_data_check[8]	=>  Location: PIN_AH3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rs1_data_check[9]	=>  Location: PIN_AF5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rs1_data_check[10]	=>  Location: PIN_AG3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rs1_data_check[11]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rs1_data_check[12]	=>  Location: PIN_AG1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rs1_data_check[13]	=>  Location: PIN_AF4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rs1_data_check[14]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rs1_data_check[15]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rs1_data_check[16]	=>  Location: PIN_AJ9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rs1_data_check[17]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rs1_data_check[18]	=>  Location: PIN_AK4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rs1_data_check[19]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rs1_data_check[20]	=>  Location: PIN_AB13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rs1_data_check[21]	=>  Location: PIN_AG16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rs1_data_check[22]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rs1_data_check[23]	=>  Location: PIN_AJ16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rs1_data_check[24]	=>  Location: PIN_AE7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rs1_data_check[25]	=>  Location: PIN_AH20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rs1_data_check[26]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rs1_data_check[27]	=>  Location: PIN_AA13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rs1_data_check[28]	=>  Location: PIN_AK3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rs1_data_check[29]	=>  Location: PIN_AK19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rs1_data_check[30]	=>  Location: PIN_AJ12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rs1_data_check[31]	=>  Location: PIN_AF9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rs2_data_check[0]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rs2_data_check[1]	=>  Location: PIN_AJ2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rs2_data_check[2]	=>  Location: PIN_AG6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rs2_data_check[3]	=>  Location: PIN_AF8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rs2_data_check[4]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rs2_data_check[5]	=>  Location: PIN_AF6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rs2_data_check[6]	=>  Location: PIN_AK12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rs2_data_check[7]	=>  Location: PIN_AK18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rs2_data_check[8]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rs2_data_check[9]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rs2_data_check[10]	=>  Location: PIN_AH2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rs2_data_check[11]	=>  Location: PIN_AK16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rs2_data_check[12]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rs2_data_check[13]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rs2_data_check[14]	=>  Location: PIN_AJ17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rs2_data_check[15]	=>  Location: PIN_AG2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rs2_data_check[16]	=>  Location: PIN_AK8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rs2_data_check[17]	=>  Location: PIN_AG15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rs2_data_check[18]	=>  Location: PIN_AJ7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rs2_data_check[19]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rs2_data_check[20]	=>  Location: PIN_AH9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rs2_data_check[21]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rs2_data_check[22]	=>  Location: PIN_AG8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rs2_data_check[23]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rs2_data_check[24]	=>  Location: PIN_AJ1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rs2_data_check[25]	=>  Location: PIN_AB12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rs2_data_check[26]	=>  Location: PIN_AH4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rs2_data_check[27]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rs2_data_check[28]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rs2_data_check[29]	=>  Location: PIN_AK13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rs2_data_check[30]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rs2_data_check[31]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imm_check[0]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imm_check[1]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imm_check[2]	=>  Location: PIN_AG7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_data_check[0]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_data_check[1]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_data_check[2]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_data_check[3]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_data_check[4]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_data_check[5]	=>  Location: PIN_AJ4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_data_check[6]	=>  Location: PIN_AK6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_data_check[7]	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_data_check[8]	=>  Location: PIN_AK9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_data_check[9]	=>  Location: PIN_AG13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_data_check[10]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_data_check[11]	=>  Location: PIN_AG12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// alu_data_check[12]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imm_check[5]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imm_check[6]	=>  Location: PIN_A3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imm_check[7]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imm_check[8]	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imm_check[9]	=>  Location: PIN_AJ19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imm_check[10]	=>  Location: PIN_AC30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imm_check[12]	=>  Location: PIN_AH25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imm_check[13]	=>  Location: PIN_AD24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imm_check[14]	=>  Location: PIN_E8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imm_check[25]	=>  Location: PIN_Y26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imm_check[26]	=>  Location: PIN_AF26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imm_check[27]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imm_check[28]	=>  Location: PIN_AJ22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imm_check[29]	=>  Location: PIN_AE24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imm_check[30]	=>  Location: PIN_H7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imm_check[31]	=>  Location: PIN_K8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imm_check[3]	=>  Location: PIN_AF30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imm_check[4]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imm_check[11]	=>  Location: PIN_AD7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imm_check[15]	=>  Location: PIN_AK24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imm_check[16]	=>  Location: PIN_E6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imm_check[17]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imm_check[18]	=>  Location: PIN_AF25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imm_check[19]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imm_check[20]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imm_check[21]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imm_check[22]	=>  Location: PIN_AJ20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imm_check[23]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// imm_check[24]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk_i	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// rst_ni	=>  Location: PIN_AK14,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clk_i~input_o ;
wire \clk_i~inputCLKENA0_outclk ;
wire \PC_block|Add0~1_sumout ;
wire \rst_ni~input_o ;
wire \PC_block|Add0~2 ;
wire \PC_block|Add0~5_sumout ;
wire \PC_block|pc[3]~DUPLICATE_q ;
wire \PC_block|Add0~6 ;
wire \PC_block|Add0~9_sumout ;
wire \PC_block|Add0~10 ;
wire \PC_block|Add0~13_sumout ;
wire \PC_block|Add0~14 ;
wire \PC_block|Add0~33_sumout ;
wire \PC_block|Add0~34 ;
wire \PC_block|Add0~37_sumout ;
wire \PC_block|pc[7]~DUPLICATE_q ;
wire \PC_block|Add0~38 ;
wire \PC_block|Add0~29_sumout ;
wire \PC_block|Add0~30 ;
wire \PC_block|Add0~25_sumout ;
wire \PC_block|Add0~26 ;
wire \PC_block|Add0~21_sumout ;
wire \PC_block|Add0~22 ;
wire \PC_block|Add0~17_sumout ;
wire \PC_block|Add0~18 ;
wire \PC_block|Add0~41_sumout ;
wire \PC_block|Add0~42 ;
wire \PC_block|Add0~45_sumout ;
wire \imem_block|imem~0_combout ;
wire \imem_block|imem~1_combout ;
wire \imem_block|imem~12_combout ;
wire \imem_block|imem~2_combout ;
wire \imem_block|imem~13_combout ;
wire \ctr_unit_block|Mux6~0_combout ;
wire \ctr_unit_block|Mux9~0_combout ;
wire \ctr_unit_block|Mux5~0_combout ;
wire \imem_block|imem~3_combout ;
wire \imem_block|imem~4_combout ;
wire \imem_block|imem~6_combout ;
wire \imem_block|imem~7_combout ;
wire \imem_block|imem~5_combout ;
wire \ctr_unit_block|Decoder2~0_combout ;
wire \imem_block|imem~8_combout ;
wire \imem_block|imem~9_combout ;
wire \imem_block|imem~10_combout ;
wire \imem_block|imem~11_combout ;
wire \wb_sel_block|Mux16~0_combout ;
wire \regfile_block|mem~1109_combout ;
wire \regfile_block|mem~943_q ;
wire \regfile_block|mem~1108_combout ;
wire \regfile_block|mem~1007_q ;
wire \regfile_block|mem~1028_combout ;
wire \regfile_block|mem~1029_combout ;
wire \alu_block|Mux16~1_combout ;
wire \regfile_block|mem~1103_combout ;
wire \regfile_block|mem~942_q ;
wire \regfile_block|mem~1027_combout ;
wire \alu_block|Mux17~1_combout ;
wire \mux_operand_b|out_o[14]~9_combout ;
wire \regfile_block|mem~941_q ;
wire \regfile_block|mem~1025_combout ;
wire \mux_operand_b|out_o[13]~8_combout ;
wire \regfile_block|mem~1004_q ;
wire \regfile_block|mem~1099_combout ;
wire \alu_block|Mux19~1_combout ;
wire \mux_operand_b|out_o[12]~16_combout ;
wire \wb_sel_block|Mux23~0_combout ;
wire \regfile_block|mem~936_q ;
wire \regfile_block|mem~1000_q ;
wire \regfile_block|mem~1070_combout ;
wire \regfile_block|mem~1091_combout ;
wire \alu_block|Mux23~0_combout ;
wire \alu_block|Mux23~1_combout ;
wire \mux_operand_b|out_o[8]~13_combout ;
wire \regfile_block|mem~999_q ;
wire \regfile_block|mem~1089_combout ;
wire \alu_block|Mux24~1_combout ;
wire \mux_operand_b|out_o[7]~12_combout ;
wire \regfile_block|mem~934_q ;
wire \regfile_block|mem~1068_combout ;
wire \alu_block|Mux25~1_combout ;
wire \regfile_block|mem~933_q ;
wire \regfile_block|mem~1067_combout ;
wire \alu_block|Mux26~1_combout ;
wire \regfile_block|mem~932_q ;
wire \regfile_block|mem~1083_combout ;
wire \alu_block|Mux27~1_combout ;
wire \regfile_block|mem~1084_combout ;
wire \regfile_block|mem~931_q ;
wire \regfile_block|mem~1081_combout ;
wire \regfile_block|mem~1065_combout ;
wire \alu_block|Mux28~1_combout ;
wire \regfile_block|mem~930DUPLICATE_q ;
wire \regfile_block|mem~1079_combout ;
wire \regfile_block|mem~994_q ;
wire \regfile_block|mem~1064_combout ;
wire \alu_block|Mux29~1_combout ;
wire \immgen_block|Selector22~0_combout ;
wire \immgen_block|Selector23~0_combout ;
wire \regfile_block|mem~929_q ;
wire \regfile_block|mem~1077_combout ;
wire \regfile_block|mem~1063_combout ;
wire \alu_block|Mux30~1_combout ;
wire \alu_block|Mux30~0_combout ;
wire \wb_sel_block|Mux31~0_combout ;
wire \regfile_block|mem~939_q ;
wire \regfile_block|mem~1073_combout ;
wire \alu_block|Mux20~1_combout ;
wire \regfile_block|mem~938_q ;
wire \regfile_block|mem~1095_combout ;
wire \alu_block|Mux21~1_combout ;
wire \mux_operand_b|out_o[10]~15_combout ;
wire \regfile_block|mem~1001_q ;
wire \regfile_block|mem~1071_combout ;
wire \alu_block|Mux22~1_combout ;
wire \alu_block|Add1~106 ;
wire \alu_block|Add1~110 ;
wire \alu_block|Add1~113_sumout ;
wire \alu_block|Add0~110 ;
wire \alu_block|Add0~113_sumout ;
wire \alu_block|Mux22~0_combout ;
wire \wb_sel_block|Mux22~0_combout ;
wire \regfile_block|mem~937_q ;
wire \regfile_block|mem~1093_combout ;
wire \mux_operand_b|out_o[9]~14_combout ;
wire \alu_block|Add0~114 ;
wire \alu_block|Add0~117_sumout ;
wire \alu_block|Add1~114 ;
wire \alu_block|Add1~117_sumout ;
wire \alu_block|Mux21~0_combout ;
wire \wb_sel_block|Mux21~0_combout ;
wire \regfile_block|mem~1002_q ;
wire \regfile_block|mem~1072_combout ;
wire \alu_block|Add0~118 ;
wire \alu_block|Add0~121_sumout ;
wire \alu_block|Add1~118 ;
wire \alu_block|Add1~121_sumout ;
wire \alu_block|Mux20~0_combout ;
wire \lsu_block|Equal8~1_combout ;
wire \lsu_block|Equal8~2_combout ;
wire \regfile_block|mem~992DUPLICATE_q ;
wire \regfile_block|mem~1062_combout ;
wire \immgen_block|Selector24~0_combout ;
wire \regfile_block|mem~992_q ;
wire \regfile_block|mem~1075_combout ;
wire \mux_operand_b|out_o[0]~7_combout ;
wire \alu_block|Add0~77_sumout ;
wire \alu_block|Mux31~0_combout ;
wire \lsu_block|Equal0~0_combout ;
wire \wb_sel_block|Mux31~1_combout ;
wire \lsu_block|Equal15~2_combout ;
wire \lsu_block|output_per_reg[8][0][0]~q ;
wire \lsu_block|output_per_reg[10][0][0]~q ;
wire \lsu_block|Equal15~0_combout ;
wire \lsu_block|Equal8~0_combout ;
wire \lsu_block|Equal0~1_combout ;
wire \lsu_block|Equal15~5_combout ;
wire \lsu_block|Selector31~4_combout ;
wire \lsu_block|output_per_reg[2][0][0]~q ;
wire \lsu_block|output_per_reg[5][0][0]~q ;
wire \lsu_block|Equal0~2_combout ;
wire \lsu_block|Equal15~3_combout ;
wire \lsu_block|Selector31~2_combout ;
wire \lsu_block|output_per_reg[7][0][0]~q ;
wire \lsu_block|output_per_reg[6][0][0]~q ;
wire \lsu_block|Selector31~1_combout ;
wire \lsu_block|Equal24~0_combout ;
wire \lsu_block|output_per_reg[9][0][0]~q ;
wire \lsu_block|Selector31~5_combout ;
wire \lsu_block|output_per_reg[3][0][0]~q ;
wire \lsu_block|output_per_reg[1][0][0]~q ;
wire \lsu_block|Selector31~3_combout ;
wire \lsu_block|Selector31~6_combout ;
wire \wb_sel_block|Mux31~2_combout ;
wire \regfile_block|mem~928_q ;
wire \regfile_block|mem~1076_combout ;
wire \alu_block|Add0~78 ;
wire \alu_block|Add0~81_sumout ;
wire \alu_block|Add1~130_cout ;
wire \alu_block|Add1~78_cout ;
wire \alu_block|Add1~81_sumout ;
wire \alu_block|Mux30~2_combout ;
wire \lsu_block|Equal0~3_combout ;
wire \wb_sel_block|Mux29~10_combout ;
wire \wb_sel_block|Mux30~7_combout ;
wire \lsu_block|Equal10~0_combout ;
wire \lsu_block|Equal10~1_combout ;
wire \wb_sel_block|Mux29~0_combout ;
wire \lsu_block|output_per_reg[2][0][1]~q ;
wire \wb_sel_block|Mux30~2_combout ;
wire \lsu_block|output_per_reg[6][0][1]~q ;
wire \lsu_block|Equal19~0_combout ;
wire \wb_sel_block|Mux30~0_combout ;
wire \lsu_block|output_per_reg[3][0][1]~q ;
wire \lsu_block|output_per_reg[7][0][1]~q ;
wire \lsu_block|Equal16~0_combout ;
wire \wb_sel_block|Mux30~4_combout ;
wire \lsu_block|Equal19~1_combout ;
wire \lsu_block|Equal19~2_combout ;
wire \lsu_block|output_per_reg[8][0][1]~q ;
wire \lsu_block|Equal23~0_combout ;
wire \lsu_block|Equal23~1_combout ;
wire \wb_sel_block|Mux30~1_combout ;
wire \lsu_block|output_per_reg[5][0][1]~q ;
wire \lsu_block|output_per_reg[1][0][1]~q ;
wire \wb_sel_block|Mux30~3_combout ;
wire \lsu_block|output_per_reg[10][0][1]~q ;
wire \lsu_block|output_per_reg[9][0][1]~q ;
wire \lsu_block|Equal25~0_combout ;
wire \lsu_block|Equal23~2_combout ;
wire \lsu_block|Equal24~1_combout ;
wire \wb_sel_block|Mux30~5_combout ;
wire \wb_sel_block|Mux30~6_combout ;
wire \wb_sel_block|Mux30~8_combout ;
wire \wb_sel_block|Mux30~9_combout ;
wire \regfile_block|mem~993_q ;
wire \regfile_block|mem~1078_combout ;
wire \alu_block|Add1~82 ;
wire \alu_block|Add1~85_sumout ;
wire \alu_block|Add0~82 ;
wire \alu_block|Add0~85_sumout ;
wire \alu_block|Mux29~0_combout ;
wire \lsu_block|output_per_reg[8][0][2]~q ;
wire \wb_sel_block|Mux29~2_combout ;
wire \lsu_block|output_per_reg[6][0][2]~q ;
wire \wb_sel_block|Mux29~1_combout ;
wire \lsu_block|output_per_reg[2][0][2]~q ;
wire \wb_sel_block|Mux29~3_combout ;
wire \lsu_block|output_per_reg[9][0][2]~q ;
wire \lsu_block|output_per_reg[10][0][2]~q ;
wire \wb_sel_block|Mux29~6_combout ;
wire \lsu_block|output_per_reg[7][0][2]~q ;
wire \lsu_block|output_per_reg[3][0][2]~q ;
wire \wb_sel_block|Mux29~5_combout ;
wire \lsu_block|output_per_reg[5][0][2]~q ;
wire \lsu_block|output_per_reg[1][0][2]~q ;
wire \wb_sel_block|Mux29~4_combout ;
wire \wb_sel_block|Mux29~7_combout ;
wire \wb_sel_block|Mux29~8_combout ;
wire \wb_sel_block|Mux29~9_combout ;
wire \regfile_block|mem~994DUPLICATE_q ;
wire \regfile_block|mem~930_q ;
wire \regfile_block|mem~1080_combout ;
wire \alu_block|Add1~86 ;
wire \alu_block|Add1~89_sumout ;
wire \alu_block|Add0~86 ;
wire \alu_block|Add0~89_sumout ;
wire \alu_block|Mux28~0_combout ;
wire \lsu_block|output_per_reg[2][0][3]~q ;
wire \wb_sel_block|Mux28~2_combout ;
wire \lsu_block|output_per_reg[8][0][3]~q ;
wire \wb_sel_block|Mux28~1_combout ;
wire \lsu_block|output_per_reg[7][0][3]~q ;
wire \lsu_block|output_per_reg[3][0][3]~q ;
wire \wb_sel_block|Mux28~4_combout ;
wire \lsu_block|output_per_reg[5][0][3]~q ;
wire \lsu_block|output_per_reg[1][0][3]~DUPLICATE_q ;
wire \lsu_block|output_per_reg[1][0][3]~q ;
wire \wb_sel_block|Mux28~3_combout ;
wire \lsu_block|output_per_reg[6][0][3]~q ;
wire \wb_sel_block|Mux28~0_combout ;
wire \lsu_block|output_per_reg[9][0][3]~q ;
wire \lsu_block|output_per_reg[10][0][3]~q ;
wire \wb_sel_block|Mux28~5_combout ;
wire \wb_sel_block|Mux28~6_combout ;
wire \wb_sel_block|Mux28~7_combout ;
wire \wb_sel_block|Mux28~8_combout ;
wire \regfile_block|mem~995_q ;
wire \regfile_block|mem~1082_combout ;
wire \alu_block|Add1~90 ;
wire \alu_block|Add1~93_sumout ;
wire \alu_block|Add0~90 ;
wire \alu_block|Add0~93_sumout ;
wire \alu_block|Mux27~0_combout ;
wire \lsu_block|output_per_reg[5][0][4]~q ;
wire \lsu_block|output_per_reg[1][0][4]~q ;
wire \wb_sel_block|Mux27~3_combout ;
wire \lsu_block|output_per_reg[3][0][4]~q ;
wire \lsu_block|output_per_reg[7][0][4]~q ;
wire \wb_sel_block|Mux27~4_combout ;
wire \lsu_block|output_per_reg[2][0][4]~q ;
wire \wb_sel_block|Mux27~2_combout ;
wire \lsu_block|output_per_reg[8][0][4]~q ;
wire \wb_sel_block|Mux27~1_combout ;
wire \lsu_block|output_per_reg[6][0][4]~q ;
wire \wb_sel_block|Mux27~0_combout ;
wire \lsu_block|output_per_reg[9][0][4]~q ;
wire \lsu_block|output_per_reg[10][0][4]~DUPLICATE_q ;
wire \lsu_block|output_per_reg[10][0][4]~q ;
wire \wb_sel_block|Mux27~5_combout ;
wire \wb_sel_block|Mux27~6_combout ;
wire \wb_sel_block|Mux27~7_combout ;
wire \wb_sel_block|Mux27~8_combout ;
wire \regfile_block|mem~996_q ;
wire \regfile_block|mem~1066_combout ;
wire \alu_block|Add0~94 ;
wire \alu_block|Add0~97_sumout ;
wire \alu_block|Add1~94 ;
wire \alu_block|Add1~97_sumout ;
wire \alu_block|Mux26~0_combout ;
wire \wb_sel_block|Mux26~10_combout ;
wire \wb_sel_block|Mux26~11_combout ;
wire \wb_sel_block|Mux26~0_combout ;
wire \lsu_block|output_per_reg[8][0][5]~q ;
wire \wb_sel_block|Mux26~2_combout ;
wire \lsu_block|output_per_reg[2][0][5]~q ;
wire \wb_sel_block|Mux26~3_combout ;
wire \lsu_block|output_per_reg[7][0][5]~DUPLICATE_q ;
wire \lsu_block|output_per_reg[7][0][5]~q ;
wire \lsu_block|output_per_reg[3][0][5]~q ;
wire \wb_sel_block|Mux26~5_combout ;
wire \lsu_block|output_per_reg[6][0][5]~q ;
wire \wb_sel_block|Mux26~1_combout ;
wire \lsu_block|output_per_reg[10][0][5]~q ;
wire \lsu_block|output_per_reg[9][0][5]~q ;
wire \wb_sel_block|Mux26~6_combout ;
wire \lsu_block|output_per_reg[1][0][5]~q ;
wire \lsu_block|output_per_reg[5][0][5]~DUPLICATE_q ;
wire \lsu_block|output_per_reg[5][0][5]~q ;
wire \wb_sel_block|Mux26~4_combout ;
wire \wb_sel_block|Mux26~7_combout ;
wire \wb_sel_block|Mux26~8_combout ;
wire \wb_sel_block|Mux26~9_combout ;
wire \regfile_block|mem~997_q ;
wire \regfile_block|mem~1085_combout ;
wire \mux_operand_b|out_o[5]~10_combout ;
wire \alu_block|Add1~98 ;
wire \alu_block|Add1~101_sumout ;
wire \alu_block|Add0~98 ;
wire \alu_block|Add0~101_sumout ;
wire \alu_block|Mux25~0_combout ;
wire \lsu_block|output_per_reg[8][0][6]~q ;
wire \wb_sel_block|Mux25~1_combout ;
wire \lsu_block|output_per_reg[2][0][6]~DUPLICATE_q ;
wire \lsu_block|output_per_reg[2][0][6]~q ;
wire \wb_sel_block|Mux25~2_combout ;
wire \lsu_block|output_per_reg[1][0][6]~q ;
wire \lsu_block|output_per_reg[5][0][6]~q ;
wire \wb_sel_block|Mux25~3_combout ;
wire \lsu_block|output_per_reg[6][0][6]~q ;
wire \wb_sel_block|Mux25~0_combout ;
wire \lsu_block|output_per_reg[7][0][6]~q ;
wire \lsu_block|output_per_reg[3][0][6]~q ;
wire \wb_sel_block|Mux25~4_combout ;
wire \lsu_block|output_per_reg[9][0][6]~q ;
wire \lsu_block|output_per_reg[10][0][6]~q ;
wire \wb_sel_block|Mux25~5_combout ;
wire \wb_sel_block|Mux25~6_combout ;
wire \wb_sel_block|Mux25~7_combout ;
wire \wb_sel_block|Mux25~8_combout ;
wire \regfile_block|mem~998_q ;
wire \regfile_block|mem~1087_combout ;
wire \mux_operand_b|out_o[6]~11_combout ;
wire \alu_block|Add1~102 ;
wire \alu_block|Add1~105_sumout ;
wire \alu_block|Add0~102 ;
wire \alu_block|Add0~105_sumout ;
wire \alu_block|Mux24~0_combout ;
wire \wb_sel_block|Mux24~0_combout ;
wire \lsu_block|output_per_reg[7][0][7]~q ;
wire \lsu_block|Selector24~4_combout ;
wire \lsu_block|output_per_reg[3][0][7]~q ;
wire \lsu_block|Selector24~5_combout ;
wire \lsu_block|Selector56~5_combout ;
wire \lsu_block|output_per_reg[6][0][7]~q ;
wire \lsu_block|Selector24~0_combout ;
wire \lsu_block|output_per_reg[2][0][7]~q ;
wire \lsu_block|Selector24~2_combout ;
wire \lsu_block|Selector56~4_combout ;
wire \lsu_block|output_per_reg[5][0][7]~q ;
wire \lsu_block|output_per_reg[1][0][7]~q ;
wire \lsu_block|Selector56~11_combout ;
wire \lsu_block|output_per_reg[8][0][7]~q ;
wire \lsu_block|Selector24~8_combout ;
wire \lsu_block|Selector24~9_combout ;
wire \lsu_block|output_per_reg[9][0][7]~q ;
wire \lsu_block|Selector24~10_combout ;
wire \lsu_block|Selector24~11_combout ;
wire \lsu_block|Equal15~4_combout ;
wire \lsu_block|Selector31~0_combout ;
wire \lsu_block|output_per_reg[10][0][7]~q ;
wire \lsu_block|Selector24~6_combout ;
wire \lsu_block|Selector24~7_combout ;
wire \lsu_block|Selector24~12_combout ;
wire \lsu_block|Selector56~1_combout ;
wire \lsu_block|Selector56~10_combout ;
wire \wb_sel_block|Mux24~1_combout ;
wire \regfile_block|mem~935_q ;
wire \regfile_block|mem~1069_combout ;
wire \alu_block|Add0~106 ;
wire \alu_block|Add0~109_sumout ;
wire \alu_block|Add1~109_sumout ;
wire \alu_block|Mux23~2_combout ;
wire \lsu_block|Selector56~2_combout ;
wire \lsu_block|Selector56~6_combout ;
wire \lsu_block|Equal15~6_combout ;
wire \lsu_block|Selector56~7_combout ;
wire \lsu_block|Selector56~8_combout ;
wire \lsu_block|ld_data_o~0_combout ;
wire \wb_sel_block|Mux20~0_combout ;
wire \regfile_block|mem~1003_q ;
wire \regfile_block|mem~1097_combout ;
wire \regfile_block|mem~1098_combout ;
wire \alu_block|Add1~122 ;
wire \alu_block|Add1~125_sumout ;
wire \alu_block|Add0~122 ;
wire \alu_block|Add0~125_sumout ;
wire \alu_block|Mux19~0_combout ;
wire \wb_sel_block|Mux19~0_combout ;
wire \regfile_block|mem~940_q ;
wire \regfile_block|mem~1074_combout ;
wire \alu_block|Add0~126 ;
wire \alu_block|Add0~2 ;
wire \alu_block|Add0~5_sumout ;
wire \alu_block|Add1~126 ;
wire \alu_block|Add1~2 ;
wire \alu_block|Add1~5_sumout ;
wire \alu_block|Mux17~0_combout ;
wire \wb_sel_block|Mux17~0_combout ;
wire \regfile_block|mem~1006_q ;
wire \regfile_block|mem~1026_combout ;
wire \alu_block|Add1~6 ;
wire \alu_block|Add1~9_sumout ;
wire \alu_block|Add0~6 ;
wire \alu_block|Add0~9_sumout ;
wire \alu_block|Mux16~0_combout ;
wire \lsu_block|addr_sel.OUT_PERIPHERALS~0_combout ;
wire \lsu_block|Equal18~0_combout ;
wire \lsu_block|Equal15~1_combout ;
wire \lsu_block|Selector24~1_combout ;
wire \lsu_block|Selector24~3_combout ;
wire \lsu_block|Selector56~0_combout ;
wire \lsu_block|Selector56~3_combout ;
wire \wb_sel_block|Mux18~0_combout ;
wire \regfile_block|mem~1005_q ;
wire \regfile_block|mem~1024_combout ;
wire \alu_block|Mux18~1_combout ;
wire \alu_block|Add0~1_sumout ;
wire \alu_block|Add1~1_sumout ;
wire \alu_block|Mux18~0_combout ;
wire \wb_sel_block|Mux15~0_combout ;
wire \regfile_block|mem~944_q ;
wire \regfile_block|mem~1008_q ;
wire \regfile_block|mem~1031_combout ;
wire \regfile_block|mem~1030_combout ;
wire \alu_block|Add0~10 ;
wire \alu_block|Add0~13_sumout ;
wire \alu_block|Mux15~0_combout ;
wire \lsu_block|Selector56~9_combout ;
wire \wb_sel_block|Mux14~0_combout ;
wire \regfile_block|mem~1009_q ;
wire \regfile_block|mem~945_q ;
wire \regfile_block|mem~1033_combout ;
wire \regfile_block|mem~1032_combout ;
wire \alu_block|Add1~10 ;
wire \alu_block|Add1~14_cout ;
wire \alu_block|Add1~17_sumout ;
wire \alu_block|Add0~14 ;
wire \alu_block|Add0~17_sumout ;
wire \alu_block|Mux14~0_combout ;
wire \wb_sel_block|Mux13~0_combout ;
wire \regfile_block|mem~1010_q ;
wire \regfile_block|mem~946_q ;
wire \regfile_block|mem~1034_combout ;
wire \regfile_block|mem~1035_combout ;
wire \alu_block|Add1~18 ;
wire \alu_block|Add1~21_sumout ;
wire \alu_block|Add0~18 ;
wire \alu_block|Add0~21_sumout ;
wire \alu_block|Mux13~0_combout ;
wire \wb_sel_block|Mux12~0_combout ;
wire \regfile_block|mem~1011_q ;
wire \regfile_block|mem~947_q ;
wire \regfile_block|mem~1037_combout ;
wire \regfile_block|mem~1036_combout ;
wire \alu_block|Add1~22 ;
wire \alu_block|Add1~25_sumout ;
wire \alu_block|Add0~22 ;
wire \alu_block|Add0~25_sumout ;
wire \alu_block|Mux12~0_combout ;
wire \wb_sel_block|Mux11~0_combout ;
wire \regfile_block|mem~1012_q ;
wire \regfile_block|mem~948_q ;
wire \regfile_block|mem~1039_combout ;
wire \regfile_block|mem~1038_combout ;
wire \alu_block|Add1~26 ;
wire \alu_block|Add1~29_sumout ;
wire \alu_block|Add0~26 ;
wire \alu_block|Add0~29_sumout ;
wire \alu_block|Mux11~0_combout ;
wire \wb_sel_block|Mux10~0_combout ;
wire \regfile_block|mem~1013_q ;
wire \regfile_block|mem~949_q ;
wire \regfile_block|mem~1041_combout ;
wire \regfile_block|mem~1040_combout ;
wire \alu_block|Add1~30 ;
wire \alu_block|Add1~33_sumout ;
wire \alu_block|Add0~30 ;
wire \alu_block|Add0~33_sumout ;
wire \alu_block|Mux10~0_combout ;
wire \wb_sel_block|Mux9~0_combout ;
wire \regfile_block|mem~1014_q ;
wire \regfile_block|mem~950_q ;
wire \regfile_block|mem~1043_combout ;
wire \regfile_block|mem~1042_combout ;
wire \alu_block|Add1~34 ;
wire \alu_block|Add1~37_sumout ;
wire \alu_block|Add0~34 ;
wire \alu_block|Add0~37_sumout ;
wire \alu_block|Mux9~0_combout ;
wire \wb_sel_block|Mux8~0_combout ;
wire \regfile_block|mem~1015_q ;
wire \regfile_block|mem~951_q ;
wire \regfile_block|mem~1044_combout ;
wire \regfile_block|mem~1045_combout ;
wire \alu_block|Add1~38 ;
wire \alu_block|Add1~41_sumout ;
wire \alu_block|Add0~38 ;
wire \alu_block|Add0~41_sumout ;
wire \alu_block|Mux8~0_combout ;
wire \wb_sel_block|Mux7~0_combout ;
wire \regfile_block|mem~952_q ;
wire \regfile_block|mem~1016_q ;
wire \regfile_block|mem~1047_combout ;
wire \regfile_block|mem~1046_combout ;
wire \alu_block|Add1~42 ;
wire \alu_block|Add1~45_sumout ;
wire \alu_block|Add0~42 ;
wire \alu_block|Add0~45_sumout ;
wire \alu_block|Mux7~0_combout ;
wire \wb_sel_block|Mux6~0_combout ;
wire \regfile_block|mem~1017_q ;
wire \regfile_block|mem~953_q ;
wire \regfile_block|mem~1048_combout ;
wire \mux_operand_b|out_o[25]~0_combout ;
wire \regfile_block|mem~1049_combout ;
wire \alu_block|Add1~46 ;
wire \alu_block|Add1~49_sumout ;
wire \alu_block|Add0~46 ;
wire \alu_block|Add0~49_sumout ;
wire \alu_block|Mux6~0_combout ;
wire \wb_sel_block|Mux5~0_combout ;
wire \regfile_block|mem~1018_q ;
wire \regfile_block|mem~954_q ;
wire \regfile_block|mem~1051_combout ;
wire \regfile_block|mem~1050_combout ;
wire \mux_operand_b|out_o[26]~1_combout ;
wire \alu_block|Add0~50 ;
wire \alu_block|Add0~53_sumout ;
wire \alu_block|Add1~50 ;
wire \alu_block|Add1~53_sumout ;
wire \alu_block|Mux5~0_combout ;
wire \wb_sel_block|Mux4~0_combout ;
wire \regfile_block|mem~1019_q ;
wire \regfile_block|mem~955_q ;
wire \regfile_block|mem~1053_combout ;
wire \regfile_block|mem~1052_combout ;
wire \mux_operand_b|out_o[27]~2_combout ;
wire \alu_block|Add0~54 ;
wire \alu_block|Add0~57_sumout ;
wire \alu_block|Add1~54 ;
wire \alu_block|Add1~57_sumout ;
wire \alu_block|Mux4~0_combout ;
wire \wb_sel_block|Mux3~0_combout ;
wire \regfile_block|mem~1020_q ;
wire \regfile_block|mem~956_q ;
wire \regfile_block|mem~1054_combout ;
wire \mux_operand_b|out_o[28]~3_combout ;
wire \regfile_block|mem~1055_combout ;
wire \alu_block|Add0~58 ;
wire \alu_block|Add0~61_sumout ;
wire \alu_block|Add1~58 ;
wire \alu_block|Add1~61_sumout ;
wire \alu_block|Mux3~0_combout ;
wire \wb_sel_block|Mux2~0_combout ;
wire \regfile_block|mem~957_q ;
wire \regfile_block|mem~1021_q ;
wire \regfile_block|mem~1056_combout ;
wire \mux_operand_b|out_o[29]~4_combout ;
wire \regfile_block|mem~1057_combout ;
wire \alu_block|Add0~62 ;
wire \alu_block|Add0~65_sumout ;
wire \alu_block|Add1~62 ;
wire \alu_block|Add1~65_sumout ;
wire \alu_block|Mux2~0_combout ;
wire \wb_sel_block|Mux1~0_combout ;
wire \regfile_block|mem~1022_q ;
wire \regfile_block|mem~958_q ;
wire \regfile_block|mem~1058_combout ;
wire \mux_operand_b|out_o[30]~5_combout ;
wire \regfile_block|mem~1059_combout ;
wire \alu_block|Add0~66 ;
wire \alu_block|Add0~69_sumout ;
wire \alu_block|Add1~66 ;
wire \alu_block|Add1~69_sumout ;
wire \alu_block|Mux1~0_combout ;
wire \wb_sel_block|Mux0~0_combout ;
wire \regfile_block|mem~1023_q ;
wire \regfile_block|mem~959_q ;
wire \regfile_block|mem~1061_combout ;
wire \regfile_block|mem~1060_combout ;
wire \mux_operand_b|out_o[31]~6_combout ;
wire \alu_block|Add0~70 ;
wire \alu_block|Add0~73_sumout ;
wire \alu_block|Add1~70 ;
wire \alu_block|Add1~73_sumout ;
wire \alu_block|Mux0~0_combout ;
wire \regfile_block|mem~1086_combout ;
wire \regfile_block|mem~1088_combout ;
wire \regfile_block|mem~1090_combout ;
wire \regfile_block|mem~1092_combout ;
wire \regfile_block|mem~1094_combout ;
wire \regfile_block|mem~1096_combout ;
wire \regfile_block|mem~1100_combout ;
wire \regfile_block|mem~1101_combout ;
wire \regfile_block|mem~1102_combout ;
wire \regfile_block|mem~1104_combout ;
wire \regfile_block|mem~1105_combout ;
wire \regfile_block|mem~1106_combout ;
wire \regfile_block|mem~1107_combout ;
wire [31:0] \PC_block|pc ;


// Location: IOOBUF_X36_Y0_N19
cyclonev_io_obuf \alu_data_check[13]~output (
	.i(\alu_block|Mux18~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_data_check[13]),
	.obar());
// synopsys translate_off
defparam \alu_data_check[13]~output .bus_hold = "false";
defparam \alu_data_check[13]~output .open_drain_output = "false";
defparam \alu_data_check[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N19
cyclonev_io_obuf \alu_data_check[14]~output (
	.i(\alu_block|Mux17~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_data_check[14]),
	.obar());
// synopsys translate_off
defparam \alu_data_check[14]~output .bus_hold = "false";
defparam \alu_data_check[14]~output .open_drain_output = "false";
defparam \alu_data_check[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N36
cyclonev_io_obuf \alu_data_check[15]~output (
	.i(\alu_block|Mux16~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_data_check[15]),
	.obar());
// synopsys translate_off
defparam \alu_data_check[15]~output .bus_hold = "false";
defparam \alu_data_check[15]~output .open_drain_output = "false";
defparam \alu_data_check[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \alu_data_check[16]~output (
	.i(\alu_block|Mux15~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_data_check[16]),
	.obar());
// synopsys translate_off
defparam \alu_data_check[16]~output .bus_hold = "false";
defparam \alu_data_check[16]~output .open_drain_output = "false";
defparam \alu_data_check[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N59
cyclonev_io_obuf \alu_data_check[17]~output (
	.i(\alu_block|Mux14~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_data_check[17]),
	.obar());
// synopsys translate_off
defparam \alu_data_check[17]~output .bus_hold = "false";
defparam \alu_data_check[17]~output .open_drain_output = "false";
defparam \alu_data_check[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N53
cyclonev_io_obuf \alu_data_check[18]~output (
	.i(\alu_block|Mux13~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_data_check[18]),
	.obar());
// synopsys translate_off
defparam \alu_data_check[18]~output .bus_hold = "false";
defparam \alu_data_check[18]~output .open_drain_output = "false";
defparam \alu_data_check[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N2
cyclonev_io_obuf \alu_data_check[19]~output (
	.i(\alu_block|Mux12~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_data_check[19]),
	.obar());
// synopsys translate_off
defparam \alu_data_check[19]~output .bus_hold = "false";
defparam \alu_data_check[19]~output .open_drain_output = "false";
defparam \alu_data_check[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N36
cyclonev_io_obuf \alu_data_check[20]~output (
	.i(\alu_block|Mux11~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_data_check[20]),
	.obar());
// synopsys translate_off
defparam \alu_data_check[20]~output .bus_hold = "false";
defparam \alu_data_check[20]~output .open_drain_output = "false";
defparam \alu_data_check[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N93
cyclonev_io_obuf \alu_data_check[21]~output (
	.i(\alu_block|Mux10~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_data_check[21]),
	.obar());
// synopsys translate_off
defparam \alu_data_check[21]~output .bus_hold = "false";
defparam \alu_data_check[21]~output .open_drain_output = "false";
defparam \alu_data_check[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N42
cyclonev_io_obuf \alu_data_check[22]~output (
	.i(\alu_block|Mux9~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_data_check[22]),
	.obar());
// synopsys translate_off
defparam \alu_data_check[22]~output .bus_hold = "false";
defparam \alu_data_check[22]~output .open_drain_output = "false";
defparam \alu_data_check[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \alu_data_check[23]~output (
	.i(\alu_block|Mux8~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_data_check[23]),
	.obar());
// synopsys translate_off
defparam \alu_data_check[23]~output .bus_hold = "false";
defparam \alu_data_check[23]~output .open_drain_output = "false";
defparam \alu_data_check[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \alu_data_check[24]~output (
	.i(\alu_block|Mux7~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_data_check[24]),
	.obar());
// synopsys translate_off
defparam \alu_data_check[24]~output .bus_hold = "false";
defparam \alu_data_check[24]~output .open_drain_output = "false";
defparam \alu_data_check[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
cyclonev_io_obuf \alu_data_check[25]~output (
	.i(\alu_block|Mux6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_data_check[25]),
	.obar());
// synopsys translate_off
defparam \alu_data_check[25]~output .bus_hold = "false";
defparam \alu_data_check[25]~output .open_drain_output = "false";
defparam \alu_data_check[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N36
cyclonev_io_obuf \alu_data_check[26]~output (
	.i(\alu_block|Mux5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_data_check[26]),
	.obar());
// synopsys translate_off
defparam \alu_data_check[26]~output .bus_hold = "false";
defparam \alu_data_check[26]~output .open_drain_output = "false";
defparam \alu_data_check[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N76
cyclonev_io_obuf \alu_data_check[27]~output (
	.i(\alu_block|Mux4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_data_check[27]),
	.obar());
// synopsys translate_off
defparam \alu_data_check[27]~output .bus_hold = "false";
defparam \alu_data_check[27]~output .open_drain_output = "false";
defparam \alu_data_check[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
cyclonev_io_obuf \alu_data_check[28]~output (
	.i(\alu_block|Mux3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_data_check[28]),
	.obar());
// synopsys translate_off
defparam \alu_data_check[28]~output .bus_hold = "false";
defparam \alu_data_check[28]~output .open_drain_output = "false";
defparam \alu_data_check[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N36
cyclonev_io_obuf \alu_data_check[29]~output (
	.i(\alu_block|Mux2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_data_check[29]),
	.obar());
// synopsys translate_off
defparam \alu_data_check[29]~output .bus_hold = "false";
defparam \alu_data_check[29]~output .open_drain_output = "false";
defparam \alu_data_check[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N59
cyclonev_io_obuf \alu_data_check[30]~output (
	.i(\alu_block|Mux1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_data_check[30]),
	.obar());
// synopsys translate_off
defparam \alu_data_check[30]~output .bus_hold = "false";
defparam \alu_data_check[30]~output .open_drain_output = "false";
defparam \alu_data_check[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N36
cyclonev_io_obuf \alu_data_check[31]~output (
	.i(\alu_block|Mux0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_data_check[31]),
	.obar());
// synopsys translate_off
defparam \alu_data_check[31]~output .bus_hold = "false";
defparam \alu_data_check[31]~output .open_drain_output = "false";
defparam \alu_data_check[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N76
cyclonev_io_obuf \rs1_data_check[0]~output (
	.i(\regfile_block|mem~1062_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rs1_data_check[0]),
	.obar());
// synopsys translate_off
defparam \rs1_data_check[0]~output .bus_hold = "false";
defparam \rs1_data_check[0]~output .open_drain_output = "false";
defparam \rs1_data_check[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N2
cyclonev_io_obuf \rs1_data_check[1]~output (
	.i(\regfile_block|mem~1063_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rs1_data_check[1]),
	.obar());
// synopsys translate_off
defparam \rs1_data_check[1]~output .bus_hold = "false";
defparam \rs1_data_check[1]~output .open_drain_output = "false";
defparam \rs1_data_check[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N36
cyclonev_io_obuf \rs1_data_check[2]~output (
	.i(\regfile_block|mem~1064_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rs1_data_check[2]),
	.obar());
// synopsys translate_off
defparam \rs1_data_check[2]~output .bus_hold = "false";
defparam \rs1_data_check[2]~output .open_drain_output = "false";
defparam \rs1_data_check[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N36
cyclonev_io_obuf \rs1_data_check[3]~output (
	.i(\regfile_block|mem~1065_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rs1_data_check[3]),
	.obar());
// synopsys translate_off
defparam \rs1_data_check[3]~output .bus_hold = "false";
defparam \rs1_data_check[3]~output .open_drain_output = "false";
defparam \rs1_data_check[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N53
cyclonev_io_obuf \rs1_data_check[4]~output (
	.i(\regfile_block|mem~1066_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rs1_data_check[4]),
	.obar());
// synopsys translate_off
defparam \rs1_data_check[4]~output .bus_hold = "false";
defparam \rs1_data_check[4]~output .open_drain_output = "false";
defparam \rs1_data_check[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N36
cyclonev_io_obuf \rs1_data_check[5]~output (
	.i(\regfile_block|mem~1067_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rs1_data_check[5]),
	.obar());
// synopsys translate_off
defparam \rs1_data_check[5]~output .bus_hold = "false";
defparam \rs1_data_check[5]~output .open_drain_output = "false";
defparam \rs1_data_check[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N2
cyclonev_io_obuf \rs1_data_check[6]~output (
	.i(\regfile_block|mem~1068_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rs1_data_check[6]),
	.obar());
// synopsys translate_off
defparam \rs1_data_check[6]~output .bus_hold = "false";
defparam \rs1_data_check[6]~output .open_drain_output = "false";
defparam \rs1_data_check[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N19
cyclonev_io_obuf \rs1_data_check[7]~output (
	.i(\regfile_block|mem~1069_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rs1_data_check[7]),
	.obar());
// synopsys translate_off
defparam \rs1_data_check[7]~output .bus_hold = "false";
defparam \rs1_data_check[7]~output .open_drain_output = "false";
defparam \rs1_data_check[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N53
cyclonev_io_obuf \rs1_data_check[8]~output (
	.i(\regfile_block|mem~1070_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rs1_data_check[8]),
	.obar());
// synopsys translate_off
defparam \rs1_data_check[8]~output .bus_hold = "false";
defparam \rs1_data_check[8]~output .open_drain_output = "false";
defparam \rs1_data_check[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N19
cyclonev_io_obuf \rs1_data_check[9]~output (
	.i(\regfile_block|mem~1071_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rs1_data_check[9]),
	.obar());
// synopsys translate_off
defparam \rs1_data_check[9]~output .bus_hold = "false";
defparam \rs1_data_check[9]~output .open_drain_output = "false";
defparam \rs1_data_check[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N36
cyclonev_io_obuf \rs1_data_check[10]~output (
	.i(\regfile_block|mem~1072_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rs1_data_check[10]),
	.obar());
// synopsys translate_off
defparam \rs1_data_check[10]~output .bus_hold = "false";
defparam \rs1_data_check[10]~output .open_drain_output = "false";
defparam \rs1_data_check[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N22
cyclonev_io_obuf \rs1_data_check[11]~output (
	.i(\regfile_block|mem~1073_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rs1_data_check[11]),
	.obar());
// synopsys translate_off
defparam \rs1_data_check[11]~output .bus_hold = "false";
defparam \rs1_data_check[11]~output .open_drain_output = "false";
defparam \rs1_data_check[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N42
cyclonev_io_obuf \rs1_data_check[12]~output (
	.i(\regfile_block|mem~1074_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rs1_data_check[12]),
	.obar());
// synopsys translate_off
defparam \rs1_data_check[12]~output .bus_hold = "false";
defparam \rs1_data_check[12]~output .open_drain_output = "false";
defparam \rs1_data_check[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N2
cyclonev_io_obuf \rs1_data_check[13]~output (
	.i(\regfile_block|mem~1024_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rs1_data_check[13]),
	.obar());
// synopsys translate_off
defparam \rs1_data_check[13]~output .bus_hold = "false";
defparam \rs1_data_check[13]~output .open_drain_output = "false";
defparam \rs1_data_check[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N2
cyclonev_io_obuf \rs1_data_check[14]~output (
	.i(\regfile_block|mem~1026_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rs1_data_check[14]),
	.obar());
// synopsys translate_off
defparam \rs1_data_check[14]~output .bus_hold = "false";
defparam \rs1_data_check[14]~output .open_drain_output = "false";
defparam \rs1_data_check[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N19
cyclonev_io_obuf \rs1_data_check[15]~output (
	.i(\regfile_block|mem~1029_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rs1_data_check[15]),
	.obar());
// synopsys translate_off
defparam \rs1_data_check[15]~output .bus_hold = "false";
defparam \rs1_data_check[15]~output .open_drain_output = "false";
defparam \rs1_data_check[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N36
cyclonev_io_obuf \rs1_data_check[16]~output (
	.i(\regfile_block|mem~1030_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rs1_data_check[16]),
	.obar());
// synopsys translate_off
defparam \rs1_data_check[16]~output .bus_hold = "false";
defparam \rs1_data_check[16]~output .open_drain_output = "false";
defparam \rs1_data_check[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N42
cyclonev_io_obuf \rs1_data_check[17]~output (
	.i(\regfile_block|mem~1032_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rs1_data_check[17]),
	.obar());
// synopsys translate_off
defparam \rs1_data_check[17]~output .bus_hold = "false";
defparam \rs1_data_check[17]~output .open_drain_output = "false";
defparam \rs1_data_check[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N53
cyclonev_io_obuf \rs1_data_check[18]~output (
	.i(\regfile_block|mem~1034_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rs1_data_check[18]),
	.obar());
// synopsys translate_off
defparam \rs1_data_check[18]~output .bus_hold = "false";
defparam \rs1_data_check[18]~output .open_drain_output = "false";
defparam \rs1_data_check[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N42
cyclonev_io_obuf \rs1_data_check[19]~output (
	.i(\regfile_block|mem~1036_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rs1_data_check[19]),
	.obar());
// synopsys translate_off
defparam \rs1_data_check[19]~output .bus_hold = "false";
defparam \rs1_data_check[19]~output .open_drain_output = "false";
defparam \rs1_data_check[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N19
cyclonev_io_obuf \rs1_data_check[20]~output (
	.i(\regfile_block|mem~1038_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rs1_data_check[20]),
	.obar());
// synopsys translate_off
defparam \rs1_data_check[20]~output .bus_hold = "false";
defparam \rs1_data_check[20]~output .open_drain_output = "false";
defparam \rs1_data_check[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N76
cyclonev_io_obuf \rs1_data_check[21]~output (
	.i(\regfile_block|mem~1040_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rs1_data_check[21]),
	.obar());
// synopsys translate_off
defparam \rs1_data_check[21]~output .bus_hold = "false";
defparam \rs1_data_check[21]~output .open_drain_output = "false";
defparam \rs1_data_check[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N59
cyclonev_io_obuf \rs1_data_check[22]~output (
	.i(\regfile_block|mem~1042_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rs1_data_check[22]),
	.obar());
// synopsys translate_off
defparam \rs1_data_check[22]~output .bus_hold = "false";
defparam \rs1_data_check[22]~output .open_drain_output = "false";
defparam \rs1_data_check[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N36
cyclonev_io_obuf \rs1_data_check[23]~output (
	.i(\regfile_block|mem~1044_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rs1_data_check[23]),
	.obar());
// synopsys translate_off
defparam \rs1_data_check[23]~output .bus_hold = "false";
defparam \rs1_data_check[23]~output .open_drain_output = "false";
defparam \rs1_data_check[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N19
cyclonev_io_obuf \rs1_data_check[24]~output (
	.i(\regfile_block|mem~1046_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rs1_data_check[24]),
	.obar());
// synopsys translate_off
defparam \rs1_data_check[24]~output .bus_hold = "false";
defparam \rs1_data_check[24]~output .open_drain_output = "false";
defparam \rs1_data_check[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N19
cyclonev_io_obuf \rs1_data_check[25]~output (
	.i(\regfile_block|mem~1049_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rs1_data_check[25]),
	.obar());
// synopsys translate_off
defparam \rs1_data_check[25]~output .bus_hold = "false";
defparam \rs1_data_check[25]~output .open_drain_output = "false";
defparam \rs1_data_check[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \rs1_data_check[26]~output (
	.i(\regfile_block|mem~1051_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rs1_data_check[26]),
	.obar());
// synopsys translate_off
defparam \rs1_data_check[26]~output .bus_hold = "false";
defparam \rs1_data_check[26]~output .open_drain_output = "false";
defparam \rs1_data_check[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N2
cyclonev_io_obuf \rs1_data_check[27]~output (
	.i(\regfile_block|mem~1053_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rs1_data_check[27]),
	.obar());
// synopsys translate_off
defparam \rs1_data_check[27]~output .bus_hold = "false";
defparam \rs1_data_check[27]~output .open_drain_output = "false";
defparam \rs1_data_check[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N53
cyclonev_io_obuf \rs1_data_check[28]~output (
	.i(\regfile_block|mem~1055_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rs1_data_check[28]),
	.obar());
// synopsys translate_off
defparam \rs1_data_check[28]~output .bus_hold = "false";
defparam \rs1_data_check[28]~output .open_drain_output = "false";
defparam \rs1_data_check[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N53
cyclonev_io_obuf \rs1_data_check[29]~output (
	.i(\regfile_block|mem~1057_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rs1_data_check[29]),
	.obar());
// synopsys translate_off
defparam \rs1_data_check[29]~output .bus_hold = "false";
defparam \rs1_data_check[29]~output .open_drain_output = "false";
defparam \rs1_data_check[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \rs1_data_check[30]~output (
	.i(\regfile_block|mem~1059_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rs1_data_check[30]),
	.obar());
// synopsys translate_off
defparam \rs1_data_check[30]~output .bus_hold = "false";
defparam \rs1_data_check[30]~output .open_drain_output = "false";
defparam \rs1_data_check[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N36
cyclonev_io_obuf \rs1_data_check[31]~output (
	.i(\regfile_block|mem~1061_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rs1_data_check[31]),
	.obar());
// synopsys translate_off
defparam \rs1_data_check[31]~output .bus_hold = "false";
defparam \rs1_data_check[31]~output .open_drain_output = "false";
defparam \rs1_data_check[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y0_N36
cyclonev_io_obuf \rs2_data_check[0]~output (
	.i(\regfile_block|mem~1076_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rs2_data_check[0]),
	.obar());
// synopsys translate_off
defparam \rs2_data_check[0]~output .bus_hold = "false";
defparam \rs2_data_check[0]~output .open_drain_output = "false";
defparam \rs2_data_check[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N19
cyclonev_io_obuf \rs2_data_check[1]~output (
	.i(\regfile_block|mem~1078_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rs2_data_check[1]),
	.obar());
// synopsys translate_off
defparam \rs2_data_check[1]~output .bus_hold = "false";
defparam \rs2_data_check[1]~output .open_drain_output = "false";
defparam \rs2_data_check[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N53
cyclonev_io_obuf \rs2_data_check[2]~output (
	.i(!\regfile_block|mem~1080_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rs2_data_check[2]),
	.obar());
// synopsys translate_off
defparam \rs2_data_check[2]~output .bus_hold = "false";
defparam \rs2_data_check[2]~output .open_drain_output = "false";
defparam \rs2_data_check[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N76
cyclonev_io_obuf \rs2_data_check[3]~output (
	.i(\regfile_block|mem~1082_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rs2_data_check[3]),
	.obar());
// synopsys translate_off
defparam \rs2_data_check[3]~output .bus_hold = "false";
defparam \rs2_data_check[3]~output .open_drain_output = "false";
defparam \rs2_data_check[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N19
cyclonev_io_obuf \rs2_data_check[4]~output (
	.i(\regfile_block|mem~1084_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rs2_data_check[4]),
	.obar());
// synopsys translate_off
defparam \rs2_data_check[4]~output .bus_hold = "false";
defparam \rs2_data_check[4]~output .open_drain_output = "false";
defparam \rs2_data_check[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N36
cyclonev_io_obuf \rs2_data_check[5]~output (
	.i(\regfile_block|mem~1086_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rs2_data_check[5]),
	.obar());
// synopsys translate_off
defparam \rs2_data_check[5]~output .bus_hold = "false";
defparam \rs2_data_check[5]~output .open_drain_output = "false";
defparam \rs2_data_check[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N36
cyclonev_io_obuf \rs2_data_check[6]~output (
	.i(\regfile_block|mem~1088_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rs2_data_check[6]),
	.obar());
// synopsys translate_off
defparam \rs2_data_check[6]~output .bus_hold = "false";
defparam \rs2_data_check[6]~output .open_drain_output = "false";
defparam \rs2_data_check[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N59
cyclonev_io_obuf \rs2_data_check[7]~output (
	.i(\regfile_block|mem~1090_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rs2_data_check[7]),
	.obar());
// synopsys translate_off
defparam \rs2_data_check[7]~output .bus_hold = "false";
defparam \rs2_data_check[7]~output .open_drain_output = "false";
defparam \rs2_data_check[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \rs2_data_check[8]~output (
	.i(\regfile_block|mem~1092_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rs2_data_check[8]),
	.obar());
// synopsys translate_off
defparam \rs2_data_check[8]~output .bus_hold = "false";
defparam \rs2_data_check[8]~output .open_drain_output = "false";
defparam \rs2_data_check[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N39
cyclonev_io_obuf \rs2_data_check[9]~output (
	.i(\regfile_block|mem~1094_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rs2_data_check[9]),
	.obar());
// synopsys translate_off
defparam \rs2_data_check[9]~output .bus_hold = "false";
defparam \rs2_data_check[9]~output .open_drain_output = "false";
defparam \rs2_data_check[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N59
cyclonev_io_obuf \rs2_data_check[10]~output (
	.i(\regfile_block|mem~1096_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rs2_data_check[10]),
	.obar());
// synopsys translate_off
defparam \rs2_data_check[10]~output .bus_hold = "false";
defparam \rs2_data_check[10]~output .open_drain_output = "false";
defparam \rs2_data_check[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N53
cyclonev_io_obuf \rs2_data_check[11]~output (
	.i(\regfile_block|mem~1098_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rs2_data_check[11]),
	.obar());
// synopsys translate_off
defparam \rs2_data_check[11]~output .bus_hold = "false";
defparam \rs2_data_check[11]~output .open_drain_output = "false";
defparam \rs2_data_check[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N2
cyclonev_io_obuf \rs2_data_check[12]~output (
	.i(\regfile_block|mem~1100_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rs2_data_check[12]),
	.obar());
// synopsys translate_off
defparam \rs2_data_check[12]~output .bus_hold = "false";
defparam \rs2_data_check[12]~output .open_drain_output = "false";
defparam \rs2_data_check[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N2
cyclonev_io_obuf \rs2_data_check[13]~output (
	.i(\regfile_block|mem~1101_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rs2_data_check[13]),
	.obar());
// synopsys translate_off
defparam \rs2_data_check[13]~output .bus_hold = "false";
defparam \rs2_data_check[13]~output .open_drain_output = "false";
defparam \rs2_data_check[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N42
cyclonev_io_obuf \rs2_data_check[14]~output (
	.i(\regfile_block|mem~1102_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rs2_data_check[14]),
	.obar());
// synopsys translate_off
defparam \rs2_data_check[14]~output .bus_hold = "false";
defparam \rs2_data_check[14]~output .open_drain_output = "false";
defparam \rs2_data_check[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N36
cyclonev_io_obuf \rs2_data_check[15]~output (
	.i(\regfile_block|mem~1103_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rs2_data_check[15]),
	.obar());
// synopsys translate_off
defparam \rs2_data_check[15]~output .bus_hold = "false";
defparam \rs2_data_check[15]~output .open_drain_output = "false";
defparam \rs2_data_check[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N53
cyclonev_io_obuf \rs2_data_check[16]~output (
	.i(\regfile_block|mem~1031_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rs2_data_check[16]),
	.obar());
// synopsys translate_off
defparam \rs2_data_check[16]~output .bus_hold = "false";
defparam \rs2_data_check[16]~output .open_drain_output = "false";
defparam \rs2_data_check[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cyclonev_io_obuf \rs2_data_check[17]~output (
	.i(\regfile_block|mem~1033_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rs2_data_check[17]),
	.obar());
// synopsys translate_off
defparam \rs2_data_check[17]~output .bus_hold = "false";
defparam \rs2_data_check[17]~output .open_drain_output = "false";
defparam \rs2_data_check[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N93
cyclonev_io_obuf \rs2_data_check[18]~output (
	.i(\regfile_block|mem~1035_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rs2_data_check[18]),
	.obar());
// synopsys translate_off
defparam \rs2_data_check[18]~output .bus_hold = "false";
defparam \rs2_data_check[18]~output .open_drain_output = "false";
defparam \rs2_data_check[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N93
cyclonev_io_obuf \rs2_data_check[19]~output (
	.i(\regfile_block|mem~1037_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rs2_data_check[19]),
	.obar());
// synopsys translate_off
defparam \rs2_data_check[19]~output .bus_hold = "false";
defparam \rs2_data_check[19]~output .open_drain_output = "false";
defparam \rs2_data_check[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y0_N93
cyclonev_io_obuf \rs2_data_check[20]~output (
	.i(\regfile_block|mem~1039_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rs2_data_check[20]),
	.obar());
// synopsys translate_off
defparam \rs2_data_check[20]~output .bus_hold = "false";
defparam \rs2_data_check[20]~output .open_drain_output = "false";
defparam \rs2_data_check[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \rs2_data_check[21]~output (
	.i(\regfile_block|mem~1041_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rs2_data_check[21]),
	.obar());
// synopsys translate_off
defparam \rs2_data_check[21]~output .bus_hold = "false";
defparam \rs2_data_check[21]~output .open_drain_output = "false";
defparam \rs2_data_check[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y0_N53
cyclonev_io_obuf \rs2_data_check[22]~output (
	.i(\regfile_block|mem~1043_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rs2_data_check[22]),
	.obar());
// synopsys translate_off
defparam \rs2_data_check[22]~output .bus_hold = "false";
defparam \rs2_data_check[22]~output .open_drain_output = "false";
defparam \rs2_data_check[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N59
cyclonev_io_obuf \rs2_data_check[23]~output (
	.i(\regfile_block|mem~1045_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rs2_data_check[23]),
	.obar());
// synopsys translate_off
defparam \rs2_data_check[23]~output .bus_hold = "false";
defparam \rs2_data_check[23]~output .open_drain_output = "false";
defparam \rs2_data_check[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N2
cyclonev_io_obuf \rs2_data_check[24]~output (
	.i(\regfile_block|mem~1047_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rs2_data_check[24]),
	.obar());
// synopsys translate_off
defparam \rs2_data_check[24]~output .bus_hold = "false";
defparam \rs2_data_check[24]~output .open_drain_output = "false";
defparam \rs2_data_check[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X12_Y0_N19
cyclonev_io_obuf \rs2_data_check[25]~output (
	.i(\regfile_block|mem~1104_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rs2_data_check[25]),
	.obar());
// synopsys translate_off
defparam \rs2_data_check[25]~output .bus_hold = "false";
defparam \rs2_data_check[25]~output .open_drain_output = "false";
defparam \rs2_data_check[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N53
cyclonev_io_obuf \rs2_data_check[26]~output (
	.i(\regfile_block|mem~1105_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rs2_data_check[26]),
	.obar());
// synopsys translate_off
defparam \rs2_data_check[26]~output .bus_hold = "false";
defparam \rs2_data_check[26]~output .open_drain_output = "false";
defparam \rs2_data_check[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N2
cyclonev_io_obuf \rs2_data_check[27]~output (
	.i(\regfile_block|mem~1106_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rs2_data_check[27]),
	.obar());
// synopsys translate_off
defparam \rs2_data_check[27]~output .bus_hold = "false";
defparam \rs2_data_check[27]~output .open_drain_output = "false";
defparam \rs2_data_check[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N96
cyclonev_io_obuf \rs2_data_check[28]~output (
	.i(\regfile_block|mem~1107_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rs2_data_check[28]),
	.obar());
// synopsys translate_off
defparam \rs2_data_check[28]~output .bus_hold = "false";
defparam \rs2_data_check[28]~output .open_drain_output = "false";
defparam \rs2_data_check[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N53
cyclonev_io_obuf \rs2_data_check[29]~output (
	.i(\regfile_block|mem~1056_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rs2_data_check[29]),
	.obar());
// synopsys translate_off
defparam \rs2_data_check[29]~output .bus_hold = "false";
defparam \rs2_data_check[29]~output .open_drain_output = "false";
defparam \rs2_data_check[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N19
cyclonev_io_obuf \rs2_data_check[30]~output (
	.i(\regfile_block|mem~1058_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rs2_data_check[30]),
	.obar());
// synopsys translate_off
defparam \rs2_data_check[30]~output .bus_hold = "false";
defparam \rs2_data_check[30]~output .open_drain_output = "false";
defparam \rs2_data_check[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N19
cyclonev_io_obuf \rs2_data_check[31]~output (
	.i(\regfile_block|mem~1060_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(rs2_data_check[31]),
	.obar());
// synopsys translate_off
defparam \rs2_data_check[31]~output .bus_hold = "false";
defparam \rs2_data_check[31]~output .open_drain_output = "false";
defparam \rs2_data_check[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N42
cyclonev_io_obuf \imm_check[0]~output (
	.i(\immgen_block|Selector24~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(imm_check[0]),
	.obar());
// synopsys translate_off
defparam \imm_check[0]~output .bus_hold = "false";
defparam \imm_check[0]~output .open_drain_output = "false";
defparam \imm_check[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N2
cyclonev_io_obuf \imm_check[1]~output (
	.i(\immgen_block|Selector23~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(imm_check[1]),
	.obar());
// synopsys translate_off
defparam \imm_check[1]~output .bus_hold = "false";
defparam \imm_check[1]~output .open_drain_output = "false";
defparam \imm_check[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y0_N93
cyclonev_io_obuf \imm_check[2]~output (
	.i(!\immgen_block|Selector22~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(imm_check[2]),
	.obar());
// synopsys translate_off
defparam \imm_check[2]~output .bus_hold = "false";
defparam \imm_check[2]~output .open_drain_output = "false";
defparam \imm_check[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N76
cyclonev_io_obuf \alu_data_check[0]~output (
	.i(\alu_block|Mux31~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_data_check[0]),
	.obar());
// synopsys translate_off
defparam \alu_data_check[0]~output .bus_hold = "false";
defparam \alu_data_check[0]~output .open_drain_output = "false";
defparam \alu_data_check[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \alu_data_check[1]~output (
	.i(\alu_block|Mux30~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_data_check[1]),
	.obar());
// synopsys translate_off
defparam \alu_data_check[1]~output .bus_hold = "false";
defparam \alu_data_check[1]~output .open_drain_output = "false";
defparam \alu_data_check[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N93
cyclonev_io_obuf \alu_data_check[2]~output (
	.i(\alu_block|Mux29~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_data_check[2]),
	.obar());
// synopsys translate_off
defparam \alu_data_check[2]~output .bus_hold = "false";
defparam \alu_data_check[2]~output .open_drain_output = "false";
defparam \alu_data_check[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cyclonev_io_obuf \alu_data_check[3]~output (
	.i(\alu_block|Mux28~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_data_check[3]),
	.obar());
// synopsys translate_off
defparam \alu_data_check[3]~output .bus_hold = "false";
defparam \alu_data_check[3]~output .open_drain_output = "false";
defparam \alu_data_check[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N19
cyclonev_io_obuf \alu_data_check[4]~output (
	.i(\alu_block|Mux27~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_data_check[4]),
	.obar());
// synopsys translate_off
defparam \alu_data_check[4]~output .bus_hold = "false";
defparam \alu_data_check[4]~output .open_drain_output = "false";
defparam \alu_data_check[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N36
cyclonev_io_obuf \alu_data_check[5]~output (
	.i(\alu_block|Mux26~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_data_check[5]),
	.obar());
// synopsys translate_off
defparam \alu_data_check[5]~output .bus_hold = "false";
defparam \alu_data_check[5]~output .open_drain_output = "false";
defparam \alu_data_check[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N53
cyclonev_io_obuf \alu_data_check[6]~output (
	.i(\alu_block|Mux25~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_data_check[6]),
	.obar());
// synopsys translate_off
defparam \alu_data_check[6]~output .bus_hold = "false";
defparam \alu_data_check[6]~output .open_drain_output = "false";
defparam \alu_data_check[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N2
cyclonev_io_obuf \alu_data_check[7]~output (
	.i(\alu_block|Mux24~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_data_check[7]),
	.obar());
// synopsys translate_off
defparam \alu_data_check[7]~output .bus_hold = "false";
defparam \alu_data_check[7]~output .open_drain_output = "false";
defparam \alu_data_check[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y0_N53
cyclonev_io_obuf \alu_data_check[8]~output (
	.i(\alu_block|Mux23~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_data_check[8]),
	.obar());
// synopsys translate_off
defparam \alu_data_check[8]~output .bus_hold = "false";
defparam \alu_data_check[8]~output .open_drain_output = "false";
defparam \alu_data_check[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N59
cyclonev_io_obuf \alu_data_check[9]~output (
	.i(\alu_block|Mux22~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_data_check[9]),
	.obar());
// synopsys translate_off
defparam \alu_data_check[9]~output .bus_hold = "false";
defparam \alu_data_check[9]~output .open_drain_output = "false";
defparam \alu_data_check[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N53
cyclonev_io_obuf \alu_data_check[10]~output (
	.i(\alu_block|Mux21~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_data_check[10]),
	.obar());
// synopsys translate_off
defparam \alu_data_check[10]~output .bus_hold = "false";
defparam \alu_data_check[10]~output .open_drain_output = "false";
defparam \alu_data_check[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y0_N42
cyclonev_io_obuf \alu_data_check[11]~output (
	.i(\alu_block|Mux20~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_data_check[11]),
	.obar());
// synopsys translate_off
defparam \alu_data_check[11]~output .bus_hold = "false";
defparam \alu_data_check[11]~output .open_drain_output = "false";
defparam \alu_data_check[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y0_N19
cyclonev_io_obuf \alu_data_check[12]~output (
	.i(\alu_block|Mux19~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(alu_data_check[12]),
	.obar());
// synopsys translate_off
defparam \alu_data_check[12]~output .bus_hold = "false";
defparam \alu_data_check[12]~output .open_drain_output = "false";
defparam \alu_data_check[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y81_N59
cyclonev_io_obuf \imm_check[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(imm_check[5]),
	.obar());
// synopsys translate_off
defparam \imm_check[5]~output .bus_hold = "false";
defparam \imm_check[5]~output .open_drain_output = "false";
defparam \imm_check[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y81_N53
cyclonev_io_obuf \imm_check[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(imm_check[6]),
	.obar());
// synopsys translate_off
defparam \imm_check[6]~output .bus_hold = "false";
defparam \imm_check[6]~output .open_drain_output = "false";
defparam \imm_check[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \imm_check[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(imm_check[7]),
	.obar());
// synopsys translate_off
defparam \imm_check[7]~output .bus_hold = "false";
defparam \imm_check[7]~output .open_drain_output = "false";
defparam \imm_check[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N19
cyclonev_io_obuf \imm_check[8]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(imm_check[8]),
	.obar());
// synopsys translate_off
defparam \imm_check[8]~output .bus_hold = "false";
defparam \imm_check[8]~output .open_drain_output = "false";
defparam \imm_check[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N36
cyclonev_io_obuf \imm_check[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(imm_check[9]),
	.obar());
// synopsys translate_off
defparam \imm_check[9]~output .bus_hold = "false";
defparam \imm_check[9]~output .open_drain_output = "false";
defparam \imm_check[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N56
cyclonev_io_obuf \imm_check[10]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(imm_check[10]),
	.obar());
// synopsys translate_off
defparam \imm_check[10]~output .bus_hold = "false";
defparam \imm_check[10]~output .open_drain_output = "false";
defparam \imm_check[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N53
cyclonev_io_obuf \imm_check[12]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(imm_check[12]),
	.obar());
// synopsys translate_off
defparam \imm_check[12]~output .bus_hold = "false";
defparam \imm_check[12]~output .open_drain_output = "false";
defparam \imm_check[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N37
cyclonev_io_obuf \imm_check[13]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(imm_check[13]),
	.obar());
// synopsys translate_off
defparam \imm_check[13]~output .bus_hold = "false";
defparam \imm_check[13]~output .open_drain_output = "false";
defparam \imm_check[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N76
cyclonev_io_obuf \imm_check[14]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(imm_check[14]),
	.obar());
// synopsys translate_off
defparam \imm_check[14]~output .bus_hold = "false";
defparam \imm_check[14]~output .open_drain_output = "false";
defparam \imm_check[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y25_N5
cyclonev_io_obuf \imm_check[25]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(imm_check[25]),
	.obar());
// synopsys translate_off
defparam \imm_check[25]~output .bus_hold = "false";
defparam \imm_check[25]~output .open_drain_output = "false";
defparam \imm_check[25]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N53
cyclonev_io_obuf \imm_check[26]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(imm_check[26]),
	.obar());
// synopsys translate_off
defparam \imm_check[26]~output .bus_hold = "false";
defparam \imm_check[26]~output .open_drain_output = "false";
defparam \imm_check[26]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N2
cyclonev_io_obuf \imm_check[27]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(imm_check[27]),
	.obar());
// synopsys translate_off
defparam \imm_check[27]~output .bus_hold = "false";
defparam \imm_check[27]~output .open_drain_output = "false";
defparam \imm_check[27]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N53
cyclonev_io_obuf \imm_check[28]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(imm_check[28]),
	.obar());
// synopsys translate_off
defparam \imm_check[28]~output .bus_hold = "false";
defparam \imm_check[28]~output .open_drain_output = "false";
defparam \imm_check[28]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N54
cyclonev_io_obuf \imm_check[29]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(imm_check[29]),
	.obar());
// synopsys translate_off
defparam \imm_check[29]~output .bus_hold = "false";
defparam \imm_check[29]~output .open_drain_output = "false";
defparam \imm_check[29]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y81_N19
cyclonev_io_obuf \imm_check[30]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(imm_check[30]),
	.obar());
// synopsys translate_off
defparam \imm_check[30]~output .bus_hold = "false";
defparam \imm_check[30]~output .open_drain_output = "false";
defparam \imm_check[30]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X8_Y81_N19
cyclonev_io_obuf \imm_check[31]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(imm_check[31]),
	.obar());
// synopsys translate_off
defparam \imm_check[31]~output .bus_hold = "false";
defparam \imm_check[31]~output .open_drain_output = "false";
defparam \imm_check[31]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N56
cyclonev_io_obuf \imm_check[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(imm_check[3]),
	.obar());
// synopsys translate_off
defparam \imm_check[3]~output .bus_hold = "false";
defparam \imm_check[3]~output .open_drain_output = "false";
defparam \imm_check[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N5
cyclonev_io_obuf \imm_check[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(imm_check[4]),
	.obar());
// synopsys translate_off
defparam \imm_check[4]~output .bus_hold = "false";
defparam \imm_check[4]~output .open_drain_output = "false";
defparam \imm_check[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y0_N2
cyclonev_io_obuf \imm_check[11]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(imm_check[11]),
	.obar());
// synopsys translate_off
defparam \imm_check[11]~output .bus_hold = "false";
defparam \imm_check[11]~output .open_drain_output = "false";
defparam \imm_check[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N53
cyclonev_io_obuf \imm_check[15]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(imm_check[15]),
	.obar());
// synopsys translate_off
defparam \imm_check[15]~output .bus_hold = "false";
defparam \imm_check[15]~output .open_drain_output = "false";
defparam \imm_check[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N53
cyclonev_io_obuf \imm_check[16]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(imm_check[16]),
	.obar());
// synopsys translate_off
defparam \imm_check[16]~output .bus_hold = "false";
defparam \imm_check[16]~output .open_drain_output = "false";
defparam \imm_check[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \imm_check[17]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(imm_check[17]),
	.obar());
// synopsys translate_off
defparam \imm_check[17]~output .bus_hold = "false";
defparam \imm_check[17]~output .open_drain_output = "false";
defparam \imm_check[17]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N36
cyclonev_io_obuf \imm_check[18]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(imm_check[18]),
	.obar());
// synopsys translate_off
defparam \imm_check[18]~output .bus_hold = "false";
defparam \imm_check[18]~output .open_drain_output = "false";
defparam \imm_check[18]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N2
cyclonev_io_obuf \imm_check[19]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(imm_check[19]),
	.obar());
// synopsys translate_off
defparam \imm_check[19]~output .bus_hold = "false";
defparam \imm_check[19]~output .open_drain_output = "false";
defparam \imm_check[19]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N76
cyclonev_io_obuf \imm_check[20]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(imm_check[20]),
	.obar());
// synopsys translate_off
defparam \imm_check[20]~output .bus_hold = "false";
defparam \imm_check[20]~output .open_drain_output = "false";
defparam \imm_check[20]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N19
cyclonev_io_obuf \imm_check[21]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(imm_check[21]),
	.obar());
// synopsys translate_off
defparam \imm_check[21]~output .bus_hold = "false";
defparam \imm_check[21]~output .open_drain_output = "false";
defparam \imm_check[21]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N36
cyclonev_io_obuf \imm_check[22]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(imm_check[22]),
	.obar());
// synopsys translate_off
defparam \imm_check[22]~output .bus_hold = "false";
defparam \imm_check[22]~output .open_drain_output = "false";
defparam \imm_check[22]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N42
cyclonev_io_obuf \imm_check[23]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(imm_check[23]),
	.obar());
// synopsys translate_off
defparam \imm_check[23]~output .bus_hold = "false";
defparam \imm_check[23]~output .open_drain_output = "false";
defparam \imm_check[23]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N62
cyclonev_io_obuf \imm_check[24]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(imm_check[24]),
	.obar());
// synopsys translate_off
defparam \imm_check[24]~output .bus_hold = "false";
defparam \imm_check[24]~output .open_drain_output = "false";
defparam \imm_check[24]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N21
cyclonev_io_ibuf \clk_i~input (
	.i(clk_i),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk_i~input_o ));
// synopsys translate_off
defparam \clk_i~input .bus_hold = "false";
defparam \clk_i~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G10
cyclonev_clkena \clk_i~inputCLKENA0 (
	.inclk(\clk_i~input_o ),
	.ena(vcc),
	.outclk(\clk_i~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk_i~inputCLKENA0 .clock_type = "global clock";
defparam \clk_i~inputCLKENA0 .disable_mode = "low";
defparam \clk_i~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk_i~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk_i~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N0
cyclonev_lcell_comb \PC_block|Add0~1 (
// Equation(s):
// \PC_block|Add0~1_sumout  = SUM(( \PC_block|pc [2] ) + ( VCC ) + ( !VCC ))
// \PC_block|Add0~2  = CARRY(( \PC_block|pc [2] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC_block|pc [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\PC_block|Add0~1_sumout ),
	.cout(\PC_block|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \PC_block|Add0~1 .extended_lut = "off";
defparam \PC_block|Add0~1 .lut_mask = 64'h00000000000000FF;
defparam \PC_block|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N52
cyclonev_io_ibuf \rst_ni~input (
	.i(rst_ni),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\rst_ni~input_o ));
// synopsys translate_off
defparam \rst_ni~input .bus_hold = "false";
defparam \rst_ni~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X24_Y8_N59
dffeas \PC_block|pc[2] (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\PC_block|Add0~1_sumout ),
	.clrn(\rst_ni~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_block|pc [2]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_block|pc[2] .is_wysiwyg = "true";
defparam \PC_block|pc[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N3
cyclonev_lcell_comb \PC_block|Add0~5 (
// Equation(s):
// \PC_block|Add0~5_sumout  = SUM(( \PC_block|pc[3]~DUPLICATE_q  ) + ( GND ) + ( \PC_block|Add0~2  ))
// \PC_block|Add0~6  = CARRY(( \PC_block|pc[3]~DUPLICATE_q  ) + ( GND ) + ( \PC_block|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC_block|pc[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PC_block|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PC_block|Add0~5_sumout ),
	.cout(\PC_block|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \PC_block|Add0~5 .extended_lut = "off";
defparam \PC_block|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \PC_block|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y8_N5
dffeas \PC_block|pc[3]~DUPLICATE (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(\PC_block|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\rst_ni~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_block|pc[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_block|pc[3]~DUPLICATE .is_wysiwyg = "true";
defparam \PC_block|pc[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N6
cyclonev_lcell_comb \PC_block|Add0~9 (
// Equation(s):
// \PC_block|Add0~9_sumout  = SUM(( \PC_block|pc [4] ) + ( GND ) + ( \PC_block|Add0~6  ))
// \PC_block|Add0~10  = CARRY(( \PC_block|pc [4] ) + ( GND ) + ( \PC_block|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC_block|pc [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PC_block|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PC_block|Add0~9_sumout ),
	.cout(\PC_block|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \PC_block|Add0~9 .extended_lut = "off";
defparam \PC_block|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \PC_block|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y8_N23
dffeas \PC_block|pc[4] (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\PC_block|Add0~9_sumout ),
	.clrn(\rst_ni~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_block|pc [4]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_block|pc[4] .is_wysiwyg = "true";
defparam \PC_block|pc[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N9
cyclonev_lcell_comb \PC_block|Add0~13 (
// Equation(s):
// \PC_block|Add0~13_sumout  = SUM(( \PC_block|pc [5] ) + ( GND ) + ( \PC_block|Add0~10  ))
// \PC_block|Add0~14  = CARRY(( \PC_block|pc [5] ) + ( GND ) + ( \PC_block|Add0~10  ))

	.dataa(!\PC_block|pc [5]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PC_block|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PC_block|Add0~13_sumout ),
	.cout(\PC_block|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \PC_block|Add0~13 .extended_lut = "off";
defparam \PC_block|Add0~13 .lut_mask = 64'h0000FFFF00005555;
defparam \PC_block|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y8_N41
dffeas \PC_block|pc[5] (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\PC_block|Add0~13_sumout ),
	.clrn(\rst_ni~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_block|pc [5]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_block|pc[5] .is_wysiwyg = "true";
defparam \PC_block|pc[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N12
cyclonev_lcell_comb \PC_block|Add0~33 (
// Equation(s):
// \PC_block|Add0~33_sumout  = SUM(( \PC_block|pc [6] ) + ( GND ) + ( \PC_block|Add0~14  ))
// \PC_block|Add0~34  = CARRY(( \PC_block|pc [6] ) + ( GND ) + ( \PC_block|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC_block|pc [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PC_block|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PC_block|Add0~33_sumout ),
	.cout(\PC_block|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \PC_block|Add0~33 .extended_lut = "off";
defparam \PC_block|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \PC_block|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y8_N47
dffeas \PC_block|pc[6] (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\PC_block|Add0~33_sumout ),
	.clrn(\rst_ni~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_block|pc [6]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_block|pc[6] .is_wysiwyg = "true";
defparam \PC_block|pc[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N15
cyclonev_lcell_comb \PC_block|Add0~37 (
// Equation(s):
// \PC_block|Add0~37_sumout  = SUM(( \PC_block|pc[7]~DUPLICATE_q  ) + ( GND ) + ( \PC_block|Add0~34  ))
// \PC_block|Add0~38  = CARRY(( \PC_block|pc[7]~DUPLICATE_q  ) + ( GND ) + ( \PC_block|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_block|pc[7]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PC_block|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PC_block|Add0~37_sumout ),
	.cout(\PC_block|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \PC_block|Add0~37 .extended_lut = "off";
defparam \PC_block|Add0~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \PC_block|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y8_N16
dffeas \PC_block|pc[7]~DUPLICATE (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(\PC_block|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(\rst_ni~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_block|pc[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \PC_block|pc[7]~DUPLICATE .is_wysiwyg = "true";
defparam \PC_block|pc[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N18
cyclonev_lcell_comb \PC_block|Add0~29 (
// Equation(s):
// \PC_block|Add0~29_sumout  = SUM(( \PC_block|pc [8] ) + ( GND ) + ( \PC_block|Add0~38  ))
// \PC_block|Add0~30  = CARRY(( \PC_block|pc [8] ) + ( GND ) + ( \PC_block|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_block|pc [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PC_block|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PC_block|Add0~29_sumout ),
	.cout(\PC_block|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \PC_block|Add0~29 .extended_lut = "off";
defparam \PC_block|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \PC_block|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y8_N50
dffeas \PC_block|pc[8] (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\PC_block|Add0~29_sumout ),
	.clrn(\rst_ni~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_block|pc [8]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_block|pc[8] .is_wysiwyg = "true";
defparam \PC_block|pc[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N21
cyclonev_lcell_comb \PC_block|Add0~25 (
// Equation(s):
// \PC_block|Add0~25_sumout  = SUM(( \PC_block|pc [9] ) + ( GND ) + ( \PC_block|Add0~30  ))
// \PC_block|Add0~26  = CARRY(( \PC_block|pc [9] ) + ( GND ) + ( \PC_block|Add0~30  ))

	.dataa(!\PC_block|pc [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PC_block|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PC_block|Add0~25_sumout ),
	.cout(\PC_block|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \PC_block|Add0~25 .extended_lut = "off";
defparam \PC_block|Add0~25 .lut_mask = 64'h0000FFFF00005555;
defparam \PC_block|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y8_N38
dffeas \PC_block|pc[9] (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\PC_block|Add0~25_sumout ),
	.clrn(\rst_ni~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_block|pc [9]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_block|pc[9] .is_wysiwyg = "true";
defparam \PC_block|pc[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N24
cyclonev_lcell_comb \PC_block|Add0~21 (
// Equation(s):
// \PC_block|Add0~21_sumout  = SUM(( \PC_block|pc [10] ) + ( GND ) + ( \PC_block|Add0~26  ))
// \PC_block|Add0~22  = CARRY(( \PC_block|pc [10] ) + ( GND ) + ( \PC_block|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\PC_block|pc [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PC_block|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PC_block|Add0~21_sumout ),
	.cout(\PC_block|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \PC_block|Add0~21 .extended_lut = "off";
defparam \PC_block|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \PC_block|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y8_N29
dffeas \PC_block|pc[10] (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\PC_block|Add0~21_sumout ),
	.clrn(\rst_ni~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_block|pc [10]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_block|pc[10] .is_wysiwyg = "true";
defparam \PC_block|pc[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N27
cyclonev_lcell_comb \PC_block|Add0~17 (
// Equation(s):
// \PC_block|Add0~17_sumout  = SUM(( \PC_block|pc [11] ) + ( GND ) + ( \PC_block|Add0~22  ))
// \PC_block|Add0~18  = CARRY(( \PC_block|pc [11] ) + ( GND ) + ( \PC_block|Add0~22  ))

	.dataa(!\PC_block|pc [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PC_block|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PC_block|Add0~17_sumout ),
	.cout(\PC_block|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \PC_block|Add0~17 .extended_lut = "off";
defparam \PC_block|Add0~17 .lut_mask = 64'h0000FFFF00005555;
defparam \PC_block|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y8_N53
dffeas \PC_block|pc[11] (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\PC_block|Add0~17_sumout ),
	.clrn(\rst_ni~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_block|pc [11]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_block|pc[11] .is_wysiwyg = "true";
defparam \PC_block|pc[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N30
cyclonev_lcell_comb \PC_block|Add0~41 (
// Equation(s):
// \PC_block|Add0~41_sumout  = SUM(( \PC_block|pc [12] ) + ( GND ) + ( \PC_block|Add0~18  ))
// \PC_block|Add0~42  = CARRY(( \PC_block|pc [12] ) + ( GND ) + ( \PC_block|Add0~18  ))

	.dataa(gnd),
	.datab(!\PC_block|pc [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PC_block|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PC_block|Add0~41_sumout ),
	.cout(\PC_block|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \PC_block|Add0~41 .extended_lut = "off";
defparam \PC_block|Add0~41 .lut_mask = 64'h0000FFFF00003333;
defparam \PC_block|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y8_N56
dffeas \PC_block|pc[12] (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\PC_block|Add0~41_sumout ),
	.clrn(\rst_ni~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_block|pc [12]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_block|pc[12] .is_wysiwyg = "true";
defparam \PC_block|pc[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N33
cyclonev_lcell_comb \PC_block|Add0~45 (
// Equation(s):
// \PC_block|Add0~45_sumout  = SUM(( \PC_block|pc [13] ) + ( GND ) + ( \PC_block|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_block|pc [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\PC_block|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\PC_block|Add0~45_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \PC_block|Add0~45 .extended_lut = "off";
defparam \PC_block|Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \PC_block|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y8_N44
dffeas \PC_block|pc[13] (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\PC_block|Add0~45_sumout ),
	.clrn(\rst_ni~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_block|pc [13]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_block|pc[13] .is_wysiwyg = "true";
defparam \PC_block|pc[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y8_N4
dffeas \PC_block|pc[3] (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(\PC_block|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(\rst_ni~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_block|pc [3]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_block|pc[3] .is_wysiwyg = "true";
defparam \PC_block|pc[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N57
cyclonev_lcell_comb \imem_block|imem~0 (
// Equation(s):
// \imem_block|imem~0_combout  = ( !\PC_block|pc [5] & ( (!\PC_block|pc [4]) # ((!\PC_block|pc [3] & !\PC_block|pc [2])) ) )

	.dataa(!\PC_block|pc [4]),
	.datab(gnd),
	.datac(!\PC_block|pc [3]),
	.datad(!\PC_block|pc [2]),
	.datae(gnd),
	.dataf(!\PC_block|pc [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem_block|imem~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem_block|imem~0 .extended_lut = "off";
defparam \imem_block|imem~0 .lut_mask = 64'hFAAAFAAA00000000;
defparam \imem_block|imem~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y8_N17
dffeas \PC_block|pc[7] (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(\PC_block|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(\rst_ni~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\PC_block|pc [7]),
	.prn(vcc));
// synopsys translate_off
defparam \PC_block|pc[7] .is_wysiwyg = "true";
defparam \PC_block|pc[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N39
cyclonev_lcell_comb \imem_block|imem~1 (
// Equation(s):
// \imem_block|imem~1_combout  = ( !\PC_block|pc [6] & ( !\PC_block|pc [8] & ( (!\PC_block|pc [9] & (!\PC_block|pc [10] & (!\PC_block|pc [7] & !\PC_block|pc [11]))) ) ) )

	.dataa(!\PC_block|pc [9]),
	.datab(!\PC_block|pc [10]),
	.datac(!\PC_block|pc [7]),
	.datad(!\PC_block|pc [11]),
	.datae(!\PC_block|pc [6]),
	.dataf(!\PC_block|pc [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem_block|imem~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem_block|imem~1 .extended_lut = "off";
defparam \imem_block|imem~1 .lut_mask = 64'h8000000000000000;
defparam \imem_block|imem~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N6
cyclonev_lcell_comb \imem_block|imem~12 (
// Equation(s):
// \imem_block|imem~12_combout  = ( \imem_block|imem~1_combout  & ( (!\PC_block|pc [13] & (!\PC_block|pc [12] & \imem_block|imem~0_combout )) ) )

	.dataa(gnd),
	.datab(!\PC_block|pc [13]),
	.datac(!\PC_block|pc [12]),
	.datad(!\imem_block|imem~0_combout ),
	.datae(gnd),
	.dataf(!\imem_block|imem~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem_block|imem~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem_block|imem~12 .extended_lut = "off";
defparam \imem_block|imem~12 .lut_mask = 64'h0000000000C000C0;
defparam \imem_block|imem~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N33
cyclonev_lcell_comb \imem_block|imem~2 (
// Equation(s):
// \imem_block|imem~2_combout  = ( !\PC_block|pc [5] & ( (!\PC_block|pc [3] & !\PC_block|pc [4]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\PC_block|pc [3]),
	.datad(!\PC_block|pc [4]),
	.datae(gnd),
	.dataf(!\PC_block|pc [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem_block|imem~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem_block|imem~2 .extended_lut = "off";
defparam \imem_block|imem~2 .lut_mask = 64'hF000F00000000000;
defparam \imem_block|imem~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N3
cyclonev_lcell_comb \imem_block|imem~13 (
// Equation(s):
// \imem_block|imem~13_combout  = ( \imem_block|imem~1_combout  & ( (!\PC_block|pc [13] & (!\PC_block|pc [12] & \imem_block|imem~2_combout )) ) )

	.dataa(gnd),
	.datab(!\PC_block|pc [13]),
	.datac(!\PC_block|pc [12]),
	.datad(!\imem_block|imem~2_combout ),
	.datae(gnd),
	.dataf(!\imem_block|imem~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem_block|imem~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem_block|imem~13 .extended_lut = "off";
defparam \imem_block|imem~13 .lut_mask = 64'h0000000000C000C0;
defparam \imem_block|imem~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N36
cyclonev_lcell_comb \ctr_unit_block|Mux6~0 (
// Equation(s):
// \ctr_unit_block|Mux6~0_combout  = ( \imem_block|imem~13_combout  & ( \imem_block|imem~12_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\imem_block|imem~12_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem_block|imem~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctr_unit_block|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctr_unit_block|Mux6~0 .extended_lut = "off";
defparam \ctr_unit_block|Mux6~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \ctr_unit_block|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N57
cyclonev_lcell_comb \ctr_unit_block|Mux9~0 (
// Equation(s):
// \ctr_unit_block|Mux9~0_combout  = ( \imem_block|imem~0_combout  & ( (\imem_block|imem~2_combout  & (!\PC_block|pc [13] & (\imem_block|imem~1_combout  & !\PC_block|pc [12]))) ) )

	.dataa(!\imem_block|imem~2_combout ),
	.datab(!\PC_block|pc [13]),
	.datac(!\imem_block|imem~1_combout ),
	.datad(!\PC_block|pc [12]),
	.datae(gnd),
	.dataf(!\imem_block|imem~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctr_unit_block|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctr_unit_block|Mux9~0 .extended_lut = "off";
defparam \ctr_unit_block|Mux9~0 .lut_mask = 64'h0000000004000400;
defparam \ctr_unit_block|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N15
cyclonev_lcell_comb \ctr_unit_block|Mux5~0 (
// Equation(s):
// \ctr_unit_block|Mux5~0_combout  = ( \imem_block|imem~0_combout  & ( (!\imem_block|imem~1_combout ) # (((!\imem_block|imem~2_combout ) # (\PC_block|pc [12])) # (\PC_block|pc [13])) ) ) # ( !\imem_block|imem~0_combout  )

	.dataa(!\imem_block|imem~1_combout ),
	.datab(!\PC_block|pc [13]),
	.datac(!\PC_block|pc [12]),
	.datad(!\imem_block|imem~2_combout ),
	.datae(gnd),
	.dataf(!\imem_block|imem~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctr_unit_block|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctr_unit_block|Mux5~0 .extended_lut = "off";
defparam \ctr_unit_block|Mux5~0 .lut_mask = 64'hFFFFFFFFFFBFFFBF;
defparam \ctr_unit_block|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N42
cyclonev_lcell_comb \imem_block|imem~3 (
// Equation(s):
// \imem_block|imem~3_combout  = ( !\PC_block|pc [5] & ( (!\PC_block|pc [2] & (!\PC_block|pc[3]~DUPLICATE_q  $ (!\PC_block|pc [4]))) ) )

	.dataa(!\PC_block|pc[3]~DUPLICATE_q ),
	.datab(!\PC_block|pc [2]),
	.datac(!\PC_block|pc [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PC_block|pc [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem_block|imem~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem_block|imem~3 .extended_lut = "off";
defparam \imem_block|imem~3 .lut_mask = 64'h4848484800000000;
defparam \imem_block|imem~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N51
cyclonev_lcell_comb \imem_block|imem~4 (
// Equation(s):
// \imem_block|imem~4_combout  = ( \imem_block|imem~1_combout  & ( (!\PC_block|pc [12] & (!\PC_block|pc [13] & \imem_block|imem~3_combout )) ) )

	.dataa(!\PC_block|pc [12]),
	.datab(!\PC_block|pc [13]),
	.datac(!\imem_block|imem~3_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem_block|imem~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem_block|imem~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem_block|imem~4 .extended_lut = "off";
defparam \imem_block|imem~4 .lut_mask = 64'h0000000008080808;
defparam \imem_block|imem~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N45
cyclonev_lcell_comb \imem_block|imem~6 (
// Equation(s):
// \imem_block|imem~6_combout  = ( \PC_block|pc [4] & ( (!\PC_block|pc[3]~DUPLICATE_q  & (!\PC_block|pc [2] & !\PC_block|pc [5])) ) ) # ( !\PC_block|pc [4] & ( (!\PC_block|pc[3]~DUPLICATE_q  & (\PC_block|pc [2] & !\PC_block|pc [5])) ) )

	.dataa(!\PC_block|pc[3]~DUPLICATE_q ),
	.datab(!\PC_block|pc [2]),
	.datac(!\PC_block|pc [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\PC_block|pc [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem_block|imem~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem_block|imem~6 .extended_lut = "off";
defparam \imem_block|imem~6 .lut_mask = 64'h2020202080808080;
defparam \imem_block|imem~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N48
cyclonev_lcell_comb \imem_block|imem~7 (
// Equation(s):
// \imem_block|imem~7_combout  = ( \imem_block|imem~1_combout  & ( (!\PC_block|pc [12] & (!\PC_block|pc [13] & \imem_block|imem~6_combout )) ) )

	.dataa(!\PC_block|pc [12]),
	.datab(!\PC_block|pc [13]),
	.datac(!\imem_block|imem~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem_block|imem~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem_block|imem~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem_block|imem~7 .extended_lut = "off";
defparam \imem_block|imem~7 .lut_mask = 64'h0000000008080808;
defparam \imem_block|imem~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y8_N54
cyclonev_lcell_comb \imem_block|imem~5 (
// Equation(s):
// \imem_block|imem~5_combout  = ( \imem_block|imem~1_combout  & ( (!\PC_block|pc [13] & (\imem_block|imem~0_combout  & !\PC_block|pc [12])) ) )

	.dataa(gnd),
	.datab(!\PC_block|pc [13]),
	.datac(!\imem_block|imem~0_combout ),
	.datad(!\PC_block|pc [12]),
	.datae(gnd),
	.dataf(!\imem_block|imem~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem_block|imem~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem_block|imem~5 .extended_lut = "off";
defparam \imem_block|imem~5 .lut_mask = 64'h000000000C000C00;
defparam \imem_block|imem~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N54
cyclonev_lcell_comb \ctr_unit_block|Decoder2~0 (
// Equation(s):
// \ctr_unit_block|Decoder2~0_combout  = ( !\imem_block|imem~13_combout  & ( !\imem_block|imem~12_combout  ) )

	.dataa(gnd),
	.datab(!\imem_block|imem~12_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem_block|imem~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ctr_unit_block|Decoder2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ctr_unit_block|Decoder2~0 .extended_lut = "off";
defparam \ctr_unit_block|Decoder2~0 .lut_mask = 64'hCCCCCCCC00000000;
defparam \ctr_unit_block|Decoder2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N9
cyclonev_lcell_comb \imem_block|imem~8 (
// Equation(s):
// \imem_block|imem~8_combout  = ( !\PC_block|pc [5] & ( (!\PC_block|pc[3]~DUPLICATE_q  & (!\PC_block|pc [2] & \PC_block|pc [4])) # (\PC_block|pc[3]~DUPLICATE_q  & ((!\PC_block|pc [4]))) ) )

	.dataa(!\PC_block|pc[3]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\PC_block|pc [2]),
	.datad(!\PC_block|pc [4]),
	.datae(gnd),
	.dataf(!\PC_block|pc [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem_block|imem~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem_block|imem~8 .extended_lut = "off";
defparam \imem_block|imem~8 .lut_mask = 64'h55A055A000000000;
defparam \imem_block|imem~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N48
cyclonev_lcell_comb \imem_block|imem~9 (
// Equation(s):
// \imem_block|imem~9_combout  = ( \imem_block|imem~1_combout  & ( (\imem_block|imem~8_combout  & (!\PC_block|pc [13] & !\PC_block|pc [12])) ) )

	.dataa(gnd),
	.datab(!\imem_block|imem~8_combout ),
	.datac(!\PC_block|pc [13]),
	.datad(!\PC_block|pc [12]),
	.datae(gnd),
	.dataf(!\imem_block|imem~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem_block|imem~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem_block|imem~9 .extended_lut = "off";
defparam \imem_block|imem~9 .lut_mask = 64'h0000000030003000;
defparam \imem_block|imem~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N12
cyclonev_lcell_comb \imem_block|imem~10 (
// Equation(s):
// \imem_block|imem~10_combout  = ( !\PC_block|pc [5] & ( (!\PC_block|pc[3]~DUPLICATE_q  & (\PC_block|pc [4] & !\PC_block|pc [2])) # (\PC_block|pc[3]~DUPLICATE_q  & (!\PC_block|pc [4] & \PC_block|pc [2])) ) )

	.dataa(!\PC_block|pc[3]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\PC_block|pc [4]),
	.datad(!\PC_block|pc [2]),
	.datae(gnd),
	.dataf(!\PC_block|pc [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem_block|imem~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem_block|imem~10 .extended_lut = "off";
defparam \imem_block|imem~10 .lut_mask = 64'h0A500A5000000000;
defparam \imem_block|imem~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N6
cyclonev_lcell_comb \imem_block|imem~11 (
// Equation(s):
// \imem_block|imem~11_combout  = ( \imem_block|imem~1_combout  & ( (\imem_block|imem~10_combout  & (!\PC_block|pc [13] & !\PC_block|pc [12])) ) )

	.dataa(gnd),
	.datab(!\imem_block|imem~10_combout ),
	.datac(!\PC_block|pc [13]),
	.datad(!\PC_block|pc [12]),
	.datae(gnd),
	.dataf(!\imem_block|imem~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\imem_block|imem~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \imem_block|imem~11 .extended_lut = "off";
defparam \imem_block|imem~11 .lut_mask = 64'h0000000030003000;
defparam \imem_block|imem~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N27
cyclonev_lcell_comb \wb_sel_block|Mux16~0 (
// Equation(s):
// \wb_sel_block|Mux16~0_combout  = ( \lsu_block|Selector56~3_combout  & ( (!\ctr_unit_block|Decoder2~0_combout  & (\alu_block|Mux16~0_combout )) # (\ctr_unit_block|Decoder2~0_combout  & ((\imem_block|imem~13_combout ))) ) ) # ( 
// !\lsu_block|Selector56~3_combout  & ( (\ctr_unit_block|Decoder2~0_combout ) # (\alu_block|Mux16~0_combout ) ) )

	.dataa(!\alu_block|Mux16~0_combout ),
	.datab(!\ctr_unit_block|Decoder2~0_combout ),
	.datac(!\imem_block|imem~13_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lsu_block|Selector56~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wb_sel_block|Mux16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wb_sel_block|Mux16~0 .extended_lut = "off";
defparam \wb_sel_block|Mux16~0 .lut_mask = 64'h7777777747474747;
defparam \wb_sel_block|Mux16~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y9_N27
cyclonev_lcell_comb \regfile_block|mem~1109 (
// Equation(s):
// \regfile_block|mem~1109_combout  = ( !\PC_block|pc [12] & ( \imem_block|imem~0_combout  & ( (!\imem_block|imem~6_combout  & (\imem_block|imem~1_combout  & !\PC_block|pc [13])) ) ) )

	.dataa(!\imem_block|imem~6_combout ),
	.datab(gnd),
	.datac(!\imem_block|imem~1_combout ),
	.datad(!\PC_block|pc [13]),
	.datae(!\PC_block|pc [12]),
	.dataf(!\imem_block|imem~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile_block|mem~1109_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile_block|mem~1109 .extended_lut = "off";
defparam \regfile_block|mem~1109 .lut_mask = 64'h000000000A000000;
defparam \regfile_block|mem~1109 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y8_N5
dffeas \regfile_block|mem~943 (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_sel_block|Mux16~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile_block|mem~1109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile_block|mem~943_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile_block|mem~943 .is_wysiwyg = "true";
defparam \regfile_block|mem~943 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y9_N54
cyclonev_lcell_comb \regfile_block|mem~1108 (
// Equation(s):
// \regfile_block|mem~1108_combout  = ( !\PC_block|pc [12] & ( \imem_block|imem~0_combout  & ( (!\PC_block|pc [13] & (\imem_block|imem~1_combout  & \imem_block|imem~6_combout )) ) ) )

	.dataa(!\PC_block|pc [13]),
	.datab(!\imem_block|imem~1_combout ),
	.datac(!\imem_block|imem~6_combout ),
	.datad(gnd),
	.datae(!\PC_block|pc [12]),
	.dataf(!\imem_block|imem~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile_block|mem~1108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile_block|mem~1108 .extended_lut = "off";
defparam \regfile_block|mem~1108 .lut_mask = 64'h0000000002020000;
defparam \regfile_block|mem~1108 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y7_N5
dffeas \regfile_block|mem~1007 (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_sel_block|Mux16~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile_block|mem~1108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile_block|mem~1007_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile_block|mem~1007 .is_wysiwyg = "true";
defparam \regfile_block|mem~1007 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N3
cyclonev_lcell_comb \regfile_block|mem~1028 (
// Equation(s):
// \regfile_block|mem~1028_combout  = ( \regfile_block|mem~1007_q  & ( (\imem_block|imem~9_combout  & (((\regfile_block|mem~943_q ) # (\imem_block|imem~4_combout )) # (\imem_block|imem~11_combout ))) ) ) # ( !\regfile_block|mem~1007_q  & ( 
// (\imem_block|imem~9_combout  & (((!\imem_block|imem~11_combout  & \regfile_block|mem~943_q )) # (\imem_block|imem~4_combout ))) ) )

	.dataa(!\imem_block|imem~9_combout ),
	.datab(!\imem_block|imem~11_combout ),
	.datac(!\imem_block|imem~4_combout ),
	.datad(!\regfile_block|mem~943_q ),
	.datae(gnd),
	.dataf(!\regfile_block|mem~1007_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile_block|mem~1028_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile_block|mem~1028 .extended_lut = "off";
defparam \regfile_block|mem~1028 .lut_mask = 64'h0545054515551555;
defparam \regfile_block|mem~1028 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y9_N39
cyclonev_lcell_comb \regfile_block|mem~1029 (
// Equation(s):
// \regfile_block|mem~1029_combout  = ( \imem_block|imem~5_combout  & ( \imem_block|imem~7_combout  & ( \regfile_block|mem~1007_q  ) ) ) # ( \imem_block|imem~5_combout  & ( !\imem_block|imem~7_combout  & ( \regfile_block|mem~943_q  ) ) )

	.dataa(!\regfile_block|mem~943_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\regfile_block|mem~1007_q ),
	.datae(!\imem_block|imem~5_combout ),
	.dataf(!\imem_block|imem~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile_block|mem~1029_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile_block|mem~1029 .extended_lut = "off";
defparam \regfile_block|mem~1029 .lut_mask = 64'h00005555000000FF;
defparam \regfile_block|mem~1029 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y9_N18
cyclonev_lcell_comb \alu_block|Mux16~1 (
// Equation(s):
// \alu_block|Mux16~1_combout  = ( \regfile_block|mem~1028_combout  & ( \regfile_block|mem~1029_combout  & ( (!\ctr_unit_block|Mux9~0_combout ) # ((!\ctr_unit_block|Mux5~0_combout  & !\imem_block|imem~4_combout )) ) ) ) # ( !\regfile_block|mem~1028_combout  
// & ( \regfile_block|mem~1029_combout  & ( !\ctr_unit_block|Mux9~0_combout  ) ) ) # ( \regfile_block|mem~1028_combout  & ( !\regfile_block|mem~1029_combout  & ( (!\ctr_unit_block|Mux5~0_combout  & (!\ctr_unit_block|Mux9~0_combout  & 
// !\imem_block|imem~4_combout )) ) ) )

	.dataa(gnd),
	.datab(!\ctr_unit_block|Mux5~0_combout ),
	.datac(!\ctr_unit_block|Mux9~0_combout ),
	.datad(!\imem_block|imem~4_combout ),
	.datae(!\regfile_block|mem~1028_combout ),
	.dataf(!\regfile_block|mem~1029_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_block|Mux16~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_block|Mux16~1 .extended_lut = "off";
defparam \alu_block|Mux16~1 .lut_mask = 64'h0000C000F0F0FCF0;
defparam \alu_block|Mux16~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N24
cyclonev_lcell_comb \regfile_block|mem~1103 (
// Equation(s):
// \regfile_block|mem~1103_combout  = ( \regfile_block|mem~1028_combout  & ( !\imem_block|imem~4_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\imem_block|imem~4_combout ),
	.datae(gnd),
	.dataf(!\regfile_block|mem~1028_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile_block|mem~1103_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile_block|mem~1103 .extended_lut = "off";
defparam \regfile_block|mem~1103 .lut_mask = 64'h00000000FF00FF00;
defparam \regfile_block|mem~1103 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y8_N47
dffeas \regfile_block|mem~942 (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_sel_block|Mux17~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile_block|mem~1109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile_block|mem~942_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile_block|mem~942 .is_wysiwyg = "true";
defparam \regfile_block|mem~942 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N42
cyclonev_lcell_comb \regfile_block|mem~1027 (
// Equation(s):
// \regfile_block|mem~1027_combout  = ( \imem_block|imem~11_combout  & ( (\imem_block|imem~9_combout  & ((\imem_block|imem~4_combout ) # (\regfile_block|mem~1006_q ))) ) ) # ( !\imem_block|imem~11_combout  & ( (\imem_block|imem~9_combout  & 
// ((\imem_block|imem~4_combout ) # (\regfile_block|mem~942_q ))) ) )

	.dataa(!\regfile_block|mem~1006_q ),
	.datab(!\regfile_block|mem~942_q ),
	.datac(!\imem_block|imem~9_combout ),
	.datad(!\imem_block|imem~4_combout ),
	.datae(gnd),
	.dataf(!\imem_block|imem~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile_block|mem~1027_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile_block|mem~1027 .extended_lut = "off";
defparam \regfile_block|mem~1027 .lut_mask = 64'h030F030F050F050F;
defparam \regfile_block|mem~1027 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N33
cyclonev_lcell_comb \alu_block|Mux17~1 (
// Equation(s):
// \alu_block|Mux17~1_combout  = ( \ctr_unit_block|Mux5~0_combout  & ( (!\ctr_unit_block|Mux9~0_combout  & \regfile_block|mem~1026_combout ) ) ) # ( !\ctr_unit_block|Mux5~0_combout  & ( (!\ctr_unit_block|Mux9~0_combout  & (((!\imem_block|imem~4_combout  & 
// \regfile_block|mem~1027_combout )) # (\regfile_block|mem~1026_combout ))) # (\ctr_unit_block|Mux9~0_combout  & (!\imem_block|imem~4_combout  & (\regfile_block|mem~1026_combout  & \regfile_block|mem~1027_combout ))) ) )

	.dataa(!\imem_block|imem~4_combout ),
	.datab(!\ctr_unit_block|Mux9~0_combout ),
	.datac(!\regfile_block|mem~1026_combout ),
	.datad(!\regfile_block|mem~1027_combout ),
	.datae(gnd),
	.dataf(!\ctr_unit_block|Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_block|Mux17~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_block|Mux17~1 .extended_lut = "off";
defparam \alu_block|Mux17~1 .lut_mask = 64'h0C8E0C8E0C0C0C0C;
defparam \alu_block|Mux17~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N18
cyclonev_lcell_comb \mux_operand_b|out_o[14]~9 (
// Equation(s):
// \mux_operand_b|out_o[14]~9_combout  = ( \regfile_block|mem~1027_combout  & ( (!\imem_block|imem~4_combout  & !\ctr_unit_block|Mux5~0_combout ) ) )

	.dataa(!\imem_block|imem~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ctr_unit_block|Mux5~0_combout ),
	.datae(gnd),
	.dataf(!\regfile_block|mem~1027_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_operand_b|out_o[14]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_operand_b|out_o[14]~9 .extended_lut = "off";
defparam \mux_operand_b|out_o[14]~9 .lut_mask = 64'h00000000AA00AA00;
defparam \mux_operand_b|out_o[14]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y9_N32
dffeas \regfile_block|mem~941 (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_sel_block|Mux18~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile_block|mem~1109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile_block|mem~941_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile_block|mem~941 .is_wysiwyg = "true";
defparam \regfile_block|mem~941 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y9_N51
cyclonev_lcell_comb \regfile_block|mem~1025 (
// Equation(s):
// \regfile_block|mem~1025_combout  = ( \imem_block|imem~4_combout  & ( \imem_block|imem~9_combout  ) ) # ( !\imem_block|imem~4_combout  & ( (\imem_block|imem~9_combout  & ((!\imem_block|imem~11_combout  & (\regfile_block|mem~941_q )) # 
// (\imem_block|imem~11_combout  & ((\regfile_block|mem~1005_q ))))) ) )

	.dataa(!\imem_block|imem~9_combout ),
	.datab(!\imem_block|imem~11_combout ),
	.datac(!\regfile_block|mem~941_q ),
	.datad(!\regfile_block|mem~1005_q ),
	.datae(gnd),
	.dataf(!\imem_block|imem~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile_block|mem~1025_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile_block|mem~1025 .extended_lut = "off";
defparam \regfile_block|mem~1025 .lut_mask = 64'h0415041555555555;
defparam \regfile_block|mem~1025 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N6
cyclonev_lcell_comb \mux_operand_b|out_o[13]~8 (
// Equation(s):
// \mux_operand_b|out_o[13]~8_combout  = ( \regfile_block|mem~1025_combout  & ( (!\ctr_unit_block|Mux5~0_combout  & !\imem_block|imem~4_combout ) ) )

	.dataa(gnd),
	.datab(!\ctr_unit_block|Mux5~0_combout ),
	.datac(!\imem_block|imem~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regfile_block|mem~1025_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_operand_b|out_o[13]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_operand_b|out_o[13]~8 .extended_lut = "off";
defparam \mux_operand_b|out_o[13]~8 .lut_mask = 64'h00000000C0C0C0C0;
defparam \mux_operand_b|out_o[13]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y9_N38
dffeas \regfile_block|mem~1004 (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_sel_block|Mux19~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile_block|mem~1108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile_block|mem~1004_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile_block|mem~1004 .is_wysiwyg = "true";
defparam \regfile_block|mem~1004 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y9_N3
cyclonev_lcell_comb \regfile_block|mem~1099 (
// Equation(s):
// \regfile_block|mem~1099_combout  = ( \imem_block|imem~4_combout  & ( \imem_block|imem~9_combout  ) ) # ( !\imem_block|imem~4_combout  & ( \imem_block|imem~9_combout  & ( (!\imem_block|imem~11_combout  & (\regfile_block|mem~940_q )) # 
// (\imem_block|imem~11_combout  & ((\regfile_block|mem~1004_q ))) ) ) )

	.dataa(gnd),
	.datab(!\regfile_block|mem~940_q ),
	.datac(!\regfile_block|mem~1004_q ),
	.datad(!\imem_block|imem~11_combout ),
	.datae(!\imem_block|imem~4_combout ),
	.dataf(!\imem_block|imem~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile_block|mem~1099_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile_block|mem~1099 .extended_lut = "off";
defparam \regfile_block|mem~1099 .lut_mask = 64'h00000000330FFFFF;
defparam \regfile_block|mem~1099 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y9_N45
cyclonev_lcell_comb \alu_block|Mux19~1 (
// Equation(s):
// \alu_block|Mux19~1_combout  = ( \ctr_unit_block|Mux9~0_combout  & ( (!\ctr_unit_block|Mux5~0_combout  & (!\imem_block|imem~4_combout  & (\regfile_block|mem~1074_combout  & \regfile_block|mem~1099_combout ))) ) ) # ( !\ctr_unit_block|Mux9~0_combout  & ( 
// ((!\ctr_unit_block|Mux5~0_combout  & (!\imem_block|imem~4_combout  & \regfile_block|mem~1099_combout ))) # (\regfile_block|mem~1074_combout ) ) )

	.dataa(!\ctr_unit_block|Mux5~0_combout ),
	.datab(!\imem_block|imem~4_combout ),
	.datac(!\regfile_block|mem~1074_combout ),
	.datad(!\regfile_block|mem~1099_combout ),
	.datae(gnd),
	.dataf(!\ctr_unit_block|Mux9~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_block|Mux19~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_block|Mux19~1 .extended_lut = "off";
defparam \alu_block|Mux19~1 .lut_mask = 64'h0F8F0F8F00080008;
defparam \alu_block|Mux19~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y9_N48
cyclonev_lcell_comb \mux_operand_b|out_o[12]~16 (
// Equation(s):
// \mux_operand_b|out_o[12]~16_combout  = ( \regfile_block|mem~1099_combout  & ( !\ctr_unit_block|Mux5~0_combout  & ( !\imem_block|imem~4_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\imem_block|imem~4_combout ),
	.datae(!\regfile_block|mem~1099_combout ),
	.dataf(!\ctr_unit_block|Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_operand_b|out_o[12]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_operand_b|out_o[12]~16 .extended_lut = "off";
defparam \mux_operand_b|out_o[12]~16 .lut_mask = 64'h0000FF0000000000;
defparam \mux_operand_b|out_o[12]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N36
cyclonev_lcell_comb \wb_sel_block|Mux23~0 (
// Equation(s):
// \wb_sel_block|Mux23~0_combout  = ( \lsu_block|Selector56~3_combout  & ( (!\ctr_unit_block|Decoder2~0_combout  & \alu_block|Mux23~2_combout ) ) ) # ( !\lsu_block|Selector56~3_combout  & ( (!\ctr_unit_block|Decoder2~0_combout  & (\alu_block|Mux23~2_combout 
// )) # (\ctr_unit_block|Decoder2~0_combout  & ((!\imem_block|imem~13_combout ))) ) )

	.dataa(gnd),
	.datab(!\ctr_unit_block|Decoder2~0_combout ),
	.datac(!\alu_block|Mux23~2_combout ),
	.datad(!\imem_block|imem~13_combout ),
	.datae(gnd),
	.dataf(!\lsu_block|Selector56~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wb_sel_block|Mux23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wb_sel_block|Mux23~0 .extended_lut = "off";
defparam \wb_sel_block|Mux23~0 .lut_mask = 64'h3F0C3F0C0C0C0C0C;
defparam \wb_sel_block|Mux23~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y7_N53
dffeas \regfile_block|mem~936 (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_sel_block|Mux23~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile_block|mem~1109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile_block|mem~936_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile_block|mem~936 .is_wysiwyg = "true";
defparam \regfile_block|mem~936 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y7_N26
dffeas \regfile_block|mem~1000 (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_sel_block|Mux23~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile_block|mem~1108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile_block|mem~1000_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile_block|mem~1000 .is_wysiwyg = "true";
defparam \regfile_block|mem~1000 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N27
cyclonev_lcell_comb \regfile_block|mem~1070 (
// Equation(s):
// \regfile_block|mem~1070_combout  = ( \imem_block|imem~5_combout  & ( (!\imem_block|imem~7_combout  & (\regfile_block|mem~936_q )) # (\imem_block|imem~7_combout  & ((\regfile_block|mem~1000_q ))) ) )

	.dataa(!\regfile_block|mem~936_q ),
	.datab(!\regfile_block|mem~1000_q ),
	.datac(!\imem_block|imem~7_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem_block|imem~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile_block|mem~1070_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile_block|mem~1070 .extended_lut = "off";
defparam \regfile_block|mem~1070 .lut_mask = 64'h0000000053535353;
defparam \regfile_block|mem~1070 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N21
cyclonev_lcell_comb \regfile_block|mem~1091 (
// Equation(s):
// \regfile_block|mem~1091_combout  = ( \imem_block|imem~9_combout  & ( ((!\imem_block|imem~11_combout  & ((\regfile_block|mem~936_q ))) # (\imem_block|imem~11_combout  & (\regfile_block|mem~1000_q ))) # (\imem_block|imem~4_combout ) ) )

	.dataa(!\imem_block|imem~4_combout ),
	.datab(!\regfile_block|mem~1000_q ),
	.datac(!\imem_block|imem~11_combout ),
	.datad(!\regfile_block|mem~936_q ),
	.datae(gnd),
	.dataf(!\imem_block|imem~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile_block|mem~1091_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile_block|mem~1091 .extended_lut = "off";
defparam \regfile_block|mem~1091 .lut_mask = 64'h0000000057F757F7;
defparam \regfile_block|mem~1091 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N27
cyclonev_lcell_comb \alu_block|Mux23~0 (
// Equation(s):
// \alu_block|Mux23~0_combout  = ( \regfile_block|mem~1091_combout  & ( (\ctr_unit_block|Mux9~0_combout  & (!\ctr_unit_block|Mux5~0_combout  & (!\imem_block|imem~4_combout  & \regfile_block|mem~1070_combout ))) ) )

	.dataa(!\ctr_unit_block|Mux9~0_combout ),
	.datab(!\ctr_unit_block|Mux5~0_combout ),
	.datac(!\imem_block|imem~4_combout ),
	.datad(!\regfile_block|mem~1070_combout ),
	.datae(gnd),
	.dataf(!\regfile_block|mem~1091_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_block|Mux23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_block|Mux23~0 .extended_lut = "off";
defparam \alu_block|Mux23~0 .lut_mask = 64'h0000000000400040;
defparam \alu_block|Mux23~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N18
cyclonev_lcell_comb \alu_block|Mux23~1 (
// Equation(s):
// \alu_block|Mux23~1_combout  = ( \regfile_block|mem~1091_combout  & ( (!\ctr_unit_block|Mux9~0_combout  & (((!\imem_block|imem~4_combout  & !\ctr_unit_block|Mux5~0_combout )) # (\regfile_block|mem~1070_combout ))) ) ) # ( !\regfile_block|mem~1091_combout  
// & ( (!\ctr_unit_block|Mux9~0_combout  & \regfile_block|mem~1070_combout ) ) )

	.dataa(!\imem_block|imem~4_combout ),
	.datab(!\ctr_unit_block|Mux5~0_combout ),
	.datac(!\ctr_unit_block|Mux9~0_combout ),
	.datad(!\regfile_block|mem~1070_combout ),
	.datae(gnd),
	.dataf(!\regfile_block|mem~1091_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_block|Mux23~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_block|Mux23~1 .extended_lut = "off";
defparam \alu_block|Mux23~1 .lut_mask = 64'h00F000F080F080F0;
defparam \alu_block|Mux23~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N12
cyclonev_lcell_comb \mux_operand_b|out_o[8]~13 (
// Equation(s):
// \mux_operand_b|out_o[8]~13_combout  = ( \regfile_block|mem~1091_combout  & ( (!\imem_block|imem~4_combout  & !\ctr_unit_block|Mux5~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\imem_block|imem~4_combout ),
	.datad(!\ctr_unit_block|Mux5~0_combout ),
	.datae(gnd),
	.dataf(!\regfile_block|mem~1091_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_operand_b|out_o[8]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_operand_b|out_o[8]~13 .extended_lut = "off";
defparam \mux_operand_b|out_o[8]~13 .lut_mask = 64'h00000000F000F000;
defparam \mux_operand_b|out_o[8]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y7_N55
dffeas \regfile_block|mem~999 (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_sel_block|Mux24~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile_block|mem~1108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile_block|mem~999_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile_block|mem~999 .is_wysiwyg = "true";
defparam \regfile_block|mem~999 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N51
cyclonev_lcell_comb \regfile_block|mem~1089 (
// Equation(s):
// \regfile_block|mem~1089_combout  = ( \imem_block|imem~9_combout  & ( ((!\imem_block|imem~11_combout  & (\regfile_block|mem~935_q )) # (\imem_block|imem~11_combout  & ((\regfile_block|mem~999_q )))) # (\imem_block|imem~4_combout ) ) )

	.dataa(!\regfile_block|mem~935_q ),
	.datab(!\imem_block|imem~4_combout ),
	.datac(!\regfile_block|mem~999_q ),
	.datad(!\imem_block|imem~11_combout ),
	.datae(gnd),
	.dataf(!\imem_block|imem~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile_block|mem~1089_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile_block|mem~1089 .extended_lut = "off";
defparam \regfile_block|mem~1089 .lut_mask = 64'h00000000773F773F;
defparam \regfile_block|mem~1089 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N42
cyclonev_lcell_comb \alu_block|Mux24~1 (
// Equation(s):
// \alu_block|Mux24~1_combout  = ( \regfile_block|mem~1069_combout  & ( (!\ctr_unit_block|Mux9~0_combout ) # ((\regfile_block|mem~1089_combout  & (!\imem_block|imem~4_combout  & !\ctr_unit_block|Mux5~0_combout ))) ) ) # ( !\regfile_block|mem~1069_combout  & 
// ( (\regfile_block|mem~1089_combout  & (!\imem_block|imem~4_combout  & (!\ctr_unit_block|Mux9~0_combout  & !\ctr_unit_block|Mux5~0_combout ))) ) )

	.dataa(!\regfile_block|mem~1089_combout ),
	.datab(!\imem_block|imem~4_combout ),
	.datac(!\ctr_unit_block|Mux9~0_combout ),
	.datad(!\ctr_unit_block|Mux5~0_combout ),
	.datae(gnd),
	.dataf(!\regfile_block|mem~1069_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_block|Mux24~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_block|Mux24~1 .extended_lut = "off";
defparam \alu_block|Mux24~1 .lut_mask = 64'h40004000F4F0F4F0;
defparam \alu_block|Mux24~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N21
cyclonev_lcell_comb \mux_operand_b|out_o[7]~12 (
// Equation(s):
// \mux_operand_b|out_o[7]~12_combout  = ( \regfile_block|mem~1089_combout  & ( (!\ctr_unit_block|Mux5~0_combout  & !\imem_block|imem~4_combout ) ) )

	.dataa(gnd),
	.datab(!\ctr_unit_block|Mux5~0_combout ),
	.datac(!\imem_block|imem~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regfile_block|mem~1089_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_operand_b|out_o[7]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_operand_b|out_o[7]~12 .extended_lut = "off";
defparam \mux_operand_b|out_o[7]~12 .lut_mask = 64'h00000000C0C0C0C0;
defparam \mux_operand_b|out_o[7]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y7_N14
dffeas \regfile_block|mem~934 (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_sel_block|Mux25~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile_block|mem~1109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile_block|mem~934_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile_block|mem~934 .is_wysiwyg = "true";
defparam \regfile_block|mem~934 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N12
cyclonev_lcell_comb \regfile_block|mem~1068 (
// Equation(s):
// \regfile_block|mem~1068_combout  = ( \imem_block|imem~5_combout  & ( (!\imem_block|imem~7_combout  & ((\regfile_block|mem~934_q ))) # (\imem_block|imem~7_combout  & (\regfile_block|mem~998_q )) ) )

	.dataa(gnd),
	.datab(!\regfile_block|mem~998_q ),
	.datac(!\regfile_block|mem~934_q ),
	.datad(!\imem_block|imem~7_combout ),
	.datae(gnd),
	.dataf(!\imem_block|imem~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile_block|mem~1068_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile_block|mem~1068 .extended_lut = "off";
defparam \regfile_block|mem~1068 .lut_mask = 64'h000000000F330F33;
defparam \regfile_block|mem~1068 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N30
cyclonev_lcell_comb \alu_block|Mux25~1 (
// Equation(s):
// \alu_block|Mux25~1_combout  = ( \regfile_block|mem~1087_combout  & ( (!\ctr_unit_block|Mux9~0_combout  & (((!\imem_block|imem~4_combout  & !\ctr_unit_block|Mux5~0_combout )) # (\regfile_block|mem~1068_combout ))) # (\ctr_unit_block|Mux9~0_combout  & 
// (!\imem_block|imem~4_combout  & (!\ctr_unit_block|Mux5~0_combout  & \regfile_block|mem~1068_combout ))) ) ) # ( !\regfile_block|mem~1087_combout  & ( (!\ctr_unit_block|Mux9~0_combout  & \regfile_block|mem~1068_combout ) ) )

	.dataa(!\imem_block|imem~4_combout ),
	.datab(!\ctr_unit_block|Mux9~0_combout ),
	.datac(!\ctr_unit_block|Mux5~0_combout ),
	.datad(!\regfile_block|mem~1068_combout ),
	.datae(gnd),
	.dataf(!\regfile_block|mem~1087_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_block|Mux25~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_block|Mux25~1 .extended_lut = "off";
defparam \alu_block|Mux25~1 .lut_mask = 64'h00CC00CC80EC80EC;
defparam \alu_block|Mux25~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y9_N44
dffeas \regfile_block|mem~933 (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_sel_block|Mux26~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile_block|mem~1109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile_block|mem~933_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile_block|mem~933 .is_wysiwyg = "true";
defparam \regfile_block|mem~933 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N3
cyclonev_lcell_comb \regfile_block|mem~1067 (
// Equation(s):
// \regfile_block|mem~1067_combout  = ( \imem_block|imem~5_combout  & ( (!\imem_block|imem~7_combout  & ((\regfile_block|mem~933_q ))) # (\imem_block|imem~7_combout  & (\regfile_block|mem~997_q )) ) )

	.dataa(!\regfile_block|mem~997_q ),
	.datab(!\regfile_block|mem~933_q ),
	.datac(gnd),
	.datad(!\imem_block|imem~7_combout ),
	.datae(gnd),
	.dataf(!\imem_block|imem~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile_block|mem~1067_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile_block|mem~1067 .extended_lut = "off";
defparam \regfile_block|mem~1067 .lut_mask = 64'h0000000033553355;
defparam \regfile_block|mem~1067 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y9_N30
cyclonev_lcell_comb \alu_block|Mux26~1 (
// Equation(s):
// \alu_block|Mux26~1_combout  = ( \regfile_block|mem~1067_combout  & ( \regfile_block|mem~1085_combout  & ( (!\ctr_unit_block|Mux9~0_combout ) # ((!\ctr_unit_block|Mux5~0_combout  & !\imem_block|imem~4_combout )) ) ) ) # ( !\regfile_block|mem~1067_combout  
// & ( \regfile_block|mem~1085_combout  & ( (!\ctr_unit_block|Mux5~0_combout  & (!\ctr_unit_block|Mux9~0_combout  & !\imem_block|imem~4_combout )) ) ) ) # ( \regfile_block|mem~1067_combout  & ( !\regfile_block|mem~1085_combout  & ( 
// !\ctr_unit_block|Mux9~0_combout  ) ) )

	.dataa(gnd),
	.datab(!\ctr_unit_block|Mux5~0_combout ),
	.datac(!\ctr_unit_block|Mux9~0_combout ),
	.datad(!\imem_block|imem~4_combout ),
	.datae(!\regfile_block|mem~1067_combout ),
	.dataf(!\regfile_block|mem~1085_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_block|Mux26~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_block|Mux26~1 .extended_lut = "off";
defparam \alu_block|Mux26~1 .lut_mask = 64'h0000F0F0C000FCF0;
defparam \alu_block|Mux26~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y8_N2
dffeas \regfile_block|mem~932 (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_sel_block|Mux27~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile_block|mem~1109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile_block|mem~932_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile_block|mem~932 .is_wysiwyg = "true";
defparam \regfile_block|mem~932 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N0
cyclonev_lcell_comb \regfile_block|mem~1083 (
// Equation(s):
// \regfile_block|mem~1083_combout  = ( \regfile_block|mem~996_q  & ( (\imem_block|imem~9_combout  & (((\regfile_block|mem~932_q ) # (\imem_block|imem~4_combout )) # (\imem_block|imem~11_combout ))) ) ) # ( !\regfile_block|mem~996_q  & ( 
// (\imem_block|imem~9_combout  & (((!\imem_block|imem~11_combout  & \regfile_block|mem~932_q )) # (\imem_block|imem~4_combout ))) ) )

	.dataa(!\imem_block|imem~9_combout ),
	.datab(!\imem_block|imem~11_combout ),
	.datac(!\imem_block|imem~4_combout ),
	.datad(!\regfile_block|mem~932_q ),
	.datae(gnd),
	.dataf(!\regfile_block|mem~996_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile_block|mem~1083_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile_block|mem~1083 .extended_lut = "off";
defparam \regfile_block|mem~1083 .lut_mask = 64'h0545054515551555;
defparam \regfile_block|mem~1083 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N24
cyclonev_lcell_comb \alu_block|Mux27~1 (
// Equation(s):
// \alu_block|Mux27~1_combout  = ( \regfile_block|mem~1083_combout  & ( (!\ctr_unit_block|Mux9~0_combout  & (((!\ctr_unit_block|Mux5~0_combout  & !\imem_block|imem~4_combout )) # (\regfile_block|mem~1066_combout ))) # (\ctr_unit_block|Mux9~0_combout  & 
// (!\ctr_unit_block|Mux5~0_combout  & (\regfile_block|mem~1066_combout  & !\imem_block|imem~4_combout ))) ) ) # ( !\regfile_block|mem~1083_combout  & ( (!\ctr_unit_block|Mux9~0_combout  & \regfile_block|mem~1066_combout ) ) )

	.dataa(!\ctr_unit_block|Mux9~0_combout ),
	.datab(!\ctr_unit_block|Mux5~0_combout ),
	.datac(!\regfile_block|mem~1066_combout ),
	.datad(!\imem_block|imem~4_combout ),
	.datae(gnd),
	.dataf(!\regfile_block|mem~1083_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_block|Mux27~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_block|Mux27~1 .extended_lut = "off";
defparam \alu_block|Mux27~1 .lut_mask = 64'h0A0A0A0A8E0A8E0A;
defparam \alu_block|Mux27~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N27
cyclonev_lcell_comb \regfile_block|mem~1084 (
// Equation(s):
// \regfile_block|mem~1084_combout  = ( \regfile_block|mem~996_q  & ( (\imem_block|imem~9_combout  & (!\imem_block|imem~4_combout  & ((\regfile_block|mem~932_q ) # (\imem_block|imem~11_combout )))) ) ) # ( !\regfile_block|mem~996_q  & ( 
// (\imem_block|imem~9_combout  & (!\imem_block|imem~11_combout  & (!\imem_block|imem~4_combout  & \regfile_block|mem~932_q ))) ) )

	.dataa(!\imem_block|imem~9_combout ),
	.datab(!\imem_block|imem~11_combout ),
	.datac(!\imem_block|imem~4_combout ),
	.datad(!\regfile_block|mem~932_q ),
	.datae(gnd),
	.dataf(!\regfile_block|mem~996_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile_block|mem~1084_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile_block|mem~1084 .extended_lut = "off";
defparam \regfile_block|mem~1084 .lut_mask = 64'h0040004010501050;
defparam \regfile_block|mem~1084 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y5_N32
dffeas \regfile_block|mem~931 (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(\wb_sel_block|Mux28~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile_block|mem~1109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile_block|mem~931_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile_block|mem~931 .is_wysiwyg = "true";
defparam \regfile_block|mem~931 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y9_N0
cyclonev_lcell_comb \regfile_block|mem~1081 (
// Equation(s):
// \regfile_block|mem~1081_combout  = ( \imem_block|imem~9_combout  & ( ((!\imem_block|imem~11_combout  & ((\regfile_block|mem~931_q ))) # (\imem_block|imem~11_combout  & (\regfile_block|mem~995_q ))) # (\imem_block|imem~4_combout ) ) )

	.dataa(!\imem_block|imem~4_combout ),
	.datab(!\regfile_block|mem~995_q ),
	.datac(!\imem_block|imem~11_combout ),
	.datad(!\regfile_block|mem~931_q ),
	.datae(gnd),
	.dataf(!\imem_block|imem~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile_block|mem~1081_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile_block|mem~1081 .extended_lut = "off";
defparam \regfile_block|mem~1081 .lut_mask = 64'h0000000057F757F7;
defparam \regfile_block|mem~1081 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N42
cyclonev_lcell_comb \regfile_block|mem~1065 (
// Equation(s):
// \regfile_block|mem~1065_combout  = ( \imem_block|imem~5_combout  & ( (!\imem_block|imem~7_combout  & (\regfile_block|mem~931_q )) # (\imem_block|imem~7_combout  & ((\regfile_block|mem~995_q ))) ) )

	.dataa(gnd),
	.datab(!\regfile_block|mem~931_q ),
	.datac(!\imem_block|imem~7_combout ),
	.datad(!\regfile_block|mem~995_q ),
	.datae(gnd),
	.dataf(!\imem_block|imem~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile_block|mem~1065_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile_block|mem~1065 .extended_lut = "off";
defparam \regfile_block|mem~1065 .lut_mask = 64'h00000000303F303F;
defparam \regfile_block|mem~1065 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y9_N54
cyclonev_lcell_comb \alu_block|Mux28~1 (
// Equation(s):
// \alu_block|Mux28~1_combout  = ( \regfile_block|mem~1065_combout  & ( (!\ctr_unit_block|Mux9~0_combout ) # ((!\imem_block|imem~4_combout  & (!\ctr_unit_block|Mux5~0_combout  & \regfile_block|mem~1081_combout ))) ) ) # ( !\regfile_block|mem~1065_combout  & 
// ( (!\imem_block|imem~4_combout  & (!\ctr_unit_block|Mux5~0_combout  & (\regfile_block|mem~1081_combout  & !\ctr_unit_block|Mux9~0_combout ))) ) )

	.dataa(!\imem_block|imem~4_combout ),
	.datab(!\ctr_unit_block|Mux5~0_combout ),
	.datac(!\regfile_block|mem~1081_combout ),
	.datad(!\ctr_unit_block|Mux9~0_combout ),
	.datae(gnd),
	.dataf(!\regfile_block|mem~1065_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_block|Mux28~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_block|Mux28~1 .extended_lut = "off";
defparam \alu_block|Mux28~1 .lut_mask = 64'h08000800FF08FF08;
defparam \alu_block|Mux28~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N35
dffeas \regfile_block|mem~930DUPLICATE (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_sel_block|Mux29~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile_block|mem~1109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile_block|mem~930DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile_block|mem~930DUPLICATE .is_wysiwyg = "true";
defparam \regfile_block|mem~930DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y9_N18
cyclonev_lcell_comb \regfile_block|mem~1079 (
// Equation(s):
// \regfile_block|mem~1079_combout  = ( \imem_block|imem~4_combout  & ( \imem_block|imem~11_combout  & ( \imem_block|imem~9_combout  ) ) ) # ( !\imem_block|imem~4_combout  & ( \imem_block|imem~11_combout  & ( (\imem_block|imem~9_combout  & 
// \regfile_block|mem~994DUPLICATE_q ) ) ) ) # ( \imem_block|imem~4_combout  & ( !\imem_block|imem~11_combout  & ( \imem_block|imem~9_combout  ) ) ) # ( !\imem_block|imem~4_combout  & ( !\imem_block|imem~11_combout  & ( (\regfile_block|mem~930DUPLICATE_q  & 
// \imem_block|imem~9_combout ) ) ) )

	.dataa(!\regfile_block|mem~930DUPLICATE_q ),
	.datab(gnd),
	.datac(!\imem_block|imem~9_combout ),
	.datad(!\regfile_block|mem~994DUPLICATE_q ),
	.datae(!\imem_block|imem~4_combout ),
	.dataf(!\imem_block|imem~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile_block|mem~1079_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile_block|mem~1079 .extended_lut = "off";
defparam \regfile_block|mem~1079 .lut_mask = 64'h05050F0F000F0F0F;
defparam \regfile_block|mem~1079 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N41
dffeas \regfile_block|mem~994 (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_sel_block|Mux29~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile_block|mem~1108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile_block|mem~994_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile_block|mem~994 .is_wysiwyg = "true";
defparam \regfile_block|mem~994 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N54
cyclonev_lcell_comb \regfile_block|mem~1064 (
// Equation(s):
// \regfile_block|mem~1064_combout  = ( \imem_block|imem~5_combout  & ( (!\imem_block|imem~7_combout  & ((\regfile_block|mem~930DUPLICATE_q ))) # (\imem_block|imem~7_combout  & (\regfile_block|mem~994_q )) ) )

	.dataa(gnd),
	.datab(!\regfile_block|mem~994_q ),
	.datac(!\regfile_block|mem~930DUPLICATE_q ),
	.datad(!\imem_block|imem~7_combout ),
	.datae(gnd),
	.dataf(!\imem_block|imem~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile_block|mem~1064_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile_block|mem~1064 .extended_lut = "off";
defparam \regfile_block|mem~1064 .lut_mask = 64'h000000000F330F33;
defparam \regfile_block|mem~1064 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N6
cyclonev_lcell_comb \alu_block|Mux29~1 (
// Equation(s):
// \alu_block|Mux29~1_combout  = ( \regfile_block|mem~1064_combout  & ( (\imem_block|imem~13_combout  & (\imem_block|imem~12_combout  & ((!\regfile_block|mem~1079_combout ) # (\imem_block|imem~4_combout )))) ) ) # ( !\regfile_block|mem~1064_combout  & ( 
// (!\imem_block|imem~4_combout ) # (\imem_block|imem~13_combout ) ) )

	.dataa(!\imem_block|imem~13_combout ),
	.datab(!\regfile_block|mem~1079_combout ),
	.datac(!\imem_block|imem~4_combout ),
	.datad(!\imem_block|imem~12_combout ),
	.datae(gnd),
	.dataf(!\regfile_block|mem~1064_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_block|Mux29~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_block|Mux29~1 .extended_lut = "off";
defparam \alu_block|Mux29~1 .lut_mask = 64'hF5F5F5F500450045;
defparam \alu_block|Mux29~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N54
cyclonev_lcell_comb \immgen_block|Selector22~0 (
// Equation(s):
// \immgen_block|Selector22~0_combout  = ( \imem_block|imem~3_combout  & ( (((!\imem_block|imem~1_combout ) # (\PC_block|pc [12])) # (\PC_block|pc [13])) # (\imem_block|imem~2_combout ) ) ) # ( !\imem_block|imem~3_combout  )

	.dataa(!\imem_block|imem~2_combout ),
	.datab(!\PC_block|pc [13]),
	.datac(!\imem_block|imem~1_combout ),
	.datad(!\PC_block|pc [12]),
	.datae(gnd),
	.dataf(!\imem_block|imem~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\immgen_block|Selector22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \immgen_block|Selector22~0 .extended_lut = "off";
defparam \immgen_block|Selector22~0 .lut_mask = 64'hFFFFFFFFF7FFF7FF;
defparam \immgen_block|Selector22~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N42
cyclonev_lcell_comb \immgen_block|Selector23~0 (
// Equation(s):
// \immgen_block|Selector23~0_combout  = ( \imem_block|imem~12_combout  & ( (!\imem_block|imem~13_combout  & \imem_block|imem~11_combout ) ) ) # ( !\imem_block|imem~12_combout  & ( (!\imem_block|imem~13_combout  & ((\imem_block|imem~11_combout ))) # 
// (\imem_block|imem~13_combout  & (\imem_block|imem~7_combout )) ) )

	.dataa(gnd),
	.datab(!\imem_block|imem~7_combout ),
	.datac(!\imem_block|imem~13_combout ),
	.datad(!\imem_block|imem~11_combout ),
	.datae(gnd),
	.dataf(!\imem_block|imem~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\immgen_block|Selector23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \immgen_block|Selector23~0 .extended_lut = "off";
defparam \immgen_block|Selector23~0 .lut_mask = 64'h03F303F300F000F0;
defparam \immgen_block|Selector23~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N56
dffeas \regfile_block|mem~929 (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_sel_block|Mux30~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile_block|mem~1109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile_block|mem~929_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile_block|mem~929 .is_wysiwyg = "true";
defparam \regfile_block|mem~929 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y9_N21
cyclonev_lcell_comb \regfile_block|mem~1077 (
// Equation(s):
// \regfile_block|mem~1077_combout  = ( \regfile_block|mem~993_q  & ( (\imem_block|imem~9_combout  & (((\regfile_block|mem~929_q ) # (\imem_block|imem~4_combout )) # (\imem_block|imem~11_combout ))) ) ) # ( !\regfile_block|mem~993_q  & ( 
// (\imem_block|imem~9_combout  & (((!\imem_block|imem~11_combout  & \regfile_block|mem~929_q )) # (\imem_block|imem~4_combout ))) ) )

	.dataa(!\imem_block|imem~11_combout ),
	.datab(!\imem_block|imem~4_combout ),
	.datac(!\imem_block|imem~9_combout ),
	.datad(!\regfile_block|mem~929_q ),
	.datae(gnd),
	.dataf(!\regfile_block|mem~993_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile_block|mem~1077_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile_block|mem~1077 .extended_lut = "off";
defparam \regfile_block|mem~1077 .lut_mask = 64'h030B030B070F070F;
defparam \regfile_block|mem~1077 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N54
cyclonev_lcell_comb \regfile_block|mem~1063 (
// Equation(s):
// \regfile_block|mem~1063_combout  = ( \imem_block|imem~5_combout  & ( (!\imem_block|imem~7_combout  & ((\regfile_block|mem~929_q ))) # (\imem_block|imem~7_combout  & (\regfile_block|mem~993_q )) ) )

	.dataa(gnd),
	.datab(!\imem_block|imem~7_combout ),
	.datac(!\regfile_block|mem~993_q ),
	.datad(!\regfile_block|mem~929_q ),
	.datae(gnd),
	.dataf(!\imem_block|imem~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile_block|mem~1063_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile_block|mem~1063 .extended_lut = "off";
defparam \regfile_block|mem~1063 .lut_mask = 64'h0000000003CF03CF;
defparam \regfile_block|mem~1063 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y9_N36
cyclonev_lcell_comb \alu_block|Mux30~1 (
// Equation(s):
// \alu_block|Mux30~1_combout  = ( !\ctr_unit_block|Mux9~0_combout  & ( \regfile_block|mem~1063_combout  ) ) # ( !\ctr_unit_block|Mux9~0_combout  & ( !\regfile_block|mem~1063_combout  & ( (!\ctr_unit_block|Mux5~0_combout  & (!\imem_block|imem~4_combout  & 
// ((\regfile_block|mem~1077_combout )))) # (\ctr_unit_block|Mux5~0_combout  & (((\immgen_block|Selector23~0_combout )))) ) ) )

	.dataa(!\imem_block|imem~4_combout ),
	.datab(!\immgen_block|Selector23~0_combout ),
	.datac(!\ctr_unit_block|Mux5~0_combout ),
	.datad(!\regfile_block|mem~1077_combout ),
	.datae(!\ctr_unit_block|Mux9~0_combout ),
	.dataf(!\regfile_block|mem~1063_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_block|Mux30~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_block|Mux30~1 .extended_lut = "off";
defparam \alu_block|Mux30~1 .lut_mask = 64'h03A30000FFFF0000;
defparam \alu_block|Mux30~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y9_N12
cyclonev_lcell_comb \alu_block|Mux30~0 (
// Equation(s):
// \alu_block|Mux30~0_combout  = ( \ctr_unit_block|Mux9~0_combout  & ( \regfile_block|mem~1063_combout  & ( (!\ctr_unit_block|Mux5~0_combout  & (!\imem_block|imem~4_combout  & ((\regfile_block|mem~1077_combout )))) # (\ctr_unit_block|Mux5~0_combout  & 
// (((\immgen_block|Selector23~0_combout )))) ) ) )

	.dataa(!\imem_block|imem~4_combout ),
	.datab(!\immgen_block|Selector23~0_combout ),
	.datac(!\ctr_unit_block|Mux5~0_combout ),
	.datad(!\regfile_block|mem~1077_combout ),
	.datae(!\ctr_unit_block|Mux9~0_combout ),
	.dataf(!\regfile_block|mem~1063_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_block|Mux30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_block|Mux30~0 .extended_lut = "off";
defparam \alu_block|Mux30~0 .lut_mask = 64'h00000000000003A3;
defparam \alu_block|Mux30~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N9
cyclonev_lcell_comb \wb_sel_block|Mux31~0 (
// Equation(s):
// \wb_sel_block|Mux31~0_combout  = ( !\imem_block|imem~13_combout  & ( (\ctr_unit_block|Decoder2~0_combout  & \lsu_block|addr_sel.OUT_PERIPHERALS~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ctr_unit_block|Decoder2~0_combout ),
	.datad(!\lsu_block|addr_sel.OUT_PERIPHERALS~0_combout ),
	.datae(gnd),
	.dataf(!\imem_block|imem~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wb_sel_block|Mux31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wb_sel_block|Mux31~0 .extended_lut = "off";
defparam \wb_sel_block|Mux31~0 .lut_mask = 64'h000F000F00000000;
defparam \wb_sel_block|Mux31~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y7_N47
dffeas \regfile_block|mem~939 (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_sel_block|Mux20~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile_block|mem~1109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile_block|mem~939_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile_block|mem~939 .is_wysiwyg = "true";
defparam \regfile_block|mem~939 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N3
cyclonev_lcell_comb \regfile_block|mem~1073 (
// Equation(s):
// \regfile_block|mem~1073_combout  = ( \imem_block|imem~7_combout  & ( (\imem_block|imem~5_combout  & \regfile_block|mem~1003_q ) ) ) # ( !\imem_block|imem~7_combout  & ( (\imem_block|imem~5_combout  & \regfile_block|mem~939_q ) ) )

	.dataa(!\imem_block|imem~5_combout ),
	.datab(gnd),
	.datac(!\regfile_block|mem~1003_q ),
	.datad(!\regfile_block|mem~939_q ),
	.datae(gnd),
	.dataf(!\imem_block|imem~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile_block|mem~1073_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile_block|mem~1073 .extended_lut = "off";
defparam \regfile_block|mem~1073 .lut_mask = 64'h0055005505050505;
defparam \regfile_block|mem~1073 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N24
cyclonev_lcell_comb \alu_block|Mux20~1 (
// Equation(s):
// \alu_block|Mux20~1_combout  = ( \regfile_block|mem~1097_combout  & ( (!\regfile_block|mem~1073_combout  & (!\ctr_unit_block|Mux5~0_combout  & (!\imem_block|imem~4_combout  & !\ctr_unit_block|Mux9~0_combout ))) # (\regfile_block|mem~1073_combout  & 
// ((!\ctr_unit_block|Mux9~0_combout ) # ((!\ctr_unit_block|Mux5~0_combout  & !\imem_block|imem~4_combout )))) ) ) # ( !\regfile_block|mem~1097_combout  & ( (\regfile_block|mem~1073_combout  & !\ctr_unit_block|Mux9~0_combout ) ) )

	.dataa(!\regfile_block|mem~1073_combout ),
	.datab(!\ctr_unit_block|Mux5~0_combout ),
	.datac(!\imem_block|imem~4_combout ),
	.datad(!\ctr_unit_block|Mux9~0_combout ),
	.datae(gnd),
	.dataf(!\regfile_block|mem~1097_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_block|Mux20~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_block|Mux20~1 .extended_lut = "off";
defparam \alu_block|Mux20~1 .lut_mask = 64'h55005500D540D540;
defparam \alu_block|Mux20~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y7_N43
dffeas \regfile_block|mem~938 (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_sel_block|Mux21~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile_block|mem~1109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile_block|mem~938_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile_block|mem~938 .is_wysiwyg = "true";
defparam \regfile_block|mem~938 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y9_N18
cyclonev_lcell_comb \regfile_block|mem~1095 (
// Equation(s):
// \regfile_block|mem~1095_combout  = ( \imem_block|imem~9_combout  & ( ((!\imem_block|imem~11_combout  & ((\regfile_block|mem~938_q ))) # (\imem_block|imem~11_combout  & (\regfile_block|mem~1002_q ))) # (\imem_block|imem~4_combout ) ) )

	.dataa(!\imem_block|imem~11_combout ),
	.datab(!\imem_block|imem~4_combout ),
	.datac(!\regfile_block|mem~1002_q ),
	.datad(!\regfile_block|mem~938_q ),
	.datae(gnd),
	.dataf(!\imem_block|imem~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile_block|mem~1095_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile_block|mem~1095 .extended_lut = "off";
defparam \regfile_block|mem~1095 .lut_mask = 64'h0000000037BF37BF;
defparam \regfile_block|mem~1095 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N18
cyclonev_lcell_comb \alu_block|Mux21~1 (
// Equation(s):
// \alu_block|Mux21~1_combout  = ( \ctr_unit_block|Mux5~0_combout  & ( (\regfile_block|mem~1072_combout  & !\ctr_unit_block|Mux9~0_combout ) ) ) # ( !\ctr_unit_block|Mux5~0_combout  & ( (!\regfile_block|mem~1072_combout  & (!\imem_block|imem~4_combout  & 
// (\regfile_block|mem~1095_combout  & !\ctr_unit_block|Mux9~0_combout ))) # (\regfile_block|mem~1072_combout  & ((!\ctr_unit_block|Mux9~0_combout ) # ((!\imem_block|imem~4_combout  & \regfile_block|mem~1095_combout )))) ) )

	.dataa(!\imem_block|imem~4_combout ),
	.datab(!\regfile_block|mem~1072_combout ),
	.datac(!\regfile_block|mem~1095_combout ),
	.datad(!\ctr_unit_block|Mux9~0_combout ),
	.datae(gnd),
	.dataf(!\ctr_unit_block|Mux5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_block|Mux21~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_block|Mux21~1 .extended_lut = "off";
defparam \alu_block|Mux21~1 .lut_mask = 64'h3B023B0233003300;
defparam \alu_block|Mux21~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y9_N6
cyclonev_lcell_comb \mux_operand_b|out_o[10]~15 (
// Equation(s):
// \mux_operand_b|out_o[10]~15_combout  = ( \regfile_block|mem~1095_combout  & ( (!\imem_block|imem~4_combout  & !\ctr_unit_block|Mux5~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\imem_block|imem~4_combout ),
	.datad(!\ctr_unit_block|Mux5~0_combout ),
	.datae(gnd),
	.dataf(!\regfile_block|mem~1095_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_operand_b|out_o[10]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_operand_b|out_o[10]~15 .extended_lut = "off";
defparam \mux_operand_b|out_o[10]~15 .lut_mask = 64'h00000000F000F000;
defparam \mux_operand_b|out_o[10]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y7_N23
dffeas \regfile_block|mem~1001 (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(\wb_sel_block|Mux22~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile_block|mem~1108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile_block|mem~1001_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile_block|mem~1001 .is_wysiwyg = "true";
defparam \regfile_block|mem~1001 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N51
cyclonev_lcell_comb \regfile_block|mem~1071 (
// Equation(s):
// \regfile_block|mem~1071_combout  = ( \imem_block|imem~5_combout  & ( (!\imem_block|imem~7_combout  & ((\regfile_block|mem~937_q ))) # (\imem_block|imem~7_combout  & (\regfile_block|mem~1001_q )) ) )

	.dataa(!\regfile_block|mem~1001_q ),
	.datab(gnd),
	.datac(!\regfile_block|mem~937_q ),
	.datad(!\imem_block|imem~7_combout ),
	.datae(gnd),
	.dataf(!\imem_block|imem~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile_block|mem~1071_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile_block|mem~1071 .extended_lut = "off";
defparam \regfile_block|mem~1071 .lut_mask = 64'h000000000F550F55;
defparam \regfile_block|mem~1071 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y9_N9
cyclonev_lcell_comb \alu_block|Mux22~1 (
// Equation(s):
// \alu_block|Mux22~1_combout  = ( \regfile_block|mem~1093_combout  & ( (!\ctr_unit_block|Mux9~0_combout  & (((!\ctr_unit_block|Mux5~0_combout  & !\imem_block|imem~4_combout )) # (\regfile_block|mem~1071_combout ))) # (\ctr_unit_block|Mux9~0_combout  & 
// (!\ctr_unit_block|Mux5~0_combout  & (!\imem_block|imem~4_combout  & \regfile_block|mem~1071_combout ))) ) ) # ( !\regfile_block|mem~1093_combout  & ( (!\ctr_unit_block|Mux9~0_combout  & \regfile_block|mem~1071_combout ) ) )

	.dataa(!\ctr_unit_block|Mux5~0_combout ),
	.datab(!\imem_block|imem~4_combout ),
	.datac(!\ctr_unit_block|Mux9~0_combout ),
	.datad(!\regfile_block|mem~1071_combout ),
	.datae(gnd),
	.dataf(!\regfile_block|mem~1093_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_block|Mux22~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_block|Mux22~1 .extended_lut = "off";
defparam \alu_block|Mux22~1 .lut_mask = 64'h00F000F080F880F8;
defparam \alu_block|Mux22~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N36
cyclonev_lcell_comb \alu_block|Add1~105 (
// Equation(s):
// \alu_block|Add1~105_sumout  = SUM(( \regfile_block|mem~1069_combout  ) + ( !\mux_operand_b|out_o[7]~12_combout  ) + ( \alu_block|Add1~102  ))
// \alu_block|Add1~106  = CARRY(( \regfile_block|mem~1069_combout  ) + ( !\mux_operand_b|out_o[7]~12_combout  ) + ( \alu_block|Add1~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mux_operand_b|out_o[7]~12_combout ),
	.datad(!\regfile_block|mem~1069_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_block|Add1~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_block|Add1~105_sumout ),
	.cout(\alu_block|Add1~106 ),
	.shareout());
// synopsys translate_off
defparam \alu_block|Add1~105 .extended_lut = "off";
defparam \alu_block|Add1~105 .lut_mask = 64'h00000F0F000000FF;
defparam \alu_block|Add1~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N39
cyclonev_lcell_comb \alu_block|Add1~109 (
// Equation(s):
// \alu_block|Add1~109_sumout  = SUM(( !\mux_operand_b|out_o[8]~13_combout  ) + ( \regfile_block|mem~1070_combout  ) + ( \alu_block|Add1~106  ))
// \alu_block|Add1~110  = CARRY(( !\mux_operand_b|out_o[8]~13_combout  ) + ( \regfile_block|mem~1070_combout  ) + ( \alu_block|Add1~106  ))

	.dataa(!\regfile_block|mem~1070_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\mux_operand_b|out_o[8]~13_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_block|Add1~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_block|Add1~109_sumout ),
	.cout(\alu_block|Add1~110 ),
	.shareout());
// synopsys translate_off
defparam \alu_block|Add1~109 .extended_lut = "off";
defparam \alu_block|Add1~109 .lut_mask = 64'h0000AAAA0000FF00;
defparam \alu_block|Add1~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N42
cyclonev_lcell_comb \alu_block|Add1~113 (
// Equation(s):
// \alu_block|Add1~113_sumout  = SUM(( !\mux_operand_b|out_o[9]~14_combout  ) + ( \regfile_block|mem~1071_combout  ) + ( \alu_block|Add1~110  ))
// \alu_block|Add1~114  = CARRY(( !\mux_operand_b|out_o[9]~14_combout  ) + ( \regfile_block|mem~1071_combout  ) + ( \alu_block|Add1~110  ))

	.dataa(!\regfile_block|mem~1071_combout ),
	.datab(gnd),
	.datac(!\mux_operand_b|out_o[9]~14_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_block|Add1~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_block|Add1~113_sumout ),
	.cout(\alu_block|Add1~114 ),
	.shareout());
// synopsys translate_off
defparam \alu_block|Add1~113 .extended_lut = "off";
defparam \alu_block|Add1~113 .lut_mask = 64'h0000AAAA0000F0F0;
defparam \alu_block|Add1~113 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N54
cyclonev_lcell_comb \alu_block|Add0~109 (
// Equation(s):
// \alu_block|Add0~109_sumout  = SUM(( \regfile_block|mem~1070_combout  ) + ( \mux_operand_b|out_o[8]~13_combout  ) + ( \alu_block|Add0~106  ))
// \alu_block|Add0~110  = CARRY(( \regfile_block|mem~1070_combout  ) + ( \mux_operand_b|out_o[8]~13_combout  ) + ( \alu_block|Add0~106  ))

	.dataa(gnd),
	.datab(!\mux_operand_b|out_o[8]~13_combout ),
	.datac(gnd),
	.datad(!\regfile_block|mem~1070_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_block|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_block|Add0~109_sumout ),
	.cout(\alu_block|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \alu_block|Add0~109 .extended_lut = "off";
defparam \alu_block|Add0~109 .lut_mask = 64'h0000CCCC000000FF;
defparam \alu_block|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N57
cyclonev_lcell_comb \alu_block|Add0~113 (
// Equation(s):
// \alu_block|Add0~113_sumout  = SUM(( \regfile_block|mem~1071_combout  ) + ( \mux_operand_b|out_o[9]~14_combout  ) + ( \alu_block|Add0~110  ))
// \alu_block|Add0~114  = CARRY(( \regfile_block|mem~1071_combout  ) + ( \mux_operand_b|out_o[9]~14_combout  ) + ( \alu_block|Add0~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mux_operand_b|out_o[9]~14_combout ),
	.datad(!\regfile_block|mem~1071_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_block|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_block|Add0~113_sumout ),
	.cout(\alu_block|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \alu_block|Add0~113 .extended_lut = "off";
defparam \alu_block|Add0~113 .lut_mask = 64'h0000F0F0000000FF;
defparam \alu_block|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N54
cyclonev_lcell_comb \alu_block|Mux22~0 (
// Equation(s):
// \alu_block|Mux22~0_combout  = ( \alu_block|Add0~113_sumout  & ( (!\ctr_unit_block|Mux6~0_combout  & ((!\ctr_unit_block|Mux9~0_combout ) # ((\alu_block|Add1~113_sumout )))) # (\ctr_unit_block|Mux6~0_combout  & (((\alu_block|Mux22~1_combout )))) ) ) # ( 
// !\alu_block|Add0~113_sumout  & ( (!\ctr_unit_block|Mux6~0_combout  & (\ctr_unit_block|Mux9~0_combout  & ((\alu_block|Add1~113_sumout )))) # (\ctr_unit_block|Mux6~0_combout  & (((\alu_block|Mux22~1_combout )))) ) )

	.dataa(!\ctr_unit_block|Mux9~0_combout ),
	.datab(!\alu_block|Mux22~1_combout ),
	.datac(!\ctr_unit_block|Mux6~0_combout ),
	.datad(!\alu_block|Add1~113_sumout ),
	.datae(gnd),
	.dataf(!\alu_block|Add0~113_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_block|Mux22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_block|Mux22~0 .extended_lut = "off";
defparam \alu_block|Mux22~0 .lut_mask = 64'h03530353A3F3A3F3;
defparam \alu_block|Mux22~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N21
cyclonev_lcell_comb \wb_sel_block|Mux22~0 (
// Equation(s):
// \wb_sel_block|Mux22~0_combout  = ( \lsu_block|ld_data_o~0_combout  & ( (\ctr_unit_block|Decoder2~0_combout ) # (\alu_block|Mux22~0_combout ) ) ) # ( !\lsu_block|ld_data_o~0_combout  & ( (\alu_block|Mux22~0_combout  & !\ctr_unit_block|Decoder2~0_combout ) 
// ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alu_block|Mux22~0_combout ),
	.datad(!\ctr_unit_block|Decoder2~0_combout ),
	.datae(gnd),
	.dataf(!\lsu_block|ld_data_o~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wb_sel_block|Mux22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wb_sel_block|Mux22~0 .extended_lut = "off";
defparam \wb_sel_block|Mux22~0 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \wb_sel_block|Mux22~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y9_N35
dffeas \regfile_block|mem~937 (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_sel_block|Mux22~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile_block|mem~1109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile_block|mem~937_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile_block|mem~937 .is_wysiwyg = "true";
defparam \regfile_block|mem~937 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y9_N30
cyclonev_lcell_comb \regfile_block|mem~1093 (
// Equation(s):
// \regfile_block|mem~1093_combout  = ( \imem_block|imem~11_combout  & ( \imem_block|imem~9_combout  & ( (\imem_block|imem~4_combout ) # (\regfile_block|mem~1001_q ) ) ) ) # ( !\imem_block|imem~11_combout  & ( \imem_block|imem~9_combout  & ( 
// (\imem_block|imem~4_combout ) # (\regfile_block|mem~937_q ) ) ) )

	.dataa(!\regfile_block|mem~937_q ),
	.datab(gnd),
	.datac(!\regfile_block|mem~1001_q ),
	.datad(!\imem_block|imem~4_combout ),
	.datae(!\imem_block|imem~11_combout ),
	.dataf(!\imem_block|imem~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile_block|mem~1093_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile_block|mem~1093 .extended_lut = "off";
defparam \regfile_block|mem~1093 .lut_mask = 64'h0000000055FF0FFF;
defparam \regfile_block|mem~1093 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y9_N3
cyclonev_lcell_comb \mux_operand_b|out_o[9]~14 (
// Equation(s):
// \mux_operand_b|out_o[9]~14_combout  = ( \regfile_block|mem~1093_combout  & ( (!\imem_block|imem~4_combout  & !\ctr_unit_block|Mux5~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\imem_block|imem~4_combout ),
	.datad(!\ctr_unit_block|Mux5~0_combout ),
	.datae(gnd),
	.dataf(!\regfile_block|mem~1093_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_operand_b|out_o[9]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_operand_b|out_o[9]~14 .extended_lut = "off";
defparam \mux_operand_b|out_o[9]~14 .lut_mask = 64'h00000000F000F000;
defparam \mux_operand_b|out_o[9]~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y7_N0
cyclonev_lcell_comb \alu_block|Add0~117 (
// Equation(s):
// \alu_block|Add0~117_sumout  = SUM(( \mux_operand_b|out_o[10]~15_combout  ) + ( \regfile_block|mem~1072_combout  ) + ( \alu_block|Add0~114  ))
// \alu_block|Add0~118  = CARRY(( \mux_operand_b|out_o[10]~15_combout  ) + ( \regfile_block|mem~1072_combout  ) + ( \alu_block|Add0~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regfile_block|mem~1072_combout ),
	.datad(!\mux_operand_b|out_o[10]~15_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_block|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_block|Add0~117_sumout ),
	.cout(\alu_block|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \alu_block|Add0~117 .extended_lut = "off";
defparam \alu_block|Add0~117 .lut_mask = 64'h0000F0F0000000FF;
defparam \alu_block|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N45
cyclonev_lcell_comb \alu_block|Add1~117 (
// Equation(s):
// \alu_block|Add1~117_sumout  = SUM(( \regfile_block|mem~1072_combout  ) + ( !\mux_operand_b|out_o[10]~15_combout  ) + ( \alu_block|Add1~114  ))
// \alu_block|Add1~118  = CARRY(( \regfile_block|mem~1072_combout  ) + ( !\mux_operand_b|out_o[10]~15_combout  ) + ( \alu_block|Add1~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mux_operand_b|out_o[10]~15_combout ),
	.datad(!\regfile_block|mem~1072_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_block|Add1~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_block|Add1~117_sumout ),
	.cout(\alu_block|Add1~118 ),
	.shareout());
// synopsys translate_off
defparam \alu_block|Add1~117 .extended_lut = "off";
defparam \alu_block|Add1~117 .lut_mask = 64'h00000F0F000000FF;
defparam \alu_block|Add1~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N6
cyclonev_lcell_comb \alu_block|Mux21~0 (
// Equation(s):
// \alu_block|Mux21~0_combout  = ( \alu_block|Add1~117_sumout  & ( (!\ctr_unit_block|Mux6~0_combout  & (((\alu_block|Add0~117_sumout ) # (\ctr_unit_block|Mux9~0_combout )))) # (\ctr_unit_block|Mux6~0_combout  & (\alu_block|Mux21~1_combout )) ) ) # ( 
// !\alu_block|Add1~117_sumout  & ( (!\ctr_unit_block|Mux6~0_combout  & (((!\ctr_unit_block|Mux9~0_combout  & \alu_block|Add0~117_sumout )))) # (\ctr_unit_block|Mux6~0_combout  & (\alu_block|Mux21~1_combout )) ) )

	.dataa(!\alu_block|Mux21~1_combout ),
	.datab(!\ctr_unit_block|Mux6~0_combout ),
	.datac(!\ctr_unit_block|Mux9~0_combout ),
	.datad(!\alu_block|Add0~117_sumout ),
	.datae(gnd),
	.dataf(!\alu_block|Add1~117_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_block|Mux21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_block|Mux21~0 .extended_lut = "off";
defparam \alu_block|Mux21~0 .lut_mask = 64'h11D111D11DDD1DDD;
defparam \alu_block|Mux21~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N45
cyclonev_lcell_comb \wb_sel_block|Mux21~0 (
// Equation(s):
// \wb_sel_block|Mux21~0_combout  = ( \lsu_block|Selector56~3_combout  & ( (\alu_block|Mux21~0_combout  & !\ctr_unit_block|Decoder2~0_combout ) ) ) # ( !\lsu_block|Selector56~3_combout  & ( (!\ctr_unit_block|Decoder2~0_combout  & ((\alu_block|Mux21~0_combout 
// ))) # (\ctr_unit_block|Decoder2~0_combout  & (!\imem_block|imem~13_combout )) ) )

	.dataa(!\imem_block|imem~13_combout ),
	.datab(gnd),
	.datac(!\alu_block|Mux21~0_combout ),
	.datad(!\ctr_unit_block|Decoder2~0_combout ),
	.datae(gnd),
	.dataf(!\lsu_block|Selector56~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wb_sel_block|Mux21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wb_sel_block|Mux21~0 .extended_lut = "off";
defparam \wb_sel_block|Mux21~0 .lut_mask = 64'h0FAA0FAA0F000F00;
defparam \wb_sel_block|Mux21~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y7_N38
dffeas \regfile_block|mem~1002 (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_sel_block|Mux21~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile_block|mem~1108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile_block|mem~1002_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile_block|mem~1002 .is_wysiwyg = "true";
defparam \regfile_block|mem~1002 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N42
cyclonev_lcell_comb \regfile_block|mem~1072 (
// Equation(s):
// \regfile_block|mem~1072_combout  = ( \imem_block|imem~7_combout  & ( (\imem_block|imem~5_combout  & \regfile_block|mem~1002_q ) ) ) # ( !\imem_block|imem~7_combout  & ( (\imem_block|imem~5_combout  & \regfile_block|mem~938_q ) ) )

	.dataa(gnd),
	.datab(!\imem_block|imem~5_combout ),
	.datac(!\regfile_block|mem~1002_q ),
	.datad(!\regfile_block|mem~938_q ),
	.datae(gnd),
	.dataf(!\imem_block|imem~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile_block|mem~1072_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile_block|mem~1072 .extended_lut = "off";
defparam \regfile_block|mem~1072 .lut_mask = 64'h0033003303030303;
defparam \regfile_block|mem~1072 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y7_N3
cyclonev_lcell_comb \alu_block|Add0~121 (
// Equation(s):
// \alu_block|Add0~121_sumout  = SUM(( \regfile_block|mem~1073_combout  ) + ( (!\ctr_unit_block|Mux5~0_combout  & \regfile_block|mem~1098_combout ) ) + ( \alu_block|Add0~118  ))
// \alu_block|Add0~122  = CARRY(( \regfile_block|mem~1073_combout  ) + ( (!\ctr_unit_block|Mux5~0_combout  & \regfile_block|mem~1098_combout ) ) + ( \alu_block|Add0~118  ))

	.dataa(gnd),
	.datab(!\ctr_unit_block|Mux5~0_combout ),
	.datac(!\regfile_block|mem~1098_combout ),
	.datad(!\regfile_block|mem~1073_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_block|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_block|Add0~121_sumout ),
	.cout(\alu_block|Add0~122 ),
	.shareout());
// synopsys translate_off
defparam \alu_block|Add0~121 .extended_lut = "off";
defparam \alu_block|Add0~121 .lut_mask = 64'h0000F3F3000000FF;
defparam \alu_block|Add0~121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N48
cyclonev_lcell_comb \alu_block|Add1~121 (
// Equation(s):
// \alu_block|Add1~121_sumout  = SUM(( \regfile_block|mem~1073_combout  ) + ( (!\regfile_block|mem~1098_combout ) # (\ctr_unit_block|Mux5~0_combout ) ) + ( \alu_block|Add1~118  ))
// \alu_block|Add1~122  = CARRY(( \regfile_block|mem~1073_combout  ) + ( (!\regfile_block|mem~1098_combout ) # (\ctr_unit_block|Mux5~0_combout ) ) + ( \alu_block|Add1~118  ))

	.dataa(gnd),
	.datab(!\ctr_unit_block|Mux5~0_combout ),
	.datac(!\regfile_block|mem~1098_combout ),
	.datad(!\regfile_block|mem~1073_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_block|Add1~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_block|Add1~121_sumout ),
	.cout(\alu_block|Add1~122 ),
	.shareout());
// synopsys translate_off
defparam \alu_block|Add1~121 .extended_lut = "off";
defparam \alu_block|Add1~121 .lut_mask = 64'h00000C0C000000FF;
defparam \alu_block|Add1~121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N6
cyclonev_lcell_comb \alu_block|Mux20~0 (
// Equation(s):
// \alu_block|Mux20~0_combout  = ( \alu_block|Add1~121_sumout  & ( (!\ctr_unit_block|Mux6~0_combout  & (((\alu_block|Add0~121_sumout )) # (\ctr_unit_block|Mux9~0_combout ))) # (\ctr_unit_block|Mux6~0_combout  & (((\alu_block|Mux20~1_combout )))) ) ) # ( 
// !\alu_block|Add1~121_sumout  & ( (!\ctr_unit_block|Mux6~0_combout  & (!\ctr_unit_block|Mux9~0_combout  & ((\alu_block|Add0~121_sumout )))) # (\ctr_unit_block|Mux6~0_combout  & (((\alu_block|Mux20~1_combout )))) ) )

	.dataa(!\ctr_unit_block|Mux6~0_combout ),
	.datab(!\ctr_unit_block|Mux9~0_combout ),
	.datac(!\alu_block|Mux20~1_combout ),
	.datad(!\alu_block|Add0~121_sumout ),
	.datae(gnd),
	.dataf(!\alu_block|Add1~121_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_block|Mux20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_block|Mux20~0 .extended_lut = "off";
defparam \alu_block|Mux20~0 .lut_mask = 64'h058D058D27AF27AF;
defparam \alu_block|Mux20~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N24
cyclonev_lcell_comb \lsu_block|Equal8~1 (
// Equation(s):
// \lsu_block|Equal8~1_combout  = ( !\alu_block|Mux22~0_combout  & ( !\alu_block|Mux21~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\alu_block|Mux21~0_combout ),
	.datae(gnd),
	.dataf(!\alu_block|Mux22~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lsu_block|Equal8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lsu_block|Equal8~1 .extended_lut = "off";
defparam \lsu_block|Equal8~1 .lut_mask = 64'hFF00FF0000000000;
defparam \lsu_block|Equal8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N12
cyclonev_lcell_comb \lsu_block|Equal8~2 (
// Equation(s):
// \lsu_block|Equal8~2_combout  = ( \alu_block|Mux20~0_combout  & ( \lsu_block|Equal8~1_combout  & ( (!\alu_block|Mux18~0_combout  & (!\alu_block|Mux16~0_combout  & (!\alu_block|Mux17~0_combout  & !\alu_block|Mux19~0_combout ))) ) ) )

	.dataa(!\alu_block|Mux18~0_combout ),
	.datab(!\alu_block|Mux16~0_combout ),
	.datac(!\alu_block|Mux17~0_combout ),
	.datad(!\alu_block|Mux19~0_combout ),
	.datae(!\alu_block|Mux20~0_combout ),
	.dataf(!\lsu_block|Equal8~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lsu_block|Equal8~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lsu_block|Equal8~2 .extended_lut = "off";
defparam \lsu_block|Equal8~2 .lut_mask = 64'h0000000000008000;
defparam \lsu_block|Equal8~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y6_N16
dffeas \regfile_block|mem~992DUPLICATE (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_sel_block|Mux31~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile_block|mem~1108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile_block|mem~992DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile_block|mem~992DUPLICATE .is_wysiwyg = "true";
defparam \regfile_block|mem~992DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N6
cyclonev_lcell_comb \regfile_block|mem~1062 (
// Equation(s):
// \regfile_block|mem~1062_combout  = ( \imem_block|imem~5_combout  & ( (!\imem_block|imem~7_combout  & ((\regfile_block|mem~928_q ))) # (\imem_block|imem~7_combout  & (\regfile_block|mem~992DUPLICATE_q )) ) )

	.dataa(!\regfile_block|mem~992DUPLICATE_q ),
	.datab(gnd),
	.datac(!\imem_block|imem~7_combout ),
	.datad(!\regfile_block|mem~928_q ),
	.datae(gnd),
	.dataf(!\imem_block|imem~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile_block|mem~1062_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile_block|mem~1062 .extended_lut = "off";
defparam \regfile_block|mem~1062 .lut_mask = 64'h0000000005F505F5;
defparam \regfile_block|mem~1062 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N21
cyclonev_lcell_comb \immgen_block|Selector24~0 (
// Equation(s):
// \immgen_block|Selector24~0_combout  = ( \imem_block|imem~12_combout  & ( (\imem_block|imem~9_combout  & !\imem_block|imem~13_combout ) ) ) # ( !\imem_block|imem~12_combout  & ( (!\imem_block|imem~13_combout  & ((\imem_block|imem~9_combout ))) # 
// (\imem_block|imem~13_combout  & (\imem_block|imem~5_combout )) ) )

	.dataa(!\imem_block|imem~5_combout ),
	.datab(gnd),
	.datac(!\imem_block|imem~9_combout ),
	.datad(!\imem_block|imem~13_combout ),
	.datae(gnd),
	.dataf(!\imem_block|imem~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\immgen_block|Selector24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \immgen_block|Selector24~0 .extended_lut = "off";
defparam \immgen_block|Selector24~0 .lut_mask = 64'h0F550F550F000F00;
defparam \immgen_block|Selector24~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y6_N17
dffeas \regfile_block|mem~992 (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_sel_block|Mux31~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile_block|mem~1108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile_block|mem~992_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile_block|mem~992 .is_wysiwyg = "true";
defparam \regfile_block|mem~992 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N48
cyclonev_lcell_comb \regfile_block|mem~1075 (
// Equation(s):
// \regfile_block|mem~1075_combout  = ( \imem_block|imem~9_combout  & ( ((!\imem_block|imem~11_combout  & ((\regfile_block|mem~928_q ))) # (\imem_block|imem~11_combout  & (\regfile_block|mem~992_q ))) # (\imem_block|imem~4_combout ) ) )

	.dataa(!\regfile_block|mem~992_q ),
	.datab(!\imem_block|imem~4_combout ),
	.datac(!\imem_block|imem~11_combout ),
	.datad(!\regfile_block|mem~928_q ),
	.datae(gnd),
	.dataf(!\imem_block|imem~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile_block|mem~1075_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile_block|mem~1075 .extended_lut = "off";
defparam \regfile_block|mem~1075 .lut_mask = 64'h0000000037F737F7;
defparam \regfile_block|mem~1075 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N27
cyclonev_lcell_comb \mux_operand_b|out_o[0]~7 (
// Equation(s):
// \mux_operand_b|out_o[0]~7_combout  = ( \regfile_block|mem~1075_combout  & ( (!\ctr_unit_block|Mux5~0_combout  & (!\imem_block|imem~4_combout )) # (\ctr_unit_block|Mux5~0_combout  & ((\immgen_block|Selector24~0_combout ))) ) ) # ( 
// !\regfile_block|mem~1075_combout  & ( (\ctr_unit_block|Mux5~0_combout  & \immgen_block|Selector24~0_combout ) ) )

	.dataa(gnd),
	.datab(!\imem_block|imem~4_combout ),
	.datac(!\ctr_unit_block|Mux5~0_combout ),
	.datad(!\immgen_block|Selector24~0_combout ),
	.datae(gnd),
	.dataf(!\regfile_block|mem~1075_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_operand_b|out_o[0]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_operand_b|out_o[0]~7 .extended_lut = "off";
defparam \mux_operand_b|out_o[0]~7 .lut_mask = 64'h000F000FC0CFC0CF;
defparam \mux_operand_b|out_o[0]~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N30
cyclonev_lcell_comb \alu_block|Add0~77 (
// Equation(s):
// \alu_block|Add0~77_sumout  = SUM(( \regfile_block|mem~1062_combout  ) + ( (!\ctr_unit_block|Mux5~0_combout  & (\regfile_block|mem~1076_combout )) # (\ctr_unit_block|Mux5~0_combout  & ((\immgen_block|Selector24~0_combout ))) ) + ( !VCC ))
// \alu_block|Add0~78  = CARRY(( \regfile_block|mem~1062_combout  ) + ( (!\ctr_unit_block|Mux5~0_combout  & (\regfile_block|mem~1076_combout )) # (\ctr_unit_block|Mux5~0_combout  & ((\immgen_block|Selector24~0_combout ))) ) + ( !VCC ))

	.dataa(!\regfile_block|mem~1076_combout ),
	.datab(!\ctr_unit_block|Mux5~0_combout ),
	.datac(!\immgen_block|Selector24~0_combout ),
	.datad(!\regfile_block|mem~1062_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_block|Add0~77_sumout ),
	.cout(\alu_block|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \alu_block|Add0~77 .extended_lut = "off";
defparam \alu_block|Add0~77 .lut_mask = 64'h0000B8B8000000FF;
defparam \alu_block|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N15
cyclonev_lcell_comb \alu_block|Mux31~0 (
// Equation(s):
// \alu_block|Mux31~0_combout  = ( \mux_operand_b|out_o[0]~7_combout  & ( \alu_block|Add0~77_sumout  & ( (!\imem_block|imem~12_combout ) # ((!\imem_block|imem~13_combout ) # (\regfile_block|mem~1062_combout )) ) ) ) # ( !\mux_operand_b|out_o[0]~7_combout  & 
// ( \alu_block|Add0~77_sumout  & ( (!\imem_block|imem~12_combout ) # (!\imem_block|imem~13_combout ) ) ) ) # ( \mux_operand_b|out_o[0]~7_combout  & ( !\alu_block|Add0~77_sumout  & ( (\imem_block|imem~12_combout  & (\regfile_block|mem~1062_combout  & 
// \imem_block|imem~13_combout )) ) ) )

	.dataa(!\imem_block|imem~12_combout ),
	.datab(gnd),
	.datac(!\regfile_block|mem~1062_combout ),
	.datad(!\imem_block|imem~13_combout ),
	.datae(!\mux_operand_b|out_o[0]~7_combout ),
	.dataf(!\alu_block|Add0~77_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_block|Mux31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_block|Mux31~0 .extended_lut = "off";
defparam \alu_block|Mux31~0 .lut_mask = 64'h00000005FFAAFFAF;
defparam \alu_block|Mux31~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N36
cyclonev_lcell_comb \lsu_block|Equal0~0 (
// Equation(s):
// \lsu_block|Equal0~0_combout  = ( !\alu_block|Mux16~0_combout  & ( (!\alu_block|Mux20~0_combout  & (!\alu_block|Mux19~0_combout  & (!\alu_block|Mux17~0_combout  & !\alu_block|Mux18~0_combout ))) ) )

	.dataa(!\alu_block|Mux20~0_combout ),
	.datab(!\alu_block|Mux19~0_combout ),
	.datac(!\alu_block|Mux17~0_combout ),
	.datad(!\alu_block|Mux18~0_combout ),
	.datae(gnd),
	.dataf(!\alu_block|Mux16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lsu_block|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lsu_block|Equal0~0 .extended_lut = "off";
defparam \lsu_block|Equal0~0 .lut_mask = 64'h8000800000000000;
defparam \lsu_block|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N30
cyclonev_lcell_comb \wb_sel_block|Mux31~1 (
// Equation(s):
// \wb_sel_block|Mux31~1_combout  = ( \lsu_block|Equal0~0_combout  & ( (!\ctr_unit_block|Decoder2~0_combout  & \alu_block|Mux31~0_combout ) ) ) # ( !\lsu_block|Equal0~0_combout  & ( (!\ctr_unit_block|Decoder2~0_combout  & (((\alu_block|Mux31~0_combout )))) # 
// (\ctr_unit_block|Decoder2~0_combout  & (!\imem_block|imem~13_combout  & (!\lsu_block|Equal8~2_combout ))) ) )

	.dataa(!\imem_block|imem~13_combout ),
	.datab(!\lsu_block|Equal8~2_combout ),
	.datac(!\ctr_unit_block|Decoder2~0_combout ),
	.datad(!\alu_block|Mux31~0_combout ),
	.datae(gnd),
	.dataf(!\lsu_block|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wb_sel_block|Mux31~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wb_sel_block|Mux31~1 .extended_lut = "off";
defparam \wb_sel_block|Mux31~1 .lut_mask = 64'h08F808F800F000F0;
defparam \wb_sel_block|Mux31~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N3
cyclonev_lcell_comb \lsu_block|Equal15~2 (
// Equation(s):
// \lsu_block|Equal15~2_combout  = ( !\alu_block|Mux25~0_combout  & ( !\alu_block|Mux27~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alu_block|Mux27~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu_block|Mux25~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lsu_block|Equal15~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lsu_block|Equal15~2 .extended_lut = "off";
defparam \lsu_block|Equal15~2 .lut_mask = 64'hF0F0F0F000000000;
defparam \lsu_block|Equal15~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y6_N50
dffeas \lsu_block|output_per_reg[8][0][0] (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lsu_block|output_per_reg[8][0][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lsu_block|output_per_reg[8][0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lsu_block|output_per_reg[8][0][0] .is_wysiwyg = "true";
defparam \lsu_block|output_per_reg[8][0][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y9_N40
dffeas \lsu_block|output_per_reg[10][0][0] (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lsu_block|output_per_reg[10][0][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lsu_block|output_per_reg[10][0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lsu_block|output_per_reg[10][0][0] .is_wysiwyg = "true";
defparam \lsu_block|output_per_reg[10][0][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N0
cyclonev_lcell_comb \lsu_block|Equal15~0 (
// Equation(s):
// \lsu_block|Equal15~0_combout  = ( !\alu_block|Mux28~0_combout  & ( (!\alu_block|Mux30~2_combout  & (!\alu_block|Mux31~0_combout  & !\alu_block|Mux29~0_combout )) ) )

	.dataa(gnd),
	.datab(!\alu_block|Mux30~2_combout ),
	.datac(!\alu_block|Mux31~0_combout ),
	.datad(!\alu_block|Mux29~0_combout ),
	.datae(gnd),
	.dataf(!\alu_block|Mux28~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lsu_block|Equal15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lsu_block|Equal15~0 .extended_lut = "off";
defparam \lsu_block|Equal15~0 .lut_mask = 64'hC000C00000000000;
defparam \lsu_block|Equal15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N9
cyclonev_lcell_comb \lsu_block|Equal8~0 (
// Equation(s):
// \lsu_block|Equal8~0_combout  = ( \alu_block|Mux20~0_combout  & ( (!\alu_block|Mux22~0_combout  & !\alu_block|Mux21~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alu_block|Mux22~0_combout ),
	.datad(!\alu_block|Mux21~0_combout ),
	.datae(gnd),
	.dataf(!\alu_block|Mux20~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lsu_block|Equal8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lsu_block|Equal8~0 .extended_lut = "off";
defparam \lsu_block|Equal8~0 .lut_mask = 64'h00000000F000F000;
defparam \lsu_block|Equal8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N15
cyclonev_lcell_comb \lsu_block|Equal0~1 (
// Equation(s):
// \lsu_block|Equal0~1_combout  = ( !\alu_block|Mux18~0_combout  & ( !\alu_block|Mux19~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\alu_block|Mux19~0_combout ),
	.datae(gnd),
	.dataf(!\alu_block|Mux18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lsu_block|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lsu_block|Equal0~1 .extended_lut = "off";
defparam \lsu_block|Equal0~1 .lut_mask = 64'hFF00FF0000000000;
defparam \lsu_block|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N3
cyclonev_lcell_comb \lsu_block|Equal15~5 (
// Equation(s):
// \lsu_block|Equal15~5_combout  = ( !\alu_block|Mux17~0_combout  & ( \lsu_block|Equal0~1_combout  & ( (!\alu_block|Mux23~2_combout  & (\lsu_block|Equal15~0_combout  & (\lsu_block|Equal8~0_combout  & !\alu_block|Mux16~0_combout ))) ) ) )

	.dataa(!\alu_block|Mux23~2_combout ),
	.datab(!\lsu_block|Equal15~0_combout ),
	.datac(!\lsu_block|Equal8~0_combout ),
	.datad(!\alu_block|Mux16~0_combout ),
	.datae(!\alu_block|Mux17~0_combout ),
	.dataf(!\lsu_block|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lsu_block|Equal15~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lsu_block|Equal15~5 .extended_lut = "off";
defparam \lsu_block|Equal15~5 .lut_mask = 64'h0000000002000000;
defparam \lsu_block|Equal15~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N48
cyclonev_lcell_comb \lsu_block|Selector31~4 (
// Equation(s):
// \lsu_block|Selector31~4_combout  = ( \alu_block|Mux24~0_combout  & ( \lsu_block|Equal15~5_combout  & ( (\lsu_block|Equal15~2_combout  & ((!\alu_block|Mux26~0_combout  & (\lsu_block|output_per_reg[8][0][0]~q )) # (\alu_block|Mux26~0_combout  & 
// ((\lsu_block|output_per_reg[10][0][0]~q ))))) ) ) )

	.dataa(!\lsu_block|Equal15~2_combout ),
	.datab(!\alu_block|Mux26~0_combout ),
	.datac(!\lsu_block|output_per_reg[8][0][0]~q ),
	.datad(!\lsu_block|output_per_reg[10][0][0]~q ),
	.datae(!\alu_block|Mux24~0_combout ),
	.dataf(!\lsu_block|Equal15~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lsu_block|Selector31~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lsu_block|Selector31~4 .extended_lut = "off";
defparam \lsu_block|Selector31~4 .lut_mask = 64'h0000000000000415;
defparam \lsu_block|Selector31~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y6_N26
dffeas \lsu_block|output_per_reg[2][0][0] (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lsu_block|output_per_reg[2][0][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lsu_block|output_per_reg[2][0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lsu_block|output_per_reg[2][0][0] .is_wysiwyg = "true";
defparam \lsu_block|output_per_reg[2][0][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y6_N2
dffeas \lsu_block|output_per_reg[5][0][0] (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lsu_block|output_per_reg[5][0][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lsu_block|output_per_reg[5][0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lsu_block|output_per_reg[5][0][0] .is_wysiwyg = "true";
defparam \lsu_block|output_per_reg[5][0][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N3
cyclonev_lcell_comb \lsu_block|Equal0~2 (
// Equation(s):
// \lsu_block|Equal0~2_combout  = ( !\alu_block|Mux18~0_combout  & ( (!\alu_block|Mux19~0_combout  & !\alu_block|Mux17~0_combout ) ) )

	.dataa(!\alu_block|Mux19~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\alu_block|Mux17~0_combout ),
	.datae(gnd),
	.dataf(!\alu_block|Mux18~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lsu_block|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lsu_block|Equal0~2 .extended_lut = "off";
defparam \lsu_block|Equal0~2 .lut_mask = 64'hAA00AA0000000000;
defparam \lsu_block|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N0
cyclonev_lcell_comb \lsu_block|Equal15~3 (
// Equation(s):
// \lsu_block|Equal15~3_combout  = ( !\alu_block|Mux24~0_combout  & ( \lsu_block|Equal0~2_combout  & ( (!\alu_block|Mux23~2_combout  & (\lsu_block|Equal15~0_combout  & (!\alu_block|Mux16~0_combout  & \lsu_block|Equal8~0_combout ))) ) ) )

	.dataa(!\alu_block|Mux23~2_combout ),
	.datab(!\lsu_block|Equal15~0_combout ),
	.datac(!\alu_block|Mux16~0_combout ),
	.datad(!\lsu_block|Equal8~0_combout ),
	.datae(!\alu_block|Mux24~0_combout ),
	.dataf(!\lsu_block|Equal0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lsu_block|Equal15~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lsu_block|Equal15~3 .extended_lut = "off";
defparam \lsu_block|Equal15~3 .lut_mask = 64'h0000000000200000;
defparam \lsu_block|Equal15~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N24
cyclonev_lcell_comb \lsu_block|Selector31~2 (
// Equation(s):
// \lsu_block|Selector31~2_combout  = ( \lsu_block|Equal15~3_combout  & ( \alu_block|Mux25~0_combout  & ( (\alu_block|Mux27~0_combout  & (\lsu_block|output_per_reg[5][0][0]~q  & !\alu_block|Mux26~0_combout )) ) ) ) # ( \lsu_block|Equal15~3_combout  & ( 
// !\alu_block|Mux25~0_combout  & ( (\lsu_block|output_per_reg[2][0][0]~q  & (!\alu_block|Mux27~0_combout  & \alu_block|Mux26~0_combout )) ) ) )

	.dataa(!\lsu_block|output_per_reg[2][0][0]~q ),
	.datab(!\alu_block|Mux27~0_combout ),
	.datac(!\lsu_block|output_per_reg[5][0][0]~q ),
	.datad(!\alu_block|Mux26~0_combout ),
	.datae(!\lsu_block|Equal15~3_combout ),
	.dataf(!\alu_block|Mux25~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lsu_block|Selector31~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lsu_block|Selector31~2 .extended_lut = "off";
defparam \lsu_block|Selector31~2 .lut_mask = 64'h0000004400000300;
defparam \lsu_block|Selector31~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y6_N35
dffeas \lsu_block|output_per_reg[7][0][0] (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lsu_block|output_per_reg[7][0][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lsu_block|output_per_reg[7][0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lsu_block|output_per_reg[7][0][0] .is_wysiwyg = "true";
defparam \lsu_block|output_per_reg[7][0][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y6_N26
dffeas \lsu_block|output_per_reg[6][0][0] (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lsu_block|output_per_reg[6][0][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lsu_block|output_per_reg[6][0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lsu_block|output_per_reg[6][0][0] .is_wysiwyg = "true";
defparam \lsu_block|output_per_reg[6][0][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y6_N24
cyclonev_lcell_comb \lsu_block|Selector31~1 (
// Equation(s):
// \lsu_block|Selector31~1_combout  = ( \alu_block|Mux27~0_combout  & ( \lsu_block|Equal15~3_combout  & ( (\lsu_block|output_per_reg[7][0][0]~q  & (\alu_block|Mux26~0_combout  & \alu_block|Mux25~0_combout )) ) ) ) # ( !\alu_block|Mux27~0_combout  & ( 
// \lsu_block|Equal15~3_combout  & ( (\lsu_block|output_per_reg[6][0][0]~q  & (\alu_block|Mux26~0_combout  & \alu_block|Mux25~0_combout )) ) ) )

	.dataa(!\lsu_block|output_per_reg[7][0][0]~q ),
	.datab(!\lsu_block|output_per_reg[6][0][0]~q ),
	.datac(!\alu_block|Mux26~0_combout ),
	.datad(!\alu_block|Mux25~0_combout ),
	.datae(!\alu_block|Mux27~0_combout ),
	.dataf(!\lsu_block|Equal15~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lsu_block|Selector31~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lsu_block|Selector31~1 .extended_lut = "off";
defparam \lsu_block|Selector31~1 .lut_mask = 64'h0000000000030005;
defparam \lsu_block|Selector31~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N9
cyclonev_lcell_comb \lsu_block|Equal24~0 (
// Equation(s):
// \lsu_block|Equal24~0_combout  = ( !\alu_block|Mux26~0_combout  & ( (!\alu_block|Mux25~0_combout  & (\alu_block|Mux27~0_combout  & \alu_block|Mux24~0_combout )) ) )

	.dataa(gnd),
	.datab(!\alu_block|Mux25~0_combout ),
	.datac(!\alu_block|Mux27~0_combout ),
	.datad(!\alu_block|Mux24~0_combout ),
	.datae(gnd),
	.dataf(!\alu_block|Mux26~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lsu_block|Equal24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lsu_block|Equal24~0 .extended_lut = "off";
defparam \lsu_block|Equal24~0 .lut_mask = 64'h000C000C00000000;
defparam \lsu_block|Equal24~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y6_N38
dffeas \lsu_block|output_per_reg[9][0][0] (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lsu_block|output_per_reg[9][0][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lsu_block|output_per_reg[9][0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lsu_block|output_per_reg[9][0][0] .is_wysiwyg = "true";
defparam \lsu_block|output_per_reg[9][0][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N36
cyclonev_lcell_comb \lsu_block|Selector31~5 (
// Equation(s):
// \lsu_block|Selector31~5_combout  = ( \lsu_block|Equal15~5_combout  & ( (\lsu_block|Equal24~0_combout  & \lsu_block|output_per_reg[9][0][0]~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lsu_block|Equal24~0_combout ),
	.datad(!\lsu_block|output_per_reg[9][0][0]~q ),
	.datae(gnd),
	.dataf(!\lsu_block|Equal15~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lsu_block|Selector31~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lsu_block|Selector31~5 .extended_lut = "off";
defparam \lsu_block|Selector31~5 .lut_mask = 64'h00000000000F000F;
defparam \lsu_block|Selector31~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y6_N59
dffeas \lsu_block|output_per_reg[3][0][0] (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lsu_block|output_per_reg[3][0][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lsu_block|output_per_reg[3][0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lsu_block|output_per_reg[3][0][0] .is_wysiwyg = "true";
defparam \lsu_block|output_per_reg[3][0][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y6_N56
dffeas \lsu_block|output_per_reg[1][0][0] (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lsu_block|output_per_reg[1][0][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lsu_block|output_per_reg[1][0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lsu_block|output_per_reg[1][0][0] .is_wysiwyg = "true";
defparam \lsu_block|output_per_reg[1][0][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y6_N54
cyclonev_lcell_comb \lsu_block|Selector31~3 (
// Equation(s):
// \lsu_block|Selector31~3_combout  = ( \lsu_block|output_per_reg[1][0][0]~q  & ( \lsu_block|Equal15~3_combout  & ( (\alu_block|Mux27~0_combout  & (!\alu_block|Mux25~0_combout  & ((!\alu_block|Mux26~0_combout ) # (\lsu_block|output_per_reg[3][0][0]~q )))) ) 
// ) ) # ( !\lsu_block|output_per_reg[1][0][0]~q  & ( \lsu_block|Equal15~3_combout  & ( (\alu_block|Mux27~0_combout  & (!\alu_block|Mux25~0_combout  & (\alu_block|Mux26~0_combout  & \lsu_block|output_per_reg[3][0][0]~q ))) ) ) )

	.dataa(!\alu_block|Mux27~0_combout ),
	.datab(!\alu_block|Mux25~0_combout ),
	.datac(!\alu_block|Mux26~0_combout ),
	.datad(!\lsu_block|output_per_reg[3][0][0]~q ),
	.datae(!\lsu_block|output_per_reg[1][0][0]~q ),
	.dataf(!\lsu_block|Equal15~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lsu_block|Selector31~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lsu_block|Selector31~3 .extended_lut = "off";
defparam \lsu_block|Selector31~3 .lut_mask = 64'h0000000000044044;
defparam \lsu_block|Selector31~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N12
cyclonev_lcell_comb \lsu_block|Selector31~6 (
// Equation(s):
// \lsu_block|Selector31~6_combout  = ( \lsu_block|Selector31~5_combout  & ( \lsu_block|Selector31~3_combout  & ( !\imem_block|imem~13_combout  ) ) ) # ( !\lsu_block|Selector31~5_combout  & ( \lsu_block|Selector31~3_combout  & ( !\imem_block|imem~13_combout  
// ) ) ) # ( \lsu_block|Selector31~5_combout  & ( !\lsu_block|Selector31~3_combout  & ( !\imem_block|imem~13_combout  ) ) ) # ( !\lsu_block|Selector31~5_combout  & ( !\lsu_block|Selector31~3_combout  & ( (!\imem_block|imem~13_combout  & 
// (((\lsu_block|Selector31~1_combout ) # (\lsu_block|Selector31~2_combout )) # (\lsu_block|Selector31~4_combout ))) ) ) )

	.dataa(!\lsu_block|Selector31~4_combout ),
	.datab(!\imem_block|imem~13_combout ),
	.datac(!\lsu_block|Selector31~2_combout ),
	.datad(!\lsu_block|Selector31~1_combout ),
	.datae(!\lsu_block|Selector31~5_combout ),
	.dataf(!\lsu_block|Selector31~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lsu_block|Selector31~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lsu_block|Selector31~6 .extended_lut = "off";
defparam \lsu_block|Selector31~6 .lut_mask = 64'h4CCCCCCCCCCCCCCC;
defparam \lsu_block|Selector31~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N0
cyclonev_lcell_comb \wb_sel_block|Mux31~2 (
// Equation(s):
// \wb_sel_block|Mux31~2_combout  = ( \lsu_block|Selector31~6_combout  & ( (\wb_sel_block|Mux31~1_combout ) # (\wb_sel_block|Mux31~0_combout ) ) ) # ( !\lsu_block|Selector31~6_combout  & ( \wb_sel_block|Mux31~1_combout  ) )

	.dataa(gnd),
	.datab(!\wb_sel_block|Mux31~0_combout ),
	.datac(!\wb_sel_block|Mux31~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lsu_block|Selector31~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wb_sel_block|Mux31~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wb_sel_block|Mux31~2 .extended_lut = "off";
defparam \wb_sel_block|Mux31~2 .lut_mask = 64'h0F0F0F0F3F3F3F3F;
defparam \wb_sel_block|Mux31~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y6_N8
dffeas \regfile_block|mem~928 (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_sel_block|Mux31~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile_block|mem~1109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile_block|mem~928_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile_block|mem~928 .is_wysiwyg = "true";
defparam \regfile_block|mem~928 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N30
cyclonev_lcell_comb \regfile_block|mem~1076 (
// Equation(s):
// \regfile_block|mem~1076_combout  = ( \imem_block|imem~9_combout  & ( (!\imem_block|imem~4_combout  & ((!\imem_block|imem~11_combout  & (\regfile_block|mem~928_q )) # (\imem_block|imem~11_combout  & ((\regfile_block|mem~992DUPLICATE_q ))))) ) )

	.dataa(!\regfile_block|mem~928_q ),
	.datab(!\imem_block|imem~11_combout ),
	.datac(!\imem_block|imem~4_combout ),
	.datad(!\regfile_block|mem~992DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\imem_block|imem~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile_block|mem~1076_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile_block|mem~1076 .extended_lut = "off";
defparam \regfile_block|mem~1076 .lut_mask = 64'h0000000040704070;
defparam \regfile_block|mem~1076 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N33
cyclonev_lcell_comb \alu_block|Add0~81 (
// Equation(s):
// \alu_block|Add0~81_sumout  = SUM(( \regfile_block|mem~1063_combout  ) + ( (!\ctr_unit_block|Mux5~0_combout  & (\regfile_block|mem~1078_combout )) # (\ctr_unit_block|Mux5~0_combout  & ((\immgen_block|Selector23~0_combout ))) ) + ( \alu_block|Add0~78  ))
// \alu_block|Add0~82  = CARRY(( \regfile_block|mem~1063_combout  ) + ( (!\ctr_unit_block|Mux5~0_combout  & (\regfile_block|mem~1078_combout )) # (\ctr_unit_block|Mux5~0_combout  & ((\immgen_block|Selector23~0_combout ))) ) + ( \alu_block|Add0~78  ))

	.dataa(gnd),
	.datab(!\ctr_unit_block|Mux5~0_combout ),
	.datac(!\regfile_block|mem~1078_combout ),
	.datad(!\regfile_block|mem~1063_combout ),
	.datae(gnd),
	.dataf(!\immgen_block|Selector23~0_combout ),
	.datag(gnd),
	.cin(\alu_block|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_block|Add0~81_sumout ),
	.cout(\alu_block|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \alu_block|Add0~81 .extended_lut = "off";
defparam \alu_block|Add0~81 .lut_mask = 64'h0000F3C0000000FF;
defparam \alu_block|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N12
cyclonev_lcell_comb \alu_block|Add1~130 (
// Equation(s):
// \alu_block|Add1~130_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\alu_block|Add1~130_cout ),
	.shareout());
// synopsys translate_off
defparam \alu_block|Add1~130 .extended_lut = "off";
defparam \alu_block|Add1~130 .lut_mask = 64'h000000000000FFFF;
defparam \alu_block|Add1~130 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N15
cyclonev_lcell_comb \alu_block|Add1~78 (
// Equation(s):
// \alu_block|Add1~78_cout  = CARRY(( (!\ctr_unit_block|Mux5~0_combout  & (!\regfile_block|mem~1076_combout )) # (\ctr_unit_block|Mux5~0_combout  & ((!\immgen_block|Selector24~0_combout ))) ) + ( \regfile_block|mem~1062_combout  ) + ( 
// \alu_block|Add1~130_cout  ))

	.dataa(!\regfile_block|mem~1076_combout ),
	.datab(!\ctr_unit_block|Mux5~0_combout ),
	.datac(!\regfile_block|mem~1062_combout ),
	.datad(!\immgen_block|Selector24~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_block|Add1~130_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\alu_block|Add1~78_cout ),
	.shareout());
// synopsys translate_off
defparam \alu_block|Add1~78 .extended_lut = "off";
defparam \alu_block|Add1~78 .lut_mask = 64'h0000F0F00000BB88;
defparam \alu_block|Add1~78 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N18
cyclonev_lcell_comb \alu_block|Add1~81 (
// Equation(s):
// \alu_block|Add1~81_sumout  = SUM(( (!\ctr_unit_block|Mux5~0_combout  & (!\regfile_block|mem~1078_combout )) # (\ctr_unit_block|Mux5~0_combout  & ((!\immgen_block|Selector23~0_combout ))) ) + ( \regfile_block|mem~1063_combout  ) + ( \alu_block|Add1~78_cout 
//  ))
// \alu_block|Add1~82  = CARRY(( (!\ctr_unit_block|Mux5~0_combout  & (!\regfile_block|mem~1078_combout )) # (\ctr_unit_block|Mux5~0_combout  & ((!\immgen_block|Selector23~0_combout ))) ) + ( \regfile_block|mem~1063_combout  ) + ( \alu_block|Add1~78_cout  ))

	.dataa(!\regfile_block|mem~1078_combout ),
	.datab(!\ctr_unit_block|Mux5~0_combout ),
	.datac(!\regfile_block|mem~1063_combout ),
	.datad(!\immgen_block|Selector23~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_block|Add1~78_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_block|Add1~81_sumout ),
	.cout(\alu_block|Add1~82 ),
	.shareout());
// synopsys translate_off
defparam \alu_block|Add1~81 .extended_lut = "off";
defparam \alu_block|Add1~81 .lut_mask = 64'h0000F0F00000BB88;
defparam \alu_block|Add1~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y9_N24
cyclonev_lcell_comb \alu_block|Mux30~2 (
// Equation(s):
// \alu_block|Mux30~2_combout  = ( \alu_block|Add0~81_sumout  & ( \alu_block|Add1~81_sumout  & ( ((!\ctr_unit_block|Mux6~0_combout ) # (\alu_block|Mux30~0_combout )) # (\alu_block|Mux30~1_combout ) ) ) ) # ( !\alu_block|Add0~81_sumout  & ( 
// \alu_block|Add1~81_sumout  & ( (!\ctr_unit_block|Mux6~0_combout  & (((\ctr_unit_block|Mux9~0_combout )))) # (\ctr_unit_block|Mux6~0_combout  & (((\alu_block|Mux30~0_combout )) # (\alu_block|Mux30~1_combout ))) ) ) ) # ( \alu_block|Add0~81_sumout  & ( 
// !\alu_block|Add1~81_sumout  & ( (!\ctr_unit_block|Mux6~0_combout  & (((!\ctr_unit_block|Mux9~0_combout )))) # (\ctr_unit_block|Mux6~0_combout  & (((\alu_block|Mux30~0_combout )) # (\alu_block|Mux30~1_combout ))) ) ) ) # ( !\alu_block|Add0~81_sumout  & ( 
// !\alu_block|Add1~81_sumout  & ( (\ctr_unit_block|Mux6~0_combout  & ((\alu_block|Mux30~0_combout ) # (\alu_block|Mux30~1_combout ))) ) ) )

	.dataa(!\alu_block|Mux30~1_combout ),
	.datab(!\ctr_unit_block|Mux9~0_combout ),
	.datac(!\ctr_unit_block|Mux6~0_combout ),
	.datad(!\alu_block|Mux30~0_combout ),
	.datae(!\alu_block|Add0~81_sumout ),
	.dataf(!\alu_block|Add1~81_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_block|Mux30~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_block|Mux30~2 .extended_lut = "off";
defparam \alu_block|Mux30~2 .lut_mask = 64'h050FC5CF353FF5FF;
defparam \alu_block|Mux30~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N21
cyclonev_lcell_comb \lsu_block|Equal0~3 (
// Equation(s):
// \lsu_block|Equal0~3_combout  = ( !\alu_block|Mux16~0_combout  & ( (!\alu_block|Mux19~0_combout  & (!\alu_block|Mux18~0_combout  & !\alu_block|Mux17~0_combout )) ) )

	.dataa(!\alu_block|Mux19~0_combout ),
	.datab(gnd),
	.datac(!\alu_block|Mux18~0_combout ),
	.datad(!\alu_block|Mux17~0_combout ),
	.datae(gnd),
	.dataf(!\alu_block|Mux16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lsu_block|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lsu_block|Equal0~3 .extended_lut = "off";
defparam \lsu_block|Equal0~3 .lut_mask = 64'hA000A00000000000;
defparam \lsu_block|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N39
cyclonev_lcell_comb \wb_sel_block|Mux29~10 (
// Equation(s):
// \wb_sel_block|Mux29~10_combout  = ( \lsu_block|Equal0~3_combout  & ( (\alu_block|Mux20~0_combout  & (!\alu_block|Mux22~0_combout  & !\alu_block|Mux21~0_combout )) ) )

	.dataa(!\alu_block|Mux20~0_combout ),
	.datab(gnd),
	.datac(!\alu_block|Mux22~0_combout ),
	.datad(!\alu_block|Mux21~0_combout ),
	.datae(gnd),
	.dataf(!\lsu_block|Equal0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wb_sel_block|Mux29~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wb_sel_block|Mux29~10 .extended_lut = "off";
defparam \wb_sel_block|Mux29~10 .lut_mask = 64'h0000000050005000;
defparam \wb_sel_block|Mux29~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N57
cyclonev_lcell_comb \wb_sel_block|Mux30~7 (
// Equation(s):
// \wb_sel_block|Mux30~7_combout  = ( \lsu_block|Equal0~3_combout  & ( (\alu_block|Mux20~0_combout  & (!\lsu_block|Equal8~0_combout  & !\imem_block|imem~13_combout )) ) ) # ( !\lsu_block|Equal0~3_combout  & ( !\imem_block|imem~13_combout  ) )

	.dataa(!\alu_block|Mux20~0_combout ),
	.datab(gnd),
	.datac(!\lsu_block|Equal8~0_combout ),
	.datad(!\imem_block|imem~13_combout ),
	.datae(gnd),
	.dataf(!\lsu_block|Equal0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wb_sel_block|Mux30~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wb_sel_block|Mux30~7 .extended_lut = "off";
defparam \wb_sel_block|Mux30~7 .lut_mask = 64'hFF00FF0050005000;
defparam \wb_sel_block|Mux30~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N27
cyclonev_lcell_comb \lsu_block|Equal10~0 (
// Equation(s):
// \lsu_block|Equal10~0_combout  = ( !\alu_block|Mux25~0_combout  & ( (!\alu_block|Mux26~0_combout  & (!\alu_block|Mux24~0_combout  & !\alu_block|Mux27~0_combout )) ) )

	.dataa(gnd),
	.datab(!\alu_block|Mux26~0_combout ),
	.datac(!\alu_block|Mux24~0_combout ),
	.datad(!\alu_block|Mux27~0_combout ),
	.datae(gnd),
	.dataf(!\alu_block|Mux25~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lsu_block|Equal10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lsu_block|Equal10~0 .extended_lut = "off";
defparam \lsu_block|Equal10~0 .lut_mask = 64'hC000C00000000000;
defparam \lsu_block|Equal10~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N48
cyclonev_lcell_comb \lsu_block|Equal10~1 (
// Equation(s):
// \lsu_block|Equal10~1_combout  = ( \lsu_block|Equal8~0_combout  & ( (\alu_block|Mux23~2_combout  & (\lsu_block|Equal15~0_combout  & (\lsu_block|Equal0~3_combout  & \lsu_block|Equal10~0_combout ))) ) )

	.dataa(!\alu_block|Mux23~2_combout ),
	.datab(!\lsu_block|Equal15~0_combout ),
	.datac(!\lsu_block|Equal0~3_combout ),
	.datad(!\lsu_block|Equal10~0_combout ),
	.datae(gnd),
	.dataf(!\lsu_block|Equal8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lsu_block|Equal10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lsu_block|Equal10~1 .extended_lut = "off";
defparam \lsu_block|Equal10~1 .lut_mask = 64'h0000000000010001;
defparam \lsu_block|Equal10~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N18
cyclonev_lcell_comb \wb_sel_block|Mux29~0 (
// Equation(s):
// \wb_sel_block|Mux29~0_combout  = ( \lsu_block|Equal8~0_combout  & ( \lsu_block|Equal0~3_combout  & ( (!\imem_block|imem~13_combout  & (((!\alu_block|Mux23~2_combout  & \alu_block|Mux20~0_combout )))) # (\imem_block|imem~13_combout  & 
// (((!\alu_block|Mux23~2_combout  & \alu_block|Mux20~0_combout )) # (\ctr_unit_block|Decoder2~0_combout ))) ) ) ) # ( !\lsu_block|Equal8~0_combout  & ( \lsu_block|Equal0~3_combout  & ( (\ctr_unit_block|Decoder2~0_combout  & ((\alu_block|Mux20~0_combout ) # 
// (\imem_block|imem~13_combout ))) ) ) ) # ( \lsu_block|Equal8~0_combout  & ( !\lsu_block|Equal0~3_combout  & ( \ctr_unit_block|Decoder2~0_combout  ) ) ) # ( !\lsu_block|Equal8~0_combout  & ( !\lsu_block|Equal0~3_combout  & ( 
// \ctr_unit_block|Decoder2~0_combout  ) ) )

	.dataa(!\imem_block|imem~13_combout ),
	.datab(!\ctr_unit_block|Decoder2~0_combout ),
	.datac(!\alu_block|Mux23~2_combout ),
	.datad(!\alu_block|Mux20~0_combout ),
	.datae(!\lsu_block|Equal8~0_combout ),
	.dataf(!\lsu_block|Equal0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wb_sel_block|Mux29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wb_sel_block|Mux29~0 .extended_lut = "off";
defparam \wb_sel_block|Mux29~0 .lut_mask = 64'h33333333113311F1;
defparam \wb_sel_block|Mux29~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N26
dffeas \lsu_block|output_per_reg[2][0][1] (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lsu_block|output_per_reg[2][0][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lsu_block|output_per_reg[2][0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lsu_block|output_per_reg[2][0][1] .is_wysiwyg = "true";
defparam \lsu_block|output_per_reg[2][0][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N24
cyclonev_lcell_comb \wb_sel_block|Mux30~2 (
// Equation(s):
// \wb_sel_block|Mux30~2_combout  = ( \lsu_block|Equal15~3_combout  & ( (!\imem_block|imem~13_combout  & (\lsu_block|Equal15~2_combout  & ((!\alu_block|Mux26~0_combout ) # (!\lsu_block|output_per_reg[2][0][1]~q )))) ) )

	.dataa(!\imem_block|imem~13_combout ),
	.datab(!\alu_block|Mux26~0_combout ),
	.datac(!\lsu_block|Equal15~2_combout ),
	.datad(!\lsu_block|output_per_reg[2][0][1]~q ),
	.datae(gnd),
	.dataf(!\lsu_block|Equal15~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wb_sel_block|Mux30~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wb_sel_block|Mux30~2 .extended_lut = "off";
defparam \wb_sel_block|Mux30~2 .lut_mask = 64'h000000000A080A08;
defparam \wb_sel_block|Mux30~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N44
dffeas \lsu_block|output_per_reg[6][0][1] (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lsu_block|output_per_reg[6][0][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lsu_block|output_per_reg[6][0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lsu_block|output_per_reg[6][0][1] .is_wysiwyg = "true";
defparam \lsu_block|output_per_reg[6][0][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N57
cyclonev_lcell_comb \lsu_block|Equal19~0 (
// Equation(s):
// \lsu_block|Equal19~0_combout  = ( \alu_block|Mux25~0_combout  & ( !\alu_block|Mux27~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\alu_block|Mux27~0_combout ),
	.datae(gnd),
	.dataf(!\alu_block|Mux25~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lsu_block|Equal19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lsu_block|Equal19~0 .extended_lut = "off";
defparam \lsu_block|Equal19~0 .lut_mask = 64'h00000000FF00FF00;
defparam \lsu_block|Equal19~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N42
cyclonev_lcell_comb \wb_sel_block|Mux30~0 (
// Equation(s):
// \wb_sel_block|Mux30~0_combout  = ( \lsu_block|Equal19~0_combout  & ( \lsu_block|Equal15~5_combout  & ( (!\imem_block|imem~13_combout  & (!\alu_block|Mux24~0_combout  & (!\lsu_block|output_per_reg[6][0][1]~q  & \alu_block|Mux26~0_combout ))) ) ) )

	.dataa(!\imem_block|imem~13_combout ),
	.datab(!\alu_block|Mux24~0_combout ),
	.datac(!\lsu_block|output_per_reg[6][0][1]~q ),
	.datad(!\alu_block|Mux26~0_combout ),
	.datae(!\lsu_block|Equal19~0_combout ),
	.dataf(!\lsu_block|Equal15~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wb_sel_block|Mux30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wb_sel_block|Mux30~0 .extended_lut = "off";
defparam \wb_sel_block|Mux30~0 .lut_mask = 64'h0000000000000080;
defparam \wb_sel_block|Mux30~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N32
dffeas \lsu_block|output_per_reg[3][0][1] (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lsu_block|output_per_reg[3][0][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lsu_block|output_per_reg[3][0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lsu_block|output_per_reg[3][0][1] .is_wysiwyg = "true";
defparam \lsu_block|output_per_reg[3][0][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y6_N23
dffeas \lsu_block|output_per_reg[7][0][1] (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lsu_block|output_per_reg[7][0][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lsu_block|output_per_reg[7][0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lsu_block|output_per_reg[7][0][1] .is_wysiwyg = "true";
defparam \lsu_block|output_per_reg[7][0][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N15
cyclonev_lcell_comb \lsu_block|Equal16~0 (
// Equation(s):
// \lsu_block|Equal16~0_combout  = ( \alu_block|Mux27~0_combout  & ( \lsu_block|Equal15~0_combout  & ( (\lsu_block|Equal0~3_combout  & (!\alu_block|Mux24~0_combout  & (\lsu_block|Equal8~0_combout  & !\alu_block|Mux23~2_combout ))) ) ) )

	.dataa(!\lsu_block|Equal0~3_combout ),
	.datab(!\alu_block|Mux24~0_combout ),
	.datac(!\lsu_block|Equal8~0_combout ),
	.datad(!\alu_block|Mux23~2_combout ),
	.datae(!\alu_block|Mux27~0_combout ),
	.dataf(!\lsu_block|Equal15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lsu_block|Equal16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lsu_block|Equal16~0 .extended_lut = "off";
defparam \lsu_block|Equal16~0 .lut_mask = 64'h0000000000000400;
defparam \lsu_block|Equal16~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N30
cyclonev_lcell_comb \wb_sel_block|Mux30~4 (
// Equation(s):
// \wb_sel_block|Mux30~4_combout  = ( \lsu_block|output_per_reg[7][0][1]~q  & ( \lsu_block|Equal16~0_combout  & ( (!\alu_block|Mux25~0_combout  & (\alu_block|Mux26~0_combout  & (!\imem_block|imem~13_combout  & !\lsu_block|output_per_reg[3][0][1]~q ))) ) ) ) 
// # ( !\lsu_block|output_per_reg[7][0][1]~q  & ( \lsu_block|Equal16~0_combout  & ( (\alu_block|Mux26~0_combout  & (!\imem_block|imem~13_combout  & ((!\lsu_block|output_per_reg[3][0][1]~q ) # (\alu_block|Mux25~0_combout )))) ) ) )

	.dataa(!\alu_block|Mux25~0_combout ),
	.datab(!\alu_block|Mux26~0_combout ),
	.datac(!\imem_block|imem~13_combout ),
	.datad(!\lsu_block|output_per_reg[3][0][1]~q ),
	.datae(!\lsu_block|output_per_reg[7][0][1]~q ),
	.dataf(!\lsu_block|Equal16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wb_sel_block|Mux30~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wb_sel_block|Mux30~4 .extended_lut = "off";
defparam \wb_sel_block|Mux30~4 .lut_mask = 64'h0000000030102000;
defparam \wb_sel_block|Mux30~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N15
cyclonev_lcell_comb \lsu_block|Equal19~1 (
// Equation(s):
// \lsu_block|Equal19~1_combout  = ( \alu_block|Mux25~0_combout  & ( (!\alu_block|Mux27~0_combout  & !\alu_block|Mux26~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alu_block|Mux27~0_combout ),
	.datad(!\alu_block|Mux26~0_combout ),
	.datae(gnd),
	.dataf(!\alu_block|Mux25~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lsu_block|Equal19~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lsu_block|Equal19~1 .extended_lut = "off";
defparam \lsu_block|Equal19~1 .lut_mask = 64'h00000000F000F000;
defparam \lsu_block|Equal19~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N36
cyclonev_lcell_comb \lsu_block|Equal19~2 (
// Equation(s):
// \lsu_block|Equal19~2_combout  = ( \lsu_block|Equal8~0_combout  & ( \lsu_block|Equal19~1_combout  & ( (\lsu_block|Equal15~0_combout  & (!\alu_block|Mux24~0_combout  & (\lsu_block|Equal0~3_combout  & !\alu_block|Mux23~2_combout ))) ) ) )

	.dataa(!\lsu_block|Equal15~0_combout ),
	.datab(!\alu_block|Mux24~0_combout ),
	.datac(!\lsu_block|Equal0~3_combout ),
	.datad(!\alu_block|Mux23~2_combout ),
	.datae(!\lsu_block|Equal8~0_combout ),
	.dataf(!\lsu_block|Equal19~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lsu_block|Equal19~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lsu_block|Equal19~2 .extended_lut = "off";
defparam \lsu_block|Equal19~2 .lut_mask = 64'h0000000000000400;
defparam \lsu_block|Equal19~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N59
dffeas \lsu_block|output_per_reg[8][0][1] (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lsu_block|output_per_reg[8][0][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lsu_block|output_per_reg[8][0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lsu_block|output_per_reg[8][0][1] .is_wysiwyg = "true";
defparam \lsu_block|output_per_reg[8][0][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N3
cyclonev_lcell_comb \lsu_block|Equal23~0 (
// Equation(s):
// \lsu_block|Equal23~0_combout  = ( \alu_block|Mux24~0_combout  & ( !\alu_block|Mux26~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\alu_block|Mux26~0_combout ),
	.datae(gnd),
	.dataf(!\alu_block|Mux24~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lsu_block|Equal23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lsu_block|Equal23~0 .extended_lut = "off";
defparam \lsu_block|Equal23~0 .lut_mask = 64'h00000000FF00FF00;
defparam \lsu_block|Equal23~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N30
cyclonev_lcell_comb \lsu_block|Equal23~1 (
// Equation(s):
// \lsu_block|Equal23~1_combout  = ( \lsu_block|Equal0~3_combout  & ( \lsu_block|Equal23~0_combout  & ( (\lsu_block|Equal15~0_combout  & (!\alu_block|Mux23~2_combout  & (\lsu_block|Equal8~0_combout  & \lsu_block|Equal15~2_combout ))) ) ) )

	.dataa(!\lsu_block|Equal15~0_combout ),
	.datab(!\alu_block|Mux23~2_combout ),
	.datac(!\lsu_block|Equal8~0_combout ),
	.datad(!\lsu_block|Equal15~2_combout ),
	.datae(!\lsu_block|Equal0~3_combout ),
	.dataf(!\lsu_block|Equal23~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lsu_block|Equal23~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lsu_block|Equal23~1 .extended_lut = "off";
defparam \lsu_block|Equal23~1 .lut_mask = 64'h0000000000000004;
defparam \lsu_block|Equal23~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N57
cyclonev_lcell_comb \wb_sel_block|Mux30~1 (
// Equation(s):
// \wb_sel_block|Mux30~1_combout  = ( \lsu_block|Equal23~1_combout  & ( (!\imem_block|imem~13_combout  & ((!\lsu_block|output_per_reg[8][0][1]~q ) # (\lsu_block|Equal19~2_combout ))) ) ) # ( !\lsu_block|Equal23~1_combout  & ( (\lsu_block|Equal19~2_combout  & 
// !\imem_block|imem~13_combout ) ) )

	.dataa(!\lsu_block|Equal19~2_combout ),
	.datab(gnd),
	.datac(!\imem_block|imem~13_combout ),
	.datad(!\lsu_block|output_per_reg[8][0][1]~q ),
	.datae(gnd),
	.dataf(!\lsu_block|Equal23~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wb_sel_block|Mux30~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wb_sel_block|Mux30~1 .extended_lut = "off";
defparam \wb_sel_block|Mux30~1 .lut_mask = 64'h50505050F050F050;
defparam \wb_sel_block|Mux30~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N16
dffeas \lsu_block|output_per_reg[5][0][1] (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lsu_block|output_per_reg[5][0][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lsu_block|output_per_reg[5][0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lsu_block|output_per_reg[5][0][1] .is_wysiwyg = "true";
defparam \lsu_block|output_per_reg[5][0][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y6_N2
dffeas \lsu_block|output_per_reg[1][0][1] (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lsu_block|output_per_reg[1][0][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lsu_block|output_per_reg[1][0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lsu_block|output_per_reg[1][0][1] .is_wysiwyg = "true";
defparam \lsu_block|output_per_reg[1][0][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N0
cyclonev_lcell_comb \wb_sel_block|Mux30~3 (
// Equation(s):
// \wb_sel_block|Mux30~3_combout  = ( \lsu_block|output_per_reg[1][0][1]~q  & ( \lsu_block|Equal16~0_combout  & ( (\alu_block|Mux25~0_combout  & (!\imem_block|imem~13_combout  & (!\lsu_block|output_per_reg[5][0][1]~q  & !\alu_block|Mux26~0_combout ))) ) ) ) 
// # ( !\lsu_block|output_per_reg[1][0][1]~q  & ( \lsu_block|Equal16~0_combout  & ( (!\imem_block|imem~13_combout  & (!\alu_block|Mux26~0_combout  & ((!\alu_block|Mux25~0_combout ) # (!\lsu_block|output_per_reg[5][0][1]~q )))) ) ) )

	.dataa(!\alu_block|Mux25~0_combout ),
	.datab(!\imem_block|imem~13_combout ),
	.datac(!\lsu_block|output_per_reg[5][0][1]~q ),
	.datad(!\alu_block|Mux26~0_combout ),
	.datae(!\lsu_block|output_per_reg[1][0][1]~q ),
	.dataf(!\lsu_block|Equal16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wb_sel_block|Mux30~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wb_sel_block|Mux30~3 .extended_lut = "off";
defparam \wb_sel_block|Mux30~3 .lut_mask = 64'h00000000C8004000;
defparam \wb_sel_block|Mux30~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y6_N23
dffeas \lsu_block|output_per_reg[10][0][1] (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lsu_block|output_per_reg[10][0][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lsu_block|output_per_reg[10][0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lsu_block|output_per_reg[10][0][1] .is_wysiwyg = "true";
defparam \lsu_block|output_per_reg[10][0][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y6_N35
dffeas \lsu_block|output_per_reg[9][0][1] (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lsu_block|output_per_reg[9][0][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lsu_block|output_per_reg[9][0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lsu_block|output_per_reg[9][0][1] .is_wysiwyg = "true";
defparam \lsu_block|output_per_reg[9][0][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N9
cyclonev_lcell_comb \lsu_block|Equal25~0 (
// Equation(s):
// \lsu_block|Equal25~0_combout  = ( \alu_block|Mux26~0_combout  & ( \alu_block|Mux24~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\alu_block|Mux24~0_combout ),
	.datae(gnd),
	.dataf(!\alu_block|Mux26~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lsu_block|Equal25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lsu_block|Equal25~0 .extended_lut = "off";
defparam \lsu_block|Equal25~0 .lut_mask = 64'h0000000000FF00FF;
defparam \lsu_block|Equal25~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N45
cyclonev_lcell_comb \lsu_block|Equal23~2 (
// Equation(s):
// \lsu_block|Equal23~2_combout  = ( \lsu_block|Equal15~2_combout  & ( \lsu_block|Equal15~0_combout  & ( (!\alu_block|Mux16~0_combout  & (!\alu_block|Mux23~2_combout  & (\lsu_block|Equal8~0_combout  & \lsu_block|Equal0~2_combout ))) ) ) )

	.dataa(!\alu_block|Mux16~0_combout ),
	.datab(!\alu_block|Mux23~2_combout ),
	.datac(!\lsu_block|Equal8~0_combout ),
	.datad(!\lsu_block|Equal0~2_combout ),
	.datae(!\lsu_block|Equal15~2_combout ),
	.dataf(!\lsu_block|Equal15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lsu_block|Equal23~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lsu_block|Equal23~2 .extended_lut = "off";
defparam \lsu_block|Equal23~2 .lut_mask = 64'h0000000000000008;
defparam \lsu_block|Equal23~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N42
cyclonev_lcell_comb \lsu_block|Equal24~1 (
// Equation(s):
// \lsu_block|Equal24~1_combout  = ( \lsu_block|Equal15~0_combout  & ( \lsu_block|Equal24~0_combout  & ( (!\alu_block|Mux16~0_combout  & (!\alu_block|Mux23~2_combout  & (\lsu_block|Equal0~2_combout  & \lsu_block|Equal8~0_combout ))) ) ) )

	.dataa(!\alu_block|Mux16~0_combout ),
	.datab(!\alu_block|Mux23~2_combout ),
	.datac(!\lsu_block|Equal0~2_combout ),
	.datad(!\lsu_block|Equal8~0_combout ),
	.datae(!\lsu_block|Equal15~0_combout ),
	.dataf(!\lsu_block|Equal24~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lsu_block|Equal24~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lsu_block|Equal24~1 .extended_lut = "off";
defparam \lsu_block|Equal24~1 .lut_mask = 64'h0000000000000008;
defparam \lsu_block|Equal24~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N33
cyclonev_lcell_comb \wb_sel_block|Mux30~5 (
// Equation(s):
// \wb_sel_block|Mux30~5_combout  = ( \lsu_block|Equal23~2_combout  & ( \lsu_block|Equal24~1_combout  & ( (!\imem_block|imem~13_combout  & ((!\lsu_block|output_per_reg[9][0][1]~q ) # ((!\lsu_block|output_per_reg[10][0][1]~q  & \lsu_block|Equal25~0_combout 
// )))) ) ) ) # ( !\lsu_block|Equal23~2_combout  & ( \lsu_block|Equal24~1_combout  & ( (!\lsu_block|output_per_reg[9][0][1]~q  & !\imem_block|imem~13_combout ) ) ) ) # ( \lsu_block|Equal23~2_combout  & ( !\lsu_block|Equal24~1_combout  & ( 
// (!\lsu_block|output_per_reg[10][0][1]~q  & (!\imem_block|imem~13_combout  & \lsu_block|Equal25~0_combout )) ) ) )

	.dataa(!\lsu_block|output_per_reg[10][0][1]~q ),
	.datab(!\lsu_block|output_per_reg[9][0][1]~q ),
	.datac(!\imem_block|imem~13_combout ),
	.datad(!\lsu_block|Equal25~0_combout ),
	.datae(!\lsu_block|Equal23~2_combout ),
	.dataf(!\lsu_block|Equal24~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wb_sel_block|Mux30~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wb_sel_block|Mux30~5 .extended_lut = "off";
defparam \wb_sel_block|Mux30~5 .lut_mask = 64'h000000A0C0C0C0E0;
defparam \wb_sel_block|Mux30~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N18
cyclonev_lcell_comb \wb_sel_block|Mux30~6 (
// Equation(s):
// \wb_sel_block|Mux30~6_combout  = ( !\wb_sel_block|Mux30~3_combout  & ( !\wb_sel_block|Mux30~5_combout  & ( (!\wb_sel_block|Mux30~2_combout  & (!\wb_sel_block|Mux30~0_combout  & (!\wb_sel_block|Mux30~4_combout  & !\wb_sel_block|Mux30~1_combout ))) ) ) )

	.dataa(!\wb_sel_block|Mux30~2_combout ),
	.datab(!\wb_sel_block|Mux30~0_combout ),
	.datac(!\wb_sel_block|Mux30~4_combout ),
	.datad(!\wb_sel_block|Mux30~1_combout ),
	.datae(!\wb_sel_block|Mux30~3_combout ),
	.dataf(!\wb_sel_block|Mux30~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wb_sel_block|Mux30~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wb_sel_block|Mux30~6 .extended_lut = "off";
defparam \wb_sel_block|Mux30~6 .lut_mask = 64'h8000000000000000;
defparam \wb_sel_block|Mux30~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N6
cyclonev_lcell_comb \wb_sel_block|Mux30~8 (
// Equation(s):
// \wb_sel_block|Mux30~8_combout  = ( \wb_sel_block|Mux30~6_combout  & ( (!\wb_sel_block|Mux29~10_combout  & (!\wb_sel_block|Mux30~7_combout  & ((\wb_sel_block|Mux29~0_combout )))) # (\wb_sel_block|Mux29~10_combout  & (((!\lsu_block|Equal10~1_combout ) # 
// (\wb_sel_block|Mux29~0_combout )))) ) ) # ( !\wb_sel_block|Mux30~6_combout  & ( (!\wb_sel_block|Mux29~10_combout  & (!\wb_sel_block|Mux30~7_combout  & ((\wb_sel_block|Mux29~0_combout )))) # (\wb_sel_block|Mux29~10_combout  & 
// (((!\lsu_block|Equal10~1_combout  & !\wb_sel_block|Mux29~0_combout )))) ) )

	.dataa(!\wb_sel_block|Mux29~10_combout ),
	.datab(!\wb_sel_block|Mux30~7_combout ),
	.datac(!\lsu_block|Equal10~1_combout ),
	.datad(!\wb_sel_block|Mux29~0_combout ),
	.datae(gnd),
	.dataf(!\wb_sel_block|Mux30~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wb_sel_block|Mux30~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wb_sel_block|Mux30~8 .extended_lut = "off";
defparam \wb_sel_block|Mux30~8 .lut_mask = 64'h5088508850DD50DD;
defparam \wb_sel_block|Mux30~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N51
cyclonev_lcell_comb \wb_sel_block|Mux30~9 (
// Equation(s):
// \wb_sel_block|Mux30~9_combout  = ( \wb_sel_block|Mux30~8_combout  & ( (\alu_block|Mux30~2_combout ) # (\ctr_unit_block|Decoder2~0_combout ) ) ) # ( !\wb_sel_block|Mux30~8_combout  & ( (!\ctr_unit_block|Decoder2~0_combout  & \alu_block|Mux30~2_combout ) ) 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ctr_unit_block|Decoder2~0_combout ),
	.datad(!\alu_block|Mux30~2_combout ),
	.datae(gnd),
	.dataf(!\wb_sel_block|Mux30~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wb_sel_block|Mux30~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wb_sel_block|Mux30~9 .extended_lut = "off";
defparam \wb_sel_block|Mux30~9 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \wb_sel_block|Mux30~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N53
dffeas \regfile_block|mem~993 (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(\wb_sel_block|Mux30~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile_block|mem~1108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile_block|mem~993_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile_block|mem~993 .is_wysiwyg = "true";
defparam \regfile_block|mem~993 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N39
cyclonev_lcell_comb \regfile_block|mem~1078 (
// Equation(s):
// \regfile_block|mem~1078_combout  = ( \regfile_block|mem~929_q  & ( (!\imem_block|imem~4_combout  & (\imem_block|imem~9_combout  & ((!\imem_block|imem~11_combout ) # (\regfile_block|mem~993_q )))) ) ) # ( !\regfile_block|mem~929_q  & ( 
// (!\imem_block|imem~4_combout  & (\imem_block|imem~11_combout  & (\imem_block|imem~9_combout  & \regfile_block|mem~993_q ))) ) )

	.dataa(!\imem_block|imem~4_combout ),
	.datab(!\imem_block|imem~11_combout ),
	.datac(!\imem_block|imem~9_combout ),
	.datad(!\regfile_block|mem~993_q ),
	.datae(gnd),
	.dataf(!\regfile_block|mem~929_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile_block|mem~1078_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile_block|mem~1078 .extended_lut = "off";
defparam \regfile_block|mem~1078 .lut_mask = 64'h00020002080A080A;
defparam \regfile_block|mem~1078 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N21
cyclonev_lcell_comb \alu_block|Add1~85 (
// Equation(s):
// \alu_block|Add1~85_sumout  = SUM(( \regfile_block|mem~1064_combout  ) + ( (!\ctr_unit_block|Mux5~0_combout  & (\regfile_block|mem~1080_combout )) # (\ctr_unit_block|Mux5~0_combout  & ((\immgen_block|Selector22~0_combout ))) ) + ( \alu_block|Add1~82  ))
// \alu_block|Add1~86  = CARRY(( \regfile_block|mem~1064_combout  ) + ( (!\ctr_unit_block|Mux5~0_combout  & (\regfile_block|mem~1080_combout )) # (\ctr_unit_block|Mux5~0_combout  & ((\immgen_block|Selector22~0_combout ))) ) + ( \alu_block|Add1~82  ))

	.dataa(gnd),
	.datab(!\ctr_unit_block|Mux5~0_combout ),
	.datac(!\regfile_block|mem~1080_combout ),
	.datad(!\regfile_block|mem~1064_combout ),
	.datae(gnd),
	.dataf(!\immgen_block|Selector22~0_combout ),
	.datag(gnd),
	.cin(\alu_block|Add1~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_block|Add1~85_sumout ),
	.cout(\alu_block|Add1~86 ),
	.shareout());
// synopsys translate_off
defparam \alu_block|Add1~85 .extended_lut = "off";
defparam \alu_block|Add1~85 .lut_mask = 64'h0000F3C0000000FF;
defparam \alu_block|Add1~85 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N36
cyclonev_lcell_comb \alu_block|Add0~85 (
// Equation(s):
// \alu_block|Add0~85_sumout  = SUM(( (!\ctr_unit_block|Mux5~0_combout  & (!\regfile_block|mem~1080_combout )) # (\ctr_unit_block|Mux5~0_combout  & ((!\immgen_block|Selector22~0_combout ))) ) + ( \regfile_block|mem~1064_combout  ) + ( \alu_block|Add0~82  ))
// \alu_block|Add0~86  = CARRY(( (!\ctr_unit_block|Mux5~0_combout  & (!\regfile_block|mem~1080_combout )) # (\ctr_unit_block|Mux5~0_combout  & ((!\immgen_block|Selector22~0_combout ))) ) + ( \regfile_block|mem~1064_combout  ) + ( \alu_block|Add0~82  ))

	.dataa(!\regfile_block|mem~1080_combout ),
	.datab(!\ctr_unit_block|Mux5~0_combout ),
	.datac(!\regfile_block|mem~1064_combout ),
	.datad(!\immgen_block|Selector22~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_block|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_block|Add0~85_sumout ),
	.cout(\alu_block|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \alu_block|Add0~85 .extended_lut = "off";
defparam \alu_block|Add0~85 .lut_mask = 64'h0000F0F00000BB88;
defparam \alu_block|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y9_N48
cyclonev_lcell_comb \alu_block|Mux29~0 (
// Equation(s):
// \alu_block|Mux29~0_combout  = ( \alu_block|Add0~85_sumout  & ( (!\ctr_unit_block|Mux6~0_combout  & ((!\ctr_unit_block|Mux9~0_combout ) # ((\alu_block|Add1~85_sumout )))) # (\ctr_unit_block|Mux6~0_combout  & (((!\alu_block|Mux29~1_combout )))) ) ) # ( 
// !\alu_block|Add0~85_sumout  & ( (!\ctr_unit_block|Mux6~0_combout  & (\ctr_unit_block|Mux9~0_combout  & ((\alu_block|Add1~85_sumout )))) # (\ctr_unit_block|Mux6~0_combout  & (((!\alu_block|Mux29~1_combout )))) ) )

	.dataa(!\ctr_unit_block|Mux6~0_combout ),
	.datab(!\ctr_unit_block|Mux9~0_combout ),
	.datac(!\alu_block|Mux29~1_combout ),
	.datad(!\alu_block|Add1~85_sumout ),
	.datae(gnd),
	.dataf(!\alu_block|Add0~85_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_block|Mux29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_block|Mux29~0 .extended_lut = "off";
defparam \alu_block|Mux29~0 .lut_mask = 64'h50725072D8FAD8FA;
defparam \alu_block|Mux29~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N20
dffeas \lsu_block|output_per_reg[8][0][2] (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lsu_block|output_per_reg[8][0][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lsu_block|output_per_reg[8][0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lsu_block|output_per_reg[8][0][2] .is_wysiwyg = "true";
defparam \lsu_block|output_per_reg[8][0][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N18
cyclonev_lcell_comb \wb_sel_block|Mux29~2 (
// Equation(s):
// \wb_sel_block|Mux29~2_combout  = ( \lsu_block|Equal23~1_combout  & ( (!\imem_block|imem~13_combout  & ((!\lsu_block|output_per_reg[8][0][2]~q ) # (\lsu_block|Equal19~2_combout ))) ) ) # ( !\lsu_block|Equal23~1_combout  & ( (!\imem_block|imem~13_combout  & 
// \lsu_block|Equal19~2_combout ) ) )

	.dataa(gnd),
	.datab(!\imem_block|imem~13_combout ),
	.datac(!\lsu_block|Equal19~2_combout ),
	.datad(!\lsu_block|output_per_reg[8][0][2]~q ),
	.datae(gnd),
	.dataf(!\lsu_block|Equal23~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wb_sel_block|Mux29~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wb_sel_block|Mux29~2 .extended_lut = "off";
defparam \wb_sel_block|Mux29~2 .lut_mask = 64'h0C0C0C0CCC0CCC0C;
defparam \wb_sel_block|Mux29~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y6_N20
dffeas \lsu_block|output_per_reg[6][0][2] (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lsu_block|output_per_reg[6][0][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lsu_block|output_per_reg[6][0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lsu_block|output_per_reg[6][0][2] .is_wysiwyg = "true";
defparam \lsu_block|output_per_reg[6][0][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N18
cyclonev_lcell_comb \wb_sel_block|Mux29~1 (
// Equation(s):
// \wb_sel_block|Mux29~1_combout  = ( !\alu_block|Mux24~0_combout  & ( \lsu_block|Equal15~5_combout  & ( (!\imem_block|imem~13_combout  & (\alu_block|Mux26~0_combout  & (!\lsu_block|output_per_reg[6][0][2]~q  & \lsu_block|Equal19~0_combout ))) ) ) )

	.dataa(!\imem_block|imem~13_combout ),
	.datab(!\alu_block|Mux26~0_combout ),
	.datac(!\lsu_block|output_per_reg[6][0][2]~q ),
	.datad(!\lsu_block|Equal19~0_combout ),
	.datae(!\alu_block|Mux24~0_combout ),
	.dataf(!\lsu_block|Equal15~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wb_sel_block|Mux29~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wb_sel_block|Mux29~1 .extended_lut = "off";
defparam \wb_sel_block|Mux29~1 .lut_mask = 64'h0000000000200000;
defparam \wb_sel_block|Mux29~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y6_N38
dffeas \lsu_block|output_per_reg[2][0][2] (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lsu_block|output_per_reg[2][0][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lsu_block|output_per_reg[2][0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lsu_block|output_per_reg[2][0][2] .is_wysiwyg = "true";
defparam \lsu_block|output_per_reg[2][0][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X21_Y6_N36
cyclonev_lcell_comb \wb_sel_block|Mux29~3 (
// Equation(s):
// \wb_sel_block|Mux29~3_combout  = ( \lsu_block|output_per_reg[2][0][2]~q  & ( \lsu_block|Equal15~3_combout  & ( (!\alu_block|Mux26~0_combout  & (!\imem_block|imem~13_combout  & \lsu_block|Equal15~2_combout )) ) ) ) # ( !\lsu_block|output_per_reg[2][0][2]~q 
//  & ( \lsu_block|Equal15~3_combout  & ( (!\imem_block|imem~13_combout  & \lsu_block|Equal15~2_combout ) ) ) )

	.dataa(!\alu_block|Mux26~0_combout ),
	.datab(!\imem_block|imem~13_combout ),
	.datac(!\lsu_block|Equal15~2_combout ),
	.datad(gnd),
	.datae(!\lsu_block|output_per_reg[2][0][2]~q ),
	.dataf(!\lsu_block|Equal15~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wb_sel_block|Mux29~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wb_sel_block|Mux29~3 .extended_lut = "off";
defparam \wb_sel_block|Mux29~3 .lut_mask = 64'h000000000C0C0808;
defparam \wb_sel_block|Mux29~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y6_N59
dffeas \lsu_block|output_per_reg[9][0][2] (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lsu_block|output_per_reg[9][0][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lsu_block|output_per_reg[9][0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lsu_block|output_per_reg[9][0][2] .is_wysiwyg = "true";
defparam \lsu_block|output_per_reg[9][0][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X22_Y6_N31
dffeas \lsu_block|output_per_reg[10][0][2] (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lsu_block|output_per_reg[10][0][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lsu_block|output_per_reg[10][0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lsu_block|output_per_reg[10][0][2] .is_wysiwyg = "true";
defparam \lsu_block|output_per_reg[10][0][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N57
cyclonev_lcell_comb \wb_sel_block|Mux29~6 (
// Equation(s):
// \wb_sel_block|Mux29~6_combout  = ( !\lsu_block|output_per_reg[9][0][2]~q  & ( \lsu_block|output_per_reg[10][0][2]~q  & ( (!\imem_block|imem~13_combout  & \lsu_block|Equal24~1_combout ) ) ) ) # ( \lsu_block|output_per_reg[9][0][2]~q  & ( 
// !\lsu_block|output_per_reg[10][0][2]~q  & ( (!\imem_block|imem~13_combout  & (\lsu_block|Equal23~2_combout  & \lsu_block|Equal25~0_combout )) ) ) ) # ( !\lsu_block|output_per_reg[9][0][2]~q  & ( !\lsu_block|output_per_reg[10][0][2]~q  & ( 
// (!\imem_block|imem~13_combout  & (((\lsu_block|Equal23~2_combout  & \lsu_block|Equal25~0_combout )) # (\lsu_block|Equal24~1_combout ))) ) ) )

	.dataa(!\imem_block|imem~13_combout ),
	.datab(!\lsu_block|Equal24~1_combout ),
	.datac(!\lsu_block|Equal23~2_combout ),
	.datad(!\lsu_block|Equal25~0_combout ),
	.datae(!\lsu_block|output_per_reg[9][0][2]~q ),
	.dataf(!\lsu_block|output_per_reg[10][0][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wb_sel_block|Mux29~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wb_sel_block|Mux29~6 .extended_lut = "off";
defparam \wb_sel_block|Mux29~6 .lut_mask = 64'h222A000A22220000;
defparam \wb_sel_block|Mux29~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N41
dffeas \lsu_block|output_per_reg[7][0][2] (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lsu_block|output_per_reg[7][0][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lsu_block|output_per_reg[7][0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lsu_block|output_per_reg[7][0][2] .is_wysiwyg = "true";
defparam \lsu_block|output_per_reg[7][0][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y4_N59
dffeas \lsu_block|output_per_reg[3][0][2] (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lsu_block|output_per_reg[3][0][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lsu_block|output_per_reg[3][0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lsu_block|output_per_reg[3][0][2] .is_wysiwyg = "true";
defparam \lsu_block|output_per_reg[3][0][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N57
cyclonev_lcell_comb \wb_sel_block|Mux29~5 (
// Equation(s):
// \wb_sel_block|Mux29~5_combout  = ( \lsu_block|output_per_reg[3][0][2]~q  & ( \lsu_block|Equal16~0_combout  & ( (\alu_block|Mux26~0_combout  & (!\lsu_block|output_per_reg[7][0][2]~q  & (!\imem_block|imem~13_combout  & \alu_block|Mux25~0_combout ))) ) ) ) # 
// ( !\lsu_block|output_per_reg[3][0][2]~q  & ( \lsu_block|Equal16~0_combout  & ( (\alu_block|Mux26~0_combout  & (!\imem_block|imem~13_combout  & ((!\lsu_block|output_per_reg[7][0][2]~q ) # (!\alu_block|Mux25~0_combout )))) ) ) )

	.dataa(!\alu_block|Mux26~0_combout ),
	.datab(!\lsu_block|output_per_reg[7][0][2]~q ),
	.datac(!\imem_block|imem~13_combout ),
	.datad(!\alu_block|Mux25~0_combout ),
	.datae(!\lsu_block|output_per_reg[3][0][2]~q ),
	.dataf(!\lsu_block|Equal16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wb_sel_block|Mux29~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wb_sel_block|Mux29~5 .extended_lut = "off";
defparam \wb_sel_block|Mux29~5 .lut_mask = 64'h0000000050400040;
defparam \wb_sel_block|Mux29~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y4_N26
dffeas \lsu_block|output_per_reg[5][0][2] (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lsu_block|output_per_reg[5][0][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lsu_block|output_per_reg[5][0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lsu_block|output_per_reg[5][0][2] .is_wysiwyg = "true";
defparam \lsu_block|output_per_reg[5][0][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y4_N32
dffeas \lsu_block|output_per_reg[1][0][2] (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lsu_block|output_per_reg[1][0][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lsu_block|output_per_reg[1][0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lsu_block|output_per_reg[1][0][2] .is_wysiwyg = "true";
defparam \lsu_block|output_per_reg[1][0][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y4_N30
cyclonev_lcell_comb \wb_sel_block|Mux29~4 (
// Equation(s):
// \wb_sel_block|Mux29~4_combout  = ( !\alu_block|Mux26~0_combout  & ( \lsu_block|Equal16~0_combout  & ( (!\imem_block|imem~13_combout  & ((!\alu_block|Mux25~0_combout  & ((!\lsu_block|output_per_reg[1][0][2]~q ))) # (\alu_block|Mux25~0_combout  & 
// (!\lsu_block|output_per_reg[5][0][2]~q )))) ) ) )

	.dataa(!\lsu_block|output_per_reg[5][0][2]~q ),
	.datab(!\imem_block|imem~13_combout ),
	.datac(!\alu_block|Mux25~0_combout ),
	.datad(!\lsu_block|output_per_reg[1][0][2]~q ),
	.datae(!\alu_block|Mux26~0_combout ),
	.dataf(!\lsu_block|Equal16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wb_sel_block|Mux29~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wb_sel_block|Mux29~4 .extended_lut = "off";
defparam \wb_sel_block|Mux29~4 .lut_mask = 64'h00000000C8080000;
defparam \wb_sel_block|Mux29~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N6
cyclonev_lcell_comb \wb_sel_block|Mux29~7 (
// Equation(s):
// \wb_sel_block|Mux29~7_combout  = ( !\wb_sel_block|Mux29~5_combout  & ( !\wb_sel_block|Mux29~4_combout  & ( (!\wb_sel_block|Mux29~2_combout  & (!\wb_sel_block|Mux29~1_combout  & (!\wb_sel_block|Mux29~3_combout  & !\wb_sel_block|Mux29~6_combout ))) ) ) )

	.dataa(!\wb_sel_block|Mux29~2_combout ),
	.datab(!\wb_sel_block|Mux29~1_combout ),
	.datac(!\wb_sel_block|Mux29~3_combout ),
	.datad(!\wb_sel_block|Mux29~6_combout ),
	.datae(!\wb_sel_block|Mux29~5_combout ),
	.dataf(!\wb_sel_block|Mux29~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wb_sel_block|Mux29~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wb_sel_block|Mux29~7 .extended_lut = "off";
defparam \wb_sel_block|Mux29~7 .lut_mask = 64'h8000000000000000;
defparam \wb_sel_block|Mux29~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N12
cyclonev_lcell_comb \wb_sel_block|Mux29~8 (
// Equation(s):
// \wb_sel_block|Mux29~8_combout  = ( \wb_sel_block|Mux29~7_combout  & ( (!\wb_sel_block|Mux29~10_combout  & (((!\wb_sel_block|Mux30~7_combout  & \wb_sel_block|Mux29~0_combout )))) # (\wb_sel_block|Mux29~10_combout  & ((!\lsu_block|Equal10~1_combout ) # 
// ((\wb_sel_block|Mux29~0_combout )))) ) ) # ( !\wb_sel_block|Mux29~7_combout  & ( (!\wb_sel_block|Mux29~10_combout  & (((!\wb_sel_block|Mux30~7_combout  & \wb_sel_block|Mux29~0_combout )))) # (\wb_sel_block|Mux29~10_combout  & 
// (!\lsu_block|Equal10~1_combout  & ((!\wb_sel_block|Mux29~0_combout )))) ) )

	.dataa(!\lsu_block|Equal10~1_combout ),
	.datab(!\wb_sel_block|Mux30~7_combout ),
	.datac(!\wb_sel_block|Mux29~10_combout ),
	.datad(!\wb_sel_block|Mux29~0_combout ),
	.datae(gnd),
	.dataf(!\wb_sel_block|Mux29~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wb_sel_block|Mux29~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wb_sel_block|Mux29~8 .extended_lut = "off";
defparam \wb_sel_block|Mux29~8 .lut_mask = 64'h0AC00AC00ACF0ACF;
defparam \wb_sel_block|Mux29~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N51
cyclonev_lcell_comb \wb_sel_block|Mux29~9 (
// Equation(s):
// \wb_sel_block|Mux29~9_combout  = ( \wb_sel_block|Mux29~8_combout  & ( (\ctr_unit_block|Decoder2~0_combout ) # (\alu_block|Mux29~0_combout ) ) ) # ( !\wb_sel_block|Mux29~8_combout  & ( (\alu_block|Mux29~0_combout  & !\ctr_unit_block|Decoder2~0_combout ) ) 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alu_block|Mux29~0_combout ),
	.datad(!\ctr_unit_block|Decoder2~0_combout ),
	.datae(gnd),
	.dataf(!\wb_sel_block|Mux29~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wb_sel_block|Mux29~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wb_sel_block|Mux29~9 .extended_lut = "off";
defparam \wb_sel_block|Mux29~9 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \wb_sel_block|Mux29~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N40
dffeas \regfile_block|mem~994DUPLICATE (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_sel_block|Mux29~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile_block|mem~1108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile_block|mem~994DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile_block|mem~994DUPLICATE .is_wysiwyg = "true";
defparam \regfile_block|mem~994DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y6_N34
dffeas \regfile_block|mem~930 (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_sel_block|Mux29~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile_block|mem~1109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile_block|mem~930_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile_block|mem~930 .is_wysiwyg = "true";
defparam \regfile_block|mem~930 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N36
cyclonev_lcell_comb \regfile_block|mem~1080 (
// Equation(s):
// \regfile_block|mem~1080_combout  = ( \imem_block|imem~9_combout  & ( ((!\imem_block|imem~11_combout  & ((!\regfile_block|mem~930_q ))) # (\imem_block|imem~11_combout  & (!\regfile_block|mem~994DUPLICATE_q ))) # (\imem_block|imem~4_combout ) ) ) # ( 
// !\imem_block|imem~9_combout  )

	.dataa(!\imem_block|imem~4_combout ),
	.datab(!\imem_block|imem~11_combout ),
	.datac(!\regfile_block|mem~994DUPLICATE_q ),
	.datad(!\regfile_block|mem~930_q ),
	.datae(gnd),
	.dataf(!\imem_block|imem~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile_block|mem~1080_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile_block|mem~1080 .extended_lut = "off";
defparam \regfile_block|mem~1080 .lut_mask = 64'hFFFFFFFFFD75FD75;
defparam \regfile_block|mem~1080 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N24
cyclonev_lcell_comb \alu_block|Add1~89 (
// Equation(s):
// \alu_block|Add1~89_sumout  = SUM(( \regfile_block|mem~1065_combout  ) + ( (!\regfile_block|mem~1082_combout ) # (\ctr_unit_block|Mux5~0_combout ) ) + ( \alu_block|Add1~86  ))
// \alu_block|Add1~90  = CARRY(( \regfile_block|mem~1065_combout  ) + ( (!\regfile_block|mem~1082_combout ) # (\ctr_unit_block|Mux5~0_combout ) ) + ( \alu_block|Add1~86  ))

	.dataa(gnd),
	.datab(!\ctr_unit_block|Mux5~0_combout ),
	.datac(!\regfile_block|mem~1082_combout ),
	.datad(!\regfile_block|mem~1065_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_block|Add1~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_block|Add1~89_sumout ),
	.cout(\alu_block|Add1~90 ),
	.shareout());
// synopsys translate_off
defparam \alu_block|Add1~89 .extended_lut = "off";
defparam \alu_block|Add1~89 .lut_mask = 64'h00000C0C000000FF;
defparam \alu_block|Add1~89 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N39
cyclonev_lcell_comb \alu_block|Add0~89 (
// Equation(s):
// \alu_block|Add0~89_sumout  = SUM(( \regfile_block|mem~1065_combout  ) + ( (!\ctr_unit_block|Mux5~0_combout  & \regfile_block|mem~1082_combout ) ) + ( \alu_block|Add0~86  ))
// \alu_block|Add0~90  = CARRY(( \regfile_block|mem~1065_combout  ) + ( (!\ctr_unit_block|Mux5~0_combout  & \regfile_block|mem~1082_combout ) ) + ( \alu_block|Add0~86  ))

	.dataa(gnd),
	.datab(!\ctr_unit_block|Mux5~0_combout ),
	.datac(!\regfile_block|mem~1082_combout ),
	.datad(!\regfile_block|mem~1065_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_block|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_block|Add0~89_sumout ),
	.cout(\alu_block|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \alu_block|Add0~89 .extended_lut = "off";
defparam \alu_block|Add0~89 .lut_mask = 64'h0000F3F3000000FF;
defparam \alu_block|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y9_N51
cyclonev_lcell_comb \alu_block|Mux28~0 (
// Equation(s):
// \alu_block|Mux28~0_combout  = ( \alu_block|Add0~89_sumout  & ( (!\ctr_unit_block|Mux6~0_combout  & ((!\ctr_unit_block|Mux9~0_combout ) # ((\alu_block|Add1~89_sumout )))) # (\ctr_unit_block|Mux6~0_combout  & (((\alu_block|Mux28~1_combout )))) ) ) # ( 
// !\alu_block|Add0~89_sumout  & ( (!\ctr_unit_block|Mux6~0_combout  & (\ctr_unit_block|Mux9~0_combout  & ((\alu_block|Add1~89_sumout )))) # (\ctr_unit_block|Mux6~0_combout  & (((\alu_block|Mux28~1_combout )))) ) )

	.dataa(!\ctr_unit_block|Mux6~0_combout ),
	.datab(!\ctr_unit_block|Mux9~0_combout ),
	.datac(!\alu_block|Mux28~1_combout ),
	.datad(!\alu_block|Add1~89_sumout ),
	.datae(gnd),
	.dataf(!\alu_block|Add0~89_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_block|Mux28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_block|Mux28~0 .extended_lut = "off";
defparam \alu_block|Mux28~0 .lut_mask = 64'h052705278DAF8DAF;
defparam \alu_block|Mux28~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y5_N50
dffeas \lsu_block|output_per_reg[2][0][3] (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lsu_block|output_per_reg[2][0][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lsu_block|output_per_reg[2][0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lsu_block|output_per_reg[2][0][3] .is_wysiwyg = "true";
defparam \lsu_block|output_per_reg[2][0][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N48
cyclonev_lcell_comb \wb_sel_block|Mux28~2 (
// Equation(s):
// \wb_sel_block|Mux28~2_combout  = ( \lsu_block|Equal15~3_combout  & ( (\lsu_block|Equal15~2_combout  & (!\imem_block|imem~13_combout  & ((!\alu_block|Mux26~0_combout ) # (!\lsu_block|output_per_reg[2][0][3]~q )))) ) )

	.dataa(!\lsu_block|Equal15~2_combout ),
	.datab(!\alu_block|Mux26~0_combout ),
	.datac(!\imem_block|imem~13_combout ),
	.datad(!\lsu_block|output_per_reg[2][0][3]~q ),
	.datae(gnd),
	.dataf(!\lsu_block|Equal15~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wb_sel_block|Mux28~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wb_sel_block|Mux28~2 .extended_lut = "off";
defparam \wb_sel_block|Mux28~2 .lut_mask = 64'h0000000050405040;
defparam \wb_sel_block|Mux28~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N26
dffeas \lsu_block|output_per_reg[8][0][3] (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lsu_block|output_per_reg[8][0][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lsu_block|output_per_reg[8][0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lsu_block|output_per_reg[8][0][3] .is_wysiwyg = "true";
defparam \lsu_block|output_per_reg[8][0][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N24
cyclonev_lcell_comb \wb_sel_block|Mux28~1 (
// Equation(s):
// \wb_sel_block|Mux28~1_combout  = ( \lsu_block|Equal23~1_combout  & ( (!\imem_block|imem~13_combout  & ((!\lsu_block|output_per_reg[8][0][3]~q ) # (\lsu_block|Equal19~2_combout ))) ) ) # ( !\lsu_block|Equal23~1_combout  & ( (!\imem_block|imem~13_combout  & 
// \lsu_block|Equal19~2_combout ) ) )

	.dataa(gnd),
	.datab(!\imem_block|imem~13_combout ),
	.datac(!\lsu_block|Equal19~2_combout ),
	.datad(!\lsu_block|output_per_reg[8][0][3]~q ),
	.datae(gnd),
	.dataf(!\lsu_block|Equal23~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wb_sel_block|Mux28~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wb_sel_block|Mux28~1 .extended_lut = "off";
defparam \wb_sel_block|Mux28~1 .lut_mask = 64'h0C0C0C0CCC0CCC0C;
defparam \wb_sel_block|Mux28~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y5_N59
dffeas \lsu_block|output_per_reg[7][0][3] (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lsu_block|output_per_reg[7][0][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lsu_block|output_per_reg[7][0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lsu_block|output_per_reg[7][0][3] .is_wysiwyg = "true";
defparam \lsu_block|output_per_reg[7][0][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y5_N8
dffeas \lsu_block|output_per_reg[3][0][3] (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lsu_block|output_per_reg[3][0][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lsu_block|output_per_reg[3][0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lsu_block|output_per_reg[3][0][3] .is_wysiwyg = "true";
defparam \lsu_block|output_per_reg[3][0][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N6
cyclonev_lcell_comb \wb_sel_block|Mux28~4 (
// Equation(s):
// \wb_sel_block|Mux28~4_combout  = ( \alu_block|Mux26~0_combout  & ( \lsu_block|Equal16~0_combout  & ( (!\imem_block|imem~13_combout  & ((!\alu_block|Mux25~0_combout  & ((!\lsu_block|output_per_reg[3][0][3]~q ))) # (\alu_block|Mux25~0_combout  & 
// (!\lsu_block|output_per_reg[7][0][3]~q )))) ) ) )

	.dataa(!\alu_block|Mux25~0_combout ),
	.datab(!\lsu_block|output_per_reg[7][0][3]~q ),
	.datac(!\imem_block|imem~13_combout ),
	.datad(!\lsu_block|output_per_reg[3][0][3]~q ),
	.datae(!\alu_block|Mux26~0_combout ),
	.dataf(!\lsu_block|Equal16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wb_sel_block|Mux28~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wb_sel_block|Mux28~4 .extended_lut = "off";
defparam \wb_sel_block|Mux28~4 .lut_mask = 64'h000000000000E040;
defparam \wb_sel_block|Mux28~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y5_N11
dffeas \lsu_block|output_per_reg[5][0][3] (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lsu_block|output_per_reg[5][0][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lsu_block|output_per_reg[5][0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lsu_block|output_per_reg[5][0][3] .is_wysiwyg = "true";
defparam \lsu_block|output_per_reg[5][0][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y5_N40
dffeas \lsu_block|output_per_reg[1][0][3]~DUPLICATE (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lsu_block|output_per_reg[1][0][3]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lsu_block|output_per_reg[1][0][3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lsu_block|output_per_reg[1][0][3]~DUPLICATE .is_wysiwyg = "true";
defparam \lsu_block|output_per_reg[1][0][3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y5_N41
dffeas \lsu_block|output_per_reg[1][0][3] (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lsu_block|output_per_reg[1][0][3]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lsu_block|output_per_reg[1][0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lsu_block|output_per_reg[1][0][3] .is_wysiwyg = "true";
defparam \lsu_block|output_per_reg[1][0][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N48
cyclonev_lcell_comb \wb_sel_block|Mux28~3 (
// Equation(s):
// \wb_sel_block|Mux28~3_combout  = ( !\alu_block|Mux26~0_combout  & ( \lsu_block|Equal16~0_combout  & ( (!\imem_block|imem~13_combout  & ((!\alu_block|Mux25~0_combout  & ((!\lsu_block|output_per_reg[1][0][3]~q ))) # (\alu_block|Mux25~0_combout  & 
// (!\lsu_block|output_per_reg[5][0][3]~q )))) ) ) )

	.dataa(!\lsu_block|output_per_reg[5][0][3]~q ),
	.datab(!\lsu_block|output_per_reg[1][0][3]~q ),
	.datac(!\alu_block|Mux25~0_combout ),
	.datad(!\imem_block|imem~13_combout ),
	.datae(!\alu_block|Mux26~0_combout ),
	.dataf(!\lsu_block|Equal16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wb_sel_block|Mux28~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wb_sel_block|Mux28~3 .extended_lut = "off";
defparam \wb_sel_block|Mux28~3 .lut_mask = 64'h00000000CA000000;
defparam \wb_sel_block|Mux28~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y5_N1
dffeas \lsu_block|output_per_reg[6][0][3] (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lsu_block|output_per_reg[6][0][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lsu_block|output_per_reg[6][0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lsu_block|output_per_reg[6][0][3] .is_wysiwyg = "true";
defparam \lsu_block|output_per_reg[6][0][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N0
cyclonev_lcell_comb \wb_sel_block|Mux28~0 (
// Equation(s):
// \wb_sel_block|Mux28~0_combout  = ( !\lsu_block|output_per_reg[6][0][3]~q  & ( \lsu_block|Equal19~0_combout  & ( (\alu_block|Mux26~0_combout  & (!\imem_block|imem~13_combout  & (!\alu_block|Mux24~0_combout  & \lsu_block|Equal15~5_combout ))) ) ) )

	.dataa(!\alu_block|Mux26~0_combout ),
	.datab(!\imem_block|imem~13_combout ),
	.datac(!\alu_block|Mux24~0_combout ),
	.datad(!\lsu_block|Equal15~5_combout ),
	.datae(!\lsu_block|output_per_reg[6][0][3]~q ),
	.dataf(!\lsu_block|Equal19~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wb_sel_block|Mux28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wb_sel_block|Mux28~0 .extended_lut = "off";
defparam \wb_sel_block|Mux28~0 .lut_mask = 64'h0000000000400000;
defparam \wb_sel_block|Mux28~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y5_N13
dffeas \lsu_block|output_per_reg[9][0][3] (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lsu_block|output_per_reg[9][0][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lsu_block|output_per_reg[9][0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lsu_block|output_per_reg[9][0][3] .is_wysiwyg = "true";
defparam \lsu_block|output_per_reg[9][0][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y5_N29
dffeas \lsu_block|output_per_reg[10][0][3] (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lsu_block|output_per_reg[10][0][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lsu_block|output_per_reg[10][0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lsu_block|output_per_reg[10][0][3] .is_wysiwyg = "true";
defparam \lsu_block|output_per_reg[10][0][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N12
cyclonev_lcell_comb \wb_sel_block|Mux28~5 (
// Equation(s):
// \wb_sel_block|Mux28~5_combout  = ( !\lsu_block|output_per_reg[9][0][3]~q  & ( \lsu_block|output_per_reg[10][0][3]~q  & ( (!\imem_block|imem~13_combout  & \lsu_block|Equal24~1_combout ) ) ) ) # ( \lsu_block|output_per_reg[9][0][3]~q  & ( 
// !\lsu_block|output_per_reg[10][0][3]~q  & ( (!\imem_block|imem~13_combout  & (\lsu_block|Equal25~0_combout  & \lsu_block|Equal23~2_combout )) ) ) ) # ( !\lsu_block|output_per_reg[9][0][3]~q  & ( !\lsu_block|output_per_reg[10][0][3]~q  & ( 
// (!\imem_block|imem~13_combout  & (((\lsu_block|Equal25~0_combout  & \lsu_block|Equal23~2_combout )) # (\lsu_block|Equal24~1_combout ))) ) ) )

	.dataa(!\imem_block|imem~13_combout ),
	.datab(!\lsu_block|Equal25~0_combout ),
	.datac(!\lsu_block|Equal23~2_combout ),
	.datad(!\lsu_block|Equal24~1_combout ),
	.datae(!\lsu_block|output_per_reg[9][0][3]~q ),
	.dataf(!\lsu_block|output_per_reg[10][0][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wb_sel_block|Mux28~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wb_sel_block|Mux28~5 .extended_lut = "off";
defparam \wb_sel_block|Mux28~5 .lut_mask = 64'h02AA020200AA0000;
defparam \wb_sel_block|Mux28~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N24
cyclonev_lcell_comb \wb_sel_block|Mux28~6 (
// Equation(s):
// \wb_sel_block|Mux28~6_combout  = ( !\wb_sel_block|Mux28~0_combout  & ( !\wb_sel_block|Mux28~5_combout  & ( (!\wb_sel_block|Mux28~2_combout  & (!\wb_sel_block|Mux28~1_combout  & (!\wb_sel_block|Mux28~4_combout  & !\wb_sel_block|Mux28~3_combout ))) ) ) )

	.dataa(!\wb_sel_block|Mux28~2_combout ),
	.datab(!\wb_sel_block|Mux28~1_combout ),
	.datac(!\wb_sel_block|Mux28~4_combout ),
	.datad(!\wb_sel_block|Mux28~3_combout ),
	.datae(!\wb_sel_block|Mux28~0_combout ),
	.dataf(!\wb_sel_block|Mux28~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wb_sel_block|Mux28~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wb_sel_block|Mux28~6 .extended_lut = "off";
defparam \wb_sel_block|Mux28~6 .lut_mask = 64'h8000000000000000;
defparam \wb_sel_block|Mux28~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N33
cyclonev_lcell_comb \wb_sel_block|Mux28~7 (
// Equation(s):
// \wb_sel_block|Mux28~7_combout  = ( \wb_sel_block|Mux28~6_combout  & ( (!\wb_sel_block|Mux29~10_combout  & (((\wb_sel_block|Mux29~0_combout  & !\wb_sel_block|Mux30~7_combout )))) # (\wb_sel_block|Mux29~10_combout  & ((!\lsu_block|Equal10~1_combout ) # 
// ((\wb_sel_block|Mux29~0_combout )))) ) ) # ( !\wb_sel_block|Mux28~6_combout  & ( (!\wb_sel_block|Mux29~10_combout  & (((\wb_sel_block|Mux29~0_combout  & !\wb_sel_block|Mux30~7_combout )))) # (\wb_sel_block|Mux29~10_combout  & 
// (!\lsu_block|Equal10~1_combout  & (!\wb_sel_block|Mux29~0_combout ))) ) )

	.dataa(!\wb_sel_block|Mux29~10_combout ),
	.datab(!\lsu_block|Equal10~1_combout ),
	.datac(!\wb_sel_block|Mux29~0_combout ),
	.datad(!\wb_sel_block|Mux30~7_combout ),
	.datae(gnd),
	.dataf(!\wb_sel_block|Mux28~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wb_sel_block|Mux28~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wb_sel_block|Mux28~7 .extended_lut = "off";
defparam \wb_sel_block|Mux28~7 .lut_mask = 64'h4A404A404F454F45;
defparam \wb_sel_block|Mux28~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N30
cyclonev_lcell_comb \wb_sel_block|Mux28~8 (
// Equation(s):
// \wb_sel_block|Mux28~8_combout  = ( \wb_sel_block|Mux28~7_combout  & ( (\ctr_unit_block|Decoder2~0_combout ) # (\alu_block|Mux28~0_combout ) ) ) # ( !\wb_sel_block|Mux28~7_combout  & ( (\alu_block|Mux28~0_combout  & !\ctr_unit_block|Decoder2~0_combout ) ) 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alu_block|Mux28~0_combout ),
	.datad(!\ctr_unit_block|Decoder2~0_combout ),
	.datae(gnd),
	.dataf(!\wb_sel_block|Mux28~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wb_sel_block|Mux28~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wb_sel_block|Mux28~8 .extended_lut = "off";
defparam \wb_sel_block|Mux28~8 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \wb_sel_block|Mux28~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y5_N44
dffeas \regfile_block|mem~995 (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_sel_block|Mux28~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile_block|mem~1108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile_block|mem~995_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile_block|mem~995 .is_wysiwyg = "true";
defparam \regfile_block|mem~995 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y9_N45
cyclonev_lcell_comb \regfile_block|mem~1082 (
// Equation(s):
// \regfile_block|mem~1082_combout  = ( \imem_block|imem~9_combout  & ( (!\imem_block|imem~4_combout  & ((!\imem_block|imem~11_combout  & ((\regfile_block|mem~931_q ))) # (\imem_block|imem~11_combout  & (\regfile_block|mem~995_q )))) ) )

	.dataa(!\regfile_block|mem~995_q ),
	.datab(!\imem_block|imem~4_combout ),
	.datac(!\regfile_block|mem~931_q ),
	.datad(!\imem_block|imem~11_combout ),
	.datae(gnd),
	.dataf(!\imem_block|imem~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile_block|mem~1082_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile_block|mem~1082 .extended_lut = "off";
defparam \regfile_block|mem~1082 .lut_mask = 64'h000000000C440C44;
defparam \regfile_block|mem~1082 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N27
cyclonev_lcell_comb \alu_block|Add1~93 (
// Equation(s):
// \alu_block|Add1~93_sumout  = SUM(( \regfile_block|mem~1066_combout  ) + ( (!\regfile_block|mem~1084_combout ) # (\ctr_unit_block|Mux5~0_combout ) ) + ( \alu_block|Add1~90  ))
// \alu_block|Add1~94  = CARRY(( \regfile_block|mem~1066_combout  ) + ( (!\regfile_block|mem~1084_combout ) # (\ctr_unit_block|Mux5~0_combout ) ) + ( \alu_block|Add1~90  ))

	.dataa(gnd),
	.datab(!\ctr_unit_block|Mux5~0_combout ),
	.datac(!\regfile_block|mem~1084_combout ),
	.datad(!\regfile_block|mem~1066_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_block|Add1~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_block|Add1~93_sumout ),
	.cout(\alu_block|Add1~94 ),
	.shareout());
// synopsys translate_off
defparam \alu_block|Add1~93 .extended_lut = "off";
defparam \alu_block|Add1~93 .lut_mask = 64'h00000C0C000000FF;
defparam \alu_block|Add1~93 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N42
cyclonev_lcell_comb \alu_block|Add0~93 (
// Equation(s):
// \alu_block|Add0~93_sumout  = SUM(( (!\ctr_unit_block|Mux5~0_combout  & \regfile_block|mem~1084_combout ) ) + ( \regfile_block|mem~1066_combout  ) + ( \alu_block|Add0~90  ))
// \alu_block|Add0~94  = CARRY(( (!\ctr_unit_block|Mux5~0_combout  & \regfile_block|mem~1084_combout ) ) + ( \regfile_block|mem~1066_combout  ) + ( \alu_block|Add0~90  ))

	.dataa(gnd),
	.datab(!\ctr_unit_block|Mux5~0_combout ),
	.datac(!\regfile_block|mem~1066_combout ),
	.datad(!\regfile_block|mem~1084_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_block|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_block|Add0~93_sumout ),
	.cout(\alu_block|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \alu_block|Add0~93 .extended_lut = "off";
defparam \alu_block|Add0~93 .lut_mask = 64'h0000F0F0000000CC;
defparam \alu_block|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N0
cyclonev_lcell_comb \alu_block|Mux27~0 (
// Equation(s):
// \alu_block|Mux27~0_combout  = ( \alu_block|Add0~93_sumout  & ( (!\ctr_unit_block|Mux6~0_combout  & ((!\ctr_unit_block|Mux9~0_combout ) # ((\alu_block|Add1~93_sumout )))) # (\ctr_unit_block|Mux6~0_combout  & (((\alu_block|Mux27~1_combout )))) ) ) # ( 
// !\alu_block|Add0~93_sumout  & ( (!\ctr_unit_block|Mux6~0_combout  & (\ctr_unit_block|Mux9~0_combout  & ((\alu_block|Add1~93_sumout )))) # (\ctr_unit_block|Mux6~0_combout  & (((\alu_block|Mux27~1_combout )))) ) )

	.dataa(!\ctr_unit_block|Mux9~0_combout ),
	.datab(!\ctr_unit_block|Mux6~0_combout ),
	.datac(!\alu_block|Mux27~1_combout ),
	.datad(!\alu_block|Add1~93_sumout ),
	.datae(gnd),
	.dataf(!\alu_block|Add0~93_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_block|Mux27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_block|Mux27~0 .extended_lut = "off";
defparam \alu_block|Mux27~0 .lut_mask = 64'h034703478BCF8BCF;
defparam \alu_block|Mux27~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y5_N23
dffeas \lsu_block|output_per_reg[5][0][4] (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lsu_block|output_per_reg[5][0][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lsu_block|output_per_reg[5][0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lsu_block|output_per_reg[5][0][4] .is_wysiwyg = "true";
defparam \lsu_block|output_per_reg[5][0][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y5_N38
dffeas \lsu_block|output_per_reg[1][0][4] (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lsu_block|output_per_reg[1][0][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lsu_block|output_per_reg[1][0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lsu_block|output_per_reg[1][0][4] .is_wysiwyg = "true";
defparam \lsu_block|output_per_reg[1][0][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N36
cyclonev_lcell_comb \wb_sel_block|Mux27~3 (
// Equation(s):
// \wb_sel_block|Mux27~3_combout  = ( \lsu_block|output_per_reg[1][0][4]~q  & ( \lsu_block|Equal16~0_combout  & ( (!\lsu_block|output_per_reg[5][0][4]~q  & (!\imem_block|imem~13_combout  & (!\alu_block|Mux26~0_combout  & \alu_block|Mux25~0_combout ))) ) ) ) 
// # ( !\lsu_block|output_per_reg[1][0][4]~q  & ( \lsu_block|Equal16~0_combout  & ( (!\imem_block|imem~13_combout  & (!\alu_block|Mux26~0_combout  & ((!\lsu_block|output_per_reg[5][0][4]~q ) # (!\alu_block|Mux25~0_combout )))) ) ) )

	.dataa(!\lsu_block|output_per_reg[5][0][4]~q ),
	.datab(!\imem_block|imem~13_combout ),
	.datac(!\alu_block|Mux26~0_combout ),
	.datad(!\alu_block|Mux25~0_combout ),
	.datae(!\lsu_block|output_per_reg[1][0][4]~q ),
	.dataf(!\lsu_block|Equal16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wb_sel_block|Mux27~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wb_sel_block|Mux27~3 .extended_lut = "off";
defparam \wb_sel_block|Mux27~3 .lut_mask = 64'h00000000C0800080;
defparam \wb_sel_block|Mux27~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y5_N56
dffeas \lsu_block|output_per_reg[3][0][4] (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lsu_block|output_per_reg[3][0][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lsu_block|output_per_reg[3][0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lsu_block|output_per_reg[3][0][4] .is_wysiwyg = "true";
defparam \lsu_block|output_per_reg[3][0][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y5_N58
dffeas \lsu_block|output_per_reg[7][0][4] (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lsu_block|output_per_reg[7][0][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lsu_block|output_per_reg[7][0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lsu_block|output_per_reg[7][0][4] .is_wysiwyg = "true";
defparam \lsu_block|output_per_reg[7][0][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N54
cyclonev_lcell_comb \wb_sel_block|Mux27~4 (
// Equation(s):
// \wb_sel_block|Mux27~4_combout  = ( \lsu_block|output_per_reg[7][0][4]~q  & ( \lsu_block|Equal16~0_combout  & ( (\alu_block|Mux26~0_combout  & (!\imem_block|imem~13_combout  & (!\alu_block|Mux25~0_combout  & !\lsu_block|output_per_reg[3][0][4]~q ))) ) ) ) 
// # ( !\lsu_block|output_per_reg[7][0][4]~q  & ( \lsu_block|Equal16~0_combout  & ( (\alu_block|Mux26~0_combout  & (!\imem_block|imem~13_combout  & ((!\lsu_block|output_per_reg[3][0][4]~q ) # (\alu_block|Mux25~0_combout )))) ) ) )

	.dataa(!\alu_block|Mux26~0_combout ),
	.datab(!\imem_block|imem~13_combout ),
	.datac(!\alu_block|Mux25~0_combout ),
	.datad(!\lsu_block|output_per_reg[3][0][4]~q ),
	.datae(!\lsu_block|output_per_reg[7][0][4]~q ),
	.dataf(!\lsu_block|Equal16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wb_sel_block|Mux27~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wb_sel_block|Mux27~4 .extended_lut = "off";
defparam \wb_sel_block|Mux27~4 .lut_mask = 64'h0000000044044000;
defparam \wb_sel_block|Mux27~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y5_N53
dffeas \lsu_block|output_per_reg[2][0][4] (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lsu_block|output_per_reg[2][0][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lsu_block|output_per_reg[2][0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lsu_block|output_per_reg[2][0][4] .is_wysiwyg = "true";
defparam \lsu_block|output_per_reg[2][0][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N51
cyclonev_lcell_comb \wb_sel_block|Mux27~2 (
// Equation(s):
// \wb_sel_block|Mux27~2_combout  = ( \lsu_block|Equal15~3_combout  & ( (\lsu_block|Equal15~2_combout  & (!\imem_block|imem~13_combout  & ((!\alu_block|Mux26~0_combout ) # (!\lsu_block|output_per_reg[2][0][4]~q )))) ) )

	.dataa(!\lsu_block|Equal15~2_combout ),
	.datab(!\alu_block|Mux26~0_combout ),
	.datac(!\imem_block|imem~13_combout ),
	.datad(!\lsu_block|output_per_reg[2][0][4]~q ),
	.datae(gnd),
	.dataf(!\lsu_block|Equal15~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wb_sel_block|Mux27~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wb_sel_block|Mux27~2 .extended_lut = "off";
defparam \wb_sel_block|Mux27~2 .lut_mask = 64'h0000000050405040;
defparam \wb_sel_block|Mux27~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y6_N29
dffeas \lsu_block|output_per_reg[8][0][4] (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lsu_block|output_per_reg[8][0][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lsu_block|output_per_reg[8][0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lsu_block|output_per_reg[8][0][4] .is_wysiwyg = "true";
defparam \lsu_block|output_per_reg[8][0][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N27
cyclonev_lcell_comb \wb_sel_block|Mux27~1 (
// Equation(s):
// \wb_sel_block|Mux27~1_combout  = ( \lsu_block|Equal23~1_combout  & ( (!\imem_block|imem~13_combout  & ((!\lsu_block|output_per_reg[8][0][4]~q ) # (\lsu_block|Equal19~2_combout ))) ) ) # ( !\lsu_block|Equal23~1_combout  & ( (\lsu_block|Equal19~2_combout  & 
// !\imem_block|imem~13_combout ) ) )

	.dataa(!\lsu_block|Equal19~2_combout ),
	.datab(!\imem_block|imem~13_combout ),
	.datac(gnd),
	.datad(!\lsu_block|output_per_reg[8][0][4]~q ),
	.datae(gnd),
	.dataf(!\lsu_block|Equal23~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wb_sel_block|Mux27~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wb_sel_block|Mux27~1 .extended_lut = "off";
defparam \wb_sel_block|Mux27~1 .lut_mask = 64'h44444444CC44CC44;
defparam \wb_sel_block|Mux27~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y5_N4
dffeas \lsu_block|output_per_reg[6][0][4] (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lsu_block|output_per_reg[6][0][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lsu_block|output_per_reg[6][0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lsu_block|output_per_reg[6][0][4] .is_wysiwyg = "true";
defparam \lsu_block|output_per_reg[6][0][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N3
cyclonev_lcell_comb \wb_sel_block|Mux27~0 (
// Equation(s):
// \wb_sel_block|Mux27~0_combout  = ( !\lsu_block|output_per_reg[6][0][4]~q  & ( \lsu_block|Equal19~0_combout  & ( (\alu_block|Mux26~0_combout  & (!\imem_block|imem~13_combout  & (\lsu_block|Equal15~5_combout  & !\alu_block|Mux24~0_combout ))) ) ) )

	.dataa(!\alu_block|Mux26~0_combout ),
	.datab(!\imem_block|imem~13_combout ),
	.datac(!\lsu_block|Equal15~5_combout ),
	.datad(!\alu_block|Mux24~0_combout ),
	.datae(!\lsu_block|output_per_reg[6][0][4]~q ),
	.dataf(!\lsu_block|Equal19~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wb_sel_block|Mux27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wb_sel_block|Mux27~0 .extended_lut = "off";
defparam \wb_sel_block|Mux27~0 .lut_mask = 64'h0000000004000000;
defparam \wb_sel_block|Mux27~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y5_N17
dffeas \lsu_block|output_per_reg[9][0][4] (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lsu_block|output_per_reg[9][0][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lsu_block|output_per_reg[9][0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lsu_block|output_per_reg[9][0][4] .is_wysiwyg = "true";
defparam \lsu_block|output_per_reg[9][0][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y5_N40
dffeas \lsu_block|output_per_reg[10][0][4]~DUPLICATE (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lsu_block|output_per_reg[10][0][4]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lsu_block|output_per_reg[10][0][4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lsu_block|output_per_reg[10][0][4]~DUPLICATE .is_wysiwyg = "true";
defparam \lsu_block|output_per_reg[10][0][4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y5_N41
dffeas \lsu_block|output_per_reg[10][0][4] (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lsu_block|output_per_reg[10][0][4]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lsu_block|output_per_reg[10][0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lsu_block|output_per_reg[10][0][4] .is_wysiwyg = "true";
defparam \lsu_block|output_per_reg[10][0][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N15
cyclonev_lcell_comb \wb_sel_block|Mux27~5 (
// Equation(s):
// \wb_sel_block|Mux27~5_combout  = ( !\lsu_block|output_per_reg[9][0][4]~q  & ( \lsu_block|output_per_reg[10][0][4]~q  & ( (!\imem_block|imem~13_combout  & \lsu_block|Equal24~1_combout ) ) ) ) # ( \lsu_block|output_per_reg[9][0][4]~q  & ( 
// !\lsu_block|output_per_reg[10][0][4]~q  & ( (!\imem_block|imem~13_combout  & (\lsu_block|Equal25~0_combout  & \lsu_block|Equal23~2_combout )) ) ) ) # ( !\lsu_block|output_per_reg[9][0][4]~q  & ( !\lsu_block|output_per_reg[10][0][4]~q  & ( 
// (!\imem_block|imem~13_combout  & (((\lsu_block|Equal25~0_combout  & \lsu_block|Equal23~2_combout )) # (\lsu_block|Equal24~1_combout ))) ) ) )

	.dataa(!\imem_block|imem~13_combout ),
	.datab(!\lsu_block|Equal25~0_combout ),
	.datac(!\lsu_block|Equal24~1_combout ),
	.datad(!\lsu_block|Equal23~2_combout ),
	.datae(!\lsu_block|output_per_reg[9][0][4]~q ),
	.dataf(!\lsu_block|output_per_reg[10][0][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wb_sel_block|Mux27~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wb_sel_block|Mux27~5 .extended_lut = "off";
defparam \wb_sel_block|Mux27~5 .lut_mask = 64'h0A2A00220A0A0000;
defparam \wb_sel_block|Mux27~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N18
cyclonev_lcell_comb \wb_sel_block|Mux27~6 (
// Equation(s):
// \wb_sel_block|Mux27~6_combout  = ( !\wb_sel_block|Mux27~0_combout  & ( !\wb_sel_block|Mux27~5_combout  & ( (!\wb_sel_block|Mux27~3_combout  & (!\wb_sel_block|Mux27~4_combout  & (!\wb_sel_block|Mux27~2_combout  & !\wb_sel_block|Mux27~1_combout ))) ) ) )

	.dataa(!\wb_sel_block|Mux27~3_combout ),
	.datab(!\wb_sel_block|Mux27~4_combout ),
	.datac(!\wb_sel_block|Mux27~2_combout ),
	.datad(!\wb_sel_block|Mux27~1_combout ),
	.datae(!\wb_sel_block|Mux27~0_combout ),
	.dataf(!\wb_sel_block|Mux27~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wb_sel_block|Mux27~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wb_sel_block|Mux27~6 .extended_lut = "off";
defparam \wb_sel_block|Mux27~6 .lut_mask = 64'h8000000000000000;
defparam \wb_sel_block|Mux27~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N6
cyclonev_lcell_comb \wb_sel_block|Mux27~7 (
// Equation(s):
// \wb_sel_block|Mux27~7_combout  = ( \wb_sel_block|Mux27~6_combout  & ( (!\wb_sel_block|Mux29~0_combout  & (((\wb_sel_block|Mux29~10_combout  & !\lsu_block|Equal10~1_combout )))) # (\wb_sel_block|Mux29~0_combout  & ((!\wb_sel_block|Mux30~7_combout ) # 
// ((\wb_sel_block|Mux29~10_combout )))) ) ) # ( !\wb_sel_block|Mux27~6_combout  & ( (!\wb_sel_block|Mux29~0_combout  & (((\wb_sel_block|Mux29~10_combout  & !\lsu_block|Equal10~1_combout )))) # (\wb_sel_block|Mux29~0_combout  & 
// (!\wb_sel_block|Mux30~7_combout  & (!\wb_sel_block|Mux29~10_combout ))) ) )

	.dataa(!\wb_sel_block|Mux30~7_combout ),
	.datab(!\wb_sel_block|Mux29~0_combout ),
	.datac(!\wb_sel_block|Mux29~10_combout ),
	.datad(!\lsu_block|Equal10~1_combout ),
	.datae(gnd),
	.dataf(!\wb_sel_block|Mux27~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wb_sel_block|Mux27~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wb_sel_block|Mux27~7 .extended_lut = "off";
defparam \wb_sel_block|Mux27~7 .lut_mask = 64'h2C202C202F232F23;
defparam \wb_sel_block|Mux27~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y5_N45
cyclonev_lcell_comb \wb_sel_block|Mux27~8 (
// Equation(s):
// \wb_sel_block|Mux27~8_combout  = ( \wb_sel_block|Mux27~7_combout  & ( (\ctr_unit_block|Decoder2~0_combout ) # (\alu_block|Mux27~0_combout ) ) ) # ( !\wb_sel_block|Mux27~7_combout  & ( (\alu_block|Mux27~0_combout  & !\ctr_unit_block|Decoder2~0_combout ) ) 
// )

	.dataa(!\alu_block|Mux27~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\ctr_unit_block|Decoder2~0_combout ),
	.datae(gnd),
	.dataf(!\wb_sel_block|Mux27~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wb_sel_block|Mux27~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wb_sel_block|Mux27~8 .extended_lut = "off";
defparam \wb_sel_block|Mux27~8 .lut_mask = 64'h5500550055FF55FF;
defparam \wb_sel_block|Mux27~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y5_N47
dffeas \regfile_block|mem~996 (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(\wb_sel_block|Mux27~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile_block|mem~1108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile_block|mem~996_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile_block|mem~996 .is_wysiwyg = "true";
defparam \regfile_block|mem~996 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N15
cyclonev_lcell_comb \regfile_block|mem~1066 (
// Equation(s):
// \regfile_block|mem~1066_combout  = ( \imem_block|imem~5_combout  & ( (!\imem_block|imem~7_combout  & ((\regfile_block|mem~932_q ))) # (\imem_block|imem~7_combout  & (\regfile_block|mem~996_q )) ) )

	.dataa(gnd),
	.datab(!\regfile_block|mem~996_q ),
	.datac(!\imem_block|imem~7_combout ),
	.datad(!\regfile_block|mem~932_q ),
	.datae(gnd),
	.dataf(!\imem_block|imem~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile_block|mem~1066_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile_block|mem~1066 .extended_lut = "off";
defparam \regfile_block|mem~1066 .lut_mask = 64'h0000000003F303F3;
defparam \regfile_block|mem~1066 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N45
cyclonev_lcell_comb \alu_block|Add0~97 (
// Equation(s):
// \alu_block|Add0~97_sumout  = SUM(( \mux_operand_b|out_o[5]~10_combout  ) + ( \regfile_block|mem~1067_combout  ) + ( \alu_block|Add0~94  ))
// \alu_block|Add0~98  = CARRY(( \mux_operand_b|out_o[5]~10_combout  ) + ( \regfile_block|mem~1067_combout  ) + ( \alu_block|Add0~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regfile_block|mem~1067_combout ),
	.datad(!\mux_operand_b|out_o[5]~10_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_block|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_block|Add0~97_sumout ),
	.cout(\alu_block|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \alu_block|Add0~97 .extended_lut = "off";
defparam \alu_block|Add0~97 .lut_mask = 64'h0000F0F0000000FF;
defparam \alu_block|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N30
cyclonev_lcell_comb \alu_block|Add1~97 (
// Equation(s):
// \alu_block|Add1~97_sumout  = SUM(( \regfile_block|mem~1067_combout  ) + ( !\mux_operand_b|out_o[5]~10_combout  ) + ( \alu_block|Add1~94  ))
// \alu_block|Add1~98  = CARRY(( \regfile_block|mem~1067_combout  ) + ( !\mux_operand_b|out_o[5]~10_combout  ) + ( \alu_block|Add1~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mux_operand_b|out_o[5]~10_combout ),
	.datad(!\regfile_block|mem~1067_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_block|Add1~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_block|Add1~97_sumout ),
	.cout(\alu_block|Add1~98 ),
	.shareout());
// synopsys translate_off
defparam \alu_block|Add1~97 .extended_lut = "off";
defparam \alu_block|Add1~97 .lut_mask = 64'h00000F0F000000FF;
defparam \alu_block|Add1~97 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N3
cyclonev_lcell_comb \alu_block|Mux26~0 (
// Equation(s):
// \alu_block|Mux26~0_combout  = ( \alu_block|Add1~97_sumout  & ( (!\ctr_unit_block|Mux6~0_combout  & (((\alu_block|Add0~97_sumout )) # (\ctr_unit_block|Mux9~0_combout ))) # (\ctr_unit_block|Mux6~0_combout  & (((\alu_block|Mux26~1_combout )))) ) ) # ( 
// !\alu_block|Add1~97_sumout  & ( (!\ctr_unit_block|Mux6~0_combout  & (!\ctr_unit_block|Mux9~0_combout  & ((\alu_block|Add0~97_sumout )))) # (\ctr_unit_block|Mux6~0_combout  & (((\alu_block|Mux26~1_combout )))) ) )

	.dataa(!\ctr_unit_block|Mux9~0_combout ),
	.datab(!\ctr_unit_block|Mux6~0_combout ),
	.datac(!\alu_block|Mux26~1_combout ),
	.datad(!\alu_block|Add0~97_sumout ),
	.datae(gnd),
	.dataf(!\alu_block|Add1~97_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_block|Mux26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_block|Mux26~0 .extended_lut = "off";
defparam \alu_block|Mux26~0 .lut_mask = 64'h038B038B47CF47CF;
defparam \alu_block|Mux26~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N9
cyclonev_lcell_comb \wb_sel_block|Mux26~10 (
// Equation(s):
// \wb_sel_block|Mux26~10_combout  = ( \alu_block|Mux25~0_combout  & ( !\alu_block|Mux24~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\alu_block|Mux24~0_combout ),
	.datae(gnd),
	.dataf(!\alu_block|Mux25~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wb_sel_block|Mux26~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wb_sel_block|Mux26~10 .extended_lut = "off";
defparam \wb_sel_block|Mux26~10 .lut_mask = 64'h00000000FF00FF00;
defparam \wb_sel_block|Mux26~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N54
cyclonev_lcell_comb \wb_sel_block|Mux26~11 (
// Equation(s):
// \wb_sel_block|Mux26~11_combout  = ( !\alu_block|Mux25~0_combout  & ( (\alu_block|Mux26~0_combout  & !\alu_block|Mux27~0_combout ) ) )

	.dataa(!\alu_block|Mux26~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\alu_block|Mux27~0_combout ),
	.datae(gnd),
	.dataf(!\alu_block|Mux25~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wb_sel_block|Mux26~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wb_sel_block|Mux26~11 .extended_lut = "off";
defparam \wb_sel_block|Mux26~11 .lut_mask = 64'h5500550000000000;
defparam \wb_sel_block|Mux26~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N21
cyclonev_lcell_comb \wb_sel_block|Mux26~0 (
// Equation(s):
// \wb_sel_block|Mux26~0_combout  = ( \alu_block|Mux26~0_combout  & ( (\wb_sel_block|Mux26~11_combout  & ((\wb_sel_block|Mux26~10_combout ) # (\alu_block|Mux27~0_combout ))) ) ) # ( !\alu_block|Mux26~0_combout  & ( \wb_sel_block|Mux26~11_combout  ) )

	.dataa(gnd),
	.datab(!\alu_block|Mux27~0_combout ),
	.datac(!\wb_sel_block|Mux26~10_combout ),
	.datad(!\wb_sel_block|Mux26~11_combout ),
	.datae(gnd),
	.dataf(!\alu_block|Mux26~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wb_sel_block|Mux26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wb_sel_block|Mux26~0 .extended_lut = "off";
defparam \wb_sel_block|Mux26~0 .lut_mask = 64'h00FF00FF003F003F;
defparam \wb_sel_block|Mux26~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y9_N20
dffeas \lsu_block|output_per_reg[8][0][5] (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lsu_block|output_per_reg[8][0][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lsu_block|output_per_reg[8][0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lsu_block|output_per_reg[8][0][5] .is_wysiwyg = "true";
defparam \lsu_block|output_per_reg[8][0][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N18
cyclonev_lcell_comb \wb_sel_block|Mux26~2 (
// Equation(s):
// \wb_sel_block|Mux26~2_combout  = ( \lsu_block|Equal19~2_combout  & ( !\imem_block|imem~13_combout  ) ) # ( !\lsu_block|Equal19~2_combout  & ( (!\imem_block|imem~13_combout  & (\lsu_block|Equal23~1_combout  & !\lsu_block|output_per_reg[8][0][5]~q )) ) )

	.dataa(!\imem_block|imem~13_combout ),
	.datab(gnd),
	.datac(!\lsu_block|Equal23~1_combout ),
	.datad(!\lsu_block|output_per_reg[8][0][5]~q ),
	.datae(gnd),
	.dataf(!\lsu_block|Equal19~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wb_sel_block|Mux26~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wb_sel_block|Mux26~2 .extended_lut = "off";
defparam \wb_sel_block|Mux26~2 .lut_mask = 64'h0A000A00AAAAAAAA;
defparam \wb_sel_block|Mux26~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y9_N59
dffeas \lsu_block|output_per_reg[2][0][5] (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lsu_block|output_per_reg[2][0][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lsu_block|output_per_reg[2][0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lsu_block|output_per_reg[2][0][5] .is_wysiwyg = "true";
defparam \lsu_block|output_per_reg[2][0][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N57
cyclonev_lcell_comb \wb_sel_block|Mux26~3 (
// Equation(s):
// \wb_sel_block|Mux26~3_combout  = ( \lsu_block|Equal15~3_combout  & ( (!\imem_block|imem~13_combout  & (\lsu_block|Equal15~2_combout  & ((!\alu_block|Mux26~0_combout ) # (!\lsu_block|output_per_reg[2][0][5]~q )))) ) )

	.dataa(!\alu_block|Mux26~0_combout ),
	.datab(!\imem_block|imem~13_combout ),
	.datac(!\lsu_block|Equal15~2_combout ),
	.datad(!\lsu_block|output_per_reg[2][0][5]~q ),
	.datae(gnd),
	.dataf(!\lsu_block|Equal15~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wb_sel_block|Mux26~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wb_sel_block|Mux26~3 .extended_lut = "off";
defparam \wb_sel_block|Mux26~3 .lut_mask = 64'h000000000C080C08;
defparam \wb_sel_block|Mux26~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y9_N52
dffeas \lsu_block|output_per_reg[7][0][5]~DUPLICATE (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lsu_block|output_per_reg[7][0][5]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lsu_block|output_per_reg[7][0][5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lsu_block|output_per_reg[7][0][5]~DUPLICATE .is_wysiwyg = "true";
defparam \lsu_block|output_per_reg[7][0][5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y9_N53
dffeas \lsu_block|output_per_reg[7][0][5] (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lsu_block|output_per_reg[7][0][5]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lsu_block|output_per_reg[7][0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lsu_block|output_per_reg[7][0][5] .is_wysiwyg = "true";
defparam \lsu_block|output_per_reg[7][0][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y9_N26
dffeas \lsu_block|output_per_reg[3][0][5] (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lsu_block|output_per_reg[3][0][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lsu_block|output_per_reg[3][0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lsu_block|output_per_reg[3][0][5] .is_wysiwyg = "true";
defparam \lsu_block|output_per_reg[3][0][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N24
cyclonev_lcell_comb \wb_sel_block|Mux26~5 (
// Equation(s):
// \wb_sel_block|Mux26~5_combout  = ( \lsu_block|output_per_reg[3][0][5]~q  & ( \lsu_block|Equal16~0_combout  & ( (!\lsu_block|output_per_reg[7][0][5]~q  & (\alu_block|Mux25~0_combout  & (\alu_block|Mux26~0_combout  & !\imem_block|imem~13_combout ))) ) ) ) # 
// ( !\lsu_block|output_per_reg[3][0][5]~q  & ( \lsu_block|Equal16~0_combout  & ( (\alu_block|Mux26~0_combout  & (!\imem_block|imem~13_combout  & ((!\lsu_block|output_per_reg[7][0][5]~q ) # (!\alu_block|Mux25~0_combout )))) ) ) )

	.dataa(!\lsu_block|output_per_reg[7][0][5]~q ),
	.datab(!\alu_block|Mux25~0_combout ),
	.datac(!\alu_block|Mux26~0_combout ),
	.datad(!\imem_block|imem~13_combout ),
	.datae(!\lsu_block|output_per_reg[3][0][5]~q ),
	.dataf(!\lsu_block|Equal16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wb_sel_block|Mux26~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wb_sel_block|Mux26~5 .extended_lut = "off";
defparam \wb_sel_block|Mux26~5 .lut_mask = 64'h000000000E000200;
defparam \wb_sel_block|Mux26~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y9_N32
dffeas \lsu_block|output_per_reg[6][0][5] (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lsu_block|output_per_reg[6][0][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lsu_block|output_per_reg[6][0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lsu_block|output_per_reg[6][0][5] .is_wysiwyg = "true";
defparam \lsu_block|output_per_reg[6][0][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N30
cyclonev_lcell_comb \wb_sel_block|Mux26~1 (
// Equation(s):
// \wb_sel_block|Mux26~1_combout  = ( !\lsu_block|output_per_reg[6][0][5]~q  & ( \lsu_block|Equal15~5_combout  & ( (!\alu_block|Mux24~0_combout  & (!\imem_block|imem~13_combout  & (\alu_block|Mux26~0_combout  & \lsu_block|Equal19~0_combout ))) ) ) )

	.dataa(!\alu_block|Mux24~0_combout ),
	.datab(!\imem_block|imem~13_combout ),
	.datac(!\alu_block|Mux26~0_combout ),
	.datad(!\lsu_block|Equal19~0_combout ),
	.datae(!\lsu_block|output_per_reg[6][0][5]~q ),
	.dataf(!\lsu_block|Equal15~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wb_sel_block|Mux26~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wb_sel_block|Mux26~1 .extended_lut = "off";
defparam \wb_sel_block|Mux26~1 .lut_mask = 64'h0000000000080000;
defparam \wb_sel_block|Mux26~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y9_N17
dffeas \lsu_block|output_per_reg[10][0][5] (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lsu_block|output_per_reg[10][0][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lsu_block|output_per_reg[10][0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lsu_block|output_per_reg[10][0][5] .is_wysiwyg = "true";
defparam \lsu_block|output_per_reg[10][0][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y9_N14
dffeas \lsu_block|output_per_reg[9][0][5] (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lsu_block|output_per_reg[9][0][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lsu_block|output_per_reg[9][0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lsu_block|output_per_reg[9][0][5] .is_wysiwyg = "true";
defparam \lsu_block|output_per_reg[9][0][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y9_N12
cyclonev_lcell_comb \wb_sel_block|Mux26~6 (
// Equation(s):
// \wb_sel_block|Mux26~6_combout  = ( \lsu_block|Equal25~0_combout  & ( \lsu_block|Equal24~1_combout  & ( (!\imem_block|imem~13_combout  & ((!\lsu_block|output_per_reg[9][0][5]~q ) # ((!\lsu_block|output_per_reg[10][0][5]~q  & \lsu_block|Equal23~2_combout 
// )))) ) ) ) # ( !\lsu_block|Equal25~0_combout  & ( \lsu_block|Equal24~1_combout  & ( (!\imem_block|imem~13_combout  & !\lsu_block|output_per_reg[9][0][5]~q ) ) ) ) # ( \lsu_block|Equal25~0_combout  & ( !\lsu_block|Equal24~1_combout  & ( 
// (!\imem_block|imem~13_combout  & (!\lsu_block|output_per_reg[10][0][5]~q  & \lsu_block|Equal23~2_combout )) ) ) )

	.dataa(!\imem_block|imem~13_combout ),
	.datab(!\lsu_block|output_per_reg[10][0][5]~q ),
	.datac(!\lsu_block|Equal23~2_combout ),
	.datad(!\lsu_block|output_per_reg[9][0][5]~q ),
	.datae(!\lsu_block|Equal25~0_combout ),
	.dataf(!\lsu_block|Equal24~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wb_sel_block|Mux26~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wb_sel_block|Mux26~6 .extended_lut = "off";
defparam \wb_sel_block|Mux26~6 .lut_mask = 64'h00000808AA00AA08;
defparam \wb_sel_block|Mux26~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y7_N50
dffeas \lsu_block|output_per_reg[1][0][5] (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lsu_block|output_per_reg[1][0][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lsu_block|output_per_reg[1][0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lsu_block|output_per_reg[1][0][5] .is_wysiwyg = "true";
defparam \lsu_block|output_per_reg[1][0][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y7_N47
dffeas \lsu_block|output_per_reg[5][0][5]~DUPLICATE (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lsu_block|output_per_reg[5][0][5]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lsu_block|output_per_reg[5][0][5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lsu_block|output_per_reg[5][0][5]~DUPLICATE .is_wysiwyg = "true";
defparam \lsu_block|output_per_reg[5][0][5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y7_N46
dffeas \lsu_block|output_per_reg[5][0][5] (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lsu_block|output_per_reg[5][0][5]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lsu_block|output_per_reg[5][0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lsu_block|output_per_reg[5][0][5] .is_wysiwyg = "true";
defparam \lsu_block|output_per_reg[5][0][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N48
cyclonev_lcell_comb \wb_sel_block|Mux26~4 (
// Equation(s):
// \wb_sel_block|Mux26~4_combout  = ( !\lsu_block|output_per_reg[1][0][5]~q  & ( \lsu_block|output_per_reg[5][0][5]~q  & ( (!\imem_block|imem~13_combout  & (\lsu_block|Equal16~0_combout  & (!\alu_block|Mux26~0_combout  & !\alu_block|Mux25~0_combout ))) ) ) ) 
// # ( \lsu_block|output_per_reg[1][0][5]~q  & ( !\lsu_block|output_per_reg[5][0][5]~q  & ( (!\imem_block|imem~13_combout  & (\lsu_block|Equal16~0_combout  & (!\alu_block|Mux26~0_combout  & \alu_block|Mux25~0_combout ))) ) ) ) # ( 
// !\lsu_block|output_per_reg[1][0][5]~q  & ( !\lsu_block|output_per_reg[5][0][5]~q  & ( (!\imem_block|imem~13_combout  & (\lsu_block|Equal16~0_combout  & !\alu_block|Mux26~0_combout )) ) ) )

	.dataa(!\imem_block|imem~13_combout ),
	.datab(!\lsu_block|Equal16~0_combout ),
	.datac(!\alu_block|Mux26~0_combout ),
	.datad(!\alu_block|Mux25~0_combout ),
	.datae(!\lsu_block|output_per_reg[1][0][5]~q ),
	.dataf(!\lsu_block|output_per_reg[5][0][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wb_sel_block|Mux26~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wb_sel_block|Mux26~4 .extended_lut = "off";
defparam \wb_sel_block|Mux26~4 .lut_mask = 64'h2020002020000000;
defparam \wb_sel_block|Mux26~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N48
cyclonev_lcell_comb \wb_sel_block|Mux26~7 (
// Equation(s):
// \wb_sel_block|Mux26~7_combout  = ( !\wb_sel_block|Mux26~6_combout  & ( !\wb_sel_block|Mux26~4_combout  & ( (!\wb_sel_block|Mux26~2_combout  & (!\wb_sel_block|Mux26~3_combout  & (!\wb_sel_block|Mux26~5_combout  & !\wb_sel_block|Mux26~1_combout ))) ) ) )

	.dataa(!\wb_sel_block|Mux26~2_combout ),
	.datab(!\wb_sel_block|Mux26~3_combout ),
	.datac(!\wb_sel_block|Mux26~5_combout ),
	.datad(!\wb_sel_block|Mux26~1_combout ),
	.datae(!\wb_sel_block|Mux26~6_combout ),
	.dataf(!\wb_sel_block|Mux26~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wb_sel_block|Mux26~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wb_sel_block|Mux26~7 .extended_lut = "off";
defparam \wb_sel_block|Mux26~7 .lut_mask = 64'h8000000000000000;
defparam \wb_sel_block|Mux26~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N12
cyclonev_lcell_comb \wb_sel_block|Mux26~8 (
// Equation(s):
// \wb_sel_block|Mux26~8_combout  = ( \wb_sel_block|Mux29~10_combout  & ( \wb_sel_block|Mux26~7_combout  & ( (!\lsu_block|Equal10~1_combout ) # (\wb_sel_block|Mux29~0_combout ) ) ) ) # ( !\wb_sel_block|Mux29~10_combout  & ( \wb_sel_block|Mux26~7_combout  & ( 
// (!\wb_sel_block|Mux29~0_combout  & ((\wb_sel_block|Mux26~0_combout ))) # (\wb_sel_block|Mux29~0_combout  & (!\wb_sel_block|Mux30~7_combout )) ) ) ) # ( \wb_sel_block|Mux29~10_combout  & ( !\wb_sel_block|Mux26~7_combout  & ( (!\lsu_block|Equal10~1_combout  
// & !\wb_sel_block|Mux29~0_combout ) ) ) ) # ( !\wb_sel_block|Mux29~10_combout  & ( !\wb_sel_block|Mux26~7_combout  & ( (!\wb_sel_block|Mux29~0_combout  & ((\wb_sel_block|Mux26~0_combout ))) # (\wb_sel_block|Mux29~0_combout  & 
// (!\wb_sel_block|Mux30~7_combout )) ) ) )

	.dataa(!\wb_sel_block|Mux30~7_combout ),
	.datab(!\lsu_block|Equal10~1_combout ),
	.datac(!\wb_sel_block|Mux26~0_combout ),
	.datad(!\wb_sel_block|Mux29~0_combout ),
	.datae(!\wb_sel_block|Mux29~10_combout ),
	.dataf(!\wb_sel_block|Mux26~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wb_sel_block|Mux26~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wb_sel_block|Mux26~8 .extended_lut = "off";
defparam \wb_sel_block|Mux26~8 .lut_mask = 64'h0FAACC000FAACCFF;
defparam \wb_sel_block|Mux26~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N36
cyclonev_lcell_comb \wb_sel_block|Mux26~9 (
// Equation(s):
// \wb_sel_block|Mux26~9_combout  = ( \wb_sel_block|Mux26~8_combout  & ( (\alu_block|Mux26~0_combout ) # (\ctr_unit_block|Decoder2~0_combout ) ) ) # ( !\wb_sel_block|Mux26~8_combout  & ( (!\ctr_unit_block|Decoder2~0_combout  & \alu_block|Mux26~0_combout ) ) 
// )

	.dataa(gnd),
	.datab(!\ctr_unit_block|Decoder2~0_combout ),
	.datac(!\alu_block|Mux26~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\wb_sel_block|Mux26~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wb_sel_block|Mux26~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wb_sel_block|Mux26~9 .extended_lut = "off";
defparam \wb_sel_block|Mux26~9 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \wb_sel_block|Mux26~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y9_N2
dffeas \regfile_block|mem~997 (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_sel_block|Mux26~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile_block|mem~1108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile_block|mem~997_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile_block|mem~997 .is_wysiwyg = "true";
defparam \regfile_block|mem~997 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y9_N24
cyclonev_lcell_comb \regfile_block|mem~1085 (
// Equation(s):
// \regfile_block|mem~1085_combout  = ( \imem_block|imem~11_combout  & ( (\imem_block|imem~9_combout  & ((\imem_block|imem~4_combout ) # (\regfile_block|mem~997_q ))) ) ) # ( !\imem_block|imem~11_combout  & ( (\imem_block|imem~9_combout  & 
// ((\imem_block|imem~4_combout ) # (\regfile_block|mem~933_q ))) ) )

	.dataa(!\regfile_block|mem~997_q ),
	.datab(!\regfile_block|mem~933_q ),
	.datac(!\imem_block|imem~4_combout ),
	.datad(!\imem_block|imem~9_combout ),
	.datae(gnd),
	.dataf(!\imem_block|imem~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile_block|mem~1085_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile_block|mem~1085 .extended_lut = "off";
defparam \regfile_block|mem~1085 .lut_mask = 64'h003F003F005F005F;
defparam \regfile_block|mem~1085 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N3
cyclonev_lcell_comb \mux_operand_b|out_o[5]~10 (
// Equation(s):
// \mux_operand_b|out_o[5]~10_combout  = ( \regfile_block|mem~1085_combout  & ( (!\ctr_unit_block|Mux5~0_combout  & !\imem_block|imem~4_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ctr_unit_block|Mux5~0_combout ),
	.datad(!\imem_block|imem~4_combout ),
	.datae(gnd),
	.dataf(!\regfile_block|mem~1085_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_operand_b|out_o[5]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_operand_b|out_o[5]~10 .extended_lut = "off";
defparam \mux_operand_b|out_o[5]~10 .lut_mask = 64'h00000000F000F000;
defparam \mux_operand_b|out_o[5]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N33
cyclonev_lcell_comb \alu_block|Add1~101 (
// Equation(s):
// \alu_block|Add1~101_sumout  = SUM(( \regfile_block|mem~1068_combout  ) + ( !\mux_operand_b|out_o[6]~11_combout  ) + ( \alu_block|Add1~98  ))
// \alu_block|Add1~102  = CARRY(( \regfile_block|mem~1068_combout  ) + ( !\mux_operand_b|out_o[6]~11_combout  ) + ( \alu_block|Add1~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mux_operand_b|out_o[6]~11_combout ),
	.datad(!\regfile_block|mem~1068_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_block|Add1~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_block|Add1~101_sumout ),
	.cout(\alu_block|Add1~102 ),
	.shareout());
// synopsys translate_off
defparam \alu_block|Add1~101 .extended_lut = "off";
defparam \alu_block|Add1~101 .lut_mask = 64'h00000F0F000000FF;
defparam \alu_block|Add1~101 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N48
cyclonev_lcell_comb \alu_block|Add0~101 (
// Equation(s):
// \alu_block|Add0~101_sumout  = SUM(( \regfile_block|mem~1068_combout  ) + ( \mux_operand_b|out_o[6]~11_combout  ) + ( \alu_block|Add0~98  ))
// \alu_block|Add0~102  = CARRY(( \regfile_block|mem~1068_combout  ) + ( \mux_operand_b|out_o[6]~11_combout  ) + ( \alu_block|Add0~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mux_operand_b|out_o[6]~11_combout ),
	.datad(!\regfile_block|mem~1068_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_block|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_block|Add0~101_sumout ),
	.cout(\alu_block|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \alu_block|Add0~101 .extended_lut = "off";
defparam \alu_block|Add0~101 .lut_mask = 64'h0000F0F0000000FF;
defparam \alu_block|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N39
cyclonev_lcell_comb \alu_block|Mux25~0 (
// Equation(s):
// \alu_block|Mux25~0_combout  = ( \alu_block|Add0~101_sumout  & ( (!\ctr_unit_block|Mux6~0_combout  & (((!\ctr_unit_block|Mux9~0_combout ) # (\alu_block|Add1~101_sumout )))) # (\ctr_unit_block|Mux6~0_combout  & (\alu_block|Mux25~1_combout )) ) ) # ( 
// !\alu_block|Add0~101_sumout  & ( (!\ctr_unit_block|Mux6~0_combout  & (((\ctr_unit_block|Mux9~0_combout  & \alu_block|Add1~101_sumout )))) # (\ctr_unit_block|Mux6~0_combout  & (\alu_block|Mux25~1_combout )) ) )

	.dataa(!\alu_block|Mux25~1_combout ),
	.datab(!\ctr_unit_block|Mux9~0_combout ),
	.datac(!\ctr_unit_block|Mux6~0_combout ),
	.datad(!\alu_block|Add1~101_sumout ),
	.datae(gnd),
	.dataf(!\alu_block|Add0~101_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_block|Mux25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_block|Mux25~0 .extended_lut = "off";
defparam \alu_block|Mux25~0 .lut_mask = 64'h05350535C5F5C5F5;
defparam \alu_block|Mux25~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y7_N14
dffeas \lsu_block|output_per_reg[8][0][6] (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lsu_block|output_per_reg[8][0][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lsu_block|output_per_reg[8][0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lsu_block|output_per_reg[8][0][6] .is_wysiwyg = "true";
defparam \lsu_block|output_per_reg[8][0][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N12
cyclonev_lcell_comb \wb_sel_block|Mux25~1 (
// Equation(s):
// \wb_sel_block|Mux25~1_combout  = ( \lsu_block|Equal23~1_combout  & ( (!\imem_block|imem~13_combout  & ((!\lsu_block|output_per_reg[8][0][6]~q ) # (\lsu_block|Equal19~2_combout ))) ) ) # ( !\lsu_block|Equal23~1_combout  & ( (!\imem_block|imem~13_combout  & 
// \lsu_block|Equal19~2_combout ) ) )

	.dataa(gnd),
	.datab(!\imem_block|imem~13_combout ),
	.datac(!\lsu_block|Equal19~2_combout ),
	.datad(!\lsu_block|output_per_reg[8][0][6]~q ),
	.datae(gnd),
	.dataf(!\lsu_block|Equal23~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wb_sel_block|Mux25~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wb_sel_block|Mux25~1 .extended_lut = "off";
defparam \wb_sel_block|Mux25~1 .lut_mask = 64'h0C0C0C0CCC0CCC0C;
defparam \wb_sel_block|Mux25~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y7_N40
dffeas \lsu_block|output_per_reg[2][0][6]~DUPLICATE (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lsu_block|output_per_reg[2][0][6]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lsu_block|output_per_reg[2][0][6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \lsu_block|output_per_reg[2][0][6]~DUPLICATE .is_wysiwyg = "true";
defparam \lsu_block|output_per_reg[2][0][6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y7_N41
dffeas \lsu_block|output_per_reg[2][0][6] (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lsu_block|output_per_reg[2][0][6]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lsu_block|output_per_reg[2][0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lsu_block|output_per_reg[2][0][6] .is_wysiwyg = "true";
defparam \lsu_block|output_per_reg[2][0][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N54
cyclonev_lcell_comb \wb_sel_block|Mux25~2 (
// Equation(s):
// \wb_sel_block|Mux25~2_combout  = ( \lsu_block|Equal15~3_combout  & ( (!\imem_block|imem~13_combout  & (\lsu_block|Equal15~2_combout  & ((!\lsu_block|output_per_reg[2][0][6]~q ) # (!\alu_block|Mux26~0_combout )))) ) )

	.dataa(!\imem_block|imem~13_combout ),
	.datab(!\lsu_block|output_per_reg[2][0][6]~q ),
	.datac(!\alu_block|Mux26~0_combout ),
	.datad(!\lsu_block|Equal15~2_combout ),
	.datae(gnd),
	.dataf(!\lsu_block|Equal15~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wb_sel_block|Mux25~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wb_sel_block|Mux25~2 .extended_lut = "off";
defparam \wb_sel_block|Mux25~2 .lut_mask = 64'h0000000000A800A8;
defparam \wb_sel_block|Mux25~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y7_N52
dffeas \lsu_block|output_per_reg[1][0][6] (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lsu_block|output_per_reg[1][0][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lsu_block|output_per_reg[1][0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lsu_block|output_per_reg[1][0][6] .is_wysiwyg = "true";
defparam \lsu_block|output_per_reg[1][0][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y7_N2
dffeas \lsu_block|output_per_reg[5][0][6] (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lsu_block|output_per_reg[5][0][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lsu_block|output_per_reg[5][0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lsu_block|output_per_reg[5][0][6] .is_wysiwyg = "true";
defparam \lsu_block|output_per_reg[5][0][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N51
cyclonev_lcell_comb \wb_sel_block|Mux25~3 (
// Equation(s):
// \wb_sel_block|Mux25~3_combout  = ( !\lsu_block|output_per_reg[1][0][6]~q  & ( \lsu_block|output_per_reg[5][0][6]~q  & ( (!\imem_block|imem~13_combout  & (\lsu_block|Equal16~0_combout  & (!\alu_block|Mux25~0_combout  & !\alu_block|Mux26~0_combout ))) ) ) ) 
// # ( \lsu_block|output_per_reg[1][0][6]~q  & ( !\lsu_block|output_per_reg[5][0][6]~q  & ( (!\imem_block|imem~13_combout  & (\lsu_block|Equal16~0_combout  & (\alu_block|Mux25~0_combout  & !\alu_block|Mux26~0_combout ))) ) ) ) # ( 
// !\lsu_block|output_per_reg[1][0][6]~q  & ( !\lsu_block|output_per_reg[5][0][6]~q  & ( (!\imem_block|imem~13_combout  & (\lsu_block|Equal16~0_combout  & !\alu_block|Mux26~0_combout )) ) ) )

	.dataa(!\imem_block|imem~13_combout ),
	.datab(!\lsu_block|Equal16~0_combout ),
	.datac(!\alu_block|Mux25~0_combout ),
	.datad(!\alu_block|Mux26~0_combout ),
	.datae(!\lsu_block|output_per_reg[1][0][6]~q ),
	.dataf(!\lsu_block|output_per_reg[5][0][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wb_sel_block|Mux25~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wb_sel_block|Mux25~3 .extended_lut = "off";
defparam \wb_sel_block|Mux25~3 .lut_mask = 64'h2200020020000000;
defparam \wb_sel_block|Mux25~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y7_N20
dffeas \lsu_block|output_per_reg[6][0][6] (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lsu_block|output_per_reg[6][0][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lsu_block|output_per_reg[6][0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lsu_block|output_per_reg[6][0][6] .is_wysiwyg = "true";
defparam \lsu_block|output_per_reg[6][0][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N18
cyclonev_lcell_comb \wb_sel_block|Mux25~0 (
// Equation(s):
// \wb_sel_block|Mux25~0_combout  = ( \lsu_block|Equal19~0_combout  & ( \lsu_block|Equal15~5_combout  & ( (!\alu_block|Mux24~0_combout  & (!\lsu_block|output_per_reg[6][0][6]~q  & (\alu_block|Mux26~0_combout  & !\imem_block|imem~13_combout ))) ) ) )

	.dataa(!\alu_block|Mux24~0_combout ),
	.datab(!\lsu_block|output_per_reg[6][0][6]~q ),
	.datac(!\alu_block|Mux26~0_combout ),
	.datad(!\imem_block|imem~13_combout ),
	.datae(!\lsu_block|Equal19~0_combout ),
	.dataf(!\lsu_block|Equal15~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wb_sel_block|Mux25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wb_sel_block|Mux25~0 .extended_lut = "off";
defparam \wb_sel_block|Mux25~0 .lut_mask = 64'h0000000000000800;
defparam \wb_sel_block|Mux25~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y7_N23
dffeas \lsu_block|output_per_reg[7][0][6] (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lsu_block|output_per_reg[7][0][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lsu_block|output_per_reg[7][0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lsu_block|output_per_reg[7][0][6] .is_wysiwyg = "true";
defparam \lsu_block|output_per_reg[7][0][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y7_N38
dffeas \lsu_block|output_per_reg[3][0][6] (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lsu_block|output_per_reg[3][0][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lsu_block|output_per_reg[3][0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lsu_block|output_per_reg[3][0][6] .is_wysiwyg = "true";
defparam \lsu_block|output_per_reg[3][0][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N36
cyclonev_lcell_comb \wb_sel_block|Mux25~4 (
// Equation(s):
// \wb_sel_block|Mux25~4_combout  = ( \lsu_block|output_per_reg[3][0][6]~q  & ( \lsu_block|Equal16~0_combout  & ( (!\lsu_block|output_per_reg[7][0][6]~q  & (!\imem_block|imem~13_combout  & (\alu_block|Mux26~0_combout  & \alu_block|Mux25~0_combout ))) ) ) ) # 
// ( !\lsu_block|output_per_reg[3][0][6]~q  & ( \lsu_block|Equal16~0_combout  & ( (!\imem_block|imem~13_combout  & (\alu_block|Mux26~0_combout  & ((!\lsu_block|output_per_reg[7][0][6]~q ) # (!\alu_block|Mux25~0_combout )))) ) ) )

	.dataa(!\lsu_block|output_per_reg[7][0][6]~q ),
	.datab(!\imem_block|imem~13_combout ),
	.datac(!\alu_block|Mux26~0_combout ),
	.datad(!\alu_block|Mux25~0_combout ),
	.datae(!\lsu_block|output_per_reg[3][0][6]~q ),
	.dataf(!\lsu_block|Equal16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wb_sel_block|Mux25~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wb_sel_block|Mux25~4 .extended_lut = "off";
defparam \wb_sel_block|Mux25~4 .lut_mask = 64'h000000000C080008;
defparam \wb_sel_block|Mux25~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X22_Y6_N52
dffeas \lsu_block|output_per_reg[9][0][6] (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lsu_block|output_per_reg[9][0][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lsu_block|output_per_reg[9][0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lsu_block|output_per_reg[9][0][6] .is_wysiwyg = "true";
defparam \lsu_block|output_per_reg[9][0][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y9_N26
dffeas \lsu_block|output_per_reg[10][0][6] (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lsu_block|output_per_reg[10][0][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lsu_block|output_per_reg[10][0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lsu_block|output_per_reg[10][0][6] .is_wysiwyg = "true";
defparam \lsu_block|output_per_reg[10][0][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X22_Y6_N54
cyclonev_lcell_comb \wb_sel_block|Mux25~5 (
// Equation(s):
// \wb_sel_block|Mux25~5_combout  = ( !\lsu_block|output_per_reg[9][0][6]~q  & ( \lsu_block|output_per_reg[10][0][6]~q  & ( (!\imem_block|imem~13_combout  & \lsu_block|Equal24~1_combout ) ) ) ) # ( \lsu_block|output_per_reg[9][0][6]~q  & ( 
// !\lsu_block|output_per_reg[10][0][6]~q  & ( (!\imem_block|imem~13_combout  & (\lsu_block|Equal25~0_combout  & \lsu_block|Equal23~2_combout )) ) ) ) # ( !\lsu_block|output_per_reg[9][0][6]~q  & ( !\lsu_block|output_per_reg[10][0][6]~q  & ( 
// (!\imem_block|imem~13_combout  & (((\lsu_block|Equal25~0_combout  & \lsu_block|Equal23~2_combout )) # (\lsu_block|Equal24~1_combout ))) ) ) )

	.dataa(!\imem_block|imem~13_combout ),
	.datab(!\lsu_block|Equal24~1_combout ),
	.datac(!\lsu_block|Equal25~0_combout ),
	.datad(!\lsu_block|Equal23~2_combout ),
	.datae(!\lsu_block|output_per_reg[9][0][6]~q ),
	.dataf(!\lsu_block|output_per_reg[10][0][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wb_sel_block|Mux25~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wb_sel_block|Mux25~5 .extended_lut = "off";
defparam \wb_sel_block|Mux25~5 .lut_mask = 64'h222A000A22220000;
defparam \wb_sel_block|Mux25~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N42
cyclonev_lcell_comb \wb_sel_block|Mux25~6 (
// Equation(s):
// \wb_sel_block|Mux25~6_combout  = ( !\wb_sel_block|Mux25~4_combout  & ( !\wb_sel_block|Mux25~5_combout  & ( (!\wb_sel_block|Mux25~1_combout  & (!\wb_sel_block|Mux25~2_combout  & (!\wb_sel_block|Mux25~3_combout  & !\wb_sel_block|Mux25~0_combout ))) ) ) )

	.dataa(!\wb_sel_block|Mux25~1_combout ),
	.datab(!\wb_sel_block|Mux25~2_combout ),
	.datac(!\wb_sel_block|Mux25~3_combout ),
	.datad(!\wb_sel_block|Mux25~0_combout ),
	.datae(!\wb_sel_block|Mux25~4_combout ),
	.dataf(!\wb_sel_block|Mux25~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wb_sel_block|Mux25~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wb_sel_block|Mux25~6 .extended_lut = "off";
defparam \wb_sel_block|Mux25~6 .lut_mask = 64'h8000000000000000;
defparam \wb_sel_block|Mux25~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N30
cyclonev_lcell_comb \wb_sel_block|Mux25~7 (
// Equation(s):
// \wb_sel_block|Mux25~7_combout  = ( \wb_sel_block|Mux25~6_combout  & ( (!\wb_sel_block|Mux29~0_combout  & (\wb_sel_block|Mux29~10_combout  & (!\lsu_block|Equal10~1_combout ))) # (\wb_sel_block|Mux29~0_combout  & (((!\wb_sel_block|Mux30~7_combout )) # 
// (\wb_sel_block|Mux29~10_combout ))) ) ) # ( !\wb_sel_block|Mux25~6_combout  & ( (!\wb_sel_block|Mux29~0_combout  & (\wb_sel_block|Mux29~10_combout  & (!\lsu_block|Equal10~1_combout ))) # (\wb_sel_block|Mux29~0_combout  & (!\wb_sel_block|Mux29~10_combout  
// & ((!\wb_sel_block|Mux30~7_combout )))) ) )

	.dataa(!\wb_sel_block|Mux29~0_combout ),
	.datab(!\wb_sel_block|Mux29~10_combout ),
	.datac(!\lsu_block|Equal10~1_combout ),
	.datad(!\wb_sel_block|Mux30~7_combout ),
	.datae(gnd),
	.dataf(!\wb_sel_block|Mux25~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wb_sel_block|Mux25~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wb_sel_block|Mux25~7 .extended_lut = "off";
defparam \wb_sel_block|Mux25~7 .lut_mask = 64'h6420642075317531;
defparam \wb_sel_block|Mux25~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N27
cyclonev_lcell_comb \wb_sel_block|Mux25~8 (
// Equation(s):
// \wb_sel_block|Mux25~8_combout  = ( \wb_sel_block|Mux25~7_combout  & ( (\ctr_unit_block|Decoder2~0_combout ) # (\alu_block|Mux25~0_combout ) ) ) # ( !\wb_sel_block|Mux25~7_combout  & ( (\alu_block|Mux25~0_combout  & !\ctr_unit_block|Decoder2~0_combout ) ) 
// )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alu_block|Mux25~0_combout ),
	.datad(!\ctr_unit_block|Decoder2~0_combout ),
	.datae(gnd),
	.dataf(!\wb_sel_block|Mux25~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wb_sel_block|Mux25~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wb_sel_block|Mux25~8 .extended_lut = "off";
defparam \wb_sel_block|Mux25~8 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \wb_sel_block|Mux25~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y7_N35
dffeas \regfile_block|mem~998 (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_sel_block|Mux25~8_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile_block|mem~1108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile_block|mem~998_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile_block|mem~998 .is_wysiwyg = "true";
defparam \regfile_block|mem~998 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N24
cyclonev_lcell_comb \regfile_block|mem~1087 (
// Equation(s):
// \regfile_block|mem~1087_combout  = ( \regfile_block|mem~934_q  & ( (\imem_block|imem~9_combout  & ((!\imem_block|imem~11_combout ) # ((\regfile_block|mem~998_q ) # (\imem_block|imem~4_combout )))) ) ) # ( !\regfile_block|mem~934_q  & ( 
// (\imem_block|imem~9_combout  & (((\imem_block|imem~11_combout  & \regfile_block|mem~998_q )) # (\imem_block|imem~4_combout ))) ) )

	.dataa(!\imem_block|imem~9_combout ),
	.datab(!\imem_block|imem~11_combout ),
	.datac(!\imem_block|imem~4_combout ),
	.datad(!\regfile_block|mem~998_q ),
	.datae(gnd),
	.dataf(!\regfile_block|mem~934_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile_block|mem~1087_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile_block|mem~1087 .extended_lut = "off";
defparam \regfile_block|mem~1087 .lut_mask = 64'h0515051545554555;
defparam \regfile_block|mem~1087 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N9
cyclonev_lcell_comb \mux_operand_b|out_o[6]~11 (
// Equation(s):
// \mux_operand_b|out_o[6]~11_combout  = ( \regfile_block|mem~1087_combout  & ( (!\imem_block|imem~4_combout  & !\ctr_unit_block|Mux5~0_combout ) ) )

	.dataa(!\imem_block|imem~4_combout ),
	.datab(gnd),
	.datac(!\ctr_unit_block|Mux5~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regfile_block|mem~1087_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_operand_b|out_o[6]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_operand_b|out_o[6]~11 .extended_lut = "off";
defparam \mux_operand_b|out_o[6]~11 .lut_mask = 64'h00000000A0A0A0A0;
defparam \mux_operand_b|out_o[6]~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N51
cyclonev_lcell_comb \alu_block|Add0~105 (
// Equation(s):
// \alu_block|Add0~105_sumout  = SUM(( \mux_operand_b|out_o[7]~12_combout  ) + ( \regfile_block|mem~1069_combout  ) + ( \alu_block|Add0~102  ))
// \alu_block|Add0~106  = CARRY(( \mux_operand_b|out_o[7]~12_combout  ) + ( \regfile_block|mem~1069_combout  ) + ( \alu_block|Add0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regfile_block|mem~1069_combout ),
	.datad(!\mux_operand_b|out_o[7]~12_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_block|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_block|Add0~105_sumout ),
	.cout(\alu_block|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \alu_block|Add0~105 .extended_lut = "off";
defparam \alu_block|Add0~105 .lut_mask = 64'h0000F0F0000000FF;
defparam \alu_block|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N0
cyclonev_lcell_comb \alu_block|Mux24~0 (
// Equation(s):
// \alu_block|Mux24~0_combout  = ( \alu_block|Add0~105_sumout  & ( (!\ctr_unit_block|Mux6~0_combout  & ((!\ctr_unit_block|Mux9~0_combout ) # ((\alu_block|Add1~105_sumout )))) # (\ctr_unit_block|Mux6~0_combout  & (((\alu_block|Mux24~1_combout )))) ) ) # ( 
// !\alu_block|Add0~105_sumout  & ( (!\ctr_unit_block|Mux6~0_combout  & (\ctr_unit_block|Mux9~0_combout  & ((\alu_block|Add1~105_sumout )))) # (\ctr_unit_block|Mux6~0_combout  & (((\alu_block|Mux24~1_combout )))) ) )

	.dataa(!\ctr_unit_block|Mux9~0_combout ),
	.datab(!\ctr_unit_block|Mux6~0_combout ),
	.datac(!\alu_block|Mux24~1_combout ),
	.datad(!\alu_block|Add1~105_sumout ),
	.datae(gnd),
	.dataf(!\alu_block|Add0~105_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_block|Mux24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_block|Mux24~0 .extended_lut = "off";
defparam \alu_block|Mux24~0 .lut_mask = 64'h034703478BCF8BCF;
defparam \alu_block|Mux24~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N0
cyclonev_lcell_comb \wb_sel_block|Mux24~0 (
// Equation(s):
// \wb_sel_block|Mux24~0_combout  = ( \alu_block|Mux24~0_combout  & ( (!\ctr_unit_block|Decoder2~0_combout ) # (\imem_block|imem~13_combout ) ) ) # ( !\alu_block|Mux24~0_combout  & ( (\imem_block|imem~13_combout  & \ctr_unit_block|Decoder2~0_combout ) ) )

	.dataa(gnd),
	.datab(!\imem_block|imem~13_combout ),
	.datac(!\ctr_unit_block|Decoder2~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu_block|Mux24~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wb_sel_block|Mux24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wb_sel_block|Mux24~0 .extended_lut = "off";
defparam \wb_sel_block|Mux24~0 .lut_mask = 64'h03030303F3F3F3F3;
defparam \wb_sel_block|Mux24~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y5_N47
dffeas \lsu_block|output_per_reg[7][0][7] (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lsu_block|output_per_reg[7][0][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lsu_block|output_per_reg[7][0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lsu_block|output_per_reg[7][0][7] .is_wysiwyg = "true";
defparam \lsu_block|output_per_reg[7][0][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N45
cyclonev_lcell_comb \lsu_block|Selector24~4 (
// Equation(s):
// \lsu_block|Selector24~4_combout  = ( !\imem_block|imem~13_combout  & ( !\lsu_block|output_per_reg[7][0][7]~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\lsu_block|output_per_reg[7][0][7]~q ),
	.datae(gnd),
	.dataf(!\imem_block|imem~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lsu_block|Selector24~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lsu_block|Selector24~4 .extended_lut = "off";
defparam \lsu_block|Selector24~4 .lut_mask = 64'hFF00FF0000000000;
defparam \lsu_block|Selector24~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y5_N35
dffeas \lsu_block|output_per_reg[3][0][7] (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lsu_block|output_per_reg[3][0][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lsu_block|output_per_reg[3][0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lsu_block|output_per_reg[3][0][7] .is_wysiwyg = "true";
defparam \lsu_block|output_per_reg[3][0][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N33
cyclonev_lcell_comb \lsu_block|Selector24~5 (
// Equation(s):
// \lsu_block|Selector24~5_combout  = ( !\imem_block|imem~13_combout  & ( !\lsu_block|output_per_reg[3][0][7]~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\lsu_block|output_per_reg[3][0][7]~q ),
	.datae(gnd),
	.dataf(!\imem_block|imem~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lsu_block|Selector24~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lsu_block|Selector24~5 .extended_lut = "off";
defparam \lsu_block|Selector24~5 .lut_mask = 64'hFF00FF0000000000;
defparam \lsu_block|Selector24~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N48
cyclonev_lcell_comb \lsu_block|Selector56~5 (
// Equation(s):
// \lsu_block|Selector56~5_combout  = ( \lsu_block|Equal15~3_combout  & ( \alu_block|Mux25~0_combout  & ( (\lsu_block|Selector24~4_combout  & (\alu_block|Mux26~0_combout  & \alu_block|Mux27~0_combout )) ) ) ) # ( \lsu_block|Equal15~3_combout  & ( 
// !\alu_block|Mux25~0_combout  & ( (\alu_block|Mux26~0_combout  & (\lsu_block|Selector24~5_combout  & \alu_block|Mux27~0_combout )) ) ) )

	.dataa(!\lsu_block|Selector24~4_combout ),
	.datab(!\alu_block|Mux26~0_combout ),
	.datac(!\lsu_block|Selector24~5_combout ),
	.datad(!\alu_block|Mux27~0_combout ),
	.datae(!\lsu_block|Equal15~3_combout ),
	.dataf(!\alu_block|Mux25~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lsu_block|Selector56~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lsu_block|Selector56~5 .extended_lut = "off";
defparam \lsu_block|Selector56~5 .lut_mask = 64'h0000000300000011;
defparam \lsu_block|Selector56~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y5_N23
dffeas \lsu_block|output_per_reg[6][0][7] (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lsu_block|output_per_reg[6][0][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lsu_block|output_per_reg[6][0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lsu_block|output_per_reg[6][0][7] .is_wysiwyg = "true";
defparam \lsu_block|output_per_reg[6][0][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N21
cyclonev_lcell_comb \lsu_block|Selector24~0 (
// Equation(s):
// \lsu_block|Selector24~0_combout  = ( !\lsu_block|output_per_reg[6][0][7]~q  & ( !\imem_block|imem~13_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\lsu_block|output_per_reg[6][0][7]~q ),
	.dataf(!\imem_block|imem~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lsu_block|Selector24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lsu_block|Selector24~0 .extended_lut = "off";
defparam \lsu_block|Selector24~0 .lut_mask = 64'hFFFF000000000000;
defparam \lsu_block|Selector24~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y5_N29
dffeas \lsu_block|output_per_reg[2][0][7] (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lsu_block|output_per_reg[2][0][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lsu_block|output_per_reg[2][0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lsu_block|output_per_reg[2][0][7] .is_wysiwyg = "true";
defparam \lsu_block|output_per_reg[2][0][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N27
cyclonev_lcell_comb \lsu_block|Selector24~2 (
// Equation(s):
// \lsu_block|Selector24~2_combout  = ( !\imem_block|imem~13_combout  & ( !\lsu_block|output_per_reg[2][0][7]~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\lsu_block|output_per_reg[2][0][7]~q ),
	.datae(gnd),
	.dataf(!\imem_block|imem~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lsu_block|Selector24~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lsu_block|Selector24~2 .extended_lut = "off";
defparam \lsu_block|Selector24~2 .lut_mask = 64'hFF00FF0000000000;
defparam \lsu_block|Selector24~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N48
cyclonev_lcell_comb \lsu_block|Selector56~4 (
// Equation(s):
// \lsu_block|Selector56~4_combout  = ( !\alu_block|Mux27~0_combout  & ( \lsu_block|Equal15~3_combout  & ( (\alu_block|Mux26~0_combout  & ((!\alu_block|Mux25~0_combout  & ((\lsu_block|Selector24~2_combout ))) # (\alu_block|Mux25~0_combout  & 
// (\lsu_block|Selector24~0_combout )))) ) ) )

	.dataa(!\alu_block|Mux26~0_combout ),
	.datab(!\lsu_block|Selector24~0_combout ),
	.datac(!\lsu_block|Selector24~2_combout ),
	.datad(!\alu_block|Mux25~0_combout ),
	.datae(!\alu_block|Mux27~0_combout ),
	.dataf(!\lsu_block|Equal15~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lsu_block|Selector56~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lsu_block|Selector56~4 .extended_lut = "off";
defparam \lsu_block|Selector56~4 .lut_mask = 64'h0000000005110000;
defparam \lsu_block|Selector56~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N26
dffeas \lsu_block|output_per_reg[5][0][7] (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lsu_block|output_per_reg[5][0][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lsu_block|output_per_reg[5][0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lsu_block|output_per_reg[5][0][7] .is_wysiwyg = "true";
defparam \lsu_block|output_per_reg[5][0][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y6_N29
dffeas \lsu_block|output_per_reg[1][0][7] (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lsu_block|output_per_reg[1][0][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lsu_block|output_per_reg[1][0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lsu_block|output_per_reg[1][0][7] .is_wysiwyg = "true";
defparam \lsu_block|output_per_reg[1][0][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N24
cyclonev_lcell_comb \lsu_block|Selector56~11 (
// Equation(s):
// \lsu_block|Selector56~11_combout  = ( !\alu_block|Mux25~0_combout  & ( (!\lsu_block|Equal15~3_combout ) # ((((!\alu_block|Mux27~0_combout ) # (\imem_block|imem~13_combout )) # (\lsu_block|output_per_reg[1][0][7]~q )) # (\alu_block|Mux26~0_combout )) ) ) # 
// ( \alu_block|Mux25~0_combout  & ( (!\lsu_block|Equal15~3_combout ) # ((((!\alu_block|Mux27~0_combout ) # (\imem_block|imem~13_combout )) # (\lsu_block|output_per_reg[5][0][7]~q )) # (\alu_block|Mux26~0_combout )) ) )

	.dataa(!\lsu_block|Equal15~3_combout ),
	.datab(!\alu_block|Mux26~0_combout ),
	.datac(!\lsu_block|output_per_reg[5][0][7]~q ),
	.datad(!\alu_block|Mux27~0_combout ),
	.datae(!\alu_block|Mux25~0_combout ),
	.dataf(!\imem_block|imem~13_combout ),
	.datag(!\lsu_block|output_per_reg[1][0][7]~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lsu_block|Selector56~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lsu_block|Selector56~11 .extended_lut = "on";
defparam \lsu_block|Selector56~11 .lut_mask = 64'hFFBFFFBFFFFFFFFF;
defparam \lsu_block|Selector56~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y7_N29
dffeas \lsu_block|output_per_reg[8][0][7] (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lsu_block|output_per_reg[8][0][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lsu_block|output_per_reg[8][0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lsu_block|output_per_reg[8][0][7] .is_wysiwyg = "true";
defparam \lsu_block|output_per_reg[8][0][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N36
cyclonev_lcell_comb \lsu_block|Selector24~8 (
// Equation(s):
// \lsu_block|Selector24~8_combout  = ( !\imem_block|imem~13_combout  & ( !\lsu_block|output_per_reg[8][0][7]~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lsu_block|output_per_reg[8][0][7]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem_block|imem~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lsu_block|Selector24~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lsu_block|Selector24~8 .extended_lut = "off";
defparam \lsu_block|Selector24~8 .lut_mask = 64'hF0F0F0F000000000;
defparam \lsu_block|Selector24~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N54
cyclonev_lcell_comb \lsu_block|Selector24~9 (
// Equation(s):
// \lsu_block|Selector24~9_combout  = ( \lsu_block|Equal23~0_combout  & ( \lsu_block|Selector24~8_combout  & ( (\lsu_block|Equal15~0_combout  & (\lsu_block|Equal15~2_combout  & (\lsu_block|Equal8~2_combout  & !\alu_block|Mux23~2_combout ))) ) ) )

	.dataa(!\lsu_block|Equal15~0_combout ),
	.datab(!\lsu_block|Equal15~2_combout ),
	.datac(!\lsu_block|Equal8~2_combout ),
	.datad(!\alu_block|Mux23~2_combout ),
	.datae(!\lsu_block|Equal23~0_combout ),
	.dataf(!\lsu_block|Selector24~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lsu_block|Selector24~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lsu_block|Selector24~9 .extended_lut = "off";
defparam \lsu_block|Selector24~9 .lut_mask = 64'h0000000000000100;
defparam \lsu_block|Selector24~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y6_N11
dffeas \lsu_block|output_per_reg[9][0][7] (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lsu_block|output_per_reg[9][0][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lsu_block|output_per_reg[9][0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lsu_block|output_per_reg[9][0][7] .is_wysiwyg = "true";
defparam \lsu_block|output_per_reg[9][0][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N9
cyclonev_lcell_comb \lsu_block|Selector24~10 (
// Equation(s):
// \lsu_block|Selector24~10_combout  = ( !\imem_block|imem~13_combout  & ( !\lsu_block|output_per_reg[9][0][7]~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\lsu_block|output_per_reg[9][0][7]~q ),
	.datae(gnd),
	.dataf(!\imem_block|imem~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lsu_block|Selector24~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lsu_block|Selector24~10 .extended_lut = "off";
defparam \lsu_block|Selector24~10 .lut_mask = 64'hFF00FF0000000000;
defparam \lsu_block|Selector24~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N18
cyclonev_lcell_comb \lsu_block|Selector24~11 (
// Equation(s):
// \lsu_block|Selector24~11_combout  = ( \lsu_block|Equal0~3_combout  & ( \lsu_block|Equal8~0_combout  & ( (!\alu_block|Mux23~2_combout  & (\lsu_block|Selector24~10_combout  & (\lsu_block|Equal24~0_combout  & \lsu_block|Equal15~0_combout ))) ) ) )

	.dataa(!\alu_block|Mux23~2_combout ),
	.datab(!\lsu_block|Selector24~10_combout ),
	.datac(!\lsu_block|Equal24~0_combout ),
	.datad(!\lsu_block|Equal15~0_combout ),
	.datae(!\lsu_block|Equal0~3_combout ),
	.dataf(!\lsu_block|Equal8~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lsu_block|Selector24~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lsu_block|Selector24~11 .extended_lut = "off";
defparam \lsu_block|Selector24~11 .lut_mask = 64'h0000000000000002;
defparam \lsu_block|Selector24~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N9
cyclonev_lcell_comb \lsu_block|Equal15~4 (
// Equation(s):
// \lsu_block|Equal15~4_combout  = ( !\alu_block|Mux25~0_combout  & ( (!\alu_block|Mux27~0_combout  & !\alu_block|Mux26~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alu_block|Mux27~0_combout ),
	.datad(!\alu_block|Mux26~0_combout ),
	.datae(gnd),
	.dataf(!\alu_block|Mux25~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lsu_block|Equal15~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lsu_block|Equal15~4 .extended_lut = "off";
defparam \lsu_block|Equal15~4 .lut_mask = 64'hF000F00000000000;
defparam \lsu_block|Equal15~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N33
cyclonev_lcell_comb \lsu_block|Selector31~0 (
// Equation(s):
// \lsu_block|Selector31~0_combout  = ( \lsu_block|Equal15~0_combout  & ( \lsu_block|Equal15~4_combout  & ( (!\alu_block|Mux24~0_combout  & (!\imem_block|imem~13_combout  & (!\alu_block|Mux23~2_combout  & \lsu_block|Equal8~2_combout ))) ) ) )

	.dataa(!\alu_block|Mux24~0_combout ),
	.datab(!\imem_block|imem~13_combout ),
	.datac(!\alu_block|Mux23~2_combout ),
	.datad(!\lsu_block|Equal8~2_combout ),
	.datae(!\lsu_block|Equal15~0_combout ),
	.dataf(!\lsu_block|Equal15~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lsu_block|Selector31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lsu_block|Selector31~0 .extended_lut = "off";
defparam \lsu_block|Selector31~0 .lut_mask = 64'h0000000000000080;
defparam \lsu_block|Selector31~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X27_Y6_N53
dffeas \lsu_block|output_per_reg[10][0][7] (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\lsu_block|output_per_reg[10][0][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\lsu_block|output_per_reg[10][0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \lsu_block|output_per_reg[10][0][7] .is_wysiwyg = "true";
defparam \lsu_block|output_per_reg[10][0][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X27_Y6_N51
cyclonev_lcell_comb \lsu_block|Selector24~6 (
// Equation(s):
// \lsu_block|Selector24~6_combout  = ( !\imem_block|imem~13_combout  & ( !\lsu_block|output_per_reg[10][0][7]~q  ) )

	.dataa(!\lsu_block|output_per_reg[10][0][7]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\imem_block|imem~13_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lsu_block|Selector24~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lsu_block|Selector24~6 .extended_lut = "off";
defparam \lsu_block|Selector24~6 .lut_mask = 64'hAAAA0000AAAA0000;
defparam \lsu_block|Selector24~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N57
cyclonev_lcell_comb \lsu_block|Selector24~7 (
// Equation(s):
// \lsu_block|Selector24~7_combout  = ( \lsu_block|Equal25~0_combout  & ( \lsu_block|Selector24~6_combout  & ( (\lsu_block|Equal15~0_combout  & (\lsu_block|Equal15~2_combout  & (!\alu_block|Mux23~2_combout  & \lsu_block|Equal8~2_combout ))) ) ) )

	.dataa(!\lsu_block|Equal15~0_combout ),
	.datab(!\lsu_block|Equal15~2_combout ),
	.datac(!\alu_block|Mux23~2_combout ),
	.datad(!\lsu_block|Equal8~2_combout ),
	.datae(!\lsu_block|Equal25~0_combout ),
	.dataf(!\lsu_block|Selector24~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lsu_block|Selector24~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lsu_block|Selector24~7 .extended_lut = "off";
defparam \lsu_block|Selector24~7 .lut_mask = 64'h0000000000000010;
defparam \lsu_block|Selector24~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N30
cyclonev_lcell_comb \lsu_block|Selector24~12 (
// Equation(s):
// \lsu_block|Selector24~12_combout  = ( \lsu_block|Equal15~0_combout  & ( \lsu_block|Equal19~1_combout  & ( (!\alu_block|Mux24~0_combout  & (!\imem_block|imem~13_combout  & (\lsu_block|Equal8~2_combout  & !\alu_block|Mux23~2_combout ))) ) ) )

	.dataa(!\alu_block|Mux24~0_combout ),
	.datab(!\imem_block|imem~13_combout ),
	.datac(!\lsu_block|Equal8~2_combout ),
	.datad(!\alu_block|Mux23~2_combout ),
	.datae(!\lsu_block|Equal15~0_combout ),
	.dataf(!\lsu_block|Equal19~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lsu_block|Selector24~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lsu_block|Selector24~12 .extended_lut = "off";
defparam \lsu_block|Selector24~12 .lut_mask = 64'h0000000000000800;
defparam \lsu_block|Selector24~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N0
cyclonev_lcell_comb \lsu_block|Selector56~1 (
// Equation(s):
// \lsu_block|Selector56~1_combout  = ( !\lsu_block|Selector24~12_combout  & ( (!\lsu_block|Selector24~9_combout  & (!\lsu_block|Selector24~11_combout  & (!\lsu_block|Selector31~0_combout  & !\lsu_block|Selector24~7_combout ))) ) )

	.dataa(!\lsu_block|Selector24~9_combout ),
	.datab(!\lsu_block|Selector24~11_combout ),
	.datac(!\lsu_block|Selector31~0_combout ),
	.datad(!\lsu_block|Selector24~7_combout ),
	.datae(gnd),
	.dataf(!\lsu_block|Selector24~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lsu_block|Selector56~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lsu_block|Selector56~1 .extended_lut = "off";
defparam \lsu_block|Selector56~1 .lut_mask = 64'h8000800000000000;
defparam \lsu_block|Selector56~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N42
cyclonev_lcell_comb \lsu_block|Selector56~10 (
// Equation(s):
// \lsu_block|Selector56~10_combout  = ( \lsu_block|Selector56~11_combout  & ( \lsu_block|Selector56~1_combout  & ( (\lsu_block|addr_sel.OUT_PERIPHERALS~0_combout  & (!\lsu_block|Selector56~5_combout  & !\lsu_block|Selector56~4_combout )) ) ) )

	.dataa(!\lsu_block|addr_sel.OUT_PERIPHERALS~0_combout ),
	.datab(gnd),
	.datac(!\lsu_block|Selector56~5_combout ),
	.datad(!\lsu_block|Selector56~4_combout ),
	.datae(!\lsu_block|Selector56~11_combout ),
	.dataf(!\lsu_block|Selector56~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lsu_block|Selector56~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lsu_block|Selector56~10 .extended_lut = "off";
defparam \lsu_block|Selector56~10 .lut_mask = 64'h0000000000005000;
defparam \lsu_block|Selector56~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N39
cyclonev_lcell_comb \wb_sel_block|Mux24~1 (
// Equation(s):
// \wb_sel_block|Mux24~1_combout  = ( \lsu_block|Selector56~10_combout  & ( (\wb_sel_block|Mux24~0_combout ) # (\ctr_unit_block|Decoder2~0_combout ) ) ) # ( !\lsu_block|Selector56~10_combout  & ( ((\ctr_unit_block|Decoder2~0_combout  & 
// \lsu_block|Selector56~2_combout )) # (\wb_sel_block|Mux24~0_combout ) ) )

	.dataa(gnd),
	.datab(!\ctr_unit_block|Decoder2~0_combout ),
	.datac(!\wb_sel_block|Mux24~0_combout ),
	.datad(!\lsu_block|Selector56~2_combout ),
	.datae(gnd),
	.dataf(!\lsu_block|Selector56~10_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wb_sel_block|Mux24~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wb_sel_block|Mux24~1 .extended_lut = "off";
defparam \wb_sel_block|Mux24~1 .lut_mask = 64'h0F3F0F3F3F3F3F3F;
defparam \wb_sel_block|Mux24~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y7_N50
dffeas \regfile_block|mem~935 (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_sel_block|Mux24~1_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile_block|mem~1109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile_block|mem~935_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile_block|mem~935 .is_wysiwyg = "true";
defparam \regfile_block|mem~935 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N15
cyclonev_lcell_comb \regfile_block|mem~1069 (
// Equation(s):
// \regfile_block|mem~1069_combout  = ( \imem_block|imem~7_combout  & ( (\regfile_block|mem~999_q  & \imem_block|imem~5_combout ) ) ) # ( !\imem_block|imem~7_combout  & ( (\regfile_block|mem~935_q  & \imem_block|imem~5_combout ) ) )

	.dataa(!\regfile_block|mem~935_q ),
	.datab(gnd),
	.datac(!\regfile_block|mem~999_q ),
	.datad(!\imem_block|imem~5_combout ),
	.datae(gnd),
	.dataf(!\imem_block|imem~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile_block|mem~1069_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile_block|mem~1069 .extended_lut = "off";
defparam \regfile_block|mem~1069 .lut_mask = 64'h00550055000F000F;
defparam \regfile_block|mem~1069 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y8_N6
cyclonev_lcell_comb \alu_block|Mux23~2 (
// Equation(s):
// \alu_block|Mux23~2_combout  = ( \alu_block|Add0~109_sumout  & ( \alu_block|Add1~109_sumout  & ( (!\ctr_unit_block|Mux6~0_combout ) # ((\alu_block|Mux23~1_combout ) # (\alu_block|Mux23~0_combout )) ) ) ) # ( !\alu_block|Add0~109_sumout  & ( 
// \alu_block|Add1~109_sumout  & ( (!\ctr_unit_block|Mux6~0_combout  & (\ctr_unit_block|Mux9~0_combout )) # (\ctr_unit_block|Mux6~0_combout  & (((\alu_block|Mux23~1_combout ) # (\alu_block|Mux23~0_combout )))) ) ) ) # ( \alu_block|Add0~109_sumout  & ( 
// !\alu_block|Add1~109_sumout  & ( (!\ctr_unit_block|Mux6~0_combout  & (!\ctr_unit_block|Mux9~0_combout )) # (\ctr_unit_block|Mux6~0_combout  & (((\alu_block|Mux23~1_combout ) # (\alu_block|Mux23~0_combout )))) ) ) ) # ( !\alu_block|Add0~109_sumout  & ( 
// !\alu_block|Add1~109_sumout  & ( (\ctr_unit_block|Mux6~0_combout  & ((\alu_block|Mux23~1_combout ) # (\alu_block|Mux23~0_combout ))) ) ) )

	.dataa(!\ctr_unit_block|Mux9~0_combout ),
	.datab(!\ctr_unit_block|Mux6~0_combout ),
	.datac(!\alu_block|Mux23~0_combout ),
	.datad(!\alu_block|Mux23~1_combout ),
	.datae(!\alu_block|Add0~109_sumout ),
	.dataf(!\alu_block|Add1~109_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_block|Mux23~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_block|Mux23~2 .extended_lut = "off";
defparam \alu_block|Mux23~2 .lut_mask = 64'h03338BBB4777CFFF;
defparam \alu_block|Mux23~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y6_N12
cyclonev_lcell_comb \lsu_block|Selector56~2 (
// Equation(s):
// \lsu_block|Selector56~2_combout  = ( \lsu_block|Equal0~0_combout  & ( \lsu_block|Equal8~2_combout  & ( \imem_block|imem~13_combout  ) ) ) # ( !\lsu_block|Equal0~0_combout  & ( \lsu_block|Equal8~2_combout  & ( (\alu_block|Mux23~2_combout  & 
// ((!\lsu_block|Equal15~0_combout ) # (!\lsu_block|Equal10~0_combout ))) ) ) ) # ( \lsu_block|Equal0~0_combout  & ( !\lsu_block|Equal8~2_combout  & ( \imem_block|imem~13_combout  ) ) )

	.dataa(!\alu_block|Mux23~2_combout ),
	.datab(!\lsu_block|Equal15~0_combout ),
	.datac(!\lsu_block|Equal10~0_combout ),
	.datad(!\imem_block|imem~13_combout ),
	.datae(!\lsu_block|Equal0~0_combout ),
	.dataf(!\lsu_block|Equal8~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lsu_block|Selector56~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lsu_block|Selector56~2 .extended_lut = "off";
defparam \lsu_block|Selector56~2 .lut_mask = 64'h000000FF545400FF;
defparam \lsu_block|Selector56~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N36
cyclonev_lcell_comb \lsu_block|Selector56~6 (
// Equation(s):
// \lsu_block|Selector56~6_combout  = ( \lsu_block|Equal15~5_combout  & ( \alu_block|Mux26~0_combout  & ( (\alu_block|Mux24~0_combout  & (\lsu_block|Selector24~6_combout  & \lsu_block|Equal15~2_combout )) ) ) ) # ( \lsu_block|Equal15~5_combout  & ( 
// !\alu_block|Mux26~0_combout  & ( (\alu_block|Mux24~0_combout  & (\lsu_block|Selector24~8_combout  & \lsu_block|Equal15~2_combout )) ) ) )

	.dataa(!\alu_block|Mux24~0_combout ),
	.datab(!\lsu_block|Selector24~6_combout ),
	.datac(!\lsu_block|Selector24~8_combout ),
	.datad(!\lsu_block|Equal15~2_combout ),
	.datae(!\lsu_block|Equal15~5_combout ),
	.dataf(!\alu_block|Mux26~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lsu_block|Selector56~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lsu_block|Selector56~6 .extended_lut = "off";
defparam \lsu_block|Selector56~6 .lut_mask = 64'h0000000500000011;
defparam \lsu_block|Selector56~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N12
cyclonev_lcell_comb \lsu_block|Equal15~6 (
// Equation(s):
// \lsu_block|Equal15~6_combout  = ( \lsu_block|Equal15~0_combout  & ( \lsu_block|Equal15~4_combout  & ( (\lsu_block|Equal0~3_combout  & (!\alu_block|Mux24~0_combout  & (!\alu_block|Mux23~2_combout  & \lsu_block|Equal8~0_combout ))) ) ) )

	.dataa(!\lsu_block|Equal0~3_combout ),
	.datab(!\alu_block|Mux24~0_combout ),
	.datac(!\alu_block|Mux23~2_combout ),
	.datad(!\lsu_block|Equal8~0_combout ),
	.datae(!\lsu_block|Equal15~0_combout ),
	.dataf(!\lsu_block|Equal15~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lsu_block|Equal15~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lsu_block|Equal15~6 .extended_lut = "off";
defparam \lsu_block|Equal15~6 .lut_mask = 64'h0000000000000040;
defparam \lsu_block|Equal15~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N42
cyclonev_lcell_comb \lsu_block|Selector56~7 (
// Equation(s):
// \lsu_block|Selector56~7_combout  = ( \lsu_block|Equal15~6_combout  & ( (\imem_block|imem~13_combout  & !\lsu_block|Selector24~11_combout ) ) ) # ( !\lsu_block|Equal15~6_combout  & ( (!\lsu_block|Selector24~11_combout  & ((!\lsu_block|Equal19~2_combout ) # 
// (\imem_block|imem~13_combout ))) ) )

	.dataa(!\lsu_block|Equal19~2_combout ),
	.datab(!\imem_block|imem~13_combout ),
	.datac(!\lsu_block|Selector24~11_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lsu_block|Equal15~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lsu_block|Selector56~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lsu_block|Selector56~7 .extended_lut = "off";
defparam \lsu_block|Selector56~7 .lut_mask = 64'hB0B0B0B030303030;
defparam \lsu_block|Selector56~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N6
cyclonev_lcell_comb \lsu_block|Selector56~8 (
// Equation(s):
// \lsu_block|Selector56~8_combout  = ( !\lsu_block|Selector56~4_combout  & ( (!\lsu_block|Selector56~5_combout  & (!\lsu_block|Selector56~6_combout  & (\lsu_block|Selector56~11_combout  & \lsu_block|Selector56~7_combout ))) ) )

	.dataa(!\lsu_block|Selector56~5_combout ),
	.datab(!\lsu_block|Selector56~6_combout ),
	.datac(!\lsu_block|Selector56~11_combout ),
	.datad(!\lsu_block|Selector56~7_combout ),
	.datae(gnd),
	.dataf(!\lsu_block|Selector56~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lsu_block|Selector56~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lsu_block|Selector56~8 .extended_lut = "off";
defparam \lsu_block|Selector56~8 .lut_mask = 64'h0008000800000000;
defparam \lsu_block|Selector56~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N33
cyclonev_lcell_comb \lsu_block|ld_data_o~0 (
// Equation(s):
// \lsu_block|ld_data_o~0_combout  = ( \lsu_block|Selector56~8_combout  & ( (!\imem_block|imem~13_combout  & ((\lsu_block|addr_sel.OUT_PERIPHERALS~0_combout ) # (\lsu_block|Selector56~2_combout ))) ) ) # ( !\lsu_block|Selector56~8_combout  & ( 
// (!\imem_block|imem~13_combout  & \lsu_block|Selector56~2_combout ) ) )

	.dataa(gnd),
	.datab(!\imem_block|imem~13_combout ),
	.datac(!\lsu_block|Selector56~2_combout ),
	.datad(!\lsu_block|addr_sel.OUT_PERIPHERALS~0_combout ),
	.datae(gnd),
	.dataf(!\lsu_block|Selector56~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lsu_block|ld_data_o~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lsu_block|ld_data_o~0 .extended_lut = "off";
defparam \lsu_block|ld_data_o~0 .lut_mask = 64'h0C0C0C0C0CCC0CCC;
defparam \lsu_block|ld_data_o~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N6
cyclonev_lcell_comb \wb_sel_block|Mux20~0 (
// Equation(s):
// \wb_sel_block|Mux20~0_combout  = ( \alu_block|Mux20~0_combout  & ( (!\ctr_unit_block|Decoder2~0_combout ) # (\lsu_block|ld_data_o~0_combout ) ) ) # ( !\alu_block|Mux20~0_combout  & ( (\ctr_unit_block|Decoder2~0_combout  & \lsu_block|ld_data_o~0_combout ) 
// ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ctr_unit_block|Decoder2~0_combout ),
	.datad(!\lsu_block|ld_data_o~0_combout ),
	.datae(gnd),
	.dataf(!\alu_block|Mux20~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wb_sel_block|Mux20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wb_sel_block|Mux20~0 .extended_lut = "off";
defparam \wb_sel_block|Mux20~0 .lut_mask = 64'h000F000FF0FFF0FF;
defparam \wb_sel_block|Mux20~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y7_N8
dffeas \regfile_block|mem~1003 (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(\wb_sel_block|Mux20~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile_block|mem~1108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile_block|mem~1003_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile_block|mem~1003 .is_wysiwyg = "true";
defparam \regfile_block|mem~1003 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N15
cyclonev_lcell_comb \regfile_block|mem~1097 (
// Equation(s):
// \regfile_block|mem~1097_combout  = ( \imem_block|imem~9_combout  & ( ((!\imem_block|imem~11_combout  & ((\regfile_block|mem~939_q ))) # (\imem_block|imem~11_combout  & (\regfile_block|mem~1003_q ))) # (\imem_block|imem~4_combout ) ) )

	.dataa(!\imem_block|imem~4_combout ),
	.datab(!\regfile_block|mem~1003_q ),
	.datac(!\regfile_block|mem~939_q ),
	.datad(!\imem_block|imem~11_combout ),
	.datae(gnd),
	.dataf(!\imem_block|imem~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile_block|mem~1097_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile_block|mem~1097 .extended_lut = "off";
defparam \regfile_block|mem~1097 .lut_mask = 64'h000000005F775F77;
defparam \regfile_block|mem~1097 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N57
cyclonev_lcell_comb \regfile_block|mem~1098 (
// Equation(s):
// \regfile_block|mem~1098_combout  = ( \regfile_block|mem~1097_combout  & ( !\imem_block|imem~4_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\imem_block|imem~4_combout ),
	.datae(gnd),
	.dataf(!\regfile_block|mem~1097_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile_block|mem~1098_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile_block|mem~1098 .extended_lut = "off";
defparam \regfile_block|mem~1098 .lut_mask = 64'h00000000FF00FF00;
defparam \regfile_block|mem~1098 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N51
cyclonev_lcell_comb \alu_block|Add1~125 (
// Equation(s):
// \alu_block|Add1~125_sumout  = SUM(( !\mux_operand_b|out_o[12]~16_combout  ) + ( \regfile_block|mem~1074_combout  ) + ( \alu_block|Add1~122  ))
// \alu_block|Add1~126  = CARRY(( !\mux_operand_b|out_o[12]~16_combout  ) + ( \regfile_block|mem~1074_combout  ) + ( \alu_block|Add1~122  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regfile_block|mem~1074_combout ),
	.datad(!\mux_operand_b|out_o[12]~16_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_block|Add1~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_block|Add1~125_sumout ),
	.cout(\alu_block|Add1~126 ),
	.shareout());
// synopsys translate_off
defparam \alu_block|Add1~125 .extended_lut = "off";
defparam \alu_block|Add1~125 .lut_mask = 64'h0000F0F00000FF00;
defparam \alu_block|Add1~125 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y7_N6
cyclonev_lcell_comb \alu_block|Add0~125 (
// Equation(s):
// \alu_block|Add0~125_sumout  = SUM(( \mux_operand_b|out_o[12]~16_combout  ) + ( \regfile_block|mem~1074_combout  ) + ( \alu_block|Add0~122  ))
// \alu_block|Add0~126  = CARRY(( \mux_operand_b|out_o[12]~16_combout  ) + ( \regfile_block|mem~1074_combout  ) + ( \alu_block|Add0~122  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regfile_block|mem~1074_combout ),
	.datad(!\mux_operand_b|out_o[12]~16_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_block|Add0~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_block|Add0~125_sumout ),
	.cout(\alu_block|Add0~126 ),
	.shareout());
// synopsys translate_off
defparam \alu_block|Add0~125 .extended_lut = "off";
defparam \alu_block|Add0~125 .lut_mask = 64'h0000F0F0000000FF;
defparam \alu_block|Add0~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N48
cyclonev_lcell_comb \alu_block|Mux19~0 (
// Equation(s):
// \alu_block|Mux19~0_combout  = ( \alu_block|Add0~125_sumout  & ( (!\ctr_unit_block|Mux6~0_combout  & (((!\ctr_unit_block|Mux9~0_combout ) # (\alu_block|Add1~125_sumout )))) # (\ctr_unit_block|Mux6~0_combout  & (\alu_block|Mux19~1_combout )) ) ) # ( 
// !\alu_block|Add0~125_sumout  & ( (!\ctr_unit_block|Mux6~0_combout  & (((\ctr_unit_block|Mux9~0_combout  & \alu_block|Add1~125_sumout )))) # (\ctr_unit_block|Mux6~0_combout  & (\alu_block|Mux19~1_combout )) ) )

	.dataa(!\alu_block|Mux19~1_combout ),
	.datab(!\ctr_unit_block|Mux9~0_combout ),
	.datac(!\ctr_unit_block|Mux6~0_combout ),
	.datad(!\alu_block|Add1~125_sumout ),
	.datae(gnd),
	.dataf(!\alu_block|Add0~125_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_block|Mux19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_block|Mux19~0 .extended_lut = "off";
defparam \alu_block|Mux19~0 .lut_mask = 64'h05350535C5F5C5F5;
defparam \alu_block|Mux19~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y9_N33
cyclonev_lcell_comb \wb_sel_block|Mux19~0 (
// Equation(s):
// \wb_sel_block|Mux19~0_combout  = ( \lsu_block|Selector56~3_combout  & ( (\alu_block|Mux19~0_combout  & !\ctr_unit_block|Decoder2~0_combout ) ) ) # ( !\lsu_block|Selector56~3_combout  & ( (!\ctr_unit_block|Decoder2~0_combout  & (\alu_block|Mux19~0_combout 
// )) # (\ctr_unit_block|Decoder2~0_combout  & ((!\imem_block|imem~13_combout ))) ) )

	.dataa(!\alu_block|Mux19~0_combout ),
	.datab(gnd),
	.datac(!\ctr_unit_block|Decoder2~0_combout ),
	.datad(!\imem_block|imem~13_combout ),
	.datae(gnd),
	.dataf(!\lsu_block|Selector56~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wb_sel_block|Mux19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wb_sel_block|Mux19~0 .extended_lut = "off";
defparam \wb_sel_block|Mux19~0 .lut_mask = 64'h5F505F5050505050;
defparam \wb_sel_block|Mux19~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y9_N2
dffeas \regfile_block|mem~940 (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_sel_block|Mux19~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile_block|mem~1109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile_block|mem~940_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile_block|mem~940 .is_wysiwyg = "true";
defparam \regfile_block|mem~940 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y9_N45
cyclonev_lcell_comb \regfile_block|mem~1074 (
// Equation(s):
// \regfile_block|mem~1074_combout  = ( \imem_block|imem~5_combout  & ( \imem_block|imem~7_combout  & ( \regfile_block|mem~1004_q  ) ) ) # ( \imem_block|imem~5_combout  & ( !\imem_block|imem~7_combout  & ( \regfile_block|mem~940_q  ) ) )

	.dataa(!\regfile_block|mem~940_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\regfile_block|mem~1004_q ),
	.datae(!\imem_block|imem~5_combout ),
	.dataf(!\imem_block|imem~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile_block|mem~1074_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile_block|mem~1074 .extended_lut = "off";
defparam \regfile_block|mem~1074 .lut_mask = 64'h00005555000000FF;
defparam \regfile_block|mem~1074 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y7_N9
cyclonev_lcell_comb \alu_block|Add0~1 (
// Equation(s):
// \alu_block|Add0~1_sumout  = SUM(( \mux_operand_b|out_o[13]~8_combout  ) + ( \regfile_block|mem~1024_combout  ) + ( \alu_block|Add0~126  ))
// \alu_block|Add0~2  = CARRY(( \mux_operand_b|out_o[13]~8_combout  ) + ( \regfile_block|mem~1024_combout  ) + ( \alu_block|Add0~126  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regfile_block|mem~1024_combout ),
	.datad(!\mux_operand_b|out_o[13]~8_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_block|Add0~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_block|Add0~1_sumout ),
	.cout(\alu_block|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \alu_block|Add0~1 .extended_lut = "off";
defparam \alu_block|Add0~1 .lut_mask = 64'h0000F0F0000000FF;
defparam \alu_block|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y7_N12
cyclonev_lcell_comb \alu_block|Add0~5 (
// Equation(s):
// \alu_block|Add0~5_sumout  = SUM(( \regfile_block|mem~1026_combout  ) + ( \mux_operand_b|out_o[14]~9_combout  ) + ( \alu_block|Add0~2  ))
// \alu_block|Add0~6  = CARRY(( \regfile_block|mem~1026_combout  ) + ( \mux_operand_b|out_o[14]~9_combout  ) + ( \alu_block|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mux_operand_b|out_o[14]~9_combout ),
	.datad(!\regfile_block|mem~1026_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_block|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_block|Add0~5_sumout ),
	.cout(\alu_block|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \alu_block|Add0~5 .extended_lut = "off";
defparam \alu_block|Add0~5 .lut_mask = 64'h0000F0F0000000FF;
defparam \alu_block|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N54
cyclonev_lcell_comb \alu_block|Add1~1 (
// Equation(s):
// \alu_block|Add1~1_sumout  = SUM(( \regfile_block|mem~1024_combout  ) + ( !\mux_operand_b|out_o[13]~8_combout  ) + ( \alu_block|Add1~126  ))
// \alu_block|Add1~2  = CARRY(( \regfile_block|mem~1024_combout  ) + ( !\mux_operand_b|out_o[13]~8_combout  ) + ( \alu_block|Add1~126  ))

	.dataa(gnd),
	.datab(!\mux_operand_b|out_o[13]~8_combout ),
	.datac(gnd),
	.datad(!\regfile_block|mem~1024_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_block|Add1~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_block|Add1~1_sumout ),
	.cout(\alu_block|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \alu_block|Add1~1 .extended_lut = "off";
defparam \alu_block|Add1~1 .lut_mask = 64'h00003333000000FF;
defparam \alu_block|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y8_N57
cyclonev_lcell_comb \alu_block|Add1~5 (
// Equation(s):
// \alu_block|Add1~5_sumout  = SUM(( !\mux_operand_b|out_o[14]~9_combout  ) + ( \regfile_block|mem~1026_combout  ) + ( \alu_block|Add1~2  ))
// \alu_block|Add1~6  = CARRY(( !\mux_operand_b|out_o[14]~9_combout  ) + ( \regfile_block|mem~1026_combout  ) + ( \alu_block|Add1~2  ))

	.dataa(!\regfile_block|mem~1026_combout ),
	.datab(gnd),
	.datac(!\mux_operand_b|out_o[14]~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_block|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_block|Add1~5_sumout ),
	.cout(\alu_block|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \alu_block|Add1~5 .extended_lut = "off";
defparam \alu_block|Add1~5 .lut_mask = 64'h0000AAAA0000F0F0;
defparam \alu_block|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N45
cyclonev_lcell_comb \alu_block|Mux17~0 (
// Equation(s):
// \alu_block|Mux17~0_combout  = ( \alu_block|Add1~5_sumout  & ( (!\ctr_unit_block|Mux6~0_combout  & (((\alu_block|Add0~5_sumout )) # (\ctr_unit_block|Mux9~0_combout ))) # (\ctr_unit_block|Mux6~0_combout  & (((\alu_block|Mux17~1_combout )))) ) ) # ( 
// !\alu_block|Add1~5_sumout  & ( (!\ctr_unit_block|Mux6~0_combout  & (!\ctr_unit_block|Mux9~0_combout  & ((\alu_block|Add0~5_sumout )))) # (\ctr_unit_block|Mux6~0_combout  & (((\alu_block|Mux17~1_combout )))) ) )

	.dataa(!\ctr_unit_block|Mux6~0_combout ),
	.datab(!\ctr_unit_block|Mux9~0_combout ),
	.datac(!\alu_block|Mux17~1_combout ),
	.datad(!\alu_block|Add0~5_sumout ),
	.datae(gnd),
	.dataf(!\alu_block|Add1~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_block|Mux17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_block|Mux17~0 .extended_lut = "off";
defparam \alu_block|Mux17~0 .lut_mask = 64'h058D058D27AF27AF;
defparam \alu_block|Mux17~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y7_N39
cyclonev_lcell_comb \wb_sel_block|Mux17~0 (
// Equation(s):
// \wb_sel_block|Mux17~0_combout  = ( \lsu_block|ld_data_o~0_combout  & ( (\alu_block|Mux17~0_combout ) # (\ctr_unit_block|Decoder2~0_combout ) ) ) # ( !\lsu_block|ld_data_o~0_combout  & ( (!\ctr_unit_block|Decoder2~0_combout  & \alu_block|Mux17~0_combout ) 
// ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ctr_unit_block|Decoder2~0_combout ),
	.datad(!\alu_block|Mux17~0_combout ),
	.datae(gnd),
	.dataf(!\lsu_block|ld_data_o~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wb_sel_block|Mux17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wb_sel_block|Mux17~0 .extended_lut = "off";
defparam \wb_sel_block|Mux17~0 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \wb_sel_block|Mux17~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y7_N41
dffeas \regfile_block|mem~1006 (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(\wb_sel_block|Mux17~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile_block|mem~1108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile_block|mem~1006_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile_block|mem~1006 .is_wysiwyg = "true";
defparam \regfile_block|mem~1006 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y8_N45
cyclonev_lcell_comb \regfile_block|mem~1026 (
// Equation(s):
// \regfile_block|mem~1026_combout  = ( \imem_block|imem~5_combout  & ( (!\imem_block|imem~7_combout  & ((\regfile_block|mem~942_q ))) # (\imem_block|imem~7_combout  & (\regfile_block|mem~1006_q )) ) )

	.dataa(!\regfile_block|mem~1006_q ),
	.datab(gnd),
	.datac(!\imem_block|imem~7_combout ),
	.datad(!\regfile_block|mem~942_q ),
	.datae(gnd),
	.dataf(!\imem_block|imem~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile_block|mem~1026_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile_block|mem~1026 .extended_lut = "off";
defparam \regfile_block|mem~1026 .lut_mask = 64'h0000000005F505F5;
defparam \regfile_block|mem~1026 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N0
cyclonev_lcell_comb \alu_block|Add1~9 (
// Equation(s):
// \alu_block|Add1~9_sumout  = SUM(( (!\regfile_block|mem~1103_combout ) # (\ctr_unit_block|Mux5~0_combout ) ) + ( \regfile_block|mem~1029_combout  ) + ( \alu_block|Add1~6  ))
// \alu_block|Add1~10  = CARRY(( (!\regfile_block|mem~1103_combout ) # (\ctr_unit_block|Mux5~0_combout ) ) + ( \regfile_block|mem~1029_combout  ) + ( \alu_block|Add1~6  ))

	.dataa(!\regfile_block|mem~1103_combout ),
	.datab(!\ctr_unit_block|Mux5~0_combout ),
	.datac(!\regfile_block|mem~1029_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_block|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_block|Add1~9_sumout ),
	.cout(\alu_block|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \alu_block|Add1~9 .extended_lut = "off";
defparam \alu_block|Add1~9 .lut_mask = 64'h0000F0F00000BBBB;
defparam \alu_block|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y7_N15
cyclonev_lcell_comb \alu_block|Add0~9 (
// Equation(s):
// \alu_block|Add0~9_sumout  = SUM(( \regfile_block|mem~1029_combout  ) + ( (!\ctr_unit_block|Mux5~0_combout  & \regfile_block|mem~1103_combout ) ) + ( \alu_block|Add0~6  ))
// \alu_block|Add0~10  = CARRY(( \regfile_block|mem~1029_combout  ) + ( (!\ctr_unit_block|Mux5~0_combout  & \regfile_block|mem~1103_combout ) ) + ( \alu_block|Add0~6  ))

	.dataa(gnd),
	.datab(!\ctr_unit_block|Mux5~0_combout ),
	.datac(!\regfile_block|mem~1103_combout ),
	.datad(!\regfile_block|mem~1029_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_block|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_block|Add0~9_sumout ),
	.cout(\alu_block|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \alu_block|Add0~9 .extended_lut = "off";
defparam \alu_block|Add0~9 .lut_mask = 64'h0000F3F3000000FF;
defparam \alu_block|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N54
cyclonev_lcell_comb \alu_block|Mux16~0 (
// Equation(s):
// \alu_block|Mux16~0_combout  = ( \alu_block|Add1~9_sumout  & ( \alu_block|Add0~9_sumout  & ( (!\ctr_unit_block|Mux6~0_combout ) # (\alu_block|Mux16~1_combout ) ) ) ) # ( !\alu_block|Add1~9_sumout  & ( \alu_block|Add0~9_sumout  & ( 
// (!\ctr_unit_block|Mux6~0_combout  & (!\ctr_unit_block|Mux9~0_combout )) # (\ctr_unit_block|Mux6~0_combout  & ((\alu_block|Mux16~1_combout ))) ) ) ) # ( \alu_block|Add1~9_sumout  & ( !\alu_block|Add0~9_sumout  & ( (!\ctr_unit_block|Mux6~0_combout  & 
// (\ctr_unit_block|Mux9~0_combout )) # (\ctr_unit_block|Mux6~0_combout  & ((\alu_block|Mux16~1_combout ))) ) ) ) # ( !\alu_block|Add1~9_sumout  & ( !\alu_block|Add0~9_sumout  & ( (\ctr_unit_block|Mux6~0_combout  & \alu_block|Mux16~1_combout ) ) ) )

	.dataa(gnd),
	.datab(!\ctr_unit_block|Mux6~0_combout ),
	.datac(!\ctr_unit_block|Mux9~0_combout ),
	.datad(!\alu_block|Mux16~1_combout ),
	.datae(!\alu_block|Add1~9_sumout ),
	.dataf(!\alu_block|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_block|Mux16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_block|Mux16~0 .extended_lut = "off";
defparam \alu_block|Mux16~0 .lut_mask = 64'h00330C3FC0F3CCFF;
defparam \alu_block|Mux16~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N0
cyclonev_lcell_comb \lsu_block|addr_sel.OUT_PERIPHERALS~0 (
// Equation(s):
// \lsu_block|addr_sel.OUT_PERIPHERALS~0_combout  = ( \lsu_block|Equal8~0_combout  & ( \lsu_block|Equal0~1_combout  & ( (!\alu_block|Mux16~0_combout  & (\alu_block|Mux20~0_combout  & (!\alu_block|Mux23~2_combout  & !\alu_block|Mux17~0_combout ))) ) ) )

	.dataa(!\alu_block|Mux16~0_combout ),
	.datab(!\alu_block|Mux20~0_combout ),
	.datac(!\alu_block|Mux23~2_combout ),
	.datad(!\alu_block|Mux17~0_combout ),
	.datae(!\lsu_block|Equal8~0_combout ),
	.dataf(!\lsu_block|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lsu_block|addr_sel.OUT_PERIPHERALS~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lsu_block|addr_sel.OUT_PERIPHERALS~0 .extended_lut = "off";
defparam \lsu_block|addr_sel.OUT_PERIPHERALS~0 .lut_mask = 64'h0000000000002000;
defparam \lsu_block|addr_sel.OUT_PERIPHERALS~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N54
cyclonev_lcell_comb \lsu_block|Equal18~0 (
// Equation(s):
// \lsu_block|Equal18~0_combout  = ( \lsu_block|Equal15~0_combout  & ( \lsu_block|Equal8~2_combout  & ( (!\alu_block|Mux24~0_combout  & (\alu_block|Mux26~0_combout  & (\alu_block|Mux27~0_combout  & !\alu_block|Mux23~2_combout ))) ) ) )

	.dataa(!\alu_block|Mux24~0_combout ),
	.datab(!\alu_block|Mux26~0_combout ),
	.datac(!\alu_block|Mux27~0_combout ),
	.datad(!\alu_block|Mux23~2_combout ),
	.datae(!\lsu_block|Equal15~0_combout ),
	.dataf(!\lsu_block|Equal8~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lsu_block|Equal18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lsu_block|Equal18~0 .extended_lut = "off";
defparam \lsu_block|Equal18~0 .lut_mask = 64'h0000000000000200;
defparam \lsu_block|Equal18~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N15
cyclonev_lcell_comb \lsu_block|Equal15~1 (
// Equation(s):
// \lsu_block|Equal15~1_combout  = ( \lsu_block|Equal8~0_combout  & ( \lsu_block|Equal15~0_combout  & ( (!\alu_block|Mux18~0_combout  & (!\alu_block|Mux16~0_combout  & (!\alu_block|Mux19~0_combout  & !\alu_block|Mux17~0_combout ))) ) ) )

	.dataa(!\alu_block|Mux18~0_combout ),
	.datab(!\alu_block|Mux16~0_combout ),
	.datac(!\alu_block|Mux19~0_combout ),
	.datad(!\alu_block|Mux17~0_combout ),
	.datae(!\lsu_block|Equal8~0_combout ),
	.dataf(!\lsu_block|Equal15~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lsu_block|Equal15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lsu_block|Equal15~1 .extended_lut = "off";
defparam \lsu_block|Equal15~1 .lut_mask = 64'h0000000000008000;
defparam \lsu_block|Equal15~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N3
cyclonev_lcell_comb \lsu_block|Selector24~1 (
// Equation(s):
// \lsu_block|Selector24~1_combout  = ( \lsu_block|Selector24~0_combout  & ( \lsu_block|Equal19~0_combout  & ( (\alu_block|Mux26~0_combout  & (\lsu_block|Equal15~1_combout  & (!\alu_block|Mux23~2_combout  & !\alu_block|Mux24~0_combout ))) ) ) )

	.dataa(!\alu_block|Mux26~0_combout ),
	.datab(!\lsu_block|Equal15~1_combout ),
	.datac(!\alu_block|Mux23~2_combout ),
	.datad(!\alu_block|Mux24~0_combout ),
	.datae(!\lsu_block|Selector24~0_combout ),
	.dataf(!\lsu_block|Equal19~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lsu_block|Selector24~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lsu_block|Selector24~1 .extended_lut = "off";
defparam \lsu_block|Selector24~1 .lut_mask = 64'h0000000000001000;
defparam \lsu_block|Selector24~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N0
cyclonev_lcell_comb \lsu_block|Selector24~3 (
// Equation(s):
// \lsu_block|Selector24~3_combout  = ( \lsu_block|Selector24~2_combout  & ( \lsu_block|Equal15~2_combout  & ( (\alu_block|Mux26~0_combout  & (\lsu_block|Equal15~1_combout  & (!\alu_block|Mux24~0_combout  & !\alu_block|Mux23~2_combout ))) ) ) )

	.dataa(!\alu_block|Mux26~0_combout ),
	.datab(!\lsu_block|Equal15~1_combout ),
	.datac(!\alu_block|Mux24~0_combout ),
	.datad(!\alu_block|Mux23~2_combout ),
	.datae(!\lsu_block|Selector24~2_combout ),
	.dataf(!\lsu_block|Equal15~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lsu_block|Selector24~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lsu_block|Selector24~3 .extended_lut = "off";
defparam \lsu_block|Selector24~3 .lut_mask = 64'h0000000000001000;
defparam \lsu_block|Selector24~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y5_N36
cyclonev_lcell_comb \lsu_block|Selector56~0 (
// Equation(s):
// \lsu_block|Selector56~0_combout  = ( !\lsu_block|Selector24~3_combout  & ( \alu_block|Mux25~0_combout  & ( (!\lsu_block|Selector24~1_combout  & ((!\lsu_block|Equal18~0_combout ) # (!\lsu_block|Selector24~4_combout ))) ) ) ) # ( 
// !\lsu_block|Selector24~3_combout  & ( !\alu_block|Mux25~0_combout  & ( (!\lsu_block|Selector24~1_combout  & ((!\lsu_block|Equal18~0_combout ) # (!\lsu_block|Selector24~5_combout ))) ) ) )

	.dataa(!\lsu_block|Equal18~0_combout ),
	.datab(!\lsu_block|Selector24~4_combout ),
	.datac(!\lsu_block|Selector24~1_combout ),
	.datad(!\lsu_block|Selector24~5_combout ),
	.datae(!\lsu_block|Selector24~3_combout ),
	.dataf(!\alu_block|Mux25~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lsu_block|Selector56~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lsu_block|Selector56~0 .extended_lut = "off";
defparam \lsu_block|Selector56~0 .lut_mask = 64'hF0A00000E0E00000;
defparam \lsu_block|Selector56~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N57
cyclonev_lcell_comb \lsu_block|Selector56~3 (
// Equation(s):
// \lsu_block|Selector56~3_combout  = ( \lsu_block|Selector56~11_combout  & ( \lsu_block|Selector56~0_combout  & ( (!\lsu_block|Selector56~2_combout  & ((!\lsu_block|addr_sel.OUT_PERIPHERALS~0_combout ) # (!\lsu_block|Selector56~1_combout ))) ) ) ) # ( 
// !\lsu_block|Selector56~11_combout  & ( \lsu_block|Selector56~0_combout  & ( !\lsu_block|Selector56~2_combout  ) ) ) # ( \lsu_block|Selector56~11_combout  & ( !\lsu_block|Selector56~0_combout  & ( !\lsu_block|Selector56~2_combout  ) ) ) # ( 
// !\lsu_block|Selector56~11_combout  & ( !\lsu_block|Selector56~0_combout  & ( !\lsu_block|Selector56~2_combout  ) ) )

	.dataa(!\lsu_block|addr_sel.OUT_PERIPHERALS~0_combout ),
	.datab(gnd),
	.datac(!\lsu_block|Selector56~1_combout ),
	.datad(!\lsu_block|Selector56~2_combout ),
	.datae(!\lsu_block|Selector56~11_combout ),
	.dataf(!\lsu_block|Selector56~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lsu_block|Selector56~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lsu_block|Selector56~3 .extended_lut = "off";
defparam \lsu_block|Selector56~3 .lut_mask = 64'hFF00FF00FF00FA00;
defparam \lsu_block|Selector56~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y9_N21
cyclonev_lcell_comb \wb_sel_block|Mux18~0 (
// Equation(s):
// \wb_sel_block|Mux18~0_combout  = ( \lsu_block|Selector56~3_combout  & ( (!\ctr_unit_block|Decoder2~0_combout  & \alu_block|Mux18~0_combout ) ) ) # ( !\lsu_block|Selector56~3_combout  & ( (!\ctr_unit_block|Decoder2~0_combout  & ((\alu_block|Mux18~0_combout 
// ))) # (\ctr_unit_block|Decoder2~0_combout  & (!\imem_block|imem~13_combout )) ) )

	.dataa(!\imem_block|imem~13_combout ),
	.datab(!\ctr_unit_block|Decoder2~0_combout ),
	.datac(!\alu_block|Mux18~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lsu_block|Selector56~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wb_sel_block|Mux18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wb_sel_block|Mux18~0 .extended_lut = "off";
defparam \wb_sel_block|Mux18~0 .lut_mask = 64'h2E2E2E2E0C0C0C0C;
defparam \wb_sel_block|Mux18~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y9_N2
dffeas \regfile_block|mem~1005 (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_sel_block|Mux18~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile_block|mem~1108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile_block|mem~1005_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile_block|mem~1005 .is_wysiwyg = "true";
defparam \regfile_block|mem~1005 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y9_N54
cyclonev_lcell_comb \regfile_block|mem~1024 (
// Equation(s):
// \regfile_block|mem~1024_combout  = ( \regfile_block|mem~941_q  & ( (\imem_block|imem~5_combout  & ((!\imem_block|imem~7_combout ) # (\regfile_block|mem~1005_q ))) ) ) # ( !\regfile_block|mem~941_q  & ( (\imem_block|imem~7_combout  & 
// (\imem_block|imem~5_combout  & \regfile_block|mem~1005_q )) ) )

	.dataa(!\imem_block|imem~7_combout ),
	.datab(!\imem_block|imem~5_combout ),
	.datac(!\regfile_block|mem~1005_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regfile_block|mem~941_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile_block|mem~1024_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile_block|mem~1024 .extended_lut = "off";
defparam \regfile_block|mem~1024 .lut_mask = 64'h0101010123232323;
defparam \regfile_block|mem~1024 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y9_N42
cyclonev_lcell_comb \alu_block|Mux18~1 (
// Equation(s):
// \alu_block|Mux18~1_combout  = ( \regfile_block|mem~1025_combout  & ( (!\ctr_unit_block|Mux9~0_combout  & (((!\ctr_unit_block|Mux5~0_combout  & !\imem_block|imem~4_combout )) # (\regfile_block|mem~1024_combout ))) # (\ctr_unit_block|Mux9~0_combout  & 
// (!\ctr_unit_block|Mux5~0_combout  & (!\imem_block|imem~4_combout  & \regfile_block|mem~1024_combout ))) ) ) # ( !\regfile_block|mem~1025_combout  & ( (!\ctr_unit_block|Mux9~0_combout  & \regfile_block|mem~1024_combout ) ) )

	.dataa(!\ctr_unit_block|Mux5~0_combout ),
	.datab(!\imem_block|imem~4_combout ),
	.datac(!\ctr_unit_block|Mux9~0_combout ),
	.datad(!\regfile_block|mem~1024_combout ),
	.datae(gnd),
	.dataf(!\regfile_block|mem~1025_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_block|Mux18~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_block|Mux18~1 .extended_lut = "off";
defparam \alu_block|Mux18~1 .lut_mask = 64'h00F000F080F880F8;
defparam \alu_block|Mux18~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y6_N42
cyclonev_lcell_comb \alu_block|Mux18~0 (
// Equation(s):
// \alu_block|Mux18~0_combout  = ( \alu_block|Add1~1_sumout  & ( (!\ctr_unit_block|Mux6~0_combout  & (((\alu_block|Add0~1_sumout )) # (\ctr_unit_block|Mux9~0_combout ))) # (\ctr_unit_block|Mux6~0_combout  & (((\alu_block|Mux18~1_combout )))) ) ) # ( 
// !\alu_block|Add1~1_sumout  & ( (!\ctr_unit_block|Mux6~0_combout  & (!\ctr_unit_block|Mux9~0_combout  & ((\alu_block|Add0~1_sumout )))) # (\ctr_unit_block|Mux6~0_combout  & (((\alu_block|Mux18~1_combout )))) ) )

	.dataa(!\ctr_unit_block|Mux6~0_combout ),
	.datab(!\ctr_unit_block|Mux9~0_combout ),
	.datac(!\alu_block|Mux18~1_combout ),
	.datad(!\alu_block|Add0~1_sumout ),
	.datae(gnd),
	.dataf(!\alu_block|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_block|Mux18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_block|Mux18~0 .extended_lut = "off";
defparam \alu_block|Mux18~0 .lut_mask = 64'h058D058D27AF27AF;
defparam \alu_block|Mux18~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N9
cyclonev_lcell_comb \wb_sel_block|Mux15~0 (
// Equation(s):
// \wb_sel_block|Mux15~0_combout  = ( \lsu_block|Selector56~3_combout  & ( (\alu_block|Mux15~0_combout  & !\ctr_unit_block|Decoder2~0_combout ) ) ) # ( !\lsu_block|Selector56~3_combout  & ( (!\ctr_unit_block|Decoder2~0_combout  & ((\alu_block|Mux15~0_combout 
// ))) # (\ctr_unit_block|Decoder2~0_combout  & (!\imem_block|imem~13_combout )) ) )

	.dataa(!\imem_block|imem~13_combout ),
	.datab(gnd),
	.datac(!\alu_block|Mux15~0_combout ),
	.datad(!\ctr_unit_block|Decoder2~0_combout ),
	.datae(gnd),
	.dataf(!\lsu_block|Selector56~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wb_sel_block|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wb_sel_block|Mux15~0 .extended_lut = "off";
defparam \wb_sel_block|Mux15~0 .lut_mask = 64'h0FAA0FAA0F000F00;
defparam \wb_sel_block|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y8_N38
dffeas \regfile_block|mem~944 (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_sel_block|Mux15~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile_block|mem~1109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile_block|mem~944_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile_block|mem~944 .is_wysiwyg = "true";
defparam \regfile_block|mem~944 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y8_N11
dffeas \regfile_block|mem~1008 (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(\wb_sel_block|Mux15~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile_block|mem~1108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile_block|mem~1008_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile_block|mem~1008 .is_wysiwyg = "true";
defparam \regfile_block|mem~1008 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N39
cyclonev_lcell_comb \regfile_block|mem~1031 (
// Equation(s):
// \regfile_block|mem~1031_combout  = ( \regfile_block|mem~1008_q  & ( (!\imem_block|imem~4_combout  & (\imem_block|imem~9_combout  & ((\imem_block|imem~11_combout ) # (\regfile_block|mem~944_q )))) ) ) # ( !\regfile_block|mem~1008_q  & ( 
// (\regfile_block|mem~944_q  & (!\imem_block|imem~11_combout  & (!\imem_block|imem~4_combout  & \imem_block|imem~9_combout ))) ) )

	.dataa(!\regfile_block|mem~944_q ),
	.datab(!\imem_block|imem~11_combout ),
	.datac(!\imem_block|imem~4_combout ),
	.datad(!\imem_block|imem~9_combout ),
	.datae(gnd),
	.dataf(!\regfile_block|mem~1008_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile_block|mem~1031_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile_block|mem~1031 .extended_lut = "off";
defparam \regfile_block|mem~1031 .lut_mask = 64'h0040004000700070;
defparam \regfile_block|mem~1031 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N45
cyclonev_lcell_comb \regfile_block|mem~1030 (
// Equation(s):
// \regfile_block|mem~1030_combout  = ( \imem_block|imem~5_combout  & ( (!\imem_block|imem~7_combout  & ((\regfile_block|mem~944_q ))) # (\imem_block|imem~7_combout  & (\regfile_block|mem~1008_q )) ) )

	.dataa(gnd),
	.datab(!\imem_block|imem~7_combout ),
	.datac(!\regfile_block|mem~1008_q ),
	.datad(!\regfile_block|mem~944_q ),
	.datae(gnd),
	.dataf(!\imem_block|imem~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile_block|mem~1030_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile_block|mem~1030 .extended_lut = "off";
defparam \regfile_block|mem~1030 .lut_mask = 64'h0000000003CF03CF;
defparam \regfile_block|mem~1030 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y7_N18
cyclonev_lcell_comb \alu_block|Add0~13 (
// Equation(s):
// \alu_block|Add0~13_sumout  = SUM(( \regfile_block|mem~1030_combout  ) + ( (!\ctr_unit_block|Mux5~0_combout  & \regfile_block|mem~1031_combout ) ) + ( \alu_block|Add0~10  ))
// \alu_block|Add0~14  = CARRY(( \regfile_block|mem~1030_combout  ) + ( (!\ctr_unit_block|Mux5~0_combout  & \regfile_block|mem~1031_combout ) ) + ( \alu_block|Add0~10  ))

	.dataa(gnd),
	.datab(!\ctr_unit_block|Mux5~0_combout ),
	.datac(!\regfile_block|mem~1031_combout ),
	.datad(!\regfile_block|mem~1030_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_block|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_block|Add0~13_sumout ),
	.cout(\alu_block|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \alu_block|Add0~13 .extended_lut = "off";
defparam \alu_block|Add0~13 .lut_mask = 64'h0000F3F3000000FF;
defparam \alu_block|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N9
cyclonev_lcell_comb \alu_block|Mux15~0 (
// Equation(s):
// \alu_block|Mux15~0_combout  = ( \alu_block|Add0~13_sumout  & ( (!\imem_block|imem~12_combout ) # ((!\imem_block|imem~13_combout ) # ((\regfile_block|mem~1031_combout  & \regfile_block|mem~1030_combout ))) ) ) # ( !\alu_block|Add0~13_sumout  & ( 
// (\imem_block|imem~12_combout  & (\imem_block|imem~13_combout  & (\regfile_block|mem~1031_combout  & \regfile_block|mem~1030_combout ))) ) )

	.dataa(!\imem_block|imem~12_combout ),
	.datab(!\imem_block|imem~13_combout ),
	.datac(!\regfile_block|mem~1031_combout ),
	.datad(!\regfile_block|mem~1030_combout ),
	.datae(gnd),
	.dataf(!\alu_block|Add0~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_block|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_block|Mux15~0 .extended_lut = "off";
defparam \alu_block|Mux15~0 .lut_mask = 64'h00010001EEEFEEEF;
defparam \alu_block|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N45
cyclonev_lcell_comb \lsu_block|Selector56~9 (
// Equation(s):
// \lsu_block|Selector56~9_combout  = ( \lsu_block|Selector56~8_combout  & ( (!\lsu_block|Selector56~2_combout  & !\lsu_block|addr_sel.OUT_PERIPHERALS~0_combout ) ) ) # ( !\lsu_block|Selector56~8_combout  & ( !\lsu_block|Selector56~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\lsu_block|Selector56~2_combout ),
	.datad(!\lsu_block|addr_sel.OUT_PERIPHERALS~0_combout ),
	.datae(gnd),
	.dataf(!\lsu_block|Selector56~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\lsu_block|Selector56~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \lsu_block|Selector56~9 .extended_lut = "off";
defparam \lsu_block|Selector56~9 .lut_mask = 64'hF0F0F0F0F000F000;
defparam \lsu_block|Selector56~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N0
cyclonev_lcell_comb \wb_sel_block|Mux14~0 (
// Equation(s):
// \wb_sel_block|Mux14~0_combout  = ( \alu_block|Mux14~0_combout  & ( ((!\lsu_block|Selector56~9_combout ) # (\imem_block|imem~12_combout )) # (\imem_block|imem~13_combout ) ) ) # ( !\alu_block|Mux14~0_combout  & ( (!\imem_block|imem~13_combout  & 
// (!\imem_block|imem~12_combout  & !\lsu_block|Selector56~9_combout )) ) )

	.dataa(!\imem_block|imem~13_combout ),
	.datab(!\imem_block|imem~12_combout ),
	.datac(gnd),
	.datad(!\lsu_block|Selector56~9_combout ),
	.datae(gnd),
	.dataf(!\alu_block|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wb_sel_block|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wb_sel_block|Mux14~0 .extended_lut = "off";
defparam \wb_sel_block|Mux14~0 .lut_mask = 64'h88008800FF77FF77;
defparam \wb_sel_block|Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y5_N2
dffeas \regfile_block|mem~1009 (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(\wb_sel_block|Mux14~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile_block|mem~1108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile_block|mem~1009_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile_block|mem~1009 .is_wysiwyg = "true";
defparam \regfile_block|mem~1009 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y5_N14
dffeas \regfile_block|mem~945 (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_sel_block|Mux14~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile_block|mem~1109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile_block|mem~945_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile_block|mem~945 .is_wysiwyg = "true";
defparam \regfile_block|mem~945 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N15
cyclonev_lcell_comb \regfile_block|mem~1033 (
// Equation(s):
// \regfile_block|mem~1033_combout  = ( \imem_block|imem~11_combout  & ( (\regfile_block|mem~1009_q  & (\imem_block|imem~9_combout  & !\imem_block|imem~4_combout )) ) ) # ( !\imem_block|imem~11_combout  & ( (\imem_block|imem~9_combout  & 
// (\regfile_block|mem~945_q  & !\imem_block|imem~4_combout )) ) )

	.dataa(!\regfile_block|mem~1009_q ),
	.datab(!\imem_block|imem~9_combout ),
	.datac(!\regfile_block|mem~945_q ),
	.datad(!\imem_block|imem~4_combout ),
	.datae(gnd),
	.dataf(!\imem_block|imem~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile_block|mem~1033_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile_block|mem~1033 .extended_lut = "off";
defparam \regfile_block|mem~1033 .lut_mask = 64'h0300030011001100;
defparam \regfile_block|mem~1033 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N12
cyclonev_lcell_comb \regfile_block|mem~1032 (
// Equation(s):
// \regfile_block|mem~1032_combout  = ( \imem_block|imem~7_combout  & ( (\regfile_block|mem~1009_q  & \imem_block|imem~5_combout ) ) ) # ( !\imem_block|imem~7_combout  & ( (\imem_block|imem~5_combout  & \regfile_block|mem~945_q ) ) )

	.dataa(!\regfile_block|mem~1009_q ),
	.datab(gnd),
	.datac(!\imem_block|imem~5_combout ),
	.datad(!\regfile_block|mem~945_q ),
	.datae(gnd),
	.dataf(!\imem_block|imem~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile_block|mem~1032_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile_block|mem~1032 .extended_lut = "off";
defparam \regfile_block|mem~1032 .lut_mask = 64'h000F000F05050505;
defparam \regfile_block|mem~1032 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N3
cyclonev_lcell_comb \alu_block|Add1~14 (
// Equation(s):
// \alu_block|Add1~14_cout  = CARRY(( (!\regfile_block|mem~1031_combout ) # (\ctr_unit_block|Mux5~0_combout ) ) + ( \regfile_block|mem~1030_combout  ) + ( \alu_block|Add1~10  ))

	.dataa(gnd),
	.datab(!\ctr_unit_block|Mux5~0_combout ),
	.datac(!\regfile_block|mem~1031_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regfile_block|mem~1030_combout ),
	.datag(gnd),
	.cin(\alu_block|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\alu_block|Add1~14_cout ),
	.shareout());
// synopsys translate_off
defparam \alu_block|Add1~14 .extended_lut = "off";
defparam \alu_block|Add1~14 .lut_mask = 64'h0000FF000000F3F3;
defparam \alu_block|Add1~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N6
cyclonev_lcell_comb \alu_block|Add1~17 (
// Equation(s):
// \alu_block|Add1~17_sumout  = SUM(( \regfile_block|mem~1032_combout  ) + ( (!\regfile_block|mem~1033_combout ) # (\ctr_unit_block|Mux5~0_combout ) ) + ( \alu_block|Add1~14_cout  ))
// \alu_block|Add1~18  = CARRY(( \regfile_block|mem~1032_combout  ) + ( (!\regfile_block|mem~1033_combout ) # (\ctr_unit_block|Mux5~0_combout ) ) + ( \alu_block|Add1~14_cout  ))

	.dataa(gnd),
	.datab(!\ctr_unit_block|Mux5~0_combout ),
	.datac(!\regfile_block|mem~1033_combout ),
	.datad(!\regfile_block|mem~1032_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_block|Add1~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_block|Add1~17_sumout ),
	.cout(\alu_block|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \alu_block|Add1~17 .extended_lut = "off";
defparam \alu_block|Add1~17 .lut_mask = 64'h00000C0C000000FF;
defparam \alu_block|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y7_N21
cyclonev_lcell_comb \alu_block|Add0~17 (
// Equation(s):
// \alu_block|Add0~17_sumout  = SUM(( \regfile_block|mem~1032_combout  ) + ( (!\ctr_unit_block|Mux5~0_combout  & \regfile_block|mem~1033_combout ) ) + ( \alu_block|Add0~14  ))
// \alu_block|Add0~18  = CARRY(( \regfile_block|mem~1032_combout  ) + ( (!\ctr_unit_block|Mux5~0_combout  & \regfile_block|mem~1033_combout ) ) + ( \alu_block|Add0~14  ))

	.dataa(gnd),
	.datab(!\ctr_unit_block|Mux5~0_combout ),
	.datac(gnd),
	.datad(!\regfile_block|mem~1032_combout ),
	.datae(gnd),
	.dataf(!\regfile_block|mem~1033_combout ),
	.datag(gnd),
	.cin(\alu_block|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_block|Add0~17_sumout ),
	.cout(\alu_block|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \alu_block|Add0~17 .extended_lut = "off";
defparam \alu_block|Add0~17 .lut_mask = 64'h0000FF33000000FF;
defparam \alu_block|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N24
cyclonev_lcell_comb \alu_block|Mux14~0 (
// Equation(s):
// \alu_block|Mux14~0_combout  = ( !\ctr_unit_block|Mux6~0_combout  & ( (!\ctr_unit_block|Mux9~0_combout  & (((\alu_block|Add0~17_sumout )))) # (\ctr_unit_block|Mux9~0_combout  & (\alu_block|Add1~17_sumout )) ) ) # ( \ctr_unit_block|Mux6~0_combout  & ( 
// (!\ctr_unit_block|Mux9~0_combout  & ((((!\ctr_unit_block|Mux5~0_combout  & \regfile_block|mem~1033_combout )) # (\regfile_block|mem~1032_combout )))) # (\ctr_unit_block|Mux9~0_combout  & (((!\ctr_unit_block|Mux5~0_combout  & 
// (\regfile_block|mem~1032_combout  & \regfile_block|mem~1033_combout ))))) ) )

	.dataa(!\ctr_unit_block|Mux9~0_combout ),
	.datab(!\alu_block|Add1~17_sumout ),
	.datac(!\ctr_unit_block|Mux5~0_combout ),
	.datad(!\regfile_block|mem~1032_combout ),
	.datae(!\ctr_unit_block|Mux6~0_combout ),
	.dataf(!\regfile_block|mem~1033_combout ),
	.datag(!\alu_block|Add0~17_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_block|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_block|Mux14~0 .extended_lut = "on";
defparam \alu_block|Mux14~0 .lut_mask = 64'h1B1B00AA1B1BA0FA;
defparam \alu_block|Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N36
cyclonev_lcell_comb \wb_sel_block|Mux13~0 (
// Equation(s):
// \wb_sel_block|Mux13~0_combout  = ( \lsu_block|Selector56~9_combout  & ( (\alu_block|Mux13~0_combout  & ((\imem_block|imem~12_combout ) # (\imem_block|imem~13_combout ))) ) ) # ( !\lsu_block|Selector56~9_combout  & ( ((!\imem_block|imem~13_combout  & 
// !\imem_block|imem~12_combout )) # (\alu_block|Mux13~0_combout ) ) )

	.dataa(!\imem_block|imem~13_combout ),
	.datab(!\imem_block|imem~12_combout ),
	.datac(!\alu_block|Mux13~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lsu_block|Selector56~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wb_sel_block|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wb_sel_block|Mux13~0 .extended_lut = "off";
defparam \wb_sel_block|Mux13~0 .lut_mask = 64'h8F8F8F8F07070707;
defparam \wb_sel_block|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y5_N38
dffeas \regfile_block|mem~1010 (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(\wb_sel_block|Mux13~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile_block|mem~1108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile_block|mem~1010_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile_block|mem~1010 .is_wysiwyg = "true";
defparam \regfile_block|mem~1010 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y5_N53
dffeas \regfile_block|mem~946 (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_sel_block|Mux13~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile_block|mem~1109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile_block|mem~946_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile_block|mem~946 .is_wysiwyg = "true";
defparam \regfile_block|mem~946 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N51
cyclonev_lcell_comb \regfile_block|mem~1034 (
// Equation(s):
// \regfile_block|mem~1034_combout  = ( \imem_block|imem~7_combout  & ( (\regfile_block|mem~1010_q  & \imem_block|imem~5_combout ) ) ) # ( !\imem_block|imem~7_combout  & ( (\imem_block|imem~5_combout  & \regfile_block|mem~946_q ) ) )

	.dataa(gnd),
	.datab(!\regfile_block|mem~1010_q ),
	.datac(!\imem_block|imem~5_combout ),
	.datad(!\regfile_block|mem~946_q ),
	.datae(gnd),
	.dataf(!\imem_block|imem~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile_block|mem~1034_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile_block|mem~1034 .extended_lut = "off";
defparam \regfile_block|mem~1034 .lut_mask = 64'h000F000F03030303;
defparam \regfile_block|mem~1034 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N48
cyclonev_lcell_comb \regfile_block|mem~1035 (
// Equation(s):
// \regfile_block|mem~1035_combout  = ( \imem_block|imem~9_combout  & ( (!\imem_block|imem~4_combout  & ((!\imem_block|imem~11_combout  & ((\regfile_block|mem~946_q ))) # (\imem_block|imem~11_combout  & (\regfile_block|mem~1010_q )))) ) )

	.dataa(!\imem_block|imem~11_combout ),
	.datab(!\regfile_block|mem~1010_q ),
	.datac(!\regfile_block|mem~946_q ),
	.datad(!\imem_block|imem~4_combout ),
	.datae(gnd),
	.dataf(!\imem_block|imem~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile_block|mem~1035_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile_block|mem~1035 .extended_lut = "off";
defparam \regfile_block|mem~1035 .lut_mask = 64'h000000001B001B00;
defparam \regfile_block|mem~1035 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N9
cyclonev_lcell_comb \alu_block|Add1~21 (
// Equation(s):
// \alu_block|Add1~21_sumout  = SUM(( (!\regfile_block|mem~1035_combout ) # (\ctr_unit_block|Mux5~0_combout ) ) + ( \regfile_block|mem~1034_combout  ) + ( \alu_block|Add1~18  ))
// \alu_block|Add1~22  = CARRY(( (!\regfile_block|mem~1035_combout ) # (\ctr_unit_block|Mux5~0_combout ) ) + ( \regfile_block|mem~1034_combout  ) + ( \alu_block|Add1~18  ))

	.dataa(!\regfile_block|mem~1035_combout ),
	.datab(!\ctr_unit_block|Mux5~0_combout ),
	.datac(!\regfile_block|mem~1034_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_block|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_block|Add1~21_sumout ),
	.cout(\alu_block|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \alu_block|Add1~21 .extended_lut = "off";
defparam \alu_block|Add1~21 .lut_mask = 64'h0000F0F00000BBBB;
defparam \alu_block|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y7_N24
cyclonev_lcell_comb \alu_block|Add0~21 (
// Equation(s):
// \alu_block|Add0~21_sumout  = SUM(( \regfile_block|mem~1034_combout  ) + ( (!\ctr_unit_block|Mux5~0_combout  & \regfile_block|mem~1035_combout ) ) + ( \alu_block|Add0~18  ))
// \alu_block|Add0~22  = CARRY(( \regfile_block|mem~1034_combout  ) + ( (!\ctr_unit_block|Mux5~0_combout  & \regfile_block|mem~1035_combout ) ) + ( \alu_block|Add0~18  ))

	.dataa(gnd),
	.datab(!\ctr_unit_block|Mux5~0_combout ),
	.datac(!\regfile_block|mem~1035_combout ),
	.datad(!\regfile_block|mem~1034_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_block|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_block|Add0~21_sumout ),
	.cout(\alu_block|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \alu_block|Add0~21 .extended_lut = "off";
defparam \alu_block|Add0~21 .lut_mask = 64'h0000F3F3000000FF;
defparam \alu_block|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N27
cyclonev_lcell_comb \alu_block|Mux13~0 (
// Equation(s):
// \alu_block|Mux13~0_combout  = ( !\ctr_unit_block|Mux6~0_combout  & ( (((!\ctr_unit_block|Mux9~0_combout  & (\alu_block|Add0~21_sumout )) # (\ctr_unit_block|Mux9~0_combout  & ((\alu_block|Add1~21_sumout ))))) ) ) # ( \ctr_unit_block|Mux6~0_combout  & ( 
// (!\regfile_block|mem~1034_combout  & (\regfile_block|mem~1035_combout  & (!\ctr_unit_block|Mux5~0_combout  & (!\ctr_unit_block|Mux9~0_combout )))) # (\regfile_block|mem~1034_combout  & ((!\ctr_unit_block|Mux9~0_combout ) # 
// ((\regfile_block|mem~1035_combout  & (!\ctr_unit_block|Mux5~0_combout ))))) ) )

	.dataa(!\regfile_block|mem~1034_combout ),
	.datab(!\regfile_block|mem~1035_combout ),
	.datac(!\ctr_unit_block|Mux5~0_combout ),
	.datad(!\ctr_unit_block|Mux9~0_combout ),
	.datae(!\ctr_unit_block|Mux6~0_combout ),
	.dataf(!\alu_block|Add1~21_sumout ),
	.datag(!\alu_block|Add0~21_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_block|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_block|Mux13~0 .extended_lut = "on";
defparam \alu_block|Mux13~0 .lut_mask = 64'h0F0075100FFF7510;
defparam \alu_block|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N6
cyclonev_lcell_comb \wb_sel_block|Mux12~0 (
// Equation(s):
// \wb_sel_block|Mux12~0_combout  = ( \lsu_block|Selector56~9_combout  & ( (\alu_block|Mux12~0_combout  & ((\imem_block|imem~13_combout ) # (\imem_block|imem~12_combout ))) ) ) # ( !\lsu_block|Selector56~9_combout  & ( ((!\imem_block|imem~12_combout  & 
// !\imem_block|imem~13_combout )) # (\alu_block|Mux12~0_combout ) ) )

	.dataa(gnd),
	.datab(!\imem_block|imem~12_combout ),
	.datac(!\alu_block|Mux12~0_combout ),
	.datad(!\imem_block|imem~13_combout ),
	.datae(gnd),
	.dataf(!\lsu_block|Selector56~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wb_sel_block|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wb_sel_block|Mux12~0 .extended_lut = "off";
defparam \wb_sel_block|Mux12~0 .lut_mask = 64'hCF0FCF0F030F030F;
defparam \wb_sel_block|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N8
dffeas \regfile_block|mem~1011 (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(\wb_sel_block|Mux12~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile_block|mem~1108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile_block|mem~1011_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile_block|mem~1011 .is_wysiwyg = "true";
defparam \regfile_block|mem~1011 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y4_N56
dffeas \regfile_block|mem~947 (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_sel_block|Mux12~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile_block|mem~1109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile_block|mem~947_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile_block|mem~947 .is_wysiwyg = "true";
defparam \regfile_block|mem~947 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N15
cyclonev_lcell_comb \regfile_block|mem~1037 (
// Equation(s):
// \regfile_block|mem~1037_combout  = ( \regfile_block|mem~947_q  & ( !\imem_block|imem~4_combout  & ( (\imem_block|imem~9_combout  & ((!\imem_block|imem~11_combout ) # (\regfile_block|mem~1011_q ))) ) ) ) # ( !\regfile_block|mem~947_q  & ( 
// !\imem_block|imem~4_combout  & ( (\imem_block|imem~11_combout  & (\regfile_block|mem~1011_q  & \imem_block|imem~9_combout )) ) ) )

	.dataa(!\imem_block|imem~11_combout ),
	.datab(gnd),
	.datac(!\regfile_block|mem~1011_q ),
	.datad(!\imem_block|imem~9_combout ),
	.datae(!\regfile_block|mem~947_q ),
	.dataf(!\imem_block|imem~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile_block|mem~1037_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile_block|mem~1037 .extended_lut = "off";
defparam \regfile_block|mem~1037 .lut_mask = 64'h000500AF00000000;
defparam \regfile_block|mem~1037 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N54
cyclonev_lcell_comb \regfile_block|mem~1036 (
// Equation(s):
// \regfile_block|mem~1036_combout  = ( \regfile_block|mem~1011_q  & ( (\imem_block|imem~5_combout  & ((\regfile_block|mem~947_q ) # (\imem_block|imem~7_combout ))) ) ) # ( !\regfile_block|mem~1011_q  & ( (!\imem_block|imem~7_combout  & 
// (\imem_block|imem~5_combout  & \regfile_block|mem~947_q )) ) )

	.dataa(gnd),
	.datab(!\imem_block|imem~7_combout ),
	.datac(!\imem_block|imem~5_combout ),
	.datad(!\regfile_block|mem~947_q ),
	.datae(gnd),
	.dataf(!\regfile_block|mem~1011_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile_block|mem~1036_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile_block|mem~1036 .extended_lut = "off";
defparam \regfile_block|mem~1036 .lut_mask = 64'h000C000C030F030F;
defparam \regfile_block|mem~1036 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N12
cyclonev_lcell_comb \alu_block|Add1~25 (
// Equation(s):
// \alu_block|Add1~25_sumout  = SUM(( \regfile_block|mem~1036_combout  ) + ( (!\regfile_block|mem~1037_combout ) # (\ctr_unit_block|Mux5~0_combout ) ) + ( \alu_block|Add1~22  ))
// \alu_block|Add1~26  = CARRY(( \regfile_block|mem~1036_combout  ) + ( (!\regfile_block|mem~1037_combout ) # (\ctr_unit_block|Mux5~0_combout ) ) + ( \alu_block|Add1~22  ))

	.dataa(gnd),
	.datab(!\ctr_unit_block|Mux5~0_combout ),
	.datac(!\regfile_block|mem~1037_combout ),
	.datad(!\regfile_block|mem~1036_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_block|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_block|Add1~25_sumout ),
	.cout(\alu_block|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \alu_block|Add1~25 .extended_lut = "off";
defparam \alu_block|Add1~25 .lut_mask = 64'h00000C0C000000FF;
defparam \alu_block|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y7_N27
cyclonev_lcell_comb \alu_block|Add0~25 (
// Equation(s):
// \alu_block|Add0~25_sumout  = SUM(( (!\ctr_unit_block|Mux5~0_combout  & \regfile_block|mem~1037_combout ) ) + ( \regfile_block|mem~1036_combout  ) + ( \alu_block|Add0~22  ))
// \alu_block|Add0~26  = CARRY(( (!\ctr_unit_block|Mux5~0_combout  & \regfile_block|mem~1037_combout ) ) + ( \regfile_block|mem~1036_combout  ) + ( \alu_block|Add0~22  ))

	.dataa(gnd),
	.datab(!\ctr_unit_block|Mux5~0_combout ),
	.datac(!\regfile_block|mem~1037_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regfile_block|mem~1036_combout ),
	.datag(gnd),
	.cin(\alu_block|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_block|Add0~25_sumout ),
	.cout(\alu_block|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \alu_block|Add0~25 .extended_lut = "off";
defparam \alu_block|Add0~25 .lut_mask = 64'h0000FF0000000C0C;
defparam \alu_block|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N18
cyclonev_lcell_comb \alu_block|Mux12~0 (
// Equation(s):
// \alu_block|Mux12~0_combout  = ( !\ctr_unit_block|Mux6~0_combout  & ( ((!\ctr_unit_block|Mux9~0_combout  & (((\alu_block|Add0~25_sumout )))) # (\ctr_unit_block|Mux9~0_combout  & (\alu_block|Add1~25_sumout ))) ) ) # ( \ctr_unit_block|Mux6~0_combout  & ( 
// ((!\ctr_unit_block|Mux9~0_combout  & (((\regfile_block|mem~1037_combout  & !\ctr_unit_block|Mux5~0_combout )) # (\regfile_block|mem~1036_combout ))) # (\ctr_unit_block|Mux9~0_combout  & (\regfile_block|mem~1037_combout  & (!\ctr_unit_block|Mux5~0_combout  
// & \regfile_block|mem~1036_combout )))) ) )

	.dataa(!\alu_block|Add1~25_sumout ),
	.datab(!\regfile_block|mem~1037_combout ),
	.datac(!\ctr_unit_block|Mux5~0_combout ),
	.datad(!\ctr_unit_block|Mux9~0_combout ),
	.datae(!\ctr_unit_block|Mux6~0_combout ),
	.dataf(!\regfile_block|mem~1036_combout ),
	.datag(!\alu_block|Add0~25_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_block|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_block|Mux12~0 .extended_lut = "on";
defparam \alu_block|Mux12~0 .lut_mask = 64'h0F5530000F55FF30;
defparam \alu_block|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N51
cyclonev_lcell_comb \wb_sel_block|Mux11~0 (
// Equation(s):
// \wb_sel_block|Mux11~0_combout  = ( \alu_block|Mux11~0_combout  & ( \lsu_block|Selector56~9_combout  & ( (\imem_block|imem~12_combout ) # (\imem_block|imem~13_combout ) ) ) ) # ( \alu_block|Mux11~0_combout  & ( !\lsu_block|Selector56~9_combout  ) ) # ( 
// !\alu_block|Mux11~0_combout  & ( !\lsu_block|Selector56~9_combout  & ( (!\imem_block|imem~13_combout  & !\imem_block|imem~12_combout ) ) ) )

	.dataa(!\imem_block|imem~13_combout ),
	.datab(gnd),
	.datac(!\imem_block|imem~12_combout ),
	.datad(gnd),
	.datae(!\alu_block|Mux11~0_combout ),
	.dataf(!\lsu_block|Selector56~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wb_sel_block|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wb_sel_block|Mux11~0 .extended_lut = "off";
defparam \wb_sel_block|Mux11~0 .lut_mask = 64'hA0A0FFFF00005F5F;
defparam \wb_sel_block|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N53
dffeas \regfile_block|mem~1012 (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(\wb_sel_block|Mux11~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile_block|mem~1108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile_block|mem~1012_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile_block|mem~1012 .is_wysiwyg = "true";
defparam \regfile_block|mem~1012 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y4_N32
dffeas \regfile_block|mem~948 (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_sel_block|Mux11~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile_block|mem~1109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile_block|mem~948_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile_block|mem~948 .is_wysiwyg = "true";
defparam \regfile_block|mem~948 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N33
cyclonev_lcell_comb \regfile_block|mem~1039 (
// Equation(s):
// \regfile_block|mem~1039_combout  = ( \imem_block|imem~9_combout  & ( (!\imem_block|imem~4_combout  & ((!\imem_block|imem~11_combout  & ((\regfile_block|mem~948_q ))) # (\imem_block|imem~11_combout  & (\regfile_block|mem~1012_q )))) ) )

	.dataa(!\regfile_block|mem~1012_q ),
	.datab(!\imem_block|imem~4_combout ),
	.datac(!\regfile_block|mem~948_q ),
	.datad(!\imem_block|imem~11_combout ),
	.datae(gnd),
	.dataf(!\imem_block|imem~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile_block|mem~1039_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile_block|mem~1039 .extended_lut = "off";
defparam \regfile_block|mem~1039 .lut_mask = 64'h000000000C440C44;
defparam \regfile_block|mem~1039 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N30
cyclonev_lcell_comb \regfile_block|mem~1038 (
// Equation(s):
// \regfile_block|mem~1038_combout  = ( \imem_block|imem~7_combout  & ( (\regfile_block|mem~1012_q  & \imem_block|imem~5_combout ) ) ) # ( !\imem_block|imem~7_combout  & ( (\imem_block|imem~5_combout  & \regfile_block|mem~948_q ) ) )

	.dataa(!\regfile_block|mem~1012_q ),
	.datab(gnd),
	.datac(!\imem_block|imem~5_combout ),
	.datad(!\regfile_block|mem~948_q ),
	.datae(gnd),
	.dataf(!\imem_block|imem~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile_block|mem~1038_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile_block|mem~1038 .extended_lut = "off";
defparam \regfile_block|mem~1038 .lut_mask = 64'h000F000F05050505;
defparam \regfile_block|mem~1038 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N15
cyclonev_lcell_comb \alu_block|Add1~29 (
// Equation(s):
// \alu_block|Add1~29_sumout  = SUM(( \regfile_block|mem~1038_combout  ) + ( (!\regfile_block|mem~1039_combout ) # (\ctr_unit_block|Mux5~0_combout ) ) + ( \alu_block|Add1~26  ))
// \alu_block|Add1~30  = CARRY(( \regfile_block|mem~1038_combout  ) + ( (!\regfile_block|mem~1039_combout ) # (\ctr_unit_block|Mux5~0_combout ) ) + ( \alu_block|Add1~26  ))

	.dataa(gnd),
	.datab(!\ctr_unit_block|Mux5~0_combout ),
	.datac(!\regfile_block|mem~1039_combout ),
	.datad(!\regfile_block|mem~1038_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_block|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_block|Add1~29_sumout ),
	.cout(\alu_block|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \alu_block|Add1~29 .extended_lut = "off";
defparam \alu_block|Add1~29 .lut_mask = 64'h00000C0C000000FF;
defparam \alu_block|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y7_N30
cyclonev_lcell_comb \alu_block|Add0~29 (
// Equation(s):
// \alu_block|Add0~29_sumout  = SUM(( \regfile_block|mem~1038_combout  ) + ( (!\ctr_unit_block|Mux5~0_combout  & \regfile_block|mem~1039_combout ) ) + ( \alu_block|Add0~26  ))
// \alu_block|Add0~30  = CARRY(( \regfile_block|mem~1038_combout  ) + ( (!\ctr_unit_block|Mux5~0_combout  & \regfile_block|mem~1039_combout ) ) + ( \alu_block|Add0~26  ))

	.dataa(gnd),
	.datab(!\ctr_unit_block|Mux5~0_combout ),
	.datac(!\regfile_block|mem~1039_combout ),
	.datad(!\regfile_block|mem~1038_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_block|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_block|Add0~29_sumout ),
	.cout(\alu_block|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \alu_block|Add0~29 .extended_lut = "off";
defparam \alu_block|Add0~29 .lut_mask = 64'h0000F3F3000000FF;
defparam \alu_block|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N0
cyclonev_lcell_comb \alu_block|Mux11~0 (
// Equation(s):
// \alu_block|Mux11~0_combout  = ( !\ctr_unit_block|Mux6~0_combout  & ( (!\ctr_unit_block|Mux9~0_combout  & (((\alu_block|Add0~29_sumout )))) # (\ctr_unit_block|Mux9~0_combout  & (\alu_block|Add1~29_sumout )) ) ) # ( \ctr_unit_block|Mux6~0_combout  & ( 
// ((!\ctr_unit_block|Mux9~0_combout  & (((!\ctr_unit_block|Mux5~0_combout  & \regfile_block|mem~1039_combout )) # (\regfile_block|mem~1038_combout ))) # (\ctr_unit_block|Mux9~0_combout  & (!\ctr_unit_block|Mux5~0_combout  & (\regfile_block|mem~1038_combout  
// & \regfile_block|mem~1039_combout )))) ) )

	.dataa(!\alu_block|Add1~29_sumout ),
	.datab(!\ctr_unit_block|Mux9~0_combout ),
	.datac(!\ctr_unit_block|Mux5~0_combout ),
	.datad(!\regfile_block|mem~1038_combout ),
	.datae(!\ctr_unit_block|Mux6~0_combout ),
	.dataf(!\regfile_block|mem~1039_combout ),
	.datag(!\alu_block|Add0~29_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_block|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_block|Mux11~0 .extended_lut = "on";
defparam \alu_block|Mux11~0 .lut_mask = 64'h1D1D00CC1D1DC0FC;
defparam \alu_block|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N3
cyclonev_lcell_comb \wb_sel_block|Mux10~0 (
// Equation(s):
// \wb_sel_block|Mux10~0_combout  = ( \alu_block|Mux10~0_combout  & ( ((!\lsu_block|Selector56~9_combout ) # (\imem_block|imem~12_combout )) # (\imem_block|imem~13_combout ) ) ) # ( !\alu_block|Mux10~0_combout  & ( (!\imem_block|imem~13_combout  & 
// (!\imem_block|imem~12_combout  & !\lsu_block|Selector56~9_combout )) ) )

	.dataa(!\imem_block|imem~13_combout ),
	.datab(!\imem_block|imem~12_combout ),
	.datac(gnd),
	.datad(!\lsu_block|Selector56~9_combout ),
	.datae(gnd),
	.dataf(!\alu_block|Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wb_sel_block|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wb_sel_block|Mux10~0 .extended_lut = "off";
defparam \wb_sel_block|Mux10~0 .lut_mask = 64'h88008800FF77FF77;
defparam \wb_sel_block|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y5_N5
dffeas \regfile_block|mem~1013 (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(\wb_sel_block|Mux10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile_block|mem~1108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile_block|mem~1013_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile_block|mem~1013 .is_wysiwyg = "true";
defparam \regfile_block|mem~1013 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y5_N56
dffeas \regfile_block|mem~949 (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_sel_block|Mux10~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile_block|mem~1109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile_block|mem~949_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile_block|mem~949 .is_wysiwyg = "true";
defparam \regfile_block|mem~949 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N57
cyclonev_lcell_comb \regfile_block|mem~1041 (
// Equation(s):
// \regfile_block|mem~1041_combout  = ( \imem_block|imem~11_combout  & ( (\regfile_block|mem~1013_q  & (!\imem_block|imem~4_combout  & \imem_block|imem~9_combout )) ) ) # ( !\imem_block|imem~11_combout  & ( (!\imem_block|imem~4_combout  & 
// (\imem_block|imem~9_combout  & \regfile_block|mem~949_q )) ) )

	.dataa(!\regfile_block|mem~1013_q ),
	.datab(!\imem_block|imem~4_combout ),
	.datac(!\imem_block|imem~9_combout ),
	.datad(!\regfile_block|mem~949_q ),
	.datae(gnd),
	.dataf(!\imem_block|imem~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile_block|mem~1041_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile_block|mem~1041 .extended_lut = "off";
defparam \regfile_block|mem~1041 .lut_mask = 64'h000C000C04040404;
defparam \regfile_block|mem~1041 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N54
cyclonev_lcell_comb \regfile_block|mem~1040 (
// Equation(s):
// \regfile_block|mem~1040_combout  = ( \imem_block|imem~7_combout  & ( (\regfile_block|mem~1013_q  & \imem_block|imem~5_combout ) ) ) # ( !\imem_block|imem~7_combout  & ( (\imem_block|imem~5_combout  & \regfile_block|mem~949_q ) ) )

	.dataa(!\regfile_block|mem~1013_q ),
	.datab(gnd),
	.datac(!\imem_block|imem~5_combout ),
	.datad(!\regfile_block|mem~949_q ),
	.datae(gnd),
	.dataf(!\imem_block|imem~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile_block|mem~1040_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile_block|mem~1040 .extended_lut = "off";
defparam \regfile_block|mem~1040 .lut_mask = 64'h000F000F05050505;
defparam \regfile_block|mem~1040 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N18
cyclonev_lcell_comb \alu_block|Add1~33 (
// Equation(s):
// \alu_block|Add1~33_sumout  = SUM(( \regfile_block|mem~1040_combout  ) + ( (!\regfile_block|mem~1041_combout ) # (\ctr_unit_block|Mux5~0_combout ) ) + ( \alu_block|Add1~30  ))
// \alu_block|Add1~34  = CARRY(( \regfile_block|mem~1040_combout  ) + ( (!\regfile_block|mem~1041_combout ) # (\ctr_unit_block|Mux5~0_combout ) ) + ( \alu_block|Add1~30  ))

	.dataa(gnd),
	.datab(!\ctr_unit_block|Mux5~0_combout ),
	.datac(!\regfile_block|mem~1041_combout ),
	.datad(!\regfile_block|mem~1040_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_block|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_block|Add1~33_sumout ),
	.cout(\alu_block|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \alu_block|Add1~33 .extended_lut = "off";
defparam \alu_block|Add1~33 .lut_mask = 64'h00000C0C000000FF;
defparam \alu_block|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y7_N33
cyclonev_lcell_comb \alu_block|Add0~33 (
// Equation(s):
// \alu_block|Add0~33_sumout  = SUM(( \regfile_block|mem~1040_combout  ) + ( (!\ctr_unit_block|Mux5~0_combout  & \regfile_block|mem~1041_combout ) ) + ( \alu_block|Add0~30  ))
// \alu_block|Add0~34  = CARRY(( \regfile_block|mem~1040_combout  ) + ( (!\ctr_unit_block|Mux5~0_combout  & \regfile_block|mem~1041_combout ) ) + ( \alu_block|Add0~30  ))

	.dataa(gnd),
	.datab(!\ctr_unit_block|Mux5~0_combout ),
	.datac(!\regfile_block|mem~1041_combout ),
	.datad(!\regfile_block|mem~1040_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_block|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_block|Add0~33_sumout ),
	.cout(\alu_block|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \alu_block|Add0~33 .extended_lut = "off";
defparam \alu_block|Add0~33 .lut_mask = 64'h0000F3F3000000FF;
defparam \alu_block|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N42
cyclonev_lcell_comb \alu_block|Mux10~0 (
// Equation(s):
// \alu_block|Mux10~0_combout  = ( !\ctr_unit_block|Mux6~0_combout  & ( (!\ctr_unit_block|Mux9~0_combout  & (((\alu_block|Add0~33_sumout )))) # (\ctr_unit_block|Mux9~0_combout  & (\alu_block|Add1~33_sumout )) ) ) # ( \ctr_unit_block|Mux6~0_combout  & ( 
// (!\ctr_unit_block|Mux9~0_combout  & ((((!\ctr_unit_block|Mux5~0_combout  & \regfile_block|mem~1041_combout )) # (\regfile_block|mem~1040_combout )))) # (\ctr_unit_block|Mux9~0_combout  & (((!\ctr_unit_block|Mux5~0_combout  & 
// (\regfile_block|mem~1040_combout  & \regfile_block|mem~1041_combout ))))) ) )

	.dataa(!\ctr_unit_block|Mux9~0_combout ),
	.datab(!\alu_block|Add1~33_sumout ),
	.datac(!\ctr_unit_block|Mux5~0_combout ),
	.datad(!\regfile_block|mem~1040_combout ),
	.datae(!\ctr_unit_block|Mux6~0_combout ),
	.dataf(!\regfile_block|mem~1041_combout ),
	.datag(!\alu_block|Add0~33_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_block|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_block|Mux10~0 .extended_lut = "on";
defparam \alu_block|Mux10~0 .lut_mask = 64'h1B1B00AA1B1BA0FA;
defparam \alu_block|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N57
cyclonev_lcell_comb \wb_sel_block|Mux9~0 (
// Equation(s):
// \wb_sel_block|Mux9~0_combout  = ( \lsu_block|Selector56~9_combout  & ( (\alu_block|Mux9~0_combout  & ((\imem_block|imem~13_combout ) # (\imem_block|imem~12_combout ))) ) ) # ( !\lsu_block|Selector56~9_combout  & ( ((!\imem_block|imem~12_combout  & 
// !\imem_block|imem~13_combout )) # (\alu_block|Mux9~0_combout ) ) )

	.dataa(!\alu_block|Mux9~0_combout ),
	.datab(gnd),
	.datac(!\imem_block|imem~12_combout ),
	.datad(!\imem_block|imem~13_combout ),
	.datae(gnd),
	.dataf(!\lsu_block|Selector56~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wb_sel_block|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wb_sel_block|Mux9~0 .extended_lut = "off";
defparam \wb_sel_block|Mux9~0 .lut_mask = 64'hF555F55505550555;
defparam \wb_sel_block|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N50
dffeas \regfile_block|mem~1014 (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_sel_block|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile_block|mem~1108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile_block|mem~1014_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile_block|mem~1014 .is_wysiwyg = "true";
defparam \regfile_block|mem~1014 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y4_N43
dffeas \regfile_block|mem~950 (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_sel_block|Mux9~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile_block|mem~1109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile_block|mem~950_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile_block|mem~950 .is_wysiwyg = "true";
defparam \regfile_block|mem~950 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N45
cyclonev_lcell_comb \regfile_block|mem~1043 (
// Equation(s):
// \regfile_block|mem~1043_combout  = ( \imem_block|imem~9_combout  & ( (!\imem_block|imem~4_combout  & ((!\imem_block|imem~11_combout  & ((\regfile_block|mem~950_q ))) # (\imem_block|imem~11_combout  & (\regfile_block|mem~1014_q )))) ) )

	.dataa(!\regfile_block|mem~1014_q ),
	.datab(!\imem_block|imem~4_combout ),
	.datac(!\regfile_block|mem~950_q ),
	.datad(!\imem_block|imem~11_combout ),
	.datae(gnd),
	.dataf(!\imem_block|imem~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile_block|mem~1043_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile_block|mem~1043 .extended_lut = "off";
defparam \regfile_block|mem~1043 .lut_mask = 64'h000000000C440C44;
defparam \regfile_block|mem~1043 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N42
cyclonev_lcell_comb \regfile_block|mem~1042 (
// Equation(s):
// \regfile_block|mem~1042_combout  = ( \imem_block|imem~7_combout  & ( (\regfile_block|mem~1014_q  & \imem_block|imem~5_combout ) ) ) # ( !\imem_block|imem~7_combout  & ( (\imem_block|imem~5_combout  & \regfile_block|mem~950_q ) ) )

	.dataa(!\regfile_block|mem~1014_q ),
	.datab(gnd),
	.datac(!\imem_block|imem~5_combout ),
	.datad(!\regfile_block|mem~950_q ),
	.datae(gnd),
	.dataf(!\imem_block|imem~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile_block|mem~1042_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile_block|mem~1042 .extended_lut = "off";
defparam \regfile_block|mem~1042 .lut_mask = 64'h000F000F05050505;
defparam \regfile_block|mem~1042 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N21
cyclonev_lcell_comb \alu_block|Add1~37 (
// Equation(s):
// \alu_block|Add1~37_sumout  = SUM(( (!\regfile_block|mem~1043_combout ) # (\ctr_unit_block|Mux5~0_combout ) ) + ( \regfile_block|mem~1042_combout  ) + ( \alu_block|Add1~34  ))
// \alu_block|Add1~38  = CARRY(( (!\regfile_block|mem~1043_combout ) # (\ctr_unit_block|Mux5~0_combout ) ) + ( \regfile_block|mem~1042_combout  ) + ( \alu_block|Add1~34  ))

	.dataa(!\regfile_block|mem~1042_combout ),
	.datab(!\ctr_unit_block|Mux5~0_combout ),
	.datac(!\regfile_block|mem~1043_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_block|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_block|Add1~37_sumout ),
	.cout(\alu_block|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \alu_block|Add1~37 .extended_lut = "off";
defparam \alu_block|Add1~37 .lut_mask = 64'h0000AAAA0000F3F3;
defparam \alu_block|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y7_N36
cyclonev_lcell_comb \alu_block|Add0~37 (
// Equation(s):
// \alu_block|Add0~37_sumout  = SUM(( (!\ctr_unit_block|Mux5~0_combout  & \regfile_block|mem~1043_combout ) ) + ( \regfile_block|mem~1042_combout  ) + ( \alu_block|Add0~34  ))
// \alu_block|Add0~38  = CARRY(( (!\ctr_unit_block|Mux5~0_combout  & \regfile_block|mem~1043_combout ) ) + ( \regfile_block|mem~1042_combout  ) + ( \alu_block|Add0~34  ))

	.dataa(!\regfile_block|mem~1042_combout ),
	.datab(!\ctr_unit_block|Mux5~0_combout ),
	.datac(!\regfile_block|mem~1043_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_block|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_block|Add0~37_sumout ),
	.cout(\alu_block|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \alu_block|Add0~37 .extended_lut = "off";
defparam \alu_block|Add0~37 .lut_mask = 64'h0000AAAA00000C0C;
defparam \alu_block|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N24
cyclonev_lcell_comb \alu_block|Mux9~0 (
// Equation(s):
// \alu_block|Mux9~0_combout  = ( !\ctr_unit_block|Mux6~0_combout  & ( (!\ctr_unit_block|Mux9~0_combout  & (((\alu_block|Add0~37_sumout )))) # (\ctr_unit_block|Mux9~0_combout  & ((((\alu_block|Add1~37_sumout ))))) ) ) # ( \ctr_unit_block|Mux6~0_combout  & ( 
// (!\ctr_unit_block|Mux9~0_combout  & (((\regfile_block|mem~1043_combout  & (!\ctr_unit_block|Mux5~0_combout ))) # (\regfile_block|mem~1042_combout ))) # (\ctr_unit_block|Mux9~0_combout  & (\regfile_block|mem~1043_combout  & (!\ctr_unit_block|Mux5~0_combout 
//  & (\regfile_block|mem~1042_combout )))) ) )

	.dataa(!\ctr_unit_block|Mux9~0_combout ),
	.datab(!\regfile_block|mem~1043_combout ),
	.datac(!\ctr_unit_block|Mux5~0_combout ),
	.datad(!\regfile_block|mem~1042_combout ),
	.datae(!\ctr_unit_block|Mux6~0_combout ),
	.dataf(!\alu_block|Add1~37_sumout ),
	.datag(!\alu_block|Add0~37_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_block|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_block|Mux9~0 .extended_lut = "on";
defparam \alu_block|Mux9~0 .lut_mask = 64'h0A0A20BA5F5F20BA;
defparam \alu_block|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y9_N51
cyclonev_lcell_comb \wb_sel_block|Mux8~0 (
// Equation(s):
// \wb_sel_block|Mux8~0_combout  = ( \lsu_block|Selector56~9_combout  & ( (\alu_block|Mux8~0_combout  & ((\imem_block|imem~13_combout ) # (\imem_block|imem~12_combout ))) ) ) # ( !\lsu_block|Selector56~9_combout  & ( ((!\imem_block|imem~12_combout  & 
// !\imem_block|imem~13_combout )) # (\alu_block|Mux8~0_combout ) ) )

	.dataa(!\alu_block|Mux8~0_combout ),
	.datab(gnd),
	.datac(!\imem_block|imem~12_combout ),
	.datad(!\imem_block|imem~13_combout ),
	.datae(gnd),
	.dataf(!\lsu_block|Selector56~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wb_sel_block|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wb_sel_block|Mux8~0 .extended_lut = "off";
defparam \wb_sel_block|Mux8~0 .lut_mask = 64'hF555F55505550555;
defparam \wb_sel_block|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y9_N53
dffeas \regfile_block|mem~1015 (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(\wb_sel_block|Mux8~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile_block|mem~1108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile_block|mem~1015_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile_block|mem~1015 .is_wysiwyg = "true";
defparam \regfile_block|mem~1015 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y9_N14
dffeas \regfile_block|mem~951 (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_sel_block|Mux8~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile_block|mem~1109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile_block|mem~951_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile_block|mem~951 .is_wysiwyg = "true";
defparam \regfile_block|mem~951 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y9_N12
cyclonev_lcell_comb \regfile_block|mem~1044 (
// Equation(s):
// \regfile_block|mem~1044_combout  = ( \imem_block|imem~7_combout  & ( (\regfile_block|mem~1015_q  & \imem_block|imem~5_combout ) ) ) # ( !\imem_block|imem~7_combout  & ( (\imem_block|imem~5_combout  & \regfile_block|mem~951_q ) ) )

	.dataa(!\regfile_block|mem~1015_q ),
	.datab(gnd),
	.datac(!\imem_block|imem~5_combout ),
	.datad(!\regfile_block|mem~951_q ),
	.datae(gnd),
	.dataf(!\imem_block|imem~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile_block|mem~1044_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile_block|mem~1044 .extended_lut = "off";
defparam \regfile_block|mem~1044 .lut_mask = 64'h000F000F05050505;
defparam \regfile_block|mem~1044 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y9_N15
cyclonev_lcell_comb \regfile_block|mem~1045 (
// Equation(s):
// \regfile_block|mem~1045_combout  = ( \regfile_block|mem~951_q  & ( (\imem_block|imem~9_combout  & (!\imem_block|imem~4_combout  & ((!\imem_block|imem~11_combout ) # (\regfile_block|mem~1015_q )))) ) ) # ( !\regfile_block|mem~951_q  & ( 
// (\regfile_block|mem~1015_q  & (\imem_block|imem~9_combout  & (\imem_block|imem~11_combout  & !\imem_block|imem~4_combout ))) ) )

	.dataa(!\regfile_block|mem~1015_q ),
	.datab(!\imem_block|imem~9_combout ),
	.datac(!\imem_block|imem~11_combout ),
	.datad(!\imem_block|imem~4_combout ),
	.datae(gnd),
	.dataf(!\regfile_block|mem~951_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile_block|mem~1045_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile_block|mem~1045 .extended_lut = "off";
defparam \regfile_block|mem~1045 .lut_mask = 64'h0100010031003100;
defparam \regfile_block|mem~1045 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N24
cyclonev_lcell_comb \alu_block|Add1~41 (
// Equation(s):
// \alu_block|Add1~41_sumout  = SUM(( \regfile_block|mem~1044_combout  ) + ( (!\regfile_block|mem~1045_combout ) # (\ctr_unit_block|Mux5~0_combout ) ) + ( \alu_block|Add1~38  ))
// \alu_block|Add1~42  = CARRY(( \regfile_block|mem~1044_combout  ) + ( (!\regfile_block|mem~1045_combout ) # (\ctr_unit_block|Mux5~0_combout ) ) + ( \alu_block|Add1~38  ))

	.dataa(gnd),
	.datab(!\ctr_unit_block|Mux5~0_combout ),
	.datac(!\regfile_block|mem~1045_combout ),
	.datad(!\regfile_block|mem~1044_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_block|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_block|Add1~41_sumout ),
	.cout(\alu_block|Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \alu_block|Add1~41 .extended_lut = "off";
defparam \alu_block|Add1~41 .lut_mask = 64'h00000C0C000000FF;
defparam \alu_block|Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y7_N39
cyclonev_lcell_comb \alu_block|Add0~41 (
// Equation(s):
// \alu_block|Add0~41_sumout  = SUM(( \regfile_block|mem~1044_combout  ) + ( (!\ctr_unit_block|Mux5~0_combout  & \regfile_block|mem~1045_combout ) ) + ( \alu_block|Add0~38  ))
// \alu_block|Add0~42  = CARRY(( \regfile_block|mem~1044_combout  ) + ( (!\ctr_unit_block|Mux5~0_combout  & \regfile_block|mem~1045_combout ) ) + ( \alu_block|Add0~38  ))

	.dataa(gnd),
	.datab(!\ctr_unit_block|Mux5~0_combout ),
	.datac(!\regfile_block|mem~1045_combout ),
	.datad(!\regfile_block|mem~1044_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_block|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_block|Add0~41_sumout ),
	.cout(\alu_block|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \alu_block|Add0~41 .extended_lut = "off";
defparam \alu_block|Add0~41 .lut_mask = 64'h0000F3F3000000FF;
defparam \alu_block|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y9_N24
cyclonev_lcell_comb \alu_block|Mux8~0 (
// Equation(s):
// \alu_block|Mux8~0_combout  = ( !\ctr_unit_block|Mux6~0_combout  & ( (!\ctr_unit_block|Mux9~0_combout  & (((\alu_block|Add0~41_sumout )))) # (\ctr_unit_block|Mux9~0_combout  & ((((\alu_block|Add1~41_sumout ))))) ) ) # ( \ctr_unit_block|Mux6~0_combout  & ( 
// (!\ctr_unit_block|Mux9~0_combout  & (((!\ctr_unit_block|Mux5~0_combout  & ((\regfile_block|mem~1045_combout )))) # (\regfile_block|mem~1044_combout ))) # (\ctr_unit_block|Mux9~0_combout  & (\regfile_block|mem~1044_combout  & 
// (!\ctr_unit_block|Mux5~0_combout  & ((\regfile_block|mem~1045_combout ))))) ) )

	.dataa(!\ctr_unit_block|Mux9~0_combout ),
	.datab(!\regfile_block|mem~1044_combout ),
	.datac(!\ctr_unit_block|Mux5~0_combout ),
	.datad(!\alu_block|Add1~41_sumout ),
	.datae(!\ctr_unit_block|Mux6~0_combout ),
	.dataf(!\regfile_block|mem~1045_combout ),
	.datag(!\alu_block|Add0~41_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_block|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_block|Mux8~0 .extended_lut = "on";
defparam \alu_block|Mux8~0 .lut_mask = 64'h0A5F22220A5FB2B2;
defparam \alu_block|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y9_N36
cyclonev_lcell_comb \wb_sel_block|Mux7~0 (
// Equation(s):
// \wb_sel_block|Mux7~0_combout  = ( \lsu_block|Selector56~3_combout  & ( (!\ctr_unit_block|Decoder2~0_combout  & \alu_block|Mux7~0_combout ) ) ) # ( !\lsu_block|Selector56~3_combout  & ( (!\ctr_unit_block|Decoder2~0_combout  & ((\alu_block|Mux7~0_combout 
// ))) # (\ctr_unit_block|Decoder2~0_combout  & (!\imem_block|imem~13_combout )) ) )

	.dataa(!\imem_block|imem~13_combout ),
	.datab(!\ctr_unit_block|Decoder2~0_combout ),
	.datac(gnd),
	.datad(!\alu_block|Mux7~0_combout ),
	.datae(gnd),
	.dataf(!\lsu_block|Selector56~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wb_sel_block|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wb_sel_block|Mux7~0 .extended_lut = "off";
defparam \wb_sel_block|Mux7~0 .lut_mask = 64'h22EE22EE00CC00CC;
defparam \wb_sel_block|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y9_N56
dffeas \regfile_block|mem~952 (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_sel_block|Mux7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile_block|mem~1109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile_block|mem~952_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile_block|mem~952 .is_wysiwyg = "true";
defparam \regfile_block|mem~952 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y9_N38
dffeas \regfile_block|mem~1016 (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(\wb_sel_block|Mux7~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile_block|mem~1108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile_block|mem~1016_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile_block|mem~1016 .is_wysiwyg = "true";
defparam \regfile_block|mem~1016 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y9_N48
cyclonev_lcell_comb \regfile_block|mem~1047 (
// Equation(s):
// \regfile_block|mem~1047_combout  = ( !\imem_block|imem~4_combout  & ( (\imem_block|imem~9_combout  & ((!\imem_block|imem~11_combout  & (\regfile_block|mem~952_q )) # (\imem_block|imem~11_combout  & ((\regfile_block|mem~1016_q ))))) ) )

	.dataa(!\imem_block|imem~9_combout ),
	.datab(!\imem_block|imem~11_combout ),
	.datac(!\regfile_block|mem~952_q ),
	.datad(!\regfile_block|mem~1016_q ),
	.datae(gnd),
	.dataf(!\imem_block|imem~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile_block|mem~1047_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile_block|mem~1047 .extended_lut = "off";
defparam \regfile_block|mem~1047 .lut_mask = 64'h0415041500000000;
defparam \regfile_block|mem~1047 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y9_N57
cyclonev_lcell_comb \regfile_block|mem~1046 (
// Equation(s):
// \regfile_block|mem~1046_combout  = ( \regfile_block|mem~952_q  & ( (\imem_block|imem~5_combout  & ((!\imem_block|imem~7_combout ) # (\regfile_block|mem~1016_q ))) ) ) # ( !\regfile_block|mem~952_q  & ( (\imem_block|imem~7_combout  & 
// (\imem_block|imem~5_combout  & \regfile_block|mem~1016_q )) ) )

	.dataa(!\imem_block|imem~7_combout ),
	.datab(!\imem_block|imem~5_combout ),
	.datac(!\regfile_block|mem~1016_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regfile_block|mem~952_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile_block|mem~1046_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile_block|mem~1046 .extended_lut = "off";
defparam \regfile_block|mem~1046 .lut_mask = 64'h0101010123232323;
defparam \regfile_block|mem~1046 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N27
cyclonev_lcell_comb \alu_block|Add1~45 (
// Equation(s):
// \alu_block|Add1~45_sumout  = SUM(( (!\regfile_block|mem~1047_combout ) # (\ctr_unit_block|Mux5~0_combout ) ) + ( \regfile_block|mem~1046_combout  ) + ( \alu_block|Add1~42  ))
// \alu_block|Add1~46  = CARRY(( (!\regfile_block|mem~1047_combout ) # (\ctr_unit_block|Mux5~0_combout ) ) + ( \regfile_block|mem~1046_combout  ) + ( \alu_block|Add1~42  ))

	.dataa(gnd),
	.datab(!\ctr_unit_block|Mux5~0_combout ),
	.datac(!\regfile_block|mem~1047_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regfile_block|mem~1046_combout ),
	.datag(gnd),
	.cin(\alu_block|Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_block|Add1~45_sumout ),
	.cout(\alu_block|Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \alu_block|Add1~45 .extended_lut = "off";
defparam \alu_block|Add1~45 .lut_mask = 64'h0000FF000000F3F3;
defparam \alu_block|Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y7_N42
cyclonev_lcell_comb \alu_block|Add0~45 (
// Equation(s):
// \alu_block|Add0~45_sumout  = SUM(( \regfile_block|mem~1046_combout  ) + ( (\regfile_block|mem~1047_combout  & !\ctr_unit_block|Mux5~0_combout ) ) + ( \alu_block|Add0~42  ))
// \alu_block|Add0~46  = CARRY(( \regfile_block|mem~1046_combout  ) + ( (\regfile_block|mem~1047_combout  & !\ctr_unit_block|Mux5~0_combout ) ) + ( \alu_block|Add0~42  ))

	.dataa(gnd),
	.datab(!\regfile_block|mem~1047_combout ),
	.datac(!\ctr_unit_block|Mux5~0_combout ),
	.datad(!\regfile_block|mem~1046_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_block|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_block|Add0~45_sumout ),
	.cout(\alu_block|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \alu_block|Add0~45 .extended_lut = "off";
defparam \alu_block|Add0~45 .lut_mask = 64'h0000CFCF000000FF;
defparam \alu_block|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y9_N6
cyclonev_lcell_comb \alu_block|Mux7~0 (
// Equation(s):
// \alu_block|Mux7~0_combout  = ( !\ctr_unit_block|Mux6~0_combout  & ( ((!\ctr_unit_block|Mux9~0_combout  & (\alu_block|Add0~45_sumout )) # (\ctr_unit_block|Mux9~0_combout  & (((\alu_block|Add1~45_sumout ))))) ) ) # ( \ctr_unit_block|Mux6~0_combout  & ( 
// (!\ctr_unit_block|Mux9~0_combout  & ((((\regfile_block|mem~1047_combout  & !\ctr_unit_block|Mux5~0_combout )) # (\regfile_block|mem~1046_combout )))) # (\ctr_unit_block|Mux9~0_combout  & (\regfile_block|mem~1047_combout  & (!\ctr_unit_block|Mux5~0_combout 
//  & ((\regfile_block|mem~1046_combout ))))) ) )

	.dataa(!\regfile_block|mem~1047_combout ),
	.datab(!\ctr_unit_block|Mux9~0_combout ),
	.datac(!\ctr_unit_block|Mux5~0_combout ),
	.datad(!\alu_block|Add1~45_sumout ),
	.datae(!\ctr_unit_block|Mux6~0_combout ),
	.dataf(!\regfile_block|mem~1046_combout ),
	.datag(!\alu_block|Add0~45_sumout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_block|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_block|Mux7~0 .extended_lut = "on";
defparam \alu_block|Mux7~0 .lut_mask = 64'h0C3F40400C3FDCDC;
defparam \alu_block|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y9_N57
cyclonev_lcell_comb \wb_sel_block|Mux6~0 (
// Equation(s):
// \wb_sel_block|Mux6~0_combout  = ( \alu_block|Mux6~0_combout  & ( \lsu_block|Selector56~9_combout  & ( (\imem_block|imem~12_combout ) # (\imem_block|imem~13_combout ) ) ) ) # ( \alu_block|Mux6~0_combout  & ( !\lsu_block|Selector56~9_combout  ) ) # ( 
// !\alu_block|Mux6~0_combout  & ( !\lsu_block|Selector56~9_combout  & ( (!\imem_block|imem~13_combout  & !\imem_block|imem~12_combout ) ) ) )

	.dataa(!\imem_block|imem~13_combout ),
	.datab(gnd),
	.datac(!\imem_block|imem~12_combout ),
	.datad(gnd),
	.datae(!\alu_block|Mux6~0_combout ),
	.dataf(!\lsu_block|Selector56~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wb_sel_block|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wb_sel_block|Mux6~0 .extended_lut = "off";
defparam \wb_sel_block|Mux6~0 .lut_mask = 64'hA0A0FFFF00005F5F;
defparam \wb_sel_block|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y9_N59
dffeas \regfile_block|mem~1017 (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(\wb_sel_block|Mux6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile_block|mem~1108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile_block|mem~1017_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile_block|mem~1017 .is_wysiwyg = "true";
defparam \regfile_block|mem~1017 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y9_N32
dffeas \regfile_block|mem~953 (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_sel_block|Mux6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile_block|mem~1109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile_block|mem~953_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile_block|mem~953 .is_wysiwyg = "true";
defparam \regfile_block|mem~953 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y9_N39
cyclonev_lcell_comb \regfile_block|mem~1048 (
// Equation(s):
// \regfile_block|mem~1048_combout  = ( \regfile_block|mem~953_q  & ( (\imem_block|imem~9_combout  & (((!\imem_block|imem~11_combout ) # (\regfile_block|mem~1017_q )) # (\imem_block|imem~4_combout ))) ) ) # ( !\regfile_block|mem~953_q  & ( 
// (\imem_block|imem~9_combout  & (((\imem_block|imem~11_combout  & \regfile_block|mem~1017_q )) # (\imem_block|imem~4_combout ))) ) )

	.dataa(!\imem_block|imem~4_combout ),
	.datab(!\imem_block|imem~11_combout ),
	.datac(!\imem_block|imem~9_combout ),
	.datad(!\regfile_block|mem~1017_q ),
	.datae(gnd),
	.dataf(!\regfile_block|mem~953_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile_block|mem~1048_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile_block|mem~1048 .extended_lut = "off";
defparam \regfile_block|mem~1048 .lut_mask = 64'h050705070D0F0D0F;
defparam \regfile_block|mem~1048 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y9_N48
cyclonev_lcell_comb \mux_operand_b|out_o[25]~0 (
// Equation(s):
// \mux_operand_b|out_o[25]~0_combout  = ( \regfile_block|mem~1048_combout  & ( (!\ctr_unit_block|Mux5~0_combout  & !\imem_block|imem~4_combout ) ) )

	.dataa(gnd),
	.datab(!\ctr_unit_block|Mux5~0_combout ),
	.datac(!\imem_block|imem~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regfile_block|mem~1048_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_operand_b|out_o[25]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_operand_b|out_o[25]~0 .extended_lut = "off";
defparam \mux_operand_b|out_o[25]~0 .lut_mask = 64'h00000000C0C0C0C0;
defparam \mux_operand_b|out_o[25]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y9_N30
cyclonev_lcell_comb \regfile_block|mem~1049 (
// Equation(s):
// \regfile_block|mem~1049_combout  = ( \imem_block|imem~7_combout  & ( (\imem_block|imem~5_combout  & \regfile_block|mem~1017_q ) ) ) # ( !\imem_block|imem~7_combout  & ( (\imem_block|imem~5_combout  & \regfile_block|mem~953_q ) ) )

	.dataa(gnd),
	.datab(!\imem_block|imem~5_combout ),
	.datac(!\regfile_block|mem~1017_q ),
	.datad(!\regfile_block|mem~953_q ),
	.datae(gnd),
	.dataf(!\imem_block|imem~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile_block|mem~1049_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile_block|mem~1049 .extended_lut = "off";
defparam \regfile_block|mem~1049 .lut_mask = 64'h0033003303030303;
defparam \regfile_block|mem~1049 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N30
cyclonev_lcell_comb \alu_block|Add1~49 (
// Equation(s):
// \alu_block|Add1~49_sumout  = SUM(( \regfile_block|mem~1049_combout  ) + ( !\mux_operand_b|out_o[25]~0_combout  ) + ( \alu_block|Add1~46  ))
// \alu_block|Add1~50  = CARRY(( \regfile_block|mem~1049_combout  ) + ( !\mux_operand_b|out_o[25]~0_combout  ) + ( \alu_block|Add1~46  ))

	.dataa(gnd),
	.datab(!\mux_operand_b|out_o[25]~0_combout ),
	.datac(gnd),
	.datad(!\regfile_block|mem~1049_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_block|Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_block|Add1~49_sumout ),
	.cout(\alu_block|Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \alu_block|Add1~49 .extended_lut = "off";
defparam \alu_block|Add1~49 .lut_mask = 64'h00003333000000FF;
defparam \alu_block|Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y7_N45
cyclonev_lcell_comb \alu_block|Add0~49 (
// Equation(s):
// \alu_block|Add0~49_sumout  = SUM(( \mux_operand_b|out_o[25]~0_combout  ) + ( \regfile_block|mem~1049_combout  ) + ( \alu_block|Add0~46  ))
// \alu_block|Add0~50  = CARRY(( \mux_operand_b|out_o[25]~0_combout  ) + ( \regfile_block|mem~1049_combout  ) + ( \alu_block|Add0~46  ))

	.dataa(!\regfile_block|mem~1049_combout ),
	.datab(gnd),
	.datac(!\mux_operand_b|out_o[25]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_block|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_block|Add0~49_sumout ),
	.cout(\alu_block|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \alu_block|Add0~49 .extended_lut = "off";
defparam \alu_block|Add0~49 .lut_mask = 64'h0000AAAA00000F0F;
defparam \alu_block|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y9_N6
cyclonev_lcell_comb \alu_block|Mux6~0 (
// Equation(s):
// \alu_block|Mux6~0_combout  = ( \alu_block|Add0~49_sumout  & ( \regfile_block|mem~1049_combout  & ( (!\ctr_unit_block|Mux9~0_combout ) # ((!\ctr_unit_block|Mux6~0_combout  & ((\alu_block|Add1~49_sumout ))) # (\ctr_unit_block|Mux6~0_combout  & 
// (\mux_operand_b|out_o[25]~0_combout ))) ) ) ) # ( !\alu_block|Add0~49_sumout  & ( \regfile_block|mem~1049_combout  & ( (!\ctr_unit_block|Mux9~0_combout  & (\ctr_unit_block|Mux6~0_combout )) # (\ctr_unit_block|Mux9~0_combout  & 
// ((!\ctr_unit_block|Mux6~0_combout  & ((\alu_block|Add1~49_sumout ))) # (\ctr_unit_block|Mux6~0_combout  & (\mux_operand_b|out_o[25]~0_combout )))) ) ) ) # ( \alu_block|Add0~49_sumout  & ( !\regfile_block|mem~1049_combout  & ( 
// (!\ctr_unit_block|Mux9~0_combout  & ((!\ctr_unit_block|Mux6~0_combout ) # ((\mux_operand_b|out_o[25]~0_combout )))) # (\ctr_unit_block|Mux9~0_combout  & (!\ctr_unit_block|Mux6~0_combout  & ((\alu_block|Add1~49_sumout )))) ) ) ) # ( 
// !\alu_block|Add0~49_sumout  & ( !\regfile_block|mem~1049_combout  & ( (!\ctr_unit_block|Mux9~0_combout  & (\ctr_unit_block|Mux6~0_combout  & (\mux_operand_b|out_o[25]~0_combout ))) # (\ctr_unit_block|Mux9~0_combout  & (!\ctr_unit_block|Mux6~0_combout  & 
// ((\alu_block|Add1~49_sumout )))) ) ) )

	.dataa(!\ctr_unit_block|Mux9~0_combout ),
	.datab(!\ctr_unit_block|Mux6~0_combout ),
	.datac(!\mux_operand_b|out_o[25]~0_combout ),
	.datad(!\alu_block|Add1~49_sumout ),
	.datae(!\alu_block|Add0~49_sumout ),
	.dataf(!\regfile_block|mem~1049_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_block|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_block|Mux6~0 .extended_lut = "off";
defparam \alu_block|Mux6~0 .lut_mask = 64'h02468ACE2367ABEF;
defparam \alu_block|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y9_N39
cyclonev_lcell_comb \wb_sel_block|Mux5~0 (
// Equation(s):
// \wb_sel_block|Mux5~0_combout  = ( \lsu_block|Selector56~3_combout  & ( (!\ctr_unit_block|Decoder2~0_combout  & \alu_block|Mux5~0_combout ) ) ) # ( !\lsu_block|Selector56~3_combout  & ( (!\ctr_unit_block|Decoder2~0_combout  & ((\alu_block|Mux5~0_combout 
// ))) # (\ctr_unit_block|Decoder2~0_combout  & (!\imem_block|imem~13_combout )) ) )

	.dataa(!\imem_block|imem~13_combout ),
	.datab(!\ctr_unit_block|Decoder2~0_combout ),
	.datac(!\alu_block|Mux5~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lsu_block|Selector56~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wb_sel_block|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wb_sel_block|Mux5~0 .extended_lut = "off";
defparam \wb_sel_block|Mux5~0 .lut_mask = 64'h2E2E2E2E0C0C0C0C;
defparam \wb_sel_block|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y9_N41
dffeas \regfile_block|mem~1018 (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(\wb_sel_block|Mux5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile_block|mem~1108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile_block|mem~1018_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile_block|mem~1018 .is_wysiwyg = "true";
defparam \regfile_block|mem~1018 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y9_N59
dffeas \regfile_block|mem~954 (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_sel_block|Mux5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile_block|mem~1109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile_block|mem~954_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile_block|mem~954 .is_wysiwyg = "true";
defparam \regfile_block|mem~954 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y9_N30
cyclonev_lcell_comb \regfile_block|mem~1051 (
// Equation(s):
// \regfile_block|mem~1051_combout  = ( \imem_block|imem~7_combout  & ( (\regfile_block|mem~1018_q  & \imem_block|imem~5_combout ) ) ) # ( !\imem_block|imem~7_combout  & ( (\regfile_block|mem~954_q  & \imem_block|imem~5_combout ) ) )

	.dataa(!\regfile_block|mem~1018_q ),
	.datab(!\regfile_block|mem~954_q ),
	.datac(!\imem_block|imem~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem_block|imem~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile_block|mem~1051_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile_block|mem~1051 .extended_lut = "off";
defparam \regfile_block|mem~1051 .lut_mask = 64'h0303030305050505;
defparam \regfile_block|mem~1051 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y9_N33
cyclonev_lcell_comb \regfile_block|mem~1050 (
// Equation(s):
// \regfile_block|mem~1050_combout  = ( \imem_block|imem~4_combout  & ( \imem_block|imem~9_combout  ) ) # ( !\imem_block|imem~4_combout  & ( (\imem_block|imem~9_combout  & ((!\imem_block|imem~11_combout  & ((\regfile_block|mem~954_q ))) # 
// (\imem_block|imem~11_combout  & (\regfile_block|mem~1018_q )))) ) )

	.dataa(!\regfile_block|mem~1018_q ),
	.datab(!\regfile_block|mem~954_q ),
	.datac(!\imem_block|imem~11_combout ),
	.datad(!\imem_block|imem~9_combout ),
	.datae(gnd),
	.dataf(!\imem_block|imem~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile_block|mem~1050_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile_block|mem~1050 .extended_lut = "off";
defparam \regfile_block|mem~1050 .lut_mask = 64'h0035003500FF00FF;
defparam \regfile_block|mem~1050 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y9_N57
cyclonev_lcell_comb \mux_operand_b|out_o[26]~1 (
// Equation(s):
// \mux_operand_b|out_o[26]~1_combout  = ( \regfile_block|mem~1050_combout  & ( (!\imem_block|imem~4_combout  & !\ctr_unit_block|Mux5~0_combout ) ) )

	.dataa(!\imem_block|imem~4_combout ),
	.datab(!\ctr_unit_block|Mux5~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regfile_block|mem~1050_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_operand_b|out_o[26]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_operand_b|out_o[26]~1 .extended_lut = "off";
defparam \mux_operand_b|out_o[26]~1 .lut_mask = 64'h0000000088888888;
defparam \mux_operand_b|out_o[26]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y7_N48
cyclonev_lcell_comb \alu_block|Add0~53 (
// Equation(s):
// \alu_block|Add0~53_sumout  = SUM(( \mux_operand_b|out_o[26]~1_combout  ) + ( \regfile_block|mem~1051_combout  ) + ( \alu_block|Add0~50  ))
// \alu_block|Add0~54  = CARRY(( \mux_operand_b|out_o[26]~1_combout  ) + ( \regfile_block|mem~1051_combout  ) + ( \alu_block|Add0~50  ))

	.dataa(gnd),
	.datab(!\mux_operand_b|out_o[26]~1_combout ),
	.datac(!\regfile_block|mem~1051_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_block|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_block|Add0~53_sumout ),
	.cout(\alu_block|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \alu_block|Add0~53 .extended_lut = "off";
defparam \alu_block|Add0~53 .lut_mask = 64'h0000F0F000003333;
defparam \alu_block|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N33
cyclonev_lcell_comb \alu_block|Add1~53 (
// Equation(s):
// \alu_block|Add1~53_sumout  = SUM(( !\mux_operand_b|out_o[26]~1_combout  ) + ( \regfile_block|mem~1051_combout  ) + ( \alu_block|Add1~50  ))
// \alu_block|Add1~54  = CARRY(( !\mux_operand_b|out_o[26]~1_combout  ) + ( \regfile_block|mem~1051_combout  ) + ( \alu_block|Add1~50  ))

	.dataa(!\regfile_block|mem~1051_combout ),
	.datab(gnd),
	.datac(!\mux_operand_b|out_o[26]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_block|Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_block|Add1~53_sumout ),
	.cout(\alu_block|Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \alu_block|Add1~53 .extended_lut = "off";
defparam \alu_block|Add1~53 .lut_mask = 64'h0000AAAA0000F0F0;
defparam \alu_block|Add1~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N45
cyclonev_lcell_comb \alu_block|Mux5~0 (
// Equation(s):
// \alu_block|Mux5~0_combout  = ( \alu_block|Add0~53_sumout  & ( \alu_block|Add1~53_sumout  & ( (!\ctr_unit_block|Mux6~0_combout ) # ((!\regfile_block|mem~1051_combout  & (!\ctr_unit_block|Mux9~0_combout  & \mux_operand_b|out_o[26]~1_combout )) # 
// (\regfile_block|mem~1051_combout  & ((!\ctr_unit_block|Mux9~0_combout ) # (\mux_operand_b|out_o[26]~1_combout )))) ) ) ) # ( !\alu_block|Add0~53_sumout  & ( \alu_block|Add1~53_sumout  & ( (!\ctr_unit_block|Mux9~0_combout  & (\ctr_unit_block|Mux6~0_combout 
//  & ((\mux_operand_b|out_o[26]~1_combout ) # (\regfile_block|mem~1051_combout )))) # (\ctr_unit_block|Mux9~0_combout  & ((!\ctr_unit_block|Mux6~0_combout ) # ((\regfile_block|mem~1051_combout  & \mux_operand_b|out_o[26]~1_combout )))) ) ) ) # ( 
// \alu_block|Add0~53_sumout  & ( !\alu_block|Add1~53_sumout  & ( (!\regfile_block|mem~1051_combout  & (!\ctr_unit_block|Mux9~0_combout  & ((!\ctr_unit_block|Mux6~0_combout ) # (\mux_operand_b|out_o[26]~1_combout )))) # (\regfile_block|mem~1051_combout  & 
// ((!\ctr_unit_block|Mux9~0_combout ) # ((\ctr_unit_block|Mux6~0_combout  & \mux_operand_b|out_o[26]~1_combout )))) ) ) ) # ( !\alu_block|Add0~53_sumout  & ( !\alu_block|Add1~53_sumout  & ( (\ctr_unit_block|Mux6~0_combout  & 
// ((!\regfile_block|mem~1051_combout  & (!\ctr_unit_block|Mux9~0_combout  & \mux_operand_b|out_o[26]~1_combout )) # (\regfile_block|mem~1051_combout  & ((!\ctr_unit_block|Mux9~0_combout ) # (\mux_operand_b|out_o[26]~1_combout ))))) ) ) )

	.dataa(!\regfile_block|mem~1051_combout ),
	.datab(!\ctr_unit_block|Mux9~0_combout ),
	.datac(!\ctr_unit_block|Mux6~0_combout ),
	.datad(!\mux_operand_b|out_o[26]~1_combout ),
	.datae(!\alu_block|Add0~53_sumout ),
	.dataf(!\alu_block|Add1~53_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_block|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_block|Mux5~0 .extended_lut = "off";
defparam \alu_block|Mux5~0 .lut_mask = 64'h040DC4CD343DF4FD;
defparam \alu_block|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N9
cyclonev_lcell_comb \wb_sel_block|Mux4~0 (
// Equation(s):
// \wb_sel_block|Mux4~0_combout  = ( \lsu_block|Selector56~9_combout  & ( (\alu_block|Mux4~0_combout  & ((\imem_block|imem~13_combout ) # (\imem_block|imem~12_combout ))) ) ) # ( !\lsu_block|Selector56~9_combout  & ( ((!\imem_block|imem~12_combout  & 
// !\imem_block|imem~13_combout )) # (\alu_block|Mux4~0_combout ) ) )

	.dataa(!\alu_block|Mux4~0_combout ),
	.datab(!\imem_block|imem~12_combout ),
	.datac(gnd),
	.datad(!\imem_block|imem~13_combout ),
	.datae(gnd),
	.dataf(!\lsu_block|Selector56~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wb_sel_block|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wb_sel_block|Mux4~0 .extended_lut = "off";
defparam \wb_sel_block|Mux4~0 .lut_mask = 64'hDD55DD5511551155;
defparam \wb_sel_block|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y4_N11
dffeas \regfile_block|mem~1019 (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(\wb_sel_block|Mux4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile_block|mem~1108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile_block|mem~1019_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile_block|mem~1019 .is_wysiwyg = "true";
defparam \regfile_block|mem~1019 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y4_N38
dffeas \regfile_block|mem~955 (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_sel_block|Mux4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile_block|mem~1109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile_block|mem~955_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile_block|mem~955 .is_wysiwyg = "true";
defparam \regfile_block|mem~955 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N36
cyclonev_lcell_comb \regfile_block|mem~1053 (
// Equation(s):
// \regfile_block|mem~1053_combout  = ( \imem_block|imem~7_combout  & ( (\regfile_block|mem~1019_q  & \imem_block|imem~5_combout ) ) ) # ( !\imem_block|imem~7_combout  & ( (\imem_block|imem~5_combout  & \regfile_block|mem~955_q ) ) )

	.dataa(gnd),
	.datab(!\regfile_block|mem~1019_q ),
	.datac(!\imem_block|imem~5_combout ),
	.datad(!\regfile_block|mem~955_q ),
	.datae(gnd),
	.dataf(!\imem_block|imem~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile_block|mem~1053_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile_block|mem~1053 .extended_lut = "off";
defparam \regfile_block|mem~1053 .lut_mask = 64'h000F000F03030303;
defparam \regfile_block|mem~1053 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y4_N39
cyclonev_lcell_comb \regfile_block|mem~1052 (
// Equation(s):
// \regfile_block|mem~1052_combout  = ( \imem_block|imem~9_combout  & ( ((!\imem_block|imem~11_combout  & ((\regfile_block|mem~955_q ))) # (\imem_block|imem~11_combout  & (\regfile_block|mem~1019_q ))) # (\imem_block|imem~4_combout ) ) )

	.dataa(!\imem_block|imem~11_combout ),
	.datab(!\regfile_block|mem~1019_q ),
	.datac(!\imem_block|imem~4_combout ),
	.datad(!\regfile_block|mem~955_q ),
	.datae(gnd),
	.dataf(!\imem_block|imem~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile_block|mem~1052_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile_block|mem~1052 .extended_lut = "off";
defparam \regfile_block|mem~1052 .lut_mask = 64'h000000001FBF1FBF;
defparam \regfile_block|mem~1052 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N6
cyclonev_lcell_comb \mux_operand_b|out_o[27]~2 (
// Equation(s):
// \mux_operand_b|out_o[27]~2_combout  = ( !\ctr_unit_block|Mux5~0_combout  & ( \regfile_block|mem~1052_combout  & ( !\imem_block|imem~4_combout  ) ) )

	.dataa(gnd),
	.datab(!\imem_block|imem~4_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ctr_unit_block|Mux5~0_combout ),
	.dataf(!\regfile_block|mem~1052_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_operand_b|out_o[27]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_operand_b|out_o[27]~2 .extended_lut = "off";
defparam \mux_operand_b|out_o[27]~2 .lut_mask = 64'h00000000CCCC0000;
defparam \mux_operand_b|out_o[27]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y7_N51
cyclonev_lcell_comb \alu_block|Add0~57 (
// Equation(s):
// \alu_block|Add0~57_sumout  = SUM(( \regfile_block|mem~1053_combout  ) + ( \mux_operand_b|out_o[27]~2_combout  ) + ( \alu_block|Add0~54  ))
// \alu_block|Add0~58  = CARRY(( \regfile_block|mem~1053_combout  ) + ( \mux_operand_b|out_o[27]~2_combout  ) + ( \alu_block|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mux_operand_b|out_o[27]~2_combout ),
	.datad(!\regfile_block|mem~1053_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_block|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_block|Add0~57_sumout ),
	.cout(\alu_block|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \alu_block|Add0~57 .extended_lut = "off";
defparam \alu_block|Add0~57 .lut_mask = 64'h0000F0F0000000FF;
defparam \alu_block|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N36
cyclonev_lcell_comb \alu_block|Add1~57 (
// Equation(s):
// \alu_block|Add1~57_sumout  = SUM(( \regfile_block|mem~1053_combout  ) + ( !\mux_operand_b|out_o[27]~2_combout  ) + ( \alu_block|Add1~54  ))
// \alu_block|Add1~58  = CARRY(( \regfile_block|mem~1053_combout  ) + ( !\mux_operand_b|out_o[27]~2_combout  ) + ( \alu_block|Add1~54  ))

	.dataa(gnd),
	.datab(!\regfile_block|mem~1053_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\mux_operand_b|out_o[27]~2_combout ),
	.datag(gnd),
	.cin(\alu_block|Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_block|Add1~57_sumout ),
	.cout(\alu_block|Add1~58 ),
	.shareout());
// synopsys translate_off
defparam \alu_block|Add1~57 .extended_lut = "off";
defparam \alu_block|Add1~57 .lut_mask = 64'h000000FF00003333;
defparam \alu_block|Add1~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N48
cyclonev_lcell_comb \alu_block|Mux4~0 (
// Equation(s):
// \alu_block|Mux4~0_combout  = ( \alu_block|Add0~57_sumout  & ( \alu_block|Add1~57_sumout  & ( (!\ctr_unit_block|Mux6~0_combout ) # ((!\ctr_unit_block|Mux9~0_combout  & ((\mux_operand_b|out_o[27]~2_combout ) # (\regfile_block|mem~1053_combout ))) # 
// (\ctr_unit_block|Mux9~0_combout  & (\regfile_block|mem~1053_combout  & \mux_operand_b|out_o[27]~2_combout ))) ) ) ) # ( !\alu_block|Add0~57_sumout  & ( \alu_block|Add1~57_sumout  & ( (!\ctr_unit_block|Mux9~0_combout  & (\ctr_unit_block|Mux6~0_combout  & 
// ((\mux_operand_b|out_o[27]~2_combout ) # (\regfile_block|mem~1053_combout )))) # (\ctr_unit_block|Mux9~0_combout  & ((!\ctr_unit_block|Mux6~0_combout ) # ((\regfile_block|mem~1053_combout  & \mux_operand_b|out_o[27]~2_combout )))) ) ) ) # ( 
// \alu_block|Add0~57_sumout  & ( !\alu_block|Add1~57_sumout  & ( (!\ctr_unit_block|Mux9~0_combout  & (((!\ctr_unit_block|Mux6~0_combout ) # (\mux_operand_b|out_o[27]~2_combout )) # (\regfile_block|mem~1053_combout ))) # (\ctr_unit_block|Mux9~0_combout  & 
// (\regfile_block|mem~1053_combout  & (\ctr_unit_block|Mux6~0_combout  & \mux_operand_b|out_o[27]~2_combout ))) ) ) ) # ( !\alu_block|Add0~57_sumout  & ( !\alu_block|Add1~57_sumout  & ( (\ctr_unit_block|Mux6~0_combout  & ((!\ctr_unit_block|Mux9~0_combout  & 
// ((\mux_operand_b|out_o[27]~2_combout ) # (\regfile_block|mem~1053_combout ))) # (\ctr_unit_block|Mux9~0_combout  & (\regfile_block|mem~1053_combout  & \mux_operand_b|out_o[27]~2_combout )))) ) ) )

	.dataa(!\ctr_unit_block|Mux9~0_combout ),
	.datab(!\regfile_block|mem~1053_combout ),
	.datac(!\ctr_unit_block|Mux6~0_combout ),
	.datad(!\mux_operand_b|out_o[27]~2_combout ),
	.datae(!\alu_block|Add0~57_sumout ),
	.dataf(!\alu_block|Add1~57_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_block|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_block|Mux4~0 .extended_lut = "off";
defparam \alu_block|Mux4~0 .lut_mask = 64'h020BA2AB525BF2FB;
defparam \alu_block|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y9_N18
cyclonev_lcell_comb \wb_sel_block|Mux3~0 (
// Equation(s):
// \wb_sel_block|Mux3~0_combout  = ( \lsu_block|Selector56~3_combout  & ( (!\ctr_unit_block|Decoder2~0_combout  & \alu_block|Mux3~0_combout ) ) ) # ( !\lsu_block|Selector56~3_combout  & ( (!\ctr_unit_block|Decoder2~0_combout  & ((\alu_block|Mux3~0_combout 
// ))) # (\ctr_unit_block|Decoder2~0_combout  & (!\imem_block|imem~13_combout )) ) )

	.dataa(!\imem_block|imem~13_combout ),
	.datab(!\ctr_unit_block|Decoder2~0_combout ),
	.datac(!\alu_block|Mux3~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lsu_block|Selector56~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wb_sel_block|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wb_sel_block|Mux3~0 .extended_lut = "off";
defparam \wb_sel_block|Mux3~0 .lut_mask = 64'h2E2E2E2E0C0C0C0C;
defparam \wb_sel_block|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y9_N20
dffeas \regfile_block|mem~1020 (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(\wb_sel_block|Mux3~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile_block|mem~1108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile_block|mem~1020_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile_block|mem~1020 .is_wysiwyg = "true";
defparam \regfile_block|mem~1020 .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y9_N8
dffeas \regfile_block|mem~956 (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_sel_block|Mux3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile_block|mem~1109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile_block|mem~956_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile_block|mem~956 .is_wysiwyg = "true";
defparam \regfile_block|mem~956 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X23_Y9_N3
cyclonev_lcell_comb \regfile_block|mem~1054 (
// Equation(s):
// \regfile_block|mem~1054_combout  = ( \imem_block|imem~4_combout  & ( \imem_block|imem~9_combout  ) ) # ( !\imem_block|imem~4_combout  & ( (\imem_block|imem~9_combout  & ((!\imem_block|imem~11_combout  & ((\regfile_block|mem~956_q ))) # 
// (\imem_block|imem~11_combout  & (\regfile_block|mem~1020_q )))) ) )

	.dataa(!\regfile_block|mem~1020_q ),
	.datab(!\regfile_block|mem~956_q ),
	.datac(!\imem_block|imem~11_combout ),
	.datad(!\imem_block|imem~9_combout ),
	.datae(gnd),
	.dataf(!\imem_block|imem~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile_block|mem~1054_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile_block|mem~1054 .extended_lut = "off";
defparam \regfile_block|mem~1054 .lut_mask = 64'h0035003500FF00FF;
defparam \regfile_block|mem~1054 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y9_N3
cyclonev_lcell_comb \mux_operand_b|out_o[28]~3 (
// Equation(s):
// \mux_operand_b|out_o[28]~3_combout  = ( \regfile_block|mem~1054_combout  & ( (!\imem_block|imem~4_combout  & !\ctr_unit_block|Mux5~0_combout ) ) )

	.dataa(!\imem_block|imem~4_combout ),
	.datab(gnd),
	.datac(!\ctr_unit_block|Mux5~0_combout ),
	.datad(gnd),
	.datae(!\regfile_block|mem~1054_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_operand_b|out_o[28]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_operand_b|out_o[28]~3 .extended_lut = "off";
defparam \mux_operand_b|out_o[28]~3 .lut_mask = 64'h0000A0A00000A0A0;
defparam \mux_operand_b|out_o[28]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y9_N0
cyclonev_lcell_comb \regfile_block|mem~1055 (
// Equation(s):
// \regfile_block|mem~1055_combout  = ( \imem_block|imem~7_combout  & ( (\regfile_block|mem~1020_q  & \imem_block|imem~5_combout ) ) ) # ( !\imem_block|imem~7_combout  & ( (\regfile_block|mem~956_q  & \imem_block|imem~5_combout ) ) )

	.dataa(!\regfile_block|mem~1020_q ),
	.datab(!\regfile_block|mem~956_q ),
	.datac(!\imem_block|imem~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem_block|imem~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile_block|mem~1055_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile_block|mem~1055 .extended_lut = "off";
defparam \regfile_block|mem~1055 .lut_mask = 64'h0303030305050505;
defparam \regfile_block|mem~1055 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y7_N54
cyclonev_lcell_comb \alu_block|Add0~61 (
// Equation(s):
// \alu_block|Add0~61_sumout  = SUM(( \mux_operand_b|out_o[28]~3_combout  ) + ( \regfile_block|mem~1055_combout  ) + ( \alu_block|Add0~58  ))
// \alu_block|Add0~62  = CARRY(( \mux_operand_b|out_o[28]~3_combout  ) + ( \regfile_block|mem~1055_combout  ) + ( \alu_block|Add0~58  ))

	.dataa(gnd),
	.datab(!\mux_operand_b|out_o[28]~3_combout ),
	.datac(!\regfile_block|mem~1055_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_block|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_block|Add0~61_sumout ),
	.cout(\alu_block|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \alu_block|Add0~61 .extended_lut = "off";
defparam \alu_block|Add0~61 .lut_mask = 64'h0000F0F000003333;
defparam \alu_block|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N39
cyclonev_lcell_comb \alu_block|Add1~61 (
// Equation(s):
// \alu_block|Add1~61_sumout  = SUM(( !\mux_operand_b|out_o[28]~3_combout  ) + ( \regfile_block|mem~1055_combout  ) + ( \alu_block|Add1~58  ))
// \alu_block|Add1~62  = CARRY(( !\mux_operand_b|out_o[28]~3_combout  ) + ( \regfile_block|mem~1055_combout  ) + ( \alu_block|Add1~58  ))

	.dataa(!\regfile_block|mem~1055_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\mux_operand_b|out_o[28]~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_block|Add1~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_block|Add1~61_sumout ),
	.cout(\alu_block|Add1~62 ),
	.shareout());
// synopsys translate_off
defparam \alu_block|Add1~61 .extended_lut = "off";
defparam \alu_block|Add1~61 .lut_mask = 64'h0000AAAA0000FF00;
defparam \alu_block|Add1~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N42
cyclonev_lcell_comb \alu_block|Mux3~0 (
// Equation(s):
// \alu_block|Mux3~0_combout  = ( \regfile_block|mem~1055_combout  & ( \alu_block|Add1~61_sumout  & ( (!\ctr_unit_block|Mux9~0_combout  & (((\alu_block|Add0~61_sumout ) # (\ctr_unit_block|Mux6~0_combout )))) # (\ctr_unit_block|Mux9~0_combout  & 
// (((!\ctr_unit_block|Mux6~0_combout )) # (\mux_operand_b|out_o[28]~3_combout ))) ) ) ) # ( !\regfile_block|mem~1055_combout  & ( \alu_block|Add1~61_sumout  & ( (!\ctr_unit_block|Mux9~0_combout  & ((!\ctr_unit_block|Mux6~0_combout  & 
// ((\alu_block|Add0~61_sumout ))) # (\ctr_unit_block|Mux6~0_combout  & (\mux_operand_b|out_o[28]~3_combout )))) # (\ctr_unit_block|Mux9~0_combout  & (((!\ctr_unit_block|Mux6~0_combout )))) ) ) ) # ( \regfile_block|mem~1055_combout  & ( 
// !\alu_block|Add1~61_sumout  & ( (!\ctr_unit_block|Mux9~0_combout  & (((\alu_block|Add0~61_sumout ) # (\ctr_unit_block|Mux6~0_combout )))) # (\ctr_unit_block|Mux9~0_combout  & (\mux_operand_b|out_o[28]~3_combout  & (\ctr_unit_block|Mux6~0_combout ))) ) ) ) 
// # ( !\regfile_block|mem~1055_combout  & ( !\alu_block|Add1~61_sumout  & ( (!\ctr_unit_block|Mux9~0_combout  & ((!\ctr_unit_block|Mux6~0_combout  & ((\alu_block|Add0~61_sumout ))) # (\ctr_unit_block|Mux6~0_combout  & (\mux_operand_b|out_o[28]~3_combout 
// )))) ) ) )

	.dataa(!\ctr_unit_block|Mux9~0_combout ),
	.datab(!\mux_operand_b|out_o[28]~3_combout ),
	.datac(!\ctr_unit_block|Mux6~0_combout ),
	.datad(!\alu_block|Add0~61_sumout ),
	.datae(!\regfile_block|mem~1055_combout ),
	.dataf(!\alu_block|Add1~61_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_block|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_block|Mux3~0 .extended_lut = "off";
defparam \alu_block|Mux3~0 .lut_mask = 64'h02A20BAB52F25BFB;
defparam \alu_block|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N57
cyclonev_lcell_comb \wb_sel_block|Mux2~0 (
// Equation(s):
// \wb_sel_block|Mux2~0_combout  = ( \lsu_block|Selector56~3_combout  & ( (\alu_block|Mux2~0_combout  & !\ctr_unit_block|Decoder2~0_combout ) ) ) # ( !\lsu_block|Selector56~3_combout  & ( (!\ctr_unit_block|Decoder2~0_combout  & ((\alu_block|Mux2~0_combout 
// ))) # (\ctr_unit_block|Decoder2~0_combout  & (!\imem_block|imem~13_combout )) ) )

	.dataa(!\imem_block|imem~13_combout ),
	.datab(gnd),
	.datac(!\alu_block|Mux2~0_combout ),
	.datad(!\ctr_unit_block|Decoder2~0_combout ),
	.datae(gnd),
	.dataf(!\lsu_block|Selector56~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wb_sel_block|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wb_sel_block|Mux2~0 .extended_lut = "off";
defparam \wb_sel_block|Mux2~0 .lut_mask = 64'h0FAA0FAA0F000F00;
defparam \wb_sel_block|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y8_N2
dffeas \regfile_block|mem~957 (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_sel_block|Mux2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile_block|mem~1109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile_block|mem~957_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile_block|mem~957 .is_wysiwyg = "true";
defparam \regfile_block|mem~957 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y8_N59
dffeas \regfile_block|mem~1021 (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(\wb_sel_block|Mux2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile_block|mem~1108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile_block|mem~1021_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile_block|mem~1021 .is_wysiwyg = "true";
defparam \regfile_block|mem~1021 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N24
cyclonev_lcell_comb \regfile_block|mem~1056 (
// Equation(s):
// \regfile_block|mem~1056_combout  = ( \imem_block|imem~11_combout  & ( (\imem_block|imem~9_combout  & (!\imem_block|imem~4_combout  & \regfile_block|mem~1021_q )) ) ) # ( !\imem_block|imem~11_combout  & ( (\imem_block|imem~9_combout  & 
// (!\imem_block|imem~4_combout  & \regfile_block|mem~957_q )) ) )

	.dataa(!\imem_block|imem~9_combout ),
	.datab(!\imem_block|imem~4_combout ),
	.datac(!\regfile_block|mem~957_q ),
	.datad(!\regfile_block|mem~1021_q ),
	.datae(gnd),
	.dataf(!\imem_block|imem~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile_block|mem~1056_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile_block|mem~1056 .extended_lut = "off";
defparam \regfile_block|mem~1056 .lut_mask = 64'h0404040400440044;
defparam \regfile_block|mem~1056 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N51
cyclonev_lcell_comb \mux_operand_b|out_o[29]~4 (
// Equation(s):
// \mux_operand_b|out_o[29]~4_combout  = ( \regfile_block|mem~1056_combout  & ( !\ctr_unit_block|Mux5~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\ctr_unit_block|Mux5~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regfile_block|mem~1056_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_operand_b|out_o[29]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_operand_b|out_o[29]~4 .extended_lut = "off";
defparam \mux_operand_b|out_o[29]~4 .lut_mask = 64'h00000000F0F0F0F0;
defparam \mux_operand_b|out_o[29]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N0
cyclonev_lcell_comb \regfile_block|mem~1057 (
// Equation(s):
// \regfile_block|mem~1057_combout  = ( \imem_block|imem~5_combout  & ( (!\imem_block|imem~7_combout  & ((\regfile_block|mem~957_q ))) # (\imem_block|imem~7_combout  & (\regfile_block|mem~1021_q )) ) )

	.dataa(!\imem_block|imem~7_combout ),
	.datab(gnd),
	.datac(!\regfile_block|mem~1021_q ),
	.datad(!\regfile_block|mem~957_q ),
	.datae(gnd),
	.dataf(!\imem_block|imem~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile_block|mem~1057_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile_block|mem~1057 .extended_lut = "off";
defparam \regfile_block|mem~1057 .lut_mask = 64'h0000000005AF05AF;
defparam \regfile_block|mem~1057 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y7_N57
cyclonev_lcell_comb \alu_block|Add0~65 (
// Equation(s):
// \alu_block|Add0~65_sumout  = SUM(( \mux_operand_b|out_o[29]~4_combout  ) + ( \regfile_block|mem~1057_combout  ) + ( \alu_block|Add0~62  ))
// \alu_block|Add0~66  = CARRY(( \mux_operand_b|out_o[29]~4_combout  ) + ( \regfile_block|mem~1057_combout  ) + ( \alu_block|Add0~62  ))

	.dataa(!\mux_operand_b|out_o[29]~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regfile_block|mem~1057_combout ),
	.datag(gnd),
	.cin(\alu_block|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_block|Add0~65_sumout ),
	.cout(\alu_block|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \alu_block|Add0~65 .extended_lut = "off";
defparam \alu_block|Add0~65 .lut_mask = 64'h0000FF0000005555;
defparam \alu_block|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N42
cyclonev_lcell_comb \alu_block|Add1~65 (
// Equation(s):
// \alu_block|Add1~65_sumout  = SUM(( \regfile_block|mem~1057_combout  ) + ( !\mux_operand_b|out_o[29]~4_combout  ) + ( \alu_block|Add1~62  ))
// \alu_block|Add1~66  = CARRY(( \regfile_block|mem~1057_combout  ) + ( !\mux_operand_b|out_o[29]~4_combout  ) + ( \alu_block|Add1~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mux_operand_b|out_o[29]~4_combout ),
	.datad(!\regfile_block|mem~1057_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_block|Add1~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_block|Add1~65_sumout ),
	.cout(\alu_block|Add1~66 ),
	.shareout());
// synopsys translate_off
defparam \alu_block|Add1~65 .extended_lut = "off";
defparam \alu_block|Add1~65 .lut_mask = 64'h00000F0F000000FF;
defparam \alu_block|Add1~65 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N30
cyclonev_lcell_comb \alu_block|Mux2~0 (
// Equation(s):
// \alu_block|Mux2~0_combout  = ( \regfile_block|mem~1057_combout  & ( \ctr_unit_block|Mux6~0_combout  & ( (!\ctr_unit_block|Mux9~0_combout ) # (\mux_operand_b|out_o[29]~4_combout ) ) ) ) # ( !\regfile_block|mem~1057_combout  & ( 
// \ctr_unit_block|Mux6~0_combout  & ( (\mux_operand_b|out_o[29]~4_combout  & !\ctr_unit_block|Mux9~0_combout ) ) ) ) # ( \regfile_block|mem~1057_combout  & ( !\ctr_unit_block|Mux6~0_combout  & ( (!\ctr_unit_block|Mux9~0_combout  & (\alu_block|Add0~65_sumout 
// )) # (\ctr_unit_block|Mux9~0_combout  & ((\alu_block|Add1~65_sumout ))) ) ) ) # ( !\regfile_block|mem~1057_combout  & ( !\ctr_unit_block|Mux6~0_combout  & ( (!\ctr_unit_block|Mux9~0_combout  & (\alu_block|Add0~65_sumout )) # 
// (\ctr_unit_block|Mux9~0_combout  & ((\alu_block|Add1~65_sumout ))) ) ) )

	.dataa(!\mux_operand_b|out_o[29]~4_combout ),
	.datab(!\ctr_unit_block|Mux9~0_combout ),
	.datac(!\alu_block|Add0~65_sumout ),
	.datad(!\alu_block|Add1~65_sumout ),
	.datae(!\regfile_block|mem~1057_combout ),
	.dataf(!\ctr_unit_block|Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_block|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_block|Mux2~0 .extended_lut = "off";
defparam \alu_block|Mux2~0 .lut_mask = 64'h0C3F0C3F4444DDDD;
defparam \alu_block|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y6_N30
cyclonev_lcell_comb \wb_sel_block|Mux1~0 (
// Equation(s):
// \wb_sel_block|Mux1~0_combout  = (!\imem_block|imem~13_combout  & ((!\imem_block|imem~12_combout  & ((!\lsu_block|Selector56~9_combout ))) # (\imem_block|imem~12_combout  & (\alu_block|Mux1~0_combout )))) # (\imem_block|imem~13_combout  & 
// (\alu_block|Mux1~0_combout ))

	.dataa(!\alu_block|Mux1~0_combout ),
	.datab(!\imem_block|imem~13_combout ),
	.datac(!\imem_block|imem~12_combout ),
	.datad(!\lsu_block|Selector56~9_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wb_sel_block|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wb_sel_block|Mux1~0 .extended_lut = "off";
defparam \wb_sel_block|Mux1~0 .lut_mask = 64'hD515D515D515D515;
defparam \wb_sel_block|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y6_N32
dffeas \regfile_block|mem~1022 (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(\wb_sel_block|Mux1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile_block|mem~1108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile_block|mem~1022_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile_block|mem~1022 .is_wysiwyg = "true";
defparam \regfile_block|mem~1022 .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y6_N50
dffeas \regfile_block|mem~958 (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_sel_block|Mux1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile_block|mem~1109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile_block|mem~958_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile_block|mem~958 .is_wysiwyg = "true";
defparam \regfile_block|mem~958 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N18
cyclonev_lcell_comb \regfile_block|mem~1058 (
// Equation(s):
// \regfile_block|mem~1058_combout  = ( \imem_block|imem~9_combout  & ( (!\imem_block|imem~4_combout  & ((!\imem_block|imem~11_combout  & ((\regfile_block|mem~958_q ))) # (\imem_block|imem~11_combout  & (\regfile_block|mem~1022_q )))) ) )

	.dataa(!\regfile_block|mem~1022_q ),
	.datab(!\regfile_block|mem~958_q ),
	.datac(!\imem_block|imem~11_combout ),
	.datad(!\imem_block|imem~4_combout ),
	.datae(gnd),
	.dataf(!\imem_block|imem~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile_block|mem~1058_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile_block|mem~1058 .extended_lut = "off";
defparam \regfile_block|mem~1058 .lut_mask = 64'h0000000035003500;
defparam \regfile_block|mem~1058 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y6_N21
cyclonev_lcell_comb \mux_operand_b|out_o[30]~5 (
// Equation(s):
// \mux_operand_b|out_o[30]~5_combout  = ( !\ctr_unit_block|Mux5~0_combout  & ( \regfile_block|mem~1058_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ctr_unit_block|Mux5~0_combout ),
	.dataf(!\regfile_block|mem~1058_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_operand_b|out_o[30]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_operand_b|out_o[30]~5 .extended_lut = "off";
defparam \mux_operand_b|out_o[30]~5 .lut_mask = 64'h00000000FFFF0000;
defparam \mux_operand_b|out_o[30]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N21
cyclonev_lcell_comb \regfile_block|mem~1059 (
// Equation(s):
// \regfile_block|mem~1059_combout  = ( \imem_block|imem~7_combout  & ( (\regfile_block|mem~1022_q  & \imem_block|imem~5_combout ) ) ) # ( !\imem_block|imem~7_combout  & ( (\regfile_block|mem~958_q  & \imem_block|imem~5_combout ) ) )

	.dataa(!\regfile_block|mem~1022_q ),
	.datab(!\regfile_block|mem~958_q ),
	.datac(gnd),
	.datad(!\imem_block|imem~5_combout ),
	.datae(gnd),
	.dataf(!\imem_block|imem~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile_block|mem~1059_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile_block|mem~1059 .extended_lut = "off";
defparam \regfile_block|mem~1059 .lut_mask = 64'h0033003300550055;
defparam \regfile_block|mem~1059 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y6_N0
cyclonev_lcell_comb \alu_block|Add0~69 (
// Equation(s):
// \alu_block|Add0~69_sumout  = SUM(( \mux_operand_b|out_o[30]~5_combout  ) + ( \regfile_block|mem~1059_combout  ) + ( \alu_block|Add0~66  ))
// \alu_block|Add0~70  = CARRY(( \mux_operand_b|out_o[30]~5_combout  ) + ( \regfile_block|mem~1059_combout  ) + ( \alu_block|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regfile_block|mem~1059_combout ),
	.datad(!\mux_operand_b|out_o[30]~5_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_block|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_block|Add0~69_sumout ),
	.cout(\alu_block|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \alu_block|Add0~69 .extended_lut = "off";
defparam \alu_block|Add0~69 .lut_mask = 64'h0000F0F0000000FF;
defparam \alu_block|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N45
cyclonev_lcell_comb \alu_block|Add1~69 (
// Equation(s):
// \alu_block|Add1~69_sumout  = SUM(( \regfile_block|mem~1059_combout  ) + ( !\mux_operand_b|out_o[30]~5_combout  ) + ( \alu_block|Add1~66  ))
// \alu_block|Add1~70  = CARRY(( \regfile_block|mem~1059_combout  ) + ( !\mux_operand_b|out_o[30]~5_combout  ) + ( \alu_block|Add1~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\mux_operand_b|out_o[30]~5_combout ),
	.datad(!\regfile_block|mem~1059_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_block|Add1~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_block|Add1~69_sumout ),
	.cout(\alu_block|Add1~70 ),
	.shareout());
// synopsys translate_off
defparam \alu_block|Add1~69 .extended_lut = "off";
defparam \alu_block|Add1~69 .lut_mask = 64'h00000F0F000000FF;
defparam \alu_block|Add1~69 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y6_N12
cyclonev_lcell_comb \alu_block|Mux1~0 (
// Equation(s):
// \alu_block|Mux1~0_combout  = ( \alu_block|Add0~69_sumout  & ( \alu_block|Add1~69_sumout  & ( (!\ctr_unit_block|Mux6~0_combout ) # ((!\mux_operand_b|out_o[30]~5_combout  & (!\ctr_unit_block|Mux9~0_combout  & \regfile_block|mem~1059_combout )) # 
// (\mux_operand_b|out_o[30]~5_combout  & ((!\ctr_unit_block|Mux9~0_combout ) # (\regfile_block|mem~1059_combout )))) ) ) ) # ( !\alu_block|Add0~69_sumout  & ( \alu_block|Add1~69_sumout  & ( (!\ctr_unit_block|Mux9~0_combout  & (\ctr_unit_block|Mux6~0_combout 
//  & ((\regfile_block|mem~1059_combout ) # (\mux_operand_b|out_o[30]~5_combout )))) # (\ctr_unit_block|Mux9~0_combout  & ((!\ctr_unit_block|Mux6~0_combout ) # ((\mux_operand_b|out_o[30]~5_combout  & \regfile_block|mem~1059_combout )))) ) ) ) # ( 
// \alu_block|Add0~69_sumout  & ( !\alu_block|Add1~69_sumout  & ( (!\mux_operand_b|out_o[30]~5_combout  & (!\ctr_unit_block|Mux9~0_combout  & ((!\ctr_unit_block|Mux6~0_combout ) # (\regfile_block|mem~1059_combout )))) # (\mux_operand_b|out_o[30]~5_combout  & 
// ((!\ctr_unit_block|Mux9~0_combout ) # ((\regfile_block|mem~1059_combout  & \ctr_unit_block|Mux6~0_combout )))) ) ) ) # ( !\alu_block|Add0~69_sumout  & ( !\alu_block|Add1~69_sumout  & ( (\ctr_unit_block|Mux6~0_combout  & 
// ((!\mux_operand_b|out_o[30]~5_combout  & (!\ctr_unit_block|Mux9~0_combout  & \regfile_block|mem~1059_combout )) # (\mux_operand_b|out_o[30]~5_combout  & ((!\ctr_unit_block|Mux9~0_combout ) # (\regfile_block|mem~1059_combout ))))) ) ) )

	.dataa(!\mux_operand_b|out_o[30]~5_combout ),
	.datab(!\ctr_unit_block|Mux9~0_combout ),
	.datac(!\regfile_block|mem~1059_combout ),
	.datad(!\ctr_unit_block|Mux6~0_combout ),
	.datae(!\alu_block|Add0~69_sumout ),
	.dataf(!\alu_block|Add1~69_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_block|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_block|Mux1~0 .extended_lut = "off";
defparam \alu_block|Mux1~0 .lut_mask = 64'h004DCC4D334DFF4D;
defparam \alu_block|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N39
cyclonev_lcell_comb \wb_sel_block|Mux0~0 (
// Equation(s):
// \wb_sel_block|Mux0~0_combout  = ( \lsu_block|Selector56~9_combout  & ( (\alu_block|Mux0~0_combout  & ((\imem_block|imem~12_combout ) # (\imem_block|imem~13_combout ))) ) ) # ( !\lsu_block|Selector56~9_combout  & ( ((!\imem_block|imem~13_combout  & 
// !\imem_block|imem~12_combout )) # (\alu_block|Mux0~0_combout ) ) )

	.dataa(!\imem_block|imem~13_combout ),
	.datab(!\imem_block|imem~12_combout ),
	.datac(!\alu_block|Mux0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\lsu_block|Selector56~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\wb_sel_block|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \wb_sel_block|Mux0~0 .extended_lut = "off";
defparam \wb_sel_block|Mux0~0 .lut_mask = 64'h8F8F8F8F07070707;
defparam \wb_sel_block|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y5_N41
dffeas \regfile_block|mem~1023 (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(\wb_sel_block|Mux0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\regfile_block|mem~1108_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile_block|mem~1023_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile_block|mem~1023 .is_wysiwyg = "true";
defparam \regfile_block|mem~1023 .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y5_N35
dffeas \regfile_block|mem~959 (
	.clk(\clk_i~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\wb_sel_block|Mux0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\regfile_block|mem~1109_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regfile_block|mem~959_q ),
	.prn(vcc));
// synopsys translate_off
defparam \regfile_block|mem~959 .is_wysiwyg = "true";
defparam \regfile_block|mem~959 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N33
cyclonev_lcell_comb \regfile_block|mem~1061 (
// Equation(s):
// \regfile_block|mem~1061_combout  = ( \imem_block|imem~7_combout  & ( (\regfile_block|mem~1023_q  & \imem_block|imem~5_combout ) ) ) # ( !\imem_block|imem~7_combout  & ( (\imem_block|imem~5_combout  & \regfile_block|mem~959_q ) ) )

	.dataa(!\regfile_block|mem~1023_q ),
	.datab(gnd),
	.datac(!\imem_block|imem~5_combout ),
	.datad(!\regfile_block|mem~959_q ),
	.datae(gnd),
	.dataf(!\imem_block|imem~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile_block|mem~1061_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile_block|mem~1061 .extended_lut = "off";
defparam \regfile_block|mem~1061 .lut_mask = 64'h000F000F05050505;
defparam \regfile_block|mem~1061 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N30
cyclonev_lcell_comb \regfile_block|mem~1060 (
// Equation(s):
// \regfile_block|mem~1060_combout  = ( \imem_block|imem~11_combout  & ( (\regfile_block|mem~1023_q  & (\imem_block|imem~9_combout  & !\imem_block|imem~4_combout )) ) ) # ( !\imem_block|imem~11_combout  & ( (\imem_block|imem~9_combout  & 
// (\regfile_block|mem~959_q  & !\imem_block|imem~4_combout )) ) )

	.dataa(!\regfile_block|mem~1023_q ),
	.datab(!\imem_block|imem~9_combout ),
	.datac(!\regfile_block|mem~959_q ),
	.datad(!\imem_block|imem~4_combout ),
	.datae(gnd),
	.dataf(!\imem_block|imem~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile_block|mem~1060_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile_block|mem~1060 .extended_lut = "off";
defparam \regfile_block|mem~1060 .lut_mask = 64'h0300030011001100;
defparam \regfile_block|mem~1060 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y5_N12
cyclonev_lcell_comb \mux_operand_b|out_o[31]~6 (
// Equation(s):
// \mux_operand_b|out_o[31]~6_combout  = ( !\ctr_unit_block|Mux5~0_combout  & ( \regfile_block|mem~1060_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\ctr_unit_block|Mux5~0_combout ),
	.dataf(!\regfile_block|mem~1060_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\mux_operand_b|out_o[31]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \mux_operand_b|out_o[31]~6 .extended_lut = "off";
defparam \mux_operand_b|out_o[31]~6 .lut_mask = 64'h00000000FFFF0000;
defparam \mux_operand_b|out_o[31]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y6_N3
cyclonev_lcell_comb \alu_block|Add0~73 (
// Equation(s):
// \alu_block|Add0~73_sumout  = SUM(( \mux_operand_b|out_o[31]~6_combout  ) + ( \regfile_block|mem~1061_combout  ) + ( \alu_block|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\regfile_block|mem~1061_combout ),
	.datad(!\mux_operand_b|out_o[31]~6_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_block|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_block|Add0~73_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_block|Add0~73 .extended_lut = "off";
defparam \alu_block|Add0~73 .lut_mask = 64'h0000F0F0000000FF;
defparam \alu_block|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y7_N48
cyclonev_lcell_comb \alu_block|Add1~73 (
// Equation(s):
// \alu_block|Add1~73_sumout  = SUM(( !\mux_operand_b|out_o[31]~6_combout  ) + ( \regfile_block|mem~1061_combout  ) + ( \alu_block|Add1~70  ))

	.dataa(!\regfile_block|mem~1061_combout ),
	.datab(gnd),
	.datac(!\mux_operand_b|out_o[31]~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu_block|Add1~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu_block|Add1~73_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_block|Add1~73 .extended_lut = "off";
defparam \alu_block|Add1~73 .lut_mask = 64'h0000AAAA0000F0F0;
defparam \alu_block|Add1~73 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y5_N6
cyclonev_lcell_comb \alu_block|Mux0~0 (
// Equation(s):
// \alu_block|Mux0~0_combout  = ( \alu_block|Add0~73_sumout  & ( \alu_block|Add1~73_sumout  & ( (!\ctr_unit_block|Mux6~0_combout ) # ((!\ctr_unit_block|Mux9~0_combout  & ((\mux_operand_b|out_o[31]~6_combout ) # (\regfile_block|mem~1061_combout ))) # 
// (\ctr_unit_block|Mux9~0_combout  & (\regfile_block|mem~1061_combout  & \mux_operand_b|out_o[31]~6_combout ))) ) ) ) # ( !\alu_block|Add0~73_sumout  & ( \alu_block|Add1~73_sumout  & ( (!\ctr_unit_block|Mux9~0_combout  & (\ctr_unit_block|Mux6~0_combout  & 
// ((\mux_operand_b|out_o[31]~6_combout ) # (\regfile_block|mem~1061_combout )))) # (\ctr_unit_block|Mux9~0_combout  & ((!\ctr_unit_block|Mux6~0_combout ) # ((\regfile_block|mem~1061_combout  & \mux_operand_b|out_o[31]~6_combout )))) ) ) ) # ( 
// \alu_block|Add0~73_sumout  & ( !\alu_block|Add1~73_sumout  & ( (!\ctr_unit_block|Mux9~0_combout  & (((!\ctr_unit_block|Mux6~0_combout ) # (\mux_operand_b|out_o[31]~6_combout )) # (\regfile_block|mem~1061_combout ))) # (\ctr_unit_block|Mux9~0_combout  & 
// (\regfile_block|mem~1061_combout  & (\ctr_unit_block|Mux6~0_combout  & \mux_operand_b|out_o[31]~6_combout ))) ) ) ) # ( !\alu_block|Add0~73_sumout  & ( !\alu_block|Add1~73_sumout  & ( (\ctr_unit_block|Mux6~0_combout  & ((!\ctr_unit_block|Mux9~0_combout  & 
// ((\mux_operand_b|out_o[31]~6_combout ) # (\regfile_block|mem~1061_combout ))) # (\ctr_unit_block|Mux9~0_combout  & (\regfile_block|mem~1061_combout  & \mux_operand_b|out_o[31]~6_combout )))) ) ) )

	.dataa(!\ctr_unit_block|Mux9~0_combout ),
	.datab(!\regfile_block|mem~1061_combout ),
	.datac(!\ctr_unit_block|Mux6~0_combout ),
	.datad(!\mux_operand_b|out_o[31]~6_combout ),
	.datae(!\alu_block|Add0~73_sumout ),
	.dataf(!\alu_block|Add1~73_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_block|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_block|Mux0~0 .extended_lut = "off";
defparam \alu_block|Mux0~0 .lut_mask = 64'h020BA2AB525BF2FB;
defparam \alu_block|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y9_N6
cyclonev_lcell_comb \regfile_block|mem~1086 (
// Equation(s):
// \regfile_block|mem~1086_combout  = ( \regfile_block|mem~1085_combout  & ( !\imem_block|imem~4_combout  ) )

	.dataa(gnd),
	.datab(!\imem_block|imem~4_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regfile_block|mem~1085_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile_block|mem~1086_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile_block|mem~1086 .extended_lut = "off";
defparam \regfile_block|mem~1086 .lut_mask = 64'h00000000CCCCCCCC;
defparam \regfile_block|mem~1086 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N24
cyclonev_lcell_comb \regfile_block|mem~1088 (
// Equation(s):
// \regfile_block|mem~1088_combout  = ( \regfile_block|mem~1087_combout  & ( !\imem_block|imem~4_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\imem_block|imem~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regfile_block|mem~1087_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile_block|mem~1088_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile_block|mem~1088 .extended_lut = "off";
defparam \regfile_block|mem~1088 .lut_mask = 64'h00000000F0F0F0F0;
defparam \regfile_block|mem~1088 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N33
cyclonev_lcell_comb \regfile_block|mem~1090 (
// Equation(s):
// \regfile_block|mem~1090_combout  = ( \regfile_block|mem~1089_combout  & ( !\imem_block|imem~4_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\imem_block|imem~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regfile_block|mem~1089_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile_block|mem~1090_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile_block|mem~1090 .extended_lut = "off";
defparam \regfile_block|mem~1090 .lut_mask = 64'h00000000F0F0F0F0;
defparam \regfile_block|mem~1090 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y8_N18
cyclonev_lcell_comb \regfile_block|mem~1092 (
// Equation(s):
// \regfile_block|mem~1092_combout  = ( !\imem_block|imem~4_combout  & ( \regfile_block|mem~1091_combout  ) )

	.dataa(gnd),
	.datab(!\regfile_block|mem~1091_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem_block|imem~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile_block|mem~1092_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile_block|mem~1092 .extended_lut = "off";
defparam \regfile_block|mem~1092 .lut_mask = 64'h3333333300000000;
defparam \regfile_block|mem~1092 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y9_N42
cyclonev_lcell_comb \regfile_block|mem~1094 (
// Equation(s):
// \regfile_block|mem~1094_combout  = ( \regfile_block|mem~1093_combout  & ( !\imem_block|imem~4_combout  ) )

	.dataa(gnd),
	.datab(!\imem_block|imem~4_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regfile_block|mem~1093_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile_block|mem~1094_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile_block|mem~1094 .extended_lut = "off";
defparam \regfile_block|mem~1094 .lut_mask = 64'h00000000CCCCCCCC;
defparam \regfile_block|mem~1094 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y9_N42
cyclonev_lcell_comb \regfile_block|mem~1096 (
// Equation(s):
// \regfile_block|mem~1096_combout  = ( \regfile_block|mem~1095_combout  & ( !\imem_block|imem~4_combout  ) )

	.dataa(gnd),
	.datab(!\imem_block|imem~4_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regfile_block|mem~1095_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile_block|mem~1096_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile_block|mem~1096 .extended_lut = "off";
defparam \regfile_block|mem~1096 .lut_mask = 64'h00000000CCCCCCCC;
defparam \regfile_block|mem~1096 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y9_N36
cyclonev_lcell_comb \regfile_block|mem~1100 (
// Equation(s):
// \regfile_block|mem~1100_combout  = (!\imem_block|imem~4_combout  & \regfile_block|mem~1099_combout )

	.dataa(!\imem_block|imem~4_combout ),
	.datab(gnd),
	.datac(!\regfile_block|mem~1099_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile_block|mem~1100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile_block|mem~1100 .extended_lut = "off";
defparam \regfile_block|mem~1100 .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \regfile_block|mem~1100 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X25_Y7_N12
cyclonev_lcell_comb \regfile_block|mem~1101 (
// Equation(s):
// \regfile_block|mem~1101_combout  = ( \regfile_block|mem~1025_combout  & ( !\imem_block|imem~4_combout  ) )

	.dataa(!\imem_block|imem~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regfile_block|mem~1025_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile_block|mem~1101_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile_block|mem~1101 .extended_lut = "off";
defparam \regfile_block|mem~1101 .lut_mask = 64'h00000000AAAAAAAA;
defparam \regfile_block|mem~1101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y7_N48
cyclonev_lcell_comb \regfile_block|mem~1102 (
// Equation(s):
// \regfile_block|mem~1102_combout  = (!\imem_block|imem~4_combout  & \regfile_block|mem~1027_combout )

	.dataa(gnd),
	.datab(!\imem_block|imem~4_combout ),
	.datac(!\regfile_block|mem~1027_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile_block|mem~1102_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile_block|mem~1102 .extended_lut = "off";
defparam \regfile_block|mem~1102 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \regfile_block|mem~1102 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X21_Y9_N15
cyclonev_lcell_comb \regfile_block|mem~1104 (
// Equation(s):
// \regfile_block|mem~1104_combout  = ( !\imem_block|imem~4_combout  & ( \regfile_block|mem~1048_combout  ) )

	.dataa(!\regfile_block|mem~1048_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\imem_block|imem~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile_block|mem~1104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile_block|mem~1104 .extended_lut = "off";
defparam \regfile_block|mem~1104 .lut_mask = 64'h5555555500000000;
defparam \regfile_block|mem~1104 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X23_Y9_N27
cyclonev_lcell_comb \regfile_block|mem~1105 (
// Equation(s):
// \regfile_block|mem~1105_combout  = (!\imem_block|imem~4_combout  & \regfile_block|mem~1050_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\imem_block|imem~4_combout ),
	.datad(!\regfile_block|mem~1050_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile_block|mem~1105_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile_block|mem~1105 .extended_lut = "off";
defparam \regfile_block|mem~1105 .lut_mask = 64'h00F000F000F000F0;
defparam \regfile_block|mem~1105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X22_Y4_N36
cyclonev_lcell_comb \regfile_block|mem~1106 (
// Equation(s):
// \regfile_block|mem~1106_combout  = ( \regfile_block|mem~1052_combout  & ( !\imem_block|imem~4_combout  ) )

	.dataa(gnd),
	.datab(!\imem_block|imem~4_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regfile_block|mem~1052_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile_block|mem~1106_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile_block|mem~1106 .extended_lut = "off";
defparam \regfile_block|mem~1106 .lut_mask = 64'h00000000CCCCCCCC;
defparam \regfile_block|mem~1106 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y9_N0
cyclonev_lcell_comb \regfile_block|mem~1107 (
// Equation(s):
// \regfile_block|mem~1107_combout  = ( \regfile_block|mem~1054_combout  & ( !\imem_block|imem~4_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\imem_block|imem~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\regfile_block|mem~1054_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regfile_block|mem~1107_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regfile_block|mem~1107 .extended_lut = "off";
defparam \regfile_block|mem~1107 .lut_mask = 64'h00000000F0F0F0F0;
defparam \regfile_block|mem~1107 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y20_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
