// Seed: 3992561475
module module_0 (
    input wor id_0,
    output wand id_1,
    output supply0 id_2,
    output supply1 id_3
);
  wire  id_5;
  logic id_6;
endmodule
module module_1 #(
    parameter id_1  = 32'd29,
    parameter id_15 = 32'd2,
    parameter id_3  = 32'd68,
    parameter id_8  = 32'd31,
    parameter id_9  = 32'd2
) (
    output logic id_0,
    output supply1 _id_1
    , id_13,
    input wor id_2,
    input supply1 _id_3,
    output tri id_4,
    input tri0 id_5,
    output tri id_6,
    output tri id_7,
    input supply0 _id_8,
    output uwire _id_9,
    input tri id_10,
    output uwire id_11
);
  logic [(  -1  ) : id_1] id_14;
  always @(posedge 1) begin : LABEL_0
    id_0 <= id_10;
  end
  assign id_14 = -1 | id_8;
  logic [id_1  ==  id_1 : id_8] _id_15;
  wire [-1 'h0 ==  id_15 : id_3] id_16;
  logic id_17;
  ;
  wire id_18;
  logic [id_1 : id_9  ==  -1  <=  1] id_19;
  ;
  wire  id_20;
  logic id_21 = id_19;
  logic [1 : 1 'h0] id_22 = id_3, id_23;
  assign id_11 = id_23 ? id_23 : -1'b0;
  logic id_24;
  module_0 modCall_1 (
      id_2,
      id_11,
      id_4,
      id_7
  );
  assign modCall_1.id_1 = 0;
endmodule
