# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../9_Handshaking.srcs/sources_1/new/Nodo_A.vhd" \
"../../../../9_Handshaking.srcs/sources_1/imports/VIVADO-PROJECTS/12_ROM_ON_DISPLAY/12_ROM_ON_DISPLAY.srcs/sources_1/imports/sources_1/new/ROM.vhd" \
"../../../../9_Handshaking.srcs/sources_1/imports/VIVADO-PROJECTS/13_ROBERTSON_SIM/13_ROBERTSON_SIM/13_ROBERTSON_SIM.srcs/sources_1/imports/new/cont_mod8.vhd" \
"../../../../9_Handshaking.srcs/sources_1/new/cu_A.vhd" \
"../../../../9_Handshaking.srcs/sim_1/new/tb_nodoA.vhd" \

# Do not sort compile order
nosort
