// Seed: 1031613073
module module_0 (
    output tri0 id_0,
    output uwire id_1,
    input wire id_2,
    output supply1 id_3,
    input wor id_4
);
  wire id_6;
  module_2 modCall_1 (
      id_6,
      id_6
  );
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    output wire id_0,
    input wand id_1,
    input supply1 id_2,
    output wand id_3,
    input tri id_4
);
  genvar id_6;
  module_0 modCall_1 (
      id_3,
      id_0,
      id_2,
      id_3,
      id_2
  );
endmodule
module module_2 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  wor [-1 : 1  ==  1] id_3;
  logic [7:0] id_4;
  assign id_3 = ~id_2;
  assign id_4[1'h0] = -1;
  parameter id_5 = -1;
  assign module_0.id_2 = 0;
  assign id_3 = -1;
  assign id_2 = id_4;
endmodule
