
/*******************************************************************
*
* CAUTION: This file is automatically generated by libgen.
* Version: Xilinx EDK 10.1.03 EDK_K_SP3.6
* DO NOT EDIT.
*
* Copyright (c) 2005 Xilinx, Inc.  All rights reserved. 
* 
* Description: Driver parameters
*
*******************************************************************/

#define STDIN_BASEADDRESS 0x84020000
#define STDOUT_BASEADDRESS 0x84020000

/******************************************************************/


/* Definitions for peripheral DLMB_CNTLR */
#define XPAR_DLMB_CNTLR_BASEADDR 0x00000000
#define XPAR_DLMB_CNTLR_HIGHADDR 0x00007FFF


/* Definitions for peripheral ILMB_CNTLR */
#define XPAR_ILMB_CNTLR_BASEADDR 0x00000000
#define XPAR_ILMB_CNTLR_HIGHADDR 0x00007FFF


/******************************************************************/

/* Definitions for driver MPMC */
#define XPAR_XMPMC_NUM_INSTANCES 1

/* Definitions for peripheral DDR2_SDRAM */
#define XPAR_DDR2_SDRAM_DEVICE_ID 0
#define XPAR_DDR2_SDRAM_MPMC_BASEADDR 0x90000000
#define XPAR_DDR2_SDRAM_MPMC_CTRL_BASEADDR 0xFFFFFFFF
#define XPAR_DDR2_SDRAM_INCLUDE_ECC_SUPPORT 0
#define XPAR_DDR2_SDRAM_USE_STATIC_PHY 0
#define XPAR_DDR2_SDRAM_PM_ENABLE 0
#define XPAR_DDR2_SDRAM_NUM_PORTS 3


/******************************************************************/


/* Definitions for peripheral DDR2_SDRAM */
#define XPAR_DDR2_SDRAM_MPMC_BASEADDR 0x90000000
#define XPAR_DDR2_SDRAM_MPMC_HIGHADDR 0x93FFFFFF


/******************************************************************/


/* Canonical definitions for peripheral DDR2_SDRAM */
#define XPAR_MPMC_0_DEVICE_ID XPAR_DDR2_SDRAM_DEVICE_ID
#define XPAR_MPMC_0_MPMC_BASEADDR 0x90000000
#define XPAR_MPMC_0_MPMC_CTRL_BASEADDR 0xFFFFFFFF
#define XPAR_MPMC_0_INCLUDE_ECC_SUPPORT 0
#define XPAR_MPMC_0_USE_STATIC_PHY 0
#define XPAR_MPMC_0_PM_ENABLE 0
#define XPAR_MPMC_0_NUM_PORTS 3


/******************************************************************/

/* Definitions for driver UARTLITE */
#define XPAR_XUARTLITE_NUM_INSTANCES 3

/* Definitions for peripheral DEBUG_MODULE */
#define XPAR_DEBUG_MODULE_BASEADDR 0x84400000
#define XPAR_DEBUG_MODULE_HIGHADDR 0x8440FFFF
#define XPAR_DEBUG_MODULE_DEVICE_ID 0
#define XPAR_DEBUG_MODULE_BAUDRATE 0
#define XPAR_DEBUG_MODULE_USE_PARITY 0
#define XPAR_DEBUG_MODULE_ODD_PARITY 0
#define XPAR_DEBUG_MODULE_DATA_BITS 0


/* Definitions for peripheral DEBUG_UART */
#define XPAR_DEBUG_UART_BASEADDR 0x84020000
#define XPAR_DEBUG_UART_HIGHADDR 0x8402FFFF
#define XPAR_DEBUG_UART_DEVICE_ID 1
#define XPAR_DEBUG_UART_BAUDRATE 115200
#define XPAR_DEBUG_UART_USE_PARITY 0
#define XPAR_DEBUG_UART_ODD_PARITY 1
#define XPAR_DEBUG_UART_DATA_BITS 8


/* Definitions for peripheral SBC_UART */
#define XPAR_SBC_UART_BASEADDR 0x84000000
#define XPAR_SBC_UART_HIGHADDR 0x8400FFFF
#define XPAR_SBC_UART_DEVICE_ID 2
#define XPAR_SBC_UART_BAUDRATE 115200
#define XPAR_SBC_UART_USE_PARITY 0
#define XPAR_SBC_UART_ODD_PARITY 1
#define XPAR_SBC_UART_DATA_BITS 8


/******************************************************************/


/* Canonical definitions for peripheral DEBUG_MODULE */
#define XPAR_UARTLITE_0_DEVICE_ID XPAR_DEBUG_MODULE_DEVICE_ID
#define XPAR_UARTLITE_0_BASEADDR 0x84400000
#define XPAR_UARTLITE_0_HIGHADDR 0x8440FFFF
#define XPAR_UARTLITE_0_BAUDRATE 0
#define XPAR_UARTLITE_0_USE_PARITY 0
#define XPAR_UARTLITE_0_ODD_PARITY 0
#define XPAR_UARTLITE_0_DATA_BITS 0
#define XPAR_UARTLITE_0_SIO_CHAN -1


/* Canonical definitions for peripheral DEBUG_UART */
#define XPAR_UARTLITE_1_DEVICE_ID XPAR_DEBUG_UART_DEVICE_ID
#define XPAR_UARTLITE_1_BASEADDR 0x84020000
#define XPAR_UARTLITE_1_HIGHADDR 0x8402FFFF
#define XPAR_UARTLITE_1_BAUDRATE 115200
#define XPAR_UARTLITE_1_USE_PARITY 0
#define XPAR_UARTLITE_1_ODD_PARITY 1
#define XPAR_UARTLITE_1_DATA_BITS 8
#define XPAR_UARTLITE_1_SIO_CHAN -1


/* Canonical definitions for peripheral SBC_UART */
#define XPAR_UARTLITE_2_DEVICE_ID XPAR_SBC_UART_DEVICE_ID
#define XPAR_UARTLITE_2_BASEADDR 0x84000000
#define XPAR_UARTLITE_2_HIGHADDR 0x8400FFFF
#define XPAR_UARTLITE_2_BAUDRATE 115200
#define XPAR_UARTLITE_2_USE_PARITY 0
#define XPAR_UARTLITE_2_ODD_PARITY 1
#define XPAR_UARTLITE_2_DATA_BITS 8
#define XPAR_UARTLITE_2_SIO_CHAN -1


/******************************************************************/

#define XPAR_INTC_MAX_NUM_INTR_INPUTS 10
#define XPAR_XINTC_HAS_IPR 1
#define XPAR_XINTC_USE_DCR 0
/* Definitions for driver INTC */
#define XPAR_XINTC_NUM_INSTANCES 1

/* Definitions for peripheral INTC */
#define XPAR_INTC_DEVICE_ID 0
#define XPAR_INTC_BASEADDR 0x81800000
#define XPAR_INTC_HIGHADDR 0x8180FFFF
#define XPAR_INTC_KIND_OF_INTR 0x00000300


/******************************************************************/

#define XPAR_INTC_SINGLE_BASEADDR 0x81800000
#define XPAR_INTC_SINGLE_HIGHADDR 0x8180FFFF
#define XPAR_INTC_SINGLE_DEVICE_ID XPAR_INTC_DEVICE_ID
#define XPAR_TIMER_INTERRUPT_MASK 0X000001
#define XPAR_INTC_TIMER_INTERRUPT_INTR 0
#define XPAR_MOTOR2_INTERRUPT_MASK 0X000002
#define XPAR_INTC_MOTOR2_INTERRUPT_INTR 1
#define XPAR_MOTOR_INTERRUPT_MASK 0X000004
#define XPAR_INTC_MOTOR_INTERRUPT_INTR 2
#define XPAR_PWM_IP2INTC_IRPT_MASK 0X000008
#define XPAR_INTC_PWM_IP2INTC_IRPT_INTR 3
#define XPAR_SENSOR_A_SPI_IP2INTC_IRPT_MASK 0X000010
#define XPAR_INTC_SENSOR_A_SPI_IP2INTC_IRPT_INTR 4
#define XPAR_LED_SPI_IP2INTC_IRPT_MASK 0X000020
#define XPAR_INTC_LED_SPI_IP2INTC_IRPT_INTR 5
#define XPAR_USER_FLASH_SPI_IP2INTC_IRPT_MASK 0X000040
#define XPAR_INTC_USER_FLASH_SPI_IP2INTC_IRPT_INTR 6
#define XPAR_CONFIG_FLASH_SPI_IP2INTC_IRPT_MASK 0X000080
#define XPAR_INTC_CONFIG_FLASH_SPI_IP2INTC_IRPT_INTR 7
#define XPAR_SBC_UART_INTERRUPT_MASK 0X000100
#define XPAR_INTC_SBC_UART_INTERRUPT_INTR 8
#define XPAR_DEBUG_UART_INTERRUPT_MASK 0X000200
#define XPAR_INTC_DEBUG_UART_INTERRUPT_INTR 9

/******************************************************************/


/* Canonical definitions for peripheral INTC */
#define XPAR_INTC_0_DEVICE_ID XPAR_INTC_DEVICE_ID
#define XPAR_INTC_0_BASEADDR 0x81800000
#define XPAR_INTC_0_HIGHADDR 0x8180FFFF
#define XPAR_INTC_0_KIND_OF_INTR 0x00000300

#define XPAR_INTC_0_TMRCTR_0_VEC_ID XPAR_INTC_TIMER_INTERRUPT_INTR
#define XPAR_INTC_0_SPI_0_VEC_ID XPAR_INTC_SENSOR_A_SPI_IP2INTC_IRPT_INTR
#define XPAR_INTC_0_SPI_1_VEC_ID XPAR_INTC_LED_SPI_IP2INTC_IRPT_INTR
#define XPAR_INTC_0_SPI_3_VEC_ID XPAR_INTC_USER_FLASH_SPI_IP2INTC_IRPT_INTR
#define XPAR_INTC_0_SPI_2_VEC_ID XPAR_INTC_CONFIG_FLASH_SPI_IP2INTC_IRPT_INTR
#define XPAR_INTC_0_UARTLITE_2_VEC_ID XPAR_INTC_SBC_UART_INTERRUPT_INTR
#define XPAR_INTC_0_UARTLITE_1_VEC_ID XPAR_INTC_DEBUG_UART_INTERRUPT_INTR

/******************************************************************/


/* Definitions for peripheral PWM */
#define XPAR_PWM_BASEADDR 0xC4C00000
#define XPAR_PWM_HIGHADDR 0xC4C0FFFF


/* Definitions for peripheral MOTOR */
#define XPAR_MOTOR_BASEADDR 0xC3620000
#define XPAR_MOTOR_HIGHADDR 0xC362FFFF


/* Definitions for peripheral MOTOR2 */
#define XPAR_MOTOR2_BASEADDR 0xC9400000
#define XPAR_MOTOR2_HIGHADDR 0xC940FFFF


/* Definitions for peripheral LCD */
#define XPAR_LCD_BASEADDR 0xC3600000
#define XPAR_LCD_HIGHADDR 0xC360FFFF


/* Definitions for peripheral SPI_CONTROL */
#define XPAR_SPI_CONTROL_BASEADDR 0xCB200000
#define XPAR_SPI_CONTROL_HIGHADDR 0xCB20FFFF


/* Definitions for peripheral SYSTEM */
#define XPAR_SYSTEM_BASEADDR 0xC5400000
#define XPAR_SYSTEM_HIGHADDR 0xC540FFFF


/* Definitions for peripheral RELAY */
#define XPAR_RELAY_BASEADDR 0xCBE00000
#define XPAR_RELAY_HIGHADDR 0xCBE0FFFF

/* Definitions for peripheral SWITCH */
#define XPAR_SWITCH_BASEADDR 0xCB210000
#define XPAR_SWITCH_HIGHADDR 0xCB21FFFF


/******************************************************************/

/* Definitions for driver SPI */
#define XPAR_XSPI_NUM_INSTANCES 4

/* Definitions for peripheral SENSOR_A_SPI */
#define XPAR_SENSOR_A_SPI_DEVICE_ID 0
#define XPAR_SENSOR_A_SPI_BASEADDR 0x83460000
#define XPAR_SENSOR_A_SPI_HIGHADDR 0x8346FFFF
#define XPAR_SENSOR_A_SPI_FIFO_EXIST 1
#define XPAR_SENSOR_A_SPI_SPI_SLAVE_ONLY 0
#define XPAR_SENSOR_A_SPI_NUM_SS_BITS 1
#define XPAR_SENSOR_A_SPI_NUM_TRANSFER_BITS 8


/* Definitions for peripheral LED_SPI */
#define XPAR_LED_SPI_DEVICE_ID 1
#define XPAR_LED_SPI_BASEADDR 0x83400000
#define XPAR_LED_SPI_HIGHADDR 0x8340FFFF
#define XPAR_LED_SPI_FIFO_EXIST 1
#define XPAR_LED_SPI_SPI_SLAVE_ONLY 0
#define XPAR_LED_SPI_NUM_SS_BITS 1
#define XPAR_LED_SPI_NUM_TRANSFER_BITS 8


/* Definitions for peripheral CONFIG_FLASH_SPI */
#define XPAR_CONFIG_FLASH_SPI_DEVICE_ID 2
#define XPAR_CONFIG_FLASH_SPI_BASEADDR 0x83440000
#define XPAR_CONFIG_FLASH_SPI_HIGHADDR 0x8344FFFF
#define XPAR_CONFIG_FLASH_SPI_FIFO_EXIST 1
#define XPAR_CONFIG_FLASH_SPI_SPI_SLAVE_ONLY 0
#define XPAR_CONFIG_FLASH_SPI_NUM_SS_BITS 1
#define XPAR_CONFIG_FLASH_SPI_NUM_TRANSFER_BITS 8


/* Definitions for peripheral USER_FLASH_SPI */
#define XPAR_USER_FLASH_SPI_DEVICE_ID 3
#define XPAR_USER_FLASH_SPI_BASEADDR 0x83420000
#define XPAR_USER_FLASH_SPI_HIGHADDR 0x8342FFFF
#define XPAR_USER_FLASH_SPI_FIFO_EXIST 1
#define XPAR_USER_FLASH_SPI_SPI_SLAVE_ONLY 0
#define XPAR_USER_FLASH_SPI_NUM_SS_BITS 1
#define XPAR_USER_FLASH_SPI_NUM_TRANSFER_BITS 8


/******************************************************************/


/* Canonical definitions for peripheral SENSOR_A_SPI */
#define XPAR_SPI_0_DEVICE_ID XPAR_SENSOR_A_SPI_DEVICE_ID
#define XPAR_SPI_0_BASEADDR 0x83460000
#define XPAR_SPI_0_HIGHADDR 0x8346FFFF
#define XPAR_SPI_0_FIFO_EXIST 1
#define XPAR_SPI_0_SPI_SLAVE_ONLY 0
#define XPAR_SPI_0_NUM_SS_BITS 1
#define XPAR_SPI_0_NUM_TRANSFER_BITS 8


/* Canonical definitions for peripheral LED_SPI */
#define XPAR_SPI_1_DEVICE_ID XPAR_LED_SPI_DEVICE_ID
#define XPAR_SPI_1_BASEADDR 0x83400000
#define XPAR_SPI_1_HIGHADDR 0x8340FFFF
#define XPAR_SPI_1_FIFO_EXIST 1
#define XPAR_SPI_1_SPI_SLAVE_ONLY 0
#define XPAR_SPI_1_NUM_SS_BITS 1
#define XPAR_SPI_1_NUM_TRANSFER_BITS 8


/* Canonical definitions for peripheral CONFIG_FLASH_SPI */
#define XPAR_SPI_2_DEVICE_ID XPAR_CONFIG_FLASH_SPI_DEVICE_ID
#define XPAR_SPI_2_BASEADDR 0x83440000
#define XPAR_SPI_2_HIGHADDR 0x8344FFFF
#define XPAR_SPI_2_FIFO_EXIST 1
#define XPAR_SPI_2_SPI_SLAVE_ONLY 0
#define XPAR_SPI_2_NUM_SS_BITS 1
#define XPAR_SPI_2_NUM_TRANSFER_BITS 8


/* Canonical definitions for peripheral USER_FLASH_SPI */
#define XPAR_SPI_3_DEVICE_ID XPAR_USER_FLASH_SPI_DEVICE_ID
#define XPAR_SPI_3_BASEADDR 0x83420000
#define XPAR_SPI_3_HIGHADDR 0x8342FFFF
#define XPAR_SPI_3_FIFO_EXIST 1
#define XPAR_SPI_3_SPI_SLAVE_ONLY 0
#define XPAR_SPI_3_NUM_SS_BITS 1
#define XPAR_SPI_3_NUM_TRANSFER_BITS 8


/******************************************************************/

/* Definitions for driver TMRCTR */
#define XPAR_XTMRCTR_NUM_INSTANCES 1

/* Definitions for peripheral TIMER */
#define XPAR_TIMER_DEVICE_ID 0
#define XPAR_TIMER_BASEADDR 0x83C00000
#define XPAR_TIMER_HIGHADDR 0x83C0FFFF


/******************************************************************/


/* Canonical definitions for peripheral TIMER */
#define XPAR_TMRCTR_0_DEVICE_ID XPAR_TIMER_DEVICE_ID
#define XPAR_TMRCTR_0_BASEADDR 0x83C00000
#define XPAR_TMRCTR_0_HIGHADDR 0x83C0FFFF


/******************************************************************/

#define XPAR_CPU_CORE_CLOCK_FREQ_HZ 66666667

/******************************************************************/


/* Definitions for peripheral MICROBLAZE_0 */
#define XPAR_MICROBLAZE_0_SCO 0
#define XPAR_MICROBLAZE_0_DATA_SIZE 32
#define XPAR_MICROBLAZE_0_DYNAMIC_BUS_SIZING 1
#define XPAR_MICROBLAZE_0_AREA_OPTIMIZED 1
#define XPAR_MICROBLAZE_0_INTERCONNECT 1
#define XPAR_MICROBLAZE_0_DPLB_DWIDTH 64
#define XPAR_MICROBLAZE_0_DPLB_NATIVE_DWIDTH 32
#define XPAR_MICROBLAZE_0_DPLB_BURST_EN 0
#define XPAR_MICROBLAZE_0_DPLB_P2P 0
#define XPAR_MICROBLAZE_0_IPLB_DWIDTH 64
#define XPAR_MICROBLAZE_0_IPLB_NATIVE_DWIDTH 32
#define XPAR_MICROBLAZE_0_IPLB_BURST_EN 0
#define XPAR_MICROBLAZE_0_IPLB_P2P 0
#define XPAR_MICROBLAZE_0_D_PLB 1
#define XPAR_MICROBLAZE_0_D_OPB 0
#define XPAR_MICROBLAZE_0_D_LMB 1
#define XPAR_MICROBLAZE_0_I_PLB 1
#define XPAR_MICROBLAZE_0_I_OPB 0
#define XPAR_MICROBLAZE_0_I_LMB 1
#define XPAR_MICROBLAZE_0_USE_MSR_INSTR 1
#define XPAR_MICROBLAZE_0_USE_PCMP_INSTR 1
#define XPAR_MICROBLAZE_0_USE_BARREL 1
#define XPAR_MICROBLAZE_0_USE_DIV 1
#define XPAR_MICROBLAZE_0_USE_HW_MUL 1
#define XPAR_MICROBLAZE_0_USE_FPU 2
#define XPAR_MICROBLAZE_0_UNALIGNED_EXCEPTIONS 0
#define XPAR_MICROBLAZE_0_ILL_OPCODE_EXCEPTION 0
#define XPAR_MICROBLAZE_0_IOPB_BUS_EXCEPTION 0
#define XPAR_MICROBLAZE_0_DOPB_BUS_EXCEPTION 0
#define XPAR_MICROBLAZE_0_IPLB_BUS_EXCEPTION 0
#define XPAR_MICROBLAZE_0_DPLB_BUS_EXCEPTION 0
#define XPAR_MICROBLAZE_0_DIV_ZERO_EXCEPTION 0
#define XPAR_MICROBLAZE_0_FPU_EXCEPTION 0
#define XPAR_MICROBLAZE_0_FSL_EXCEPTION 0
#define XPAR_MICROBLAZE_0_PVR 0
#define XPAR_MICROBLAZE_0_PVR_USER1 0x00
#define XPAR_MICROBLAZE_0_PVR_USER2 0x00000000
#define XPAR_MICROBLAZE_0_DEBUG_ENABLED 1
#define XPAR_MICROBLAZE_0_NUMBER_OF_PC_BRK 1
#define XPAR_MICROBLAZE_0_NUMBER_OF_RD_ADDR_BRK 0
#define XPAR_MICROBLAZE_0_NUMBER_OF_WR_ADDR_BRK 0
#define XPAR_MICROBLAZE_0_INTERRUPT_IS_EDGE 0
#define XPAR_MICROBLAZE_0_EDGE_IS_POSITIVE 1
#define XPAR_MICROBLAZE_0_RESET_MSR 0x00000000
#define XPAR_MICROBLAZE_0_OPCODE_0X0_ILLEGAL 0
#define XPAR_MICROBLAZE_0_FSL_LINKS 0
#define XPAR_MICROBLAZE_0_FSL_DATA_SIZE 32
#define XPAR_MICROBLAZE_0_USE_EXTENDED_FSL_INSTR 0
#define XPAR_MICROBLAZE_0_ICACHE_BASEADDR 0x90000000
#define XPAR_MICROBLAZE_0_ICACHE_HIGHADDR 0x93FFFFFF
#define XPAR_MICROBLAZE_0_USE_ICACHE 1
#define XPAR_MICROBLAZE_0_ALLOW_ICACHE_WR 1
#define XPAR_MICROBLAZE_0_ADDR_TAG_BITS 15
#define XPAR_MICROBLAZE_0_CACHE_BYTE_SIZE 2048
#define XPAR_MICROBLAZE_0_ICACHE_USE_FSL 1
#define XPAR_MICROBLAZE_0_ICACHE_LINE_LEN 4
#define XPAR_MICROBLAZE_0_ICACHE_ALWAYS_USED 0
#define XPAR_MICROBLAZE_0_DCACHE_BASEADDR 0x90000000
#define XPAR_MICROBLAZE_0_DCACHE_HIGHADDR 0x93FFFFFF
#define XPAR_MICROBLAZE_0_USE_DCACHE 1
#define XPAR_MICROBLAZE_0_ALLOW_DCACHE_WR 1
#define XPAR_MICROBLAZE_0_DCACHE_ADDR_TAG 15
#define XPAR_MICROBLAZE_0_DCACHE_BYTE_SIZE 2048
#define XPAR_MICROBLAZE_0_DCACHE_USE_FSL 1
#define XPAR_MICROBLAZE_0_DCACHE_LINE_LEN 4
#define XPAR_MICROBLAZE_0_DCACHE_ALWAYS_USED 0
#define XPAR_MICROBLAZE_0_USE_MMU 0
#define XPAR_MICROBLAZE_0_MMU_DTLB_SIZE 4
#define XPAR_MICROBLAZE_0_MMU_ITLB_SIZE 2
#define XPAR_MICROBLAZE_0_MMU_TLB_ACCESS 3
#define XPAR_MICROBLAZE_0_MMU_ZONES 16
#define XPAR_MICROBLAZE_0_USE_INTERRUPT 1
#define XPAR_MICROBLAZE_0_USE_EXT_BRK 1
#define XPAR_MICROBLAZE_0_USE_EXT_NM_BRK 1

/******************************************************************/

#define XPAR_CPU_ID 0
#define XPAR_MICROBLAZE_ID 0
#define XPAR_MICROBLAZE_CORE_CLOCK_FREQ_HZ 66666667
#define XPAR_MICROBLAZE_SCO 0
#define XPAR_MICROBLAZE_DATA_SIZE 32
#define XPAR_MICROBLAZE_DYNAMIC_BUS_SIZING 1
#define XPAR_MICROBLAZE_AREA_OPTIMIZED 1
#define XPAR_MICROBLAZE_INTERCONNECT 1
#define XPAR_MICROBLAZE_DPLB_DWIDTH 64
#define XPAR_MICROBLAZE_DPLB_NATIVE_DWIDTH 32
#define XPAR_MICROBLAZE_DPLB_BURST_EN 0
#define XPAR_MICROBLAZE_DPLB_P2P 0
#define XPAR_MICROBLAZE_IPLB_DWIDTH 64
#define XPAR_MICROBLAZE_IPLB_NATIVE_DWIDTH 32
#define XPAR_MICROBLAZE_IPLB_BURST_EN 0
#define XPAR_MICROBLAZE_IPLB_P2P 0
#define XPAR_MICROBLAZE_D_PLB 1
#define XPAR_MICROBLAZE_D_OPB 0
#define XPAR_MICROBLAZE_D_LMB 1
#define XPAR_MICROBLAZE_I_PLB 1
#define XPAR_MICROBLAZE_I_OPB 0
#define XPAR_MICROBLAZE_I_LMB 1
#define XPAR_MICROBLAZE_USE_MSR_INSTR 1
#define XPAR_MICROBLAZE_USE_PCMP_INSTR 1
#define XPAR_MICROBLAZE_USE_BARREL 1
#define XPAR_MICROBLAZE_USE_DIV 1
#define XPAR_MICROBLAZE_USE_HW_MUL 1
#define XPAR_MICROBLAZE_USE_FPU 2
#define XPAR_MICROBLAZE_UNALIGNED_EXCEPTIONS 0
#define XPAR_MICROBLAZE_ILL_OPCODE_EXCEPTION 0
#define XPAR_MICROBLAZE_IOPB_BUS_EXCEPTION 0
#define XPAR_MICROBLAZE_DOPB_BUS_EXCEPTION 0
#define XPAR_MICROBLAZE_IPLB_BUS_EXCEPTION 0
#define XPAR_MICROBLAZE_DPLB_BUS_EXCEPTION 0
#define XPAR_MICROBLAZE_DIV_ZERO_EXCEPTION 0
#define XPAR_MICROBLAZE_FPU_EXCEPTION 0
#define XPAR_MICROBLAZE_FSL_EXCEPTION 0
#define XPAR_MICROBLAZE_PVR 0
#define XPAR_MICROBLAZE_PVR_USER1 0x00
#define XPAR_MICROBLAZE_PVR_USER2 0x00000000
#define XPAR_MICROBLAZE_DEBUG_ENABLED 1
#define XPAR_MICROBLAZE_NUMBER_OF_PC_BRK 1
#define XPAR_MICROBLAZE_NUMBER_OF_RD_ADDR_BRK 0
#define XPAR_MICROBLAZE_NUMBER_OF_WR_ADDR_BRK 0
#define XPAR_MICROBLAZE_INTERRUPT_IS_EDGE 0
#define XPAR_MICROBLAZE_EDGE_IS_POSITIVE 1
#define XPAR_MICROBLAZE_RESET_MSR 0x00000000
#define XPAR_MICROBLAZE_OPCODE_0X0_ILLEGAL 0
#define XPAR_MICROBLAZE_FSL_LINKS 0
#define XPAR_MICROBLAZE_FSL_DATA_SIZE 32
#define XPAR_MICROBLAZE_USE_EXTENDED_FSL_INSTR 0
#define XPAR_MICROBLAZE_ICACHE_BASEADDR 0x90000000
#define XPAR_MICROBLAZE_ICACHE_HIGHADDR 0x93FFFFFF
#define XPAR_MICROBLAZE_USE_ICACHE 1
#define XPAR_MICROBLAZE_ALLOW_ICACHE_WR 1
#define XPAR_MICROBLAZE_ADDR_TAG_BITS 15
#define XPAR_MICROBLAZE_CACHE_BYTE_SIZE 2048
#define XPAR_MICROBLAZE_ICACHE_USE_FSL 1
#define XPAR_MICROBLAZE_ICACHE_LINE_LEN 4
#define XPAR_MICROBLAZE_ICACHE_ALWAYS_USED 0
#define XPAR_MICROBLAZE_DCACHE_BASEADDR 0x90000000
#define XPAR_MICROBLAZE_DCACHE_HIGHADDR 0x93FFFFFF
#define XPAR_MICROBLAZE_USE_DCACHE 1
#define XPAR_MICROBLAZE_ALLOW_DCACHE_WR 1
#define XPAR_MICROBLAZE_DCACHE_ADDR_TAG 15
#define XPAR_MICROBLAZE_DCACHE_BYTE_SIZE 2048
#define XPAR_MICROBLAZE_DCACHE_USE_FSL 1
#define XPAR_MICROBLAZE_DCACHE_LINE_LEN 4
#define XPAR_MICROBLAZE_DCACHE_ALWAYS_USED 0
#define XPAR_MICROBLAZE_USE_MMU 0
#define XPAR_MICROBLAZE_MMU_DTLB_SIZE 4
#define XPAR_MICROBLAZE_MMU_ITLB_SIZE 2
#define XPAR_MICROBLAZE_MMU_TLB_ACCESS 3
#define XPAR_MICROBLAZE_MMU_ZONES 16
#define XPAR_MICROBLAZE_USE_INTERRUPT 1
#define XPAR_MICROBLAZE_USE_EXT_BRK 1
#define XPAR_MICROBLAZE_USE_EXT_NM_BRK 1
#define XPAR_MICROBLAZE_HW_VER "7.10.d"

/******************************************************************/

