Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Feb 27 22:57:12 2024
| Host         : DESKTOP-L54QMU3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (6)
5. checking no_input_delay (1)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3)
------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: clk_i (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (6)
------------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    9          inf        0.000                      0                    9           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.618ns  (logic 3.205ns (57.053%)  route 2.413ns (42.947%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDCE                         0.000     0.000 r  counter_reg[2]/C
    SLICE_X0Y100         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  counter_reg[2]/Q
                         net (fo=3, routed)           0.716     1.172    led_0_OBUF[2]
    SLICE_X0Y100         LUT2 (Prop_lut2_I0_O)        0.124     1.296 r  led_0_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.697     2.993    led_0_OBUF[1]
    J15                  OBUF (Prop_obuf_I_O)         2.625     5.618 r  led_0_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.618    led_0[1]
    J15                                                               r  led_0[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.477ns  (logic 3.304ns (60.323%)  route 2.173ns (39.677%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDCE                         0.000     0.000 r  counter_reg[1]/C
    SLICE_X0Y100         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  counter_reg[1]/Q
                         net (fo=4, routed)           0.487     0.906    counter[1]
    SLICE_X0Y100         LUT2 (Prop_lut2_I0_O)        0.299     1.205 r  led_0_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.686     2.891    led_0_OBUF[0]
    K16                  OBUF (Prop_obuf_I_O)         2.586     5.477 r  led_0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.477    led_0[0]
    K16                                                               r  led_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.780ns  (logic 3.084ns (64.528%)  route 1.695ns (35.472%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDCE                         0.000     0.000 r  counter_reg[2]/C
    SLICE_X0Y100         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  counter_reg[2]/Q
                         net (fo=3, routed)           1.695     2.151    led_0_OBUF[2]
    K15                  OBUF (Prop_obuf_I_O)         2.628     4.780 r  led_0_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.780    led_0[2]
    K15                                                               r  led_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            counter_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.210ns  (logic 1.467ns (45.719%)  route 1.742ns (54.281%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_i_IBUF_inst/O
                         net (fo=3, routed)           1.742     3.210    rst_i_IBUF
    SLICE_X0Y100         FDCE                                         f  counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            counter_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.210ns  (logic 1.467ns (45.719%)  route 1.742ns (54.281%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_i_IBUF_inst/O
                         net (fo=3, routed)           1.742     3.210    rst_i_IBUF
    SLICE_X0Y100         FDCE                                         f  counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            counter_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.210ns  (logic 1.467ns (45.719%)  route 1.742ns (54.281%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_i_IBUF_inst/O
                         net (fo=3, routed)           1.742     3.210    rst_i_IBUF
    SLICE_X0Y100         FDCE                                         f  counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.828ns  (logic 0.610ns (33.362%)  route 1.218ns (66.638%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDCE                         0.000     0.000 r  counter_reg[0]/C
    SLICE_X0Y100         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  counter_reg[0]/Q
                         net (fo=4, routed)           0.830     1.286    counter[0]
    SLICE_X0Y100         LUT2 (Prop_lut2_I0_O)        0.154     1.440 r  counter[1]_i_1/O
                         net (fo=1, routed)           0.388     1.828    plusOp[1]
    SLICE_X0Y100         FDCE                                         r  counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.292ns  (logic 0.608ns (47.069%)  route 0.684ns (52.931%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDCE                         0.000     0.000 r  counter_reg[2]/C
    SLICE_X0Y100         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  counter_reg[2]/Q
                         net (fo=3, routed)           0.684     1.140    led_0_OBUF[2]
    SLICE_X0Y100         LUT3 (Prop_lut3_I2_O)        0.152     1.292 r  counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.292    plusOp[2]
    SLICE_X0Y100         FDCE                                         r  counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.113ns  (logic 0.580ns (52.119%)  route 0.533ns (47.881%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDCE                         0.000     0.000 r  counter_reg[0]/C
    SLICE_X0Y100         FDCE (Prop_fdce_C_Q)         0.456     0.456 f  counter_reg[0]/Q
                         net (fo=4, routed)           0.533     0.989    counter[0]
    SLICE_X0Y100         LUT1 (Prop_lut1_I0_O)        0.124     1.113 r  counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.113    plusOp[0]
    SLICE_X0Y100         FDCE                                         r  counter_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.369ns  (logic 0.184ns (49.875%)  route 0.185ns (50.125%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDCE                         0.000     0.000 r  counter_reg[0]/C
    SLICE_X0Y100         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  counter_reg[0]/Q
                         net (fo=4, routed)           0.185     0.326    counter[0]
    SLICE_X0Y100         LUT3 (Prop_lut3_I0_O)        0.043     0.369 r  counter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.369    plusOp[2]
    SLICE_X0Y100         FDCE                                         r  counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.186ns (48.712%)  route 0.196ns (51.288%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDCE                         0.000     0.000 r  counter_reg[0]/C
    SLICE_X0Y100         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  counter_reg[0]/Q
                         net (fo=4, routed)           0.196     0.337    counter[0]
    SLICE_X0Y100         LUT1 (Prop_lut1_I0_O)        0.045     0.382 r  counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.382    plusOp[0]
    SLICE_X0Y100         FDCE                                         r  counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.513ns  (logic 0.227ns (44.249%)  route 0.286ns (55.751%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDCE                         0.000     0.000 r  counter_reg[1]/C
    SLICE_X0Y100         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  counter_reg[1]/Q
                         net (fo=4, routed)           0.161     0.289    counter[1]
    SLICE_X0Y100         LUT2 (Prop_lut2_I1_O)        0.099     0.388 r  counter[1]_i_1/O
                         net (fo=1, routed)           0.125     0.513    plusOp[1]
    SLICE_X0Y100         FDCE                                         r  counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            counter_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.933ns  (logic 0.235ns (25.241%)  route 0.697ns (74.759%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 f  rst_i_IBUF_inst/O
                         net (fo=3, routed)           0.697     0.933    rst_i_IBUF
    SLICE_X0Y100         FDCE                                         f  counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            counter_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.933ns  (logic 0.235ns (25.241%)  route 0.697ns (74.759%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 f  rst_i_IBUF_inst/O
                         net (fo=3, routed)           0.697     0.933    rst_i_IBUF
    SLICE_X0Y100         FDCE                                         f  counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_i
                            (input port)
  Destination:            counter_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.933ns  (logic 0.235ns (25.241%)  route 0.697ns (74.759%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 f  rst_i (IN)
                         net (fo=0)                   0.000     0.000    rst_i
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 f  rst_i_IBUF_inst/O
                         net (fo=3, routed)           0.697     0.933    rst_i_IBUF
    SLICE_X0Y100         FDCE                                         f  counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_0[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.653ns  (logic 1.286ns (77.824%)  route 0.366ns (22.176%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDCE                         0.000     0.000 r  counter_reg[2]/C
    SLICE_X0Y100         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  counter_reg[2]/Q
                         net (fo=3, routed)           0.366     0.507    led_0_OBUF[2]
    K15                  OBUF (Prop_obuf_I_O)         1.145     1.653 r  led_0_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.653    led_0[2]
    K15                                                               r  led_0[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_0[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.826ns  (logic 1.289ns (70.622%)  route 0.536ns (29.378%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDCE                         0.000     0.000 r  counter_reg[0]/C
    SLICE_X0Y100         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  counter_reg[0]/Q
                         net (fo=4, routed)           0.185     0.326    counter[0]
    SLICE_X0Y100         LUT2 (Prop_lut2_I1_O)        0.045     0.371 r  led_0_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.351     0.722    led_0_OBUF[0]
    K16                  OBUF (Prop_obuf_I_O)         1.103     1.826 r  led_0_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.826    led_0[0]
    K16                                                               r  led_0[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            led_0[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.875ns  (logic 1.369ns (73.038%)  route 0.505ns (26.962%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDCE                         0.000     0.000 r  counter_reg[1]/C
    SLICE_X0Y100         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  counter_reg[1]/Q
                         net (fo=4, routed)           0.161     0.289    counter[1]
    SLICE_X0Y100         LUT2 (Prop_lut2_I1_O)        0.099     0.388 r  led_0_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.345     0.732    led_0_OBUF[1]
    J15                  OBUF (Prop_obuf_I_O)         1.142     1.875 r  led_0_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.875    led_0[1]
    J15                                                               r  led_0[1] (OUT)
  -------------------------------------------------------------------    -------------------





