// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _max_det_HH_
#define _max_det_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "max_det_peaks_V.h"
#include "max_det_AXILiteS_s_axi.h"

namespace ap_rtl {

template<unsigned int C_S_AXI_AXILITES_ADDR_WIDTH = 4,
         unsigned int C_S_AXI_AXILITES_DATA_WIDTH = 32>
struct max_det : public sc_module {
    // Port declarations 59
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_in< sc_lv<32> > vsum_1_V_TDATA;
    sc_in< sc_logic > vsum_1_V_TVALID;
    sc_out< sc_logic > vsum_1_V_TREADY;
    sc_in< sc_lv<32> > vlr_1_V_TDATA;
    sc_in< sc_logic > vlr_1_V_TVALID;
    sc_out< sc_logic > vlr_1_V_TREADY;
    sc_in< sc_lv<32> > vbt_1_V_TDATA;
    sc_in< sc_logic > vbt_1_V_TVALID;
    sc_out< sc_logic > vbt_1_V_TREADY;
    sc_out< sc_lv<32> > out_peaks_V_TDATA;
    sc_out< sc_logic > out_peaks_V_TVALID;
    sc_in< sc_logic > out_peaks_V_TREADY;
    sc_in< sc_lv<32> > vsum_2_V_TDATA;
    sc_in< sc_logic > vsum_2_V_TVALID;
    sc_out< sc_logic > vsum_2_V_TREADY;
    sc_in< sc_lv<32> > vlr_2_V_TDATA;
    sc_in< sc_logic > vlr_2_V_TVALID;
    sc_out< sc_logic > vlr_2_V_TREADY;
    sc_in< sc_lv<32> > vbt_2_V_TDATA;
    sc_in< sc_logic > vbt_2_V_TVALID;
    sc_out< sc_logic > vbt_2_V_TREADY;
    sc_in< sc_lv<32> > vsum_3_V_TDATA;
    sc_in< sc_logic > vsum_3_V_TVALID;
    sc_out< sc_logic > vsum_3_V_TREADY;
    sc_in< sc_lv<32> > vlr_3_V_TDATA;
    sc_in< sc_logic > vlr_3_V_TVALID;
    sc_out< sc_logic > vlr_3_V_TREADY;
    sc_in< sc_lv<32> > vbt_3_V_TDATA;
    sc_in< sc_logic > vbt_3_V_TVALID;
    sc_out< sc_logic > vbt_3_V_TREADY;
    sc_in< sc_lv<32> > vsum_4_V_TDATA;
    sc_in< sc_logic > vsum_4_V_TVALID;
    sc_out< sc_logic > vsum_4_V_TREADY;
    sc_in< sc_lv<32> > vlr_4_V_TDATA;
    sc_in< sc_logic > vlr_4_V_TVALID;
    sc_out< sc_logic > vlr_4_V_TREADY;
    sc_in< sc_lv<32> > vbt_4_V_TDATA;
    sc_in< sc_logic > vbt_4_V_TVALID;
    sc_out< sc_logic > vbt_4_V_TREADY;
    sc_in< sc_logic > s_axi_AXILiteS_AWVALID;
    sc_out< sc_logic > s_axi_AXILiteS_AWREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_ADDR_WIDTH> > s_axi_AXILiteS_AWADDR;
    sc_in< sc_logic > s_axi_AXILiteS_WVALID;
    sc_out< sc_logic > s_axi_AXILiteS_WREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH> > s_axi_AXILiteS_WDATA;
    sc_in< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH/8> > s_axi_AXILiteS_WSTRB;
    sc_in< sc_logic > s_axi_AXILiteS_ARVALID;
    sc_out< sc_logic > s_axi_AXILiteS_ARREADY;
    sc_in< sc_uint<C_S_AXI_AXILITES_ADDR_WIDTH> > s_axi_AXILiteS_ARADDR;
    sc_out< sc_logic > s_axi_AXILiteS_RVALID;
    sc_in< sc_logic > s_axi_AXILiteS_RREADY;
    sc_out< sc_uint<C_S_AXI_AXILITES_DATA_WIDTH> > s_axi_AXILiteS_RDATA;
    sc_out< sc_lv<2> > s_axi_AXILiteS_RRESP;
    sc_out< sc_logic > s_axi_AXILiteS_BVALID;
    sc_in< sc_logic > s_axi_AXILiteS_BREADY;
    sc_out< sc_lv<2> > s_axi_AXILiteS_BRESP;
    sc_out< sc_logic > interrupt;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    max_det(sc_module_name name);
    SC_HAS_PROCESS(max_det);

    ~max_det();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    max_det_AXILiteS_s_axi<C_S_AXI_AXILITES_ADDR_WIDTH,C_S_AXI_AXILITES_DATA_WIDTH>* max_det_AXILiteS_s_axi_U;
    max_det_peaks_V* peaks_V_U;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_lv<11> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > ap_ready;
    sc_signal< sc_lv<32> > vsum_1_V_0_data_out;
    sc_signal< sc_logic > vsum_1_V_0_vld_in;
    sc_signal< sc_logic > vsum_1_V_0_vld_out;
    sc_signal< sc_logic > vsum_1_V_0_ack_in;
    sc_signal< sc_logic > vsum_1_V_0_ack_out;
    sc_signal< sc_lv<32> > vsum_1_V_0_payload_A;
    sc_signal< sc_lv<32> > vsum_1_V_0_payload_B;
    sc_signal< sc_logic > vsum_1_V_0_sel_rd;
    sc_signal< sc_logic > vsum_1_V_0_sel_wr;
    sc_signal< sc_logic > vsum_1_V_0_sel;
    sc_signal< sc_logic > vsum_1_V_0_load_A;
    sc_signal< sc_logic > vsum_1_V_0_load_B;
    sc_signal< sc_lv<2> > vsum_1_V_0_state;
    sc_signal< sc_logic > vsum_1_V_0_state_cmp_full;
    sc_signal< sc_lv<32> > vlr_1_V_0_data_out;
    sc_signal< sc_logic > vlr_1_V_0_vld_in;
    sc_signal< sc_logic > vlr_1_V_0_vld_out;
    sc_signal< sc_logic > vlr_1_V_0_ack_in;
    sc_signal< sc_logic > vlr_1_V_0_ack_out;
    sc_signal< sc_lv<32> > vlr_1_V_0_payload_A;
    sc_signal< sc_lv<32> > vlr_1_V_0_payload_B;
    sc_signal< sc_logic > vlr_1_V_0_sel_rd;
    sc_signal< sc_logic > vlr_1_V_0_sel_wr;
    sc_signal< sc_logic > vlr_1_V_0_sel;
    sc_signal< sc_logic > vlr_1_V_0_load_A;
    sc_signal< sc_logic > vlr_1_V_0_load_B;
    sc_signal< sc_lv<2> > vlr_1_V_0_state;
    sc_signal< sc_logic > vlr_1_V_0_state_cmp_full;
    sc_signal< sc_lv<32> > vbt_1_V_0_data_out;
    sc_signal< sc_logic > vbt_1_V_0_vld_in;
    sc_signal< sc_logic > vbt_1_V_0_vld_out;
    sc_signal< sc_logic > vbt_1_V_0_ack_in;
    sc_signal< sc_logic > vbt_1_V_0_ack_out;
    sc_signal< sc_lv<32> > vbt_1_V_0_payload_A;
    sc_signal< sc_lv<32> > vbt_1_V_0_payload_B;
    sc_signal< sc_logic > vbt_1_V_0_sel_rd;
    sc_signal< sc_logic > vbt_1_V_0_sel_wr;
    sc_signal< sc_logic > vbt_1_V_0_sel;
    sc_signal< sc_logic > vbt_1_V_0_load_A;
    sc_signal< sc_logic > vbt_1_V_0_load_B;
    sc_signal< sc_lv<2> > vbt_1_V_0_state;
    sc_signal< sc_logic > vbt_1_V_0_state_cmp_full;
    sc_signal< sc_lv<32> > out_peaks_V_1_data_out;
    sc_signal< sc_logic > out_peaks_V_1_vld_in;
    sc_signal< sc_logic > out_peaks_V_1_vld_out;
    sc_signal< sc_logic > out_peaks_V_1_ack_in;
    sc_signal< sc_logic > out_peaks_V_1_ack_out;
    sc_signal< sc_lv<32> > out_peaks_V_1_payload_A;
    sc_signal< sc_lv<32> > out_peaks_V_1_payload_B;
    sc_signal< sc_logic > out_peaks_V_1_sel_rd;
    sc_signal< sc_logic > out_peaks_V_1_sel_wr;
    sc_signal< sc_logic > out_peaks_V_1_sel;
    sc_signal< sc_logic > out_peaks_V_1_load_A;
    sc_signal< sc_logic > out_peaks_V_1_load_B;
    sc_signal< sc_lv<2> > out_peaks_V_1_state;
    sc_signal< sc_logic > out_peaks_V_1_state_cmp_full;
    sc_signal< sc_lv<32> > vsum_2_V_0_data_out;
    sc_signal< sc_logic > vsum_2_V_0_vld_in;
    sc_signal< sc_logic > vsum_2_V_0_vld_out;
    sc_signal< sc_logic > vsum_2_V_0_ack_in;
    sc_signal< sc_logic > vsum_2_V_0_ack_out;
    sc_signal< sc_lv<32> > vsum_2_V_0_payload_A;
    sc_signal< sc_lv<32> > vsum_2_V_0_payload_B;
    sc_signal< sc_logic > vsum_2_V_0_sel_rd;
    sc_signal< sc_logic > vsum_2_V_0_sel_wr;
    sc_signal< sc_logic > vsum_2_V_0_sel;
    sc_signal< sc_logic > vsum_2_V_0_load_A;
    sc_signal< sc_logic > vsum_2_V_0_load_B;
    sc_signal< sc_lv<2> > vsum_2_V_0_state;
    sc_signal< sc_logic > vsum_2_V_0_state_cmp_full;
    sc_signal< sc_lv<32> > vlr_2_V_0_data_out;
    sc_signal< sc_logic > vlr_2_V_0_vld_in;
    sc_signal< sc_logic > vlr_2_V_0_vld_out;
    sc_signal< sc_logic > vlr_2_V_0_ack_in;
    sc_signal< sc_logic > vlr_2_V_0_ack_out;
    sc_signal< sc_lv<32> > vlr_2_V_0_payload_A;
    sc_signal< sc_lv<32> > vlr_2_V_0_payload_B;
    sc_signal< sc_logic > vlr_2_V_0_sel_rd;
    sc_signal< sc_logic > vlr_2_V_0_sel_wr;
    sc_signal< sc_logic > vlr_2_V_0_sel;
    sc_signal< sc_logic > vlr_2_V_0_load_A;
    sc_signal< sc_logic > vlr_2_V_0_load_B;
    sc_signal< sc_lv<2> > vlr_2_V_0_state;
    sc_signal< sc_logic > vlr_2_V_0_state_cmp_full;
    sc_signal< sc_lv<32> > vbt_2_V_0_data_out;
    sc_signal< sc_logic > vbt_2_V_0_vld_in;
    sc_signal< sc_logic > vbt_2_V_0_vld_out;
    sc_signal< sc_logic > vbt_2_V_0_ack_in;
    sc_signal< sc_logic > vbt_2_V_0_ack_out;
    sc_signal< sc_lv<32> > vbt_2_V_0_payload_A;
    sc_signal< sc_lv<32> > vbt_2_V_0_payload_B;
    sc_signal< sc_logic > vbt_2_V_0_sel_rd;
    sc_signal< sc_logic > vbt_2_V_0_sel_wr;
    sc_signal< sc_logic > vbt_2_V_0_sel;
    sc_signal< sc_logic > vbt_2_V_0_load_A;
    sc_signal< sc_logic > vbt_2_V_0_load_B;
    sc_signal< sc_lv<2> > vbt_2_V_0_state;
    sc_signal< sc_logic > vbt_2_V_0_state_cmp_full;
    sc_signal< sc_lv<32> > vsum_3_V_0_data_out;
    sc_signal< sc_logic > vsum_3_V_0_vld_in;
    sc_signal< sc_logic > vsum_3_V_0_vld_out;
    sc_signal< sc_logic > vsum_3_V_0_ack_in;
    sc_signal< sc_logic > vsum_3_V_0_ack_out;
    sc_signal< sc_lv<32> > vsum_3_V_0_payload_A;
    sc_signal< sc_lv<32> > vsum_3_V_0_payload_B;
    sc_signal< sc_logic > vsum_3_V_0_sel_rd;
    sc_signal< sc_logic > vsum_3_V_0_sel_wr;
    sc_signal< sc_logic > vsum_3_V_0_sel;
    sc_signal< sc_logic > vsum_3_V_0_load_A;
    sc_signal< sc_logic > vsum_3_V_0_load_B;
    sc_signal< sc_lv<2> > vsum_3_V_0_state;
    sc_signal< sc_logic > vsum_3_V_0_state_cmp_full;
    sc_signal< sc_lv<32> > vlr_3_V_0_data_out;
    sc_signal< sc_logic > vlr_3_V_0_vld_in;
    sc_signal< sc_logic > vlr_3_V_0_vld_out;
    sc_signal< sc_logic > vlr_3_V_0_ack_in;
    sc_signal< sc_logic > vlr_3_V_0_ack_out;
    sc_signal< sc_lv<32> > vlr_3_V_0_payload_A;
    sc_signal< sc_lv<32> > vlr_3_V_0_payload_B;
    sc_signal< sc_logic > vlr_3_V_0_sel_rd;
    sc_signal< sc_logic > vlr_3_V_0_sel_wr;
    sc_signal< sc_logic > vlr_3_V_0_sel;
    sc_signal< sc_logic > vlr_3_V_0_load_A;
    sc_signal< sc_logic > vlr_3_V_0_load_B;
    sc_signal< sc_lv<2> > vlr_3_V_0_state;
    sc_signal< sc_logic > vlr_3_V_0_state_cmp_full;
    sc_signal< sc_lv<32> > vbt_3_V_0_data_out;
    sc_signal< sc_logic > vbt_3_V_0_vld_in;
    sc_signal< sc_logic > vbt_3_V_0_vld_out;
    sc_signal< sc_logic > vbt_3_V_0_ack_in;
    sc_signal< sc_logic > vbt_3_V_0_ack_out;
    sc_signal< sc_lv<32> > vbt_3_V_0_payload_A;
    sc_signal< sc_lv<32> > vbt_3_V_0_payload_B;
    sc_signal< sc_logic > vbt_3_V_0_sel_rd;
    sc_signal< sc_logic > vbt_3_V_0_sel_wr;
    sc_signal< sc_logic > vbt_3_V_0_sel;
    sc_signal< sc_logic > vbt_3_V_0_load_A;
    sc_signal< sc_logic > vbt_3_V_0_load_B;
    sc_signal< sc_lv<2> > vbt_3_V_0_state;
    sc_signal< sc_logic > vbt_3_V_0_state_cmp_full;
    sc_signal< sc_lv<32> > vsum_4_V_0_data_out;
    sc_signal< sc_logic > vsum_4_V_0_vld_in;
    sc_signal< sc_logic > vsum_4_V_0_vld_out;
    sc_signal< sc_logic > vsum_4_V_0_ack_in;
    sc_signal< sc_logic > vsum_4_V_0_ack_out;
    sc_signal< sc_lv<32> > vsum_4_V_0_payload_A;
    sc_signal< sc_lv<32> > vsum_4_V_0_payload_B;
    sc_signal< sc_logic > vsum_4_V_0_sel_rd;
    sc_signal< sc_logic > vsum_4_V_0_sel_wr;
    sc_signal< sc_logic > vsum_4_V_0_sel;
    sc_signal< sc_logic > vsum_4_V_0_load_A;
    sc_signal< sc_logic > vsum_4_V_0_load_B;
    sc_signal< sc_lv<2> > vsum_4_V_0_state;
    sc_signal< sc_logic > vsum_4_V_0_state_cmp_full;
    sc_signal< sc_lv<32> > vlr_4_V_0_data_out;
    sc_signal< sc_logic > vlr_4_V_0_vld_in;
    sc_signal< sc_logic > vlr_4_V_0_vld_out;
    sc_signal< sc_logic > vlr_4_V_0_ack_in;
    sc_signal< sc_logic > vlr_4_V_0_ack_out;
    sc_signal< sc_lv<32> > vlr_4_V_0_payload_A;
    sc_signal< sc_lv<32> > vlr_4_V_0_payload_B;
    sc_signal< sc_logic > vlr_4_V_0_sel_rd;
    sc_signal< sc_logic > vlr_4_V_0_sel_wr;
    sc_signal< sc_logic > vlr_4_V_0_sel;
    sc_signal< sc_logic > vlr_4_V_0_load_A;
    sc_signal< sc_logic > vlr_4_V_0_load_B;
    sc_signal< sc_lv<2> > vlr_4_V_0_state;
    sc_signal< sc_logic > vlr_4_V_0_state_cmp_full;
    sc_signal< sc_lv<32> > vbt_4_V_0_data_out;
    sc_signal< sc_logic > vbt_4_V_0_vld_in;
    sc_signal< sc_logic > vbt_4_V_0_vld_out;
    sc_signal< sc_logic > vbt_4_V_0_ack_in;
    sc_signal< sc_logic > vbt_4_V_0_ack_out;
    sc_signal< sc_lv<32> > vbt_4_V_0_payload_A;
    sc_signal< sc_lv<32> > vbt_4_V_0_payload_B;
    sc_signal< sc_logic > vbt_4_V_0_sel_rd;
    sc_signal< sc_logic > vbt_4_V_0_sel_wr;
    sc_signal< sc_logic > vbt_4_V_0_sel;
    sc_signal< sc_logic > vbt_4_V_0_load_A;
    sc_signal< sc_logic > vbt_4_V_0_load_B;
    sc_signal< sc_lv<2> > vbt_4_V_0_state;
    sc_signal< sc_logic > vbt_4_V_0_state_cmp_full;
    sc_signal< sc_lv<26> > comp_vsum_1_V;
    sc_signal< sc_lv<26> > comp_11_V;
    sc_signal< sc_lv<26> > comp_21_V;
    sc_signal< sc_lv<26> > comp_31_V;
    sc_signal< sc_lv<26> > comp_vsum_2_V;
    sc_signal< sc_lv<26> > comp_12_V;
    sc_signal< sc_lv<26> > comp_22_V;
    sc_signal< sc_lv<26> > comp_32_V;
    sc_signal< sc_lv<26> > comp_vsum_3_V;
    sc_signal< sc_lv<26> > comp_13_V;
    sc_signal< sc_lv<26> > comp_23_V;
    sc_signal< sc_lv<26> > comp_33_V;
    sc_signal< sc_lv<26> > comp_vsum_4_V;
    sc_signal< sc_lv<26> > comp_14_V;
    sc_signal< sc_lv<26> > comp_24_V;
    sc_signal< sc_lv<26> > comp_34_V;
    sc_signal< sc_lv<32> > contador;
    sc_signal< sc_logic > vsum_1_V_TDATA_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_logic > vlr_1_V_TDATA_blk_n;
    sc_signal< sc_logic > vbt_1_V_TDATA_blk_n;
    sc_signal< sc_logic > out_peaks_V_TDATA_blk_n;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_logic > vsum_2_V_TDATA_blk_n;
    sc_signal< sc_logic > vlr_2_V_TDATA_blk_n;
    sc_signal< sc_logic > vbt_2_V_TDATA_blk_n;
    sc_signal< sc_logic > vsum_3_V_TDATA_blk_n;
    sc_signal< sc_logic > vlr_3_V_TDATA_blk_n;
    sc_signal< sc_logic > vbt_3_V_TDATA_blk_n;
    sc_signal< sc_logic > vsum_4_V_TDATA_blk_n;
    sc_signal< sc_logic > vlr_4_V_TDATA_blk_n;
    sc_signal< sc_logic > vbt_4_V_TDATA_blk_n;
    sc_signal< sc_lv<26> > vsum_i_1_V_2_fu_561_p1;
    sc_signal< bool > ap_block_state2;
    sc_signal< sc_lv<26> > vlr_test_1_V_fu_565_p1;
    sc_signal< sc_lv<26> > vbt_test_1_V_fu_569_p1;
    sc_signal< sc_lv<26> > vsum_i_2_V_2_fu_573_p1;
    sc_signal< sc_lv<26> > vlr_test_2_V_fu_577_p1;
    sc_signal< sc_lv<26> > vbt_test_2_V_fu_581_p1;
    sc_signal< sc_lv<26> > vsum_i_3_V_2_fu_585_p1;
    sc_signal< sc_lv<26> > vlr_test_3_V_fu_589_p1;
    sc_signal< sc_lv<26> > vbt_test_3_V_fu_593_p1;
    sc_signal< sc_lv<26> > vsum_i_4_V_2_fu_597_p1;
    sc_signal< sc_lv<26> > vlr_test_4_V_fu_601_p1;
    sc_signal< sc_lv<26> > vbt_test_4_V_fu_605_p1;
    sc_signal< sc_lv<26> > vsum_test_1_V_1_fu_621_p3;
    sc_signal< sc_lv<1> > tmp_4_fu_633_p2;
    sc_signal< sc_lv<26> > vbt_test_1_V_comp_s_fu_669_p3;
    sc_signal< sc_lv<26> > vbt_test_1_V_comp_s_reg_1085;
    sc_signal< sc_lv<26> > vsum_i_2_V_2_Val2_s_fu_689_p3;
    sc_signal< sc_lv<1> > tmp_9_fu_701_p2;
    sc_signal< sc_lv<26> > vsum_i_2_V_1_comp_s_fu_719_p3;
    sc_signal< sc_lv<26> > vsum_i_2_V_1_comp_s_reg_1100;
    sc_signal< sc_lv<26> > vlr_test_2_V_comp_s_fu_727_p3;
    sc_signal< sc_lv<26> > vlr_test_2_V_comp_s_reg_1105;
    sc_signal< sc_lv<26> > vbt_test_2_V_comp_s_fu_735_p3;
    sc_signal< sc_lv<26> > vbt_test_2_V_comp_s_reg_1110;
    sc_signal< sc_lv<26> > vsum_i_3_V_2_Val2_s_fu_755_p3;
    sc_signal< sc_lv<1> > tmp_1_fu_767_p2;
    sc_signal< sc_lv<26> > vsum_i_3_V_1_comp_s_fu_785_p3;
    sc_signal< sc_lv<26> > vsum_i_3_V_1_comp_s_reg_1125;
    sc_signal< sc_lv<26> > vlr_test_3_V_comp_s_fu_793_p3;
    sc_signal< sc_lv<26> > vlr_test_3_V_comp_s_reg_1130;
    sc_signal< sc_lv<26> > vbt_test_3_V_comp_s_fu_801_p3;
    sc_signal< sc_lv<26> > vbt_test_3_V_comp_s_reg_1135;
    sc_signal< sc_lv<26> > vsum_i_4_V_2_Val2_s_fu_821_p3;
    sc_signal< sc_lv<1> > tmp_3_fu_833_p2;
    sc_signal< sc_lv<26> > vsum_i_4_V_1_comp_s_fu_851_p3;
    sc_signal< sc_lv<26> > vsum_i_4_V_1_comp_s_reg_1150;
    sc_signal< sc_lv<26> > vlr_test_4_V_comp_s_fu_859_p3;
    sc_signal< sc_lv<26> > vlr_test_4_V_comp_s_reg_1155;
    sc_signal< sc_lv<26> > vbt_test_4_V_comp_s_fu_867_p3;
    sc_signal< sc_lv<26> > vbt_test_4_V_comp_s_reg_1160;
    sc_signal< sc_lv<32> > tmp_6_fu_879_p2;
    sc_signal< sc_lv<4> > i_1_fu_897_p2;
    sc_signal< sc_lv<4> > i_1_reg_1176;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_lv<1> > exitcond_fu_891_p2;
    sc_signal< sc_lv<32> > tmp_10_fu_908_p1;
    sc_signal< sc_lv<4> > peaks_V_address0;
    sc_signal< sc_logic > peaks_V_ce0;
    sc_signal< sc_logic > peaks_V_we0;
    sc_signal< sc_lv<26> > peaks_V_d0;
    sc_signal< sc_lv<26> > peaks_V_q0;
    sc_signal< sc_lv<4> > peaks_V_address1;
    sc_signal< sc_logic > peaks_V_ce1;
    sc_signal< sc_logic > peaks_V_we1;
    sc_signal< sc_lv<26> > peaks_V_d1;
    sc_signal< sc_lv<4> > i_reg_319;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<1> > ap_phi_mux_comp_vsum_1_V_flag_1_phi_fu_334_p4;
    sc_signal< sc_lv<1> > comp_vsum_1_V_flag_1_reg_330;
    sc_signal< sc_lv<1> > tmp_7_fu_885_p2;
    sc_signal< sc_lv<26> > comp_vsum_1_V_new_1_reg_341;
    sc_signal< sc_lv<26> > comp_11_V_new_1_reg_352;
    sc_signal< sc_lv<26> > comp_21_V_new_1_reg_363;
    sc_signal< sc_lv<26> > comp_31_V_new_1_reg_374;
    sc_signal< sc_lv<1> > ap_phi_mux_comp_vsum_2_V_flag_1_phi_fu_389_p4;
    sc_signal< sc_lv<1> > comp_vsum_2_V_flag_1_reg_385;
    sc_signal< sc_lv<26> > comp_vsum_2_V_new_1_reg_396;
    sc_signal< sc_lv<26> > comp_12_V_new_1_reg_407;
    sc_signal< sc_lv<26> > comp_22_V_new_1_reg_418;
    sc_signal< sc_lv<26> > comp_32_V_new_1_reg_429;
    sc_signal< sc_lv<1> > ap_phi_mux_comp_vsum_3_V_flag_1_phi_fu_444_p4;
    sc_signal< sc_lv<1> > comp_vsum_3_V_flag_1_reg_440;
    sc_signal< sc_lv<26> > comp_vsum_3_V_new_1_reg_451;
    sc_signal< sc_lv<26> > comp_13_V_new_1_reg_462;
    sc_signal< sc_lv<26> > comp_23_V_new_1_reg_473;
    sc_signal< sc_lv<26> > comp_33_V_new_1_reg_484;
    sc_signal< sc_lv<1> > ap_phi_mux_comp_vsum_4_V_flag_1_phi_fu_499_p4;
    sc_signal< sc_lv<1> > comp_vsum_4_V_flag_1_reg_495;
    sc_signal< sc_lv<26> > comp_vsum_4_V_new_1_reg_506;
    sc_signal< sc_lv<26> > comp_14_V_new_1_reg_517;
    sc_signal< sc_lv<26> > comp_24_V_new_1_reg_528;
    sc_signal< sc_lv<26> > comp_34_V_new_1_reg_539;
    sc_signal< sc_lv<32> > contador_new_reg_550;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<64> > tmp_8_fu_903_p1;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_lv<26> > vsum_i_1_V_1_comp_s_fu_651_p3;
    sc_signal< sc_lv<26> > vlr_test_1_V_comp_s_fu_660_p3;
    sc_signal< sc_lv<1> > tmp_fu_609_p2;
    sc_signal< sc_lv<26> > vsum_i_1_V_fu_615_p2;
    sc_signal< sc_lv<1> > tmp_5_fu_677_p2;
    sc_signal< sc_lv<26> > vsum_i_2_V_fu_683_p2;
    sc_signal< sc_lv<1> > tmp_s_fu_743_p2;
    sc_signal< sc_lv<26> > vsum_i_3_V_fu_749_p2;
    sc_signal< sc_lv<1> > tmp_2_fu_809_p2;
    sc_signal< sc_lv<26> > vsum_i_4_V_fu_815_p2;
    sc_signal< sc_lv<11> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<11> ap_ST_fsm_state1;
    static const sc_lv<11> ap_ST_fsm_state2;
    static const sc_lv<11> ap_ST_fsm_state3;
    static const sc_lv<11> ap_ST_fsm_state4;
    static const sc_lv<11> ap_ST_fsm_state5;
    static const sc_lv<11> ap_ST_fsm_state6;
    static const sc_lv<11> ap_ST_fsm_state7;
    static const sc_lv<11> ap_ST_fsm_state8;
    static const sc_lv<11> ap_ST_fsm_state9;
    static const sc_lv<11> ap_ST_fsm_state10;
    static const sc_lv<11> ap_ST_fsm_state11;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<2> ap_const_lv2_2;
    static const sc_lv<2> ap_const_lv2_3;
    static const sc_lv<2> ap_const_lv2_1;
    static const sc_lv<26> ap_const_lv26_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_9;
    static const int C_S_AXI_DATA_WIDTH;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<64> ap_const_lv64_1;
    static const sc_lv<64> ap_const_lv64_2;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<64> ap_const_lv64_3;
    static const sc_lv<64> ap_const_lv64_4;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<64> ap_const_lv64_5;
    static const sc_lv<64> ap_const_lv64_6;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<64> ap_const_lv64_7;
    static const sc_lv<64> ap_const_lv64_8;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<64> ap_const_lv64_9;
    static const sc_lv<64> ap_const_lv64_A;
    static const sc_lv<64> ap_const_lv64_B;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_61A8;
    static const sc_lv<4> ap_const_lv4_C;
    static const sc_lv<4> ap_const_lv4_1;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_block_state2();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_phi_mux_comp_vsum_1_V_flag_1_phi_fu_334_p4();
    void thread_ap_phi_mux_comp_vsum_2_V_flag_1_phi_fu_389_p4();
    void thread_ap_phi_mux_comp_vsum_3_V_flag_1_phi_fu_444_p4();
    void thread_ap_phi_mux_comp_vsum_4_V_flag_1_phi_fu_499_p4();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_exitcond_fu_891_p2();
    void thread_i_1_fu_897_p2();
    void thread_out_peaks_V_1_ack_in();
    void thread_out_peaks_V_1_ack_out();
    void thread_out_peaks_V_1_data_out();
    void thread_out_peaks_V_1_load_A();
    void thread_out_peaks_V_1_load_B();
    void thread_out_peaks_V_1_sel();
    void thread_out_peaks_V_1_state_cmp_full();
    void thread_out_peaks_V_1_vld_in();
    void thread_out_peaks_V_1_vld_out();
    void thread_out_peaks_V_TDATA();
    void thread_out_peaks_V_TDATA_blk_n();
    void thread_out_peaks_V_TVALID();
    void thread_peaks_V_address0();
    void thread_peaks_V_address1();
    void thread_peaks_V_ce0();
    void thread_peaks_V_ce1();
    void thread_peaks_V_d0();
    void thread_peaks_V_d1();
    void thread_peaks_V_we0();
    void thread_peaks_V_we1();
    void thread_tmp_10_fu_908_p1();
    void thread_tmp_1_fu_767_p2();
    void thread_tmp_2_fu_809_p2();
    void thread_tmp_3_fu_833_p2();
    void thread_tmp_4_fu_633_p2();
    void thread_tmp_5_fu_677_p2();
    void thread_tmp_6_fu_879_p2();
    void thread_tmp_7_fu_885_p2();
    void thread_tmp_8_fu_903_p1();
    void thread_tmp_9_fu_701_p2();
    void thread_tmp_fu_609_p2();
    void thread_tmp_s_fu_743_p2();
    void thread_vbt_1_V_0_ack_in();
    void thread_vbt_1_V_0_ack_out();
    void thread_vbt_1_V_0_data_out();
    void thread_vbt_1_V_0_load_A();
    void thread_vbt_1_V_0_load_B();
    void thread_vbt_1_V_0_sel();
    void thread_vbt_1_V_0_state_cmp_full();
    void thread_vbt_1_V_0_vld_in();
    void thread_vbt_1_V_0_vld_out();
    void thread_vbt_1_V_TDATA_blk_n();
    void thread_vbt_1_V_TREADY();
    void thread_vbt_2_V_0_ack_in();
    void thread_vbt_2_V_0_ack_out();
    void thread_vbt_2_V_0_data_out();
    void thread_vbt_2_V_0_load_A();
    void thread_vbt_2_V_0_load_B();
    void thread_vbt_2_V_0_sel();
    void thread_vbt_2_V_0_state_cmp_full();
    void thread_vbt_2_V_0_vld_in();
    void thread_vbt_2_V_0_vld_out();
    void thread_vbt_2_V_TDATA_blk_n();
    void thread_vbt_2_V_TREADY();
    void thread_vbt_3_V_0_ack_in();
    void thread_vbt_3_V_0_ack_out();
    void thread_vbt_3_V_0_data_out();
    void thread_vbt_3_V_0_load_A();
    void thread_vbt_3_V_0_load_B();
    void thread_vbt_3_V_0_sel();
    void thread_vbt_3_V_0_state_cmp_full();
    void thread_vbt_3_V_0_vld_in();
    void thread_vbt_3_V_0_vld_out();
    void thread_vbt_3_V_TDATA_blk_n();
    void thread_vbt_3_V_TREADY();
    void thread_vbt_4_V_0_ack_in();
    void thread_vbt_4_V_0_ack_out();
    void thread_vbt_4_V_0_data_out();
    void thread_vbt_4_V_0_load_A();
    void thread_vbt_4_V_0_load_B();
    void thread_vbt_4_V_0_sel();
    void thread_vbt_4_V_0_state_cmp_full();
    void thread_vbt_4_V_0_vld_in();
    void thread_vbt_4_V_0_vld_out();
    void thread_vbt_4_V_TDATA_blk_n();
    void thread_vbt_4_V_TREADY();
    void thread_vbt_test_1_V_comp_s_fu_669_p3();
    void thread_vbt_test_1_V_fu_569_p1();
    void thread_vbt_test_2_V_comp_s_fu_735_p3();
    void thread_vbt_test_2_V_fu_581_p1();
    void thread_vbt_test_3_V_comp_s_fu_801_p3();
    void thread_vbt_test_3_V_fu_593_p1();
    void thread_vbt_test_4_V_comp_s_fu_867_p3();
    void thread_vbt_test_4_V_fu_605_p1();
    void thread_vlr_1_V_0_ack_in();
    void thread_vlr_1_V_0_ack_out();
    void thread_vlr_1_V_0_data_out();
    void thread_vlr_1_V_0_load_A();
    void thread_vlr_1_V_0_load_B();
    void thread_vlr_1_V_0_sel();
    void thread_vlr_1_V_0_state_cmp_full();
    void thread_vlr_1_V_0_vld_in();
    void thread_vlr_1_V_0_vld_out();
    void thread_vlr_1_V_TDATA_blk_n();
    void thread_vlr_1_V_TREADY();
    void thread_vlr_2_V_0_ack_in();
    void thread_vlr_2_V_0_ack_out();
    void thread_vlr_2_V_0_data_out();
    void thread_vlr_2_V_0_load_A();
    void thread_vlr_2_V_0_load_B();
    void thread_vlr_2_V_0_sel();
    void thread_vlr_2_V_0_state_cmp_full();
    void thread_vlr_2_V_0_vld_in();
    void thread_vlr_2_V_0_vld_out();
    void thread_vlr_2_V_TDATA_blk_n();
    void thread_vlr_2_V_TREADY();
    void thread_vlr_3_V_0_ack_in();
    void thread_vlr_3_V_0_ack_out();
    void thread_vlr_3_V_0_data_out();
    void thread_vlr_3_V_0_load_A();
    void thread_vlr_3_V_0_load_B();
    void thread_vlr_3_V_0_sel();
    void thread_vlr_3_V_0_state_cmp_full();
    void thread_vlr_3_V_0_vld_in();
    void thread_vlr_3_V_0_vld_out();
    void thread_vlr_3_V_TDATA_blk_n();
    void thread_vlr_3_V_TREADY();
    void thread_vlr_4_V_0_ack_in();
    void thread_vlr_4_V_0_ack_out();
    void thread_vlr_4_V_0_data_out();
    void thread_vlr_4_V_0_load_A();
    void thread_vlr_4_V_0_load_B();
    void thread_vlr_4_V_0_sel();
    void thread_vlr_4_V_0_state_cmp_full();
    void thread_vlr_4_V_0_vld_in();
    void thread_vlr_4_V_0_vld_out();
    void thread_vlr_4_V_TDATA_blk_n();
    void thread_vlr_4_V_TREADY();
    void thread_vlr_test_1_V_comp_s_fu_660_p3();
    void thread_vlr_test_1_V_fu_565_p1();
    void thread_vlr_test_2_V_comp_s_fu_727_p3();
    void thread_vlr_test_2_V_fu_577_p1();
    void thread_vlr_test_3_V_comp_s_fu_793_p3();
    void thread_vlr_test_3_V_fu_589_p1();
    void thread_vlr_test_4_V_comp_s_fu_859_p3();
    void thread_vlr_test_4_V_fu_601_p1();
    void thread_vsum_1_V_0_ack_in();
    void thread_vsum_1_V_0_ack_out();
    void thread_vsum_1_V_0_data_out();
    void thread_vsum_1_V_0_load_A();
    void thread_vsum_1_V_0_load_B();
    void thread_vsum_1_V_0_sel();
    void thread_vsum_1_V_0_state_cmp_full();
    void thread_vsum_1_V_0_vld_in();
    void thread_vsum_1_V_0_vld_out();
    void thread_vsum_1_V_TDATA_blk_n();
    void thread_vsum_1_V_TREADY();
    void thread_vsum_2_V_0_ack_in();
    void thread_vsum_2_V_0_ack_out();
    void thread_vsum_2_V_0_data_out();
    void thread_vsum_2_V_0_load_A();
    void thread_vsum_2_V_0_load_B();
    void thread_vsum_2_V_0_sel();
    void thread_vsum_2_V_0_state_cmp_full();
    void thread_vsum_2_V_0_vld_in();
    void thread_vsum_2_V_0_vld_out();
    void thread_vsum_2_V_TDATA_blk_n();
    void thread_vsum_2_V_TREADY();
    void thread_vsum_3_V_0_ack_in();
    void thread_vsum_3_V_0_ack_out();
    void thread_vsum_3_V_0_data_out();
    void thread_vsum_3_V_0_load_A();
    void thread_vsum_3_V_0_load_B();
    void thread_vsum_3_V_0_sel();
    void thread_vsum_3_V_0_state_cmp_full();
    void thread_vsum_3_V_0_vld_in();
    void thread_vsum_3_V_0_vld_out();
    void thread_vsum_3_V_TDATA_blk_n();
    void thread_vsum_3_V_TREADY();
    void thread_vsum_4_V_0_ack_in();
    void thread_vsum_4_V_0_ack_out();
    void thread_vsum_4_V_0_data_out();
    void thread_vsum_4_V_0_load_A();
    void thread_vsum_4_V_0_load_B();
    void thread_vsum_4_V_0_sel();
    void thread_vsum_4_V_0_state_cmp_full();
    void thread_vsum_4_V_0_vld_in();
    void thread_vsum_4_V_0_vld_out();
    void thread_vsum_4_V_TDATA_blk_n();
    void thread_vsum_4_V_TREADY();
    void thread_vsum_i_1_V_1_comp_s_fu_651_p3();
    void thread_vsum_i_1_V_2_fu_561_p1();
    void thread_vsum_i_1_V_fu_615_p2();
    void thread_vsum_i_2_V_1_comp_s_fu_719_p3();
    void thread_vsum_i_2_V_2_Val2_s_fu_689_p3();
    void thread_vsum_i_2_V_2_fu_573_p1();
    void thread_vsum_i_2_V_fu_683_p2();
    void thread_vsum_i_3_V_1_comp_s_fu_785_p3();
    void thread_vsum_i_3_V_2_Val2_s_fu_755_p3();
    void thread_vsum_i_3_V_2_fu_585_p1();
    void thread_vsum_i_3_V_fu_749_p2();
    void thread_vsum_i_4_V_1_comp_s_fu_851_p3();
    void thread_vsum_i_4_V_2_Val2_s_fu_821_p3();
    void thread_vsum_i_4_V_2_fu_597_p1();
    void thread_vsum_i_4_V_fu_815_p2();
    void thread_vsum_test_1_V_1_fu_621_p3();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
