Release 14.1 - xst P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: mt9v034_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mt9v034_top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "mt9v034_top"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : mt9v034_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\georges\Documents\GitHub\MQP\MT9V034_test\ipcore_dir\dcm.v" into library work
Parsing module <dcm>.
Analyzing Verilog file "C:\Users\georges\Documents\GitHub\MQP\MT9V034_test\ipcore_dir\dcm\example_design\dcm_exdes.v" into library work
Parsing module <dcm_exdes>.
Analyzing Verilog file "C:\Users\georges\Documents\GitHub\MQP\MT9V034_test\sevenSeg.v" into library work
Parsing module <seven_seg>.
Analyzing Verilog file "C:\Users\georges\Documents\GitHub\MQP\MT9V034_test\ipcore_dir\microblaze_mcs.v" into library work
Parsing module <microblaze_mcs>.
Analyzing Verilog file "C:\Users\georges\Documents\GitHub\MQP\MT9V034_test\fifo_read.v" into library work
Parsing module <fifo_read>.
Analyzing Verilog file "C:\Users\georges\Documents\GitHub\MQP\MT9V034_test\debounce.v" into library work
Parsing module <debounce>.
Analyzing Verilog file "C:\Users\georges\Documents\GitHub\MQP\MT9V034_test\clk_divs.v" into library work
Parsing module <clk_div>.
Analyzing Verilog file "C:\Users\georges\Documents\GitHub\MQP\MT9V034_test\btnlatch.v" into library work
Parsing module <btnlatch>.
Analyzing Verilog file "C:\Users\georges\Documents\GitHub\MQP\MT9V034_test\mt9v034_top.v" into library work
Parsing module <mt9v034_top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mt9v034_top>.

Elaborating module <dcm>.

Elaborating module <IBUFG>.

Elaborating module <DCM_SP(CLKDV_DIVIDE=2.0,CLKFX_DIVIDE=25,CLKFX_MULTIPLY=6,CLKIN_DIVIDE_BY_2="FALSE",CLKIN_PERIOD=10.0,CLKOUT_PHASE_SHIFT="NONE",CLK_FEEDBACK="1X",DESKEW_ADJUST="SYSTEM_SYNCHRONOUS",PHASE_SHIFT=0,STARTUP_WAIT="FALSE")>.
WARNING:HDLCompiler:1127 - "C:\Users\georges\Documents\GitHub\MQP\MT9V034_test\ipcore_dir\dcm.v" Line 132: Assignment to status_int ignored, since the identifier is never used

Elaborating module <BUFG>.

Elaborating module <clk_div>.

Elaborating module <ODDR2(DDR_ALIGNMENT="NONE",INIT=1'b0,SRTYPE="SYNC")>.

Elaborating module <seven_seg>.

Elaborating module <debounce>.

Elaborating module <btnlatch>.

Elaborating module <microblaze_mcs>.

Elaborating module <fifo_read>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mt9v034_top>.
    Related source file is "C:\Users\georges\Documents\GitHub\MQP\MT9V034_test\mt9v034_top.v".
    Found 12-bit register for signal <init_count>.
    Found 12-bit adder for signal <init_count[11]_GND_1_o_add_2_OUT> created at line 142.
    Found 12-bit comparator greater for signal <init_count[11]_PWR_1_o_LessThan_2_o> created at line 141
    Found 12-bit comparator lessequal for signal <n0006> created at line 144
    Found 12-bit comparator lessequal for signal <n0008> created at line 145
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  12 D-type flip-flop(s).
	inferred   3 Comparator(s).
Unit <mt9v034_top> synthesized.

Synthesizing Unit <dcm>.
    Related source file is "C:\Users\georges\Documents\GitHub\MQP\MT9V034_test\ipcore_dir\dcm.v".
    Summary:
	no macro.
Unit <dcm> synthesized.

Synthesizing Unit <clk_div>.
    Related source file is "C:\Users\georges\Documents\GitHub\MQP\MT9V034_test\clk_divs.v".
    Found 21-bit register for signal <bounce_count>.
    Found 16-bit register for signal <seg_count>.
    Found 5-bit register for signal <fifo_count>.
    Found 5-bit adder for signal <fifo_count[4]_GND_6_o_add_2_OUT> created at line 25.
    Found 21-bit adder for signal <bounce_count[20]_GND_6_o_add_8_OUT> created at line 35.
    Found 16-bit adder for signal <seg_count[15]_GND_6_o_add_14_OUT> created at line 44.
    Found 5-bit comparator lessequal for signal <n0014> created at line 47
    Found 5-bit comparator lessequal for signal <n0016> created at line 47
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  42 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <clk_div> synthesized.

Synthesizing Unit <seven_seg>.
    Related source file is "C:\Users\georges\Documents\GitHub\MQP\MT9V034_test\sevenSeg.v".
    Found 4-bit register for signal <anodes>.
    Found 4-bit register for signal <currentVal>.
    Found 2-bit register for signal <count>.
    Found 2-bit adder for signal <count[1]_GND_8_o_add_2_OUT> created at line 28.
    Found 4x4-bit Read Only RAM for signal <count[1]_GND_8_o_wide_mux_4_OUT>
    Found 16x7-bit Read Only RAM for signal <cathodes>
    Found 4-bit 4-to-1 multiplexer for signal <count[1]_values[15]_wide_mux_5_OUT> created at line 30.
    Summary:
	inferred   2 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred  10 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <seven_seg> synthesized.

Synthesizing Unit <debounce>.
    Related source file is "C:\Users\georges\Documents\GitHub\MQP\MT9V034_test\debounce.v".
    Found 1-bit register for signal <btn_val>.
    Found 2-bit register for signal <count>.
    Found finite state machine <FSM_0> for signal <count>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 5                                              |
    | Inputs             | 1                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Finite State Machine(s).
Unit <debounce> synthesized.

Synthesizing Unit <btnlatch>.
    Related source file is "C:\Users\georges\Documents\GitHub\MQP\MT9V034_test\btnlatch.v".
    Found 1-bit register for signal <btn_val>.
    Found 2-bit register for signal <count>.
    Found finite state machine <FSM_1> for signal <count>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 1                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   1 Finite State Machine(s).
Unit <btnlatch> synthesized.

Synthesizing Unit <fifo_read>.
    Related source file is "C:\Users\georges\Documents\GitHub\MQP\MT9V034_test\fifo_read.v".
        ready = 2'b00
        read = 2'b01
        done = 2'b10
        init = 2'b11
WARNING:Xst:3035 - Index value(s) does not match array range for signal <pixel_line>, simulation mismatch.
    Found 752x8-bit dual-port RAM <Mram_pixel_line> for signal <pixel_line>.
    Found 1-bit register for signal <fifo_rrst>.
    Found 16-bit register for signal <num_lines>.
    Found 10-bit register for signal <pixel>.
    Found 1-bit register for signal <buffer_ready>.
    Found 1-bit register for signal <fifo_oe>.
    Found 2-bit register for signal <state>.
    Found finite state machine <FSM_2> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 6                                              |
    | Inputs             | 2                                              |
    | Outputs            | 7                                              |
    | Clock              | fifo_rck (rising_edge)                         |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 16-bit adder for signal <num_lines[15]_GND_12_o_add_10_OUT> created at line 96.
    Found 10-bit adder for signal <pixel[9]_GND_12_o_add_15_OUT> created at line 107.
    Summary:
	inferred   1 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred  29 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <fifo_read> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 16x7-bit single-port Read Only RAM                    : 1
 4x4-bit single-port Read Only RAM                     : 1
 752x8-bit dual-port RAM                               : 1
# Adders/Subtractors                                   : 7
 10-bit adder                                          : 1
 12-bit adder                                          : 1
 16-bit adder                                          : 2
 2-bit adder                                           : 1
 21-bit adder                                          : 1
 5-bit adder                                           : 1
# Registers                                            : 15
 1-bit register                                        : 6
 10-bit register                                       : 1
 12-bit register                                       : 1
 16-bit register                                       : 2
 2-bit register                                        : 1
 21-bit register                                       : 1
 4-bit register                                        : 2
 5-bit register                                        : 1
# Comparators                                          : 5
 12-bit comparator greater                             : 1
 12-bit comparator lessequal                           : 2
 5-bit comparator lessequal                            : 2
# Multiplexers                                         : 4
 1-bit 2-to-1 multiplexer                              : 2
 10-bit 2-to-1 multiplexer                             : 1
 4-bit 4-to-1 multiplexer                              : 1
# FSMs                                                 : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/microblaze_mcs.ngc>.
Loading core <microblaze_mcs> for timing and area information for instance <mcs_0>.

Synthesizing (advanced) Unit <clk_div>.
The following registers are absorbed into counter <bounce_count>: 1 register on signal <bounce_count>.
The following registers are absorbed into counter <seg_count>: 1 register on signal <seg_count>.
The following registers are absorbed into counter <fifo_count>: 1 register on signal <fifo_count>.
Unit <clk_div> synthesized (advanced).

Synthesizing (advanced) Unit <fifo_read>.
The following registers are absorbed into counter <num_lines>: 1 register on signal <num_lines>.
The following registers are absorbed into counter <pixel>: 1 register on signal <pixel>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_pixel_line> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 752-word x 8-bit                    |          |
    |     clkA           | connected to signal <fifo_rck>      | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <pixel>         |          |
    |     diA            | connected to signal <fifo_data>     |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 752-word x 8-bit                    |          |
    |     addrB          | connected to signal <pixel_addr>    |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <fifo_read> synthesized (advanced).

Synthesizing (advanced) Unit <mt9v034_top>.
The following registers are absorbed into counter <init_count>: 1 register on signal <init_count>.
Unit <mt9v034_top> synthesized (advanced).

Synthesizing (advanced) Unit <seven_seg>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
INFO:Xst:3231 - The small RAM <Mram_cathodes> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <currentVal>    |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <cathodes>      |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_count[1]_GND_8_o_wide_mux_4_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <count>         |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <seven_seg> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 16x7-bit single-port distributed Read Only RAM        : 1
 4x4-bit single-port distributed Read Only RAM         : 1
 752x8-bit dual-port distributed RAM                   : 1
# Counters                                             : 7
 10-bit up counter                                     : 1
 12-bit up counter                                     : 1
 16-bit up counter                                     : 2
 2-bit up counter                                      : 1
 21-bit up counter                                     : 1
 5-bit up counter                                      : 1
# Registers                                            : 14
 Flip-Flops                                            : 14
# Comparators                                          : 5
 12-bit comparator greater                             : 1
 12-bit comparator lessequal                           : 2
 5-bit comparator lessequal                            : 2
# Multiplexers                                         : 3
 1-bit 2-to-1 multiplexer                              : 2
 4-bit 4-to-1 multiplexer                              : 1
# FSMs                                                 : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <count[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 10    | 01
 01    | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_1> on signal <count[1:2]> with gray encoding.
Optimizing FSM <FSM_1> on signal <count[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 10    | 01
 01    | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <linebuf/FSM_2> on signal <state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 11    | 11
 01    | 01
 10    | 10
-------------------

Optimizing unit <mt9v034_top> ...

Optimizing unit <fifo_read> ...

Optimizing unit <clk_div> ...

Optimizing unit <seven_seg> ...
INFO:Xst:2261 - The FF/Latch <clks/fifo_count_0> in Unit <mt9v034_top> is equivalent to the following 2 FFs/Latches, which will be removed : <clks/seg_count_0> <clks/bounce_count_0> 
INFO:Xst:2261 - The FF/Latch <clks/fifo_count_1> in Unit <mt9v034_top> is equivalent to the following 2 FFs/Latches, which will be removed : <clks/seg_count_1> <clks/bounce_count_1> 
INFO:Xst:2261 - The FF/Latch <clks/fifo_count_2> in Unit <mt9v034_top> is equivalent to the following 2 FFs/Latches, which will be removed : <clks/seg_count_2> <clks/bounce_count_2> 
INFO:Xst:2261 - The FF/Latch <clks/seg_count_3> in Unit <mt9v034_top> is equivalent to the following FF/Latch, which will be removed : <clks/bounce_count_3> 
INFO:Xst:2261 - The FF/Latch <clks/seg_count_4> in Unit <mt9v034_top> is equivalent to the following FF/Latch, which will be removed : <clks/bounce_count_4> 
INFO:Xst:2261 - The FF/Latch <clks/seg_count_5> in Unit <mt9v034_top> is equivalent to the following FF/Latch, which will be removed : <clks/bounce_count_5> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block mt9v034_top, actual ratio is 9.
INFO:Xst:2260 - The FF/Latch <U0/ilmb/POR_FF_I> in Unit <mcs_0> is equivalent to the following FF/Latch : <U0/dlmb/POR_FF_I> 
INFO:Xst:2260 - The FF/Latch <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[31].fdr_i> in Unit <mcs_0> is equivalent to the following 31 FFs/Latches : <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[30].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[29].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[28].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[27].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[26].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[25].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[24].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[23].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[22].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[21].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[20].fdr_i>
   <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[19].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[18].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[17].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[16].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[15].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[14].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[13].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[12].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[11].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[10].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[9].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[8].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[7].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[6].fdr_i>
   <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[5].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[4].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[3].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[2].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[1].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[0].fdr_i> 
INFO:Xst:2260 - The FF/Latch <U0/ilmb/POR_FF_I> in Unit <mcs_0> is equivalent to the following FF/Latch : <U0/dlmb/POR_FF_I> 
INFO:Xst:2260 - The FF/Latch <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[31].fdr_i> in Unit <mcs_0> is equivalent to the following 31 FFs/Latches : <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[30].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[29].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[28].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[27].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[26].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[25].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[24].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[23].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[22].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[21].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[20].fdr_i>
   <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[19].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[18].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[17].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[16].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[15].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[14].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[13].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[12].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[11].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[10].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[9].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[8].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[7].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[6].fdr_i>
   <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[5].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[4].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[3].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[2].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[1].fdr_i> <U0/iomodule_0/IOModule_Core_I1/intr_ctrl_I1/cipr_rd_dff_all[0].fdr_i> 

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 93
 Flip-Flops                                            : 93

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : mt9v034_top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1051
#      GND                         : 2
#      INV                         : 21
#      LUT1                        : 64
#      LUT2                        : 65
#      LUT3                        : 63
#      LUT4                        : 194
#      LUT5                        : 66
#      LUT6                        : 142
#      LUT6_2                      : 90
#      MULT_AND                    : 3
#      MUXCY                       : 70
#      MUXCY_L                     : 75
#      MUXF5                       : 66
#      MUXF6                       : 1
#      MUXF7                       : 10
#      VCC                         : 2
#      XORCY                       : 117
# FlipFlops/Latches                : 458
#      FD                          : 95
#      FDE                         : 137
#      FDR                         : 90
#      FDRE                        : 109
#      FDS                         : 8
#      FDSE                        : 17
#      ODDR2                       : 2
# RAMS                             : 128
#      RAM32X1D                    : 64
#      RAM64M                      : 24
#      RAM64X1D                    : 24
#      RAMB16BWER                  : 16
# Shift Registers                  : 48
#      SRL16E                      : 48
# Clock Buffers                    : 4
#      BUFG                        : 4
# IO Buffers                       : 39
#      IBUF                        : 15
#      IBUFG                       : 1
#      OBUF                        : 23
# DCMs                             : 1
#      DCM_SP                      : 1

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             458  out of  18224     2%  
 Number of Slice LUTs:                 1025  out of   9112    11%  
    Number used as Logic:               705  out of   9112     7%  
    Number used as Memory:              320  out of   2176    14%  
       Number used as RAM:              272
       Number used as SRL:               48

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1189
   Number with an unused Flip Flop:     731  out of   1189    61%  
   Number with an unused LUT:           164  out of   1189    13%  
   Number of fully used LUT-FF pairs:   294  out of   1189    24%  
   Number of unique control sets:        44

IO Utilization: 
 Number of IOs:                          39
 Number of bonded IOBs:                  39  out of    232    16%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               16  out of     32    50%  
    Number using Block RAM only:         16
 Number of BUFG/BUFGCTRLs:                4  out of     16    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
----------------------------------------+------------------------+-------+
Clock Signal                            | Clock buffer(FF name)  | Load  |
----------------------------------------+------------------------+-------+
clk_20Hz_unbuf(clks/clk_debounce<20>3:O)| BUFG(*)(deb/btn_val)   | 7     |
sysclk                                  | DCM_SP:CLKFX           | 57    |
clk_1MHz_unbuf(clks/clk_fifo1:O)        | BUFG(*)(clkfwd1)       | 81    |
sysclk                                  | DCM_SP:CLK0            | 491   |
----------------------------------------+------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 6.873ns (Maximum Frequency: 145.501MHz)
   Minimum input arrival time before clock: 3.543ns
   Maximum output required time after clock: 5.632ns
   Maximum combinational path delay: 5.157ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_20Hz_unbuf'
  Clock period: 2.306ns (frequency: 433.633MHz)
  Total number of paths / destination ports: 9 / 8
-------------------------------------------------------------------------
Delay:               2.306ns (Levels of Logic = 1)
  Source:            deb/count_FSM_FFd2 (FF)
  Destination:       deb/btn_val (FF)
  Source Clock:      clk_20Hz_unbuf rising
  Destination Clock: clk_20Hz_unbuf rising

  Data Path: deb/count_FSM_FFd2 to deb/btn_val
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.447   0.755  deb/count_FSM_FFd2 (deb/count_FSM_FFd2)
     LUT2:I0->O            1   0.203   0.579  deb/btn_count[1]_AND_2_o_inv1 (deb/btn_count[1]_AND_2_o_inv)
     FDE:CE                    0.322          deb/btn_val
    ----------------------------------------
    Total                      2.306ns (0.972ns logic, 1.334ns route)
                                       (42.1% logic, 57.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'sysclk'
  Clock period: 6.873ns (frequency: 145.501MHz)
  Total number of paths / destination ports: 124157 / 2347
-------------------------------------------------------------------------
Delay:               6.873ns (Levels of Logic = 5)
  Source:            mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[1].FDS_I (FF)
  Destination:       mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[15].Operand_Select_Bit_I/Op2_DFF (FF)
  Source Clock:      sysclk rising
  Destination Clock: sysclk rising

  Data Path: mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[1].FDS_I to mcs_0/U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[15].Operand_Select_Bit_I/Op2_DFF
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDS:C->Q             48   0.447   1.519  U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.Buffer_DFFs[1].FDS_I (U0/microblaze_I/MicroBlaze_Core_I/Area.buffer_Addr<1>)
     SRL16E:A2->Q         21   0.203   1.218  U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PreFetch_Buffer_I/Using_FPGA.PreFetch_Buffers[1].SRL16E_I/Use_unisim.MB_SRL16E_I1 (U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/instr_OF<1>)
     LUT3:I1->O           16   0.203   1.005  U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PWR_12_o_instr_OF[0]_equal_114_o<0>11 (U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PWR_12_o_instr_OF[0]_equal_114_o<0>1)
     LUT5:I4->O            1   0.205   0.580  U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PWR_12_o_take_Intr_Now_Early_AND_173_o1_1 (U0/microblaze_I/MicroBlaze_Core_I/Area.Decode_I/PWR_12_o_take_Intr_Now_Early_AND_173_o1)
     LUT3:I2->O           15   0.205   0.982  U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[10].Operand_Select_Bit_I/Mmux_op2_I111 (U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[10].Operand_Select_Bit_I/Mmux_op2_I11)
     LUT6:I5->O            1   0.205   0.000  U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[9].Operand_Select_Bit_I/Mmux_op2_I1 (U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[9].Operand_Select_Bit_I/op2_I)
     FDE:D                     0.102          U0/microblaze_I/MicroBlaze_Core_I/Area.Data_Flow_I/Operand_Select_I/Using_FPGA.OpSelect_Bits[9].Operand_Select_Bit_I/Op2_DFF
    ----------------------------------------
    Total                      6.873ns (1.570ns logic, 5.303ns route)
                                       (22.8% logic, 77.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_1MHz_unbuf'
  Clock period: 5.186ns (frequency: 192.829MHz)
  Total number of paths / destination ports: 916 / 395
-------------------------------------------------------------------------
Delay:               5.186ns (Levels of Logic = 3)
  Source:            linebuf/pixel_4 (FF)
  Destination:       linebuf/fifo_oe (FF)
  Source Clock:      clk_1MHz_unbuf rising
  Destination Clock: clk_1MHz_unbuf rising

  Data Path: linebuf/pixel_4 to linebuf/fifo_oe
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             50   0.447   1.892  linebuf/pixel_4 (linebuf/pixel_4)
     LUT5:I0->O            1   0.203   0.580  linebuf/GND_12_o_GND_12_o_equal_4_o<9>_SW0 (N7)
     LUT6:I5->O            3   0.205   0.755  linebuf/GND_12_o_GND_12_o_equal_4_o<9> (linebuf/GND_12_o_GND_12_o_equal_4_o)
     LUT4:I2->O            1   0.203   0.579  linebuf/_n0122_inv1 (linebuf/_n0122_inv)
     FDE:CE                    0.322          linebuf/fifo_oe
    ----------------------------------------
    Total                      5.186ns (1.380ns logic, 3.806ns route)
                                       (26.6% logic, 73.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_20Hz_unbuf'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              3.011ns (Levels of Logic = 2)
  Source:            trigger (PAD)
  Destination:       deb/btn_val (FF)
  Destination Clock: clk_20Hz_unbuf rising

  Data Path: trigger to deb/btn_val
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.222   0.684  trigger_IBUF (trigger_IBUF)
     LUT2:I1->O            1   0.205   0.579  deb/btn_count[1]_AND_2_o_inv1 (deb/btn_count[1]_AND_2_o_inv)
     FDE:CE                    0.322          deb/btn_val
    ----------------------------------------
    Total                      3.011ns (1.749ns logic, 1.262ns route)
                                       (58.1% logic, 41.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'sysclk'
  Total number of paths / destination ports: 46 / 46
-------------------------------------------------------------------------
Offset:              3.543ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       clks/seg_count_15 (FF)
  Destination Clock: sysclk rising 0.2X

  Data Path: reset to clks/seg_count_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.222   0.755  reset_IBUF (reset_IBUF)
     LUT2:I0->O           13   0.203   0.932  clks/Mcount_seg_count_val4 (clks/Mcount_seg_count_val)
     FDR:R                     0.430          clks/seg_count_9
    ----------------------------------------
    Total                      3.543ns (1.855ns logic, 1.688ns route)
                                       (52.4% logic, 47.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_1MHz_unbuf'
  Total number of paths / destination ports: 96 / 96
-------------------------------------------------------------------------
Offset:              2.433ns (Levels of Logic = 1)
  Source:            FIFO_DATA<3> (PAD)
  Destination:       linebuf/Mram_pixel_line35 (RAM)
  Destination Clock: clk_1MHz_unbuf rising

  Data Path: FIFO_DATA<3> to linebuf/Mram_pixel_line35
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            12   1.222   0.908  FIFO_DATA_3_IBUF (FIFO_DATA_3_IBUF)
     RAM64M:DIA                0.303          linebuf/Mram_pixel_line12
    ----------------------------------------
    Total                      2.433ns (1.525ns logic, 0.908ns route)
                                       (62.7% logic, 37.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'sysclk'
  Total number of paths / destination ports: 55 / 15
-------------------------------------------------------------------------
Offset:              5.632ns (Levels of Logic = 3)
  Source:            init_count_9 (FF)
  Destination:       i2c_ready (PAD)
  Source Clock:      sysclk rising 0.2X

  Data Path: init_count_9 to i2c_ready
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             4   0.447   1.048  init_count_9 (init_count_9)
     LUT6:I0->O            1   0.203   0.580  i2c_ready1_SW0 (N3)
     LUT6:I5->O            1   0.205   0.579  i2c_ready1 (i2c_ready_OBUF)
     OBUF:I->O                 2.571          i2c_ready_OBUF (i2c_ready)
    ----------------------------------------
    Total                      5.632ns (3.426ns logic, 2.206ns route)
                                       (60.8% logic, 39.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_20Hz_unbuf'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              3.597ns (Levels of Logic = 1)
  Source:            deb/btn_val (FF)
  Destination:       cam_trigger (PAD)
  Source Clock:      clk_20Hz_unbuf rising

  Data Path: deb/btn_val to cam_trigger
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.447   0.579  deb/btn_val (deb/btn_val)
     OBUF:I->O                 2.571          cam_trigger_OBUF (cam_trigger)
    ----------------------------------------
    Total                      3.597ns (3.018ns logic, 0.579ns route)
                                       (83.9% logic, 16.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_1MHz_unbuf'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              3.634ns (Levels of Logic = 1)
  Source:            linebuf/fifo_rrst (FF)
  Destination:       FIFO_RRST (PAD)
  Source Clock:      clk_1MHz_unbuf rising

  Data Path: linebuf/fifo_rrst to FIFO_RRST
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.447   0.616  linebuf/fifo_rrst (linebuf/fifo_rrst)
     OBUF:I->O                 2.571          FIFO_RRST_OBUF (FIFO_RRST)
    ----------------------------------------
    Total                      3.634ns (3.018ns logic, 0.616ns route)
                                       (83.0% logic, 17.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               5.157ns (Levels of Logic = 3)
  Source:            cam_LV (PAD)
  Destination:       FIFO_WE (PAD)

  Data Path: cam_LV to FIFO_WE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  cam_LV_IBUF (cam_LV_IBUF)
     INV:I->O              1   0.206   0.579  FIFO_WE1_INV_0 (FIFO_WE_OBUF)
     OBUF:I->O                 2.571          FIFO_WE_OBUF (FIFO_WE)
    ----------------------------------------
    Total                      5.157ns (3.999ns logic, 1.158ns route)
                                       (77.5% logic, 22.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk_1MHz_unbuf
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_1MHz_unbuf |    5.186|         |         |         |
sysclk         |    4.436|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_20Hz_unbuf
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_20Hz_unbuf |    2.306|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sysclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_1MHz_unbuf |    3.079|         |         |         |
clk_20Hz_unbuf |    1.128|         |         |         |
sysclk         |    6.873|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 7.79 secs
 
--> 

Total memory usage is 296472 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :   13 (   0 filtered)

