#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sat Sep  9 17:14:43 2023
# Process ID: 11728
# Current directory: C:/Users/82106/Documents/GitHub/ECE_exp2/week2/week2_fulladder/fulladder
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5116 C:\Users\82106\Documents\GitHub\ECE_exp2\week2\week2_fulladder\fulladder\fulladder.xpr
# Log file: C:/Users/82106/Documents/GitHub/ECE_exp2/week2/week2_fulladder/fulladder/vivado.log
# Journal file: C:/Users/82106/Documents/GitHub/ECE_exp2/week2/week2_fulladder/fulladder\vivado.jou
# Running On: BAYERNchampions, OS: Windows, CPU Frequency: 2496 MHz, CPU Physical cores: 4, Host memory: 16873 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/82106/Documents/GitHub/ECE_exp2/week2/week2_fulladder/fulladder/fulladder.xpr
update_compile_order -fileset sources_1
close [ open C:/Users/82106/Documents/GitHub/ECE_exp2/week2/week2_fulladder/fulladder/fulladder.srcs/sources_1/new/fulladder.v w ]
add_files C:/Users/82106/Documents/GitHub/ECE_exp2/week2/week2_fulladder/fulladder/fulladder.srcs/sources_1/new/fulladder.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
set_property IOSTANDARD LVCMOS33 [get_ports [list Cin]]
set_property IOSTANDARD LVCMOS33 [get_ports [list Cin]]
set_property IOSTANDARD LVCMOS33 [get_ports [list Cout]]
set_property IOSTANDARD LVCMOS33 [get_ports [list S]]
set_property IOSTANDARD LVCMOS33 [get_ports [list x]]
set_property IOSTANDARD LVCMOS33 [get_ports [list y]]
set_property IOSTANDARD LVCMOS33 [get_ports [list Cin]]
set_property IOSTANDARD LVCMOS33 [get_ports [list Cout]]
set_property IOSTANDARD LVCMOS33 [get_ports [list S]]
place_ports x Y1
place_ports y W3
place_ports Cin U2
place_ports Cout L4
place_ports S M4
save_constraints
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
file mkdir C:/Users/82106/Documents/GitHub/ECE_exp2/week2/week2_fulladder/fulladder/fulladder.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/82106/Documents/GitHub/ECE_exp2/week2/week2_fulladder/fulladder/fulladder.srcs/sim_1/new/fulladder.v w ]
add_files -fileset sim_1 C:/Users/82106/Documents/GitHub/ECE_exp2/week2/week2_fulladder/fulladder/fulladder.srcs/sim_1/new/fulladder.v
update_compile_order -fileset sim_1
close_design
open_run synth_1 -name synth_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
export_ip_user_files -of_objects  [get_files C:/Users/82106/Documents/GitHub/ECE_exp2/week2/week2_fulladder/fulladder/fulladder.srcs/constrs_1/new/halfadder.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 C:/Users/82106/Documents/GitHub/ECE_exp2/week2/week2_fulladder/fulladder/fulladder.srcs/constrs_1/new/halfadder.xdc
set_property IOSTANDARD LVCMOS15 [get_ports [list Cin]]
set_property IOSTANDARD LVCMOS33 [get_ports [list Cin]]
close [ open C:/Users/82106/Documents/GitHub/ECE_exp2/week2/week2_fulladder/fulladder/fulladder.srcs/constrs_1/new/fulladder.xdc w ]
add_files -fileset constrs_1 C:/Users/82106/Documents/GitHub/ECE_exp2/week2/week2_fulladder/fulladder/fulladder.srcs/constrs_1/new/fulladder.xdc
set_property target_constrs_file C:/Users/82106/Documents/GitHub/ECE_exp2/week2/week2_fulladder/fulladder/fulladder.srcs/constrs_1/new/fulladder.xdc [current_fileset -constrset]
save_constraints -force
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
current_design synth_1
close_design
open_run synth_1 -name synth_1
reset_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
close_design
open_run impl_1
export_ip_user_files -of_objects  [get_files C:/Users/82106/Documents/GitHub/ECE_exp2/week2/week2_fulladder/fulladder/fulladder.srcs/sim_1/new/fulladder.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Users/82106/Documents/GitHub/ECE_exp2/week2/week2_fulladder/fulladder/fulladder.srcs/sim_1/new/fulladder.v
remove_files  -fileset sim_1 C:/Users/82106/Documents/GitHub/ECE_exp2/week2/week2_fulladder/fulladder/fulladder.srcs/sim_1/new/fulladder.v
remove_files  -fileset sim_1 C:/Users/82106/Documents/GitHub/ECE_exp2/week2/week2_fulladder/fulladder/fulladder.srcs/sim_1/new/fulladder.v
file delete -force C:/Users/82106/Documents/GitHub/ECE_exp2/week2/week2_fulladder/fulladder/fulladder.srcs/sim_1/new/fulladder.v
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/82106/Documents/GitHub/ECE_exp2/week2/week2_fulladder/fulladder/fulladder.srcs/sim_1/new/fulladder_tb.v w ]
add_files -fileset sim_1 C:/Users/82106/Documents/GitHub/ECE_exp2/week2/week2_fulladder/fulladder/fulladder.srcs/sim_1/new/fulladder_tb.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
source fulladder_tb.tcl
close_sim
