Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot multiplier_compressor_better_tb_behav xil_defaultlib.multiplier_compressor_better_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'cin' [D:/CAD PROJECT/multiplier_compressor_better/multiplier_compressor_better.srcs/sources_1/new/multiplier_compressor_better.sv:187]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'p2' [D:/CAD PROJECT/Prefix_adder4bit/Prefix_adder4bit.srcs/sources_1/new/Prefix_adder4bit.sv:37]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Half_adder
Compiling module xil_defaultlib.exact_compressor
Compiling module xil_defaultlib.Full_adder
Compiling module xil_defaultlib.gen_prop
Compiling module xil_defaultlib.GP_block
Compiling module xil_defaultlib.sum_prefix
Compiling module xil_defaultlib.Prefix_adder4bit
Compiling module xil_defaultlib.ripple_16
Compiling module xil_defaultlib.multiplier_compressor_better
Compiling module xil_defaultlib.multiplier_compressor_better_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multiplier_compressor_better_tb_behav
