$date
	Thu Jul 03 23:07:28 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_async_fifo $end
$var wire 1 ! full $end
$var wire 1 " empty $end
$var wire 8 # data_out [7:0] $end
$var parameter 32 $ DATA_WIDTH $end
$var parameter 32 % DEPTH $end
$var parameter 32 & PTR_WIDTH $end
$var reg 8 ' data_in [7:0] $end
$var reg 1 ( r_en $end
$var reg 1 ) rclk $end
$var reg 1 * rrst_n $end
$var reg 1 + w_en $end
$var reg 1 , wclk $end
$var reg 1 - wrst_n $end
$var integer 32 . i [31:0] $end
$scope module dut $end
$var wire 8 / data_in [7:0] $end
$var wire 1 ( r_en $end
$var wire 1 ) rclk $end
$var wire 1 * rrst_n $end
$var wire 1 + w_en $end
$var wire 1 , wclk $end
$var wire 1 - wrst_n $end
$var wire 4 0 g_wptr_sync [3:0] $end
$var wire 4 1 g_wptr [3:0] $end
$var wire 4 2 g_rptr_sync [3:0] $end
$var wire 4 3 g_rptr [3:0] $end
$var wire 1 ! full $end
$var wire 1 " empty $end
$var wire 8 4 data_out [7:0] $end
$var wire 4 5 b_wptr [3:0] $end
$var wire 4 6 b_rptr [3:0] $end
$var parameter 32 7 DATA_WIDTH $end
$var parameter 32 8 DEPTH $end
$var parameter 32 9 PTR_WIDTH $end
$scope module fifom $end
$var wire 8 : data_in [7:0] $end
$var wire 1 ( r_en $end
$var wire 1 ) rclk $end
$var wire 1 + w_en $end
$var wire 1 , wclk $end
$var wire 1 ! full $end
$var wire 1 " empty $end
$var wire 4 ; b_wptr [3:0] $end
$var wire 4 < b_rptr [3:0] $end
$var parameter 32 = DATA_WIDTH $end
$var parameter 32 > DEPTH $end
$var parameter 32 ? PTR_WIDTH $end
$var reg 8 @ data_out [7:0] $end
$upscope $end
$scope module rptr_h $end
$var wire 4 A g_rptr_next [3:0] $end
$var wire 1 ( r_en $end
$var wire 1 ) rclk $end
$var wire 1 * rrst_n $end
$var wire 1 B rempty $end
$var wire 4 C g_wptr_sync [3:0] $end
$var wire 4 D b_rptr_next [3:0] $end
$var parameter 32 E PTR_WIDTH $end
$var reg 4 F b_rptr [3:0] $end
$var reg 1 " empty $end
$var reg 4 G g_rptr [3:0] $end
$upscope $end
$scope module sync_rptr $end
$var wire 1 , clk $end
$var wire 4 H d_in [3:0] $end
$var wire 1 - rst_n $end
$var parameter 32 I WIDTH $end
$var reg 4 J d_out [3:0] $end
$var reg 4 K q1 [3:0] $end
$upscope $end
$scope module sync_wptr $end
$var wire 1 ) clk $end
$var wire 1 * rst_n $end
$var wire 4 L d_in [3:0] $end
$var parameter 32 M WIDTH $end
$var reg 4 N d_out [3:0] $end
$var reg 4 O q1 [3:0] $end
$upscope $end
$scope module wptr_h $end
$var wire 4 P g_rptr_sync [3:0] $end
$var wire 4 Q g_wptr_next [3:0] $end
$var wire 1 + w_en $end
$var wire 1 , wclk $end
$var wire 1 - wrst_n $end
$var wire 1 R wfull $end
$var wire 4 S b_wptr_next [3:0] $end
$var parameter 32 T PTR_WIDTH $end
$var reg 4 U b_wptr [3:0] $end
$var reg 1 ! full $end
$var reg 4 V g_wptr [3:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b11 T
b11 M
b11 I
b11 E
b11 ?
b1000 >
b1000 =
b11 9
b1000 8
b1000 7
b11 &
b1000 %
b1000 $
$end
#0
$dumpvars
b0 V
b0 U
b0 S
xR
b0 Q
bx P
bx O
bx N
b0 L
bx K
bx J
b0 H
b0 G
b0 F
b0 D
bx C
xB
b0 A
bx @
b0 <
b0 ;
b0 :
b0 6
b0 5
bx 4
b0 3
bx 2
b0 1
bx 0
b0 /
bx .
0-
0,
0+
0*
0)
0(
b0 '
bx #
1"
0!
$end
#5000
0R
b0 2
b0 J
b0 P
b0 K
1,
#7000
1B
b0 0
b0 C
b0 N
b0 O
1)
#10000
0,
#14000
0)
#15000
1,
#20000
b1 Q
b1 S
1+
0,
b1 .
1*
1-
#21000
1)
#25000
b11 Q
b1 1
b1 L
b1 V
b10 S
b1 5
b1 ;
b1 U
1,
#28000
0)
#30000
b10 .
b1 '
b1 /
b1 :
0,
#35000
b10 Q
b11 1
b11 L
b11 V
b11 S
b10 5
b10 ;
b10 U
b1 O
1,
1)
#40000
b11 .
b10 '
b10 /
b10 :
0,
#42000
0)
#45000
b110 Q
b10 1
b10 L
b10 V
b100 S
b11 5
b11 ;
b11 U
1,
#49000
0B
b1 0
b1 C
b1 N
b10 O
1)
#50000
b100 .
b11 '
b11 /
b11 :
0,
#55000
b111 Q
b110 1
b110 L
b110 V
b101 S
b100 5
b100 ;
b100 U
1,
#56000
0)
#60000
b101 .
b100 '
b100 /
b100 :
0,
#63000
b10 0
b10 C
b10 N
b110 O
0"
1)
#65000
b101 Q
b111 1
b111 L
b111 V
b110 S
b101 5
b101 ;
b101 U
1,
#70000
b110 .
b101 '
b101 /
b101 :
0,
0)
#75000
b100 Q
b101 1
b101 L
b101 V
b111 S
b110 5
b110 ;
b110 U
1,
#77000
b110 0
b110 C
b110 N
b101 O
1)
#80000
b111 .
b110 '
b110 /
b110 :
0,
#84000
0)
#85000
1R
b1100 Q
b100 1
b100 L
b100 V
b1000 S
b111 5
b111 ;
b111 U
1,
#90000
0R
b100 Q
b111 S
0+
b1000 .
b111 '
b111 /
b111 :
0,
#91000
b101 0
b101 C
b101 N
b100 O
1)
#95000
1,
#98000
0)
#100000
0,
#105000
b100 0
b100 C
b100 N
1,
1)
#110000
0,
#112000
0)
#115000
1,
#119000
1)
#120000
0,
#125000
1,
#126000
0)
#130000
0,
#133000
1)
#135000
1,
#140000
b1 A
b1 D
1(
0,
0)
b0 .
#145000
1,
#147000
b11 A
b0 #
b0 4
b0 @
b1 3
b1 G
b1 H
b10 D
b1 6
b1 <
b1 F
b1 .
1)
#150000
0,
#154000
0)
#155000
b1 K
1,
#160000
0,
#161000
b10 A
b1 #
b1 4
b1 @
b11 3
b11 G
b11 H
b11 D
b10 6
b10 <
b10 F
b10 .
1)
#165000
b1 2
b1 J
b1 P
b11 K
1,
#168000
0)
#170000
0,
#175000
b110 A
b11 2
b11 J
b11 P
b10 #
b10 4
b10 @
b10 3
b10 G
b10 H
b100 D
b11 6
b11 <
b11 F
b11 .
1,
1)
#180000
0,
#182000
0)
#185000
b10 K
1,
#189000
b111 A
b11 #
b11 4
b11 @
b110 3
b110 G
b110 H
b101 D
b100 6
b100 <
b100 F
b100 .
1)
#190000
0,
#195000
b10 2
b10 J
b10 P
b110 K
1,
#196000
0)
#200000
0,
#203000
0B
b101 A
b100 #
b100 4
b100 @
b111 3
b111 G
b111 H
b110 D
b101 6
b101 <
b101 F
b101 .
1)
#205000
b110 2
b110 J
b110 P
b111 K
1,
#210000
0,
0)
#215000
b111 2
b111 J
b111 P
1,
#217000
1B
b100 A
b101 #
b101 4
b101 @
b101 3
b101 G
b101 H
b111 D
b110 6
b110 <
b110 F
b110 .
1)
#220000
0,
#224000
0)
#225000
b101 K
1,
#230000
0,
#231000
1B
b100 A
b110 #
b110 4
b110 @
1"
b100 3
b100 G
b100 H
b111 D
b111 6
b111 <
b111 F
b111 .
1)
#235000
b101 2
b101 J
b101 P
b100 K
1,
#238000
0(
b1000 .
0)
#240000
0,
#245000
b100 2
b100 J
b100 P
1,
1)
#250000
0,
#252000
0)
#255000
1,
#259000
1)
#260000
0,
#265000
1,
#266000
0)
#270000
0,
#273000
1)
#275000
1,
#280000
0,
0)
#285000
1,
#287000
1)
#288000
b0 .
#290000
b1100 Q
b1000 S
b1 .
1+
b1100100 '
b1100100 /
b1100100 :
0,
#294000
0)
#295000
b1101 Q
b1100 1
b1100 L
b1100 V
b1001 S
b1000 5
b1000 ;
b1000 U
1,
#300000
b10 .
b1100101 '
b1100101 /
b1100101 :
0,
#301000
b1100 O
1)
#305000
b1111 Q
b1101 1
b1101 L
b1101 V
b1010 S
b1001 5
b1001 ;
b1001 U
1,
#308000
0)
#310000
b11 .
b1100110 '
b1100110 /
b1100110 :
0,
#315000
b1110 Q
b1111 1
b1111 L
b1111 V
b1011 S
b1010 5
b1010 ;
b1010 U
0B
b1100 0
b1100 C
b1100 N
b1101 O
1,
1)
#320000
b100 .
b1100111 '
b1100111 /
b1100111 :
0,
#322000
0)
#325000
b1010 Q
b1110 1
b1110 L
b1110 V
b1100 S
b1011 5
b1011 ;
b1011 U
1,
#329000
b1101 0
b1101 C
b1101 N
b1110 O
0"
1)
#330000
b101 .
b1101000 '
b1101000 /
b1101000 :
0,
#335000
b1011 Q
b1010 1
b1010 L
b1010 V
b1101 S
b1100 5
b1100 ;
b1100 U
1,
#336000
0)
#340000
b110 .
b1101001 '
b1101001 /
b1101001 :
0,
#343000
b1110 0
b1110 C
b1110 N
b1010 O
1)
#345000
0R
b1001 Q
b1011 1
b1011 L
b1011 V
b1110 S
b1101 5
b1101 ;
b1101 U
1,
#350000
b111 .
b1101010 '
b1101010 /
b1101010 :
0,
0)
#355000
1R
b1000 Q
b1001 1
b1001 L
b1001 V
b1111 S
b1110 5
b1110 ;
b1110 U
1,
#357000
b1010 0
b1010 C
b1010 N
b1001 O
1)
#360000
b1000 .
b1101011 '
b1101011 /
b1101011 :
0,
#364000
0)
#365000
1R
b1000 Q
1!
b1000 1
b1000 L
b1000 V
b1111 S
b1111 5
b1111 ;
b1111 U
1,
#370000
b1001 .
0+
0,
#371000
b1001 0
b1001 C
b1001 N
b1000 O
1)
#375000
1,
#378000
0)
#380000
b1010 .
0,
#385000
b1000 0
b1000 C
b1000 N
1,
1)
#390000
0,
#392000
0)
#395000
1,
#399000
1)
#400000
0,
#405000
1,
#406000
0)
#410000
0,
#413000
1)
#415000
1,
#420000
0,
0)
#425000
1,
#427000
1)
#430000
0,
b0 .
#434000
b1100 A
b1000 D
1(
0)
#435000
1,
#440000
0,
#441000
b1101 A
b1100100 #
b1100100 4
b1100100 @
b1100 3
b1100 G
b1100 H
b1001 D
b1000 6
b1000 <
b1000 F
b1 .
1)
#445000
b1100 K
1,
#448000
0)
#450000
0,
#455000
0R
b1111 A
b1100 2
b1100 J
b1100 P
b1100101 #
b1100101 4
b1100101 @
b1101 3
b1101 G
b1101 H
b1010 D
b1001 6
b1001 <
b1001 F
b10 .
1,
1)
#460000
0,
#462000
0)
#465000
b1101 K
0!
1,
#469000
b1110 A
b1100110 #
b1100110 4
b1100110 @
b1111 3
b1111 G
b1111 H
b1011 D
b1010 6
b1010 <
b1010 F
b11 .
1)
#470000
0,
#475000
b1101 2
b1101 J
b1101 P
b1111 K
1,
#476000
0)
#480000
0,
#483000
b1010 A
b1100111 #
b1100111 4
b1100111 @
b1110 3
b1110 G
b1110 H
b1100 D
b1011 6
b1011 <
b1011 F
b100 .
1)
#485000
b1111 2
b1111 J
b1111 P
b1110 K
1,
#490000
0,
0)
#495000
b1110 2
b1110 J
b1110 P
1,
#497000
b1011 A
b1101000 #
b1101000 4
b1101000 @
b1010 3
b1010 G
b1010 H
b1101 D
b1100 6
b1100 <
b1100 F
b101 .
1)
#500000
0,
#504000
0)
#505000
b1010 K
1,
#510000
0,
#511000
0B
b1001 A
b1101001 #
b1101001 4
b1101001 @
b1011 3
b1011 G
b1011 H
b1110 D
b1101 6
b1101 <
b1101 F
b110 .
1)
#515000
b1010 2
b1010 J
b1010 P
b1011 K
1,
#518000
0)
#520000
0,
#525000
1B
b1000 A
b1011 2
b1011 J
b1011 P
b1101010 #
b1101010 4
b1101010 @
b1001 3
b1001 G
b1001 H
b1111 D
b1110 6
b1110 <
b1110 F
b111 .
1,
1)
#530000
0,
#532000
0)
#535000
b1001 K
1,
#539000
1B
b1000 A
b1101011 #
b1101011 4
b1101011 @
1"
b1000 3
b1000 G
b1000 H
b1111 D
b1111 6
b1111 <
b1111 F
b1000 .
1)
#540000
0,
#545000
b1001 2
b1001 J
b1001 P
b1000 K
1,
#546000
b1001 .
0(
0)
#550000
0,
#553000
1)
#555000
b1000 2
b1000 J
b1000 P
1,
#560000
b1010 .
0,
0)
#565000
1,
#567000
1)
#570000
0,
#574000
0)
#575000
1,
#580000
0,
#581000
1)
#585000
1,
#588000
0)
#590000
0,
#595000
1,
1)
#600000
0,
#602000
0)
#605000
1,
#609000
1)
#610000
0,
