
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.034805                       # Number of seconds simulated
sim_ticks                                 34805277381                       # Number of ticks simulated
final_tick                               561109327389                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 148628                       # Simulator instruction rate (inst/s)
host_op_rate                                   187434                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2356029                       # Simulator tick rate (ticks/s)
host_mem_usage                               16893308                       # Number of bytes of host memory used
host_seconds                                 14772.86                       # Real time elapsed on the host
sim_insts                                  2195663336                       # Number of instructions simulated
sim_ops                                    2768928521                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       430208                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       683264                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1117312                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3840                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       816384                       # Number of bytes written to this memory
system.physmem.bytes_written::total            816384                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         3361                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         5338                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  8729                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            6378                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 6378                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        58842                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     12360424                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        51486                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     19631046                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                32101798                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        58842                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        51486                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             110328                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          23455753                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               23455753                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          23455753                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        58842                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     12360424                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        51486                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     19631046                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               55557552                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                83465894                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31523440                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25716888                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2102820                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13443790                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12439977                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3263273                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        92611                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32676954                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             171279269                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31523440                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15703250                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             37138081                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10972920                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4509645                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           44                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15908666                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       808446                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     83177424                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.546529                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.340426                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        46039343     55.35%     55.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3030458      3.64%     58.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         4572424      5.50%     64.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3165308      3.81%     68.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2219477      2.67%     70.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2171954      2.61%     73.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1311827      1.58%     75.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2799195      3.37%     78.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17867438     21.48%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     83177424                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.377680                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.052087                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33610836                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      4738308                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         35458554                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       517235                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8852483                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5311671                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          250                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     205120624                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1241                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8852483                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35476165                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         494535                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1540789                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         34072237                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2741209                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     199038282                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents       1150791                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       930005                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    279119911                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    926547284                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    926547284                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171990357                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       107129479                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        35942                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17151                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          8140361                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18251412                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9344824                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       111443                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3110234                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         185559659                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        34238                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        148240285                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       294263                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     61828366                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    189277925                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           62                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     83177424                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.782218                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.915485                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     29484726     35.45%     35.45% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     16605987     19.96%     55.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12264849     14.75%     70.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8030196      9.65%     79.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8023163      9.65%     89.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3902384      4.69%     94.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3437501      4.13%     98.28% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       644510      0.77%     99.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       784108      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     83177424                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         808483     71.29%     71.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     71.29% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        160147     14.12%     85.41% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       165505     14.59%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    124010331     83.65%     83.65% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1872601      1.26%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        17087      0.01%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14568106      9.83%     94.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7772160      5.24%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     148240285                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.776058                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1134135                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007651                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381086384                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    247422648                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    144148895                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149374420                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       466026                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7075602                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         6351                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          387                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2237801                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8852483                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         257800                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        48762                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    185593903                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       640640                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18251412                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9344824                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17150                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         41259                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          387                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1281638                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1144162                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2425800                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145524490                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13617262                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2715787                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21204869                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20692493                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7587607                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.743520                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             144211166                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            144148895                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93404978                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        265371603                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.727039                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.351978                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123264152                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     62329957                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        34176                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2119757                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     74324941                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.658449                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.176713                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     28192304     37.93%     37.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     21390419     28.78%     66.71% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8077620     10.87%     77.58% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4527706      6.09%     83.67% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3846602      5.18%     88.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1718836      2.31%     91.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1648758      2.22%     93.38% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1119329      1.51%     94.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3803367      5.12%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     74324941                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123264152                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18282827                       # Number of memory references committed
system.switch_cpus0.commit.loads             11175804                       # Number of loads committed
system.switch_cpus0.commit.membars              17088                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17884103                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110969711                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2549483                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3803367                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           256115683                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          380046336                       # The number of ROB writes
system.switch_cpus0.timesIdled                  17319                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 288470                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123264152                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.834659                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.834659                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.198094                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.198094                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       653573345                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      200505092                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      188552780                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         34176                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                83465894                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        30687127                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     24958650                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2049883                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13046235                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12094729                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3152975                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        90400                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     33934572                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             167600087                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           30687127                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15247704                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             35202952                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10517611                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5012905                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         16581302                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       811948                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     82583483                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.500038                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.302102                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        47380531     57.37%     57.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1887786      2.29%     59.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2458939      2.98%     62.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3736088      4.52%     67.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3620864      4.38%     71.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2762417      3.34%     74.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1639166      1.98%     76.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2464144      2.98%     79.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        16633548     20.14%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     82583483                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.367661                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.008007                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        35064289                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4896619                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         33924656                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       265106                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8432812                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5207169                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          275                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     200474489                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1309                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8432812                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        36910677                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1000098                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1190692                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         32300247                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2748950                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     194662683                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          668                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1186615                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       864611                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    271214023                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    906561165                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    906561165                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    168715149                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       102498830                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        41173                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        23170                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          7770538                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18030533                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9570149                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       185001                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3008962                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         180945509                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        39121                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        145807440                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       273001                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     58808432                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    178692509                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         6177                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     82583483                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.765576                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.898883                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     28468359     34.47%     34.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     18224218     22.07%     56.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11733252     14.21%     70.75% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8039549      9.74%     80.48% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7531264      9.12%     89.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4009855      4.86%     94.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2952743      3.58%     98.03% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       886662      1.07%     99.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       737581      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     82583483                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         717443     69.11%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             8      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        147506     14.21%     83.32% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       173184     16.68%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    121323781     83.21%     83.21% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2059690      1.41%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16470      0.01%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14383925      9.87%     94.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8023574      5.50%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     145807440                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.746910                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1038141                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007120                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    375509501                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    239793887                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    141704336                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     146845581                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       494711                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      6896692                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2205                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          864                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2433560                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked          120                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8432812                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         581819                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        96885                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    180984630                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      1177426                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18030533                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9570149                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        22649                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         73322                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          864                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1254289                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1156322                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2410611                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    142999259                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13543540                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2808177                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21380711                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20028857                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7837171                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.713266                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             141742081                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            141704336                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         91035874                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        255619735                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.697751                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356138                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     98809156                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    121440515                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     59544330                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32944                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2083588                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     74150671                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.637753                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.155827                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     28357983     38.24%     38.24% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     21408204     28.87%     67.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      7893579     10.65%     77.76% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4520259      6.10%     83.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3766092      5.08%     88.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1839084      2.48%     91.42% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1854883      2.50%     93.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       789406      1.06%     94.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3721181      5.02%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     74150671                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     98809156                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     121440515                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18270421                       # Number of memory references committed
system.switch_cpus1.commit.loads             11133836                       # Number of loads committed
system.switch_cpus1.commit.membars              16472                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17417143                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        109462440                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2477905                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3721181                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           251414335                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          370406908                       # The number of ROB writes
system.switch_cpus1.timesIdled                  31091                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 882411                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           98809156                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            121440515                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     98809156                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.844718                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.844718                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.183827                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.183827                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       643511974                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      195704133                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      185208008                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32944                       # number of misc regfile writes
system.l2.replacements                           8729                       # number of replacements
system.l2.tagsinuse                      32767.982948                       # Cycle average of tags in use
system.l2.total_refs                           987567                       # Total number of references to valid blocks.
system.l2.sampled_refs                          41497                       # Sample count of references to valid blocks.
system.l2.avg_refs                          23.798516                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          4082.419450                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     15.898853                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   1678.646082                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     13.997508                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   2696.154508                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.inst              0.706719                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           9365.660511                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.inst              0.365947                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data          14914.133372                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.124586                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000485                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.051228                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000427                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.082280                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.inst             0.000022                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.285817                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.inst             0.000011                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.455143                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999999                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        29713                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        46378                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   76091                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            34820                       # number of Writeback hits
system.l2.Writeback_hits::total                 34820                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        29713                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        46378                       # number of demand (read+write) hits
system.l2.demand_hits::total                    76091                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        29713                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        46378                       # number of overall hits
system.l2.overall_hits::total                   76091                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         3361                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         5333                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  8724                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            5                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   5                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         3361                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         5338                       # number of demand (read+write) misses
system.l2.demand_misses::total                   8729                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         3361                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         5338                       # number of overall misses
system.l2.overall_misses::total                  8729                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       714456                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    182471026                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       678241                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    279671938                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       463535661                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data       183408                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        183408                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       714456                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    182471026                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       678241                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    279855346                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        463719069                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       714456                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    182471026                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       678241                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    279855346                       # number of overall miss cycles
system.l2.overall_miss_latency::total       463719069                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        33074                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        51711                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               84815                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        34820                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             34820                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data            5                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 5                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        33074                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        51716                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                84820                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        33074                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        51716                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               84820                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.101621                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.103131                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.102859                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.101621                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.103218                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.102912                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.101621                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.103218                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.102912                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 44653.500000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 54290.695031                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 48445.785714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 52441.765985                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 53133.386176                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 36681.600000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 36681.600000                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 44653.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 54290.695031                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 48445.785714                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 52427.003747                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 53123.962539                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 44653.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 54290.695031                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 48445.785714                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 52427.003747                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 53123.962539                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 6378                       # number of writebacks
system.l2.writebacks::total                      6378                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         3361                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         5333                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             8724                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data            5                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              5                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         3361                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         5338                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              8729                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         3361                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         5338                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             8729                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       622241                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    163069148                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       596536                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    248657293                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    412945218                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data       155309                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       155309                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       622241                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    163069148                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       596536                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    248812602                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    413100527                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       622241                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    163069148                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       596536                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    248812602                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    413100527                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.101621                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.103131                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.102859                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.101621                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.103218                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.102912                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.101621                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.103218                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.102912                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 38890.062500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 48518.044630                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 42609.714286                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 46626.156572                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 47334.389959                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 31061.800000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 31061.800000                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 38890.062500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 48518.044630                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 42609.714286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 46611.577744                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 47325.068966                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 38890.062500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 48518.044630                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 42609.714286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 46611.577744                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 47325.068966                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               461.996216                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015916299                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2198953.028139                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    15.996216                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          446                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.025635                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.714744                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.740379                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15908647                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15908647                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15908647                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15908647                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15908647                       # number of overall hits
system.cpu0.icache.overall_hits::total       15908647                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           19                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           19                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           19                       # number of overall misses
system.cpu0.icache.overall_misses::total           19                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       915361                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       915361                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       915361                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       915361                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       915361                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       915361                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15908666                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15908666                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15908666                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15908666                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15908666                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15908666                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 48176.894737                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 48176.894737                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 48176.894737                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 48176.894737                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 48176.894737                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 48176.894737                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       735468                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       735468                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       735468                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       735468                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       735468                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       735468                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 45966.750000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 45966.750000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 45966.750000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 45966.750000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 45966.750000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 45966.750000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 33074                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               163644264                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 33330                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4909.818902                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.413985                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.586015                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.903961                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.096039                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10363654                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10363654                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7072849                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7072849                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17121                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17121                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        17088                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        17088                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17436503                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17436503                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17436503                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17436503                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        66978                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        66978                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        66978                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         66978                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        66978                       # number of overall misses
system.cpu0.dcache.overall_misses::total        66978                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1635681122                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1635681122                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1635681122                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1635681122                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1635681122                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1635681122                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10430632                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10430632                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7072849                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7072849                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17121                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17121                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        17088                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        17088                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17503481                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17503481                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17503481                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17503481                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.006421                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.006421                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.003827                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.003827                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.003827                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.003827                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 24421.169966                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 24421.169966                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 24421.169966                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 24421.169966                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 24421.169966                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 24421.169966                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        10041                       # number of writebacks
system.cpu0.dcache.writebacks::total            10041                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        33904                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        33904                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        33904                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        33904                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        33904                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        33904                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        33074                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        33074                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        33074                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        33074                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        33074                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        33074                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    432220424                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    432220424                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    432220424                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    432220424                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    432220424                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    432220424                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003171                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003171                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001890                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001890                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001890                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001890                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 13068.283969                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 13068.283969                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 13068.283969                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 13068.283969                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 13068.283969                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 13068.283969                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               496.997505                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1013443080                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2039120.885312                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.997505                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022432                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.796470                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     16581285                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       16581285                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     16581285                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        16581285                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     16581285                       # number of overall hits
system.cpu1.icache.overall_hits::total       16581285                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       862760                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       862760                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       862760                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       862760                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       862760                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       862760                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     16581302                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     16581302                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     16581302                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     16581302                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     16581302                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     16581302                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 50750.588235                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 50750.588235                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 50750.588235                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 50750.588235                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 50750.588235                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 50750.588235                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       704919                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       704919                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       704919                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       704919                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       704919                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       704919                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 50351.357143                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 50351.357143                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 50351.357143                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 50351.357143                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 50351.357143                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 50351.357143                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 51716                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               172924218                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 51972                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3327.257331                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.274042                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.725958                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.911227                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.088773                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10302940                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10302940                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7099585                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7099585                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17413                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17413                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16472                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16472                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17402525                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17402525                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17402525                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17402525                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       130929                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       130929                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         3043                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         3043                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       133972                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        133972                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       133972                       # number of overall misses
system.cpu1.dcache.overall_misses::total       133972                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   3673912317                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   3673912317                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    165984240                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    165984240                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   3839896557                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   3839896557                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   3839896557                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   3839896557                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10433869                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10433869                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7102628                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7102628                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17413                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17413                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16472                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16472                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17536497                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17536497                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17536497                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17536497                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012548                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012548                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000428                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000428                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007640                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007640                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007640                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007640                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 28060.340467                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 28060.340467                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 54546.250411                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 54546.250411                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 28661.933516                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 28661.933516                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 28661.933516                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 28661.933516                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       456898                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             13                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets        35146                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        24779                       # number of writebacks
system.cpu1.dcache.writebacks::total            24779                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        79218                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        79218                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         3038                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         3038                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        82256                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        82256                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        82256                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        82256                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        51711                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        51711                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            5                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            5                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        51716                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        51716                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        51716                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        51716                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    676520128                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    676520128                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       188408                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       188408                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    676708536                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    676708536                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    676708536                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    676708536                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004956                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004956                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002949                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002949                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002949                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002949                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 13082.712150                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 13082.712150                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 37681.600000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 37681.600000                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 13085.090417                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 13085.090417                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 13085.090417                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 13085.090417                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
