WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2500366 heartbeat IPC: 3.99942 cumulative IPC: 3.99942 (Simulation time: 0 hr 0 min 16 sec) 
Warmup finished CPU 0 instructions: 10000001 cycles: 2500367 cumulative IPC: 3.99942 (Simulation time: 0 hr 0 min 16 sec) 

Warmup complete CPU 0 instructions: 10000001 cycles: 2500367 (Simulation time: 0 hr 0 min 16 sec) 

Heartbeat CPU 0 instructions: 20000002 cycles: 9172520 heartbeat IPC: 1.49877 cumulative IPC: 1.49877 (Simulation time: 0 hr 0 min 52 sec) 
Heartbeat CPU 0 instructions: 30000002 cycles: 14352176 heartbeat IPC: 1.93064 cumulative IPC: 1.68751 (Simulation time: 0 hr 1 min 23 sec) 
Heartbeat CPU 0 instructions: 40000004 cycles: 21151418 heartbeat IPC: 1.47076 cumulative IPC: 1.60849 (Simulation time: 0 hr 2 min 0 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 26513651 heartbeat IPC: 1.8649 cumulative IPC: 1.66575 (Simulation time: 0 hr 2 min 31 sec) 
Heartbeat CPU 0 instructions: 60000001 cycles: 33419075 heartbeat IPC: 1.44814 cumulative IPC: 1.61715 (Simulation time: 0 hr 3 min 9 sec) 
Simulation finished CPU 0 instructions: 50000000 cycles: 30918709 cumulative IPC: 1.61715 (Simulation time: 0 hr 3 min 9 sec) 

Simulation complete CPU 0 instructions: 50000000 cycles: 30918709 (Simulation time: 0 hr 3 min 9 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs benchmarks/654.roms_s-293B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.61715 instructions: 50000000 cycles: 30918709
CPU 0 Branch Prediction Accuracy: 99.7996% MPKI: 0.0260001 Average ROB Occupancy at Mispredict: 344.527
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.0260001
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

LLC TOTAL       ACCESS:     719199  HIT:     422315  MISS:     296884
LLC LOAD         ACCESS:     271503  HIT:     157845  MISS:     113658
LLC RFO          ACCESS:     216901  HIT:      54397  MISS:     162504
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:     223301  HIT:     209754  MISS:      13547
LLC TRANSLATION  ACCESS:       7494  HIT:        319  MISS:       7175
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 436.219 cycles
cpu0_DTLB TOTAL       ACCESS:   14705798  HIT:   14646237  MISS:      59561
cpu0_DTLB LOAD         ACCESS:   14705798  HIT:   14646237  MISS:      59561
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 100.83 cycles
cpu0_ITLB TOTAL       ACCESS:        632  HIT:        632  MISS:          0
cpu0_ITLB LOAD         ACCESS:        632  HIT:        632  MISS:          0
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL       ACCESS:   18600668  HIT:   13565116  MISS:    5035552
cpu0_L1D LOAD         ACCESS:   12703992  HIT:    9938781  MISS:    2765211
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:    5846729  HIT:    3626275  MISS:    2220454
cpu0_L1D TRANSLATION  ACCESS:      49947  HIT:         60  MISS:      49887
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 29.0962 cycles
cpu0_L1I TOTAL       ACCESS:        856  HIT:        856  MISS:          0
cpu0_L1I LOAD         ACCESS:        856  HIT:        856  MISS:          0
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL       ACCESS:     871870  HIT:     249089  MISS:     622781
cpu0_L2C LOAD         ACCESS:     363803  HIT:      92300  MISS:     271503
cpu0_L2C RFO          ACCESS:     250782  HIT:      33878  MISS:     216904
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:     249709  HIT:     122829  MISS:     126880
cpu0_L2C TRANSLATION  ACCESS:       7576  HIT:         82  MISS:       7494
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 224.343 cycles
cpu0_STLB TOTAL       ACCESS:      12822  HIT:       7783  MISS:       5039
cpu0_STLB LOAD         ACCESS:      12822  HIT:       7783  MISS:       5039
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 1170.31 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:      68027
  ROW_BUFFER_MISS:     215135
 AVG DBUS CONGESTED CYCLE:    3.95995
 WQ ROW_BUFFER_HIT:       5250
  ROW_BUFFER_MISS:     154630  FULL:          0
