

================================================================
== Vitis HLS Report for 'huff_make_dhuff_tb_1_Pipeline_VITIS_LOOP_664_6'
================================================================
* Date:           Tue Jun 18 12:24:17 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        jpeg_ahls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.597 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       19|       19|  95.000 ns|  95.000 ns|   19|   19|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_664_6  |       17|       17|         3|          1|          1|    16|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.69>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_dhtbl_ml_4 = alloca i32 1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:632]   --->   Operation 6 'alloca' 'p_dhtbl_ml_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p = alloca i32 1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:628]   --->   Operation 7 'alloca' 'p' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_dhtbl_ml = alloca i32 1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:632]   --->   Operation 8 'alloca' 'p_dhtbl_ml' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_xhtbl_bits_offset_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %p_xhtbl_bits_offset"   --->   Operation 9 'read' 'p_xhtbl_bits_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%select_ln668_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %select_ln668"   --->   Operation 10 'read' 'select_ln668_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%select_ln669_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %select_ln669"   --->   Operation 11 'read' 'select_ln669_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%select_ln671_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %select_ln671"   --->   Operation 12 'read' 'select_ln671_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.46ns)   --->   "%store_ln632 = store i32 1, i32 %p_dhtbl_ml" [benchmarks/chstone/jpeg/src/jpeg_decode.c:632]   --->   Operation 13 'store' 'store_ln632' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 14 [1/1] (0.46ns)   --->   "%store_ln628 = store i32 0, i32 %p" [benchmarks/chstone/jpeg/src/jpeg_decode.c:628]   --->   Operation 14 'store' 'store_ln628' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 15 [1/1] (0.46ns)   --->   "%store_ln632 = store i5 1, i5 %p_dhtbl_ml_4" [benchmarks/chstone/jpeg/src/jpeg_decode.c:632]   --->   Operation 15 'store' 'store_ln632' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body32"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%l = load i5 %p_dhtbl_ml_4" [benchmarks/chstone/jpeg/src/jpeg_decode.c:664]   --->   Operation 17 'load' 'l' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.82ns)   --->   "%icmp_ln664 = icmp_eq  i5 %l, i5 17" [benchmarks/chstone/jpeg/src/jpeg_decode.c:664]   --->   Operation 18 'icmp' 'icmp_ln664' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln664 = br i1 %icmp_ln664, void %for.body32.split, void %for.end55.exitStub" [benchmarks/chstone/jpeg/src/jpeg_decode.c:664]   --->   Operation 19 'br' 'br_ln664' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %l, i2 0" [benchmarks/chstone/jpeg/src/jpeg_decode.c:665]   --->   Operation 20 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln664)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln665 = zext i7 %shl_ln" [benchmarks/chstone/jpeg/src/jpeg_decode.c:665]   --->   Operation 21 'zext' 'zext_ln665' <Predicate = (!icmp_ln664)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.93ns)   --->   "%add_ln665 = add i10 %zext_ln665, i10 %p_xhtbl_bits_offset_read" [benchmarks/chstone/jpeg/src/jpeg_decode.c:665]   --->   Operation 22 'add' 'add_ln665' <Predicate = (!icmp_ln664)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %add_ln665, i32 2, i32 9" [benchmarks/chstone/jpeg/src/jpeg_decode.c:665]   --->   Operation 23 'partselect' 'lshr_ln' <Predicate = (!icmp_ln664)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln665_2 = zext i8 %lshr_ln" [benchmarks/chstone/jpeg/src/jpeg_decode.c:665]   --->   Operation 24 'zext' 'zext_ln665_2' <Predicate = (!icmp_ln664)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_jinfo_dc_xhuff_tbl_bits_addr = getelementptr i8 %p_jinfo_dc_xhuff_tbl_bits, i64 0, i64 %zext_ln665_2" [benchmarks/chstone/jpeg/src/jpeg_decode.c:665]   --->   Operation 25 'getelementptr' 'p_jinfo_dc_xhuff_tbl_bits_addr' <Predicate = (!icmp_ln664)> <Delay = 0.00>
ST_1 : Operation 26 [2/2] (1.29ns)   --->   "%p_jinfo_dc_xhuff_tbl_bits_load = load i8 %p_jinfo_dc_xhuff_tbl_bits_addr" [benchmarks/chstone/jpeg/src/jpeg_decode.c:665]   --->   Operation 26 'load' 'p_jinfo_dc_xhuff_tbl_bits_load' <Predicate = (!icmp_ln664)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_1 : Operation 27 [1/1] (0.82ns)   --->   "%add_ln664 = add i5 %l, i5 1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:664]   --->   Operation 27 'add' 'add_ln664' <Predicate = (!icmp_ln664)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.46ns)   --->   "%store_ln632 = store i5 %add_ln664, i5 %p_dhtbl_ml_4" [benchmarks/chstone/jpeg/src/jpeg_decode.c:632]   --->   Operation 28 'store' 'store_ln632' <Predicate = (!icmp_ln664)> <Delay = 0.46>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln664 = br void %for.body32" [benchmarks/chstone/jpeg/src/jpeg_decode.c:664]   --->   Operation 29 'br' 'br_ln664' <Predicate = (!icmp_ln664)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.59>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%p_load = load i32 %p" [benchmarks/chstone/jpeg/src/jpeg_decode.c:664]   --->   Operation 30 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln671_1 = zext i5 %l" [benchmarks/chstone/jpeg/src/jpeg_decode.c:671]   --->   Operation 31 'zext' 'zext_ln671_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.84ns)   --->   "%add_ln671 = add i6 %select_ln671_read, i6 %zext_ln671_1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:671]   --->   Operation 32 'add' 'add_ln671' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln671_2 = zext i6 %add_ln671" [benchmarks/chstone/jpeg/src/jpeg_decode.c:671]   --->   Operation 33 'zext' 'zext_ln671_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%p_dhtbl_maxcode_addr = getelementptr i32 %p_dhtbl_maxcode, i64 0, i64 %zext_ln671_2" [benchmarks/chstone/jpeg/src/jpeg_decode.c:671]   --->   Operation 34 'getelementptr' 'p_dhtbl_maxcode_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.84ns)   --->   "%add_ln669 = add i6 %select_ln669_read, i6 %zext_ln671_1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:669]   --->   Operation 35 'add' 'add_ln669' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.84ns)   --->   "%add_ln668 = add i6 %select_ln668_read, i6 %zext_ln671_1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:668]   --->   Operation 36 'add' 'add_ln668' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln668 = zext i6 %add_ln668" [benchmarks/chstone/jpeg/src/jpeg_decode.c:668]   --->   Operation 37 'zext' 'zext_ln668' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%p_dhtbl_valptr_addr = getelementptr i11 %p_dhtbl_valptr, i64 0, i64 %zext_ln668" [benchmarks/chstone/jpeg/src/jpeg_decode.c:668]   --->   Operation 38 'getelementptr' 'p_dhtbl_valptr_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln664 = trunc i32 %p_load" [benchmarks/chstone/jpeg/src/jpeg_decode.c:664]   --->   Operation 39 'trunc' 'trunc_ln664' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln664_3 = trunc i32 %p_load" [benchmarks/chstone/jpeg/src/jpeg_decode.c:664]   --->   Operation 40 'trunc' 'trunc_ln664_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/2] (1.29ns)   --->   "%p_jinfo_dc_xhuff_tbl_bits_load = load i8 %p_jinfo_dc_xhuff_tbl_bits_addr" [benchmarks/chstone/jpeg/src/jpeg_decode.c:665]   --->   Operation 41 'load' 'p_jinfo_dc_xhuff_tbl_bits_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 200> <RAM>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln665_3 = zext i8 %p_jinfo_dc_xhuff_tbl_bits_load" [benchmarks/chstone/jpeg/src/jpeg_decode.c:665]   --->   Operation 42 'zext' 'zext_ln665_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln665_4 = zext i8 %p_jinfo_dc_xhuff_tbl_bits_load" [benchmarks/chstone/jpeg/src/jpeg_decode.c:665]   --->   Operation 43 'zext' 'zext_ln665_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.87ns)   --->   "%icmp_ln665 = icmp_eq  i8 %p_jinfo_dc_xhuff_tbl_bits_load, i8 0" [benchmarks/chstone/jpeg/src/jpeg_decode.c:665]   --->   Operation 44 'icmp' 'icmp_ln665' <Predicate = true> <Delay = 0.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln665 = br i1 %icmp_ln665, void %if.else, void %if.then36" [benchmarks/chstone/jpeg/src/jpeg_decode.c:665]   --->   Operation 45 'br' 'br_ln665' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.73ns)   --->   "%store_ln668 = store i11 %trunc_ln664_3, i7 %p_dhtbl_valptr_addr" [benchmarks/chstone/jpeg/src/jpeg_decode.c:668]   --->   Operation 46 'store' 'store_ln668' <Predicate = (!icmp_ln665)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln669 = zext i32 %p_load" [benchmarks/chstone/jpeg/src/jpeg_decode.c:669]   --->   Operation 47 'zext' 'zext_ln669' <Predicate = (!icmp_ln665)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%huffcode_addr = getelementptr i32 %huffcode, i64 0, i64 %zext_ln669" [benchmarks/chstone/jpeg/src/jpeg_decode.c:669]   --->   Operation 48 'getelementptr' 'huffcode_addr' <Predicate = (!icmp_ln665)> <Delay = 0.00>
ST_2 : Operation 49 [2/2] (1.29ns)   --->   "%huffcode_load = load i9 %huffcode_addr" [benchmarks/chstone/jpeg/src/jpeg_decode.c:669]   --->   Operation 49 'load' 'huffcode_load' <Predicate = (!icmp_ln665)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 257> <RAM>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln670 = add i9 %trunc_ln664, i9 511" [benchmarks/chstone/jpeg/src/jpeg_decode.c:670]   --->   Operation 50 'add' 'add_ln670' <Predicate = (!icmp_ln665)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.50> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 51 [1/1] (1.00ns) (root node of TernaryAdder)   --->   "%p_4 = add i9 %add_ln670, i9 %zext_ln665_4" [benchmarks/chstone/jpeg/src/jpeg_decode.c:670]   --->   Operation 51 'add' 'p_4' <Predicate = (!icmp_ln665)> <Delay = 1.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.50> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln671 = zext i9 %p_4" [benchmarks/chstone/jpeg/src/jpeg_decode.c:671]   --->   Operation 52 'zext' 'zext_ln671' <Predicate = (!icmp_ln665)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%huffcode_addr_2 = getelementptr i32 %huffcode, i64 0, i64 %zext_ln671" [benchmarks/chstone/jpeg/src/jpeg_decode.c:671]   --->   Operation 53 'getelementptr' 'huffcode_addr_2' <Predicate = (!icmp_ln665)> <Delay = 0.00>
ST_2 : Operation 54 [2/2] (1.29ns)   --->   "%huffcode_load_2 = load i9 %huffcode_addr_2" [benchmarks/chstone/jpeg/src/jpeg_decode.c:671]   --->   Operation 54 'load' 'huffcode_load_2' <Predicate = (!icmp_ln665)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 257> <RAM>
ST_2 : Operation 55 [1/1] (1.14ns)   --->   "%p_5 = add i32 %zext_ln665_3, i32 %p_load" [benchmarks/chstone/jpeg/src/jpeg_decode.c:673]   --->   Operation 55 'add' 'p_5' <Predicate = (!icmp_ln665)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%l_cast8 = zext i5 %l" [benchmarks/chstone/jpeg/src/jpeg_decode.c:664]   --->   Operation 56 'zext' 'l_cast8' <Predicate = (!icmp_ln665)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.46ns)   --->   "%store_ln632 = store i32 %l_cast8, i32 %p_dhtbl_ml" [benchmarks/chstone/jpeg/src/jpeg_decode.c:632]   --->   Operation 57 'store' 'store_ln632' <Predicate = (!icmp_ln665)> <Delay = 0.46>
ST_2 : Operation 58 [1/1] (0.46ns)   --->   "%store_ln628 = store i32 %p_5, i32 %p" [benchmarks/chstone/jpeg/src/jpeg_decode.c:628]   --->   Operation 58 'store' 'store_ln628' <Predicate = (!icmp_ln665)> <Delay = 0.46>
ST_2 : Operation 59 [1/1] (1.29ns)   --->   "%store_ln666 = store i32 4294967295, i7 %p_dhtbl_maxcode_addr" [benchmarks/chstone/jpeg/src/jpeg_decode.c:666]   --->   Operation 59 'store' 'store_ln666' <Predicate = (icmp_ln665)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 72> <RAM>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln667 = br void %for.inc53" [benchmarks/chstone/jpeg/src/jpeg_decode.c:667]   --->   Operation 60 'br' 'br_ln667' <Predicate = (icmp_ln665)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%p_dhtbl_ml_load = load i32 %p_dhtbl_ml"   --->   Operation 72 'load' 'p_dhtbl_ml_load' <Predicate = (icmp_ln664)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %p_dhtbl_ml_out, i32 %p_dhtbl_ml_load"   --->   Operation 73 'write' 'write_ln0' <Predicate = (icmp_ln664)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 74 'ret' 'ret_ln0' <Predicate = (icmp_ln664)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.59>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln669_1 = zext i6 %add_ln669" [benchmarks/chstone/jpeg/src/jpeg_decode.c:669]   --->   Operation 61 'zext' 'zext_ln669_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%p_dhtbl_mincode_addr = getelementptr i11 %p_dhtbl_mincode, i64 0, i64 %zext_ln669_1" [benchmarks/chstone/jpeg/src/jpeg_decode.c:669]   --->   Operation 62 'getelementptr' 'p_dhtbl_mincode_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%specpipeline_ln628 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_17" [benchmarks/chstone/jpeg/src/jpeg_decode.c:628]   --->   Operation 63 'specpipeline' 'specpipeline_ln628' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%speclooptripcount_ln628 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16" [benchmarks/chstone/jpeg/src/jpeg_decode.c:628]   --->   Operation 64 'speclooptripcount' 'speclooptripcount_ln628' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%specloopname_ln664 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24" [benchmarks/chstone/jpeg/src/jpeg_decode.c:664]   --->   Operation 65 'specloopname' 'specloopname_ln664' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/2] (1.29ns)   --->   "%huffcode_load = load i9 %huffcode_addr" [benchmarks/chstone/jpeg/src/jpeg_decode.c:669]   --->   Operation 66 'load' 'huffcode_load' <Predicate = (!icmp_ln665)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 257> <RAM>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln669 = trunc i32 %huffcode_load" [benchmarks/chstone/jpeg/src/jpeg_decode.c:669]   --->   Operation 67 'trunc' 'trunc_ln669' <Predicate = (!icmp_ln665)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.73ns)   --->   "%store_ln669 = store i11 %trunc_ln669, i7 %p_dhtbl_mincode_addr" [benchmarks/chstone/jpeg/src/jpeg_decode.c:669]   --->   Operation 68 'store' 'store_ln669' <Predicate = (!icmp_ln665)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 72> <RAM>
ST_3 : Operation 69 [1/2] (1.29ns)   --->   "%huffcode_load_2 = load i9 %huffcode_addr_2" [benchmarks/chstone/jpeg/src/jpeg_decode.c:671]   --->   Operation 69 'load' 'huffcode_load_2' <Predicate = (!icmp_ln665)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 257> <RAM>
ST_3 : Operation 70 [1/1] (1.29ns)   --->   "%store_ln671 = store i32 %huffcode_load_2, i7 %p_dhtbl_maxcode_addr" [benchmarks/chstone/jpeg/src/jpeg_decode.c:671]   --->   Operation 70 'store' 'store_ln671' <Predicate = (!icmp_ln665)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 72> <RAM>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc53"   --->   Operation 71 'br' 'br_ln0' <Predicate = (!icmp_ln665)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ select_ln671]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_dhtbl_maxcode]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ select_ln669]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_dhtbl_mincode]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ select_ln668]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_dhtbl_valptr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ p_xhtbl_bits_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ huffcode]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ p_dhtbl_ml_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ p_jinfo_dc_xhuff_tbl_bits]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_dhtbl_ml_4                   (alloca           ) [ 0100]
p                              (alloca           ) [ 0110]
p_dhtbl_ml                     (alloca           ) [ 0110]
p_xhtbl_bits_offset_read       (read             ) [ 0000]
select_ln668_read              (read             ) [ 0110]
select_ln669_read              (read             ) [ 0110]
select_ln671_read              (read             ) [ 0110]
store_ln632                    (store            ) [ 0000]
store_ln628                    (store            ) [ 0000]
store_ln632                    (store            ) [ 0000]
br_ln0                         (br               ) [ 0000]
l                              (load             ) [ 0110]
icmp_ln664                     (icmp             ) [ 0110]
br_ln664                       (br               ) [ 0000]
shl_ln                         (bitconcatenate   ) [ 0000]
zext_ln665                     (zext             ) [ 0000]
add_ln665                      (add              ) [ 0000]
lshr_ln                        (partselect       ) [ 0000]
zext_ln665_2                   (zext             ) [ 0000]
p_jinfo_dc_xhuff_tbl_bits_addr (getelementptr    ) [ 0110]
add_ln664                      (add              ) [ 0000]
store_ln632                    (store            ) [ 0000]
br_ln664                       (br               ) [ 0000]
p_load                         (load             ) [ 0000]
zext_ln671_1                   (zext             ) [ 0000]
add_ln671                      (add              ) [ 0000]
zext_ln671_2                   (zext             ) [ 0000]
p_dhtbl_maxcode_addr           (getelementptr    ) [ 0101]
add_ln669                      (add              ) [ 0101]
add_ln668                      (add              ) [ 0000]
zext_ln668                     (zext             ) [ 0000]
p_dhtbl_valptr_addr            (getelementptr    ) [ 0000]
trunc_ln664                    (trunc            ) [ 0000]
trunc_ln664_3                  (trunc            ) [ 0000]
p_jinfo_dc_xhuff_tbl_bits_load (load             ) [ 0000]
zext_ln665_3                   (zext             ) [ 0000]
zext_ln665_4                   (zext             ) [ 0000]
icmp_ln665                     (icmp             ) [ 0111]
br_ln665                       (br               ) [ 0000]
store_ln668                    (store            ) [ 0000]
zext_ln669                     (zext             ) [ 0000]
huffcode_addr                  (getelementptr    ) [ 0101]
add_ln670                      (add              ) [ 0000]
p_4                            (add              ) [ 0000]
zext_ln671                     (zext             ) [ 0000]
huffcode_addr_2                (getelementptr    ) [ 0101]
p_5                            (add              ) [ 0000]
l_cast8                        (zext             ) [ 0000]
store_ln632                    (store            ) [ 0000]
store_ln628                    (store            ) [ 0000]
store_ln666                    (store            ) [ 0000]
br_ln667                       (br               ) [ 0000]
zext_ln669_1                   (zext             ) [ 0000]
p_dhtbl_mincode_addr           (getelementptr    ) [ 0000]
specpipeline_ln628             (specpipeline     ) [ 0000]
speclooptripcount_ln628        (speclooptripcount) [ 0000]
specloopname_ln664             (specloopname     ) [ 0000]
huffcode_load                  (load             ) [ 0000]
trunc_ln669                    (trunc            ) [ 0000]
store_ln669                    (store            ) [ 0000]
huffcode_load_2                (load             ) [ 0000]
store_ln671                    (store            ) [ 0000]
br_ln0                         (br               ) [ 0000]
p_dhtbl_ml_load                (load             ) [ 0000]
write_ln0                      (write            ) [ 0000]
ret_ln0                        (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="select_ln671">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="select_ln671"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_dhtbl_maxcode">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dhtbl_maxcode"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="select_ln669">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="select_ln669"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_dhtbl_mincode">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dhtbl_mincode"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="select_ln668">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="select_ln668"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_dhtbl_valptr">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dhtbl_valptr"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_xhtbl_bits_offset">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_xhtbl_bits_offset"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="huffcode">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="huffcode"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_dhtbl_ml_out">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_dhtbl_ml_out"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_jinfo_dc_xhuff_tbl_bits">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_jinfo_dc_xhuff_tbl_bits"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i10"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="p_dhtbl_ml_4_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_dhtbl_ml_4/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="p_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="p_dhtbl_ml_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_dhtbl_ml/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="p_xhtbl_bits_offset_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="10" slack="0"/>
<pin id="78" dir="0" index="1" bw="10" slack="0"/>
<pin id="79" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_xhtbl_bits_offset_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="select_ln668_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="6" slack="0"/>
<pin id="84" dir="0" index="1" bw="6" slack="0"/>
<pin id="85" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="select_ln668_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="select_ln669_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="6" slack="0"/>
<pin id="90" dir="0" index="1" bw="6" slack="0"/>
<pin id="91" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="select_ln669_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="select_ln671_read_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="6" slack="0"/>
<pin id="96" dir="0" index="1" bw="6" slack="0"/>
<pin id="97" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="select_ln671_read/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="write_ln0_write_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="0" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="0" index="2" bw="32" slack="0"/>
<pin id="104" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="p_jinfo_dc_xhuff_tbl_bits_addr_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="8" slack="0"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="8" slack="0"/>
<pin id="111" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_jinfo_dc_xhuff_tbl_bits_addr/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_access_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="8" slack="0"/>
<pin id="116" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="117" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="118" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_jinfo_dc_xhuff_tbl_bits_load/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="p_dhtbl_maxcode_addr_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="6" slack="0"/>
<pin id="124" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_dhtbl_maxcode_addr/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="p_dhtbl_valptr_addr_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="11" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="6" slack="0"/>
<pin id="131" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_dhtbl_valptr_addr/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="store_ln668_access_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="7" slack="0"/>
<pin id="136" dir="0" index="1" bw="11" slack="0"/>
<pin id="137" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="138" dir="1" index="3" bw="11" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln668/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="huffcode_addr_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="32" slack="0"/>
<pin id="144" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="huffcode_addr/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="grp_access_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="9" slack="0"/>
<pin id="149" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="150" dir="0" index="2" bw="0" slack="0"/>
<pin id="152" dir="0" index="4" bw="9" slack="2147483647"/>
<pin id="153" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="154" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="151" dir="1" index="3" bw="32" slack="0"/>
<pin id="155" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="huffcode_load/2 huffcode_load_2/2 "/>
</bind>
</comp>

<comp id="157" class="1004" name="huffcode_addr_2_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="32" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="9" slack="0"/>
<pin id="161" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="huffcode_addr_2/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="grp_access_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="7" slack="1"/>
<pin id="167" dir="0" index="1" bw="32" slack="0"/>
<pin id="168" dir="0" index="2" bw="0" slack="0"/>
<pin id="170" dir="0" index="4" bw="7" slack="0"/>
<pin id="171" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="172" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="173" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln666/2 store_ln671/3 "/>
</bind>
</comp>

<comp id="176" class="1004" name="p_dhtbl_mincode_addr_gep_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="11" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="0" index="2" bw="6" slack="0"/>
<pin id="180" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_dhtbl_mincode_addr/3 "/>
</bind>
</comp>

<comp id="183" class="1004" name="store_ln669_access_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="7" slack="0"/>
<pin id="185" dir="0" index="1" bw="11" slack="0"/>
<pin id="186" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="3" bw="11" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln669/3 "/>
</bind>
</comp>

<comp id="190" class="1004" name="store_ln632_store_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="0" index="1" bw="32" slack="0"/>
<pin id="193" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln632/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="store_ln628_store_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="0"/>
<pin id="197" dir="0" index="1" bw="32" slack="0"/>
<pin id="198" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln628/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="store_ln632_store_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="0" index="1" bw="5" slack="0"/>
<pin id="203" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln632/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="l_load_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="5" slack="0"/>
<pin id="207" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="l/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="icmp_ln664_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="5" slack="0"/>
<pin id="210" dir="0" index="1" bw="5" slack="0"/>
<pin id="211" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln664/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="shl_ln_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="7" slack="0"/>
<pin id="216" dir="0" index="1" bw="5" slack="0"/>
<pin id="217" dir="0" index="2" bw="1" slack="0"/>
<pin id="218" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="zext_ln665_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="7" slack="0"/>
<pin id="224" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln665/1 "/>
</bind>
</comp>

<comp id="226" class="1004" name="add_ln665_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="7" slack="0"/>
<pin id="228" dir="0" index="1" bw="10" slack="0"/>
<pin id="229" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln665/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="lshr_ln_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="8" slack="0"/>
<pin id="234" dir="0" index="1" bw="10" slack="0"/>
<pin id="235" dir="0" index="2" bw="3" slack="0"/>
<pin id="236" dir="0" index="3" bw="5" slack="0"/>
<pin id="237" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="zext_ln665_2_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="8" slack="0"/>
<pin id="244" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln665_2/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="add_ln664_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="5" slack="0"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln664/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="store_ln632_store_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="5" slack="0"/>
<pin id="255" dir="0" index="1" bw="5" slack="0"/>
<pin id="256" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln632/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="p_load_load_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="1"/>
<pin id="260" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="zext_ln671_1_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="5" slack="1"/>
<pin id="263" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln671_1/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="add_ln671_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="6" slack="1"/>
<pin id="266" dir="0" index="1" bw="5" slack="0"/>
<pin id="267" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln671/2 "/>
</bind>
</comp>

<comp id="269" class="1004" name="zext_ln671_2_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="6" slack="0"/>
<pin id="271" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln671_2/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="add_ln669_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="6" slack="1"/>
<pin id="276" dir="0" index="1" bw="5" slack="0"/>
<pin id="277" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln669/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="add_ln668_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="6" slack="1"/>
<pin id="281" dir="0" index="1" bw="5" slack="0"/>
<pin id="282" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln668/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="zext_ln668_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="6" slack="0"/>
<pin id="286" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln668/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="trunc_ln664_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="0"/>
<pin id="291" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln664/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="trunc_ln664_3_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="0"/>
<pin id="295" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln664_3/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="zext_ln665_3_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="8" slack="0"/>
<pin id="300" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln665_3/2 "/>
</bind>
</comp>

<comp id="302" class="1004" name="zext_ln665_4_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="8" slack="0"/>
<pin id="304" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln665_4/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="icmp_ln665_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="8" slack="0"/>
<pin id="308" dir="0" index="1" bw="1" slack="0"/>
<pin id="309" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln665/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="zext_ln669_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="32" slack="0"/>
<pin id="314" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln669/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="add_ln670_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="9" slack="0"/>
<pin id="319" dir="0" index="1" bw="1" slack="0"/>
<pin id="320" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln670/2 "/>
</bind>
</comp>

<comp id="323" class="1004" name="p_4_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="9" slack="0"/>
<pin id="325" dir="0" index="1" bw="8" slack="0"/>
<pin id="326" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_4/2 "/>
</bind>
</comp>

<comp id="329" class="1004" name="zext_ln671_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="9" slack="0"/>
<pin id="331" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln671/2 "/>
</bind>
</comp>

<comp id="334" class="1004" name="p_5_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="8" slack="0"/>
<pin id="336" dir="0" index="1" bw="32" slack="0"/>
<pin id="337" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_5/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="l_cast8_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="5" slack="1"/>
<pin id="342" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="l_cast8/2 "/>
</bind>
</comp>

<comp id="343" class="1004" name="store_ln632_store_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="5" slack="0"/>
<pin id="345" dir="0" index="1" bw="32" slack="1"/>
<pin id="346" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln632/2 "/>
</bind>
</comp>

<comp id="348" class="1004" name="store_ln628_store_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="32" slack="0"/>
<pin id="350" dir="0" index="1" bw="32" slack="1"/>
<pin id="351" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln628/2 "/>
</bind>
</comp>

<comp id="353" class="1004" name="zext_ln669_1_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="6" slack="1"/>
<pin id="355" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln669_1/3 "/>
</bind>
</comp>

<comp id="357" class="1004" name="trunc_ln669_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="32" slack="0"/>
<pin id="359" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln669/3 "/>
</bind>
</comp>

<comp id="362" class="1004" name="p_dhtbl_ml_load_load_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="32" slack="1"/>
<pin id="364" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_dhtbl_ml_load/2 "/>
</bind>
</comp>

<comp id="366" class="1005" name="p_dhtbl_ml_4_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="5" slack="0"/>
<pin id="368" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="p_dhtbl_ml_4 "/>
</bind>
</comp>

<comp id="373" class="1005" name="p_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="32" slack="0"/>
<pin id="375" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="p "/>
</bind>
</comp>

<comp id="380" class="1005" name="p_dhtbl_ml_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="32" slack="0"/>
<pin id="382" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="p_dhtbl_ml "/>
</bind>
</comp>

<comp id="387" class="1005" name="select_ln668_read_reg_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="6" slack="1"/>
<pin id="389" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="select_ln668_read "/>
</bind>
</comp>

<comp id="392" class="1005" name="select_ln669_read_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="6" slack="1"/>
<pin id="394" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="select_ln669_read "/>
</bind>
</comp>

<comp id="397" class="1005" name="select_ln671_read_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="6" slack="1"/>
<pin id="399" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="select_ln671_read "/>
</bind>
</comp>

<comp id="402" class="1005" name="l_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="5" slack="1"/>
<pin id="404" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="l "/>
</bind>
</comp>

<comp id="408" class="1005" name="icmp_ln664_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="1" slack="1"/>
<pin id="410" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln664 "/>
</bind>
</comp>

<comp id="412" class="1005" name="p_jinfo_dc_xhuff_tbl_bits_addr_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="8" slack="1"/>
<pin id="414" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_jinfo_dc_xhuff_tbl_bits_addr "/>
</bind>
</comp>

<comp id="417" class="1005" name="p_dhtbl_maxcode_addr_reg_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="7" slack="1"/>
<pin id="419" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="p_dhtbl_maxcode_addr "/>
</bind>
</comp>

<comp id="422" class="1005" name="add_ln669_reg_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="6" slack="1"/>
<pin id="424" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln669 "/>
</bind>
</comp>

<comp id="427" class="1005" name="icmp_ln665_reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="1" slack="1"/>
<pin id="429" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln665 "/>
</bind>
</comp>

<comp id="431" class="1005" name="huffcode_addr_reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="9" slack="1"/>
<pin id="433" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="huffcode_addr "/>
</bind>
</comp>

<comp id="436" class="1005" name="huffcode_addr_2_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="9" slack="1"/>
<pin id="438" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="huffcode_addr_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="67"><net_src comp="20" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="20" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="20" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="80"><net_src comp="22" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="12" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="24" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="8" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="24" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="4" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="24" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="0" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="105"><net_src comp="62" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="106"><net_src comp="16" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="112"><net_src comp="18" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="113"><net_src comp="42" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="119"><net_src comp="107" pin="3"/><net_sink comp="114" pin=0"/></net>

<net id="125"><net_src comp="2" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="42" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="10" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="42" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="139"><net_src comp="127" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="145"><net_src comp="14" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="42" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="156"><net_src comp="140" pin="3"/><net_sink comp="147" pin=2"/></net>

<net id="162"><net_src comp="14" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="42" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="164"><net_src comp="157" pin="3"/><net_sink comp="147" pin=0"/></net>

<net id="174"><net_src comp="48" pin="0"/><net_sink comp="165" pin=4"/></net>

<net id="175"><net_src comp="120" pin="3"/><net_sink comp="165" pin=2"/></net>

<net id="181"><net_src comp="6" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="42" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="188"><net_src comp="176" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="147" pin="3"/><net_sink comp="165" pin=1"/></net>

<net id="194"><net_src comp="20" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="199"><net_src comp="26" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="204"><net_src comp="28" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="212"><net_src comp="205" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="30" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="219"><net_src comp="32" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="205" pin="1"/><net_sink comp="214" pin=1"/></net>

<net id="221"><net_src comp="34" pin="0"/><net_sink comp="214" pin=2"/></net>

<net id="225"><net_src comp="214" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="230"><net_src comp="222" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="231"><net_src comp="76" pin="2"/><net_sink comp="226" pin=1"/></net>

<net id="238"><net_src comp="36" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="226" pin="2"/><net_sink comp="232" pin=1"/></net>

<net id="240"><net_src comp="38" pin="0"/><net_sink comp="232" pin=2"/></net>

<net id="241"><net_src comp="40" pin="0"/><net_sink comp="232" pin=3"/></net>

<net id="245"><net_src comp="232" pin="4"/><net_sink comp="242" pin=0"/></net>

<net id="246"><net_src comp="242" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="251"><net_src comp="205" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="28" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="257"><net_src comp="247" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="268"><net_src comp="261" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="272"><net_src comp="264" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="278"><net_src comp="261" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="283"><net_src comp="261" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="287"><net_src comp="279" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="292"><net_src comp="258" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="296"><net_src comp="258" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="301"><net_src comp="114" pin="3"/><net_sink comp="298" pin=0"/></net>

<net id="305"><net_src comp="114" pin="3"/><net_sink comp="302" pin=0"/></net>

<net id="310"><net_src comp="114" pin="3"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="44" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="315"><net_src comp="258" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="321"><net_src comp="289" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="46" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="327"><net_src comp="317" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="302" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="332"><net_src comp="323" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="338"><net_src comp="298" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="258" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="347"><net_src comp="340" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="352"><net_src comp="334" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="356"><net_src comp="353" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="360"><net_src comp="147" pin="7"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="365"><net_src comp="362" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="369"><net_src comp="64" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="371"><net_src comp="366" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="372"><net_src comp="366" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="376"><net_src comp="68" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="378"><net_src comp="373" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="379"><net_src comp="373" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="383"><net_src comp="72" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="385"><net_src comp="380" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="386"><net_src comp="380" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="390"><net_src comp="82" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="391"><net_src comp="387" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="395"><net_src comp="88" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="400"><net_src comp="94" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="405"><net_src comp="205" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="407"><net_src comp="402" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="411"><net_src comp="208" pin="2"/><net_sink comp="408" pin=0"/></net>

<net id="415"><net_src comp="107" pin="3"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="420"><net_src comp="120" pin="3"/><net_sink comp="417" pin=0"/></net>

<net id="421"><net_src comp="417" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="425"><net_src comp="274" pin="2"/><net_sink comp="422" pin=0"/></net>

<net id="426"><net_src comp="422" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="430"><net_src comp="306" pin="2"/><net_sink comp="427" pin=0"/></net>

<net id="434"><net_src comp="140" pin="3"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="439"><net_src comp="157" pin="3"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="147" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_dhtbl_maxcode | {2 3 }
	Port: p_dhtbl_mincode | {3 }
	Port: p_dhtbl_valptr | {2 }
	Port: p_dhtbl_ml_out | {2 }
 - Input state : 
	Port: huff_make_dhuff_tb.1_Pipeline_VITIS_LOOP_664_6 : select_ln671 | {1 }
	Port: huff_make_dhuff_tb.1_Pipeline_VITIS_LOOP_664_6 : select_ln669 | {1 }
	Port: huff_make_dhuff_tb.1_Pipeline_VITIS_LOOP_664_6 : select_ln668 | {1 }
	Port: huff_make_dhuff_tb.1_Pipeline_VITIS_LOOP_664_6 : p_xhtbl_bits_offset | {1 }
	Port: huff_make_dhuff_tb.1_Pipeline_VITIS_LOOP_664_6 : huffcode | {2 3 }
	Port: huff_make_dhuff_tb.1_Pipeline_VITIS_LOOP_664_6 : p_jinfo_dc_xhuff_tbl_bits | {1 2 }
  - Chain level:
	State 1
		store_ln632 : 1
		store_ln628 : 1
		store_ln632 : 1
		l : 1
		icmp_ln664 : 2
		br_ln664 : 3
		shl_ln : 2
		zext_ln665 : 3
		add_ln665 : 4
		lshr_ln : 5
		zext_ln665_2 : 6
		p_jinfo_dc_xhuff_tbl_bits_addr : 7
		p_jinfo_dc_xhuff_tbl_bits_load : 8
		add_ln664 : 2
		store_ln632 : 3
	State 2
		add_ln671 : 1
		zext_ln671_2 : 2
		p_dhtbl_maxcode_addr : 3
		add_ln669 : 1
		add_ln668 : 1
		zext_ln668 : 2
		p_dhtbl_valptr_addr : 3
		trunc_ln664 : 1
		trunc_ln664_3 : 1
		zext_ln665_3 : 1
		zext_ln665_4 : 1
		icmp_ln665 : 1
		br_ln665 : 2
		store_ln668 : 4
		zext_ln669 : 1
		huffcode_addr : 2
		huffcode_load : 3
		add_ln670 : 2
		p_4 : 3
		zext_ln671 : 4
		huffcode_addr_2 : 5
		huffcode_load_2 : 6
		p_5 : 2
		store_ln632 : 1
		store_ln628 : 3
		store_ln666 : 4
		write_ln0 : 1
	State 3
		p_dhtbl_mincode_addr : 1
		trunc_ln669 : 1
		store_ln669 : 2
		store_ln671 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------|---------|---------|
| Operation|           Functional Unit           |    FF   |   LUT   |
|----------|-------------------------------------|---------|---------|
|          |           add_ln665_fu_226          |    0    |    17   |
|          |           add_ln664_fu_247          |    0    |    12   |
|          |           add_ln671_fu_264          |    0    |    13   |
|    add   |           add_ln669_fu_274          |    0    |    13   |
|          |           add_ln668_fu_279          |    0    |    13   |
|          |           add_ln670_fu_317          |    0    |    18   |
|          |              p_4_fu_323             |    0    |    18   |
|          |              p_5_fu_334             |    0    |    39   |
|----------|-------------------------------------|---------|---------|
|   icmp   |          icmp_ln664_fu_208          |    0    |    12   |
|          |          icmp_ln665_fu_306          |    0    |    15   |
|----------|-------------------------------------|---------|---------|
|          | p_xhtbl_bits_offset_read_read_fu_76 |    0    |    0    |
|   read   |     select_ln668_read_read_fu_82    |    0    |    0    |
|          |     select_ln669_read_read_fu_88    |    0    |    0    |
|          |     select_ln671_read_read_fu_94    |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|   write  |        write_ln0_write_fu_100       |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|bitconcatenate|            shl_ln_fu_214            |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|          |          zext_ln665_fu_222          |    0    |    0    |
|          |         zext_ln665_2_fu_242         |    0    |    0    |
|          |         zext_ln671_1_fu_261         |    0    |    0    |
|          |         zext_ln671_2_fu_269         |    0    |    0    |
|          |          zext_ln668_fu_284          |    0    |    0    |
|   zext   |         zext_ln665_3_fu_298         |    0    |    0    |
|          |         zext_ln665_4_fu_302         |    0    |    0    |
|          |          zext_ln669_fu_312          |    0    |    0    |
|          |          zext_ln671_fu_329          |    0    |    0    |
|          |            l_cast8_fu_340           |    0    |    0    |
|          |         zext_ln669_1_fu_353         |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|partselect|            lshr_ln_fu_232           |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|          |          trunc_ln664_fu_289         |    0    |    0    |
|   trunc  |         trunc_ln664_3_fu_293        |    0    |    0    |
|          |          trunc_ln669_fu_357         |    0    |    0    |
|----------|-------------------------------------|---------|---------|
|   Total  |                                     |    0    |   170   |
|----------|-------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------------+--------+
|                                      |   FF   |
+--------------------------------------+--------+
|           add_ln669_reg_422          |    6   |
|        huffcode_addr_2_reg_436       |    9   |
|         huffcode_addr_reg_431        |    9   |
|          icmp_ln664_reg_408          |    1   |
|          icmp_ln665_reg_427          |    1   |
|               l_reg_402              |    5   |
|     p_dhtbl_maxcode_addr_reg_417     |    7   |
|         p_dhtbl_ml_4_reg_366         |    5   |
|          p_dhtbl_ml_reg_380          |   32   |
|p_jinfo_dc_xhuff_tbl_bits_addr_reg_412|    8   |
|               p_reg_373              |   32   |
|       select_ln668_read_reg_387      |    6   |
|       select_ln669_read_reg_392      |    6   |
|       select_ln671_read_reg_397      |    6   |
+--------------------------------------+--------+
|                 Total                |   133  |
+--------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_114 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_147 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_147 |  p2  |   2  |   0  |    0   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   34   ||   1.38  ||    27   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   170  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   27   |
|  Register |    -   |   133  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   133  |   197  |
+-----------+--------+--------+--------+
