/* Copyright 2025 The ChromiumOS Authors
 * Use of this source code is governed by a BSD-style license that can be
 * found in the LICENSE file.
 */

#include "cec.h"
#include "cec_bitbang_chip.h"
#include "driver/cec/bitbang.h"
#include "ec_tasks.h"
#include "gpio/gpio_int.h"
#include "task.h"
#include "timer.h"

#include <errno.h>

#include <zephyr/device.h>
#include <zephyr/drivers/counter.h>
#include <zephyr/kernel.h>
#include <zephyr/logging/log.h>

#include <drivers/cec_counter.h>

#ifdef CONFIG_SOC_IT8XXX2
#include <ilm.h>
#else
#define __soc_ram_code
#endif

LOG_MODULE_REGISTER(cec_counter, LOG_LEVEL_ERR);

BUILD_ASSERT(DT_HAS_CHOSEN(cros_ec_cec_counter),
	     "a cros-ec,cec-counter device must be chosen");

/* Timestamp when the most recent interrupt occurred */
static timestamp_t interrupt_time;

/* Timestamp when the second most recent interrupt occurred */
static timestamp_t prev_interrupt_time;

/* Flag set when a transfer is initiated from the AP */
static bool transfer_initiated;

/* The capture edge we're waiting for */
static enum cec_cap_edge expected_cap_edge;

__override __soc_ram_code void cec_update_interrupt_time(int port)
{
	prev_interrupt_time = interrupt_time;
	interrupt_time = get_time();
}

__soc_ram_code void cec_ext_timer_interrupt(int port)
{
	if (transfer_initiated) {
		transfer_initiated = false;
		cec_event_tx(port);
	} else {
		counter_stop(cec_counter_dev);
		cec_update_interrupt_time(port);
		cec_event_timeout(port);
	}
}

__soc_ram_code void cec_ext_top_timer_handler(const struct device *dev,
					      void *user_data)
{
	cec_ext_timer_interrupt((int)((intptr_t)user_data));
}

__soc_ram_code void cec_gpio_handler(const struct device *device,
				     struct gpio_callback *callback,
				     gpio_port_pins_t pins)
{
	int port;
	int level;
	const struct bitbang_cec_config *drv_config;
	const struct gpio_dt_spec *gpio_int;

	for (port = 0; port < CEC_PORT_COUNT; port++) {
		if (cec_config[port].drv == &bitbang_cec_drv) {
			drv_config = cec_config[port].drv_config;
			gpio_int = gpio_get_dt_spec(drv_config->gpio_in);
			if ((gpio_port_pins_t)BIT(gpio_int->pin) == pins &&
			    gpio_int->port == device)
				break;
		}
	}

	/* Invalid port, return here. */
	if (port < 0 || port >= CEC_PORT_COUNT) {
		LOG_ERR("Invalid CEC port %d", port);
		return;
	}

	cec_update_interrupt_time(port);

	level = gpio_pin_get_dt(gpio_int);
	if (!((expected_cap_edge == CEC_CAP_EDGE_FALLING && level == 0) ||
	      (expected_cap_edge == CEC_CAP_EDGE_RISING && level == 1))) {
		return;
	}

	counter_stop(cec_counter_dev);

	cec_event_cap(port);
}

__soc_ram_code void
cros_cec_bitbang_tmr_cap_start(int port, enum cec_cap_edge edge, int timeout)
{
	expected_cap_edge = edge;

	if (timeout > 0) {
		/*
		 * Take into account the delay from when the interrupt occurs to
		 * when we actually get here. Since the timing is done in
		 * software, there is an additional unknown delay from when the
		 * interrupt occurs to when the ISR starts. Empirically, this
		 * seems to be about 100 us, so account for this too.
		 */
		int delay = CEC_US_TO_TICKS(get_time().val -
					    interrupt_time.val + 100);
		int timer_count = timeout - delay;
		struct counter_top_cfg top_cfg;

		/*
		 * Handle the case where the delay is greater than the timeout.
		 * This should never actually happen for typical delay and
		 * timeout values.
		 */
		if (timer_count < 0) {
			timer_count = 0;
			LOG_WRN("CEC%d warning: timer_count < 0", port);
		}

		/*
		 * Start the timer and enable the timer interrupt
		 */
		top_cfg.ticks = timer_count;
		top_cfg.callback = cec_ext_top_timer_handler;
		top_cfg.user_data = (void *)((intptr_t)port);
		top_cfg.flags = 0;
		counter_set_top_value(cec_counter_dev, &top_cfg);
	} else {
		counter_stop(cec_counter_dev);
	}
}

__soc_ram_code void cros_cec_bitbang_tmr_cap_stop(int port)
{
	const struct bitbang_cec_config *drv_config =
		cec_config[port].drv_config;

	gpio_pin_interrupt_configure_dt(gpio_get_dt_spec(drv_config->gpio_in),
					GPIO_INT_DISABLE);

	counter_stop(cec_counter_dev);
}

__soc_ram_code int cros_cec_bitbang_tmr_cap_get(int port)
{
	return CEC_US_TO_TICKS(interrupt_time.val - prev_interrupt_time.val);
}

__soc_ram_code void cros_cec_bitbang_debounce_enable(int port)
{
	const struct bitbang_cec_config *drv_config =
		cec_config[port].drv_config;

	gpio_pin_interrupt_configure_dt(gpio_get_dt_spec(drv_config->gpio_in),
					GPIO_INT_DISABLE);
}

__soc_ram_code void cros_cec_bitbang_debounce_disable(int port)
{
	const struct bitbang_cec_config *drv_config =
		cec_config[port].drv_config;

	gpio_pin_interrupt_configure_dt(gpio_get_dt_spec(drv_config->gpio_in),
					GPIO_INT_EDGE_BOTH);
}

__soc_ram_code void cros_cec_bitbang_trigger_send(int port)
{
	unsigned int key;
	/* Elevate to interrupt context */
	transfer_initiated = true;

	key = irq_lock();
	cec_ext_timer_interrupt(port);
	irq_unlock(key);
}

__soc_ram_code void cros_cec_bitbang_enable_timer(int port)
{
	const struct bitbang_cec_config *drv_config =
		cec_config[port].drv_config;

	/*
	 * Enable gpio interrupts. Timer interrupts will be enabled as needed by
	 * cec_tmr_cap_start().
	 */
	gpio_pin_interrupt_configure_dt(gpio_get_dt_spec(drv_config->gpio_in),
					GPIO_INT_EDGE_BOTH);
}

__soc_ram_code void cros_cec_bitbang_disable_timer(int port)
{
	cec_tmr_cap_stop(port);

	interrupt_time.val = 0;
	prev_interrupt_time.val = 0;
}

__soc_ram_code void cros_cec_bitbang_init_timer(int port)
{
	const struct bitbang_cec_config *drv_config =
		cec_config[port].drv_config;
	static struct gpio_callback cb;
	const struct gpio_dt_spec *const gpio_int =
		gpio_get_dt_spec(drv_config->gpio_in);
	int rv;

	/* Instead of cros-ec,gpio-interrupt, init gpio interrupt func
	 * here, but not enable interrupt.
	 */
	gpio_init_callback(&cb, cec_gpio_handler, BIT(gpio_int->pin));
	gpio_add_callback(gpio_int->port, &cb);

	rv = gpio_pin_interrupt_configure_dt(gpio_int, GPIO_INT_DISABLE);
	__ASSERT(rv == 0, "cec gpio interrupt configuration returned error %d",
		 rv);
}
