// Seed: 559573887
module module_0 (
    input tri1 id_0
    , id_25,
    input tri0 id_1,
    output wire id_2,
    output wand id_3,
    output tri id_4,
    input tri id_5,
    output wire id_6,
    input uwire id_7,
    output wire id_8,
    input tri id_9,
    input tri0 id_10,
    input tri id_11,
    input uwire id_12,
    output tri1 id_13,
    input supply1 id_14,
    input tri0 id_15,
    output wor id_16,
    output wire id_17,
    input wor id_18,
    input wor id_19,
    output tri id_20,
    input uwire id_21,
    output tri0 id_22,
    output wor id_23
);
  tri1 id_26 = 1;
  wire id_27;
  wire id_28;
endmodule
module module_1 (
    input tri id_0,
    input tri id_1,
    input uwire id_2,
    output tri0 id_3,
    input tri0 id_4,
    input supply1 id_5,
    output supply0 id_6,
    input supply1 id_7,
    input tri1 id_8,
    input uwire id_9,
    input wire id_10,
    output supply1 id_11,
    input supply1 id_12,
    output supply0 id_13,
    input supply0 id_14,
    input wor id_15,
    input wire id_16,
    output supply1 id_17,
    input tri0 id_18,
    input tri0 id_19,
    output wire id_20,
    input wire id_21,
    input wor id_22,
    input wand id_23,
    input supply0 id_24,
    output wand id_25,
    output tri id_26,
    output tri1 id_27,
    output supply1 id_28,
    input tri1 id_29
);
  wire id_31;
  module_0(
      id_8,
      id_1,
      id_13,
      id_11,
      id_13,
      id_22,
      id_25,
      id_21,
      id_6,
      id_22,
      id_8,
      id_21,
      id_21,
      id_27,
      id_16,
      id_9,
      id_26,
      id_3,
      id_29,
      id_0,
      id_11,
      id_14,
      id_27,
      id_6
  );
endmodule
