Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Mar 27 14:48:35 2024
| Host         : PC-079 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file rp_top_timing_summary_routed.rpt -pb rp_top_timing_summary_routed.pb -rpx rp_top_timing_summary_routed.rpx -warn_on_violation
| Design       : rp_top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  21          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     16.531        0.000                      0                   68        0.197        0.000                      0                   68        9.500        0.000                       0                    44  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                16.531        0.000                      0                   68        0.197        0.000                      0                   68        9.500        0.000                       0                    44  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       16.531ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.197ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.531ns  (required time - arrival time)
  Source:                 seg_disp_driver_i/cnt_clk_en_seg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_disp_driver_i/cnt_clk_en_seg_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        2.953ns  (logic 0.704ns (23.843%)  route 2.249ns (76.157%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.917ns = ( 24.917 - 20.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.737     5.371    seg_disp_driver_i/CLK
    SLICE_X40Y61         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.456     5.827 f  seg_disp_driver_i/cnt_clk_en_seg_reg[11]/Q
                         net (fo=2, routed)           0.860     6.687    seg_disp_driver_i/cnt_clk_en_seg_reg_n_0_[11]
    SLICE_X41Y61         LUT6 (Prop_lut6_I2_O)        0.124     6.811 f  seg_disp_driver_i/cnt_clk_en_seg[13]_i_4/O
                         net (fo=1, routed)           0.638     7.449    seg_disp_driver_i/cnt_clk_en_seg[13]_i_4_n_0
    SLICE_X41Y60         LUT6 (Prop_lut6_I5_O)        0.124     7.573 r  seg_disp_driver_i/cnt_clk_en_seg[13]_i_1/O
                         net (fo=14, routed)          0.751     8.324    seg_disp_driver_i/cnt_clk_en_seg[13]_i_1_n_0
    SLICE_X40Y62         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.559    24.917    seg_disp_driver_i/CLK
    SLICE_X40Y62         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[13]/C
                         clock pessimism              0.429    25.345    
                         clock uncertainty           -0.061    25.284    
    SLICE_X40Y62         FDRE (Setup_fdre_C_R)       -0.429    24.855    seg_disp_driver_i/cnt_clk_en_seg_reg[13]
  -------------------------------------------------------------------
                         required time                         24.855    
                         arrival time                          -8.324    
  -------------------------------------------------------------------
                         slack                                 16.531    

Slack (MET) :             16.625ns  (required time - arrival time)
  Source:                 seg_disp_driver_i/cnt_clk_en_seg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_disp_driver_i/cnt_clk_en_seg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        2.861ns  (logic 0.704ns (24.609%)  route 2.157ns (75.391%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 24.919 - 20.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.737     5.371    seg_disp_driver_i/CLK
    SLICE_X40Y61         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.456     5.827 f  seg_disp_driver_i/cnt_clk_en_seg_reg[11]/Q
                         net (fo=2, routed)           0.860     6.687    seg_disp_driver_i/cnt_clk_en_seg_reg_n_0_[11]
    SLICE_X41Y61         LUT6 (Prop_lut6_I2_O)        0.124     6.811 f  seg_disp_driver_i/cnt_clk_en_seg[13]_i_4/O
                         net (fo=1, routed)           0.638     7.449    seg_disp_driver_i/cnt_clk_en_seg[13]_i_4_n_0
    SLICE_X41Y60         LUT6 (Prop_lut6_I5_O)        0.124     7.573 r  seg_disp_driver_i/cnt_clk_en_seg[13]_i_1/O
                         net (fo=14, routed)          0.659     8.232    seg_disp_driver_i/cnt_clk_en_seg[13]_i_1_n_0
    SLICE_X40Y60         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.561    24.919    seg_disp_driver_i/CLK
    SLICE_X40Y60         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[5]/C
                         clock pessimism              0.429    25.347    
                         clock uncertainty           -0.061    25.286    
    SLICE_X40Y60         FDRE (Setup_fdre_C_R)       -0.429    24.857    seg_disp_driver_i/cnt_clk_en_seg_reg[5]
  -------------------------------------------------------------------
                         required time                         24.857    
                         arrival time                          -8.232    
  -------------------------------------------------------------------
                         slack                                 16.625    

Slack (MET) :             16.625ns  (required time - arrival time)
  Source:                 seg_disp_driver_i/cnt_clk_en_seg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_disp_driver_i/cnt_clk_en_seg_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        2.861ns  (logic 0.704ns (24.609%)  route 2.157ns (75.391%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 24.919 - 20.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.737     5.371    seg_disp_driver_i/CLK
    SLICE_X40Y61         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.456     5.827 f  seg_disp_driver_i/cnt_clk_en_seg_reg[11]/Q
                         net (fo=2, routed)           0.860     6.687    seg_disp_driver_i/cnt_clk_en_seg_reg_n_0_[11]
    SLICE_X41Y61         LUT6 (Prop_lut6_I2_O)        0.124     6.811 f  seg_disp_driver_i/cnt_clk_en_seg[13]_i_4/O
                         net (fo=1, routed)           0.638     7.449    seg_disp_driver_i/cnt_clk_en_seg[13]_i_4_n_0
    SLICE_X41Y60         LUT6 (Prop_lut6_I5_O)        0.124     7.573 r  seg_disp_driver_i/cnt_clk_en_seg[13]_i_1/O
                         net (fo=14, routed)          0.659     8.232    seg_disp_driver_i/cnt_clk_en_seg[13]_i_1_n_0
    SLICE_X40Y60         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.561    24.919    seg_disp_driver_i/CLK
    SLICE_X40Y60         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[6]/C
                         clock pessimism              0.429    25.347    
                         clock uncertainty           -0.061    25.286    
    SLICE_X40Y60         FDRE (Setup_fdre_C_R)       -0.429    24.857    seg_disp_driver_i/cnt_clk_en_seg_reg[6]
  -------------------------------------------------------------------
                         required time                         24.857    
                         arrival time                          -8.232    
  -------------------------------------------------------------------
                         slack                                 16.625    

Slack (MET) :             16.625ns  (required time - arrival time)
  Source:                 seg_disp_driver_i/cnt_clk_en_seg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_disp_driver_i/cnt_clk_en_seg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        2.861ns  (logic 0.704ns (24.609%)  route 2.157ns (75.391%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 24.919 - 20.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.737     5.371    seg_disp_driver_i/CLK
    SLICE_X40Y61         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.456     5.827 f  seg_disp_driver_i/cnt_clk_en_seg_reg[11]/Q
                         net (fo=2, routed)           0.860     6.687    seg_disp_driver_i/cnt_clk_en_seg_reg_n_0_[11]
    SLICE_X41Y61         LUT6 (Prop_lut6_I2_O)        0.124     6.811 f  seg_disp_driver_i/cnt_clk_en_seg[13]_i_4/O
                         net (fo=1, routed)           0.638     7.449    seg_disp_driver_i/cnt_clk_en_seg[13]_i_4_n_0
    SLICE_X41Y60         LUT6 (Prop_lut6_I5_O)        0.124     7.573 r  seg_disp_driver_i/cnt_clk_en_seg[13]_i_1/O
                         net (fo=14, routed)          0.659     8.232    seg_disp_driver_i/cnt_clk_en_seg[13]_i_1_n_0
    SLICE_X40Y60         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.561    24.919    seg_disp_driver_i/CLK
    SLICE_X40Y60         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[7]/C
                         clock pessimism              0.429    25.347    
                         clock uncertainty           -0.061    25.286    
    SLICE_X40Y60         FDRE (Setup_fdre_C_R)       -0.429    24.857    seg_disp_driver_i/cnt_clk_en_seg_reg[7]
  -------------------------------------------------------------------
                         required time                         24.857    
                         arrival time                          -8.232    
  -------------------------------------------------------------------
                         slack                                 16.625    

Slack (MET) :             16.625ns  (required time - arrival time)
  Source:                 seg_disp_driver_i/cnt_clk_en_seg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_disp_driver_i/cnt_clk_en_seg_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        2.861ns  (logic 0.704ns (24.609%)  route 2.157ns (75.391%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 24.919 - 20.000 ) 
    Source Clock Delay      (SCD):    5.371ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.737     5.371    seg_disp_driver_i/CLK
    SLICE_X40Y61         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y61         FDRE (Prop_fdre_C_Q)         0.456     5.827 f  seg_disp_driver_i/cnt_clk_en_seg_reg[11]/Q
                         net (fo=2, routed)           0.860     6.687    seg_disp_driver_i/cnt_clk_en_seg_reg_n_0_[11]
    SLICE_X41Y61         LUT6 (Prop_lut6_I2_O)        0.124     6.811 f  seg_disp_driver_i/cnt_clk_en_seg[13]_i_4/O
                         net (fo=1, routed)           0.638     7.449    seg_disp_driver_i/cnt_clk_en_seg[13]_i_4_n_0
    SLICE_X41Y60         LUT6 (Prop_lut6_I5_O)        0.124     7.573 r  seg_disp_driver_i/cnt_clk_en_seg[13]_i_1/O
                         net (fo=14, routed)          0.659     8.232    seg_disp_driver_i/cnt_clk_en_seg[13]_i_1_n_0
    SLICE_X40Y60         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.561    24.919    seg_disp_driver_i/CLK
    SLICE_X40Y60         FDRE                                         r  seg_disp_driver_i/cnt_clk_en_seg_reg[8]/C
                         clock pessimism              0.429    25.347    
                         clock uncertainty           -0.061    25.286    
    SLICE_X40Y60         FDRE (Setup_fdre_C_R)       -0.429    24.857    seg_disp_driver_i/cnt_clk_en_seg_reg[8]
  -------------------------------------------------------------------
                         required time                         24.857    
                         arrival time                          -8.232    
  -------------------------------------------------------------------
                         slack                                 16.625    

Slack (MET) :             16.664ns  (required time - arrival time)
  Source:                 pwm_driver_i/cnt_PWM_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pwm_driver_i/cnt_PWM_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        2.727ns  (logic 0.897ns (32.895%)  route 1.830ns (67.105%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 24.918 - 20.000 ) 
    Source Clock Delay      (SCD):    5.370ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.736     5.370    pwm_driver_i/CLK_IBUF_BUFG
    SLICE_X42Y62         FDRE                                         r  pwm_driver_i/cnt_PWM_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y62         FDRE (Prop_fdre_C_Q)         0.478     5.848 r  pwm_driver_i/cnt_PWM_reg[7]/Q
                         net (fo=6, routed)           1.081     6.929    pwm_driver_i/cnt_PWM_reg[7]
    SLICE_X42Y62         LUT6 (Prop_lut6_I4_O)        0.295     7.224 r  pwm_driver_i/cnt_PWM[7]_i_3/O
                         net (fo=1, routed)           0.171     7.395    pwm_driver_i/cnt_PWM[7]_i_3_n_0
    SLICE_X42Y62         LUT2 (Prop_lut2_I0_O)        0.124     7.519 r  pwm_driver_i/cnt_PWM[7]_i_1/O
                         net (fo=8, routed)           0.578     8.097    pwm_driver_i/cnt_PWM[7]_i_1_n_0
    SLICE_X42Y61         FDRE                                         r  pwm_driver_i/cnt_PWM_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.560    24.918    pwm_driver_i/CLK_IBUF_BUFG
    SLICE_X42Y61         FDRE                                         r  pwm_driver_i/cnt_PWM_reg[0]/C
                         clock pessimism              0.429    25.346    
                         clock uncertainty           -0.061    25.285    
    SLICE_X42Y61         FDRE (Setup_fdre_C_R)       -0.524    24.761    pwm_driver_i/cnt_PWM_reg[0]
  -------------------------------------------------------------------
                         required time                         24.761    
                         arrival time                          -8.097    
  -------------------------------------------------------------------
                         slack                                 16.664    

Slack (MET) :             16.664ns  (required time - arrival time)
  Source:                 pwm_driver_i/cnt_PWM_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pwm_driver_i/cnt_PWM_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        2.727ns  (logic 0.897ns (32.895%)  route 1.830ns (67.105%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 24.918 - 20.000 ) 
    Source Clock Delay      (SCD):    5.370ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.736     5.370    pwm_driver_i/CLK_IBUF_BUFG
    SLICE_X42Y62         FDRE                                         r  pwm_driver_i/cnt_PWM_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y62         FDRE (Prop_fdre_C_Q)         0.478     5.848 r  pwm_driver_i/cnt_PWM_reg[7]/Q
                         net (fo=6, routed)           1.081     6.929    pwm_driver_i/cnt_PWM_reg[7]
    SLICE_X42Y62         LUT6 (Prop_lut6_I4_O)        0.295     7.224 r  pwm_driver_i/cnt_PWM[7]_i_3/O
                         net (fo=1, routed)           0.171     7.395    pwm_driver_i/cnt_PWM[7]_i_3_n_0
    SLICE_X42Y62         LUT2 (Prop_lut2_I0_O)        0.124     7.519 r  pwm_driver_i/cnt_PWM[7]_i_1/O
                         net (fo=8, routed)           0.578     8.097    pwm_driver_i/cnt_PWM[7]_i_1_n_0
    SLICE_X42Y61         FDRE                                         r  pwm_driver_i/cnt_PWM_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.560    24.918    pwm_driver_i/CLK_IBUF_BUFG
    SLICE_X42Y61         FDRE                                         r  pwm_driver_i/cnt_PWM_reg[1]/C
                         clock pessimism              0.429    25.346    
                         clock uncertainty           -0.061    25.285    
    SLICE_X42Y61         FDRE (Setup_fdre_C_R)       -0.524    24.761    pwm_driver_i/cnt_PWM_reg[1]
  -------------------------------------------------------------------
                         required time                         24.761    
                         arrival time                          -8.097    
  -------------------------------------------------------------------
                         slack                                 16.664    

Slack (MET) :             16.664ns  (required time - arrival time)
  Source:                 pwm_driver_i/cnt_PWM_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pwm_driver_i/cnt_PWM_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        2.727ns  (logic 0.897ns (32.895%)  route 1.830ns (67.105%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 24.918 - 20.000 ) 
    Source Clock Delay      (SCD):    5.370ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.736     5.370    pwm_driver_i/CLK_IBUF_BUFG
    SLICE_X42Y62         FDRE                                         r  pwm_driver_i/cnt_PWM_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y62         FDRE (Prop_fdre_C_Q)         0.478     5.848 r  pwm_driver_i/cnt_PWM_reg[7]/Q
                         net (fo=6, routed)           1.081     6.929    pwm_driver_i/cnt_PWM_reg[7]
    SLICE_X42Y62         LUT6 (Prop_lut6_I4_O)        0.295     7.224 r  pwm_driver_i/cnt_PWM[7]_i_3/O
                         net (fo=1, routed)           0.171     7.395    pwm_driver_i/cnt_PWM[7]_i_3_n_0
    SLICE_X42Y62         LUT2 (Prop_lut2_I0_O)        0.124     7.519 r  pwm_driver_i/cnt_PWM[7]_i_1/O
                         net (fo=8, routed)           0.578     8.097    pwm_driver_i/cnt_PWM[7]_i_1_n_0
    SLICE_X42Y61         FDRE                                         r  pwm_driver_i/cnt_PWM_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.560    24.918    pwm_driver_i/CLK_IBUF_BUFG
    SLICE_X42Y61         FDRE                                         r  pwm_driver_i/cnt_PWM_reg[2]/C
                         clock pessimism              0.429    25.346    
                         clock uncertainty           -0.061    25.285    
    SLICE_X42Y61         FDRE (Setup_fdre_C_R)       -0.524    24.761    pwm_driver_i/cnt_PWM_reg[2]
  -------------------------------------------------------------------
                         required time                         24.761    
                         arrival time                          -8.097    
  -------------------------------------------------------------------
                         slack                                 16.664    

Slack (MET) :             16.664ns  (required time - arrival time)
  Source:                 pwm_driver_i/cnt_PWM_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pwm_driver_i/cnt_PWM_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        2.727ns  (logic 0.897ns (32.895%)  route 1.830ns (67.105%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 24.918 - 20.000 ) 
    Source Clock Delay      (SCD):    5.370ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.736     5.370    pwm_driver_i/CLK_IBUF_BUFG
    SLICE_X42Y62         FDRE                                         r  pwm_driver_i/cnt_PWM_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y62         FDRE (Prop_fdre_C_Q)         0.478     5.848 r  pwm_driver_i/cnt_PWM_reg[7]/Q
                         net (fo=6, routed)           1.081     6.929    pwm_driver_i/cnt_PWM_reg[7]
    SLICE_X42Y62         LUT6 (Prop_lut6_I4_O)        0.295     7.224 r  pwm_driver_i/cnt_PWM[7]_i_3/O
                         net (fo=1, routed)           0.171     7.395    pwm_driver_i/cnt_PWM[7]_i_3_n_0
    SLICE_X42Y62         LUT2 (Prop_lut2_I0_O)        0.124     7.519 r  pwm_driver_i/cnt_PWM[7]_i_1/O
                         net (fo=8, routed)           0.578     8.097    pwm_driver_i/cnt_PWM[7]_i_1_n_0
    SLICE_X42Y61         FDRE                                         r  pwm_driver_i/cnt_PWM_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.560    24.918    pwm_driver_i/CLK_IBUF_BUFG
    SLICE_X42Y61         FDRE                                         r  pwm_driver_i/cnt_PWM_reg[3]/C
                         clock pessimism              0.429    25.346    
                         clock uncertainty           -0.061    25.285    
    SLICE_X42Y61         FDRE (Setup_fdre_C_R)       -0.524    24.761    pwm_driver_i/cnt_PWM_reg[3]
  -------------------------------------------------------------------
                         required time                         24.761    
                         arrival time                          -8.097    
  -------------------------------------------------------------------
                         slack                                 16.664    

Slack (MET) :             16.664ns  (required time - arrival time)
  Source:                 pwm_driver_i/cnt_PWM_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pwm_driver_i/cnt_PWM_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        2.727ns  (logic 0.897ns (32.895%)  route 1.830ns (67.105%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.918ns = ( 24.918 - 20.000 ) 
    Source Clock Delay      (SCD):    5.370ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.061ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.100ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  CLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.736     5.370    pwm_driver_i/CLK_IBUF_BUFG
    SLICE_X42Y62         FDRE                                         r  pwm_driver_i/cnt_PWM_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y62         FDRE (Prop_fdre_C_Q)         0.478     5.848 r  pwm_driver_i/cnt_PWM_reg[7]/Q
                         net (fo=6, routed)           1.081     6.929    pwm_driver_i/cnt_PWM_reg[7]
    SLICE_X42Y62         LUT6 (Prop_lut6_I4_O)        0.295     7.224 r  pwm_driver_i/cnt_PWM[7]_i_3/O
                         net (fo=1, routed)           0.171     7.395    pwm_driver_i/cnt_PWM[7]_i_3_n_0
    SLICE_X42Y62         LUT2 (Prop_lut2_I0_O)        0.124     7.519 r  pwm_driver_i/cnt_PWM[7]_i_1/O
                         net (fo=8, routed)           0.578     8.097    pwm_driver_i/cnt_PWM[7]_i_1_n_0
    SLICE_X42Y61         FDRE                                         r  pwm_driver_i/cnt_PWM_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    H16                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.267    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    23.358 r  CLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.560    24.918    pwm_driver_i/CLK_IBUF_BUFG
    SLICE_X42Y61         FDRE                                         r  pwm_driver_i/cnt_PWM_reg[4]/C
                         clock pessimism              0.429    25.346    
                         clock uncertainty           -0.061    25.285    
    SLICE_X42Y61         FDRE (Setup_fdre_C_R)       -0.524    24.761    pwm_driver_i/cnt_PWM_reg[4]
  -------------------------------------------------------------------
                         required time                         24.761    
                         arrival time                          -8.097    
  -------------------------------------------------------------------
                         slack                                 16.664    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_disp_driver_i/DISP_DIG_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.209ns (69.133%)  route 0.093ns (30.867%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.587     1.465    seg_disp_driver_i/CLK
    SLICE_X42Y58         FDRE                                         r  seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y58         FDRE (Prop_fdre_C_Q)         0.164     1.629 f  seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[1]/Q
                         net (fo=6, routed)           0.093     1.722    seg_disp_driver_i/pres_st_seg_mux[1]
    SLICE_X43Y58         LUT3 (Prop_lut3_I0_O)        0.045     1.767 r  seg_disp_driver_i/DISP_DIG[4]_i_1/O
                         net (fo=1, routed)           0.000     1.767    seg_disp_driver_i/disp_dig_s[4]
    SLICE_X43Y58         FDRE                                         r  seg_disp_driver_i/DISP_DIG_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.857     1.982    seg_disp_driver_i/CLK
    SLICE_X43Y58         FDRE                                         r  seg_disp_driver_i/DISP_DIG_reg[4]/C
                         clock pessimism             -0.504     1.478    
    SLICE_X43Y58         FDRE (Hold_fdre_C_D)         0.092     1.570    seg_disp_driver_i/DISP_DIG_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_disp_driver_i/DISP_DIG_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.209ns (68.454%)  route 0.096ns (31.546%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.587     1.465    seg_disp_driver_i/CLK
    SLICE_X42Y58         FDRE                                         r  seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y58         FDRE (Prop_fdre_C_Q)         0.164     1.629 r  seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[1]/Q
                         net (fo=6, routed)           0.096     1.725    seg_disp_driver_i/pres_st_seg_mux[1]
    SLICE_X43Y58         LUT3 (Prop_lut3_I1_O)        0.045     1.770 r  seg_disp_driver_i/DISP_DIG[1]_i_1/O
                         net (fo=1, routed)           0.000     1.770    seg_disp_driver_i/disp_dig_s[1]
    SLICE_X43Y58         FDRE                                         r  seg_disp_driver_i/DISP_DIG_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.857     1.982    seg_disp_driver_i/CLK
    SLICE_X43Y58         FDRE                                         r  seg_disp_driver_i/DISP_DIG_reg[1]/C
                         clock pessimism             -0.504     1.478    
    SLICE_X43Y58         FDRE (Hold_fdre_C_D)         0.092     1.570    seg_disp_driver_i/DISP_DIG_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 pwm_driver_i/cnt_PWM_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pwm_driver_i/PWM_OUT_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.212ns (62.435%)  route 0.128ns (37.565%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.586     1.464    pwm_driver_i/CLK_IBUF_BUFG
    SLICE_X42Y61         FDRE                                         r  pwm_driver_i/cnt_PWM_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDRE (Prop_fdre_C_Q)         0.164     1.628 f  pwm_driver_i/cnt_PWM_reg[0]/Q
                         net (fo=11, routed)          0.128     1.756    pwm_driver_i/cnt_PWM_reg[0]
    SLICE_X43Y61         LUT4 (Prop_lut4_I1_O)        0.048     1.804 r  pwm_driver_i/PWM_OUT[6]_i_2/O
                         net (fo=1, routed)           0.000     1.804    pwm_driver_i/PWM_OUT[6]_i_2_n_0
    SLICE_X43Y61         FDRE                                         r  pwm_driver_i/PWM_OUT_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.856     1.981    pwm_driver_i/CLK_IBUF_BUFG
    SLICE_X43Y61         FDRE                                         r  pwm_driver_i/PWM_OUT_reg[6]/C
                         clock pessimism             -0.504     1.477    
    SLICE_X43Y61         FDRE (Hold_fdre_C_D)         0.107     1.584    pwm_driver_i/PWM_OUT_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 pwm_driver_i/cnt_PWM_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pwm_driver_i/PWM_OUT_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.213ns (62.363%)  route 0.129ns (37.637%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.586     1.464    pwm_driver_i/CLK_IBUF_BUFG
    SLICE_X42Y61         FDRE                                         r  pwm_driver_i/cnt_PWM_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDRE (Prop_fdre_C_Q)         0.164     1.628 f  pwm_driver_i/cnt_PWM_reg[0]/Q
                         net (fo=11, routed)          0.129     1.757    pwm_driver_i/cnt_PWM_reg[0]
    SLICE_X43Y61         LUT4 (Prop_lut4_I3_O)        0.049     1.806 r  pwm_driver_i/PWM_OUT[5]_i_1/O
                         net (fo=1, routed)           0.000     1.806    pwm_driver_i/PWM_OUT[5]_i_1_n_0
    SLICE_X43Y61         FDRE                                         r  pwm_driver_i/PWM_OUT_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.856     1.981    pwm_driver_i/CLK_IBUF_BUFG
    SLICE_X43Y61         FDRE                                         r  pwm_driver_i/PWM_OUT_reg[5]/C
                         clock pessimism             -0.504     1.477    
    SLICE_X43Y61         FDRE (Hold_fdre_C_D)         0.107     1.584    pwm_driver_i/PWM_OUT_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 pwm_driver_i/cnt_PWM_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pwm_driver_i/PWM_OUT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.209ns (62.101%)  route 0.128ns (37.899%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.586     1.464    pwm_driver_i/CLK_IBUF_BUFG
    SLICE_X42Y61         FDRE                                         r  pwm_driver_i/cnt_PWM_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDRE (Prop_fdre_C_Q)         0.164     1.628 f  pwm_driver_i/cnt_PWM_reg[0]/Q
                         net (fo=11, routed)          0.128     1.756    pwm_driver_i/cnt_PWM_reg[0]
    SLICE_X43Y61         LUT4 (Prop_lut4_I1_O)        0.045     1.801 r  pwm_driver_i/PWM_OUT[3]_i_1/O
                         net (fo=1, routed)           0.000     1.801    pwm_driver_i/PWM_OUT[3]_i_1_n_0
    SLICE_X43Y61         FDRE                                         r  pwm_driver_i/PWM_OUT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.856     1.981    pwm_driver_i/CLK_IBUF_BUFG
    SLICE_X43Y61         FDRE                                         r  pwm_driver_i/PWM_OUT_reg[3]/C
                         clock pessimism             -0.504     1.477    
    SLICE_X43Y61         FDRE (Hold_fdre_C_D)         0.091     1.568    pwm_driver_i/PWM_OUT_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 pwm_driver_i/cnt_PWM_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pwm_driver_i/PWM_OUT_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.209ns (61.917%)  route 0.129ns (38.083%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.586     1.464    pwm_driver_i/CLK_IBUF_BUFG
    SLICE_X42Y61         FDRE                                         r  pwm_driver_i/cnt_PWM_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDRE (Prop_fdre_C_Q)         0.164     1.628 f  pwm_driver_i/cnt_PWM_reg[0]/Q
                         net (fo=11, routed)          0.129     1.757    pwm_driver_i/cnt_PWM_reg[0]
    SLICE_X43Y61         LUT4 (Prop_lut4_I1_O)        0.045     1.802 r  pwm_driver_i/PWM_OUT[4]_i_1/O
                         net (fo=1, routed)           0.000     1.802    pwm_driver_i/PWM_OUT[4]_i_1_n_0
    SLICE_X43Y61         FDRE                                         r  pwm_driver_i/PWM_OUT_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.856     1.981    pwm_driver_i/CLK_IBUF_BUFG
    SLICE_X43Y61         FDRE                                         r  pwm_driver_i/PWM_OUT_reg[4]/C
                         clock pessimism             -0.504     1.477    
    SLICE_X43Y61         FDRE (Hold_fdre_C_D)         0.092     1.569    pwm_driver_i/PWM_OUT_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 seg_disp_driver_i/clk_en_seg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.187ns (48.926%)  route 0.195ns (51.074%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.587     1.465    seg_disp_driver_i/CLK
    SLICE_X41Y58         FDRE                                         r  seg_disp_driver_i/clk_en_seg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  seg_disp_driver_i/clk_en_seg_reg/Q
                         net (fo=3, routed)           0.195     1.801    seg_disp_driver_i/clk_en_seg_reg_n_0
    SLICE_X42Y58         LUT3 (Prop_lut3_I1_O)        0.046     1.847 r  seg_disp_driver_i/FSM_sequential_pres_st_seg_mux[0]_i_1/O
                         net (fo=1, routed)           0.000     1.847    seg_disp_driver_i/FSM_sequential_pres_st_seg_mux[0]_i_1_n_0
    SLICE_X42Y58         FDRE                                         r  seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.857     1.982    seg_disp_driver_i/CLK
    SLICE_X42Y58         FDRE                                         r  seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[0]/C
                         clock pessimism             -0.501     1.481    
    SLICE_X42Y58         FDRE (Hold_fdre_C_D)         0.131     1.612    seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 seg_disp_driver_i/clk_en_seg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.188ns (49.188%)  route 0.194ns (50.812%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.587     1.465    seg_disp_driver_i/CLK
    SLICE_X41Y58         FDRE                                         r  seg_disp_driver_i/clk_en_seg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  seg_disp_driver_i/clk_en_seg_reg/Q
                         net (fo=3, routed)           0.194     1.800    seg_disp_driver_i/clk_en_seg_reg_n_0
    SLICE_X42Y58         LUT4 (Prop_lut4_I2_O)        0.047     1.847 r  seg_disp_driver_i/FSM_sequential_pres_st_seg_mux[2]_i_1/O
                         net (fo=1, routed)           0.000     1.847    seg_disp_driver_i/FSM_sequential_pres_st_seg_mux[2]_i_1_n_0
    SLICE_X42Y58         FDRE                                         r  seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.857     1.982    seg_disp_driver_i/CLK
    SLICE_X42Y58         FDRE                                         r  seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[2]/C
                         clock pessimism             -0.501     1.481    
    SLICE_X42Y58         FDRE (Hold_fdre_C_D)         0.131     1.612    seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 pwm_driver_i/cnt_PWM_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            pwm_driver_i/cnt_PWM_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.586     1.464    pwm_driver_i/CLK_IBUF_BUFG
    SLICE_X42Y61         FDRE                                         r  pwm_driver_i/cnt_PWM_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y61         FDRE (Prop_fdre_C_Q)         0.164     1.628 r  pwm_driver_i/cnt_PWM_reg[5]/Q
                         net (fo=8, routed)           0.149     1.777    pwm_driver_i/cnt_PWM_reg[5]
    SLICE_X42Y61         LUT6 (Prop_lut6_I5_O)        0.045     1.822 r  pwm_driver_i/cnt_PWM[5]_i_1/O
                         net (fo=1, routed)           0.000     1.822    pwm_driver_i/plusOp[5]
    SLICE_X42Y61         FDRE                                         r  pwm_driver_i/cnt_PWM_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.856     1.981    pwm_driver_i/CLK_IBUF_BUFG
    SLICE_X42Y61         FDRE                                         r  pwm_driver_i/cnt_PWM_reg[5]/C
                         clock pessimism             -0.517     1.464    
    SLICE_X42Y61         FDRE (Hold_fdre_C_D)         0.121     1.585    pwm_driver_i/cnt_PWM_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 seg_disp_driver_i/clk_en_seg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (48.920%)  route 0.194ns (51.080%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  CLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.587     1.465    seg_disp_driver_i/CLK
    SLICE_X41Y58         FDRE                                         r  seg_disp_driver_i/clk_en_seg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y58         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  seg_disp_driver_i/clk_en_seg_reg/Q
                         net (fo=3, routed)           0.194     1.800    seg_disp_driver_i/clk_en_seg_reg_n_0
    SLICE_X42Y58         LUT4 (Prop_lut4_I2_O)        0.045     1.845 r  seg_disp_driver_i/FSM_sequential_pres_st_seg_mux[1]_i_1/O
                         net (fo=1, routed)           0.000     1.845    seg_disp_driver_i/FSM_sequential_pres_st_seg_mux[1]_i_1_n_0
    SLICE_X42Y58         FDRE                                         r  seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    CLK_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  CLK_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.857     1.982    seg_disp_driver_i/CLK
    SLICE_X42Y58         FDRE                                         r  seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[1]/C
                         clock pessimism             -0.501     1.481    
    SLICE_X42Y58         FDRE (Hold_fdre_C_D)         0.121     1.602    seg_disp_driver_i/FSM_sequential_pres_st_seg_mux_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.243    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X42Y63    pwm_driver_i/PWM_OUT_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X42Y63    pwm_driver_i/PWM_OUT_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X42Y63    pwm_driver_i/PWM_OUT_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X43Y61    pwm_driver_i/PWM_OUT_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X43Y61    pwm_driver_i/PWM_OUT_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X43Y61    pwm_driver_i/PWM_OUT_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X43Y61    pwm_driver_i/PWM_OUT_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X42Y61    pwm_driver_i/cnt_PWM_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X42Y61    pwm_driver_i/cnt_PWM_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y63    pwm_driver_i/PWM_OUT_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y63    pwm_driver_i/PWM_OUT_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y63    pwm_driver_i/PWM_OUT_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y63    pwm_driver_i/PWM_OUT_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y63    pwm_driver_i/PWM_OUT_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y63    pwm_driver_i/PWM_OUT_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y61    pwm_driver_i/PWM_OUT_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y61    pwm_driver_i/PWM_OUT_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y61    pwm_driver_i/PWM_OUT_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y61    pwm_driver_i/PWM_OUT_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y63    pwm_driver_i/PWM_OUT_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y63    pwm_driver_i/PWM_OUT_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y63    pwm_driver_i/PWM_OUT_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y63    pwm_driver_i/PWM_OUT_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y63    pwm_driver_i/PWM_OUT_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X42Y63    pwm_driver_i/PWM_OUT_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y61    pwm_driver_i/PWM_OUT_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y61    pwm_driver_i/PWM_OUT_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y61    pwm_driver_i/PWM_OUT_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X43Y61    pwm_driver_i/PWM_OUT_reg[4]/C



