<HTML>
<HEAD>
<TITLE>Timing Report</TITLE>
<link href="" rel="stylesheet" type="text/css" media="screen"/>
<link href="" rel="stylesheet" type="text/css" media="print"/>
<style type="text/css">
#toc {
  position: fixed;
  right: 2px;
  top: 2px;
  padding: 2px 5px 2px 5px;
  background-color:rgba(210,210,210,0.1);
  border-style: solid;
  border-color: rgba(192,192,192,0.8);
  border-width:1px;
}
#toc_list {
  display: none;
  }
tapath {
  display: none;
}
</style>

<script type="text/javascript">
<!--
function showTocList() {
var a = document.getElementById("toc_list");
a.style.display = "block";
}

function hideTocList() {
var a = document.getElementById("toc_list");
if (a)
    a.style.display = "none";
}

//-->
</script>

</HEAD>

<BODY>

<DIV id="content" class="Child" onclick="hideTocList()"><PRE>
<A name="timing_rpt_top">Timing Report</A><B><U><big></big></U></B>
Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 1.1.0.165.1  Patch Version(s) 6251

Sun Feb 09 12:43:11 2020

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -html -rpt ice40_himax_upduino2_humandet_impl_1.tws ice40_himax_upduino2_humandet_impl_1_syn.udb -gui

---------------------------------------------------
Design:          lsc_ml_ice40_himax_humandet_top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
---------------------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
<LI>    <A href=#Timing_rpt_DesignChecking>1  DESIGN CHECKING</A></LI>
<LI>        <A href=#Timing_rpt_SDCConstraints>1.1  SDC Constraints</A></LI>
<LI>        <A href=#Timing_rpt_CombinationalLoop>1.2  Combinational Loop</A></LI>
<LI>    <A href=#Timing_rpt_ClockSummary>2  CLOCK SUMMARY</A></LI>
<LI>        <A href=#Timing_rpt_Clk_1>2.1  Clock clk</A></LI>
<LI>    <A href=#Timing_rpt_AnalysisSummary>3  TIMING ANALYSIS SUMMARY</A></LI>
<LI>        <A href=#Timing_rpt_Overall>3.1  Overall (Setup and Hold)</A></LI>
<LI>            <A href=#Timing_rpt_ConstraintCoverage>3.1.1  Constraint Coverage</A></LI>
<LI>            <A href=#Timing_rpt_Errors>3.1.2  Timing Errors</A></LI>
<LI>            <A href=#Timing_rpt_TotalScore>3.1.3  Total Timing Score</A></LI>
<LI>        <A href=#Timing_rpt_SetupSummary>3.2  Setup Summary Report</A></LI>
<LI>            <A href=#Timing_rpt_SetupConstraintSlackSummary>3.2.1  Setup Constraint Slack Summary</A></LI>
<LI>            <A href=#Timing_rpt_SetupCriticalEndpointSummary>3.2.2  Setup Critical Endpoint Summary </A></LI>
<LI>        <A href=#Timing_rpt_HoldSummary>3.3  Hold Summary Report</A></LI>
<LI>            <A href=#Timing_rpt_HoldConstraintSlackSummary>3.3.1  Hold Constraint Slack Summary</A></LI>
<LI>            <A href=#Timing_rpt_HoldCriticalEndpointSummary>3.3.2  Hold Critical Endpoint Summary </A></LI>
<LI>        <A href=#Timing_rpt_UnconstrainedReport>3.4  Unconstrained Report</A></LI>
<LI>            <A href=#Timing_rpt_UnconstrainedEndpoints>3.4.1  Unconstrained Start/End Points</A></LI>
<LI>            <A href=#Timing_rpt_StartEndPointsWithoutTimingConstraints>3.4.2  Start/End Points Without Timing Constraints</A></LI>
<LI>    <A href=#Timing_rpt_DetailedReport>4  DETAILED REPORT</A></LI>
<LI>        <A href=#Timing_rpt_SetupDetailedReport>4.1  Setup Detailed Report</A></LI>
<LI>            <A href=#Timing_rpt_SetupDetailedConstraint_1>4.1.1  Setup Path Details For Constraint: create_clock -name {clk} -period 41.6667 [get_pins {genblk1.u_hfosc.osc_inst/CLKHF }] </A></LI>
<LI>        <A href=#Timing_rpt_HoldDetailedReport>4.2  Hold Detailed Report</A></LI>
<LI>            <A href=#Timing_rpt_HoldDetailedConstraint_1>4.2.1  Hold Path Details For Constraint: create_clock -name {clk} -period 41.6667 [get_pins {genblk1.u_hfosc.osc_inst/CLKHF }] </A></LI>

=====================================================================
                    End of Table of Contents
=====================================================================


<A name="Timing_rpt_DesignChecking"></A><B><U><big>1  DESIGN CHECKING</big></U></B>

<A name="Timing_rpt_SDCConstraints"></A><B><U><big>1.1  SDC Constraints</big></U></B>

create_clock -name {clk} -period 41.6667 [get_pins {genblk1.u_hfosc.osc_inst/CLKHF }] 

<A name="Timing_rpt_CombinationalLoop"></A><B><U><big>1.2  Combinational Loop</big></U></B>


<A name="Timing_rpt_ClockSummary"></A><B><U><big>2  CLOCK SUMMARY</big></U></B>

<A name="Timing_rpt_Clk_1"></A><B><U><big>2.1 Clock "clk"</big></U></B>

create_clock -name {clk} -period 41.6667 [get_pins {genblk1.u_hfosc.osc_inst/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
               Clock clk                |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From clk                               |             Target |          41.666 ns |         24.000 MHz 
                                        | Actual (all paths) |          33.949 ns |         29.456 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
               Clock clk                |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
------------------------------------------------------------------------------------------------------


<A name="Timing_rpt_AnalysisSummary"></A><B><U><big>3  TIMING ANALYSIS SUMMARY</big></U></B>

<A name="Timing_rpt_Overall"></A><B><U><big>3.1  Overall (Setup and Hold)</big></U></B>

<A name="Timing_rpt_ConstraintCoverage"></A><B><U><big>3.1.1  Constraint Coverage</big></U></B>

Constraint Coverage: 89.6857%

<A name="Timing_rpt_Errors"></A><B><U><big>3.1.2  Timing Errors</big></U></B>

Timing Errors: 0 endpoints (setup), 0 endpoints (hold)

<A name="Timing_rpt_TotalScore"></A><B><U><big>3.1.3  Total Timing Score</big></U></B>

Total Negative Slack: 0.000 ns (setup), 0.000 ns (hold)

<A name="Timing_rpt_SetupSummary"></A><B><U><big>3.2  Setup Summary Report</big></U></B>

<A name="Timing_rpt_SetupConstraintSlackSummary"></A><B><U><big>3.2.1  Setup Constraint Slack Summary</big></U></B>
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
<A name="Timing_rpt_SetupSummaryConstraint_1"></A><A href=#Timing_rpt_SetupDetailedConstraint_1>create_clock -name {clk} -period 41.666</A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_1"></A><A href=#Timing_rpt_SetupDetailedConstraint_1>7 [get_pins {genblk1.u_hfosc.osc_inst/C</A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_1"></A><A href=#Timing_rpt_SetupDetailedConstraint_1>LKHF }] </A>                                |   41.666 ns |    7.717 ns |    3   |   33.949 ns |  29.456 MHz |      5200      |        0       
-------------------------------------------------------------------------------------------------------------------------------------------

<A name="Timing_rpt_SetupCriticalEndpointSummary"></A><B><U><big>3.2.2  Setup Critical Endpoint Summary </big></U></B>

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
secured_pin                              |    7.718 ns 
secured_pin                              |    7.718 ns 
secured_pin                              |    7.718 ns 
secured_pin                              |    7.718 ns 
secured_pin                              |    7.718 ns 
secured_pin                              |    7.718 ns 
secured_pin                              |    7.718 ns 
secured_pin                              |    7.718 ns 
secured_pin                              |    7.718 ns 
secured_pin                              |    7.718 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

<A name="Timing_rpt_HoldSummary"></A><B><U><big>3.3  Hold Summary Report</big></U></B>

<A name="Timing_rpt_HoldConstraintSlackSummary"></A><B><U><big>3.3.1  Hold Constraint Slack Summary</big></U></B>

-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
<A name="Timing_rpt_HoldSummaryConstraint_1"></A><A href=#Timing_rpt_HoldDetailedConstraint_1>create_clock -name {clk} -period 41.666</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_1"></A><A href=#Timing_rpt_HoldDetailedConstraint_1>7 [get_pins {genblk1.u_hfosc.osc_inst/C</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_1"></A><A href=#Timing_rpt_HoldDetailedConstraint_1>LKHF }] </A>                                |    0.000 ns |    1.463 ns |    1   |        ---- |        ---- |      5200      |        0       
-------------------------------------------------------------------------------------------------------------------------------------------

<A name="Timing_rpt_HoldCriticalEndpointSummary"></A><B><U><big>3.3.2  Hold Critical Endpoint Summary </big></U></B>

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/u_spram16k_16_2.vfb_b_inst/DATAIN7              
                                         |    1.463 ns 
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/u_spram16k_16_1.vfb_b_inst/DATAIN7              
                                         |    1.463 ns 
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/u_spram16k_16_0.vfb_b_inst/DATAIN7              
                                         |    1.463 ns 
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/u_spram16k_16_2.vfb_b_inst/DATAIN6              
                                         |    1.463 ns 
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/u_spram16k_16_1.vfb_b_inst/DATAIN6              
                                         |    1.463 ns 
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/u_spram16k_16_0.vfb_b_inst/DATAIN6              
                                         |    1.463 ns 
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/u_spram16k_16_2.vfb_b_inst/DATAIN5              
                                         |    1.463 ns 
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/u_spram16k_16_1.vfb_b_inst/DATAIN5              
                                         |    1.463 ns 
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/u_spram16k_16_0.vfb_b_inst/DATAIN5              
                                         |    1.463 ns 
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/u_spram16k_16_2.vfb_b_inst/DATAIN4              
                                         |    1.463 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

<A name="Timing_rpt_UnconstrainedReport"></A><B><U><big>3.4  Unconstrained Report</big></U></B>

<A name="Timing_rpt_UnconstrainedEndpoints"></A><B><U><big>3.4.1  Unconstrained Start/End Points</big></U></B>

Clocked but unconstrained timing start points
-------------------------------------------------------------------
        Listing 10 Start Points         |           Type           
-------------------------------------------------------------------
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/u_spram16k_16_1.vfb_b_inst/DATAOUT15                           
                                        |    No arrival or required
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/u_spram16k_16_1.vfb_b_inst/DATAOUT14                           
                                        |    No arrival or required
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/u_spram16k_16_1.vfb_b_inst/DATAOUT13                           
                                        |    No arrival or required
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/u_spram16k_16_1.vfb_b_inst/DATAOUT12                           
                                        |    No arrival or required
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/u_spram16k_16_1.vfb_b_inst/DATAOUT11                           
                                        |    No arrival or required
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/u_spram16k_16_1.vfb_b_inst/DATAOUT10                           
                                        |    No arrival or required
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/u_spram16k_16_1.vfb_b_inst/DATAOUT9                           
                                        |    No arrival or required
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/u_spram16k_16_1.vfb_b_inst/DATAOUT8                           
                                        |    No arrival or required
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/u_spram16k_16_1.vfb_b_inst/DATAOUT7                           
                                        |    No arrival or required
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/u_spram16k_16_1.vfb_b_inst/DATAOUT6                           
                                        |    No arrival or required
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                       205
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
genblk5.u_ice40_himax_video_process_64/u_ram256x32_ro/lscc_ram_dp_inst/mem_mem_0_1.ebr_inst/WDATA7                           
                                        |    No arrival or required
genblk5.u_ice40_himax_video_process_64/u_ram256x32_ro/lscc_ram_dp_inst/mem_mem_0_1.ebr_inst/WDATA6                           
                                        |    No arrival or required
genblk5.u_ice40_himax_video_process_64/u_ram256x32_ro/lscc_ram_dp_inst/mem_mem_0_1.ebr_inst/WDATA5                           
                                        |    No arrival or required
genblk5.u_ice40_himax_video_process_64/u_ram256x32_ro/lscc_ram_dp_inst/mem_mem_0_1.ebr_inst/WDATA4                           
                                        |    No arrival or required
genblk5.u_ice40_himax_video_process_64/u_ram256x32_ro/lscc_ram_dp_inst/mem_mem_0_1.ebr_inst/WDATA3                           
                                        |    No arrival or required
genblk5.u_ice40_himax_video_process_64/u_ram256x32_ro/lscc_ram_dp_inst/mem_mem_0_1.ebr_inst/WDATA2                           
                                        |    No arrival or required
genblk5.u_ice40_himax_video_process_64/u_ram256x32_ro/lscc_ram_dp_inst/mem_mem_0_1.ebr_inst/WDATA1                           
                                        |    No arrival or required
genblk5.u_ice40_himax_video_process_64/u_ram256x32_ro/lscc_ram_dp_inst/mem_mem_0_1.ebr_inst/WDATA0                           
                                        |    No arrival or required
genblk5.u_ice40_himax_video_process_64/u_ram256x32_ro/lscc_ram_dp_inst/mem_mem_0_0.ebr_inst/WDATA15                           
                                        |    No arrival or required
genblk5.u_ice40_himax_video_process_64/u_ram256x32_ro/lscc_ram_dp_inst/mem_mem_0_0.ebr_inst/WDATA14                           
                                        |    No arrival or required
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                       320
                                        |                          
-------------------------------------------------------------------

<A name="Timing_rpt_StartEndPointsWithoutTimingConstraints"></A><B><U><big>3.4.2  Start/End Points Without Timing Constraints</big></U></B>

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
cam_data[3]                             |                     input
cam_data[2]                             |                     input
cam_data[1]                             |                     input
cam_data[0]                             |                     input
cam_pclk                                |                     input
cam_hsync                               |                     input
cam_vsync                               |                     input
uart_rxd                                |                     input
spi_clk                                 |                     input
spi_miso                                |                     input
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        37
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
-------------------------------------------------------------------
         Listing 6 Instance(s)          |           Type           
-------------------------------------------------------------------
u_io_cam_data[3]                        |                  No Clock
u_io_cam_data[0]                        |                  No Clock
u_io_cam_data[1]                        |                  No Clock
u_io_cam_data[2]                        |                  No Clock
u_io_cam_vsync                          |                  No Clock
u_io_cam_de                             |                  No Clock
-------------------------------------------------------------------
                                        |                          
Number of registers without clock defin |                          
ition                                   |                         6
                                        |                          
-------------------------------------------------------------------

<A name="Timing_rpt_DetailedReport"></A><B><U><big>4  DETAILED REPORT</big></U></B>
<A name="Timing_rpt_SetupDetailedReport"></A><B><U><big>4.1  Setup Detailed Report</big></U></B>
<A name="Timing_rpt_SetupDetailedConstraint_1"></A><A href=#Timing_rpt_SetupSummaryConstraint_1>4.1.1  Setup path details for constraint: create_clock -name {clk} -period 41.6667 [get_pins {genblk1.u_hfosc.osc_inst/CLKHF }] </A>
----------------------------------------------------------------------
5200 endpoints scored, 0 timing errors detected.

Minimum Pulse Width Report
--------------------------
MPW Cell         : HSOSC_CORE
MPW Pin          : CLKHF
MPW Period       : 20.83 ns
Clock Period     : 41.6667 ns
Period margin    : 20.8367 ns  (Passed)
--------------------------

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : secured_pin
Path End         : secured_pin
Source Clock     : clk
Destination Clock: clk
Logic Level      : 3
Delay Ratio      : 93.1% (route), 6.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 7.717 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    41.666
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                24.900
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               66.367

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay               24.900
+ Data Path Delay                       33.750
-------------------------------------   ------
End-of-path arrival time( ns )          58.650

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"genblk1.u_hfosc.osc_inst/CLKHF",
        "phy_name":"genblk1.u_hfosc.osc_inst/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"secured_pin",
        "phy_name":"o_eu_run_Z.ff_inst/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":24.900,
        "delay":24.900
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HSOSC_CORE      CLOCK LATENCY   0.000         0.000  2368    
clk                                                       NET DELAY      24.900        24.900  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"secured_pin",
        "phy_name":"o_eu_run_Z.ff_inst/Q"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"secured_pin",
        "phy_name":"p_esr[0].ff_inst/SP"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"secured_pin",
            "phy_name":"o_eu_run_Z.ff_inst/CK"
        },
        "pin1":
        {
            "log_name":"secured_pin",
            "phy_name":"o_eu_run_Z.ff_inst/Q"
        },
        "arrive":26.291,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"secured_net",
            "phy_name":"secured_net"
        },
        "arrive":26.571,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"secured_pin",
            "phy_name":"o_eu_run_RNIVQ88/A"
        },
        "pin1":
        {
            "log_name":"secured_pin",
            "phy_name":"o_eu_run_RNIVQ88/Z"
        },
        "arrive":27.048,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"secured_net",
            "phy_name":"secured_net"
        },
        "arrive":51.948,
        "delay":24.900
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"secured_pin",
            "phy_name":"ce_d_RNIK8SG/C"
        },
        "pin1":
        {
            "log_name":"secured_pin",
            "phy_name":"ce_d_RNIK8SG/Z"
        },
        "arrive":52.425,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"secured_net",
            "phy_name":"secured_net"
        },
        "arrive":58.650,
        "delay":6.225
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
secured_pin->secured_pin                  FD1P3XZ         CK_TO_Q_DELAY   1.391        26.291  20      
secured_net                                               NET DELAY       0.280        26.571  1       
secured_pin->secured_pin                  LUT4            A_TO_Z_DELAY    0.477        27.048  476     
secured_net                                               NET DELAY      24.900        51.948  1       
secured_pin->secured_pin                  LUT4            C_TO_Z_DELAY    0.477        52.425  124     
secured_net                                               NET DELAY       6.225        58.650  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"genblk1.u_hfosc.osc_inst/CLKHF",
        "phy_name":"genblk1.u_hfosc.osc_inst/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"secured_pin",
        "phy_name":"p_esr[0].ff_inst/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":24.900,
        "delay":24.900
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HSOSC_CORE      CLOCK LATENCY   0.000         0.000  2368    
clk                                                       NET DELAY      24.900        24.900  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : secured_pin
Path End         : secured_pin
Source Clock     : clk
Destination Clock: clk
Logic Level      : 3
Delay Ratio      : 93.1% (route), 6.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 7.717 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    41.666
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                24.900
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               66.367

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay               24.900
+ Data Path Delay                       33.750
-------------------------------------   ------
End-of-path arrival time( ns )          58.650

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"genblk1.u_hfosc.osc_inst/CLKHF",
        "phy_name":"genblk1.u_hfosc.osc_inst/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"secured_pin",
        "phy_name":"o_eu_run_Z.ff_inst/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":24.900,
        "delay":24.900
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HSOSC_CORE      CLOCK LATENCY   0.000         0.000  2368    
clk                                                       NET DELAY      24.900        24.900  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"secured_pin",
        "phy_name":"o_eu_run_Z.ff_inst/Q"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"secured_pin",
        "phy_name":"p_esr[1].ff_inst/SP"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"secured_pin",
            "phy_name":"o_eu_run_Z.ff_inst/CK"
        },
        "pin1":
        {
            "log_name":"secured_pin",
            "phy_name":"o_eu_run_Z.ff_inst/Q"
        },
        "arrive":26.291,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"secured_net",
            "phy_name":"secured_net"
        },
        "arrive":26.571,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"secured_pin",
            "phy_name":"o_eu_run_RNIVQ88/A"
        },
        "pin1":
        {
            "log_name":"secured_pin",
            "phy_name":"o_eu_run_RNIVQ88/Z"
        },
        "arrive":27.048,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"secured_net",
            "phy_name":"secured_net"
        },
        "arrive":51.948,
        "delay":24.900
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"secured_pin",
            "phy_name":"ce_d_RNIK8SG/C"
        },
        "pin1":
        {
            "log_name":"secured_pin",
            "phy_name":"ce_d_RNIK8SG/Z"
        },
        "arrive":52.425,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"secured_net",
            "phy_name":"secured_net"
        },
        "arrive":58.650,
        "delay":6.225
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
secured_pin->secured_pin                  FD1P3XZ         CK_TO_Q_DELAY   1.391        26.291  20      
secured_net                                               NET DELAY       0.280        26.571  1       
secured_pin->secured_pin                  LUT4            A_TO_Z_DELAY    0.477        27.048  476     
secured_net                                               NET DELAY      24.900        51.948  1       
secured_pin->secured_pin                  LUT4            C_TO_Z_DELAY    0.477        52.425  124     
secured_net                                               NET DELAY       6.225        58.650  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"genblk1.u_hfosc.osc_inst/CLKHF",
        "phy_name":"genblk1.u_hfosc.osc_inst/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"secured_pin",
        "phy_name":"p_esr[1].ff_inst/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":24.900,
        "delay":24.900
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HSOSC_CORE      CLOCK LATENCY   0.000         0.000  2368    
clk                                                       NET DELAY      24.900        24.900  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : secured_pin
Path End         : secured_pin
Source Clock     : clk
Destination Clock: clk
Logic Level      : 3
Delay Ratio      : 93.1% (route), 6.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 7.717 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    41.666
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                24.900
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               66.367

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay               24.900
+ Data Path Delay                       33.750
-------------------------------------   ------
End-of-path arrival time( ns )          58.650

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"genblk1.u_hfosc.osc_inst/CLKHF",
        "phy_name":"genblk1.u_hfosc.osc_inst/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"secured_pin",
        "phy_name":"o_eu_run_Z.ff_inst/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":24.900,
        "delay":24.900
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HSOSC_CORE      CLOCK LATENCY   0.000         0.000  2368    
clk                                                       NET DELAY      24.900        24.900  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"secured_pin",
        "phy_name":"o_eu_run_Z.ff_inst/Q"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"secured_pin",
        "phy_name":"p_esr[2].ff_inst/SP"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"secured_pin",
            "phy_name":"o_eu_run_Z.ff_inst/CK"
        },
        "pin1":
        {
            "log_name":"secured_pin",
            "phy_name":"o_eu_run_Z.ff_inst/Q"
        },
        "arrive":26.291,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"secured_net",
            "phy_name":"secured_net"
        },
        "arrive":26.571,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"secured_pin",
            "phy_name":"o_eu_run_RNIVQ88/A"
        },
        "pin1":
        {
            "log_name":"secured_pin",
            "phy_name":"o_eu_run_RNIVQ88/Z"
        },
        "arrive":27.048,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"secured_net",
            "phy_name":"secured_net"
        },
        "arrive":51.948,
        "delay":24.900
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"secured_pin",
            "phy_name":"ce_d_RNIK8SG/C"
        },
        "pin1":
        {
            "log_name":"secured_pin",
            "phy_name":"ce_d_RNIK8SG/Z"
        },
        "arrive":52.425,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"secured_net",
            "phy_name":"secured_net"
        },
        "arrive":58.650,
        "delay":6.225
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
secured_pin->secured_pin                  FD1P3XZ         CK_TO_Q_DELAY   1.391        26.291  20      
secured_net                                               NET DELAY       0.280        26.571  1       
secured_pin->secured_pin                  LUT4            A_TO_Z_DELAY    0.477        27.048  476     
secured_net                                               NET DELAY      24.900        51.948  1       
secured_pin->secured_pin                  LUT4            C_TO_Z_DELAY    0.477        52.425  124     
secured_net                                               NET DELAY       6.225        58.650  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"genblk1.u_hfosc.osc_inst/CLKHF",
        "phy_name":"genblk1.u_hfosc.osc_inst/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"secured_pin",
        "phy_name":"p_esr[2].ff_inst/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":24.900,
        "delay":24.900
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HSOSC_CORE      CLOCK LATENCY   0.000         0.000  2368    
clk                                                       NET DELAY      24.900        24.900  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : secured_pin
Path End         : secured_pin
Source Clock     : clk
Destination Clock: clk
Logic Level      : 3
Delay Ratio      : 93.1% (route), 6.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 7.717 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    41.666
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                24.900
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               66.367

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay               24.900
+ Data Path Delay                       33.750
-------------------------------------   ------
End-of-path arrival time( ns )          58.650

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"genblk1.u_hfosc.osc_inst/CLKHF",
        "phy_name":"genblk1.u_hfosc.osc_inst/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"secured_pin",
        "phy_name":"o_eu_run_Z.ff_inst/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":24.900,
        "delay":24.900
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HSOSC_CORE      CLOCK LATENCY   0.000         0.000  2368    
clk                                                       NET DELAY      24.900        24.900  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"secured_pin",
        "phy_name":"o_eu_run_Z.ff_inst/Q"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"secured_pin",
        "phy_name":"p_esr[3].ff_inst/SP"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"secured_pin",
            "phy_name":"o_eu_run_Z.ff_inst/CK"
        },
        "pin1":
        {
            "log_name":"secured_pin",
            "phy_name":"o_eu_run_Z.ff_inst/Q"
        },
        "arrive":26.291,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"secured_net",
            "phy_name":"secured_net"
        },
        "arrive":26.571,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"secured_pin",
            "phy_name":"o_eu_run_RNIVQ88/A"
        },
        "pin1":
        {
            "log_name":"secured_pin",
            "phy_name":"o_eu_run_RNIVQ88/Z"
        },
        "arrive":27.048,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"secured_net",
            "phy_name":"secured_net"
        },
        "arrive":51.948,
        "delay":24.900
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"secured_pin",
            "phy_name":"ce_d_RNIK8SG/C"
        },
        "pin1":
        {
            "log_name":"secured_pin",
            "phy_name":"ce_d_RNIK8SG/Z"
        },
        "arrive":52.425,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"secured_net",
            "phy_name":"secured_net"
        },
        "arrive":58.650,
        "delay":6.225
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
secured_pin->secured_pin                  FD1P3XZ         CK_TO_Q_DELAY   1.391        26.291  20      
secured_net                                               NET DELAY       0.280        26.571  1       
secured_pin->secured_pin                  LUT4            A_TO_Z_DELAY    0.477        27.048  476     
secured_net                                               NET DELAY      24.900        51.948  1       
secured_pin->secured_pin                  LUT4            C_TO_Z_DELAY    0.477        52.425  124     
secured_net                                               NET DELAY       6.225        58.650  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"genblk1.u_hfosc.osc_inst/CLKHF",
        "phy_name":"genblk1.u_hfosc.osc_inst/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"secured_pin",
        "phy_name":"p_esr[3].ff_inst/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":24.900,
        "delay":24.900
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HSOSC_CORE      CLOCK LATENCY   0.000         0.000  2368    
clk                                                       NET DELAY      24.900        24.900  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : secured_pin
Path End         : secured_pin
Source Clock     : clk
Destination Clock: clk
Logic Level      : 3
Delay Ratio      : 93.1% (route), 6.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 7.717 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    41.666
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                24.900
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               66.367

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay               24.900
+ Data Path Delay                       33.750
-------------------------------------   ------
End-of-path arrival time( ns )          58.650

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"genblk1.u_hfosc.osc_inst/CLKHF",
        "phy_name":"genblk1.u_hfosc.osc_inst/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"secured_pin",
        "phy_name":"o_eu_run_Z.ff_inst/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":24.900,
        "delay":24.900
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HSOSC_CORE      CLOCK LATENCY   0.000         0.000  2368    
clk                                                       NET DELAY      24.900        24.900  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"secured_pin",
        "phy_name":"o_eu_run_Z.ff_inst/Q"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"secured_pin",
        "phy_name":"p_esr[4].ff_inst/SP"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"secured_pin",
            "phy_name":"o_eu_run_Z.ff_inst/CK"
        },
        "pin1":
        {
            "log_name":"secured_pin",
            "phy_name":"o_eu_run_Z.ff_inst/Q"
        },
        "arrive":26.291,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"secured_net",
            "phy_name":"secured_net"
        },
        "arrive":26.571,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"secured_pin",
            "phy_name":"o_eu_run_RNIVQ88/A"
        },
        "pin1":
        {
            "log_name":"secured_pin",
            "phy_name":"o_eu_run_RNIVQ88/Z"
        },
        "arrive":27.048,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"secured_net",
            "phy_name":"secured_net"
        },
        "arrive":51.948,
        "delay":24.900
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"secured_pin",
            "phy_name":"ce_d_RNIK8SG/C"
        },
        "pin1":
        {
            "log_name":"secured_pin",
            "phy_name":"ce_d_RNIK8SG/Z"
        },
        "arrive":52.425,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"secured_net",
            "phy_name":"secured_net"
        },
        "arrive":58.650,
        "delay":6.225
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
secured_pin->secured_pin                  FD1P3XZ         CK_TO_Q_DELAY   1.391        26.291  20      
secured_net                                               NET DELAY       0.280        26.571  1       
secured_pin->secured_pin                  LUT4            A_TO_Z_DELAY    0.477        27.048  476     
secured_net                                               NET DELAY      24.900        51.948  1       
secured_pin->secured_pin                  LUT4            C_TO_Z_DELAY    0.477        52.425  124     
secured_net                                               NET DELAY       6.225        58.650  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"genblk1.u_hfosc.osc_inst/CLKHF",
        "phy_name":"genblk1.u_hfosc.osc_inst/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"secured_pin",
        "phy_name":"p_esr[4].ff_inst/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":24.900,
        "delay":24.900
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HSOSC_CORE      CLOCK LATENCY   0.000         0.000  2368    
clk                                                       NET DELAY      24.900        24.900  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : secured_pin
Path End         : secured_pin
Source Clock     : clk
Destination Clock: clk
Logic Level      : 3
Delay Ratio      : 93.1% (route), 6.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 7.717 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    41.666
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                24.900
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               66.367

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay               24.900
+ Data Path Delay                       33.750
-------------------------------------   ------
End-of-path arrival time( ns )          58.650

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"genblk1.u_hfosc.osc_inst/CLKHF",
        "phy_name":"genblk1.u_hfosc.osc_inst/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"secured_pin",
        "phy_name":"o_eu_run_Z.ff_inst/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":24.900,
        "delay":24.900
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HSOSC_CORE      CLOCK LATENCY   0.000         0.000  2368    
clk                                                       NET DELAY      24.900        24.900  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"secured_pin",
        "phy_name":"o_eu_run_Z.ff_inst/Q"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"secured_pin",
        "phy_name":"p_esr[5].ff_inst/SP"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"secured_pin",
            "phy_name":"o_eu_run_Z.ff_inst/CK"
        },
        "pin1":
        {
            "log_name":"secured_pin",
            "phy_name":"o_eu_run_Z.ff_inst/Q"
        },
        "arrive":26.291,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"secured_net",
            "phy_name":"secured_net"
        },
        "arrive":26.571,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"secured_pin",
            "phy_name":"o_eu_run_RNIVQ88/A"
        },
        "pin1":
        {
            "log_name":"secured_pin",
            "phy_name":"o_eu_run_RNIVQ88/Z"
        },
        "arrive":27.048,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"secured_net",
            "phy_name":"secured_net"
        },
        "arrive":51.948,
        "delay":24.900
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"secured_pin",
            "phy_name":"ce_d_RNIK8SG/C"
        },
        "pin1":
        {
            "log_name":"secured_pin",
            "phy_name":"ce_d_RNIK8SG/Z"
        },
        "arrive":52.425,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"secured_net",
            "phy_name":"secured_net"
        },
        "arrive":58.650,
        "delay":6.225
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
secured_pin->secured_pin                  FD1P3XZ         CK_TO_Q_DELAY   1.391        26.291  20      
secured_net                                               NET DELAY       0.280        26.571  1       
secured_pin->secured_pin                  LUT4            A_TO_Z_DELAY    0.477        27.048  476     
secured_net                                               NET DELAY      24.900        51.948  1       
secured_pin->secured_pin                  LUT4            C_TO_Z_DELAY    0.477        52.425  124     
secured_net                                               NET DELAY       6.225        58.650  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"genblk1.u_hfosc.osc_inst/CLKHF",
        "phy_name":"genblk1.u_hfosc.osc_inst/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"secured_pin",
        "phy_name":"p_esr[5].ff_inst/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":24.900,
        "delay":24.900
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HSOSC_CORE      CLOCK LATENCY   0.000         0.000  2368    
clk                                                       NET DELAY      24.900        24.900  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : secured_pin
Path End         : secured_pin
Source Clock     : clk
Destination Clock: clk
Logic Level      : 3
Delay Ratio      : 93.1% (route), 6.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 7.717 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    41.666
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                24.900
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               66.367

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay               24.900
+ Data Path Delay                       33.750
-------------------------------------   ------
End-of-path arrival time( ns )          58.650

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"genblk1.u_hfosc.osc_inst/CLKHF",
        "phy_name":"genblk1.u_hfosc.osc_inst/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"secured_pin",
        "phy_name":"o_eu_run_Z.ff_inst/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":24.900,
        "delay":24.900
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HSOSC_CORE      CLOCK LATENCY   0.000         0.000  2368    
clk                                                       NET DELAY      24.900        24.900  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"secured_pin",
        "phy_name":"o_eu_run_Z.ff_inst/Q"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"secured_pin",
        "phy_name":"p_esr[6].ff_inst/SP"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"secured_pin",
            "phy_name":"o_eu_run_Z.ff_inst/CK"
        },
        "pin1":
        {
            "log_name":"secured_pin",
            "phy_name":"o_eu_run_Z.ff_inst/Q"
        },
        "arrive":26.291,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"secured_net",
            "phy_name":"secured_net"
        },
        "arrive":26.571,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"secured_pin",
            "phy_name":"o_eu_run_RNIVQ88/A"
        },
        "pin1":
        {
            "log_name":"secured_pin",
            "phy_name":"o_eu_run_RNIVQ88/Z"
        },
        "arrive":27.048,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"secured_net",
            "phy_name":"secured_net"
        },
        "arrive":51.948,
        "delay":24.900
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"secured_pin",
            "phy_name":"ce_d_RNIK8SG/C"
        },
        "pin1":
        {
            "log_name":"secured_pin",
            "phy_name":"ce_d_RNIK8SG/Z"
        },
        "arrive":52.425,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"secured_net",
            "phy_name":"secured_net"
        },
        "arrive":58.650,
        "delay":6.225
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
secured_pin->secured_pin                  FD1P3XZ         CK_TO_Q_DELAY   1.391        26.291  20      
secured_net                                               NET DELAY       0.280        26.571  1       
secured_pin->secured_pin                  LUT4            A_TO_Z_DELAY    0.477        27.048  476     
secured_net                                               NET DELAY      24.900        51.948  1       
secured_pin->secured_pin                  LUT4            C_TO_Z_DELAY    0.477        52.425  124     
secured_net                                               NET DELAY       6.225        58.650  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"genblk1.u_hfosc.osc_inst/CLKHF",
        "phy_name":"genblk1.u_hfosc.osc_inst/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"secured_pin",
        "phy_name":"p_esr[6].ff_inst/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":24.900,
        "delay":24.900
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HSOSC_CORE      CLOCK LATENCY   0.000         0.000  2368    
clk                                                       NET DELAY      24.900        24.900  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : secured_pin
Path End         : secured_pin
Source Clock     : clk
Destination Clock: clk
Logic Level      : 3
Delay Ratio      : 93.1% (route), 6.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 7.717 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    41.666
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                24.900
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               66.367

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay               24.900
+ Data Path Delay                       33.750
-------------------------------------   ------
End-of-path arrival time( ns )          58.650

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"genblk1.u_hfosc.osc_inst/CLKHF",
        "phy_name":"genblk1.u_hfosc.osc_inst/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"secured_pin",
        "phy_name":"o_eu_run_Z.ff_inst/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":24.900,
        "delay":24.900
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HSOSC_CORE      CLOCK LATENCY   0.000         0.000  2368    
clk                                                       NET DELAY      24.900        24.900  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"secured_pin",
        "phy_name":"o_eu_run_Z.ff_inst/Q"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"secured_pin",
        "phy_name":"p_esr[7].ff_inst/SP"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"secured_pin",
            "phy_name":"o_eu_run_Z.ff_inst/CK"
        },
        "pin1":
        {
            "log_name":"secured_pin",
            "phy_name":"o_eu_run_Z.ff_inst/Q"
        },
        "arrive":26.291,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"secured_net",
            "phy_name":"secured_net"
        },
        "arrive":26.571,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"secured_pin",
            "phy_name":"o_eu_run_RNIVQ88/A"
        },
        "pin1":
        {
            "log_name":"secured_pin",
            "phy_name":"o_eu_run_RNIVQ88/Z"
        },
        "arrive":27.048,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"secured_net",
            "phy_name":"secured_net"
        },
        "arrive":51.948,
        "delay":24.900
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"secured_pin",
            "phy_name":"ce_d_RNIK8SG/C"
        },
        "pin1":
        {
            "log_name":"secured_pin",
            "phy_name":"ce_d_RNIK8SG/Z"
        },
        "arrive":52.425,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"secured_net",
            "phy_name":"secured_net"
        },
        "arrive":58.650,
        "delay":6.225
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
secured_pin->secured_pin                  FD1P3XZ         CK_TO_Q_DELAY   1.391        26.291  20      
secured_net                                               NET DELAY       0.280        26.571  1       
secured_pin->secured_pin                  LUT4            A_TO_Z_DELAY    0.477        27.048  476     
secured_net                                               NET DELAY      24.900        51.948  1       
secured_pin->secured_pin                  LUT4            C_TO_Z_DELAY    0.477        52.425  124     
secured_net                                               NET DELAY       6.225        58.650  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"genblk1.u_hfosc.osc_inst/CLKHF",
        "phy_name":"genblk1.u_hfosc.osc_inst/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"secured_pin",
        "phy_name":"p_esr[7].ff_inst/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":24.900,
        "delay":24.900
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HSOSC_CORE      CLOCK LATENCY   0.000         0.000  2368    
clk                                                       NET DELAY      24.900        24.900  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : secured_pin
Path End         : secured_pin
Source Clock     : clk
Destination Clock: clk
Logic Level      : 3
Delay Ratio      : 93.1% (route), 6.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 7.717 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    41.666
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                24.900
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               66.367

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay               24.900
+ Data Path Delay                       33.750
-------------------------------------   ------
End-of-path arrival time( ns )          58.650

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"genblk1.u_hfosc.osc_inst/CLKHF",
        "phy_name":"genblk1.u_hfosc.osc_inst/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"secured_pin",
        "phy_name":"o_eu_run_Z.ff_inst/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":24.900,
        "delay":24.900
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HSOSC_CORE      CLOCK LATENCY   0.000         0.000  2368    
clk                                                       NET DELAY      24.900        24.900  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"secured_pin",
        "phy_name":"o_eu_run_Z.ff_inst/Q"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"secured_pin",
        "phy_name":"p_esr[8].ff_inst/SP"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"secured_pin",
            "phy_name":"o_eu_run_Z.ff_inst/CK"
        },
        "pin1":
        {
            "log_name":"secured_pin",
            "phy_name":"o_eu_run_Z.ff_inst/Q"
        },
        "arrive":26.291,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"secured_net",
            "phy_name":"secured_net"
        },
        "arrive":26.571,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"secured_pin",
            "phy_name":"o_eu_run_RNIVQ88/A"
        },
        "pin1":
        {
            "log_name":"secured_pin",
            "phy_name":"o_eu_run_RNIVQ88/Z"
        },
        "arrive":27.048,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"secured_net",
            "phy_name":"secured_net"
        },
        "arrive":51.948,
        "delay":24.900
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"secured_pin",
            "phy_name":"ce_d_RNIK8SG/C"
        },
        "pin1":
        {
            "log_name":"secured_pin",
            "phy_name":"ce_d_RNIK8SG/Z"
        },
        "arrive":52.425,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"secured_net",
            "phy_name":"secured_net"
        },
        "arrive":58.650,
        "delay":6.225
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
secured_pin->secured_pin                  FD1P3XZ         CK_TO_Q_DELAY   1.391        26.291  20      
secured_net                                               NET DELAY       0.280        26.571  1       
secured_pin->secured_pin                  LUT4            A_TO_Z_DELAY    0.477        27.048  476     
secured_net                                               NET DELAY      24.900        51.948  1       
secured_pin->secured_pin                  LUT4            C_TO_Z_DELAY    0.477        52.425  124     
secured_net                                               NET DELAY       6.225        58.650  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"genblk1.u_hfosc.osc_inst/CLKHF",
        "phy_name":"genblk1.u_hfosc.osc_inst/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"secured_pin",
        "phy_name":"p_esr[8].ff_inst/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":24.900,
        "delay":24.900
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HSOSC_CORE      CLOCK LATENCY   0.000         0.000  2368    
clk                                                       NET DELAY      24.900        24.900  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : secured_pin
Path End         : secured_pin
Source Clock     : clk
Destination Clock: clk
Logic Level      : 3
Delay Ratio      : 93.1% (route), 6.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 41.666 ns 
Path Slack       : 7.717 ns  (Passed)

  Destination Clock Arrival Time (clk:R#2)    41.666
+ Destination Clock Source Latency             0.000
- Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                24.900
- Setup Time                                   0.199
------------------------------------------   -------
End-of-path required time( ns )               66.367

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay               24.900
+ Data Path Delay                       33.750
-------------------------------------   ------
End-of-path arrival time( ns )          58.650

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"genblk1.u_hfosc.osc_inst/CLKHF",
        "phy_name":"genblk1.u_hfosc.osc_inst/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"secured_pin",
        "phy_name":"o_eu_run_Z.ff_inst/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":24.900,
        "delay":24.900
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HSOSC_CORE      CLOCK LATENCY   0.000         0.000  2368    
clk                                                       NET DELAY      24.900        24.900  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"secured_pin",
        "phy_name":"o_eu_run_Z.ff_inst/Q"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"secured_pin",
        "phy_name":"p_esr[9].ff_inst/SP"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"secured_pin",
            "phy_name":"o_eu_run_Z.ff_inst/CK"
        },
        "pin1":
        {
            "log_name":"secured_pin",
            "phy_name":"o_eu_run_Z.ff_inst/Q"
        },
        "arrive":26.291,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"secured_net",
            "phy_name":"secured_net"
        },
        "arrive":26.571,
        "delay":0.280
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"secured_pin",
            "phy_name":"o_eu_run_RNIVQ88/A"
        },
        "pin1":
        {
            "log_name":"secured_pin",
            "phy_name":"o_eu_run_RNIVQ88/Z"
        },
        "arrive":27.048,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"secured_net",
            "phy_name":"secured_net"
        },
        "arrive":51.948,
        "delay":24.900
    },
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"secured_pin",
            "phy_name":"ce_d_RNIK8SG/C"
        },
        "pin1":
        {
            "log_name":"secured_pin",
            "phy_name":"ce_d_RNIK8SG/Z"
        },
        "arrive":52.425,
        "delay":0.477
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"secured_net",
            "phy_name":"secured_net"
        },
        "arrive":58.650,
        "delay":6.225
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
secured_pin->secured_pin                  FD1P3XZ         CK_TO_Q_DELAY   1.391        26.291  20      
secured_net                                               NET DELAY       0.280        26.571  1       
secured_pin->secured_pin                  LUT4            A_TO_Z_DELAY    0.477        27.048  476     
secured_net                                               NET DELAY      24.900        51.948  1       
secured_pin->secured_pin                  LUT4            C_TO_Z_DELAY    0.477        52.425  124     
secured_net                                               NET DELAY       6.225        58.650  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"genblk1.u_hfosc.osc_inst/CLKHF",
        "phy_name":"genblk1.u_hfosc.osc_inst/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"secured_pin",
        "phy_name":"p_esr[9].ff_inst/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":24.900,
        "delay":24.900
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HSOSC_CORE      CLOCK LATENCY   0.000         0.000  2368    
clk                                                       NET DELAY      24.900        24.900  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

<A name="Timing_rpt_HoldDetailedReport"></A><B><U><big>4.2  Hold Detailed Report</big></U></B>
<A name="Timing_rpt_HoldDetailedConstraint_1"></A><A href=#Timing_rpt_HoldSummaryConstraint_1>4.2.1  Hold path details for constraint: create_clock -name {clk} -period 41.6667 [get_pins {genblk1.u_hfosc.osc_inst/CLKHF }] </A>
----------------------------------------------------------------------
5200 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/rom_data_Z[8].ff_inst/Q
Path End         : genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/u_spram16k_16_0.vfb_b_inst/DATAIN0
Source Clock     : clk
Destination Clock: clk
Logic Level      : 1
Delay Ratio      : 16.8% (route), 83.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.463 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                24.900
+ Hold Time                                   -0.208
------------------------------------------   -------
End-of-path required time( ns )               25.108

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay               24.900
+ Data Path Delay                        1.671
-------------------------------------   ------
End-of-path arrival time( ns )          26.571

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"genblk1.u_hfosc.osc_inst/CLKHF",
        "phy_name":"genblk1.u_hfosc.osc_inst/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/rom_data_Z[8].ff_inst/CK",
        "phy_name":"rom_data_Z[8].ff_inst/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":24.900,
        "delay":24.900
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HSOSC_CORE      CLOCK LATENCY   0.000         0.000  2368    
clk                                                       NET DELAY      24.900        24.900  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/rom_data_Z[8].ff_inst/Q",
        "phy_name":"rom_data_Z[8].ff_inst/Q"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/u_spram16k_16_0.vfb_b_inst/DATAIN0",
        "phy_name":"u_spram16k_16_0.vfb_b_inst/DATAIN0"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/rom_data_Z[8].ff_inst/CK",
            "phy_name":"rom_data_Z[8].ff_inst/CK"
        },
        "pin1":
        {
            "log_name":"genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/rom_data_Z[8].ff_inst/Q",
            "phy_name":"rom_data_Z[8].ff_inst/Q"
        },
        "arrive":26.291,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/rom_data[8]",
            "phy_name":"genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/rom_data[8]"
        },
        "arrive":26.571,
        "delay":0.280
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/rom_data_Z[8].ff_inst/CK->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/rom_data_Z[8].ff_inst/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391        26.291  4       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/rom_data[8]
                                                          NET DELAY      0.280        26.571  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"genblk1.u_hfosc.osc_inst/CLKHF",
        "phy_name":"genblk1.u_hfosc.osc_inst/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/u_spram16k_16_0.vfb_b_inst/CLOCK",
        "phy_name":"u_spram16k_16_0.vfb_b_inst/CLOCK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":24.900,
        "delay":24.900
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HSOSC_CORE      CLOCK LATENCY   0.000         0.000  2368    
clk                                                       NET DELAY      24.900        24.900  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/rom_data_Z[9].ff_inst/Q
Path End         : genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/u_spram16k_16_0.vfb_b_inst/DATAIN1
Source Clock     : clk
Destination Clock: clk
Logic Level      : 1
Delay Ratio      : 16.8% (route), 83.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.463 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                24.900
+ Hold Time                                   -0.208
------------------------------------------   -------
End-of-path required time( ns )               25.108

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay               24.900
+ Data Path Delay                        1.671
-------------------------------------   ------
End-of-path arrival time( ns )          26.571

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"genblk1.u_hfosc.osc_inst/CLKHF",
        "phy_name":"genblk1.u_hfosc.osc_inst/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/rom_data_Z[9].ff_inst/CK",
        "phy_name":"rom_data_Z[9].ff_inst/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":24.900,
        "delay":24.900
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HSOSC_CORE      CLOCK LATENCY   0.000         0.000  2368    
clk                                                       NET DELAY      24.900        24.900  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/rom_data_Z[9].ff_inst/Q",
        "phy_name":"rom_data_Z[9].ff_inst/Q"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/u_spram16k_16_0.vfb_b_inst/DATAIN1",
        "phy_name":"u_spram16k_16_0.vfb_b_inst/DATAIN1"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/rom_data_Z[9].ff_inst/CK",
            "phy_name":"rom_data_Z[9].ff_inst/CK"
        },
        "pin1":
        {
            "log_name":"genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/rom_data_Z[9].ff_inst/Q",
            "phy_name":"rom_data_Z[9].ff_inst/Q"
        },
        "arrive":26.291,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/rom_data[9]",
            "phy_name":"genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/rom_data[9]"
        },
        "arrive":26.571,
        "delay":0.280
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/rom_data_Z[9].ff_inst/CK->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/rom_data_Z[9].ff_inst/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391        26.291  4       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/rom_data[9]
                                                          NET DELAY      0.280        26.571  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"genblk1.u_hfosc.osc_inst/CLKHF",
        "phy_name":"genblk1.u_hfosc.osc_inst/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/u_spram16k_16_0.vfb_b_inst/CLOCK",
        "phy_name":"u_spram16k_16_0.vfb_b_inst/CLOCK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":24.900,
        "delay":24.900
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HSOSC_CORE      CLOCK LATENCY   0.000         0.000  2368    
clk                                                       NET DELAY      24.900        24.900  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/rom_data_Z[10].ff_inst/Q
Path End         : genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/u_spram16k_16_0.vfb_b_inst/DATAIN2
Source Clock     : clk
Destination Clock: clk
Logic Level      : 1
Delay Ratio      : 16.8% (route), 83.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.463 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                24.900
+ Hold Time                                   -0.208
------------------------------------------   -------
End-of-path required time( ns )               25.108

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay               24.900
+ Data Path Delay                        1.671
-------------------------------------   ------
End-of-path arrival time( ns )          26.571

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"genblk1.u_hfosc.osc_inst/CLKHF",
        "phy_name":"genblk1.u_hfosc.osc_inst/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/rom_data_Z[10].ff_inst/CK",
        "phy_name":"rom_data_Z[10].ff_inst/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":24.900,
        "delay":24.900
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HSOSC_CORE      CLOCK LATENCY   0.000         0.000  2368    
clk                                                       NET DELAY      24.900        24.900  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/rom_data_Z[10].ff_inst/Q",
        "phy_name":"rom_data_Z[10].ff_inst/Q"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/u_spram16k_16_0.vfb_b_inst/DATAIN2",
        "phy_name":"u_spram16k_16_0.vfb_b_inst/DATAIN2"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/rom_data_Z[10].ff_inst/CK",
            "phy_name":"rom_data_Z[10].ff_inst/CK"
        },
        "pin1":
        {
            "log_name":"genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/rom_data_Z[10].ff_inst/Q",
            "phy_name":"rom_data_Z[10].ff_inst/Q"
        },
        "arrive":26.291,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/rom_data[10]",
            "phy_name":"genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/rom_data[10]"
        },
        "arrive":26.571,
        "delay":0.280
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/rom_data_Z[10].ff_inst/CK->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/rom_data_Z[10].ff_inst/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391        26.291  4       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/rom_data[10]
                                                          NET DELAY      0.280        26.571  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"genblk1.u_hfosc.osc_inst/CLKHF",
        "phy_name":"genblk1.u_hfosc.osc_inst/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/u_spram16k_16_0.vfb_b_inst/CLOCK",
        "phy_name":"u_spram16k_16_0.vfb_b_inst/CLOCK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":24.900,
        "delay":24.900
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HSOSC_CORE      CLOCK LATENCY   0.000         0.000  2368    
clk                                                       NET DELAY      24.900        24.900  1       




 ++++Path 4  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/rom_data_Z[11].ff_inst/Q
Path End         : genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/u_spram16k_16_0.vfb_b_inst/DATAIN3
Source Clock     : clk
Destination Clock: clk
Logic Level      : 1
Delay Ratio      : 16.8% (route), 83.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.463 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                24.900
+ Hold Time                                   -0.208
------------------------------------------   -------
End-of-path required time( ns )               25.108

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay               24.900
+ Data Path Delay                        1.671
-------------------------------------   ------
End-of-path arrival time( ns )          26.571

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"genblk1.u_hfosc.osc_inst/CLKHF",
        "phy_name":"genblk1.u_hfosc.osc_inst/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/rom_data_Z[11].ff_inst/CK",
        "phy_name":"rom_data_Z[11].ff_inst/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":24.900,
        "delay":24.900
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HSOSC_CORE      CLOCK LATENCY   0.000         0.000  2368    
clk                                                       NET DELAY      24.900        24.900  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/rom_data_Z[11].ff_inst/Q",
        "phy_name":"rom_data_Z[11].ff_inst/Q"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/u_spram16k_16_0.vfb_b_inst/DATAIN3",
        "phy_name":"u_spram16k_16_0.vfb_b_inst/DATAIN3"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/rom_data_Z[11].ff_inst/CK",
            "phy_name":"rom_data_Z[11].ff_inst/CK"
        },
        "pin1":
        {
            "log_name":"genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/rom_data_Z[11].ff_inst/Q",
            "phy_name":"rom_data_Z[11].ff_inst/Q"
        },
        "arrive":26.291,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/rom_data[11]",
            "phy_name":"genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/rom_data[11]"
        },
        "arrive":26.571,
        "delay":0.280
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/rom_data_Z[11].ff_inst/CK->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/rom_data_Z[11].ff_inst/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391        26.291  4       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/rom_data[11]
                                                          NET DELAY      0.280        26.571  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"genblk1.u_hfosc.osc_inst/CLKHF",
        "phy_name":"genblk1.u_hfosc.osc_inst/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/u_spram16k_16_0.vfb_b_inst/CLOCK",
        "phy_name":"u_spram16k_16_0.vfb_b_inst/CLOCK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":24.900,
        "delay":24.900
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HSOSC_CORE      CLOCK LATENCY   0.000         0.000  2368    
clk                                                       NET DELAY      24.900        24.900  1       




 ++++Path 5  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/rom_data_Z[12].ff_inst/Q
Path End         : genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/u_spram16k_16_0.vfb_b_inst/DATAIN4
Source Clock     : clk
Destination Clock: clk
Logic Level      : 1
Delay Ratio      : 16.8% (route), 83.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.463 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                24.900
+ Hold Time                                   -0.208
------------------------------------------   -------
End-of-path required time( ns )               25.108

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay               24.900
+ Data Path Delay                        1.671
-------------------------------------   ------
End-of-path arrival time( ns )          26.571

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"genblk1.u_hfosc.osc_inst/CLKHF",
        "phy_name":"genblk1.u_hfosc.osc_inst/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/rom_data_Z[12].ff_inst/CK",
        "phy_name":"rom_data_Z[12].ff_inst/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":24.900,
        "delay":24.900
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HSOSC_CORE      CLOCK LATENCY   0.000         0.000  2368    
clk                                                       NET DELAY      24.900        24.900  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/rom_data_Z[12].ff_inst/Q",
        "phy_name":"rom_data_Z[12].ff_inst/Q"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/u_spram16k_16_0.vfb_b_inst/DATAIN4",
        "phy_name":"u_spram16k_16_0.vfb_b_inst/DATAIN4"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/rom_data_Z[12].ff_inst/CK",
            "phy_name":"rom_data_Z[12].ff_inst/CK"
        },
        "pin1":
        {
            "log_name":"genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/rom_data_Z[12].ff_inst/Q",
            "phy_name":"rom_data_Z[12].ff_inst/Q"
        },
        "arrive":26.291,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/rom_data[12]",
            "phy_name":"genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/rom_data[12]"
        },
        "arrive":26.571,
        "delay":0.280
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/rom_data_Z[12].ff_inst/CK->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/rom_data_Z[12].ff_inst/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391        26.291  4       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/rom_data[12]
                                                          NET DELAY      0.280        26.571  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"genblk1.u_hfosc.osc_inst/CLKHF",
        "phy_name":"genblk1.u_hfosc.osc_inst/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/u_spram16k_16_0.vfb_b_inst/CLOCK",
        "phy_name":"u_spram16k_16_0.vfb_b_inst/CLOCK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":24.900,
        "delay":24.900
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HSOSC_CORE      CLOCK LATENCY   0.000         0.000  2368    
clk                                                       NET DELAY      24.900        24.900  1       




 ++++Path 6  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/rom_data_Z[13].ff_inst/Q
Path End         : genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/u_spram16k_16_0.vfb_b_inst/DATAIN5
Source Clock     : clk
Destination Clock: clk
Logic Level      : 1
Delay Ratio      : 16.8% (route), 83.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.463 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                24.900
+ Hold Time                                   -0.208
------------------------------------------   -------
End-of-path required time( ns )               25.108

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay               24.900
+ Data Path Delay                        1.671
-------------------------------------   ------
End-of-path arrival time( ns )          26.571

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"genblk1.u_hfosc.osc_inst/CLKHF",
        "phy_name":"genblk1.u_hfosc.osc_inst/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/rom_data_Z[13].ff_inst/CK",
        "phy_name":"rom_data_Z[13].ff_inst/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":24.900,
        "delay":24.900
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HSOSC_CORE      CLOCK LATENCY   0.000         0.000  2368    
clk                                                       NET DELAY      24.900        24.900  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/rom_data_Z[13].ff_inst/Q",
        "phy_name":"rom_data_Z[13].ff_inst/Q"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/u_spram16k_16_0.vfb_b_inst/DATAIN5",
        "phy_name":"u_spram16k_16_0.vfb_b_inst/DATAIN5"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/rom_data_Z[13].ff_inst/CK",
            "phy_name":"rom_data_Z[13].ff_inst/CK"
        },
        "pin1":
        {
            "log_name":"genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/rom_data_Z[13].ff_inst/Q",
            "phy_name":"rom_data_Z[13].ff_inst/Q"
        },
        "arrive":26.291,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/rom_data[13]",
            "phy_name":"genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/rom_data[13]"
        },
        "arrive":26.571,
        "delay":0.280
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/rom_data_Z[13].ff_inst/CK->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/rom_data_Z[13].ff_inst/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391        26.291  4       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/rom_data[13]
                                                          NET DELAY      0.280        26.571  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"genblk1.u_hfosc.osc_inst/CLKHF",
        "phy_name":"genblk1.u_hfosc.osc_inst/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/u_spram16k_16_0.vfb_b_inst/CLOCK",
        "phy_name":"u_spram16k_16_0.vfb_b_inst/CLOCK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":24.900,
        "delay":24.900
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HSOSC_CORE      CLOCK LATENCY   0.000         0.000  2368    
clk                                                       NET DELAY      24.900        24.900  1       




 ++++Path 7  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/rom_data_Z[14].ff_inst/Q
Path End         : genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/u_spram16k_16_0.vfb_b_inst/DATAIN6
Source Clock     : clk
Destination Clock: clk
Logic Level      : 1
Delay Ratio      : 16.8% (route), 83.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.463 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                24.900
+ Hold Time                                   -0.208
------------------------------------------   -------
End-of-path required time( ns )               25.108

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay               24.900
+ Data Path Delay                        1.671
-------------------------------------   ------
End-of-path arrival time( ns )          26.571

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"genblk1.u_hfosc.osc_inst/CLKHF",
        "phy_name":"genblk1.u_hfosc.osc_inst/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/rom_data_Z[14].ff_inst/CK",
        "phy_name":"rom_data_Z[14].ff_inst/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":24.900,
        "delay":24.900
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HSOSC_CORE      CLOCK LATENCY   0.000         0.000  2368    
clk                                                       NET DELAY      24.900        24.900  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/rom_data_Z[14].ff_inst/Q",
        "phy_name":"rom_data_Z[14].ff_inst/Q"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/u_spram16k_16_0.vfb_b_inst/DATAIN6",
        "phy_name":"u_spram16k_16_0.vfb_b_inst/DATAIN6"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/rom_data_Z[14].ff_inst/CK",
            "phy_name":"rom_data_Z[14].ff_inst/CK"
        },
        "pin1":
        {
            "log_name":"genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/rom_data_Z[14].ff_inst/Q",
            "phy_name":"rom_data_Z[14].ff_inst/Q"
        },
        "arrive":26.291,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/rom_data[14]",
            "phy_name":"genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/rom_data[14]"
        },
        "arrive":26.571,
        "delay":0.280
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/rom_data_Z[14].ff_inst/CK->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/rom_data_Z[14].ff_inst/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391        26.291  4       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/rom_data[14]
                                                          NET DELAY      0.280        26.571  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"genblk1.u_hfosc.osc_inst/CLKHF",
        "phy_name":"genblk1.u_hfosc.osc_inst/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/u_spram16k_16_0.vfb_b_inst/CLOCK",
        "phy_name":"u_spram16k_16_0.vfb_b_inst/CLOCK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":24.900,
        "delay":24.900
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HSOSC_CORE      CLOCK LATENCY   0.000         0.000  2368    
clk                                                       NET DELAY      24.900        24.900  1       




 ++++Path 8  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/rom_data_Z[15].ff_inst/Q
Path End         : genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/u_spram16k_16_0.vfb_b_inst/DATAIN7
Source Clock     : clk
Destination Clock: clk
Logic Level      : 1
Delay Ratio      : 16.8% (route), 83.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.463 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                24.900
+ Hold Time                                   -0.208
------------------------------------------   -------
End-of-path required time( ns )               25.108

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay               24.900
+ Data Path Delay                        1.671
-------------------------------------   ------
End-of-path arrival time( ns )          26.571

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"genblk1.u_hfosc.osc_inst/CLKHF",
        "phy_name":"genblk1.u_hfosc.osc_inst/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/rom_data_Z[15].ff_inst/CK",
        "phy_name":"rom_data_Z[15].ff_inst/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":24.900,
        "delay":24.900
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HSOSC_CORE      CLOCK LATENCY   0.000         0.000  2368    
clk                                                       NET DELAY      24.900        24.900  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/rom_data_Z[15].ff_inst/Q",
        "phy_name":"rom_data_Z[15].ff_inst/Q"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/u_spram16k_16_0.vfb_b_inst/DATAIN7",
        "phy_name":"u_spram16k_16_0.vfb_b_inst/DATAIN7"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/rom_data_Z[15].ff_inst/CK",
            "phy_name":"rom_data_Z[15].ff_inst/CK"
        },
        "pin1":
        {
            "log_name":"genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/rom_data_Z[15].ff_inst/Q",
            "phy_name":"rom_data_Z[15].ff_inst/Q"
        },
        "arrive":26.291,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/rom_data[15]",
            "phy_name":"genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/rom_data[15]"
        },
        "arrive":26.571,
        "delay":0.280
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/rom_data_Z[15].ff_inst/CK->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/rom_data_Z[15].ff_inst/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391        26.291  3       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/rom_data[15]
                                                          NET DELAY      0.280        26.571  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"genblk1.u_hfosc.osc_inst/CLKHF",
        "phy_name":"genblk1.u_hfosc.osc_inst/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/u_spram16k_16_0.vfb_b_inst/CLOCK",
        "phy_name":"u_spram16k_16_0.vfb_b_inst/CLOCK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":24.900,
        "delay":24.900
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HSOSC_CORE      CLOCK LATENCY   0.000         0.000  2368    
clk                                                       NET DELAY      24.900        24.900  1       




 ++++Path 9  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/rom_data_Z[0].ff_inst/Q
Path End         : genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/u_spram16k_16_0.vfb_b_inst/DATAIN8
Source Clock     : clk
Destination Clock: clk
Logic Level      : 1
Delay Ratio      : 16.8% (route), 83.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.463 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                24.900
+ Hold Time                                   -0.208
------------------------------------------   -------
End-of-path required time( ns )               25.108

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay               24.900
+ Data Path Delay                        1.671
-------------------------------------   ------
End-of-path arrival time( ns )          26.571

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"genblk1.u_hfosc.osc_inst/CLKHF",
        "phy_name":"genblk1.u_hfosc.osc_inst/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/rom_data_Z[0].ff_inst/CK",
        "phy_name":"rom_data_Z[0].ff_inst/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":24.900,
        "delay":24.900
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HSOSC_CORE      CLOCK LATENCY   0.000         0.000  2368    
clk                                                       NET DELAY      24.900        24.900  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/rom_data_Z[0].ff_inst/Q",
        "phy_name":"rom_data_Z[0].ff_inst/Q"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/u_spram16k_16_0.vfb_b_inst/DATAIN8",
        "phy_name":"u_spram16k_16_0.vfb_b_inst/DATAIN8"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/rom_data_Z[0].ff_inst/CK",
            "phy_name":"rom_data_Z[0].ff_inst/CK"
        },
        "pin1":
        {
            "log_name":"genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/rom_data_Z[0].ff_inst/Q",
            "phy_name":"rom_data_Z[0].ff_inst/Q"
        },
        "arrive":26.291,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/rom_data[0]",
            "phy_name":"genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/rom_data[0]"
        },
        "arrive":26.571,
        "delay":0.280
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/rom_data_Z[0].ff_inst/CK->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/rom_data_Z[0].ff_inst/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391        26.291  4       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/rom_data[0]
                                                          NET DELAY      0.280        26.571  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"genblk1.u_hfosc.osc_inst/CLKHF",
        "phy_name":"genblk1.u_hfosc.osc_inst/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/u_spram16k_16_0.vfb_b_inst/CLOCK",
        "phy_name":"u_spram16k_16_0.vfb_b_inst/CLOCK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":24.900,
        "delay":24.900
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HSOSC_CORE      CLOCK LATENCY   0.000         0.000  2368    
clk                                                       NET DELAY      24.900        24.900  1       




 ++++Path 10  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/rom_data_Z[1].ff_inst/Q
Path End         : genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/u_spram16k_16_0.vfb_b_inst/DATAIN9
Source Clock     : clk
Destination Clock: clk
Logic Level      : 1
Delay Ratio      : 16.8% (route), 83.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.463 ns  (Passed)

  Destination Clock Arrival Time (clk:R#1)     0.000
+ Destination Clock Source Latency             0.000
+ Destination Clock Uncertainty                0.000
+ Destination Clock Path Delay                24.900
+ Hold Time                                   -0.208
------------------------------------------   -------
End-of-path required time( ns )               25.108

  Source Clock Arrival Time (clk:R#1)    0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay               24.900
+ Data Path Delay                        1.671
-------------------------------------   ------
End-of-path arrival time( ns )          26.571

 
Source Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"genblk1.u_hfosc.osc_inst/CLKHF",
        "phy_name":"genblk1.u_hfosc.osc_inst/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/rom_data_Z[1].ff_inst/CK",
        "phy_name":"rom_data_Z[1].ff_inst/CK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":24.900,
        "delay":24.900
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HSOSC_CORE      CLOCK LATENCY   0.000         0.000  2368    
clk                                                       NET DELAY      24.900        24.900  1       


Data path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/rom_data_Z[1].ff_inst/Q",
        "phy_name":"rom_data_Z[1].ff_inst/Q"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/u_spram16k_16_0.vfb_b_inst/DATAIN9",
        "phy_name":"u_spram16k_16_0.vfb_b_inst/DATAIN9"
    },
    "path_sections":[
    {
        "type":"site_delay",
        "pin0":
        {
            "log_name":"genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/rom_data_Z[1].ff_inst/CK",
            "phy_name":"rom_data_Z[1].ff_inst/CK"
        },
        "pin1":
        {
            "log_name":"genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/rom_data_Z[1].ff_inst/Q",
            "phy_name":"rom_data_Z[1].ff_inst/Q"
        },
        "arrive":26.291,
        "delay":1.391
    },
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/rom_data[1]",
            "phy_name":"genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/rom_data[1]"
        },
        "arrive":26.571,
        "delay":0.280
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/rom_data_Z[1].ff_inst/CK->genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/rom_data_Z[1].ff_inst/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391        26.291  4       
genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/rom_data[1]
                                                          NET DELAY      0.280        26.571  1       


Destination Clock Path
<tapath class="path_info">
<xmp>
{
    "path_begin":
    {
        "type":"pin",
        "log_name":"genblk1.u_hfosc.osc_inst/CLKHF",
        "phy_name":"genblk1.u_hfosc.osc_inst/CLKHF"
    },
    "path_end":
    {
        "type":"pin",
        "log_name":"genblk4.u_spi_loader/g_on_code_tri_spram.u_spi_loader/u_spram16k_16_0.vfb_b_inst/CLOCK",
        "phy_name":"u_spram16k_16_0.vfb_b_inst/CLOCK"
    },
    "path_sections":[
    {
        "type":"net_delay",
        "net":
        {
            "log_name":"clk",
            "phy_name":"clk"
        },
        "arrive":24.900,
        "delay":24.900
    }
    ]
}
</xmp>
</tapath>
Name                                      Cell/Site Name  Delay Name     Delay   Arrival Time  Fanout  
----------------------------------------  --------------  -------------  ------  ------------  ------  
genblk1.u_hfosc.osc_inst/CLKHF            HSOSC_CORE      CLOCK LATENCY   0.000         0.000  2368    
clk                                                       NET DELAY      24.900        24.900  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++






<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></DIV>

<DIV id="toc" class="radiant"<span onmousemove="showTocList()">Contents</span>
<UL id="toc_list">
<LI><A href=#timing_rpt_top>Timing Report</A></LI>
<LI><A href=#Timing_rpt_DesignChecking>1  DESIGN CHECKING</A></LI>
<UL>
<LI><A href=#Timing_rpt_SDCConstraints>1.1  SDC Constraints</A></LI>
<LI><A href=#Timing_rpt_CombinationalLoop>1.2  Combinational Loop</A></LI>
</UL>
<LI><A href=#Timing_rpt_ClockSummary>2  CLOCK SUMMARY</A></LI>
<LI><A href=#Timing_rpt_AnalysisSummary>3  TIMING ANALYSIS SUMMARY</A></LI>
<UL>
<LI><A href=#Timing_rpt_Overall>3.1  Overall (Setup and Hold)</A></LI>
<LI><A href=#Timing_rpt_SetupSummary>3.2  Setup Summary Report</A></LI>
<LI><A href=#Timing_rpt_HoldSummary>3.3  Hold Summary Report</A></LI>
<LI><A href=#Timing_rpt_UnconstrainedReport>3.4  Unconstrained Report</A></LI>
</UL>
<LI><A href=#Timing_rpt_DetailedReport>4  DETAILED REPORT</A></LI>
<UL>
<LI><A href=#Timing_rpt_SetupDetailedReport>4.1  Setup Detailed Report</A></LI>
<LI><A href=#Timing_rpt_HoldDetailedReport>4.2  Hold Detailed Report</A></LI>
</UL>
</UL>
</DIV>

<button id="back_to_top" class="radiant" onclick="scrollToTop()">&lt;</button>
<script type="text/javascript">
<!--
var scrollStep = 0;
function scrollToTop(){
   var funScroll = function() {
      var top = document.body.scrollTop;
      if (top == 0) {
         scrollStep = 0;
         return;
      }
      if (scrollStep == 0)
         scrollStep = top/20 + 1;
      top -= scrollStep;
      if (top < 0)
         top = 0;
      document.body.scrollTop = top;
      requestAnimationFrame(funScroll);
   };
   funScroll();
}

window.addEventListener('scroll', function(e) {
   var backToTop = document.getElementById('back_to_top')
   if (document.body.scrollTop > 0) {
      backToTop.style.display = 'block';
   } else {	backToTop.style.display = 'none'  }});

//-->
</script>

<style type="text/css">
#back_to_top {
   bottom:20px; right:20px;
   width:30px; height:30px;
   font-size: 20px;
   padding: 2px 5px 2px 5px;
   position:fixed;
   background-color:rgba(210,210,210,0.1);
   border-style: solid;
   border-color: rgba(192,192,192,0.8);
   border-width:1px;
   display:none;
   -webkit-transform: rotate(90deg);
   -webkit-transform-origin:50% 50%;
}
#back_to_top:focus {
   outline-width:0px;
}
</style>

</BODY>
