Timing Analyzer report for TR1_CCD
Tue Apr 04 20:05:38 2006
Version 5.1 Build 213 01/19/2006 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'
  6. Clock Setup: 'JP2[30]'
  7. Clock Setup: 'OSC_50'
  8. Clock Hold: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'
  9. Clock Hold: 'JP2[30]'
 10. Clock Hold: 'OSC_50'
 11. tsu
 12. tco
 13. th
 14. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2006 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------+-----------+-----------------------------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+
; Type                                                                                     ; Slack     ; Required Time                     ; Actual Time                      ; From                                                                                                                                                                          ; To                                                                                                                                                                   ; From Clock                                                                ; To Clock                                                                  ; Failed Paths ;
+------------------------------------------------------------------------------------------+-----------+-----------------------------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+
; Worst-case tsu                                                                           ; N/A       ; None                              ; 7.544 ns                         ; SD_DATA[9]                                                                                                                                                                    ; Sdram_Control_4Port:u6|mDATAOUT[9]                                                                                                                                   ; --                                                                        ; OSC_50                                                                    ; 0            ;
; Worst-case tco                                                                           ; N/A       ; None                              ; 19.964 ns                        ; VGA_Controller:u1|V_Cont[8]                                                                                                                                                   ; RED[3]                                                                                                                                                               ; OSC_50                                                                    ; --                                                                        ; 0            ;
; Worst-case th                                                                            ; N/A       ; None                              ; 1.741 ns                         ; JP2[33]                                                                                                                                                                       ; rCCD_FVAL                                                                                                                                                            ; --                                                                        ; JP2[30]                                                                   ; 0            ;
; Clock Setup: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0' ; 1.842 ns  ; 100.00 MHz ( period = 10.000 ns ) ; 122.58 MHz ( period = 8.158 ns ) ; Sdram_Control_4Port:u6|ST[0]~2386                                                                                                                                             ; Sdram_Control_4Port:u6|ST[9]~2517                                                                                                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0            ;
; Clock Setup: 'OSC_50'                                                                    ; 12.071 ns ; 50.00 MHz ( period = 20.000 ns )  ; 126.12 MHz ( period = 7.929 ns ) ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|ram_block4a6~portb_address_reg8 ; VGA_Controller:u1|Cur_Color_R[8]                                                                                                                                     ; OSC_50                                                                    ; OSC_50                                                                    ; 0            ;
; Clock Setup: 'JP2[30]'                                                                   ; 32.906 ns ; 25.00 MHz ( period = 40.000 ns )  ; 140.96 MHz ( period = 7.094 ns ) ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|altsyncram_6av:altsyncram2|q_b[4]                                               ; RAW2RGB:u4|mCCD_G[10]                                                                                                                                                ; JP2[30]                                                                   ; JP2[30]                                                                   ; 0            ;
; Clock Hold: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'  ; 0.861 ns  ; 100.00 MHz ( period = 10.000 ns ) ; N/A                              ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe11a[2]           ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe12a[2]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0            ;
; Clock Hold: 'JP2[30]'                                                                    ; 0.861 ns  ; 25.00 MHz ( period = 40.000 ns )  ; N/A                              ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe11a[5]          ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe12a[5] ; JP2[30]                                                                   ; JP2[30]                                                                   ; 0            ;
; Clock Hold: 'OSC_50'                                                                     ; 0.861 ns  ; 50.00 MHz ( period = 20.000 ns )  ; N/A                              ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe7a[1]             ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe8a[1]    ; OSC_50                                                                    ; OSC_50                                                                    ; 0            ;
; Total number of failed paths                                                             ;           ;                                   ;                                  ;                                                                                                                                                                               ;                                                                                                                                                                      ;                                                                           ;                                                                           ; 0            ;
+------------------------------------------------------------------------------------------+-----------+-----------------------------------+----------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                                             ;
+-------------------------------------------------------+--------------------+---------------------------------------+-----------------------------------+-------------+
; Option                                                ; Setting            ; From                                  ; To                                ; Entity Name ;
+-------------------------------------------------------+--------------------+---------------------------------------+-----------------------------------+-------------+
; Device Name                                           ; EP1C6Q240C8        ;                                       ;                                   ;             ;
; Timing Models                                         ; Final              ;                                       ;                                   ;             ;
; Number of source nodes to report per destination node ; 10                 ;                                       ;                                   ;             ;
; Number of destination nodes to report                 ; 10                 ;                                       ;                                   ;             ;
; Number of paths to report                             ; 200                ;                                       ;                                   ;             ;
; Report Minimum Timing Checks                          ; Off                ;                                       ;                                   ;             ;
; Use Fast Timing Models                                ; Off                ;                                       ;                                   ;             ;
; Report IO Paths Separately                            ; Off                ;                                       ;                                   ;             ;
; Default hold multicycle                               ; Same As Multicycle ;                                       ;                                   ;             ;
; Cut paths between unrelated clock domains             ; On                 ;                                       ;                                   ;             ;
; Cut off read during write signal paths                ; On                 ;                                       ;                                   ;             ;
; Cut off feedback from I/O pins                        ; On                 ;                                       ;                                   ;             ;
; Report Combined Fast/Slow Timing                      ; Off                ;                                       ;                                   ;             ;
; Ignore Clock Settings                                 ; Off                ;                                       ;                                   ;             ;
; Analyze latches as synchronous elements               ; On                 ;                                       ;                                   ;             ;
; Enable Recovery/Removal analysis                      ; Off                ;                                       ;                                   ;             ;
; Enable Clock Latency                                  ; Off                ;                                       ;                                   ;             ;
; Clock Settings                                        ; Ccd Pixclk         ;                                       ; JP2[30]                           ;             ;
; Clock Settings                                        ; Ccd Mclk           ;                                       ; JP2[31]                           ;             ;
; Clock Settings                                        ; Osc 50             ;                                       ; OSC_50                            ;             ;
; Cut Timing Path                                       ; On                 ; rdptr_g|power_modified_counter_values ; dffpipe_ws_dgrp|dffpipe10|dffe11a ; dcfifo_ldb1 ;
; Cut Timing Path                                       ; On                 ; write_delay_cycle                     ; dffpipe_rs_dgwp|dffpipe6|dffe7a   ; dcfifo_ldb1 ;
+-------------------------------------------------------+--------------------+---------------------------------------+-----------------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+
; Clock Node Name                                                              ; Clock Setting Name ; Type       ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset    ; Phase offset ;
+------------------------------------------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0    ;                    ; PLL output ; 100.0 MHz        ; 0.000 ns      ; 0.000 ns     ; OSC_50   ; 2                     ; 1                   ; -1.885 ns ;              ;
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_extclk0 ;                    ; PLL output ; 100.0 MHz        ; 0.000 ns      ; 0.000 ns     ; OSC_50   ; 2                     ; 1                   ; -4.885 ns ;              ;
; JP2[30]                                                                      ; CCD_PIXCLK         ; User Pin   ; 25.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A       ;              ;
; OSC_50                                                                       ; OSC_50             ; User Pin   ; 50.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A       ;              ;
; JP2[31]                                                                      ; CCD_MCLK           ; User Pin   ; 25.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A       ;              ;
+------------------------------------------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                   ; To                                                                                                                                                                             ; From Clock                                                                ; To Clock                                                                  ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; 1.842 ns                                ; 122.58 MHz ( period = 8.158 ns )                    ; Sdram_Control_4Port:u6|ST[0]~2386                                                                                                      ; Sdram_Control_4Port:u6|ST[9]~2517                                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.771 ns                  ; 7.929 ns                ;
; 1.953 ns                                ; 124.27 MHz ( period = 8.047 ns )                    ; Sdram_Control_4Port:u6|ST[0]~2421                                                                                                      ; Sdram_Control_4Port:u6|ST[9]~2517                                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.756 ns                  ; 7.803 ns                ;
; 2.415 ns                                ; 131.84 MHz ( period = 7.585 ns )                    ; Sdram_Control_4Port:u6|ST[9]~2369                                                                                                      ; Sdram_Control_4Port:u6|ST[9]~2517                                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.739 ns                  ; 7.324 ns                ;
; 2.446 ns                                ; 132.38 MHz ( period = 7.554 ns )                    ; Sdram_Control_4Port:u6|ST[0]~2386                                                                                                      ; Sdram_Control_4Port:u6|Write~327                                                                                                                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.732 ns                  ; 7.286 ns                ;
; 2.466 ns                                ; 132.73 MHz ( period = 7.534 ns )                    ; Sdram_Control_4Port:u6|ST[4]~2416                                                                                                      ; Sdram_Control_4Port:u6|ST[9]~2517                                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.739 ns                  ; 7.273 ns                ;
; 2.508 ns                                ; 133.48 MHz ( period = 7.492 ns )                    ; Sdram_Control_4Port:u6|ST[8]~2414                                                                                                      ; Sdram_Control_4Port:u6|ST[9]~2517                                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.756 ns                  ; 7.248 ns                ;
; 2.557 ns                                ; 134.35 MHz ( period = 7.443 ns )                    ; Sdram_Control_4Port:u6|ST[0]~2421                                                                                                      ; Sdram_Control_4Port:u6|Write~327                                                                                                                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.717 ns                  ; 7.160 ns                ;
; 2.655 ns                                ; 136.15 MHz ( period = 7.345 ns )                    ; Sdram_Control_4Port:u6|WR_MASK[0]~171                                                                                                  ; Sdram_Control_4Port:u6|WR_MASK[0]~171                                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.739 ns                  ; 7.084 ns                ;
; 2.748 ns                                ; 137.89 MHz ( period = 7.252 ns )                    ; Sdram_Control_4Port:u6|Pre_WR                                                                                                          ; Sdram_Control_4Port:u6|ST[9]~2517                                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.739 ns                  ; 6.991 ns                ;
; 2.756 ns                                ; 138.05 MHz ( period = 7.244 ns )                    ; Sdram_Control_4Port:u6|ST[4]~2416                                                                                                      ; Sdram_Control_4Port:u6|Write~327                                                                                                                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.700 ns                  ; 6.944 ns                ;
; 2.766 ns                                ; 138.24 MHz ( period = 7.234 ns )                    ; Sdram_Control_4Port:u6|WR_MASK[0]~171                                                                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[4]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.778 ns                  ; 7.012 ns                ;
; 2.766 ns                                ; 138.24 MHz ( period = 7.234 ns )                    ; Sdram_Control_4Port:u6|WR_MASK[0]~171                                                                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[5]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.778 ns                  ; 7.012 ns                ;
; 2.766 ns                                ; 138.24 MHz ( period = 7.234 ns )                    ; Sdram_Control_4Port:u6|WR_MASK[0]~171                                                                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[6]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.778 ns                  ; 7.012 ns                ;
; 2.766 ns                                ; 138.24 MHz ( period = 7.234 ns )                    ; Sdram_Control_4Port:u6|WR_MASK[0]~171                                                                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[7]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.778 ns                  ; 7.012 ns                ;
; 2.766 ns                                ; 138.24 MHz ( period = 7.234 ns )                    ; Sdram_Control_4Port:u6|WR_MASK[0]~171                                                                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[8]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.778 ns                  ; 7.012 ns                ;
; 2.802 ns                                ; 138.93 MHz ( period = 7.198 ns )                    ; Sdram_Control_4Port:u6|Write~327                                                                                                       ; Sdram_Control_4Port:u6|ST[9]~2517                                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.778 ns                  ; 6.976 ns                ;
; 2.838 ns                                ; 139.63 MHz ( period = 7.162 ns )                    ; Sdram_Control_4Port:u6|Pre_RD                                                                                                          ; Sdram_Control_4Port:u6|ST[9]~2517                                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.771 ns                  ; 6.933 ns                ;
; 2.862 ns                                ; 140.10 MHz ( period = 7.138 ns )                    ; Sdram_Control_4Port:u6|ST[0]~2386                                                                                                      ; Sdram_Control_4Port:u6|ST[9]~2413                                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.771 ns                  ; 6.909 ns                ;
; 2.864 ns                                ; 140.13 MHz ( period = 7.136 ns )                    ; Sdram_Control_4Port:u6|ST[0]~2386                                                                                                      ; Sdram_Control_4Port:u6|ST[5]~2417                                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.771 ns                  ; 6.907 ns                ;
; 2.866 ns                                ; 140.17 MHz ( period = 7.134 ns )                    ; Sdram_Control_4Port:u6|ST[0]~2412                                                                                                      ; Sdram_Control_4Port:u6|ST[9]~2517                                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.739 ns                  ; 6.873 ns                ;
; 2.867 ns                                ; 140.19 MHz ( period = 7.133 ns )                    ; Sdram_Control_4Port:u6|ST[0]~2386                                                                                                      ; Sdram_Control_4Port:u6|ST[6]~2418                                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.771 ns                  ; 6.904 ns                ;
; 2.871 ns                                ; 140.27 MHz ( period = 7.129 ns )                    ; Sdram_Control_4Port:u6|ST[0]~2386                                                                                                      ; Sdram_Control_4Port:u6|ST[7]~2419                                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.771 ns                  ; 6.900 ns                ;
; 2.872 ns                                ; 140.29 MHz ( period = 7.128 ns )                    ; Sdram_Control_4Port:u6|ST[0]~2386                                                                                                      ; Sdram_Control_4Port:u6|ST[3]~2415                                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.771 ns                  ; 6.899 ns                ;
; 2.877 ns                                ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                  ; Sdram_Control_4Port:u6|rRD2_ADDR[8]                                                                                                                                            ; OSC_50                                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8.115 ns                    ; 7.297 ns                  ; 4.420 ns                ;
; 2.877 ns                                ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                  ; Sdram_Control_4Port:u6|rRD2_ADDR[9]                                                                                                                                            ; OSC_50                                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8.115 ns                    ; 7.297 ns                  ; 4.420 ns                ;
; 2.877 ns                                ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                  ; Sdram_Control_4Port:u6|rRD2_ADDR[10]                                                                                                                                           ; OSC_50                                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8.115 ns                    ; 7.297 ns                  ; 4.420 ns                ;
; 2.877 ns                                ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                  ; Sdram_Control_4Port:u6|rRD2_ADDR[11]                                                                                                                                           ; OSC_50                                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8.115 ns                    ; 7.297 ns                  ; 4.420 ns                ;
; 2.877 ns                                ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                  ; Sdram_Control_4Port:u6|rRD2_ADDR[12]                                                                                                                                           ; OSC_50                                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8.115 ns                    ; 7.297 ns                  ; 4.420 ns                ;
; 2.877 ns                                ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                  ; Sdram_Control_4Port:u6|rRD2_ADDR[13]                                                                                                                                           ; OSC_50                                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8.115 ns                    ; 7.297 ns                  ; 4.420 ns                ;
; 2.877 ns                                ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                  ; Sdram_Control_4Port:u6|rRD2_ADDR[14]                                                                                                                                           ; OSC_50                                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8.115 ns                    ; 7.297 ns                  ; 4.420 ns                ;
; 2.888 ns                                ; 140.61 MHz ( period = 7.112 ns )                    ; Sdram_Control_4Port:u6|WR_MASK[0]~171                                                                                                  ; Sdram_Control_4Port:u6|ST[9]~2517                                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.778 ns                  ; 6.890 ns                ;
; 2.893 ns                                ; 140.71 MHz ( period = 7.107 ns )                    ; Sdram_Control_4Port:u6|ST[0]~2386                                                                                                      ; Sdram_Control_4Port:u6|ST[8]~2414                                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.754 ns                  ; 6.861 ns                ;
; 2.948 ns                                ; 141.80 MHz ( period = 7.052 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdusedw|dffe5a[8] ; Sdram_Control_4Port:u6|RD_MASK[1]~118                                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.756 ns                  ; 6.808 ns                ;
; 2.963 ns                                ; 142.11 MHz ( period = 7.037 ns )                    ; Sdram_Control_4Port:u6|ST[0]~2386                                                                                                      ; Sdram_Control_4Port:u6|DQM[1]                                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.732 ns                  ; 6.769 ns                ;
; 2.963 ns                                ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                  ; Sdram_Control_4Port:u6|rWR1_ADDR[10]~1165                                                                                                                                      ; OSC_50                                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8.115 ns                    ; 7.265 ns                  ; 4.302 ns                ;
; 2.973 ns                                ; 142.31 MHz ( period = 7.027 ns )                    ; Sdram_Control_4Port:u6|ST[0]~2421                                                                                                      ; Sdram_Control_4Port:u6|ST[9]~2413                                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.756 ns                  ; 6.783 ns                ;
; 2.975 ns                                ; 142.35 MHz ( period = 7.025 ns )                    ; Sdram_Control_4Port:u6|ST[0]~2421                                                                                                      ; Sdram_Control_4Port:u6|ST[5]~2417                                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.756 ns                  ; 6.781 ns                ;
; 2.978 ns                                ; 142.41 MHz ( period = 7.022 ns )                    ; Sdram_Control_4Port:u6|ST[0]~2421                                                                                                      ; Sdram_Control_4Port:u6|ST[6]~2418                                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.756 ns                  ; 6.778 ns                ;
; 2.979 ns                                ; 142.43 MHz ( period = 7.021 ns )                    ; Sdram_Control_4Port:u6|ST[3]~2415                                                                                                      ; Sdram_Control_4Port:u6|Write~327                                                                                                                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.700 ns                  ; 6.721 ns                ;
; 2.979 ns                                ; 142.43 MHz ( period = 7.021 ns )                    ; Sdram_Control_4Port:u6|WR_MASK[0]~171                                                                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[3]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.778 ns                  ; 6.799 ns                ;
; 2.982 ns                                ; 142.49 MHz ( period = 7.018 ns )                    ; Sdram_Control_4Port:u6|ST[0]~2421                                                                                                      ; Sdram_Control_4Port:u6|ST[7]~2419                                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.756 ns                  ; 6.774 ns                ;
; 2.983 ns                                ; 142.51 MHz ( period = 7.017 ns )                    ; Sdram_Control_4Port:u6|ST[0]~2421                                                                                                      ; Sdram_Control_4Port:u6|ST[3]~2415                                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.756 ns                  ; 6.773 ns                ;
; 2.987 ns                                ; 142.59 MHz ( period = 7.013 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wrusedw|dffe5a[8]  ; Sdram_Control_4Port:u6|RD_MASK[1]~118                                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.727 ns                  ; 6.740 ns                ;
; 3.003 ns                                ; 142.92 MHz ( period = 6.997 ns )                    ; Sdram_Control_4Port:u6|ST[9]~2420                                                                                                      ; Sdram_Control_4Port:u6|ST[9]~2517                                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.756 ns                  ; 6.753 ns                ;
; 3.004 ns                                ; 142.94 MHz ( period = 6.996 ns )                    ; Sdram_Control_4Port:u6|ST[0]~2421                                                                                                      ; Sdram_Control_4Port:u6|ST[8]~2414                                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.739 ns                  ; 6.735 ns                ;
; 3.019 ns                                ; 143.25 MHz ( period = 6.981 ns )                    ; Sdram_Control_4Port:u6|ST[9]~2369                                                                                                      ; Sdram_Control_4Port:u6|Write~327                                                                                                                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.700 ns                  ; 6.681 ns                ;
; 3.037 ns                                ; 143.62 MHz ( period = 6.963 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdusedw|dffe5a[8] ; Sdram_Control_4Port:u6|RD_MASK[0]~116                                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.756 ns                  ; 6.719 ns                ;
; 3.041 ns                                ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                  ; Sdram_Control_4Port:u6|rWR2_ADDR[8]~1866                                                                                                                                       ; OSC_50                                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8.115 ns                    ; 7.265 ns                  ; 4.224 ns                ;
; 3.059 ns                                ; 144.07 MHz ( period = 6.941 ns )                    ; Sdram_Control_4Port:u6|WR_MASK[0]~171                                                                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[2]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.778 ns                  ; 6.719 ns                ;
; 3.074 ns                                ; 144.38 MHz ( period = 6.926 ns )                    ; Sdram_Control_4Port:u6|ST[0]~2421                                                                                                      ; Sdram_Control_4Port:u6|DQM[1]                                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.717 ns                  ; 6.643 ns                ;
; 3.076 ns                                ; 144.43 MHz ( period = 6.924 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wrusedw|dffe5a[8]  ; Sdram_Control_4Port:u6|RD_MASK[0]~116                                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.727 ns                  ; 6.651 ns                ;
; 3.101 ns                                ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                  ; Sdram_Control_4Port:u6|WR_MASK[0]~171                                                                                                                                          ; OSC_50                                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8.115 ns                    ; 7.258 ns                  ; 4.157 ns                ;
; 3.109 ns                                ; 145.12 MHz ( period = 6.891 ns )                    ; Sdram_Control_4Port:u6|mWR_DONE~104                                                                                                    ; Sdram_Control_4Port:u6|WR_MASK[0]~171                                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.739 ns                  ; 6.630 ns                ;
; 3.112 ns                                ; 145.18 MHz ( period = 6.888 ns )                    ; Sdram_Control_4Port:u6|ST[8]~2414                                                                                                      ; Sdram_Control_4Port:u6|Write~327                                                                                                                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.717 ns                  ; 6.605 ns                ;
; 3.124 ns                                ; 145.43 MHz ( period = 6.876 ns )                    ; Sdram_Control_4Port:u6|ST[0]~2386                                                                                                      ; Sdram_Control_4Port:u6|ST[9]~2420                                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.754 ns                  ; 6.630 ns                ;
; 3.125 ns                                ; 145.45 MHz ( period = 6.875 ns )                    ; Sdram_Control_4Port:u6|rWR2_ADDR[8]~1795                                                                                               ; Sdram_Control_4Port:u6|rWR2_ADDR[8]~1866                                                                                                                                       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.739 ns                  ; 6.614 ns                ;
; 3.139 ns                                ; 145.75 MHz ( period = 6.861 ns )                    ; Sdram_Control_4Port:u6|WR_MASK[0]~171                                                                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[1]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.778 ns                  ; 6.639 ns                ;
; 3.140 ns                                ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                  ; Sdram_Control_4Port:u6|rWR1_ADDR[18]~1149                                                                                                                                      ; OSC_50                                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8.115 ns                    ; 7.265 ns                  ; 4.125 ns                ;
; 3.152 ns                                ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                  ; Sdram_Control_4Port:u6|rWR1_ADDR[17]~1151                                                                                                                                      ; OSC_50                                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8.115 ns                    ; 7.265 ns                  ; 4.113 ns                ;
; 3.160 ns                                ; 146.20 MHz ( period = 6.840 ns )                    ; Sdram_Control_4Port:u6|mWR_DONE~104                                                                                                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|ram_block4a2~portb_address_reg0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.749 ns                  ; 6.589 ns                ;
; 3.160 ns                                ; 146.20 MHz ( period = 6.840 ns )                    ; Sdram_Control_4Port:u6|mWR_DONE~104                                                                                                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|ram_block4a2~portb_address_reg1 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.749 ns                  ; 6.589 ns                ;
; 3.160 ns                                ; 146.20 MHz ( period = 6.840 ns )                    ; Sdram_Control_4Port:u6|mWR_DONE~104                                                                                                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|ram_block4a2~portb_address_reg2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.749 ns                  ; 6.589 ns                ;
; 3.160 ns                                ; 146.20 MHz ( period = 6.840 ns )                    ; Sdram_Control_4Port:u6|mWR_DONE~104                                                                                                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|ram_block4a2~portb_address_reg3 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.749 ns                  ; 6.589 ns                ;
; 3.160 ns                                ; 146.20 MHz ( period = 6.840 ns )                    ; Sdram_Control_4Port:u6|mWR_DONE~104                                                                                                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|ram_block4a2~portb_address_reg4 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.749 ns                  ; 6.589 ns                ;
; 3.160 ns                                ; 146.20 MHz ( period = 6.840 ns )                    ; Sdram_Control_4Port:u6|mWR_DONE~104                                                                                                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|ram_block4a2~portb_address_reg5 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.749 ns                  ; 6.589 ns                ;
; 3.160 ns                                ; 146.20 MHz ( period = 6.840 ns )                    ; Sdram_Control_4Port:u6|mWR_DONE~104                                                                                                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|ram_block4a2~portb_address_reg6 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.749 ns                  ; 6.589 ns                ;
; 3.160 ns                                ; 146.20 MHz ( period = 6.840 ns )                    ; Sdram_Control_4Port:u6|mWR_DONE~104                                                                                                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|ram_block4a2~portb_address_reg7 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.749 ns                  ; 6.589 ns                ;
; 3.160 ns                                ; 146.20 MHz ( period = 6.840 ns )                    ; Sdram_Control_4Port:u6|mWR_DONE~104                                                                                                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|ram_block4a2~portb_address_reg8 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.749 ns                  ; 6.589 ns                ;
; 3.181 ns                                ; 146.65 MHz ( period = 6.819 ns )                    ; Sdram_Control_4Port:u6|WR_MASK[0]~171                                                                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|ram_block4a2~portb_address_reg0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.749 ns                  ; 6.568 ns                ;
; 3.181 ns                                ; 146.65 MHz ( period = 6.819 ns )                    ; Sdram_Control_4Port:u6|WR_MASK[0]~171                                                                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|ram_block4a2~portb_address_reg1 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.749 ns                  ; 6.568 ns                ;
; 3.181 ns                                ; 146.65 MHz ( period = 6.819 ns )                    ; Sdram_Control_4Port:u6|WR_MASK[0]~171                                                                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|ram_block4a2~portb_address_reg2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.749 ns                  ; 6.568 ns                ;
; 3.181 ns                                ; 146.65 MHz ( period = 6.819 ns )                    ; Sdram_Control_4Port:u6|WR_MASK[0]~171                                                                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|ram_block4a2~portb_address_reg3 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.749 ns                  ; 6.568 ns                ;
; 3.181 ns                                ; 146.65 MHz ( period = 6.819 ns )                    ; Sdram_Control_4Port:u6|WR_MASK[0]~171                                                                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|ram_block4a2~portb_address_reg4 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.749 ns                  ; 6.568 ns                ;
; 3.181 ns                                ; 146.65 MHz ( period = 6.819 ns )                    ; Sdram_Control_4Port:u6|WR_MASK[0]~171                                                                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|ram_block4a2~portb_address_reg5 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.749 ns                  ; 6.568 ns                ;
; 3.181 ns                                ; 146.65 MHz ( period = 6.819 ns )                    ; Sdram_Control_4Port:u6|WR_MASK[0]~171                                                                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|ram_block4a2~portb_address_reg6 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.749 ns                  ; 6.568 ns                ;
; 3.181 ns                                ; 146.65 MHz ( period = 6.819 ns )                    ; Sdram_Control_4Port:u6|WR_MASK[0]~171                                                                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|ram_block4a2~portb_address_reg7 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.749 ns                  ; 6.568 ns                ;
; 3.181 ns                                ; 146.65 MHz ( period = 6.819 ns )                    ; Sdram_Control_4Port:u6|WR_MASK[0]~171                                                                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|ram_block4a2~portb_address_reg8 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.749 ns                  ; 6.568 ns                ;
; 3.196 ns                                ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                  ; Sdram_Control_4Port:u6|rWR1_ADDR[13]~1159                                                                                                                                      ; OSC_50                                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8.115 ns                    ; 7.265 ns                  ; 4.069 ns                ;
; 3.197 ns                                ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                  ; Sdram_Control_4Port:u6|rWR1_ADDR[9]~1167                                                                                                                                       ; OSC_50                                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8.115 ns                    ; 7.265 ns                  ; 4.068 ns                ;
; 3.198 ns                                ; 147.02 MHz ( period = 6.802 ns )                    ; Sdram_Control_4Port:u6|ST[0]~2386                                                                                                      ; Sdram_Control_4Port:u6|OUT_VALID                                                                                                                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.754 ns                  ; 6.556 ns                ;
; 3.198 ns                                ; 147.02 MHz ( period = 6.802 ns )                    ; Sdram_Control_4Port:u6|mWR_DONE~104                                                                                                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[4]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.790 ns                  ; 6.592 ns                ;
; 3.198 ns                                ; 147.02 MHz ( period = 6.802 ns )                    ; Sdram_Control_4Port:u6|mWR_DONE~104                                                                                                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[5]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.790 ns                  ; 6.592 ns                ;
; 3.198 ns                                ; 147.02 MHz ( period = 6.802 ns )                    ; Sdram_Control_4Port:u6|mWR_DONE~104                                                                                                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[6]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.790 ns                  ; 6.592 ns                ;
; 3.198 ns                                ; 147.02 MHz ( period = 6.802 ns )                    ; Sdram_Control_4Port:u6|mWR_DONE~104                                                                                                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[7]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.790 ns                  ; 6.592 ns                ;
; 3.198 ns                                ; 147.02 MHz ( period = 6.802 ns )                    ; Sdram_Control_4Port:u6|mWR_DONE~104                                                                                                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[8]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.790 ns                  ; 6.592 ns                ;
; 3.199 ns                                ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                  ; Sdram_Control_4Port:u6|rWR1_ADDR[11]~1163                                                                                                                                      ; OSC_50                                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8.115 ns                    ; 7.265 ns                  ; 4.066 ns                ;
; 3.201 ns                                ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                  ; Sdram_Control_4Port:u6|rWR1_ADDR[14]~1157                                                                                                                                      ; OSC_50                                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8.115 ns                    ; 7.265 ns                  ; 4.064 ns                ;
; 3.203 ns                                ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                  ; Sdram_Control_4Port:u6|rWR1_ADDR[12]~1161                                                                                                                                      ; OSC_50                                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8.115 ns                    ; 7.265 ns                  ; 4.062 ns                ;
; 3.213 ns                                ; 147.34 MHz ( period = 6.787 ns )                    ; Sdram_Control_4Port:u6|WR_MASK[1]~182                                                                                                  ; Sdram_Control_4Port:u6|WR_MASK[0]~171                                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.739 ns                  ; 6.526 ns                ;
; 3.219 ns                                ; 147.47 MHz ( period = 6.781 ns )                    ; Sdram_Control_4Port:u6|WR_MASK[0]~171                                                                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[4]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.790 ns                  ; 6.571 ns                ;
; 3.219 ns                                ; 147.47 MHz ( period = 6.781 ns )                    ; Sdram_Control_4Port:u6|WR_MASK[0]~171                                                                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[5]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.790 ns                  ; 6.571 ns                ;
; 3.219 ns                                ; 147.47 MHz ( period = 6.781 ns )                    ; Sdram_Control_4Port:u6|WR_MASK[0]~171                                                                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[6]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.790 ns                  ; 6.571 ns                ;
; 3.219 ns                                ; 147.47 MHz ( period = 6.781 ns )                    ; Sdram_Control_4Port:u6|WR_MASK[0]~171                                                                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[7]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.790 ns                  ; 6.571 ns                ;
; 3.219 ns                                ; 147.47 MHz ( period = 6.781 ns )                    ; Sdram_Control_4Port:u6|WR_MASK[0]~171                                                                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[8]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.790 ns                  ; 6.571 ns                ;
; 3.219 ns                                ; 147.47 MHz ( period = 6.781 ns )                    ; Sdram_Control_4Port:u6|WR_MASK[0]~171                                                                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[0]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.778 ns                  ; 6.559 ns                ;
; 3.228 ns                                ; 147.67 MHz ( period = 6.772 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdusedw|dffe5a[8] ; Sdram_Control_4Port:u6|WR_MASK[0]~171                                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.717 ns                  ; 6.489 ns                ;
; 3.235 ns                                ; 147.82 MHz ( period = 6.765 ns )                    ; Sdram_Control_4Port:u6|ST[0]~2421                                                                                                      ; Sdram_Control_4Port:u6|ST[9]~2420                                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.739 ns                  ; 6.504 ns                ;
; 3.243 ns                                ; 147.99 MHz ( period = 6.757 ns )                    ; Sdram_Control_4Port:u6|WR_MASK[0]~171                                                                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|safe_q[1]                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.746 ns                  ; 6.503 ns                ;
; 3.243 ns                                ; 147.99 MHz ( period = 6.757 ns )                    ; Sdram_Control_4Port:u6|WR_MASK[0]~171                                                                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|safe_q[0]                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.746 ns                  ; 6.503 ns                ;
; 3.244 ns                                ; 148.02 MHz ( period = 6.756 ns )                    ; Sdram_Control_4Port:u6|WR_MASK[0]~171                                                                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|safe_q[2]                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.746 ns                  ; 6.502 ns                ;
; 3.246 ns                                ; 148.06 MHz ( period = 6.754 ns )                    ; Sdram_Control_4Port:u6|WR_MASK[0]~171                                                                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|safe_q[3]                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.746 ns                  ; 6.500 ns                ;
; 3.248 ns                                ; 148.10 MHz ( period = 6.752 ns )                    ; Sdram_Control_4Port:u6|WR_MASK[0]~171                                                                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|safe_q[4]                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.746 ns                  ; 6.498 ns                ;
; 3.254 ns                                ; 148.24 MHz ( period = 6.746 ns )                    ; Sdram_Control_4Port:u6|WR_MASK[0]~171                                                                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|safe_q[6]                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.746 ns                  ; 6.492 ns                ;
; 3.254 ns                                ; 148.24 MHz ( period = 6.746 ns )                    ; Sdram_Control_4Port:u6|WR_MASK[0]~171                                                                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|safe_q[5]                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.746 ns                  ; 6.492 ns                ;
; 3.255 ns                                ; 148.26 MHz ( period = 6.745 ns )                    ; Sdram_Control_4Port:u6|WR_MASK[0]~171                                                                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|safe_q[7]                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.746 ns                  ; 6.491 ns                ;
; 3.276 ns                                ; 148.72 MHz ( period = 6.724 ns )                    ; Sdram_Control_4Port:u6|ST[0]~2386                                                                                                      ; Sdram_Control_4Port:u6|IN_REQ~148                                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.732 ns                  ; 6.456 ns                ;
; 3.277 ns                                ; 148.74 MHz ( period = 6.723 ns )                    ; Sdram_Control_4Port:u6|rWR2_ADDR[9]~1796                                                                                               ; Sdram_Control_4Port:u6|rWR2_ADDR[8]~1866                                                                                                                                       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.739 ns                  ; 6.462 ns                ;
; 3.295 ns                                ; 149.14 MHz ( period = 6.705 ns )                    ; Sdram_Control_4Port:u6|WR_MASK[0]~180                                                                                                  ; Sdram_Control_4Port:u6|WR_MASK[0]~171                                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.739 ns                  ; 6.444 ns                ;
; 3.309 ns                                ; 149.45 MHz ( period = 6.691 ns )                    ; Sdram_Control_4Port:u6|ST[0]~2421                                                                                                      ; Sdram_Control_4Port:u6|OUT_VALID                                                                                                                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.739 ns                  ; 6.430 ns                ;
; 3.312 ns                                ; 149.52 MHz ( period = 6.688 ns )                    ; Sdram_Control_4Port:u6|ST[0]~2386                                                                                                      ; Sdram_Control_4Port:u6|ST[4]~2416                                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.771 ns                  ; 6.459 ns                ;
; 3.314 ns                                ; 149.57 MHz ( period = 6.686 ns )                    ; Sdram_Control_4Port:u6|ST[4]~2416                                                                                                      ; Sdram_Control_4Port:u6|ST[8]~2414                                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.722 ns                  ; 6.408 ns                ;
; 3.314 ns                                ; 149.57 MHz ( period = 6.686 ns )                    ; Sdram_Control_4Port:u6|WR_MASK[0]~171                                                                                                  ; Sdram_Control_4Port:u6|rWR2_ADDR[8]~1866                                                                                                                                       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.746 ns                  ; 6.432 ns                ;
; 3.315 ns                                ; 149.59 MHz ( period = 6.685 ns )                    ; Sdram_Control_4Port:u6|ST[4]~2416                                                                                                      ; Sdram_Control_4Port:u6|ST[9]~2420                                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.722 ns                  ; 6.407 ns                ;
; 3.320 ns                                ; 149.70 MHz ( period = 6.680 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wrusedw|dffe5a[8]  ; Sdram_Control_4Port:u6|RD_MASK[1]~118                                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.756 ns                  ; 6.436 ns                ;
; 3.324 ns                                ; 149.79 MHz ( period = 6.676 ns )                    ; Sdram_Control_4Port:u6|WR_MASK[1]~182                                                                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[4]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.778 ns                  ; 6.454 ns                ;
; 3.324 ns                                ; 149.79 MHz ( period = 6.676 ns )                    ; Sdram_Control_4Port:u6|WR_MASK[1]~182                                                                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[5]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.778 ns                  ; 6.454 ns                ;
; 3.324 ns                                ; 149.79 MHz ( period = 6.676 ns )                    ; Sdram_Control_4Port:u6|WR_MASK[1]~182                                                                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[6]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.778 ns                  ; 6.454 ns                ;
; 3.324 ns                                ; 149.79 MHz ( period = 6.676 ns )                    ; Sdram_Control_4Port:u6|WR_MASK[1]~182                                                                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[7]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.778 ns                  ; 6.454 ns                ;
; 3.324 ns                                ; 149.79 MHz ( period = 6.676 ns )                    ; Sdram_Control_4Port:u6|WR_MASK[1]~182                                                                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[8]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.778 ns                  ; 6.454 ns                ;
; 3.336 ns                                ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                  ; Sdram_Control_4Port:u6|rWR1_ADDR[8]~1169                                                                                                                                       ; OSC_50                                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8.115 ns                    ; 7.265 ns                  ; 3.929 ns                ;
; 3.346 ns                                ; 150.29 MHz ( period = 6.654 ns )                    ; Sdram_Control_4Port:u6|WR_MASK[0]~180                                                                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|ram_block4a2~portb_address_reg0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.749 ns                  ; 6.403 ns                ;
; 3.346 ns                                ; 150.29 MHz ( period = 6.654 ns )                    ; Sdram_Control_4Port:u6|WR_MASK[0]~180                                                                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|ram_block4a2~portb_address_reg1 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.749 ns                  ; 6.403 ns                ;
; 3.346 ns                                ; 150.29 MHz ( period = 6.654 ns )                    ; Sdram_Control_4Port:u6|WR_MASK[0]~180                                                                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|ram_block4a2~portb_address_reg2 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.749 ns                  ; 6.403 ns                ;
; 3.346 ns                                ; 150.29 MHz ( period = 6.654 ns )                    ; Sdram_Control_4Port:u6|WR_MASK[0]~180                                                                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|ram_block4a2~portb_address_reg3 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.749 ns                  ; 6.403 ns                ;
; 3.346 ns                                ; 150.29 MHz ( period = 6.654 ns )                    ; Sdram_Control_4Port:u6|WR_MASK[0]~180                                                                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|ram_block4a2~portb_address_reg4 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.749 ns                  ; 6.403 ns                ;
; 3.346 ns                                ; 150.29 MHz ( period = 6.654 ns )                    ; Sdram_Control_4Port:u6|WR_MASK[0]~180                                                                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|ram_block4a2~portb_address_reg5 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.749 ns                  ; 6.403 ns                ;
; 3.346 ns                                ; 150.29 MHz ( period = 6.654 ns )                    ; Sdram_Control_4Port:u6|WR_MASK[0]~180                                                                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|ram_block4a2~portb_address_reg6 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.749 ns                  ; 6.403 ns                ;
; 3.346 ns                                ; 150.29 MHz ( period = 6.654 ns )                    ; Sdram_Control_4Port:u6|WR_MASK[0]~180                                                                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|ram_block4a2~portb_address_reg7 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.749 ns                  ; 6.403 ns                ;
; 3.346 ns                                ; 150.29 MHz ( period = 6.654 ns )                    ; Sdram_Control_4Port:u6|WR_MASK[0]~180                                                                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|ram_block4a2~portb_address_reg8 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.749 ns                  ; 6.403 ns                ;
; 3.352 ns                                ; 150.42 MHz ( period = 6.648 ns )                    ; Sdram_Control_4Port:u6|Pre_WR                                                                                                          ; Sdram_Control_4Port:u6|Write~327                                                                                                                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.700 ns                  ; 6.348 ns                ;
; 3.384 ns                                ; 151.15 MHz ( period = 6.616 ns )                    ; Sdram_Control_4Port:u6|WR_MASK[0]~180                                                                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[4]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.790 ns                  ; 6.406 ns                ;
; 3.384 ns                                ; 151.15 MHz ( period = 6.616 ns )                    ; Sdram_Control_4Port:u6|WR_MASK[0]~180                                                                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[5]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.790 ns                  ; 6.406 ns                ;
; 3.384 ns                                ; 151.15 MHz ( period = 6.616 ns )                    ; Sdram_Control_4Port:u6|WR_MASK[0]~180                                                                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[6]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.790 ns                  ; 6.406 ns                ;
; 3.384 ns                                ; 151.15 MHz ( period = 6.616 ns )                    ; Sdram_Control_4Port:u6|WR_MASK[0]~180                                                                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[7]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.790 ns                  ; 6.406 ns                ;
; 3.384 ns                                ; 151.15 MHz ( period = 6.616 ns )                    ; Sdram_Control_4Port:u6|WR_MASK[0]~180                                                                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[8]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.790 ns                  ; 6.406 ns                ;
; 3.387 ns                                ; 151.22 MHz ( period = 6.613 ns )                    ; Sdram_Control_4Port:u6|ST[0]~2421                                                                                                      ; Sdram_Control_4Port:u6|IN_REQ~148                                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.717 ns                  ; 6.330 ns                ;
; 3.406 ns                                ; 151.65 MHz ( period = 6.594 ns )                    ; Sdram_Control_4Port:u6|Write~327                                                                                                       ; Sdram_Control_4Port:u6|Write~327                                                                                                                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.739 ns                  ; 6.333 ns                ;
; 3.406 ns                                ; 151.65 MHz ( period = 6.594 ns )                    ; Sdram_Control_4Port:u6|WR_MASK[1]~181                                                                                                  ; Sdram_Control_4Port:u6|WR_MASK[0]~171                                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.739 ns                  ; 6.333 ns                ;
; 3.409 ns                                ; 151.72 MHz ( period = 6.591 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wrusedw|dffe5a[8]  ; Sdram_Control_4Port:u6|RD_MASK[0]~116                                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.756 ns                  ; 6.347 ns                ;
; 3.410 ns                                ; 151.75 MHz ( period = 6.590 ns )                    ; Sdram_Control_4Port:u6|ST[3]~2415                                                                                                      ; Sdram_Control_4Port:u6|ST[9]~2517                                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.739 ns                  ; 6.329 ns                ;
; 3.413 ns                                ; 151.81 MHz ( period = 6.587 ns )                    ; Sdram_Control_4Port:u6|mWR_DONE~104                                                                                                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[3]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.790 ns                  ; 6.377 ns                ;
; 3.415 ns                                ; 151.86 MHz ( period = 6.585 ns )                    ; Sdram_Control_4Port:u6|ST[9]~2517                                                                                                      ; Sdram_Control_4Port:u6|ST[9]~2517                                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.739 ns                  ; 6.324 ns                ;
; 3.415 ns                                ; 151.86 MHz ( period = 6.585 ns )                    ; Sdram_Control_4Port:u6|ST[4]~2416                                                                                                      ; Sdram_Control_4Port:u6|IN_REQ~148                                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.700 ns                  ; 6.285 ns                ;
; 3.420 ns                                ; 151.98 MHz ( period = 6.580 ns )                    ; Sdram_Control_4Port:u6|WR_MASK[0]~171                                                                                                  ; Sdram_Control_4Port:u6|rWR2_ADDR[17]~1804                                                                                                                                      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.746 ns                  ; 6.326 ns                ;
; 3.420 ns                                ; 151.98 MHz ( period = 6.580 ns )                    ; Sdram_Control_4Port:u6|WR_MASK[0]~171                                                                                                  ; Sdram_Control_4Port:u6|rWR2_ADDR[19]~1806                                                                                                                                      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.746 ns                  ; 6.326 ns                ;
; 3.420 ns                                ; 151.98 MHz ( period = 6.580 ns )                    ; Sdram_Control_4Port:u6|WR_MASK[0]~171                                                                                                  ; Sdram_Control_4Port:u6|rWR2_ADDR[16]~1803                                                                                                                                      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.746 ns                  ; 6.326 ns                ;
; 3.420 ns                                ; 151.98 MHz ( period = 6.580 ns )                    ; Sdram_Control_4Port:u6|WR_MASK[0]~171                                                                                                  ; Sdram_Control_4Port:u6|rWR2_ADDR[18]~1805                                                                                                                                      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.746 ns                  ; 6.326 ns                ;
; 3.423 ns                                ; 152.05 MHz ( period = 6.577 ns )                    ; Sdram_Control_4Port:u6|ST[0]~2421                                                                                                      ; Sdram_Control_4Port:u6|ST[4]~2416                                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.756 ns                  ; 6.333 ns                ;
; 3.425 ns                                ; 152.09 MHz ( period = 6.575 ns )                    ; Sdram_Control_4Port:u6|Pre_WR                                                                                                          ; Sdram_Control_4Port:u6|IN_REQ~148                                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.700 ns                  ; 6.275 ns                ;
; 3.434 ns                                ; 152.30 MHz ( period = 6.566 ns )                    ; Sdram_Control_4Port:u6|WR_MASK[0]~171                                                                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[3]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.790 ns                  ; 6.356 ns                ;
; 3.435 ns                                ; 152.32 MHz ( period = 6.565 ns )                    ; Sdram_Control_4Port:u6|ST[9]~2369                                                                                                      ; Sdram_Control_4Port:u6|ST[9]~2413                                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.739 ns                  ; 6.304 ns                ;
; 3.437 ns                                ; 152.37 MHz ( period = 6.563 ns )                    ; Sdram_Control_4Port:u6|ST[9]~2369                                                                                                      ; Sdram_Control_4Port:u6|ST[5]~2417                                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.739 ns                  ; 6.302 ns                ;
; 3.440 ns                                ; 152.44 MHz ( period = 6.560 ns )                    ; Sdram_Control_4Port:u6|ST[9]~2369                                                                                                      ; Sdram_Control_4Port:u6|ST[6]~2418                                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.739 ns                  ; 6.299 ns                ;
; 3.442 ns                                ; 152.49 MHz ( period = 6.558 ns )                    ; Sdram_Control_4Port:u6|Pre_RD                                                                                                          ; Sdram_Control_4Port:u6|Write~327                                                                                                                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.732 ns                  ; 6.290 ns                ;
; 3.444 ns                                ; 152.53 MHz ( period = 6.556 ns )                    ; Sdram_Control_4Port:u6|ST[9]~2369                                                                                                      ; Sdram_Control_4Port:u6|ST[7]~2419                                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.739 ns                  ; 6.295 ns                ;
; 3.445 ns                                ; 152.56 MHz ( period = 6.555 ns )                    ; Sdram_Control_4Port:u6|ST[9]~2369                                                                                                      ; Sdram_Control_4Port:u6|ST[3]~2415                                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.739 ns                  ; 6.294 ns                ;
; 3.450 ns                                ; 152.67 MHz ( period = 6.550 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdusedw|dffe5a[8] ; Sdram_Control_4Port:u6|mADDR[20]~426                                                                                                                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.724 ns                  ; 6.274 ns                ;
; 3.466 ns                                ; 153.05 MHz ( period = 6.534 ns )                    ; Sdram_Control_4Port:u6|ST[9]~2369                                                                                                      ; Sdram_Control_4Port:u6|ST[8]~2414                                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.722 ns                  ; 6.256 ns                ;
; 3.470 ns                                ; 153.14 MHz ( period = 6.530 ns )                    ; Sdram_Control_4Port:u6|ST[0]~2412                                                                                                      ; Sdram_Control_4Port:u6|Write~327                                                                                                                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.700 ns                  ; 6.230 ns                ;
; 3.475 ns                                ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                  ; Sdram_Control_4Port:u6|rWR2_ADDR[17]~1804                                                                                                                                      ; OSC_50                                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8.115 ns                    ; 7.265 ns                  ; 3.790 ns                ;
; 3.475 ns                                ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                  ; Sdram_Control_4Port:u6|rWR2_ADDR[19]~1806                                                                                                                                      ; OSC_50                                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8.115 ns                    ; 7.265 ns                  ; 3.790 ns                ;
; 3.475 ns                                ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                  ; Sdram_Control_4Port:u6|rWR2_ADDR[16]~1803                                                                                                                                      ; OSC_50                                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8.115 ns                    ; 7.265 ns                  ; 3.790 ns                ;
; 3.475 ns                                ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                  ; Sdram_Control_4Port:u6|rWR2_ADDR[18]~1805                                                                                                                                      ; OSC_50                                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8.115 ns                    ; 7.265 ns                  ; 3.790 ns                ;
; 3.476 ns                                ; 153.28 MHz ( period = 6.524 ns )                    ; Sdram_Control_4Port:u6|mRD~585                                                                                                         ; Sdram_Control_4Port:u6|ST[9]~2517                                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.771 ns                  ; 6.295 ns                ;
; 3.478 ns                                ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                  ; Sdram_Control_4Port:u6|rRD1_ADDR[22]                                                                                                                                           ; OSC_50                                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8.115 ns                    ; 7.297 ns                  ; 3.819 ns                ;
; 3.478 ns                                ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                  ; Sdram_Control_4Port:u6|rRD1_ADDR[20]                                                                                                                                           ; OSC_50                                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8.115 ns                    ; 7.297 ns                  ; 3.819 ns                ;
; 3.478 ns                                ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                  ; Sdram_Control_4Port:u6|rRD1_ADDR[16]                                                                                                                                           ; OSC_50                                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8.115 ns                    ; 7.297 ns                  ; 3.819 ns                ;
; 3.478 ns                                ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                  ; Sdram_Control_4Port:u6|rRD1_ADDR[18]                                                                                                                                           ; OSC_50                                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8.115 ns                    ; 7.297 ns                  ; 3.819 ns                ;
; 3.478 ns                                ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                  ; Sdram_Control_4Port:u6|rRD1_ADDR[19]                                                                                                                                           ; OSC_50                                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8.115 ns                    ; 7.297 ns                  ; 3.819 ns                ;
; 3.478 ns                                ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                  ; Sdram_Control_4Port:u6|rRD1_ADDR[21]                                                                                                                                           ; OSC_50                                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8.115 ns                    ; 7.297 ns                  ; 3.819 ns                ;
; 3.478 ns                                ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                  ; Sdram_Control_4Port:u6|rRD1_ADDR[15]                                                                                                                                           ; OSC_50                                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8.115 ns                    ; 7.297 ns                  ; 3.819 ns                ;
; 3.478 ns                                ; None                                                ; Reset_Delay:u2|oRST_0                                                                                                                  ; Sdram_Control_4Port:u6|rRD1_ADDR[17]                                                                                                                                           ; OSC_50                                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 8.115 ns                    ; 7.297 ns                  ; 3.819 ns                ;
; 3.485 ns                                ; 153.49 MHz ( period = 6.515 ns )                    ; Sdram_Control_4Port:u6|rWR2_ADDR[11]~1798                                                                                              ; Sdram_Control_4Port:u6|rWR2_ADDR[8]~1866                                                                                                                                       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.739 ns                  ; 6.254 ns                ;
; 3.486 ns                                ; 153.52 MHz ( period = 6.514 ns )                    ; Sdram_Control_4Port:u6|ST[4]~2416                                                                                                      ; Sdram_Control_4Port:u6|ST[9]~2413                                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.739 ns                  ; 6.253 ns                ;
; 3.488 ns                                ; 153.56 MHz ( period = 6.512 ns )                    ; Sdram_Control_4Port:u6|ST[4]~2416                                                                                                      ; Sdram_Control_4Port:u6|ST[5]~2417                                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.739 ns                  ; 6.251 ns                ;
; 3.491 ns                                ; 153.63 MHz ( period = 6.509 ns )                    ; Sdram_Control_4Port:u6|ST[4]~2416                                                                                                      ; Sdram_Control_4Port:u6|ST[6]~2418                                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.739 ns                  ; 6.248 ns                ;
; 3.492 ns                                ; 153.66 MHz ( period = 6.508 ns )                    ; Sdram_Control_4Port:u6|WR_MASK[0]~171                                                                                                  ; Sdram_Control_4Port:u6|Write~327                                                                                                                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.739 ns                  ; 6.247 ns                ;
; 3.493 ns                                ; 153.68 MHz ( period = 6.507 ns )                    ; Sdram_Control_4Port:u6|mWR_DONE~104                                                                                                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[2]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.790 ns                  ; 6.297 ns                ;
; 3.495 ns                                ; 153.73 MHz ( period = 6.505 ns )                    ; Sdram_Control_4Port:u6|ST[4]~2416                                                                                                      ; Sdram_Control_4Port:u6|ST[7]~2419                                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.739 ns                  ; 6.244 ns                ;
; 3.496 ns                                ; 153.75 MHz ( period = 6.504 ns )                    ; Sdram_Control_4Port:u6|ST[4]~2416                                                                                                      ; Sdram_Control_4Port:u6|ST[3]~2415                                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.739 ns                  ; 6.243 ns                ;
; 3.504 ns                                ; 153.94 MHz ( period = 6.496 ns )                    ; Sdram_Control_4Port:u6|rRD1_ADDR[20]                                                                                                   ; Sdram_Control_4Port:u6|rRD1_ADDR[8]                                                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.739 ns                  ; 6.235 ns                ;
; 3.504 ns                                ; 153.94 MHz ( period = 6.496 ns )                    ; Sdram_Control_4Port:u6|rRD1_ADDR[20]                                                                                                   ; Sdram_Control_4Port:u6|rRD1_ADDR[10]                                                                                                                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.739 ns                  ; 6.235 ns                ;
; 3.504 ns                                ; 153.94 MHz ( period = 6.496 ns )                    ; Sdram_Control_4Port:u6|rRD1_ADDR[20]                                                                                                   ; Sdram_Control_4Port:u6|rRD1_ADDR[12]                                                                                                                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.739 ns                  ; 6.235 ns                ;
; 3.504 ns                                ; 153.94 MHz ( period = 6.496 ns )                    ; Sdram_Control_4Port:u6|rRD1_ADDR[20]                                                                                                   ; Sdram_Control_4Port:u6|rRD1_ADDR[14]                                                                                                                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.739 ns                  ; 6.235 ns                ;
; 3.504 ns                                ; 153.94 MHz ( period = 6.496 ns )                    ; Sdram_Control_4Port:u6|rRD1_ADDR[20]                                                                                                   ; Sdram_Control_4Port:u6|rRD1_ADDR[9]                                                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.739 ns                  ; 6.235 ns                ;
; 3.504 ns                                ; 153.94 MHz ( period = 6.496 ns )                    ; Sdram_Control_4Port:u6|rRD1_ADDR[20]                                                                                                   ; Sdram_Control_4Port:u6|rRD1_ADDR[13]                                                                                                                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.739 ns                  ; 6.235 ns                ;
; 3.504 ns                                ; 153.94 MHz ( period = 6.496 ns )                    ; Sdram_Control_4Port:u6|rRD1_ADDR[20]                                                                                                   ; Sdram_Control_4Port:u6|rRD1_ADDR[11]                                                                                                                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.739 ns                  ; 6.235 ns                ;
; 3.514 ns                                ; 154.18 MHz ( period = 6.486 ns )                    ; Sdram_Control_4Port:u6|WR_MASK[0]~171                                                                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[2]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.790 ns                  ; 6.276 ns                ;
; 3.517 ns                                ; 154.25 MHz ( period = 6.483 ns )                    ; Sdram_Control_4Port:u6|WR_MASK[1]~181                                                                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[4]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.778 ns                  ; 6.261 ns                ;
; 3.517 ns                                ; 154.25 MHz ( period = 6.483 ns )                    ; Sdram_Control_4Port:u6|WR_MASK[1]~181                                                                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[5]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.778 ns                  ; 6.261 ns                ;
; 3.517 ns                                ; 154.25 MHz ( period = 6.483 ns )                    ; Sdram_Control_4Port:u6|WR_MASK[1]~181                                                                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[6]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.778 ns                  ; 6.261 ns                ;
; 3.517 ns                                ; 154.25 MHz ( period = 6.483 ns )                    ; Sdram_Control_4Port:u6|WR_MASK[1]~181                                                                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[7]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.778 ns                  ; 6.261 ns                ;
; 3.517 ns                                ; 154.25 MHz ( period = 6.483 ns )                    ; Sdram_Control_4Port:u6|WR_MASK[1]~181                                                                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[8]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.778 ns                  ; 6.261 ns                ;
; 3.528 ns                                ; 154.51 MHz ( period = 6.472 ns )                    ; Sdram_Control_4Port:u6|ST[8]~2414                                                                                                      ; Sdram_Control_4Port:u6|ST[9]~2413                                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.756 ns                  ; 6.228 ns                ;
; 3.530 ns                                ; 154.56 MHz ( period = 6.470 ns )                    ; Sdram_Control_4Port:u6|ST[8]~2414                                                                                                      ; Sdram_Control_4Port:u6|ST[5]~2417                                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.756 ns                  ; 6.226 ns                ;
; 3.531 ns                                ; 154.58 MHz ( period = 6.469 ns )                    ; Sdram_Control_4Port:u6|ST[0]~2390                                                                                                      ; Sdram_Control_4Port:u6|IN_REQ~148                                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.700 ns                  ; 6.169 ns                ;
; 3.533 ns                                ; 154.63 MHz ( period = 6.467 ns )                    ; Sdram_Control_4Port:u6|ST[8]~2414                                                                                                      ; Sdram_Control_4Port:u6|ST[6]~2418                                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.756 ns                  ; 6.223 ns                ;
; 3.536 ns                                ; 154.70 MHz ( period = 6.464 ns )                    ; Sdram_Control_4Port:u6|ST[9]~2369                                                                                                      ; Sdram_Control_4Port:u6|DQM[1]                                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.700 ns                  ; 6.164 ns                ;
; 3.537 ns                                ; 154.73 MHz ( period = 6.463 ns )                    ; Sdram_Control_4Port:u6|ST[3]~2415                                                                                                      ; Sdram_Control_4Port:u6|ST[8]~2414                                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.722 ns                  ; 6.185 ns                ;
; 3.537 ns                                ; 154.73 MHz ( period = 6.463 ns )                    ; Sdram_Control_4Port:u6|ST[8]~2414                                                                                                      ; Sdram_Control_4Port:u6|ST[7]~2419                                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.756 ns                  ; 6.219 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                        ;                                                                                                                                                                                ;                                                                           ;                                                                           ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'JP2[30]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                             ; To                                                                                                                                                                             ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 32.906 ns                               ; 140.96 MHz ( period = 7.094 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|altsyncram_6av:altsyncram2|q_b[4]  ; RAW2RGB:u4|mCCD_G[10]                                                                                                                                                          ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.371 ns                 ; 6.465 ns                ;
; 32.983 ns                               ; 142.51 MHz ( period = 7.017 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|altsyncram_6av:altsyncram2|q_b[4]  ; RAW2RGB:u4|mCCD_G[6]                                                                                                                                                           ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.371 ns                 ; 6.388 ns                ;
; 32.983 ns                               ; 142.51 MHz ( period = 7.017 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|altsyncram_6av:altsyncram2|q_b[4]  ; RAW2RGB:u4|mCCD_G[7]                                                                                                                                                           ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.371 ns                 ; 6.388 ns                ;
; 32.983 ns                               ; 142.51 MHz ( period = 7.017 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|altsyncram_6av:altsyncram2|q_b[4]  ; RAW2RGB:u4|mCCD_G[8]                                                                                                                                                           ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.371 ns                 ; 6.388 ns                ;
; 32.983 ns                               ; 142.51 MHz ( period = 7.017 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|altsyncram_6av:altsyncram2|q_b[4]  ; RAW2RGB:u4|mCCD_G[9]                                                                                                                                                           ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.371 ns                 ; 6.388 ns                ;
; 32.983 ns                               ; 142.51 MHz ( period = 7.017 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|altsyncram_6av:altsyncram2|q_b[4]  ; RAW2RGB:u4|mCCD_G[5]                                                                                                                                                           ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.371 ns                 ; 6.388 ns                ;
; 33.004 ns                               ; 142.94 MHz ( period = 6.996 ns )                    ; CCD_Capture:u3|X_Cont[6]                                                                                                         ; CCD_Capture:u3|X_Cont[10]                                                                                                                                                      ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.739 ns                 ; 6.735 ns                ;
; 33.004 ns                               ; 142.94 MHz ( period = 6.996 ns )                    ; CCD_Capture:u3|X_Cont[6]                                                                                                         ; CCD_Capture:u3|X_Cont[8]                                                                                                                                                       ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.739 ns                 ; 6.735 ns                ;
; 33.004 ns                               ; 142.94 MHz ( period = 6.996 ns )                    ; CCD_Capture:u3|X_Cont[6]                                                                                                         ; CCD_Capture:u3|X_Cont[7]                                                                                                                                                       ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.739 ns                 ; 6.735 ns                ;
; 33.004 ns                               ; 142.94 MHz ( period = 6.996 ns )                    ; CCD_Capture:u3|X_Cont[6]                                                                                                         ; CCD_Capture:u3|X_Cont[6]                                                                                                                                                       ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.739 ns                 ; 6.735 ns                ;
; 33.004 ns                               ; 142.94 MHz ( period = 6.996 ns )                    ; CCD_Capture:u3|X_Cont[6]                                                                                                         ; CCD_Capture:u3|X_Cont[5]                                                                                                                                                       ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.739 ns                 ; 6.735 ns                ;
; 33.004 ns                               ; 142.94 MHz ( period = 6.996 ns )                    ; CCD_Capture:u3|X_Cont[6]                                                                                                         ; CCD_Capture:u3|X_Cont[9]                                                                                                                                                       ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.739 ns                 ; 6.735 ns                ;
; 33.068 ns                               ; 144.26 MHz ( period = 6.932 ns )                    ; rCCD_FVAL                                                                                                                        ; CCD_Capture:u3|Frame_Cont[4]                                                                                                                                                   ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.728 ns                 ; 6.660 ns                ;
; 33.068 ns                               ; 144.26 MHz ( period = 6.932 ns )                    ; rCCD_FVAL                                                                                                                        ; CCD_Capture:u3|Frame_Cont[3]                                                                                                                                                   ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.728 ns                 ; 6.660 ns                ;
; 33.068 ns                               ; 144.26 MHz ( period = 6.932 ns )                    ; rCCD_FVAL                                                                                                                        ; CCD_Capture:u3|Frame_Cont[2]                                                                                                                                                   ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.728 ns                 ; 6.660 ns                ;
; 33.068 ns                               ; 144.26 MHz ( period = 6.932 ns )                    ; rCCD_FVAL                                                                                                                        ; CCD_Capture:u3|Frame_Cont[0]                                                                                                                                                   ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.728 ns                 ; 6.660 ns                ;
; 33.068 ns                               ; 144.26 MHz ( period = 6.932 ns )                    ; rCCD_FVAL                                                                                                                        ; CCD_Capture:u3|Frame_Cont[7]                                                                                                                                                   ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.728 ns                 ; 6.660 ns                ;
; 33.068 ns                               ; 144.26 MHz ( period = 6.932 ns )                    ; rCCD_FVAL                                                                                                                        ; CCD_Capture:u3|Frame_Cont[5]                                                                                                                                                   ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.728 ns                 ; 6.660 ns                ;
; 33.068 ns                               ; 144.26 MHz ( period = 6.932 ns )                    ; rCCD_FVAL                                                                                                                        ; CCD_Capture:u3|Frame_Cont[1]                                                                                                                                                   ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.728 ns                 ; 6.660 ns                ;
; 33.068 ns                               ; 144.26 MHz ( period = 6.932 ns )                    ; rCCD_FVAL                                                                                                                        ; CCD_Capture:u3|Frame_Cont[6]                                                                                                                                                   ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.728 ns                 ; 6.660 ns                ;
; 33.087 ns                               ; 144.65 MHz ( period = 6.913 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_htc:write_state|b_full ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|ram_block4a2~porta_datain_reg0  ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.723 ns                 ; 6.636 ns                ;
; 33.087 ns                               ; 144.65 MHz ( period = 6.913 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_htc:write_state|b_full ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|ram_block4a2~porta_address_reg0 ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.723 ns                 ; 6.636 ns                ;
; 33.087 ns                               ; 144.65 MHz ( period = 6.913 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_htc:write_state|b_full ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|ram_block4a2~porta_address_reg1 ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.723 ns                 ; 6.636 ns                ;
; 33.087 ns                               ; 144.65 MHz ( period = 6.913 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_htc:write_state|b_full ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|ram_block4a2~porta_address_reg2 ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.723 ns                 ; 6.636 ns                ;
; 33.087 ns                               ; 144.65 MHz ( period = 6.913 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_htc:write_state|b_full ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|ram_block4a2~porta_address_reg3 ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.723 ns                 ; 6.636 ns                ;
; 33.087 ns                               ; 144.65 MHz ( period = 6.913 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_htc:write_state|b_full ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|ram_block4a2~porta_address_reg4 ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.723 ns                 ; 6.636 ns                ;
; 33.087 ns                               ; 144.65 MHz ( period = 6.913 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_htc:write_state|b_full ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|ram_block4a2~porta_address_reg5 ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.723 ns                 ; 6.636 ns                ;
; 33.087 ns                               ; 144.65 MHz ( period = 6.913 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_htc:write_state|b_full ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|ram_block4a2~porta_address_reg6 ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.723 ns                 ; 6.636 ns                ;
; 33.087 ns                               ; 144.65 MHz ( period = 6.913 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_htc:write_state|b_full ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|ram_block4a2~porta_address_reg7 ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.723 ns                 ; 6.636 ns                ;
; 33.087 ns                               ; 144.65 MHz ( period = 6.913 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_htc:write_state|b_full ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|ram_block4a2~porta_address_reg8 ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.723 ns                 ; 6.636 ns                ;
; 33.087 ns                               ; 144.65 MHz ( period = 6.913 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_htc:write_state|b_full ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|ram_block4a2~porta_datain_reg1  ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.723 ns                 ; 6.636 ns                ;
; 33.087 ns                               ; 144.65 MHz ( period = 6.913 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_htc:write_state|b_full ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|ram_block4a2~porta_datain_reg2  ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.723 ns                 ; 6.636 ns                ;
; 33.087 ns                               ; 144.65 MHz ( period = 6.913 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_htc:write_state|b_full ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|ram_block4a2~porta_datain_reg3  ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.723 ns                 ; 6.636 ns                ;
; 33.087 ns                               ; 144.65 MHz ( period = 6.913 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_htc:write_state|b_full ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|ram_block4a2~porta_datain_reg4  ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.723 ns                 ; 6.636 ns                ;
; 33.087 ns                               ; 144.65 MHz ( period = 6.913 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_htc:write_state|b_full ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|ram_block4a2~porta_datain_reg5  ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.723 ns                 ; 6.636 ns                ;
; 33.087 ns                               ; 144.65 MHz ( period = 6.913 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_htc:write_state|b_full ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|ram_block4a2~porta_datain_reg6  ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.723 ns                 ; 6.636 ns                ;
; 33.087 ns                               ; 144.65 MHz ( period = 6.913 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_htc:write_state|b_full ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|ram_block4a2~porta_datain_reg7  ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.723 ns                 ; 6.636 ns                ;
; 33.087 ns                               ; 144.65 MHz ( period = 6.913 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_htc:write_state|b_full ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|ram_block4a2~porta_datain_reg8  ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.723 ns                 ; 6.636 ns                ;
; 33.168 ns                               ; 146.37 MHz ( period = 6.832 ns )                    ; CCD_Capture:u3|X_Cont[7]                                                                                                         ; CCD_Capture:u3|X_Cont[10]                                                                                                                                                      ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.739 ns                 ; 6.571 ns                ;
; 33.168 ns                               ; 146.37 MHz ( period = 6.832 ns )                    ; CCD_Capture:u3|X_Cont[7]                                                                                                         ; CCD_Capture:u3|X_Cont[8]                                                                                                                                                       ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.739 ns                 ; 6.571 ns                ;
; 33.168 ns                               ; 146.37 MHz ( period = 6.832 ns )                    ; CCD_Capture:u3|X_Cont[7]                                                                                                         ; CCD_Capture:u3|X_Cont[7]                                                                                                                                                       ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.739 ns                 ; 6.571 ns                ;
; 33.168 ns                               ; 146.37 MHz ( period = 6.832 ns )                    ; CCD_Capture:u3|X_Cont[7]                                                                                                         ; CCD_Capture:u3|X_Cont[6]                                                                                                                                                       ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.739 ns                 ; 6.571 ns                ;
; 33.168 ns                               ; 146.37 MHz ( period = 6.832 ns )                    ; CCD_Capture:u3|X_Cont[7]                                                                                                         ; CCD_Capture:u3|X_Cont[5]                                                                                                                                                       ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.739 ns                 ; 6.571 ns                ;
; 33.168 ns                               ; 146.37 MHz ( period = 6.832 ns )                    ; CCD_Capture:u3|X_Cont[7]                                                                                                         ; CCD_Capture:u3|X_Cont[9]                                                                                                                                                       ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.739 ns                 ; 6.571 ns                ;
; 33.189 ns                               ; 146.82 MHz ( period = 6.811 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|safe_q[6]           ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|safe_q[0]                                                         ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.739 ns                 ; 6.550 ns                ;
; 33.189 ns                               ; 146.82 MHz ( period = 6.811 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|safe_q[6]           ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|safe_q[1]                                                         ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.739 ns                 ; 6.550 ns                ;
; 33.189 ns                               ; 146.82 MHz ( period = 6.811 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|safe_q[6]           ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|safe_q[2]                                                         ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.739 ns                 ; 6.550 ns                ;
; 33.189 ns                               ; 146.82 MHz ( period = 6.811 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|safe_q[6]           ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|safe_q[3]                                                         ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.739 ns                 ; 6.550 ns                ;
; 33.189 ns                               ; 146.82 MHz ( period = 6.811 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|safe_q[6]           ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|safe_q[4]                                                         ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.739 ns                 ; 6.550 ns                ;
; 33.189 ns                               ; 146.82 MHz ( period = 6.811 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|safe_q[6]           ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|safe_q[5]                                                         ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.739 ns                 ; 6.550 ns                ;
; 33.194 ns                               ; 146.93 MHz ( period = 6.806 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|altsyncram_6av:altsyncram2|q_b[14] ; RAW2RGB:u4|mCCD_G[10]                                                                                                                                                          ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.371 ns                 ; 6.177 ns                ;
; 33.197 ns                               ; 146.99 MHz ( period = 6.803 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|altsyncram_6av:altsyncram2|q_b[19] ; RAW2RGB:u4|mCCD_G[10]                                                                                                                                                          ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.371 ns                 ; 6.174 ns                ;
; 33.271 ns                               ; 148.61 MHz ( period = 6.729 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|altsyncram_6av:altsyncram2|q_b[14] ; RAW2RGB:u4|mCCD_G[6]                                                                                                                                                           ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.371 ns                 ; 6.100 ns                ;
; 33.271 ns                               ; 148.61 MHz ( period = 6.729 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|altsyncram_6av:altsyncram2|q_b[14] ; RAW2RGB:u4|mCCD_G[7]                                                                                                                                                           ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.371 ns                 ; 6.100 ns                ;
; 33.271 ns                               ; 148.61 MHz ( period = 6.729 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|altsyncram_6av:altsyncram2|q_b[14] ; RAW2RGB:u4|mCCD_G[8]                                                                                                                                                           ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.371 ns                 ; 6.100 ns                ;
; 33.271 ns                               ; 148.61 MHz ( period = 6.729 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|altsyncram_6av:altsyncram2|q_b[14] ; RAW2RGB:u4|mCCD_G[9]                                                                                                                                                           ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.371 ns                 ; 6.100 ns                ;
; 33.271 ns                               ; 148.61 MHz ( period = 6.729 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|altsyncram_6av:altsyncram2|q_b[14] ; RAW2RGB:u4|mCCD_G[5]                                                                                                                                                           ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.371 ns                 ; 6.100 ns                ;
; 33.291 ns                               ; 149.05 MHz ( period = 6.709 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|safe_q[7]           ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|safe_q[0]                                                         ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.739 ns                 ; 6.448 ns                ;
; 33.291 ns                               ; 149.05 MHz ( period = 6.709 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|safe_q[7]           ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|safe_q[1]                                                         ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.739 ns                 ; 6.448 ns                ;
; 33.291 ns                               ; 149.05 MHz ( period = 6.709 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|safe_q[7]           ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|safe_q[2]                                                         ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.739 ns                 ; 6.448 ns                ;
; 33.291 ns                               ; 149.05 MHz ( period = 6.709 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|safe_q[7]           ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|safe_q[3]                                                         ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.739 ns                 ; 6.448 ns                ;
; 33.291 ns                               ; 149.05 MHz ( period = 6.709 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|safe_q[7]           ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|safe_q[4]                                                         ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.739 ns                 ; 6.448 ns                ;
; 33.291 ns                               ; 149.05 MHz ( period = 6.709 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|safe_q[7]           ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|safe_q[5]                                                         ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.739 ns                 ; 6.448 ns                ;
; 33.320 ns                               ; 149.70 MHz ( period = 6.680 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|altsyncram_6av:altsyncram2|q_b[9]  ; RAW2RGB:u4|mCCD_G[10]                                                                                                                                                          ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.371 ns                 ; 6.051 ns                ;
; 33.324 ns                               ; 149.79 MHz ( period = 6.676 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|safe_q[9]           ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|safe_q[0]                                                         ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.739 ns                 ; 6.415 ns                ;
; 33.324 ns                               ; 149.79 MHz ( period = 6.676 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|safe_q[9]           ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|safe_q[1]                                                         ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.739 ns                 ; 6.415 ns                ;
; 33.324 ns                               ; 149.79 MHz ( period = 6.676 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|safe_q[9]           ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|safe_q[2]                                                         ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.739 ns                 ; 6.415 ns                ;
; 33.324 ns                               ; 149.79 MHz ( period = 6.676 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|safe_q[9]           ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|safe_q[3]                                                         ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.739 ns                 ; 6.415 ns                ;
; 33.324 ns                               ; 149.79 MHz ( period = 6.676 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|safe_q[9]           ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|safe_q[4]                                                         ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.739 ns                 ; 6.415 ns                ;
; 33.324 ns                               ; 149.79 MHz ( period = 6.676 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|safe_q[9]           ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|safe_q[5]                                                         ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.739 ns                 ; 6.415 ns                ;
; 33.404 ns                               ; 151.61 MHz ( period = 6.596 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|safe_q[10]          ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|safe_q[0]                                                         ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.739 ns                 ; 6.335 ns                ;
; 33.404 ns                               ; 151.61 MHz ( period = 6.596 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|safe_q[10]          ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|safe_q[1]                                                         ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.739 ns                 ; 6.335 ns                ;
; 33.404 ns                               ; 151.61 MHz ( period = 6.596 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|safe_q[10]          ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|safe_q[2]                                                         ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.739 ns                 ; 6.335 ns                ;
; 33.404 ns                               ; 151.61 MHz ( period = 6.596 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|safe_q[10]          ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|safe_q[3]                                                         ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.739 ns                 ; 6.335 ns                ;
; 33.404 ns                               ; 151.61 MHz ( period = 6.596 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|safe_q[10]          ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|safe_q[4]                                                         ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.739 ns                 ; 6.335 ns                ;
; 33.404 ns                               ; 151.61 MHz ( period = 6.596 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|safe_q[10]          ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|safe_q[5]                                                         ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.739 ns                 ; 6.335 ns                ;
; 33.444 ns                               ; 152.53 MHz ( period = 6.556 ns )                    ; CCD_Capture:u3|mCCD_FVAL                                                                                                         ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|safe_q[0]                                                         ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.680 ns                 ; 6.236 ns                ;
; 33.444 ns                               ; 152.53 MHz ( period = 6.556 ns )                    ; CCD_Capture:u3|mCCD_FVAL                                                                                                         ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|safe_q[1]                                                         ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.680 ns                 ; 6.236 ns                ;
; 33.444 ns                               ; 152.53 MHz ( period = 6.556 ns )                    ; CCD_Capture:u3|mCCD_FVAL                                                                                                         ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|safe_q[2]                                                         ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.680 ns                 ; 6.236 ns                ;
; 33.444 ns                               ; 152.53 MHz ( period = 6.556 ns )                    ; CCD_Capture:u3|mCCD_FVAL                                                                                                         ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|safe_q[3]                                                         ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.680 ns                 ; 6.236 ns                ;
; 33.444 ns                               ; 152.53 MHz ( period = 6.556 ns )                    ; CCD_Capture:u3|mCCD_FVAL                                                                                                         ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|safe_q[4]                                                         ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.680 ns                 ; 6.236 ns                ;
; 33.444 ns                               ; 152.53 MHz ( period = 6.556 ns )                    ; CCD_Capture:u3|mCCD_FVAL                                                                                                         ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|safe_q[5]                                                         ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.680 ns                 ; 6.236 ns                ;
; 33.474 ns                               ; 153.23 MHz ( period = 6.526 ns )                    ; CCD_Capture:u3|X_Cont[5]                                                                                                         ; CCD_Capture:u3|X_Cont[10]                                                                                                                                                      ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.739 ns                 ; 6.265 ns                ;
; 33.474 ns                               ; 153.23 MHz ( period = 6.526 ns )                    ; CCD_Capture:u3|X_Cont[5]                                                                                                         ; CCD_Capture:u3|X_Cont[8]                                                                                                                                                       ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.739 ns                 ; 6.265 ns                ;
; 33.474 ns                               ; 153.23 MHz ( period = 6.526 ns )                    ; CCD_Capture:u3|X_Cont[5]                                                                                                         ; CCD_Capture:u3|X_Cont[7]                                                                                                                                                       ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.739 ns                 ; 6.265 ns                ;
; 33.474 ns                               ; 153.23 MHz ( period = 6.526 ns )                    ; CCD_Capture:u3|X_Cont[5]                                                                                                         ; CCD_Capture:u3|X_Cont[6]                                                                                                                                                       ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.739 ns                 ; 6.265 ns                ;
; 33.474 ns                               ; 153.23 MHz ( period = 6.526 ns )                    ; CCD_Capture:u3|X_Cont[5]                                                                                                         ; CCD_Capture:u3|X_Cont[5]                                                                                                                                                       ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.739 ns                 ; 6.265 ns                ;
; 33.474 ns                               ; 153.23 MHz ( period = 6.526 ns )                    ; CCD_Capture:u3|X_Cont[5]                                                                                                         ; CCD_Capture:u3|X_Cont[9]                                                                                                                                                       ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.739 ns                 ; 6.265 ns                ;
; 33.545 ns                               ; 154.92 MHz ( period = 6.455 ns )                    ; CCD_Capture:u3|X_Cont[2]                                                                                                         ; CCD_Capture:u3|X_Cont[10]                                                                                                                                                      ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.739 ns                 ; 6.194 ns                ;
; 33.545 ns                               ; 154.92 MHz ( period = 6.455 ns )                    ; CCD_Capture:u3|X_Cont[2]                                                                                                         ; CCD_Capture:u3|X_Cont[8]                                                                                                                                                       ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.739 ns                 ; 6.194 ns                ;
; 33.545 ns                               ; 154.92 MHz ( period = 6.455 ns )                    ; CCD_Capture:u3|X_Cont[2]                                                                                                         ; CCD_Capture:u3|X_Cont[7]                                                                                                                                                       ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.739 ns                 ; 6.194 ns                ;
; 33.545 ns                               ; 154.92 MHz ( period = 6.455 ns )                    ; CCD_Capture:u3|X_Cont[2]                                                                                                         ; CCD_Capture:u3|X_Cont[6]                                                                                                                                                       ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.739 ns                 ; 6.194 ns                ;
; 33.545 ns                               ; 154.92 MHz ( period = 6.455 ns )                    ; CCD_Capture:u3|X_Cont[2]                                                                                                         ; CCD_Capture:u3|X_Cont[5]                                                                                                                                                       ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.739 ns                 ; 6.194 ns                ;
; 33.545 ns                               ; 154.92 MHz ( period = 6.455 ns )                    ; CCD_Capture:u3|X_Cont[2]                                                                                                         ; CCD_Capture:u3|X_Cont[9]                                                                                                                                                       ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.739 ns                 ; 6.194 ns                ;
; 33.641 ns                               ; 157.26 MHz ( period = 6.359 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|altsyncram_6av:altsyncram2|q_b[5]  ; RAW2RGB:u4|mCCD_G[10]                                                                                                                                                          ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.371 ns                 ; 5.730 ns                ;
; 33.671 ns                               ; 158.00 MHz ( period = 6.329 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|altsyncram_6av:altsyncram2|q_b[4]  ; RAW2RGB:u4|mCCD_B[4]                                                                                                                                                           ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.371 ns                 ; 5.700 ns                ;
; 33.707 ns                               ; 158.91 MHz ( period = 6.293 ns )                    ; CCD_Capture:u3|X_Cont[0]                                                                                                         ; CCD_Capture:u3|X_Cont[10]                                                                                                                                                      ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.739 ns                 ; 6.032 ns                ;
; 33.707 ns                               ; 158.91 MHz ( period = 6.293 ns )                    ; CCD_Capture:u3|X_Cont[0]                                                                                                         ; CCD_Capture:u3|X_Cont[8]                                                                                                                                                       ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.739 ns                 ; 6.032 ns                ;
; 33.707 ns                               ; 158.91 MHz ( period = 6.293 ns )                    ; CCD_Capture:u3|X_Cont[0]                                                                                                         ; CCD_Capture:u3|X_Cont[7]                                                                                                                                                       ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.739 ns                 ; 6.032 ns                ;
; 33.707 ns                               ; 158.91 MHz ( period = 6.293 ns )                    ; CCD_Capture:u3|X_Cont[0]                                                                                                         ; CCD_Capture:u3|X_Cont[6]                                                                                                                                                       ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.739 ns                 ; 6.032 ns                ;
; 33.707 ns                               ; 158.91 MHz ( period = 6.293 ns )                    ; CCD_Capture:u3|X_Cont[0]                                                                                                         ; CCD_Capture:u3|X_Cont[5]                                                                                                                                                       ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.739 ns                 ; 6.032 ns                ;
; 33.707 ns                               ; 158.91 MHz ( period = 6.293 ns )                    ; CCD_Capture:u3|X_Cont[0]                                                                                                         ; CCD_Capture:u3|X_Cont[9]                                                                                                                                                       ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.739 ns                 ; 6.032 ns                ;
; 33.760 ns                               ; 160.26 MHz ( period = 6.240 ns )                    ; CCD_Capture:u3|X_Cont[6]                                                                                                         ; CCD_Capture:u3|X_Cont[4]                                                                                                                                                       ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.739 ns                 ; 5.979 ns                ;
; 33.760 ns                               ; 160.26 MHz ( period = 6.240 ns )                    ; CCD_Capture:u3|X_Cont[6]                                                                                                         ; CCD_Capture:u3|X_Cont[0]                                                                                                                                                       ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.739 ns                 ; 5.979 ns                ;
; 33.760 ns                               ; 160.26 MHz ( period = 6.240 ns )                    ; CCD_Capture:u3|X_Cont[6]                                                                                                         ; CCD_Capture:u3|X_Cont[1]                                                                                                                                                       ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.739 ns                 ; 5.979 ns                ;
; 33.760 ns                               ; 160.26 MHz ( period = 6.240 ns )                    ; CCD_Capture:u3|X_Cont[6]                                                                                                         ; CCD_Capture:u3|X_Cont[2]                                                                                                                                                       ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.739 ns                 ; 5.979 ns                ;
; 33.760 ns                               ; 160.26 MHz ( period = 6.240 ns )                    ; CCD_Capture:u3|X_Cont[6]                                                                                                         ; CCD_Capture:u3|X_Cont[3]                                                                                                                                                       ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.739 ns                 ; 5.979 ns                ;
; 33.784 ns                               ; 160.88 MHz ( period = 6.216 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|safe_q[8]           ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|safe_q[0]                                                         ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.739 ns                 ; 5.955 ns                ;
; 33.784 ns                               ; 160.88 MHz ( period = 6.216 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|safe_q[8]           ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|safe_q[1]                                                         ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.739 ns                 ; 5.955 ns                ;
; 33.784 ns                               ; 160.88 MHz ( period = 6.216 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|safe_q[8]           ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|safe_q[2]                                                         ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.739 ns                 ; 5.955 ns                ;
; 33.784 ns                               ; 160.88 MHz ( period = 6.216 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|safe_q[8]           ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|safe_q[3]                                                         ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.739 ns                 ; 5.955 ns                ;
; 33.784 ns                               ; 160.88 MHz ( period = 6.216 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|safe_q[8]           ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|safe_q[4]                                                         ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.739 ns                 ; 5.955 ns                ;
; 33.784 ns                               ; 160.88 MHz ( period = 6.216 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|safe_q[8]           ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|safe_q[5]                                                         ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.739 ns                 ; 5.955 ns                ;
; 33.808 ns                               ; 161.50 MHz ( period = 6.192 ns )                    ; rCCD_FVAL                                                                                                                        ; CCD_Capture:u3|Frame_Cont[8]                                                                                                                                                   ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.728 ns                 ; 5.920 ns                ;
; 33.808 ns                               ; 161.50 MHz ( period = 6.192 ns )                    ; rCCD_FVAL                                                                                                                        ; CCD_Capture:u3|Frame_Cont[12]                                                                                                                                                  ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.728 ns                 ; 5.920 ns                ;
; 33.808 ns                               ; 161.50 MHz ( period = 6.192 ns )                    ; rCCD_FVAL                                                                                                                        ; CCD_Capture:u3|Frame_Cont[11]                                                                                                                                                  ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.728 ns                 ; 5.920 ns                ;
; 33.808 ns                               ; 161.50 MHz ( period = 6.192 ns )                    ; rCCD_FVAL                                                                                                                        ; CCD_Capture:u3|Frame_Cont[10]                                                                                                                                                  ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.728 ns                 ; 5.920 ns                ;
; 33.808 ns                               ; 161.50 MHz ( period = 6.192 ns )                    ; rCCD_FVAL                                                                                                                        ; CCD_Capture:u3|Frame_Cont[9]                                                                                                                                                   ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.728 ns                 ; 5.920 ns                ;
; 33.808 ns                               ; 161.50 MHz ( period = 6.192 ns )                    ; rCCD_FVAL                                                                                                                        ; CCD_Capture:u3|Frame_Cont[13]                                                                                                                                                  ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.728 ns                 ; 5.920 ns                ;
; 33.808 ns                               ; 161.50 MHz ( period = 6.192 ns )                    ; rCCD_FVAL                                                                                                                        ; CCD_Capture:u3|Frame_Cont[14]                                                                                                                                                  ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.728 ns                 ; 5.920 ns                ;
; 33.808 ns                               ; 161.50 MHz ( period = 6.192 ns )                    ; rCCD_FVAL                                                                                                                        ; CCD_Capture:u3|Frame_Cont[15]                                                                                                                                                  ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.728 ns                 ; 5.920 ns                ;
; 33.815 ns                               ; 161.68 MHz ( period = 6.185 ns )                    ; CCD_Capture:u3|X_Cont[9]                                                                                                         ; CCD_Capture:u3|X_Cont[10]                                                                                                                                                      ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.739 ns                 ; 5.924 ns                ;
; 33.815 ns                               ; 161.68 MHz ( period = 6.185 ns )                    ; CCD_Capture:u3|X_Cont[9]                                                                                                         ; CCD_Capture:u3|X_Cont[8]                                                                                                                                                       ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.739 ns                 ; 5.924 ns                ;
; 33.815 ns                               ; 161.68 MHz ( period = 6.185 ns )                    ; CCD_Capture:u3|X_Cont[9]                                                                                                         ; CCD_Capture:u3|X_Cont[7]                                                                                                                                                       ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.739 ns                 ; 5.924 ns                ;
; 33.815 ns                               ; 161.68 MHz ( period = 6.185 ns )                    ; CCD_Capture:u3|X_Cont[9]                                                                                                         ; CCD_Capture:u3|X_Cont[6]                                                                                                                                                       ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.739 ns                 ; 5.924 ns                ;
; 33.815 ns                               ; 161.68 MHz ( period = 6.185 ns )                    ; CCD_Capture:u3|X_Cont[9]                                                                                                         ; CCD_Capture:u3|X_Cont[5]                                                                                                                                                       ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.739 ns                 ; 5.924 ns                ;
; 33.815 ns                               ; 161.68 MHz ( period = 6.185 ns )                    ; CCD_Capture:u3|X_Cont[9]                                                                                                         ; CCD_Capture:u3|X_Cont[9]                                                                                                                                                       ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.739 ns                 ; 5.924 ns                ;
; 33.834 ns                               ; 162.18 MHz ( period = 6.166 ns )                    ; CCD_Capture:u3|X_Cont[3]                                                                                                         ; CCD_Capture:u3|X_Cont[10]                                                                                                                                                      ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.739 ns                 ; 5.905 ns                ;
; 33.834 ns                               ; 162.18 MHz ( period = 6.166 ns )                    ; CCD_Capture:u3|X_Cont[3]                                                                                                         ; CCD_Capture:u3|X_Cont[8]                                                                                                                                                       ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.739 ns                 ; 5.905 ns                ;
; 33.834 ns                               ; 162.18 MHz ( period = 6.166 ns )                    ; CCD_Capture:u3|X_Cont[3]                                                                                                         ; CCD_Capture:u3|X_Cont[7]                                                                                                                                                       ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.739 ns                 ; 5.905 ns                ;
; 33.834 ns                               ; 162.18 MHz ( period = 6.166 ns )                    ; CCD_Capture:u3|X_Cont[3]                                                                                                         ; CCD_Capture:u3|X_Cont[6]                                                                                                                                                       ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.739 ns                 ; 5.905 ns                ;
; 33.834 ns                               ; 162.18 MHz ( period = 6.166 ns )                    ; CCD_Capture:u3|X_Cont[3]                                                                                                         ; CCD_Capture:u3|X_Cont[5]                                                                                                                                                       ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.739 ns                 ; 5.905 ns                ;
; 33.834 ns                               ; 162.18 MHz ( period = 6.166 ns )                    ; CCD_Capture:u3|X_Cont[3]                                                                                                         ; CCD_Capture:u3|X_Cont[9]                                                                                                                                                       ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.739 ns                 ; 5.905 ns                ;
; 33.856 ns                               ; 162.76 MHz ( period = 6.144 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|altsyncram_6av:altsyncram2|q_b[5]  ; RAW2RGB:u4|mCCD_G[9]                                                                                                                                                           ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.371 ns                 ; 5.515 ns                ;
; 33.889 ns                               ; 163.64 MHz ( period = 6.111 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|safe_q[5]           ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|safe_q[0]                                                         ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.739 ns                 ; 5.850 ns                ;
; 33.889 ns                               ; 163.64 MHz ( period = 6.111 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|safe_q[5]           ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|safe_q[1]                                                         ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.739 ns                 ; 5.850 ns                ;
; 33.889 ns                               ; 163.64 MHz ( period = 6.111 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|safe_q[5]           ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|safe_q[2]                                                         ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.739 ns                 ; 5.850 ns                ;
; 33.889 ns                               ; 163.64 MHz ( period = 6.111 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|safe_q[5]           ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|safe_q[3]                                                         ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.739 ns                 ; 5.850 ns                ;
; 33.889 ns                               ; 163.64 MHz ( period = 6.111 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|safe_q[5]           ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|safe_q[4]                                                         ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.739 ns                 ; 5.850 ns                ;
; 33.889 ns                               ; 163.64 MHz ( period = 6.111 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|safe_q[5]           ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|safe_q[5]                                                         ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.739 ns                 ; 5.850 ns                ;
; 33.924 ns                               ; 164.58 MHz ( period = 6.076 ns )                    ; CCD_Capture:u3|X_Cont[7]                                                                                                         ; CCD_Capture:u3|X_Cont[4]                                                                                                                                                       ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.739 ns                 ; 5.815 ns                ;
; 33.924 ns                               ; 164.58 MHz ( period = 6.076 ns )                    ; CCD_Capture:u3|X_Cont[7]                                                                                                         ; CCD_Capture:u3|X_Cont[0]                                                                                                                                                       ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.739 ns                 ; 5.815 ns                ;
; 33.924 ns                               ; 164.58 MHz ( period = 6.076 ns )                    ; CCD_Capture:u3|X_Cont[7]                                                                                                         ; CCD_Capture:u3|X_Cont[1]                                                                                                                                                       ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.739 ns                 ; 5.815 ns                ;
; 33.924 ns                               ; 164.58 MHz ( period = 6.076 ns )                    ; CCD_Capture:u3|X_Cont[7]                                                                                                         ; CCD_Capture:u3|X_Cont[2]                                                                                                                                                       ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.739 ns                 ; 5.815 ns                ;
; 33.924 ns                               ; 164.58 MHz ( period = 6.076 ns )                    ; CCD_Capture:u3|X_Cont[7]                                                                                                         ; CCD_Capture:u3|X_Cont[3]                                                                                                                                                       ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.739 ns                 ; 5.815 ns                ;
; 33.936 ns                               ; 164.91 MHz ( period = 6.064 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|altsyncram_6av:altsyncram2|q_b[5]  ; RAW2RGB:u4|mCCD_G[8]                                                                                                                                                           ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.371 ns                 ; 5.435 ns                ;
; 33.981 ns                               ; 166.14 MHz ( period = 6.019 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|altsyncram_6av:altsyncram2|q_b[4]  ; RAW2RGB:u4|mCCD_G[4]                                                                                                                                                           ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.371 ns                 ; 5.390 ns                ;
; 33.986 ns                               ; 166.28 MHz ( period = 6.014 ns )                    ; CCD_Capture:u3|mCCD_FVAL                                                                                                         ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|altsyncram_6av:altsyncram2|ram_block3a17~portb_address_reg0                      ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.640 ns                 ; 5.654 ns                ;
; 33.986 ns                               ; 166.28 MHz ( period = 6.014 ns )                    ; CCD_Capture:u3|mCCD_FVAL                                                                                                         ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|altsyncram_6av:altsyncram2|ram_block3a17~portb_address_reg1                      ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.640 ns                 ; 5.654 ns                ;
; 33.986 ns                               ; 166.28 MHz ( period = 6.014 ns )                    ; CCD_Capture:u3|mCCD_FVAL                                                                                                         ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|altsyncram_6av:altsyncram2|ram_block3a17~portb_address_reg2                      ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.640 ns                 ; 5.654 ns                ;
; 33.986 ns                               ; 166.28 MHz ( period = 6.014 ns )                    ; CCD_Capture:u3|mCCD_FVAL                                                                                                         ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|altsyncram_6av:altsyncram2|ram_block3a17~portb_address_reg3                      ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.640 ns                 ; 5.654 ns                ;
; 33.986 ns                               ; 166.28 MHz ( period = 6.014 ns )                    ; CCD_Capture:u3|mCCD_FVAL                                                                                                         ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|altsyncram_6av:altsyncram2|ram_block3a17~portb_address_reg4                      ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.640 ns                 ; 5.654 ns                ;
; 33.986 ns                               ; 166.28 MHz ( period = 6.014 ns )                    ; CCD_Capture:u3|mCCD_FVAL                                                                                                         ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|altsyncram_6av:altsyncram2|ram_block3a17~portb_address_reg5                      ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.640 ns                 ; 5.654 ns                ;
; 33.986 ns                               ; 166.28 MHz ( period = 6.014 ns )                    ; CCD_Capture:u3|mCCD_FVAL                                                                                                         ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|altsyncram_6av:altsyncram2|ram_block3a17~portb_address_reg6                      ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.640 ns                 ; 5.654 ns                ;
; 33.986 ns                               ; 166.28 MHz ( period = 6.014 ns )                    ; CCD_Capture:u3|mCCD_FVAL                                                                                                         ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|altsyncram_6av:altsyncram2|ram_block3a17~portb_address_reg7                      ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.640 ns                 ; 5.654 ns                ;
; 33.986 ns                               ; 166.28 MHz ( period = 6.014 ns )                    ; CCD_Capture:u3|mCCD_FVAL                                                                                                         ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|altsyncram_6av:altsyncram2|ram_block3a17~portb_address_reg8                      ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.640 ns                 ; 5.654 ns                ;
; 33.986 ns                               ; 166.28 MHz ( period = 6.014 ns )                    ; CCD_Capture:u3|mCCD_FVAL                                                                                                         ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|altsyncram_6av:altsyncram2|ram_block3a17~portb_address_reg9                      ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.640 ns                 ; 5.654 ns                ;
; 33.986 ns                               ; 166.28 MHz ( period = 6.014 ns )                    ; CCD_Capture:u3|mCCD_FVAL                                                                                                         ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|altsyncram_6av:altsyncram2|ram_block3a17~portb_address_reg10                     ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.640 ns                 ; 5.654 ns                ;
; 33.987 ns                               ; 166.31 MHz ( period = 6.013 ns )                    ; CCD_Capture:u3|mCCD_FVAL                                                                                                         ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|altsyncram_6av:altsyncram2|q_b[17]                                               ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.625 ns                 ; 5.638 ns                ;
; 33.987 ns                               ; 166.31 MHz ( period = 6.013 ns )                    ; CCD_Capture:u3|mCCD_FVAL                                                                                                         ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|altsyncram_6av:altsyncram2|q_b[7]                                                ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.625 ns                 ; 5.638 ns                ;
; 33.987 ns                               ; 166.31 MHz ( period = 6.013 ns )                    ; CCD_Capture:u3|mCCD_FVAL                                                                                                         ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|altsyncram_6av:altsyncram2|ram_block3a17~porta_datain_reg0                       ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.644 ns                 ; 5.657 ns                ;
; 33.987 ns                               ; 166.31 MHz ( period = 6.013 ns )                    ; CCD_Capture:u3|mCCD_FVAL                                                                                                         ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|altsyncram_6av:altsyncram2|ram_block3a17~porta_address_reg0                      ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.644 ns                 ; 5.657 ns                ;
; 33.987 ns                               ; 166.31 MHz ( period = 6.013 ns )                    ; CCD_Capture:u3|mCCD_FVAL                                                                                                         ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|altsyncram_6av:altsyncram2|ram_block3a17~porta_address_reg1                      ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.644 ns                 ; 5.657 ns                ;
; 33.987 ns                               ; 166.31 MHz ( period = 6.013 ns )                    ; CCD_Capture:u3|mCCD_FVAL                                                                                                         ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|altsyncram_6av:altsyncram2|ram_block3a17~porta_address_reg2                      ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.644 ns                 ; 5.657 ns                ;
; 33.987 ns                               ; 166.31 MHz ( period = 6.013 ns )                    ; CCD_Capture:u3|mCCD_FVAL                                                                                                         ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|altsyncram_6av:altsyncram2|ram_block3a17~porta_address_reg3                      ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.644 ns                 ; 5.657 ns                ;
; 33.987 ns                               ; 166.31 MHz ( period = 6.013 ns )                    ; CCD_Capture:u3|mCCD_FVAL                                                                                                         ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|altsyncram_6av:altsyncram2|ram_block3a17~porta_address_reg4                      ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.644 ns                 ; 5.657 ns                ;
; 33.987 ns                               ; 166.31 MHz ( period = 6.013 ns )                    ; CCD_Capture:u3|mCCD_FVAL                                                                                                         ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|altsyncram_6av:altsyncram2|ram_block3a17~porta_address_reg5                      ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.644 ns                 ; 5.657 ns                ;
; 33.987 ns                               ; 166.31 MHz ( period = 6.013 ns )                    ; CCD_Capture:u3|mCCD_FVAL                                                                                                         ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|altsyncram_6av:altsyncram2|ram_block3a17~porta_address_reg6                      ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.644 ns                 ; 5.657 ns                ;
; 33.987 ns                               ; 166.31 MHz ( period = 6.013 ns )                    ; CCD_Capture:u3|mCCD_FVAL                                                                                                         ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|altsyncram_6av:altsyncram2|ram_block3a17~porta_address_reg7                      ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.644 ns                 ; 5.657 ns                ;
; 33.987 ns                               ; 166.31 MHz ( period = 6.013 ns )                    ; CCD_Capture:u3|mCCD_FVAL                                                                                                         ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|altsyncram_6av:altsyncram2|ram_block3a17~porta_address_reg8                      ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.644 ns                 ; 5.657 ns                ;
; 33.987 ns                               ; 166.31 MHz ( period = 6.013 ns )                    ; CCD_Capture:u3|mCCD_FVAL                                                                                                         ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|altsyncram_6av:altsyncram2|ram_block3a17~porta_address_reg9                      ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.644 ns                 ; 5.657 ns                ;
; 33.987 ns                               ; 166.31 MHz ( period = 6.013 ns )                    ; CCD_Capture:u3|mCCD_FVAL                                                                                                         ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|altsyncram_6av:altsyncram2|ram_block3a17~porta_address_reg10                     ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.644 ns                 ; 5.657 ns                ;
; 33.987 ns                               ; 166.31 MHz ( period = 6.013 ns )                    ; CCD_Capture:u3|mCCD_FVAL                                                                                                         ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|altsyncram_6av:altsyncram2|ram_block3a17~porta_datain_reg1                       ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.644 ns                 ; 5.657 ns                ;
; 33.992 ns                               ; 166.44 MHz ( period = 6.008 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|safe_q[6]           ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|safe_q[6]                                                         ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.739 ns                 ; 5.747 ns                ;
; 33.992 ns                               ; 166.44 MHz ( period = 6.008 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|safe_q[6]           ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|safe_q[7]                                                         ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.739 ns                 ; 5.747 ns                ;
; 33.992 ns                               ; 166.44 MHz ( period = 6.008 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|safe_q[6]           ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|safe_q[8]                                                         ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.739 ns                 ; 5.747 ns                ;
; 33.992 ns                               ; 166.44 MHz ( period = 6.008 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|safe_q[6]           ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|safe_q[9]                                                         ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.739 ns                 ; 5.747 ns                ;
; 33.992 ns                               ; 166.44 MHz ( period = 6.008 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|safe_q[6]           ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|safe_q[10]                                                        ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.739 ns                 ; 5.747 ns                ;
; 33.994 ns                               ; 166.50 MHz ( period = 6.006 ns )                    ; CCD_Capture:u3|X_Cont[4]                                                                                                         ; CCD_Capture:u3|X_Cont[10]                                                                                                                                                      ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.739 ns                 ; 5.745 ns                ;
; 33.994 ns                               ; 166.50 MHz ( period = 6.006 ns )                    ; CCD_Capture:u3|X_Cont[4]                                                                                                         ; CCD_Capture:u3|X_Cont[8]                                                                                                                                                       ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.739 ns                 ; 5.745 ns                ;
; 33.994 ns                               ; 166.50 MHz ( period = 6.006 ns )                    ; CCD_Capture:u3|X_Cont[4]                                                                                                         ; CCD_Capture:u3|X_Cont[7]                                                                                                                                                       ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.739 ns                 ; 5.745 ns                ;
; 33.994 ns                               ; 166.50 MHz ( period = 6.006 ns )                    ; CCD_Capture:u3|X_Cont[4]                                                                                                         ; CCD_Capture:u3|X_Cont[6]                                                                                                                                                       ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.739 ns                 ; 5.745 ns                ;
; 33.994 ns                               ; 166.50 MHz ( period = 6.006 ns )                    ; CCD_Capture:u3|X_Cont[4]                                                                                                         ; CCD_Capture:u3|X_Cont[5]                                                                                                                                                       ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.739 ns                 ; 5.745 ns                ;
; 33.994 ns                               ; 166.50 MHz ( period = 6.006 ns )                    ; CCD_Capture:u3|X_Cont[4]                                                                                                         ; CCD_Capture:u3|X_Cont[9]                                                                                                                                                       ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.739 ns                 ; 5.745 ns                ;
; 34.003 ns                               ; 166.75 MHz ( period = 5.997 ns )                    ; CCD_Capture:u3|mCCD_FVAL                                                                                                         ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|altsyncram_6av:altsyncram2|ram_block3a15~portb_address_reg0                      ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.640 ns                 ; 5.637 ns                ;
; 34.003 ns                               ; 166.75 MHz ( period = 5.997 ns )                    ; CCD_Capture:u3|mCCD_FVAL                                                                                                         ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|altsyncram_6av:altsyncram2|ram_block3a15~portb_address_reg1                      ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.640 ns                 ; 5.637 ns                ;
; 34.003 ns                               ; 166.75 MHz ( period = 5.997 ns )                    ; CCD_Capture:u3|mCCD_FVAL                                                                                                         ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|altsyncram_6av:altsyncram2|ram_block3a15~portb_address_reg2                      ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.640 ns                 ; 5.637 ns                ;
; 34.003 ns                               ; 166.75 MHz ( period = 5.997 ns )                    ; CCD_Capture:u3|mCCD_FVAL                                                                                                         ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|altsyncram_6av:altsyncram2|ram_block3a15~portb_address_reg3                      ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.640 ns                 ; 5.637 ns                ;
; 34.003 ns                               ; 166.75 MHz ( period = 5.997 ns )                    ; CCD_Capture:u3|mCCD_FVAL                                                                                                         ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|altsyncram_6av:altsyncram2|ram_block3a15~portb_address_reg4                      ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.640 ns                 ; 5.637 ns                ;
; 34.003 ns                               ; 166.75 MHz ( period = 5.997 ns )                    ; CCD_Capture:u3|mCCD_FVAL                                                                                                         ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|altsyncram_6av:altsyncram2|ram_block3a15~portb_address_reg5                      ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.640 ns                 ; 5.637 ns                ;
; 34.003 ns                               ; 166.75 MHz ( period = 5.997 ns )                    ; CCD_Capture:u3|mCCD_FVAL                                                                                                         ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|altsyncram_6av:altsyncram2|ram_block3a15~portb_address_reg6                      ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.640 ns                 ; 5.637 ns                ;
; 34.003 ns                               ; 166.75 MHz ( period = 5.997 ns )                    ; CCD_Capture:u3|mCCD_FVAL                                                                                                         ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|altsyncram_6av:altsyncram2|ram_block3a15~portb_address_reg7                      ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.640 ns                 ; 5.637 ns                ;
; 34.003 ns                               ; 166.75 MHz ( period = 5.997 ns )                    ; CCD_Capture:u3|mCCD_FVAL                                                                                                         ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|altsyncram_6av:altsyncram2|ram_block3a15~portb_address_reg8                      ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.640 ns                 ; 5.637 ns                ;
; 34.003 ns                               ; 166.75 MHz ( period = 5.997 ns )                    ; CCD_Capture:u3|mCCD_FVAL                                                                                                         ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|altsyncram_6av:altsyncram2|ram_block3a15~portb_address_reg9                      ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.640 ns                 ; 5.637 ns                ;
; 34.003 ns                               ; 166.75 MHz ( period = 5.997 ns )                    ; CCD_Capture:u3|mCCD_FVAL                                                                                                         ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|altsyncram_6av:altsyncram2|ram_block3a15~portb_address_reg10                     ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.640 ns                 ; 5.637 ns                ;
; 34.004 ns                               ; 166.78 MHz ( period = 5.996 ns )                    ; CCD_Capture:u3|X_Cont[8]                                                                                                         ; CCD_Capture:u3|X_Cont[10]                                                                                                                                                      ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.739 ns                 ; 5.735 ns                ;
; 34.004 ns                               ; 166.78 MHz ( period = 5.996 ns )                    ; CCD_Capture:u3|X_Cont[8]                                                                                                         ; CCD_Capture:u3|X_Cont[8]                                                                                                                                                       ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.739 ns                 ; 5.735 ns                ;
; 34.004 ns                               ; 166.78 MHz ( period = 5.996 ns )                    ; CCD_Capture:u3|X_Cont[8]                                                                                                         ; CCD_Capture:u3|X_Cont[7]                                                                                                                                                       ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.739 ns                 ; 5.735 ns                ;
; 34.004 ns                               ; 166.78 MHz ( period = 5.996 ns )                    ; CCD_Capture:u3|X_Cont[8]                                                                                                         ; CCD_Capture:u3|X_Cont[6]                                                                                                                                                       ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.739 ns                 ; 5.735 ns                ;
; 34.004 ns                               ; 166.78 MHz ( period = 5.996 ns )                    ; CCD_Capture:u3|X_Cont[8]                                                                                                         ; CCD_Capture:u3|X_Cont[5]                                                                                                                                                       ; JP2[30]    ; JP2[30]  ; 40.000 ns                   ; 39.739 ns                 ; 5.735 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                  ;                                                                                                                                                                                ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'OSC_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                                                           ; To                                                                                                                                                         ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 12.071 ns                               ; 126.12 MHz ( period = 7.929 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|ram_block4a6~portb_address_reg8  ; VGA_Controller:u1|Cur_Color_R[8]                                                                                                                           ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.335 ns                 ; 7.264 ns                ;
; 12.071 ns                               ; 126.12 MHz ( period = 7.929 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|ram_block4a6~portb_address_reg7  ; VGA_Controller:u1|Cur_Color_R[8]                                                                                                                           ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.335 ns                 ; 7.264 ns                ;
; 12.071 ns                               ; 126.12 MHz ( period = 7.929 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|ram_block4a6~portb_address_reg6  ; VGA_Controller:u1|Cur_Color_R[8]                                                                                                                           ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.335 ns                 ; 7.264 ns                ;
; 12.071 ns                               ; 126.12 MHz ( period = 7.929 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|ram_block4a6~portb_address_reg5  ; VGA_Controller:u1|Cur_Color_R[8]                                                                                                                           ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.335 ns                 ; 7.264 ns                ;
; 12.071 ns                               ; 126.12 MHz ( period = 7.929 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|ram_block4a6~portb_address_reg4  ; VGA_Controller:u1|Cur_Color_R[8]                                                                                                                           ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.335 ns                 ; 7.264 ns                ;
; 12.071 ns                               ; 126.12 MHz ( period = 7.929 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|ram_block4a6~portb_address_reg3  ; VGA_Controller:u1|Cur_Color_R[8]                                                                                                                           ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.335 ns                 ; 7.264 ns                ;
; 12.071 ns                               ; 126.12 MHz ( period = 7.929 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|ram_block4a6~portb_address_reg2  ; VGA_Controller:u1|Cur_Color_R[8]                                                                                                                           ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.335 ns                 ; 7.264 ns                ;
; 12.071 ns                               ; 126.12 MHz ( period = 7.929 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|ram_block4a6~portb_address_reg1  ; VGA_Controller:u1|Cur_Color_R[8]                                                                                                                           ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.335 ns                 ; 7.264 ns                ;
; 12.071 ns                               ; 126.12 MHz ( period = 7.929 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|ram_block4a6~portb_address_reg0  ; VGA_Controller:u1|Cur_Color_R[8]                                                                                                                           ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.335 ns                 ; 7.264 ns                ;
; 12.930 ns                               ; 141.44 MHz ( period = 7.070 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|ram_block4a6~portb_address_reg8  ; VGA_Controller:u1|Cur_Color_R[9]                                                                                                                           ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.335 ns                 ; 6.405 ns                ;
; 12.930 ns                               ; 141.44 MHz ( period = 7.070 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|ram_block4a6~portb_address_reg7  ; VGA_Controller:u1|Cur_Color_R[9]                                                                                                                           ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.335 ns                 ; 6.405 ns                ;
; 12.930 ns                               ; 141.44 MHz ( period = 7.070 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|ram_block4a6~portb_address_reg6  ; VGA_Controller:u1|Cur_Color_R[9]                                                                                                                           ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.335 ns                 ; 6.405 ns                ;
; 12.930 ns                               ; 141.44 MHz ( period = 7.070 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|ram_block4a6~portb_address_reg5  ; VGA_Controller:u1|Cur_Color_R[9]                                                                                                                           ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.335 ns                 ; 6.405 ns                ;
; 12.930 ns                               ; 141.44 MHz ( period = 7.070 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|ram_block4a6~portb_address_reg4  ; VGA_Controller:u1|Cur_Color_R[9]                                                                                                                           ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.335 ns                 ; 6.405 ns                ;
; 12.930 ns                               ; 141.44 MHz ( period = 7.070 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|ram_block4a6~portb_address_reg3  ; VGA_Controller:u1|Cur_Color_R[9]                                                                                                                           ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.335 ns                 ; 6.405 ns                ;
; 12.930 ns                               ; 141.44 MHz ( period = 7.070 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|ram_block4a6~portb_address_reg2  ; VGA_Controller:u1|Cur_Color_R[9]                                                                                                                           ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.335 ns                 ; 6.405 ns                ;
; 12.930 ns                               ; 141.44 MHz ( period = 7.070 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|ram_block4a6~portb_address_reg1  ; VGA_Controller:u1|Cur_Color_R[9]                                                                                                                           ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.335 ns                 ; 6.405 ns                ;
; 12.930 ns                               ; 141.44 MHz ( period = 7.070 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|ram_block4a6~portb_address_reg0  ; VGA_Controller:u1|Cur_Color_R[9]                                                                                                                           ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.335 ns                 ; 6.405 ns                ;
; 12.955 ns                               ; 141.94 MHz ( period = 7.045 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|ram_block4a6~portb_address_reg8  ; VGA_Controller:u1|Cur_Color_R[6]                                                                                                                           ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.335 ns                 ; 6.380 ns                ;
; 12.955 ns                               ; 141.94 MHz ( period = 7.045 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|ram_block4a6~portb_address_reg7  ; VGA_Controller:u1|Cur_Color_R[6]                                                                                                                           ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.335 ns                 ; 6.380 ns                ;
; 12.955 ns                               ; 141.94 MHz ( period = 7.045 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|ram_block4a6~portb_address_reg6  ; VGA_Controller:u1|Cur_Color_R[6]                                                                                                                           ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.335 ns                 ; 6.380 ns                ;
; 12.955 ns                               ; 141.94 MHz ( period = 7.045 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|ram_block4a6~portb_address_reg5  ; VGA_Controller:u1|Cur_Color_R[6]                                                                                                                           ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.335 ns                 ; 6.380 ns                ;
; 12.955 ns                               ; 141.94 MHz ( period = 7.045 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|ram_block4a6~portb_address_reg4  ; VGA_Controller:u1|Cur_Color_R[6]                                                                                                                           ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.335 ns                 ; 6.380 ns                ;
; 12.955 ns                               ; 141.94 MHz ( period = 7.045 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|ram_block4a6~portb_address_reg3  ; VGA_Controller:u1|Cur_Color_R[6]                                                                                                                           ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.335 ns                 ; 6.380 ns                ;
; 12.955 ns                               ; 141.94 MHz ( period = 7.045 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|ram_block4a6~portb_address_reg2  ; VGA_Controller:u1|Cur_Color_R[6]                                                                                                                           ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.335 ns                 ; 6.380 ns                ;
; 12.955 ns                               ; 141.94 MHz ( period = 7.045 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|ram_block4a6~portb_address_reg1  ; VGA_Controller:u1|Cur_Color_R[6]                                                                                                                           ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.335 ns                 ; 6.380 ns                ;
; 12.955 ns                               ; 141.94 MHz ( period = 7.045 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|ram_block4a6~portb_address_reg0  ; VGA_Controller:u1|Cur_Color_R[6]                                                                                                                           ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.335 ns                 ; 6.380 ns                ;
; 13.067 ns                               ; 144.24 MHz ( period = 6.933 ns )                    ; SEG7_Driver:u8|Cont_DIV[5]                                                                                                                                                     ; SEG7_Driver:u8|Cont_DIV[5]                                                                                                                                 ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.739 ns                 ; 6.672 ns                ;
; 13.067 ns                               ; 144.24 MHz ( period = 6.933 ns )                    ; SEG7_Driver:u8|Cont_DIV[5]                                                                                                                                                     ; SEG7_Driver:u8|Cont_DIV[2]                                                                                                                                 ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.739 ns                 ; 6.672 ns                ;
; 13.067 ns                               ; 144.24 MHz ( period = 6.933 ns )                    ; SEG7_Driver:u8|Cont_DIV[5]                                                                                                                                                     ; SEG7_Driver:u8|Cont_DIV[0]                                                                                                                                 ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.739 ns                 ; 6.672 ns                ;
; 13.067 ns                               ; 144.24 MHz ( period = 6.933 ns )                    ; SEG7_Driver:u8|Cont_DIV[5]                                                                                                                                                     ; SEG7_Driver:u8|Cont_DIV[1]                                                                                                                                 ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.739 ns                 ; 6.672 ns                ;
; 13.067 ns                               ; 144.24 MHz ( period = 6.933 ns )                    ; SEG7_Driver:u8|Cont_DIV[5]                                                                                                                                                     ; SEG7_Driver:u8|Cont_DIV[3]                                                                                                                                 ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.739 ns                 ; 6.672 ns                ;
; 13.067 ns                               ; 144.24 MHz ( period = 6.933 ns )                    ; SEG7_Driver:u8|Cont_DIV[5]                                                                                                                                                     ; SEG7_Driver:u8|Cont_DIV[4]                                                                                                                                 ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.739 ns                 ; 6.672 ns                ;
; 13.099 ns                               ; 144.91 MHz ( period = 6.901 ns )                    ; SEG7_Driver:u8|Cont_DIV[5]                                                                                                                                                     ; SEG7_Driver:u8|Cont_DIV[16]                                                                                                                                ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.739 ns                 ; 6.640 ns                ;
; 13.099 ns                               ; 144.91 MHz ( period = 6.901 ns )                    ; SEG7_Driver:u8|Cont_DIV[5]                                                                                                                                                     ; SEG7_Driver:u8|Cont_DIV[17]                                                                                                                                ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.739 ns                 ; 6.640 ns                ;
; 13.099 ns                               ; 144.91 MHz ( period = 6.901 ns )                    ; SEG7_Driver:u8|Cont_DIV[5]                                                                                                                                                     ; SEG7_Driver:u8|Cont_DIV[18]                                                                                                                                ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.739 ns                 ; 6.640 ns                ;
; 13.099 ns                               ; 144.91 MHz ( period = 6.901 ns )                    ; SEG7_Driver:u8|Cont_DIV[5]                                                                                                                                                     ; SEG7_Driver:u8|Cont_DIV[19]                                                                                                                                ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.739 ns                 ; 6.640 ns                ;
; 13.099 ns                               ; 144.91 MHz ( period = 6.901 ns )                    ; SEG7_Driver:u8|Cont_DIV[5]                                                                                                                                                     ; SEG7_Driver:u8|Cont_DIV[20]                                                                                                                                ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.739 ns                 ; 6.640 ns                ;
; 13.099 ns                               ; 144.91 MHz ( period = 6.901 ns )                    ; SEG7_Driver:u8|Cont_DIV[5]                                                                                                                                                     ; SEG7_Driver:u8|Cont_DIV[21]                                                                                                                                ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.739 ns                 ; 6.640 ns                ;
; 13.099 ns                               ; 144.91 MHz ( period = 6.901 ns )                    ; SEG7_Driver:u8|Cont_DIV[5]                                                                                                                                                     ; SEG7_Driver:u8|Cont_DIV[22]                                                                                                                                ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.739 ns                 ; 6.640 ns                ;
; 13.099 ns                               ; 144.91 MHz ( period = 6.901 ns )                    ; SEG7_Driver:u8|Cont_DIV[5]                                                                                                                                                     ; SEG7_Driver:u8|Cont_DIV[23]                                                                                                                                ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.739 ns                 ; 6.640 ns                ;
; 13.099 ns                               ; 144.91 MHz ( period = 6.901 ns )                    ; SEG7_Driver:u8|Cont_DIV[5]                                                                                                                                                     ; SEG7_Driver:u8|Cont_DIV[24]                                                                                                                                ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.739 ns                 ; 6.640 ns                ;
; 13.099 ns                               ; 144.91 MHz ( period = 6.901 ns )                    ; SEG7_Driver:u8|Cont_DIV[5]                                                                                                                                                     ; SEG7_Driver:u8|Cont_DIV[25]                                                                                                                                ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.739 ns                 ; 6.640 ns                ;
; 13.100 ns                               ; 144.93 MHz ( period = 6.900 ns )                    ; SEG7_Driver:u8|Cont_DIV[5]                                                                                                                                                     ; SEG7_Driver:u8|Cont_DIV[15]                                                                                                                                ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.739 ns                 ; 6.639 ns                ;
; 13.100 ns                               ; 144.93 MHz ( period = 6.900 ns )                    ; SEG7_Driver:u8|Cont_DIV[5]                                                                                                                                                     ; SEG7_Driver:u8|Cont_DIV[14]                                                                                                                                ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.739 ns                 ; 6.639 ns                ;
; 13.100 ns                               ; 144.93 MHz ( period = 6.900 ns )                    ; SEG7_Driver:u8|Cont_DIV[5]                                                                                                                                                     ; SEG7_Driver:u8|Cont_DIV[10]                                                                                                                                ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.739 ns                 ; 6.639 ns                ;
; 13.100 ns                               ; 144.93 MHz ( period = 6.900 ns )                    ; SEG7_Driver:u8|Cont_DIV[5]                                                                                                                                                     ; SEG7_Driver:u8|Cont_DIV[13]                                                                                                                                ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.739 ns                 ; 6.639 ns                ;
; 13.100 ns                               ; 144.93 MHz ( period = 6.900 ns )                    ; SEG7_Driver:u8|Cont_DIV[5]                                                                                                                                                     ; SEG7_Driver:u8|Cont_DIV[12]                                                                                                                                ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.739 ns                 ; 6.639 ns                ;
; 13.100 ns                               ; 144.93 MHz ( period = 6.900 ns )                    ; SEG7_Driver:u8|Cont_DIV[5]                                                                                                                                                     ; SEG7_Driver:u8|Cont_DIV[11]                                                                                                                                ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.739 ns                 ; 6.639 ns                ;
; 13.100 ns                               ; 144.93 MHz ( period = 6.900 ns )                    ; SEG7_Driver:u8|Cont_DIV[5]                                                                                                                                                     ; SEG7_Driver:u8|Cont_DIV[9]                                                                                                                                 ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.739 ns                 ; 6.639 ns                ;
; 13.100 ns                               ; 144.93 MHz ( period = 6.900 ns )                    ; SEG7_Driver:u8|Cont_DIV[5]                                                                                                                                                     ; SEG7_Driver:u8|Cont_DIV[8]                                                                                                                                 ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.739 ns                 ; 6.639 ns                ;
; 13.100 ns                               ; 144.93 MHz ( period = 6.900 ns )                    ; SEG7_Driver:u8|Cont_DIV[5]                                                                                                                                                     ; SEG7_Driver:u8|Cont_DIV[7]                                                                                                                                 ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.739 ns                 ; 6.639 ns                ;
; 13.100 ns                               ; 144.93 MHz ( period = 6.900 ns )                    ; SEG7_Driver:u8|Cont_DIV[5]                                                                                                                                                     ; SEG7_Driver:u8|Cont_DIV[6]                                                                                                                                 ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.739 ns                 ; 6.639 ns                ;
; 13.174 ns                               ; 146.50 MHz ( period = 6.826 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|ram_block4a6~portb_address_reg8  ; VGA_Controller:u1|Cur_Color_R[7]                                                                                                                           ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.335 ns                 ; 6.161 ns                ;
; 13.174 ns                               ; 146.50 MHz ( period = 6.826 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|ram_block4a6~portb_address_reg7  ; VGA_Controller:u1|Cur_Color_R[7]                                                                                                                           ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.335 ns                 ; 6.161 ns                ;
; 13.174 ns                               ; 146.50 MHz ( period = 6.826 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|ram_block4a6~portb_address_reg6  ; VGA_Controller:u1|Cur_Color_R[7]                                                                                                                           ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.335 ns                 ; 6.161 ns                ;
; 13.174 ns                               ; 146.50 MHz ( period = 6.826 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|ram_block4a6~portb_address_reg5  ; VGA_Controller:u1|Cur_Color_R[7]                                                                                                                           ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.335 ns                 ; 6.161 ns                ;
; 13.174 ns                               ; 146.50 MHz ( period = 6.826 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|ram_block4a6~portb_address_reg4  ; VGA_Controller:u1|Cur_Color_R[7]                                                                                                                           ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.335 ns                 ; 6.161 ns                ;
; 13.174 ns                               ; 146.50 MHz ( period = 6.826 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|ram_block4a6~portb_address_reg3  ; VGA_Controller:u1|Cur_Color_R[7]                                                                                                                           ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.335 ns                 ; 6.161 ns                ;
; 13.174 ns                               ; 146.50 MHz ( period = 6.826 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|ram_block4a6~portb_address_reg2  ; VGA_Controller:u1|Cur_Color_R[7]                                                                                                                           ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.335 ns                 ; 6.161 ns                ;
; 13.174 ns                               ; 146.50 MHz ( period = 6.826 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|ram_block4a6~portb_address_reg1  ; VGA_Controller:u1|Cur_Color_R[7]                                                                                                                           ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.335 ns                 ; 6.161 ns                ;
; 13.174 ns                               ; 146.50 MHz ( period = 6.826 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|ram_block4a6~portb_address_reg0  ; VGA_Controller:u1|Cur_Color_R[7]                                                                                                                           ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.335 ns                 ; 6.161 ns                ;
; 13.178 ns                               ; 146.58 MHz ( period = 6.822 ns )                    ; Reset_Delay:u2|Cont[0]                                                                                                                                                         ; Reset_Delay:u2|Cont[15]                                                                                                                                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.721 ns                 ; 6.543 ns                ;
; 13.178 ns                               ; 146.58 MHz ( period = 6.822 ns )                    ; Reset_Delay:u2|Cont[0]                                                                                                                                                         ; Reset_Delay:u2|Cont[6]                                                                                                                                     ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.721 ns                 ; 6.543 ns                ;
; 13.178 ns                               ; 146.58 MHz ( period = 6.822 ns )                    ; Reset_Delay:u2|Cont[0]                                                                                                                                                         ; Reset_Delay:u2|Cont[7]                                                                                                                                     ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.721 ns                 ; 6.543 ns                ;
; 13.178 ns                               ; 146.58 MHz ( period = 6.822 ns )                    ; Reset_Delay:u2|Cont[0]                                                                                                                                                         ; Reset_Delay:u2|Cont[8]                                                                                                                                     ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.721 ns                 ; 6.543 ns                ;
; 13.178 ns                               ; 146.58 MHz ( period = 6.822 ns )                    ; Reset_Delay:u2|Cont[0]                                                                                                                                                         ; Reset_Delay:u2|Cont[9]                                                                                                                                     ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.721 ns                 ; 6.543 ns                ;
; 13.178 ns                               ; 146.58 MHz ( period = 6.822 ns )                    ; Reset_Delay:u2|Cont[0]                                                                                                                                                         ; Reset_Delay:u2|Cont[10]                                                                                                                                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.721 ns                 ; 6.543 ns                ;
; 13.178 ns                               ; 146.58 MHz ( period = 6.822 ns )                    ; Reset_Delay:u2|Cont[0]                                                                                                                                                         ; Reset_Delay:u2|Cont[11]                                                                                                                                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.721 ns                 ; 6.543 ns                ;
; 13.178 ns                               ; 146.58 MHz ( period = 6.822 ns )                    ; Reset_Delay:u2|Cont[0]                                                                                                                                                         ; Reset_Delay:u2|Cont[12]                                                                                                                                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.721 ns                 ; 6.543 ns                ;
; 13.178 ns                               ; 146.58 MHz ( period = 6.822 ns )                    ; Reset_Delay:u2|Cont[0]                                                                                                                                                         ; Reset_Delay:u2|Cont[13]                                                                                                                                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.721 ns                 ; 6.543 ns                ;
; 13.178 ns                               ; 146.58 MHz ( period = 6.822 ns )                    ; Reset_Delay:u2|Cont[0]                                                                                                                                                         ; Reset_Delay:u2|Cont[14]                                                                                                                                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.721 ns                 ; 6.543 ns                ;
; 13.180 ns                               ; 146.63 MHz ( period = 6.820 ns )                    ; Reset_Delay:u2|Cont[0]                                                                                                                                                         ; Reset_Delay:u2|Cont[21]                                                                                                                                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.719 ns                 ; 6.539 ns                ;
; 13.180 ns                               ; 146.63 MHz ( period = 6.820 ns )                    ; Reset_Delay:u2|Cont[0]                                                                                                                                                         ; Reset_Delay:u2|Cont[20]                                                                                                                                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.719 ns                 ; 6.539 ns                ;
; 13.180 ns                               ; 146.63 MHz ( period = 6.820 ns )                    ; Reset_Delay:u2|Cont[0]                                                                                                                                                         ; Reset_Delay:u2|Cont[19]                                                                                                                                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.719 ns                 ; 6.539 ns                ;
; 13.180 ns                               ; 146.63 MHz ( period = 6.820 ns )                    ; Reset_Delay:u2|Cont[0]                                                                                                                                                         ; Reset_Delay:u2|Cont[18]                                                                                                                                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.719 ns                 ; 6.539 ns                ;
; 13.180 ns                               ; 146.63 MHz ( period = 6.820 ns )                    ; Reset_Delay:u2|Cont[0]                                                                                                                                                         ; Reset_Delay:u2|Cont[17]                                                                                                                                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.719 ns                 ; 6.539 ns                ;
; 13.180 ns                               ; 146.63 MHz ( period = 6.820 ns )                    ; Reset_Delay:u2|Cont[0]                                                                                                                                                         ; Reset_Delay:u2|Cont[16]                                                                                                                                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.719 ns                 ; 6.539 ns                ;
; 13.189 ns                               ; 146.82 MHz ( period = 6.811 ns )                    ; Reset_Delay:u2|Cont[4]                                                                                                                                                         ; Reset_Delay:u2|Cont[15]                                                                                                                                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.721 ns                 ; 6.532 ns                ;
; 13.189 ns                               ; 146.82 MHz ( period = 6.811 ns )                    ; Reset_Delay:u2|Cont[4]                                                                                                                                                         ; Reset_Delay:u2|Cont[6]                                                                                                                                     ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.721 ns                 ; 6.532 ns                ;
; 13.189 ns                               ; 146.82 MHz ( period = 6.811 ns )                    ; Reset_Delay:u2|Cont[4]                                                                                                                                                         ; Reset_Delay:u2|Cont[7]                                                                                                                                     ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.721 ns                 ; 6.532 ns                ;
; 13.189 ns                               ; 146.82 MHz ( period = 6.811 ns )                    ; Reset_Delay:u2|Cont[4]                                                                                                                                                         ; Reset_Delay:u2|Cont[8]                                                                                                                                     ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.721 ns                 ; 6.532 ns                ;
; 13.189 ns                               ; 146.82 MHz ( period = 6.811 ns )                    ; Reset_Delay:u2|Cont[4]                                                                                                                                                         ; Reset_Delay:u2|Cont[9]                                                                                                                                     ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.721 ns                 ; 6.532 ns                ;
; 13.189 ns                               ; 146.82 MHz ( period = 6.811 ns )                    ; Reset_Delay:u2|Cont[4]                                                                                                                                                         ; Reset_Delay:u2|Cont[10]                                                                                                                                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.721 ns                 ; 6.532 ns                ;
; 13.189 ns                               ; 146.82 MHz ( period = 6.811 ns )                    ; Reset_Delay:u2|Cont[4]                                                                                                                                                         ; Reset_Delay:u2|Cont[11]                                                                                                                                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.721 ns                 ; 6.532 ns                ;
; 13.189 ns                               ; 146.82 MHz ( period = 6.811 ns )                    ; Reset_Delay:u2|Cont[4]                                                                                                                                                         ; Reset_Delay:u2|Cont[12]                                                                                                                                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.721 ns                 ; 6.532 ns                ;
; 13.189 ns                               ; 146.82 MHz ( period = 6.811 ns )                    ; Reset_Delay:u2|Cont[4]                                                                                                                                                         ; Reset_Delay:u2|Cont[13]                                                                                                                                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.721 ns                 ; 6.532 ns                ;
; 13.189 ns                               ; 146.82 MHz ( period = 6.811 ns )                    ; Reset_Delay:u2|Cont[4]                                                                                                                                                         ; Reset_Delay:u2|Cont[14]                                                                                                                                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.721 ns                 ; 6.532 ns                ;
; 13.191 ns                               ; 146.86 MHz ( period = 6.809 ns )                    ; Reset_Delay:u2|Cont[4]                                                                                                                                                         ; Reset_Delay:u2|Cont[21]                                                                                                                                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.719 ns                 ; 6.528 ns                ;
; 13.191 ns                               ; 146.86 MHz ( period = 6.809 ns )                    ; Reset_Delay:u2|Cont[4]                                                                                                                                                         ; Reset_Delay:u2|Cont[20]                                                                                                                                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.719 ns                 ; 6.528 ns                ;
; 13.191 ns                               ; 146.86 MHz ( period = 6.809 ns )                    ; Reset_Delay:u2|Cont[4]                                                                                                                                                         ; Reset_Delay:u2|Cont[19]                                                                                                                                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.719 ns                 ; 6.528 ns                ;
; 13.191 ns                               ; 146.86 MHz ( period = 6.809 ns )                    ; Reset_Delay:u2|Cont[4]                                                                                                                                                         ; Reset_Delay:u2|Cont[18]                                                                                                                                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.719 ns                 ; 6.528 ns                ;
; 13.191 ns                               ; 146.86 MHz ( period = 6.809 ns )                    ; Reset_Delay:u2|Cont[4]                                                                                                                                                         ; Reset_Delay:u2|Cont[17]                                                                                                                                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.719 ns                 ; 6.528 ns                ;
; 13.191 ns                               ; 146.86 MHz ( period = 6.809 ns )                    ; Reset_Delay:u2|Cont[4]                                                                                                                                                         ; Reset_Delay:u2|Cont[16]                                                                                                                                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.719 ns                 ; 6.528 ns                ;
; 13.199 ns                               ; 147.04 MHz ( period = 6.801 ns )                    ; Reset_Delay:u2|Cont[0]                                                                                                                                                         ; Reset_Delay:u2|Cont[2]                                                                                                                                     ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.739 ns                 ; 6.540 ns                ;
; 13.199 ns                               ; 147.04 MHz ( period = 6.801 ns )                    ; Reset_Delay:u2|Cont[0]                                                                                                                                                         ; Reset_Delay:u2|Cont[1]                                                                                                                                     ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.739 ns                 ; 6.540 ns                ;
; 13.199 ns                               ; 147.04 MHz ( period = 6.801 ns )                    ; Reset_Delay:u2|Cont[0]                                                                                                                                                         ; Reset_Delay:u2|Cont[0]                                                                                                                                     ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.739 ns                 ; 6.540 ns                ;
; 13.199 ns                               ; 147.04 MHz ( period = 6.801 ns )                    ; Reset_Delay:u2|Cont[0]                                                                                                                                                         ; Reset_Delay:u2|Cont[3]                                                                                                                                     ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.739 ns                 ; 6.540 ns                ;
; 13.199 ns                               ; 147.04 MHz ( period = 6.801 ns )                    ; Reset_Delay:u2|Cont[0]                                                                                                                                                         ; Reset_Delay:u2|Cont[4]                                                                                                                                     ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.739 ns                 ; 6.540 ns                ;
; 13.199 ns                               ; 147.04 MHz ( period = 6.801 ns )                    ; Reset_Delay:u2|Cont[0]                                                                                                                                                         ; Reset_Delay:u2|Cont[5]                                                                                                                                     ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.739 ns                 ; 6.540 ns                ;
; 13.210 ns                               ; 147.28 MHz ( period = 6.790 ns )                    ; Reset_Delay:u2|Cont[4]                                                                                                                                                         ; Reset_Delay:u2|Cont[2]                                                                                                                                     ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.739 ns                 ; 6.529 ns                ;
; 13.210 ns                               ; 147.28 MHz ( period = 6.790 ns )                    ; Reset_Delay:u2|Cont[4]                                                                                                                                                         ; Reset_Delay:u2|Cont[1]                                                                                                                                     ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.739 ns                 ; 6.529 ns                ;
; 13.210 ns                               ; 147.28 MHz ( period = 6.790 ns )                    ; Reset_Delay:u2|Cont[4]                                                                                                                                                         ; Reset_Delay:u2|Cont[0]                                                                                                                                     ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.739 ns                 ; 6.529 ns                ;
; 13.210 ns                               ; 147.28 MHz ( period = 6.790 ns )                    ; Reset_Delay:u2|Cont[4]                                                                                                                                                         ; Reset_Delay:u2|Cont[3]                                                                                                                                     ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.739 ns                 ; 6.529 ns                ;
; 13.210 ns                               ; 147.28 MHz ( period = 6.790 ns )                    ; Reset_Delay:u2|Cont[4]                                                                                                                                                         ; Reset_Delay:u2|Cont[4]                                                                                                                                     ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.739 ns                 ; 6.529 ns                ;
; 13.210 ns                               ; 147.28 MHz ( period = 6.790 ns )                    ; Reset_Delay:u2|Cont[4]                                                                                                                                                         ; Reset_Delay:u2|Cont[5]                                                                                                                                     ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.739 ns                 ; 6.529 ns                ;
; 13.229 ns                               ; 147.69 MHz ( period = 6.771 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_ctc:read_state|b_non_empty                                            ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[4] ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.730 ns                 ; 6.501 ns                ;
; 13.229 ns                               ; 147.69 MHz ( period = 6.771 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_ctc:read_state|b_non_empty                                            ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[5] ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.730 ns                 ; 6.501 ns                ;
; 13.229 ns                               ; 147.69 MHz ( period = 6.771 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_ctc:read_state|b_non_empty                                            ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[6] ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.730 ns                 ; 6.501 ns                ;
; 13.229 ns                               ; 147.69 MHz ( period = 6.771 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_ctc:read_state|b_non_empty                                            ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[7] ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.730 ns                 ; 6.501 ns                ;
; 13.229 ns                               ; 147.69 MHz ( period = 6.771 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_ctc:read_state|b_non_empty                                            ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[8] ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.730 ns                 ; 6.501 ns                ;
; 13.241 ns                               ; 147.95 MHz ( period = 6.759 ns )                    ; SEG7_Driver:u8|Cont_DIV[4]                                                                                                                                                     ; SEG7_Driver:u8|Cont_DIV[5]                                                                                                                                 ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.739 ns                 ; 6.498 ns                ;
; 13.241 ns                               ; 147.95 MHz ( period = 6.759 ns )                    ; SEG7_Driver:u8|Cont_DIV[4]                                                                                                                                                     ; SEG7_Driver:u8|Cont_DIV[2]                                                                                                                                 ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.739 ns                 ; 6.498 ns                ;
; 13.241 ns                               ; 147.95 MHz ( period = 6.759 ns )                    ; SEG7_Driver:u8|Cont_DIV[4]                                                                                                                                                     ; SEG7_Driver:u8|Cont_DIV[0]                                                                                                                                 ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.739 ns                 ; 6.498 ns                ;
; 13.241 ns                               ; 147.95 MHz ( period = 6.759 ns )                    ; SEG7_Driver:u8|Cont_DIV[4]                                                                                                                                                     ; SEG7_Driver:u8|Cont_DIV[1]                                                                                                                                 ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.739 ns                 ; 6.498 ns                ;
; 13.241 ns                               ; 147.95 MHz ( period = 6.759 ns )                    ; SEG7_Driver:u8|Cont_DIV[4]                                                                                                                                                     ; SEG7_Driver:u8|Cont_DIV[3]                                                                                                                                 ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.739 ns                 ; 6.498 ns                ;
; 13.241 ns                               ; 147.95 MHz ( period = 6.759 ns )                    ; SEG7_Driver:u8|Cont_DIV[4]                                                                                                                                                     ; SEG7_Driver:u8|Cont_DIV[4]                                                                                                                                 ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.739 ns                 ; 6.498 ns                ;
; 13.273 ns                               ; 148.65 MHz ( period = 6.727 ns )                    ; SEG7_Driver:u8|Cont_DIV[4]                                                                                                                                                     ; SEG7_Driver:u8|Cont_DIV[16]                                                                                                                                ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.739 ns                 ; 6.466 ns                ;
; 13.273 ns                               ; 148.65 MHz ( period = 6.727 ns )                    ; SEG7_Driver:u8|Cont_DIV[4]                                                                                                                                                     ; SEG7_Driver:u8|Cont_DIV[17]                                                                                                                                ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.739 ns                 ; 6.466 ns                ;
; 13.273 ns                               ; 148.65 MHz ( period = 6.727 ns )                    ; SEG7_Driver:u8|Cont_DIV[4]                                                                                                                                                     ; SEG7_Driver:u8|Cont_DIV[18]                                                                                                                                ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.739 ns                 ; 6.466 ns                ;
; 13.273 ns                               ; 148.65 MHz ( period = 6.727 ns )                    ; SEG7_Driver:u8|Cont_DIV[4]                                                                                                                                                     ; SEG7_Driver:u8|Cont_DIV[19]                                                                                                                                ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.739 ns                 ; 6.466 ns                ;
; 13.273 ns                               ; 148.65 MHz ( period = 6.727 ns )                    ; SEG7_Driver:u8|Cont_DIV[4]                                                                                                                                                     ; SEG7_Driver:u8|Cont_DIV[20]                                                                                                                                ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.739 ns                 ; 6.466 ns                ;
; 13.273 ns                               ; 148.65 MHz ( period = 6.727 ns )                    ; SEG7_Driver:u8|Cont_DIV[4]                                                                                                                                                     ; SEG7_Driver:u8|Cont_DIV[21]                                                                                                                                ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.739 ns                 ; 6.466 ns                ;
; 13.273 ns                               ; 148.65 MHz ( period = 6.727 ns )                    ; SEG7_Driver:u8|Cont_DIV[4]                                                                                                                                                     ; SEG7_Driver:u8|Cont_DIV[22]                                                                                                                                ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.739 ns                 ; 6.466 ns                ;
; 13.273 ns                               ; 148.65 MHz ( period = 6.727 ns )                    ; SEG7_Driver:u8|Cont_DIV[4]                                                                                                                                                     ; SEG7_Driver:u8|Cont_DIV[23]                                                                                                                                ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.739 ns                 ; 6.466 ns                ;
; 13.273 ns                               ; 148.65 MHz ( period = 6.727 ns )                    ; SEG7_Driver:u8|Cont_DIV[4]                                                                                                                                                     ; SEG7_Driver:u8|Cont_DIV[24]                                                                                                                                ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.739 ns                 ; 6.466 ns                ;
; 13.273 ns                               ; 148.65 MHz ( period = 6.727 ns )                    ; SEG7_Driver:u8|Cont_DIV[4]                                                                                                                                                     ; SEG7_Driver:u8|Cont_DIV[25]                                                                                                                                ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.739 ns                 ; 6.466 ns                ;
; 13.274 ns                               ; 148.68 MHz ( period = 6.726 ns )                    ; SEG7_Driver:u8|Cont_DIV[4]                                                                                                                                                     ; SEG7_Driver:u8|Cont_DIV[15]                                                                                                                                ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.739 ns                 ; 6.465 ns                ;
; 13.274 ns                               ; 148.68 MHz ( period = 6.726 ns )                    ; SEG7_Driver:u8|Cont_DIV[4]                                                                                                                                                     ; SEG7_Driver:u8|Cont_DIV[14]                                                                                                                                ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.739 ns                 ; 6.465 ns                ;
; 13.274 ns                               ; 148.68 MHz ( period = 6.726 ns )                    ; SEG7_Driver:u8|Cont_DIV[4]                                                                                                                                                     ; SEG7_Driver:u8|Cont_DIV[10]                                                                                                                                ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.739 ns                 ; 6.465 ns                ;
; 13.274 ns                               ; 148.68 MHz ( period = 6.726 ns )                    ; SEG7_Driver:u8|Cont_DIV[4]                                                                                                                                                     ; SEG7_Driver:u8|Cont_DIV[13]                                                                                                                                ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.739 ns                 ; 6.465 ns                ;
; 13.274 ns                               ; 148.68 MHz ( period = 6.726 ns )                    ; SEG7_Driver:u8|Cont_DIV[4]                                                                                                                                                     ; SEG7_Driver:u8|Cont_DIV[12]                                                                                                                                ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.739 ns                 ; 6.465 ns                ;
; 13.274 ns                               ; 148.68 MHz ( period = 6.726 ns )                    ; SEG7_Driver:u8|Cont_DIV[4]                                                                                                                                                     ; SEG7_Driver:u8|Cont_DIV[11]                                                                                                                                ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.739 ns                 ; 6.465 ns                ;
; 13.274 ns                               ; 148.68 MHz ( period = 6.726 ns )                    ; SEG7_Driver:u8|Cont_DIV[4]                                                                                                                                                     ; SEG7_Driver:u8|Cont_DIV[9]                                                                                                                                 ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.739 ns                 ; 6.465 ns                ;
; 13.274 ns                               ; 148.68 MHz ( period = 6.726 ns )                    ; SEG7_Driver:u8|Cont_DIV[4]                                                                                                                                                     ; SEG7_Driver:u8|Cont_DIV[8]                                                                                                                                 ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.739 ns                 ; 6.465 ns                ;
; 13.274 ns                               ; 148.68 MHz ( period = 6.726 ns )                    ; SEG7_Driver:u8|Cont_DIV[4]                                                                                                                                                     ; SEG7_Driver:u8|Cont_DIV[7]                                                                                                                                 ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.739 ns                 ; 6.465 ns                ;
; 13.274 ns                               ; 148.68 MHz ( period = 6.726 ns )                    ; SEG7_Driver:u8|Cont_DIV[4]                                                                                                                                                     ; SEG7_Driver:u8|Cont_DIV[6]                                                                                                                                 ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.739 ns                 ; 6.465 ns                ;
; 13.339 ns                               ; 150.13 MHz ( period = 6.661 ns )                    ; Reset_Delay:u2|Cont[5]                                                                                                                                                         ; Reset_Delay:u2|Cont[15]                                                                                                                                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.721 ns                 ; 6.382 ns                ;
; 13.339 ns                               ; 150.13 MHz ( period = 6.661 ns )                    ; Reset_Delay:u2|Cont[5]                                                                                                                                                         ; Reset_Delay:u2|Cont[6]                                                                                                                                     ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.721 ns                 ; 6.382 ns                ;
; 13.339 ns                               ; 150.13 MHz ( period = 6.661 ns )                    ; Reset_Delay:u2|Cont[5]                                                                                                                                                         ; Reset_Delay:u2|Cont[7]                                                                                                                                     ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.721 ns                 ; 6.382 ns                ;
; 13.339 ns                               ; 150.13 MHz ( period = 6.661 ns )                    ; Reset_Delay:u2|Cont[5]                                                                                                                                                         ; Reset_Delay:u2|Cont[8]                                                                                                                                     ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.721 ns                 ; 6.382 ns                ;
; 13.339 ns                               ; 150.13 MHz ( period = 6.661 ns )                    ; Reset_Delay:u2|Cont[5]                                                                                                                                                         ; Reset_Delay:u2|Cont[9]                                                                                                                                     ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.721 ns                 ; 6.382 ns                ;
; 13.339 ns                               ; 150.13 MHz ( period = 6.661 ns )                    ; Reset_Delay:u2|Cont[5]                                                                                                                                                         ; Reset_Delay:u2|Cont[10]                                                                                                                                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.721 ns                 ; 6.382 ns                ;
; 13.339 ns                               ; 150.13 MHz ( period = 6.661 ns )                    ; Reset_Delay:u2|Cont[5]                                                                                                                                                         ; Reset_Delay:u2|Cont[11]                                                                                                                                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.721 ns                 ; 6.382 ns                ;
; 13.339 ns                               ; 150.13 MHz ( period = 6.661 ns )                    ; Reset_Delay:u2|Cont[5]                                                                                                                                                         ; Reset_Delay:u2|Cont[12]                                                                                                                                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.721 ns                 ; 6.382 ns                ;
; 13.339 ns                               ; 150.13 MHz ( period = 6.661 ns )                    ; Reset_Delay:u2|Cont[5]                                                                                                                                                         ; Reset_Delay:u2|Cont[13]                                                                                                                                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.721 ns                 ; 6.382 ns                ;
; 13.339 ns                               ; 150.13 MHz ( period = 6.661 ns )                    ; Reset_Delay:u2|Cont[5]                                                                                                                                                         ; Reset_Delay:u2|Cont[14]                                                                                                                                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.721 ns                 ; 6.382 ns                ;
; 13.341 ns                               ; 150.17 MHz ( period = 6.659 ns )                    ; Reset_Delay:u2|Cont[5]                                                                                                                                                         ; Reset_Delay:u2|Cont[21]                                                                                                                                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.719 ns                 ; 6.378 ns                ;
; 13.341 ns                               ; 150.17 MHz ( period = 6.659 ns )                    ; Reset_Delay:u2|Cont[5]                                                                                                                                                         ; Reset_Delay:u2|Cont[20]                                                                                                                                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.719 ns                 ; 6.378 ns                ;
; 13.341 ns                               ; 150.17 MHz ( period = 6.659 ns )                    ; Reset_Delay:u2|Cont[5]                                                                                                                                                         ; Reset_Delay:u2|Cont[19]                                                                                                                                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.719 ns                 ; 6.378 ns                ;
; 13.341 ns                               ; 150.17 MHz ( period = 6.659 ns )                    ; Reset_Delay:u2|Cont[5]                                                                                                                                                         ; Reset_Delay:u2|Cont[18]                                                                                                                                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.719 ns                 ; 6.378 ns                ;
; 13.341 ns                               ; 150.17 MHz ( period = 6.659 ns )                    ; Reset_Delay:u2|Cont[5]                                                                                                                                                         ; Reset_Delay:u2|Cont[17]                                                                                                                                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.719 ns                 ; 6.378 ns                ;
; 13.341 ns                               ; 150.17 MHz ( period = 6.659 ns )                    ; Reset_Delay:u2|Cont[5]                                                                                                                                                         ; Reset_Delay:u2|Cont[16]                                                                                                                                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.719 ns                 ; 6.378 ns                ;
; 13.342 ns                               ; 150.20 MHz ( period = 6.658 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|ram_block4a11~portb_address_reg8 ; VGA_Controller:u1|Cur_Color_G[8]                                                                                                                           ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.306 ns                 ; 5.964 ns                ;
; 13.342 ns                               ; 150.20 MHz ( period = 6.658 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|ram_block4a11~portb_address_reg7 ; VGA_Controller:u1|Cur_Color_G[8]                                                                                                                           ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.306 ns                 ; 5.964 ns                ;
; 13.342 ns                               ; 150.20 MHz ( period = 6.658 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|ram_block4a11~portb_address_reg6 ; VGA_Controller:u1|Cur_Color_G[8]                                                                                                                           ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.306 ns                 ; 5.964 ns                ;
; 13.342 ns                               ; 150.20 MHz ( period = 6.658 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|ram_block4a11~portb_address_reg5 ; VGA_Controller:u1|Cur_Color_G[8]                                                                                                                           ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.306 ns                 ; 5.964 ns                ;
; 13.342 ns                               ; 150.20 MHz ( period = 6.658 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|ram_block4a11~portb_address_reg4 ; VGA_Controller:u1|Cur_Color_G[8]                                                                                                                           ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.306 ns                 ; 5.964 ns                ;
; 13.342 ns                               ; 150.20 MHz ( period = 6.658 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|ram_block4a11~portb_address_reg3 ; VGA_Controller:u1|Cur_Color_G[8]                                                                                                                           ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.306 ns                 ; 5.964 ns                ;
; 13.342 ns                               ; 150.20 MHz ( period = 6.658 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|ram_block4a11~portb_address_reg2 ; VGA_Controller:u1|Cur_Color_G[8]                                                                                                                           ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.306 ns                 ; 5.964 ns                ;
; 13.342 ns                               ; 150.20 MHz ( period = 6.658 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|ram_block4a11~portb_address_reg1 ; VGA_Controller:u1|Cur_Color_G[8]                                                                                                                           ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.306 ns                 ; 5.964 ns                ;
; 13.342 ns                               ; 150.20 MHz ( period = 6.658 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|ram_block4a11~portb_address_reg0 ; VGA_Controller:u1|Cur_Color_G[8]                                                                                                                           ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.306 ns                 ; 5.964 ns                ;
; 13.345 ns                               ; 150.26 MHz ( period = 6.655 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|ram_block4a11~portb_address_reg8 ; VGA_Controller:u1|Cur_Color_G[6]                                                                                                                           ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.306 ns                 ; 5.961 ns                ;
; 13.345 ns                               ; 150.26 MHz ( period = 6.655 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|ram_block4a11~portb_address_reg7 ; VGA_Controller:u1|Cur_Color_G[6]                                                                                                                           ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.306 ns                 ; 5.961 ns                ;
; 13.345 ns                               ; 150.26 MHz ( period = 6.655 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|ram_block4a11~portb_address_reg6 ; VGA_Controller:u1|Cur_Color_G[6]                                                                                                                           ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.306 ns                 ; 5.961 ns                ;
; 13.345 ns                               ; 150.26 MHz ( period = 6.655 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|ram_block4a11~portb_address_reg5 ; VGA_Controller:u1|Cur_Color_G[6]                                                                                                                           ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.306 ns                 ; 5.961 ns                ;
; 13.345 ns                               ; 150.26 MHz ( period = 6.655 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|ram_block4a11~portb_address_reg4 ; VGA_Controller:u1|Cur_Color_G[6]                                                                                                                           ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.306 ns                 ; 5.961 ns                ;
; 13.345 ns                               ; 150.26 MHz ( period = 6.655 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|ram_block4a11~portb_address_reg3 ; VGA_Controller:u1|Cur_Color_G[6]                                                                                                                           ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.306 ns                 ; 5.961 ns                ;
; 13.345 ns                               ; 150.26 MHz ( period = 6.655 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|ram_block4a11~portb_address_reg2 ; VGA_Controller:u1|Cur_Color_G[6]                                                                                                                           ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.306 ns                 ; 5.961 ns                ;
; 13.345 ns                               ; 150.26 MHz ( period = 6.655 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|ram_block4a11~portb_address_reg1 ; VGA_Controller:u1|Cur_Color_G[6]                                                                                                                           ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.306 ns                 ; 5.961 ns                ;
; 13.345 ns                               ; 150.26 MHz ( period = 6.655 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|ram_block4a11~portb_address_reg0 ; VGA_Controller:u1|Cur_Color_G[6]                                                                                                                           ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.306 ns                 ; 5.961 ns                ;
; 13.348 ns                               ; 150.33 MHz ( period = 6.652 ns )                    ; SEG7_Driver:u8|Cont_DIV[3]                                                                                                                                                     ; SEG7_Driver:u8|Cont_DIV[5]                                                                                                                                 ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.739 ns                 ; 6.391 ns                ;
; 13.348 ns                               ; 150.33 MHz ( period = 6.652 ns )                    ; SEG7_Driver:u8|Cont_DIV[3]                                                                                                                                                     ; SEG7_Driver:u8|Cont_DIV[2]                                                                                                                                 ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.739 ns                 ; 6.391 ns                ;
; 13.348 ns                               ; 150.33 MHz ( period = 6.652 ns )                    ; SEG7_Driver:u8|Cont_DIV[3]                                                                                                                                                     ; SEG7_Driver:u8|Cont_DIV[0]                                                                                                                                 ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.739 ns                 ; 6.391 ns                ;
; 13.348 ns                               ; 150.33 MHz ( period = 6.652 ns )                    ; SEG7_Driver:u8|Cont_DIV[3]                                                                                                                                                     ; SEG7_Driver:u8|Cont_DIV[1]                                                                                                                                 ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.739 ns                 ; 6.391 ns                ;
; 13.348 ns                               ; 150.33 MHz ( period = 6.652 ns )                    ; SEG7_Driver:u8|Cont_DIV[3]                                                                                                                                                     ; SEG7_Driver:u8|Cont_DIV[3]                                                                                                                                 ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.739 ns                 ; 6.391 ns                ;
; 13.348 ns                               ; 150.33 MHz ( period = 6.652 ns )                    ; SEG7_Driver:u8|Cont_DIV[3]                                                                                                                                                     ; SEG7_Driver:u8|Cont_DIV[4]                                                                                                                                 ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.739 ns                 ; 6.391 ns                ;
; 13.352 ns                               ; 150.42 MHz ( period = 6.648 ns )                    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]~reg0                                                                                                                         ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~reg0                                                                                                               ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.739 ns                 ; 6.387 ns                ;
; 13.353 ns                               ; 150.44 MHz ( period = 6.647 ns )                    ; Reset_Delay:u2|Cont[1]                                                                                                                                                         ; Reset_Delay:u2|Cont[15]                                                                                                                                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.721 ns                 ; 6.368 ns                ;
; 13.353 ns                               ; 150.44 MHz ( period = 6.647 ns )                    ; Reset_Delay:u2|Cont[1]                                                                                                                                                         ; Reset_Delay:u2|Cont[6]                                                                                                                                     ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.721 ns                 ; 6.368 ns                ;
; 13.353 ns                               ; 150.44 MHz ( period = 6.647 ns )                    ; Reset_Delay:u2|Cont[1]                                                                                                                                                         ; Reset_Delay:u2|Cont[7]                                                                                                                                     ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.721 ns                 ; 6.368 ns                ;
; 13.353 ns                               ; 150.44 MHz ( period = 6.647 ns )                    ; Reset_Delay:u2|Cont[1]                                                                                                                                                         ; Reset_Delay:u2|Cont[8]                                                                                                                                     ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.721 ns                 ; 6.368 ns                ;
; 13.353 ns                               ; 150.44 MHz ( period = 6.647 ns )                    ; Reset_Delay:u2|Cont[1]                                                                                                                                                         ; Reset_Delay:u2|Cont[9]                                                                                                                                     ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.721 ns                 ; 6.368 ns                ;
; 13.353 ns                               ; 150.44 MHz ( period = 6.647 ns )                    ; Reset_Delay:u2|Cont[1]                                                                                                                                                         ; Reset_Delay:u2|Cont[10]                                                                                                                                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.721 ns                 ; 6.368 ns                ;
; 13.353 ns                               ; 150.44 MHz ( period = 6.647 ns )                    ; Reset_Delay:u2|Cont[1]                                                                                                                                                         ; Reset_Delay:u2|Cont[11]                                                                                                                                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.721 ns                 ; 6.368 ns                ;
; 13.353 ns                               ; 150.44 MHz ( period = 6.647 ns )                    ; Reset_Delay:u2|Cont[1]                                                                                                                                                         ; Reset_Delay:u2|Cont[12]                                                                                                                                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.721 ns                 ; 6.368 ns                ;
; 13.353 ns                               ; 150.44 MHz ( period = 6.647 ns )                    ; Reset_Delay:u2|Cont[1]                                                                                                                                                         ; Reset_Delay:u2|Cont[13]                                                                                                                                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.721 ns                 ; 6.368 ns                ;
; 13.353 ns                               ; 150.44 MHz ( period = 6.647 ns )                    ; Reset_Delay:u2|Cont[1]                                                                                                                                                         ; Reset_Delay:u2|Cont[14]                                                                                                                                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.721 ns                 ; 6.368 ns                ;
; 13.355 ns                               ; 150.49 MHz ( period = 6.645 ns )                    ; Reset_Delay:u2|Cont[1]                                                                                                                                                         ; Reset_Delay:u2|Cont[21]                                                                                                                                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.719 ns                 ; 6.364 ns                ;
; 13.355 ns                               ; 150.49 MHz ( period = 6.645 ns )                    ; Reset_Delay:u2|Cont[1]                                                                                                                                                         ; Reset_Delay:u2|Cont[20]                                                                                                                                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.719 ns                 ; 6.364 ns                ;
; 13.355 ns                               ; 150.49 MHz ( period = 6.645 ns )                    ; Reset_Delay:u2|Cont[1]                                                                                                                                                         ; Reset_Delay:u2|Cont[19]                                                                                                                                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.719 ns                 ; 6.364 ns                ;
; 13.355 ns                               ; 150.49 MHz ( period = 6.645 ns )                    ; Reset_Delay:u2|Cont[1]                                                                                                                                                         ; Reset_Delay:u2|Cont[18]                                                                                                                                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.719 ns                 ; 6.364 ns                ;
; 13.355 ns                               ; 150.49 MHz ( period = 6.645 ns )                    ; Reset_Delay:u2|Cont[1]                                                                                                                                                         ; Reset_Delay:u2|Cont[17]                                                                                                                                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.719 ns                 ; 6.364 ns                ;
; 13.355 ns                               ; 150.49 MHz ( period = 6.645 ns )                    ; Reset_Delay:u2|Cont[1]                                                                                                                                                         ; Reset_Delay:u2|Cont[16]                                                                                                                                    ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.719 ns                 ; 6.364 ns                ;
; 13.360 ns                               ; 150.60 MHz ( period = 6.640 ns )                    ; Reset_Delay:u2|Cont[5]                                                                                                                                                         ; Reset_Delay:u2|Cont[2]                                                                                                                                     ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.739 ns                 ; 6.379 ns                ;
; 13.360 ns                               ; 150.60 MHz ( period = 6.640 ns )                    ; Reset_Delay:u2|Cont[5]                                                                                                                                                         ; Reset_Delay:u2|Cont[1]                                                                                                                                     ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.739 ns                 ; 6.379 ns                ;
; 13.360 ns                               ; 150.60 MHz ( period = 6.640 ns )                    ; Reset_Delay:u2|Cont[5]                                                                                                                                                         ; Reset_Delay:u2|Cont[0]                                                                                                                                     ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.739 ns                 ; 6.379 ns                ;
; 13.360 ns                               ; 150.60 MHz ( period = 6.640 ns )                    ; Reset_Delay:u2|Cont[5]                                                                                                                                                         ; Reset_Delay:u2|Cont[3]                                                                                                                                     ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.739 ns                 ; 6.379 ns                ;
; 13.360 ns                               ; 150.60 MHz ( period = 6.640 ns )                    ; Reset_Delay:u2|Cont[5]                                                                                                                                                         ; Reset_Delay:u2|Cont[4]                                                                                                                                     ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.739 ns                 ; 6.379 ns                ;
; 13.360 ns                               ; 150.60 MHz ( period = 6.640 ns )                    ; Reset_Delay:u2|Cont[5]                                                                                                                                                         ; Reset_Delay:u2|Cont[5]                                                                                                                                     ; OSC_50     ; OSC_50   ; 20.000 ns                   ; 19.739 ns                 ; 6.379 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                                                                ;                                                                                                                                                            ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                                ; To                                                                                                                                                                  ; From Clock                                                                ; To Clock                                                                  ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.861 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe11a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe12a[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.652 ns                 ;
; 0.861 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe12a[0] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe13a[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.652 ns                 ;
; 0.861 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe11a[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe12a[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.652 ns                 ;
; 0.861 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe11a[7] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe12a[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.652 ns                 ;
; 0.861 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe11a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe12a[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.652 ns                 ;
; 0.861 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe11a[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe12a[8] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.652 ns                 ;
; 0.861 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe11a[7] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe12a[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.652 ns                 ;
; 0.861 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe12a[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe13a[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.652 ns                 ;
; 0.861 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe12a[3] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe13a[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.652 ns                 ;
; 0.861 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe12a[0] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe13a[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.652 ns                 ;
; 0.861 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe7a[0]  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe8a[0]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.652 ns                 ;
; 0.862 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe9a[8]  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rs_dbwp|dffe5a[8]                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.653 ns                 ;
; 0.862 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe11a[5] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe12a[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.653 ns                 ;
; 0.862 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe11a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe12a[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.653 ns                 ;
; 0.862 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe11a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe12a[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.653 ns                 ;
; 0.862 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe8a[1]  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe9a[1]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.653 ns                 ;
; 0.862 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe8a[0]  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe9a[0]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.653 ns                 ;
; 0.863 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe11a[3] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe12a[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.654 ns                 ;
; 0.863 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe11a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe12a[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.654 ns                 ;
; 0.863 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe11a[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe12a[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.654 ns                 ;
; 0.863 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe11a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe12a[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.654 ns                 ;
; 0.863 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe7a[3]  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe8a[3]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.654 ns                 ;
; 0.863 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe8a[4]  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe9a[4]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.654 ns                 ;
; 0.866 ns                                ; Sdram_Control_4Port:u6|command:command1|CS_N[0]                                                                                                                     ; Sdram_Control_4Port:u6|CS_N[0]                                                                                                                                      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.657 ns                 ;
; 0.866 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe11a[5] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe12a[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.657 ns                 ;
; 0.867 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe7a[8]  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe8a[8]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.658 ns                 ;
; 0.867 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe7a[8]  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe8a[8]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.658 ns                 ;
; 0.869 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe9a[8]  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rs_dbwp|dffe5a[8]                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.660 ns                 ;
; 1.031 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe7a[4]  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe8a[4]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.822 ns                 ;
; 1.031 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe7a[1]  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe8a[1]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.822 ns                 ;
; 1.031 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe7a[3]  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe8a[3]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.822 ns                 ;
; 1.031 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe7a[0]  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe8a[0]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.822 ns                 ;
; 1.033 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe8a[8]  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe9a[8]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.824 ns                 ;
; 1.033 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe7a[4]  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe8a[4]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.824 ns                 ;
; 1.034 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe8a[8]  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe9a[8]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.825 ns                 ;
; 1.034 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe12a[3] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe13a[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.825 ns                 ;
; 1.034 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe12a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe13a[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.825 ns                 ;
; 1.034 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe12a[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe13a[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.825 ns                 ;
; 1.034 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe12a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe13a[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.825 ns                 ;
; 1.034 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe11a[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe12a[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.825 ns                 ;
; 1.034 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe11a[3] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe12a[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.825 ns                 ;
; 1.034 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe7a[7]  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe8a[7]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.825 ns                 ;
; 1.034 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe7a[7]  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe8a[7]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.825 ns                 ;
; 1.034 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe7a[1]  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe8a[1]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.825 ns                 ;
; 1.034 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe8a[3]  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe9a[3]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.825 ns                 ;
; 1.034 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe7a[2]  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe8a[2]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.825 ns                 ;
; 1.034 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe7a[6]  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe8a[6]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.825 ns                 ;
; 1.034 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe7a[5]  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe8a[5]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.825 ns                 ;
; 1.034 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe7a[2]  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe8a[2]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.825 ns                 ;
; 1.034 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe7a[6]  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe8a[6]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.825 ns                 ;
; 1.034 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe7a[5]  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe8a[5]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.825 ns                 ;
; 1.034 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe11a[0] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe12a[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.825 ns                 ;
; 1.034 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe11a[0] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe12a[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.825 ns                 ;
; 1.036 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe8a[0]  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe9a[0]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.827 ns                 ;
; 1.036 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe8a[4]  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe9a[4]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.827 ns                 ;
; 1.036 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe8a[1]  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe9a[1]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.827 ns                 ;
; 1.036 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe8a[3]  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe9a[3]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.827 ns                 ;
; 1.038 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[15]~1047                                                                                               ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[15]~1047                                                                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.829 ns                 ;
; 1.039 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[15]                                                                                                         ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[15]                                                                                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.830 ns                 ;
; 1.041 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[16]                                                                                                         ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[16]                                                                                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.832 ns                 ;
; 1.041 ns                                ; Sdram_Control_4Port:u6|CMD[1]~698                                                                                                                                   ; Sdram_Control_4Port:u6|CMD[1]~698                                                                                                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.832 ns                 ;
; 1.043 ns                                ; Sdram_Control_4Port:u6|command:command1|BA[0]                                                                                                                       ; Sdram_Control_4Port:u6|BA[0]                                                                                                                                        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.834 ns                 ;
; 1.043 ns                                ; Sdram_Control_4Port:u6|command:command1|rw_shift[0]                                                                                                                 ; Sdram_Control_4Port:u6|command:command1|do_rw                                                                                                                       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.834 ns                 ;
; 1.043 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[4]~1077                                                                                                ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[4]~1077                                                                                                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.834 ns                 ;
; 1.044 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[9]~1044                                                                                                ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[9]~1044                                                                                                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.835 ns                 ;
; 1.044 ns                                ; Sdram_Control_4Port:u6|command:command1|command_delay[6]                                                                                                            ; Sdram_Control_4Port:u6|command:command1|command_delay[5]                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.835 ns                 ;
; 1.045 ns                                ; Sdram_Control_4Port:u6|command:command1|command_delay[4]                                                                                                            ; Sdram_Control_4Port:u6|command:command1|command_delay[3]                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.836 ns                 ;
; 1.046 ns                                ; Sdram_Control_4Port:u6|WR_MASK[0]~179                                                                                                                               ; Sdram_Control_4Port:u6|WR_MASK[0]~180                                                                                                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.837 ns                 ;
; 1.046 ns                                ; Sdram_Control_4Port:u6|command:command1|command_delay[7]                                                                                                            ; Sdram_Control_4Port:u6|command:command1|command_delay[6]                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.837 ns                 ;
; 1.047 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[9]                                                                                                          ; Sdram_Control_4Port:u6|command:command1|SA[1]                                                                                                                       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.838 ns                 ;
; 1.048 ns                                ; Sdram_Control_4Port:u6|command:command1|rw_flag                                                                                                                     ; Sdram_Control_4Port:u6|command:command1|rw_flag                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.839 ns                 ;
; 1.048 ns                                ; Sdram_Control_4Port:u6|mADDR[13]~440                                                                                                                                ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[13]                                                                                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.839 ns                 ;
; 1.048 ns                                ; Sdram_Control_4Port:u6|rWR1_ADDR[17]~1151                                                                                                                           ; Sdram_Control_4Port:u6|rWR1_ADDR[17]~1151                                                                                                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.839 ns                 ;
; 1.049 ns                                ; Sdram_Control_4Port:u6|command:command1|rp_shift[0]                                                                                                                 ; Sdram_Control_4Port:u6|command:command1|rp_done                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.840 ns                 ;
; 1.050 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[18]                                                                                                         ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[18]                                                                                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.841 ns                 ;
; 1.052 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[14]                                                                                                         ; Sdram_Control_4Port:u6|command:command1|SA[6]                                                                                                                       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.843 ns                 ;
; 1.052 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[18]                                                                                                         ; Sdram_Control_4Port:u6|command:command1|SA[10]                                                                                                                      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.843 ns                 ;
; 1.052 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[14]                                                                                                         ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[14]                                                                                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.843 ns                 ;
; 1.053 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|WRITEA                                                                                                            ; Sdram_Control_4Port:u6|command:command1|do_writea                                                                                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.844 ns                 ;
; 1.053 ns                                ; Sdram_Control_4Port:u6|WR_MASK[1]~181                                                                                                                               ; Sdram_Control_4Port:u6|WR_MASK[1]~182                                                                                                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.844 ns                 ;
; 1.054 ns                                ; Sdram_Control_4Port:u6|mWR_DONE~104                                                                                                                                 ; Sdram_Control_4Port:u6|mWR_DONE~104                                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.845 ns                 ;
; 1.055 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[20]                                                                                                         ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[20]                                                                                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.846 ns                 ;
; 1.056 ns                                ; Sdram_Control_4Port:u6|command:command1|rw_flag                                                                                                                     ; Sdram_Control_4Port:u6|command:command1|WE_N                                                                                                                        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.847 ns                 ;
; 1.056 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[22]                                                                                                         ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[22]                                                                                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.847 ns                 ;
; 1.057 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|READA                                                                                                             ; Sdram_Control_4Port:u6|command:command1|do_reada                                                                                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.848 ns                 ;
; 1.057 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[21]                                                                                                         ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[21]                                                                                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.848 ns                 ;
; 1.058 ns                                ; Sdram_Control_4Port:u6|mADDR[9]~432                                                                                                                                 ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[9]                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.849 ns                 ;
; 1.060 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[8]                                                                                                          ; Sdram_Control_4Port:u6|command:command1|SA[0]                                                                                                                       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.851 ns                 ;
; 1.060 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[8]                                                                                                          ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[8]                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.851 ns                 ;
; 1.062 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[21]                                                                                                         ; Sdram_Control_4Port:u6|command:command1|BA[1]                                                                                                                       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.853 ns                 ;
; 1.065 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[10]                                                                                                         ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[10]                                                                                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.856 ns                 ;
; 1.067 ns                                ; Sdram_Control_4Port:u6|rWR1_ADDR[8]~1169                                                                                                                            ; Sdram_Control_4Port:u6|rWR1_ADDR[8]~1169                                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.858 ns                 ;
; 1.068 ns                                ; Sdram_Control_4Port:u6|command:command1|CM_ACK                                                                                                                      ; Sdram_Control_4Port:u6|command:command1|CM_ACK                                                                                                                      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.859 ns                 ;
; 1.068 ns                                ; Sdram_Control_4Port:u6|rWR1_ADDR[8]~1169                                                                                                                            ; Sdram_Control_4Port:u6|mADDR[8]~430                                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.859 ns                 ;
; 1.070 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[10]                                                                                                         ; Sdram_Control_4Port:u6|command:command1|SA[2]                                                                                                                       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.861 ns                 ;
; 1.073 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe9a[7]  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rs_dbwp|dffe5a[7]                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.864 ns                 ;
; 1.077 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[12]                                                                                                         ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[12]                                                                                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.868 ns                 ;
; 1.077 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_ctc:read_state|b_one                                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_ctc:read_state|b_one                                      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.868 ns                 ;
; 1.080 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe13a[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_ws_nbrp|dffe5a[7]                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.871 ns                 ;
; 1.081 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[12]                                                                                                         ; Sdram_Control_4Port:u6|command:command1|SA[4]                                                                                                                       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.872 ns                 ;
; 1.081 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe13a[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_ws_nbrp|dffe5a[6]                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.872 ns                 ;
; 1.084 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe13a[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_ws_nbrp|dffe5a[6]                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.875 ns                 ;
; 1.090 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe9a[7]  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rs_dbwp|dffe5a[7]                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.881 ns                 ;
; 1.092 ns                                ; Sdram_Control_4Port:u6|command:command1|do_load_mode                                                                                                                ; Sdram_Control_4Port:u6|command:command1|do_load_mode                                                                                                                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.883 ns                 ;
; 1.093 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_ctc:read_state|b_one                                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_ctc:read_state|b_non_empty~433                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.884 ns                 ;
; 1.093 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_ctc:read_state|b_one                                      ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_ctc:read_state|b_one                                      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.884 ns                 ;
; 1.095 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe13a[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_ws_nbrp|dffe5a[7]                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.886 ns                 ;
; 1.098 ns                                ; Sdram_Control_4Port:u6|command:command1|do_load_mode                                                                                                                ; Sdram_Control_4Port:u6|command:command1|CAS_N                                                                                                                       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.889 ns                 ;
; 1.098 ns                                ; Sdram_Control_4Port:u6|command:command1|command_delay[1]                                                                                                            ; Sdram_Control_4Port:u6|command:command1|command_delay[0]                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.889 ns                 ;
; 1.102 ns                                ; Sdram_Control_4Port:u6|command:command1|command_done                                                                                                                ; Sdram_Control_4Port:u6|command:command1|rp_shift[0]                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.893 ns                 ;
; 1.102 ns                                ; Sdram_Control_4Port:u6|command:command1|command_delay[2]                                                                                                            ; Sdram_Control_4Port:u6|command:command1|command_delay[1]                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.893 ns                 ;
; 1.108 ns                                ; Sdram_Control_4Port:u6|command:command1|command_done                                                                                                                ; Sdram_Control_4Port:u6|command:command1|rp_shift[1]                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.899 ns                 ;
; 1.111 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|REF_REQ                                                                                                           ; Sdram_Control_4Port:u6|command:command1|REF_ACK                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 0.902 ns                 ;
; 1.223 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[19]                                                                                                         ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[19]                                                                                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.014 ns                 ;
; 1.224 ns                                ; Sdram_Control_4Port:u6|rWR2_ADDR[8]~1795                                                                                                                            ; Sdram_Control_4Port:u6|rWR2_ADDR[8]~1795                                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.015 ns                 ;
; 1.227 ns                                ; Sdram_Control_4Port:u6|command:command1|SA[8]                                                                                                                       ; Sdram_Control_4Port:u6|SA[8]                                                                                                                                        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.018 ns                 ;
; 1.229 ns                                ; Sdram_Control_4Port:u6|command:command1|SA[9]                                                                                                                       ; Sdram_Control_4Port:u6|SA[9]                                                                                                                                        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.020 ns                 ;
; 1.230 ns                                ; Sdram_Control_4Port:u6|command:command1|BA[1]                                                                                                                       ; Sdram_Control_4Port:u6|BA[1]                                                                                                                                        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.021 ns                 ;
; 1.230 ns                                ; Sdram_Control_4Port:u6|command:command1|rp_shift[1]                                                                                                                 ; Sdram_Control_4Port:u6|command:command1|rp_shift[0]                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.021 ns                 ;
; 1.232 ns                                ; Sdram_Control_4Port:u6|mADDR[10]~434                                                                                                                                ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[10]                                                                                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.023 ns                 ;
; 1.235 ns                                ; Sdram_Control_4Port:u6|command:command1|rp_shift[2]                                                                                                                 ; Sdram_Control_4Port:u6|command:command1|rp_shift[1]                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.026 ns                 ;
; 1.235 ns                                ; Sdram_Control_4Port:u6|command:command1|command_delay[3]                                                                                                            ; Sdram_Control_4Port:u6|command:command1|command_delay[2]                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.026 ns                 ;
; 1.236 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|CMD_ACK                                                                                                           ; Sdram_Control_4Port:u6|control_interface:control1|CMD_ACK                                                                                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.027 ns                 ;
; 1.237 ns                                ; Sdram_Control_4Port:u6|WR_MASK[1]~182                                                                                                                               ; Sdram_Control_4Port:u6|WR_MASK[1]~182                                                                                                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.028 ns                 ;
; 1.238 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[11]                                                                                                         ; Sdram_Control_4Port:u6|command:command1|SA[3]                                                                                                                       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.029 ns                 ;
; 1.238 ns                                ; Sdram_Control_4Port:u6|command:command1|command_delay[5]                                                                                                            ; Sdram_Control_4Port:u6|command:command1|command_delay[4]                                                                                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.029 ns                 ;
; 1.241 ns                                ; Sdram_Control_4Port:u6|RD_MASK[1]~118                                                                                                                               ; Sdram_Control_4Port:u6|RD_MASK[1]~118                                                                                                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.032 ns                 ;
; 1.243 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_ctc:read_state|b_non_empty~433                            ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_ctc:read_state|b_non_empty~433                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.034 ns                 ;
; 1.243 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_ctc:read_state|b_non_empty~433                            ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_ctc:read_state|b_one                                      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.034 ns                 ;
; 1.248 ns                                ; Sdram_Control_4Port:u6|IN_REQ~148                                                                                                                                   ; Sdram_Control_4Port:u6|IN_REQ~148                                                                                                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.039 ns                 ;
; 1.249 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe13a[7] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_ws_nbrp|dffe5a[6]                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.040 ns                 ;
; 1.249 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe13a[7] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_ws_nbrp|dffe5a[7]                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.040 ns                 ;
; 1.251 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe9a[6]  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rs_dbwp|dffe5a[6]                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.042 ns                 ;
; 1.262 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe9a[1]  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rs_dbwp|dffe5a[1]                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.053 ns                 ;
; 1.265 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|safe_q[8]                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wrusedw|dffe5a[8]                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.056 ns                 ;
; 1.271 ns                                ; Sdram_Control_4Port:u6|command:command1|do_refresh                                                                                                                  ; Sdram_Control_4Port:u6|command:command1|CM_ACK                                                                                                                      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.062 ns                 ;
; 1.271 ns                                ; Sdram_Control_4Port:u6|command:command1|do_refresh                                                                                                                  ; Sdram_Control_4Port:u6|command:command1|REF_ACK                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.062 ns                 ;
; 1.274 ns                                ; Sdram_Control_4Port:u6|rWR1_ADDR[15]~1155                                                                                                                           ; Sdram_Control_4Port:u6|rWR1_ADDR[15]~1155                                                                                                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.065 ns                 ;
; 1.275 ns                                ; Sdram_Control_4Port:u6|command:command1|rw_shift[1]                                                                                                                 ; Sdram_Control_4Port:u6|command:command1|rw_shift[0]                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.066 ns                 ;
; 1.281 ns                                ; Sdram_Control_4Port:u6|command:command1|REF_ACK                                                                                                                     ; Sdram_Control_4Port:u6|control_interface:control1|REF_REQ                                                                                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.072 ns                 ;
; 1.283 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe9a[6]  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rs_dbwp|dffe5a[6]                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.074 ns                 ;
; 1.287 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe9a[0]  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rs_dbwp|dffe5a[0]                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.078 ns                 ;
; 1.311 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|safe_q[8]                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|safe_q[8]                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.102 ns                 ;
; 1.313 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe13a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_ws_nbrp|dffe5a[0]                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.104 ns                 ;
; 1.314 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|safe_q[4]                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|safe_q[4]                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.105 ns                 ;
; 1.314 ns                                ; Sdram_Control_4Port:u6|rRD1_ADDR[19]                                                                                                                                ; Sdram_Control_4Port:u6|rRD1_ADDR[19]                                                                                                                                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.105 ns                 ;
; 1.315 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|power_modified_counter_values[7]          ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|power_modified_counter_values[7]          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.106 ns                 ;
; 1.315 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|power_modified_counter_values[7]          ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|power_modified_counter_values[7]          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.106 ns                 ;
; 1.315 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[17]                                                                                                         ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[17]                                                                                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.106 ns                 ;
; 1.315 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[7]         ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[7]         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.106 ns                 ;
; 1.321 ns                                ; Sdram_Control_4Port:u6|command:command1|SA[7]                                                                                                                       ; Sdram_Control_4Port:u6|SA[7]                                                                                                                                        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.112 ns                 ;
; 1.323 ns                                ; Sdram_Control_4Port:u6|command:command1|SA[11]                                                                                                                      ; Sdram_Control_4Port:u6|SA[11]                                                                                                                                       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.114 ns                 ;
; 1.323 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|safe_q[8]                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|safe_q[8]                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.114 ns                 ;
; 1.323 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[3]         ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[3]         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.114 ns                 ;
; 1.323 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[7]         ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[7]         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.114 ns                 ;
; 1.323 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|safe_q[4]                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|safe_q[4]                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.114 ns                 ;
; 1.323 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|safe_q[8]                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|safe_q[8]                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.114 ns                 ;
; 1.323 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|safe_q[4]                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|safe_q[4]                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.114 ns                 ;
; 1.325 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[0]~1040                                                                                                ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[9]~1044                                                                                                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.116 ns                 ;
; 1.325 ns                                ; Sdram_Control_4Port:u6|command:command1|command_delay[0]                                                                                                            ; Sdram_Control_4Port:u6|command:command1|rp_shift[3]                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.116 ns                 ;
; 1.326 ns                                ; Sdram_Control_4Port:u6|WR_MASK[0]~180                                                                                                                               ; Sdram_Control_4Port:u6|WR_MASK[0]~180                                                                                                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.117 ns                 ;
; 1.326 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|safe_q[0]                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|safe_q[0]                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.117 ns                 ;
; 1.326 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|safe_q[0]                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|safe_q[0]                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.117 ns                 ;
; 1.326 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|safe_q[0]                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|safe_q[0]                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.117 ns                 ;
; 1.326 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|safe_q[5]                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|safe_q[5]                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.117 ns                 ;
; 1.326 ns                                ; Sdram_Control_4Port:u6|rRD2_ADDR[19]                                                                                                                                ; Sdram_Control_4Port:u6|rRD2_ADDR[19]                                                                                                                                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.117 ns                 ;
; 1.326 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|safe_q[5]                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|safe_q[5]                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.117 ns                 ;
; 1.326 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|safe_q[5]                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|safe_q[5]                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.117 ns                 ;
; 1.327 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|safe_q[8]                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|safe_q[8]                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.118 ns                 ;
; 1.329 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[9]                                                                                                          ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[9]                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.120 ns                 ;
; 1.329 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|safe_q[3]                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|safe_q[3]                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.120 ns                 ;
; 1.329 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|safe_q[3]                                         ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|safe_q[3]                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.120 ns                 ;
; 1.329 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|safe_q[3]                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|safe_q[3]                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.120 ns                 ;
; 1.329 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|timer[12]                                                                                                         ; Sdram_Control_4Port:u6|control_interface:control1|timer[12]                                                                                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.120 ns                 ;
; 1.330 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|safe_q[8]                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wrusedw|dffe5a[8]                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.121 ns                 ;
; 1.330 ns                                ; Sdram_Control_4Port:u6|rRD2_ADDR[15]                                                                                                                                ; Sdram_Control_4Port:u6|rRD2_ADDR[15]                                                                                                                                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.121 ns                 ;
; 1.331 ns                                ; Sdram_Control_4Port:u6|mADDR[11]~436                                                                                                                                ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[11]                                                                                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.122 ns                 ;
; 1.331 ns                                ; Sdram_Control_4Port:u6|rRD2_ADDR[20]                                                                                                                                ; Sdram_Control_4Port:u6|rRD2_ADDR[20]                                                                                                                                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.122 ns                 ;
; 1.331 ns                                ; Sdram_Control_4Port:u6|rRD1_ADDR[15]                                                                                                                                ; Sdram_Control_4Port:u6|rRD1_ADDR[15]                                                                                                                                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.122 ns                 ;
; 1.332 ns                                ; Sdram_Control_4Port:u6|rRD1_ADDR[20]                                                                                                                                ; Sdram_Control_4Port:u6|rRD1_ADDR[20]                                                                                                                                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.123 ns                 ;
; 1.332 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe9a[8]  ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rs_dbwp|dffe5a[6]                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.123 ns                 ;
; 1.333 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|parity                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|parity                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.124 ns                 ;
; 1.334 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_ctc:read_state|b_non_empty~433                            ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_ctc:read_state|b_non_empty~433                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.125 ns                 ;
; 1.334 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[12]~1071                                                                                               ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[12]~1071                                                                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.125 ns                 ;
; 1.335 ns                                ; Sdram_Control_4Port:u6|OUT_VALID                                                                                                                                    ; Sdram_Control_4Port:u6|OUT_VALID                                                                                                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.126 ns                 ;
; 1.335 ns                                ; Sdram_Control_4Port:u6|mADDR[12]~438                                                                                                                                ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[12]                                                                                                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.126 ns                 ;
; 1.336 ns                                ; Sdram_Control_4Port:u6|Write~324                                                                                                                                    ; Sdram_Control_4Port:u6|Write~324                                                                                                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.127 ns                 ;
; 1.336 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[2]         ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[2]         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.127 ns                 ;
; 1.336 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[13]~1053                                                                                               ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[13]~1053                                                                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.127 ns                 ;
; 1.336 ns                                ; Sdram_Control_4Port:u6|rRD1_ADDR[10]                                                                                                                                ; Sdram_Control_4Port:u6|rRD1_ADDR[10]                                                                                                                                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.127 ns                 ;
; 1.336 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|timer[3]                                                                                                          ; Sdram_Control_4Port:u6|control_interface:control1|timer[3]                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.127 ns                 ;
; 1.337 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[14]~1050                                                                                               ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[14]~1050                                                                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.128 ns                 ;
; 1.338 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|power_modified_counter_values[4]          ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|power_modified_counter_values[4]          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.129 ns                 ;
; 1.338 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[22]                                                                                                         ; Sdram_Control_4Port:u6|command:command1|CS_N[0]                                                                                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.129 ns                 ;
; 1.338 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|parity                                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|parity                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.129 ns                 ;
; 1.338 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[4]         ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[4]         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.129 ns                 ;
; 1.338 ns                                ; Sdram_Control_4Port:u6|rRD2_ADDR[10]                                                                                                                                ; Sdram_Control_4Port:u6|rRD2_ADDR[10]                                                                                                                                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.129 ns                 ;
; 1.339 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[4]         ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[4]         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.130 ns                 ;
; 1.339 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[4]~1077                                                                                                ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[6]~1279                                                                                                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.130 ns                 ;
; 1.340 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|power_modified_counter_values[4]          ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|power_modified_counter_values[5]          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; -0.209 ns                  ; 1.131 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                                 ;                                                                                                                                                                     ;                                                                           ;                                                                           ;                            ;                            ;                          ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'JP2[30]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                                 ; To                                                                                                                                                                             ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 0.861 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe11a[5] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe12a[5]           ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 0.652 ns                 ;
; 0.861 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe11a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe12a[4]           ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 0.652 ns                 ;
; 0.861 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe11a[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe12a[1]           ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 0.652 ns                 ;
; 0.861 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe11a[7] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe12a[7]           ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 0.652 ns                 ;
; 0.861 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe11a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe12a[6]           ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 0.652 ns                 ;
; 0.861 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe11a[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe12a[8]           ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 0.652 ns                 ;
; 0.861 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe11a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe12a[2]           ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 0.652 ns                 ;
; 0.861 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe11a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe12a[4]           ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 0.652 ns                 ;
; 0.861 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe11a[3] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe12a[3]           ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 0.652 ns                 ;
; 0.861 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe11a[5] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe12a[5]           ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 0.652 ns                 ;
; 0.861 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe11a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe12a[6]           ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 0.652 ns                 ;
; 0.861 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe11a[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe12a[8]           ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 0.652 ns                 ;
; 0.861 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe11a[7] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe12a[7]           ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 0.652 ns                 ;
; 0.861 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe11a[0] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe12a[0]           ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 0.652 ns                 ;
; 0.861 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe11a[0] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe12a[0]           ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 0.652 ns                 ;
; 0.862 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe11a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe12a[2]           ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 0.653 ns                 ;
; 0.863 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe12a[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe13a[1]           ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 0.654 ns                 ;
; 0.863 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe11a[3] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe12a[3]           ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 0.654 ns                 ;
; 0.863 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe12a[0] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe13a[0]           ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 0.654 ns                 ;
; 0.863 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe12a[3] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe13a[3]           ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 0.654 ns                 ;
; 0.863 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe12a[0] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe13a[0]           ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 0.654 ns                 ;
; 0.863 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe11a[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe12a[1]           ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 0.654 ns                 ;
; 1.034 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe12a[3] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe13a[3]           ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 0.825 ns                 ;
; 1.034 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe12a[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe13a[1]           ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 0.825 ns                 ;
; 1.049 ns                                ; CCD_Capture:u3|X_Cont[10]                                                                                                                                            ; CCD_Capture:u3|X_Cont[10]                                                                                                                                                      ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 0.840 ns                 ;
; 1.069 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe13a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_ws_nbrp|dffe5a[3]                                         ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 0.860 ns                 ;
; 1.071 ns                                ; RAW2RGB:u4|mDATAd_0[8]                                                                                                                                               ; RAW2RGB:u4|mCCD_B[8]                                                                                                                                                           ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 0.862 ns                 ;
; 1.076 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe13a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_ws_nbrp|dffe5a[4]                                         ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 0.867 ns                 ;
; 1.078 ns                                ; RAW2RGB:u4|mDATAd_0[6]                                                                                                                                               ; RAW2RGB:u4|mCCD_R[6]                                                                                                                                                           ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 0.869 ns                 ;
; 1.078 ns                                ; RAW2RGB:u4|mDATAd_0[3]                                                                                                                                               ; RAW2RGB:u4|mCCD_R[3]                                                                                                                                                           ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 0.869 ns                 ;
; 1.158 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe13a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_ws_nbrp|dffe5a[2]                                         ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 0.949 ns                 ;
; 1.236 ns                                ; RAW2RGB:u4|mDATAd_0[1]                                                                                                                                               ; RAW2RGB:u4|mCCD_R[1]                                                                                                                                                           ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.027 ns                 ;
; 1.239 ns                                ; RAW2RGB:u4|mDATAd_0[4]                                                                                                                                               ; RAW2RGB:u4|mCCD_B[4]                                                                                                                                                           ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.030 ns                 ;
; 1.255 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe13a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_ws_nbrp|dffe5a[3]                                         ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.046 ns                 ;
; 1.255 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe13a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_ws_nbrp|dffe5a[4]                                         ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.046 ns                 ;
; 1.281 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe13a[7] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_ws_nbrp|dffe5a[6]                                         ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.072 ns                 ;
; 1.286 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe13a[7] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_ws_nbrp|dffe5a[7]                                         ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.077 ns                 ;
; 1.305 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe13a[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_ws_nbrp|dffe5a[8]                                         ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.096 ns                 ;
; 1.312 ns                                ; RAW2RGB:u4|mDATAd_0[9]                                                                                                                                               ; RAW2RGB:u4|mCCD_R[9]                                                                                                                                                           ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.103 ns                 ;
; 1.313 ns                                ; CCD_Capture:u3|mSTART                                                                                                                                                ; CCD_Capture:u3|mSTART                                                                                                                                                          ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.104 ns                 ;
; 1.314 ns                                ; CCD_Capture:u3|Y_Cont[4]                                                                                                                                             ; CCD_Capture:u3|Y_Cont[4]                                                                                                                                                       ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.105 ns                 ;
; 1.314 ns                                ; CCD_Capture:u3|Frame_Cont[12]                                                                                                                                        ; CCD_Capture:u3|Frame_Cont[12]                                                                                                                                                  ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.105 ns                 ;
; 1.314 ns                                ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|safe_q[10]                                              ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|safe_q[10]                                                        ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.105 ns                 ;
; 1.321 ns                                ; CCD_Capture:u3|Frame_Cont[3]                                                                                                                                         ; CCD_Capture:u3|Frame_Cont[3]                                                                                                                                                   ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.112 ns                 ;
; 1.321 ns                                ; CCD_Capture:u3|Frame_Cont[13]                                                                                                                                        ; CCD_Capture:u3|Frame_Cont[13]                                                                                                                                                  ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.112 ns                 ;
; 1.322 ns                                ; CCD_Capture:u3|Frame_Cont[11]                                                                                                                                        ; CCD_Capture:u3|Frame_Cont[11]                                                                                                                                                  ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.113 ns                 ;
; 1.322 ns                                ; CCD_Capture:u3|Frame_Cont[1]                                                                                                                                         ; CCD_Capture:u3|Frame_Cont[1]                                                                                                                                                   ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.113 ns                 ;
; 1.322 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe13a[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_ws_nbrp|dffe5a[8]                                         ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.113 ns                 ;
; 1.323 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|safe_q[8]                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|safe_q[8]                                                    ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.114 ns                 ;
; 1.323 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|safe_q[4]                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|safe_q[4]                                                    ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.114 ns                 ;
; 1.323 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|safe_q[8]                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|safe_q[8]                                                    ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.114 ns                 ;
; 1.323 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|safe_q[4]                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|safe_q[4]                                                    ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.114 ns                 ;
; 1.324 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|power_modified_counter_values[7]          ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|power_modified_counter_values[7]                    ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.115 ns                 ;
; 1.324 ns                                ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|safe_q[6]                                               ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|safe_q[6]                                                         ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.115 ns                 ;
; 1.325 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|power_modified_counter_values[3]          ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|power_modified_counter_values[4]                    ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.116 ns                 ;
; 1.326 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|safe_q[0]                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|safe_q[0]                                                    ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.117 ns                 ;
; 1.326 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|safe_q[5]                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|safe_q[5]                                                    ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.117 ns                 ;
; 1.326 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|safe_q[0]                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|safe_q[0]                                                    ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.117 ns                 ;
; 1.326 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|safe_q[5]                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|safe_q[5]                                                    ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.117 ns                 ;
; 1.327 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|power_modified_counter_values[4]          ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|power_modified_counter_values[5]                    ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.118 ns                 ;
; 1.328 ns                                ; CCD_Capture:u3|X_Cont[9]                                                                                                                                             ; CCD_Capture:u3|X_Cont[9]                                                                                                                                                       ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.119 ns                 ;
; 1.328 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|parity                                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|parity                                              ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.119 ns                 ;
; 1.328 ns                                ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|safe_q[9]                                               ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|safe_q[9]                                                         ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.119 ns                 ;
; 1.329 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|power_modified_counter_values[2]          ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|power_modified_counter_values[2]                    ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.120 ns                 ;
; 1.329 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|safe_q[3]                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|safe_q[3]                                                    ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.120 ns                 ;
; 1.329 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|safe_q[3]                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|safe_q[3]                                                    ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.120 ns                 ;
; 1.330 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|power_modified_counter_values[7]          ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|power_modified_counter_values[7]                    ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.121 ns                 ;
; 1.331 ns                                ; CCD_Capture:u3|Y_Cont[5]                                                                                                                                             ; CCD_Capture:u3|Y_Cont[5]                                                                                                                                                       ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.122 ns                 ;
; 1.331 ns                                ; CCD_Capture:u3|X_Cont[5]                                                                                                                                             ; CCD_Capture:u3|X_Cont[5]                                                                                                                                                       ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.122 ns                 ;
; 1.332 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|power_modified_counter_values[4]          ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|power_modified_counter_values[5]                    ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.123 ns                 ;
; 1.332 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|parity                                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|parity                                              ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.123 ns                 ;
; 1.333 ns                                ; CCD_Capture:u3|X_Cont[3]                                                                                                                                             ; CCD_Capture:u3|X_Cont[3]                                                                                                                                                       ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.124 ns                 ;
; 1.334 ns                                ; CCD_Capture:u3|Y_Cont[3]                                                                                                                                             ; CCD_Capture:u3|Y_Cont[3]                                                                                                                                                       ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.125 ns                 ;
; 1.335 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|power_modified_counter_values[3]          ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|power_modified_counter_values[3]                    ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.126 ns                 ;
; 1.336 ns                                ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|safe_q[1]                                               ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|safe_q[1]                                                         ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.127 ns                 ;
; 1.337 ns                                ; RAW2RGB:u4|mDATAd_0[7]                                                                                                                                               ; RAW2RGB:u4|mCCD_B[7]                                                                                                                                                           ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.128 ns                 ;
; 1.338 ns                                ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                             ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                                       ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.129 ns                 ;
; 1.338 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|power_modified_counter_values[3]          ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|power_modified_counter_values[4]                    ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.129 ns                 ;
; 1.339 ns                                ; RAW2RGB:u4|mDATAd_0[6]                                                                                                                                               ; RAW2RGB:u4|mCCD_B[6]                                                                                                                                                           ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.130 ns                 ;
; 1.340 ns                                ; CCD_Capture:u3|X_Cont[8]                                                                                                                                             ; CCD_Capture:u3|X_Cont[8]                                                                                                                                                       ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.131 ns                 ;
; 1.340 ns                                ; RAW2RGB:u4|mDATAd_0[3]                                                                                                                                               ; RAW2RGB:u4|mCCD_B[3]                                                                                                                                                           ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.131 ns                 ;
; 1.341 ns                                ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|safe_q[0]                                               ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|safe_q[0]                                                         ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.132 ns                 ;
; 1.341 ns                                ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|safe_q[4]                                               ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|safe_q[4]                                                         ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.132 ns                 ;
; 1.342 ns                                ; CCD_Capture:u3|X_Cont[0]                                                                                                                                             ; CCD_Capture:u3|X_Cont[0]                                                                                                                                                       ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.133 ns                 ;
; 1.342 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|power_modified_counter_values[2]          ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|power_modified_counter_values[2]                    ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.133 ns                 ;
; 1.342 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|power_modified_counter_values[2]          ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|power_modified_counter_values[3]                    ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.133 ns                 ;
; 1.343 ns                                ; RAW2RGB:u4|mDATAd_0[2]                                                                                                                                               ; RAW2RGB:u4|mCCD_B[2]                                                                                                                                                           ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.134 ns                 ;
; 1.345 ns                                ; CCD_Capture:u3|Frame_Cont[6]                                                                                                                                         ; CCD_Capture:u3|Frame_Cont[6]                                                                                                                                                   ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.136 ns                 ;
; 1.346 ns                                ; CCD_Capture:u3|Frame_Cont[2]                                                                                                                                         ; CCD_Capture:u3|Frame_Cont[2]                                                                                                                                                   ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.137 ns                 ;
; 1.351 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe13a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_ws_nbrp|dffe5a[2]                                         ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.142 ns                 ;
; 1.361 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe13a[5] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_ws_nbrp|dffe5a[4]                                         ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.152 ns                 ;
; 1.364 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe13a[5] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_ws_nbrp|dffe5a[3]                                         ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.155 ns                 ;
; 1.434 ns                                ; rCCD_DATA[9]                                                                                                                                                         ; CCD_Capture:u3|mCCD_DATA[9]                                                                                                                                                    ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.270 ns                  ; 1.164 ns                 ;
; 1.448 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe13a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_ws_nbrp|dffe5a[6]                                         ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.239 ns                 ;
; 1.450 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe13a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_ws_nbrp|dffe5a[6]                                         ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.241 ns                 ;
; 1.450 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe13a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_ws_nbrp|dffe5a[2]                                         ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.241 ns                 ;
; 1.470 ns                                ; CCD_Capture:u3|X_Cont[6]                                                                                                                                             ; CCD_Capture:u3|X_Cont[6]                                                                                                                                                       ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.261 ns                 ;
; 1.470 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|power_modified_counter_values[5]          ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|power_modified_counter_values[5]                    ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.261 ns                 ;
; 1.470 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_ws_nbrp|dffe5a[1]                               ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wr_dbuw|dffe5a[1]                                         ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.261 ns                 ;
; 1.472 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe13a[7] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_ws_nbrp|dffe5a[7]                                         ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.263 ns                 ;
; 1.474 ns                                ; CCD_Capture:u3|X_Cont[7]                                                                                                                                             ; CCD_Capture:u3|X_Cont[7]                                                                                                                                                       ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.265 ns                 ;
; 1.475 ns                                ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|safe_q[7]                                               ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|safe_q[7]                                                         ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.266 ns                 ;
; 1.475 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|safe_q[7]                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|safe_q[7]                                                    ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.266 ns                 ;
; 1.475 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|safe_q[7]                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|safe_q[7]                                                    ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.266 ns                 ;
; 1.476 ns                                ; CCD_Capture:u3|Y_Cont[1]                                                                                                                                             ; CCD_Capture:u3|Y_Cont[1]                                                                                                                                                       ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.267 ns                 ;
; 1.476 ns                                ; CCD_Capture:u3|Y_Cont[6]                                                                                                                                             ; CCD_Capture:u3|Y_Cont[6]                                                                                                                                                       ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.267 ns                 ;
; 1.476 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|safe_q[2]                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|safe_q[2]                                                    ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.267 ns                 ;
; 1.476 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|safe_q[1]                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|safe_q[1]                                                    ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.267 ns                 ;
; 1.476 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|safe_q[6]                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|safe_q[6]                                                    ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.267 ns                 ;
; 1.476 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|safe_q[2]                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|safe_q[2]                                                    ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.267 ns                 ;
; 1.476 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|safe_q[1]                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|safe_q[1]                                                    ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.267 ns                 ;
; 1.476 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|safe_q[6]                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|safe_q[6]                                                    ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.267 ns                 ;
; 1.479 ns                                ; CCD_Capture:u3|Frame_Cont[10]                                                                                                                                        ; CCD_Capture:u3|Frame_Cont[10]                                                                                                                                                  ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.270 ns                 ;
; 1.480 ns                                ; CCD_Capture:u3|Y_Cont[7]                                                                                                                                             ; CCD_Capture:u3|Y_Cont[7]                                                                                                                                                       ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.271 ns                 ;
; 1.480 ns                                ; CCD_Capture:u3|Frame_Cont[15]                                                                                                                                        ; CCD_Capture:u3|Frame_Cont[15]                                                                                                                                                  ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.271 ns                 ;
; 1.481 ns                                ; CCD_Capture:u3|Frame_Cont[4]                                                                                                                                         ; CCD_Capture:u3|Frame_Cont[4]                                                                                                                                                   ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.272 ns                 ;
; 1.481 ns                                ; CCD_Capture:u3|Frame_Cont[14]                                                                                                                                        ; CCD_Capture:u3|Frame_Cont[14]                                                                                                                                                  ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.272 ns                 ;
; 1.481 ns                                ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|safe_q[2]                                               ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|safe_q[2]                                                         ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.272 ns                 ;
; 1.482 ns                                ; CCD_Capture:u3|Y_Cont[2]                                                                                                                                             ; CCD_Capture:u3|Y_Cont[2]                                                                                                                                                       ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.273 ns                 ;
; 1.482 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|power_modified_counter_values[5]          ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|power_modified_counter_values[5]                    ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.273 ns                 ;
; 1.482 ns                                ; CCD_Capture:u3|Frame_Cont[9]                                                                                                                                         ; CCD_Capture:u3|Frame_Cont[9]                                                                                                                                                   ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.273 ns                 ;
; 1.484 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|power_modified_counter_values[5]          ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|power_modified_counter_values[6]                    ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.275 ns                 ;
; 1.485 ns                                ; CCD_Capture:u3|Frame_Cont[5]                                                                                                                                         ; CCD_Capture:u3|Frame_Cont[5]                                                                                                                                                   ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.276 ns                 ;
; 1.487 ns                                ; CCD_Capture:u3|Frame_Cont[7]                                                                                                                                         ; CCD_Capture:u3|Frame_Cont[7]                                                                                                                                                   ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.278 ns                 ;
; 1.488 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|power_modified_counter_values[6]          ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|power_modified_counter_values[7]                    ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.279 ns                 ;
; 1.488 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|power_modified_counter_values[8]          ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|power_modified_counter_values[8]                    ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.279 ns                 ;
; 1.492 ns                                ; CCD_Capture:u3|X_Cont[2]                                                                                                                                             ; CCD_Capture:u3|X_Cont[2]                                                                                                                                                       ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.283 ns                 ;
; 1.493 ns                                ; CCD_Capture:u3|Frame_Cont[0]                                                                                                                                         ; CCD_Capture:u3|Frame_Cont[0]                                                                                                                                                   ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.284 ns                 ;
; 1.493 ns                                ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|safe_q[8]                                               ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|safe_q[8]                                                         ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.284 ns                 ;
; 1.494 ns                                ; CCD_Capture:u3|X_Cont[4]                                                                                                                                             ; CCD_Capture:u3|X_Cont[4]                                                                                                                                                       ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.285 ns                 ;
; 1.494 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|power_modified_counter_values[1]          ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|power_modified_counter_values[1]                    ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.285 ns                 ;
; 1.494 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|power_modified_counter_values[8]          ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|power_modified_counter_values[8]                    ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.285 ns                 ;
; 1.495 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|power_modified_counter_values[1]          ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|power_modified_counter_values[2]                    ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.286 ns                 ;
; 1.496 ns                                ; CCD_Capture:u3|X_Cont[1]                                                                                                                                             ; CCD_Capture:u3|X_Cont[1]                                                                                                                                                       ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.287 ns                 ;
; 1.497 ns                                ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                             ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                                       ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.288 ns                 ;
; 1.497 ns                                ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|safe_q[3]                                               ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|safe_q[3]                                                         ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.288 ns                 ;
; 1.497 ns                                ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|safe_q[5]                                               ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|safe_q[5]                                                         ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.288 ns                 ;
; 1.499 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|power_modified_counter_values[1]          ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|power_modified_counter_values[1]                    ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.290 ns                 ;
; 1.499 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|power_modified_counter_values[6]          ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|power_modified_counter_values[6]                    ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.290 ns                 ;
; 1.500 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|power_modified_counter_values[6]          ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|power_modified_counter_values[7]                    ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.291 ns                 ;
; 1.501 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|power_modified_counter_values[1]          ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|power_modified_counter_values[2]                    ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.292 ns                 ;
; 1.509 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|power_modified_counter_values[4]          ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|write_delay_cycle[4]                                                          ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.300 ns                 ;
; 1.521 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe13a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_ws_nbrp|dffe5a[0]                                         ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.312 ns                 ;
; 1.540 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|safe_q[0]                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wr_dbuw|dffe5a[0]                                         ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.331 ns                 ;
; 1.547 ns                                ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|safe_q[1]                                               ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|altsyncram_6av:altsyncram2|ram_block3a15~porta_address_reg1                      ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.149 ns                  ; 1.398 ns                 ;
; 1.551 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|safe_q[4]                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wr_dbuw|dffe5a[4]                                         ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.342 ns                 ;
; 1.557 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|power_modified_counter_values[1]          ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|write_delay_cycle[1]                                                          ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.348 ns                 ;
; 1.558 ns                                ; RAW2RGB:u4|mDATAd_0[9]                                                                                                                                               ; RAW2RGB:u4|mCCD_B[9]                                                                                                                                                           ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.349 ns                 ;
; 1.560 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|safe_q[4]                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wr_dbuw|dffe5a[4]                                         ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.351 ns                 ;
; 1.563 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|power_modified_counter_values[0]          ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|ram_block4a0~porta_address_reg0 ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.149 ns                  ; 1.414 ns                 ;
; 1.565 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|safe_q[5]                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wr_dbuw|dffe5a[5]                                         ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.356 ns                 ;
; 1.565 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|safe_q[5]                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wr_dbuw|dffe5a[5]                                         ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.356 ns                 ;
; 1.573 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|power_modified_counter_values[5]          ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|power_modified_counter_values[6]                    ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.364 ns                 ;
; 1.577 ns                                ; RAW2RGB:u4|mDATAd_0[7]                                                                                                                                               ; RAW2RGB:u4|mCCD_R[7]                                                                                                                                                           ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.368 ns                 ;
; 1.586 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe13a[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_ws_nbrp|dffe5a[6]                                         ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.377 ns                 ;
; 1.589 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe13a[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_ws_nbrp|dffe5a[7]                                         ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.380 ns                 ;
; 1.593 ns                                ; RAW2RGB:u4|mDATAd_0[0]                                                                                                                                               ; RAW2RGB:u4|mCCD_R[0]                                                                                                                                                           ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.384 ns                 ;
; 1.603 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe13a[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_ws_nbrp|dffe5a[6]                                         ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.394 ns                 ;
; 1.605 ns                                ; RAW2RGB:u4|mDATAd_0[5]                                                                                                                                               ; RAW2RGB:u4|mCCD_R[5]                                                                                                                                                           ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.396 ns                 ;
; 1.605 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe13a[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_ws_nbrp|dffe5a[7]                                         ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.396 ns                 ;
; 1.609 ns                                ; rCCD_DATA[7]                                                                                                                                                         ; CCD_Capture:u3|mCCD_DATA[7]                                                                                                                                                    ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.270 ns                  ; 1.339 ns                 ;
; 1.613 ns                                ; rCCD_DATA[4]                                                                                                                                                         ; CCD_Capture:u3|mCCD_DATA[4]                                                                                                                                                    ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.270 ns                  ; 1.343 ns                 ;
; 1.621 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe13a[5] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_ws_nbrp|dffe5a[4]                                         ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.412 ns                 ;
; 1.625 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe13a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_ws_nbrp|dffe5a[0]                                         ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.416 ns                 ;
; 1.629 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe13a[5] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_ws_nbrp|dffe5a[3]                                         ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.420 ns                 ;
; 1.633 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|power_modified_counter_values[0]          ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|power_modified_counter_values[0]                    ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.424 ns                 ;
; 1.633 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|power_modified_counter_values[0]          ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|power_modified_counter_values[1]                    ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.424 ns                 ;
; 1.638 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe12a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe13a[4]           ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.239 ns                  ; 1.399 ns                 ;
; 1.641 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe13a[7] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_ws_nbrp|dffe5a[4]                                         ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.432 ns                 ;
; 1.644 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe13a[7] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_ws_nbrp|dffe5a[3]                                         ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.435 ns                 ;
; 1.649 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe12a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe13a[6]           ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.440 ns                 ;
; 1.661 ns                                ; RAW2RGB:u4|mDATAd_0[2]                                                                                                                                               ; RAW2RGB:u4|mCCD_R[2]                                                                                                                                                           ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.452 ns                 ;
; 1.666 ns                                ; rCCD_DATA[2]                                                                                                                                                         ; CCD_Capture:u3|mCCD_DATA[2]                                                                                                                                                    ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.270 ns                  ; 1.396 ns                 ;
; 1.666 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe12a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe13a[6]           ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.239 ns                  ; 1.427 ns                 ;
; 1.671 ns                                ; RAW2RGB:u4|mDATAd_1[3]                                                                                                                                               ; RAW2RGB:u4|mCCD_R[3]                                                                                                                                                           ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.462 ns                 ;
; 1.672 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|power_modified_counter_values[1]          ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|write_delay_cycle[1]                                                          ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.227 ns                  ; 1.445 ns                 ;
; 1.691 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|safe_q[2]                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wr_dbuw|dffe5a[2]                                         ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.482 ns                 ;
; 1.692 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|safe_q[1]                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wr_dbuw|dffe5a[1]                                         ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.483 ns                 ;
; 1.693 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|safe_q[7]                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wr_dbuw|dffe5a[7]                                         ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.484 ns                 ;
; 1.698 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wr_dbuw|dffe5a[8]                               ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_htc:write_state|b_full                                               ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.489 ns                 ;
; 1.704 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|safe_q[3]                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wr_dbuw|dffe5a[3]                                         ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.495 ns                 ;
; 1.704 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|safe_q[6]                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wr_dbuw|dffe5a[6]                                         ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.495 ns                 ;
; 1.705 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|safe_q[7]                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wr_dbuw|dffe5a[7]                                         ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.496 ns                 ;
; 1.707 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|safe_q[8]                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wr_dbuw|dffe5a[8]                                         ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.498 ns                 ;
; 1.715 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe13a[7] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_ws_nbrp|dffe5a[6]                                         ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.506 ns                 ;
; 1.716 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|safe_q[3]                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wr_dbuw|dffe5a[3]                                         ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.507 ns                 ;
; 1.719 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|safe_q[2]                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wr_dbuw|dffe5a[2]                                         ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.510 ns                 ;
; 1.719 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|safe_q[6]                                          ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wr_dbuw|dffe5a[6]                                         ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.510 ns                 ;
; 1.747 ns                                ; RAW2RGB:u4|mDATAd_0[1]                                                                                                                                               ; RAW2RGB:u4|mCCD_B[1]                                                                                                                                                           ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.538 ns                 ;
; 1.750 ns                                ; RAW2RGB:u4|mDATAd_1[5]                                                                                                                                               ; RAW2RGB:u4|mCCD_G[5]                                                                                                                                                           ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.541 ns                 ;
; 1.783 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|power_modified_counter_values[4]          ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|power_modified_counter_values[4]                    ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.574 ns                 ;
; 1.783 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe12a[7] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe13a[7]           ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.574 ns                 ;
; 1.799 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wr_dbuw|dffe5a[3]                               ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_htc:write_state|b_full                                               ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.590 ns                 ;
; 1.799 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_ws_nbrp|dffe5a[8]                               ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wr_dbuw|dffe5a[8]                                         ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.590 ns                 ;
; 1.810 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe12a[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe13a[8]           ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.239 ns                  ; 1.571 ns                 ;
; 1.813 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe13a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_ws_nbrp|dffe5a[0]                                         ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.604 ns                 ;
; 1.816 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|power_modified_counter_values[0]          ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|write_delay_cycle[0]                                                          ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.607 ns                 ;
; 1.826 ns                                ; RAW2RGB:u4|mDATAd_1[6]                                                                                                                                               ; RAW2RGB:u4|mCCD_R[6]                                                                                                                                                           ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.617 ns                 ;
; 1.852 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|power_modified_counter_values[5]          ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|write_delay_cycle[5]                                                          ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.238 ns                  ; 1.614 ns                 ;
; 1.869 ns                                ; RAW2RGB:u4|mDATAd_0[0]                                                                                                                                               ; RAW2RGB:u4|mCCD_B[0]                                                                                                                                                           ; JP2[30]    ; JP2[30]  ; 0.000 ns                   ; -0.209 ns                  ; 1.660 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                                  ;                                                                                                                                                                                ;            ;          ;                            ;                            ;                          ;
+-----------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'OSC_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                              ; To                                                                                                                                                                ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 0.861 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe7a[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe8a[1] ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 0.652 ns                 ;
; 0.862 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe8a[0] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe9a[0] ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 0.653 ns                 ;
; 0.862 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe7a[3] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe8a[3] ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 0.653 ns                 ;
; 0.862 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe8a[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe9a[1] ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 0.653 ns                 ;
; 0.863 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe7a[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe8a[1] ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 0.654 ns                 ;
; 0.863 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe7a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe8a[6] ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 0.654 ns                 ;
; 0.863 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe7a[7] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe8a[7] ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 0.654 ns                 ;
; 0.863 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe7a[5] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe8a[5] ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 0.654 ns                 ;
; 0.863 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe7a[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe8a[8] ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 0.654 ns                 ;
; 0.867 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe7a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe8a[4] ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 0.658 ns                 ;
; 0.868 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe8a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe9a[4] ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 0.659 ns                 ;
; 0.886 ns                                ; VGA_Controller:u1|oCoord_X[1]                                                                                                                                     ; VGA_DATA_REQ:u0|Pre_ADDR[1]                                                                                                                                       ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 0.677 ns                 ;
; 1.031 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe7a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe8a[4] ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 0.822 ns                 ;
; 1.031 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe7a[3] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe8a[3] ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 0.822 ns                 ;
; 1.032 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe8a[3] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe9a[3] ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 0.823 ns                 ;
; 1.032 ns                                ; I2C_CCD_Config:u7|mI2C_DATA[11]                                                                                                                                   ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[11]                                                                                                                        ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 0.823 ns                 ;
; 1.032 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe7a[0] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe8a[0] ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 0.823 ns                 ;
; 1.033 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe8a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe9a[4] ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 0.824 ns                 ;
; 1.034 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe8a[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe9a[1] ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 0.825 ns                 ;
; 1.034 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe7a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe8a[2] ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 0.825 ns                 ;
; 1.034 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe7a[5] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe8a[5] ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 0.825 ns                 ;
; 1.034 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe7a[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe8a[8] ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 0.825 ns                 ;
; 1.034 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe8a[0] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe9a[0] ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 0.825 ns                 ;
; 1.034 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe7a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe8a[2] ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 0.825 ns                 ;
; 1.034 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe7a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe8a[6] ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 0.825 ns                 ;
; 1.034 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe7a[7] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe8a[7] ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 0.825 ns                 ;
; 1.034 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe7a[0] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe8a[0] ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 0.825 ns                 ;
; 1.036 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe8a[3] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe9a[3] ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 0.827 ns                 ;
; 1.041 ns                                ; SEG7_Driver:u8|mSCAN_CLK                                                                                                                                          ; SEG7_Driver:u8|mSCAN_CLK                                                                                                                                          ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 0.832 ns                 ;
; 1.044 ns                                ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                                     ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                                     ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 0.835 ns                 ;
; 1.045 ns                                ; SEG7_Driver:u8|Cont_DIV[31]                                                                                                                                       ; SEG7_Driver:u8|Cont_DIV[31]                                                                                                                                       ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 0.836 ns                 ;
; 1.048 ns                                ; I2C_CCD_Config:u7|LUT_INDEX[5]                                                                                                                                    ; I2C_CCD_Config:u7|LUT_INDEX[5]                                                                                                                                    ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 0.839 ns                 ;
; 1.049 ns                                ; I2C_CCD_Config:u7|mI2C_CTRL_CLK                                                                                                                                   ; I2C_CCD_Config:u7|mI2C_CTRL_CLK                                                                                                                                   ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 0.840 ns                 ;
; 1.050 ns                                ; I2C_CCD_Config:u7|I2C_Controller:u0|END                                                                                                                           ; I2C_CCD_Config:u7|mSetup_ST.0010                                                                                                                                  ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 0.841 ns                 ;
; 1.051 ns                                ; VGA_Controller:u1|oCoord_X[3]                                                                                                                                     ; VGA_DATA_REQ:u0|Pre_ADDR[3]                                                                                                                                       ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 0.842 ns                 ;
; 1.052 ns                                ; I2C_CCD_Config:u7|mI2C_GO                                                                                                                                         ; I2C_CCD_Config:u7|mI2C_GO                                                                                                                                         ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 0.843 ns                 ;
; 1.053 ns                                ; Reset_Delay:u2|Cont[21]                                                                                                                                           ; Reset_Delay:u2|Cont[21]                                                                                                                                           ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 0.844 ns                 ;
; 1.054 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe9a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rs_dbwp|dffe5a[6]                             ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 0.845 ns                 ;
; 1.057 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe9a[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rs_dbwp|dffe5a[6]                             ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 0.848 ns                 ;
; 1.065 ns                                ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]~reg0                                                                                                            ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]~reg0                                                                                                            ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 0.856 ns                 ;
; 1.067 ns                                ; I2C_CCD_Config:u7|mSetup_ST.0001                                                                                                                                  ; I2C_CCD_Config:u7|mSetup_ST.0000                                                                                                                                  ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 0.858 ns                 ;
; 1.078 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe9a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rs_dbwp|dffe5a[2]                             ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 0.869 ns                 ;
; 1.084 ns                                ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK2                                                                                                                          ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK2                                                                                                                          ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 0.875 ns                 ;
; 1.086 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_ctc:read_state|b_one                                     ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_ctc:read_state|b_one                                     ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 0.877 ns                 ;
; 1.089 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_ctc:read_state|b_one                                     ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_ctc:read_state|b_non_empty                               ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 0.880 ns                 ;
; 1.103 ns                                ; I2C_CCD_Config:u7|mI2C_DATA[5]                                                                                                                                    ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[5]                                                                                                                         ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 0.894 ns                 ;
; 1.122 ns                                ; VGA_Controller:u1|oCoord_X[5]                                                                                                                                     ; VGA_DATA_REQ:u0|Pre_ADDR[5]                                                                                                                                       ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 0.913 ns                 ;
; 1.175 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe9a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rs_dbwp|dffe5a[2]                             ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 0.966 ns                 ;
; 1.223 ns                                ; CCD_MCLK                                                                                                                                                          ; CCD_MCLK                                                                                                                                                          ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.014 ns                 ;
; 1.226 ns                                ; I2C_CCD_Config:u7|mSetup_ST.0000                                                                                                                                  ; I2C_CCD_Config:u7|mSetup_ST.0001                                                                                                                                  ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.017 ns                 ;
; 1.228 ns                                ; Reset_Delay:u2|oRST_1                                                                                                                                             ; Reset_Delay:u2|oRST_1                                                                                                                                             ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.019 ns                 ;
; 1.230 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_ctc:read_state|b_non_empty                               ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_ctc:read_state|b_non_empty                               ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.021 ns                 ;
; 1.237 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe9a[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rs_dbwp|dffe5a[6]                             ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.028 ns                 ;
; 1.239 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe9a[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rs_dbwp|dffe5a[6]                             ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.030 ns                 ;
; 1.248 ns                                ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK1                                                                                                                          ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK1                                                                                                                          ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.039 ns                 ;
; 1.249 ns                                ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK3                                                                                                                          ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK3                                                                                                                          ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.040 ns                 ;
; 1.267 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|safe_q[8]                                        ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|safe_q[8]                                        ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.058 ns                 ;
; 1.281 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_ctc:read_state|b_one                                     ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_ctc:read_state|b_non_empty                               ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.072 ns                 ;
; 1.282 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|safe_q[8]                                        ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdbuw|dffe5a[8]                               ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.073 ns                 ;
; 1.312 ns                                ; Reset_Delay:u2|Cont[1]                                                                                                                                            ; Reset_Delay:u2|Cont[1]                                                                                                                                            ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.103 ns                 ;
; 1.314 ns                                ; Reset_Delay:u2|Cont[20]                                                                                                                                           ; Reset_Delay:u2|Cont[20]                                                                                                                                           ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.105 ns                 ;
; 1.314 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|safe_q[4]                                        ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|safe_q[4]                                        ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.105 ns                 ;
; 1.315 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[7]        ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[7]        ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.106 ns                 ;
; 1.318 ns                                ; SEG7_Driver:u8|Cont_DIV[1]                                                                                                                                        ; SEG7_Driver:u8|Cont_DIV[1]                                                                                                                                        ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.109 ns                 ;
; 1.321 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[4]        ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[5]        ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.112 ns                 ;
; 1.321 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|safe_q[5]                                        ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|safe_q[5]                                        ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.112 ns                 ;
; 1.321 ns                                ; I2C_CCD_Config:u7|mI2C_CLK_DIV[12]                                                                                                                                ; I2C_CCD_Config:u7|mI2C_CLK_DIV[12]                                                                                                                                ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.112 ns                 ;
; 1.322 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[2]        ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[2]        ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.113 ns                 ;
; 1.322 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|safe_q[3]                                        ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|safe_q[3]                                        ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.113 ns                 ;
; 1.323 ns                                ; VGA_Controller:u1|V_Cont[4]                                                                                                                                       ; VGA_Controller:u1|V_Cont[4]                                                                                                                                       ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.114 ns                 ;
; 1.323 ns                                ; VGA_Controller:u1|V_Cont[8]                                                                                                                                       ; VGA_Controller:u1|V_Cont[8]                                                                                                                                       ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.114 ns                 ;
; 1.323 ns                                ; VGA_DATA_REQ:u0|Pre_ADDR[8]                                                                                                                                       ; VGA_DATA_REQ:u0|REQ                                                                                                                                               ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.114 ns                 ;
; 1.323 ns                                ; Reset_Delay:u2|Cont[0]                                                                                                                                            ; Reset_Delay:u2|Cont[0]                                                                                                                                            ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.114 ns                 ;
; 1.323 ns                                ; Reset_Delay:u2|Cont[4]                                                                                                                                            ; Reset_Delay:u2|Cont[4]                                                                                                                                            ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.114 ns                 ;
; 1.323 ns                                ; Reset_Delay:u2|Cont[10]                                                                                                                                           ; Reset_Delay:u2|Cont[10]                                                                                                                                           ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.114 ns                 ;
; 1.323 ns                                ; Reset_Delay:u2|Cont[14]                                                                                                                                           ; Reset_Delay:u2|Cont[14]                                                                                                                                           ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.114 ns                 ;
; 1.323 ns                                ; SEG7_Driver:u8|Cont_DIV[14]                                                                                                                                       ; SEG7_Driver:u8|Cont_DIV[14]                                                                                                                                       ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.114 ns                 ;
; 1.323 ns                                ; SEG7_Driver:u8|Cont_DIV[10]                                                                                                                                       ; SEG7_Driver:u8|Cont_DIV[10]                                                                                                                                       ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.114 ns                 ;
; 1.323 ns                                ; SEG7_Driver:u8|Cont_DIV[20]                                                                                                                                       ; SEG7_Driver:u8|Cont_DIV[20]                                                                                                                                       ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.114 ns                 ;
; 1.323 ns                                ; SEG7_Driver:u8|Cont_DIV[24]                                                                                                                                       ; SEG7_Driver:u8|Cont_DIV[24]                                                                                                                                       ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.114 ns                 ;
; 1.323 ns                                ; SEG7_Driver:u8|Cont_DIV[30]                                                                                                                                       ; SEG7_Driver:u8|Cont_DIV[30]                                                                                                                                       ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.114 ns                 ;
; 1.323 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|safe_q[4]                                        ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|safe_q[4]                                        ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.114 ns                 ;
; 1.323 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|safe_q[8]                                        ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|safe_q[8]                                        ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.114 ns                 ;
; 1.324 ns                                ; Reset_Delay:u2|oRST_0                                                                                                                                             ; Reset_Delay:u2|oRST_0                                                                                                                                             ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.115 ns                 ;
; 1.326 ns                                ; VGA_Controller:u1|H_Cont[5]                                                                                                                                       ; VGA_Controller:u1|H_Cont[5]                                                                                                                                       ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.117 ns                 ;
; 1.326 ns                                ; VGA_Controller:u1|H_Cont[0]                                                                                                                                       ; VGA_Controller:u1|H_Cont[0]                                                                                                                                       ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.117 ns                 ;
; 1.326 ns                                ; VGA_Controller:u1|V_Cont[5]                                                                                                                                       ; VGA_Controller:u1|V_Cont[5]                                                                                                                                       ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.117 ns                 ;
; 1.326 ns                                ; VGA_Controller:u1|V_Cont[0]                                                                                                                                       ; VGA_Controller:u1|V_Cont[0]                                                                                                                                       ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.117 ns                 ;
; 1.326 ns                                ; Reset_Delay:u2|Cont[6]                                                                                                                                            ; Reset_Delay:u2|Cont[6]                                                                                                                                            ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.117 ns                 ;
; 1.326 ns                                ; Reset_Delay:u2|Cont[11]                                                                                                                                           ; Reset_Delay:u2|Cont[11]                                                                                                                                           ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.117 ns                 ;
; 1.326 ns                                ; SEG7_Driver:u8|Cont_DIV[16]                                                                                                                                       ; SEG7_Driver:u8|Cont_DIV[16]                                                                                                                                       ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.117 ns                 ;
; 1.326 ns                                ; SEG7_Driver:u8|Cont_DIV[11]                                                                                                                                       ; SEG7_Driver:u8|Cont_DIV[11]                                                                                                                                       ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.117 ns                 ;
; 1.326 ns                                ; SEG7_Driver:u8|Cont_DIV[21]                                                                                                                                       ; SEG7_Driver:u8|Cont_DIV[21]                                                                                                                                       ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.117 ns                 ;
; 1.326 ns                                ; SEG7_Driver:u8|Cont_DIV[26]                                                                                                                                       ; SEG7_Driver:u8|Cont_DIV[26]                                                                                                                                       ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.117 ns                 ;
; 1.326 ns                                ; SEG7_Driver:u8|Cont_DIV[6]                                                                                                                                        ; SEG7_Driver:u8|Cont_DIV[6]                                                                                                                                        ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.117 ns                 ;
; 1.326 ns                                ; I2C_CCD_Config:u7|I2C_Controller:u0|END                                                                                                                           ; I2C_CCD_Config:u7|I2C_Controller:u0|END                                                                                                                           ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.117 ns                 ;
; 1.326 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|safe_q[0]                                        ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|safe_q[0]                                        ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.117 ns                 ;
; 1.326 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|safe_q[5]                                        ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|safe_q[5]                                        ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.117 ns                 ;
; 1.327 ns                                ; SEG7_Driver:u8|Cont_DIV[29]                                                                                                                                       ; SEG7_Driver:u8|Cont_DIV[29]                                                                                                                                       ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.118 ns                 ;
; 1.328 ns                                ; VGA_Controller:u1|H_Cont[4]                                                                                                                                       ; VGA_Controller:u1|H_Cont[4]                                                                                                                                       ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.119 ns                 ;
; 1.328 ns                                ; VGA_Controller:u1|H_Cont[8]                                                                                                                                       ; VGA_Controller:u1|H_Cont[8]                                                                                                                                       ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.119 ns                 ;
; 1.329 ns                                ; VGA_Controller:u1|H_Cont[3]                                                                                                                                       ; VGA_Controller:u1|H_Cont[3]                                                                                                                                       ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.120 ns                 ;
; 1.329 ns                                ; VGA_Controller:u1|V_Cont[3]                                                                                                                                       ; VGA_Controller:u1|V_Cont[3]                                                                                                                                       ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.120 ns                 ;
; 1.329 ns                                ; Reset_Delay:u2|Cont[9]                                                                                                                                            ; Reset_Delay:u2|Cont[9]                                                                                                                                            ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.120 ns                 ;
; 1.329 ns                                ; SEG7_Driver:u8|Cont_DIV[19]                                                                                                                                       ; SEG7_Driver:u8|Cont_DIV[19]                                                                                                                                       ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.120 ns                 ;
; 1.329 ns                                ; SEG7_Driver:u8|Cont_DIV[9]                                                                                                                                        ; SEG7_Driver:u8|Cont_DIV[9]                                                                                                                                        ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.120 ns                 ;
; 1.329 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|safe_q[3]                                        ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|safe_q[3]                                        ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.120 ns                 ;
; 1.329 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe9a[7] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rs_dbwp|dffe5a[6]                             ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.120 ns                 ;
; 1.330 ns                                ; SEG7_Driver:u8|Cont_DIV[0]                                                                                                                                        ; SEG7_Driver:u8|Cont_DIV[0]                                                                                                                                        ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.121 ns                 ;
; 1.330 ns                                ; I2C_CCD_Config:u7|mI2C_CLK_DIV[6]                                                                                                                                 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[6]                                                                                                                                 ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.121 ns                 ;
; 1.331 ns                                ; Reset_Delay:u2|oRST_2                                                                                                                                             ; Reset_Delay:u2|oRST_2                                                                                                                                             ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.122 ns                 ;
; 1.332 ns                                ; I2C_CCD_Config:u7|mI2C_CLK_DIV[1]                                                                                                                                 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[1]                                                                                                                                 ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.123 ns                 ;
; 1.334 ns                                ; I2C_CCD_Config:u7|mI2C_CLK_DIV[13]                                                                                                                                ; I2C_CCD_Config:u7|mI2C_CLK_DIV[13]                                                                                                                                ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.125 ns                 ;
; 1.335 ns                                ; I2C_CCD_Config:u7|mI2C_CLK_DIV[3]                                                                                                                                 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[3]                                                                                                                                 ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.126 ns                 ;
; 1.336 ns                                ; SEG7_Driver:u8|Cont_DIV[4]                                                                                                                                        ; SEG7_Driver:u8|Cont_DIV[4]                                                                                                                                        ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.127 ns                 ;
; 1.336 ns                                ; I2C_CCD_Config:u7|mI2C_CLK_DIV[2]                                                                                                                                 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[2]                                                                                                                                 ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.127 ns                 ;
; 1.338 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|parity                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|parity                                  ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.129 ns                 ;
; 1.341 ns                                ; I2C_CCD_Config:u7|mI2C_CLK_DIV[8]                                                                                                                                 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[8]                                                                                                                                 ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.132 ns                 ;
; 1.342 ns                                ; Reset_Delay:u2|Cont[16]                                                                                                                                           ; Reset_Delay:u2|Cont[16]                                                                                                                                           ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.133 ns                 ;
; 1.343 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[4]        ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[4]        ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.134 ns                 ;
; 1.343 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[7]        ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[7]        ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.134 ns                 ;
; 1.343 ns                                ; I2C_CCD_Config:u7|mSetup_ST.0001                                                                                                                                  ; I2C_CCD_Config:u7|mSetup_ST.0001                                                                                                                                  ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.134 ns                 ;
; 1.344 ns                                ; Reset_Delay:u2|Cont[19]                                                                                                                                           ; Reset_Delay:u2|Cont[19]                                                                                                                                           ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.135 ns                 ;
; 1.345 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[4]        ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[5]        ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.136 ns                 ;
; 1.346 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_ctc:read_state|b_non_empty                               ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_ctc:read_state|b_non_empty                               ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.137 ns                 ;
; 1.346 ns                                ; I2C_CCD_Config:u7|mI2C_CLK_DIV[11]                                                                                                                                ; I2C_CCD_Config:u7|mI2C_CLK_DIV[11]                                                                                                                                ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.137 ns                 ;
; 1.348 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[2]        ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[2]        ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.139 ns                 ;
; 1.348 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[2]        ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[3]        ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.139 ns                 ;
; 1.348 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[3]        ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[3]        ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.139 ns                 ;
; 1.348 ns                                ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]~reg0                                                                                                            ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]~reg0                                                                                                            ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.139 ns                 ;
; 1.349 ns                                ; I2C_CCD_Config:u7|mSetup_ST.0001                                                                                                                                  ; I2C_CCD_Config:u7|mI2C_GO                                                                                                                                         ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.140 ns                 ;
; 1.350 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[3]        ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[4]        ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.141 ns                 ;
; 1.350 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_ctc:read_state|b_non_empty                               ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_ctc:read_state|b_one                                     ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.141 ns                 ;
; 1.350 ns                                ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~reg0                                                                                                                      ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~reg0                                                                                                                      ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.141 ns                 ;
; 1.350 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe9a[7] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rs_dbwp|dffe5a[6]                             ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.141 ns                 ;
; 1.356 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe9a[5] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rs_dbwp|dffe5a[4]                             ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.147 ns                 ;
; 1.357 ns                                ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]~reg0                                                                                                            ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]~reg0                                                                                                            ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.148 ns                 ;
; 1.362 ns                                ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]~reg0                                                                                                            ; I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]~reg0                                                                                                            ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.153 ns                 ;
; 1.368 ns                                ; I2C_CCD_Config:u7|LUT_INDEX[3]                                                                                                                                    ; I2C_CCD_Config:u7|LUT_INDEX[3]                                                                                                                                    ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.159 ns                 ;
; 1.376 ns                                ; I2C_CCD_Config:u7|LUT_INDEX[4]                                                                                                                                    ; I2C_CCD_Config:u7|LUT_INDEX[4]                                                                                                                                    ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.167 ns                 ;
; 1.384 ns                                ; I2C_CCD_Config:u7|LUT_INDEX[2]                                                                                                                                    ; I2C_CCD_Config:u7|LUT_INDEX[2]                                                                                                                                    ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.175 ns                 ;
; 1.385 ns                                ; SEG7_Driver:u8|mSCAN[0]                                                                                                                                           ; SEG7_Driver:u8|mSCAN[0]                                                                                                                                           ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.176 ns                 ;
; 1.397 ns                                ; SEG7_Driver:u8|mSCAN[0]                                                                                                                                           ; SEG7_Driver:u8|mSCAN[1]                                                                                                                                           ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.188 ns                 ;
; 1.429 ns                                ; I2C_CCD_Config:u7|LUT_INDEX[0]                                                                                                                                    ; I2C_CCD_Config:u7|mI2C_DATA[6]                                                                                                                                    ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.220 ns                 ;
; 1.470 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[5]        ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[5]        ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.261 ns                 ;
; 1.470 ns                                ; Reset_Delay:u2|Cont[2]                                                                                                                                            ; Reset_Delay:u2|Cont[2]                                                                                                                                            ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.261 ns                 ;
; 1.470 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rs_dbwp|dffe5a[1]                             ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdbuw|dffe5a[1]                               ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.261 ns                 ;
; 1.474 ns                                ; I2C_CCD_Config:u7|I2C_Controller:u0|SCLK                                                                                                                          ; I2C_CCD_Config:u7|I2C_Controller:u0|SCLK                                                                                                                          ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.265 ns                 ;
; 1.475 ns                                ; Reset_Delay:u2|Cont[3]                                                                                                                                            ; Reset_Delay:u2|Cont[3]                                                                                                                                            ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.266 ns                 ;
; 1.475 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|safe_q[7]                                        ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|safe_q[7]                                        ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.266 ns                 ;
; 1.476 ns                                ; VGA_Controller:u1|H_Cont[6]                                                                                                                                       ; VGA_Controller:u1|H_Cont[6]                                                                                                                                       ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.267 ns                 ;
; 1.476 ns                                ; VGA_Controller:u1|H_Cont[1]                                                                                                                                       ; VGA_Controller:u1|H_Cont[1]                                                                                                                                       ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.267 ns                 ;
; 1.476 ns                                ; VGA_Controller:u1|V_Cont[6]                                                                                                                                       ; VGA_Controller:u1|V_Cont[6]                                                                                                                                       ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.267 ns                 ;
; 1.476 ns                                ; VGA_Controller:u1|V_Cont[1]                                                                                                                                       ; VGA_Controller:u1|V_Cont[1]                                                                                                                                       ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.267 ns                 ;
; 1.476 ns                                ; Reset_Delay:u2|Cont[5]                                                                                                                                            ; Reset_Delay:u2|Cont[5]                                                                                                                                            ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.267 ns                 ;
; 1.476 ns                                ; Reset_Delay:u2|Cont[7]                                                                                                                                            ; Reset_Delay:u2|Cont[7]                                                                                                                                            ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.267 ns                 ;
; 1.476 ns                                ; Reset_Delay:u2|Cont[12]                                                                                                                                           ; Reset_Delay:u2|Cont[12]                                                                                                                                           ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.267 ns                 ;
; 1.476 ns                                ; SEG7_Driver:u8|Cont_DIV[17]                                                                                                                                       ; SEG7_Driver:u8|Cont_DIV[17]                                                                                                                                       ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.267 ns                 ;
; 1.476 ns                                ; SEG7_Driver:u8|Cont_DIV[12]                                                                                                                                       ; SEG7_Driver:u8|Cont_DIV[12]                                                                                                                                       ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.267 ns                 ;
; 1.476 ns                                ; SEG7_Driver:u8|Cont_DIV[22]                                                                                                                                       ; SEG7_Driver:u8|Cont_DIV[22]                                                                                                                                       ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.267 ns                 ;
; 1.476 ns                                ; SEG7_Driver:u8|Cont_DIV[7]                                                                                                                                        ; SEG7_Driver:u8|Cont_DIV[7]                                                                                                                                        ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.267 ns                 ;
; 1.476 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|safe_q[2]                                        ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|safe_q[2]                                        ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.267 ns                 ;
; 1.476 ns                                ; I2C_CCD_Config:u7|mI2C_CLK_DIV[9]                                                                                                                                 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[9]                                                                                                                                 ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.267 ns                 ;
; 1.476 ns                                ; I2C_CCD_Config:u7|mI2C_CLK_DIV[14]                                                                                                                                ; I2C_CCD_Config:u7|mI2C_CLK_DIV[14]                                                                                                                                ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.267 ns                 ;
; 1.478 ns                                ; SEG7_Driver:u8|Cont_DIV[28]                                                                                                                                       ; SEG7_Driver:u8|Cont_DIV[28]                                                                                                                                       ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.269 ns                 ;
; 1.480 ns                                ; VGA_Controller:u1|H_Cont[2]                                                                                                                                       ; VGA_Controller:u1|H_Cont[2]                                                                                                                                       ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.271 ns                 ;
; 1.480 ns                                ; VGA_Controller:u1|V_Cont[2]                                                                                                                                       ; VGA_Controller:u1|V_Cont[2]                                                                                                                                       ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.271 ns                 ;
; 1.480 ns                                ; Reset_Delay:u2|Cont[8]                                                                                                                                            ; Reset_Delay:u2|Cont[8]                                                                                                                                            ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.271 ns                 ;
; 1.480 ns                                ; SEG7_Driver:u8|Cont_DIV[18]                                                                                                                                       ; SEG7_Driver:u8|Cont_DIV[18]                                                                                                                                       ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.271 ns                 ;
; 1.480 ns                                ; SEG7_Driver:u8|Cont_DIV[8]                                                                                                                                        ; SEG7_Driver:u8|Cont_DIV[8]                                                                                                                                        ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.271 ns                 ;
; 1.480 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_ctc:read_state|b_one                                     ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_ctc:read_state|b_one                                     ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.271 ns                 ;
; 1.480 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe9a[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rs_dbwp|dffe5a[4]                             ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.271 ns                 ;
; 1.481 ns                                ; VGA_Controller:u1|H_Cont[7]                                                                                                                                       ; VGA_Controller:u1|H_Cont[7]                                                                                                                                       ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.272 ns                 ;
; 1.481 ns                                ; VGA_Controller:u1|V_Cont[7]                                                                                                                                       ; VGA_Controller:u1|V_Cont[7]                                                                                                                                       ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.272 ns                 ;
; 1.481 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[0]        ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[0]        ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.272 ns                 ;
; 1.481 ns                                ; Reset_Delay:u2|Cont[18]                                                                                                                                           ; Reset_Delay:u2|Cont[18]                                                                                                                                           ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.272 ns                 ;
; 1.481 ns                                ; Reset_Delay:u2|Cont[13]                                                                                                                                           ; Reset_Delay:u2|Cont[13]                                                                                                                                           ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.272 ns                 ;
; 1.481 ns                                ; SEG7_Driver:u8|Cont_DIV[13]                                                                                                                                       ; SEG7_Driver:u8|Cont_DIV[13]                                                                                                                                       ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.272 ns                 ;
; 1.481 ns                                ; SEG7_Driver:u8|Cont_DIV[23]                                                                                                                                       ; SEG7_Driver:u8|Cont_DIV[23]                                                                                                                                       ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.272 ns                 ;
; 1.481 ns                                ; SEG7_Driver:u8|Cont_DIV[27]                                                                                                                                       ; SEG7_Driver:u8|Cont_DIV[27]                                                                                                                                       ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.272 ns                 ;
; 1.481 ns                                ; I2C_CCD_Config:u7|mI2C_CLK_DIV[10]                                                                                                                                ; I2C_CCD_Config:u7|mI2C_CLK_DIV[10]                                                                                                                                ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.272 ns                 ;
; 1.481 ns                                ; I2C_CCD_Config:u7|mI2C_CLK_DIV[4]                                                                                                                                 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[4]                                                                                                                                 ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.272 ns                 ;
; 1.482 ns                                ; VGA_Controller:u1|V_Cont[9]                                                                                                                                       ; VGA_Controller:u1|V_Cont[9]                                                                                                                                       ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.273 ns                 ;
; 1.482 ns                                ; VGA_Controller:u1|H_Cont[9]                                                                                                                                       ; VGA_Controller:u1|H_Cont[9]                                                                                                                                       ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.273 ns                 ;
; 1.482 ns                                ; Reset_Delay:u2|Cont[15]                                                                                                                                           ; Reset_Delay:u2|Cont[15]                                                                                                                                           ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.273 ns                 ;
; 1.482 ns                                ; SEG7_Driver:u8|Cont_DIV[15]                                                                                                                                       ; SEG7_Driver:u8|Cont_DIV[15]                                                                                                                                       ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.273 ns                 ;
; 1.482 ns                                ; SEG7_Driver:u8|Cont_DIV[25]                                                                                                                                       ; SEG7_Driver:u8|Cont_DIV[25]                                                                                                                                       ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.273 ns                 ;
; 1.482 ns                                ; SEG7_Driver:u8|Cont_DIV[2]                                                                                                                                        ; SEG7_Driver:u8|Cont_DIV[2]                                                                                                                                        ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.273 ns                 ;
; 1.482 ns                                ; I2C_CCD_Config:u7|mI2C_CLK_DIV[15]                                                                                                                                ; I2C_CCD_Config:u7|mI2C_CLK_DIV[15]                                                                                                                                ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.273 ns                 ;
; 1.486 ns                                ; Reset_Delay:u2|Cont[17]                                                                                                                                           ; Reset_Delay:u2|Cont[17]                                                                                                                                           ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.277 ns                 ;
; 1.486 ns                                ; I2C_CCD_Config:u7|mI2C_CLK_DIV[0]                                                                                                                                 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[0]                                                                                                                                 ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.277 ns                 ;
; 1.487 ns                                ; I2C_CCD_Config:u7|mI2C_CLK_DIV[7]                                                                                                                                 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[7]                                                                                                                                 ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.278 ns                 ;
; 1.488 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[5]        ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[5]        ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.279 ns                 ;
; 1.488 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[6]        ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[7]        ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.279 ns                 ;
; 1.488 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[8]        ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[8]        ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.279 ns                 ;
; 1.489 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[5]        ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[6]        ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.280 ns                 ;
; 1.492 ns                                ; SEG7_Driver:u8|Cont_DIV[3]                                                                                                                                        ; SEG7_Driver:u8|Cont_DIV[3]                                                                                                                                        ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.283 ns                 ;
; 1.492 ns                                ; I2C_CCD_Config:u7|mI2C_CLK_DIV[5]                                                                                                                                 ; I2C_CCD_Config:u7|mI2C_CLK_DIV[5]                                                                                                                                 ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.283 ns                 ;
; 1.493 ns                                ; SEG7_Driver:u8|Cont_DIV[5]                                                                                                                                        ; SEG7_Driver:u8|Cont_DIV[5]                                                                                                                                        ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.284 ns                 ;
; 1.493 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe8a[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe9a[2] ; OSC_50     ; OSC_50   ; 0.000 ns                   ; -0.209 ns                  ; 1.284 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                               ;                                                                                                                                                                   ;            ;          ;                            ;                            ;                          ;
+-----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------+
; tsu                                                                                                     ;
+-------+--------------+------------+-------------+--------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From        ; To                                         ; To Clock ;
+-------+--------------+------------+-------------+--------------------------------------------+----------+
; N/A   ; None         ; 7.544 ns   ; SD_DATA[9]  ; Sdram_Control_4Port:u6|mDATAOUT[9]         ; OSC_50   ;
; N/A   ; None         ; 7.289 ns   ; SD_DATA[11] ; Sdram_Control_4Port:u6|mDATAOUT[11]        ; OSC_50   ;
; N/A   ; None         ; 7.229 ns   ; SD_DATA[8]  ; Sdram_Control_4Port:u6|mDATAOUT[8]         ; OSC_50   ;
; N/A   ; None         ; 7.040 ns   ; SD_DATA[6]  ; Sdram_Control_4Port:u6|mDATAOUT[6]         ; OSC_50   ;
; N/A   ; None         ; 6.894 ns   ; SD_DATA[13] ; Sdram_Control_4Port:u6|mDATAOUT[13]        ; OSC_50   ;
; N/A   ; None         ; 6.891 ns   ; SD_DATA[14] ; Sdram_Control_4Port:u6|mDATAOUT[14]        ; OSC_50   ;
; N/A   ; None         ; 6.891 ns   ; SD_DATA[12] ; Sdram_Control_4Port:u6|mDATAOUT[12]        ; OSC_50   ;
; N/A   ; None         ; 6.790 ns   ; SD_DATA[7]  ; Sdram_Control_4Port:u6|mDATAOUT[7]         ; OSC_50   ;
; N/A   ; None         ; 3.452 ns   ; KEY[1]      ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[11] ; OSC_50   ;
; N/A   ; None         ; 3.442 ns   ; KEY[1]      ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[6]  ; OSC_50   ;
; N/A   ; None         ; 3.442 ns   ; KEY[1]      ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[5]  ; OSC_50   ;
; N/A   ; None         ; 3.323 ns   ; KEY[1]      ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[3]  ; OSC_50   ;
; N/A   ; None         ; 3.240 ns   ; KEY[1]      ; I2C_CCD_Config:u7|mI2C_DATA[15]            ; OSC_50   ;
; N/A   ; None         ; 3.222 ns   ; KEY[1]      ; I2C_CCD_Config:u7|mI2C_DATA[0]             ; OSC_50   ;
; N/A   ; None         ; 2.974 ns   ; KEY[1]      ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[10] ; OSC_50   ;
; N/A   ; None         ; 2.974 ns   ; KEY[1]      ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[4]  ; OSC_50   ;
; N/A   ; None         ; 2.889 ns   ; JP2[11]     ; I2C_CCD_Config:u7|mI2C_DATA[3]             ; OSC_50   ;
; N/A   ; None         ; 2.857 ns   ; JP2[12]     ; I2C_CCD_Config:u7|mI2C_DATA[4]             ; OSC_50   ;
; N/A   ; None         ; 2.738 ns   ; KEY[1]      ; I2C_CCD_Config:u7|mI2C_DATA[9]             ; OSC_50   ;
; N/A   ; None         ; 2.738 ns   ; KEY[1]      ; I2C_CCD_Config:u7|mI2C_DATA[1]             ; OSC_50   ;
; N/A   ; None         ; 2.738 ns   ; KEY[1]      ; I2C_CCD_Config:u7|mI2C_DATA[7]             ; OSC_50   ;
; N/A   ; None         ; 2.738 ns   ; KEY[1]      ; I2C_CCD_Config:u7|mI2C_DATA[11]            ; OSC_50   ;
; N/A   ; None         ; 2.738 ns   ; KEY[1]      ; I2C_CCD_Config:u7|mI2C_DATA[10]            ; OSC_50   ;
; N/A   ; None         ; 2.738 ns   ; KEY[1]      ; I2C_CCD_Config:u7|mI2C_DATA[3]             ; OSC_50   ;
; N/A   ; None         ; 2.738 ns   ; KEY[1]      ; I2C_CCD_Config:u7|mI2C_DATA[4]             ; OSC_50   ;
; N/A   ; None         ; 2.738 ns   ; KEY[1]      ; I2C_CCD_Config:u7|mI2C_DATA[5]             ; OSC_50   ;
; N/A   ; None         ; 2.699 ns   ; JP2[10]     ; I2C_CCD_Config:u7|mI2C_DATA[2]             ; OSC_50   ;
; N/A   ; None         ; 2.618 ns   ; KEY[1]      ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[9]  ; OSC_50   ;
; N/A   ; None         ; 2.618 ns   ; KEY[1]      ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[8]  ; OSC_50   ;
; N/A   ; None         ; 2.618 ns   ; KEY[1]      ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[1]  ; OSC_50   ;
; N/A   ; None         ; 2.618 ns   ; KEY[1]      ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[2]  ; OSC_50   ;
; N/A   ; None         ; 2.618 ns   ; KEY[1]      ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[7]  ; OSC_50   ;
; N/A   ; None         ; 2.618 ns   ; KEY[1]      ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[0]  ; OSC_50   ;
; N/A   ; None         ; 2.618 ns   ; KEY[1]      ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[13] ; OSC_50   ;
; N/A   ; None         ; 2.618 ns   ; KEY[1]      ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[15] ; OSC_50   ;
; N/A   ; None         ; 2.425 ns   ; KEY[1]      ; I2C_CCD_Config:u7|mI2C_DATA[8]             ; OSC_50   ;
; N/A   ; None         ; 2.425 ns   ; KEY[1]      ; I2C_CCD_Config:u7|mI2C_DATA[2]             ; OSC_50   ;
; N/A   ; None         ; 2.425 ns   ; KEY[1]      ; I2C_CCD_Config:u7|mI2C_DATA[6]             ; OSC_50   ;
; N/A   ; None         ; 2.425 ns   ; KEY[1]      ; I2C_CCD_Config:u7|mI2C_DATA[13]            ; OSC_50   ;
; N/A   ; None         ; 2.403 ns   ; JP2[9]      ; I2C_CCD_Config:u7|mI2C_DATA[1]             ; OSC_50   ;
; N/A   ; None         ; 1.947 ns   ; KEY[3]      ; CCD_Capture:u3|mSTART                      ; JP2[30]  ;
; N/A   ; None         ; 1.532 ns   ; KEY[2]      ; CCD_Capture:u3|mSTART                      ; JP2[30]  ;
; N/A   ; None         ; 1.055 ns   ; JP2[35]     ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK1   ; OSC_50   ;
; N/A   ; None         ; 0.774 ns   ; JP2[35]     ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK2   ; OSC_50   ;
; N/A   ; None         ; -0.223 ns  ; JP2[35]     ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK3   ; OSC_50   ;
; N/A   ; None         ; -1.289 ns  ; JP2[29]     ; rCCD_DATA[9]                               ; JP2[30]  ;
; N/A   ; None         ; -1.289 ns  ; JP2[28]     ; rCCD_DATA[8]                               ; JP2[30]  ;
; N/A   ; None         ; -1.289 ns  ; JP2[27]     ; rCCD_DATA[7]                               ; JP2[30]  ;
; N/A   ; None         ; -1.289 ns  ; JP2[26]     ; rCCD_DATA[6]                               ; JP2[30]  ;
; N/A   ; None         ; -1.289 ns  ; JP2[24]     ; rCCD_DATA[5]                               ; JP2[30]  ;
; N/A   ; None         ; -1.289 ns  ; JP2[22]     ; rCCD_DATA[4]                               ; JP2[30]  ;
; N/A   ; None         ; -1.289 ns  ; JP2[23]     ; rCCD_DATA[3]                               ; JP2[30]  ;
; N/A   ; None         ; -1.289 ns  ; JP2[25]     ; rCCD_DATA[2]                               ; JP2[30]  ;
; N/A   ; None         ; -1.289 ns  ; JP2[21]     ; rCCD_DATA[1]                               ; JP2[30]  ;
; N/A   ; None         ; -1.289 ns  ; JP2[20]     ; rCCD_DATA[0]                               ; JP2[30]  ;
; N/A   ; None         ; -1.289 ns  ; JP2[32]     ; rCCD_LVAL                                  ; JP2[30]  ;
; N/A   ; None         ; -1.289 ns  ; JP2[33]     ; rCCD_FVAL                                  ; JP2[30]  ;
+-------+--------------+------------+-------------+--------------------------------------------+----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                              ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------+----------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                        ; To       ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------+----------+------------+
; N/A                                     ; None                                                ; 19.964 ns  ; VGA_Controller:u1|V_Cont[8] ; RED[3]   ; OSC_50     ;
; N/A                                     ; None                                                ; 19.516 ns  ; VGA_Controller:u1|H_Cont[1] ; RED[3]   ; OSC_50     ;
; N/A                                     ; None                                                ; 19.515 ns  ; VGA_Controller:u1|V_Cont[1] ; RED[3]   ; OSC_50     ;
; N/A                                     ; None                                                ; 19.452 ns  ; VGA_Controller:u1|V_Cont[8] ; RED[2]   ; OSC_50     ;
; N/A                                     ; None                                                ; 19.413 ns  ; VGA_Controller:u1|V_Cont[3] ; RED[3]   ; OSC_50     ;
; N/A                                     ; None                                                ; 19.330 ns  ; VGA_Controller:u1|V_Cont[8] ; RED[1]   ; OSC_50     ;
; N/A                                     ; None                                                ; 19.300 ns  ; VGA_Controller:u1|H_Cont[3] ; RED[3]   ; OSC_50     ;
; N/A                                     ; None                                                ; 19.260 ns  ; VGA_Controller:u1|V_Cont[7] ; RED[3]   ; OSC_50     ;
; N/A                                     ; None                                                ; 19.216 ns  ; VGA_Controller:u1|V_Cont[8] ; GREEN[2] ; OSC_50     ;
; N/A                                     ; None                                                ; 19.211 ns  ; VGA_Controller:u1|H_Cont[5] ; RED[3]   ; OSC_50     ;
; N/A                                     ; None                                                ; 19.208 ns  ; VGA_Controller:u1|H_Cont[2] ; RED[3]   ; OSC_50     ;
; N/A                                     ; None                                                ; 19.205 ns  ; VGA_Controller:u1|V_Cont[2] ; RED[3]   ; OSC_50     ;
; N/A                                     ; None                                                ; 19.171 ns  ; VGA_Controller:u1|V_Cont[8] ; RED[0]   ; OSC_50     ;
; N/A                                     ; None                                                ; 19.110 ns  ; VGA_Controller:u1|V_Cont[8] ; GREEN[0] ; OSC_50     ;
; N/A                                     ; None                                                ; 19.101 ns  ; VGA_Controller:u1|V_Cont[8] ; GREEN[1] ; OSC_50     ;
; N/A                                     ; None                                                ; 19.095 ns  ; VGA_Controller:u1|V_Cont[6] ; RED[3]   ; OSC_50     ;
; N/A                                     ; None                                                ; 19.075 ns  ; VGA_Controller:u1|H_Cont[4] ; RED[3]   ; OSC_50     ;
; N/A                                     ; None                                                ; 19.056 ns  ; VGA_Controller:u1|V_Cont[8] ; GREEN[3] ; OSC_50     ;
; N/A                                     ; None                                                ; 19.032 ns  ; VGA_Controller:u1|H_Cont[0] ; RED[3]   ; OSC_50     ;
; N/A                                     ; None                                                ; 19.003 ns  ; VGA_Controller:u1|H_Cont[1] ; RED[2]   ; OSC_50     ;
; N/A                                     ; None                                                ; 19.003 ns  ; VGA_Controller:u1|V_Cont[1] ; RED[2]   ; OSC_50     ;
; N/A                                     ; None                                                ; 18.949 ns  ; VGA_Controller:u1|H_Cont[6] ; RED[3]   ; OSC_50     ;
; N/A                                     ; None                                                ; 18.901 ns  ; VGA_Controller:u1|V_Cont[3] ; RED[2]   ; OSC_50     ;
; N/A                                     ; None                                                ; 18.881 ns  ; VGA_Controller:u1|V_Cont[8] ; BLUE[3]  ; OSC_50     ;
; N/A                                     ; None                                                ; 18.881 ns  ; VGA_Controller:u1|V_Cont[1] ; RED[1]   ; OSC_50     ;
; N/A                                     ; None                                                ; 18.880 ns  ; VGA_Controller:u1|H_Cont[1] ; RED[1]   ; OSC_50     ;
; N/A                                     ; None                                                ; 18.787 ns  ; VGA_Controller:u1|H_Cont[3] ; RED[2]   ; OSC_50     ;
; N/A                                     ; None                                                ; 18.779 ns  ; VGA_Controller:u1|V_Cont[3] ; RED[1]   ; OSC_50     ;
; N/A                                     ; None                                                ; 18.767 ns  ; VGA_Controller:u1|V_Cont[1] ; GREEN[2] ; OSC_50     ;
; N/A                                     ; None                                                ; 18.753 ns  ; VGA_Controller:u1|H_Cont[1] ; GREEN[2] ; OSC_50     ;
; N/A                                     ; None                                                ; 18.750 ns  ; VGA_Controller:u1|V_Cont[8] ; BLUE[0]  ; OSC_50     ;
; N/A                                     ; None                                                ; 18.748 ns  ; VGA_Controller:u1|V_Cont[7] ; RED[2]   ; OSC_50     ;
; N/A                                     ; None                                                ; 18.722 ns  ; VGA_Controller:u1|V_Cont[1] ; RED[0]   ; OSC_50     ;
; N/A                                     ; None                                                ; 18.721 ns  ; VGA_Controller:u1|H_Cont[1] ; RED[0]   ; OSC_50     ;
; N/A                                     ; None                                                ; 18.698 ns  ; VGA_Controller:u1|H_Cont[5] ; RED[2]   ; OSC_50     ;
; N/A                                     ; None                                                ; 18.695 ns  ; VGA_Controller:u1|H_Cont[2] ; RED[2]   ; OSC_50     ;
; N/A                                     ; None                                                ; 18.693 ns  ; VGA_Controller:u1|V_Cont[2] ; RED[2]   ; OSC_50     ;
; N/A                                     ; None                                                ; 18.665 ns  ; VGA_Controller:u1|V_Cont[3] ; GREEN[2] ; OSC_50     ;
; N/A                                     ; None                                                ; 18.664 ns  ; VGA_Controller:u1|H_Cont[3] ; RED[1]   ; OSC_50     ;
; N/A                                     ; None                                                ; 18.661 ns  ; VGA_Controller:u1|H_Cont[1] ; GREEN[0] ; OSC_50     ;
; N/A                                     ; None                                                ; 18.661 ns  ; VGA_Controller:u1|V_Cont[1] ; GREEN[0] ; OSC_50     ;
; N/A                                     ; None                                                ; 18.652 ns  ; VGA_Controller:u1|V_Cont[1] ; GREEN[1] ; OSC_50     ;
; N/A                                     ; None                                                ; 18.638 ns  ; VGA_Controller:u1|H_Cont[1] ; GREEN[1] ; OSC_50     ;
; N/A                                     ; None                                                ; 18.626 ns  ; VGA_Controller:u1|V_Cont[7] ; RED[1]   ; OSC_50     ;
; N/A                                     ; None                                                ; 18.620 ns  ; VGA_Controller:u1|V_Cont[3] ; RED[0]   ; OSC_50     ;
; N/A                                     ; None                                                ; 18.607 ns  ; VGA_Controller:u1|V_Cont[1] ; GREEN[3] ; OSC_50     ;
; N/A                                     ; None                                                ; 18.594 ns  ; VGA_Controller:u1|H_Cont[1] ; GREEN[3] ; OSC_50     ;
; N/A                                     ; None                                                ; 18.583 ns  ; VGA_Controller:u1|V_Cont[6] ; RED[2]   ; OSC_50     ;
; N/A                                     ; None                                                ; 18.575 ns  ; VGA_Controller:u1|H_Cont[5] ; RED[1]   ; OSC_50     ;
; N/A                                     ; None                                                ; 18.572 ns  ; VGA_Controller:u1|H_Cont[2] ; RED[1]   ; OSC_50     ;
; N/A                                     ; None                                                ; 18.571 ns  ; VGA_Controller:u1|V_Cont[2] ; RED[1]   ; OSC_50     ;
; N/A                                     ; None                                                ; 18.562 ns  ; VGA_Controller:u1|H_Cont[4] ; RED[2]   ; OSC_50     ;
; N/A                                     ; None                                                ; 18.559 ns  ; VGA_Controller:u1|V_Cont[3] ; GREEN[0] ; OSC_50     ;
; N/A                                     ; None                                                ; 18.550 ns  ; VGA_Controller:u1|V_Cont[3] ; GREEN[1] ; OSC_50     ;
; N/A                                     ; None                                                ; 18.537 ns  ; VGA_Controller:u1|H_Cont[3] ; GREEN[2] ; OSC_50     ;
; N/A                                     ; None                                                ; 18.519 ns  ; VGA_Controller:u1|H_Cont[0] ; RED[2]   ; OSC_50     ;
; N/A                                     ; None                                                ; 18.518 ns  ; VGA_Controller:u1|V_Cont[8] ; BLUE[2]  ; OSC_50     ;
; N/A                                     ; None                                                ; 18.512 ns  ; VGA_Controller:u1|V_Cont[7] ; GREEN[2] ; OSC_50     ;
; N/A                                     ; None                                                ; 18.505 ns  ; VGA_Controller:u1|V_Cont[3] ; GREEN[3] ; OSC_50     ;
; N/A                                     ; None                                                ; 18.505 ns  ; VGA_Controller:u1|H_Cont[3] ; RED[0]   ; OSC_50     ;
; N/A                                     ; None                                                ; 18.501 ns  ; VGA_Controller:u1|V_Cont[8] ; BLUE[1]  ; OSC_50     ;
; N/A                                     ; None                                                ; 18.467 ns  ; VGA_Controller:u1|V_Cont[7] ; RED[0]   ; OSC_50     ;
; N/A                                     ; None                                                ; 18.461 ns  ; VGA_Controller:u1|V_Cont[6] ; RED[1]   ; OSC_50     ;
; N/A                                     ; None                                                ; 18.457 ns  ; VGA_Controller:u1|V_Cont[2] ; GREEN[2] ; OSC_50     ;
; N/A                                     ; None                                                ; 18.448 ns  ; VGA_Controller:u1|H_Cont[5] ; GREEN[2] ; OSC_50     ;
; N/A                                     ; None                                                ; 18.445 ns  ; VGA_Controller:u1|H_Cont[2] ; GREEN[2] ; OSC_50     ;
; N/A                                     ; None                                                ; 18.445 ns  ; VGA_Controller:u1|H_Cont[3] ; GREEN[0] ; OSC_50     ;
; N/A                                     ; None                                                ; 18.439 ns  ; VGA_Controller:u1|H_Cont[4] ; RED[1]   ; OSC_50     ;
; N/A                                     ; None                                                ; 18.436 ns  ; VGA_Controller:u1|H_Cont[6] ; RED[2]   ; OSC_50     ;
; N/A                                     ; None                                                ; 18.432 ns  ; VGA_Controller:u1|V_Cont[1] ; BLUE[3]  ; OSC_50     ;
; N/A                                     ; None                                                ; 18.426 ns  ; VGA_Controller:u1|H_Cont[1] ; BLUE[3]  ; OSC_50     ;
; N/A                                     ; None                                                ; 18.422 ns  ; VGA_Controller:u1|H_Cont[3] ; GREEN[1] ; OSC_50     ;
; N/A                                     ; None                                                ; 18.416 ns  ; VGA_Controller:u1|H_Cont[5] ; RED[0]   ; OSC_50     ;
; N/A                                     ; None                                                ; 18.413 ns  ; VGA_Controller:u1|H_Cont[2] ; RED[0]   ; OSC_50     ;
; N/A                                     ; None                                                ; 18.412 ns  ; VGA_Controller:u1|V_Cont[2] ; RED[0]   ; OSC_50     ;
; N/A                                     ; None                                                ; 18.406 ns  ; VGA_Controller:u1|V_Cont[7] ; GREEN[0] ; OSC_50     ;
; N/A                                     ; None                                                ; 18.397 ns  ; VGA_Controller:u1|V_Cont[7] ; GREEN[1] ; OSC_50     ;
; N/A                                     ; None                                                ; 18.396 ns  ; VGA_Controller:u1|H_Cont[0] ; RED[1]   ; OSC_50     ;
; N/A                                     ; None                                                ; 18.378 ns  ; VGA_Controller:u1|H_Cont[3] ; GREEN[3] ; OSC_50     ;
; N/A                                     ; None                                                ; 18.366 ns  ; VGA_Controller:u1|V_Cont[5] ; RED[3]   ; OSC_50     ;
; N/A                                     ; None                                                ; 18.356 ns  ; VGA_Controller:u1|H_Cont[5] ; GREEN[0] ; OSC_50     ;
; N/A                                     ; None                                                ; 18.353 ns  ; VGA_Controller:u1|H_Cont[2] ; GREEN[0] ; OSC_50     ;
; N/A                                     ; None                                                ; 18.352 ns  ; VGA_Controller:u1|V_Cont[7] ; GREEN[3] ; OSC_50     ;
; N/A                                     ; None                                                ; 18.351 ns  ; VGA_Controller:u1|V_Cont[2] ; GREEN[0] ; OSC_50     ;
; N/A                                     ; None                                                ; 18.347 ns  ; VGA_Controller:u1|V_Cont[6] ; GREEN[2] ; OSC_50     ;
; N/A                                     ; None                                                ; 18.342 ns  ; VGA_Controller:u1|V_Cont[2] ; GREEN[1] ; OSC_50     ;
; N/A                                     ; None                                                ; 18.333 ns  ; VGA_Controller:u1|H_Cont[5] ; GREEN[1] ; OSC_50     ;
; N/A                                     ; None                                                ; 18.330 ns  ; VGA_Controller:u1|V_Cont[3] ; BLUE[3]  ; OSC_50     ;
; N/A                                     ; None                                                ; 18.330 ns  ; VGA_Controller:u1|H_Cont[2] ; GREEN[1] ; OSC_50     ;
; N/A                                     ; None                                                ; 18.313 ns  ; VGA_Controller:u1|H_Cont[6] ; RED[1]   ; OSC_50     ;
; N/A                                     ; None                                                ; 18.312 ns  ; VGA_Controller:u1|H_Cont[4] ; GREEN[2] ; OSC_50     ;
; N/A                                     ; None                                                ; 18.302 ns  ; VGA_Controller:u1|V_Cont[6] ; RED[0]   ; OSC_50     ;
; N/A                                     ; None                                                ; 18.301 ns  ; VGA_Controller:u1|V_Cont[1] ; BLUE[0]  ; OSC_50     ;
; N/A                                     ; None                                                ; 18.300 ns  ; VGA_Controller:u1|H_Cont[1] ; BLUE[0]  ; OSC_50     ;
; N/A                                     ; None                                                ; 18.297 ns  ; VGA_Controller:u1|H_Cont[1] ; BLUE[2]  ; OSC_50     ;
; N/A                                     ; None                                                ; 18.297 ns  ; VGA_Controller:u1|V_Cont[2] ; GREEN[3] ; OSC_50     ;
; N/A                                     ; None                                                ; 18.289 ns  ; VGA_Controller:u1|H_Cont[5] ; GREEN[3] ; OSC_50     ;
; N/A                                     ; None                                                ; 18.286 ns  ; VGA_Controller:u1|H_Cont[2] ; GREEN[3] ; OSC_50     ;
; N/A                                     ; None                                                ; 18.284 ns  ; VGA_Controller:u1|H_Cont[1] ; BLUE[1]  ; OSC_50     ;
; N/A                                     ; None                                                ; 18.280 ns  ; VGA_Controller:u1|H_Cont[4] ; RED[0]   ; OSC_50     ;
; N/A                                     ; None                                                ; 18.269 ns  ; VGA_Controller:u1|H_Cont[0] ; GREEN[2] ; OSC_50     ;
; N/A                                     ; None                                                ; 18.241 ns  ; VGA_Controller:u1|V_Cont[6] ; GREEN[0] ; OSC_50     ;
; N/A                                     ; None                                                ; 18.237 ns  ; VGA_Controller:u1|H_Cont[0] ; RED[0]   ; OSC_50     ;
; N/A                                     ; None                                                ; 18.232 ns  ; VGA_Controller:u1|V_Cont[6] ; GREEN[1] ; OSC_50     ;
; N/A                                     ; None                                                ; 18.220 ns  ; VGA_Controller:u1|H_Cont[4] ; GREEN[0] ; OSC_50     ;
; N/A                                     ; None                                                ; 18.210 ns  ; VGA_Controller:u1|H_Cont[3] ; BLUE[3]  ; OSC_50     ;
; N/A                                     ; None                                                ; 18.199 ns  ; VGA_Controller:u1|V_Cont[3] ; BLUE[0]  ; OSC_50     ;
; N/A                                     ; None                                                ; 18.197 ns  ; VGA_Controller:u1|H_Cont[4] ; GREEN[1] ; OSC_50     ;
; N/A                                     ; None                                                ; 18.193 ns  ; VGA_Controller:u1|V_Cont[4] ; RED[3]   ; OSC_50     ;
; N/A                                     ; None                                                ; 18.187 ns  ; VGA_Controller:u1|V_Cont[6] ; GREEN[3] ; OSC_50     ;
; N/A                                     ; None                                                ; 18.186 ns  ; VGA_Controller:u1|H_Cont[6] ; GREEN[2] ; OSC_50     ;
; N/A                                     ; None                                                ; 18.177 ns  ; VGA_Controller:u1|V_Cont[7] ; BLUE[3]  ; OSC_50     ;
; N/A                                     ; None                                                ; 18.177 ns  ; VGA_Controller:u1|H_Cont[0] ; GREEN[0] ; OSC_50     ;
; N/A                                     ; None                                                ; 18.154 ns  ; VGA_Controller:u1|H_Cont[0] ; GREEN[1] ; OSC_50     ;
; N/A                                     ; None                                                ; 18.154 ns  ; VGA_Controller:u1|H_Cont[6] ; RED[0]   ; OSC_50     ;
; N/A                                     ; None                                                ; 18.153 ns  ; VGA_Controller:u1|H_Cont[4] ; GREEN[3] ; OSC_50     ;
; N/A                                     ; None                                                ; 18.139 ns  ; VGA_Controller:u1|H_Cont[8] ; RED[3]   ; OSC_50     ;
; N/A                                     ; None                                                ; 18.122 ns  ; VGA_Controller:u1|V_Cont[2] ; BLUE[3]  ; OSC_50     ;
; N/A                                     ; None                                                ; 18.121 ns  ; VGA_Controller:u1|H_Cont[5] ; BLUE[3]  ; OSC_50     ;
; N/A                                     ; None                                                ; 18.118 ns  ; VGA_Controller:u1|H_Cont[2] ; BLUE[3]  ; OSC_50     ;
; N/A                                     ; None                                                ; 18.110 ns  ; VGA_Controller:u1|H_Cont[0] ; GREEN[3] ; OSC_50     ;
; N/A                                     ; None                                                ; 18.094 ns  ; VGA_Controller:u1|H_Cont[6] ; GREEN[0] ; OSC_50     ;
; N/A                                     ; None                                                ; 18.084 ns  ; VGA_Controller:u1|H_Cont[3] ; BLUE[0]  ; OSC_50     ;
; N/A                                     ; None                                                ; 18.081 ns  ; VGA_Controller:u1|H_Cont[3] ; BLUE[2]  ; OSC_50     ;
; N/A                                     ; None                                                ; 18.071 ns  ; VGA_Controller:u1|H_Cont[6] ; GREEN[1] ; OSC_50     ;
; N/A                                     ; None                                                ; 18.069 ns  ; VGA_Controller:u1|V_Cont[1] ; BLUE[2]  ; OSC_50     ;
; N/A                                     ; None                                                ; 18.068 ns  ; VGA_Controller:u1|H_Cont[3] ; BLUE[1]  ; OSC_50     ;
; N/A                                     ; None                                                ; 18.052 ns  ; VGA_Controller:u1|V_Cont[1] ; BLUE[1]  ; OSC_50     ;
; N/A                                     ; None                                                ; 18.046 ns  ; VGA_Controller:u1|V_Cont[7] ; BLUE[0]  ; OSC_50     ;
; N/A                                     ; None                                                ; 18.027 ns  ; VGA_Controller:u1|H_Cont[6] ; GREEN[3] ; OSC_50     ;
; N/A                                     ; None                                                ; 18.012 ns  ; VGA_Controller:u1|V_Cont[6] ; BLUE[3]  ; OSC_50     ;
; N/A                                     ; None                                                ; 18.010 ns  ; VGA_Controller:u1|H_Cont[7] ; RED[3]   ; OSC_50     ;
; N/A                                     ; None                                                ; 17.995 ns  ; VGA_Controller:u1|H_Cont[5] ; BLUE[0]  ; OSC_50     ;
; N/A                                     ; None                                                ; 17.992 ns  ; VGA_Controller:u1|H_Cont[5] ; BLUE[2]  ; OSC_50     ;
; N/A                                     ; None                                                ; 17.992 ns  ; VGA_Controller:u1|H_Cont[2] ; BLUE[0]  ; OSC_50     ;
; N/A                                     ; None                                                ; 17.991 ns  ; VGA_Controller:u1|V_Cont[2] ; BLUE[0]  ; OSC_50     ;
; N/A                                     ; None                                                ; 17.989 ns  ; VGA_Controller:u1|H_Cont[2] ; BLUE[2]  ; OSC_50     ;
; N/A                                     ; None                                                ; 17.985 ns  ; VGA_Controller:u1|H_Cont[4] ; BLUE[3]  ; OSC_50     ;
; N/A                                     ; None                                                ; 17.979 ns  ; VGA_Controller:u1|H_Cont[5] ; BLUE[1]  ; OSC_50     ;
; N/A                                     ; None                                                ; 17.976 ns  ; VGA_Controller:u1|H_Cont[2] ; BLUE[1]  ; OSC_50     ;
; N/A                                     ; None                                                ; 17.967 ns  ; VGA_Controller:u1|V_Cont[3] ; BLUE[2]  ; OSC_50     ;
; N/A                                     ; None                                                ; 17.950 ns  ; VGA_Controller:u1|V_Cont[3] ; BLUE[1]  ; OSC_50     ;
; N/A                                     ; None                                                ; 17.942 ns  ; VGA_Controller:u1|H_Cont[0] ; BLUE[3]  ; OSC_50     ;
; N/A                                     ; None                                                ; 17.881 ns  ; VGA_Controller:u1|V_Cont[6] ; BLUE[0]  ; OSC_50     ;
; N/A                                     ; None                                                ; 17.859 ns  ; VGA_Controller:u1|H_Cont[6] ; BLUE[3]  ; OSC_50     ;
; N/A                                     ; None                                                ; 17.859 ns  ; VGA_Controller:u1|H_Cont[4] ; BLUE[0]  ; OSC_50     ;
; N/A                                     ; None                                                ; 17.856 ns  ; VGA_Controller:u1|H_Cont[4] ; BLUE[2]  ; OSC_50     ;
; N/A                                     ; None                                                ; 17.854 ns  ; VGA_Controller:u1|V_Cont[5] ; RED[2]   ; OSC_50     ;
; N/A                                     ; None                                                ; 17.843 ns  ; VGA_Controller:u1|H_Cont[4] ; BLUE[1]  ; OSC_50     ;
; N/A                                     ; None                                                ; 17.816 ns  ; VGA_Controller:u1|H_Cont[0] ; BLUE[0]  ; OSC_50     ;
; N/A                                     ; None                                                ; 17.814 ns  ; VGA_Controller:u1|V_Cont[7] ; BLUE[2]  ; OSC_50     ;
; N/A                                     ; None                                                ; 17.813 ns  ; VGA_Controller:u1|H_Cont[0] ; BLUE[2]  ; OSC_50     ;
; N/A                                     ; None                                                ; 17.800 ns  ; VGA_Controller:u1|H_Cont[0] ; BLUE[1]  ; OSC_50     ;
; N/A                                     ; None                                                ; 17.797 ns  ; VGA_Controller:u1|V_Cont[7] ; BLUE[1]  ; OSC_50     ;
; N/A                                     ; None                                                ; 17.759 ns  ; VGA_Controller:u1|V_Cont[2] ; BLUE[2]  ; OSC_50     ;
; N/A                                     ; None                                                ; 17.742 ns  ; VGA_Controller:u1|V_Cont[2] ; BLUE[1]  ; OSC_50     ;
; N/A                                     ; None                                                ; 17.733 ns  ; VGA_Controller:u1|H_Cont[6] ; BLUE[0]  ; OSC_50     ;
; N/A                                     ; None                                                ; 17.732 ns  ; VGA_Controller:u1|V_Cont[5] ; RED[1]   ; OSC_50     ;
; N/A                                     ; None                                                ; 17.730 ns  ; VGA_Controller:u1|H_Cont[6] ; BLUE[2]  ; OSC_50     ;
; N/A                                     ; None                                                ; 17.717 ns  ; VGA_Controller:u1|H_Cont[6] ; BLUE[1]  ; OSC_50     ;
; N/A                                     ; None                                                ; 17.681 ns  ; VGA_Controller:u1|V_Cont[4] ; RED[2]   ; OSC_50     ;
; N/A                                     ; None                                                ; 17.657 ns  ; VGA_Controller:u1|H_Cont[9] ; RED[3]   ; OSC_50     ;
; N/A                                     ; None                                                ; 17.649 ns  ; VGA_Controller:u1|V_Cont[6] ; BLUE[2]  ; OSC_50     ;
; N/A                                     ; None                                                ; 17.632 ns  ; VGA_Controller:u1|V_Cont[6] ; BLUE[1]  ; OSC_50     ;
; N/A                                     ; None                                                ; 17.620 ns  ; VGA_Controller:u1|H_Cont[8] ; RED[2]   ; OSC_50     ;
; N/A                                     ; None                                                ; 17.618 ns  ; VGA_Controller:u1|V_Cont[5] ; GREEN[2] ; OSC_50     ;
; N/A                                     ; None                                                ; 17.573 ns  ; VGA_Controller:u1|V_Cont[5] ; RED[0]   ; OSC_50     ;
; N/A                                     ; None                                                ; 17.559 ns  ; VGA_Controller:u1|V_Cont[4] ; RED[1]   ; OSC_50     ;
; N/A                                     ; None                                                ; 17.512 ns  ; VGA_Controller:u1|V_Cont[5] ; GREEN[0] ; OSC_50     ;
; N/A                                     ; None                                                ; 17.503 ns  ; VGA_Controller:u1|V_Cont[5] ; GREEN[1] ; OSC_50     ;
; N/A                                     ; None                                                ; 17.491 ns  ; VGA_Controller:u1|H_Cont[7] ; RED[2]   ; OSC_50     ;
; N/A                                     ; None                                                ; 17.487 ns  ; VGA_Controller:u1|H_Cont[8] ; RED[1]   ; OSC_50     ;
; N/A                                     ; None                                                ; 17.458 ns  ; VGA_Controller:u1|V_Cont[5] ; GREEN[3] ; OSC_50     ;
; N/A                                     ; None                                                ; 17.445 ns  ; VGA_Controller:u1|V_Cont[4] ; GREEN[2] ; OSC_50     ;
; N/A                                     ; None                                                ; 17.400 ns  ; VGA_Controller:u1|V_Cont[4] ; RED[0]   ; OSC_50     ;
; N/A                                     ; None                                                ; 17.389 ns  ; VGA_Controller:u1|H_Cont[8] ; GREEN[2] ; OSC_50     ;
; N/A                                     ; None                                                ; 17.358 ns  ; VGA_Controller:u1|H_Cont[7] ; RED[1]   ; OSC_50     ;
; N/A                                     ; None                                                ; 17.339 ns  ; VGA_Controller:u1|V_Cont[4] ; GREEN[0] ; OSC_50     ;
; N/A                                     ; None                                                ; 17.333 ns  ; VGA_Controller:u1|H_Cont[8] ; RED[0]   ; OSC_50     ;
; N/A                                     ; None                                                ; 17.330 ns  ; VGA_Controller:u1|V_Cont[4] ; GREEN[1] ; OSC_50     ;
; N/A                                     ; None                                                ; 17.302 ns  ; VGA_Controller:u1|V_Cont[9] ; RED[3]   ; OSC_50     ;
; N/A                                     ; None                                                ; 17.285 ns  ; VGA_Controller:u1|V_Cont[4] ; GREEN[3] ; OSC_50     ;
; N/A                                     ; None                                                ; 17.283 ns  ; VGA_Controller:u1|V_Cont[5] ; BLUE[3]  ; OSC_50     ;
; N/A                                     ; None                                                ; 17.274 ns  ; VGA_Controller:u1|H_Cont[8] ; GREEN[1] ; OSC_50     ;
; N/A                                     ; None                                                ; 17.262 ns  ; VGA_Controller:u1|H_Cont[8] ; GREEN[0] ; OSC_50     ;
; N/A                                     ; None                                                ; 17.260 ns  ; VGA_Controller:u1|H_Cont[7] ; GREEN[2] ; OSC_50     ;
; N/A                                     ; None                                                ; 17.229 ns  ; VGA_Controller:u1|H_Cont[8] ; GREEN[3] ; OSC_50     ;
; N/A                                     ; None                                                ; 17.204 ns  ; VGA_Controller:u1|H_Cont[7] ; RED[0]   ; OSC_50     ;
; N/A                                     ; None                                                ; 17.152 ns  ; VGA_Controller:u1|V_Cont[5] ; BLUE[0]  ; OSC_50     ;
; N/A                                     ; None                                                ; 17.145 ns  ; VGA_Controller:u1|H_Cont[7] ; GREEN[1] ; OSC_50     ;
; N/A                                     ; None                                                ; 17.138 ns  ; VGA_Controller:u1|H_Cont[9] ; RED[2]   ; OSC_50     ;
; N/A                                     ; None                                                ; 17.133 ns  ; VGA_Controller:u1|H_Cont[7] ; GREEN[0] ; OSC_50     ;
; N/A                                     ; None                                                ; 17.110 ns  ; VGA_Controller:u1|V_Cont[4] ; BLUE[3]  ; OSC_50     ;
; N/A                                     ; None                                                ; 17.100 ns  ; VGA_Controller:u1|H_Cont[7] ; GREEN[3] ; OSC_50     ;
; N/A                                     ; None                                                ; 17.055 ns  ; VGA_Controller:u1|H_Cont[8] ; BLUE[3]  ; OSC_50     ;
; N/A                                     ; None                                                ; 17.005 ns  ; VGA_Controller:u1|H_Cont[9] ; RED[1]   ; OSC_50     ;
; N/A                                     ; None                                                ; 16.979 ns  ; VGA_Controller:u1|V_Cont[4] ; BLUE[0]  ; OSC_50     ;
; N/A                                     ; None                                                ; 16.926 ns  ; VGA_Controller:u1|H_Cont[7] ; BLUE[3]  ; OSC_50     ;
; N/A                                     ; None                                                ; 16.920 ns  ; VGA_Controller:u1|V_Cont[5] ; BLUE[2]  ; OSC_50     ;
; N/A                                     ; None                                                ; 16.907 ns  ; VGA_Controller:u1|H_Cont[9] ; GREEN[2] ; OSC_50     ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                             ;          ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+-----------------------------+----------+------------+


+---------------------------------------------------------------------------------------------------------------+
; th                                                                                                            ;
+---------------+-------------+-----------+-------------+--------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From        ; To                                         ; To Clock ;
+---------------+-------------+-----------+-------------+--------------------------------------------+----------+
; N/A           ; None        ; 1.741 ns  ; JP2[29]     ; rCCD_DATA[9]                               ; JP2[30]  ;
; N/A           ; None        ; 1.741 ns  ; JP2[28]     ; rCCD_DATA[8]                               ; JP2[30]  ;
; N/A           ; None        ; 1.741 ns  ; JP2[27]     ; rCCD_DATA[7]                               ; JP2[30]  ;
; N/A           ; None        ; 1.741 ns  ; JP2[26]     ; rCCD_DATA[6]                               ; JP2[30]  ;
; N/A           ; None        ; 1.741 ns  ; JP2[24]     ; rCCD_DATA[5]                               ; JP2[30]  ;
; N/A           ; None        ; 1.741 ns  ; JP2[22]     ; rCCD_DATA[4]                               ; JP2[30]  ;
; N/A           ; None        ; 1.741 ns  ; JP2[23]     ; rCCD_DATA[3]                               ; JP2[30]  ;
; N/A           ; None        ; 1.741 ns  ; JP2[25]     ; rCCD_DATA[2]                               ; JP2[30]  ;
; N/A           ; None        ; 1.741 ns  ; JP2[21]     ; rCCD_DATA[1]                               ; JP2[30]  ;
; N/A           ; None        ; 1.741 ns  ; JP2[20]     ; rCCD_DATA[0]                               ; JP2[30]  ;
; N/A           ; None        ; 1.741 ns  ; JP2[32]     ; rCCD_LVAL                                  ; JP2[30]  ;
; N/A           ; None        ; 1.741 ns  ; JP2[33]     ; rCCD_FVAL                                  ; JP2[30]  ;
; N/A           ; None        ; 0.275 ns  ; JP2[35]     ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK3   ; OSC_50   ;
; N/A           ; None        ; -0.722 ns ; JP2[35]     ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK2   ; OSC_50   ;
; N/A           ; None        ; -1.003 ns ; JP2[35]     ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK1   ; OSC_50   ;
; N/A           ; None        ; -1.480 ns ; KEY[2]      ; CCD_Capture:u3|mSTART                      ; JP2[30]  ;
; N/A           ; None        ; -1.895 ns ; KEY[3]      ; CCD_Capture:u3|mSTART                      ; JP2[30]  ;
; N/A           ; None        ; -2.351 ns ; JP2[9]      ; I2C_CCD_Config:u7|mI2C_DATA[1]             ; OSC_50   ;
; N/A           ; None        ; -2.373 ns ; KEY[1]      ; I2C_CCD_Config:u7|mI2C_DATA[8]             ; OSC_50   ;
; N/A           ; None        ; -2.373 ns ; KEY[1]      ; I2C_CCD_Config:u7|mI2C_DATA[2]             ; OSC_50   ;
; N/A           ; None        ; -2.373 ns ; KEY[1]      ; I2C_CCD_Config:u7|mI2C_DATA[6]             ; OSC_50   ;
; N/A           ; None        ; -2.373 ns ; KEY[1]      ; I2C_CCD_Config:u7|mI2C_DATA[13]            ; OSC_50   ;
; N/A           ; None        ; -2.566 ns ; KEY[1]      ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[9]  ; OSC_50   ;
; N/A           ; None        ; -2.566 ns ; KEY[1]      ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[8]  ; OSC_50   ;
; N/A           ; None        ; -2.566 ns ; KEY[1]      ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[1]  ; OSC_50   ;
; N/A           ; None        ; -2.566 ns ; KEY[1]      ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[2]  ; OSC_50   ;
; N/A           ; None        ; -2.566 ns ; KEY[1]      ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[7]  ; OSC_50   ;
; N/A           ; None        ; -2.566 ns ; KEY[1]      ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[0]  ; OSC_50   ;
; N/A           ; None        ; -2.566 ns ; KEY[1]      ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[13] ; OSC_50   ;
; N/A           ; None        ; -2.566 ns ; KEY[1]      ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[15] ; OSC_50   ;
; N/A           ; None        ; -2.647 ns ; JP2[10]     ; I2C_CCD_Config:u7|mI2C_DATA[2]             ; OSC_50   ;
; N/A           ; None        ; -2.686 ns ; KEY[1]      ; I2C_CCD_Config:u7|mI2C_DATA[9]             ; OSC_50   ;
; N/A           ; None        ; -2.686 ns ; KEY[1]      ; I2C_CCD_Config:u7|mI2C_DATA[1]             ; OSC_50   ;
; N/A           ; None        ; -2.686 ns ; KEY[1]      ; I2C_CCD_Config:u7|mI2C_DATA[7]             ; OSC_50   ;
; N/A           ; None        ; -2.686 ns ; KEY[1]      ; I2C_CCD_Config:u7|mI2C_DATA[11]            ; OSC_50   ;
; N/A           ; None        ; -2.686 ns ; KEY[1]      ; I2C_CCD_Config:u7|mI2C_DATA[10]            ; OSC_50   ;
; N/A           ; None        ; -2.686 ns ; KEY[1]      ; I2C_CCD_Config:u7|mI2C_DATA[3]             ; OSC_50   ;
; N/A           ; None        ; -2.686 ns ; KEY[1]      ; I2C_CCD_Config:u7|mI2C_DATA[4]             ; OSC_50   ;
; N/A           ; None        ; -2.686 ns ; KEY[1]      ; I2C_CCD_Config:u7|mI2C_DATA[5]             ; OSC_50   ;
; N/A           ; None        ; -2.805 ns ; JP2[12]     ; I2C_CCD_Config:u7|mI2C_DATA[4]             ; OSC_50   ;
; N/A           ; None        ; -2.837 ns ; JP2[11]     ; I2C_CCD_Config:u7|mI2C_DATA[3]             ; OSC_50   ;
; N/A           ; None        ; -2.922 ns ; KEY[1]      ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[10] ; OSC_50   ;
; N/A           ; None        ; -2.922 ns ; KEY[1]      ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[4]  ; OSC_50   ;
; N/A           ; None        ; -3.170 ns ; KEY[1]      ; I2C_CCD_Config:u7|mI2C_DATA[0]             ; OSC_50   ;
; N/A           ; None        ; -3.188 ns ; KEY[1]      ; I2C_CCD_Config:u7|mI2C_DATA[15]            ; OSC_50   ;
; N/A           ; None        ; -3.271 ns ; KEY[1]      ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[3]  ; OSC_50   ;
; N/A           ; None        ; -3.390 ns ; KEY[1]      ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[6]  ; OSC_50   ;
; N/A           ; None        ; -3.390 ns ; KEY[1]      ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[5]  ; OSC_50   ;
; N/A           ; None        ; -3.400 ns ; KEY[1]      ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[11] ; OSC_50   ;
; N/A           ; None        ; -6.738 ns ; SD_DATA[7]  ; Sdram_Control_4Port:u6|mDATAOUT[7]         ; OSC_50   ;
; N/A           ; None        ; -6.839 ns ; SD_DATA[14] ; Sdram_Control_4Port:u6|mDATAOUT[14]        ; OSC_50   ;
; N/A           ; None        ; -6.839 ns ; SD_DATA[12] ; Sdram_Control_4Port:u6|mDATAOUT[12]        ; OSC_50   ;
; N/A           ; None        ; -6.842 ns ; SD_DATA[13] ; Sdram_Control_4Port:u6|mDATAOUT[13]        ; OSC_50   ;
; N/A           ; None        ; -6.988 ns ; SD_DATA[6]  ; Sdram_Control_4Port:u6|mDATAOUT[6]         ; OSC_50   ;
; N/A           ; None        ; -7.177 ns ; SD_DATA[8]  ; Sdram_Control_4Port:u6|mDATAOUT[8]         ; OSC_50   ;
; N/A           ; None        ; -7.237 ns ; SD_DATA[11] ; Sdram_Control_4Port:u6|mDATAOUT[11]        ; OSC_50   ;
; N/A           ; None        ; -7.492 ns ; SD_DATA[9]  ; Sdram_Control_4Port:u6|mDATAOUT[9]         ; OSC_50   ;
+---------------+-------------+-----------+-------------+--------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Timing Analyzer
    Info: Version 5.1 Build 213 01/19/2006 Service Pack 1 SJ Full Version
    Info: Processing started: Tue Apr 04 20:05:35 2006
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off TR1_CCD -c TR1_CCD --timing_analysis_only
Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled
Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "I2C_CCD_Config:u7|mI2C_CTRL_CLK" as buffer
    Info: Detected ripple clock "CCD_MCLK" as buffer
    Info: Detected ripple clock "SEG7_Driver:u8|mSCAN_CLK" as buffer
Info: Found timing assignments -- calculating delays
Info: Slack time is 1.842 ns for clock "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0" between source register "Sdram_Control_4Port:u6|ST[0]~2386" and destination register "Sdram_Control_4Port:u6|ST[9]~2517"
    Info: Fmax is 122.58 MHz (period= 8.158 ns)
    Info: + Largest register to register requirement is 9.771 ns
        Info: + Setup relationship between source and destination is 10.000 ns
            Info: + Latch edge is 8.115 ns
                Info: Clock period of Destination clock "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0" is 10.000 ns with  offset of -1.885 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is -1.885 ns
                Info: Clock period of Source clock "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0" is 10.000 ns with  offset of -1.885 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.032 ns
            Info: + Shortest clock path from clock "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0" to destination register is 2.385 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 616; CLK Node = 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.674 ns) + CELL(0.711 ns) = 2.385 ns; Loc. = LC_X19_Y10_N9; Fanout = 3; REG Node = 'Sdram_Control_4Port:u6|ST[9]~2517'
                Info: Total cell delay = 0.711 ns ( 29.81 % )
                Info: Total interconnect delay = 1.674 ns ( 70.19 % )
            Info: - Longest clock path from clock "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0" to source register is 2.353 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 616; CLK Node = 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.642 ns) + CELL(0.711 ns) = 2.353 ns; Loc. = LC_X20_Y9_N2; Fanout = 2; REG Node = 'Sdram_Control_4Port:u6|ST[0]~2386'
                Info: Total cell delay = 0.711 ns ( 30.22 % )
                Info: Total interconnect delay = 1.642 ns ( 69.78 % )
        Info: - Micro clock to output delay of source is 0.224 ns
        Info: - Micro setup delay of destination is 0.037 ns
    Info: - Longest register to register delay is 7.929 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X20_Y9_N2; Fanout = 2; REG Node = 'Sdram_Control_4Port:u6|ST[0]~2386'
        Info: 2: + IC(1.304 ns) + CELL(0.590 ns) = 1.894 ns; Loc. = LC_X20_Y10_N6; Fanout = 37; COMB Node = 'Sdram_Control_4Port:u6|ST[0]~2386_DUP_COMB'
        Info: 3: + IC(1.233 ns) + CELL(0.114 ns) = 3.241 ns; Loc. = LC_X19_Y10_N0; Fanout = 9; COMB Node = 'Sdram_Control_4Port:u6|Equal~1117'
        Info: 4: + IC(1.145 ns) + CELL(0.442 ns) = 4.828 ns; Loc. = LC_X20_Y10_N7; Fanout = 13; COMB Node = 'Sdram_Control_4Port:u6|ST[0]~2354'
        Info: 5: + IC(1.343 ns) + CELL(0.590 ns) = 6.761 ns; Loc. = LC_X19_Y10_N1; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u6|ST[9]~2366'
        Info: 6: + IC(0.430 ns) + CELL(0.738 ns) = 7.929 ns; Loc. = LC_X19_Y10_N9; Fanout = 3; REG Node = 'Sdram_Control_4Port:u6|ST[9]~2517'
        Info: Total cell delay = 2.474 ns ( 31.20 % )
        Info: Total interconnect delay = 5.455 ns ( 68.80 % )
Info: No valid register-to-register data paths exist for clock "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_extclk0"
Info: Slack time is 32.906 ns for clock "JP2[30]" between source memory "RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|altsyncram_6av:altsyncram2|q_b[4]" and destination register "RAW2RGB:u4|mCCD_G[10]"
    Info: Fmax is 140.96 MHz (period= 7.094 ns)
    Info: + Largest memory to register requirement is 39.371 ns
        Info: + Setup relationship between source and destination is 40.000 ns
            Info: + Latch edge is 40.000 ns
                Info: Clock period of Destination clock "JP2[30]" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "JP2[30]" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.058 ns
            Info: + Shortest clock path from clock "JP2[30]" to destination register is 7.723 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_96; Fanout = 1; CLK Node = 'JP2[30]'
                Info: 2: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = IOC_X22_Y0_N2; Fanout = 651; COMB Node = 'CCD_PIXCLK'
                Info: 3: + IC(5.537 ns) + CELL(0.711 ns) = 7.723 ns; Loc. = LC_X19_Y14_N5; Fanout = 1; REG Node = 'RAW2RGB:u4|mCCD_G[10]'
                Info: Total cell delay = 2.186 ns ( 28.31 % )
                Info: Total interconnect delay = 5.537 ns ( 71.69 % )
            Info: - Longest clock path from clock "JP2[30]" to source memory is 7.665 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_96; Fanout = 1; CLK Node = 'JP2[30]'
                Info: 2: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = IOC_X22_Y0_N2; Fanout = 651; COMB Node = 'CCD_PIXCLK'
                Info: 3: + IC(5.487 ns) + CELL(0.703 ns) = 7.665 ns; Loc. = M4K_X17_Y8; Fanout = 5; MEM Node = 'RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|altsyncram_6av:altsyncram2|q_b[4]'
                Info: Total cell delay = 2.178 ns ( 28.41 % )
                Info: Total interconnect delay = 5.487 ns ( 71.59 % )
        Info: - Micro clock to output delay of source is 0.650 ns
        Info: - Micro setup delay of destination is 0.037 ns
    Info: - Longest memory to register delay is 6.465 ns
        Info: 1: + IC(0.000 ns) + CELL(0.104 ns) = 0.104 ns; Loc. = M4K_X17_Y8; Fanout = 5; MEM Node = 'RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|altsyncram_6av:altsyncram2|q_b[4]'
        Info: 2: + IC(2.413 ns) + CELL(0.590 ns) = 3.107 ns; Loc. = LC_X23_Y16_N8; Fanout = 2; COMB Node = 'RAW2RGB:u4|add~1605'
        Info: 3: + IC(1.545 ns) + CELL(0.838 ns) = 5.490 ns; Loc. = LC_X19_Y15_N9; Fanout = 6; COMB Node = 'RAW2RGB:u4|mCCD_G[4]~886'
        Info: 4: + IC(0.000 ns) + CELL(0.136 ns) = 5.626 ns; Loc. = LC_X19_Y14_N4; Fanout = 1; COMB Node = 'RAW2RGB:u4|mCCD_G[9]~882'
        Info: 5: + IC(0.000 ns) + CELL(0.839 ns) = 6.465 ns; Loc. = LC_X19_Y14_N5; Fanout = 1; REG Node = 'RAW2RGB:u4|mCCD_G[10]'
        Info: Total cell delay = 2.507 ns ( 38.78 % )
        Info: Total interconnect delay = 3.958 ns ( 61.22 % )
Info: Slack time is 12.071 ns for clock "OSC_50" between source memory "Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|ram_block4a6~portb_address_reg8" and destination register "VGA_Controller:u1|Cur_Color_R[8]"
    Info: Fmax is 126.12 MHz (period= 7.929 ns)
    Info: + Largest memory to register requirement is 19.335 ns
        Info: + Setup relationship between source and destination is 20.000 ns
            Info: + Latch edge is 20.000 ns
                Info: Clock period of Destination clock "OSC_50" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "OSC_50" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.022 ns
            Info: + Shortest clock path from clock "OSC_50" to destination register is 7.413 ns
                Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 78; CLK Node = 'OSC_50'
                Info: 2: + IC(0.762 ns) + CELL(0.935 ns) = 3.166 ns; Loc. = LC_X27_Y10_N2; Fanout = 209; REG Node = 'CCD_MCLK'
                Info: 3: + IC(3.536 ns) + CELL(0.711 ns) = 7.413 ns; Loc. = LC_X19_Y11_N4; Fanout = 1; REG Node = 'VGA_Controller:u1|Cur_Color_R[8]'
                Info: Total cell delay = 3.115 ns ( 42.02 % )
                Info: Total interconnect delay = 4.298 ns ( 57.98 % )
            Info: - Longest clock path from clock "OSC_50" to source memory is 7.391 ns
                Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 78; CLK Node = 'OSC_50'
                Info: 2: + IC(0.762 ns) + CELL(0.935 ns) = 3.166 ns; Loc. = LC_X27_Y10_N2; Fanout = 209; REG Node = 'CCD_MCLK'
                Info: 3: + IC(3.507 ns) + CELL(0.718 ns) = 7.391 ns; Loc. = M4K_X17_Y4; Fanout = 4; MEM Node = 'Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|ram_block4a6~portb_address_reg8'
                Info: Total cell delay = 3.122 ns ( 42.24 % )
                Info: Total interconnect delay = 4.269 ns ( 57.76 % )
        Info: - Micro clock to output delay of source is 0.650 ns
        Info: - Micro setup delay of destination is 0.037 ns
    Info: - Longest memory to register delay is 7.264 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X17_Y4; Fanout = 4; MEM Node = 'Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|ram_block4a6~portb_address_reg8'
        Info: 2: + IC(0.000 ns) + CELL(4.317 ns) = 4.317 ns; Loc. = M4K_X17_Y4; Fanout = 1; MEM Node = 'Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|q_b[8]'
        Info: 3: + IC(2.832 ns) + CELL(0.115 ns) = 7.264 ns; Loc. = LC_X19_Y11_N4; Fanout = 1; REG Node = 'VGA_Controller:u1|Cur_Color_R[8]'
        Info: Total cell delay = 4.432 ns ( 61.01 % )
        Info: Total interconnect delay = 2.832 ns ( 38.99 % )
Info: No valid register-to-register data paths exist for clock "JP2[31]"
Info: Minimum slack time is 861 ps for clock "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0" between source register "Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe11a[2]" and destination register "Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe12a[2]"
    Info: + Shortest register to register delay is 0.652 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X15_Y6_N2; Fanout = 1; REG Node = 'Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe11a[2]'
        Info: 2: + IC(0.537 ns) + CELL(0.115 ns) = 0.652 ns; Loc. = LC_X15_Y6_N4; Fanout = 1; REG Node = 'Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe12a[2]'
        Info: Total cell delay = 0.115 ns ( 17.64 % )
        Info: Total interconnect delay = 0.537 ns ( 82.36 % )
    Info: - Smallest register to register requirement is -0.209 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is -1.885 ns
                Info: Clock period of Destination clock "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0" is 10.000 ns with  offset of -1.885 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is -1.885 ns
                Info: Clock period of Source clock "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0" is 10.000 ns with  offset of -1.885 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0" to destination register is 2.346 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 616; CLK Node = 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.635 ns) + CELL(0.711 ns) = 2.346 ns; Loc. = LC_X15_Y6_N4; Fanout = 1; REG Node = 'Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe12a[2]'
                Info: Total cell delay = 0.711 ns ( 30.31 % )
                Info: Total interconnect delay = 1.635 ns ( 69.69 % )
            Info: - Shortest clock path from clock "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0" to source register is 2.346 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 616; CLK Node = 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.635 ns) + CELL(0.711 ns) = 2.346 ns; Loc. = LC_X15_Y6_N2; Fanout = 1; REG Node = 'Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe11a[2]'
                Info: Total cell delay = 0.711 ns ( 30.31 % )
                Info: Total interconnect delay = 1.635 ns ( 69.69 % )
        Info: - Micro clock to output delay of source is 0.224 ns
        Info: + Micro hold delay of destination is 0.015 ns
Info: Minimum slack time is 861 ps for clock "JP2[30]" between source register "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe11a[5]" and destination register "Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe12a[5]"
    Info: + Shortest register to register delay is 0.652 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X10_Y13_N2; Fanout = 1; REG Node = 'Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe11a[5]'
        Info: 2: + IC(0.537 ns) + CELL(0.115 ns) = 0.652 ns; Loc. = LC_X10_Y13_N4; Fanout = 1; REG Node = 'Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe12a[5]'
        Info: Total cell delay = 0.115 ns ( 17.64 % )
        Info: Total interconnect delay = 0.537 ns ( 82.36 % )
    Info: - Smallest register to register requirement is -0.209 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "JP2[30]" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "JP2[30]" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "JP2[30]" to destination register is 7.714 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_96; Fanout = 1; CLK Node = 'JP2[30]'
                Info: 2: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = IOC_X22_Y0_N2; Fanout = 651; COMB Node = 'CCD_PIXCLK'
                Info: 3: + IC(5.528 ns) + CELL(0.711 ns) = 7.714 ns; Loc. = LC_X10_Y13_N4; Fanout = 1; REG Node = 'Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe12a[5]'
                Info: Total cell delay = 2.186 ns ( 28.34 % )
                Info: Total interconnect delay = 5.528 ns ( 71.66 % )
            Info: - Shortest clock path from clock "JP2[30]" to source register is 7.714 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_96; Fanout = 1; CLK Node = 'JP2[30]'
                Info: 2: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = IOC_X22_Y0_N2; Fanout = 651; COMB Node = 'CCD_PIXCLK'
                Info: 3: + IC(5.528 ns) + CELL(0.711 ns) = 7.714 ns; Loc. = LC_X10_Y13_N2; Fanout = 1; REG Node = 'Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe11a[5]'
                Info: Total cell delay = 2.186 ns ( 28.34 % )
                Info: Total interconnect delay = 5.528 ns ( 71.66 % )
        Info: - Micro clock to output delay of source is 0.224 ns
        Info: + Micro hold delay of destination is 0.015 ns
Info: Minimum slack time is 861 ps for clock "OSC_50" between source register "Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe7a[1]" and destination register "Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe8a[1]"
    Info: + Shortest register to register delay is 0.652 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X16_Y2_N2; Fanout = 1; REG Node = 'Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe7a[1]'
        Info: 2: + IC(0.537 ns) + CELL(0.115 ns) = 0.652 ns; Loc. = LC_X16_Y2_N4; Fanout = 1; REG Node = 'Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe8a[1]'
        Info: Total cell delay = 0.115 ns ( 17.64 % )
        Info: Total interconnect delay = 0.537 ns ( 82.36 % )
    Info: - Smallest register to register requirement is -0.209 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "OSC_50" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "OSC_50" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "OSC_50" to destination register is 7.375 ns
                Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 78; CLK Node = 'OSC_50'
                Info: 2: + IC(0.762 ns) + CELL(0.935 ns) = 3.166 ns; Loc. = LC_X27_Y10_N2; Fanout = 209; REG Node = 'CCD_MCLK'
                Info: 3: + IC(3.498 ns) + CELL(0.711 ns) = 7.375 ns; Loc. = LC_X16_Y2_N4; Fanout = 1; REG Node = 'Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe8a[1]'
                Info: Total cell delay = 3.115 ns ( 42.24 % )
                Info: Total interconnect delay = 4.260 ns ( 57.76 % )
            Info: - Shortest clock path from clock "OSC_50" to source register is 7.375 ns
                Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 78; CLK Node = 'OSC_50'
                Info: 2: + IC(0.762 ns) + CELL(0.935 ns) = 3.166 ns; Loc. = LC_X27_Y10_N2; Fanout = 209; REG Node = 'CCD_MCLK'
                Info: 3: + IC(3.498 ns) + CELL(0.711 ns) = 7.375 ns; Loc. = LC_X16_Y2_N2; Fanout = 1; REG Node = 'Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe7a[1]'
                Info: Total cell delay = 3.115 ns ( 42.24 % )
                Info: Total interconnect delay = 4.260 ns ( 57.76 % )
        Info: - Micro clock to output delay of source is 0.224 ns
        Info: + Micro hold delay of destination is 0.015 ns
Info: tsu for register "Sdram_Control_4Port:u6|mDATAOUT[9]" (data pin = "SD_DATA[9]", clock pin = "OSC_50") is 7.544 ns
    Info: + Longest pin to register delay is 7.968 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_58; Fanout = 1; PIN Node = 'SD_DATA[9]'
        Info: 2: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = IOC_X0_Y2_N2; Fanout = 1; COMB Node = 'SD_DATA[9]~6'
        Info: 3: + IC(6.384 ns) + CELL(0.115 ns) = 7.968 ns; Loc. = LC_X14_Y4_N2; Fanout = 2; REG Node = 'Sdram_Control_4Port:u6|mDATAOUT[9]'
        Info: Total cell delay = 1.584 ns ( 19.88 % )
        Info: Total interconnect delay = 6.384 ns ( 80.12 % )
    Info: + Micro setup delay of destination is 0.037 ns
    Info: - Offset between input clock "OSC_50" and output clock "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0" is -1.885 ns
    Info: - Shortest clock path from clock "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0" to destination register is 2.346 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 616; CLK Node = 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'
        Info: 2: + IC(1.635 ns) + CELL(0.711 ns) = 2.346 ns; Loc. = LC_X14_Y4_N2; Fanout = 2; REG Node = 'Sdram_Control_4Port:u6|mDATAOUT[9]'
        Info: Total cell delay = 0.711 ns ( 30.31 % )
        Info: Total interconnect delay = 1.635 ns ( 69.69 % )
Info: tco from clock "OSC_50" to destination pin "RED[3]" through register "VGA_Controller:u1|V_Cont[8]" is 19.964 ns
    Info: + Longest clock path from clock "OSC_50" to source register is 7.413 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 78; CLK Node = 'OSC_50'
        Info: 2: + IC(0.762 ns) + CELL(0.935 ns) = 3.166 ns; Loc. = LC_X27_Y10_N2; Fanout = 209; REG Node = 'CCD_MCLK'
        Info: 3: + IC(3.536 ns) + CELL(0.711 ns) = 7.413 ns; Loc. = LC_X27_Y12_N8; Fanout = 5; REG Node = 'VGA_Controller:u1|V_Cont[8]'
        Info: Total cell delay = 3.115 ns ( 42.02 % )
        Info: Total interconnect delay = 4.298 ns ( 57.98 % )
    Info: + Micro clock to output delay of source is 0.224 ns
    Info: + Longest register to pin delay is 12.327 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X27_Y12_N8; Fanout = 5; REG Node = 'VGA_Controller:u1|V_Cont[8]'
        Info: 2: + IC(1.181 ns) + CELL(0.590 ns) = 1.771 ns; Loc. = LC_X26_Y12_N1; Fanout = 2; COMB Node = 'VGA_Controller:u1|LessThan~1166'
        Info: 3: + IC(0.446 ns) + CELL(0.590 ns) = 2.807 ns; Loc. = LC_X26_Y12_N2; Fanout = 2; COMB Node = 'VGA_Controller:u1|LessThan~1169'
        Info: 4: + IC(0.451 ns) + CELL(0.292 ns) = 3.550 ns; Loc. = LC_X26_Y12_N5; Fanout = 13; COMB Node = 'VGA_Controller:u1|oVGA_R~316'
        Info: 5: + IC(2.191 ns) + CELL(0.590 ns) = 6.331 ns; Loc. = LC_X19_Y11_N9; Fanout = 1; COMB Node = 'VGA_Controller:u1|oVGA_R[9]~320'
        Info: 6: + IC(3.888 ns) + CELL(2.108 ns) = 12.327 ns; Loc. = PIN_225; Fanout = 0; PIN Node = 'RED[3]'
        Info: Total cell delay = 4.170 ns ( 33.83 % )
        Info: Total interconnect delay = 8.157 ns ( 66.17 % )
Info: th for register "rCCD_DATA[9]" (data pin = "JP2[29]", clock pin = "JP2[30]") is 1.741 ns
    Info: + Longest clock path from clock "JP2[30]" to destination register is 7.294 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_96; Fanout = 1; CLK Node = 'JP2[30]'
        Info: 2: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = IOC_X22_Y0_N2; Fanout = 651; COMB Node = 'CCD_PIXCLK'
        Info: 3: + IC(5.617 ns) + CELL(0.202 ns) = 7.294 ns; Loc. = IOC_X22_Y0_N1; Fanout = 1; REG Node = 'rCCD_DATA[9]'
        Info: Total cell delay = 1.677 ns ( 22.99 % )
        Info: Total interconnect delay = 5.617 ns ( 77.01 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: - Shortest pin to register delay is 5.553 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_97; Fanout = 1; PIN Node = 'JP2[29]'
        Info: 2: + IC(0.000 ns) + CELL(5.553 ns) = 5.553 ns; Loc. = IOC_X22_Y0_N1; Fanout = 1; REG Node = 'rCCD_DATA[9]'
        Info: Total cell delay = 5.553 ns ( 100.00 % )
Info: All timing requirements were met. See Report window for more details.
Info: Quartus II Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Processing ended: Tue Apr 04 20:05:38 2006
    Info: Elapsed time: 00:00:04


