Time resolution is 1 ps
Warning: [Unisim MMCME2_ADV-20] Input CLKIN1 period and attribute CLKIN1_PERIOD are not same. Instance DU_test_tb.DU_test.PCLK.inst.mmcm_adv_inst 
Memory Collision Error on RAMB36E1 : DU_test_tb.DU_test.VRAM.U0.inst_blk_mem_gen.\gnbram.gnativebmg.native_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_init.ram .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 121573.000 ns.
A read was performed on address 8003 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : DU_test_tb.DU_test.VRAM.U0.inst_blk_mem_gen.\gnbram.gnativebmg.native_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_init.ram .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 121573.000 ns.
A read was performed on address 8003 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : DU_test_tb.DU_test.VRAM.U0.inst_blk_mem_gen.\gnbram.gnativebmg.native_blk_mem_gen .\valid.cstr .\ramloop[2].ram.r .\prim_init.ram .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 121573.000 ns.
A read was performed on address 8003 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : DU_test_tb.DU_test.VRAM.U0.inst_blk_mem_gen.\gnbram.gnativebmg.native_blk_mem_gen .\valid.cstr .\ramloop[3].ram.r .\prim_init.ram .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 121573.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : DU_test_tb.DU_test.VRAM.U0.inst_blk_mem_gen.\gnbram.gnativebmg.native_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_init.ram .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 121575.000 ns.
A read was performed on address 8003 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : DU_test_tb.DU_test.VRAM.U0.inst_blk_mem_gen.\gnbram.gnativebmg.native_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_init.ram .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 121575.000 ns.
A read was performed on address 8003 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : DU_test_tb.DU_test.VRAM.U0.inst_blk_mem_gen.\gnbram.gnativebmg.native_blk_mem_gen .\valid.cstr .\ramloop[2].ram.r .\prim_init.ram .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 121575.000 ns.
A read was performed on address 8003 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : DU_test_tb.DU_test.VRAM.U0.inst_blk_mem_gen.\gnbram.gnativebmg.native_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_init.ram .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 121577.000 ns.
A read was performed on address 8003 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : DU_test_tb.DU_test.VRAM.U0.inst_blk_mem_gen.\gnbram.gnativebmg.native_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_init.ram .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 121577.000 ns.
A read was performed on address 8003 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : DU_test_tb.DU_test.VRAM.U0.inst_blk_mem_gen.\gnbram.gnativebmg.native_blk_mem_gen .\valid.cstr .\ramloop[2].ram.r .\prim_init.ram .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 121577.000 ns.
A read was performed on address 8003 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : DU_test_tb.DU_test.VRAM.U0.inst_blk_mem_gen.\gnbram.gnativebmg.native_blk_mem_gen .\valid.cstr .\ramloop[3].ram.r .\prim_init.ram .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 121577.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : DU_test_tb.DU_test.VRAM.U0.inst_blk_mem_gen.\gnbram.gnativebmg.native_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_init.ram .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 121579.000 ns.
A read was performed on address 8003 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : DU_test_tb.DU_test.VRAM.U0.inst_blk_mem_gen.\gnbram.gnativebmg.native_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_init.ram .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 121579.000 ns.
A read was performed on address 8003 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : DU_test_tb.DU_test.VRAM.U0.inst_blk_mem_gen.\gnbram.gnativebmg.native_blk_mem_gen .\valid.cstr .\ramloop[2].ram.r .\prim_init.ram .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 121579.000 ns.
A read was performed on address 8003 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : DU_test_tb.DU_test.VRAM.U0.inst_blk_mem_gen.\gnbram.gnativebmg.native_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_init.ram .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 121581.000 ns.
A read was performed on address 8003 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : DU_test_tb.DU_test.VRAM.U0.inst_blk_mem_gen.\gnbram.gnativebmg.native_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_init.ram .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 121581.000 ns.
A read was performed on address 8003 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : DU_test_tb.DU_test.VRAM.U0.inst_blk_mem_gen.\gnbram.gnativebmg.native_blk_mem_gen .\valid.cstr .\ramloop[2].ram.r .\prim_init.ram .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 121581.000 ns.
A read was performed on address 8003 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : DU_test_tb.DU_test.VRAM.U0.inst_blk_mem_gen.\gnbram.gnativebmg.native_blk_mem_gen .\valid.cstr .\ramloop[3].ram.r .\prim_init.ram .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 121581.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : DU_test_tb.DU_test.VRAM.U0.inst_blk_mem_gen.\gnbram.gnativebmg.native_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_init.ram .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 121583.000 ns.
A read was performed on address 8003 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : DU_test_tb.DU_test.VRAM.U0.inst_blk_mem_gen.\gnbram.gnativebmg.native_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_init.ram .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 121583.000 ns.
A read was performed on address 8003 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : DU_test_tb.DU_test.VRAM.U0.inst_blk_mem_gen.\gnbram.gnativebmg.native_blk_mem_gen .\valid.cstr .\ramloop[2].ram.r .\prim_init.ram .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 121583.000 ns.
A read was performed on address 8003 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : DU_test_tb.DU_test.VRAM.U0.inst_blk_mem_gen.\gnbram.gnativebmg.native_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_init.ram .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 121585.000 ns.
A read was performed on address 8003 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : DU_test_tb.DU_test.VRAM.U0.inst_blk_mem_gen.\gnbram.gnativebmg.native_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_init.ram .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 121585.000 ns.
A read was performed on address 8003 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : DU_test_tb.DU_test.VRAM.U0.inst_blk_mem_gen.\gnbram.gnativebmg.native_blk_mem_gen .\valid.cstr .\ramloop[2].ram.r .\prim_init.ram .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 121585.000 ns.
A read was performed on address 8003 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : DU_test_tb.DU_test.VRAM.U0.inst_blk_mem_gen.\gnbram.gnativebmg.native_blk_mem_gen .\valid.cstr .\ramloop[3].ram.r .\prim_init.ram .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 121585.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : DU_test_tb.DU_test.VRAM.U0.inst_blk_mem_gen.\gnbram.gnativebmg.native_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_init.ram .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 121587.000 ns.
A read was performed on address 8003 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : DU_test_tb.DU_test.VRAM.U0.inst_blk_mem_gen.\gnbram.gnativebmg.native_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_init.ram .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 121587.000 ns.
A read was performed on address 8003 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : DU_test_tb.DU_test.VRAM.U0.inst_blk_mem_gen.\gnbram.gnativebmg.native_blk_mem_gen .\valid.cstr .\ramloop[2].ram.r .\prim_init.ram .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 121587.000 ns.
A read was performed on address 8003 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : DU_test_tb.DU_test.VRAM.U0.inst_blk_mem_gen.\gnbram.gnativebmg.native_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_init.ram .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 125733.000 ns.
A read was performed on address 8003 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : DU_test_tb.DU_test.VRAM.U0.inst_blk_mem_gen.\gnbram.gnativebmg.native_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_init.ram .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 125733.000 ns.
A read was performed on address 8003 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : DU_test_tb.DU_test.VRAM.U0.inst_blk_mem_gen.\gnbram.gnativebmg.native_blk_mem_gen .\valid.cstr .\ramloop[2].ram.r .\prim_init.ram .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 125733.000 ns.
A read was performed on address 8003 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : DU_test_tb.DU_test.VRAM.U0.inst_blk_mem_gen.\gnbram.gnativebmg.native_blk_mem_gen .\valid.cstr .\ramloop[3].ram.r .\prim_init.ram .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 125733.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : DU_test_tb.DU_test.VRAM.U0.inst_blk_mem_gen.\gnbram.gnativebmg.native_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_init.ram .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 125735.000 ns.
A read was performed on address 8003 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : DU_test_tb.DU_test.VRAM.U0.inst_blk_mem_gen.\gnbram.gnativebmg.native_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_init.ram .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 125735.000 ns.
A read was performed on address 8003 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : DU_test_tb.DU_test.VRAM.U0.inst_blk_mem_gen.\gnbram.gnativebmg.native_blk_mem_gen .\valid.cstr .\ramloop[2].ram.r .\prim_init.ram .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 125735.000 ns.
A read was performed on address 8003 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : DU_test_tb.DU_test.VRAM.U0.inst_blk_mem_gen.\gnbram.gnativebmg.native_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_init.ram .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 125737.000 ns.
A read was performed on address 8003 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : DU_test_tb.DU_test.VRAM.U0.inst_blk_mem_gen.\gnbram.gnativebmg.native_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_init.ram .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 125737.000 ns.
A read was performed on address 8003 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : DU_test_tb.DU_test.VRAM.U0.inst_blk_mem_gen.\gnbram.gnativebmg.native_blk_mem_gen .\valid.cstr .\ramloop[2].ram.r .\prim_init.ram .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 125737.000 ns.
A read was performed on address 8003 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : DU_test_tb.DU_test.VRAM.U0.inst_blk_mem_gen.\gnbram.gnativebmg.native_blk_mem_gen .\valid.cstr .\ramloop[3].ram.r .\prim_init.ram .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 125737.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : DU_test_tb.DU_test.VRAM.U0.inst_blk_mem_gen.\gnbram.gnativebmg.native_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_init.ram .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 125739.000 ns.
A read was performed on address 8003 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : DU_test_tb.DU_test.VRAM.U0.inst_blk_mem_gen.\gnbram.gnativebmg.native_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_init.ram .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 125739.000 ns.
A read was performed on address 8003 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : DU_test_tb.DU_test.VRAM.U0.inst_blk_mem_gen.\gnbram.gnativebmg.native_blk_mem_gen .\valid.cstr .\ramloop[2].ram.r .\prim_init.ram .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 125739.000 ns.
A read was performed on address 8003 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : DU_test_tb.DU_test.VRAM.U0.inst_blk_mem_gen.\gnbram.gnativebmg.native_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_init.ram .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 125741.000 ns.
A read was performed on address 8003 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : DU_test_tb.DU_test.VRAM.U0.inst_blk_mem_gen.\gnbram.gnativebmg.native_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_init.ram .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 125741.000 ns.
A read was performed on address 8003 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : DU_test_tb.DU_test.VRAM.U0.inst_blk_mem_gen.\gnbram.gnativebmg.native_blk_mem_gen .\valid.cstr .\ramloop[2].ram.r .\prim_init.ram .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 125741.000 ns.
A read was performed on address 8003 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : DU_test_tb.DU_test.VRAM.U0.inst_blk_mem_gen.\gnbram.gnativebmg.native_blk_mem_gen .\valid.cstr .\ramloop[3].ram.r .\prim_init.ram .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 125741.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : DU_test_tb.DU_test.VRAM.U0.inst_blk_mem_gen.\gnbram.gnativebmg.native_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_init.ram .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 125743.000 ns.
A read was performed on address 8003 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : DU_test_tb.DU_test.VRAM.U0.inst_blk_mem_gen.\gnbram.gnativebmg.native_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_init.ram .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 125743.000 ns.
A read was performed on address 8003 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : DU_test_tb.DU_test.VRAM.U0.inst_blk_mem_gen.\gnbram.gnativebmg.native_blk_mem_gen .\valid.cstr .\ramloop[2].ram.r .\prim_init.ram .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 125743.000 ns.
A read was performed on address 8003 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : DU_test_tb.DU_test.VRAM.U0.inst_blk_mem_gen.\gnbram.gnativebmg.native_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_init.ram .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 125745.000 ns.
A read was performed on address 8003 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : DU_test_tb.DU_test.VRAM.U0.inst_blk_mem_gen.\gnbram.gnativebmg.native_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_init.ram .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 125745.000 ns.
A read was performed on address 8003 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : DU_test_tb.DU_test.VRAM.U0.inst_blk_mem_gen.\gnbram.gnativebmg.native_blk_mem_gen .\valid.cstr .\ramloop[2].ram.r .\prim_init.ram .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 125745.000 ns.
A read was performed on address 8003 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : DU_test_tb.DU_test.VRAM.U0.inst_blk_mem_gen.\gnbram.gnativebmg.native_blk_mem_gen .\valid.cstr .\ramloop[3].ram.r .\prim_init.ram .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 125745.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : DU_test_tb.DU_test.VRAM.U0.inst_blk_mem_gen.\gnbram.gnativebmg.native_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_init.ram .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 125747.000 ns.
A read was performed on address 8003 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : DU_test_tb.DU_test.VRAM.U0.inst_blk_mem_gen.\gnbram.gnativebmg.native_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_init.ram .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 125747.000 ns.
A read was performed on address 8003 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : DU_test_tb.DU_test.VRAM.U0.inst_blk_mem_gen.\gnbram.gnativebmg.native_blk_mem_gen .\valid.cstr .\ramloop[2].ram.r .\prim_init.ram .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 125747.000 ns.
A read was performed on address 8003 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : DU_test_tb.DU_test.VRAM.U0.inst_blk_mem_gen.\gnbram.gnativebmg.native_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_init.ram .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 129893.000 ns.
A read was performed on address 8003 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : DU_test_tb.DU_test.VRAM.U0.inst_blk_mem_gen.\gnbram.gnativebmg.native_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_init.ram .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 129893.000 ns.
A read was performed on address 8003 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : DU_test_tb.DU_test.VRAM.U0.inst_blk_mem_gen.\gnbram.gnativebmg.native_blk_mem_gen .\valid.cstr .\ramloop[2].ram.r .\prim_init.ram .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 129893.000 ns.
A read was performed on address 8003 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : DU_test_tb.DU_test.VRAM.U0.inst_blk_mem_gen.\gnbram.gnativebmg.native_blk_mem_gen .\valid.cstr .\ramloop[3].ram.r .\prim_init.ram .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 129893.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : DU_test_tb.DU_test.VRAM.U0.inst_blk_mem_gen.\gnbram.gnativebmg.native_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_init.ram .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 129895.000 ns.
A read was performed on address 8003 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : DU_test_tb.DU_test.VRAM.U0.inst_blk_mem_gen.\gnbram.gnativebmg.native_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_init.ram .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 129895.000 ns.
A read was performed on address 8003 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : DU_test_tb.DU_test.VRAM.U0.inst_blk_mem_gen.\gnbram.gnativebmg.native_blk_mem_gen .\valid.cstr .\ramloop[2].ram.r .\prim_init.ram .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 129895.000 ns.
A read was performed on address 8003 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : DU_test_tb.DU_test.VRAM.U0.inst_blk_mem_gen.\gnbram.gnativebmg.native_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_init.ram .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 129897.000 ns.
A read was performed on address 8003 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : DU_test_tb.DU_test.VRAM.U0.inst_blk_mem_gen.\gnbram.gnativebmg.native_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_init.ram .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 129897.000 ns.
A read was performed on address 8003 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : DU_test_tb.DU_test.VRAM.U0.inst_blk_mem_gen.\gnbram.gnativebmg.native_blk_mem_gen .\valid.cstr .\ramloop[2].ram.r .\prim_init.ram .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 129897.000 ns.
A read was performed on address 8003 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : DU_test_tb.DU_test.VRAM.U0.inst_blk_mem_gen.\gnbram.gnativebmg.native_blk_mem_gen .\valid.cstr .\ramloop[3].ram.r .\prim_init.ram .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 129897.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : DU_test_tb.DU_test.VRAM.U0.inst_blk_mem_gen.\gnbram.gnativebmg.native_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_init.ram .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 129899.000 ns.
A read was performed on address 8003 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : DU_test_tb.DU_test.VRAM.U0.inst_blk_mem_gen.\gnbram.gnativebmg.native_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_init.ram .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 129899.000 ns.
A read was performed on address 8003 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : DU_test_tb.DU_test.VRAM.U0.inst_blk_mem_gen.\gnbram.gnativebmg.native_blk_mem_gen .\valid.cstr .\ramloop[2].ram.r .\prim_init.ram .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 129899.000 ns.
A read was performed on address 8003 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : DU_test_tb.DU_test.VRAM.U0.inst_blk_mem_gen.\gnbram.gnativebmg.native_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_init.ram .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 129901.000 ns.
A read was performed on address 8003 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : DU_test_tb.DU_test.VRAM.U0.inst_blk_mem_gen.\gnbram.gnativebmg.native_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_init.ram .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 129901.000 ns.
A read was performed on address 8003 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : DU_test_tb.DU_test.VRAM.U0.inst_blk_mem_gen.\gnbram.gnativebmg.native_blk_mem_gen .\valid.cstr .\ramloop[2].ram.r .\prim_init.ram .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 129901.000 ns.
A read was performed on address 8003 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : DU_test_tb.DU_test.VRAM.U0.inst_blk_mem_gen.\gnbram.gnativebmg.native_blk_mem_gen .\valid.cstr .\ramloop[3].ram.r .\prim_init.ram .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 129901.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : DU_test_tb.DU_test.VRAM.U0.inst_blk_mem_gen.\gnbram.gnativebmg.native_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_init.ram .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 129903.000 ns.
A read was performed on address 8003 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : DU_test_tb.DU_test.VRAM.U0.inst_blk_mem_gen.\gnbram.gnativebmg.native_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_init.ram .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 129903.000 ns.
A read was performed on address 8003 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : DU_test_tb.DU_test.VRAM.U0.inst_blk_mem_gen.\gnbram.gnativebmg.native_blk_mem_gen .\valid.cstr .\ramloop[2].ram.r .\prim_init.ram .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 129903.000 ns.
A read was performed on address 8003 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : DU_test_tb.DU_test.VRAM.U0.inst_blk_mem_gen.\gnbram.gnativebmg.native_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_init.ram .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 129905.000 ns.
A read was performed on address 8003 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : DU_test_tb.DU_test.VRAM.U0.inst_blk_mem_gen.\gnbram.gnativebmg.native_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_init.ram .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 129905.000 ns.
A read was performed on address 8003 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : DU_test_tb.DU_test.VRAM.U0.inst_blk_mem_gen.\gnbram.gnativebmg.native_blk_mem_gen .\valid.cstr .\ramloop[2].ram.r .\prim_init.ram .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 129905.000 ns.
A read was performed on address 8003 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : DU_test_tb.DU_test.VRAM.U0.inst_blk_mem_gen.\gnbram.gnativebmg.native_blk_mem_gen .\valid.cstr .\ramloop[3].ram.r .\prim_init.ram .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 129905.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : DU_test_tb.DU_test.VRAM.U0.inst_blk_mem_gen.\gnbram.gnativebmg.native_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_init.ram .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 129907.000 ns.
A read was performed on address 8003 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : DU_test_tb.DU_test.VRAM.U0.inst_blk_mem_gen.\gnbram.gnativebmg.native_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_init.ram .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 129907.000 ns.
A read was performed on address 8003 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : DU_test_tb.DU_test.VRAM.U0.inst_blk_mem_gen.\gnbram.gnativebmg.native_blk_mem_gen .\valid.cstr .\ramloop[2].ram.r .\prim_init.ram .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 129907.000 ns.
A read was performed on address 8003 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : DU_test_tb.DU_test.VRAM.U0.inst_blk_mem_gen.\gnbram.gnativebmg.native_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_init.ram .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 134053.000 ns.
A read was performed on address 8003 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : DU_test_tb.DU_test.VRAM.U0.inst_blk_mem_gen.\gnbram.gnativebmg.native_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_init.ram .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 134053.000 ns.
A read was performed on address 8003 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : DU_test_tb.DU_test.VRAM.U0.inst_blk_mem_gen.\gnbram.gnativebmg.native_blk_mem_gen .\valid.cstr .\ramloop[2].ram.r .\prim_init.ram .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 134053.000 ns.
A read was performed on address 8003 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : DU_test_tb.DU_test.VRAM.U0.inst_blk_mem_gen.\gnbram.gnativebmg.native_blk_mem_gen .\valid.cstr .\ramloop[3].ram.r .\prim_init.ram .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 134053.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : DU_test_tb.DU_test.VRAM.U0.inst_blk_mem_gen.\gnbram.gnativebmg.native_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_init.ram .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 134055.000 ns.
A read was performed on address 8003 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : DU_test_tb.DU_test.VRAM.U0.inst_blk_mem_gen.\gnbram.gnativebmg.native_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_init.ram .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 134055.000 ns.
A read was performed on address 8003 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : DU_test_tb.DU_test.VRAM.U0.inst_blk_mem_gen.\gnbram.gnativebmg.native_blk_mem_gen .\valid.cstr .\ramloop[2].ram.r .\prim_init.ram .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 134055.000 ns.
A read was performed on address 8003 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : DU_test_tb.DU_test.VRAM.U0.inst_blk_mem_gen.\gnbram.gnativebmg.native_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_init.ram .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 134057.000 ns.
A read was performed on address 8003 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : DU_test_tb.DU_test.VRAM.U0.inst_blk_mem_gen.\gnbram.gnativebmg.native_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_init.ram .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 134057.000 ns.
A read was performed on address 8003 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : DU_test_tb.DU_test.VRAM.U0.inst_blk_mem_gen.\gnbram.gnativebmg.native_blk_mem_gen .\valid.cstr .\ramloop[2].ram.r .\prim_init.ram .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 134057.000 ns.
A read was performed on address 8003 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : DU_test_tb.DU_test.VRAM.U0.inst_blk_mem_gen.\gnbram.gnativebmg.native_blk_mem_gen .\valid.cstr .\ramloop[3].ram.r .\prim_init.ram .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 134057.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : DU_test_tb.DU_test.VRAM.U0.inst_blk_mem_gen.\gnbram.gnativebmg.native_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_init.ram .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 134059.000 ns.
A read was performed on address 8003 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : DU_test_tb.DU_test.VRAM.U0.inst_blk_mem_gen.\gnbram.gnativebmg.native_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_init.ram .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 134059.000 ns.
A read was performed on address 8003 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : DU_test_tb.DU_test.VRAM.U0.inst_blk_mem_gen.\gnbram.gnativebmg.native_blk_mem_gen .\valid.cstr .\ramloop[2].ram.r .\prim_init.ram .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 134059.000 ns.
A read was performed on address 8003 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : DU_test_tb.DU_test.VRAM.U0.inst_blk_mem_gen.\gnbram.gnativebmg.native_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_init.ram .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 134061.000 ns.
A read was performed on address 8003 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : DU_test_tb.DU_test.VRAM.U0.inst_blk_mem_gen.\gnbram.gnativebmg.native_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_init.ram .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 134061.000 ns.
A read was performed on address 8003 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : DU_test_tb.DU_test.VRAM.U0.inst_blk_mem_gen.\gnbram.gnativebmg.native_blk_mem_gen .\valid.cstr .\ramloop[2].ram.r .\prim_init.ram .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 134061.000 ns.
A read was performed on address 8003 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : DU_test_tb.DU_test.VRAM.U0.inst_blk_mem_gen.\gnbram.gnativebmg.native_blk_mem_gen .\valid.cstr .\ramloop[3].ram.r .\prim_init.ram .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 134061.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : DU_test_tb.DU_test.VRAM.U0.inst_blk_mem_gen.\gnbram.gnativebmg.native_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_init.ram .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 134063.000 ns.
A read was performed on address 8003 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : DU_test_tb.DU_test.VRAM.U0.inst_blk_mem_gen.\gnbram.gnativebmg.native_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_init.ram .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 134063.000 ns.
A read was performed on address 8003 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : DU_test_tb.DU_test.VRAM.U0.inst_blk_mem_gen.\gnbram.gnativebmg.native_blk_mem_gen .\valid.cstr .\ramloop[2].ram.r .\prim_init.ram .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 134063.000 ns.
A read was performed on address 8003 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : DU_test_tb.DU_test.VRAM.U0.inst_blk_mem_gen.\gnbram.gnativebmg.native_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_init.ram .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 134065.000 ns.
A read was performed on address 8003 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : DU_test_tb.DU_test.VRAM.U0.inst_blk_mem_gen.\gnbram.gnativebmg.native_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_init.ram .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 134065.000 ns.
A read was performed on address 8003 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : DU_test_tb.DU_test.VRAM.U0.inst_blk_mem_gen.\gnbram.gnativebmg.native_blk_mem_gen .\valid.cstr .\ramloop[2].ram.r .\prim_init.ram .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 134065.000 ns.
A read was performed on address 8003 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : DU_test_tb.DU_test.VRAM.U0.inst_blk_mem_gen.\gnbram.gnativebmg.native_blk_mem_gen .\valid.cstr .\ramloop[3].ram.r .\prim_init.ram .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 134065.000 ns.
A read was performed on address 801f (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : DU_test_tb.DU_test.VRAM.U0.inst_blk_mem_gen.\gnbram.gnativebmg.native_blk_mem_gen .\valid.cstr .\ramloop[0].ram.r .\prim_init.ram .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 134067.000 ns.
A read was performed on address 8003 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : DU_test_tb.DU_test.VRAM.U0.inst_blk_mem_gen.\gnbram.gnativebmg.native_blk_mem_gen .\valid.cstr .\ramloop[1].ram.r .\prim_init.ram .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 134067.000 ns.
A read was performed on address 8003 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
Memory Collision Error on RAMB36E1 : DU_test_tb.DU_test.VRAM.U0.inst_blk_mem_gen.\gnbram.gnativebmg.native_blk_mem_gen .\valid.cstr .\ramloop[2].ram.r .\prim_init.ram .\DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram .\gen_tdp.INT_RAMB_TDP .chk_for_col_msg at simulation time 134067.000 ns.
A read was performed on address 8003 (hex) of port B while a write was requested to the same address on port A.  The write will be successful however the read value on port B is unknown until the next CLKB cycle.
