

================================================================
== Vitis HLS Report for 'receiver_Pipeline_VITIS_LOOP_207_15'
================================================================
* Date:           Sat May 11 11:31:28 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        receiver
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  4.696 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       21|       21|  0.168 us|  0.168 us|   21|   21|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_207_15  |       19|       19|         3|          1|          1|    17|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.41>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.58ns)   --->   "%store_ln0 = store i9 0, i9 %i"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body550.0.split"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%i_11 = load i9 %i" [receiver.cpp:207]   --->   Operation 9 'load' 'i_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%lshr_ln813_6 = partselect i6 @_ssdm_op_PartSelect.i6.i9.i32.i32, i9 %i_11, i32 3, i32 8"   --->   Operation 10 'partselect' 'lshr_ln813_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln813 = zext i6 %lshr_ln813_6"   --->   Operation 11 'zext' 'zext_ln813' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%arr_3_I_V_addr = getelementptr i26 %arr_3_I_V, i64 0, i64 %zext_ln813"   --->   Operation 12 'getelementptr' 'arr_3_I_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [2/2] (2.32ns)   --->   "%lhs_V = load i6 %arr_3_I_V_addr"   --->   Operation 13 'load' 'lhs_V' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 35> <RAM>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%arr_3_I_V_1_addr = getelementptr i26 %arr_3_I_V_1, i64 0, i64 %zext_ln813"   --->   Operation 14 'getelementptr' 'arr_3_I_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [2/2] (2.32ns)   --->   "%rhs = load i6 %arr_3_I_V_1_addr"   --->   Operation 15 'load' 'rhs' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 35> <RAM>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i5 @_ssdm_op_PartSelect.i5.i9.i32.i32, i9 %i_11, i32 4, i32 8" [receiver.cpp:209]   --->   Operation 16 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%arr_3_Q_V_addr = getelementptr i26 %arr_3_Q_V, i64 0, i64 %zext_ln813"   --->   Operation 17 'getelementptr' 'arr_3_Q_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (2.32ns)   --->   "%lhs_V_14 = load i6 %arr_3_Q_V_addr"   --->   Operation 18 'load' 'lhs_V_14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 35> <RAM>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%arr_3_Q_V_1_addr = getelementptr i26 %arr_3_Q_V_1, i64 0, i64 %zext_ln813"   --->   Operation 19 'getelementptr' 'arr_3_Q_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (2.32ns)   --->   "%rhs_14 = load i6 %arr_3_Q_V_1_addr"   --->   Operation 20 'load' 'rhs_14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 35> <RAM>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%arr_3_I_V_2_addr = getelementptr i26 %arr_3_I_V_2, i64 0, i64 %zext_ln813"   --->   Operation 21 'getelementptr' 'arr_3_I_V_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (2.32ns)   --->   "%lhs_V_15 = load i6 %arr_3_I_V_2_addr"   --->   Operation 22 'load' 'lhs_V_15' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 35> <RAM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%arr_3_I_V_3_addr = getelementptr i26 %arr_3_I_V_3, i64 0, i64 %zext_ln813"   --->   Operation 23 'getelementptr' 'arr_3_I_V_3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (2.32ns)   --->   "%rhs_15 = load i6 %arr_3_I_V_3_addr"   --->   Operation 24 'load' 'rhs_15' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 35> <RAM>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%arr_3_Q_V_2_addr = getelementptr i26 %arr_3_Q_V_2, i64 0, i64 %zext_ln813"   --->   Operation 25 'getelementptr' 'arr_3_Q_V_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [2/2] (2.32ns)   --->   "%lhs_V_16 = load i6 %arr_3_Q_V_2_addr"   --->   Operation 26 'load' 'lhs_V_16' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 35> <RAM>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%arr_3_Q_V_3_addr = getelementptr i26 %arr_3_Q_V_3, i64 0, i64 %zext_ln813"   --->   Operation 27 'getelementptr' 'arr_3_Q_V_3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [2/2] (2.32ns)   --->   "%rhs_16 = load i6 %arr_3_Q_V_3_addr"   --->   Operation 28 'load' 'rhs_16' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 35> <RAM>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%arr_3_I_V_4_addr = getelementptr i26 %arr_3_I_V_4, i64 0, i64 %zext_ln813"   --->   Operation 29 'getelementptr' 'arr_3_I_V_4_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (2.32ns)   --->   "%lhs_V_17 = load i6 %arr_3_I_V_4_addr"   --->   Operation 30 'load' 'lhs_V_17' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 35> <RAM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%arr_3_I_V_5_addr = getelementptr i26 %arr_3_I_V_5, i64 0, i64 %zext_ln813"   --->   Operation 31 'getelementptr' 'arr_3_I_V_5_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (2.32ns)   --->   "%rhs_17 = load i6 %arr_3_I_V_5_addr"   --->   Operation 32 'load' 'rhs_17' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 35> <RAM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%arr_3_Q_V_4_addr = getelementptr i26 %arr_3_Q_V_4, i64 0, i64 %zext_ln813"   --->   Operation 33 'getelementptr' 'arr_3_Q_V_4_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [2/2] (2.32ns)   --->   "%lhs_V_18 = load i6 %arr_3_Q_V_4_addr"   --->   Operation 34 'load' 'lhs_V_18' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 35> <RAM>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%arr_3_Q_V_5_addr = getelementptr i26 %arr_3_Q_V_5, i64 0, i64 %zext_ln813"   --->   Operation 35 'getelementptr' 'arr_3_Q_V_5_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [2/2] (2.32ns)   --->   "%rhs_18 = load i6 %arr_3_Q_V_5_addr"   --->   Operation 36 'load' 'rhs_18' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 35> <RAM>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%arr_3_I_V_6_addr = getelementptr i26 %arr_3_I_V_6, i64 0, i64 %zext_ln813"   --->   Operation 37 'getelementptr' 'arr_3_I_V_6_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [2/2] (2.32ns)   --->   "%lhs_V_19 = load i6 %arr_3_I_V_6_addr"   --->   Operation 38 'load' 'lhs_V_19' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 35> <RAM>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%arr_3_I_V_7_addr = getelementptr i26 %arr_3_I_V_7, i64 0, i64 %zext_ln813"   --->   Operation 39 'getelementptr' 'arr_3_I_V_7_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [2/2] (2.32ns)   --->   "%rhs_19 = load i6 %arr_3_I_V_7_addr"   --->   Operation 40 'load' 'rhs_19' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 35> <RAM>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%arr_3_Q_V_6_addr = getelementptr i26 %arr_3_Q_V_6, i64 0, i64 %zext_ln813"   --->   Operation 41 'getelementptr' 'arr_3_Q_V_6_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [2/2] (2.32ns)   --->   "%lhs_V_20 = load i6 %arr_3_Q_V_6_addr"   --->   Operation 42 'load' 'lhs_V_20' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 35> <RAM>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%arr_3_Q_V_7_addr = getelementptr i26 %arr_3_Q_V_7, i64 0, i64 %zext_ln813"   --->   Operation 43 'getelementptr' 'arr_3_Q_V_7_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [2/2] (2.32ns)   --->   "%rhs_20 = load i6 %arr_3_Q_V_7_addr"   --->   Operation 44 'load' 'rhs_20' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 35> <RAM>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln207)   --->   "%or_ln207 = or i9 %i_11, i9 8" [receiver.cpp:207]   --->   Operation 45 'or' 'or_ln207' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (1.66ns) (out node of the LUT)   --->   "%icmp_ln207 = icmp_ult  i9 %or_ln207, i9 280" [receiver.cpp:207]   --->   Operation 46 'icmp' 'icmp_ln207' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln207 = br i1 %icmp_ln207, void %for.end571.exitStub, void %for.body550.4" [receiver.cpp:207]   --->   Operation 47 'br' 'br_ln207' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%or_ln813 = or i6 %lshr_ln813_6, i6 1"   --->   Operation 48 'or' 'or_ln813' <Predicate = (icmp_ln207)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln813_1 = zext i6 %or_ln813"   --->   Operation 49 'zext' 'zext_ln813_1' <Predicate = (icmp_ln207)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%arr_3_I_V_addr_1 = getelementptr i26 %arr_3_I_V, i64 0, i64 %zext_ln813_1"   --->   Operation 50 'getelementptr' 'arr_3_I_V_addr_1' <Predicate = (icmp_ln207)> <Delay = 0.00>
ST_1 : Operation 51 [2/2] (2.32ns)   --->   "%lhs_V_21 = load i6 %arr_3_I_V_addr_1"   --->   Operation 51 'load' 'lhs_V_21' <Predicate = (icmp_ln207)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 35> <RAM>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%arr_3_I_V_1_addr_1 = getelementptr i26 %arr_3_I_V_1, i64 0, i64 %zext_ln813_1"   --->   Operation 52 'getelementptr' 'arr_3_I_V_1_addr_1' <Predicate = (icmp_ln207)> <Delay = 0.00>
ST_1 : Operation 53 [2/2] (2.32ns)   --->   "%rhs_21 = load i6 %arr_3_I_V_1_addr_1"   --->   Operation 53 'load' 'rhs_21' <Predicate = (icmp_ln207)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 35> <RAM>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%arr_3_Q_V_addr_1 = getelementptr i26 %arr_3_Q_V, i64 0, i64 %zext_ln813_1"   --->   Operation 54 'getelementptr' 'arr_3_Q_V_addr_1' <Predicate = (icmp_ln207)> <Delay = 0.00>
ST_1 : Operation 55 [2/2] (2.32ns)   --->   "%lhs_V_22 = load i6 %arr_3_Q_V_addr_1"   --->   Operation 55 'load' 'lhs_V_22' <Predicate = (icmp_ln207)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 35> <RAM>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%arr_3_Q_V_1_addr_1 = getelementptr i26 %arr_3_Q_V_1, i64 0, i64 %zext_ln813_1"   --->   Operation 56 'getelementptr' 'arr_3_Q_V_1_addr_1' <Predicate = (icmp_ln207)> <Delay = 0.00>
ST_1 : Operation 57 [2/2] (2.32ns)   --->   "%rhs_22 = load i6 %arr_3_Q_V_1_addr_1"   --->   Operation 57 'load' 'rhs_22' <Predicate = (icmp_ln207)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 35> <RAM>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%arr_3_I_V_2_addr_1 = getelementptr i26 %arr_3_I_V_2, i64 0, i64 %zext_ln813_1"   --->   Operation 58 'getelementptr' 'arr_3_I_V_2_addr_1' <Predicate = (icmp_ln207)> <Delay = 0.00>
ST_1 : Operation 59 [2/2] (2.32ns)   --->   "%lhs_V_23 = load i6 %arr_3_I_V_2_addr_1"   --->   Operation 59 'load' 'lhs_V_23' <Predicate = (icmp_ln207)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 35> <RAM>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%arr_3_I_V_3_addr_1 = getelementptr i26 %arr_3_I_V_3, i64 0, i64 %zext_ln813_1"   --->   Operation 60 'getelementptr' 'arr_3_I_V_3_addr_1' <Predicate = (icmp_ln207)> <Delay = 0.00>
ST_1 : Operation 61 [2/2] (2.32ns)   --->   "%rhs_23 = load i6 %arr_3_I_V_3_addr_1"   --->   Operation 61 'load' 'rhs_23' <Predicate = (icmp_ln207)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 35> <RAM>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%arr_3_Q_V_2_addr_1 = getelementptr i26 %arr_3_Q_V_2, i64 0, i64 %zext_ln813_1"   --->   Operation 62 'getelementptr' 'arr_3_Q_V_2_addr_1' <Predicate = (icmp_ln207)> <Delay = 0.00>
ST_1 : Operation 63 [2/2] (2.32ns)   --->   "%lhs_V_24 = load i6 %arr_3_Q_V_2_addr_1"   --->   Operation 63 'load' 'lhs_V_24' <Predicate = (icmp_ln207)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 35> <RAM>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%arr_3_Q_V_3_addr_1 = getelementptr i26 %arr_3_Q_V_3, i64 0, i64 %zext_ln813_1"   --->   Operation 64 'getelementptr' 'arr_3_Q_V_3_addr_1' <Predicate = (icmp_ln207)> <Delay = 0.00>
ST_1 : Operation 65 [2/2] (2.32ns)   --->   "%rhs_24 = load i6 %arr_3_Q_V_3_addr_1"   --->   Operation 65 'load' 'rhs_24' <Predicate = (icmp_ln207)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 35> <RAM>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%arr_3_I_V_4_addr_1 = getelementptr i26 %arr_3_I_V_4, i64 0, i64 %zext_ln813_1"   --->   Operation 66 'getelementptr' 'arr_3_I_V_4_addr_1' <Predicate = (icmp_ln207)> <Delay = 0.00>
ST_1 : Operation 67 [2/2] (2.32ns)   --->   "%lhs_V_25 = load i6 %arr_3_I_V_4_addr_1"   --->   Operation 67 'load' 'lhs_V_25' <Predicate = (icmp_ln207)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 35> <RAM>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%arr_3_I_V_5_addr_1 = getelementptr i26 %arr_3_I_V_5, i64 0, i64 %zext_ln813_1"   --->   Operation 68 'getelementptr' 'arr_3_I_V_5_addr_1' <Predicate = (icmp_ln207)> <Delay = 0.00>
ST_1 : Operation 69 [2/2] (2.32ns)   --->   "%rhs_25 = load i6 %arr_3_I_V_5_addr_1"   --->   Operation 69 'load' 'rhs_25' <Predicate = (icmp_ln207)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 35> <RAM>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%arr_3_Q_V_4_addr_1 = getelementptr i26 %arr_3_Q_V_4, i64 0, i64 %zext_ln813_1"   --->   Operation 70 'getelementptr' 'arr_3_Q_V_4_addr_1' <Predicate = (icmp_ln207)> <Delay = 0.00>
ST_1 : Operation 71 [2/2] (2.32ns)   --->   "%lhs_V_26 = load i6 %arr_3_Q_V_4_addr_1"   --->   Operation 71 'load' 'lhs_V_26' <Predicate = (icmp_ln207)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 35> <RAM>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%arr_3_Q_V_5_addr_1 = getelementptr i26 %arr_3_Q_V_5, i64 0, i64 %zext_ln813_1"   --->   Operation 72 'getelementptr' 'arr_3_Q_V_5_addr_1' <Predicate = (icmp_ln207)> <Delay = 0.00>
ST_1 : Operation 73 [2/2] (2.32ns)   --->   "%rhs_26 = load i6 %arr_3_Q_V_5_addr_1"   --->   Operation 73 'load' 'rhs_26' <Predicate = (icmp_ln207)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 35> <RAM>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%arr_3_I_V_6_addr_1 = getelementptr i26 %arr_3_I_V_6, i64 0, i64 %zext_ln813_1"   --->   Operation 74 'getelementptr' 'arr_3_I_V_6_addr_1' <Predicate = (icmp_ln207)> <Delay = 0.00>
ST_1 : Operation 75 [2/2] (2.32ns)   --->   "%lhs_V_27 = load i6 %arr_3_I_V_6_addr_1"   --->   Operation 75 'load' 'lhs_V_27' <Predicate = (icmp_ln207)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 35> <RAM>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%arr_3_I_V_7_addr_1 = getelementptr i26 %arr_3_I_V_7, i64 0, i64 %zext_ln813_1"   --->   Operation 76 'getelementptr' 'arr_3_I_V_7_addr_1' <Predicate = (icmp_ln207)> <Delay = 0.00>
ST_1 : Operation 77 [2/2] (2.32ns)   --->   "%rhs_27 = load i6 %arr_3_I_V_7_addr_1"   --->   Operation 77 'load' 'rhs_27' <Predicate = (icmp_ln207)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 35> <RAM>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%arr_3_Q_V_6_addr_1 = getelementptr i26 %arr_3_Q_V_6, i64 0, i64 %zext_ln813_1"   --->   Operation 78 'getelementptr' 'arr_3_Q_V_6_addr_1' <Predicate = (icmp_ln207)> <Delay = 0.00>
ST_1 : Operation 79 [2/2] (2.32ns)   --->   "%lhs_V_28 = load i6 %arr_3_Q_V_6_addr_1"   --->   Operation 79 'load' 'lhs_V_28' <Predicate = (icmp_ln207)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 35> <RAM>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%arr_3_Q_V_7_addr_1 = getelementptr i26 %arr_3_Q_V_7, i64 0, i64 %zext_ln813_1"   --->   Operation 80 'getelementptr' 'arr_3_Q_V_7_addr_1' <Predicate = (icmp_ln207)> <Delay = 0.00>
ST_1 : Operation 81 [2/2] (2.32ns)   --->   "%rhs_28 = load i6 %arr_3_Q_V_7_addr_1"   --->   Operation 81 'load' 'rhs_28' <Predicate = (icmp_ln207)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 35> <RAM>
ST_1 : Operation 82 [1/1] (1.82ns)   --->   "%add_ln207 = add i9 %i_11, i9 16" [receiver.cpp:207]   --->   Operation 82 'add' 'add_ln207' <Predicate = (icmp_ln207)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (1.58ns)   --->   "%store_ln207 = store i9 %add_ln207, i9 %i" [receiver.cpp:207]   --->   Operation 83 'store' 'store_ln207' <Predicate = (icmp_ln207)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 4.69>
ST_2 : Operation 84 [1/2] (2.32ns)   --->   "%lhs_V = load i6 %arr_3_I_V_addr"   --->   Operation 84 'load' 'lhs_V' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 35> <RAM>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln813 = sext i26 %lhs_V"   --->   Operation 85 'sext' 'sext_ln813' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/2] (2.32ns)   --->   "%rhs = load i6 %arr_3_I_V_1_addr"   --->   Operation 86 'load' 'rhs' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 35> <RAM>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln813_32 = sext i26 %rhs"   --->   Operation 87 'sext' 'sext_ln813_32' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (2.37ns)   --->   "%ret_V = add i27 %sext_ln813_32, i27 %sext_ln813"   --->   Operation 88 'add' 'ret_V' <Predicate = true> <Delay = 2.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/2] (2.32ns)   --->   "%lhs_V_14 = load i6 %arr_3_Q_V_addr"   --->   Operation 89 'load' 'lhs_V_14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 35> <RAM>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln813_33 = sext i26 %lhs_V_14"   --->   Operation 90 'sext' 'sext_ln813_33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/2] (2.32ns)   --->   "%rhs_14 = load i6 %arr_3_Q_V_1_addr"   --->   Operation 91 'load' 'rhs_14' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 35> <RAM>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%sext_ln813_34 = sext i26 %rhs_14"   --->   Operation 92 'sext' 'sext_ln813_34' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (2.37ns)   --->   "%ret_V_45 = add i27 %sext_ln813_34, i27 %sext_ln813_33"   --->   Operation 93 'add' 'ret_V_45' <Predicate = true> <Delay = 2.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/2] (2.32ns)   --->   "%lhs_V_15 = load i6 %arr_3_I_V_2_addr"   --->   Operation 94 'load' 'lhs_V_15' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 35> <RAM>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln813_35 = sext i26 %lhs_V_15"   --->   Operation 95 'sext' 'sext_ln813_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/2] (2.32ns)   --->   "%rhs_15 = load i6 %arr_3_I_V_3_addr"   --->   Operation 96 'load' 'rhs_15' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 35> <RAM>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln813_36 = sext i26 %rhs_15"   --->   Operation 97 'sext' 'sext_ln813_36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (2.37ns)   --->   "%ret_V_46 = add i27 %sext_ln813_36, i27 %sext_ln813_35"   --->   Operation 98 'add' 'ret_V_46' <Predicate = true> <Delay = 2.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 99 [1/2] (2.32ns)   --->   "%lhs_V_16 = load i6 %arr_3_Q_V_2_addr"   --->   Operation 99 'load' 'lhs_V_16' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 35> <RAM>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%sext_ln813_37 = sext i26 %lhs_V_16"   --->   Operation 100 'sext' 'sext_ln813_37' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/2] (2.32ns)   --->   "%rhs_16 = load i6 %arr_3_Q_V_3_addr"   --->   Operation 101 'load' 'rhs_16' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 35> <RAM>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln813_38 = sext i26 %rhs_16"   --->   Operation 102 'sext' 'sext_ln813_38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (2.37ns)   --->   "%ret_V_47 = add i27 %sext_ln813_38, i27 %sext_ln813_37"   --->   Operation 103 'add' 'ret_V_47' <Predicate = true> <Delay = 2.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/2] (2.32ns)   --->   "%lhs_V_17 = load i6 %arr_3_I_V_4_addr"   --->   Operation 104 'load' 'lhs_V_17' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 35> <RAM>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%sext_ln813_39 = sext i26 %lhs_V_17"   --->   Operation 105 'sext' 'sext_ln813_39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 106 [1/2] (2.32ns)   --->   "%rhs_17 = load i6 %arr_3_I_V_5_addr"   --->   Operation 106 'load' 'rhs_17' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 35> <RAM>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln813_40 = sext i26 %rhs_17"   --->   Operation 107 'sext' 'sext_ln813_40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (2.37ns)   --->   "%ret_V_48 = add i27 %sext_ln813_40, i27 %sext_ln813_39"   --->   Operation 108 'add' 'ret_V_48' <Predicate = true> <Delay = 2.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/2] (2.32ns)   --->   "%lhs_V_18 = load i6 %arr_3_Q_V_4_addr"   --->   Operation 109 'load' 'lhs_V_18' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 35> <RAM>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln813_41 = sext i26 %lhs_V_18"   --->   Operation 110 'sext' 'sext_ln813_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 111 [1/2] (2.32ns)   --->   "%rhs_18 = load i6 %arr_3_Q_V_5_addr"   --->   Operation 111 'load' 'rhs_18' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 35> <RAM>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln813_42 = sext i26 %rhs_18"   --->   Operation 112 'sext' 'sext_ln813_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (2.37ns)   --->   "%ret_V_49 = add i27 %sext_ln813_42, i27 %sext_ln813_41"   --->   Operation 113 'add' 'ret_V_49' <Predicate = true> <Delay = 2.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 114 [1/2] (2.32ns)   --->   "%lhs_V_19 = load i6 %arr_3_I_V_6_addr"   --->   Operation 114 'load' 'lhs_V_19' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 35> <RAM>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%sext_ln813_43 = sext i26 %lhs_V_19"   --->   Operation 115 'sext' 'sext_ln813_43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [1/2] (2.32ns)   --->   "%rhs_19 = load i6 %arr_3_I_V_7_addr"   --->   Operation 116 'load' 'rhs_19' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 35> <RAM>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln813_44 = sext i26 %rhs_19"   --->   Operation 117 'sext' 'sext_ln813_44' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (2.37ns)   --->   "%ret_V_50 = add i27 %sext_ln813_44, i27 %sext_ln813_43"   --->   Operation 118 'add' 'ret_V_50' <Predicate = true> <Delay = 2.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 119 [1/2] (2.32ns)   --->   "%lhs_V_20 = load i6 %arr_3_Q_V_6_addr"   --->   Operation 119 'load' 'lhs_V_20' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 35> <RAM>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%sext_ln813_45 = sext i26 %lhs_V_20"   --->   Operation 120 'sext' 'sext_ln813_45' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 121 [1/2] (2.32ns)   --->   "%rhs_20 = load i6 %arr_3_Q_V_7_addr"   --->   Operation 121 'load' 'rhs_20' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 35> <RAM>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln813_46 = sext i26 %rhs_20"   --->   Operation 122 'sext' 'sext_ln813_46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (2.37ns)   --->   "%ret_V_51 = add i27 %sext_ln813_46, i27 %sext_ln813_45"   --->   Operation 123 'add' 'ret_V_51' <Predicate = true> <Delay = 2.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 124 [1/2] (2.32ns)   --->   "%lhs_V_21 = load i6 %arr_3_I_V_addr_1"   --->   Operation 124 'load' 'lhs_V_21' <Predicate = (icmp_ln207)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 35> <RAM>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%sext_ln813_47 = sext i26 %lhs_V_21"   --->   Operation 125 'sext' 'sext_ln813_47' <Predicate = (icmp_ln207)> <Delay = 0.00>
ST_2 : Operation 126 [1/2] (2.32ns)   --->   "%rhs_21 = load i6 %arr_3_I_V_1_addr_1"   --->   Operation 126 'load' 'rhs_21' <Predicate = (icmp_ln207)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 35> <RAM>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln813_48 = sext i26 %rhs_21"   --->   Operation 127 'sext' 'sext_ln813_48' <Predicate = (icmp_ln207)> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (2.37ns)   --->   "%ret_V_52 = add i27 %sext_ln813_48, i27 %sext_ln813_47"   --->   Operation 128 'add' 'ret_V_52' <Predicate = (icmp_ln207)> <Delay = 2.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 129 [1/2] (2.32ns)   --->   "%lhs_V_22 = load i6 %arr_3_Q_V_addr_1"   --->   Operation 129 'load' 'lhs_V_22' <Predicate = (icmp_ln207)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 35> <RAM>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%sext_ln813_49 = sext i26 %lhs_V_22"   --->   Operation 130 'sext' 'sext_ln813_49' <Predicate = (icmp_ln207)> <Delay = 0.00>
ST_2 : Operation 131 [1/2] (2.32ns)   --->   "%rhs_22 = load i6 %arr_3_Q_V_1_addr_1"   --->   Operation 131 'load' 'rhs_22' <Predicate = (icmp_ln207)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 35> <RAM>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln813_50 = sext i26 %rhs_22"   --->   Operation 132 'sext' 'sext_ln813_50' <Predicate = (icmp_ln207)> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (2.37ns)   --->   "%ret_V_53 = add i27 %sext_ln813_50, i27 %sext_ln813_49"   --->   Operation 133 'add' 'ret_V_53' <Predicate = (icmp_ln207)> <Delay = 2.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 134 [1/2] (2.32ns)   --->   "%lhs_V_23 = load i6 %arr_3_I_V_2_addr_1"   --->   Operation 134 'load' 'lhs_V_23' <Predicate = (icmp_ln207)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 35> <RAM>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%sext_ln813_51 = sext i26 %lhs_V_23"   --->   Operation 135 'sext' 'sext_ln813_51' <Predicate = (icmp_ln207)> <Delay = 0.00>
ST_2 : Operation 136 [1/2] (2.32ns)   --->   "%rhs_23 = load i6 %arr_3_I_V_3_addr_1"   --->   Operation 136 'load' 'rhs_23' <Predicate = (icmp_ln207)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 35> <RAM>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%sext_ln813_52 = sext i26 %rhs_23"   --->   Operation 137 'sext' 'sext_ln813_52' <Predicate = (icmp_ln207)> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (2.37ns)   --->   "%ret_V_54 = add i27 %sext_ln813_52, i27 %sext_ln813_51"   --->   Operation 138 'add' 'ret_V_54' <Predicate = (icmp_ln207)> <Delay = 2.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 139 [1/2] (2.32ns)   --->   "%lhs_V_24 = load i6 %arr_3_Q_V_2_addr_1"   --->   Operation 139 'load' 'lhs_V_24' <Predicate = (icmp_ln207)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 35> <RAM>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%sext_ln813_53 = sext i26 %lhs_V_24"   --->   Operation 140 'sext' 'sext_ln813_53' <Predicate = (icmp_ln207)> <Delay = 0.00>
ST_2 : Operation 141 [1/2] (2.32ns)   --->   "%rhs_24 = load i6 %arr_3_Q_V_3_addr_1"   --->   Operation 141 'load' 'rhs_24' <Predicate = (icmp_ln207)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 35> <RAM>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%sext_ln813_54 = sext i26 %rhs_24"   --->   Operation 142 'sext' 'sext_ln813_54' <Predicate = (icmp_ln207)> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (2.37ns)   --->   "%ret_V_55 = add i27 %sext_ln813_54, i27 %sext_ln813_53"   --->   Operation 143 'add' 'ret_V_55' <Predicate = (icmp_ln207)> <Delay = 2.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 144 [1/2] (2.32ns)   --->   "%lhs_V_25 = load i6 %arr_3_I_V_4_addr_1"   --->   Operation 144 'load' 'lhs_V_25' <Predicate = (icmp_ln207)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 35> <RAM>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%sext_ln813_55 = sext i26 %lhs_V_25"   --->   Operation 145 'sext' 'sext_ln813_55' <Predicate = (icmp_ln207)> <Delay = 0.00>
ST_2 : Operation 146 [1/2] (2.32ns)   --->   "%rhs_25 = load i6 %arr_3_I_V_5_addr_1"   --->   Operation 146 'load' 'rhs_25' <Predicate = (icmp_ln207)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 35> <RAM>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%sext_ln813_56 = sext i26 %rhs_25"   --->   Operation 147 'sext' 'sext_ln813_56' <Predicate = (icmp_ln207)> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (2.37ns)   --->   "%ret_V_56 = add i27 %sext_ln813_56, i27 %sext_ln813_55"   --->   Operation 148 'add' 'ret_V_56' <Predicate = (icmp_ln207)> <Delay = 2.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 149 [1/2] (2.32ns)   --->   "%lhs_V_26 = load i6 %arr_3_Q_V_4_addr_1"   --->   Operation 149 'load' 'lhs_V_26' <Predicate = (icmp_ln207)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 35> <RAM>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%sext_ln813_57 = sext i26 %lhs_V_26"   --->   Operation 150 'sext' 'sext_ln813_57' <Predicate = (icmp_ln207)> <Delay = 0.00>
ST_2 : Operation 151 [1/2] (2.32ns)   --->   "%rhs_26 = load i6 %arr_3_Q_V_5_addr_1"   --->   Operation 151 'load' 'rhs_26' <Predicate = (icmp_ln207)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 35> <RAM>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%sext_ln813_58 = sext i26 %rhs_26"   --->   Operation 152 'sext' 'sext_ln813_58' <Predicate = (icmp_ln207)> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (2.37ns)   --->   "%ret_V_57 = add i27 %sext_ln813_58, i27 %sext_ln813_57"   --->   Operation 153 'add' 'ret_V_57' <Predicate = (icmp_ln207)> <Delay = 2.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 154 [1/2] (2.32ns)   --->   "%lhs_V_27 = load i6 %arr_3_I_V_6_addr_1"   --->   Operation 154 'load' 'lhs_V_27' <Predicate = (icmp_ln207)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 35> <RAM>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%sext_ln813_59 = sext i26 %lhs_V_27"   --->   Operation 155 'sext' 'sext_ln813_59' <Predicate = (icmp_ln207)> <Delay = 0.00>
ST_2 : Operation 156 [1/2] (2.32ns)   --->   "%rhs_27 = load i6 %arr_3_I_V_7_addr_1"   --->   Operation 156 'load' 'rhs_27' <Predicate = (icmp_ln207)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 35> <RAM>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%sext_ln813_60 = sext i26 %rhs_27"   --->   Operation 157 'sext' 'sext_ln813_60' <Predicate = (icmp_ln207)> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (2.37ns)   --->   "%ret_V_58 = add i27 %sext_ln813_60, i27 %sext_ln813_59"   --->   Operation 158 'add' 'ret_V_58' <Predicate = (icmp_ln207)> <Delay = 2.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 159 [1/2] (2.32ns)   --->   "%lhs_V_28 = load i6 %arr_3_Q_V_6_addr_1"   --->   Operation 159 'load' 'lhs_V_28' <Predicate = (icmp_ln207)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 35> <RAM>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%sext_ln813_61 = sext i26 %lhs_V_28"   --->   Operation 160 'sext' 'sext_ln813_61' <Predicate = (icmp_ln207)> <Delay = 0.00>
ST_2 : Operation 161 [1/2] (2.32ns)   --->   "%rhs_28 = load i6 %arr_3_Q_V_7_addr_1"   --->   Operation 161 'load' 'rhs_28' <Predicate = (icmp_ln207)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 26> <Depth = 35> <RAM>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%sext_ln813_62 = sext i26 %rhs_28"   --->   Operation 162 'sext' 'sext_ln813_62' <Predicate = (icmp_ln207)> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (2.37ns)   --->   "%ret_V_59 = add i27 %sext_ln813_62, i27 %sext_ln813_61"   --->   Operation 163 'add' 'ret_V_59' <Predicate = (icmp_ln207)> <Delay = 2.37> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.32>
ST_3 : Operation 164 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 164 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 165 [1/1] (0.00ns)   --->   "%specloopname_ln207 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1" [receiver.cpp:207]   --->   Operation 165 'specloopname' 'specloopname_ln207' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln209 = zext i5 %lshr_ln" [receiver.cpp:209]   --->   Operation 166 'zext' 'zext_ln209' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 167 [1/1] (0.00ns)   --->   "%arr_4_I_V_addr = getelementptr i27 %arr_4_I_V, i64 0, i64 %zext_ln209" [receiver.cpp:209]   --->   Operation 167 'getelementptr' 'arr_4_I_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 168 [1/1] (2.32ns)   --->   "%store_ln209 = store i27 %ret_V, i5 %arr_4_I_V_addr" [receiver.cpp:209]   --->   Operation 168 'store' 'store_ln209' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 18> <RAM>
ST_3 : Operation 169 [1/1] (0.00ns)   --->   "%arr_4_Q_V_addr = getelementptr i27 %arr_4_Q_V, i64 0, i64 %zext_ln209" [receiver.cpp:210]   --->   Operation 169 'getelementptr' 'arr_4_Q_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 170 [1/1] (2.32ns)   --->   "%store_ln210 = store i27 %ret_V_45, i5 %arr_4_Q_V_addr" [receiver.cpp:210]   --->   Operation 170 'store' 'store_ln210' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 18> <RAM>
ST_3 : Operation 171 [1/1] (0.00ns)   --->   "%arr_4_I_V_1_addr = getelementptr i27 %arr_4_I_V_1, i64 0, i64 %zext_ln209" [receiver.cpp:209]   --->   Operation 171 'getelementptr' 'arr_4_I_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 172 [1/1] (2.32ns)   --->   "%store_ln209 = store i27 %ret_V_46, i5 %arr_4_I_V_1_addr" [receiver.cpp:209]   --->   Operation 172 'store' 'store_ln209' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 18> <RAM>
ST_3 : Operation 173 [1/1] (0.00ns)   --->   "%arr_4_Q_V_1_addr = getelementptr i27 %arr_4_Q_V_1, i64 0, i64 %zext_ln209" [receiver.cpp:210]   --->   Operation 173 'getelementptr' 'arr_4_Q_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 174 [1/1] (2.32ns)   --->   "%store_ln210 = store i27 %ret_V_47, i5 %arr_4_Q_V_1_addr" [receiver.cpp:210]   --->   Operation 174 'store' 'store_ln210' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 18> <RAM>
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "%arr_4_I_V_2_addr = getelementptr i27 %arr_4_I_V_2, i64 0, i64 %zext_ln209" [receiver.cpp:209]   --->   Operation 175 'getelementptr' 'arr_4_I_V_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 176 [1/1] (2.32ns)   --->   "%store_ln209 = store i27 %ret_V_48, i5 %arr_4_I_V_2_addr" [receiver.cpp:209]   --->   Operation 176 'store' 'store_ln209' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 18> <RAM>
ST_3 : Operation 177 [1/1] (0.00ns)   --->   "%arr_4_Q_V_2_addr = getelementptr i27 %arr_4_Q_V_2, i64 0, i64 %zext_ln209" [receiver.cpp:210]   --->   Operation 177 'getelementptr' 'arr_4_Q_V_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 178 [1/1] (2.32ns)   --->   "%store_ln210 = store i27 %ret_V_49, i5 %arr_4_Q_V_2_addr" [receiver.cpp:210]   --->   Operation 178 'store' 'store_ln210' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 18> <RAM>
ST_3 : Operation 179 [1/1] (0.00ns)   --->   "%arr_4_I_V_3_addr = getelementptr i27 %arr_4_I_V_3, i64 0, i64 %zext_ln209" [receiver.cpp:209]   --->   Operation 179 'getelementptr' 'arr_4_I_V_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 180 [1/1] (2.32ns)   --->   "%store_ln209 = store i27 %ret_V_50, i5 %arr_4_I_V_3_addr" [receiver.cpp:209]   --->   Operation 180 'store' 'store_ln209' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 18> <RAM>
ST_3 : Operation 181 [1/1] (0.00ns)   --->   "%arr_4_Q_V_3_addr = getelementptr i27 %arr_4_Q_V_3, i64 0, i64 %zext_ln209" [receiver.cpp:210]   --->   Operation 181 'getelementptr' 'arr_4_Q_V_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 182 [1/1] (2.32ns)   --->   "%store_ln210 = store i27 %ret_V_51, i5 %arr_4_Q_V_3_addr" [receiver.cpp:210]   --->   Operation 182 'store' 'store_ln210' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 18> <RAM>
ST_3 : Operation 183 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 17, i64 17, i64 17"   --->   Operation 183 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 184 [1/1] (0.00ns)   --->   "%arr_4_I_V_4_addr = getelementptr i27 %arr_4_I_V_4, i64 0, i64 %zext_ln209" [receiver.cpp:209]   --->   Operation 184 'getelementptr' 'arr_4_I_V_4_addr' <Predicate = (icmp_ln207)> <Delay = 0.00>
ST_3 : Operation 185 [1/1] (2.32ns)   --->   "%store_ln209 = store i27 %ret_V_52, i5 %arr_4_I_V_4_addr" [receiver.cpp:209]   --->   Operation 185 'store' 'store_ln209' <Predicate = (icmp_ln207)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 18> <RAM>
ST_3 : Operation 186 [1/1] (0.00ns)   --->   "%arr_4_Q_V_4_addr = getelementptr i27 %arr_4_Q_V_4, i64 0, i64 %zext_ln209" [receiver.cpp:210]   --->   Operation 186 'getelementptr' 'arr_4_Q_V_4_addr' <Predicate = (icmp_ln207)> <Delay = 0.00>
ST_3 : Operation 187 [1/1] (2.32ns)   --->   "%store_ln210 = store i27 %ret_V_53, i5 %arr_4_Q_V_4_addr" [receiver.cpp:210]   --->   Operation 187 'store' 'store_ln210' <Predicate = (icmp_ln207)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 18> <RAM>
ST_3 : Operation 188 [1/1] (0.00ns)   --->   "%arr_4_I_V_5_addr = getelementptr i27 %arr_4_I_V_5, i64 0, i64 %zext_ln209" [receiver.cpp:209]   --->   Operation 188 'getelementptr' 'arr_4_I_V_5_addr' <Predicate = (icmp_ln207)> <Delay = 0.00>
ST_3 : Operation 189 [1/1] (2.32ns)   --->   "%store_ln209 = store i27 %ret_V_54, i5 %arr_4_I_V_5_addr" [receiver.cpp:209]   --->   Operation 189 'store' 'store_ln209' <Predicate = (icmp_ln207)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 18> <RAM>
ST_3 : Operation 190 [1/1] (0.00ns)   --->   "%arr_4_Q_V_5_addr = getelementptr i27 %arr_4_Q_V_5, i64 0, i64 %zext_ln209" [receiver.cpp:210]   --->   Operation 190 'getelementptr' 'arr_4_Q_V_5_addr' <Predicate = (icmp_ln207)> <Delay = 0.00>
ST_3 : Operation 191 [1/1] (2.32ns)   --->   "%store_ln210 = store i27 %ret_V_55, i5 %arr_4_Q_V_5_addr" [receiver.cpp:210]   --->   Operation 191 'store' 'store_ln210' <Predicate = (icmp_ln207)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 18> <RAM>
ST_3 : Operation 192 [1/1] (0.00ns)   --->   "%arr_4_I_V_6_addr = getelementptr i27 %arr_4_I_V_6, i64 0, i64 %zext_ln209" [receiver.cpp:209]   --->   Operation 192 'getelementptr' 'arr_4_I_V_6_addr' <Predicate = (icmp_ln207)> <Delay = 0.00>
ST_3 : Operation 193 [1/1] (2.32ns)   --->   "%store_ln209 = store i27 %ret_V_56, i5 %arr_4_I_V_6_addr" [receiver.cpp:209]   --->   Operation 193 'store' 'store_ln209' <Predicate = (icmp_ln207)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 18> <RAM>
ST_3 : Operation 194 [1/1] (0.00ns)   --->   "%arr_4_Q_V_6_addr = getelementptr i27 %arr_4_Q_V_6, i64 0, i64 %zext_ln209" [receiver.cpp:210]   --->   Operation 194 'getelementptr' 'arr_4_Q_V_6_addr' <Predicate = (icmp_ln207)> <Delay = 0.00>
ST_3 : Operation 195 [1/1] (2.32ns)   --->   "%store_ln210 = store i27 %ret_V_57, i5 %arr_4_Q_V_6_addr" [receiver.cpp:210]   --->   Operation 195 'store' 'store_ln210' <Predicate = (icmp_ln207)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 18> <RAM>
ST_3 : Operation 196 [1/1] (0.00ns)   --->   "%arr_4_I_V_7_addr = getelementptr i27 %arr_4_I_V_7, i64 0, i64 %zext_ln209" [receiver.cpp:209]   --->   Operation 196 'getelementptr' 'arr_4_I_V_7_addr' <Predicate = (icmp_ln207)> <Delay = 0.00>
ST_3 : Operation 197 [1/1] (2.32ns)   --->   "%store_ln209 = store i27 %ret_V_58, i5 %arr_4_I_V_7_addr" [receiver.cpp:209]   --->   Operation 197 'store' 'store_ln209' <Predicate = (icmp_ln207)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 18> <RAM>
ST_3 : Operation 198 [1/1] (0.00ns)   --->   "%arr_4_Q_V_7_addr = getelementptr i27 %arr_4_Q_V_7, i64 0, i64 %zext_ln209" [receiver.cpp:210]   --->   Operation 198 'getelementptr' 'arr_4_Q_V_7_addr' <Predicate = (icmp_ln207)> <Delay = 0.00>
ST_3 : Operation 199 [1/1] (2.32ns)   --->   "%store_ln210 = store i27 %ret_V_59, i5 %arr_4_Q_V_7_addr" [receiver.cpp:210]   --->   Operation 199 'store' 'store_ln210' <Predicate = (icmp_ln207)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 18> <RAM>
ST_3 : Operation 200 [1/1] (0.00ns)   --->   "%br_ln207 = br void %for.body550.0.split" [receiver.cpp:207]   --->   Operation 200 'br' 'br_ln207' <Predicate = (icmp_ln207)> <Delay = 0.00>
ST_3 : Operation 201 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 201 'ret' 'ret_ln0' <Predicate = (!icmp_ln207)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8ns, clock uncertainty: 2.16ns.

 <State 1>: 3.41ns
The critical path consists of the following:
	'alloca' operation ('i') [33]  (0 ns)
	'load' operation ('i', receiver.cpp:207) on local variable 'i' [37]  (0 ns)
	'add' operation ('add_ln207', receiver.cpp:207) [195]  (1.82 ns)
	'store' operation ('store_ln207', receiver.cpp:207) of variable 'add_ln207', receiver.cpp:207 on local variable 'i' [196]  (1.59 ns)

 <State 2>: 4.7ns
The critical path consists of the following:
	'load' operation ('lhs.V') on array 'arr_3_I_V' [124]  (2.32 ns)
	'add' operation ('ret.V') [129]  (2.37 ns)

 <State 3>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('arr_4_I_V_4_addr', receiver.cpp:209) [130]  (0 ns)
	'store' operation ('store_ln209', receiver.cpp:209) of variable 'ret.V' on array 'arr_4_I_V_4' [131]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
