// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "Conv1DMac_new420.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const sc_logic Conv1DMac_new420::ap_const_logic_1 = sc_dt::Log_1;
const sc_logic Conv1DMac_new420::ap_const_logic_0 = sc_dt::Log_0;
const sc_lv<3> Conv1DMac_new420::ap_ST_fsm_state1 = "1";
const sc_lv<3> Conv1DMac_new420::ap_ST_fsm_pp0_stage0 = "10";
const sc_lv<3> Conv1DMac_new420::ap_ST_fsm_state7 = "100";
const bool Conv1DMac_new420::ap_const_boolean_1 = true;
const sc_lv<32> Conv1DMac_new420::ap_const_lv32_0 = "00000000000000000000000000000000";
const bool Conv1DMac_new420::ap_const_boolean_0 = false;
const sc_lv<1> Conv1DMac_new420::ap_const_lv1_0 = "0";
const sc_lv<1> Conv1DMac_new420::ap_const_lv1_1 = "1";
const sc_lv<32> Conv1DMac_new420::ap_const_lv32_1 = "1";
const sc_lv<21> Conv1DMac_new420::ap_const_lv21_0 = "000000000000000000000";
const sc_lv<16> Conv1DMac_new420::ap_const_lv16_0 = "0000000000000000";
const sc_lv<7> Conv1DMac_new420::ap_const_lv7_0 = "0000000";
const sc_lv<9> Conv1DMac_new420::ap_const_lv9_0 = "000000000";
const sc_lv<8> Conv1DMac_new420::ap_const_lv8_0 = "00000000";
const sc_lv<21> Conv1DMac_new420::ap_const_lv21_100000 = "100000000000000000000";
const sc_lv<21> Conv1DMac_new420::ap_const_lv21_1 = "1";
const sc_lv<16> Conv1DMac_new420::ap_const_lv16_4000 = "100000000000000";
const sc_lv<14> Conv1DMac_new420::ap_const_lv14_0 = "00000000000000";
const sc_lv<6> Conv1DMac_new420::ap_const_lv6_0 = "000000";
const sc_lv<9> Conv1DMac_new420::ap_const_lv9_100 = "100000000";
const sc_lv<7> Conv1DMac_new420::ap_const_lv7_1 = "1";
const sc_lv<9> Conv1DMac_new420::ap_const_lv9_FF = "11111111";
const sc_lv<9> Conv1DMac_new420::ap_const_lv9_1 = "1";
const sc_lv<16> Conv1DMac_new420::ap_const_lv16_1 = "1";
const sc_lv<32> Conv1DMac_new420::ap_const_lv32_D = "1101";
const sc_lv<32> Conv1DMac_new420::ap_const_lv32_7 = "111";
const sc_lv<32> Conv1DMac_new420::ap_const_lv32_6 = "110";
const sc_lv<32> Conv1DMac_new420::ap_const_lv32_5 = "101";
const sc_lv<8> Conv1DMac_new420::ap_const_lv8_F9 = "11111001";
const sc_lv<8> Conv1DMac_new420::ap_const_lv8_4 = "100";
const sc_lv<8> Conv1DMac_new420::ap_const_lv8_7 = "111";
const sc_lv<8> Conv1DMac_new420::ap_const_lv8_FF = "11111111";
const sc_lv<8> Conv1DMac_new420::ap_const_lv8_2 = "10";
const sc_lv<8> Conv1DMac_new420::ap_const_lv8_12 = "10010";
const sc_lv<8> Conv1DMac_new420::ap_const_lv8_15 = "10101";
const sc_lv<8> Conv1DMac_new420::ap_const_lv8_1 = "1";
const sc_lv<8> Conv1DMac_new420::ap_const_lv8_8 = "1000";
const sc_lv<8> Conv1DMac_new420::ap_const_lv8_F7 = "11110111";
const sc_lv<8> Conv1DMac_new420::ap_const_lv8_5 = "101";
const sc_lv<8> Conv1DMac_new420::ap_const_lv8_D = "1101";
const sc_lv<8> Conv1DMac_new420::ap_const_lv8_14 = "10100";
const sc_lv<8> Conv1DMac_new420::ap_const_lv8_3 = "11";
const sc_lv<8> Conv1DMac_new420::ap_const_lv8_FD = "11111101";
const sc_lv<8> Conv1DMac_new420::ap_const_lv8_B = "1011";
const sc_lv<8> Conv1DMac_new420::ap_const_lv8_A = "1010";
const sc_lv<8> Conv1DMac_new420::ap_const_lv8_FE = "11111110";
const sc_lv<8> Conv1DMac_new420::ap_const_lv8_FA = "11111010";
const sc_lv<32> Conv1DMac_new420::ap_const_lv32_2 = "10";

Conv1DMac_new420::Conv1DMac_new420(sc_module_name name) : sc_module(name), mVcdFile(0) {
    weights17_m_weights_3_U = new Conv1DMac_new420_0iy("weights17_m_weights_3_U");
    weights17_m_weights_3_U->clk(ap_clk);
    weights17_m_weights_3_U->reset(ap_rst);
    weights17_m_weights_3_U->address0(weights17_m_weights_3_address0);
    weights17_m_weights_3_U->ce0(weights17_m_weights_3_ce0);
    weights17_m_weights_3_U->q0(weights17_m_weights_3_q0);
    weights17_m_weights_2_U = new Conv1DMac_new420_1iI("weights17_m_weights_2_U");
    weights17_m_weights_2_U->clk(ap_clk);
    weights17_m_weights_2_U->reset(ap_rst);
    weights17_m_weights_2_U->address0(weights17_m_weights_2_address0);
    weights17_m_weights_2_U->ce0(weights17_m_weights_2_ce0);
    weights17_m_weights_2_U->q0(weights17_m_weights_2_q0);
    weights17_m_weights_1_U = new Conv1DMac_new420_2iS("weights17_m_weights_1_U");
    weights17_m_weights_1_U->clk(ap_clk);
    weights17_m_weights_1_U->reset(ap_rst);
    weights17_m_weights_1_U->address0(weights17_m_weights_1_address0);
    weights17_m_weights_1_U->ce0(weights17_m_weights_1_ce0);
    weights17_m_weights_1_U->q0(weights17_m_weights_1_q0);
    weights17_m_weights_s_U = new Conv1DMac_new420_3i2("weights17_m_weights_s_U");
    weights17_m_weights_s_U->clk(ap_clk);
    weights17_m_weights_s_U->reset(ap_rst);
    weights17_m_weights_s_U->address0(weights17_m_weights_s_address0);
    weights17_m_weights_s_U->ce0(weights17_m_weights_s_ce0);
    weights17_m_weights_s_U->q0(weights17_m_weights_s_q0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U162 = new computeS3_mux_646yd2_x_x_x_x_x_x<1,1,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,6,8>("computeS3_mux_646yd2_x_x_x_x_x_x_U162");
    computeS3_mux_646yd2_x_x_x_x_x_x_U162->din0(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U162->din1(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U162->din2(ap_var_for_const1);
    computeS3_mux_646yd2_x_x_x_x_x_x_U162->din3(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U162->din4(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U162->din5(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U162->din6(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U162->din7(ap_var_for_const2);
    computeS3_mux_646yd2_x_x_x_x_x_x_U162->din8(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U162->din9(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U162->din10(ap_var_for_const3);
    computeS3_mux_646yd2_x_x_x_x_x_x_U162->din11(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U162->din12(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U162->din13(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U162->din14(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U162->din15(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U162->din16(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U162->din17(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U162->din18(ap_var_for_const4);
    computeS3_mux_646yd2_x_x_x_x_x_x_U162->din19(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U162->din20(ap_var_for_const5);
    computeS3_mux_646yd2_x_x_x_x_x_x_U162->din21(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U162->din22(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U162->din23(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U162->din24(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U162->din25(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U162->din26(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U162->din27(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U162->din28(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U162->din29(ap_var_for_const6);
    computeS3_mux_646yd2_x_x_x_x_x_x_U162->din30(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U162->din31(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U162->din32(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U162->din33(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U162->din34(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U162->din35(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U162->din36(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U162->din37(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U162->din38(ap_var_for_const7);
    computeS3_mux_646yd2_x_x_x_x_x_x_U162->din39(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U162->din40(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U162->din41(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U162->din42(ap_var_for_const8);
    computeS3_mux_646yd2_x_x_x_x_x_x_U162->din43(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U162->din44(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U162->din45(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U162->din46(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U162->din47(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U162->din48(ap_var_for_const4);
    computeS3_mux_646yd2_x_x_x_x_x_x_U162->din49(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U162->din50(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U162->din51(ap_var_for_const1);
    computeS3_mux_646yd2_x_x_x_x_x_x_U162->din52(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U162->din53(ap_var_for_const4);
    computeS3_mux_646yd2_x_x_x_x_x_x_U162->din54(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U162->din55(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U162->din56(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U162->din57(ap_var_for_const1);
    computeS3_mux_646yd2_x_x_x_x_x_x_U162->din58(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U162->din59(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U162->din60(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U162->din61(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U162->din62(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U162->din63(ap_var_for_const2);
    computeS3_mux_646yd2_x_x_x_x_x_x_U162->din64(nm_t_mid2_reg_1466_pp0_iter2_reg);
    computeS3_mux_646yd2_x_x_x_x_x_x_U162->dout(tmp_79_fu_864_p66);
    computeS3_mux_646yd2_x_x_x_x_x_x_U163 = new computeS3_mux_646yd2_x_x_x_x_x_x<1,1,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,6,8>("computeS3_mux_646yd2_x_x_x_x_x_x_U163");
    computeS3_mux_646yd2_x_x_x_x_x_x_U163->din0(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U163->din1(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U163->din2(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U163->din3(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U163->din4(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U163->din5(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U163->din6(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U163->din7(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U163->din8(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U163->din9(ap_var_for_const8);
    computeS3_mux_646yd2_x_x_x_x_x_x_U163->din10(ap_var_for_const9);
    computeS3_mux_646yd2_x_x_x_x_x_x_U163->din11(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U163->din12(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U163->din13(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U163->din14(ap_var_for_const10);
    computeS3_mux_646yd2_x_x_x_x_x_x_U163->din15(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U163->din16(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U163->din17(ap_var_for_const11);
    computeS3_mux_646yd2_x_x_x_x_x_x_U163->din18(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U163->din19(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U163->din20(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U163->din21(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U163->din22(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U163->din23(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U163->din24(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U163->din25(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U163->din26(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U163->din27(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U163->din28(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U163->din29(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U163->din30(ap_var_for_const5);
    computeS3_mux_646yd2_x_x_x_x_x_x_U163->din31(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U163->din32(ap_var_for_const11);
    computeS3_mux_646yd2_x_x_x_x_x_x_U163->din33(ap_var_for_const6);
    computeS3_mux_646yd2_x_x_x_x_x_x_U163->din34(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U163->din35(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U163->din36(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U163->din37(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U163->din38(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U163->din39(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U163->din40(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U163->din41(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U163->din42(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U163->din43(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U163->din44(ap_var_for_const4);
    computeS3_mux_646yd2_x_x_x_x_x_x_U163->din45(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U163->din46(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U163->din47(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U163->din48(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U163->din49(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U163->din50(ap_var_for_const8);
    computeS3_mux_646yd2_x_x_x_x_x_x_U163->din51(ap_var_for_const12);
    computeS3_mux_646yd2_x_x_x_x_x_x_U163->din52(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U163->din53(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U163->din54(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U163->din55(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U163->din56(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U163->din57(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U163->din58(ap_var_for_const8);
    computeS3_mux_646yd2_x_x_x_x_x_x_U163->din59(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U163->din60(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U163->din61(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U163->din62(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U163->din63(ap_var_for_const13);
    computeS3_mux_646yd2_x_x_x_x_x_x_U163->din64(nm_t_mid2_reg_1466_pp0_iter2_reg);
    computeS3_mux_646yd2_x_x_x_x_x_x_U163->dout(tmp_80_fu_1003_p66);
    computeS3_mux_646yd2_x_x_x_x_x_x_U164 = new computeS3_mux_646yd2_x_x_x_x_x_x<1,1,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,6,8>("computeS3_mux_646yd2_x_x_x_x_x_x_U164");
    computeS3_mux_646yd2_x_x_x_x_x_x_U164->din0(ap_var_for_const14);
    computeS3_mux_646yd2_x_x_x_x_x_x_U164->din1(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U164->din2(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U164->din3(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U164->din4(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U164->din5(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U164->din6(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U164->din7(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U164->din8(ap_var_for_const11);
    computeS3_mux_646yd2_x_x_x_x_x_x_U164->din9(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U164->din10(ap_var_for_const4);
    computeS3_mux_646yd2_x_x_x_x_x_x_U164->din11(ap_var_for_const9);
    computeS3_mux_646yd2_x_x_x_x_x_x_U164->din12(ap_var_for_const11);
    computeS3_mux_646yd2_x_x_x_x_x_x_U164->din13(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U164->din14(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U164->din15(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U164->din16(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U164->din17(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U164->din18(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U164->din19(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U164->din20(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U164->din21(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U164->din22(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U164->din23(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U164->din24(ap_var_for_const5);
    computeS3_mux_646yd2_x_x_x_x_x_x_U164->din25(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U164->din26(ap_var_for_const4);
    computeS3_mux_646yd2_x_x_x_x_x_x_U164->din27(ap_var_for_const15);
    computeS3_mux_646yd2_x_x_x_x_x_x_U164->din28(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U164->din29(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U164->din30(ap_var_for_const16);
    computeS3_mux_646yd2_x_x_x_x_x_x_U164->din31(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U164->din32(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U164->din33(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U164->din34(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U164->din35(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U164->din36(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U164->din37(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U164->din38(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U164->din39(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U164->din40(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U164->din41(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U164->din42(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U164->din43(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U164->din44(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U164->din45(ap_var_for_const5);
    computeS3_mux_646yd2_x_x_x_x_x_x_U164->din46(ap_var_for_const8);
    computeS3_mux_646yd2_x_x_x_x_x_x_U164->din47(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U164->din48(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U164->din49(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U164->din50(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U164->din51(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U164->din52(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U164->din53(ap_var_for_const13);
    computeS3_mux_646yd2_x_x_x_x_x_x_U164->din54(ap_var_for_const8);
    computeS3_mux_646yd2_x_x_x_x_x_x_U164->din55(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U164->din56(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U164->din57(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U164->din58(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U164->din59(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U164->din60(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U164->din61(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U164->din62(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U164->din63(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U164->din64(nm_t_mid2_reg_1466_pp0_iter2_reg);
    computeS3_mux_646yd2_x_x_x_x_x_x_U164->dout(tmp_81_fu_1142_p66);
    computeS3_mux_646yd2_x_x_x_x_x_x_U165 = new computeS3_mux_646yd2_x_x_x_x_x_x<1,1,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,8,6,8>("computeS3_mux_646yd2_x_x_x_x_x_x_U165");
    computeS3_mux_646yd2_x_x_x_x_x_x_U165->din0(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U165->din1(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U165->din2(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U165->din3(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U165->din4(ap_var_for_const4);
    computeS3_mux_646yd2_x_x_x_x_x_x_U165->din5(ap_var_for_const17);
    computeS3_mux_646yd2_x_x_x_x_x_x_U165->din6(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U165->din7(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U165->din8(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U165->din9(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U165->din10(ap_var_for_const18);
    computeS3_mux_646yd2_x_x_x_x_x_x_U165->din11(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U165->din12(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U165->din13(ap_var_for_const13);
    computeS3_mux_646yd2_x_x_x_x_x_x_U165->din14(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U165->din15(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U165->din16(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U165->din17(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U165->din18(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U165->din19(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U165->din20(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U165->din21(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U165->din22(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U165->din23(ap_var_for_const12);
    computeS3_mux_646yd2_x_x_x_x_x_x_U165->din24(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U165->din25(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U165->din26(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U165->din27(ap_var_for_const5);
    computeS3_mux_646yd2_x_x_x_x_x_x_U165->din28(ap_var_for_const8);
    computeS3_mux_646yd2_x_x_x_x_x_x_U165->din29(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U165->din30(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U165->din31(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U165->din32(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U165->din33(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U165->din34(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U165->din35(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U165->din36(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U165->din37(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U165->din38(ap_var_for_const10);
    computeS3_mux_646yd2_x_x_x_x_x_x_U165->din39(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U165->din40(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U165->din41(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U165->din42(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U165->din43(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U165->din44(ap_var_for_const19);
    computeS3_mux_646yd2_x_x_x_x_x_x_U165->din45(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U165->din46(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U165->din47(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U165->din48(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U165->din49(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U165->din50(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U165->din51(ap_var_for_const15);
    computeS3_mux_646yd2_x_x_x_x_x_x_U165->din52(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U165->din53(ap_var_for_const18);
    computeS3_mux_646yd2_x_x_x_x_x_x_U165->din54(ap_var_for_const8);
    computeS3_mux_646yd2_x_x_x_x_x_x_U165->din55(ap_var_for_const15);
    computeS3_mux_646yd2_x_x_x_x_x_x_U165->din56(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U165->din57(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U165->din58(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U165->din59(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U165->din60(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U165->din61(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U165->din62(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U165->din63(ap_var_for_const0);
    computeS3_mux_646yd2_x_x_x_x_x_x_U165->din64(nm_t_mid2_reg_1466_pp0_iter2_reg);
    computeS3_mux_646yd2_x_x_x_x_x_x_U165->dout(tmp_82_fu_1281_p66);

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state7);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_block_pp0_stage0);

    SC_METHOD(thread_ap_block_pp0_stage0_01001);
    sensitive << ( in_V_V_empty_n );
    sensitive << ( out_V_V_full_n );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( exitcond_flatten6_reg_1457_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( tmp_112_reg_1484_pp0_iter3_reg );

    SC_METHOD(thread_ap_block_pp0_stage0_11001);
    sensitive << ( in_V_V_empty_n );
    sensitive << ( out_V_V_full_n );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( exitcond_flatten6_reg_1457_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( tmp_112_reg_1484_pp0_iter3_reg );

    SC_METHOD(thread_ap_block_pp0_stage0_subdone);
    sensitive << ( in_V_V_empty_n );
    sensitive << ( out_V_V_full_n );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( exitcond_flatten6_reg_1457_pp0_iter1_reg );
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( tmp_112_reg_1484_pp0_iter3_reg );

    SC_METHOD(thread_ap_block_state1);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );

    SC_METHOD(thread_ap_block_state2_pp0_stage0_iter0);

    SC_METHOD(thread_ap_block_state3_pp0_stage0_iter1);

    SC_METHOD(thread_ap_block_state4_pp0_stage0_iter2);
    sensitive << ( in_V_V_empty_n );
    sensitive << ( exitcond_flatten6_reg_1457_pp0_iter1_reg );

    SC_METHOD(thread_ap_block_state5_pp0_stage0_iter3);

    SC_METHOD(thread_ap_block_state6_pp0_stage0_iter4);
    sensitive << ( out_V_V_full_n );
    sensitive << ( tmp_112_reg_1484_pp0_iter3_reg );

    SC_METHOD(thread_ap_condition_pp0_exit_iter0_state2);
    sensitive << ( exitcond_flatten6_fu_297_p2 );

    SC_METHOD(thread_ap_done);
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm_state7 );

    SC_METHOD(thread_ap_enable_pp0);
    sensitive << ( ap_idle_pp0 );

    SC_METHOD(thread_ap_idle);
    sensitive << ( real_start );
    sensitive << ( ap_CS_fsm_state1 );

    SC_METHOD(thread_ap_idle_pp0);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp0_iter3 );

    SC_METHOD(thread_ap_ready);
    sensitive << ( internal_ap_ready );

    SC_METHOD(thread_exitcond_flatten6_fu_297_p2);
    sensitive << ( indvar_flatten6_reg_221 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_exitcond_flatten_fu_309_p2);
    sensitive << ( indvar_flatten_reg_232 );
    sensitive << ( exitcond_flatten6_fu_297_p2 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_in_V_V_blk_n);
    sensitive << ( in_V_V_empty_n );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( exitcond_flatten6_reg_1457_pp0_iter1_reg );

    SC_METHOD(thread_in_V_V_read);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( exitcond_flatten6_reg_1457_pp0_iter1_reg );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_indvar_flatten_next6_fu_303_p2);
    sensitive << ( indvar_flatten6_reg_221 );

    SC_METHOD(thread_indvar_flatten_next_fu_441_p3);
    sensitive << ( exitcond_flatten_fu_309_p2 );
    sensitive << ( indvar_flatten_op_fu_435_p2 );

    SC_METHOD(thread_indvar_flatten_op_fu_435_p2);
    sensitive << ( indvar_flatten_reg_232 );

    SC_METHOD(thread_internal_ap_ready);
    sensitive << ( ap_CS_fsm_state7 );

    SC_METHOD(thread_macRegisters_0_V_fu_769_p2);
    sensitive << ( tmp_69_fu_752_p1 );
    sensitive << ( tmp1_fu_763_p2 );

    SC_METHOD(thread_macRegisters_1_V_fu_792_p2);
    sensitive << ( tmp_72_fu_775_p1 );
    sensitive << ( tmp2_fu_786_p2 );

    SC_METHOD(thread_macRegisters_2_V_fu_815_p2);
    sensitive << ( tmp_75_fu_798_p1 );
    sensitive << ( tmp3_fu_809_p2 );

    SC_METHOD(thread_macRegisters_3_V_fu_838_p2);
    sensitive << ( tmp_78_fu_821_p1 );
    sensitive << ( tmp4_fu_832_p2 );

    SC_METHOD(thread_nm_1_fu_357_p2);
    sensitive << ( nm_mid_fu_315_p3 );

    SC_METHOD(thread_nm_mid2_fu_405_p3);
    sensitive << ( nm_mid_fu_315_p3 );
    sensitive << ( tmp_108_mid_fu_351_p2 );
    sensitive << ( nm_1_fu_357_p2 );

    SC_METHOD(thread_nm_mid_fu_315_p3);
    sensitive << ( nm_reg_243 );
    sensitive << ( exitcond_flatten_fu_309_p2 );

    SC_METHOD(thread_nm_t_mid2_fu_397_p3);
    sensitive << ( tmp_108_mid_fu_351_p2 );
    sensitive << ( tmp_923_fu_377_p1 );
    sensitive << ( nm_t_mid_fu_331_p3 );

    SC_METHOD(thread_nm_t_mid_fu_331_p3);
    sensitive << ( tmp_fu_285_p1 );
    sensitive << ( exitcond_flatten_fu_309_p2 );

    SC_METHOD(thread_not_exitcond_flatten_fu_339_p2);
    sensitive << ( exitcond_flatten_fu_309_p2 );

    SC_METHOD(thread_out_V_V_blk_n);
    sensitive << ( out_V_V_full_n );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( tmp_112_reg_1484_pp0_iter3_reg );

    SC_METHOD(thread_out_V_V_din);
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( tmp_112_reg_1484_pp0_iter3_reg );
    sensitive << ( p_Val2_7_reg_1578 );
    sensitive << ( p_Val2_21_1_reg_1583 );
    sensitive << ( p_Val2_21_2_reg_1588 );
    sensitive << ( p_Val2_21_3_reg_1593 );
    sensitive << ( ap_block_pp0_stage0_01001 );

    SC_METHOD(thread_out_V_V_write);
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( tmp_112_reg_1484_pp0_iter3_reg );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_p_08_cast_cast_fu_456_p1);
    sensitive << ( in_V_V_dout );

    SC_METHOD(thread_p_Val2_1_fu_534_p0);
    sensitive << ( weights17_m_weights_2_q0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_p_Val2_1_fu_534_p1);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( p_08_cast_cast_fu_456_p1 );

    SC_METHOD(thread_p_Val2_1_fu_534_p2);
    sensitive << ( p_Val2_1_fu_534_p0 );
    sensitive << ( p_Val2_1_fu_534_p1 );

    SC_METHOD(thread_p_Val2_21_1_fu_1136_p2);
    sensitive << ( macRegisters_1_V_fu_792_p2 );
    sensitive << ( tmp_80_fu_1003_p66 );

    SC_METHOD(thread_p_Val2_21_2_fu_1275_p2);
    sensitive << ( macRegisters_2_V_fu_815_p2 );
    sensitive << ( tmp_81_fu_1142_p66 );

    SC_METHOD(thread_p_Val2_21_3_fu_1414_p2);
    sensitive << ( macRegisters_3_V_fu_838_p2 );
    sensitive << ( tmp_82_fu_1281_p66 );

    SC_METHOD(thread_p_Val2_2_fu_604_p0);
    sensitive << ( weights17_m_weights_1_q0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_p_Val2_2_fu_604_p1);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( p_08_cast_cast_fu_456_p1 );

    SC_METHOD(thread_p_Val2_2_fu_604_p2);
    sensitive << ( p_Val2_2_fu_604_p0 );
    sensitive << ( p_Val2_2_fu_604_p1 );

    SC_METHOD(thread_p_Val2_3_fu_674_p0);
    sensitive << ( weights17_m_weights_s_q0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_p_Val2_3_fu_674_p1);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( p_08_cast_cast_fu_456_p1 );

    SC_METHOD(thread_p_Val2_3_fu_674_p2);
    sensitive << ( p_Val2_3_fu_674_p0 );
    sensitive << ( p_Val2_3_fu_674_p1 );

    SC_METHOD(thread_p_Val2_7_fu_997_p2);
    sensitive << ( macRegisters_0_V_fu_769_p2 );
    sensitive << ( tmp_79_fu_864_p66 );

    SC_METHOD(thread_p_Val2_s_fu_464_p0);
    sensitive << ( weights17_m_weights_3_q0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_p_Val2_s_fu_464_p1);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( p_08_cast_cast_fu_456_p1 );

    SC_METHOD(thread_p_Val2_s_fu_464_p2);
    sensitive << ( p_Val2_s_fu_464_p0 );
    sensitive << ( p_Val2_s_fu_464_p1 );

    SC_METHOD(thread_qb_assign_1_1_fu_778_p2);
    sensitive << ( tmp_928_reg_1538 );
    sensitive << ( tmp_255_1_reg_1543 );

    SC_METHOD(thread_qb_assign_1_2_fu_801_p2);
    sensitive << ( tmp_931_reg_1553 );
    sensitive << ( tmp_255_2_reg_1558 );

    SC_METHOD(thread_qb_assign_1_3_fu_824_p2);
    sensitive << ( tmp_934_reg_1568 );
    sensitive << ( tmp_255_3_reg_1573 );

    SC_METHOD(thread_qb_assign_1_fu_755_p2);
    sensitive << ( tmp_925_reg_1523 );
    sensitive << ( tmp_107_reg_1528 );

    SC_METHOD(thread_real_start);
    sensitive << ( ap_start );
    sensitive << ( start_full_n );
    sensitive << ( start_once_reg );

    SC_METHOD(thread_sf_1_fu_429_p2);
    sensitive << ( sf_mid2_fu_369_p3 );

    SC_METHOD(thread_sf_cast1_fu_413_p1);
    sensitive << ( sf_mid2_fu_369_p3 );

    SC_METHOD(thread_sf_mid2_fu_369_p3);
    sensitive << ( sf_reg_254 );
    sensitive << ( tmp_853_fu_363_p2 );

    SC_METHOD(thread_start_out);
    sensitive << ( real_start );

    SC_METHOD(thread_start_write);
    sensitive << ( real_start );
    sensitive << ( start_once_reg );

    SC_METHOD(thread_tmp1_fu_763_p2);
    sensitive << ( macRegisters_0_V_2_fu_140 );
    sensitive << ( tmp_108_fu_759_p1 );

    SC_METHOD(thread_tmp2_fu_786_p2);
    sensitive << ( macRegisters_1_V_2_fu_144 );
    sensitive << ( tmp_256_1_fu_782_p1 );

    SC_METHOD(thread_tmp3_fu_809_p2);
    sensitive << ( macRegisters_2_V_2_fu_148 );
    sensitive << ( tmp_256_2_fu_805_p1 );

    SC_METHOD(thread_tmp4_fu_832_p2);
    sensitive << ( macRegisters_3_V_2_fu_152 );
    sensitive << ( tmp_256_3_fu_828_p1 );

    SC_METHOD(thread_tmp_100_fu_586_p3);
    sensitive << ( tmp_99_fu_576_p4 );
    sensitive << ( tmp_98_fu_570_p2 );

    SC_METHOD(thread_tmp_102_fu_640_p2);
    sensitive << ( tmp_932_fu_636_p1 );
    sensitive << ( tmp_930_fu_610_p3 );

    SC_METHOD(thread_tmp_103_fu_646_p4);
    sensitive << ( p_Val2_2_fu_604_p2 );

    SC_METHOD(thread_tmp_104_fu_656_p3);
    sensitive << ( tmp_103_fu_646_p4 );
    sensitive << ( tmp_102_fu_640_p2 );

    SC_METHOD(thread_tmp_106_fu_449_p1);
    sensitive << ( tmp_92_reg_1479 );

    SC_METHOD(thread_tmp_107_fu_524_p2);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( exitcond_flatten6_reg_1457_pp0_iter1_reg );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( tmp_96_fu_516_p3 );

    SC_METHOD(thread_tmp_107_mid1_fu_381_p3);
    sensitive << ( tmp_923_fu_377_p1 );

    SC_METHOD(thread_tmp_107_mid2_fu_389_p3);
    sensitive << ( tmp_108_mid_fu_351_p2 );
    sensitive << ( tmp_107_mid1_fu_381_p3 );
    sensitive << ( tmp_107_mid_fu_323_p3 );

    SC_METHOD(thread_tmp_107_mid_fu_323_p3);
    sensitive << ( exitcond_flatten_fu_309_p2 );
    sensitive << ( tmp_s_fu_289_p3 );

    SC_METHOD(thread_tmp_108_fu_759_p1);
    sensitive << ( qb_assign_1_fu_755_p2 );

    SC_METHOD(thread_tmp_108_mid_fu_351_p2);
    sensitive << ( tmp_882_fu_345_p2 );
    sensitive << ( not_exitcond_flatten_fu_339_p2 );

    SC_METHOD(thread_tmp_109_fu_710_p2);
    sensitive << ( tmp_935_fu_706_p1 );
    sensitive << ( tmp_933_fu_680_p3 );

    SC_METHOD(thread_tmp_110_fu_716_p4);
    sensitive << ( p_Val2_3_fu_674_p2 );

    SC_METHOD(thread_tmp_111_fu_726_p3);
    sensitive << ( tmp_110_fu_716_p4 );
    sensitive << ( tmp_109_fu_710_p2 );

    SC_METHOD(thread_tmp_112_fu_423_p2);
    sensitive << ( exitcond_flatten6_fu_297_p2 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( sf_mid2_fu_369_p3 );

    SC_METHOD(thread_tmp_255_1_fu_594_p2);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( exitcond_flatten6_reg_1457_pp0_iter1_reg );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( tmp_100_fu_586_p3 );

    SC_METHOD(thread_tmp_255_2_fu_664_p2);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( exitcond_flatten6_reg_1457_pp0_iter1_reg );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( tmp_104_fu_656_p3 );

    SC_METHOD(thread_tmp_255_3_fu_734_p2);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( exitcond_flatten6_reg_1457_pp0_iter1_reg );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( tmp_111_fu_726_p3 );

    SC_METHOD(thread_tmp_256_1_fu_782_p1);
    sensitive << ( qb_assign_1_1_fu_778_p2 );

    SC_METHOD(thread_tmp_256_2_fu_805_p1);
    sensitive << ( qb_assign_1_2_fu_801_p2 );

    SC_METHOD(thread_tmp_256_3_fu_828_p1);
    sensitive << ( qb_assign_1_3_fu_824_p2 );

    SC_METHOD(thread_tmp_69_fu_752_p1);
    sensitive << ( tmp_68_reg_1518 );

    SC_METHOD(thread_tmp_72_fu_775_p1);
    sensitive << ( tmp_71_reg_1533 );

    SC_METHOD(thread_tmp_75_fu_798_p1);
    sensitive << ( tmp_74_reg_1548 );

    SC_METHOD(thread_tmp_78_fu_821_p1);
    sensitive << ( tmp_77_reg_1563 );

    SC_METHOD(thread_tmp_853_fu_363_p2);
    sensitive << ( exitcond_flatten_fu_309_p2 );
    sensitive << ( tmp_108_mid_fu_351_p2 );

    SC_METHOD(thread_tmp_882_fu_345_p2);
    sensitive << ( sf_reg_254 );
    sensitive << ( exitcond_flatten6_fu_297_p2 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter0 );

    SC_METHOD(thread_tmp_923_fu_377_p1);
    sensitive << ( nm_1_fu_357_p2 );

    SC_METHOD(thread_tmp_924_fu_470_p3);
    sensitive << ( p_Val2_s_fu_464_p2 );

    SC_METHOD(thread_tmp_926_fu_496_p1);
    sensitive << ( p_Val2_s_fu_464_p2 );

    SC_METHOD(thread_tmp_927_fu_540_p3);
    sensitive << ( p_Val2_1_fu_534_p2 );

    SC_METHOD(thread_tmp_929_fu_566_p1);
    sensitive << ( p_Val2_1_fu_534_p2 );

    SC_METHOD(thread_tmp_92_fu_417_p2);
    sensitive << ( sf_cast1_fu_413_p1 );
    sensitive << ( tmp_107_mid2_fu_389_p3 );

    SC_METHOD(thread_tmp_930_fu_610_p3);
    sensitive << ( p_Val2_2_fu_604_p2 );

    SC_METHOD(thread_tmp_932_fu_636_p1);
    sensitive << ( p_Val2_2_fu_604_p2 );

    SC_METHOD(thread_tmp_933_fu_680_p3);
    sensitive << ( p_Val2_3_fu_674_p2 );

    SC_METHOD(thread_tmp_935_fu_706_p1);
    sensitive << ( p_Val2_3_fu_674_p2 );

    SC_METHOD(thread_tmp_94_fu_500_p2);
    sensitive << ( tmp_926_fu_496_p1 );
    sensitive << ( tmp_924_fu_470_p3 );

    SC_METHOD(thread_tmp_95_fu_506_p4);
    sensitive << ( p_Val2_s_fu_464_p2 );

    SC_METHOD(thread_tmp_96_fu_516_p3);
    sensitive << ( tmp_95_fu_506_p4 );
    sensitive << ( tmp_94_fu_500_p2 );

    SC_METHOD(thread_tmp_98_fu_570_p2);
    sensitive << ( tmp_929_fu_566_p1 );
    sensitive << ( tmp_927_fu_540_p3 );

    SC_METHOD(thread_tmp_99_fu_576_p4);
    sensitive << ( p_Val2_1_fu_534_p2 );

    SC_METHOD(thread_tmp_fu_285_p1);
    sensitive << ( nm_reg_243 );

    SC_METHOD(thread_tmp_s_fu_289_p3);
    sensitive << ( tmp_fu_285_p1 );

    SC_METHOD(thread_weights17_m_weights_1_address0);
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( tmp_106_fu_449_p1 );

    SC_METHOD(thread_weights17_m_weights_1_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_weights17_m_weights_2_address0);
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( tmp_106_fu_449_p1 );

    SC_METHOD(thread_weights17_m_weights_2_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_weights17_m_weights_3_address0);
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( tmp_106_fu_449_p1 );

    SC_METHOD(thread_weights17_m_weights_3_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_weights17_m_weights_s_address0);
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( tmp_106_fu_449_p1 );

    SC_METHOD(thread_weights17_m_weights_s_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_enable_reg_pp0_iter1 );

    SC_METHOD(thread_ap_NS_fsm);
    sensitive << ( real_start );
    sensitive << ( ap_done_reg );
    sensitive << ( ap_CS_fsm );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( ap_enable_reg_pp0_iter4 );
    sensitive << ( exitcond_flatten6_fu_297_p2 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage0_subdone );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp0_iter3 );

    SC_THREAD(thread_ap_var_for_const0);

    SC_THREAD(thread_ap_var_for_const1);

    SC_THREAD(thread_ap_var_for_const2);

    SC_THREAD(thread_ap_var_for_const3);

    SC_THREAD(thread_ap_var_for_const4);

    SC_THREAD(thread_ap_var_for_const5);

    SC_THREAD(thread_ap_var_for_const6);

    SC_THREAD(thread_ap_var_for_const7);

    SC_THREAD(thread_ap_var_for_const8);

    SC_THREAD(thread_ap_var_for_const9);

    SC_THREAD(thread_ap_var_for_const10);

    SC_THREAD(thread_ap_var_for_const11);

    SC_THREAD(thread_ap_var_for_const12);

    SC_THREAD(thread_ap_var_for_const13);

    SC_THREAD(thread_ap_var_for_const14);

    SC_THREAD(thread_ap_var_for_const15);

    SC_THREAD(thread_ap_var_for_const16);

    SC_THREAD(thread_ap_var_for_const17);

    SC_THREAD(thread_ap_var_for_const18);

    SC_THREAD(thread_ap_var_for_const19);

    start_once_reg = SC_LOGIC_0;
    ap_done_reg = SC_LOGIC_0;
    ap_CS_fsm = "001";
    ap_enable_reg_pp0_iter2 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter4 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter0 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter1 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter3 = SC_LOGIC_0;
    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "Conv1DMac_new420_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT_HIER__
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst, "(port)ap_rst");
    sc_trace(mVcdFile, ap_start, "(port)ap_start");
    sc_trace(mVcdFile, start_full_n, "(port)start_full_n");
    sc_trace(mVcdFile, ap_done, "(port)ap_done");
    sc_trace(mVcdFile, ap_continue, "(port)ap_continue");
    sc_trace(mVcdFile, ap_idle, "(port)ap_idle");
    sc_trace(mVcdFile, ap_ready, "(port)ap_ready");
    sc_trace(mVcdFile, start_out, "(port)start_out");
    sc_trace(mVcdFile, start_write, "(port)start_write");
    sc_trace(mVcdFile, in_V_V_dout, "(port)in_V_V_dout");
    sc_trace(mVcdFile, in_V_V_empty_n, "(port)in_V_V_empty_n");
    sc_trace(mVcdFile, in_V_V_read, "(port)in_V_V_read");
    sc_trace(mVcdFile, out_V_V_din, "(port)out_V_V_din");
    sc_trace(mVcdFile, out_V_V_full_n, "(port)out_V_V_full_n");
    sc_trace(mVcdFile, out_V_V_write, "(port)out_V_V_write");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, real_start, "real_start");
    sc_trace(mVcdFile, start_once_reg, "start_once_reg");
    sc_trace(mVcdFile, ap_done_reg, "ap_done_reg");
    sc_trace(mVcdFile, ap_CS_fsm, "ap_CS_fsm");
    sc_trace(mVcdFile, ap_CS_fsm_state1, "ap_CS_fsm_state1");
    sc_trace(mVcdFile, internal_ap_ready, "internal_ap_ready");
    sc_trace(mVcdFile, weights17_m_weights_3_address0, "weights17_m_weights_3_address0");
    sc_trace(mVcdFile, weights17_m_weights_3_ce0, "weights17_m_weights_3_ce0");
    sc_trace(mVcdFile, weights17_m_weights_3_q0, "weights17_m_weights_3_q0");
    sc_trace(mVcdFile, weights17_m_weights_2_address0, "weights17_m_weights_2_address0");
    sc_trace(mVcdFile, weights17_m_weights_2_ce0, "weights17_m_weights_2_ce0");
    sc_trace(mVcdFile, weights17_m_weights_2_q0, "weights17_m_weights_2_q0");
    sc_trace(mVcdFile, weights17_m_weights_1_address0, "weights17_m_weights_1_address0");
    sc_trace(mVcdFile, weights17_m_weights_1_ce0, "weights17_m_weights_1_ce0");
    sc_trace(mVcdFile, weights17_m_weights_1_q0, "weights17_m_weights_1_q0");
    sc_trace(mVcdFile, weights17_m_weights_s_address0, "weights17_m_weights_s_address0");
    sc_trace(mVcdFile, weights17_m_weights_s_ce0, "weights17_m_weights_s_ce0");
    sc_trace(mVcdFile, weights17_m_weights_s_q0, "weights17_m_weights_s_q0");
    sc_trace(mVcdFile, in_V_V_blk_n, "in_V_V_blk_n");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter2, "ap_enable_reg_pp0_iter2");
    sc_trace(mVcdFile, ap_block_pp0_stage0, "ap_block_pp0_stage0");
    sc_trace(mVcdFile, exitcond_flatten6_reg_1457, "exitcond_flatten6_reg_1457");
    sc_trace(mVcdFile, exitcond_flatten6_reg_1457_pp0_iter1_reg, "exitcond_flatten6_reg_1457_pp0_iter1_reg");
    sc_trace(mVcdFile, out_V_V_blk_n, "out_V_V_blk_n");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter4, "ap_enable_reg_pp0_iter4");
    sc_trace(mVcdFile, tmp_112_reg_1484, "tmp_112_reg_1484");
    sc_trace(mVcdFile, tmp_112_reg_1484_pp0_iter3_reg, "tmp_112_reg_1484_pp0_iter3_reg");
    sc_trace(mVcdFile, indvar_flatten6_reg_221, "indvar_flatten6_reg_221");
    sc_trace(mVcdFile, indvar_flatten_reg_232, "indvar_flatten_reg_232");
    sc_trace(mVcdFile, nm_reg_243, "nm_reg_243");
    sc_trace(mVcdFile, sf_reg_254, "sf_reg_254");
    sc_trace(mVcdFile, exitcond_flatten6_fu_297_p2, "exitcond_flatten6_fu_297_p2");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage0, "ap_CS_fsm_pp0_stage0");
    sc_trace(mVcdFile, ap_block_state2_pp0_stage0_iter0, "ap_block_state2_pp0_stage0_iter0");
    sc_trace(mVcdFile, ap_block_state3_pp0_stage0_iter1, "ap_block_state3_pp0_stage0_iter1");
    sc_trace(mVcdFile, ap_block_state4_pp0_stage0_iter2, "ap_block_state4_pp0_stage0_iter2");
    sc_trace(mVcdFile, ap_block_state5_pp0_stage0_iter3, "ap_block_state5_pp0_stage0_iter3");
    sc_trace(mVcdFile, ap_block_state6_pp0_stage0_iter4, "ap_block_state6_pp0_stage0_iter4");
    sc_trace(mVcdFile, ap_block_pp0_stage0_11001, "ap_block_pp0_stage0_11001");
    sc_trace(mVcdFile, indvar_flatten_next6_fu_303_p2, "indvar_flatten_next6_fu_303_p2");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter0, "ap_enable_reg_pp0_iter0");
    sc_trace(mVcdFile, nm_t_mid2_fu_397_p3, "nm_t_mid2_fu_397_p3");
    sc_trace(mVcdFile, nm_t_mid2_reg_1466, "nm_t_mid2_reg_1466");
    sc_trace(mVcdFile, nm_t_mid2_reg_1466_pp0_iter1_reg, "nm_t_mid2_reg_1466_pp0_iter1_reg");
    sc_trace(mVcdFile, nm_t_mid2_reg_1466_pp0_iter2_reg, "nm_t_mid2_reg_1466_pp0_iter2_reg");
    sc_trace(mVcdFile, nm_mid2_fu_405_p3, "nm_mid2_fu_405_p3");
    sc_trace(mVcdFile, tmp_92_fu_417_p2, "tmp_92_fu_417_p2");
    sc_trace(mVcdFile, tmp_92_reg_1479, "tmp_92_reg_1479");
    sc_trace(mVcdFile, tmp_112_fu_423_p2, "tmp_112_fu_423_p2");
    sc_trace(mVcdFile, tmp_112_reg_1484_pp0_iter1_reg, "tmp_112_reg_1484_pp0_iter1_reg");
    sc_trace(mVcdFile, tmp_112_reg_1484_pp0_iter2_reg, "tmp_112_reg_1484_pp0_iter2_reg");
    sc_trace(mVcdFile, sf_1_fu_429_p2, "sf_1_fu_429_p2");
    sc_trace(mVcdFile, indvar_flatten_next_fu_441_p3, "indvar_flatten_next_fu_441_p3");
    sc_trace(mVcdFile, tmp_68_reg_1518, "tmp_68_reg_1518");
    sc_trace(mVcdFile, tmp_925_reg_1523, "tmp_925_reg_1523");
    sc_trace(mVcdFile, tmp_107_fu_524_p2, "tmp_107_fu_524_p2");
    sc_trace(mVcdFile, tmp_107_reg_1528, "tmp_107_reg_1528");
    sc_trace(mVcdFile, tmp_71_reg_1533, "tmp_71_reg_1533");
    sc_trace(mVcdFile, tmp_928_reg_1538, "tmp_928_reg_1538");
    sc_trace(mVcdFile, tmp_255_1_fu_594_p2, "tmp_255_1_fu_594_p2");
    sc_trace(mVcdFile, tmp_255_1_reg_1543, "tmp_255_1_reg_1543");
    sc_trace(mVcdFile, tmp_74_reg_1548, "tmp_74_reg_1548");
    sc_trace(mVcdFile, tmp_931_reg_1553, "tmp_931_reg_1553");
    sc_trace(mVcdFile, tmp_255_2_fu_664_p2, "tmp_255_2_fu_664_p2");
    sc_trace(mVcdFile, tmp_255_2_reg_1558, "tmp_255_2_reg_1558");
    sc_trace(mVcdFile, tmp_77_reg_1563, "tmp_77_reg_1563");
    sc_trace(mVcdFile, tmp_934_reg_1568, "tmp_934_reg_1568");
    sc_trace(mVcdFile, tmp_255_3_fu_734_p2, "tmp_255_3_fu_734_p2");
    sc_trace(mVcdFile, tmp_255_3_reg_1573, "tmp_255_3_reg_1573");
    sc_trace(mVcdFile, p_Val2_7_fu_997_p2, "p_Val2_7_fu_997_p2");
    sc_trace(mVcdFile, p_Val2_7_reg_1578, "p_Val2_7_reg_1578");
    sc_trace(mVcdFile, p_Val2_21_1_fu_1136_p2, "p_Val2_21_1_fu_1136_p2");
    sc_trace(mVcdFile, p_Val2_21_1_reg_1583, "p_Val2_21_1_reg_1583");
    sc_trace(mVcdFile, p_Val2_21_2_fu_1275_p2, "p_Val2_21_2_fu_1275_p2");
    sc_trace(mVcdFile, p_Val2_21_2_reg_1588, "p_Val2_21_2_reg_1588");
    sc_trace(mVcdFile, p_Val2_21_3_fu_1414_p2, "p_Val2_21_3_fu_1414_p2");
    sc_trace(mVcdFile, p_Val2_21_3_reg_1593, "p_Val2_21_3_reg_1593");
    sc_trace(mVcdFile, ap_block_state1, "ap_block_state1");
    sc_trace(mVcdFile, ap_block_pp0_stage0_subdone, "ap_block_pp0_stage0_subdone");
    sc_trace(mVcdFile, ap_condition_pp0_exit_iter0_state2, "ap_condition_pp0_exit_iter0_state2");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter1, "ap_enable_reg_pp0_iter1");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter3, "ap_enable_reg_pp0_iter3");
    sc_trace(mVcdFile, tmp_106_fu_449_p1, "tmp_106_fu_449_p1");
    sc_trace(mVcdFile, ap_block_pp0_stage0_01001, "ap_block_pp0_stage0_01001");
    sc_trace(mVcdFile, macRegisters_0_V_2_fu_140, "macRegisters_0_V_2_fu_140");
    sc_trace(mVcdFile, macRegisters_0_V_fu_769_p2, "macRegisters_0_V_fu_769_p2");
    sc_trace(mVcdFile, macRegisters_1_V_2_fu_144, "macRegisters_1_V_2_fu_144");
    sc_trace(mVcdFile, macRegisters_1_V_fu_792_p2, "macRegisters_1_V_fu_792_p2");
    sc_trace(mVcdFile, macRegisters_2_V_2_fu_148, "macRegisters_2_V_2_fu_148");
    sc_trace(mVcdFile, macRegisters_2_V_fu_815_p2, "macRegisters_2_V_fu_815_p2");
    sc_trace(mVcdFile, macRegisters_3_V_2_fu_152, "macRegisters_3_V_2_fu_152");
    sc_trace(mVcdFile, macRegisters_3_V_fu_838_p2, "macRegisters_3_V_fu_838_p2");
    sc_trace(mVcdFile, tmp_fu_285_p1, "tmp_fu_285_p1");
    sc_trace(mVcdFile, exitcond_flatten_fu_309_p2, "exitcond_flatten_fu_309_p2");
    sc_trace(mVcdFile, tmp_s_fu_289_p3, "tmp_s_fu_289_p3");
    sc_trace(mVcdFile, tmp_882_fu_345_p2, "tmp_882_fu_345_p2");
    sc_trace(mVcdFile, not_exitcond_flatten_fu_339_p2, "not_exitcond_flatten_fu_339_p2");
    sc_trace(mVcdFile, nm_mid_fu_315_p3, "nm_mid_fu_315_p3");
    sc_trace(mVcdFile, tmp_108_mid_fu_351_p2, "tmp_108_mid_fu_351_p2");
    sc_trace(mVcdFile, tmp_853_fu_363_p2, "tmp_853_fu_363_p2");
    sc_trace(mVcdFile, nm_1_fu_357_p2, "nm_1_fu_357_p2");
    sc_trace(mVcdFile, tmp_923_fu_377_p1, "tmp_923_fu_377_p1");
    sc_trace(mVcdFile, tmp_107_mid1_fu_381_p3, "tmp_107_mid1_fu_381_p3");
    sc_trace(mVcdFile, tmp_107_mid_fu_323_p3, "tmp_107_mid_fu_323_p3");
    sc_trace(mVcdFile, nm_t_mid_fu_331_p3, "nm_t_mid_fu_331_p3");
    sc_trace(mVcdFile, sf_mid2_fu_369_p3, "sf_mid2_fu_369_p3");
    sc_trace(mVcdFile, sf_cast1_fu_413_p1, "sf_cast1_fu_413_p1");
    sc_trace(mVcdFile, tmp_107_mid2_fu_389_p3, "tmp_107_mid2_fu_389_p3");
    sc_trace(mVcdFile, indvar_flatten_op_fu_435_p2, "indvar_flatten_op_fu_435_p2");
    sc_trace(mVcdFile, p_Val2_s_fu_464_p0, "p_Val2_s_fu_464_p0");
    sc_trace(mVcdFile, p_Val2_s_fu_464_p1, "p_Val2_s_fu_464_p1");
    sc_trace(mVcdFile, p_08_cast_cast_fu_456_p1, "p_08_cast_cast_fu_456_p1");
    sc_trace(mVcdFile, p_Val2_s_fu_464_p2, "p_Val2_s_fu_464_p2");
    sc_trace(mVcdFile, tmp_926_fu_496_p1, "tmp_926_fu_496_p1");
    sc_trace(mVcdFile, tmp_924_fu_470_p3, "tmp_924_fu_470_p3");
    sc_trace(mVcdFile, tmp_95_fu_506_p4, "tmp_95_fu_506_p4");
    sc_trace(mVcdFile, tmp_94_fu_500_p2, "tmp_94_fu_500_p2");
    sc_trace(mVcdFile, tmp_96_fu_516_p3, "tmp_96_fu_516_p3");
    sc_trace(mVcdFile, p_Val2_1_fu_534_p0, "p_Val2_1_fu_534_p0");
    sc_trace(mVcdFile, p_Val2_1_fu_534_p1, "p_Val2_1_fu_534_p1");
    sc_trace(mVcdFile, p_Val2_1_fu_534_p2, "p_Val2_1_fu_534_p2");
    sc_trace(mVcdFile, tmp_929_fu_566_p1, "tmp_929_fu_566_p1");
    sc_trace(mVcdFile, tmp_927_fu_540_p3, "tmp_927_fu_540_p3");
    sc_trace(mVcdFile, tmp_99_fu_576_p4, "tmp_99_fu_576_p4");
    sc_trace(mVcdFile, tmp_98_fu_570_p2, "tmp_98_fu_570_p2");
    sc_trace(mVcdFile, tmp_100_fu_586_p3, "tmp_100_fu_586_p3");
    sc_trace(mVcdFile, p_Val2_2_fu_604_p0, "p_Val2_2_fu_604_p0");
    sc_trace(mVcdFile, p_Val2_2_fu_604_p1, "p_Val2_2_fu_604_p1");
    sc_trace(mVcdFile, p_Val2_2_fu_604_p2, "p_Val2_2_fu_604_p2");
    sc_trace(mVcdFile, tmp_932_fu_636_p1, "tmp_932_fu_636_p1");
    sc_trace(mVcdFile, tmp_930_fu_610_p3, "tmp_930_fu_610_p3");
    sc_trace(mVcdFile, tmp_103_fu_646_p4, "tmp_103_fu_646_p4");
    sc_trace(mVcdFile, tmp_102_fu_640_p2, "tmp_102_fu_640_p2");
    sc_trace(mVcdFile, tmp_104_fu_656_p3, "tmp_104_fu_656_p3");
    sc_trace(mVcdFile, p_Val2_3_fu_674_p0, "p_Val2_3_fu_674_p0");
    sc_trace(mVcdFile, p_Val2_3_fu_674_p1, "p_Val2_3_fu_674_p1");
    sc_trace(mVcdFile, p_Val2_3_fu_674_p2, "p_Val2_3_fu_674_p2");
    sc_trace(mVcdFile, tmp_935_fu_706_p1, "tmp_935_fu_706_p1");
    sc_trace(mVcdFile, tmp_933_fu_680_p3, "tmp_933_fu_680_p3");
    sc_trace(mVcdFile, tmp_110_fu_716_p4, "tmp_110_fu_716_p4");
    sc_trace(mVcdFile, tmp_109_fu_710_p2, "tmp_109_fu_710_p2");
    sc_trace(mVcdFile, tmp_111_fu_726_p3, "tmp_111_fu_726_p3");
    sc_trace(mVcdFile, qb_assign_1_fu_755_p2, "qb_assign_1_fu_755_p2");
    sc_trace(mVcdFile, tmp_108_fu_759_p1, "tmp_108_fu_759_p1");
    sc_trace(mVcdFile, tmp_69_fu_752_p1, "tmp_69_fu_752_p1");
    sc_trace(mVcdFile, tmp1_fu_763_p2, "tmp1_fu_763_p2");
    sc_trace(mVcdFile, qb_assign_1_1_fu_778_p2, "qb_assign_1_1_fu_778_p2");
    sc_trace(mVcdFile, tmp_256_1_fu_782_p1, "tmp_256_1_fu_782_p1");
    sc_trace(mVcdFile, tmp_72_fu_775_p1, "tmp_72_fu_775_p1");
    sc_trace(mVcdFile, tmp2_fu_786_p2, "tmp2_fu_786_p2");
    sc_trace(mVcdFile, qb_assign_1_2_fu_801_p2, "qb_assign_1_2_fu_801_p2");
    sc_trace(mVcdFile, tmp_256_2_fu_805_p1, "tmp_256_2_fu_805_p1");
    sc_trace(mVcdFile, tmp_75_fu_798_p1, "tmp_75_fu_798_p1");
    sc_trace(mVcdFile, tmp3_fu_809_p2, "tmp3_fu_809_p2");
    sc_trace(mVcdFile, qb_assign_1_3_fu_824_p2, "qb_assign_1_3_fu_824_p2");
    sc_trace(mVcdFile, tmp_256_3_fu_828_p1, "tmp_256_3_fu_828_p1");
    sc_trace(mVcdFile, tmp_78_fu_821_p1, "tmp_78_fu_821_p1");
    sc_trace(mVcdFile, tmp4_fu_832_p2, "tmp4_fu_832_p2");
    sc_trace(mVcdFile, tmp_79_fu_864_p66, "tmp_79_fu_864_p66");
    sc_trace(mVcdFile, tmp_80_fu_1003_p66, "tmp_80_fu_1003_p66");
    sc_trace(mVcdFile, tmp_81_fu_1142_p66, "tmp_81_fu_1142_p66");
    sc_trace(mVcdFile, tmp_82_fu_1281_p66, "tmp_82_fu_1281_p66");
    sc_trace(mVcdFile, ap_CS_fsm_state7, "ap_CS_fsm_state7");
    sc_trace(mVcdFile, ap_NS_fsm, "ap_NS_fsm");
    sc_trace(mVcdFile, ap_idle_pp0, "ap_idle_pp0");
    sc_trace(mVcdFile, ap_enable_pp0, "ap_enable_pp0");
#endif

    }
}

Conv1DMac_new420::~Conv1DMac_new420() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

    delete weights17_m_weights_3_U;
    delete weights17_m_weights_2_U;
    delete weights17_m_weights_1_U;
    delete weights17_m_weights_s_U;
    delete computeS3_mux_646yd2_x_x_x_x_x_x_U162;
    delete computeS3_mux_646yd2_x_x_x_x_x_x_U163;
    delete computeS3_mux_646yd2_x_x_x_x_x_x_U164;
    delete computeS3_mux_646yd2_x_x_x_x_x_x_U165;
}

void Conv1DMac_new420::thread_ap_var_for_const0() {
    ap_var_for_const0 = ap_const_lv8_0;
}

void Conv1DMac_new420::thread_ap_var_for_const1() {
    ap_var_for_const1 = ap_const_lv8_F9;
}

void Conv1DMac_new420::thread_ap_var_for_const2() {
    ap_var_for_const2 = ap_const_lv8_4;
}

void Conv1DMac_new420::thread_ap_var_for_const3() {
    ap_var_for_const3 = ap_const_lv8_7;
}

void Conv1DMac_new420::thread_ap_var_for_const4() {
    ap_var_for_const4 = ap_const_lv8_FF;
}

void Conv1DMac_new420::thread_ap_var_for_const5() {
    ap_var_for_const5 = ap_const_lv8_2;
}

void Conv1DMac_new420::thread_ap_var_for_const6() {
    ap_var_for_const6 = ap_const_lv8_12;
}

void Conv1DMac_new420::thread_ap_var_for_const7() {
    ap_var_for_const7 = ap_const_lv8_15;
}

void Conv1DMac_new420::thread_ap_var_for_const8() {
    ap_var_for_const8 = ap_const_lv8_1;
}

void Conv1DMac_new420::thread_ap_var_for_const9() {
    ap_var_for_const9 = ap_const_lv8_8;
}

void Conv1DMac_new420::thread_ap_var_for_const10() {
    ap_var_for_const10 = ap_const_lv8_F7;
}

void Conv1DMac_new420::thread_ap_var_for_const11() {
    ap_var_for_const11 = ap_const_lv8_5;
}

void Conv1DMac_new420::thread_ap_var_for_const12() {
    ap_var_for_const12 = ap_const_lv8_D;
}

void Conv1DMac_new420::thread_ap_var_for_const13() {
    ap_var_for_const13 = ap_const_lv8_14;
}

void Conv1DMac_new420::thread_ap_var_for_const14() {
    ap_var_for_const14 = ap_const_lv8_3;
}

void Conv1DMac_new420::thread_ap_var_for_const15() {
    ap_var_for_const15 = ap_const_lv8_FD;
}

void Conv1DMac_new420::thread_ap_var_for_const16() {
    ap_var_for_const16 = ap_const_lv8_B;
}

void Conv1DMac_new420::thread_ap_var_for_const17() {
    ap_var_for_const17 = ap_const_lv8_A;
}

void Conv1DMac_new420::thread_ap_var_for_const18() {
    ap_var_for_const18 = ap_const_lv8_FE;
}

void Conv1DMac_new420::thread_ap_var_for_const19() {
    ap_var_for_const19 = ap_const_lv8_FA;
}

void Conv1DMac_new420::thread_ap_clk_no_reset_() {
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_CS_fsm = ap_ST_fsm_state1;
    } else {
        ap_CS_fsm = ap_NS_fsm.read();
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_done_reg = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_logic_1, ap_continue.read())) {
            ap_done_reg = ap_const_logic_0;
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state7.read())) {
            ap_done_reg = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter0 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp0_exit_iter0_state2.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_0;
        } else if ((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                    esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter1 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read())) {
            if (esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp0_exit_iter0_state2.read())) {
                ap_enable_reg_pp0_iter1 = (ap_condition_pp0_exit_iter0_state2.read() ^ ap_const_logic_1);
            } else if (esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1)) {
                ap_enable_reg_pp0_iter1 = ap_enable_reg_pp0_iter0.read();
            }
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter2 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read())) {
            ap_enable_reg_pp0_iter2 = ap_enable_reg_pp0_iter1.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter3 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read())) {
            ap_enable_reg_pp0_iter3 = ap_enable_reg_pp0_iter2.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter4 = ap_const_logic_0;
    } else {
        if (esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read())) {
            ap_enable_reg_pp0_iter4 = ap_enable_reg_pp0_iter3.read();
        } else if ((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                    esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
            ap_enable_reg_pp0_iter4 = ap_const_logic_0;
        }
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_1) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten6_fu_297_p2.read()))) {
        indvar_flatten6_reg_221 = indvar_flatten_next6_fu_303_p2.read();
    } else if ((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        indvar_flatten6_reg_221 = ap_const_lv21_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_1) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten6_fu_297_p2.read()))) {
        indvar_flatten_reg_232 = indvar_flatten_next_fu_441_p3.read();
    } else if ((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        indvar_flatten_reg_232 = ap_const_lv16_0;
    }
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, tmp_112_reg_1484_pp0_iter2_reg.read()))) {
        macRegisters_0_V_2_fu_140 = macRegisters_0_V_fu_769_p2.read();
    } else if (((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) || 
                (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_lv1_1, tmp_112_reg_1484_pp0_iter2_reg.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read())))) {
        macRegisters_0_V_2_fu_140 = ap_const_lv8_0;
    }
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, tmp_112_reg_1484_pp0_iter2_reg.read()))) {
        macRegisters_1_V_2_fu_144 = macRegisters_1_V_fu_792_p2.read();
    } else if (((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) || 
                (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_lv1_1, tmp_112_reg_1484_pp0_iter2_reg.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read())))) {
        macRegisters_1_V_2_fu_144 = ap_const_lv8_0;
    }
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, tmp_112_reg_1484_pp0_iter2_reg.read()))) {
        macRegisters_2_V_2_fu_148 = macRegisters_2_V_fu_815_p2.read();
    } else if (((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) || 
                (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_lv1_1, tmp_112_reg_1484_pp0_iter2_reg.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read())))) {
        macRegisters_2_V_2_fu_148 = ap_const_lv8_0;
    }
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, tmp_112_reg_1484_pp0_iter2_reg.read()))) {
        macRegisters_3_V_2_fu_152 = macRegisters_3_V_fu_838_p2.read();
    } else if (((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) || 
                (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_lv1_1, tmp_112_reg_1484_pp0_iter2_reg.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read())))) {
        macRegisters_3_V_2_fu_152 = ap_const_lv8_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_1) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten6_fu_297_p2.read()))) {
        nm_reg_243 = nm_mid2_fu_405_p3.read();
    } else if ((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        nm_reg_243 = ap_const_lv7_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_1) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten6_fu_297_p2.read()))) {
        sf_reg_254 = sf_1_fu_429_p2.read();
    } else if ((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        sf_reg_254 = ap_const_lv9_0;
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        start_once_reg = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, real_start.read()) && 
             esl_seteq<1,1,1>(ap_const_logic_0, internal_ap_ready.read()))) {
            start_once_reg = ap_const_logic_1;
        } else if (esl_seteq<1,1,1>(ap_const_logic_1, internal_ap_ready.read())) {
            start_once_reg = ap_const_logic_0;
        }
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        exitcond_flatten6_reg_1457 = exitcond_flatten6_fu_297_p2.read();
        exitcond_flatten6_reg_1457_pp0_iter1_reg = exitcond_flatten6_reg_1457.read();
        nm_t_mid2_reg_1466_pp0_iter1_reg = nm_t_mid2_reg_1466.read();
        tmp_112_reg_1484_pp0_iter1_reg = tmp_112_reg_1484.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, exitcond_flatten6_fu_297_p2.read()))) {
        nm_t_mid2_reg_1466 = nm_t_mid2_fu_397_p3.read();
        tmp_112_reg_1484 = tmp_112_fu_423_p2.read();
        tmp_92_reg_1479 = tmp_92_fu_417_p2.read();
    }
    if (esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)) {
        nm_t_mid2_reg_1466_pp0_iter2_reg = nm_t_mid2_reg_1466_pp0_iter1_reg.read();
        tmp_112_reg_1484_pp0_iter2_reg = tmp_112_reg_1484_pp0_iter1_reg.read();
        tmp_112_reg_1484_pp0_iter3_reg = tmp_112_reg_1484_pp0_iter2_reg.read();
    }
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_1, tmp_112_reg_1484_pp0_iter2_reg.read()))) {
        p_Val2_21_1_reg_1583 = p_Val2_21_1_fu_1136_p2.read();
        p_Val2_21_2_reg_1588 = p_Val2_21_2_fu_1275_p2.read();
        p_Val2_21_3_reg_1593 = p_Val2_21_3_fu_1414_p2.read();
        p_Val2_7_reg_1578 = p_Val2_7_fu_997_p2.read();
    }
    if ((esl_seteq<1,1,1>(exitcond_flatten6_reg_1457_pp0_iter1_reg.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        tmp_107_reg_1528 = tmp_107_fu_524_p2.read();
        tmp_255_1_reg_1543 = tmp_255_1_fu_594_p2.read();
        tmp_255_2_reg_1558 = tmp_255_2_fu_664_p2.read();
        tmp_255_3_reg_1573 = tmp_255_3_fu_734_p2.read();
        tmp_68_reg_1518 = p_Val2_s_fu_464_p2.read().range(13, 7);
        tmp_71_reg_1533 = p_Val2_1_fu_534_p2.read().range(13, 7);
        tmp_74_reg_1548 = p_Val2_2_fu_604_p2.read().range(13, 7);
        tmp_77_reg_1563 = p_Val2_3_fu_674_p2.read().range(13, 7);
        tmp_925_reg_1523 = p_Val2_s_fu_464_p2.read().range(6, 6);
        tmp_928_reg_1538 = p_Val2_1_fu_534_p2.read().range(6, 6);
        tmp_931_reg_1553 = p_Val2_2_fu_604_p2.read().range(6, 6);
        tmp_934_reg_1568 = p_Val2_3_fu_674_p2.read().range(6, 6);
    }
}

void Conv1DMac_new420::thread_ap_CS_fsm_pp0_stage0() {
    ap_CS_fsm_pp0_stage0 = ap_CS_fsm.read()[1];
}

void Conv1DMac_new420::thread_ap_CS_fsm_state1() {
    ap_CS_fsm_state1 = ap_CS_fsm.read()[0];
}

void Conv1DMac_new420::thread_ap_CS_fsm_state7() {
    ap_CS_fsm_state7 = ap_CS_fsm.read()[2];
}

void Conv1DMac_new420::thread_ap_block_pp0_stage0() {
    ap_block_pp0_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv1DMac_new420::thread_ap_block_pp0_stage0_01001() {
    ap_block_pp0_stage0_01001 = ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
  esl_seteq<1,1,1>(exitcond_flatten6_reg_1457_pp0_iter1_reg.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read())) || (esl_seteq<1,1,1>(ap_enable_reg_pp0_iter4.read(), ap_const_logic_1) && 
  esl_seteq<1,1,1>(tmp_112_reg_1484_pp0_iter3_reg.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read())));
}

void Conv1DMac_new420::thread_ap_block_pp0_stage0_11001() {
    ap_block_pp0_stage0_11001 = ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
  esl_seteq<1,1,1>(exitcond_flatten6_reg_1457_pp0_iter1_reg.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read())) || (esl_seteq<1,1,1>(ap_enable_reg_pp0_iter4.read(), ap_const_logic_1) && 
  esl_seteq<1,1,1>(tmp_112_reg_1484_pp0_iter3_reg.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read())));
}

void Conv1DMac_new420::thread_ap_block_pp0_stage0_subdone() {
    ap_block_pp0_stage0_subdone = ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
  esl_seteq<1,1,1>(exitcond_flatten6_reg_1457_pp0_iter1_reg.read(), ap_const_lv1_0) && 
  esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read())) || (esl_seteq<1,1,1>(ap_enable_reg_pp0_iter4.read(), ap_const_logic_1) && 
  esl_seteq<1,1,1>(tmp_112_reg_1484_pp0_iter3_reg.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read())));
}

void Conv1DMac_new420::thread_ap_block_state1() {
    ap_block_state1 = (esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1));
}

void Conv1DMac_new420::thread_ap_block_state2_pp0_stage0_iter0() {
    ap_block_state2_pp0_stage0_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv1DMac_new420::thread_ap_block_state3_pp0_stage0_iter1() {
    ap_block_state3_pp0_stage0_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv1DMac_new420::thread_ap_block_state4_pp0_stage0_iter2() {
    ap_block_state4_pp0_stage0_iter2 = (esl_seteq<1,1,1>(exitcond_flatten6_reg_1457_pp0_iter1_reg.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_0, in_V_V_empty_n.read()));
}

void Conv1DMac_new420::thread_ap_block_state5_pp0_stage0_iter3() {
    ap_block_state5_pp0_stage0_iter3 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void Conv1DMac_new420::thread_ap_block_state6_pp0_stage0_iter4() {
    ap_block_state6_pp0_stage0_iter4 = (esl_seteq<1,1,1>(tmp_112_reg_1484_pp0_iter3_reg.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_const_logic_0, out_V_V_full_n.read()));
}

void Conv1DMac_new420::thread_ap_condition_pp0_exit_iter0_state2() {
    if (esl_seteq<1,1,1>(exitcond_flatten6_fu_297_p2.read(), ap_const_lv1_1)) {
        ap_condition_pp0_exit_iter0_state2 = ap_const_logic_1;
    } else {
        ap_condition_pp0_exit_iter0_state2 = ap_const_logic_0;
    }
}

void Conv1DMac_new420::thread_ap_done() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state7.read())) {
        ap_done = ap_const_logic_1;
    } else {
        ap_done = ap_done_reg.read();
    }
}

void Conv1DMac_new420::thread_ap_enable_pp0() {
    ap_enable_pp0 = (ap_idle_pp0.read() ^ ap_const_logic_1);
}

void Conv1DMac_new420::thread_ap_idle() {
    if ((esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        ap_idle = ap_const_logic_1;
    } else {
        ap_idle = ap_const_logic_0;
    }
}

void Conv1DMac_new420::thread_ap_idle_pp0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter2.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter3.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter4.read()))) {
        ap_idle_pp0 = ap_const_logic_1;
    } else {
        ap_idle_pp0 = ap_const_logic_0;
    }
}

void Conv1DMac_new420::thread_ap_ready() {
    ap_ready = internal_ap_ready.read();
}

void Conv1DMac_new420::thread_exitcond_flatten6_fu_297_p2() {
    exitcond_flatten6_fu_297_p2 = (!indvar_flatten6_reg_221.read().is_01() || !ap_const_lv21_100000.is_01())? sc_lv<1>(): sc_lv<1>(indvar_flatten6_reg_221.read() == ap_const_lv21_100000);
}

void Conv1DMac_new420::thread_exitcond_flatten_fu_309_p2() {
    exitcond_flatten_fu_309_p2 = (!indvar_flatten_reg_232.read().is_01() || !ap_const_lv16_4000.is_01())? sc_lv<1>(): sc_lv<1>(indvar_flatten_reg_232.read() == ap_const_lv16_4000);
}

void Conv1DMac_new420::thread_in_V_V_blk_n() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(exitcond_flatten6_reg_1457_pp0_iter1_reg.read(), ap_const_lv1_0))) {
        in_V_V_blk_n = in_V_V_empty_n.read();
    } else {
        in_V_V_blk_n = ap_const_logic_1;
    }
}

void Conv1DMac_new420::thread_in_V_V_read() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
         esl_seteq<1,1,1>(exitcond_flatten6_reg_1457_pp0_iter1_reg.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        in_V_V_read = ap_const_logic_1;
    } else {
        in_V_V_read = ap_const_logic_0;
    }
}

void Conv1DMac_new420::thread_indvar_flatten_next6_fu_303_p2() {
    indvar_flatten_next6_fu_303_p2 = (!ap_const_lv21_1.is_01() || !indvar_flatten6_reg_221.read().is_01())? sc_lv<21>(): (sc_biguint<21>(ap_const_lv21_1) + sc_biguint<21>(indvar_flatten6_reg_221.read()));
}

void Conv1DMac_new420::thread_indvar_flatten_next_fu_441_p3() {
    indvar_flatten_next_fu_441_p3 = (!exitcond_flatten_fu_309_p2.read()[0].is_01())? sc_lv<16>(): ((exitcond_flatten_fu_309_p2.read()[0].to_bool())? ap_const_lv16_1: indvar_flatten_op_fu_435_p2.read());
}

void Conv1DMac_new420::thread_indvar_flatten_op_fu_435_p2() {
    indvar_flatten_op_fu_435_p2 = (!indvar_flatten_reg_232.read().is_01() || !ap_const_lv16_1.is_01())? sc_lv<16>(): (sc_biguint<16>(indvar_flatten_reg_232.read()) + sc_biguint<16>(ap_const_lv16_1));
}

void Conv1DMac_new420::thread_internal_ap_ready() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state7.read())) {
        internal_ap_ready = ap_const_logic_1;
    } else {
        internal_ap_ready = ap_const_logic_0;
    }
}

void Conv1DMac_new420::thread_macRegisters_0_V_fu_769_p2() {
    macRegisters_0_V_fu_769_p2 = (!tmp_69_fu_752_p1.read().is_01() || !tmp1_fu_763_p2.read().is_01())? sc_lv<8>(): (sc_bigint<8>(tmp_69_fu_752_p1.read()) + sc_biguint<8>(tmp1_fu_763_p2.read()));
}

void Conv1DMac_new420::thread_macRegisters_1_V_fu_792_p2() {
    macRegisters_1_V_fu_792_p2 = (!tmp_72_fu_775_p1.read().is_01() || !tmp2_fu_786_p2.read().is_01())? sc_lv<8>(): (sc_bigint<8>(tmp_72_fu_775_p1.read()) + sc_biguint<8>(tmp2_fu_786_p2.read()));
}

void Conv1DMac_new420::thread_macRegisters_2_V_fu_815_p2() {
    macRegisters_2_V_fu_815_p2 = (!tmp_75_fu_798_p1.read().is_01() || !tmp3_fu_809_p2.read().is_01())? sc_lv<8>(): (sc_bigint<8>(tmp_75_fu_798_p1.read()) + sc_biguint<8>(tmp3_fu_809_p2.read()));
}

void Conv1DMac_new420::thread_macRegisters_3_V_fu_838_p2() {
    macRegisters_3_V_fu_838_p2 = (!tmp_78_fu_821_p1.read().is_01() || !tmp4_fu_832_p2.read().is_01())? sc_lv<8>(): (sc_bigint<8>(tmp_78_fu_821_p1.read()) + sc_biguint<8>(tmp4_fu_832_p2.read()));
}

void Conv1DMac_new420::thread_nm_1_fu_357_p2() {
    nm_1_fu_357_p2 = (!ap_const_lv7_1.is_01() || !nm_mid_fu_315_p3.read().is_01())? sc_lv<7>(): (sc_biguint<7>(ap_const_lv7_1) + sc_biguint<7>(nm_mid_fu_315_p3.read()));
}

void Conv1DMac_new420::thread_nm_mid2_fu_405_p3() {
    nm_mid2_fu_405_p3 = (!tmp_108_mid_fu_351_p2.read()[0].is_01())? sc_lv<7>(): ((tmp_108_mid_fu_351_p2.read()[0].to_bool())? nm_1_fu_357_p2.read(): nm_mid_fu_315_p3.read());
}

void Conv1DMac_new420::thread_nm_mid_fu_315_p3() {
    nm_mid_fu_315_p3 = (!exitcond_flatten_fu_309_p2.read()[0].is_01())? sc_lv<7>(): ((exitcond_flatten_fu_309_p2.read()[0].to_bool())? ap_const_lv7_0: nm_reg_243.read());
}

void Conv1DMac_new420::thread_nm_t_mid2_fu_397_p3() {
    nm_t_mid2_fu_397_p3 = (!tmp_108_mid_fu_351_p2.read()[0].is_01())? sc_lv<6>(): ((tmp_108_mid_fu_351_p2.read()[0].to_bool())? tmp_923_fu_377_p1.read(): nm_t_mid_fu_331_p3.read());
}

void Conv1DMac_new420::thread_nm_t_mid_fu_331_p3() {
    nm_t_mid_fu_331_p3 = (!exitcond_flatten_fu_309_p2.read()[0].is_01())? sc_lv<6>(): ((exitcond_flatten_fu_309_p2.read()[0].to_bool())? ap_const_lv6_0: tmp_fu_285_p1.read());
}

void Conv1DMac_new420::thread_not_exitcond_flatten_fu_339_p2() {
    not_exitcond_flatten_fu_339_p2 = (exitcond_flatten_fu_309_p2.read() ^ ap_const_lv1_1);
}

void Conv1DMac_new420::thread_out_V_V_blk_n() {
    if ((esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_enable_reg_pp0_iter4.read(), ap_const_logic_1) && 
         esl_seteq<1,1,1>(tmp_112_reg_1484_pp0_iter3_reg.read(), ap_const_lv1_1))) {
        out_V_V_blk_n = out_V_V_full_n.read();
    } else {
        out_V_V_blk_n = ap_const_logic_1;
    }
}

void Conv1DMac_new420::thread_out_V_V_din() {
    out_V_V_din = esl_concat<24,8>(esl_concat<16,8>(esl_concat<8,8>(p_Val2_21_3_reg_1593.read(), p_Val2_21_2_reg_1588.read()), p_Val2_21_1_reg_1583.read()), p_Val2_7_reg_1578.read());
}

void Conv1DMac_new420::thread_out_V_V_write() {
    if ((esl_seteq<1,1,1>(ap_enable_reg_pp0_iter4.read(), ap_const_logic_1) && 
         esl_seteq<1,1,1>(tmp_112_reg_1484_pp0_iter3_reg.read(), ap_const_lv1_1) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        out_V_V_write = ap_const_logic_1;
    } else {
        out_V_V_write = ap_const_logic_0;
    }
}

void Conv1DMac_new420::thread_p_08_cast_cast_fu_456_p1() {
    p_08_cast_cast_fu_456_p1 = esl_sext<14,8>(in_V_V_dout.read());
}

void Conv1DMac_new420::thread_p_Val2_1_fu_534_p0() {
    p_Val2_1_fu_534_p0 = weights17_m_weights_2_q0.read();
}

void Conv1DMac_new420::thread_p_Val2_1_fu_534_p1() {
    p_Val2_1_fu_534_p1 =  (sc_lv<8>) (p_08_cast_cast_fu_456_p1.read());
}

void Conv1DMac_new420::thread_p_Val2_1_fu_534_p2() {
    p_Val2_1_fu_534_p2 = (!p_Val2_1_fu_534_p0.read().is_01() || !p_Val2_1_fu_534_p1.read().is_01())? sc_lv<14>(): sc_bigint<6>(p_Val2_1_fu_534_p0.read()) * sc_bigint<8>(p_Val2_1_fu_534_p1.read());
}

void Conv1DMac_new420::thread_p_Val2_21_1_fu_1136_p2() {
    p_Val2_21_1_fu_1136_p2 = (!macRegisters_1_V_fu_792_p2.read().is_01() || !tmp_80_fu_1003_p66.read().is_01())? sc_lv<8>(): (sc_biguint<8>(macRegisters_1_V_fu_792_p2.read()) + sc_biguint<8>(tmp_80_fu_1003_p66.read()));
}

void Conv1DMac_new420::thread_p_Val2_21_2_fu_1275_p2() {
    p_Val2_21_2_fu_1275_p2 = (!macRegisters_2_V_fu_815_p2.read().is_01() || !tmp_81_fu_1142_p66.read().is_01())? sc_lv<8>(): (sc_biguint<8>(macRegisters_2_V_fu_815_p2.read()) + sc_biguint<8>(tmp_81_fu_1142_p66.read()));
}

void Conv1DMac_new420::thread_p_Val2_21_3_fu_1414_p2() {
    p_Val2_21_3_fu_1414_p2 = (!macRegisters_3_V_fu_838_p2.read().is_01() || !tmp_82_fu_1281_p66.read().is_01())? sc_lv<8>(): (sc_biguint<8>(macRegisters_3_V_fu_838_p2.read()) + sc_biguint<8>(tmp_82_fu_1281_p66.read()));
}

void Conv1DMac_new420::thread_p_Val2_2_fu_604_p0() {
    p_Val2_2_fu_604_p0 = weights17_m_weights_1_q0.read();
}

void Conv1DMac_new420::thread_p_Val2_2_fu_604_p1() {
    p_Val2_2_fu_604_p1 =  (sc_lv<8>) (p_08_cast_cast_fu_456_p1.read());
}

void Conv1DMac_new420::thread_p_Val2_2_fu_604_p2() {
    p_Val2_2_fu_604_p2 = (!p_Val2_2_fu_604_p0.read().is_01() || !p_Val2_2_fu_604_p1.read().is_01())? sc_lv<14>(): sc_bigint<6>(p_Val2_2_fu_604_p0.read()) * sc_bigint<8>(p_Val2_2_fu_604_p1.read());
}

void Conv1DMac_new420::thread_p_Val2_3_fu_674_p0() {
    p_Val2_3_fu_674_p0 = weights17_m_weights_s_q0.read();
}

void Conv1DMac_new420::thread_p_Val2_3_fu_674_p1() {
    p_Val2_3_fu_674_p1 =  (sc_lv<8>) (p_08_cast_cast_fu_456_p1.read());
}

void Conv1DMac_new420::thread_p_Val2_3_fu_674_p2() {
    p_Val2_3_fu_674_p2 = (!p_Val2_3_fu_674_p0.read().is_01() || !p_Val2_3_fu_674_p1.read().is_01())? sc_lv<14>(): sc_bigint<6>(p_Val2_3_fu_674_p0.read()) * sc_bigint<8>(p_Val2_3_fu_674_p1.read());
}

void Conv1DMac_new420::thread_p_Val2_7_fu_997_p2() {
    p_Val2_7_fu_997_p2 = (!macRegisters_0_V_fu_769_p2.read().is_01() || !tmp_79_fu_864_p66.read().is_01())? sc_lv<8>(): (sc_biguint<8>(macRegisters_0_V_fu_769_p2.read()) + sc_biguint<8>(tmp_79_fu_864_p66.read()));
}

void Conv1DMac_new420::thread_p_Val2_s_fu_464_p0() {
    p_Val2_s_fu_464_p0 = weights17_m_weights_3_q0.read();
}

void Conv1DMac_new420::thread_p_Val2_s_fu_464_p1() {
    p_Val2_s_fu_464_p1 =  (sc_lv<8>) (p_08_cast_cast_fu_456_p1.read());
}

void Conv1DMac_new420::thread_p_Val2_s_fu_464_p2() {
    p_Val2_s_fu_464_p2 = (!p_Val2_s_fu_464_p0.read().is_01() || !p_Val2_s_fu_464_p1.read().is_01())? sc_lv<14>(): sc_bigint<6>(p_Val2_s_fu_464_p0.read()) * sc_bigint<8>(p_Val2_s_fu_464_p1.read());
}

void Conv1DMac_new420::thread_qb_assign_1_1_fu_778_p2() {
    qb_assign_1_1_fu_778_p2 = (tmp_255_1_reg_1543.read() & tmp_928_reg_1538.read());
}

void Conv1DMac_new420::thread_qb_assign_1_2_fu_801_p2() {
    qb_assign_1_2_fu_801_p2 = (tmp_255_2_reg_1558.read() & tmp_931_reg_1553.read());
}

void Conv1DMac_new420::thread_qb_assign_1_3_fu_824_p2() {
    qb_assign_1_3_fu_824_p2 = (tmp_255_3_reg_1573.read() & tmp_934_reg_1568.read());
}

void Conv1DMac_new420::thread_qb_assign_1_fu_755_p2() {
    qb_assign_1_fu_755_p2 = (tmp_107_reg_1528.read() & tmp_925_reg_1523.read());
}

void Conv1DMac_new420::thread_real_start() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, start_full_n.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, start_once_reg.read()))) {
        real_start = ap_const_logic_0;
    } else {
        real_start = ap_start.read();
    }
}

void Conv1DMac_new420::thread_sf_1_fu_429_p2() {
    sf_1_fu_429_p2 = (!sf_mid2_fu_369_p3.read().is_01() || !ap_const_lv9_1.is_01())? sc_lv<9>(): (sc_biguint<9>(sf_mid2_fu_369_p3.read()) + sc_biguint<9>(ap_const_lv9_1));
}

void Conv1DMac_new420::thread_sf_cast1_fu_413_p1() {
    sf_cast1_fu_413_p1 = esl_zext<14,9>(sf_mid2_fu_369_p3.read());
}

void Conv1DMac_new420::thread_sf_mid2_fu_369_p3() {
    sf_mid2_fu_369_p3 = (!tmp_853_fu_363_p2.read()[0].is_01())? sc_lv<9>(): ((tmp_853_fu_363_p2.read()[0].to_bool())? ap_const_lv9_0: sf_reg_254.read());
}

void Conv1DMac_new420::thread_start_out() {
    start_out = real_start.read();
}

void Conv1DMac_new420::thread_start_write() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, start_once_reg.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, real_start.read()))) {
        start_write = ap_const_logic_1;
    } else {
        start_write = ap_const_logic_0;
    }
}

void Conv1DMac_new420::thread_tmp1_fu_763_p2() {
    tmp1_fu_763_p2 = (!tmp_108_fu_759_p1.read().is_01() || !macRegisters_0_V_2_fu_140.read().is_01())? sc_lv<8>(): (sc_biguint<8>(tmp_108_fu_759_p1.read()) + sc_biguint<8>(macRegisters_0_V_2_fu_140.read()));
}

void Conv1DMac_new420::thread_tmp2_fu_786_p2() {
    tmp2_fu_786_p2 = (!tmp_256_1_fu_782_p1.read().is_01() || !macRegisters_1_V_2_fu_144.read().is_01())? sc_lv<8>(): (sc_biguint<8>(tmp_256_1_fu_782_p1.read()) + sc_biguint<8>(macRegisters_1_V_2_fu_144.read()));
}

void Conv1DMac_new420::thread_tmp3_fu_809_p2() {
    tmp3_fu_809_p2 = (!tmp_256_2_fu_805_p1.read().is_01() || !macRegisters_2_V_2_fu_148.read().is_01())? sc_lv<8>(): (sc_biguint<8>(tmp_256_2_fu_805_p1.read()) + sc_biguint<8>(macRegisters_2_V_2_fu_148.read()));
}

void Conv1DMac_new420::thread_tmp4_fu_832_p2() {
    tmp4_fu_832_p2 = (!tmp_256_3_fu_828_p1.read().is_01() || !macRegisters_3_V_2_fu_152.read().is_01())? sc_lv<8>(): (sc_biguint<8>(tmp_256_3_fu_828_p1.read()) + sc_biguint<8>(macRegisters_3_V_2_fu_152.read()));
}

void Conv1DMac_new420::thread_tmp_100_fu_586_p3() {
    tmp_100_fu_586_p3 = esl_concat<5,1>(tmp_99_fu_576_p4.read(), tmp_98_fu_570_p2.read());
}

void Conv1DMac_new420::thread_tmp_102_fu_640_p2() {
    tmp_102_fu_640_p2 = (tmp_932_fu_636_p1.read() | tmp_930_fu_610_p3.read());
}

void Conv1DMac_new420::thread_tmp_103_fu_646_p4() {
    tmp_103_fu_646_p4 = p_Val2_2_fu_604_p2.read().range(5, 1);
}

void Conv1DMac_new420::thread_tmp_104_fu_656_p3() {
    tmp_104_fu_656_p3 = esl_concat<5,1>(tmp_103_fu_646_p4.read(), tmp_102_fu_640_p2.read());
}

void Conv1DMac_new420::thread_tmp_106_fu_449_p1() {
    tmp_106_fu_449_p1 = esl_zext<64,14>(tmp_92_reg_1479.read());
}

void Conv1DMac_new420::thread_tmp_107_fu_524_p2() {
    tmp_107_fu_524_p2 = (!tmp_96_fu_516_p3.read().is_01() || !ap_const_lv6_0.is_01())? sc_lv<1>(): sc_lv<1>(tmp_96_fu_516_p3.read() != ap_const_lv6_0);
}

void Conv1DMac_new420::thread_tmp_107_mid1_fu_381_p3() {
    tmp_107_mid1_fu_381_p3 = esl_concat<6,8>(tmp_923_fu_377_p1.read(), ap_const_lv8_0);
}

void Conv1DMac_new420::thread_tmp_107_mid2_fu_389_p3() {
    tmp_107_mid2_fu_389_p3 = (!tmp_108_mid_fu_351_p2.read()[0].is_01())? sc_lv<14>(): ((tmp_108_mid_fu_351_p2.read()[0].to_bool())? tmp_107_mid1_fu_381_p3.read(): tmp_107_mid_fu_323_p3.read());
}

void Conv1DMac_new420::thread_tmp_107_mid_fu_323_p3() {
    tmp_107_mid_fu_323_p3 = (!exitcond_flatten_fu_309_p2.read()[0].is_01())? sc_lv<14>(): ((exitcond_flatten_fu_309_p2.read()[0].to_bool())? ap_const_lv14_0: tmp_s_fu_289_p3.read());
}

void Conv1DMac_new420::thread_tmp_108_fu_759_p1() {
    tmp_108_fu_759_p1 = esl_zext<8,1>(qb_assign_1_fu_755_p2.read());
}

void Conv1DMac_new420::thread_tmp_108_mid_fu_351_p2() {
    tmp_108_mid_fu_351_p2 = (tmp_882_fu_345_p2.read() & not_exitcond_flatten_fu_339_p2.read());
}

void Conv1DMac_new420::thread_tmp_109_fu_710_p2() {
    tmp_109_fu_710_p2 = (tmp_935_fu_706_p1.read() | tmp_933_fu_680_p3.read());
}

void Conv1DMac_new420::thread_tmp_110_fu_716_p4() {
    tmp_110_fu_716_p4 = p_Val2_3_fu_674_p2.read().range(5, 1);
}

void Conv1DMac_new420::thread_tmp_111_fu_726_p3() {
    tmp_111_fu_726_p3 = esl_concat<5,1>(tmp_110_fu_716_p4.read(), tmp_109_fu_710_p2.read());
}

void Conv1DMac_new420::thread_tmp_112_fu_423_p2() {
    tmp_112_fu_423_p2 = (!sf_mid2_fu_369_p3.read().is_01() || !ap_const_lv9_FF.is_01())? sc_lv<1>(): sc_lv<1>(sf_mid2_fu_369_p3.read() == ap_const_lv9_FF);
}

void Conv1DMac_new420::thread_tmp_255_1_fu_594_p2() {
    tmp_255_1_fu_594_p2 = (!tmp_100_fu_586_p3.read().is_01() || !ap_const_lv6_0.is_01())? sc_lv<1>(): sc_lv<1>(tmp_100_fu_586_p3.read() != ap_const_lv6_0);
}

void Conv1DMac_new420::thread_tmp_255_2_fu_664_p2() {
    tmp_255_2_fu_664_p2 = (!tmp_104_fu_656_p3.read().is_01() || !ap_const_lv6_0.is_01())? sc_lv<1>(): sc_lv<1>(tmp_104_fu_656_p3.read() != ap_const_lv6_0);
}

void Conv1DMac_new420::thread_tmp_255_3_fu_734_p2() {
    tmp_255_3_fu_734_p2 = (!tmp_111_fu_726_p3.read().is_01() || !ap_const_lv6_0.is_01())? sc_lv<1>(): sc_lv<1>(tmp_111_fu_726_p3.read() != ap_const_lv6_0);
}

void Conv1DMac_new420::thread_tmp_256_1_fu_782_p1() {
    tmp_256_1_fu_782_p1 = esl_zext<8,1>(qb_assign_1_1_fu_778_p2.read());
}

void Conv1DMac_new420::thread_tmp_256_2_fu_805_p1() {
    tmp_256_2_fu_805_p1 = esl_zext<8,1>(qb_assign_1_2_fu_801_p2.read());
}

void Conv1DMac_new420::thread_tmp_256_3_fu_828_p1() {
    tmp_256_3_fu_828_p1 = esl_zext<8,1>(qb_assign_1_3_fu_824_p2.read());
}

void Conv1DMac_new420::thread_tmp_69_fu_752_p1() {
    tmp_69_fu_752_p1 = esl_sext<8,7>(tmp_68_reg_1518.read());
}

void Conv1DMac_new420::thread_tmp_72_fu_775_p1() {
    tmp_72_fu_775_p1 = esl_sext<8,7>(tmp_71_reg_1533.read());
}

void Conv1DMac_new420::thread_tmp_75_fu_798_p1() {
    tmp_75_fu_798_p1 = esl_sext<8,7>(tmp_74_reg_1548.read());
}

void Conv1DMac_new420::thread_tmp_78_fu_821_p1() {
    tmp_78_fu_821_p1 = esl_sext<8,7>(tmp_77_reg_1563.read());
}

void Conv1DMac_new420::thread_tmp_853_fu_363_p2() {
    tmp_853_fu_363_p2 = (tmp_108_mid_fu_351_p2.read() | exitcond_flatten_fu_309_p2.read());
}

void Conv1DMac_new420::thread_tmp_882_fu_345_p2() {
    tmp_882_fu_345_p2 = (!sf_reg_254.read().is_01() || !ap_const_lv9_100.is_01())? sc_lv<1>(): sc_lv<1>(sf_reg_254.read() == ap_const_lv9_100);
}

void Conv1DMac_new420::thread_tmp_923_fu_377_p1() {
    tmp_923_fu_377_p1 = nm_1_fu_357_p2.read().range(6-1, 0);
}

void Conv1DMac_new420::thread_tmp_924_fu_470_p3() {
    tmp_924_fu_470_p3 = p_Val2_s_fu_464_p2.read().range(13, 13);
}

void Conv1DMac_new420::thread_tmp_926_fu_496_p1() {
    tmp_926_fu_496_p1 = p_Val2_s_fu_464_p2.read().range(1-1, 0);
}

void Conv1DMac_new420::thread_tmp_927_fu_540_p3() {
    tmp_927_fu_540_p3 = p_Val2_1_fu_534_p2.read().range(13, 13);
}

void Conv1DMac_new420::thread_tmp_929_fu_566_p1() {
    tmp_929_fu_566_p1 = p_Val2_1_fu_534_p2.read().range(1-1, 0);
}

void Conv1DMac_new420::thread_tmp_92_fu_417_p2() {
    tmp_92_fu_417_p2 = (!sf_cast1_fu_413_p1.read().is_01() || !tmp_107_mid2_fu_389_p3.read().is_01())? sc_lv<14>(): (sc_biguint<14>(sf_cast1_fu_413_p1.read()) + sc_biguint<14>(tmp_107_mid2_fu_389_p3.read()));
}

void Conv1DMac_new420::thread_tmp_930_fu_610_p3() {
    tmp_930_fu_610_p3 = p_Val2_2_fu_604_p2.read().range(13, 13);
}

void Conv1DMac_new420::thread_tmp_932_fu_636_p1() {
    tmp_932_fu_636_p1 = p_Val2_2_fu_604_p2.read().range(1-1, 0);
}

void Conv1DMac_new420::thread_tmp_933_fu_680_p3() {
    tmp_933_fu_680_p3 = p_Val2_3_fu_674_p2.read().range(13, 13);
}

void Conv1DMac_new420::thread_tmp_935_fu_706_p1() {
    tmp_935_fu_706_p1 = p_Val2_3_fu_674_p2.read().range(1-1, 0);
}

void Conv1DMac_new420::thread_tmp_94_fu_500_p2() {
    tmp_94_fu_500_p2 = (tmp_926_fu_496_p1.read() | tmp_924_fu_470_p3.read());
}

void Conv1DMac_new420::thread_tmp_95_fu_506_p4() {
    tmp_95_fu_506_p4 = p_Val2_s_fu_464_p2.read().range(5, 1);
}

void Conv1DMac_new420::thread_tmp_96_fu_516_p3() {
    tmp_96_fu_516_p3 = esl_concat<5,1>(tmp_95_fu_506_p4.read(), tmp_94_fu_500_p2.read());
}

void Conv1DMac_new420::thread_tmp_98_fu_570_p2() {
    tmp_98_fu_570_p2 = (tmp_929_fu_566_p1.read() | tmp_927_fu_540_p3.read());
}

void Conv1DMac_new420::thread_tmp_99_fu_576_p4() {
    tmp_99_fu_576_p4 = p_Val2_1_fu_534_p2.read().range(5, 1);
}

void Conv1DMac_new420::thread_tmp_fu_285_p1() {
    tmp_fu_285_p1 = nm_reg_243.read().range(6-1, 0);
}

void Conv1DMac_new420::thread_tmp_s_fu_289_p3() {
    tmp_s_fu_289_p3 = esl_concat<6,8>(tmp_fu_285_p1.read(), ap_const_lv8_0);
}

void Conv1DMac_new420::thread_weights17_m_weights_1_address0() {
    weights17_m_weights_1_address0 =  (sc_lv<14>) (tmp_106_fu_449_p1.read());
}

void Conv1DMac_new420::thread_weights17_m_weights_1_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        weights17_m_weights_1_ce0 = ap_const_logic_1;
    } else {
        weights17_m_weights_1_ce0 = ap_const_logic_0;
    }
}

void Conv1DMac_new420::thread_weights17_m_weights_2_address0() {
    weights17_m_weights_2_address0 =  (sc_lv<14>) (tmp_106_fu_449_p1.read());
}

void Conv1DMac_new420::thread_weights17_m_weights_2_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        weights17_m_weights_2_ce0 = ap_const_logic_1;
    } else {
        weights17_m_weights_2_ce0 = ap_const_logic_0;
    }
}

void Conv1DMac_new420::thread_weights17_m_weights_3_address0() {
    weights17_m_weights_3_address0 =  (sc_lv<14>) (tmp_106_fu_449_p1.read());
}

void Conv1DMac_new420::thread_weights17_m_weights_3_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        weights17_m_weights_3_ce0 = ap_const_logic_1;
    } else {
        weights17_m_weights_3_ce0 = ap_const_logic_0;
    }
}

void Conv1DMac_new420::thread_weights17_m_weights_s_address0() {
    weights17_m_weights_s_address0 =  (sc_lv<14>) (tmp_106_fu_449_p1.read());
}

void Conv1DMac_new420::thread_weights17_m_weights_s_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()))) {
        weights17_m_weights_s_ce0 = ap_const_logic_1;
    } else {
        weights17_m_weights_s_ce0 = ap_const_logic_0;
    }
}

void Conv1DMac_new420::thread_ap_NS_fsm() {
    switch (ap_CS_fsm.read().to_uint64()) {
        case 1 : 
            if ((!(esl_seteq<1,1,1>(real_start.read(), ap_const_logic_0) || esl_seteq<1,1,1>(ap_done_reg.read(), ap_const_logic_1)) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else {
                ap_NS_fsm = ap_ST_fsm_state1;
            }
            break;
        case 2 : 
            if ((!(esl_seteq<1,1,1>(exitcond_flatten6_fu_297_p2.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0) && esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read()) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_1)) && !(esl_seteq<1,1,1>(ap_enable_reg_pp0_iter3.read(), ap_const_logic_0) && esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read()) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter4.read(), ap_const_logic_1)))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else if (((esl_seteq<1,1,1>(ap_enable_reg_pp0_iter3.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read()) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp0_iter4.read(), ap_const_logic_1)) || (esl_seteq<1,1,1>(exitcond_flatten6_fu_297_p2.read(), ap_const_lv1_1) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0) && 
  esl_seteq<1,1,1>(ap_const_boolean_0, ap_block_pp0_stage0_subdone.read()) && 
  esl_seteq<1,1,1>(ap_enable_reg_pp0_iter0.read(), ap_const_logic_1)))) {
                ap_NS_fsm = ap_ST_fsm_state7;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            }
            break;
        case 4 : 
            ap_NS_fsm = ap_ST_fsm_state1;
            break;
        default : 
            ap_NS_fsm = "XXX";
            break;
    }
}

}

