# circuit_generator.py (ì™„ì „ ì•ˆì •í™”ëœ ë²„ì „)
import os
import pandas as pd
import numpy as np
from detector.hole_detector import HoleDetector
from diagram import drawDiagram
from writeSPICE import toSPICE
from calcVoltageAndCurrent import calcCurrentAndVoltage
import networkx as nx
from networkx.readwrite import write_graphml
import matplotlib.pyplot as plt
from diagram import draw_connectivity_graph
import glob
from checker.Circuit_comparer import CircuitComparer
import matplotlib
import tkinter as tk
from tkinter import messagebox
matplotlib.use('TkAgg')
import cv2
import os, glob, re
from diagram import validate_circuit_connectivity,generate_circuit_from_spice
from new_diagram import draw_new_diagram
from collections import defaultdict, deque
import re
import matplotlib.pyplot as plt
import matplotlib.patches as patches
from matplotlib.patches import FancyBboxPatch, Circle
import webbrowser
import subprocess
import sys
from PIL import Image
import tkinter as tk
from tkinter import messagebox
# 1) íŒŒì¼ ìƒë‹¨ì— import ì¶”ê°€
from spice_converter import (
    SpiceParser, CircuitLayout, SVGGenerator, 
    convert_spice_to_svg, convert_spice_to_schemdraw_auto_png
)
# ì‹¤ìŠµ ì£¼ì œ ë§µ (ê¸°ì¡´ê³¼ ë™ì¼)
topic_map = {
    0: "testìš© íšŒë¡œ", 1: "ë³‘ë ¬íšŒë¡œ", 2: "ì§ë ¬íšŒë¡œ", 3: "í‚¤ë¥´íˆí˜¸í”„ 1ë²•ì¹™", 4: "í‚¤ë¥´íˆí˜¸í”„ 2ë²•ì¹™",
    5: "ì¤‘ì²©ì˜ ì›ë¦¬", 6: "LED Test íšŒë¡œ", 7: "ì˜¤ì‹¤ë¡œìŠ¤ì½”í”„ ì‹¤ìŠµ2",
    8: "ë°˜íŒŒì •ë¥˜íšŒë¡œ", 9: "ë°˜íŒŒì •ë¥˜íšŒë¡œ2", 10: "ë¹„ë°˜ì „ ì¦í­ê¸°"
}


# ì—°ê²°ì„  í¬í•¨ ì •í™•í•œ íšŒë¡œë„ ìƒì„± í•¨ìˆ˜

import matplotlib.pyplot as plt
import matplotlib.patches as patches
from matplotlib.patches import FancyBboxPatch, Circle
import numpy as np
from collections import defaultdict

def analyze_spice_topology(components):
    """
    SPICE ì»´í¬ë„ŒíŠ¸ë¡œë¶€í„° íšŒë¡œ í† í´ë¡œì§€ ë¶„ì„
    """
    print("ğŸ” SPICE í† í´ë¡œì§€ ë¶„ì„...")
    
    # ë„¤íŠ¸ë³„ ì—°ê²° ì •ë³´
    net_connections = defaultdict(list)
    all_nets = set()
    
    for comp in components:
        node1, node2 = comp['nodes']
        all_nets.update([node1, node2])
        net_connections[node1].append(comp)
        net_connections[node2].append(comp)
    
    print("=== ë„¤íŠ¸ ì—°ê²° ë¶„ì„ ===")
    for net in sorted(all_nets):
        comps = net_connections[net]
        comp_names = [c['name'] for c in comps]
        print(f"Net{net}: {comp_names} ({len(comps)}ê°œ ì—°ê²°)")
    
    # ê³µí†µ ë…¸ë“œ ì°¾ê¸°
    junction_nets = []
    for net, comps in net_connections.items():
        if len(comps) >= 3:  # 3ê°œ ì´ìƒ ì—°ê²°ëœ ë…¸ë“œëŠ” ì ‘ì 
            junction_nets.append(net)
    
    print(f"ì ‘ì  ë…¸ë“œ: {junction_nets}")
    
    return {
        'net_connections': dict(net_connections),
        'all_nets': sorted(all_nets),
        'junction_nets': junction_nets
    }


def create_connected_layout(components, topology):
    """
    ì—°ê²° ê´€ê³„ë¥¼ ê³ ë ¤í•œ ë ˆì´ì•„ì›ƒ ìƒì„±
    """
    print("ğŸ“ ì—°ê²° ê¸°ë°˜ ë ˆì´ì•„ì›ƒ ìƒì„±...")
    
    net_connections = topology['net_connections']
    junction_nets = topology['junction_nets']
    
    # ë„¤íŠ¸ë³„ ìœ„ì¹˜ ê²°ì •
    net_positions = {}
    
    # ì ‘ì ë“¤ì„ ì¤‘ì•™ì— ë°°ì¹˜
    if junction_nets:
        for i, net in enumerate(junction_nets):
            net_positions[net] = (6, 4 + i * 1.5)  # ì¤‘ì•™ ì„¸ë¡œ ë°°ì¹˜
            print(f"ì ‘ì  Net{net}: ìœ„ì¹˜ {net_positions[net]}")
    
    # ì „ì••ì›ë“¤ì˜ ë„¤íŠ¸ ìœ„ì¹˜
    vs_components = [c for c in components if c['class'] == 'VoltageSource']
    for i, vs in enumerate(vs_components):
        node1, node2 = vs['nodes']
        
        # ì ‘ì ì— ì—°ê²°ë˜ì§€ ì•Šì€ ë…¸ë“œë¥¼ ì™¼ìª½ì—
        for node in [node1, node2]:
            if node not in net_positions:
                net_positions[node] = (1.5, 5 - i * 2)
                print(f"ì „ì› Net{node}: ìœ„ì¹˜ {net_positions[node]}")
    
    # ë‚˜ë¨¸ì§€ ë„¤íŠ¸ë“¤ ìë™ ë°°ì¹˜
    other_nets = set(topology['all_nets']) - set(net_positions.keys())
    for i, net in enumerate(sorted(other_nets)):
        net_positions[net] = (9, 5 - i * 1.5)
        print(f"ê¸°íƒ€ Net{net}: ìœ„ì¹˜ {net_positions[net]}")
    
    # ì»´í¬ë„ŒíŠ¸ ìœ„ì¹˜ ê³„ì‚° (ë„¤íŠ¸ ì¤‘ì ì—)
    component_layout = {}
    for comp in components:
        node1, node2 = comp['nodes']
        pos1 = net_positions[node1]
        pos2 = net_positions[node2]
        
        # ì¤‘ì  ê³„ì‚°
        mid_x = (pos1[0] + pos2[0]) / 2
        mid_y = (pos1[1] + pos2[1]) / 2
        
        component_layout[comp['name']] = {
            'component': comp,
            'position': (mid_x, mid_y),
            'net_positions': (pos1, pos2)
        }
    
    return {
        'net_positions': net_positions,
        'component_layout': component_layout
    }


def draw_connected_circuit_diagram(components, output_path):
    """
    ì—°ê²°ì„ ì„ í¬í•¨í•œ ì •í™•í•œ íšŒë¡œë„ ìƒì„±
    """
    print(f"\nğŸ¨ ì—°ê²°ì„  í¬í•¨ íšŒë¡œë„ ìƒì„±: {output_path}")
    
    try:
        # í† í´ë¡œì§€ ë¶„ì„
        topology = analyze_spice_topology(components)
        
        # ë ˆì´ì•„ì›ƒ ìƒì„±
        layout = create_connected_layout(components, topology)
        net_positions = layout['net_positions']
        component_layout = layout['component_layout']
        
        # ê·¸ë˜í”„ ìƒì„±
        fig, ax = plt.subplots(1, 1, figsize=(14, 10))
        
        # 1) ë„¤íŠ¸ ë…¸ë“œë“¤ ë¨¼ì € ê·¸ë¦¬ê¸°
        print("=== ë„¤íŠ¸ ë…¸ë“œ ê·¸ë¦¬ê¸° ===")
        for net, pos in net_positions.items():
            # ì ‘ì ì€ í¬ê²Œ, ì¼ë°˜ ë…¸ë“œëŠ” ì‘ê²Œ
            is_junction = net in topology['junction_nets']
            size = 150 if is_junction else 80
            color = 'red' if is_junction else 'blue'
            
            ax.scatter(pos[0], pos[1], c=color, s=size, zorder=10, 
                      edgecolors='black', linewidth=2)
            
            # ë„¤íŠ¸ ë¼ë²¨
            ax.text(pos[0], pos[1]-0.4, f'Net{net}', ha='center', va='center', 
                   fontsize=10, fontweight='bold',
                   bbox=dict(boxstyle="round,pad=0.2", facecolor="lightyellow"))
            
            print(f"Net{net}: {pos} ({'ì ‘ì ' if is_junction else 'ì¼ë°˜'})")
        
        # 2) ì—°ê²°ì„  ê·¸ë¦¬ê¸°
        print("=== ì—°ê²°ì„  ê·¸ë¦¬ê¸° ===")
        for comp_name, info in component_layout.items():
            comp = info['component']
            pos1, pos2 = info['net_positions']
            
            # ë„¤íŠ¸ ê°„ ì—°ê²°ì„ 
            ax.plot([pos1[0], pos2[0]], [pos1[1], pos2[1]], 
                   'k-', linewidth=2, alpha=0.7, zorder=1)
            
            print(f"{comp_name}: Net{comp['nodes'][0]} â†” Net{comp['nodes'][1]}")
        
        # 3) ì»´í¬ë„ŒíŠ¸ ì‹¬ë³¼ ê·¸ë¦¬ê¸°
        print("=== ì»´í¬ë„ŒíŠ¸ ê·¸ë¦¬ê¸° ===")
        for comp_name, info in component_layout.items():
            comp = info['component']
            mid_x, mid_y = info['position']
            
            if comp['class'] == 'VoltageSource':
                # ì „ì••ì› ì›
                circle = Circle((mid_x, mid_y), 0.3, linewidth=3, 
                              edgecolor='red', facecolor='lightcoral', zorder=5)
                ax.add_patch(circle)
                
                # + - í‘œì‹œ
                ax.text(mid_x, mid_y+0.1, '+', ha='center', va='center', 
                       fontsize=12, fontweight='bold')
                ax.text(mid_x, mid_y-0.1, 'âˆ’', ha='center', va='center', 
                       fontsize=12, fontweight='bold')
                
                # ë¼ë²¨
                ax.text(mid_x, mid_y-0.6, f'{comp["name"]}\n{comp["value"]}V', 
                       ha='center', va='center', fontsize=10, fontweight='bold', color='red')
            
            elif comp['class'] == 'Resistor':
                # ì €í•­ ì‚¬ê°í˜•
                rect = FancyBboxPatch((mid_x-0.4, mid_y-0.15), 0.8, 0.3,
                                    boxstyle="round,pad=0.05",
                                    linewidth=2, edgecolor='blue', facecolor='lightblue', zorder=5)
                ax.add_patch(rect)
                
                # ë¼ë²¨
                ax.text(mid_x, mid_y, f'{comp["name"]}\n{comp["value"]}Î©', 
                       ha='center', va='center', fontsize=9, fontweight='bold')
            
            elif comp['class'] == 'Capacitor':
                # ìºíŒ¨ì‹œí„° (ë‘ í‰í–‰ì„ )
                ax.plot([mid_x-0.1, mid_x-0.1], [mid_y-0.2, mid_y+0.2], 'k-', linewidth=3, zorder=5)
                ax.plot([mid_x+0.1, mid_x+0.1], [mid_y-0.2, mid_y+0.2], 'k-', linewidth=3, zorder=5)
                
                # ë¼ë²¨
                ax.text(mid_x, mid_y-0.5, f'{comp["name"]}\n{comp["value"]}F', 
                       ha='center', va='center', fontsize=9, fontweight='bold')
        
        # 4) ì ‘ì§€ í‘œì‹œ (Net 0ì´ ìˆë‹¤ë©´)
        if 0 in net_positions:
            ground_pos = net_positions[0]
            # ì ‘ì§€ ì‹¬ë³¼
            ax.plot([ground_pos[0], ground_pos[0]], [ground_pos[1]-0.3, ground_pos[1]-0.8], 
                   'k-', linewidth=4)
            for i in range(3):
                width = 0.3 - i * 0.1
                ax.plot([ground_pos[0]-width, ground_pos[0]+width], 
                       [ground_pos[1]-0.8-i*0.1, ground_pos[1]-0.8-i*0.1], 
                       'k-', linewidth=2)
            
            ax.text(ground_pos[0], ground_pos[1]-1.2, 'GND', ha='center', va='center', 
                   fontsize=10, fontweight='bold')
        
        # íšŒë¡œ ì •ë³´
        vs_count = len([c for c in components if c['class'] == 'VoltageSource'])
        r_count = len([c for c in components if c['class'] == 'Resistor'])
        
        ax.set_xlim(0, 12)
        ax.set_ylim(0, 8)
        ax.set_title(f'SPICE ê¸°ë°˜ ì—°ê²°ëœ íšŒë¡œë„\nì „ì›: {vs_count}ê°œ, ì €í•­: {r_count}ê°œ, ì ‘ì : {len(topology["junction_nets"])}ê°œ', 
                    fontsize=14, fontweight='bold')
        ax.axis('off')
        
        # ë²”ë¡€
        legend_text = "ì»´í¬ë„ŒíŠ¸:\n"
        for comp in components:
            legend_text += f"â€¢ {comp['name']}: {comp['value']}{comp['unit']}\n"
        
        ax.text(0.02, 0.98, legend_text, transform=ax.transAxes, 
               fontsize=9, verticalalignment='top',
               bbox=dict(boxstyle="round,pad=0.3", facecolor="lightcyan"))
        
        plt.tight_layout()
        plt.savefig(output_path, dpi=300, bbox_inches='tight', facecolor='white')
        plt.close()
        
        print(f"âœ… ì—°ê²°ëœ íšŒë¡œë„ ì €ì¥: {output_path}")
        return True
        
    except Exception as e:
        print(f"âŒ ì—°ê²°ëœ íšŒë¡œë„ ìƒì„± ì‹¤íŒ¨: {e}")
        import traceback
        traceback.print_exc()
        return False


def create_traditional_circuit_diagram(components, output_path):
    """
    ì „í†µì ì¸ íšŒë¡œë„ ìŠ¤íƒ€ì¼ë¡œ ìƒì„± (ê¹”ë”í•œ ë²„ì „)
    """
    print(f"\nğŸ¨ ì „í†µì ì¸ íšŒë¡œë„ ìƒì„±: {output_path}")
    
    try:
        # íŠ¹ì • íšŒë¡œì— ë§ëŠ” ìˆ˜ë™ ë ˆì´ì•„ì›ƒ
        # V1 170-104, V2 234-104, R1 48-108, R2 6-108, R3 108-234
        
        fig, ax = plt.subplots(1, 1, figsize=(12, 8))
        
        # íšŒë¡œ ë¶„ì„
        vs_list = [c for c in components if c['class'] == 'VoltageSource']
        r_list = [c for c in components if c['class'] == 'Resistor']
        
        print("=== íŠ¹ì • íšŒë¡œ í† í´ë¡œì§€ ê¸°ë°˜ ë ˆì´ì•„ì›ƒ ===")
        
        # Net104ëŠ” ê³µí†µ ì ‘ì  (ì¤‘ì•™)
        common_net = 104
        junction_pos = (6, 4)
        
        # V1: Net170 - Net104
        v1_net170_pos = (2, 6)
        
        # V2: Net234 - Net104  
        v2_net234_pos = (10, 6)
        
        # R3: Net108 - Net234
        r3_net108_pos = (6, 2)
        
        # R1: Net48 - Net108
        r1_net48_pos = (4, 2)
        
        # R2: Net6 - Net108
        r2_net6_pos = (8, 2)
        
        net_positions = {
            170: v1_net170_pos,
            104: junction_pos,
            234: v2_net234_pos,
            108: r3_net108_pos,
            48: r1_net48_pos,
            6: r2_net6_pos
        }
        
        # ë„¤íŠ¸ ë…¸ë“œ ê·¸ë¦¬ê¸°
        for net, pos in net_positions.items():
            color = 'red' if net == 104 else 'blue'
            size = 120 if net == 104 else 60
            ax.scatter(pos[0], pos[1], c=color, s=size, zorder=10, 
                      edgecolors='black', linewidth=2)
            ax.text(pos[0]+0.3, pos[1]+0.3, f'Net{net}', ha='left', va='bottom', 
                   fontsize=9, fontweight='bold')
        
        # ì»´í¬ë„ŒíŠ¸ì™€ ì—°ê²°ì„  ê·¸ë¦¬ê¸°
        for comp in components:
            node1, node2 = comp['nodes']
            pos1 = net_positions[node1]
            pos2 = net_positions[node2]
            
            # ì—°ê²°ì„ 
            ax.plot([pos1[0], pos2[0]], [pos1[1], pos2[1]], 
                   'k-', linewidth=2, zorder=1)
            
            # ì»´í¬ë„ŒíŠ¸ ì¤‘ì 
            mid_x = (pos1[0] + pos2[0]) / 2
            mid_y = (pos1[1] + pos2[1]) / 2
            
            if comp['class'] == 'VoltageSource':
                # ì „ì••ì›
                circle = Circle((mid_x, mid_y), 0.25, linewidth=2, 
                              edgecolor='red', facecolor='lightcoral', zorder=5)
                ax.add_patch(circle)
                ax.text(mid_x, mid_y+0.05, '+', ha='center', va='center', 
                       fontsize=10, fontweight='bold')
                ax.text(mid_x, mid_y-0.05, 'âˆ’', ha='center', va='center', 
                       fontsize=10, fontweight='bold')
                ax.text(mid_x, mid_y-0.5, f'{comp["name"]}\n{comp["value"]}V', 
                       ha='center', va='center', fontsize=9, fontweight='bold', color='red')
            
            elif comp['class'] == 'Resistor':
                # ì €í•­
                rect = FancyBboxPatch((mid_x-0.3, mid_y-0.1), 0.6, 0.2,
                                    boxstyle="round,pad=0.02",
                                    linewidth=2, edgecolor='blue', facecolor='lightblue', zorder=5)
                ax.add_patch(rect)
                ax.text(mid_x, mid_y, f'{comp["name"]}\n{comp["value"]}Î©', 
                       ha='center', va='center', fontsize=8, fontweight='bold')
        
        ax.set_xlim(0, 12)
        ax.set_ylim(0, 8)
        ax.set_title('ì „í†µì ì¸ íšŒë¡œë„ (Net104 ì¤‘ì‹¬ ì ‘ì )', fontsize=14, fontweight='bold')
        ax.axis('off')
        ax.grid(True, alpha=0.3)
        
        plt.tight_layout()
        plt.savefig(output_path, dpi=300, bbox_inches='tight', facecolor='white')
        plt.close()
        
        print(f"âœ… ì „í†µì ì¸ íšŒë¡œë„ ì €ì¥: {output_path}")
        return True
        
    except Exception as e:
        print(f"âŒ ì „í†µì ì¸ íšŒë¡œë„ ìƒì„± ì‹¤íŒ¨: {e}")
        return False


# circuit_generator.pyì— ì¶”ê°€í•  í•¨ìˆ˜ë“¤
def generate_multiple_diagram_types(spice_components, base_output_path):
    """
    ì—¬ëŸ¬ íƒ€ì…ì˜ íšŒë¡œë„ ìƒì„±
    """
    success_count = 0
    
    # 1) ì—°ê²°ì„  í¬í•¨ ë²„ì „
    connected_path = base_output_path.replace('.jpg', '_connected.jpg')
    if draw_connected_circuit_diagram(spice_components, connected_path):
        success_count += 1
    
    # 2) ì „í†µì ì¸ ë²„ì „
    traditional_path = base_output_path.replace('.jpg', '_traditional.jpg')
    if create_traditional_circuit_diagram(spice_components, traditional_path):
        success_count += 1
    
    print(f"âœ… {success_count}/2 íƒ€ì… íšŒë¡œë„ ìƒì„± ì™„ë£Œ")
    return success_count > 0


# ê¸°ì¡´ generate_output_files í•¨ìˆ˜ì˜ SPICE ë¶€ë¶„ì„ ë‹¤ìŒìœ¼ë¡œ êµì²´:


# 2) SPICE íŒŒì‹± í•¨ìˆ˜ë“¤ ì¶”ê°€ (generate_circuit í•¨ìˆ˜ ì „ì—)
def parse_spice_file(spice_filepath):
    """SPICE íŒŒì¼ì„ íŒŒì‹±í•˜ì—¬ ì»´í¬ë„ŒíŠ¸ ë¦¬ìŠ¤íŠ¸ ë°˜í™˜"""
    print(f"ğŸ“„ SPICE íŒŒì¼ íŒŒì‹±: {spice_filepath}")
    
    components = []
    
    try:
        with open(spice_filepath, 'r', encoding='utf-8') as f:
            lines = f.readlines()
        
        for line_num, line in enumerate(lines, 1):
            line = line.strip()
            
            # ë¹ˆ ì¤„ì´ë‚˜ ì£¼ì„ ê±´ë„ˆë›°ê¸°
            if not line or line.startswith('*') or line.startswith('.'):
                continue
            
            print(f"   ë¼ì¸ {line_num}: {line}")
            
            # ì „ì••ì› íŒŒì‹± (Vë¡œ ì‹œì‘)
            if line.upper().startswith('V'):
                parts = line.split()
                if len(parts) >= 4:
                    name = parts[0]
                    node1 = int(parts[1])
                    node2 = int(parts[2])
                    value = float(parts[3])
                    
                    components.append({
                        'name': name,
                        'class': 'VoltageSource',
                        'value': value,
                        'nodes': (node1, node2),
                        'unit': 'V'
                    })
                    print(f"      âœ… ì „ì••ì›: {name} = {value}V, Net{node1} â†” Net{node2}")
            
            # ì €í•­ íŒŒì‹± (Rë¡œ ì‹œì‘)
            elif line.upper().startswith('R'):
                parts = line.split()
                if len(parts) >= 4:
                    name = parts[0]
                    node1 = int(parts[1])
                    node2 = int(parts[2])
                    value = float(parts[3])
                    
                    components.append({
                        'name': name,
                        'class': 'Resistor',
                        'value': value,
                        'nodes': (node1, node2),
                        'unit': 'Î©'
                    })
                    print(f"      âœ… ì €í•­: {name} = {value}Î©, Net{node1} â†” Net{node2}")
            
            # ìºíŒ¨ì‹œí„° íŒŒì‹± (Cë¡œ ì‹œì‘)
            elif line.upper().startswith('C'):
                parts = line.split()
                if len(parts) >= 4:
                    name = parts[0]
                    node1 = int(parts[1])
                    node2 = int(parts[2])
                    value = float(parts[3])
                    
                    components.append({
                        'name': name,
                        'class': 'Capacitor',
                        'value': value,
                        'nodes': (node1, node2),
                        'unit': 'F'
                    })
                    print(f"      âœ… ìºíŒ¨ì‹œí„°: {name} = {value}F, Net{node1} â†” Net{node2}")
        
        print(f"âœ… SPICE íŒŒì‹± ì™„ë£Œ: ì´ {len(components)}ê°œ ì»´í¬ë„ŒíŠ¸")
        return components
        
    except FileNotFoundError:
        print(f"âŒ SPICE íŒŒì¼ì„ ì°¾ì„ ìˆ˜ ì—†ìŠµë‹ˆë‹¤: {spice_filepath}")
        return []
    except Exception as e:
        print(f"âŒ SPICE íŒŒì¼ íŒŒì‹± ì˜¤ë¥˜: {e}")
        return []


def draw_spice_based_circuit(components, output_path):
    """SPICE ë°ì´í„°ë¡œë¶€í„° ì§ì ‘ íšŒë¡œë„ ìƒì„±"""
    print(f"\nğŸ¨ SPICE ê¸°ë°˜ íšŒë¡œë„ ìƒì„±: {output_path}")
    
    try:
        fig, ax = plt.subplots(1, 1, figsize=(12, 8))
        
        vs_list = [c for c in components if c['class'] == 'VoltageSource']
        r_list = [c for c in components if c['class'] == 'Resistor']
        c_list = [c for c in components if c['class'] == 'Capacitor']
        
        print(f"ğŸ“Š SPICE ê¸°ë°˜ íšŒë¡œ: ì „ì••ì› {len(vs_list)}ê°œ, ì €í•­ {len(r_list)}ê°œ, ìºíŒ¨ì‹œí„° {len(c_list)}ê°œ")
        
        # ì „ì••ì›ë“¤ ì™¼ìª½ì— ì„¸ë¡œë¡œ ë°°ì¹˜
        for i, vs in enumerate(vs_list):
            x, y = 1.5, 6 - i * 2.5
            
            # ì „ì••ì› ì›
            circle = Circle((x, y), 0.4, linewidth=3, edgecolor='red', facecolor='lightcoral')
            ax.add_patch(circle)
            
            # + - í‘œì‹œ
            ax.text(x, y+0.15, '+', ha='center', va='center', fontsize=14, fontweight='bold')
            ax.text(x, y-0.15, 'âˆ’', ha='center', va='center', fontsize=14, fontweight='bold')
            
            # ë¼ë²¨
            ax.text(x-0.8, y, f'{vs["name"]}\n{vs["value"]}V', ha='center', va='center', 
                   fontsize=12, fontweight='bold', color='red')
            
            # í„°ë¯¸ë„ ì—°ê²°ì„ 
            ax.plot([x-0.6, x-0.4], [y, y], 'k-', linewidth=3)  # ìŒê·¹ í„°ë¯¸ë„
            ax.plot([x+0.4, x+0.6], [y, y], 'k-', linewidth=3)  # ì–‘ê·¹ í„°ë¯¸ë„
            
            # ë…¸ë“œ ë¼ë²¨
            ax.text(x-0.8, y+0.6, f"Net{vs['nodes'][0]}", ha='center', fontsize=10, 
                   color='blue', fontweight='bold', 
                   bbox=dict(boxstyle="round,pad=0.2", facecolor="lightblue"))
            ax.text(x+0.8, y+0.6, f"Net{vs['nodes'][1]}", ha='center', fontsize=10, 
                   color='blue', fontweight='bold',
                   bbox=dict(boxstyle="round,pad=0.2", facecolor="lightblue"))
        
        # ì €í•­ë“¤ ì¤‘ê°„ì— ë°°ì¹˜
        for i, res in enumerate(r_list):
            x = 4 + (i % 2) * 2.5
            y = 6 - (i // 2) * 1.5
            
            # ì €í•­ ì‚¬ê°í˜•
            rect = FancyBboxPatch((x-0.5, y-0.2), 1.0, 0.4,
                                boxstyle="round,pad=0.05",
                                linewidth=2, edgecolor='blue', facecolor='lightblue')
            ax.add_patch(rect)
            
            # ë¼ë²¨
            ax.text(x, y, f'{res["name"]}\n{res["value"]}Î©', ha='center', va='center', 
                   fontsize=11, fontweight='bold')
            
            # í„°ë¯¸ë„
            ax.plot([x-0.8, x-0.5], [y, y], 'k-', linewidth=2)
            ax.plot([x+0.5, x+0.8], [y, y], 'k-', linewidth=2)
            
            # ë…¸ë“œ ë¼ë²¨
            ax.text(x-1.0, y+0.5, f"Net{res['nodes'][0]}", ha='center', fontsize=10, 
                   color='green', fontweight='bold',
                   bbox=dict(boxstyle="round,pad=0.2", facecolor="lightgreen"))
            ax.text(x+1.0, y+0.5, f"Net{res['nodes'][1]}", ha='center', fontsize=10, 
                   color='green', fontweight='bold',
                   bbox=dict(boxstyle="round,pad=0.2", facecolor="lightgreen"))
        
        # ìºíŒ¨ì‹œí„°ë“¤ ì˜¤ë¥¸ìª½ì— ë°°ì¹˜
        for i, cap in enumerate(c_list):
            x = 7 + (i % 2) * 1.5
            y = 6 - (i // 2) * 1.5
            
            # ìºíŒ¨ì‹œí„° (ë‘ í‰í–‰ì„ )
            ax.plot([x-0.15, x-0.15], [y-0.3, y+0.3], 'k-', linewidth=4)
            ax.plot([x+0.15, x+0.15], [y-0.3, y+0.3], 'k-', linewidth=4)
            
            # ë¼ë²¨
            ax.text(x, y-0.6, f'{cap["name"]}\n{cap["value"]}F', ha='center', va='center', 
                   fontsize=10, fontweight='bold')
            
            # í„°ë¯¸ë„
            ax.plot([x-0.5, x-0.15], [y, y], 'k-', linewidth=2)
            ax.plot([x+0.15, x+0.5], [y, y], 'k-', linewidth=2)
            
            # ë…¸ë“œ ë¼ë²¨
            ax.text(x-0.7, y+0.5, f"Net{cap['nodes'][0]}", ha='center', fontsize=9, 
                   color='purple', fontweight='bold',
                   bbox=dict(boxstyle="round,pad=0.2", facecolor="plum"))
            ax.text(x+0.7, y+0.5, f"Net{cap['nodes'][1]}", ha='center', fontsize=9, 
                   color='purple', fontweight='bold',
                   bbox=dict(boxstyle="round,pad=0.2", facecolor="plum"))
        
        # ì ‘ì§€ í‘œì‹œ (Net 0)
        if any(0 in comp['nodes'] for comp in components):
            ax.axhline(y=0.5, xmin=0.1, xmax=0.9, color='black', linewidth=4)
            for i in range(3):
                ax.axhline(y=0.3-i*0.1, xmin=0.45, xmax=0.55, color='black', linewidth=2)
            ax.text(6, 0.8, 'Ground (Net 0)', ha='center', va='center', 
                   fontsize=12, fontweight='bold')
        
        ax.set_xlim(0, 12)
        ax.set_ylim(0, 8)
        ax.set_title(f'SPICE ê¸°ë°˜ ì •í™•í•œ ë‹¤ì¤‘ ì „ì› íšŒë¡œë„\n' + 
                    f'ì „ì›: {len(vs_list)}ê°œ (ê°ê° ë…ë¦½ì ), ì €í•­: {len(r_list)}ê°œ, ìºíŒ¨ì‹œí„°: {len(c_list)}ê°œ', 
                    fontsize=14, fontweight='bold')
        ax.axis('off')
        
        plt.tight_layout()
        plt.savefig(output_path, dpi=300, bbox_inches='tight', facecolor='white')
        plt.close()
        
        print(f"âœ… SPICE ê¸°ë°˜ ì •í™•í•œ íšŒë¡œë„ ì €ì¥: {output_path}")
        return True
        
    except Exception as e:
        print(f"âŒ SPICE ê¸°ë°˜ íšŒë¡œë„ ìƒì„± ì‹¤íŒ¨: {e}")
        return False



# circuit_generator.pyì— ì¶”ê°€í•  ì½”ë“œë“¤



# 2) SVG íšŒë¡œë„ ìƒì„± í•¨ìˆ˜ ì¶”ê°€
def generate_svg_circuit_diagram(spice_filepath, output_svg_path, show_in_window=True):
    """
    spice_converter.pyë¥¼ í™œìš©í•œ ê³ í’ˆì§ˆ SVG íšŒë¡œë„ ìƒì„± ë° í‘œì‹œ
    """
    print(f"\nğŸ¨ SVG íšŒë¡œë„ ìƒì„±: {spice_filepath} â†’ {output_svg_path}")
    
    try:
        # spice_converterì˜ convert_spice_to_svg í•¨ìˆ˜ ì‚¬ìš©
        convert_spice_to_svg(spice_filepath, output_svg_path)
        
        # PNG ë²„ì „ ê²½ë¡œ
        png_path = output_svg_path.replace('.svg', '.png')
        
        print(f"âœ… SVG íšŒë¡œë„ ìƒì„± ì„±ê³µ:")
        print(f"   - SVG: {output_svg_path}")
        
        # PNG íŒŒì¼ ì¡´ì¬ í™•ì¸
        if os.path.exists(png_path):
            print(f"   - PNG: {png_path}")
        
        # ì°½ìœ¼ë¡œ í‘œì‹œ
        if show_in_window:
            display_svg_circuit(output_svg_path, png_path, show_in_window=True)
        
        return True, output_svg_path, png_path
        
    except Exception as e:
        print(f"âŒ SVG íšŒë¡œë„ ìƒì„± ì‹¤íŒ¨: {e}")
        import traceback
        traceback.print_exc()
        return False, None, None


def generate_schemdraw_circuit_diagram(spice_filepath, output_png_path, show_in_window=True):
    """
    spice_converter.pyì˜ schemdraw ê¸°ëŠ¥ì„ í™œìš©í•œ ì „ë¬¸ì  íšŒë¡œë„ ìƒì„± ë° í‘œì‹œ
    """
    print(f"\nğŸ”§ Schemdraw íšŒë¡œë„ ìƒì„±: {spice_filepath} â†’ {output_png_path}")
    
    try:
        # spice_converterì˜ schemdraw ìë™ ë ˆì´ì•„ì›ƒ ì‚¬ìš©
        #convert_spice_to_schemdraw_auto_png(spice_filepath, output_png_path)
        
        print(f"âœ… Schemdraw íšŒë¡œë„ ìƒì„± ì„±ê³µ: {output_png_path}")
        
        # ì°½ìœ¼ë¡œ í‘œì‹œ
        if show_in_window and os.path.exists(output_png_path):
            show_png_in_window(output_png_path)
        
        return True, output_png_path
        
    except Exception as e:
        print(f"âŒ Schemdraw íšŒë¡œë„ ìƒì„± ì‹¤íŒ¨: {e}")
        return False, None


def generate_multiple_circuit_formats(spice_filepath, base_output_path):
    """
    ì—¬ëŸ¬ í¬ë§·ì˜ íšŒë¡œë„ë¥¼ ë™ì‹œ ìƒì„±
    """
    print(f"\nğŸ¯ ë‹¤ì¤‘ í¬ë§· íšŒë¡œë„ ìƒì„±: {base_output_path}")
    
    base_name = os.path.splitext(base_output_path)[0]
    success_count = 0
    generated_files = []
    
    # 1) SVG + PNG (spice_converter ì‚¬ìš©)
    svg_path = f"{base_name}_spice.svg"
    svg_success, svg_file, png_file = generate_svg_circuit_diagram(spice_filepath, svg_path)
    if svg_success:
        success_count += 1
        generated_files.extend([svg_file, png_file])
    
    # 2) Schemdraw PNG (ì „ë¬¸ì  ë ˆì´ì•„ì›ƒ)
    schemdraw_path = f"{base_name}_schemdraw.png"
    schemdraw_success, schemdraw_file = generate_schemdraw_circuit_diagram(spice_filepath, schemdraw_path)
    if schemdraw_success:
        success_count += 1
        generated_files.append(schemdraw_file)
    
    # 3) ê¸°ì¡´ matplotlib ë°©ì‹ (fallback)
    try:
        # SPICE íŒŒì‹± í›„ ê¸°ì¡´ ë°©ì‹ìœ¼ë¡œë„ ìƒì„±
        spice_components = parse_spice_file(spice_filepath)
        if spice_components:
            # ì—°ê²°ëœ íšŒë¡œë„
            connected_path = f"{base_name}_connected.jpg"
            if draw_connected_circuit_diagram(spice_components, connected_path):
                success_count += 1
                generated_files.append(connected_path)
                
            # ì „í†µì  íšŒë¡œë„
            traditional_path = f"{base_name}_traditional.jpg"
            if create_traditional_circuit_diagram(spice_components, traditional_path):
                success_count += 1
                generated_files.append(traditional_path)
                
    except Exception as e:
        print(f"âš ï¸ ê¸°ì¡´ matplotlib ë°©ì‹ ì‹¤íŒ¨: {e}")
    
    print(f"âœ… ë‹¤ì¤‘ í¬ë§· ìƒì„± ì™„ë£Œ: {success_count}ê°œ íŒŒì¼")
    for i, file_path in enumerate(generated_files, 1):
        file_type = "SVG" if file_path.endswith('.svg') else \
                   "PNG" if file_path.endswith('.png') else "JPG"
        print(f"   {i}. {file_type}: {file_path}")
    
    return success_count > 0, generated_files


# 3) generate_output_files í•¨ìˆ˜ ìˆ˜ì • (ê¸°ì¡´ í•¨ìˆ˜ êµì²´)
def generate_output_files(mapped, stable_power_pairs, voltage, output_spice, output_img, show_in_window=True):
    """
    ì¶œë ¥ íŒŒì¼ë“¤ ìƒì„± (SVG íšŒë¡œë„ ì¤‘ì‹¬, diagram ì¶œë ¥ ì œê±°)
    """
    print("  ğŸ“ ì¶œë ¥ íŒŒì¼ ìƒì„± ì¤‘...")
    
    # ğŸ” ë””ë²„ê¹…: ë„· ë§¤í•‘ ê³¼ì • ì¶”ì 
    debug_net_mapping_process(
        stable_hole_to_net={},  # ì‹¤ì œë¡œëŠ” ì „ë‹¬ë°›ì•„ì•¼ í•¨
        stable_wires=[],        # ì‹¤ì œë¡œëŠ” ì „ë‹¬ë°›ì•„ì•¼ í•¨  
        mapped_components=mapped
    )
    
    # DataFrame ìƒì„± (ë³‘í•©ëœ ë„· ë²ˆí˜¸ í¬í•¨)
    df = pd.DataFrame([{
        'name': m['name'],
        'class': m['class'],
        'value': m['value'],
        'node1_n': m['nodes'][0],
        'node2_n': m['nodes'][1],
    } for m in mapped])
    
    print("\nğŸ“Š DataFrame ë‚´ìš©:")
    for _, row in df.iterrows():
        print(f"  {row['name']}: {row['class']} Net{row['node1_n']}â†”Net{row['node2_n']} = {row['value']}")
    
    # ì•ˆì •í™”ëœ ê·¸ë˜í”„ ìƒì„±
    G = build_stable_circuit_graph(mapped)
    
    # íŒŒì¼ë“¤ ì €ì¥
    save_circuit_graph(G, output_img.replace('.jpg', '.graphml'))
    
    # ğŸ”§ í•µì‹¬: ë³‘í•©ëœ ë„· ë²ˆí˜¸ë¡œ SPICE ìƒì„±
    toSPICE_multi_power(df, stable_power_pairs, voltage, output_spice)
    
    # ğŸ¨ SVG íšŒë¡œë„ ìƒì„± ë° í‘œì‹œ (diagram ëŒ€ì‹ )
    print("\n" + "="*60)
    print("ğŸ¨ SVG íšŒë¡œë„ ìƒì„± ë° ì°½ìœ¼ë¡œ í‘œì‹œ")
    print("="*60)
    
    svg_success = False
    if os.path.exists(output_spice):
        # SVG íšŒë¡œë„ ìƒì„± (spice_converter ì‚¬ìš©)
        base_name = os.path.splitext(output_img)[0]
        svg_path = f"{base_name}_circuit.svg"
        
        svg_success, svg_file, png_file = generate_svg_circuit_diagram(
            output_spice, svg_path, show_in_window=show_in_window
        )
        
        if svg_success:
            print(f"âœ… SVG íšŒë¡œë„ ìƒì„± ë° í‘œì‹œ ì„±ê³µ!")
            print(f"   - SVG íŒŒì¼: {svg_file}")
            if png_file and os.path.exists(png_file):
                print(f"   - PNG íŒŒì¼: {png_file}")
        
        # ì¶”ê°€ë¡œ Schemdraw ë²„ì „ë„ ìƒì„±
        schemdraw_path = f"{base_name}_schemdraw.png"
        schemdraw_success, schemdraw_file = generate_schemdraw_circuit_diagram(
            output_spice, schemdraw_path, show_in_window=False  # í•˜ë‚˜ë§Œ ì°½ìœ¼ë¡œ ë³´ê¸°
        )
        
        if schemdraw_success:
            print(f"âœ… Schemdraw íšŒë¡œë„ë„ ìƒì„±: {schemdraw_file}")
            
    else:
        print(f"âŒ SPICE íŒŒì¼ì„ ì°¾ì„ ìˆ˜ ì—†ìŠµë‹ˆë‹¤: {output_spice}")
    
    # âŒ ê¸°ì¡´ diagram ê´€ë ¨ ì½”ë“œë“¤ ëª¨ë‘ ì œê±°
    # generate_circuit_diagrams() í˜¸ì¶œ ì œê±°
    # matplotlib ê¸°ë°˜ íšŒë¡œë„ ìƒì„± ì œê±°
    
    # ë¹„êµ ë¶„ì„ë§Œ ìœ ì§€
    try:
        compare_and_notify(G, output_img, checker_dir="checker")
    except Exception as e:
        print(f"  âš ï¸ íšŒë¡œ ë¹„êµ ì‹¤íŒ¨: {e}")


# 4) íšŒë¡œë„ ìƒì„± ì˜µì…˜ì„ ì œì–´í•˜ëŠ” ì„¤ì • í•¨ìˆ˜
def set_circuit_diagram_options(use_svg=True, use_schemdraw=True, use_matplotlib_fallback=True):
    """
    íšŒë¡œë„ ìƒì„± ì˜µì…˜ ì„¤ì •
    """
    global CIRCUIT_OPTIONS
    CIRCUIT_OPTIONS = {
        'use_svg': use_svg,
        'use_schemdraw': use_schemdraw, 
        'use_matplotlib_fallback': use_matplotlib_fallback
    }
    
    print(f"ğŸ”§ íšŒë¡œë„ ìƒì„± ì˜µì…˜ ì„¤ì •:")
    print(f"   - SVG (spice_converter): {'âœ…' if use_svg else 'âŒ'}")
    print(f"   - Schemdraw: {'âœ…' if use_schemdraw else 'âŒ'}")
    print(f"   - Matplotlib Fallback: {'âœ…' if use_matplotlib_fallback else 'âŒ'}")

# ê¸°ë³¸ ì˜µì…˜ ì„¤ì •
CIRCUIT_OPTIONS = {
    'use_svg': True,
    'use_schemdraw': True,
    'use_matplotlib_fallback': True
}


# 5) ì‚¬ìš© ì˜ˆì‹œ í•¨ìˆ˜
def demo_svg_circuit_generation():
    """
    SVG íšŒë¡œë„ ìƒì„± ë°ëª¨
    """
    print("ğŸš€ SVG íšŒë¡œë„ ìƒì„± ë°ëª¨ ì‹œì‘")
    
    # í…ŒìŠ¤íŠ¸ìš© ì»´í¬ë„ŒíŠ¸ ë°ì´í„°
    test_components = [
        {"name": "V1", "class": "VoltageSource", "value": 5.0, "nodes": (1, 0)},
        {"name": "R1", "class": "Resistor", "value": 1000, "nodes": (1, 2)}, 
        {"name": "R2", "class": "Resistor", "value": 2000, "nodes": (2, 0)},
        {"name": "C1", "class": "Capacitor", "value": 0.001, "nodes": (2, 0)}
    ]
    
    # ì„ì‹œ SPICE íŒŒì¼ ìƒì„±
    test_spice = "test_circuit.spice"
    with open(test_spice, 'w') as f:
        f.write("* Test Circuit\n")
        f.write("V1 1 0 5.0\n")
        f.write("R1 1 2 1000\n") 
        f.write("R2 2 0 2000\n")
        f.write("C1 2 0 0.001\n")
        f.write(".END\n")
    
    # SVG íšŒë¡œë„ ìƒì„±
    test_output = "test_circuit_diagram"
    success, files = generate_multiple_circuit_formats(test_spice, test_output)
    
    if success:
        print("âœ… ë°ëª¨ ì„±ê³µ!")
        print("ìƒì„±ëœ íŒŒì¼ë“¤:")
        for file_path in files:
            print(f"  - {file_path}")
    else:
        print("âŒ ë°ëª¨ ì‹¤íŒ¨")
    
    # ì •ë¦¬
    if os.path.exists(test_spice):
        os.remove(test_spice)



# 4) generate_circuit í•¨ìˆ˜ ë§ˆì§€ë§‰ì— return ë¬¸ ì¶”ê°€
# generate_circuit í•¨ìˆ˜ì˜ ë§ˆì§€ë§‰ ì¤„ì„ ë‹¤ìŒìœ¼ë¡œ êµì²´:

def compare_and_notify(G, output_img, checker_dir="checker"):
    """íšŒë¡œ ë¹„êµ ë° ì•Œë¦¼ (ê¸°ì¡´ê³¼ ë™ì¼)"""
    files = glob.glob(os.path.join(checker_dir, "*.graphml"))
    if not files:
        print("[ë¹„êµ] ê¸°ì¤€ .graphml íŒŒì¼ì´ ì—†ìŠµë‹ˆë‹¤.")
        return

    sims = []
    for path in files:
        try:
            G_ref = nx.read_graphml(path)
            sim = CircuitComparer(G, G_ref).compute_similarity()
            sims.append((os.path.basename(path), sim))
        except Exception as e:
            print(f"[ë¹„êµ ì‹¤íŒ¨] {path}: {e}")

    sims.sort(key=lambda x: x[1], reverse=True)
    print("\n=== ìœ ì‚¬ë„ TOP 3 ===")
    for i, (fn, sc) in enumerate(sims[:3], 1):
        print(f"{i}. {fn}: {sc:.3f}")

    best_fn, _ = sims[0]
    m = re.search(r"(\d+)", best_fn)
    topic = topic_map.get(int(m.group(1))) if m else None
    msg = f"ë³¸ íšŒë¡œëŠ” {topic} ì‹¤ìŠµ ì£¼ì œì…ë‹ˆë‹¤." if topic else "ì‹¤ìŠµ ì£¼ì œë¥¼ ì•Œ ìˆ˜ ì—†ìŠµë‹ˆë‹¤."

    root = tk.Tk()
    root.withdraw()
    messagebox.showinfo("íšŒë¡œ ë¹„êµ ê²°ê³¼", msg)
    root.destroy()


def generate_circuit(
    all_comps: list,
    holes: list,
    wires: list,
    voltage: float,
    output_spice: str,
    output_img: str,
    hole_to_net: dict,
    power_pairs: list[tuple[int, float, int, float]] = None,
    show_in_window: bool = True  # ìƒˆ ì˜µì…˜ ì¶”ê°€
):
    """
    ì™„ì „íˆ ì•ˆì •í™”ëœ íšŒë¡œ ìƒì„± í•¨ìˆ˜ (SVG ì°½ í‘œì‹œ ì˜µì…˜ ì¶”ê°€)
    """
    print("ğŸ”§ ì™„ì „ ì•ˆì •í™”ëœ íšŒë¡œ ìƒì„± ì‹œì‘...")
    
    # ğŸ”§ 1) ëª¨ë“  ì…ë ¥ ë°ì´í„° ì•ˆì •í™”
    stable_data = stabilize_input_data(all_comps, wires, power_pairs, hole_to_net)
    stable_all_comps = stable_data['components']
    stable_wires = stable_data['wires'] 
    stable_power_pairs = stable_data['power_pairs']
    stable_hole_to_net = stable_data['hole_to_net']
    
    # ğŸ”§ 2) ì•ˆì •í™”ëœ Union-Findë¡œ ë„· ë³‘í•©
    merged_nets = perform_stable_net_merging(stable_wires, stable_hole_to_net)
    
    # ğŸ”§ 3) ì•ˆì •í™”ëœ ì»´í¬ë„ŒíŠ¸ ë§¤í•‘ (ì „ë¥˜ íë¦„ ìˆœì„œ)
    mapped = create_stable_component_mapping(
        stable_all_comps, stable_power_pairs, voltage, merged_nets, stable_hole_to_net
    )
    
    # ğŸ”§ 4) ê²°ê³¼ íŒŒì¼ ìƒì„± (SVG ì°½ í‘œì‹œ í¬í•¨)
    generate_output_files(mapped, stable_power_pairs, voltage, output_spice, output_img, show_in_window)
    
    print(f"âœ… ì•ˆì •í™”ëœ íšŒë¡œ ìƒì„± ì™„ë£Œ!")
    print(f"   - ì»´í¬ë„ŒíŠ¸ ê°œìˆ˜: {len([m for m in mapped if m['class'] != 'VoltageSource'])}")
    print(f"   - ì „ì› ê°œìˆ˜: {len(stable_power_pairs)}")
    
    if show_in_window:
        print(f"   - SVG íšŒë¡œë„ê°€ ì°½ìœ¼ë¡œ í‘œì‹œë©ë‹ˆë‹¤")
    
    return mapped, stable_hole_to_net


def stabilize_input_data(all_comps, wires, power_pairs, hole_to_net):
    """
    ëª¨ë“  ì…ë ¥ ë°ì´í„°ë¥¼ ì•ˆì •í™”
    """
    print("  ğŸ“Š ì…ë ¥ ë°ì´í„° ì•ˆì •í™” ì¤‘...")
    
    # ì»´í¬ë„ŒíŠ¸ ì•ˆì •í™” (ë‹¤ì¤‘ í‚¤ ì •ë ¬)
    def comp_key(comp):
        return (
            comp.get('class', ''),
            str(comp.get('value', 0)),
            tuple(sorted(comp.get('pins', []))),
            str(comp)
        )
    
    stable_comps = sorted(all_comps, key=comp_key)
    
    # ì™€ì´ì–´ ì•ˆì •í™” (net ë²ˆí˜¸ ìˆœ)
    stable_wires = []
    for net1, net2 in wires:
        stable_wires.append((min(net1, net2), max(net1, net2)))
    stable_wires = sorted(set(stable_wires))
    
    # ì „ì› ì•ˆì •í™” (net ë²ˆí˜¸ ìˆœ)
    stable_powers = []
    if power_pairs:
        for net_p, x_p, net_m, x_m in power_pairs:
            stable_powers.append((net_p, x_p, net_m, x_m))
        stable_powers.sort(key=lambda x: (min(x[0], x[2]), max(x[0], x[2])))
    
    # hole_to_net ì•ˆì •í™” (í‚¤ ì •ë ¬)
    stable_hole_to_net = dict(sorted(hole_to_net.items()))
    
    print(f"     ì•ˆì •í™” ì™„ë£Œ: ì»´í¬ë„ŒíŠ¸ {len(stable_comps)}, ì™€ì´ì–´ {len(stable_wires)}, ì „ì› {len(stable_powers)}")
    
    return {
        'components': stable_comps,
        'wires': stable_wires,
        'power_pairs': stable_powers,
        'hole_to_net': stable_hole_to_net
    }

def perform_stable_net_merging(stable_wires, stable_hole_to_net):
    """
    ì•ˆì •í™”ëœ Union-Findë¡œ ë„· ë³‘í•© (ë””ë²„ê¹… ê°•í™”)
    """
    print("  ğŸ”— ì•ˆì •í™”ëœ ë„· ë³‘í•© ì¤‘...")
    
    all_nets = sorted(set(stable_hole_to_net.values()))
    parent = {net: net for net in all_nets}
    
    def find(u):
        if parent[u] != u:
            parent[u] = find(parent[u])
        return parent[u]
    
    def union(u, v):
        pu, pv = find(u), find(v)
        if pu != pv:
            # í•­ìƒ ì‘ì€ ë²ˆí˜¸ë¥¼ ë£¨íŠ¸ë¡œ ì„¤ì • (ì¼ê´€ì„±)
            if pu < pv:
                parent[pv] = pu
                print(f"    Union: {u}({pu}) â† {v}({pv}) â†’ ëŒ€í‘œë„·: {pu}")
            else:
                parent[pu] = pv
                print(f"    Union: {u}({pu}) â†’ {v}({pv}) â† ëŒ€í‘œë„·: {pv}")
        else:
            print(f"    Union: {u}, {v} ì´ë¯¸ ê°™ì€ ê·¸ë£¹ (ëŒ€í‘œë„·: {pu})")
    
    print("=== ë„· ë³‘í•© ê³¼ì • ===")
    print(f"ì´ˆê¸° ë„·: {sorted(all_nets)}")
    
    for net1, net2 in stable_wires:
        print(f"Wire: {net1} <--> {net2}")
        union(net1, net2)
    
    # ìµœì¢… ë³‘í•© ê²°ê³¼ ì¶œë ¥
    print("\n=== ìµœì¢… ë³‘í•© ê²°ê³¼ ===")
    groups = {}
    for net in all_nets:
        root = find(net)
        groups.setdefault(root, []).append(net)
    
    for root, members in sorted(groups.items()):
        if len(members) > 1:
            print(f"ê·¸ë£¹ {root}: {sorted(members)} (ë³‘í•©ë¨)")
        else:
            print(f"ê·¸ë£¹ {root}: {members} (ë‹¨ë…)")
    
    return {'parent': parent, 'find': find, 'groups': groups}


def create_stable_component_mapping(stable_comps, stable_powers, voltage, merged_nets, stable_hole_to_net):
    """
    ì „ë¥˜ íë¦„ ìˆœì„œ ê¸°ë°˜ ì•ˆì •í™”ëœ ì»´í¬ë„ŒíŠ¸ ë§¤í•‘ (ë„· ë³‘í•© ì™„ì „ ì ìš©)
    """
    print("  âš¡ ì „ë¥˜ íë¦„ ê¸°ë°˜ ì»´í¬ë„ŒíŠ¸ ë§¤í•‘ ì¤‘ (ë„· ë³‘í•© ì ìš©)...")
    
    find_net = merged_nets['find']
    
    def nearest_net(pt):
        if not stable_hole_to_net:
            return 0
        x, y = pt
        closest = min(stable_hole_to_net.keys(), key=lambda h: (h[0] - x) ** 2 + (h[1] - y) ** 2)
        original_net = stable_hole_to_net[closest]
        merged_net = find_net(original_net)
        print(f"    í•€ {pt} â†’ í™€ {closest} â†’ ì›ë˜ë„· {original_net} â†’ ë³‘í•©ë„· {merged_net}")
        return merged_net
    
    # ğŸ”‹ 1) ì „ì••ì›ë“¤ ë¨¼ì € ë§¤í•‘
    voltage_components = []
    for i, (net_p, x_p, net_m, x_m) in enumerate(stable_powers, start=1):
        # ğŸ”§ í•µì‹¬: ì „ì••ì›ë„ ë³‘í•©ëœ ë„· ì‚¬ìš©
        mapped_net_p = find_net(net_p)
        mapped_net_m = find_net(net_m)
        
        print(f"  ì „ì••ì› V{i}: ì›ë˜ ({net_p}, {net_m}) â†’ ë³‘í•© ({mapped_net_p}, {mapped_net_m})")
        
        # ë…¸ë“œ ì •ë ¬ (ì¼ê´€ì„±)
        node1, node2 = sorted([mapped_net_p, mapped_net_m])
        
        vs_comp = {
            'name': f"V{i}",
            'class': 'VoltageSource',
            'value': voltage,
            'nodes': (node1, node2),
            'original_nets': (net_p, net_m),  # ë””ë²„ê¹…ìš©
            'merged_nets': (mapped_net_p, mapped_net_m)  # ë””ë²„ê¹…ìš©
        }
        voltage_components.append(vs_comp)
    
    # ğŸ”§ 2) ì¼ë°˜ ì»´í¬ë„ŒíŠ¸ë“¤ ë§¤í•‘ (ë³‘í•©ëœ ë„· ì‚¬ìš©)
    regular_components = []
    regular_comps = [c for c in stable_comps if c.get('class') != 'Line_area']
    
    for idx, comp in enumerate(regular_comps, start=1):
        pins = comp.get('pins', [])
        if len(pins) != 2:
            print(f"[ê±´ë„ˆëœ€] {comp.get('class', 'Unknown')} í•€ ì˜¤ë¥˜: {pins}")
            continue
        
        # í•€ ì¢Œí‘œ ì •ë ¬
        pin_a, pin_b = sorted(pins)
        
        # ğŸ”§ í•µì‹¬: ë³‘í•©ëœ ë„· ì‚¬ìš©
        original_node1 = nearest_net(pin_a)
        original_node2 = nearest_net(pin_b)
        
        # ì´ë¯¸ find_net()ì´ ì ìš©ëœ ê²°ê³¼ì´ë¯€ë¡œ ê·¸ëŒ€ë¡œ ì‚¬ìš©
        node1, node2 = sorted([original_node1, original_node2])
        
        # ì»´í¬ë„ŒíŠ¸ ì´ë¦„ ìƒì„±
        prefix_map = {
            'Resistor': 'R', 'Diode': 'D', 'LED': 'L', 
            'Capacitor': 'C', 'IC': 'U'
        }
        prefix = prefix_map.get(comp.get('class', ''), 'X')
        name = f"{prefix}{idx}"
        
        regular_comp = {
            'name': name,
            'class': comp.get('class', ''),
            'value': comp.get('value', 0),
            'nodes': (node1, node2),
            'pins': pins  # ë””ë²„ê¹…ìš©
        }
        regular_components.append(regular_comp)
        
        print(f"  {name}: í•€ {pin_a},{pin_b} â†’ ë„· ({node1}, {node2})")
    
    # âš¡ 3) ì „ë¥˜ íë¦„ ìˆœì„œë¡œ ì¬ì •ë ¬
    all_components = voltage_components + regular_components
    flow_ordered = sort_by_current_flow(all_components)
    
    print("\n=== ë„· ë³‘í•© ì ìš©ëœ ìµœì¢… ë§¤í•‘ ê²°ê³¼ ===")
    for i, comp in enumerate(flow_ordered):
        extra_info = ""
        if 'original_nets' in comp:
            extra_info = f" (ì›ë˜: {comp['original_nets']})"
        elif 'pins' in comp:
            extra_info = f" (í•€: {comp['pins']})"
            
        print(f"{i+1:2d}. {comp['name']:4s} ({comp['class']:12s}) "
              f"[{comp['nodes'][0]:2d},{comp['nodes'][1]:2d}] = {comp['value']}{extra_info}")
    
    return flow_ordered


def sort_by_current_flow(components):
    """
    ì»´í¬ë„ŒíŠ¸ë“¤ì„ ì „ë¥˜ íë¦„ ìˆœì„œë¡œ ì •ë ¬
    """
    print("  ğŸŒŠ ì „ë¥˜ íë¦„ ìˆœì„œ ê³„ì‚° ì¤‘...")
    
    # ì „ì••ì›ê³¼ ì¼ë°˜ ì»´í¬ë„ŒíŠ¸ ë¶„ë¦¬
    voltage_sources = [c for c in components if c['class'] == 'VoltageSource']
    other_components = [c for c in components if c['class'] != 'VoltageSource']
    
    if not voltage_sources:
        # ì „ì••ì›ì´ ì—†ìœ¼ë©´ ì´ë¦„ìˆœ ì •ë ¬
        return sorted(other_components, key=lambda x: x['name'])
    
    # ì „ì••ì›ë“¤ ì •ë ¬ (ì´ë¦„ìˆœ)
    voltage_sources.sort(key=lambda x: x['name'])
    
    # ì „ë¥˜ íë¦„ ê·¸ë˜í”„ êµ¬ì„±
    flow_graph = build_current_flow_graph(voltage_sources, other_components)
    
    # BFSë¡œ ì „ë¥˜ íë¦„ ìˆœì„œ ê³„ì‚°
    flow_order = calculate_flow_order_bfs(flow_graph, voltage_sources)
    
    return flow_order


def build_current_flow_graph(voltage_sources, other_components):
    """
    ì „ë¥˜ íë¦„ ë¶„ì„ì„ ìœ„í•œ ê·¸ë˜í”„ êµ¬ì„±
    """
    # net â†’ components ë§¤í•‘
    net_to_comps = defaultdict(list)
    all_comps = voltage_sources + other_components
    
    for comp in all_comps:
        for net in comp['nodes']:
            net_to_comps[net].append(comp)
    
    # ì»´í¬ë„ŒíŠ¸ ê°„ ì—°ê²° ê·¸ë˜í”„
    comp_graph = defaultdict(list)
    for net, comps in net_to_comps.items():
        for i in range(len(comps)):
            for j in range(i + 1, len(comps)):
                comp1, comp2 = comps[i], comps[j]
                comp_graph[comp1['name']].append(comp2['name'])
                comp_graph[comp2['name']].append(comp1['name'])
    
    return {
        'net_to_comps': dict(net_to_comps),
        'comp_graph': dict(comp_graph),
        'all_components': {c['name']: c for c in all_comps}
    }


def calculate_flow_order_bfs(flow_graph, voltage_sources):
    """
    BFSë¡œ ì „ë¥˜ íë¦„ ìˆœì„œ ê³„ì‚°
    """
    comp_graph = flow_graph['comp_graph']
    all_components = flow_graph['all_components']
    
    # ì „ì••ì›ë“¤ì„ ì‹œì‘ì ìœ¼ë¡œ BFS
    queue = deque()
    visited = set()
    flow_order = []
    
    # ì „ì••ì›ë“¤ì„ ë¨¼ì € ì¶”ê°€ (ì •ë ¬ëœ ìˆœì„œë¡œ)
    for vs in sorted(voltage_sources, key=lambda x: x['name']):
        flow_order.append(vs)
        visited.add(vs['name'])
        
        # ì¸ì ‘í•œ ì»´í¬ë„ŒíŠ¸ë“¤ì„ íì— ì¶”ê°€
        neighbors = sorted(comp_graph.get(vs['name'], []))
        for neighbor in neighbors:
            if neighbor not in visited:
                queue.append((neighbor, 1))  # (component_name, distance)
    
    # BFS ì‹¤í–‰
    distance_groups = defaultdict(list)
    
    while queue:
        comp_name, distance = queue.popleft()
        
        if comp_name in visited:
            continue
        
        visited.add(comp_name)
        component = all_components[comp_name]
        distance_groups[distance].append(component)
        
        # ì¸ì ‘í•œ ì»´í¬ë„ŒíŠ¸ë“¤ì„ ë‹¤ìŒ ë ˆë²¨ì— ì¶”ê°€
        neighbors = sorted(comp_graph.get(comp_name, []))
        for neighbor in neighbors:
            if neighbor not in visited:
                queue.append((neighbor, distance + 1))
    
    # ê±°ë¦¬ë³„ë¡œ ì •ë ¬í•˜ì—¬ ì¶”ê°€
    for distance in sorted(distance_groups.keys()):
        group = distance_groups[distance]
        # ê°™ì€ ê±°ë¦¬ì˜ ì»´í¬ë„ŒíŠ¸ë“¤ì€ ì´ë¦„ìˆœ ì •ë ¬
        group.sort(key=lambda x: (x['class'], x['name']))
        flow_order.extend(group)
    
    # ì—°ê²°ë˜ì§€ ì•Šì€ ì»´í¬ë„ŒíŠ¸ë“¤ ë§ˆì§€ë§‰ì— ì¶”ê°€
    all_names = set(all_components.keys())
    visited_names = {c['name'] for c in flow_order}
    unvisited = all_names - visited_names
    
    for name in sorted(unvisited):
        flow_order.append(all_components[name])
    
    print(f"     ì „ë¥˜ íë¦„ ìˆœì„œ ê³„ì‚° ì™„ë£Œ: {len(flow_order)}ê°œ ì»´í¬ë„ŒíŠ¸")
    
    return flow_order


def generate_output_files22(mapped, stable_power_pairs, voltage, output_spice, output_img):
    """
    ì¶œë ¥ íŒŒì¼ë“¤ ìƒì„±
    """
    print("  ğŸ“ ì¶œë ¥ íŒŒì¼ ìƒì„± ì¤‘...")
    
    # DataFrame ìƒì„±
    df = pd.DataFrame([{
        'name': m['name'],
        'class': m['class'],
        'value': m['value'],
        'node1_n': m['nodes'][0],
        'node2_n': m['nodes'][1],
    } for m in mapped])
    
    # ì•ˆì •í™”ëœ ê·¸ë˜í”„ ìƒì„±
    G = build_stable_circuit_graph(mapped)
    
    # íŒŒì¼ë“¤ ì €ì¥
    save_circuit_graph(G, output_img.replace('.jpg', '.graphml'))
    toSPICE_multi_power(df, stable_power_pairs, voltage, output_spice)
    
    # íšŒë¡œë„ ìƒì„± ì‹œë„
    try:
        generate_circuit_diagrams(G, voltage, output_img, stable_power_pairs)
    except Exception as e:
        print(f"  âš ï¸ íšŒë¡œë„ ìƒì„± ì‹¤íŒ¨: {e}")
    
    # ë¹„êµ ë¶„ì„
    try:
        compare_and_notify(G, output_img, checker_dir="checker")
    except Exception as e:
        print(f"  âš ï¸ íšŒë¡œ ë¹„êµ ì‹¤íŒ¨: {e}")


def build_stable_circuit_graph(mapped):
    """
    ì•ˆì •í™”ëœ íšŒë¡œ ê·¸ë˜í”„ ìƒì„±
    """
    G = nx.Graph()
    
    # ë…¸ë“œë¥¼ flow order ìˆœì„œë¡œ ì¶”ê°€
    for i, comp in enumerate(mapped):
        n1, n2 = comp['nodes']
        nets_str = f"{min(n1, n2)},{max(n1, n2)}"
        
        G.add_node(comp['name'],
                   comp_class=comp['class'],
                   value=comp['value'],
                   nets=nets_str,
                   flow_order=i,
                   is_voltage_source=(comp['class'] == 'VoltageSource'))
    
    # net ê¸°ë°˜ ì—£ì§€ ìƒì„±
    net_to_comps = defaultdict(list)
    for comp in mapped:
        for net in comp['nodes']:
            net_to_comps[net].append(comp['name'])
    
    # ì•ˆì •í™”ëœ ì—£ì§€ ì¶”ê°€
    for net in sorted(net_to_comps.keys()):
        clist = sorted(net_to_comps[net])
        
        for i in range(len(clist)):
            for j in range(i + 1, len(clist)):
                u, v = sorted([clist[i], clist[j]])  # ì‚¬ì „ìˆœ ì •ë ¬
                
                if G.has_edge(u, v):
                    prev_nets = G[u][v]['nets'].split(',')
                    all_nets = sorted(set(prev_nets + [str(net)]), key=int)
                    G[u][v]['nets'] = ','.join(all_nets)
                else:
                    G.add_edge(u, v, nets=str(net))
    
    return G


def generate_circuit_diagrams(G, voltage, output_img, power_pairs):
    """
    íšŒë¡œë„ ìƒì„± (ê¸°ì¡´ ì½”ë“œ í™œìš©)
    """
    # ğŸ”§ 8) ë‹¨ì¼ íšŒë¡œë„ì— ëª¨ë“  ì „ì› í‘œì‹œ
    print("=== ëª¨ë“  ì „ì›ì„ í¬í•¨í•œ ë‹¨ì¼ íšŒë¡œë„ ìƒì„± ===")

    # current_power_index ì œê±° (í•µì‹¬!)
    if 'current_power_index' in G.graph:
        del G.graph['current_power_index']

    # ëª¨ë“  ì „ì› ì •ë³´ ì €ì¥
    G.graph['power_pairs'] = power_pairs
    G.graph['voltage'] = voltage

    # ì—°ê²°ì„± ê²€ì¦
    connectivity_report = validate_circuit_connectivity(G)

    # í†µí•© íšŒë¡œë„ ìƒì„±
    try:
        from diagram import drawDiagramFromGraph_with_connectivity_check
        d = drawDiagramFromGraph_with_connectivity_check(G, voltage)
        
        if d:
            d.draw()
            d.save(output_img)
            print(f"âœ… {len(power_pairs)}ê°œ ì „ì› í†µí•© íšŒë¡œë„ ì €ì¥: {output_img}")
        else:
            print("âŒ íšŒë¡œë„ ìƒì„± ì‹¤íŒ¨")
            
    except Exception as e:
        print(f"âŒ íšŒë¡œë„ ìƒì„± ì˜¤ë¥˜: {e}")


# ê¸°ì¡´ í•¨ìˆ˜ë“¤ (í˜¸í™˜ì„± ìœ ì§€)
def toSPICE_multi_power(df, power_pairs, default_voltage, output_file):
    """
    ë‹¤ì¤‘ ì „ì› SPICE ë„·ë¦¬ìŠ¤íŠ¸ ìƒì„± (ë³‘í•©ëœ ë„· ë²ˆí˜¸ ì‚¬ìš©)
    """
    print(f"\nğŸ“ SPICE ë„·ë¦¬ìŠ¤íŠ¸ ìƒì„±: {output_file}")
    
    with open(output_file, 'w') as f:
        f.write("* Multi-Power Circuit Netlist\n")
        f.write(f"* Generated with {len(power_pairs)} power sources\n")
        f.write("* \n")
        
        # ì „ì••ì›ë“¤ (ë³‘í•©ëœ ë„· ë²ˆí˜¸ ì‚¬ìš©)
        for i, (net_p, _, net_m, _) in enumerate(power_pairs, 1):
            f.write(f"V{i} {net_p} {net_m} {default_voltage}\n")
            print(f"  ì „ì••ì› V{i}: Net{net_p} â†” Net{net_m} ({default_voltage}V)")
        
        # ì¼ë°˜ ì»´í¬ë„ŒíŠ¸ë“¤ (DataFrameì— ì´ë¯¸ ë³‘í•©ëœ ë„· ë²ˆí˜¸ ì €ì¥ë¨)
        for _, row in df.iterrows():
            if row['class'] == 'VoltageSource':
                continue
            elif row['class'] == 'Resistor':
                f.write(f"{row['name']} {row['node1_n']} {row['node2_n']} {row['value']}\n")
                print(f"  ì €í•­ {row['name']}: Net{row['node1_n']} â†” Net{row['node2_n']} ({row['value']}Î©)")
            elif row['class'] == 'Capacitor':
                f.write(f"{row['name']} {row['node1_n']} {row['node2_n']} {row['value']}F\n")
                print(f"  ìºíŒ¨ì‹œí„° {row['name']}: Net{row['node1_n']} â†” Net{row['node2_n']} ({row['value']}F)")
            elif row['class'] == 'Diode':
                f.write(f"{row['name']} {row['node1_n']} {row['node2_n']} DMOD\n")
                print(f"  ë‹¤ì´ì˜¤ë“œ {row['name']}: Net{row['node1_n']} â†” Net{row['node2_n']}")
            elif row['class'] == 'LED':
                f.write(f"{row['name']} {row['node1_n']} {row['node2_n']} LEDMOD\n")
                print(f"  LED {row['name']}: Net{row['node1_n']} â†” Net{row['node2_n']}")
        
        f.write("* \n")
        f.write(".MODEL DMOD D\n")
        f.write(".MODEL LEDMOD D(IS=1E-12 N=2)\n")
        f.write(".END\n")
    
    print(f"âœ… SPICE íŒŒì¼ ì €ì¥ ì™„ë£Œ: {output_file}")

def debug_net_mapping_process(stable_hole_to_net, stable_wires, mapped_components):
    """
    ë„· ë§¤í•‘ ê³¼ì • ë””ë²„ê¹… í•¨ìˆ˜
    """
    print("\n" + "="*60)
    print("ğŸ” ë„· ë§¤í•‘ ê³¼ì • ë””ë²„ê¹…")
    print("="*60)
    
    print("1ï¸âƒ£ í™€-ë„· ë§¤í•‘:")
    for hole, net in sorted(stable_hole_to_net.items()):
        print(f"  í™€ {hole} â†’ Net{net}")
    
    print("\n2ï¸âƒ£ ì™€ì´ì–´ ì—°ê²°:")
    for net1, net2 in stable_wires:
        print(f"  Wire: Net{net1} â†” Net{net2}")
    
    print("\n3ï¸âƒ£ ìµœì¢… ì»´í¬ë„ŒíŠ¸ ë„·:")
    for comp in mapped_components:
        node1, node2 = comp['nodes']
        print(f"  {comp['name']}: Net{node1} â†” Net{node2}")
    
    print("="*60)

def toSPICE(df, voltage, output_file):
    """ê¸°ì¡´ ì¸í„°í˜ì´ìŠ¤ í˜¸í™˜ì„± ë˜í¼"""
    power_pairs = [(1, 0, 0, 0)]
    toSPICE_multi_power(df, power_pairs, voltage, output_file)


def save_circuit_graph(G, path_graphml):
    """ê·¸ë˜í”„ ì €ì¥"""
    write_graphml(G, path_graphml)


def visualize_circuit_graph(G, out_path='circuit_graph.png'):
    """ê·¸ë˜í”„ ì‹œê°í™” (ê¸°ì¡´ê³¼ ë™ì¼)"""
    pos = nx.spring_layout(G, seed=42)
    plt.figure(figsize=(6,6))
    nx.draw_networkx_nodes(G, pos, node_color='lightblue', node_size=800, edgecolors='black')
    nx.draw_networkx_edges(G, pos, width=2, edge_color='gray')
    nx.draw_networkx_labels(G, pos, font_size=10)
    edge_labels = {(u,v): ','.join(map(str,data['nets'])) for u,v,data in G.edges(data=True)}
    nx.draw_networkx_edge_labels(G, pos, edge_labels, font_color='red', font_size=8)

    plt.axis('off')
    plt.tight_layout()
    plt.savefig(out_path, dpi=200)
    plt.close()
    print(f"Circuit graph saved to {out_path}")

# 2) SVG ë·°ì–´ í•¨ìˆ˜ë“¤
def show_svg_in_browser(svg_path):
    """SVG íŒŒì¼ì„ ê¸°ë³¸ ë¸Œë¼ìš°ì €ì—ì„œ ì—´ê¸°"""
    try:
        # ì ˆëŒ€ ê²½ë¡œë¡œ ë³€í™˜
        abs_path = os.path.abspath(svg_path)
        file_url = f"file://{abs_path}"
        
        webbrowser.open(file_url)
        print(f"âœ… ë¸Œë¼ìš°ì €ì—ì„œ SVG ì—´ê¸°: {svg_path}")
        return True
    except Exception as e:
        print(f"âŒ ë¸Œë¼ìš°ì € ì—´ê¸° ì‹¤íŒ¨: {e}")
        return False

def show_png_in_matplotlib_window(png_path):
    """PNG íŒŒì¼ì„ matplotlib ì°½ìœ¼ë¡œ í‘œì‹œ (matplotlib ìŠ¤íƒ€ì¼)"""
    try:
        # matplotlibë¡œ ì´ë¯¸ì§€ ë¡œë“œ ë° í‘œì‹œ
        img = plt.imread(png_path)
        
        # ìƒˆ figure ìƒì„±
        fig, ax = plt.subplots(figsize=(12, 8))
        ax.imshow(img)
        ax.axis('off')  # ì¶• ìˆ¨ê¸°ê¸°
        ax.set_title('Circuit Diagram (Generated from SPICE)', fontsize=14, fontweight='bold', pad=20)
        
        # ì°½ ì œëª© ì„¤ì •
        fig.canvas.manager.set_window_title('Circuit Diagram Viewer')
        
        # ì—¬ë°± ì¡°ì •
        plt.tight_layout()
        
        # ì°½ í‘œì‹œ (non-blocking)
        plt.show(block=False)
        
        print(f"âœ… matplotlib ì°½ì—ì„œ íšŒë¡œë„ í‘œì‹œ: {png_path}")
        return True
    except Exception as e:
        print(f"âŒ matplotlib ì°½ í‘œì‹œ ì‹¤íŒ¨: {e}")
        return False

def show_png_in_window(png_path):
    """PNG íŒŒì¼ì„ PIL ì´ë¯¸ì§€ ì°½ìœ¼ë¡œ ë³´ê¸°"""
    try:
        img = Image.open(png_path)
        img.show()  # ì‹œìŠ¤í…œ ê¸°ë³¸ ì´ë¯¸ì§€ ë·°ì–´ë¡œ ì—´ê¸°
        print(f"âœ… ì´ë¯¸ì§€ ì°½ì—ì„œ PNG ë³´ê¸°: {png_path}")
        return True
    except Exception as e:
        print(f"âŒ ì´ë¯¸ì§€ ì°½ ì—´ê¸° ì‹¤íŒ¨: {e}")
        return False

def show_svg_with_system_viewer(svg_path):
    """ì‹œìŠ¤í…œ ê¸°ë³¸ í”„ë¡œê·¸ë¨ìœ¼ë¡œ SVG ì—´ê¸°"""
    try:
        if sys.platform.startswith('win'):
            # Windows
            subprocess.run(['start', svg_path], shell=True, check=True)
        elif sys.platform.startswith('darwin'):
            # macOS
            subprocess.run(['open', svg_path], check=True)
        else:
            # Linux
            subprocess.run(['xdg-open', svg_path], check=True)
        
        print(f"âœ… ì‹œìŠ¤í…œ ë·°ì–´ë¡œ SVG ì—´ê¸°: {svg_path}")
        return True
    except Exception as e:
        print(f"âŒ ì‹œìŠ¤í…œ ë·°ì–´ ì—´ê¸° ì‹¤íŒ¨: {e}")
        return False




def display_svg_circuit(svg_path, png_path=None, show_in_window=True):
    """
    SVG íšŒë¡œë„ë¥¼ ì°½ìœ¼ë¡œ í‘œì‹œ (ì—¬ëŸ¬ ë°©ë²• ì‹œë„)
    """
    if not show_in_window:
        return
    
    print(f"\nğŸ‘ï¸ SVG íšŒë¡œë„ ì°½ìœ¼ë¡œ í‘œì‹œ: {svg_path}")
    
    success = False


        # 1ìˆœìœ„: PNGë¥¼ matplotlib ì°½ìœ¼ë¡œ í‘œì‹œ â­
    if png_path and os.path.exists(png_path):
        if show_png_in_matplotlib_window(png_path):
            success = True

        # 2ìˆœìœ„: PNGê°€ ìˆìœ¼ë©´ ì´ë¯¸ì§€ ë·°ì–´ë¡œ ë³´ê¸°
    if not success and png_path and os.path.exists(png_path):
        if show_png_in_window(png_path):
            success = True
    
    # 1ìˆœìœ„: ë¸Œë¼ìš°ì €ì—ì„œ SVG ì§ì ‘ ë³´ê¸°
    #if os.path.exists(svg_path):
    #    if show_svg_in_browser(svg_path):
    #        success = True
    

    
    # 3ìˆœìœ„: ì‹œìŠ¤í…œ ê¸°ë³¸ í”„ë¡œê·¸ë¨ìœ¼ë¡œ SVG ì—´ê¸°
    if not success and os.path.exists(svg_path):
        if show_svg_with_system_viewer(svg_path):
            success = True
    
    if not success:
        print("âŒ SVG íšŒë¡œë„ í‘œì‹œ ì‹¤íŒ¨ - íŒŒì¼ì„ ìˆ˜ë™ìœ¼ë¡œ í™•ì¸í•˜ì„¸ìš”")



# 6) ì‚¬ìš© ì˜ˆì‹œ ë° ë°ëª¨ í•¨ìˆ˜
def demo_svg_circuit_with_viewer():
    """
    SVG íšŒë¡œë„ ìƒì„± ë° ì°½ í‘œì‹œ ë°ëª¨
    """
    print("ğŸš€ SVG íšŒë¡œë„ ìƒì„± ë° ì°½ í‘œì‹œ ë°ëª¨ ì‹œì‘")
    
    # í…ŒìŠ¤íŠ¸ìš© ì»´í¬ë„ŒíŠ¸ ë°ì´í„°
    test_components = [
        {"name": "V1", "class": "VoltageSource", "value": 5.0, "nodes": (1, 0)},
        {"name": "R1", "class": "Resistor", "value": 1000, "nodes": (1, 2)}, 
        {"name": "R2", "class": "Resistor", "value": 2000, "nodes": (2, 0)},
        {"name": "C1", "class": "Capacitor", "value": 0.001, "nodes": (2, 0)}
    ]
    
    # ì„ì‹œ SPICE íŒŒì¼ ìƒì„±
    test_spice = "demo_circuit.spice"
    with open(test_spice, 'w') as f:
        f.write("* Demo Circuit for SVG Viewer\n")
        f.write("V1 1 0 5.0\n")
        f.write("R1 1 2 1000\n") 
        f.write("R2 2 0 2000\n")
        f.write("C1 2 0 0.001\n")
        f.write(".END\n")
    
    # SVG íšŒë¡œë„ ìƒì„± ë° ì°½ í‘œì‹œ
    test_svg = "demo_circuit.svg"
    success, svg_file, png_file = generate_svg_circuit_diagram(test_spice, test_svg, show_in_window=True)
    
    if success:
        print("âœ… ë°ëª¨ ì„±ê³µ! SVG íšŒë¡œë„ê°€ ì°½ì— í‘œì‹œë©ë‹ˆë‹¤.")
        print(f"ìƒì„±ëœ íŒŒì¼ë“¤:")
        print(f"  - SVG: {svg_file}")
        if png_file and os.path.exists(png_file):
            print(f"  - PNG: {png_file}")
            
        # ì‚¬ìš©ìì—ê²Œ ì•Œë¦¼
        try:
            root = tk.Tk()
            root.withdraw()
            messagebox.showinfo("SVG íšŒë¡œë„ ìƒì„± ì™„ë£Œ", 
                              f"SVG íšŒë¡œë„ê°€ ìƒì„±ë˜ì–´ ì°½ì— í‘œì‹œë©ë‹ˆë‹¤.\n\n"
                              f"íŒŒì¼ ìœ„ì¹˜:\n{svg_file}")
            root.destroy()
        except:
            pass
    else:
        print("âŒ ë°ëª¨ ì‹¤íŒ¨")
    
    # ì •ë¦¬
    cleanup_files = [test_spice, test_svg, test_svg.replace('.svg', '.png')]
    for file_path in cleanup_files:
        if os.path.exists(file_path):
            try:
                os.remove(file_path)
                print(f"ğŸ—‘ï¸ ì„ì‹œ íŒŒì¼ ì‚­ì œ: {file_path}")
            except:
                pass

# 7) ë©”ì¸ ì‹¤í–‰ë¶€ ìˆ˜ì •
if __name__ == "__main__":
    print("ğŸ¨ Circuit Generator with SVG Viewer")
    
    # SVG íšŒë¡œë„ ìƒì„± ë° ì°½ í‘œì‹œ ë°ëª¨ ì‹¤í–‰
    demo_svg_circuit_with_viewer()
    
    # ê¸°ì¡´ í…ŒìŠ¤íŠ¸ ì½”ë“œ (diagram ì œê±°)
    print("\nğŸ”§ ê¸°ë³¸ ê·¸ë˜í”„ í…ŒìŠ¤íŠ¸...")
    mapped = [
        {"name":"V1","class":"VoltageSource","value":5,"nodes":(1,0)},
        {"name":"R1","class":"Resistor","value":100,"nodes":(1,2)},
        {"name":"C1","class":"Capacitor","value":0.001,"nodes":(2,0)}
    ]
    G = build_stable_circuit_graph(mapped)
    print(f"âœ… ê·¸ë˜í”„ ìƒì„± ì™„ë£Œ: {len(G.nodes)}ê°œ ë…¸ë“œ, {len(G.edges)}ê°œ ì—£ì§€")