{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1573050634799 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1573050634799 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 06 22:30:34 2019 " "Processing started: Wed Nov 06 22:30:34 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1573050634799 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1573050634799 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off N1 -c N1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off N1 -c N1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1573050634799 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1573050635454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n1.v 1 1 " "Found 1 design units, including 1 entities, in source file n1.v" { { "Info" "ISGN_ENTITY_NAME" "1 N1 " "Found entity 1: N1" {  } { { "N1.v" "" { Text "C:/Users/User/Desktop/N1/N1.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1573050635526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1573050635526 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "N1 " "Elaborating entity \"N1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1573050635569 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "state N1.v(24) " "Verilog HDL Always Construct warning at N1.v(24): variable \"state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "N1.v" "" { Text "C:/Users/User/Desktop/N1/N1.v" 24 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1573050635569 "|N1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 N1.v(25) " "Verilog HDL assignment warning at N1.v(25): truncated value with size 32 to match size of target (3)" {  } { { "N1.v" "" { Text "C:/Users/User/Desktop/N1/N1.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1573050635569 "|N1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 N1.v(26) " "Verilog HDL assignment warning at N1.v(26): truncated value with size 32 to match size of target (3)" {  } { { "N1.v" "" { Text "C:/Users/User/Desktop/N1/N1.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1573050635569 "|N1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 N1.v(27) " "Verilog HDL assignment warning at N1.v(27): truncated value with size 32 to match size of target (3)" {  } { { "N1.v" "" { Text "C:/Users/User/Desktop/N1/N1.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1573050635569 "|N1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 N1.v(28) " "Verilog HDL assignment warning at N1.v(28): truncated value with size 32 to match size of target (3)" {  } { { "N1.v" "" { Text "C:/Users/User/Desktop/N1/N1.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1573050635569 "|N1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 N1.v(29) " "Verilog HDL assignment warning at N1.v(29): truncated value with size 32 to match size of target (3)" {  } { { "N1.v" "" { Text "C:/Users/User/Desktop/N1/N1.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1573050635569 "|N1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 N1.v(30) " "Verilog HDL assignment warning at N1.v(30): truncated value with size 32 to match size of target (3)" {  } { { "N1.v" "" { Text "C:/Users/User/Desktop/N1/N1.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1573050635569 "|N1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 N1.v(31) " "Verilog HDL assignment warning at N1.v(31): truncated value with size 32 to match size of target (3)" {  } { { "N1.v" "" { Text "C:/Users/User/Desktop/N1/N1.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1573050635569 "|N1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 N1.v(32) " "Verilog HDL assignment warning at N1.v(32): truncated value with size 32 to match size of target (3)" {  } { { "N1.v" "" { Text "C:/Users/User/Desktop/N1/N1.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1573050635569 "|N1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 N1.v(39) " "Verilog HDL assignment warning at N1.v(39): truncated value with size 32 to match size of target (1)" {  } { { "N1.v" "" { Text "C:/Users/User/Desktop/N1/N1.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1573050635569 "|N1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 N1.v(40) " "Verilog HDL assignment warning at N1.v(40): truncated value with size 32 to match size of target (1)" {  } { { "N1.v" "" { Text "C:/Users/User/Desktop/N1/N1.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1573050635569 "|N1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 N1.v(41) " "Verilog HDL assignment warning at N1.v(41): truncated value with size 32 to match size of target (1)" {  } { { "N1.v" "" { Text "C:/Users/User/Desktop/N1/N1.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1573050635569 "|N1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 N1.v(42) " "Verilog HDL assignment warning at N1.v(42): truncated value with size 32 to match size of target (1)" {  } { { "N1.v" "" { Text "C:/Users/User/Desktop/N1/N1.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1573050635569 "|N1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 N1.v(43) " "Verilog HDL assignment warning at N1.v(43): truncated value with size 32 to match size of target (1)" {  } { { "N1.v" "" { Text "C:/Users/User/Desktop/N1/N1.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1573050635569 "|N1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 N1.v(44) " "Verilog HDL assignment warning at N1.v(44): truncated value with size 32 to match size of target (1)" {  } { { "N1.v" "" { Text "C:/Users/User/Desktop/N1/N1.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1573050635569 "|N1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 N1.v(45) " "Verilog HDL assignment warning at N1.v(45): truncated value with size 32 to match size of target (1)" {  } { { "N1.v" "" { Text "C:/Users/User/Desktop/N1/N1.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1573050635569 "|N1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 N1.v(46) " "Verilog HDL assignment warning at N1.v(46): truncated value with size 32 to match size of target (1)" {  } { { "N1.v" "" { Text "C:/Users/User/Desktop/N1/N1.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1573050635569 "|N1"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1573050636114 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1573050636349 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1573050636349 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "14 " "Implemented 14 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1573050636389 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1573050636389 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7 " "Implemented 7 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1573050636389 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1573050636389 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4645 " "Peak virtual memory: 4645 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1573050636419 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 06 22:30:36 2019 " "Processing ended: Wed Nov 06 22:30:36 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1573050636419 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1573050636419 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1573050636419 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1573050636419 ""}
