Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Sat Apr 20 13:22:16 2024
| Host         : Steban running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file testControlU_timing_summary_routed.rpt -pb testControlU_timing_summary_routed.pb -rpx testControlU_timing_summary_routed.rpx -warn_on_violation
| Design       : testControlU
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    19          
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (19)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (38)
5. checking no_input_delay (7)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (19)
-------------------------
 There are 19 register/latch pins with no clock driven by root clock pin: registerOut_reg[22]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (38)
-------------------------------------------------
 There are 38 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.457        0.000                      0                   23        0.252        0.000                      0                   23        4.500        0.000                       0                    24  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.457        0.000                      0                   23        0.252        0.000                      0                   23        4.500        0.000                       0                    24  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.457ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.457ns  (required time - arrival time)
  Source:                 registerOut_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            registerOut_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.540ns  (logic 1.920ns (75.602%)  route 0.620ns (24.398%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.633     5.154    clock_IBUF_BUFG
    SLICE_X1Y13          FDCE                                         r  registerOut_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  registerOut_reg[1]/Q
                         net (fo=1, routed)           0.620     6.230    registerOut_reg_n_0_[1]
    SLICE_X1Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.904 r  registerOut_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.904    registerOut_reg[0]_i_1_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.018 r  registerOut_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.018    registerOut_reg[4]_i_1_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.132 r  registerOut_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.132    registerOut_reg[8]_i_1_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.246 r  registerOut_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.246    registerOut_reg[12]_i_1_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.360 r  registerOut_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.360    registerOut_reg[16]_i_1_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.694 r  registerOut_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.694    registerOut_reg[20]_i_1_n_6
    SLICE_X1Y18          FDCE                                         r  registerOut_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.509    14.850    clock_IBUF_BUFG
    SLICE_X1Y18          FDCE                                         r  registerOut_reg[21]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X1Y18          FDCE (Setup_fdce_C_D)        0.062    15.151    registerOut_reg[21]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                          -7.694    
  -------------------------------------------------------------------
                         slack                                  7.457    

Slack (MET) :             7.552ns  (required time - arrival time)
  Source:                 registerOut_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            registerOut_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.445ns  (logic 1.825ns (74.654%)  route 0.620ns (25.346%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.633     5.154    clock_IBUF_BUFG
    SLICE_X1Y13          FDCE                                         r  registerOut_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  registerOut_reg[1]/Q
                         net (fo=1, routed)           0.620     6.230    registerOut_reg_n_0_[1]
    SLICE_X1Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.904 r  registerOut_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.904    registerOut_reg[0]_i_1_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.018 r  registerOut_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.018    registerOut_reg[4]_i_1_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.132 r  registerOut_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.132    registerOut_reg[8]_i_1_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.246 r  registerOut_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.246    registerOut_reg[12]_i_1_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.360 r  registerOut_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.360    registerOut_reg[16]_i_1_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.599 r  registerOut_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.599    registerOut_reg[20]_i_1_n_5
    SLICE_X1Y18          FDCE                                         r  registerOut_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.509    14.850    clock_IBUF_BUFG
    SLICE_X1Y18          FDCE                                         r  registerOut_reg[22]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X1Y18          FDCE (Setup_fdce_C_D)        0.062    15.151    registerOut_reg[22]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                          -7.599    
  -------------------------------------------------------------------
                         slack                                  7.552    

Slack (MET) :             7.568ns  (required time - arrival time)
  Source:                 registerOut_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            registerOut_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.429ns  (logic 1.809ns (74.487%)  route 0.620ns (25.513%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.633     5.154    clock_IBUF_BUFG
    SLICE_X1Y13          FDCE                                         r  registerOut_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  registerOut_reg[1]/Q
                         net (fo=1, routed)           0.620     6.230    registerOut_reg_n_0_[1]
    SLICE_X1Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.904 r  registerOut_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.904    registerOut_reg[0]_i_1_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.018 r  registerOut_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.018    registerOut_reg[4]_i_1_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.132 r  registerOut_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.132    registerOut_reg[8]_i_1_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.246 r  registerOut_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.246    registerOut_reg[12]_i_1_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.360 r  registerOut_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.360    registerOut_reg[16]_i_1_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.583 r  registerOut_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.583    registerOut_reg[20]_i_1_n_7
    SLICE_X1Y18          FDCE                                         r  registerOut_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.509    14.850    clock_IBUF_BUFG
    SLICE_X1Y18          FDCE                                         r  registerOut_reg[20]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X1Y18          FDCE (Setup_fdce_C_D)        0.062    15.151    registerOut_reg[20]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                          -7.583    
  -------------------------------------------------------------------
                         slack                                  7.568    

Slack (MET) :             7.573ns  (required time - arrival time)
  Source:                 registerOut_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            registerOut_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.426ns  (logic 1.806ns (74.455%)  route 0.620ns (25.545%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.633     5.154    clock_IBUF_BUFG
    SLICE_X1Y13          FDCE                                         r  registerOut_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  registerOut_reg[1]/Q
                         net (fo=1, routed)           0.620     6.230    registerOut_reg_n_0_[1]
    SLICE_X1Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.904 r  registerOut_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.904    registerOut_reg[0]_i_1_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.018 r  registerOut_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.018    registerOut_reg[4]_i_1_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.132 r  registerOut_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.132    registerOut_reg[8]_i_1_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.246 r  registerOut_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.246    registerOut_reg[12]_i_1_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.580 r  registerOut_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.580    registerOut_reg[16]_i_1_n_6
    SLICE_X1Y17          FDCE                                         r  registerOut_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.511    14.852    clock_IBUF_BUFG
    SLICE_X1Y17          FDCE                                         r  registerOut_reg[17]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X1Y17          FDCE (Setup_fdce_C_D)        0.062    15.153    registerOut_reg[17]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                          -7.580    
  -------------------------------------------------------------------
                         slack                                  7.573    

Slack (MET) :             7.594ns  (required time - arrival time)
  Source:                 registerOut_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            registerOut_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.405ns  (logic 1.785ns (74.232%)  route 0.620ns (25.768%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.633     5.154    clock_IBUF_BUFG
    SLICE_X1Y13          FDCE                                         r  registerOut_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  registerOut_reg[1]/Q
                         net (fo=1, routed)           0.620     6.230    registerOut_reg_n_0_[1]
    SLICE_X1Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.904 r  registerOut_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.904    registerOut_reg[0]_i_1_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.018 r  registerOut_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.018    registerOut_reg[4]_i_1_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.132 r  registerOut_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.132    registerOut_reg[8]_i_1_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.246 r  registerOut_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.246    registerOut_reg[12]_i_1_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.559 r  registerOut_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.559    registerOut_reg[16]_i_1_n_4
    SLICE_X1Y17          FDCE                                         r  registerOut_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.511    14.852    clock_IBUF_BUFG
    SLICE_X1Y17          FDCE                                         r  registerOut_reg[19]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X1Y17          FDCE (Setup_fdce_C_D)        0.062    15.153    registerOut_reg[19]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                          -7.559    
  -------------------------------------------------------------------
                         slack                                  7.594    

Slack (MET) :             7.668ns  (required time - arrival time)
  Source:                 registerOut_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            registerOut_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.331ns  (logic 1.711ns (73.414%)  route 0.620ns (26.586%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.633     5.154    clock_IBUF_BUFG
    SLICE_X1Y13          FDCE                                         r  registerOut_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  registerOut_reg[1]/Q
                         net (fo=1, routed)           0.620     6.230    registerOut_reg_n_0_[1]
    SLICE_X1Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.904 r  registerOut_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.904    registerOut_reg[0]_i_1_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.018 r  registerOut_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.018    registerOut_reg[4]_i_1_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.132 r  registerOut_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.132    registerOut_reg[8]_i_1_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.246 r  registerOut_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.246    registerOut_reg[12]_i_1_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.485 r  registerOut_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.485    registerOut_reg[16]_i_1_n_5
    SLICE_X1Y17          FDCE                                         r  registerOut_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.511    14.852    clock_IBUF_BUFG
    SLICE_X1Y17          FDCE                                         r  registerOut_reg[18]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X1Y17          FDCE (Setup_fdce_C_D)        0.062    15.153    registerOut_reg[18]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                          -7.485    
  -------------------------------------------------------------------
                         slack                                  7.668    

Slack (MET) :             7.684ns  (required time - arrival time)
  Source:                 registerOut_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            registerOut_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.315ns  (logic 1.695ns (73.230%)  route 0.620ns (26.770%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.633     5.154    clock_IBUF_BUFG
    SLICE_X1Y13          FDCE                                         r  registerOut_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  registerOut_reg[1]/Q
                         net (fo=1, routed)           0.620     6.230    registerOut_reg_n_0_[1]
    SLICE_X1Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.904 r  registerOut_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.904    registerOut_reg[0]_i_1_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.018 r  registerOut_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.018    registerOut_reg[4]_i_1_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.132 r  registerOut_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.132    registerOut_reg[8]_i_1_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.246 r  registerOut_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.246    registerOut_reg[12]_i_1_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.469 r  registerOut_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.469    registerOut_reg[16]_i_1_n_7
    SLICE_X1Y17          FDCE                                         r  registerOut_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.511    14.852    clock_IBUF_BUFG
    SLICE_X1Y17          FDCE                                         r  registerOut_reg[16]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X1Y17          FDCE (Setup_fdce_C_D)        0.062    15.153    registerOut_reg[16]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                          -7.469    
  -------------------------------------------------------------------
                         slack                                  7.684    

Slack (MET) :             7.688ns  (required time - arrival time)
  Source:                 registerOut_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            registerOut_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.312ns  (logic 1.692ns (73.195%)  route 0.620ns (26.805%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.633     5.154    clock_IBUF_BUFG
    SLICE_X1Y13          FDCE                                         r  registerOut_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  registerOut_reg[1]/Q
                         net (fo=1, routed)           0.620     6.230    registerOut_reg_n_0_[1]
    SLICE_X1Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.904 r  registerOut_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.904    registerOut_reg[0]_i_1_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.018 r  registerOut_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.018    registerOut_reg[4]_i_1_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.132 r  registerOut_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.132    registerOut_reg[8]_i_1_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.466 r  registerOut_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.466    registerOut_reg[12]_i_1_n_6
    SLICE_X1Y16          FDCE                                         r  registerOut_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.512    14.853    clock_IBUF_BUFG
    SLICE_X1Y16          FDCE                                         r  registerOut_reg[13]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X1Y16          FDCE (Setup_fdce_C_D)        0.062    15.154    registerOut_reg[13]
  -------------------------------------------------------------------
                         required time                         15.154    
                         arrival time                          -7.466    
  -------------------------------------------------------------------
                         slack                                  7.688    

Slack (MET) :             7.709ns  (required time - arrival time)
  Source:                 registerOut_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            registerOut_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.291ns  (logic 1.671ns (72.950%)  route 0.620ns (27.050%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.633     5.154    clock_IBUF_BUFG
    SLICE_X1Y13          FDCE                                         r  registerOut_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  registerOut_reg[1]/Q
                         net (fo=1, routed)           0.620     6.230    registerOut_reg_n_0_[1]
    SLICE_X1Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.904 r  registerOut_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.904    registerOut_reg[0]_i_1_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.018 r  registerOut_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.018    registerOut_reg[4]_i_1_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.132 r  registerOut_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.132    registerOut_reg[8]_i_1_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.445 r  registerOut_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.445    registerOut_reg[12]_i_1_n_4
    SLICE_X1Y16          FDCE                                         r  registerOut_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.512    14.853    clock_IBUF_BUFG
    SLICE_X1Y16          FDCE                                         r  registerOut_reg[15]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X1Y16          FDCE (Setup_fdce_C_D)        0.062    15.154    registerOut_reg[15]
  -------------------------------------------------------------------
                         required time                         15.154    
                         arrival time                          -7.445    
  -------------------------------------------------------------------
                         slack                                  7.709    

Slack (MET) :             7.783ns  (required time - arrival time)
  Source:                 registerOut_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            registerOut_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.217ns  (logic 1.597ns (72.047%)  route 0.620ns (27.953%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.633     5.154    clock_IBUF_BUFG
    SLICE_X1Y13          FDCE                                         r  registerOut_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDCE (Prop_fdce_C_Q)         0.456     5.610 r  registerOut_reg[1]/Q
                         net (fo=1, routed)           0.620     6.230    registerOut_reg_n_0_[1]
    SLICE_X1Y13          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.904 r  registerOut_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.904    registerOut_reg[0]_i_1_n_0
    SLICE_X1Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.018 r  registerOut_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.018    registerOut_reg[4]_i_1_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.132 r  registerOut_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.132    registerOut_reg[8]_i_1_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.371 r  registerOut_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.371    registerOut_reg[12]_i_1_n_5
    SLICE_X1Y16          FDCE                                         r  registerOut_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.512    14.853    clock_IBUF_BUFG
    SLICE_X1Y16          FDCE                                         r  registerOut_reg[14]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X1Y16          FDCE (Setup_fdce_C_D)        0.062    15.154    registerOut_reg[14]
  -------------------------------------------------------------------
                         required time                         15.154    
                         arrival time                          -7.371    
  -------------------------------------------------------------------
                         slack                                  7.783    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 registerOut_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            registerOut_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.590     1.473    clock_IBUF_BUFG
    SLICE_X1Y16          FDCE                                         r  registerOut_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  registerOut_reg[15]/Q
                         net (fo=1, routed)           0.108     1.722    registerOut_reg_n_0_[15]
    SLICE_X1Y16          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.830 r  registerOut_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.830    registerOut_reg[12]_i_1_n_4
    SLICE_X1Y16          FDCE                                         r  registerOut_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.859     1.986    clock_IBUF_BUFG
    SLICE_X1Y16          FDCE                                         r  registerOut_reg[15]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X1Y16          FDCE (Hold_fdce_C_D)         0.105     1.578    registerOut_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 registerOut_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            registerOut_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.589     1.472    clock_IBUF_BUFG
    SLICE_X1Y17          FDCE                                         r  registerOut_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  registerOut_reg[19]/Q
                         net (fo=1, routed)           0.108     1.721    registerOut_reg_n_0_[19]
    SLICE_X1Y17          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.829 r  registerOut_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.829    registerOut_reg[16]_i_1_n_4
    SLICE_X1Y17          FDCE                                         r  registerOut_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.858     1.985    clock_IBUF_BUFG
    SLICE_X1Y17          FDCE                                         r  registerOut_reg[19]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X1Y17          FDCE (Hold_fdce_C_D)         0.105     1.577    registerOut_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 registerOut_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            registerOut_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.591     1.474    clock_IBUF_BUFG
    SLICE_X1Y13          FDCE                                         r  registerOut_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  registerOut_reg[3]/Q
                         net (fo=1, routed)           0.108     1.723    registerOut_reg_n_0_[3]
    SLICE_X1Y13          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.831 r  registerOut_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.831    registerOut_reg[0]_i_1_n_4
    SLICE_X1Y13          FDCE                                         r  registerOut_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.861     1.988    clock_IBUF_BUFG
    SLICE_X1Y13          FDCE                                         r  registerOut_reg[3]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X1Y13          FDCE (Hold_fdce_C_D)         0.105     1.579    registerOut_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 registerOut_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            registerOut_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.591     1.474    clock_IBUF_BUFG
    SLICE_X1Y14          FDCE                                         r  registerOut_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  registerOut_reg[7]/Q
                         net (fo=1, routed)           0.108     1.723    registerOut_reg_n_0_[7]
    SLICE_X1Y14          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.831 r  registerOut_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.831    registerOut_reg[4]_i_1_n_4
    SLICE_X1Y14          FDCE                                         r  registerOut_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.861     1.988    clock_IBUF_BUFG
    SLICE_X1Y14          FDCE                                         r  registerOut_reg[7]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X1Y14          FDCE (Hold_fdce_C_D)         0.105     1.579    registerOut_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 registerOut_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            registerOut_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.591     1.474    clock_IBUF_BUFG
    SLICE_X1Y15          FDCE                                         r  registerOut_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  registerOut_reg[11]/Q
                         net (fo=1, routed)           0.108     1.723    registerOut_reg_n_0_[11]
    SLICE_X1Y15          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.831 r  registerOut_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.831    registerOut_reg[8]_i_1_n_4
    SLICE_X1Y15          FDCE                                         r  registerOut_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.860     1.987    clock_IBUF_BUFG
    SLICE_X1Y15          FDCE                                         r  registerOut_reg[11]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X1Y15          FDCE (Hold_fdce_C_D)         0.105     1.579    registerOut_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 registerOut_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            registerOut_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.590     1.473    clock_IBUF_BUFG
    SLICE_X1Y16          FDCE                                         r  registerOut_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  registerOut_reg[12]/Q
                         net (fo=1, routed)           0.105     1.719    registerOut_reg_n_0_[12]
    SLICE_X1Y16          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.834 r  registerOut_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.834    registerOut_reg[12]_i_1_n_7
    SLICE_X1Y16          FDCE                                         r  registerOut_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.859     1.986    clock_IBUF_BUFG
    SLICE_X1Y16          FDCE                                         r  registerOut_reg[12]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X1Y16          FDCE (Hold_fdce_C_D)         0.105     1.578    registerOut_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 registerOut_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            registerOut_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.588     1.471    clock_IBUF_BUFG
    SLICE_X1Y18          FDCE                                         r  registerOut_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDCE (Prop_fdce_C_Q)         0.141     1.612 r  registerOut_reg[20]/Q
                         net (fo=1, routed)           0.105     1.717    registerOut_reg_n_0_[20]
    SLICE_X1Y18          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.832 r  registerOut_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.832    registerOut_reg[20]_i_1_n_7
    SLICE_X1Y18          FDCE                                         r  registerOut_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.857     1.984    clock_IBUF_BUFG
    SLICE_X1Y18          FDCE                                         r  registerOut_reg[20]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X1Y18          FDCE (Hold_fdce_C_D)         0.105     1.576    registerOut_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 registerOut_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            registerOut_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.591     1.474    clock_IBUF_BUFG
    SLICE_X1Y14          FDCE                                         r  registerOut_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  registerOut_reg[4]/Q
                         net (fo=1, routed)           0.105     1.720    registerOut_reg_n_0_[4]
    SLICE_X1Y14          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.835 r  registerOut_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.835    registerOut_reg[4]_i_1_n_7
    SLICE_X1Y14          FDCE                                         r  registerOut_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.861     1.988    clock_IBUF_BUFG
    SLICE_X1Y14          FDCE                                         r  registerOut_reg[4]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X1Y14          FDCE (Hold_fdce_C_D)         0.105     1.579    registerOut_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 registerOut_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            registerOut_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.589     1.472    clock_IBUF_BUFG
    SLICE_X1Y17          FDCE                                         r  registerOut_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  registerOut_reg[16]/Q
                         net (fo=1, routed)           0.105     1.718    registerOut_reg_n_0_[16]
    SLICE_X1Y17          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.833 r  registerOut_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.833    registerOut_reg[16]_i_1_n_7
    SLICE_X1Y17          FDCE                                         r  registerOut_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.858     1.985    clock_IBUF_BUFG
    SLICE_X1Y17          FDCE                                         r  registerOut_reg[16]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X1Y17          FDCE (Hold_fdce_C_D)         0.105     1.577    registerOut_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 registerOut_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            registerOut_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.591     1.474    clock_IBUF_BUFG
    SLICE_X1Y15          FDCE                                         r  registerOut_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  registerOut_reg[8]/Q
                         net (fo=1, routed)           0.105     1.720    registerOut_reg_n_0_[8]
    SLICE_X1Y15          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.835 r  registerOut_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.835    registerOut_reg[8]_i_1_n_7
    SLICE_X1Y15          FDCE                                         r  registerOut_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.860     1.987    clock_IBUF_BUFG
    SLICE_X1Y15          FDCE                                         r  registerOut_reg[8]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X1Y15          FDCE (Hold_fdce_C_D)         0.105     1.579    registerOut_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y13    registerOut_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y15    registerOut_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y15    registerOut_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y16    registerOut_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y16    registerOut_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y16    registerOut_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y16    registerOut_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y17    registerOut_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y17    registerOut_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y13    registerOut_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y13    registerOut_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y15    registerOut_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y15    registerOut_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y15    registerOut_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y15    registerOut_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y16    registerOut_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y16    registerOut_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y16    registerOut_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y16    registerOut_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y13    registerOut_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y13    registerOut_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y15    registerOut_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y15    registerOut_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y15    registerOut_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y15    registerOut_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y16    registerOut_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y16    registerOut_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y16    registerOut_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y16    registerOut_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            54 Endpoints
Min Delay            54 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U1/FSM_onehot_estadoActual_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            aluSrcB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.438ns  (logic 4.098ns (39.261%)  route 6.340ns (60.739%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDCE                         0.000     0.000 r  U1/FSM_onehot_estadoActual_reg[1]/C
    SLICE_X0Y12          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  U1/FSM_onehot_estadoActual_reg[1]/Q
                         net (fo=8, routed)           1.106     1.562    U1/FSM_onehot_estadoActual_reg_n_0_[1]
    SLICE_X0Y15          LUT2 (Prop_lut2_I0_O)        0.124     1.686 r  U1/aluSrcB_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           5.234     6.920    aluSrcB_OBUF[1]
    P3                   OBUF (Prop_obuf_I_O)         3.518    10.438 r  aluSrcB_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.438    aluSrcB[1]
    P3                                                                r  aluSrcB[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/FSM_onehot_estadoActual_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            aluSrcA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.050ns  (logic 4.323ns (43.017%)  route 5.727ns (56.983%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDCE                         0.000     0.000 r  U1/FSM_onehot_estadoActual_reg[8]/C
    SLICE_X0Y15          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  U1/FSM_onehot_estadoActual_reg[8]/Q
                         net (fo=2, routed)           0.863     1.319    U1/Q[5]
    SLICE_X0Y15          LUT3 (Prop_lut3_I0_O)        0.152     1.471 r  U1/aluSrcA_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.864     6.335    aluSrcA_OBUF
    N3                   OBUF (Prop_obuf_I_O)         3.715    10.050 r  aluSrcA_OBUF_inst/O
                         net (fo=0)                   0.000    10.050    aluSrcA
    N3                                                                r  aluSrcA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/FSM_onehot_estadoActual_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            regWrite
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.728ns  (logic 4.095ns (42.097%)  route 5.633ns (57.903%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE                         0.000     0.000 r  U1/FSM_onehot_estadoActual_reg[4]/C
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  U1/FSM_onehot_estadoActual_reg[4]/Q
                         net (fo=2, routed)           0.814     1.270    U1/Q[1]
    SLICE_X0Y15          LUT2 (Prop_lut2_I0_O)        0.124     1.394 r  U1/regWrite_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.819     6.213    regWrite_OBUF
    P1                   OBUF (Prop_obuf_I_O)         3.515     9.728 r  regWrite_OBUF_inst/O
                         net (fo=0)                   0.000     9.728    regWrite
    P1                                                                r  regWrite (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/FSM_onehot_estadoActual_reg[7]_lopt_replica/C
                            (rising edge-triggered cell FDCE)
  Destination:            regDst
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.597ns  (logic 3.977ns (41.443%)  route 5.620ns (58.557%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE                         0.000     0.000 r  U1/FSM_onehot_estadoActual_reg[7]_lopt_replica/C
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  U1/FSM_onehot_estadoActual_reg[7]_lopt_replica/Q
                         net (fo=1, routed)           5.620     6.076    lopt_8
    L1                   OBUF (Prop_obuf_I_O)         3.521     9.597 r  regDst_OBUF_inst/O
                         net (fo=0)                   0.000     9.597    regDst
    L1                                                                r  regDst (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/FSM_onehot_estadoActual_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            aluSrcB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.540ns  (logic 4.084ns (47.821%)  route 4.456ns (52.179%))
  Logic Levels:           3  (FDPE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDPE                         0.000     0.000 r  U1/FSM_onehot_estadoActual_reg[0]/C
    SLICE_X0Y15          FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  U1/FSM_onehot_estadoActual_reg[0]/Q
                         net (fo=5, routed)           0.972     1.428    U1/Q[0]
    SLICE_X0Y15          LUT2 (Prop_lut2_I0_O)        0.124     1.552 r  U1/aluSrcB_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.483     5.036    aluSrcB_OBUF[0]
    U3                   OBUF (Prop_obuf_I_O)         3.504     8.540 r  aluSrcB_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.540    aluSrcB[0]
    U3                                                                r  aluSrcB[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/FSM_onehot_estadoActual_reg[8]_lopt_replica/C
                            (rising edge-triggered cell FDCE)
  Destination:            aluOP[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.250ns  (logic 4.102ns (49.724%)  route 4.148ns (50.276%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE                         0.000     0.000 r  U1/FSM_onehot_estadoActual_reg[8]_lopt_replica/C
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  U1/FSM_onehot_estadoActual_reg[8]_lopt_replica/Q
                         net (fo=1, routed)           4.148     4.567    lopt_2
    V3                   OBUF (Prop_obuf_I_O)         3.683     8.250 r  aluOP_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.250    aluOP[0]
    V3                                                                r  aluOP[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/FSM_onehot_estadoActual_reg[6]_lopt_replica/C
                            (rising edge-triggered cell FDCE)
  Destination:            aluOP[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.244ns  (logic 3.981ns (48.293%)  route 4.263ns (51.707%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDCE                         0.000     0.000 r  U1/FSM_onehot_estadoActual_reg[6]_lopt_replica/C
    SLICE_X0Y18          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  U1/FSM_onehot_estadoActual_reg[6]_lopt_replica/Q
                         net (fo=1, routed)           4.263     4.719    lopt_5
    W3                   OBUF (Prop_obuf_I_O)         3.525     8.244 r  aluOP_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.244    aluOP[1]
    W3                                                                r  aluOP[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/FSM_onehot_estadoActual_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            pcWrite
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.985ns  (logic 4.322ns (61.884%)  route 2.662ns (38.116%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDCE                         0.000     0.000 r  U1/FSM_onehot_estadoActual_reg[9]/C
    SLICE_X0Y12          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  U1/FSM_onehot_estadoActual_reg[9]/Q
                         net (fo=2, routed)           0.739     1.195    U1/Q[6]
    SLICE_X0Y14          LUT2 (Prop_lut2_I1_O)        0.150     1.345 r  U1/pcWrite_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.923     3.268    pcWrite_OBUF
    U15                  OBUF (Prop_obuf_I_O)         3.716     6.985 r  pcWrite_OBUF_inst/O
                         net (fo=0)                   0.000     6.985    pcWrite
    U15                                                               r  pcWrite (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/FSM_onehot_estadoActual_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            memRead
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.762ns  (logic 4.089ns (60.469%)  route 2.673ns (39.531%))
  Logic Levels:           3  (FDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDCE                         0.000     0.000 r  U1/FSM_onehot_estadoActual_reg[3]/C
    SLICE_X0Y15          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  U1/FSM_onehot_estadoActual_reg[3]/Q
                         net (fo=3, routed)           0.811     1.267    U1/FSM_onehot_estadoActual_reg_n_0_[3]
    SLICE_X0Y14          LUT2 (Prop_lut2_I1_O)        0.124     1.391 r  U1/memRead_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.862     3.253    memRead_OBUF
    V19                  OBUF (Prop_obuf_I_O)         3.509     6.762 r  memRead_OBUF_inst/O
                         net (fo=0)                   0.000     6.762    memRead
    V19                                                               r  memRead (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/FSM_onehot_estadoActual_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDCE)
  Destination:            memToReg
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.628ns  (logic 3.986ns (60.133%)  route 2.642ns (39.867%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y17          FDCE                         0.000     0.000 r  U1/FSM_onehot_estadoActual_reg[4]_lopt_replica/C
    SLICE_X0Y17          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  U1/FSM_onehot_estadoActual_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           2.642     3.098    lopt_6
    E19                  OBUF (Prop_obuf_I_O)         3.530     6.628 r  memToReg_OBUF_inst/O
                         net (fo=0)                   0.000     6.628    memToReg
    E19                                                               r  memToReg (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U1/FSM_onehot_estadoActual_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/FSM_onehot_estadoActual_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.141ns (45.261%)  route 0.171ns (54.739%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDCE                         0.000     0.000 r  U1/FSM_onehot_estadoActual_reg[3]/C
    SLICE_X0Y15          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U1/FSM_onehot_estadoActual_reg[3]/Q
                         net (fo=3, routed)           0.171     0.312    U1/FSM_onehot_estadoActual_reg_n_0_[3]
    SLICE_X0Y16          FDCE                                         r  U1/FSM_onehot_estadoActual_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/FSM_onehot_estadoActual_reg[0]/C
                            (rising edge-triggered cell FDPE)
  Destination:            U1/FSM_onehot_estadoActual_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.141ns (39.591%)  route 0.215ns (60.409%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDPE                         0.000     0.000 r  U1/FSM_onehot_estadoActual_reg[0]/C
    SLICE_X0Y15          FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  U1/FSM_onehot_estadoActual_reg[0]/Q
                         net (fo=5, routed)           0.215     0.356    U1/Q[0]
    SLICE_X0Y12          FDCE                                         r  U1/FSM_onehot_estadoActual_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/FSM_onehot_estadoActual_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/FSM_onehot_estadoActual_reg[4]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.141ns (38.329%)  route 0.227ns (61.671%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDCE                         0.000     0.000 r  U1/FSM_onehot_estadoActual_reg[3]/C
    SLICE_X0Y15          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U1/FSM_onehot_estadoActual_reg[3]/Q
                         net (fo=3, routed)           0.227     0.368    U1/FSM_onehot_estadoActual_reg_n_0_[3]
    SLICE_X0Y17          FDCE                                         r  U1/FSM_onehot_estadoActual_reg[4]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/FSM_onehot_estadoActual_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/FSM_onehot_estadoActual_reg[8]_lopt_replica_2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.424ns  (logic 0.186ns (43.858%)  route 0.238ns (56.142%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDCE                         0.000     0.000 r  U1/FSM_onehot_estadoActual_reg[1]/C
    SLICE_X0Y12          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U1/FSM_onehot_estadoActual_reg[1]/Q
                         net (fo=8, routed)           0.238     0.379    U1/FSM_onehot_estadoActual_reg_n_0_[1]
    SLICE_X0Y11          LUT6 (Prop_lut6_I1_O)        0.045     0.424 r  U1/FSM_onehot_estadoActual[8]_i_1/O
                         net (fo=4, routed)           0.000     0.424    U1/FSM_onehot_estadoActual[8]_i_1_n_0
    SLICE_X0Y11          FDCE                                         r  U1/FSM_onehot_estadoActual_reg[8]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/FSM_onehot_estadoActual_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/FSM_onehot_estadoActual_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.484ns  (logic 0.141ns (29.112%)  route 0.343ns (70.888%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE                         0.000     0.000 r  U1/FSM_onehot_estadoActual_reg[6]/C
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U1/FSM_onehot_estadoActual_reg[6]/Q
                         net (fo=3, routed)           0.343     0.484    U1/Q[3]
    SLICE_X0Y16          FDCE                                         r  U1/FSM_onehot_estadoActual_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/FSM_onehot_estadoActual_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/FSM_onehot_estadoActual_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.539ns  (logic 0.186ns (34.533%)  route 0.353ns (65.467%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDCE                         0.000     0.000 r  U1/FSM_onehot_estadoActual_reg[1]/C
    SLICE_X0Y12          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U1/FSM_onehot_estadoActual_reg[1]/Q
                         net (fo=8, routed)           0.229     0.370    U1/FSM_onehot_estadoActual_reg_n_0_[1]
    SLICE_X0Y11          LUT6 (Prop_lut6_I2_O)        0.045     0.415 r  U1/FSM_onehot_estadoActual[9]_i_1/O
                         net (fo=2, routed)           0.124     0.539    U1/FSM_onehot_estadoActual[9]_i_1_n_0
    SLICE_X0Y12          FDCE                                         r  U1/FSM_onehot_estadoActual_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/FSM_onehot_estadoActual_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/FSM_onehot_estadoActual_reg[7]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.548ns  (logic 0.141ns (25.751%)  route 0.407ns (74.249%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE                         0.000     0.000 r  U1/FSM_onehot_estadoActual_reg[6]/C
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U1/FSM_onehot_estadoActual_reg[6]/Q
                         net (fo=3, routed)           0.407     0.548    U1/Q[3]
    SLICE_X0Y16          FDCE                                         r  U1/FSM_onehot_estadoActual_reg[7]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/FSM_onehot_estadoActual_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/FSM_onehot_estadoActual_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.560ns  (logic 0.192ns (34.291%)  route 0.368ns (65.709%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y16          FDCE                         0.000     0.000 r  U1/FSM_onehot_estadoActual_reg[7]/C
    SLICE_X0Y16          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U1/FSM_onehot_estadoActual_reg[7]/Q
                         net (fo=2, routed)           0.159     0.300    U1/Q[4]
    SLICE_X0Y15          LUT5 (Prop_lut5_I3_O)        0.051     0.351 r  U1/FSM_onehot_estadoActual[0]_i_1/O
                         net (fo=1, routed)           0.209     0.560    U1/FSM_onehot_estadoActual[0]_i_1_n_0
    SLICE_X0Y15          FDPE                                         r  U1/FSM_onehot_estadoActual_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/FSM_onehot_estadoActual_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/FSM_onehot_estadoActual_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.572ns  (logic 0.186ns (32.517%)  route 0.386ns (67.483%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDCE                         0.000     0.000 r  U1/FSM_onehot_estadoActual_reg[1]/C
    SLICE_X0Y12          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U1/FSM_onehot_estadoActual_reg[1]/Q
                         net (fo=8, routed)           0.386     0.527    U1/FSM_onehot_estadoActual_reg_n_0_[1]
    SLICE_X0Y13          LUT6 (Prop_lut6_I0_O)        0.045     0.572 r  U1/FSM_onehot_estadoActual[2]_i_1/O
                         net (fo=1, routed)           0.000     0.572    U1/FSM_onehot_estadoActual[2]_i_1_n_0
    SLICE_X0Y13          FDCE                                         r  U1/FSM_onehot_estadoActual_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/FSM_onehot_estadoActual_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/FSM_onehot_estadoActual_reg[9]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.597ns  (logic 0.186ns (31.162%)  route 0.411ns (68.838%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDCE                         0.000     0.000 r  U1/FSM_onehot_estadoActual_reg[1]/C
    SLICE_X0Y12          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  U1/FSM_onehot_estadoActual_reg[1]/Q
                         net (fo=8, routed)           0.229     0.370    U1/FSM_onehot_estadoActual_reg_n_0_[1]
    SLICE_X0Y11          LUT6 (Prop_lut6_I2_O)        0.045     0.415 r  U1/FSM_onehot_estadoActual[9]_i_1/O
                         net (fo=2, routed)           0.182     0.597    U1/FSM_onehot_estadoActual[9]_i_1_n_0
    SLICE_X0Y11          FDCE                                         r  U1/FSM_onehot_estadoActual_reg[9]_lopt_replica/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            23 Endpoints
Min Delay            23 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            registerOut_reg[20]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.419ns  (logic 1.441ns (42.158%)  route 1.977ns (57.842%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=42, routed)          1.977     3.419    reset_IBUF
    SLICE_X1Y18          FDCE                                         f  registerOut_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.509     4.850    clock_IBUF_BUFG
    SLICE_X1Y18          FDCE                                         r  registerOut_reg[20]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            registerOut_reg[21]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.419ns  (logic 1.441ns (42.158%)  route 1.977ns (57.842%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=42, routed)          1.977     3.419    reset_IBUF
    SLICE_X1Y18          FDCE                                         f  registerOut_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.509     4.850    clock_IBUF_BUFG
    SLICE_X1Y18          FDCE                                         r  registerOut_reg[21]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            registerOut_reg[22]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.419ns  (logic 1.441ns (42.158%)  route 1.977ns (57.842%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=42, routed)          1.977     3.419    reset_IBUF
    SLICE_X1Y18          FDCE                                         f  registerOut_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.509     4.850    clock_IBUF_BUFG
    SLICE_X1Y18          FDCE                                         r  registerOut_reg[22]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            registerOut_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.273ns  (logic 1.441ns (44.037%)  route 1.832ns (55.963%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=42, routed)          1.832     3.273    reset_IBUF
    SLICE_X1Y17          FDCE                                         f  registerOut_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.511     4.852    clock_IBUF_BUFG
    SLICE_X1Y17          FDCE                                         r  registerOut_reg[16]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            registerOut_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.273ns  (logic 1.441ns (44.037%)  route 1.832ns (55.963%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=42, routed)          1.832     3.273    reset_IBUF
    SLICE_X1Y17          FDCE                                         f  registerOut_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.511     4.852    clock_IBUF_BUFG
    SLICE_X1Y17          FDCE                                         r  registerOut_reg[17]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            registerOut_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.273ns  (logic 1.441ns (44.037%)  route 1.832ns (55.963%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=42, routed)          1.832     3.273    reset_IBUF
    SLICE_X1Y17          FDCE                                         f  registerOut_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.511     4.852    clock_IBUF_BUFG
    SLICE_X1Y17          FDCE                                         r  registerOut_reg[18]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            registerOut_reg[19]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.273ns  (logic 1.441ns (44.037%)  route 1.832ns (55.963%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=42, routed)          1.832     3.273    reset_IBUF
    SLICE_X1Y17          FDCE                                         f  registerOut_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.511     4.852    clock_IBUF_BUFG
    SLICE_X1Y17          FDCE                                         r  registerOut_reg[19]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            registerOut_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.117ns  (logic 1.441ns (46.236%)  route 1.676ns (53.764%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=42, routed)          1.676     3.117    reset_IBUF
    SLICE_X1Y16          FDCE                                         f  registerOut_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.512     4.853    clock_IBUF_BUFG
    SLICE_X1Y16          FDCE                                         r  registerOut_reg[12]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            registerOut_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.117ns  (logic 1.441ns (46.236%)  route 1.676ns (53.764%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=42, routed)          1.676     3.117    reset_IBUF
    SLICE_X1Y16          FDCE                                         f  registerOut_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.512     4.853    clock_IBUF_BUFG
    SLICE_X1Y16          FDCE                                         r  registerOut_reg[13]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            registerOut_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.117ns  (logic 1.441ns (46.236%)  route 1.676ns (53.764%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=42, routed)          1.676     3.117    reset_IBUF
    SLICE_X1Y16          FDCE                                         f  registerOut_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          1.512     4.853    clock_IBUF_BUFG
    SLICE_X1Y16          FDCE                                         r  registerOut_reg[14]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            registerOut_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.704ns  (logic 0.210ns (29.771%)  route 0.494ns (70.229%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=42, routed)          0.494     0.704    reset_IBUF
    SLICE_X1Y13          FDCE                                         f  registerOut_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.861     1.988    clock_IBUF_BUFG
    SLICE_X1Y13          FDCE                                         r  registerOut_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            registerOut_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.704ns  (logic 0.210ns (29.771%)  route 0.494ns (70.229%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=42, routed)          0.494     0.704    reset_IBUF
    SLICE_X1Y13          FDCE                                         f  registerOut_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.861     1.988    clock_IBUF_BUFG
    SLICE_X1Y13          FDCE                                         r  registerOut_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            registerOut_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.704ns  (logic 0.210ns (29.771%)  route 0.494ns (70.229%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=42, routed)          0.494     0.704    reset_IBUF
    SLICE_X1Y13          FDCE                                         f  registerOut_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.861     1.988    clock_IBUF_BUFG
    SLICE_X1Y13          FDCE                                         r  registerOut_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            registerOut_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.704ns  (logic 0.210ns (29.771%)  route 0.494ns (70.229%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=42, routed)          0.494     0.704    reset_IBUF
    SLICE_X1Y13          FDCE                                         f  registerOut_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.861     1.988    clock_IBUF_BUFG
    SLICE_X1Y13          FDCE                                         r  registerOut_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            registerOut_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.767ns  (logic 0.210ns (27.315%)  route 0.558ns (72.685%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=42, routed)          0.558     0.767    reset_IBUF
    SLICE_X1Y14          FDCE                                         f  registerOut_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.861     1.988    clock_IBUF_BUFG
    SLICE_X1Y14          FDCE                                         r  registerOut_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            registerOut_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.767ns  (logic 0.210ns (27.315%)  route 0.558ns (72.685%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=42, routed)          0.558     0.767    reset_IBUF
    SLICE_X1Y14          FDCE                                         f  registerOut_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.861     1.988    clock_IBUF_BUFG
    SLICE_X1Y14          FDCE                                         r  registerOut_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            registerOut_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.767ns  (logic 0.210ns (27.315%)  route 0.558ns (72.685%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=42, routed)          0.558     0.767    reset_IBUF
    SLICE_X1Y14          FDCE                                         f  registerOut_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.861     1.988    clock_IBUF_BUFG
    SLICE_X1Y14          FDCE                                         r  registerOut_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            registerOut_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.767ns  (logic 0.210ns (27.315%)  route 0.558ns (72.685%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=42, routed)          0.558     0.767    reset_IBUF
    SLICE_X1Y14          FDCE                                         f  registerOut_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.861     1.988    clock_IBUF_BUFG
    SLICE_X1Y14          FDCE                                         r  registerOut_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            registerOut_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.838ns  (logic 0.210ns (25.010%)  route 0.628ns (74.990%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=42, routed)          0.628     0.838    reset_IBUF
    SLICE_X1Y15          FDCE                                         f  registerOut_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.860     1.987    clock_IBUF_BUFG
    SLICE_X1Y15          FDCE                                         r  registerOut_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            registerOut_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.838ns  (logic 0.210ns (25.010%)  route 0.628ns (74.990%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  reset_IBUF_inst/O
                         net (fo=42, routed)          0.628     0.838    reset_IBUF
    SLICE_X1Y15          FDCE                                         f  registerOut_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=23, routed)          0.860     1.987    clock_IBUF_BUFG
    SLICE_X1Y15          FDCE                                         r  registerOut_reg[11]/C





