Synthesizing design: controlUnit.sv
dc_shell-t -x "source -echo do_mapping.tcl"
                                        
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)
                                        
               Version K-2015.06-SP1 for linux64 - Jul 21, 2015 
                                        
                    Copyright (c) 1988 - 2015 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/ecegrid/a/mg50/.synopsys_dv_prefs.tcl
# Step 1:  Read in the source file
analyze -format sverilog -lib WORK { controlUnit.sv}
Running PRESTO HDLC
Compiling source file ./source/controlUnit.sv
Warning:  ./source/controlUnit.sv:59: Using default enum base size of 32. (VER-533)
Presto compilation completed successfully.
Loading db file '/package/eda/cells/OSU/v2.7/synopsys/lib/ami05/osu05_stdcells.db'
Loading db file '/package/eda/synopsys/syn-K-2015.06-SP1/libraries/syn/dw_foundation.sldb'
elaborate controlUnit -lib WORK
Loading db file '/package/eda/synopsys/syn-K-2015.06-SP1/libraries/syn/gtech.db'
Loading db file '/package/eda/synopsys/syn-K-2015.06-SP1/libraries/syn/standard.sldb'
  Loading link library 'osu05_stdcells'
  Loading link library 'gtech'
Running PRESTO HDLC

Statistics for case statements in always block at line 98 in file
	'./source/controlUnit.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           103            |     no/auto      |
===============================================

Statistics for case statements in always block at line 351 in file
	'./source/controlUnit.sv'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           353            |     no/auto      |
===============================================

Inferred memory devices in process
	in routine controlUnit line 339 in file
		'./source/controlUnit.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      state_reg      | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine controlUnit line 351 in file
		'./source/controlUnit.sv'.
==================================================================================
|       Register Name        | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
|        mode_WB_reg         | Latch |   3   |  Y  | N  | N  | N  | -  | -  | -  |
|       mode_sram_reg        | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|  mode_addr_calc_sram_reg   | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|  mode_addr_calc_sdram_reg  | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|        enable_i_reg        | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|        enable_j_reg        | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|      enable_i_wr_reg       | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
| enable_addr_calc_sram_reg  | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
| enable_addr_calc_sdram_reg | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|       enable_WB_reg        | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|      enable_sram_reg       | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|     read_en_sdram_reg      | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|     write_en_sdram_reg     | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
|      finish_flag_reg       | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
==================================================================================
Warning:  ./source/controlUnit.sv:351: Netlist for always_comb block contains a latch. (ELAB-974)
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'controlUnit'.
uniquify
# Step 2: Set design constraints
# Uncomment below to set timing, area, power, etc. constraints
# set_max_delay <delay> -from "<input>" -to "<output>"
# set_max_area <area>
# set_max_total_power <power> mW
# Step 3: Compile the design
compile -map_effort medium
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | K-2015.06-DWBB_201506.1 |     *     |
| Licensed DW Building Blocks        | K-2015.06-DWBB_201506.1 |           |
============================================================================



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'controlUnit'
Information: The register 'state_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'state_reg[5]' is a constant and will be removed. (OPT-1206)

  Updating timing information
Information: Updating design information... (UID-85)
Information: Design 'controlUnit' has no optimization constraints set. (OPT-108)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Structuring 'controlUnit'
  Mapping 'controlUnit'

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01   46332.0      0.00       0.0       0.2                          
    0:00:01   46332.0      0.00       0.0       0.2                          
    0:00:01   46332.0      0.00       0.0       0.2                          
    0:00:01   46332.0      0.00       0.0       0.2                          
    0:00:01   46332.0      0.00       0.0       0.2                          
    0:00:01   46332.0      0.00       0.0       0.2                          
    0:00:01   46332.0      0.00       0.0       0.2                          
    0:00:01   46332.0      0.00       0.0       0.2                          
    0:00:01   46332.0      0.00       0.0       0.2                          
    0:00:01   46548.0      0.00       0.0       0.0                          
    0:00:01   46548.0      0.00       0.0       0.0                          
    0:00:01   46548.0      0.00       0.0       0.0                          
    0:00:01   46548.0      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01   46548.0      0.00       0.0       0.0                          
    0:00:01   46548.0      0.00       0.0       0.0                          
    0:00:01   46548.0      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:01   46548.0      0.00       0.0       0.0                          
    0:00:01   46548.0      0.00       0.0       0.0                          
    0:00:01   46548.0      0.00       0.0       0.0                          
    0:00:01   46548.0      0.00       0.0       0.0                          
    0:00:01   46548.0      0.00       0.0       0.0                          
    0:00:01   46548.0      0.00       0.0       0.0                          
    0:00:01   46548.0      0.00       0.0       0.0                          
    0:00:01   46548.0      0.00       0.0       0.0                          
    0:00:01   46548.0      0.00       0.0       0.0                          
    0:00:01   46548.0      0.00       0.0       0.0                          
    0:00:01   46548.0      0.00       0.0       0.0                          
Loading db file '/package/eda/cells/OSU/v2.7/synopsys/lib/ami05/osu05_stdcells.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
# Step 4: Output reports
report_timing -path full -delay max -max_paths 1 -nworst 1 > reports/controlUnit.rep
report_area >> reports/controlUnit.rep
report_power -hier >> reports/controlUnit.rep
# Step 5: Output final VHDL and Verilog files
write_file -format verilog -hierarchy -output "mapped/controlUnit.v"
Writing verilog file '/home/ecegrid/a/mg50/Documents/ece_337_project/mapped/controlUnit.v'.
echo "\nScript Done\n"

Script Done

echo "\nChecking Design\n"

Checking Design

check_design
quit

Thank you...
Done


