
// Verilog netlist produced by program backanno, Version Radiant Software (64-bit) 2023.1.0.43.3

// backanno -o FinalProject_impl_1_vo.vo -sp High-Performance_1.2V -w -neg -gui FinalProject_impl_1.udb 
// Netlist created on Tue Dec  5 19:56:47 2023
// Netlist written on Tue Dec  5 19:56:57 2023
// Design is for device iCE40UP5K
// Design is for package SG48
// Design is for performance grade High-Performance_1.2V

`timescale 1 ns / 1 ps

module top ( controllerIn, fpga_clk, controlClk, controlLatch, rgb, VSYNC, 
             HSYNC );
  input  controllerIn, fpga_clk;
  output controlClk, controlLatch;
  output [5:0] rgb;
  output VSYNC, HSYNC;
  wire   \controller1.slowCount_7__N_1[4] , \controller1.slowCount_7__N_1[3] , 
         \controller1.n14137 , \controller1.n13 , \controller1.n11596 , 
         \controller1.n14 , \controller1.clk , \controller1.n11598 , 
         \controller1.slowCount_7__N_1[2] , \controller1.slowCount_7__N_1[1] , 
         \controller1.n14134 , \controller1.n15 , \controller1.n11594 , 
         \controller1.n16 , \controller1.slowCount_7__N_1[0] , 
         \controller1.n14068 , \controller1.n17 , VCC_net, 
         \controller1.slowCount_7__N_1[16] , 
         \controller1.slowCount_7__N_1[15] , \controller1.n14155 , 
         \controller1.slowCount[7] , \controller1.n11608 , 
         \controller1.slowCount[6] , \controller1.slowCount_7__N_1[14] , 
         \controller1.slowCount_7__N_1[13] , \controller1.n14152 , 
         \controller1.slowCount[5] , \controller1.n11606 , 
         \controller1.slowCount[4] , \controller1.slowCount_7__N_1[12] , 
         \controller1.slowCount_7__N_1[11] , \controller1.n14149 , 
         \controller1.slowCount[3] , \controller1.n11604 , 
         \controller1.slowCount[2] , \controller1.slowCount_7__N_1[10] , 
         \controller1.slowCount_7__N_1[9] , \controller1.n14146 , 
         \controller1.slowCount[1] , \controller1.n11602 , 
         \controller1.slowCount[0] , \controller1.slowCount_7__N_1[8] , 
         \controller1.slowCount_7__N_1[7] , \controller1.n14143 , 
         \controller1.count[8] , \controller1.n11600 , \controller1.n10 , 
         \controller1.slowCount_7__N_1[6] , \controller1.slowCount_7__N_1[5] , 
         \controller1.n14140 , \controller1.n11 , \controller1.n12 , 
         \jump1.slowClk_N_152[12] , \jump1.slowClk_N_152[11] , \jump1.n14095 , 
         \jump1.n8_adj_198 , \jump1.n11640 , \jump1.n9 , vga_clk, 
         \jump1.n11642 , \jump1.slowClk_N_152[10] , \jump1.slowClk_N_152[9] , 
         \jump1.n14092 , \jump1.n10_adj_201 , \jump1.n11638 , \jump1.n11 , 
         \jump1.slowClk_N_152[8] , \jump1.slowClk_N_152[7] , \jump1.n14089 , 
         \jump1.n12 , \jump1.n11636 , \jump1.n13 , \jump1.slowClk_N_152[6] , 
         \jump1.slowClk_N_152[5] , \jump1.n14086 , \jump1.n14 , \jump1.n11634 , 
         \jump1.n15 , \jump1.slowClk_N_152[4] , \jump1.slowClk_N_152[3] , 
         \jump1.n14083 , \jump1.n16 , \jump1.n11632 , \jump1.n17 , 
         \jump1.slowClk_N_152[2] , \jump1.slowClk_N_152[1] , \jump1.n14080 , 
         \jump1.n18 , \jump1.n11630 , \jump1.n19 , \jump1.slowClk_N_152[0] , 
         \jump1.n14077 , \jump1.n20 , \jump1.n14044 , \cube_bot[2] , 
         \jump1.cube_bot_9__N_59[0] , \jump1.n11578 , 
         \jump1.slowClk_N_152[19] , \jump1.n14107 , \jump1.n11648 , 
         \jump1.slowClk , \jump1.slowClk_N_152[18] , \jump1.slowClk_N_152[17] , 
         \jump1.n14104 , \jump1.n2 , \jump1.n11646 , \jump1.n3 , 
         \jump1.cube_bot_9__N_59[7] , \jump1.n14059 , \jump1.n11584 , 
         \jump1.n2135[7] , \cube_bot[9] , \jump1.cube_bot_4__N_70 , 
         \jump1.cube_bot_9__N_59[6] , \jump1.cube_bot_9__N_59[5] , 
         \jump1.n14056 , \cube_bot[8] , \jump1.n11582 , \cube_bot[7] , 
         \jump1.cube_bot_9__N_59[3] , \jump1.n14053 , \cube_bot[6] , 
         \jump1.n11580 , \cube_bot[5] , \jump1.cube_bot_9__N_59[4] , 
         \jump1.cube_bot_9__N_59[2] , \jump1.n14050 , \cube_bot[4] , 
         \cube_bot[3] , \jump1.cube_bot_9__N_59[1] , \jump1.slowClk_N_152[16] , 
         \jump1.slowClk_N_152[15] , \jump1.n14101 , \jump1.n4_adj_214 , 
         \jump1.n11644 , \jump1.n5 , \jump1.slowClk_N_152[14] , 
         \jump1.slowClk_N_152[13] , \jump1.n14098 , \jump1.n6_adj_215 , 
         \jump1.n7 , \vga_1.row_9__N_9[4] , \vga_1.row_9__N_9[3] , 
         \vga_1.n14161 , \row[4] , \vga_1.n11569 , \row[3] , row_0__N_37, 
         row_0__N_38, \vga_1.n11571 , \vga_1.row_9__N_9[2] , 
         \vga_1.row_9__N_9[1] , \vga_1.n14158 , \row[2] , \vga_1.n11567 , 
         \row[1] , \vga_1.row_9__N_9[9] , \vga_1.n14170 , \vga_1.n11575 , 
         \row[9] , \vga_1.col_9__N_39[9] , \vga_1.n14131 , \vga_1.n11620 , 
         \col[9] , col_0__N_58, \vga_1.col_9__N_39[8] , \vga_1.col_9__N_39[7] , 
         \vga_1.n14128 , \col[8] , \vga_1.n11618 , \col[7] , 
         \vga_1.row_9__N_9[8] , \vga_1.row_9__N_9[7] , \vga_1.n14167 , 
         \row[8] , \vga_1.n11573 , \row[7] , \vga_1.col_9__N_39[6] , 
         \vga_1.col_9__N_39[5] , \vga_1.n14125 , \col[6] , \vga_1.n11616 , 
         \col[5] , \vga_1.col_9__N_39[4] , \vga_1.col_9__N_39[3] , 
         \vga_1.n14122 , \col[4] , \vga_1.n11614 , \col[3] , 
         \vga_1.col_9__N_39[2] , \vga_1.col_9__N_39[1] , \vga_1.n14119 , 
         \col[2] , \vga_1.n11612 , \col[1] , \vga_1.col_9__N_39[0] , 
         \vga_1.n14071 , \col[0] , \vga_1.row_9__N_9[0] , \vga_1.n14062 , 
         \row[0] , \vga_1.row_9__N_9[6] , \vga_1.row_9__N_9[5] , 
         \vga_1.n14164 , \row[6] , \row[5] , \spikeMove1.n14041 , 
         \spikeMove1.int_rightMost_5__N_94 , \spikeMove1.rollCount[5] , 
         \int_rightMost[5] , \spikeMove1.rollCount_5__N_86[5] , 
         \spikeMove1.n14116 , \spikeMove1.n11627 , frameClk, 
         \spikeMove1.rollCount_5__N_86[4] , \spikeMove1.rollCount_5__N_86[3] , 
         \spikeMove1.n14113 , \spikeMove1.rollCount[4] , \spikeMove1.n11625 , 
         \spikeMove1.rollCount[3] , \spikeMove1.n14038 , 
         \spikeMove1.int_rightMost_3__N_102 , \int_rightMost[3] , 
         \int_rightMost[4] , \spikeMove1.rollCount_5__N_86[2] , 
         \spikeMove1.rollCount_5__N_86[1] , \spikeMove1.n14110 , 
         \spikeMove1.rollCount[2] , \spikeMove1.n11623 , 
         \spikeMove1.rollCount[1] , \spikeMove1.rollCount_5__N_86[0] , 
         \spikeMove1.n14074 , \spikeMove1.rollCount[0] , 
         \spikeMove1.rollClk_N_151 , \spikeMove1.n14035 , 
         \spikeMove1.int_rightMost_1__N_110 , \int_rightMost[1] , 
         \int_rightMost[2] , \spikeMove1.n14032 , \int_rightMost[0] , 
         \controller1.intermediate[5].sig_001.FeedThruLUT , 
         \controller1.intermediate[6].sig_000.FeedThruLUT , 
         \controller1.intermediate[5] , \controller1.intermediate[6] , 
         controlClk_c, \controller1.intermediate[7] , 
         \controller1.intermediate[3].sig_003.FeedThruLUT , 
         \controller1.intermediate[4].sig_002.FeedThruLUT , 
         \controller1.intermediate[3] , \controller1.intermediate[4] , 
         \controller1.intermediate[1].sig_005.FeedThruLUT , 
         \controller1.intermediate[2].sig_004.FeedThruLUT , 
         \controller1.intermediate[1] , \controller1.intermediate[2] , 
         \controller1.intermediate_0__N_78 , 
         \controller1.intermediate[0].sig_006.FeedThruLUT , controllerIn_c, 
         \controller1.intermediate[0] , \jump1.cube_bot_2__N_73 , 
         \jump1.cube_bot_3__N_71 , n3622, n3607, lastPosition_3__N_121, 
         cube_bot_2__N_74, \cube_bot[0].sig_013.FeedThruLUT , 
         \cube_bot[1].sig_007.FeedThruLUT , \cube_bot[0] , \cube_bot[1] , 
         \jump1.lastPosition_0__N_124 , \jump1.lastPosition[1] , 
         \jump1.lastPosition[0] , \cube_bot[5].sig_009.FeedThruLUT , 
         \cube_bot[4].sig_008.FeedThruLUT , \jump1.lastPosition[4] , 
         \jump1.lastPosition[5] , \cube_bot[8].sig_011.FeedThruLUT , 
         \cube_bot[7].sig_010.FeedThruLUT , \jump1.lastPosition[7] , 
         \jump1.lastPosition[8] , cube_bot_1__N_75, cube_bot_0__N_76, n1891, 
         lastPosition_2__N_122, lastPosition_6__N_117, n1812, 
         \jump1.lastPosition[6] , \jump1.lastPosition[2] , 
         \cube_gen1.backgroundROM1.background_0__N_85 , 
         \cube_gen1.backgroundROM1.background_1__N_84 , 
         \cube_gen1.backgroundROM1.n13630 , \cube_gen1.backgroundROM1.n12518 , 
         \cube_gen1.backgroundROM1.n7049 , \cube_gen1.backgroundROM1.n13197 , 
         \cube_gen1.backgroundROM1.n6993 , \cube_gen1.backgroundROM1.n13636 , 
         \cube_gen1.background[1] , \cube_gen1.background[0] , 
         \spikeMove1.spikeInterval_4__N_79[4] , \spikeMove1.rollClk_N_151$n0 , 
         \spikeMove1.n11549 , \spikeInterval[3] , \spikeInterval[4] , 
         \spikeMove1.n6 , \spikeInterval[0] , \spikeInterval[1] , rollClk, 
         \spikeMove1.spikeInterval_4__N_79[2] , 
         \spikeMove1.spikeInterval_4__N_79[3] , \spikeInterval[2] , 
         \spikeMove1.spikeInterval_4__N_79[0] , 
         \spikeMove1.spikeInterval_1__N_82[1] , n9100, n10, n12, n8, n2217, 
         n6_adj_217, \cube_gen1.n18_adj_165 , \cube_gen1.n14_adj_164 , 
         \cube_gen1.n8_adj_163 , \cube_gen1.n18 , \cube_gen1.rgb_c_5_N_128 , 
         \cube_gen1.backgroundROM1.n7068 , \cube_gen1.backgroundROM1.n27131 , 
         \cube_gen1.backgroundROM1.n17 , \cube_gen1.n13232 , n6, 
         \cube_gen1.backgroundROM1.n13230 , \cube_gen1.backgroundROM1.n28669 , 
         \cube_gen1.backgroundROM1.n12486 , \cube_gen1.backgroundROM1.n32765 , 
         \controllerOutput[7] , controlLatch_c, 
         \controller1.controlLatch_c_N_146 , \jump1.n12727 , \jump1.n12020 , 
         n1207, n6812, n13028, n1214, n16_adj_216, n598, n64, n5, n6_adj_220, 
         \spikeArr[12] , rgb_c_1_N_140, \cube_gen1.n988 , \jump1.n9096 , 
         \jump1.n44 , \jump1.n49 , \jump1.n80 , \jump1.n65 , 
         \jump1.n4_adj_210 , \jump1.n4_adj_211 , \cube_gen1.n12726 , 
         \cube_gen1.n1219 , \cube_gen1.n1142 , \cube_gen1.n61 , n1137, 
         \spikeArr[15] , \cube_gen1.n13040 , \cube_gen1.n1296 , 
         \cube_gen1.n4_adj_182 , \cube_gen1.n12828 , \cube_gen1.n1065 , 
         \cube_gen1.n1 , \cube_gen1.n9406 , \cube_gen1.n1373 , 
         \cube_gen1.n6963 , n16, \cube_gen1.n6_c , \spikeArr[11] , 
         \cube_gen1.n912 , \vga_1.n9333 , \cube_gen1.n12_adj_191 , 
         \cube_gen1.n10_adj_190 , \cube_gen1.n14_adj_192 , 
         \cube_gen1.backgroundROM1.n13246 , n24956, 
         \cube_gen1.backgroundROM1.n13624 , \cube_gen1.backgroundROM1.n13227 , 
         \cube_gen1.backgroundROM1.n7020 , n31, n11131, 
         \cube_gen1.backgroundROM1.n7030 , n13627, 
         \cube_gen1.backgroundROM1.n15193 , n340, 
         \cube_gen1.backgroundROM1.n27771 , \cube_gen1.backgroundROM1.n829 , 
         \cube_gen1.backgroundROM1.n6955 , \cube_gen1.backgroundROM1.n9242 , 
         \cube_gen1.backgroundROM1.n20250 , \cube_gen1.backgroundROM1.n15226 , 
         \cube_gen1.backgroundROM1.n13208 , \cube_gen1.backgroundROM1.n13207 , 
         \cube_gen1.backgroundROM1.n13606 , \cube_gen1.backgroundROM1.n13609 , 
         \cube_gen1.backgroundROM1.n13201 , \cube_gen1.backgroundROM1.n13202 , 
         \cube_gen1.backgroundROM1.n9468 , \cube_gen1.backgroundROM1.n7136 , 
         \cube_gen1.backgroundROM1.n13618 , n16121, 
         \cube_gen1.backgroundROM1.n13621 , \cube_gen1.backgroundROM1.n8058 , 
         n28664, n7032, \cube_gen1.backgroundROM1.n13612 , 
         \cube_gen1.backgroundROM1.n13229 , \cube_gen1.backgroundROM1.n13615 , 
         \controller1.controlClk_c_N_147 , n4_adj_221, n9264, n13238, 
         n16_adj_219, \vga_1.HSYNC_c_N_125 , n7827, n675, HSYNC_c, n12818, 
         \cube_gen1.n6875 , n752, \spikeArr[9] , n14, \cube_gen1.n6885 , 
         \vga_1.n12_c , n11, \vga_1.n8 , n12806, n1060, \spikeArr[14] , n58, 
         n2072, \spikeArr[13] , n13011, n7, n10_adj_218, n4, n24574, 
         \cube_gen1.backgroundROM1.n32765_adj_162 , \cube_gen1.n9266 , n136, 
         n213, \spikeArr[2] , \cube_gen1.n6876 , n12002, \spikeArr[1] , 
         \cube_gen1.n6881 , n1291, n1368, \spikeArr[17] , 
         \cube_gen1.n16_adj_178 , n12794, \spikeArr[3] , n6882, \jump1.n8 , 
         \jump1.lastPosition[3] , \jump1.n6 , \jump1.n10 , \jump1.n12_adj_212 , 
         \jump1.n14_adj_202 , \jump1.n4 , \jump1.n8_adj_199 , 
         \jump1.n6_adj_209 , \jump1.n10_adj_200 , \jump1.n12_adj_213 , 
         \jump1.n14_adj_204 , \jump1.n12810 , \jump1.n3620 , 
         \jump1.lastPosition[9] , \jump1.n18_adj_206 , 
         \cube_bot[9].sig_012.FeedThruLUT , \jump1.n18_adj_207 , 
         \jump1.n16_adj_203 , \jump1.n16_adj_205 , \jump1.n12809 , 
         \jump1.n4_adj_208 , \cube_gen1.n8_c , \cube_gen1.n6_adj_194 , 
         \cube_gen1.n10_c , n12776, \cube_gen1.n11986 , \cube_gen1.n12807 , 
         \cube_gen1.n9 , \cube_gen1.n12_c , \cube_gen1.n14_c , 
         \cube_gen1.n16_c , frameClk_N_150, \cube_gen1.n4_adj_186 , 
         frameClk_N_149, \vga_1.frameClk_N_148 , \cube_gen1.rgb_c_5_N_130 , 
         rgb_c_5_N_131, \cube_gen1.rgb_c_5_N_129 , \cube_gen1.n8_adj_166 , 
         n6919, rgb_c_5, \cube_gen1.n6943 , \cube_gen1.backgroundROM1.n6945 , 
         \cube_gen1.n6931 , \cube_gen1.n12785 , \cube_gen1.n4_c , 
         \spikeArr[10] , \cube_gen1.n6880 , \cube_gen1.n6879 , \spikeArr[8] , 
         \cube_gen1.n9156 , \cube_gen1.n9158 , \cube_gen1.n9146 , 
         \cube_gen1.n9154 , \cube_gen1.n13045 , \cube_gen1.n9116 , 
         \cube_gen1.n9144 , \cube_gen1.n9148 , \cube_gen1.n6877 , 
         \cube_gen1.n6883 , \cube_gen1.n12725 , n9087, n521, \spikeArr[7] , 
         n87, \cube_gen1.n6884 , \cube_gen1.n1450 , \cube_gen1.n3670 , 
         \cube_gen1.n4_adj_169 , \cube_gen1.n1451 , \cube_gen1.n13_adj_183 , 
         \cube_gen1.n6961 , \cube_gen1.n6878 , \spikeArr[6] , 
         \cube_gen1.n8_adj_172 , \cube_gen1.n12782 , \cube_gen1.n12103 , 
         \cube_gen1.n4_adj_184 , \cube_gen1.n8_adj_185 , \cube_gen1.n6805 , 
         \cube_gen1.n4_adj_170 , \spikeArr[4] , \cube_gen1.n12740 , 
         \spikeArr[5] , n7109, \vga_1.VSYNC_c_N_126 , \cube_gen1.n7 , 
         \cube_gen1.n12722 , \cube_gen1.n9466 , \cube_gen1.rgb_c_0_N_144 , 
         \cube_gen1.rgb_c_2_N_137 , \cube_gen1.rgb_c_4_N_133 , 
         \cube_gen1.rgb_c_0_N_145 , rgb_c_4, \cube_gen1.n13034 , 
         \cube_gen1.n11969 , \cube_gen1.n4_adj_173 , 
         \cube_gen1.spikeInterval_1__N_82[2] , \spikeArr[16] , n1445, 
         \spikeArr[18] , \cube_gen1.n20 , \spikeArr[19] , \cube_gen1.n1527 , 
         \cube_gen1.n9348 , \cube_gen1.n9313 , \cube_gen1.n14_adj_179 , 
         \cube_gen1.n13 , rgb_c_2, rgb_c_3, \cube_gen1.n12983 , 
         \cube_gen1.n9428 , n6817, \cube_gen1.rgb_c_0_N_143 , 
         \cube_gen1.rgb_c_0_N_142 , rgb_c_0, \cube_gen1.n4_adj_180 , 
         \vga_1.n6_adj_155 , \vga_1.VSYNC_c_N_127 , \cube_gen1.n989 , 
         \cube_gen1.n9138 , \cube_gen1.n4_adj_181 , \spikeArr[0] , 
         \cube_gen1.n4_adj_187 , \cube_gen1.n6_adj_188 , 
         \cube_gen1.n8_adj_189 , \cube_gen1.n13867 , \cube_gen1.n13864 , 
         \cube_gen1.n16_adj_193 , \cube_gen1.backgroundROM1.n6992 , 
         \cube_gen1.backgroundROM1.n4_adj_160 , 
         \cube_gen1.backgroundROM1.n13242 , \cube_gen1.backgroundROM1.n12971 , 
         n336, \vga_1.n13 , \cube_gen1.backgroundROM1.n6996 , 
         \cube_gen1.backgroundROM1.n7174 , \cube_gen1.backgroundROM1.n7104 , 
         \cube_gen1.backgroundROM1.n7138 , \cube_gen1.backgroundROM1.n7003 , 
         \cube_gen1.backgroundROM1.n8 , \cube_gen1.backgroundROM1.n7111 , 
         \cube_gen1.backgroundROM1.n13005 , 
         \cube_gen1.backgroundROM1.n6_adj_157 , 
         \cube_gen1.backgroundROM1.n13220 , \cube_gen1.backgroundROM1.n20 , 
         \cube_gen1.backgroundROM1.n10_adj_158 , 
         \cube_gen1.backgroundROM1.n12979 , \cube_gen1.backgroundROM1.n13223 , 
         \cube_gen1.backgroundROM1.n13022 , n6946, 
         \cube_gen1.backgroundROM1.n10_adj_159 , 
         \cube_gen1.backgroundROM1.n19 , \cube_gen1.backgroundROM1.n13196 , 
         \cube_gen1.backgroundROM1.n4_adj_161 , 
         \cube_gen1.backgroundROM1.n7035 , \cube_gen1.backgroundROM1.n6922 , 
         \vga_1.n8_adj_154 , \jump1.cube_bot_6__N_65 , rgb_c_1, 
         \jump1.lastPosition_3__N_120[3] , VSYNC_c, fpga_clk_c, 
         \mypll_1.lscc_pll_inst.feedback_w ;

  controller1_SLICE_0 \controller1.SLICE_0 ( 
    .DI1(\controller1.slowCount_7__N_1[4] ), 
    .DI0(\controller1.slowCount_7__N_1[3] ), .D1(\controller1.n14137 ), 
    .C1(\controller1.n13 ), .D0(\controller1.n11596 ), .C0(\controller1.n14 ), 
    .CLK(\controller1.clk ), .CIN0(\controller1.n11596 ), 
    .CIN1(\controller1.n14137 ), .Q0(\controller1.n14 ), 
    .Q1(\controller1.n13 ), .F0(\controller1.slowCount_7__N_1[3] ), 
    .F1(\controller1.slowCount_7__N_1[4] ), .COUT1(\controller1.n11598 ), 
    .COUT0(\controller1.n14137 ));
  controller1_SLICE_1 \controller1.SLICE_1 ( 
    .DI1(\controller1.slowCount_7__N_1[2] ), 
    .DI0(\controller1.slowCount_7__N_1[1] ), .D1(\controller1.n14134 ), 
    .C1(\controller1.n15 ), .D0(\controller1.n11594 ), .C0(\controller1.n16 ), 
    .CLK(\controller1.clk ), .CIN0(\controller1.n11594 ), 
    .CIN1(\controller1.n14134 ), .Q0(\controller1.n16 ), 
    .Q1(\controller1.n15 ), .F0(\controller1.slowCount_7__N_1[1] ), 
    .F1(\controller1.slowCount_7__N_1[2] ), .COUT1(\controller1.n11596 ), 
    .COUT0(\controller1.n14134 ));
  controller1_SLICE_2 \controller1.SLICE_2 ( 
    .DI1(\controller1.slowCount_7__N_1[0] ), .D1(\controller1.n14068 ), 
    .C1(\controller1.n17 ), .B1(VCC_net), .CLK(\controller1.clk ), 
    .CIN1(\controller1.n14068 ), .Q1(\controller1.n17 ), 
    .F1(\controller1.slowCount_7__N_1[0] ), .COUT1(\controller1.n11594 ), 
    .COUT0(\controller1.n14068 ));
  controller1_SLICE_3 \controller1.SLICE_3 ( 
    .DI1(\controller1.slowCount_7__N_1[16] ), 
    .DI0(\controller1.slowCount_7__N_1[15] ), .D1(\controller1.n14155 ), 
    .C1(\controller1.slowCount[7] ), .D0(\controller1.n11608 ), 
    .C0(\controller1.slowCount[6] ), .CLK(\controller1.clk ), 
    .CIN0(\controller1.n11608 ), .CIN1(\controller1.n14155 ), 
    .Q0(\controller1.slowCount[6] ), .Q1(\controller1.slowCount[7] ), 
    .F0(\controller1.slowCount_7__N_1[15] ), 
    .F1(\controller1.slowCount_7__N_1[16] ), .COUT0(\controller1.n14155 ));
  controller1_SLICE_4 \controller1.SLICE_4 ( 
    .DI1(\controller1.slowCount_7__N_1[14] ), 
    .DI0(\controller1.slowCount_7__N_1[13] ), .D1(\controller1.n14152 ), 
    .C1(\controller1.slowCount[5] ), .D0(\controller1.n11606 ), 
    .C0(\controller1.slowCount[4] ), .CLK(\controller1.clk ), 
    .CIN0(\controller1.n11606 ), .CIN1(\controller1.n14152 ), 
    .Q0(\controller1.slowCount[4] ), .Q1(\controller1.slowCount[5] ), 
    .F0(\controller1.slowCount_7__N_1[13] ), 
    .F1(\controller1.slowCount_7__N_1[14] ), .COUT1(\controller1.n11608 ), 
    .COUT0(\controller1.n14152 ));
  controller1_SLICE_5 \controller1.SLICE_5 ( 
    .DI1(\controller1.slowCount_7__N_1[12] ), 
    .DI0(\controller1.slowCount_7__N_1[11] ), .D1(\controller1.n14149 ), 
    .C1(\controller1.slowCount[3] ), .D0(\controller1.n11604 ), 
    .C0(\controller1.slowCount[2] ), .CLK(\controller1.clk ), 
    .CIN0(\controller1.n11604 ), .CIN1(\controller1.n14149 ), 
    .Q0(\controller1.slowCount[2] ), .Q1(\controller1.slowCount[3] ), 
    .F0(\controller1.slowCount_7__N_1[11] ), 
    .F1(\controller1.slowCount_7__N_1[12] ), .COUT1(\controller1.n11606 ), 
    .COUT0(\controller1.n14149 ));
  controller1_SLICE_6 \controller1.SLICE_6 ( 
    .DI1(\controller1.slowCount_7__N_1[10] ), 
    .DI0(\controller1.slowCount_7__N_1[9] ), .D1(\controller1.n14146 ), 
    .C1(\controller1.slowCount[1] ), .D0(\controller1.n11602 ), 
    .C0(\controller1.slowCount[0] ), .CLK(\controller1.clk ), 
    .CIN0(\controller1.n11602 ), .CIN1(\controller1.n14146 ), 
    .Q0(\controller1.slowCount[0] ), .Q1(\controller1.slowCount[1] ), 
    .F0(\controller1.slowCount_7__N_1[9] ), 
    .F1(\controller1.slowCount_7__N_1[10] ), .COUT1(\controller1.n11604 ), 
    .COUT0(\controller1.n14146 ));
  controller1_SLICE_7 \controller1.SLICE_7 ( 
    .DI1(\controller1.slowCount_7__N_1[8] ), 
    .DI0(\controller1.slowCount_7__N_1[7] ), .D1(\controller1.n14143 ), 
    .C1(\controller1.count[8] ), .D0(\controller1.n11600 ), 
    .C0(\controller1.n10 ), .CLK(\controller1.clk ), 
    .CIN0(\controller1.n11600 ), .CIN1(\controller1.n14143 ), 
    .Q0(\controller1.n10 ), .Q1(\controller1.count[8] ), 
    .F0(\controller1.slowCount_7__N_1[7] ), 
    .F1(\controller1.slowCount_7__N_1[8] ), .COUT1(\controller1.n11602 ), 
    .COUT0(\controller1.n14143 ));
  controller1_SLICE_8 \controller1.SLICE_8 ( 
    .DI1(\controller1.slowCount_7__N_1[6] ), 
    .DI0(\controller1.slowCount_7__N_1[5] ), .D1(\controller1.n14140 ), 
    .C1(\controller1.n11 ), .D0(\controller1.n11598 ), .C0(\controller1.n12 ), 
    .CLK(\controller1.clk ), .CIN0(\controller1.n11598 ), 
    .CIN1(\controller1.n14140 ), .Q0(\controller1.n12 ), 
    .Q1(\controller1.n11 ), .F0(\controller1.slowCount_7__N_1[5] ), 
    .F1(\controller1.slowCount_7__N_1[6] ), .COUT1(\controller1.n11600 ), 
    .COUT0(\controller1.n14140 ));
  jump1_SLICE_9 \jump1.SLICE_9 ( .DI1(\jump1.slowClk_N_152[12] ), 
    .DI0(\jump1.slowClk_N_152[11] ), .D1(\jump1.n14095 ), 
    .C1(\jump1.n8_adj_198 ), .D0(\jump1.n11640 ), .C0(\jump1.n9 ), 
    .CLK(vga_clk), .CIN0(\jump1.n11640 ), .CIN1(\jump1.n14095 ), 
    .Q0(\jump1.n9 ), .Q1(\jump1.n8_adj_198 ), .F0(\jump1.slowClk_N_152[11] ), 
    .F1(\jump1.slowClk_N_152[12] ), .COUT1(\jump1.n11642 ), 
    .COUT0(\jump1.n14095 ));
  jump1_SLICE_10 \jump1.SLICE_10 ( .DI1(\jump1.slowClk_N_152[10] ), 
    .DI0(\jump1.slowClk_N_152[9] ), .D1(\jump1.n14092 ), 
    .C1(\jump1.n10_adj_201 ), .D0(\jump1.n11638 ), .C0(\jump1.n11 ), 
    .CLK(vga_clk), .CIN0(\jump1.n11638 ), .CIN1(\jump1.n14092 ), 
    .Q0(\jump1.n11 ), .Q1(\jump1.n10_adj_201 ), .F0(\jump1.slowClk_N_152[9] ), 
    .F1(\jump1.slowClk_N_152[10] ), .COUT1(\jump1.n11640 ), 
    .COUT0(\jump1.n14092 ));
  jump1_SLICE_11 \jump1.SLICE_11 ( .DI1(\jump1.slowClk_N_152[8] ), 
    .DI0(\jump1.slowClk_N_152[7] ), .D1(\jump1.n14089 ), .C1(\jump1.n12 ), 
    .D0(\jump1.n11636 ), .C0(\jump1.n13 ), .CLK(vga_clk), 
    .CIN0(\jump1.n11636 ), .CIN1(\jump1.n14089 ), .Q0(\jump1.n13 ), 
    .Q1(\jump1.n12 ), .F0(\jump1.slowClk_N_152[7] ), 
    .F1(\jump1.slowClk_N_152[8] ), .COUT1(\jump1.n11638 ), 
    .COUT0(\jump1.n14089 ));
  jump1_SLICE_12 \jump1.SLICE_12 ( .DI1(\jump1.slowClk_N_152[6] ), 
    .DI0(\jump1.slowClk_N_152[5] ), .D1(\jump1.n14086 ), .C1(\jump1.n14 ), 
    .D0(\jump1.n11634 ), .C0(\jump1.n15 ), .CLK(vga_clk), 
    .CIN0(\jump1.n11634 ), .CIN1(\jump1.n14086 ), .Q0(\jump1.n15 ), 
    .Q1(\jump1.n14 ), .F0(\jump1.slowClk_N_152[5] ), 
    .F1(\jump1.slowClk_N_152[6] ), .COUT1(\jump1.n11636 ), 
    .COUT0(\jump1.n14086 ));
  jump1_SLICE_13 \jump1.SLICE_13 ( .DI1(\jump1.slowClk_N_152[4] ), 
    .DI0(\jump1.slowClk_N_152[3] ), .D1(\jump1.n14083 ), .C1(\jump1.n16 ), 
    .D0(\jump1.n11632 ), .C0(\jump1.n17 ), .CLK(vga_clk), 
    .CIN0(\jump1.n11632 ), .CIN1(\jump1.n14083 ), .Q0(\jump1.n17 ), 
    .Q1(\jump1.n16 ), .F0(\jump1.slowClk_N_152[3] ), 
    .F1(\jump1.slowClk_N_152[4] ), .COUT1(\jump1.n11634 ), 
    .COUT0(\jump1.n14083 ));
  jump1_SLICE_14 \jump1.SLICE_14 ( .DI1(\jump1.slowClk_N_152[2] ), 
    .DI0(\jump1.slowClk_N_152[1] ), .D1(\jump1.n14080 ), .C1(\jump1.n18 ), 
    .D0(\jump1.n11630 ), .C0(\jump1.n19 ), .CLK(vga_clk), 
    .CIN0(\jump1.n11630 ), .CIN1(\jump1.n14080 ), .Q0(\jump1.n19 ), 
    .Q1(\jump1.n18 ), .F0(\jump1.slowClk_N_152[1] ), 
    .F1(\jump1.slowClk_N_152[2] ), .COUT1(\jump1.n11632 ), 
    .COUT0(\jump1.n14080 ));
  jump1_SLICE_15 \jump1.SLICE_15 ( .DI1(\jump1.slowClk_N_152[0] ), 
    .D1(\jump1.n14077 ), .C1(\jump1.n20 ), .B1(VCC_net), .CLK(vga_clk), 
    .CIN1(\jump1.n14077 ), .Q1(\jump1.n20 ), .F1(\jump1.slowClk_N_152[0] ), 
    .COUT1(\jump1.n11630 ), .COUT0(\jump1.n14077 ));
  jump1_SLICE_16 \jump1.SLICE_16 ( .D1(\jump1.n14044 ), .C1(VCC_net), 
    .B1(\cube_bot[2] ), .CIN1(\jump1.n14044 ), 
    .F1(\jump1.cube_bot_9__N_59[0] ), .COUT1(\jump1.n11578 ), 
    .COUT0(\jump1.n14044 ));
  jump1_SLICE_17 \jump1.SLICE_17 ( .DI0(\jump1.slowClk_N_152[19] ), 
    .D1(\jump1.n14107 ), .D0(\jump1.n11648 ), .C0(\jump1.slowClk ), 
    .CLK(vga_clk), .CIN0(\jump1.n11648 ), .CIN1(\jump1.n14107 ), 
    .Q0(\jump1.slowClk ), .F0(\jump1.slowClk_N_152[19] ), 
    .COUT0(\jump1.n14107 ));
  jump1_SLICE_18 \jump1.SLICE_18 ( .DI1(\jump1.slowClk_N_152[18] ), 
    .DI0(\jump1.slowClk_N_152[17] ), .D1(\jump1.n14104 ), .C1(\jump1.n2 ), 
    .D0(\jump1.n11646 ), .C0(\jump1.n3 ), .CLK(vga_clk), .CIN0(\jump1.n11646 ), 
    .CIN1(\jump1.n14104 ), .Q0(\jump1.n3 ), .Q1(\jump1.n2 ), 
    .F0(\jump1.slowClk_N_152[17] ), .F1(\jump1.slowClk_N_152[18] ), 
    .COUT1(\jump1.n11648 ), .COUT0(\jump1.n14104 ));
  jump1_SLICE_19 \jump1.SLICE_19 ( .DI0(\jump1.cube_bot_9__N_59[7] ), 
    .D1(\jump1.n14059 ), .D0(\jump1.n11584 ), .C0(\jump1.n2135[7] ), 
    .B0(\cube_bot[9] ), .LSR(\jump1.cube_bot_4__N_70 ), .CLK(\jump1.slowClk ), 
    .CIN0(\jump1.n11584 ), .CIN1(\jump1.n14059 ), .Q0(\cube_bot[9] ), 
    .F0(\jump1.cube_bot_9__N_59[7] ), .COUT0(\jump1.n14059 ));
  jump1_SLICE_20 \jump1.SLICE_20 ( .DI1(\jump1.cube_bot_9__N_59[6] ), 
    .DI0(\jump1.cube_bot_9__N_59[5] ), .D1(\jump1.n14056 ), 
    .C1(\jump1.n2135[7] ), .B1(\cube_bot[8] ), .D0(\jump1.n11582 ), 
    .C0(\jump1.n2135[7] ), .B0(\cube_bot[7] ), .LSR(\jump1.cube_bot_4__N_70 ), 
    .CLK(\jump1.slowClk ), .CIN0(\jump1.n11582 ), .CIN1(\jump1.n14056 ), 
    .Q0(\cube_bot[7] ), .Q1(\cube_bot[8] ), .F0(\jump1.cube_bot_9__N_59[5] ), 
    .F1(\jump1.cube_bot_9__N_59[6] ), .COUT1(\jump1.n11584 ), 
    .COUT0(\jump1.n14056 ));
  jump1_SLICE_21 \jump1.SLICE_21 ( .DI0(\jump1.cube_bot_9__N_59[3] ), 
    .D1(\jump1.n14053 ), .C1(\jump1.n2135[7] ), .B1(\cube_bot[6] ), 
    .D0(\jump1.n11580 ), .C0(\jump1.n2135[7] ), .B0(\cube_bot[5] ), 
    .LSR(\jump1.cube_bot_4__N_70 ), .CLK(\jump1.slowClk ), 
    .CIN0(\jump1.n11580 ), .CIN1(\jump1.n14053 ), .Q0(\cube_bot[5] ), 
    .F0(\jump1.cube_bot_9__N_59[3] ), .F1(\jump1.cube_bot_9__N_59[4] ), 
    .COUT1(\jump1.n11582 ), .COUT0(\jump1.n14053 ));
  jump1_SLICE_22 \jump1.SLICE_22 ( .DI1(\jump1.cube_bot_9__N_59[2] ), 
    .D1(\jump1.n14050 ), .C1(\jump1.n2135[7] ), .B1(\cube_bot[4] ), 
    .D0(\jump1.n11578 ), .C0(\jump1.n2135[7] ), .B0(\cube_bot[3] ), 
    .LSR(\jump1.cube_bot_4__N_70 ), .CLK(\jump1.slowClk ), 
    .CIN0(\jump1.n11578 ), .CIN1(\jump1.n14050 ), .Q1(\cube_bot[4] ), 
    .F0(\jump1.cube_bot_9__N_59[1] ), .F1(\jump1.cube_bot_9__N_59[2] ), 
    .COUT1(\jump1.n11580 ), .COUT0(\jump1.n14050 ));
  jump1_SLICE_23 \jump1.SLICE_23 ( .DI1(\jump1.slowClk_N_152[16] ), 
    .DI0(\jump1.slowClk_N_152[15] ), .D1(\jump1.n14101 ), 
    .C1(\jump1.n4_adj_214 ), .D0(\jump1.n11644 ), .C0(\jump1.n5 ), 
    .CLK(vga_clk), .CIN0(\jump1.n11644 ), .CIN1(\jump1.n14101 ), 
    .Q0(\jump1.n5 ), .Q1(\jump1.n4_adj_214 ), .F0(\jump1.slowClk_N_152[15] ), 
    .F1(\jump1.slowClk_N_152[16] ), .COUT1(\jump1.n11646 ), 
    .COUT0(\jump1.n14101 ));
  jump1_SLICE_24 \jump1.SLICE_24 ( .DI1(\jump1.slowClk_N_152[14] ), 
    .DI0(\jump1.slowClk_N_152[13] ), .D1(\jump1.n14098 ), 
    .C1(\jump1.n6_adj_215 ), .D0(\jump1.n11642 ), .C0(\jump1.n7 ), 
    .CLK(vga_clk), .CIN0(\jump1.n11642 ), .CIN1(\jump1.n14098 ), 
    .Q0(\jump1.n7 ), .Q1(\jump1.n6_adj_215 ), .F0(\jump1.slowClk_N_152[13] ), 
    .F1(\jump1.slowClk_N_152[14] ), .COUT1(\jump1.n11644 ), 
    .COUT0(\jump1.n14098 ));
  vga_1_SLICE_25 \vga_1.SLICE_25 ( .DI1(\vga_1.row_9__N_9[4] ), 
    .DI0(\vga_1.row_9__N_9[3] ), .D1(\vga_1.n14161 ), .B1(\row[4] ), 
    .D0(\vga_1.n11569 ), .B0(\row[3] ), .CE(row_0__N_37), .LSR(row_0__N_38), 
    .CLK(vga_clk), .CIN0(\vga_1.n11569 ), .CIN1(\vga_1.n14161 ), .Q0(\row[3] ), 
    .Q1(\row[4] ), .F0(\vga_1.row_9__N_9[3] ), .F1(\vga_1.row_9__N_9[4] ), 
    .COUT1(\vga_1.n11571 ), .COUT0(\vga_1.n14161 ));
  vga_1_SLICE_26 \vga_1.SLICE_26 ( .DI1(\vga_1.row_9__N_9[2] ), 
    .DI0(\vga_1.row_9__N_9[1] ), .D1(\vga_1.n14158 ), .B1(\row[2] ), 
    .D0(\vga_1.n11567 ), .B0(\row[1] ), .CE(row_0__N_37), .LSR(row_0__N_38), 
    .CLK(vga_clk), .CIN0(\vga_1.n11567 ), .CIN1(\vga_1.n14158 ), .Q0(\row[1] ), 
    .Q1(\row[2] ), .F0(\vga_1.row_9__N_9[1] ), .F1(\vga_1.row_9__N_9[2] ), 
    .COUT1(\vga_1.n11569 ), .COUT0(\vga_1.n14158 ));
  vga_1_SLICE_27 \vga_1.SLICE_27 ( .DI0(\vga_1.row_9__N_9[9] ), 
    .D1(\vga_1.n14170 ), .D0(\vga_1.n11575 ), .B0(\row[9] ), .CE(row_0__N_37), 
    .LSR(row_0__N_38), .CLK(vga_clk), .CIN0(\vga_1.n11575 ), 
    .CIN1(\vga_1.n14170 ), .Q0(\row[9] ), .F0(\vga_1.row_9__N_9[9] ), 
    .COUT0(\vga_1.n14170 ));
  vga_1_SLICE_28 \vga_1.SLICE_28 ( .DI0(\vga_1.col_9__N_39[9] ), 
    .D1(\vga_1.n14131 ), .D0(\vga_1.n11620 ), .C0(\col[9] ), .LSR(col_0__N_58), 
    .CLK(vga_clk), .CIN0(\vga_1.n11620 ), .CIN1(\vga_1.n14131 ), .Q0(\col[9] ), 
    .F0(\vga_1.col_9__N_39[9] ), .COUT0(\vga_1.n14131 ));
  vga_1_SLICE_29 \vga_1.SLICE_29 ( .DI1(\vga_1.col_9__N_39[8] ), 
    .DI0(\vga_1.col_9__N_39[7] ), .D1(\vga_1.n14128 ), .C1(\col[8] ), 
    .D0(\vga_1.n11618 ), .C0(\col[7] ), .LSR(col_0__N_58), .CLK(vga_clk), 
    .CIN0(\vga_1.n11618 ), .CIN1(\vga_1.n14128 ), .Q0(\col[7] ), .Q1(\col[8] ), 
    .F0(\vga_1.col_9__N_39[7] ), .F1(\vga_1.col_9__N_39[8] ), 
    .COUT1(\vga_1.n11620 ), .COUT0(\vga_1.n14128 ));
  vga_1_SLICE_30 \vga_1.SLICE_30 ( .DI1(\vga_1.row_9__N_9[8] ), 
    .DI0(\vga_1.row_9__N_9[7] ), .D1(\vga_1.n14167 ), .B1(\row[8] ), 
    .D0(\vga_1.n11573 ), .B0(\row[7] ), .CE(row_0__N_37), .LSR(row_0__N_38), 
    .CLK(vga_clk), .CIN0(\vga_1.n11573 ), .CIN1(\vga_1.n14167 ), .Q0(\row[7] ), 
    .Q1(\row[8] ), .F0(\vga_1.row_9__N_9[7] ), .F1(\vga_1.row_9__N_9[8] ), 
    .COUT1(\vga_1.n11575 ), .COUT0(\vga_1.n14167 ));
  vga_1_SLICE_31 \vga_1.SLICE_31 ( .DI1(\vga_1.col_9__N_39[6] ), 
    .DI0(\vga_1.col_9__N_39[5] ), .D1(\vga_1.n14125 ), .C1(\col[6] ), 
    .D0(\vga_1.n11616 ), .C0(\col[5] ), .LSR(col_0__N_58), .CLK(vga_clk), 
    .CIN0(\vga_1.n11616 ), .CIN1(\vga_1.n14125 ), .Q0(\col[5] ), .Q1(\col[6] ), 
    .F0(\vga_1.col_9__N_39[5] ), .F1(\vga_1.col_9__N_39[6] ), 
    .COUT1(\vga_1.n11618 ), .COUT0(\vga_1.n14125 ));
  vga_1_SLICE_32 \vga_1.SLICE_32 ( .DI1(\vga_1.col_9__N_39[4] ), 
    .DI0(\vga_1.col_9__N_39[3] ), .D1(\vga_1.n14122 ), .C1(\col[4] ), 
    .D0(\vga_1.n11614 ), .C0(\col[3] ), .LSR(col_0__N_58), .CLK(vga_clk), 
    .CIN0(\vga_1.n11614 ), .CIN1(\vga_1.n14122 ), .Q0(\col[3] ), .Q1(\col[4] ), 
    .F0(\vga_1.col_9__N_39[3] ), .F1(\vga_1.col_9__N_39[4] ), 
    .COUT1(\vga_1.n11616 ), .COUT0(\vga_1.n14122 ));
  vga_1_SLICE_33 \vga_1.SLICE_33 ( .DI1(\vga_1.col_9__N_39[2] ), 
    .DI0(\vga_1.col_9__N_39[1] ), .D1(\vga_1.n14119 ), .C1(\col[2] ), 
    .D0(\vga_1.n11612 ), .C0(\col[1] ), .LSR(col_0__N_58), .CLK(vga_clk), 
    .CIN0(\vga_1.n11612 ), .CIN1(\vga_1.n14119 ), .Q0(\col[1] ), .Q1(\col[2] ), 
    .F0(\vga_1.col_9__N_39[1] ), .F1(\vga_1.col_9__N_39[2] ), 
    .COUT1(\vga_1.n11614 ), .COUT0(\vga_1.n14119 ));
  vga_1_SLICE_34 \vga_1.SLICE_34 ( .DI1(\vga_1.col_9__N_39[0] ), 
    .D1(\vga_1.n14071 ), .C1(\col[0] ), .B1(VCC_net), .LSR(col_0__N_58), 
    .CLK(vga_clk), .CIN1(\vga_1.n14071 ), .Q1(\col[0] ), 
    .F1(\vga_1.col_9__N_39[0] ), .COUT1(\vga_1.n11612 ), 
    .COUT0(\vga_1.n14071 ));
  vga_1_SLICE_35 \vga_1.SLICE_35 ( .DI1(\vga_1.row_9__N_9[0] ), 
    .D1(\vga_1.n14062 ), .C1(VCC_net), .B1(\row[0] ), .CE(row_0__N_37), 
    .LSR(row_0__N_38), .CLK(vga_clk), .CIN1(\vga_1.n14062 ), .Q1(\row[0] ), 
    .F1(\vga_1.row_9__N_9[0] ), .COUT1(\vga_1.n11567 ), .COUT0(\vga_1.n14062 ));
  vga_1_SLICE_36 \vga_1.SLICE_36 ( .DI1(\vga_1.row_9__N_9[6] ), 
    .DI0(\vga_1.row_9__N_9[5] ), .D1(\vga_1.n14164 ), .B1(\row[6] ), 
    .D0(\vga_1.n11571 ), .B0(\row[5] ), .CE(row_0__N_37), .LSR(row_0__N_38), 
    .CLK(vga_clk), .CIN0(\vga_1.n11571 ), .CIN1(\vga_1.n14164 ), .Q0(\row[5] ), 
    .Q1(\row[6] ), .F0(\vga_1.row_9__N_9[5] ), .F1(\vga_1.row_9__N_9[6] ), 
    .COUT1(\vga_1.n11573 ), .COUT0(\vga_1.n14164 ));
  spikeMove1_SLICE_37 \spikeMove1.SLICE_37 ( .D1(\spikeMove1.n14041 ), 
    .D0(\spikeMove1.int_rightMost_5__N_94 ), .B0(\spikeMove1.rollCount[5] ), 
    .CIN0(\spikeMove1.int_rightMost_5__N_94 ), .CIN1(\spikeMove1.n14041 ), 
    .F0(\int_rightMost[5] ), .COUT0(\spikeMove1.n14041 ));
  spikeMove1_SLICE_38 \spikeMove1.SLICE_38 ( 
    .DI0(\spikeMove1.rollCount_5__N_86[5] ), .D1(\spikeMove1.n14116 ), 
    .D0(\spikeMove1.n11627 ), .C0(\spikeMove1.rollCount[5] ), .CLK(frameClk), 
    .CIN0(\spikeMove1.n11627 ), .CIN1(\spikeMove1.n14116 ), 
    .Q0(\spikeMove1.rollCount[5] ), .F0(\spikeMove1.rollCount_5__N_86[5] ), 
    .COUT0(\spikeMove1.n14116 ));
  spikeMove1_SLICE_39 \spikeMove1.SLICE_39 ( 
    .DI1(\spikeMove1.rollCount_5__N_86[4] ), 
    .DI0(\spikeMove1.rollCount_5__N_86[3] ), .D1(\spikeMove1.n14113 ), 
    .C1(\spikeMove1.rollCount[4] ), .D0(\spikeMove1.n11625 ), 
    .C0(\spikeMove1.rollCount[3] ), .CLK(frameClk), .CIN0(\spikeMove1.n11625 ), 
    .CIN1(\spikeMove1.n14113 ), .Q0(\spikeMove1.rollCount[3] ), 
    .Q1(\spikeMove1.rollCount[4] ), .F0(\spikeMove1.rollCount_5__N_86[3] ), 
    .F1(\spikeMove1.rollCount_5__N_86[4] ), .COUT1(\spikeMove1.n11627 ), 
    .COUT0(\spikeMove1.n14113 ));
  spikeMove1_SLICE_40 \spikeMove1.SLICE_40 ( .D1(\spikeMove1.n14038 ), 
    .C1(VCC_net), .B1(\spikeMove1.rollCount[4] ), 
    .D0(\spikeMove1.int_rightMost_3__N_102 ), .B0(\spikeMove1.rollCount[3] ), 
    .CIN0(\spikeMove1.int_rightMost_3__N_102 ), .CIN1(\spikeMove1.n14038 ), 
    .F0(\int_rightMost[3] ), .F1(\int_rightMost[4] ), 
    .COUT1(\spikeMove1.int_rightMost_5__N_94 ), .COUT0(\spikeMove1.n14038 ));
  spikeMove1_SLICE_41 \spikeMove1.SLICE_41 ( 
    .DI1(\spikeMove1.rollCount_5__N_86[2] ), 
    .DI0(\spikeMove1.rollCount_5__N_86[1] ), .D1(\spikeMove1.n14110 ), 
    .C1(\spikeMove1.rollCount[2] ), .D0(\spikeMove1.n11623 ), 
    .C0(\spikeMove1.rollCount[1] ), .CLK(frameClk), .CIN0(\spikeMove1.n11623 ), 
    .CIN1(\spikeMove1.n14110 ), .Q0(\spikeMove1.rollCount[1] ), 
    .Q1(\spikeMove1.rollCount[2] ), .F0(\spikeMove1.rollCount_5__N_86[1] ), 
    .F1(\spikeMove1.rollCount_5__N_86[2] ), .COUT1(\spikeMove1.n11625 ), 
    .COUT0(\spikeMove1.n14110 ));
  spikeMove1_SLICE_42 \spikeMove1.SLICE_42 ( 
    .DI1(\spikeMove1.rollCount_5__N_86[0] ), .D1(\spikeMove1.n14074 ), 
    .C1(\spikeMove1.rollCount[0] ), .B1(\spikeMove1.rollClk_N_151 ), 
    .CLK(frameClk), .CIN1(\spikeMove1.n14074 ), .Q1(\spikeMove1.rollCount[0] ), 
    .F1(\spikeMove1.rollCount_5__N_86[0] ), .COUT1(\spikeMove1.n11623 ), 
    .COUT0(\spikeMove1.n14074 ));
  spikeMove1_SLICE_43 \spikeMove1.SLICE_43 ( .D1(\spikeMove1.n14035 ), 
    .B1(\spikeMove1.rollCount[2] ), .D0(\spikeMove1.int_rightMost_1__N_110 ), 
    .C0(VCC_net), .B0(\spikeMove1.rollCount[1] ), 
    .CIN0(\spikeMove1.int_rightMost_1__N_110 ), .CIN1(\spikeMove1.n14035 ), 
    .F0(\int_rightMost[1] ), .F1(\int_rightMost[2] ), 
    .COUT1(\spikeMove1.int_rightMost_3__N_102 ), .COUT0(\spikeMove1.n14035 ));
  spikeMove1_SLICE_44 \spikeMove1.SLICE_44 ( .D1(\spikeMove1.n14032 ), 
    .C1(VCC_net), .B1(\spikeMove1.rollCount[0] ), .CIN1(\spikeMove1.n14032 ), 
    .F1(\int_rightMost[0] ), .COUT1(\spikeMove1.int_rightMost_1__N_110 ), 
    .COUT0(\spikeMove1.n14032 ));
  controller1_SLICE_45 \controller1.SLICE_45 ( 
    .DI1(\controller1.intermediate[5].sig_001.FeedThruLUT ), 
    .DI0(\controller1.intermediate[6].sig_000.FeedThruLUT ), 
    .D1(\controller1.intermediate[5] ), .D0(\controller1.intermediate[6] ), 
    .CLK(controlClk_c), .Q0(\controller1.intermediate[7] ), 
    .Q1(\controller1.intermediate[6] ), 
    .F0(\controller1.intermediate[6].sig_000.FeedThruLUT ), 
    .F1(\controller1.intermediate[5].sig_001.FeedThruLUT ));
  controller1_SLICE_47 \controller1.SLICE_47 ( 
    .DI1(\controller1.intermediate[3].sig_003.FeedThruLUT ), 
    .DI0(\controller1.intermediate[4].sig_002.FeedThruLUT ), 
    .D1(\controller1.intermediate[3] ), .D0(\controller1.intermediate[4] ), 
    .CLK(controlClk_c), .Q0(\controller1.intermediate[5] ), 
    .Q1(\controller1.intermediate[4] ), 
    .F0(\controller1.intermediate[4].sig_002.FeedThruLUT ), 
    .F1(\controller1.intermediate[3].sig_003.FeedThruLUT ));
  controller1_SLICE_49 \controller1.SLICE_49 ( 
    .DI1(\controller1.intermediate[1].sig_005.FeedThruLUT ), 
    .DI0(\controller1.intermediate[2].sig_004.FeedThruLUT ), 
    .D1(\controller1.intermediate[1] ), .D0(\controller1.intermediate[2] ), 
    .CLK(controlClk_c), .Q0(\controller1.intermediate[3] ), 
    .Q1(\controller1.intermediate[2] ), 
    .F0(\controller1.intermediate[2].sig_004.FeedThruLUT ), 
    .F1(\controller1.intermediate[1].sig_005.FeedThruLUT ));
  controller1_SLICE_51 \controller1.SLICE_51 ( 
    .DI1(\controller1.intermediate_0__N_78 ), 
    .DI0(\controller1.intermediate[0].sig_006.FeedThruLUT ), 
    .D1(controllerIn_c), .D0(\controller1.intermediate[0] ), 
    .CLK(controlClk_c), .Q0(\controller1.intermediate[1] ), 
    .Q1(\controller1.intermediate[0] ), 
    .F0(\controller1.intermediate[0].sig_006.FeedThruLUT ), 
    .F1(\controller1.intermediate_0__N_78 ));
  jump1_SLICE_53 \jump1.SLICE_53 ( .DI1(\jump1.cube_bot_2__N_73 ), 
    .DI0(\jump1.cube_bot_3__N_71 ), .D1(\jump1.cube_bot_9__N_59[0] ), 
    .C1(n3622), .B1(n3607), .A1(lastPosition_3__N_121), 
    .D0(lastPosition_3__N_121), .C0(n3607), .B0(n3622), 
    .A0(\jump1.cube_bot_9__N_59[1] ), .LSR(cube_bot_2__N_74), 
    .CLK(\jump1.slowClk ), .Q0(\cube_bot[3] ), .Q1(\cube_bot[2] ), 
    .F0(\jump1.cube_bot_3__N_71 ), .F1(\jump1.cube_bot_2__N_73 ));
  SLICE_55 SLICE_55( .DI1(\cube_bot[0].sig_013.FeedThruLUT ), 
    .DI0(\cube_bot[1].sig_007.FeedThruLUT ), .D1(\cube_bot[0] ), 
    .D0(\cube_bot[1] ), .LSR(\jump1.lastPosition_0__N_124 ), 
    .CLK(\jump1.slowClk ), .Q0(\jump1.lastPosition[1] ), 
    .Q1(\jump1.lastPosition[0] ), .F0(\cube_bot[1].sig_007.FeedThruLUT ), 
    .F1(\cube_bot[0].sig_013.FeedThruLUT ));
  SLICE_57 SLICE_57( .DI1(\cube_bot[5].sig_009.FeedThruLUT ), 
    .DI0(\cube_bot[4].sig_008.FeedThruLUT ), .D1(\cube_bot[5] ), 
    .D0(\cube_bot[4] ), .LSR(\jump1.lastPosition_0__N_124 ), 
    .CLK(\jump1.slowClk ), .Q0(\jump1.lastPosition[4] ), 
    .Q1(\jump1.lastPosition[5] ), .F0(\cube_bot[4].sig_008.FeedThruLUT ), 
    .F1(\cube_bot[5].sig_009.FeedThruLUT ));
  SLICE_59 SLICE_59( .DI1(\cube_bot[8].sig_011.FeedThruLUT ), 
    .DI0(\cube_bot[7].sig_010.FeedThruLUT ), .D1(\cube_bot[8] ), 
    .D0(\cube_bot[7] ), .LSR(\jump1.lastPosition_0__N_124 ), 
    .CLK(\jump1.slowClk ), .Q0(\jump1.lastPosition[7] ), 
    .Q1(\jump1.lastPosition[8] ), .F0(\cube_bot[7].sig_010.FeedThruLUT ), 
    .F1(\cube_bot[8].sig_011.FeedThruLUT ));
  SLICE_63 SLICE_63( .DI1(cube_bot_1__N_75), .DI0(cube_bot_0__N_76), 
    .D1(n3607), .C1(n1891), .B1(\cube_bot[1] ), .A1(cube_bot_2__N_74), 
    .D0(cube_bot_2__N_74), .C0(n3607), .B0(n1891), .A0(\cube_bot[0] ), 
    .CLK(\jump1.slowClk ), .Q0(\cube_bot[0] ), .Q1(\cube_bot[1] ), 
    .F0(cube_bot_0__N_76), .F1(cube_bot_1__N_75));
  SLICE_65 SLICE_65( .DI1(lastPosition_2__N_122), .DI0(lastPosition_6__N_117), 
    .D1(n1812), .C1(n3622), .B1(lastPosition_3__N_121), .A1(\cube_bot[2] ), 
    .D0(\cube_bot[6] ), .C0(n1812), .B0(n3622), .A0(lastPosition_3__N_121), 
    .CLK(\jump1.slowClk ), .Q0(\jump1.lastPosition[6] ), 
    .Q1(\jump1.lastPosition[2] ), .F0(lastPosition_6__N_117), 
    .F1(lastPosition_2__N_122));
  cube_gen1_backgroundROM1_SLICE_68 \cube_gen1.backgroundROM1.SLICE_68 ( 
    .DI1(\cube_gen1.backgroundROM1.background_0__N_85 ), 
    .DI0(\cube_gen1.backgroundROM1.background_1__N_84 ), 
    .D1(\cube_gen1.backgroundROM1.n13630 ), 
    .C1(\cube_gen1.backgroundROM1.n12518 ), 
    .B1(\cube_gen1.backgroundROM1.n7049 ), .A1(\row[8] ), .D0(\row[8] ), 
    .C0(\cube_gen1.backgroundROM1.n13197 ), 
    .B0(\cube_gen1.backgroundROM1.n6993 ), 
    .A0(\cube_gen1.backgroundROM1.n13636 ), .CLK(vga_clk), 
    .Q0(\cube_gen1.background[1] ), .Q1(\cube_gen1.background[0] ), 
    .F0(\cube_gen1.backgroundROM1.background_1__N_84 ), 
    .F1(\cube_gen1.backgroundROM1.background_0__N_85 ));
  spikeMove1_SLICE_70 \spikeMove1.SLICE_70 ( 
    .DI1(\spikeMove1.spikeInterval_4__N_79[4] ), 
    .DI0(\spikeMove1.rollClk_N_151$n0 ), .D1(\spikeMove1.n11549 ), 
    .C1(\spikeInterval[3] ), .B1(\spikeInterval[4] ), .D0(\spikeMove1.n6 ), 
    .C0(\spikeInterval[0] ), .B0(\spikeInterval[1] ), .A0(\spikeInterval[4] ), 
    .CLK(frameClk), .Q0(rollClk), .Q1(\spikeInterval[4] ), 
    .F0(\spikeMove1.rollClk_N_151$n0 ), 
    .F1(\spikeMove1.spikeInterval_4__N_79[4] ));
  spikeMove1_SLICE_72 \spikeMove1.SLICE_72 ( 
    .DI1(\spikeMove1.spikeInterval_4__N_79[2] ), 
    .DI0(\spikeMove1.spikeInterval_4__N_79[3] ), .D1(\spikeInterval[2] ), 
    .C1(\spikeInterval[1] ), .B1(\spikeInterval[0] ), .D0(\spikeInterval[3] ), 
    .C0(\spikeInterval[2] ), .B0(\spikeInterval[1] ), .A0(\spikeInterval[0] ), 
    .CLK(frameClk), .Q0(\spikeInterval[3] ), .Q1(\spikeInterval[2] ), 
    .F0(\spikeMove1.spikeInterval_4__N_79[3] ), 
    .F1(\spikeMove1.spikeInterval_4__N_79[2] ));
  spikeMove1_SLICE_74 \spikeMove1.SLICE_74 ( 
    .DI1(\spikeMove1.spikeInterval_4__N_79[0] ), 
    .DI0(\spikeMove1.spikeInterval_1__N_82[1] ), .D1(\spikeInterval[0] ), 
    .D0(\spikeInterval[1] ), .C0(\spikeInterval[0] ), .CLK(frameClk), 
    .Q0(\spikeInterval[1] ), .Q1(\spikeInterval[0] ), 
    .F0(\spikeMove1.spikeInterval_1__N_82[1] ), 
    .F1(\spikeMove1.spikeInterval_4__N_79[0] ));
  SLICE_76 SLICE_76( .D1(\spikeInterval[4] ), .C1(n9100), .B1(\col[5] ), 
    .A1(n10), .D0(\spikeInterval[3] ), .C0(\spikeInterval[2] ), 
    .B0(\spikeInterval[0] ), .A0(\spikeInterval[1] ), .F0(n9100), .F1(n12));
  cube_gen1_SLICE_77 \cube_gen1.SLICE_77 ( .D1(n9100), .C1(n8), .B1(\col[4] ), 
    .A1(\spikeInterval[4] ), .D0(n2217), .C0(n6_adj_217), .B0(\col[3] ), 
    .F0(n8), .F1(n10));
  cube_gen1_SLICE_78 \cube_gen1.SLICE_78 ( .D1(\cube_gen1.n18_adj_165 ), 
    .C1(\cube_gen1.n14_adj_164 ), .B1(\row[9] ), .A1(\cube_bot[9] ), 
    .D0(\cube_gen1.n8_adj_163 ), .C0(\cube_gen1.n18 ), .B0(\cube_bot[9] ), 
    .A0(\row[9] ), .F0(\cube_gen1.n14_adj_164 ), 
    .F1(\cube_gen1.rgb_c_5_N_128 ));
  cube_gen1_backgroundROM1_SLICE_80 \cube_gen1.backgroundROM1.SLICE_80 ( 
    .D1(\cube_gen1.backgroundROM1.n7068 ), 
    .C1(\cube_gen1.backgroundROM1.n27131 ), 
    .B1(\cube_gen1.backgroundROM1.n17 ), .A1(\row[5] ), .D0(\col[9] ), 
    .C0(\cube_gen1.n13232 ), .B0(n6), .A0(\cube_gen1.backgroundROM1.n13230 ), 
    .F0(\cube_gen1.backgroundROM1.n27131 ), 
    .F1(\cube_gen1.backgroundROM1.n28669 ));
  cube_gen1_backgroundROM1_SLICE_81 \cube_gen1.backgroundROM1.SLICE_81 ( 
    .D1(\cube_gen1.backgroundROM1.n12486 ), 
    .C1(\cube_gen1.backgroundROM1.n32765 ), .B1(\row[8] ), .A1(\row[7] ), 
    .D0(\row[5] ), .C0(\cube_gen1.backgroundROM1.n28669 ), .B0(\row[6] ), 
    .A0(\cube_gen1.backgroundROM1.n17 ), 
    .F0(\cube_gen1.backgroundROM1.n32765 ), 
    .F1(\cube_gen1.backgroundROM1.n13630 ));
  controller1_SLICE_82 \controller1.SLICE_82 ( .D1(\controllerOutput[7] ), 
    .C1(controlLatch_c), .B1(\controller1.intermediate[7] ), 
    .D0(\controller1.slowCount[0] ), .C0(\controller1.controlLatch_c_N_146 ), 
    .B0(\controller1.slowCount[3] ), .A0(\controller1.slowCount[2] ), 
    .F0(controlLatch_c), .F1(\controllerOutput[7] ));
  jump1_SLICE_83 \jump1.SLICE_83 ( .D1(\controllerOutput[7] ), 
    .C1(lastPosition_3__N_121), .D0(\jump1.n12727 ), .C0(\jump1.n12020 ), 
    .B0(\cube_bot[9] ), .A0(\cube_bot[8] ), .F0(lastPosition_3__N_121), 
    .F1(cube_bot_2__N_74));
  SLICE_84 SLICE_84( .D1(n1207), .C1(n6812), .B1(\col[9] ), .A1(n10), 
    .D0(n13028), .C0(n1207), .B0(\col[7] ), .A0(\col[8] ), .F0(n6812), 
    .F1(n1214));
  SLICE_86 SLICE_86( .D1(n1207), .C1(n16_adj_216), .B1(\col[8] ), 
    .A1(\col[9] ), .D0(n13028), .C0(n10), .B0(\col[7] ), .A0(n1207), 
    .F0(n16_adj_216), .F1(n598));
  SLICE_88 SLICE_88( .D1(n10), .C1(n13028), .B1(n1207), .A1(\col[7] ), 
    .D0(n9100), .C0(\col[6] ), .B0(\spikeInterval[4] ), .A0(\col[5] ), 
    .F0(n13028), .F1(n64));
  vga_1_SLICE_89 \vga_1.SLICE_89 ( .D1(n5), .C1(n6_adj_220), 
    .B1(\spikeArr[12] ), .A1(rgb_c_1_N_140), .D0(\col[7] ), .C0(n64), .B0(n12), 
    .A0(\col[6] ), .F0(n6_adj_220), .F1(\cube_gen1.n988 ));
  jump1_SLICE_90 \jump1.SLICE_90 ( .D1(\cube_bot[5] ), .C1(\jump1.n9096 ), 
    .B1(\cube_bot[4] ), .A1(\cube_bot[3] ), .D0(\cube_bot[1] ), 
    .C0(\cube_bot[2] ), .F0(\jump1.n9096 ), .F1(\jump1.n44 ));
  jump1_SLICE_91 \jump1.SLICE_91 ( .D1(\cube_bot[7] ), .C1(\jump1.n49 ), 
    .B1(\jump1.n80 ), .A1(\jump1.n65 ), .D0(\jump1.n44 ), .C0(\jump1.n12020 ), 
    .B0(\cube_bot[5] ), .A0(\cube_bot[6] ), .F0(\jump1.n49 ), 
    .F1(\jump1.n4_adj_210 ));
  jump1_SLICE_92 \jump1.SLICE_92 ( .D1(\cube_bot[8] ), .C1(\jump1.n4_adj_211 ), 
    .B1(lastPosition_3__N_121), .A1(\controllerOutput[7] ), .D0(\jump1.n44 ), 
    .C0(\jump1.n4_adj_210 ), .B0(\cube_bot[9] ), .A0(\cube_bot[6] ), 
    .F0(\jump1.n4_adj_211 ), .F1(n3607));
  cube_gen1_SLICE_94 \cube_gen1.SLICE_94 ( .D1(\cube_gen1.n12726 ), 
    .C1(\cube_gen1.n1219 ), .B1(\cube_gen1.n1142 ), .A1(\cube_gen1.n61 ), 
    .D0(rgb_c_1_N_140), .C0(n1214), .B0(n1137), .A0(\spikeArr[15] ), 
    .F0(\cube_gen1.n1219 ), .F1(\cube_gen1.n13040 ));
  cube_gen1_SLICE_95 \cube_gen1.SLICE_95 ( .D1(\cube_gen1.n1296 ), 
    .C1(\cube_gen1.n4_adj_182 ), .B1(\cube_gen1.n61 ), .A1(\cube_gen1.n13040 ), 
    .D0(\cube_gen1.n1142 ), .C0(\cube_gen1.n12726 ), 
    .F0(\cube_gen1.n4_adj_182 ), .F1(\cube_gen1.n12828 ));
  cube_gen1_SLICE_96 \cube_gen1.SLICE_96 ( .D1(\cube_gen1.n1065 ), 
    .C1(\cube_gen1.n1 ), .B1(\cube_gen1.n988 ), .A1(\cube_gen1.n61 ), 
    .D0(\cube_gen1.n61 ), .C0(\cube_gen1.n9406 ), .B0(\cube_gen1.n1373 ), 
    .A0(\cube_gen1.n1296 ), .F0(\cube_gen1.n1 ), .F1(\cube_gen1.n6963 ));
  cube_gen1_SLICE_98 \cube_gen1.SLICE_98 ( .D1(n16), .C1(\cube_gen1.n6_c ), 
    .B1(\col[8] ), .A1(n64), .D0(\col[9] ), .C0(rgb_c_1_N_140), 
    .B0(\spikeArr[11] ), .A0(\cube_gen1.n61 ), .F0(\cube_gen1.n6_c ), 
    .F1(\cube_gen1.n912 ));
  vga_1_SLICE_99 \vga_1.SLICE_99 ( .D1(\row[9] ), .C1(n6), .B1(\vga_1.n9333 ), 
    .A1(\col[9] ), .D0(\col[7] ), .C0(\col[8] ), .F0(n6), .F1(rgb_c_1_N_140));
  cube_gen1_SLICE_100 \cube_gen1.SLICE_100 ( .D1(\cube_bot[6] ), 
    .C1(\cube_gen1.n12_adj_191 ), .B1(\cube_bot[5] ), .A1(\row[6] ), 
    .D0(\row[5] ), .C0(\cube_gen1.n10_adj_190 ), .A0(\cube_bot[5] ), 
    .F0(\cube_gen1.n12_adj_191 ), .F1(\cube_gen1.n14_adj_192 ));
  cube_gen1_backgroundROM1_SLICE_102 \cube_gen1.backgroundROM1.SLICE_102 ( 
    .D0(\row[5] ), .C0(\cube_gen1.backgroundROM1.n13246 ), .B0(\col[9] ), 
    .A0(n24956), .F0(\cube_gen1.backgroundROM1.n13624 ));
  cube_gen1_backgroundROM1_SLICE_103 \cube_gen1.backgroundROM1.SLICE_103 ( 
    .D1(\cube_gen1.backgroundROM1.n13227 ), 
    .C1(\cube_gen1.backgroundROM1.n7020 ), .B1(\row[5] ), 
    .A1(\cube_gen1.backgroundROM1.n13624 ), .D0(n31), .C0(n11131), 
    .B0(\col[8] ), .A0(\cube_gen1.backgroundROM1.n7030 ), 
    .F0(\cube_gen1.backgroundROM1.n7020 ), .F1(n13627));
  cube_gen1_backgroundROM1_SLICE_104 \cube_gen1.backgroundROM1.SLICE_104 ( 
    .D1(\col[6] ), .C1(\cube_gen1.backgroundROM1.n15193 ), .B1(\col[7] ), 
    .A1(\col[8] ), .D0(\col[5] ), .C0(\col[6] ), .A0(n340), 
    .F0(\cube_gen1.backgroundROM1.n15193 ), 
    .F1(\cube_gen1.backgroundROM1.n27771 ));
  cube_gen1_backgroundROM1_SLICE_106 \cube_gen1.backgroundROM1.SLICE_106 ( 
    .D1(\cube_gen1.backgroundROM1.n829 ), .C1(n340), 
    .B1(\cube_gen1.backgroundROM1.n6955 ), .A1(\col[8] ), .D0(\col[3] ), 
    .C0(\col[4] ), .B0(\col[2] ), .F0(n340), .F1(n11131));
  cube_gen1_backgroundROM1_SLICE_108 \cube_gen1.backgroundROM1.SLICE_108 ( 
    .D1(\cube_gen1.backgroundROM1.n15193 ), 
    .C1(\cube_gen1.backgroundROM1.n829 ), .B1(\col[8] ), .A1(\col[7] ), 
    .D0(\cube_gen1.backgroundROM1.n9242 ), 
    .C0(\cube_gen1.backgroundROM1.n20250 ), .B0(\col[7] ), 
    .F0(\cube_gen1.backgroundROM1.n829 ), 
    .F1(\cube_gen1.backgroundROM1.n15226 ));
  cube_gen1_backgroundROM1_SLICE_110 \cube_gen1.backgroundROM1.SLICE_110 ( 
    .D0(\cube_gen1.backgroundROM1.n13208 ), 
    .C0(\cube_gen1.backgroundROM1.n13207 ), 
    .B0(\cube_gen1.backgroundROM1.n13606 ), .A0(\row[5] ), 
    .F0(\cube_gen1.backgroundROM1.n13609 ));
  cube_gen1_backgroundROM1_SLICE_111 \cube_gen1.backgroundROM1.SLICE_111 ( 
    .D1(\cube_gen1.backgroundROM1.n13201 ), 
    .C1(\cube_gen1.backgroundROM1.n13202 ), .B1(\row[4] ), .A1(\row[5] ), 
    .D0(\cube_gen1.backgroundROM1.n9468 ), 
    .C0(\cube_gen1.backgroundROM1.n7136 ), .B0(\col[9] ), 
    .F0(\cube_gen1.backgroundROM1.n13202 ), 
    .F1(\cube_gen1.backgroundROM1.n13606 ));
  cube_gen1_backgroundROM1_SLICE_112 \cube_gen1.backgroundROM1.SLICE_112 ( 
    .D1(\cube_gen1.backgroundROM1.n9468 ), 
    .C1(\cube_gen1.backgroundROM1.n13618 ), 
    .B1(\cube_gen1.backgroundROM1.n7030 ), .A1(n11131), .D0(n16121), 
    .C0(\cube_gen1.backgroundROM1.n15226 ), .B0(\col[9] ), 
    .A0(\cube_gen1.backgroundROM1.n7030 ), 
    .F0(\cube_gen1.backgroundROM1.n13618 ), 
    .F1(\cube_gen1.backgroundROM1.n13621 ));
  cube_gen1_backgroundROM1_SLICE_114 \cube_gen1.backgroundROM1.SLICE_114 ( 
    .D1(\cube_gen1.backgroundROM1.n9468 ), 
    .C1(\cube_gen1.backgroundROM1.n8058 ), .B1(\col[9] ), .D0(\col[7] ), 
    .C0(n31), .B0(\cube_gen1.backgroundROM1.n20250 ), .A0(\col[8] ), 
    .F0(\cube_gen1.backgroundROM1.n8058 ), 
    .F1(\cube_gen1.backgroundROM1.n13207 ));
  vga_1_SLICE_115 \vga_1.SLICE_115 ( .D1(n12), .C1(\col[7] ), .B1(\col[6] ), 
    .D0(\col[7] ), .C0(\col[6] ), .B0(\col[5] ), .F0(n31), .F1(n16));
  cube_gen1_backgroundROM1_SLICE_116 \cube_gen1.backgroundROM1.SLICE_116 ( 
    .D1(\cube_gen1.backgroundROM1.n27771 ), .C1(n28664), .B1(n7032), 
    .A1(\col[9] ), .D0(\col[5] ), .C0(\col[6] ), .B0(\col[8] ), .A0(\col[7] ), 
    .F0(n28664), .F1(\cube_gen1.backgroundROM1.n13612 ));
  cube_gen1_backgroundROM1_SLICE_117 \cube_gen1.backgroundROM1.SLICE_117 ( 
    .D1(\cube_gen1.backgroundROM1.n13612 ), .C1(n7032), .B1(n24956), 
    .A1(\cube_gen1.backgroundROM1.n13229 ), .D0(\row[2] ), .C0(\row[3] ), 
    .B0(\row[5] ), .A0(\row[4] ), .F0(n7032), 
    .F1(\cube_gen1.backgroundROM1.n13615 ));
  controller1_SLICE_118 \controller1.SLICE_118 ( 
    .D1(\controller1.slowCount[1] ), .C1(\controller1.controlClk_c_N_147 ), 
    .D0(\controller1.slowCount[4] ), .C0(\controller1.slowCount[5] ), 
    .B0(\controller1.slowCount[6] ), .A0(\controller1.slowCount[7] ), 
    .F0(\controller1.controlClk_c_N_147 ), 
    .F1(\controller1.controlLatch_c_N_146 ));
  SLICE_120 SLICE_120( .D1(\col[6] ), .C1(\col[8] ), .D0(\col[5] ), 
    .B0(\col[8] ), .F0(n4_adj_221), .F1(n9264));
  SLICE_121 SLICE_121( .D1(\col[6] ), .C1(n13238), .B1(n16_adj_219), 
    .A1(n4_adj_221), .D0(\col[7] ), .C0(n340), .B0(\col[5] ), .A0(\col[8] ), 
    .F0(n13238), .F1(n24956));
  SLICE_124 SLICE_124( .D1(\vga_1.HSYNC_c_N_125 ), .C1(\col[9] ), 
    .B1(\col[7] ), .A1(\col[8] ), .D0(\col[8] ), .C0(\col[7] ), .B0(\col[9] ), 
    .A0(n7827), .F0(n675), .F1(HSYNC_c));
  vga_1_SLICE_125 \vga_1.SLICE_125 ( .D1(\col[9] ), .C1(n7827), .B1(\col[7] ), 
    .A1(\col[8] ), .D0(\col[6] ), .C0(n12), .F0(n7827), .F1(n12818));
  SLICE_126 SLICE_126( .D1(\cube_gen1.n6875 ), .C1(n752), .B1(n675), 
    .A1(\spikeArr[9] ), .D0(n14), .C0(\col[9] ), .B0(\col[7] ), .A0(\col[8] ), 
    .F0(n752), .F1(\cube_gen1.n6885 ));
  SLICE_128 SLICE_128( .D1(col_0__N_58), .C1(row_0__N_38), .D0(\vga_1.n12_c ), 
    .C0(n11), .B0(\vga_1.n8 ), .A0(n12806), .F0(row_0__N_38), .F1(row_0__N_37));
  cube_gen1_SLICE_131 \cube_gen1.SLICE_131 ( .D1(\spikeInterval[2] ), 
    .C1(\spikeInterval[1] ), .B1(\spikeInterval[0] ), .D0(\spikeInterval[3] ), 
    .C0(\spikeInterval[2] ), .B0(\spikeInterval[1] ), .A0(\spikeInterval[0] ), 
    .F0(n2217), .F1(\spikeMove1.n11549 ));
  SLICE_132 SLICE_132( .D1(n1060), .C1(n1137), .B1(rgb_c_1_N_140), 
    .A1(\spikeArr[14] ), .D0(\col[7] ), .C0(\col[9] ), .B0(n12), .A0(n9264), 
    .F0(n1137), .F1(\cube_gen1.n1142 ));
  SLICE_134 SLICE_134( .D1(\col[9] ), .C1(n14), .B1(\col[7] ), .A1(\col[8] ), 
    .D0(n1207), .C0(n10), .B0(\col[6] ), .A0(\col[5] ), .F0(n14), .F1(n58));
  SLICE_136 SLICE_136( .D1(\col[9] ), .C1(\col[7] ), .B1(\col[8] ), .D0(n14), 
    .C0(\col[9] ), .B0(\col[7] ), .A0(\col[8] ), .F0(n1060), .F1(n2072));
  cube_gen1_SLICE_137 \cube_gen1.SLICE_137 ( .D1(\cube_gen1.n988 ), 
    .C1(\cube_gen1.n1065 ), .B1(\cube_gen1.n1142 ), .A1(\cube_gen1.n1219 ), 
    .D0(rgb_c_1_N_140), .C0(n12818), .B0(\spikeArr[13] ), .A0(n1060), 
    .F0(\cube_gen1.n1065 ), .F1(\cube_gen1.n9406 ));
  SLICE_138 SLICE_138( .D1(\cube_gen1.backgroundROM1.n15193 ), .C1(n11131), 
    .B1(n6), .A1(\col[9] ), .D0(n11131), .C0(n13011), .B0(\col[9] ), .A0(n6), 
    .F0(n7), .F1(\cube_gen1.backgroundROM1.n13201 ));
  SLICE_139 SLICE_139( .D1(\cube_gen1.backgroundROM1.n7030 ), .C1(n10_adj_218), 
    .B1(\row[5] ), .A1(n4), .D0(n340), .C0(\col[6] ), .B0(\col[5] ), 
    .F0(n10_adj_218), .F1(n13011));
  SLICE_140 SLICE_140( .D0(\row[6] ), .C0(n13627), .A0(n7), .F0(n24574));
  cube_gen1_backgroundROM1_SLICE_141 \cube_gen1.backgroundROM1.SLICE_141 ( 
    .D1(\row[7] ), .B1(\row[6] ), .D0(\row[8] ), 
    .C0(\cube_gen1.backgroundROM1.n32765_adj_162 ), .B0(n24574), .A0(\row[7] ), 
    .F0(\cube_gen1.backgroundROM1.n13636 ), .F1(\cube_gen1.n9266 ));
  SLICE_142 SLICE_142( .D1(\cube_gen1.n6875 ), .C1(n136), .B1(n213), 
    .A1(\spikeArr[2] ), .D0(n14), .C0(\col[9] ), .B0(\col[8] ), .A0(\col[7] ), 
    .F0(n136), .F1(\cube_gen1.n6876 ));
  cube_gen1_SLICE_143 \cube_gen1.SLICE_143 ( .D1(\cube_gen1.n6875 ), 
    .C1(n12002), .B1(n136), .A1(\spikeArr[1] ), .D0(n6), .C0(n12), 
    .B0(\col[6] ), .A0(\col[9] ), .F0(n12002), .F1(\cube_gen1.n6881 ));
  SLICE_144 SLICE_144( .D1(n1291), .C1(n1368), .B1(rgb_c_1_N_140), 
    .A1(\spikeArr[17] ), .D0(n14), .C0(\col[9] ), .B0(\col[8] ), .A0(\col[7] ), 
    .F0(n1368), .F1(\cube_gen1.n1373 ));
  cube_gen1_SLICE_147 \cube_gen1.SLICE_147 ( .D1(n10), .C1(n1207), 
    .B1(\col[7] ), .A1(n13028), .D0(n9100), .C0(\spikeInterval[4] ), 
    .F0(n1207), .F1(\cube_gen1.n16_adj_178 ));
  vga_1_SLICE_149 \vga_1.SLICE_149 ( .D1(n12794), .C1(n213), .B1(n64), 
    .A1(\spikeArr[3] ), .D0(n2072), .C0(n12), .A0(\col[6] ), .F0(n213), 
    .F1(n6882));
  jump1_SLICE_150 \jump1.SLICE_150 ( .D1(\jump1.lastPosition[4] ), 
    .C1(\jump1.n8 ), .A1(\cube_bot[4] ), .D0(\jump1.lastPosition[3] ), 
    .C0(\jump1.n6 ), .A0(\cube_bot[3] ), .F0(\jump1.n8 ), .F1(\jump1.n10 ));
  jump1_SLICE_151 \jump1.SLICE_151 ( .D1(\jump1.lastPosition[6] ), 
    .C1(\jump1.n12_adj_212 ), .B1(\cube_bot[6] ), .D0(\jump1.lastPosition[5] ), 
    .C0(\jump1.n10 ), .B0(\cube_bot[5] ), .F0(\jump1.n12_adj_212 ), 
    .F1(\jump1.n14_adj_202 ));
  jump1_SLICE_152 \jump1.SLICE_152 ( .D1(\jump1.lastPosition[2] ), 
    .C1(\jump1.n4 ), .B1(\cube_bot[2] ), .D0(\jump1.lastPosition[0] ), 
    .C0(\cube_bot[0] ), .B0(\jump1.lastPosition[1] ), .A0(\cube_bot[1] ), 
    .F0(\jump1.n4 ), .F1(\jump1.n6 ));
  jump1_SLICE_154 \jump1.SLICE_154 ( .D1(\cube_bot[4] ), 
    .C1(\jump1.n8_adj_199 ), .A1(\jump1.lastPosition[4] ), 
    .D0(\jump1.lastPosition[3] ), .C0(\jump1.n6_adj_209 ), .A0(\cube_bot[3] ), 
    .F0(\jump1.n8_adj_199 ), .F1(\jump1.n10_adj_200 ));
  jump1_SLICE_155 \jump1.SLICE_155 ( .D1(\jump1.lastPosition[6] ), 
    .C1(\jump1.n12_adj_213 ), .B1(\cube_bot[6] ), .D0(\cube_bot[5] ), 
    .C0(\jump1.n10_adj_200 ), .A0(\jump1.lastPosition[5] ), 
    .F0(\jump1.n12_adj_213 ), .F1(\jump1.n14_adj_204 ));
  jump1_SLICE_156 \jump1.SLICE_156 ( .D1(\jump1.n12727 ), .C1(\jump1.n65 ), 
    .B1(\jump1.n12810 ), .A1(\jump1.n3620 ), .D0(\jump1.lastPosition[9] ), 
    .C0(\jump1.n18_adj_206 ), .B0(\cube_bot[9] ), .F0(\jump1.n65 ), 
    .F1(\jump1.n2135[7] ));
  jump1_SLICE_157 \jump1.SLICE_157 ( .DI1(\cube_bot[9].sig_012.FeedThruLUT ), 
    .C1(\cube_bot[9] ), .D0(\cube_bot[9] ), .C0(\jump1.n2135[7] ), 
    .B0(\jump1.lastPosition[9] ), .A0(\jump1.n18_adj_207 ), 
    .LSR(\jump1.lastPosition_0__N_124 ), .CLK(\jump1.slowClk ), 
    .Q1(\jump1.lastPosition[9] ), .F0(n1812), 
    .F1(\cube_bot[9].sig_012.FeedThruLUT ));
  jump1_SLICE_158 \jump1.SLICE_158 ( .D1(\jump1.lastPosition[8] ), 
    .C1(\jump1.n16_adj_203 ), .B1(\cube_bot[8] ), .D0(\jump1.lastPosition[7] ), 
    .C0(\jump1.n14_adj_202 ), .B0(\cube_bot[7] ), .F0(\jump1.n16_adj_203 ), 
    .F1(\jump1.n18_adj_206 ));
  jump1_SLICE_160 \jump1.SLICE_160 ( .D1(\jump1.lastPosition[8] ), 
    .C1(\jump1.n16_adj_205 ), .B1(\cube_bot[8] ), .D0(\cube_bot[7] ), 
    .C0(\jump1.n14_adj_204 ), .B0(\jump1.lastPosition[7] ), 
    .F0(\jump1.n16_adj_205 ), .F1(\jump1.n18_adj_207 ));
  jump1_SLICE_164 \jump1.SLICE_164 ( .D1(\cube_bot[0] ), .C1(\jump1.n12809 ), 
    .B1(\cube_bot[1] ), .A1(\cube_bot[2] ), .D0(\cube_bot[4] ), 
    .C0(\cube_bot[3] ), .F0(\jump1.n12809 ), .F1(\jump1.n12020 ));
  jump1_SLICE_167 \jump1.SLICE_167 ( .D1(\jump1.n2135[7] ), .C1(\jump1.n80 ), 
    .B1(lastPosition_3__N_121), .A1(n3622), .D0(\jump1.lastPosition[9] ), 
    .C0(\jump1.n18_adj_207 ), .B0(\cube_bot[9] ), .F0(\jump1.n80 ), 
    .F1(\jump1.lastPosition_0__N_124 ));
  jump1_SLICE_168 \jump1.SLICE_168 ( .D1(\jump1.n4_adj_211 ), 
    .C1(\cube_bot[8] ), .B1(lastPosition_3__N_121), .D0(\cube_bot[9] ), 
    .B0(\cube_bot[8] ), .F0(\jump1.n3620 ), .F1(\jump1.cube_bot_4__N_70 ));
  jump1_SLICE_169 \jump1.SLICE_169 ( .D1(lastPosition_3__N_121), .C1(n3622), 
    .D0(\jump1.n3620 ), .C0(\jump1.n44 ), .B0(\cube_bot[6] ), 
    .A0(\cube_bot[7] ), .F0(n3622), .F1(n1891));
  jump1_SLICE_170 \jump1.SLICE_170 ( .D1(\jump1.lastPosition[2] ), 
    .C1(\jump1.n4_adj_208 ), .B1(\cube_bot[2] ), .D0(\jump1.lastPosition[0] ), 
    .C0(\jump1.lastPosition[1] ), .B0(\cube_bot[0] ), .A0(\cube_bot[1] ), 
    .F0(\jump1.n4_adj_208 ), .F1(\jump1.n6_adj_209 ));
  cube_gen1_SLICE_174 \cube_gen1.SLICE_174 ( .D1(\cube_bot[4] ), 
    .C1(\cube_gen1.n8_c ), .B1(\row[4] ), .D0(\cube_bot[3] ), 
    .C0(\cube_gen1.n6_adj_194 ), .A0(\row[3] ), .F0(\cube_gen1.n8_c ), 
    .F1(\cube_gen1.n10_c ));
  cube_gen1_SLICE_177 \cube_gen1.SLICE_177 ( .D1(n12776), 
    .C1(\cube_gen1.n11986 ), .B1(\cube_gen1.n6881 ), .A1(\cube_gen1.n6876 ), 
    .D0(\row[8] ), .C0(\cube_gen1.n12807 ), .B0(\row[9] ), 
    .A0(\cube_gen1.n9266 ), .F0(\cube_gen1.n11986 ), .F1(\cube_gen1.n9 ));
  cube_gen1_SLICE_178 \cube_gen1.SLICE_178 ( .D1(\row[6] ), 
    .C1(\cube_gen1.n12_c ), .B1(\cube_bot[6] ), .D0(\row[5] ), 
    .C0(\cube_gen1.n10_c ), .A0(\cube_bot[5] ), .F0(\cube_gen1.n12_c ), 
    .F1(\cube_gen1.n14_c ));
  cube_gen1_SLICE_180 \cube_gen1.SLICE_180 ( .D1(\row[8] ), 
    .C1(\cube_gen1.n16_c ), .B1(\cube_bot[8] ), .D0(\row[7] ), 
    .C0(\cube_gen1.n14_c ), .B0(\cube_bot[7] ), .F0(\cube_gen1.n16_c ), 
    .F1(\cube_gen1.n18_adj_165 ));
  cube_gen1_SLICE_182 \cube_gen1.SLICE_182 ( .D1(\row[1] ), 
    .C1(frameClk_N_150), .B1(\row[4] ), .A1(\row[3] ), .D0(\row[0] ), 
    .B0(\row[2] ), .F0(frameClk_N_150), .F1(\cube_gen1.n4_adj_186 ));
  vga_1_SLICE_183 \vga_1.SLICE_183 ( .D1(frameClk_N_149), 
    .C1(\vga_1.frameClk_N_148 ), .B1(\row[9] ), .A1(frameClk_N_150), 
    .D0(\vga_1.n9333 ), .C0(\row[1] ), .F0(\vga_1.frameClk_N_148 ), 
    .F1(frameClk));
  cube_gen1_SLICE_184 \cube_gen1.SLICE_184 ( .D1(\col[6] ), .C1(\col[7] ), 
    .B1(\col[5] ), .A1(\col[8] ), .D0(\col[7] ), .C0(\col[6] ), .B0(\col[8] ), 
    .A0(\col[5] ), .F0(\cube_gen1.rgb_c_5_N_130 ), .F1(n16121));
  cube_gen1_SLICE_185 \cube_gen1.SLICE_185 ( .D1(rgb_c_5_N_131), 
    .C1(\cube_gen1.rgb_c_5_N_129 ), .B1(\cube_gen1.rgb_c_5_N_130 ), 
    .A1(\cube_gen1.rgb_c_5_N_128 ), .D0(\cube_gen1.n8_adj_166 ), .C0(n6919), 
    .B0(\col[2] ), .A0(\col[8] ), .F0(\cube_gen1.rgb_c_5_N_129 ), .F1(rgb_c_5));
  cube_gen1_SLICE_187 \cube_gen1.SLICE_187 ( .D1(n340), .C1(n6919), 
    .B1(\col[8] ), .D0(\col[6] ), .C0(\col[7] ), .B0(\col[5] ), .F0(n6919), 
    .F1(\cube_gen1.backgroundROM1.n13229 ));
  cube_gen1_SLICE_190 \cube_gen1.SLICE_190 ( .D1(\col[6] ), 
    .C1(\cube_gen1.n6943 ), .B1(\col[7] ), .A1(\col[8] ), .D0(\col[4] ), 
    .C0(\col[3] ), .B0(\col[5] ), .F0(\cube_gen1.n6943 ), 
    .F1(\cube_gen1.backgroundROM1.n6945 ));
  cube_gen1_SLICE_192 \cube_gen1.SLICE_192 ( .D1(\col[4] ), 
    .C1(\cube_gen1.n6931 ), .B1(\col[2] ), .A1(\col[3] ), .D0(\col[6] ), 
    .C0(\col[5] ), .F0(\cube_gen1.n6931 ), .F1(\cube_gen1.n13232 ));
  cube_gen1_SLICE_194 \cube_gen1.SLICE_194 ( .D1(\cube_gen1.n12785 ), 
    .C1(\cube_gen1.n4_c ), .B1(n16), .A1(\col[8] ), .D0(n14), 
    .C0(\spikeArr[10] ), .F0(\cube_gen1.n4_c ), .F1(\cube_gen1.n6880 ));
  cube_gen1_SLICE_196 \cube_gen1.SLICE_196 ( .D1(\cube_gen1.n912 ), 
    .C1(\cube_gen1.n6879 ), .B1(\cube_gen1.n6880 ), .A1(\cube_gen1.n6885 ), 
    .D0(\cube_gen1.n6875 ), .C0(n598), .B0(\spikeArr[8] ), .A0(n675), 
    .F0(\cube_gen1.n6879 ), .F1(\cube_gen1.n9156 ));
  cube_gen1_SLICE_197 \cube_gen1.SLICE_197 ( .D1(\cube_gen1.n9158 ), 
    .C1(\cube_gen1.n9146 ), .B1(\cube_gen1.n6880 ), .A1(\cube_gen1.n9154 ), 
    .D0(\cube_gen1.n6879 ), .C0(\cube_gen1.n6885 ), .F0(\cube_gen1.n9146 ), 
    .F1(\cube_gen1.n13045 ));
  cube_gen1_SLICE_198 \cube_gen1.SLICE_198 ( .D0(n6882), 
    .C0(\cube_gen1.n9116 ), .B0(\cube_gen1.n6876 ), .F0(\cube_gen1.n9154 ));
  cube_gen1_SLICE_200 \cube_gen1.SLICE_200 ( .D1(\cube_gen1.n9144 ), 
    .C1(\cube_gen1.n9148 ), .B1(\cube_gen1.n9116 ), .A1(\cube_gen1.n9146 ), 
    .D0(\cube_gen1.n6876 ), .C0(\cube_gen1.n6877 ), .B0(\cube_gen1.n6883 ), 
    .A0(n6882), .F0(\cube_gen1.n9148 ), .F1(\cube_gen1.n12725 ));
  cube_gen1_SLICE_202 \cube_gen1.SLICE_202 ( .D1(n9087), .C1(n12806), 
    .B1(\row[2] ), .A1(\row[3] ), .D0(\row[4] ), .C0(\row[5] ), .F0(n12806), 
    .F1(\cube_gen1.n12807 ));
  cube_gen1_SLICE_204 \cube_gen1.SLICE_204 ( .D1(\cube_gen1.n6875 ), .C1(n521), 
    .B1(n598), .A1(\spikeArr[7] ), .D0(n87), .C0(n2072), .B0(\col[6] ), 
    .A0(n12), .F0(n521), .F1(\cube_gen1.n6884 ));
  cube_gen1_SLICE_206 \cube_gen1.SLICE_206 ( .D1(\cube_gen1.n1450 ), 
    .C1(\cube_gen1.n61 ), .D0(\cube_gen1.n3670 ), .C0(\cube_gen1.n4_adj_169 ), 
    .B0(\row[5] ), .A0(\cube_gen1.n9266 ), .F0(\cube_gen1.n61 ), 
    .F1(\cube_gen1.n1451 ));
  cube_gen1_SLICE_207 \cube_gen1.SLICE_207 ( .D1(\row[3] ), .C1(n11), 
    .B1(\row[2] ), .A1(\row[4] ), .D0(\row[0] ), .C0(\row[1] ), .F0(n11), 
    .F1(\cube_gen1.n4_adj_169 ));
  cube_gen1_SLICE_208 \cube_gen1.SLICE_208 ( .D1(\cube_gen1.n61 ), 
    .C1(\cube_gen1.n1373 ), .B1(\cube_gen1.n1296 ), 
    .A1(\cube_gen1.n13_adj_183 ), .C0(\cube_gen1.n61 ), .A0(rgb_c_1_N_140), 
    .F0(\cube_gen1.n6875 ), .F1(\cube_gen1.n6961 ));
  cube_gen1_SLICE_209 \cube_gen1.SLICE_209 ( .D1(\cube_gen1.n6877 ), 
    .C1(\cube_gen1.n6878 ), .B1(\cube_gen1.n6883 ), .A1(n6882), .D0(n521), 
    .C0(n58), .B0(\cube_gen1.n6875 ), .A0(\spikeArr[6] ), 
    .F0(\cube_gen1.n6878 ), .F1(\cube_gen1.n8_adj_172 ));
  cube_gen1_SLICE_211 \cube_gen1.SLICE_211 ( .D1(\cube_gen1.n6878 ), 
    .C1(\cube_gen1.n6884 ), .D0(\cube_gen1.n6877 ), .C0(\cube_gen1.n6883 ), 
    .B0(\cube_gen1.n6884 ), .A0(\cube_gen1.n6878 ), .F0(\cube_gen1.n9158 ), 
    .F1(\cube_gen1.n9144 ));
  cube_gen1_SLICE_212 \cube_gen1.SLICE_212 ( .D0(\cube_gen1.n9158 ), 
    .C0(\cube_gen1.n9156 ), .B0(\cube_gen1.n61 ), .A0(\cube_gen1.n9154 ), 
    .F0(\cube_gen1.n12782 ));
  cube_gen1_SLICE_213 \cube_gen1.SLICE_213 ( .D0(\cube_gen1.n12103 ), 
    .C0(\cube_gen1.n4_adj_184 ), .B0(\cube_gen1.n12782 ), 
    .A0(\cube_gen1.n8_adj_185 ), .F0(\cube_gen1.n6805 ));
  cube_gen1_SLICE_214 \cube_gen1.SLICE_214 ( .D1(\cube_gen1.n61 ), 
    .C1(\cube_gen1.n4_adj_170 ), .B1(rgb_c_1_N_140), .A1(\spikeArr[4] ), 
    .D0(n87), .C0(n64), .B0(n2072), .A0(n7827), .F0(\cube_gen1.n4_adj_170 ), 
    .F1(\cube_gen1.n6877 ));
  vga_1_SLICE_215 \vga_1.SLICE_215 ( .D1(\col[9] ), .B1(\col[8] ), 
    .C0(\col[9] ), .A0(\col[8] ), .F0(n87), .F1(n5));
  cube_gen1_SLICE_216 \cube_gen1.SLICE_216 ( .D1(n12794), 
    .C1(\cube_gen1.n12740 ), .B1(n14), .A1(\col[7] ), .D0(\spikeArr[5] ), 
    .C0(n12), .A0(\col[6] ), .F0(\cube_gen1.n12740 ), .F1(\cube_gen1.n6883 ));
  cube_gen1_SLICE_218 \cube_gen1.SLICE_218 ( .D1(\vga_1.n9333 ), .C1(n9087), 
    .B1(\row[4] ), .A1(n7109), .D0(\row[1] ), .C0(\row[0] ), .F0(n9087), 
    .F1(\vga_1.VSYNC_c_N_126 ));
  cube_gen1_SLICE_222 \cube_gen1.SLICE_222 ( .D1(\cube_gen1.n9 ), 
    .C1(\cube_gen1.n7 ), .A1(\cube_gen1.n8_adj_172 ), .D0(\cube_gen1.n6879 ), 
    .C0(\cube_gen1.n6884 ), .B0(\cube_gen1.n6885 ), .A0(\cube_gen1.n6880 ), 
    .F0(\cube_gen1.n7 ), .F1(\cube_gen1.n12722 ));
  cube_gen1_SLICE_223 \cube_gen1.SLICE_223 ( .D1(\cube_gen1.n6805 ), 
    .C1(\cube_gen1.n9466 ), .D0(\cube_gen1.n912 ), .C0(\cube_gen1.n8_adj_172 ), 
    .B0(\cube_gen1.n7 ), .A0(\cube_gen1.n9 ), .F0(\cube_gen1.n9466 ), 
    .F1(\cube_gen1.rgb_c_0_N_144 ));
  cube_gen1_SLICE_225 \cube_gen1.SLICE_225 ( .D1(\cube_gen1.rgb_c_2_N_137 ), 
    .C1(\cube_gen1.rgb_c_4_N_133 ), .B1(\cube_gen1.rgb_c_0_N_145 ), 
    .A1(rgb_c_5), .D0(\cube_gen1.n6805 ), .C0(\cube_gen1.n13045 ), 
    .B0(\cube_gen1.n12722 ), .A0(\cube_gen1.n912 ), 
    .F0(\cube_gen1.rgb_c_4_N_133 ), .F1(rgb_c_4));
  cube_gen1_SLICE_228 \cube_gen1.SLICE_228 ( .D1(\cube_gen1.n9466 ), 
    .C1(\cube_gen1.n3670 ), .B1(\cube_gen1.n13034 ), .A1(\cube_gen1.n11969 ), 
    .D0(\row[8] ), .C0(\row[9] ), .F0(\cube_gen1.n3670 ), 
    .F1(\cube_gen1.rgb_c_0_N_145 ));
  cube_gen1_SLICE_230 \cube_gen1.SLICE_230 ( .D1(\cube_gen1.n4_adj_173 ), 
    .C1(\cube_gen1.spikeInterval_1__N_82[2] ), .B1(\col[2] ), 
    .D0(\spikeInterval[2] ), .C0(\spikeInterval[0] ), .B0(\spikeInterval[1] ), 
    .F0(\cube_gen1.spikeInterval_1__N_82[2] ), .F1(n6_adj_217));
  cube_gen1_SLICE_231 \cube_gen1.SLICE_231 ( .D1(\col[0] ), .C1(\col[1] ), 
    .B1(\col[4] ), .A1(\col[3] ), .D0(\col[0] ), .C0(\spikeInterval[0] ), 
    .B0(\col[1] ), .A0(\spikeInterval[1] ), .F0(\cube_gen1.n4_adj_173 ), 
    .F1(\cube_gen1.n8_adj_166 ));
  cube_gen1_SLICE_232 \cube_gen1.SLICE_232 ( .D1(rgb_c_1_N_140), .C1(n1291), 
    .B1(\spikeArr[16] ), .A1(n1214), .D0(n7827), .C0(\col[7] ), .B0(\col[9] ), 
    .A0(\col[8] ), .F0(n1291), .F1(\cube_gen1.n1296 ));
  cube_gen1_SLICE_236 \cube_gen1.SLICE_236 ( .D1(rgb_c_1_N_140), .C1(n1445), 
    .B1(\spikeArr[18] ), .A1(n1368), .D0(n6), .C0(n12), .B0(\col[9] ), 
    .A0(\col[6] ), .F0(n1445), .F1(\cube_gen1.n1450 ));
  cube_gen1_SLICE_242 \cube_gen1.SLICE_242 ( .D1(n1445), .C1(\cube_gen1.n20 ), 
    .B1(rgb_c_1_N_140), .A1(\spikeArr[19] ), .D0(\col[9] ), 
    .C0(\cube_gen1.n16_adj_178 ), .A0(\col[8] ), .F0(\cube_gen1.n20 ), 
    .F1(\cube_gen1.n1527 ));
  cube_gen1_SLICE_245 \cube_gen1.SLICE_245 ( .D1(\cube_gen1.n1219 ), 
    .C1(\cube_gen1.n9348 ), .B1(\cube_gen1.n61 ), .A1(\cube_gen1.n1142 ), 
    .D0(\cube_gen1.n1065 ), .C0(\cube_gen1.n988 ), .F0(\cube_gen1.n9348 ), 
    .F1(\cube_gen1.n4_adj_184 ));
  cube_gen1_SLICE_246 \cube_gen1.SLICE_246 ( .D1(\cube_gen1.n9313 ), 
    .C1(\cube_gen1.n14_adj_179 ), .B1(\cube_gen1.n13 ), .A1(\cube_gen1.n61 ), 
    .D0(\cube_gen1.n1065 ), .C0(\cube_gen1.n1373 ), .B0(\cube_gen1.n1527 ), 
    .A0(\cube_gen1.n1219 ), .F0(\cube_gen1.n14_adj_179 ), 
    .F1(\cube_gen1.n11969 ));
  cube_gen1_SLICE_249 \cube_gen1.SLICE_249 ( .D1(\cube_gen1.rgb_c_2_N_137 ), 
    .C1(rgb_c_5), .D0(\cube_gen1.rgb_c_0_N_145 ), 
    .C0(\cube_gen1.rgb_c_0_N_144 ), .B0(rgb_c_5), 
    .A0(\cube_gen1.rgb_c_2_N_137 ), .F0(rgb_c_2), .F1(rgb_c_3));
  cube_gen1_SLICE_250 \cube_gen1.SLICE_250 ( .D1(rgb_c_5), 
    .C1(\cube_gen1.rgb_c_2_N_137 ), .D0(\cube_gen1.n12983 ), 
    .C0(\cube_gen1.n4_adj_186 ), .B0(\cube_gen1.n9428 ), .A0(n6817), 
    .F0(\cube_gen1.rgb_c_2_N_137 ), .F1(\cube_gen1.rgb_c_0_N_143 ));
  cube_gen1_SLICE_252 \cube_gen1.SLICE_252 ( .D1(\cube_gen1.rgb_c_0_N_143 ), 
    .C1(\cube_gen1.rgb_c_0_N_142 ), .B1(\cube_gen1.rgb_c_0_N_144 ), 
    .A1(\cube_gen1.rgb_c_0_N_145 ), .D0(\cube_gen1.background[0] ), 
    .C0(rgb_c_1_N_140), .F0(\cube_gen1.rgb_c_0_N_142 ), .F1(rgb_c_0));
  cube_gen1_SLICE_254 \cube_gen1.SLICE_254 ( .D1(\row[2] ), 
    .C1(\cube_gen1.n4_adj_180 ), .B1(\cube_bot[2] ), .D0(\row[1] ), 
    .C0(\row[0] ), .B0(\cube_bot[1] ), .A0(\cube_bot[0] ), 
    .F0(\cube_gen1.n4_adj_180 ), .F1(\cube_gen1.n6_adj_194 ));
  cube_gen1_SLICE_256 \cube_gen1.SLICE_256 ( .D1(\row[4] ), .C1(n6817), 
    .B1(\row[3] ), .A1(\vga_1.n6_adj_155 ), .D0(\row[5] ), .C0(\row[7] ), 
    .A0(\row[6] ), .F0(n6817), .F1(\vga_1.VSYNC_c_N_127 ));
  cube_gen1_SLICE_258 \cube_gen1.SLICE_258 ( .D0(\cube_gen1.n912 ), 
    .C0(\cube_gen1.n12725 ), .B0(\cube_gen1.n6880 ), .F0(\cube_gen1.n9313 ));
  cube_gen1_SLICE_259 \cube_gen1.SLICE_259 ( .D1(\cube_gen1.n12828 ), 
    .C1(\cube_gen1.n989 ), .B1(\cube_gen1.n9313 ), .A1(\cube_gen1.n6961 ), 
    .D0(\cube_gen1.n988 ), .B0(\cube_gen1.n61 ), .F0(\cube_gen1.n989 ), 
    .F1(\cube_gen1.n8_adj_185 ));
  cube_gen1_SLICE_261 \cube_gen1.SLICE_261 ( .D0(\cube_gen1.n9156 ), 
    .C0(\cube_gen1.n6963 ), .B0(\cube_gen1.n9158 ), .A0(\cube_gen1.n9154 ), 
    .F0(\cube_gen1.n12103 ));
  cube_gen1_SLICE_262 \cube_gen1.SLICE_262 ( .D1(\row[5] ), 
    .C1(\cube_gen1.n9428 ), .B1(\row[7] ), .A1(\row[6] ), .D0(\row[1] ), 
    .C0(\row[3] ), .B0(\row[2] ), .A0(\row[4] ), .F0(\cube_gen1.n9428 ), 
    .F1(\cube_gen1.n13034 ));
  cube_gen1_SLICE_265 \cube_gen1.SLICE_265 ( .D1(\cube_gen1.n61 ), 
    .C1(\cube_gen1.n9138 ), .B1(\cube_gen1.n12725 ), .A1(\cube_gen1.n9348 ), 
    .D0(\cube_gen1.n6880 ), .C0(\cube_gen1.n912 ), .F0(\cube_gen1.n9138 ), 
    .F1(\cube_gen1.n12726 ));
  cube_gen1_SLICE_266 \cube_gen1.SLICE_266 ( .D1(\cube_gen1.n1451 ), 
    .C1(\cube_gen1.n4_adj_181 ), .B1(\cube_gen1.n12782 ), 
    .A1(\cube_gen1.n13040 ), .D0(\cube_gen1.n9406 ), .C0(\cube_gen1.n1527 ), 
    .B0(\cube_gen1.n1450 ), .A0(\cube_gen1.n61 ), .F0(\cube_gen1.n4_adj_181 ), 
    .F1(\cube_gen1.n13_adj_183 ));
  cube_gen1_SLICE_268 \cube_gen1.SLICE_268 ( .D1(\cube_gen1.n61 ), .C1(n12776), 
    .B1(\cube_gen1.n6881 ), .D0(n6), .C0(rgb_c_5_N_131), .B0(n7827), 
    .A0(\spikeArr[0] ), .F0(n12776), .F1(\cube_gen1.n9116 ));
  cube_gen1_SLICE_270 \cube_gen1.SLICE_270 ( .D1(\row[2] ), 
    .C1(\cube_gen1.n4_adj_187 ), .A1(\cube_bot[2] ), .D0(\row[1] ), 
    .C0(\row[0] ), .B0(\cube_bot[0] ), .A0(\cube_bot[1] ), 
    .F0(\cube_gen1.n4_adj_187 ), .F1(\cube_gen1.n6_adj_188 ));
  cube_gen1_SLICE_272 \cube_gen1.SLICE_272 ( .D1(\row[4] ), 
    .C1(\cube_gen1.n8_adj_189 ), .A1(\cube_bot[4] ), .D0(\row[3] ), 
    .C0(\cube_gen1.n6_adj_188 ), .B0(\cube_bot[3] ), 
    .F0(\cube_gen1.n8_adj_189 ), .F1(\cube_gen1.n10_adj_190 ));
  cube_gen1_SLICE_274 \cube_gen1.SLICE_274 ( .D0(\cube_bot[5] ), 
    .C0(\cube_bot[6] ), .F0(\cube_gen1.n13867 ));
  cube_gen1_SLICE_275 \cube_gen1.SLICE_275 ( .D1(\cube_gen1.n13864 ), 
    .C1(\cube_gen1.n16_adj_193 ), .B1(\row[8] ), .A1(\cube_bot[8] ), 
    .D0(\cube_gen1.n13867 ), .C0(\cube_gen1.n14_adj_192 ), .B0(\row[7] ), 
    .A0(\cube_bot[7] ), .F0(\cube_gen1.n16_adj_193 ), .F1(\cube_gen1.n18 ));
  cube_gen1_SLICE_276 \cube_gen1.SLICE_276 ( .D1(\cube_bot[8] ), 
    .C1(\cube_bot[7] ), .B1(\cube_bot[6] ), .A1(\cube_bot[5] ), 
    .D0(\cube_bot[5] ), .C0(\cube_bot[6] ), .B0(\cube_bot[7] ), 
    .F0(\cube_gen1.n13864 ), .F1(\cube_gen1.n8_adj_163 ));
  cube_gen1_backgroundROM1_SLICE_278 \cube_gen1.backgroundROM1.SLICE_278 ( 
    .D1(\row[3] ), .B1(\row[4] ), .D0(\row[2] ), .C0(\row[3] ), .F0(n7109), 
    .F1(frameClk_N_149));
  cube_gen1_backgroundROM1_SLICE_279 \cube_gen1.backgroundROM1.SLICE_279 ( 
    .D1(\cube_gen1.backgroundROM1.n9468 ), 
    .C1(\cube_gen1.backgroundROM1.n6992 ), .A1(\col[9] ), 
    .D0(\cube_gen1.backgroundROM1.n4_adj_160 ), 
    .C0(\cube_gen1.backgroundROM1.n8058 ), .B0(n7109), .A0(n11131), 
    .F0(\cube_gen1.backgroundROM1.n6992 ), 
    .F1(\cube_gen1.backgroundROM1.n6993 ));
  cube_gen1_backgroundROM1_SLICE_282 \cube_gen1.backgroundROM1.SLICE_282 ( 
    .D1(\cube_gen1.backgroundROM1.n7030 ), 
    .C1(\cube_gen1.backgroundROM1.n13242 ), .B1(n6), .A1(n4), .D0(\col[5] ), 
    .C0(\col[6] ), .A0(n340), .F0(\cube_gen1.backgroundROM1.n13242 ), 
    .F1(\cube_gen1.backgroundROM1.n13246 ));
  cube_gen1_backgroundROM1_SLICE_283 \cube_gen1.backgroundROM1.SLICE_283 ( 
    .D1(\row[2] ), .C1(\row[4] ), .D0(\row[3] ), .C0(\row[2] ), .B0(\row[4] ), 
    .F0(\cube_gen1.backgroundROM1.n7030 ), 
    .F1(\cube_gen1.backgroundROM1.n12971 ));
  cube_gen1_backgroundROM1_SLICE_284 \cube_gen1.backgroundROM1.SLICE_284 ( 
    .D1(\col[6] ), .C1(n336), .B1(\col[5] ), .A1(\col[4] ), .D0(\col[2] ), 
    .B0(\col[3] ), .F0(n336), .F1(\cube_gen1.backgroundROM1.n20250 ));
  vga_1_SLICE_285 \vga_1.SLICE_285 ( .D1(n336), .C1(\vga_1.n13 ), 
    .B1(\col[1] ), .A1(\col[4] ), .D0(\col[8] ), .C0(n6919), .B0(\col[9] ), 
    .A0(\col[0] ), .F0(\vga_1.n13 ), .F1(col_0__N_58));
  cube_gen1_backgroundROM1_SLICE_286 \cube_gen1.backgroundROM1.SLICE_286 ( 
    .D1(n11131), .C1(\cube_gen1.backgroundROM1.n6996 ), .B1(\col[9] ), 
    .D0(\cube_gen1.backgroundROM1.n15193 ), 
    .C0(\cube_gen1.backgroundROM1.n9468 ), .B0(n7109), .A0(n6), 
    .F0(\cube_gen1.backgroundROM1.n6996 ), 
    .F1(\cube_gen1.backgroundROM1.n13208 ));
  cube_gen1_backgroundROM1_SLICE_288 \cube_gen1.backgroundROM1.SLICE_288 ( 
    .D1(\cube_gen1.backgroundROM1.n6955 ), 
    .C1(\cube_gen1.backgroundROM1.n7174 ), .B1(n340), .A1(\col[8] ), 
    .D0(\cube_gen1.backgroundROM1.n9242 ), 
    .C0(\cube_gen1.backgroundROM1.n20250 ), .B0(n7109), .A0(\col[7] ), 
    .F0(\cube_gen1.backgroundROM1.n7174 ), 
    .F1(\cube_gen1.backgroundROM1.n7136 ));
  cube_gen1_backgroundROM1_SLICE_289 \cube_gen1.backgroundROM1.SLICE_289 ( 
    .D1(n340), .C1(\cube_gen1.backgroundROM1.n6955 ), .A1(\col[8] ), 
    .D0(\col[6] ), .C0(\col[7] ), .B0(\col[5] ), 
    .F0(\cube_gen1.backgroundROM1.n6955 ), 
    .F1(\cube_gen1.backgroundROM1.n9468 ));
  cube_gen1_backgroundROM1_SLICE_290 \cube_gen1.backgroundROM1.SLICE_290 ( 
    .D1(\cube_gen1.backgroundROM1.n9468 ), 
    .C1(\cube_gen1.backgroundROM1.n7104 ), .B1(\col[9] ), 
    .D0(\cube_gen1.backgroundROM1.n6955 ), 
    .C0(\cube_gen1.backgroundROM1.n7138 ), .B0(\col[8] ), .A0(n340), 
    .F0(\cube_gen1.backgroundROM1.n7104 ), 
    .F1(\cube_gen1.backgroundROM1.n7003 ));
  cube_gen1_backgroundROM1_SLICE_292 \cube_gen1.backgroundROM1.SLICE_292 ( 
    .D1(\cube_gen1.backgroundROM1.n12971 ), .C1(\cube_gen1.backgroundROM1.n8 ), 
    .B1(n6), .A1(\col[9] ), .D0(\cube_gen1.backgroundROM1.n7111 ), 
    .C0(\cube_gen1.backgroundROM1.n6945 ), .B0(\col[2] ), .A0(\row[3] ), 
    .F0(\cube_gen1.backgroundROM1.n8 ), .F1(\cube_gen1.backgroundROM1.n7049 ));
  cube_gen1_backgroundROM1_SLICE_293 \cube_gen1.backgroundROM1.SLICE_293 ( 
    .D1(\row[4] ), .C1(\row[5] ), .B1(\row[6] ), .D0(\row[5] ), .C0(\row[6] ), 
    .F0(\cube_gen1.backgroundROM1.n7111 ), 
    .F1(\cube_gen1.backgroundROM1.n4_adj_160 ));
  cube_gen1_backgroundROM1_SLICE_296 \cube_gen1.backgroundROM1.SLICE_296 ( 
    .D1(\cube_gen1.backgroundROM1.n13005 ), 
    .C1(\cube_gen1.backgroundROM1.n6_adj_157 ), .B1(\row[6] ), 
    .A1(\cube_gen1.backgroundROM1.n13220 ), .D0(\row[4] ), .C0(\col[4] ), 
    .B0(n6), .A0(\col[5] ), .F0(\cube_gen1.backgroundROM1.n6_adj_157 ), 
    .F1(\cube_gen1.backgroundROM1.n20 ));
  cube_gen1_backgroundROM1_SLICE_298 \cube_gen1.backgroundROM1.SLICE_298 ( 
    .D1(\row[2] ), .C1(\row[4] ), .B1(\col[6] ), .A1(\col[8] ), .D0(\row[5] ), 
    .C0(\row[2] ), .B0(\col[2] ), .A0(\col[6] ), 
    .F0(\cube_gen1.backgroundROM1.n10_adj_158 ), 
    .F1(\cube_gen1.backgroundROM1.n12979 ));
  cube_gen1_backgroundROM1_SLICE_299 \cube_gen1.backgroundROM1.SLICE_299 ( 
    .D1(\cube_gen1.backgroundROM1.n10_adj_158 ), 
    .C1(\cube_gen1.backgroundROM1.n17 ), .B1(\cube_gen1.backgroundROM1.n20 ), 
    .A1(\row[3] ), .D0(\col[9] ), .C0(\col[7] ), .A0(\col[8] ), 
    .F0(\cube_gen1.backgroundROM1.n17 ), 
    .F1(\cube_gen1.backgroundROM1.n12518 ));
  cube_gen1_backgroundROM1_SLICE_301 \cube_gen1.backgroundROM1.SLICE_301 ( 
    .D1(\cube_gen1.backgroundROM1.n20250 ), 
    .C1(\cube_gen1.backgroundROM1.n9242 ), .B1(\row[4] ), .A1(\col[7] ), 
    .D0(\col[4] ), .C0(\col[5] ), .B0(\col[6] ), 
    .F0(\cube_gen1.backgroundROM1.n9242 ), 
    .F1(\cube_gen1.backgroundROM1.n7138 ));
  cube_gen1_backgroundROM1_SLICE_304 \cube_gen1.backgroundROM1.SLICE_304 ( 
    .D1(\col[9] ), .C1(\cube_gen1.backgroundROM1.n7068 ), .B1(\col[6] ), 
    .D0(\row[3] ), .C0(\row[2] ), .A0(\row[4] ), 
    .F0(\cube_gen1.backgroundROM1.n7068 ), 
    .F1(\cube_gen1.backgroundROM1.n13223 ));
  cube_gen1_backgroundROM1_SLICE_306 \cube_gen1.backgroundROM1.SLICE_306 ( 
    .D1(\col[7] ), .C1(\col[3] ), .B1(\col[4] ), .A1(\col[2] ), .D0(\col[2] ), 
    .C0(\col[7] ), .F0(\cube_gen1.backgroundROM1.n13022 ), .F1(n16_adj_219));
  cube_gen1_backgroundROM1_SLICE_307 \cube_gen1.backgroundROM1.SLICE_307 ( 
    .D1(\cube_gen1.backgroundROM1.n13022 ), .C1(n6946), .B1(\col[4] ), 
    .A1(\col[6] ), .D0(\col[3] ), .C0(\col[5] ), .B0(\col[8] ), .F0(n6946), 
    .F1(\cube_gen1.backgroundROM1.n13230 ));
  cube_gen1_backgroundROM1_SLICE_308 \cube_gen1.backgroundROM1.SLICE_308 ( 
    .D1(\row[3] ), .C1(\row[7] ), .B1(\row[9] ), .A1(\row[6] ), .D0(\row[6] ), 
    .C0(\row[3] ), .B0(\col[9] ), .A0(\col[7] ), 
    .F0(\cube_gen1.backgroundROM1.n10_adj_159 ), .F1(\vga_1.n12_c ));
  cube_gen1_backgroundROM1_SLICE_309 \cube_gen1.backgroundROM1.SLICE_309 ( 
    .D1(\cube_gen1.backgroundROM1.n17 ), .C1(\cube_gen1.backgroundROM1.n19 ), 
    .B1(\cube_gen1.n6943 ), .A1(\col[2] ), 
    .D0(\cube_gen1.backgroundROM1.n12979 ), 
    .C0(\cube_gen1.backgroundROM1.n13223 ), 
    .B0(\cube_gen1.backgroundROM1.n10_adj_159 ), .A0(\row[5] ), 
    .F0(\cube_gen1.backgroundROM1.n19 ), 
    .F1(\cube_gen1.backgroundROM1.n12486 ));
  cube_gen1_backgroundROM1_SLICE_314 \cube_gen1.backgroundROM1.SLICE_314 ( 
    .D1(\cube_gen1.backgroundROM1.n13609 ), 
    .C1(\cube_gen1.backgroundROM1.n13196 ), .A1(\row[6] ), 
    .D0(\cube_gen1.backgroundROM1.n7003 ), 
    .C0(\cube_gen1.backgroundROM1.n13621 ), .A0(\row[5] ), 
    .F0(\cube_gen1.backgroundROM1.n13196 ), 
    .F1(\cube_gen1.backgroundROM1.n13197 ));
  cube_gen1_backgroundROM1_SLICE_316 \cube_gen1.backgroundROM1.SLICE_316 ( 
    .D1(\cube_gen1.backgroundROM1.n13615 ), 
    .C1(\cube_gen1.backgroundROM1.n4_adj_161 ), .B1(\row[5] ), .A1(\row[6] ), 
    .D0(\cube_gen1.backgroundROM1.n7035 ), 
    .C0(\cube_gen1.backgroundROM1.n6922 ), .B0(\col[9] ), .A0(n340), 
    .F0(\cube_gen1.backgroundROM1.n4_adj_161 ), 
    .F1(\cube_gen1.backgroundROM1.n32765_adj_162 ));
  cube_gen1_backgroundROM1_SLICE_317 \cube_gen1.backgroundROM1.SLICE_317 ( 
    .D1(\col[6] ), .C1(\col[7] ), .B1(\col[5] ), .A1(\col[8] ), .D0(\col[7] ), 
    .C0(\col[6] ), .B0(\col[8] ), .A0(\col[5] ), 
    .F0(\cube_gen1.backgroundROM1.n6922 ), 
    .F1(\cube_gen1.backgroundROM1.n7035 ));
  cube_gen1_backgroundROM1_SLICE_318 \cube_gen1.backgroundROM1.SLICE_318 ( 
    .D1(\col[7] ), .C1(n4), .A1(\col[8] ), .D0(\col[5] ), .C0(\col[2] ), 
    .B0(\col[3] ), .A0(\col[4] ), .F0(n4), 
    .F1(\cube_gen1.backgroundROM1.n13227 ));
  vga_1_SLICE_321 \vga_1.SLICE_321 ( .D1(\row[9] ), .C1(\vga_1.n9333 ), 
    .B1(\col[9] ), .D0(\row[8] ), .C0(\row[5] ), .B0(\row[7] ), .A0(\row[6] ), 
    .F0(\vga_1.n9333 ), .F1(rgb_c_5_N_131));
  vga_1_SLICE_322 \vga_1.SLICE_322 ( .D1(\col[4] ), .C1(\vga_1.n8_adj_154 ), 
    .B1(\col[5] ), .A1(\col[6] ), .D0(\col[2] ), .B0(\col[3] ), 
    .F0(\vga_1.n8_adj_154 ), .F1(\vga_1.HSYNC_c_N_125 ));
  spikeMove1_SLICE_324 \spikeMove1.SLICE_324 ( .D1(\spikeInterval[0] ), 
    .C1(\spikeMove1.n6 ), .B1(\spikeInterval[4] ), .A1(\spikeInterval[1] ), 
    .D0(\spikeInterval[3] ), .C0(\spikeInterval[2] ), .F0(\spikeMove1.n6 ), 
    .F1(\spikeMove1.rollClk_N_151 ));
  jump1_SLICE_330 \jump1.SLICE_330 ( .DI1(\jump1.cube_bot_6__N_65 ), 
    .D1(lastPosition_3__N_121), .C1(n3607), .B1(n3622), 
    .A1(\jump1.cube_bot_9__N_59[4] ), .D0(\cube_bot[6] ), .C0(\cube_bot[7] ), 
    .A0(\cube_bot[5] ), .LSR(cube_bot_2__N_74), .CLK(\jump1.slowClk ), 
    .Q1(\cube_bot[6] ), .F0(\jump1.n12727 ), .F1(\jump1.cube_bot_6__N_65 ));
  cube_gen1_SLICE_334 \cube_gen1.SLICE_334 ( .D1(\cube_gen1.n61 ), 
    .C1(\col[9] ), .B1(rgb_c_1_N_140), .D0(\col[9] ), .C0(\cube_gen1.n61 ), 
    .B0(\col[8] ), .A0(rgb_c_1_N_140), .F0(n12794), .F1(\cube_gen1.n12785 ));
  controller1_SLICE_339 \controller1.SLICE_339 ( 
    .D0(\controller1.slowCount[3] ), .C0(\controller1.count[8] ), 
    .B0(\controller1.controlClk_c_N_147 ), .F0(controlClk_c));
  cube_gen1_SLICE_347 \cube_gen1.SLICE_347 ( .D1(rgb_c_1_N_140), .C1(\row[8] ), 
    .D0(\cube_gen1.background[1] ), .C0(\cube_gen1.rgb_c_0_N_143 ), 
    .B0(\cube_gen1.rgb_c_0_N_145 ), .A0(rgb_c_1_N_140), .F0(rgb_c_1), 
    .F1(\cube_gen1.n12983 ));
  cube_gen1_SLICE_348 \cube_gen1.SLICE_348 ( .D0(\cube_gen1.n988 ), 
    .C0(\cube_gen1.n1450 ), .B0(\cube_gen1.n1296 ), .A0(\cube_gen1.n1142 ), 
    .F0(\cube_gen1.n13 ));
  jump1_SLICE_361 \jump1.SLICE_361 ( .DI1(\jump1.lastPosition_3__N_120[3] ), 
    .D1(\jump1.n80 ), .C1(\jump1.n2135[7] ), .B1(\cube_bot[3] ), .A1(n3622), 
    .D0(\cube_bot[4] ), .C0(\cube_bot[3] ), .B0(\cube_bot[1] ), 
    .A0(\cube_bot[2] ), .LSR(lastPosition_3__N_121), .CLK(\jump1.slowClk ), 
    .Q1(\jump1.lastPosition[3] ), .F0(\jump1.n12810 ), 
    .F1(\jump1.lastPosition_3__N_120[3] ));
  cube_gen1_backgroundROM1_SLICE_367 \cube_gen1.backgroundROM1.SLICE_367 ( 
    .D1(\col[3] ), .C1(\col[9] ), .D0(\cube_gen1.n6943 ), .C0(\row[4] ), 
    .B0(\col[9] ), .F0(\cube_gen1.backgroundROM1.n13220 ), 
    .F1(\cube_gen1.backgroundROM1.n13005 ));
  vga_1_SLICE_376 \vga_1.SLICE_376 ( .D1(\row[1] ), .C1(\row[0] ), 
    .B1(\row[2] ), .D0(\row[8] ), .C0(\row[2] ), .F0(\vga_1.n8 ), 
    .F1(\vga_1.n6_adj_155 ));
  vga_1_SLICE_382 \vga_1.SLICE_382 ( .D0(\vga_1.VSYNC_c_N_126 ), 
    .C0(\vga_1.VSYNC_c_N_127 ), .B0(\row[8] ), .A0(\row[9] ), .F0(VSYNC_c));
  SLICE_383 SLICE_383( .F0(VCC_net));
  int_rightMost_0__I_0 int_rightMost_0__I_0( .RADDR5(\int_rightMost[5] ), 
    .RADDR4(\int_rightMost[4] ), .RADDR3(\int_rightMost[3] ), 
    .RADDR2(\int_rightMost[2] ), .RADDR1(\int_rightMost[1] ), 
    .RADDR0(\int_rightMost[0] ), .RCLKE(VCC_net), .RCLK(rollClk), .RE(VCC_net), 
    .WCLKE(VCC_net), .RDATA15(\spikeArr[15] ), .RDATA14(\spikeArr[14] ), 
    .RDATA13(\spikeArr[13] ), .RDATA12(\spikeArr[12] ), 
    .RDATA11(\spikeArr[11] ), .RDATA10(\spikeArr[10] ), .RDATA9(\spikeArr[9] ), 
    .RDATA8(\spikeArr[8] ), .RDATA7(\spikeArr[7] ), .RDATA6(\spikeArr[6] ), 
    .RDATA5(\spikeArr[5] ), .RDATA4(\spikeArr[4] ), .RDATA3(\spikeArr[3] ), 
    .RDATA2(\spikeArr[2] ), .RDATA1(\spikeArr[1] ), .RDATA0(\spikeArr[0] ));
  controller1_osc \controller1.osc ( .CLKHFPU(VCC_net), .CLKHFEN(VCC_net), 
    .CLKHF(\controller1.clk ));
  mypll_1_lscc_pll_inst_u_PLL_B \mypll_1.lscc_pll_inst.u_PLL_B ( 
    .REFERENCECLK(fpga_clk_c), .FEEDBACK(\mypll_1.lscc_pll_inst.feedback_w ), 
    .RESET_N(VCC_net), .INTFBOUT(\mypll_1.lscc_pll_inst.feedback_w ), 
    .OUTGLOBAL(vga_clk));
  int_rightMost_0__I_0_2 int_rightMost_0__I_0_2( .RADDR5(\int_rightMost[5] ), 
    .RADDR4(\int_rightMost[4] ), .RADDR3(\int_rightMost[3] ), 
    .RADDR2(\int_rightMost[2] ), .RADDR1(\int_rightMost[1] ), 
    .RADDR0(\int_rightMost[0] ), .RCLKE(VCC_net), .RCLK(rollClk), .RE(VCC_net), 
    .WCLKE(VCC_net), .RDATA3(\spikeArr[19] ), .RDATA2(\spikeArr[18] ), 
    .RDATA1(\spikeArr[17] ), .RDATA0(\spikeArr[16] ));
  controllerIn controllerIn_I( .PADDI(controllerIn_c), 
    .controllerIn(controllerIn));
  fpga_clk fpga_clk_I( .PADDI(fpga_clk_c), .fpga_clk(fpga_clk));
  controlClk controlClk_I( .PADDO(controlClk_c), .controlClk(controlClk));
  controlLatch controlLatch_I( .PADDO(controlLatch_c), 
    .controlLatch(controlLatch));
  rgb_0_ \rgb[0]_I ( .PADDO(rgb_c_0), .rgb0(rgb[0]));
  rgb_1_ \rgb[1]_I ( .PADDO(rgb_c_1), .rgb1(rgb[1]));
  rgb_2_ \rgb[2]_I ( .PADDO(rgb_c_2), .rgb2(rgb[2]));
  rgb_3_ \rgb[3]_I ( .PADDO(rgb_c_3), .rgb3(rgb[3]));
  rgb_4_ \rgb[4]_I ( .PADDO(rgb_c_4), .rgb4(rgb[4]));
  rgb_5_ \rgb[5]_I ( .PADDO(rgb_c_5), .rgb5(rgb[5]));
  VSYNC VSYNC_I( .PADDO(VSYNC_c), .VSYNC(VSYNC));
  HSYNC HSYNC_I( .PADDO(HSYNC_c), .HSYNC(HSYNC));
endmodule

module controller1_SLICE_0 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \controller1/count_525_655_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \controller1/count_525_655__i4 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \controller1/count_525_655__i5 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module fa2 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI0, CI1, output S0, S1, 
    CO0, CO1 );

  FA2 inst1( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .CI0(CI0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI1(CI1), .CO0(CO0), .CO1(CO1), .S0(S0), .S1(S1));
  defparam inst1.INIT0 = "0xc33c";
  defparam inst1.INIT1 = "0xc33c";
endmodule

module gnd ( output PWR0 );

  VLO INST1( .Z(PWR0));
endmodule

module ffsre2 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "RESET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module vcc ( output PWR1 );

  VHI INST1( .Z(PWR1));
endmodule

module controller1_SLICE_1 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \controller1/count_525_655_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \controller1/count_525_655__i2 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \controller1/count_525_655__i3 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module controller1_SLICE_2 ( input DI1, D1, C1, B1, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  fa2 \controller1/count_525_655_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \controller1/count_525_655__i1 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module controller1_SLICE_3 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \controller1/count_525_655_add_4_17 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \controller1/slowCount_7__I_1 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \controller1/slowCount_7__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module controller1_SLICE_4 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \controller1/count_525_655_add_4_15 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \controller1/slowCount_7__I_3 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \controller1/slowCount_7__I_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module controller1_SLICE_5 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \controller1/count_525_655_add_4_13 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \controller1/slowCount_7__I_5 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \controller1/slowCount_7__I_4 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module controller1_SLICE_6 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \controller1/count_525_655_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \controller1/slowCount_7__I_7 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \controller1/slowCount_7__I_6 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module controller1_SLICE_7 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \controller1/count_525_655_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \controller1/count_525_655__i8 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \controller1/slowCount_7__I_50 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module controller1_SLICE_8 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \controller1/count_525_655_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \controller1/count_525_655__i6 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \controller1/count_525_655__i7 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module jump1_SLICE_9 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \jump1/count_529_650_add_4_13 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \jump1/count_529_650__i12 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \jump1/count_529_650__i13 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module jump1_SLICE_10 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \jump1/count_529_650_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \jump1/count_529_650__i10 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \jump1/count_529_650__i11 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module jump1_SLICE_11 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \jump1/count_529_650_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \jump1/count_529_650__i8 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \jump1/count_529_650__i9 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module jump1_SLICE_12 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \jump1/count_529_650_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \jump1/count_529_650__i6 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \jump1/count_529_650__i7 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module jump1_SLICE_13 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \jump1/count_529_650_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \jump1/count_529_650__i4 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \jump1/count_529_650__i5 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module jump1_SLICE_14 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \jump1/count_529_650_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \jump1/count_529_650__i2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \jump1/count_529_650__i3 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module jump1_SLICE_15 ( input DI1, D1, C1, B1, CLK, CIN1, output Q1, F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  fa2 \jump1/count_529_650_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \jump1/count_529_650__i1 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module jump1_SLICE_16 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \jump1/add_461_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump1_SLICE_17 ( input DI0, D1, D0, C0, CLK, CIN0, CIN1, output Q0, F0, 
    COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  fa2 \jump1/count_529_650_add_4_21 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \jump1/slowClk_I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module jump1_SLICE_18 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \jump1/count_529_650_add_4_19 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \jump1/count_529_650__i18 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \jump1/count_529_650__i19 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module jump1_SLICE_19 ( input DI0, D1, D0, C0, B0, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  fa2 \jump1/add_461_add_5_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \jump1/cube_bot_9__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module jump1_SLICE_20 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \jump1/add_461_add_5_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \jump1/cube_bot_9__I_27 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \jump1/cube_bot_9__I_26 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ffsre20001 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "SET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module jump1_SLICE_21 ( input DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, CIN0, 
    CIN1, output Q0, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  fa2 \jump1/add_461_add_5_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \jump1/cube_bot_9__I_28 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module jump1_SLICE_22 ( input DI1, D1, C1, B1, D0, C0, B0, LSR, CLK, CIN0, 
    CIN1, output Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  fa2 \jump1/add_461_add_5_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \jump1/cube_bot_9__I_29 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module jump1_SLICE_23 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \jump1/count_529_650_add_4_17 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \jump1/count_529_650__i16 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \jump1/count_529_650__i17 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module jump1_SLICE_24 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \jump1/count_529_650_add_4_15 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \jump1/count_529_650__i14 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \jump1/count_529_650__i15 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module vga_1_SLICE_25 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \vga_1/add_5_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_1/row_9__I_13 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \vga_1/row_9__I_12 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_SLICE_26 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \vga_1/add_5_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_1/row_9__I_15 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \vga_1/row_9__I_14 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_SLICE_27 ( input DI0, D1, D0, B0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \vga_1/add_5_add_5_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_1/row_9__I_0_2 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_SLICE_28 ( input DI0, D1, D0, C0, LSR, CLK, CIN0, CIN1, output Q0, 
    F0, COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  fa2 \vga_1/scol_526_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_1/col_9__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_SLICE_29 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \vga_1/scol_526_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_1/col_9__I_18 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_1/col_9__I_17 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_SLICE_30 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \vga_1/add_5_add_5_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_1/row_9__I_9 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \vga_1/row_9__I_8 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_SLICE_31 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \vga_1/scol_526_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_1/col_9__I_20 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_1/col_9__I_19 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_SLICE_32 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \vga_1/scol_526_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_1/col_9__I_22 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_1/col_9__I_21 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_SLICE_33 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \vga_1/scol_526_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_1/col_9__I_24 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_1/col_9__I_23 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_SLICE_34 ( input DI1, D1, C1, B1, LSR, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  fa2 \vga_1/scol_526_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_1/col_9__I_25 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_SLICE_35 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, output Q1, 
    F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \vga_1/add_5_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_1/row_9__I_16 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_SLICE_36 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \vga_1/add_5_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_1/row_9__I_11 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \vga_1/row_9__I_10 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module spikeMove1_SLICE_37 ( input D1, D0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \spikeMove1/int_rightMost_5__I_0 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module spikeMove1_SLICE_38 ( input DI0, D1, D0, C0, CLK, CIN0, CIN1, output Q0, 
    F0, COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  fa2 \spikeMove1/rollCount_528_652_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \spikeMove1/rollCount_5__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module spikeMove1_SLICE_39 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \spikeMove1/rollCount_528_652_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \spikeMove1/rollCount_5__I_56 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spikeMove1/rollCount_5__I_55 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module spikeMove1_SLICE_40 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \spikeMove1/int_rightMost_4__I_0 ( .A0(GNDI), .B0(B0), .C0(GNDI), 
    .D0(D0), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module spikeMove1_SLICE_41 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \spikeMove1/rollCount_528_652_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \spikeMove1/rollCount_5__I_58 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spikeMove1/rollCount_5__I_57 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module spikeMove1_SLICE_42 ( input DI1, D1, C1, B1, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  fa2 \spikeMove1/rollCount_528_652_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spikeMove1/rollCount_5__I_59 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module spikeMove1_SLICE_43 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \spikeMove1/int_rightMost_2__I_0 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module spikeMove1_SLICE_44 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \spikeMove1/int_rightMost_0__I_60 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module controller1_SLICE_45 ( input DI1, DI0, D1, D0, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut4 \controller1.SLICE_45_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40002 \controller1.SLICE_45_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \controller1/intermediate_5__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \controller1/intermediate_6__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut4 ( input A, B, C, D, output Z );

  LUT4 #("0xFF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40002 ( input A, B, C, D, output Z );

  LUT4 #("0xFF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module controller1_SLICE_47 ( input DI1, DI0, D1, D0, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut4 \controller1.SLICE_47_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40002 \controller1.SLICE_47_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \controller1/intermediate_3__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \controller1/intermediate_4__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module controller1_SLICE_49 ( input DI1, DI0, D1, D0, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut4 \controller1.SLICE_49_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40002 \controller1.SLICE_49_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \controller1/intermediate_1__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \controller1/intermediate_2__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module controller1_SLICE_51 ( input DI1, DI0, D1, D0, CLK, output Q0, Q1, F0, 
    F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40003 \controller1/i11_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40002 \controller1.SLICE_51_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), 
    .Z(F0));
  ffsre2 \controller1/intermediate_0__I_51 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \controller1/intermediate_0__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40003 ( input A, B, C, D, output Z );

  LUT4 #("0x00FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module jump1_SLICE_53 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, LSR, 
    CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40004 \jump1/i1497_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40005 \jump1/i1493_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \jump1/cube_bot_2__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \jump1/cube_bot_3__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40004 ( input A, B, C, D, output Z );

  LUT4 #("0xFBC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40005 ( input A, B, C, D, output Z );

  LUT4 #("0x0A3A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_55 ( input DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut4 SLICE_55_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40002 SLICE_55_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 \jump1/cube_bot_0__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \jump1/cube_bot_1__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_57 ( input DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut4 SLICE_57_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40002 SLICE_57_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre20001 \jump1/cube_bot_5__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \jump1/cube_bot_4__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_59 ( input DI1, DI0, D1, D0, LSR, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut4 SLICE_59_K1( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40002 SLICE_59_K0( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \jump1/cube_bot_8__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \jump1/cube_bot_7__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module SLICE_63 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, output 
    Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40006 i4943_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40007 i4941_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \jump1/cube_bot_1__I_0_2 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \jump1/cube_bot_0__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40006 ( input A, B, C, D, output Z );

  LUT4 #("0x0544") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40007 ( input A, B, C, D, output Z );

  LUT4 #("0x00CA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_65 ( input DI1, DI0, D1, C1, B1, A1, D0, C0, B0, A0, CLK, output 
    Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40008 i4944_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40009 i4945_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \jump1/lastPosition_2__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \jump1/lastPosition_6__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40008 ( input A, B, C, D, output Z );

  LUT4 #("0xECFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40009 ( input A, B, C, D, output Z );

  LUT4 #("0xEEAE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_68 ( input DI1, DI0, D1, C1, B1, A1, D0, 
    C0, B0, A0, CLK, output Q0, Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly, DI0_dly;

  lut40010 \cube_gen1/backgroundROM1/n13630_bdd_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40011 \cube_gen1/backgroundROM1/n13636_bdd_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  ffsre2 \cube_gen1/backgroundROM1/background_0__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \cube_gen1/backgroundROM1/background_1__I_0_2 ( .D0(DI0_dly), 
    .SP(VCCI), .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40010 ( input A, B, C, D, output Z );

  LUT4 #("0xFA44") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40011 ( input A, B, C, D, output Z );

  LUT4 #("0xAAE4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module spikeMove1_SLICE_70 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40012 \spikeMove1/i9331_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40013 \spikeMove1.SLICE_70_K0 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \spikeMove1/spikeInterval_4__I_0 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spikeMove1/rollClk_I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40012 ( input A, B, C, D, output Z );

  LUT4 #("0x3CCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40013 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module spikeMove1_SLICE_72 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, A0, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40014 \spikeMove1/i9317_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40015 \spikeMove1/i9324_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \spikeMove1/spikeInterval_4__I_53 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spikeMove1/spikeInterval_4__I_52 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40014 ( input A, B, C, D, output Z );

  LUT4 #("0x3FC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40015 ( input A, B, C, D, output Z );

  LUT4 #("0x7F80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module spikeMove1_SLICE_74 ( input DI1, DI0, D1, D0, C0, CLK, output Q0, Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40003 \spikeMove1/i9308_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40016 \spikeMove1/i9310_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  ffsre2 \spikeMove1/spikeInterval_4__I_54 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \spikeMove1/spikeInterval_1__I_0 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40016 ( input A, B, C, D, output Z );

  LUT4 #("0x0FF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_76 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40017 LessThan_419_i12_3_lut_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40018 \cube_gen1/i6866_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40017 ( input A, B, C, D, output Z );

  LUT4 #("0x222B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40018 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_77 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40019 \cube_gen1/LessThan_416_i10_3_lut_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40020 LessThan_416_i8_3_lut_3_lut( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40019 ( input A, B, C, D, output Z );

  LUT4 #("0x71B2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40020 ( input A, B, C, D, output Z );

  LUT4 #("0xF330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_78 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40021 \cube_gen1/i2_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40022 \cube_gen1/LessThan_4_i20_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40021 ( input A, B, C, D, output Z );

  LUT4 #("0xB020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40022 ( input A, B, C, D, output Z );

  LUT4 #("0xB2E8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_80 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40023 \cube_gen1/backgroundROM1/i4836_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40024 \cube_gen1/backgroundROM1/mux_4_Mux_0_i27131_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40023 ( input A, B, C, D, output Z );

  LUT4 #("0xB133") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40024 ( input A, B, C, D, output Z );

  LUT4 #("0x30AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_81 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40025 \cube_gen1/backgroundROM1/row[7]_bdd_4_lut_2 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40026 \cube_gen1/backgroundROM1/mux_4_Mux_0_i32765_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40025 ( input A, B, C, D, output Z );

  LUT4 #("0xE6A2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40026 ( input A, B, C, D, output Z );

  LUT4 #("0x3074") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module controller1_SLICE_82 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40027 \controller1/controllerOutput_7__I_0 ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40028 \controller1/slowCount_3__I_0 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40027 ( input A, B, C, D, output Z );

  LUT4 #("0xCFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40028 ( input A, B, C, D, output Z );

  LUT4 #("0x0004") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module jump1_SLICE_83 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40029 \jump1/i9_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40030 \jump1/i2_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40029 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40030 ( input A, B, C, D, output Z );

  LUT4 #("0xFEEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_84 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40031 LessThan_446_i20_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40032 i1_2_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40031 ( input A, B, C, D, output Z );

  LUT4 #("0x323B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40032 ( input A, B, C, D, output Z );

  LUT4 #("0xFF7E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_86 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40033 i6848_4_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40034 i3725_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40033 ( input A, B, C, D, output Z );

  LUT4 #("0x1051") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40034 ( input A, B, C, D, output Z );

  LUT4 #("0xAAB2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_88 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40035 i70_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40036 i10570_3_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40035 ( input A, B, C, D, output Z );

  LUT4 #("0x5751") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40036 ( input A, B, C, D, output Z );

  LUT4 #("0x5F7E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_89 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40037 \cube_gen1/i2_4_lut_adj_95 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40038 \vga_1/i2_3_lut_4_lut_adj_66 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40037 ( input A, B, C, D, output Z );

  LUT4 #("0x4000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40038 ( input A, B, C, D, output Z );

  LUT4 #("0x040F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module jump1_SLICE_90 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40039 \jump1/i1_4_lut_adj_123 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40040 \jump1/i6862_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40039 ( input A, B, C, D, output Z );

  LUT4 #("0xEC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40040 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module jump1_SLICE_91 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40041 \jump1/i1_4_lut_adj_124 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40042 \jump1/i67_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40041 ( input A, B, C, D, output Z );

  LUT4 #("0x10FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40042 ( input A, B, C, D, output Z );

  LUT4 #("0x7F2A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module jump1_SLICE_92 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40043 \jump1/i1_4_lut_adj_126 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40044 \jump1/i1_4_lut_adj_125 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40043 ( input A, B, C, D, output Z );

  LUT4 #("0x44F4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40044 ( input A, B, C, D, output Z );

  LUT4 #("0x3031") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_94 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40045 \cube_gen1/i10582_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40046 \cube_gen1/i3_4_lut_adj_99 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40045 ( input A, B, C, D, output Z );

  LUT4 #("0xFFA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40046 ( input A, B, C, D, output Z );

  LUT4 #("0x0020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_95 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40047 \cube_gen1/i1_4_lut_adj_110 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40048 \cube_gen1/i1_2_lut_adj_107 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40047 ( input A, B, C, D, output Z );

  LUT4 #("0xC4C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40048 ( input A, B, C, D, output Z );

  LUT4 #("0x0F00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_96 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40049 \cube_gen1.i1_4_lut_adj_112 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40050 \cube_gen1/i1_4_lut_adj_111 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40049 ( input A, B, C, D, output Z );

  LUT4 #("0xA2A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40050 ( input A, B, C, D, output Z );

  LUT4 #("0x04CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_98 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40051 \cube_gen1/i3_4_lut_adj_90 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40052 \cube_gen1/i2_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40051 ( input A, B, C, D, output Z );

  LUT4 #("0x0080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40052 ( input A, B, C, D, output Z );

  LUT4 #("0x0008") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_99 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40053 \vga_1/i2_3_lut_4_lut_adj_65 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40040 \cube_gen1/backgroundROM1/i2_2_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40053 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_100 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40054 \cube_gen1/LessThan_4_i14_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40055 \cube_gen1/LessThan_4_i12_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40054 ( input A, B, C, D, output Z );

  LUT4 #("0xB2E8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40055 ( input A, B, C, D, output Z );

  LUT4 #("0xFAA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_102 ( input D0, C0, B0, A0, output F0 );

  lut40056 \cube_gen1/backgroundROM1/col[9]_bdd_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40056 ( input A, B, C, D, output Z );

  LUT4 #("0xE2CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_103 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40057 \cube_gen1/backgroundROM1/n13624_bdd_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40058 \cube_gen1/backgroundROM1/i4887_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40057 ( input A, B, C, D, output Z );

  LUT4 #("0xBA98") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40058 ( input A, B, C, D, output Z );

  LUT4 #("0x72FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_104 ( input D1, C1, B1, A1, D0, C0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40059 \cube_gen1/backgroundROM1/mux_4_Mux_1_i28282_4_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40060 \cube_gen1/backgroundROM1/i1_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40059 ( input A, B, C, D, output Z );

  LUT4 #("0xB9FD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40060 ( input A, B, C, D, output Z );

  LUT4 #("0xF0A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_106 ( input D1, C1, B1, A1, D0, C0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40061 \cube_gen1/backgroundROM1/mux_4_Mux_1_i382_3_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40062 \cube_gen1/backgroundROM1/i6963_2_lut_3_lut ( .A(GNDI), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40061 ( input A, B, C, D, output Z );

  LUT4 #("0x7520") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40062 ( input A, B, C, D, output Z );

  LUT4 #("0xFCF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_108 ( input D1, C1, B1, A1, D0, C0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40063 \cube_gen1/backgroundROM1/mux_4_Mux_1_i15483_3_lut_4_lut ( .A(A1), 
    .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40064 \cube_gen1/backgroundROM1/mux_4_Mux_1_i63_3_lut ( .A(GNDI), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40063 ( input A, B, C, D, output Z );

  LUT4 #("0xFCB8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40064 ( input A, B, C, D, output Z );

  LUT4 #("0x30FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_110 ( input D0, C0, B0, A0, output F0 );

  lut40065 \cube_gen1/backgroundROM1/n13606_bdd_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40065 ( input A, B, C, D, output Z );

  LUT4 #("0xDC98") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_111 ( input D1, C1, B1, A1, D0, C0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40066 \cube_gen1/backgroundROM1/row[4]_bdd_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40067 \cube_gen1/backgroundROM1/i10695_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40066 ( input A, B, C, D, output Z );

  LUT4 #("0xE6C4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40067 ( input A, B, C, D, output Z );

  LUT4 #("0xFC30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_112 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40068 \cube_gen1/backgroundROM1/n13618_bdd_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40069 \cube_gen1/backgroundROM1/col[9]_bdd_4_lut_3 ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40068 ( input A, B, C, D, output Z );

  LUT4 #("0xF2C2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40069 ( input A, B, C, D, output Z );

  LUT4 #("0xEC64") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_114 ( input D1, C1, B1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40070 \cube_gen1/backgroundROM1/i10700_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40071 \cube_gen1/backgroundROM1/mux_4_Mux_1_i8058_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40070 ( input A, B, C, D, output Z );

  LUT4 #("0xFC30") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40071 ( input A, B, C, D, output Z );

  LUT4 #("0x5F4E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_115 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40072 \vga_1/i6895_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40073 \vga_1/i1_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40072 ( input A, B, C, D, output Z );

  LUT4 #("0x0F03") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40073 ( input A, B, C, D, output Z );

  LUT4 #("0xFFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_116 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40025 \cube_gen1/backgroundROM1/col[9]_bdd_4_lut_2 ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40074 \vga_1/i23_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40074 ( input A, B, C, D, output Z );

  LUT4 #("0x0001") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_117 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40075 \cube_gen1/backgroundROM1/n13612_bdd_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40076 \cube_gen1.backgroundROM1.i4797_2_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40075 ( input A, B, C, D, output Z );

  LUT4 #("0xFA0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40076 ( input A, B, C, D, output Z );

  LUT4 #("0xC888") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module controller1_SLICE_118 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40077 \controller1/i1_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40078 \controller1/i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40077 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40078 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_120 ( input D1, C1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40079 \cube_gen1/backgroundROM1/i7030_2_lut ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40080 i1_2_lut( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40079 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40080 ( input A, B, C, D, output Z );

  LUT4 #("0x3300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_121 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40081 i32_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40082 i10770_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40081 ( input A, B, C, D, output Z );

  LUT4 #("0xF088") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40082 ( input A, B, C, D, output Z );

  LUT4 #("0x0031") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_124 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40083 \vga_1/col_9__I_0 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40084 i6837_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40083 ( input A, B, C, D, output Z );

  LUT4 #("0xBFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40084 ( input A, B, C, D, output Z );

  LUT4 #("0x0233") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_125 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40085 i1_3_lut_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40086 \vga_1/i1_2_lut_adj_63 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40085 ( input A, B, C, D, output Z );

  LUT4 #("0xFF08") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40086 ( input A, B, C, D, output Z );

  LUT4 #("0x00F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_126 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40087 \cube_gen1/i1_4_lut_adj_76 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40088 i6850_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40087 ( input A, B, C, D, output Z );

  LUT4 #("0x2000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40088 ( input A, B, C, D, output Z );

  LUT4 #("0x0705") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_128 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40077 i10884_2_lut( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40089 \vga_1/i10891_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40089 ( input A, B, C, D, output Z );

  LUT4 #("0x0001") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_131 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40090 \spikeMove1/i9320_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40091 \cube_gen1/i1_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40090 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40091 ( input A, B, C, D, output Z );

  LUT4 #("0x01FE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_132 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40092 \cube_gen1/i2_4_lut_adj_94 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40093 i6859_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40092 ( input A, B, C, D, output Z );

  LUT4 #("0x0020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40093 ( input A, B, C, D, output Z );

  LUT4 #("0x0D0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_134 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40094 \vga_1/i1_3_lut_4_lut_adj_67 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40095 i1_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40094 ( input A, B, C, D, output Z );

  LUT4 #("0xFFAE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40095 ( input A, B, C, D, output Z );

  LUT4 #("0x3173") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_136 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40096 i3_2_lut_3_lut( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40097 i6847_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40096 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40097 ( input A, B, C, D, output Z );

  LUT4 #("0x0F07") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_137 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40098 \cube_gen1/i6945_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40099 \cube_gen1/i2_4_lut_adj_98 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40098 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40099 ( input A, B, C, D, output Z );

  LUT4 #("0x0080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_138 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40100 \cube_gen1/backgroundROM1/i10694_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40101 i11_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40100 ( input A, B, C, D, output Z );

  LUT4 #("0x7250") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40101 ( input A, B, C, D, output Z );

  LUT4 #("0x7340") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_139 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40102 i23_3_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40103 \cube_gen1/backgroundROM1/i24_3_lut_3_lut ( .A(GNDI), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40102 ( input A, B, C, D, output Z );

  LUT4 #("0xE2AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40103 ( input A, B, C, D, output Z );

  LUT4 #("0x3F3C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_140 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40104 i12_3_lut( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40104 ( input A, B, C, D, output Z );

  LUT4 #("0xF0AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_141 ( input D1, B1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40105 \cube_gen1/i7032_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40106 \cube_gen1/backgroundROM1/row[7]_bdd_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40105 ( input A, B, C, D, output Z );

  LUT4 #("0xCC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40106 ( input A, B, C, D, output Z );

  LUT4 #("0xE4AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_142 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40107 \cube_gen1/i3_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40108 i6829_2_lut_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40107 ( input A, B, C, D, output Z );

  LUT4 #("0x0800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40108 ( input A, B, C, D, output Z );

  LUT4 #("0x0100") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_143 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40109 \cube_gen1/i3_4_lut_adj_72 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40110 \vga_1/i2_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40109 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40110 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_144 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40092 \cube_gen1/i2_4_lut_adj_97 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40111 i6892_3_lut_4_lut( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40111 ( input A, B, C, D, output Z );

  LUT4 #("0x1F0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_147 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40112 \cube_gen1/LessThan_225_i16_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40040 \cube_gen1/i6952_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40112 ( input A, B, C, D, output Z );

  LUT4 #("0x3723") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_149 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40113 \vga_1/i2_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40114 \vga_1/i6828_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40113 ( input A, B, C, D, output Z );

  LUT4 #("0x0800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40114 ( input A, B, C, D, output Z );

  LUT4 #("0x00F5") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module jump1_SLICE_150 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40115 \jump1/LessThan_13_i10_3_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40116 \jump1/LessThan_13_i8_3_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40115 ( input A, B, C, D, output Z );

  LUT4 #("0xA0FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40116 ( input A, B, C, D, output Z );

  LUT4 #("0xA0FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module jump1_SLICE_151 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40117 \jump1/LessThan_13_i14_3_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40118 \jump1/LessThan_13_i12_3_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40117 ( input A, B, C, D, output Z );

  LUT4 #("0xC0FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40118 ( input A, B, C, D, output Z );

  LUT4 #("0xC0FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module jump1_SLICE_152 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40117 \jump1/LessThan_13_i6_3_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40119 \jump1/LessThan_13_i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40119 ( input A, B, C, D, output Z );

  LUT4 #("0x22B2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module jump1_SLICE_154 ( input D1, C1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40120 \jump1/LessThan_17_i10_3_lut_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40121 \jump1/LessThan_17_i8_3_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40120 ( input A, B, C, D, output Z );

  LUT4 #("0xA0FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40121 ( input A, B, C, D, output Z );

  LUT4 #("0xF550") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module jump1_SLICE_155 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40122 \jump1/LessThan_17_i14_3_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40123 \jump1/LessThan_17_i12_3_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40122 ( input A, B, C, D, output Z );

  LUT4 #("0xF330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40123 ( input A, B, C, D, output Z );

  LUT4 #("0xA0FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module jump1_SLICE_156 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40124 \jump1/i10874_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40118 \jump1/LessThan_13_i20_3_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40124 ( input A, B, C, D, output Z );

  LUT4 #("0xEFAF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module jump1_SLICE_157 ( input DI1, C1, D0, C0, B0, A0, LSR, CLK, output Q1, 
    F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40125 \jump1.SLICE_157_K1 ( .A(GNDI), .B(GNDI), .C(C1), .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40126 \jump1.i323_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \jump1/cube_bot_9__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40125 ( input A, B, C, D, output Z );

  LUT4 #("0xF0F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40126 ( input A, B, C, D, output Z );

  LUT4 #("0x8FEF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module jump1_SLICE_158 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40117 \jump1/LessThan_13_i18_3_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40118 \jump1/LessThan_13_i16_3_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump1_SLICE_160 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40122 \jump1/LessThan_17_i18_3_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40127 \jump1/LessThan_17_i16_3_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40127 ( input A, B, C, D, output Z );

  LUT4 #("0xC0FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module jump1_SLICE_164 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40128 \jump1/i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40040 \jump1/i1_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40128 ( input A, B, C, D, output Z );

  LUT4 #("0xFAF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module jump1_SLICE_167 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40129 \jump1/i10876_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40020 \jump1/LessThan_17_i20_3_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40129 ( input A, B, C, D, output Z );

  LUT4 #("0xDFDD") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module jump1_SLICE_168 ( input D1, C1, B1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40130 \jump1.i4554_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40131 \jump1/i1405_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40130 ( input A, B, C, D, output Z );

  LUT4 #("0xCFCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40131 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module jump1_SLICE_169 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40132 \jump1/i7208_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40133 \jump1/i7172_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40132 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40133 ( input A, B, C, D, output Z );

  LUT4 #("0xFFA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module jump1_SLICE_170 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40122 \jump1/LessThan_17_i6_3_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40134 \jump1/LessThan_17_i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40134 ( input A, B, C, D, output Z );

  LUT4 #("0x7150") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_174 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40135 \cube_gen1/LessThan_5_i10_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40136 \cube_gen1/LessThan_5_i8_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40135 ( input A, B, C, D, output Z );

  LUT4 #("0xF330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40136 ( input A, B, C, D, output Z );

  LUT4 #("0xF550") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_177 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40137 \cube_gen1/i3_4_lut_adj_89 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40138 \cube_gen1/i2_4_lut_adj_86 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40137 ( input A, B, C, D, output Z );

  LUT4 #("0xFEEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40138 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_178 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40139 \cube_gen1/LessThan_5_i14_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40140 \cube_gen1/LessThan_5_i12_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40139 ( input A, B, C, D, output Z );

  LUT4 #("0xC0FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40140 ( input A, B, C, D, output Z );

  LUT4 #("0xA0FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_180 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40139 \cube_gen1/LessThan_5_i18_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40141 \cube_gen1/LessThan_5_i16_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40141 ( input A, B, C, D, output Z );

  LUT4 #("0xC0FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_182 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40142 \cube_gen1/i1_4_lut_adj_119 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40131 \cube_gen1/i1_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40142 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_183 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40143 \vga_1/row_9__I_0 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40144 \vga_1/i10532_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40143 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40144 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_184 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40145 \vga_1/i21_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40146 \cube_gen1/i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40145 ( input A, B, C, D, output Z );

  LUT4 #("0x0105") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40146 ( input A, B, C, D, output Z );

  LUT4 #("0xECCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_185 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40147 \cube_gen1/rgb_c_5_I_0 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40148 \cube_gen1/i10572_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40147 ( input A, B, C, D, output Z );

  LUT4 #("0x0008") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40148 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_187 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40149 \cube_gen1/backgroundROM1/i10751_2_lut_3_lut ( .A(GNDI), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40150 \cube_gen1/i1_2_lut_3_lut_adj_122 ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40149 ( input A, B, C, D, output Z );

  LUT4 #("0x0300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40150 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_190 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40151 \cube_gen1/backgroundROM1/i2_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40152 \cube_gen1/i1_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40151 ( input A, B, C, D, output Z );

  LUT4 #("0xFDFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40152 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_192 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40153 \cube_gen1/i10753_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40040 \cube_gen1/backgroundROM1/i2915_2_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40153 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFB") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_194 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40154 \cube_gen1/i3_4_lut_adj_74 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40155 \cube_gen1/i1_2_lut_adj_73 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40154 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40155 ( input A, B, C, D, output Z );

  LUT4 #("0x00F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_196 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40156 \cube_gen1/i6922_2_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40157 \cube_gen1/i2_4_lut_adj_75 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40156 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40157 ( input A, B, C, D, output Z );

  LUT4 #("0x0800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_197 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40158 \cube_gen1/i10586_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40159 \cube_gen1/i6912_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40158 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40159 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_198 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40160 \cube_gen1/i6920_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40160 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_200 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40161 \cube_gen1/i1_4_lut_adj_117 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40162 \cube_gen1/i6914_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40161 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40162 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_202 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40163 \cube_gen1/i2_4_lut_adj_85 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40040 \cube_gen1/i1_2_lut_adj_77 ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40163 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_204 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40164 \cube_gen1/i2_4_lut_adj_78 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40165 \vga_1/i1_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40164 ( input A, B, C, D, output Z );

  LUT4 #("0x0800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40165 ( input A, B, C, D, output Z );

  LUT4 #("0x0FBF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_206 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40079 \cube_gen1/i221_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40166 \cube_gen1/i1_4_lut_adj_79 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40166 ( input A, B, C, D, output Z );

  LUT4 #("0xFFA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_207 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40167 \cube_gen1.i1_3_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40159 \vga_1/equal_9_i11_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40167 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_208 ( input D1, C1, B1, A1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40168 \cube_gen1/i1_4_lut_adj_109 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40169 \cube_gen1/i1_2_lut_adj_80 ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40168 ( input A, B, C, D, output Z );

  LUT4 #("0x02AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40169 ( input A, B, C, D, output Z );

  LUT4 #("0x5050") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_209 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40170 \cube_gen1/i2_4_lut_adj_87 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40171 \cube_gen1/i3_4_lut_adj_81 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40170 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40171 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_211 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40077 \cube_gen1/i6910_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40172 \cube_gen1/i6924_2_lut_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40172 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_212 ( input D0, C0, B0, A0, output F0 );

  lut40173 \cube_gen1/i1_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40173 ( input A, B, C, D, output Z );

  LUT4 #("0x0004") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_213 ( input D0, C0, B0, A0, output F0 );

  lut40174 \cube_gen1/i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40174 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_214 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40175 \cube_gen1/i1_3_lut_4_lut_adj_116 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40176 \cube_gen1/i1_4_lut_adj_82 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40175 ( input A, B, C, D, output Z );

  LUT4 #("0x2000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40176 ( input A, B, C, D, output Z );

  LUT4 #("0x330B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_215 ( input D1, B1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40177 \vga_1/i1_2_lut_adj_62 ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40178 \vga_1/i105_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40177 ( input A, B, C, D, output Z );

  LUT4 #("0x00CC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40178 ( input A, B, C, D, output Z );

  LUT4 #("0xFAFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_216 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40179 \cube_gen1/i3_4_lut_adj_84 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40180 \cube_gen1/i1_3_lut_adj_83 ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40179 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40180 ( input A, B, C, D, output Z );

  LUT4 #("0xAF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_218 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40181 \vga_1/i7202_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40159 \cube_gen1/i6853_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40181 ( input A, B, C, D, output Z );

  LUT4 #("0xEC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_222 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40182 \cube_gen1/i5_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40183 \cube_gen1/i1_4_lut_adj_88 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40182 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40183 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_223 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40077 \cube_gen1/i1_2_lut_adj_102 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40162 \cube_gen1/i1_2_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module cube_gen1_SLICE_225 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40184 \cube_gen1/rgb_c_4_I_0 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40185 \cube_gen1/i1_4_lut_adj_104 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40184 ( input A, B, C, D, output Z );

  LUT4 #("0xAAEA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40185 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_228 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40186 \cube_gen1/i1_4_lut_adj_101 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40159 \cube_gen1/i1453_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40186 ( input A, B, C, D, output Z );

  LUT4 #("0x0302") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_230 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40187 \cube_gen1/LessThan_416_i6_3_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40188 \cube_gen1/i1_2_lut_3_lut_adj_91 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40187 ( input A, B, C, D, output Z );

  LUT4 #("0xF330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40188 ( input A, B, C, D, output Z );

  LUT4 #("0x03FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_231 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40189 \cube_gen1/i3_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40190 \cube_gen1/LessThan_225_i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40189 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40190 ( input A, B, C, D, output Z );

  LUT4 #("0x1272") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_232 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40191 \cube_gen1/i3_4_lut_adj_92 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40192 \vga_1.i6890_2_lut_3_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40191 ( input A, B, C, D, output Z );

  LUT4 #("0x0040") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40192 ( input A, B, C, D, output Z );

  LUT4 #("0x3733") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_236 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40191 \cube_gen1/i3_4_lut_adj_93 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40193 \vga_1/i6893_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40193 ( input A, B, C, D, output Z );

  LUT4 #("0x33F7") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_242 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40194 \cube_gen1/i1_4_lut_adj_96 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40195 \cube_gen1/i6943_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40194 ( input A, B, C, D, output Z );

  LUT4 #("0x0020") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40195 ( input A, B, C, D, output Z );

  LUT4 #("0x50FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_245 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40196 \cube_gen1/i1_4_lut_adj_113 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40040 \cube_gen1/i6927_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40196 ( input A, B, C, D, output Z );

  LUT4 #("0x3700") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_246 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40197 \cube_gen1/i2_4_lut_adj_100 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40198 \cube_gen1/i6_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40197 ( input A, B, C, D, output Z );

  LUT4 #("0x00A8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40198 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_249 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40199 \cube_gen1/rgb_c_3_I_0 ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40200 \cube_gen1/rgb_c_2_I_0 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40199 ( input A, B, C, D, output Z );

  LUT4 #("0x0F00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40200 ( input A, B, C, D, output Z );

  LUT4 #("0x3222") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_250 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40077 \cube_gen1/i10538_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40201 \cube_gen1/i2_4_lut_adj_121 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40201 ( input A, B, C, D, output Z );

  LUT4 #("0x0008") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_252 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40202 \cube_gen1/rgb_c_0_I_0 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40048 \cube_gen1/i10769_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40202 ( input A, B, C, D, output Z );

  LUT4 #("0x00D8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_254 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40139 \cube_gen1/LessThan_5_i6_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40203 \cube_gen1/LessThan_5_i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40203 ( input A, B, C, D, output Z );

  LUT4 #("0x8CEF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_256 ( input D1, C1, B1, A1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40204 \vga_1/i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40205 \cube_gen1/i1_2_lut_3_lut_adj_103 ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40204 ( input A, B, C, D, output Z );

  LUT4 #("0xF080") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40205 ( input A, B, C, D, output Z );

  LUT4 #("0xA000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_258 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40160 \cube_gen1/i7079_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module cube_gen1_SLICE_259 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40206 \cube_gen1/i3_4_lut_adj_114 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40207 \cube_gen1/i155_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40206 ( input A, B, C, D, output Z );

  LUT4 #("0xFFBA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40207 ( input A, B, C, D, output Z );

  LUT4 #("0xCC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_261 ( input D0, C0, B0, A0, output F0 );

  lut40208 \cube_gen1/i3_4_lut_adj_115 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40208 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_262 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40209 \cube_gen1/i10576_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40210 \cube_gen1/i7188_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40209 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40210 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_265 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40211 \cube_gen1/i1_4_lut_adj_105 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40159 \cube_gen1/i6904_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40211 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_266 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40212 \cube_gen1/i5_4_lut_adj_108 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40213 \cube_gen1/i1_4_lut_adj_106 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40212 ( input A, B, C, D, output Z );

  LUT4 #("0xD5C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40213 ( input A, B, C, D, output Z );

  LUT4 #("0x5070") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_268 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40214 \cube_gen1/i6882_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40215 \vga_1/i1_3_lut_4_lut_adj_64 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40214 ( input A, B, C, D, output Z );

  LUT4 #("0xFCCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40215 ( input A, B, C, D, output Z );

  LUT4 #("0x0008") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_270 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40216 \cube_gen1/LessThan_4_i6_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40217 \cube_gen1/LessThan_4_i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40216 ( input A, B, C, D, output Z );

  LUT4 #("0xF550") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40217 ( input A, B, C, D, output Z );

  LUT4 #("0xF751") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_272 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40216 \cube_gen1/LessThan_4_i10_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40218 \cube_gen1/LessThan_4_i8_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40218 ( input A, B, C, D, output Z );

  LUT4 #("0xF330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_274 ( input D0, C0, output F0 );
  wire   GNDI;

  lut40040 \cube_gen1/i853_rep_92_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module cube_gen1_SLICE_275 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40219 \cube_gen1/LessThan_4_i18_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40220 \cube_gen1/LessThan_4_i16_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40219 ( input A, B, C, D, output Z );

  LUT4 #("0xD4E8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40220 ( input A, B, C, D, output Z );

  LUT4 #("0xD4E8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_276 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40221 \cube_gen1/i869_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40222 \cube_gen1/i861_rep_89_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40221 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40222 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_278 ( input D1, B1, D0, C0, output F0, 
    F1 );
  wire   GNDI;

  lut40223 \cube_gen1/i1_2_lut_adj_71 ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40224 \cube_gen1/backgroundROM1/i4868_2_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40223 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40224 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_279 ( input D1, C1, A1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40225 \cube_gen1/backgroundROM1/i4758_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40226 \cube_gen1/backgroundROM1/i4895_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40225 ( input A, B, C, D, output Z );

  LUT4 #("0xFA50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40226 ( input A, B, C, D, output Z );

  LUT4 #("0xE2AA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_282 ( input D1, C1, B1, A1, D0, C0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40227 \cube_gen1/backgroundROM1/i10765_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40228 \cube_gen1/backgroundROM1/i10766_2_lut_3_lut ( .A(A0), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40227 ( input A, B, C, D, output Z );

  LUT4 #("0x3022") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40228 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_283 ( input D1, C1, D0, C0, B0, output 
    F0, F1 );
  wire   GNDI;

  lut40079 \cube_gen1/backgroundROM1/i10516_2_lut ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40229 \cube_gen1/backgroundROM1/i4888_2_lut_3_lut ( .A(GNDI), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40229 ( input A, B, C, D, output Z );

  LUT4 #("0xFCCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_284 ( input D1, C1, B1, A1, D0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40230 \cube_gen1/backgroundROM1/i1_2_lut_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40207 \cube_gen1/backgroundROM1/i6962_2_lut ( .A(GNDI), .B(B0), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40230 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_285 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40231 \vga_1/i3_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40232 \vga_1/i5_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40231 ( input A, B, C, D, output Z );

  LUT4 #("0x0800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40232 ( input A, B, C, D, output Z );

  LUT4 #("0xF7FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_286 ( input D1, C1, B1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40233 \cube_gen1/backgroundROM1/i10701_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40234 \cube_gen1/backgroundROM1/i4873_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40233 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40234 ( input A, B, C, D, output Z );

  LUT4 #("0x7430") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_288 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40235 \cube_gen1/backgroundROM1/i4899_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40236 \cube_gen1/backgroundROM1/i4933_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40235 ( input A, B, C, D, output Z );

  LUT4 #("0x50D8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40236 ( input A, B, C, D, output Z );

  LUT4 #("0x54FE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_289 ( input D1, C1, A1, D0, C0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40237 \cube_gen1/backgroundROM1/i2_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40238 \cube_gen1/backgroundROM1/i1_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40237 ( input A, B, C, D, output Z );

  LUT4 #("0x0500") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40238 ( input A, B, C, D, output Z );

  LUT4 #("0xFCFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_290 ( input D1, C1, B1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40070 \cube_gen1/backgroundROM1/i4768_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40239 \cube_gen1/backgroundROM1/i4867_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40239 ( input A, B, C, D, output Z );

  LUT4 #("0x30B8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_292 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40240 \cube_gen1/backgroundROM1/i4814_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40241 \cube_gen1/backgroundROM1/i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40240 ( input A, B, C, D, output Z );

  LUT4 #("0x7277") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40241 ( input A, B, C, D, output Z );

  LUT4 #("0xFBFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_293 ( input D1, C1, B1, D0, C0, output 
    F0, F1 );
  wire   GNDI;

  lut40090 \cube_gen1/backgroundROM1/i1_2_lut_3_lut_adj_70 ( .A(GNDI), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40224 \cube_gen1/backgroundROM1/i4874_2_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module cube_gen1_backgroundROM1_SLICE_296 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40242 \cube_gen1/backgroundROM1/i33_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40243 \cube_gen1/backgroundROM1/i2_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40242 ( input A, B, C, D, output Z );

  LUT4 #("0x88B8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40243 ( input A, B, C, D, output Z );

  LUT4 #("0x2000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_298 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40244 \cube_gen1/backgroundROM1/i10524_3_lut_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40245 \cube_gen1/backgroundROM1/i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40244 ( input A, B, C, D, output Z );

  LUT4 #("0xF7FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40245 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_299 ( input D1, C1, B1, A1, D0, C0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40246 \cube_gen1/backgroundROM1/i19_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40247 \cube_gen1/backgroundROM1/i1_2_lut_3_lut_adj_69 ( .A(A0), .B(GNDI), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40246 ( input A, B, C, D, output Z );

  LUT4 #("0x0B0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40247 ( input A, B, C, D, output Z );

  LUT4 #("0xFA00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_301 ( input D1, C1, B1, A1, D0, C0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40248 \cube_gen1/backgroundROM1/i4901_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40249 \cube_gen1/backgroundROM1/i7008_2_lut_3_lut ( .A(GNDI), .B(B0), 
    .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40248 ( input A, B, C, D, output Z );

  LUT4 #("0x5F1B") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40249 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_304 ( input D1, C1, B1, D0, C0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40250 \cube_gen1/backgroundROM1/i10745_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40251 \cube_gen1/backgroundROM1/i4833_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40250 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40251 ( input A, B, C, D, output Z );

  LUT4 #("0x0050") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_306 ( input D1, C1, B1, A1, D0, C0, 
    output F0, F1 );
  wire   GNDI;

  lut40252 i33_4_lut( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40224 \cube_gen1/backgroundROM1/i10564_2_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40252 ( input A, B, C, D, output Z );

  LUT4 #("0xEC80") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_307 ( input D1, C1, B1, A1, D0, C0, B0, 
    output F0, F1 );
  wire   GNDI;

  lut40253 \cube_gen1/backgroundROM1/i10755_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40254 \vga_1/i2_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40253 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40254 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_308 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40255 \vga_1/i5_4_lut_adj_61 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40256 \cube_gen1/backgroundROM1/i4_4_lut_adj_68 ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40255 ( input A, B, C, D, output Z );

  LUT4 #("0xFBFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40256 ( input A, B, C, D, output Z );

  LUT4 #("0x0100") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_309 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40257 \cube_gen1/backgroundROM1/i18_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40258 \cube_gen1/backgroundROM1/i32_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40257 ( input A, B, C, D, output Z );

  LUT4 #("0x00DF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40258 ( input A, B, C, D, output Z );

  LUT4 #("0xA0E4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_314 ( input D1, C1, A1, D0, C0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40259 \cube_gen1/backgroundROM1/i10690_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40260 \cube_gen1/backgroundROM1/i10689_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40259 ( input A, B, C, D, output Z );

  LUT4 #("0xF5A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40260 ( input A, B, C, D, output Z );

  LUT4 #("0xF5A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_316 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40261 \cube_gen1/backgroundROM1/mux_4_Mux_1_i32765_4_lut ( .A(A1), .B(B1), 
    .C(C1), .D(D1), .Z(F1));
  lut40262 \cube_gen1/backgroundROM1/i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40261 ( input A, B, C, D, output Z );

  LUT4 #("0x7520") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40262 ( input A, B, C, D, output Z );

  LUT4 #("0x2A08") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_317 ( input D1, C1, B1, A1, D0, C0, B0, 
    A0, output F0, F1 );

  lut40263 \cube_gen1/backgroundROM1/i4800_4_lut ( .A(A1), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  lut40264 \cube_gen1.backgroundROM1.i1_2_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40263 ( input A, B, C, D, output Z );

  LUT4 #("0x0240") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40264 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_318 ( input D1, C1, A1, D0, C0, B0, A0, 
    output F0, F1 );
  wire   GNDI;

  lut40265 \cube_gen1/backgroundROM1/i10768_2_lut_3_lut ( .A(A1), .B(GNDI), 
    .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40266 \cube_gen1/backgroundROM1/i1_2_lut_3_lut_4_lut ( .A(A0), .B(B0), 
    .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40265 ( input A, B, C, D, output Z );

  LUT4 #("0x0050") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40266 ( input A, B, C, D, output Z );

  LUT4 #("0x00EA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_321 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40267 \cube_gen1.i10574_2_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40268 \vga_1/i7099_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40267 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40268 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_322 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40269 \vga_1/i1_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40270 \vga_1/i693_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40269 ( input A, B, C, D, output Z );

  LUT4 #("0x7EEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40270 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module spikeMove1_SLICE_324 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40230 \spikeMove1/i4_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40224 \spikeMove1/i1_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module jump1_SLICE_330 ( input DI1, D1, C1, B1, A1, D0, C0, A0, LSR, CLK, 
    output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40271 \jump1/i1477_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40272 \jump1/i2_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \jump1/cube_bot_6__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40271 ( input A, B, C, D, output Z );

  LUT4 #("0xFACA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40272 ( input A, B, C, D, output Z );

  LUT4 #("0xA000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_334 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40273 \cube_gen1/i1_2_lut_3_lut_adj_120 ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40274 \cube_gen1/i1_2_lut_4_lut_adj_118 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40273 ( input A, B, C, D, output Z );

  LUT4 #("0x0300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40274 ( input A, B, C, D, output Z );

  LUT4 #("0x0010") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module controller1_SLICE_339 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40275 \controller1/controlClk_c_I_0 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40275 ( input A, B, C, D, output Z );

  LUT4 #("0x0030") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_347 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40077 \cube_gen1/i10528_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40276 \cube_gen1/background_1__I_0 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40276 ( input A, B, C, D, output Z );

  LUT4 #("0x0100") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_SLICE_348 ( input D0, C0, B0, A0, output F0 );

  lut40277 \cube_gen1/i5_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40277 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module jump1_SLICE_361 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, LSR, CLK, 
    output Q1, F0, F1 );
  wire   VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40278 \jump1/i6940_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40279 \jump1/i1_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \jump1/lastPosition_3__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40278 ( input A, B, C, D, output Z );

  LUT4 #("0xDD5D") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40279 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module cube_gen1_backgroundROM1_SLICE_367 ( input D1, C1, D0, C0, B0, output 
    F0, F1 );
  wire   GNDI;

  lut40132 \cube_gen1/backgroundROM1/i10550_2_lut ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40280 \cube_gen1/backgroundROM1/i10748_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40280 ( input A, B, C, D, output Z );

  LUT4 #("0x000C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_376 ( input D1, C1, B1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40281 \vga_1/i716_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40282 \vga_1/i1_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40281 ( input A, B, C, D, output Z );

  LUT4 #("0xFCCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40282 ( input A, B, C, D, output Z );

  LUT4 #("0xFF0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_382 ( input D0, C0, B0, A0, output F0 );

  lut40283 \vga_1/row_9__I_0_3 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40283 ( input A, B, C, D, output Z );

  LUT4 #("0xFFBF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_383 ( output F0 );
  wire   GNDI;

  lut40284 i11304( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module lut40284 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module int_rightMost_0__I_0 ( input RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, 
    RADDR0, RCLKE, RCLK, RE, WCLKE, output RDATA15, RDATA14, RDATA13, RDATA12, 
    RDATA11, RDATA10, RDATA9, RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, 
    RDATA2, RDATA1, RDATA0 );
  wire   GNDI;

  EBR_B_B int_rightMost_0__I_0( .RADDR10(GNDI), .RADDR9(GNDI), .RADDR8(GNDI), 
    .RADDR7(GNDI), .RADDR6(GNDI), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(GNDI), .WADDR9(GNDI), .WADDR8(GNDI), .WADDR7(GNDI), .WADDR6(GNDI), 
    .WADDR5(GNDI), .WADDR4(GNDI), .WADDR3(GNDI), .WADDR2(GNDI), .WADDR1(GNDI), 
    .WADDR0(GNDI), .MASK_N15(GNDI), .MASK_N14(GNDI), .MASK_N13(GNDI), 
    .MASK_N12(GNDI), .MASK_N11(GNDI), .MASK_N10(GNDI), .MASK_N9(GNDI), 
    .MASK_N8(GNDI), .MASK_N7(GNDI), .MASK_N6(GNDI), .MASK_N5(GNDI), 
    .MASK_N4(GNDI), .MASK_N3(GNDI), .MASK_N2(GNDI), .MASK_N1(GNDI), 
    .MASK_N0(GNDI), .WDATA15(GNDI), .WDATA14(GNDI), .WDATA13(GNDI), 
    .WDATA12(GNDI), .WDATA11(GNDI), .WDATA10(GNDI), .WDATA9(GNDI), 
    .WDATA8(GNDI), .WDATA7(GNDI), .WDATA6(GNDI), .WDATA5(GNDI), .WDATA4(GNDI), 
    .WDATA3(GNDI), .WDATA2(GNDI), .WDATA1(GNDI), .WDATA0(GNDI), .RCLKE(RCLKE), 
    .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), .WCLK(GNDI), .WE(GNDI), 
    .RDATA15(RDATA15), .RDATA14(RDATA14), .RDATA13(RDATA13), .RDATA12(RDATA12), 
    .RDATA11(RDATA11), .RDATA10(RDATA10), .RDATA9(RDATA9), .RDATA8(RDATA8), 
    .RDATA7(RDATA7), .RDATA6(RDATA6), .RDATA5(RDATA5), .RDATA4(RDATA4), 
    .RDATA3(RDATA3), .RDATA2(RDATA2), .RDATA1(RDATA1), .RDATA0(RDATA0));
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B_B ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, RADDR4, 
    RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, WADDR6, 
    WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "16";
  defparam INST10.DATA_WIDTH_R = "16";

    defparam INST10.INIT_0 = "0xC15882B005610AC215852B0A5615AC2A5855B0AA6155C2AA85550AAB15572AAE";

    defparam INST10.INIT_1 = "0x8800100020004000800000000000000000000000000000000000000000000000";

    defparam INST10.INIT_2 = "0x095012A125424A8495082A115422A8445088A110422084400880110022004400";

    defparam INST10.INIT_3 = "0x555CAAB85570AAE055C0AB815702AE045C09B8127025E04AC095812A025404A8";

    defparam INST10.INIT_4 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_5 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_6 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_7 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_8 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_9 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_A = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_B = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_C = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_D = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_E = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
endmodule

module controller1_osc ( input CLKHFPU, CLKHFEN, output CLKHF );
  wire   GNDI;

  HSOSC_CORE_B \controller1/osc ( .CLKHFPU(CLKHFPU), .CLKHFEN(CLKHFEN), 
    .TRIM9(GNDI), .TRIM8(GNDI), .TRIM7(GNDI), .TRIM6(GNDI), .TRIM5(GNDI), 
    .TRIM4(GNDI), .TRIM3(GNDI), .TRIM2(GNDI), .TRIM1(GNDI), .TRIM0(GNDI), 
    .CLKHF(CLKHF));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module HSOSC_CORE_B ( input CLKHFPU, CLKHFEN, TRIM9, TRIM8, TRIM7, TRIM6, 
    TRIM5, TRIM4, TRIM3, TRIM2, TRIM1, TRIM0, output CLKHF );

  HSOSC_CORE INST10( .CLKHFPU(CLKHFPU), .CLKHFEN(CLKHFEN), .TRIM9(TRIM9), 
    .TRIM8(TRIM8), .TRIM7(TRIM7), .TRIM6(TRIM6), .TRIM5(TRIM5), .TRIM4(TRIM4), 
    .TRIM3(TRIM3), .TRIM2(TRIM2), .TRIM1(TRIM1), .TRIM0(TRIM0), .CLKHF(CLKHF));
  defparam INST10.CLKHF_DIV = "0b00";
  defparam INST10.FABRIC_TRIME = "DISABLE";
endmodule

module mypll_1_lscc_pll_inst_u_PLL_B ( input REFERENCECLK, FEEDBACK, RESET_N, 
    output INTFBOUT, OUTGLOBAL );
  wire   GNDI;

  PLL_B_B \mypll_1/lscc_pll_inst/u_PLL_B ( .REFERENCECLK(REFERENCECLK), 
    .FEEDBACK(FEEDBACK), .DYNAMICDELAY7(GNDI), .DYNAMICDELAY6(GNDI), 
    .DYNAMICDELAY5(GNDI), .DYNAMICDELAY4(GNDI), .DYNAMICDELAY3(GNDI), 
    .DYNAMICDELAY2(GNDI), .DYNAMICDELAY1(GNDI), .DYNAMICDELAY0(GNDI), 
    .BYPASS(GNDI), .RESET_N(RESET_N), .SCLK(GNDI), .SDI(GNDI), .LATCH(GNDI), 
    .INTFBOUT(INTFBOUT), .OUTCORE(), .OUTGLOBAL(OUTGLOBAL), .OUTCOREB(), 
    .OUTGLOBALB(), .SDO(), .LOCK());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (REFERENCECLK => OUTGLOBAL) = (0:0:0,0:0:0);
  endspecify

endmodule

module PLL_B_B ( input REFERENCECLK, FEEDBACK, DYNAMICDELAY7, DYNAMICDELAY6, 
    DYNAMICDELAY5, DYNAMICDELAY4, DYNAMICDELAY3, DYNAMICDELAY2, DYNAMICDELAY1, 
    DYNAMICDELAY0, BYPASS, RESET_N, SCLK, SDI, LATCH, output INTFBOUT, OUTCORE, 
    OUTGLOBAL, OUTCOREB, OUTGLOBALB, SDO, LOCK );

  PLL_B INST10( .REFERENCECLK(REFERENCECLK), .FEEDBACK(FEEDBACK), 
    .DYNAMICDELAY7(DYNAMICDELAY7), .DYNAMICDELAY6(DYNAMICDELAY6), 
    .DYNAMICDELAY5(DYNAMICDELAY5), .DYNAMICDELAY4(DYNAMICDELAY4), 
    .DYNAMICDELAY3(DYNAMICDELAY3), .DYNAMICDELAY2(DYNAMICDELAY2), 
    .DYNAMICDELAY1(DYNAMICDELAY1), .DYNAMICDELAY0(DYNAMICDELAY0), 
    .BYPASS(BYPASS), .RESET_N(RESET_N), .SCLK(SCLK), .SDI(SDI), .LATCH(LATCH), 
    .INTFBOUT(INTFBOUT), .OUTCORE(OUTCORE), .OUTGLOBAL(OUTGLOBAL), 
    .OUTCOREB(OUTCOREB), .OUTGLOBALB(OUTGLOBALB), .SDO(SDO), .LOCK(LOCK));
  defparam INST10.FEEDBACK_PATH = "SIMPLE";
  defparam INST10.DELAY_ADJUSTMENT_MODE_FEEDBACK = "FIXED";
  defparam INST10.FDA_FEEDBACK = "0";
  defparam INST10.DELAY_ADJUSTMENT_MODE_RELATIVE = "FIXED";
  defparam INST10.FDA_RELATIVE = "0";
  defparam INST10.SHIFTREG_DIV_MODE = "0";
  defparam INST10.PLLOUT_SELECT_PORTA = "GENCLK";
  defparam INST10.PLLOUT_SELECT_PORTB = "GENCLK";
  defparam INST10.DIVR = "0";
  defparam INST10.DIVF = "66";
  defparam INST10.DIVQ = "5";
  defparam INST10.FILTER_RANGE = "1";
  defparam INST10.ENABLE_ICEGATE_PORTA = "0";
  defparam INST10.ENABLE_ICEGATE_PORTB = "0";
  defparam INST10.TEST_MODE = "0";
  defparam INST10.EXTERNAL_DIVIDE_FACTOR = "NONE";
  defparam INST10.FREQUENCY_PIN_REFERENCECLK = "12.000000";
endmodule

module int_rightMost_0__I_0_2 ( input RADDR5, RADDR4, RADDR3, RADDR2, RADDR1, 
    RADDR0, RCLKE, RCLK, RE, WCLKE, output RDATA3, RDATA2, RDATA1, RDATA0 );
  wire   GNDI;

  EBR_B0285 int_rightMost_0__I_0_2( .RADDR10(GNDI), .RADDR9(GNDI), 
    .RADDR8(GNDI), .RADDR7(GNDI), .RADDR6(GNDI), .RADDR5(RADDR5), 
    .RADDR4(RADDR4), .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), 
    .RADDR0(RADDR0), .WADDR10(GNDI), .WADDR9(GNDI), .WADDR8(GNDI), 
    .WADDR7(GNDI), .WADDR6(GNDI), .WADDR5(GNDI), .WADDR4(GNDI), .WADDR3(GNDI), 
    .WADDR2(GNDI), .WADDR1(GNDI), .WADDR0(GNDI), .MASK_N15(GNDI), 
    .MASK_N14(GNDI), .MASK_N13(GNDI), .MASK_N12(GNDI), .MASK_N11(GNDI), 
    .MASK_N10(GNDI), .MASK_N9(GNDI), .MASK_N8(GNDI), .MASK_N7(GNDI), 
    .MASK_N6(GNDI), .MASK_N5(GNDI), .MASK_N4(GNDI), .MASK_N3(GNDI), 
    .MASK_N2(GNDI), .MASK_N1(GNDI), .MASK_N0(GNDI), .WDATA15(GNDI), 
    .WDATA14(GNDI), .WDATA13(GNDI), .WDATA12(GNDI), .WDATA11(GNDI), 
    .WDATA10(GNDI), .WDATA9(GNDI), .WDATA8(GNDI), .WDATA7(GNDI), .WDATA6(GNDI), 
    .WDATA5(GNDI), .WDATA4(GNDI), .WDATA3(GNDI), .WDATA2(GNDI), .WDATA1(GNDI), 
    .WDATA0(GNDI), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(GNDI), .WE(GNDI), .RDATA15(), .RDATA14(), .RDATA13(), .RDATA12(), 
    .RDATA11(), .RDATA10(), .RDATA9(), .RDATA8(), .RDATA7(), .RDATA6(), 
    .RDATA5(), .RDATA4(), .RDATA3(RDATA3), .RDATA2(RDATA2), .RDATA1(RDATA1), 
    .RDATA0(RDATA0));
  gnd DRIVEGND( .PWR0(GNDI));
endmodule

module EBR_B0285 ( input RADDR10, RADDR9, RADDR8, RADDR7, RADDR6, RADDR5, 
    RADDR4, RADDR3, RADDR2, RADDR1, RADDR0, WADDR10, WADDR9, WADDR8, WADDR7, 
    WADDR6, WADDR5, WADDR4, WADDR3, WADDR2, WADDR1, WADDR0, MASK_N15, MASK_N14, 
    MASK_N13, MASK_N12, MASK_N11, MASK_N10, MASK_N9, MASK_N8, MASK_N7, MASK_N6, 
    MASK_N5, MASK_N4, MASK_N3, MASK_N2, MASK_N1, MASK_N0, WDATA15, WDATA14, 
    WDATA13, WDATA12, WDATA11, WDATA10, WDATA9, WDATA8, WDATA7, WDATA6, WDATA5, 
    WDATA4, WDATA3, WDATA2, WDATA1, WDATA0, RCLKE, RCLK, RE, WCLKE, WCLK, WE, 
    output RDATA15, RDATA14, RDATA13, RDATA12, RDATA11, RDATA10, RDATA9, 
    RDATA8, RDATA7, RDATA6, RDATA5, RDATA4, RDATA3, RDATA2, RDATA1, RDATA0 );

  EBR_B INST10( .RADDR10(RADDR10), .RADDR9(RADDR9), .RADDR8(RADDR8), 
    .RADDR7(RADDR7), .RADDR6(RADDR6), .RADDR5(RADDR5), .RADDR4(RADDR4), 
    .RADDR3(RADDR3), .RADDR2(RADDR2), .RADDR1(RADDR1), .RADDR0(RADDR0), 
    .WADDR10(WADDR10), .WADDR9(WADDR9), .WADDR8(WADDR8), .WADDR7(WADDR7), 
    .WADDR6(WADDR6), .WADDR5(WADDR5), .WADDR4(WADDR4), .WADDR3(WADDR3), 
    .WADDR2(WADDR2), .WADDR1(WADDR1), .WADDR0(WADDR0), .MASK_N15(MASK_N15), 
    .MASK_N14(MASK_N14), .MASK_N13(MASK_N13), .MASK_N12(MASK_N12), 
    .MASK_N11(MASK_N11), .MASK_N10(MASK_N10), .MASK_N9(MASK_N9), 
    .MASK_N8(MASK_N8), .MASK_N7(MASK_N7), .MASK_N6(MASK_N6), .MASK_N5(MASK_N5), 
    .MASK_N4(MASK_N4), .MASK_N3(MASK_N3), .MASK_N2(MASK_N2), .MASK_N1(MASK_N1), 
    .MASK_N0(MASK_N0), .WDATA15(WDATA15), .WDATA14(WDATA14), .WDATA13(WDATA13), 
    .WDATA12(WDATA12), .WDATA11(WDATA11), .WDATA10(WDATA10), .WDATA9(WDATA9), 
    .WDATA8(WDATA8), .WDATA7(WDATA7), .WDATA6(WDATA6), .WDATA5(WDATA5), 
    .WDATA4(WDATA4), .WDATA3(WDATA3), .WDATA2(WDATA2), .WDATA1(WDATA1), 
    .WDATA0(WDATA0), .RCLKE(RCLKE), .RCLK(RCLK), .RE(RE), .WCLKE(WCLKE), 
    .WCLK(WCLK), .WE(WE), .RDATA15(RDATA15), .RDATA14(RDATA14), 
    .RDATA13(RDATA13), .RDATA12(RDATA12), .RDATA11(RDATA11), .RDATA10(RDATA10), 
    .RDATA9(RDATA9), .RDATA8(RDATA8), .RDATA7(RDATA7), .RDATA6(RDATA6), 
    .RDATA5(RDATA5), .RDATA4(RDATA4), .RDATA3(RDATA3), .RDATA2(RDATA2), 
    .RDATA1(RDATA1), .RDATA0(RDATA0));
  defparam INST10.DATA_WIDTH_W = "16";
  defparam INST10.DATA_WIDTH_R = "16";

    defparam INST10.INIT_0 = "0x0006000D000B0006000C000800000000000100020005000A0005000B0006000C";

    defparam INST10.INIT_1 = "0x0000000100020004000800010002000400080000000000000000000000000000";

    defparam INST10.INIT_2 = "0x000C0008000000000000000100020004000900020005000A0005000A00040008";

    defparam INST10.INIT_3 = "0x00080000000100020005000A0005000A0005000A0005000A0005000B0007000E";

    defparam INST10.INIT_4 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_5 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_6 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_7 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_8 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_9 = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_A = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_B = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_C = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_D = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_E = "0x0000000000000000000000000000000000000000000000000000000000000000";

    defparam INST10.INIT_F = "0x0000000000000000000000000000000000000000000000000000000000000000";
endmodule

module controllerIn ( output PADDI, input controllerIn );
  wire   GNDI;

  BB_B_B \controllerIn_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), 
    .B(controllerIn));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (controllerIn => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module BB_B_B ( input T_N, I, output O, inout B );

  BB_B INST10( .T_N(T_N), .I(I), .O(O), .B(B));
endmodule

module fpga_clk ( output PADDI, input fpga_clk );
  wire   GNDI;

  BB_B_B \fpga_clk_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(fpga_clk));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (fpga_clk => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module controlClk ( input PADDO, output controlClk );
  wire   VCCI;

  BB_B_B \controlClk_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(controlClk));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => controlClk) = (0:0:0,0:0:0);
  endspecify

endmodule

module controlLatch ( input PADDO, output controlLatch );
  wire   VCCI;

  BB_B_B \controlLatch_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(controlLatch));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => controlLatch) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_0_ ( input PADDO, output rgb0 );
  wire   VCCI;

  BB_B_B \rgb_pad[0].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb0) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_1_ ( input PADDO, output rgb1 );
  wire   VCCI;

  BB_B_B \rgb_pad[1].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb1) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_2_ ( input PADDO, output rgb2 );
  wire   VCCI;

  BB_B_B \rgb_pad[2].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb2));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb2) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_3_ ( input PADDO, output rgb3 );
  wire   VCCI;

  BB_B_B \rgb_pad[3].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb3));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb3) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_4_ ( input PADDO, output rgb4 );
  wire   VCCI;

  BB_B_B \rgb_pad[4].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb4));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb4) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_5_ ( input PADDO, output rgb5 );
  wire   VCCI;

  BB_B_B \rgb_pad[5].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb5));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb5) = (0:0:0,0:0:0);
  endspecify

endmodule

module VSYNC ( input PADDO, output VSYNC );
  wire   VCCI;

  BB_B_B \VSYNC_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(VSYNC));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => VSYNC) = (0:0:0,0:0:0);
  endspecify

endmodule

module HSYNC ( input PADDO, output HSYNC );
  wire   VCCI;

  BB_B_B \HSYNC_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(HSYNC));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => HSYNC) = (0:0:0,0:0:0);
  endspecify

endmodule
