ibat_buck_thld: SIMULINK_MODEL.OUTERLOOP_CNTL0.IBAT_BUCK_THLD
vbat_buck_thld: SIMULINK_MODEL.OUTERLOOP_CNTL0.VBAT_BUCK_THLD
ibus_buck_thld: SIMULINK_MODEL.OUTERLOOP_CNTL1.IBUS_BUCK_THLD
vbus_buck_thld: SIMULINK_MODEL.OUTERLOOP_CNTL1.VBUS_BUCK_THLD
max_icmd_ph: SIMULINK_MODEL.OUTERLOOP_CNTL2.MAX_ICMD_PH
max_icmd_total: SIMULINK_MODEL.OUTERLOOP_CNTL2.MAX_ICMD_TOTAL
icmd_current_stat: SIMULINK_MODEL.ICMD_VALUE.ICMD_VALUE
vbat_boost_thld: SIMULINK_MODEL.OUTERLOOP_CNTL3.VBAT_BOOST_THLD
vbus_boost_thld: SIMULINK_MODEL.OUTERLOOP_CNTL3.VBUS_BOOST_THLD
operation_state: SIMULINK_MODEL.STATUS.OPERATING_STATE
d_ph1: SIMULINK_MODEL.D_VALUE.D_PH1
d_ph2: SIMULINK_MODEL.D_VALUE.D_PH2
d_ph3: SIMULINK_MODEL.D_VALUE.D_PH3
d_ph4: SIMULINK_MODEL.D_VALUE.D_PH4
alpha_ph1: SIMULINK_MODEL.ALPHA_VALUE.ALPHA_PH1
alpha_ph2: SIMULINK_MODEL.ALPHA_VALUE.ALPHA_PH2
alpha_ph3: SIMULINK_MODEL.ALPHA_VALUE.ALPHA_PH3
alpha_ph4: SIMULINK_MODEL.ALPHA_VALUE.ALPHA_PH4
max_ph: SIMULINK_MODEL.INNERLOOP_CFG.MAX_PH
dcm_en: SIMULINK_MODEL.INNERLOOP_CFG.DCM_EN
dith_en: SIMULINK_MODEL.INNERLOOP_CFG.DITHER_EN
dset_override_en: SIMULINK_MODEL.TEST_DREF_OVERRIDE_EN.TEST_DREF_OVERRIDE_EN
dset_override_value: SIMULINK_MODEL.TEST_DREF_OVERRIDE_SET.TEST_DREFSET
alpha_override_en: SIMULINK_MODEL.TEST_ALPHA_OVERRIDE_EN.TEST_ALPHA_OVERRIDE_EN
alpha_override_value: SIMULINK_MODEL.TEST_ALPHA_OVERRIDE_SET.TEST_ALPHASET
bst_en: SIMULINK_MODEL.POWERSTATE_CFG.BOOST_EN
stby_en: SIMULINK_MODEL.POWERSTATE_CFG.STANDBY_EN
bfet_dis: SIMULINK_MODEL.POWERSTATE_CFG.BATFET_DISABLE
clr_flt: SIMULINK_MODEL.POWERSTATE_CFG.CLR_FAULT
sw_reset: SIMULINK_MODEL.POWERSTATE_CFG.FPGA_SW_RESET
icmd_override_en: SIMULINK_MODEL.TEST_ICMD_OVR_PARAMS.TEST_ICMD_OVERRIDE_EN
icmd_override_setvalue: SIMULINK_MODEL.TEST_ICMD_OVR_PARAMS.TEST_ICMDSET
icmd_value: SIMULINK_MODEL.ICMD_VALUE.ICMD_VALUE
phase_inductor_map: SIMULINK_MODEL.TEST_INNER_LOOP_PH_MGMT.PHASE_INDUCTOR_MAP





