<profile>

<ReportVersion>
<Version>2020.2</Version>
</ReportVersion>

<UserAssignments>
<unit>ns</unit>
<ProductFamily>virtexuplus</ProductFamily>
<Part>xcu250-figd2104-2L-e</Part>
<TopModelName>B_IO_L2_in_4_x1</TopModelName>
<TargetClockPeriod>3.33</TargetClockPeriod>
<ClockUncertainty>0.90</ClockUncertainty>
<FlowTarget>vitis</FlowTarget>
</UserAssignments>

<PerformanceEstimates>
<PipelineType>none</PipelineType>
<SummaryOfTimingAnalysis>
<unit>ns</unit>
<EstimatedClockPeriod>2.433</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<unit>clock cycles</unit>
<Best-caseLatency>70659</Best-caseLatency>
<Average-caseLatency>12828675</Average-caseLatency>
<Worst-caseLatency>25583619</Worst-caseLatency>
<Best-caseRealTimeLatency>0.236 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>42.758 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>85.270 ms</Worst-caseRealTimeLatency>
<Interval-min>70659</Interval-min>
<Interval-max>25583619</Interval-max>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<B_IO_L2_in_4_x1_loop_1_B_IO_L2_in_4_x1_loop_2_B_IO_L2_in_4_x1_loop_3>
<TripCount>3072</TripCount>
<Latency>
<range>
<min>61440</min>
<max>25574400</max>
</range>
</Latency>
<AbsoluteTimeLatency>
<range>
<min>204779</min>
<max>85239473</max>
</range>
</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>20</min>
<max>8325</max>
</range>
</IterationLatency>
<B_IO_L2_in_4_x1_loop_4>
<TripCount>
<range>
<min>2</min>
<max>8</max>
</range>
</TripCount>
<Latency>
<range>
<min>16</min>
<max>64</max>
</range>
</Latency>
<AbsoluteTimeLatency>
<range>
<min>53</min>
<max>213</max>
</range>
</AbsoluteTimeLatency>
<IterationLatency>8</IterationLatency>
<B_IO_L2_in_4_x1_loop_5>
<TripCount>2</TripCount>
<Latency>5</Latency>
<AbsoluteTimeLatency>16</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>2</PipelineDepth>
</B_IO_L2_in_4_x1_loop_5>
<B_IO_L2_in_4_x1_loop_6>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>2</PipelineDepth>
</B_IO_L2_in_4_x1_loop_6>
</B_IO_L2_in_4_x1_loop_4>
<B_IO_L2_in_4_x1_loop_7_B_IO_L2_in_4_x1_loop_8>
<TripCount>64</TripCount>
<Latency>8256</Latency>
<AbsoluteTimeLatency>27517</AbsoluteTimeLatency>
<PipelineII>129</PipelineII>
<PipelineDepth>129</PipelineDepth>
</B_IO_L2_in_4_x1_loop_7_B_IO_L2_in_4_x1_loop_8>
<B_IO_L2_in_4_x1_loop_12>
<TripCount>
<range>
<min>2</min>
<max>8</max>
</range>
</TripCount>
<Latency>
<range>
<min>16</min>
<max>64</max>
</range>
</Latency>
<AbsoluteTimeLatency>
<range>
<min>53</min>
<max>213</max>
</range>
</AbsoluteTimeLatency>
<IterationLatency>8</IterationLatency>
<B_IO_L2_in_4_x1_loop_13>
<TripCount>2</TripCount>
<Latency>5</Latency>
<AbsoluteTimeLatency>16</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>2</PipelineDepth>
</B_IO_L2_in_4_x1_loop_13>
<B_IO_L2_in_4_x1_loop_14>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>13</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>2</PipelineDepth>
</B_IO_L2_in_4_x1_loop_14>
</B_IO_L2_in_4_x1_loop_12>
<B_IO_L2_in_4_x1_loop_15_B_IO_L2_in_4_x1_loop_16>
<TripCount>64</TripCount>
<Latency>8256</Latency>
<AbsoluteTimeLatency>27517</AbsoluteTimeLatency>
<PipelineII>129</PipelineII>
<PipelineDepth>129</PipelineDepth>
</B_IO_L2_in_4_x1_loop_15_B_IO_L2_in_4_x1_loop_16>
</B_IO_L2_in_4_x1_loop_1_B_IO_L2_in_4_x1_loop_2_B_IO_L2_in_4_x1_loop_3>
<B_IO_L2_in_4_x1_loop_20_B_IO_L2_in_4_x1_loop_21_B_IO_L2_in_4_x1_loop_22>
<TripCount>512</TripCount>
<Latency>9216</Latency>
<AbsoluteTimeLatency>30716</AbsoluteTimeLatency>
<PipelineII>18</PipelineII>
<PipelineDepth>18</PipelineDepth>
</B_IO_L2_in_4_x1_loop_20_B_IO_L2_in_4_x1_loop_21_B_IO_L2_in_4_x1_loop_22>
</SummaryOfLoopLatency>
</PerformanceEstimates>

<AreaEstimates>
<Resources>
<BRAM_18K>16</BRAM_18K>
<FF>1038</FF>
<LUT>2503</LUT>
<DSP>0</DSP>
<URAM>0</URAM>
</Resources>
<AvailableResources>
<BRAM_18K>5376</BRAM_18K>
<DSP>12288</DSP>
<FF>3456000</FF>
<LUT>1728000</LUT>
<URAM>1280</URAM>
</AvailableResources>
</AreaEstimates>

<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>B_IO_L2_in_4_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>B_IO_L2_in_4_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>B_IO_L2_in_4_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>B_IO_L2_in_4_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_continue</name>
<Object>B_IO_L2_in_4_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>B_IO_L2_in_4_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>B_IO_L2_in_4_x1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_4_x113_dout</name>
<Object>fifo_B_B_IO_L2_in_4_x113</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_4_x113_empty_n</name>
<Object>fifo_B_B_IO_L2_in_4_x113</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_4_x113_read</name>
<Object>fifo_B_B_IO_L2_in_4_x113</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_5_x114_din</name>
<Object>fifo_B_B_IO_L2_in_5_x114</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>256</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_5_x114_full_n</name>
<Object>fifo_B_B_IO_L2_in_5_x114</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_B_IO_L2_in_5_x114_write</name>
<Object>fifo_B_B_IO_L2_in_5_x114</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_4_x181_din</name>
<Object>fifo_B_PE_0_4_x181</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_4_x181_full_n</name>
<Object>fifo_B_PE_0_4_x181</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>fifo_B_PE_0_4_x181_write</name>
<Object>fifo_B_PE_0_4_x181</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_fifo</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
</InterfaceSummary>

</profile>
