<?xml version="1.0" encoding="utf-8"?>
<BindInfo>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_81_fu_20524_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_81" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_fu_20530_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_75_fu_20556_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_75" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_8s_16_1_1_U63" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_76" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_6ns_15_1_1_U48" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_77" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_78_fu_20586_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_78" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_79_fu_20621_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_79" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_80_fu_20641_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_80" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="r_V_82_fu_20675_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_82" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_6ns_15_1_1_U46" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_83" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="r_V_84_fu_18893_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_84" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_85_fu_20695_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_85" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="r_V_86_fu_20715_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_86" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_87_fu_18923_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_87" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_88_fu_20738_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_88" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="r_V_89_fu_20769_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_89" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_90_fu_20809_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_90" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_91_fu_20844_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_91" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln1273_fu_20864_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="sub_ln1273" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="r_V_92_fu_20870_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_92" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_93_fu_20913_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_93" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_5s_14_1_1_U56" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_94" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_95_fu_20936_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_95" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_6s_15_1_1_U30" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_96" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_97_fu_20970_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_97" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln1273_65_fu_20990_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="sub_ln1273_65" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="r_V_98_fu_21000_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_98" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="r_V_99_fu_21020_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_99" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln1273_67_fu_21040_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="sub_ln1273_67" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="r_V_100_fu_21046_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_100" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_101_fu_21066_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_101" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="r_V_102_fu_21086_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_102" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_103_fu_21117_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_103" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln1273_71_fu_21151_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="sub_ln1273_71" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="r_V_104_fu_21157_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_104" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_105_fu_21203_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_105" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_106_fu_21238_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_106" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_8s_16_1_1_U34" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_107" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_108_fu_19021_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_108" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_109_fu_21258_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_109" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_7s_16_1_1_U74" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_110" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_111_fu_21278_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_111" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="r_V_112_fu_21298_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_112" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_6s_15_1_1_U32" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_113" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_5ns_14_1_1_U67" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_114" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_7ns_16_1_1_U76" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_115" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_6ns_15_1_1_U77" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_116" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="r_V_117_fu_19103_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_117" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_118_fu_21334_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_118" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_119_fu_21368_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_119" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="r_V_120_fu_21395_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_120" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_121_fu_19179_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_121" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_7s_16_1_1_U69" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_122" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_8ns_16_1_1_U37" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_8ns_16_1_1_U49" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_256" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_7ns_16_1_1_U44" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_123" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_124_fu_21424_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_124" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_125_fu_19255_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_125" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_7s_16_1_1_U54" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_126" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="r_V_127_fu_21455_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_127" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_8s_16_1_1_U24" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_128" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="r_V_129_fu_21507_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_129" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_130_fu_21527_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_130" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_131_fu_21558_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_131" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="r_V_132_fu_21597_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_132" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_133_fu_21617_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_133" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_136_fu_21641_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_136" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_134_fu_21647_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_134" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="r_V_135_fu_21667_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_135" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln1273_85_fu_21701_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="sub_ln1273_85" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="r_V_137_fu_21707_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_137" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_6s_15_1_1_U55" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_138" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="r_V_139_fu_21727_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_139" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="r_V_140_fu_21747_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_140" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_5ns_14_1_1_U20" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_141" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_142_fu_21766_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_142" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_143_fu_19360_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_143" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_144_fu_19388_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_144" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_5ns_14_1_1_U21" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_145" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_146_fu_21807_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_146" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln1273_91_fu_19434_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="sub_ln1273_91" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="r_V_147_fu_19440_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_147" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln1273_93_fu_21840_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="sub_ln1273_93" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="r_V_148_fu_21846_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_148" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_149_fu_21880_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_149" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln1273_96_fu_21900_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="sub_ln1273_96" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="r_V_150_fu_21906_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_150" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_6s_15_1_1_U64" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_151" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_5s_14_1_1_U22" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_152" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="r_V_153_fu_21932_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_153" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_7s_16_1_1_U41" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_154" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_7s_16_1_1_U75" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_155" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="r_V_156_fu_21951_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_156" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_157_fu_21997_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_157" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_158_fu_22028_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_158" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_159_fu_22051_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_159" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="r_V_160_fu_22101_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_160" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_161_fu_22132_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_161" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_5ns_14_1_1_U33" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_162" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_6s_15_1_1_U59" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_163" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_164_fu_22158_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_164" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_6s_15_1_1_U51" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_165" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="r_V_166_fu_22181_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_166" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln1273_103_fu_22201_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="sub_ln1273_103" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="r_V_167_fu_22207_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_167" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_5s_14_1_1_U40" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_168" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="r_V_169_fu_22227_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_169" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_170_fu_22247_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_170" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_5ns_14_1_1_U70" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_171" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_172_fu_22294_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_172" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_178_fu_22325_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_178" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_173_fu_22346_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_173" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_174_fu_22381_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_174" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_175_fu_22405_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_175" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_176_fu_22451_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_176" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="r_V_177_fu_22467_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_177" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="r_V_179_fu_22500_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_179" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_6ns_15_1_1_U71" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_180" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_181_fu_22520_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_181" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_182_fu_22540_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_182" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="r_V_183_fu_22560_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_183" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_7s_16_1_1_U47" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_184" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_185_fu_22580_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_185" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="r_V_186_fu_22600_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_186" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_187_fu_22620_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_187" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln1273_114_fu_22662_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="sub_ln1273_114" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="r_V_188_fu_22668_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_188" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_189_fu_22699_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_189" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_190_fu_22719_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_190" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_191_fu_22739_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_191" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_192_fu_22770_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_192" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_5s_14_1_1_U36" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_193" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_194_fu_22816_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_194" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_195_fu_22836_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_195" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln1273_121_fu_22856_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="sub_ln1273_121" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="r_V_196_fu_22862_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_196" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_197_fu_22882_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_197" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_198_fu_22913_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_198" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="r_V_199_fu_22933_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_199" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_16_1_1_U28" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_257" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln1273_125_fu_19747_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="sub_ln1273_125" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="r_V_200_fu_19753_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_200" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_201_fu_22969_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_201" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_16_1_1_U29" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_202" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="r_V_203_fu_23011_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_203" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_8ns_16_1_1_U72" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_258" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_7ns_16_1_1_U39" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_204" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_7s_16_1_1_U31" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_205" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_206_fu_23056_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_206" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_5ns_14_1_1_U66" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_207" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln1273_129_fu_23076_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="sub_ln1273_129" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="r_V_208_fu_23082_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_208" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_6s_15_1_1_U25" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_209" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_8ns_16_1_1_U58" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_259" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln1273_131_fu_23104_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="sub_ln1273_131" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="r_V_210_fu_23110_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_210" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_211_fu_23130_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_211" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln1273_134_fu_23160_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="sub_ln1273_134" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="r_V_212_fu_23166_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_212" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_8s_16_1_1_U50" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_213" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_6ns_15_1_1_U26" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_214" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_8s_16_1_1_U18" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_260" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="r_V_215_fu_23218_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_215" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_216_fu_23238_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_216" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_217_fu_23258_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_217" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_218_fu_23289_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_218" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_219_fu_23335_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_219" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_220_fu_23359_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_220" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="r_V_221_fu_23379_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_221" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_222_fu_23399_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_222" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_6s_15_1_1_U43" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_223" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_7s_16_1_1_U53" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_224" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_225_fu_23437_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_225" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln1273_142_fu_23457_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="sub_ln1273_142" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="r_V_226_fu_23463_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_226" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_7s_16_1_1_U42" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_227" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_6ns_15_1_1_U27" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_228" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_7ns_16_1_1_U19" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_229" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_6ns_15_1_1_U38" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_230" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln1273_144_fu_23500_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="sub_ln1273_144" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="r_V_231_fu_23521_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_231" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln1273_146_fu_19972_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="sub_ln1273_146" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_232_fu_19978_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_232" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_233_fu_19994_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_233" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_7ns_16_1_1_U45" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_234" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_235_fu_23573_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_235" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_8ns_16_1_1_U73" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_261" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_236_fu_23589_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_236" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_6s_15_1_1_U65" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_237" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_7ns_16_1_1_U23" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_238" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_239_fu_23631_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_239" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_8s_16_1_1_U57" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_262" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9ns_16_1_1_U62" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_263" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_240_fu_23655_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_240" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9ns_16_1_1_U68" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_241" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_242_fu_23681_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_242" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_243_fu_23697_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_243" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_8s_16_1_1_U52" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_264" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_8s_16_1_1_U60" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_265" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_5s_14_1_1_U61" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_244" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_7ns_16_1_1_U35" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_245" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9ns_16_1_1_U68" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_266" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_246_fu_23729_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_246" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_247_fu_23771_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_247" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_7ns_16_1_1_U23" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_248" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_8s_16_1_1_U34" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_267" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_249_fu_23817_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_249" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_7ns_16_1_1_U45" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_250" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_8s_16_1_1_U63" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_268" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="r_V_251_fu_23860_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_251" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_9s_16_1_1_U29" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_269" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_7s_16_1_1_U54" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_252" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_7s_16_1_1_U75" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_253" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_8s_16_1_1_U24" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_270" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_7s_16_1_1_U31" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_254" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_6ns_15_1_1_U48" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_255" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_256_fu_23948_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_256" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_6ns_15_1_1_U71" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_257" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_6ns_15_1_1_U38" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_258" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_7ns_16_1_1_U76" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_259" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_260_fu_23990_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_260" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="r_V_261_fu_24010_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_261" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_262_fu_20194_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_262" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_5ns_14_1_1_U66" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_263" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_264_fu_24037_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_264" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln1273_162_fu_24057_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="sub_ln1273_162" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="r_V_265_fu_24063_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_265" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_266_fu_24094_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_266" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_267_fu_20214_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_267" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_6s_15_1_1_U55" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_268" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="r_V_269_fu_20234_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_269" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_8s_16_1_1_U50" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_270" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_271_fu_24180_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_271" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_6s_15_1_1_U59" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_272" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_273_fu_24230_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_273" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_274_fu_24250_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_274" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="r_V_275_fu_24281_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_275" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_5s_14_1_1_U56" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_276" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_5ns_14_1_1_U70" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_277" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_278_fu_24309_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_278" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_6s_15_1_1_U51" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_279" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_280_fu_24333_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_280" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_8s_16_1_1_U18" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_281" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_282_fu_24367_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_282" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln1273_171_fu_24387_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="sub_ln1273_171" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="r_V_283_fu_24393_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_283" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_6s_15_1_1_U32" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_284" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_fu_24417_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_338_fu_20274_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_338" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_339_fu_20280_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_339" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_340_fu_24427_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_340" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_341_fu_24433_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_341" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_342_fu_24439_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_342" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_343_fu_24445_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_343" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_344_fu_24450_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_344" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_345_fu_24460_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_345" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_346_fu_24470_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_346" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_347_fu_24476_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_347" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_348_fu_24486_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_348" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_349_fu_24496_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_349" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_350_fu_24506_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_350" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="x_V_fu_24512_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="x_V" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_352_fu_20286_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_352" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_353_fu_20292_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_353" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_354_fu_20298_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_354" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_355_fu_24518_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_355" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_356_fu_24528_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_356" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_357_fu_24538_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_357" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_358_fu_24544_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_358" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_359_fu_24549_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_359" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_360_fu_24559_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_360" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_361_fu_24569_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_361" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_362_fu_24579_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_362" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_363_fu_24589_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_363" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_364_fu_24599_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_364" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_365_fu_24609_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_365" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="x_V_24_fu_24615_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="x_V_24" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_367_fu_24621_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_367" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_368_fu_24627_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_368" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_369_fu_20304_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_369" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_370_fu_24636_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_370" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_371_fu_24646_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_371" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_372_fu_24652_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_372" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_373_fu_24658_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_373" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_374_fu_24668_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_374" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_375_fu_24678_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_375" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_376_fu_20310_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_376" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_377_fu_20316_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_377" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_378_fu_20326_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_378" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_379_fu_24691_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_379" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="x_V_25_fu_24701_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="x_V_25" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_381_fu_20332_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_381" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_382_fu_20338_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_382" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_383_fu_20344_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_383" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_384_fu_24707_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_384" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_385_fu_24713_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_385" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_386_fu_24719_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_386" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_387_fu_24725_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_387" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_388_fu_24730_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_388" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_389_fu_24736_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_389" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_390_fu_24746_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_390" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_391_fu_24752_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_391" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_392_fu_24762_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_392" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_393_fu_24772_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_393" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_394_fu_24782_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_394" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="x_V_26_fu_24788_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="x_V_26" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_396_fu_24794_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_396" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_397_fu_20350_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_397" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_398_fu_20356_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_398" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_399_fu_24804_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_399" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_400_fu_24810_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_400" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_401_fu_24816_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_401" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_402_fu_24822_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_402" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_403_fu_24827_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_403" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_404_fu_24837_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_404" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_405_fu_24843_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_405" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_406_fu_24849_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_406" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_407_fu_24859_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_407" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_408_fu_24869_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_408" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="x_V_27_fu_24875_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="x_V_27" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_410_fu_24881_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_410" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_411_fu_24885_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_411" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_412_fu_24891_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_412" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_413_fu_24897_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_413" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_414_fu_24907_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_414" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_415_fu_24917_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_415" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_416_fu_24927_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_416" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_417_fu_24933_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_417" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_418_fu_24943_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_418" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_419_fu_24953_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_419" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_420_fu_24963_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_420" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_421_fu_24973_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_421" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_422_fu_24983_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_422" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_423_fu_24993_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_423" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="x_V_28_fu_25003_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="x_V_28" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_425_fu_25009_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_425" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_426_fu_25014_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_426" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_427_fu_25019_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_427" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_428_fu_25025_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_428" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_429_fu_25031_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_429" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_430_fu_25041_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_430" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_431_fu_25047_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_431" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_432_fu_25053_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_432" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_433_fu_25063_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_433" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_434_fu_25073_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_434" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_435_fu_25079_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_435" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_436_fu_20362_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_436" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_437_fu_25088_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_437" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_438_fu_25098_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_438" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="x_V_29_fu_25104_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="x_V_29" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_440_fu_25110_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_440" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_441_fu_25114_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_441" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_442_fu_25120_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_442" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_443_fu_25126_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_443" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_444_fu_25132_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_444" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_445_fu_25142_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_445" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_446_fu_25148_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_446" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_447_fu_25154_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_447" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_448_fu_25164_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_448" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_449_fu_25174_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_449" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_450_fu_25180_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_450" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_451_fu_25186_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_451" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_452_fu_25196_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_452" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_453_fu_25206_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_453" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="x_V_30_fu_25212_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="x_V_30" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_455_fu_25218_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_455" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_456_fu_25223_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_456" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_457_fu_25229_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_457" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_458_fu_25235_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_458" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_459_fu_25245_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_459" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_460_fu_25255_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_460" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_461_fu_25261_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_461" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_462_fu_25267_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_462" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_463_fu_25277_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_463" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_464_fu_25287_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_464" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_465_fu_25297_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_465" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_466_fu_25307_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_466" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_467_fu_25317_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_467" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_468_fu_25327_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_468" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="x_V_31_fu_25333_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="x_V_31" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_470_fu_25339_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_470" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_471_fu_25345_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_471" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_472_fu_25351_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_472" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_473_fu_25357_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_473" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_474_fu_25367_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_474" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_475_fu_25373_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_475" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_476_fu_25379_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_476" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_477_fu_20368_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_477" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_478_fu_25392_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_478" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_479_fu_25398_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_479" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_480_fu_25408_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_480" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_481_fu_25418_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_481" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_482_fu_25428_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_482" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="x_V_32_fu_25438_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="x_V_32" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_484_fu_20374_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_484" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_485_fu_20380_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_485" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_486_fu_20386_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_486" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_487_fu_25444_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_487" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_488_fu_25450_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_488" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_489_fu_25460_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_489" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_490_fu_25466_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_490" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_491_fu_20392_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_491" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_492_fu_25474_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_492" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_493_fu_25484_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_493" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_494_fu_25490_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_494" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_495_fu_25496_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_495" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_496_fu_25506_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_496" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_497_fu_25516_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_497" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="x_V_33_fu_25522_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="x_V_33" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_499_fu_25528_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_499" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_500_fu_20398_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_500" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_501_fu_25533_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_501" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_502_fu_25538_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_502" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_503_fu_25544_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_503" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_504_fu_25554_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_504" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_505_fu_25560_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_505" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_506_fu_25566_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_506" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_507_fu_25576_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_507" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_508_fu_25586_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_508" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_509_fu_25592_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_509" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_510_fu_25598_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_510" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_511_fu_25608_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_511" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_512_fu_25618_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_512" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="x_V_34_fu_25628_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="x_V_34" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_514_fu_25634_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_514" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_515_fu_25640_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_515" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_516_fu_25646_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_516" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_517_fu_25652_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_517" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_518_fu_25658_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_518" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_519_fu_25664_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_519" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_520_fu_25670_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_520" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_521_fu_25676_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_521" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_522_fu_25686_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_522" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_523_fu_25692_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_523" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_524_fu_25702_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_524" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_525_fu_25712_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_525" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_526_fu_25722_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_526" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="x_V_35_fu_25728_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="x_V_35" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_528_fu_25734_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_528" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_529_fu_25738_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_529" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_530_fu_25744_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_530" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_531_fu_25750_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_531" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_532_fu_25760_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_532" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_533_fu_25770_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_533" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_534_fu_25776_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_534" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_535_fu_25782_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_535" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_536_fu_25792_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_536" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_537_fu_25802_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_537" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_538_fu_25808_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_538" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_539_fu_25818_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_539" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_540_fu_25828_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_540" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_541_fu_25838_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_541" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="x_V_36_fu_25848_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="x_V_36" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_543_fu_25854_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_543" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_544_fu_25858_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_544" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_545_fu_25864_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_545" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_546_fu_25870_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_546" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_547_fu_25880_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_547" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_548_fu_25890_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_548" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_549_fu_25900_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_549" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_550_fu_25906_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_550" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_551_fu_25916_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_551" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_552_fu_25926_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_552" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_553_fu_25936_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_553" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_554_fu_25946_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_554" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_555_fu_25955_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_555" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_556_fu_25965_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_556" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="x_V_37_fu_25971_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="x_V_37" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_558_fu_25977_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_558" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_559_fu_25987_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_559" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_560_fu_20404_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_560" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_561_fu_20410_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_561" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_562_fu_25997_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_562" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_563_fu_26002_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_563" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_564_fu_26008_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_564" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_565_fu_26014_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_565" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_566_fu_26019_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_566" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_567_fu_26029_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_567" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_568_fu_26035_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_568" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_569_fu_20416_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_569" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_570_fu_26048_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_570" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_571_fu_26054_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_571" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="x_V_38_fu_26060_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="x_V_38" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_573_fu_20422_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_573" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_574_fu_20428_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_574" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_575_fu_26066_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_575" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_576_fu_26072_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_576" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_577_fu_26078_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_577" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_578_fu_26084_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_578" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_579_fu_20434_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_579" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_580_fu_26092_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_580" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_581_fu_26102_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_581" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_582_fu_26108_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_582" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_583_fu_26114_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_583" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_584_fu_26123_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_584" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_585_fu_26133_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_585" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="x_V_39_fu_26139_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="x_V_39" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_587_fu_26145_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_587" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_588_fu_26150_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_588" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_589_fu_26156_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_589" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_590_fu_26162_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_590" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_591_fu_26168_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_591" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_592_fu_26178_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_592" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_593_fu_26184_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_593" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_594_fu_26190_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_594" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_595_fu_20440_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_595" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_596_fu_26203_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_596" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_597_fu_20446_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_597" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_598_fu_20456_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_598" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_599_fu_20466_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_599" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_600_fu_26212_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_600" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="x_V_40_fu_26222_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="x_V_40" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_602_fu_26228_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_602" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_603_fu_26232_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_603" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_604_fu_26238_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_604" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_605_fu_26244_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_605" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_606_fu_26250_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_606" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_607_fu_26260_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_607" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_608_fu_26266_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_608" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_609_fu_26272_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_609" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_610_fu_26282_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_610" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_611_fu_26292_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_611" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_612_fu_26298_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_612" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_613_fu_26304_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_613" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_614_fu_26314_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_614" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_615_fu_26324_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_615" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="x_V_41_fu_26330_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="x_V_41" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_617_fu_20472_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_617" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_618_fu_26336_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_618" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_619_fu_26342_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_619" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_620_fu_26347_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_620" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_621_fu_26353_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_621" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_622_fu_26363_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_622" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_623_fu_26369_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_623" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_624_fu_26375_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_624" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_625_fu_26385_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_625" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_626_fu_20482_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_626" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_627_fu_20488_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_627" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_628_fu_20498_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_628" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_629_fu_26394_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_629" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="x_V_42_fu_26404_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="x_V_42" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="i_part_fu_26770_p2" SOURCE="firmware/nnet_utils/nnet_conv1d_latency.h:34" VARIABLE="i_part" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln34_fu_26776_p2" SOURCE="firmware/nnet_utils/nnet_conv1d_latency.h:34" VARIABLE="icmp_ln34" MODULE="conv_1d_latency_cl_ap_fixed_9_3_5_3_0_ap_fixed_16_6_5_3_0_config2_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_fu_1634_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_101_fu_1670_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_101" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_fu_1676_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_fu_1698_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_fu_1704_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_fu_1712_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_50_fu_1720_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_50" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_103_fu_1756_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_103" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_50_fu_1762_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_50" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_50_fu_1784_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_50" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_50_fu_1790_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_50" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_50_fu_1798_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_50" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_51_fu_1806_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_51" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_105_fu_1842_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_105" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_51_fu_1848_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_51" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_51_fu_1870_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_51" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_51_fu_1876_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_51" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_51_fu_1884_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_51" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_52_fu_1892_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_52" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_107_fu_1928_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_107" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_52_fu_1934_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_52" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_52_fu_1956_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_52" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_52_fu_1962_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_52" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_52_fu_1970_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_52" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_53_fu_1978_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_53" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_109_fu_2014_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_109" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_53_fu_2020_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_53" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_53_fu_2042_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_53" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_53_fu_2048_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_53" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_53_fu_2056_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_53" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_54_fu_2064_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_54" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_111_fu_2100_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_111" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_54_fu_2106_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_54" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_54_fu_2128_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_54" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_54_fu_2134_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_54" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_54_fu_2142_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_54" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_55_fu_2150_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_55" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_113_fu_2186_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_113" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_55_fu_2192_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_55" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_55_fu_2214_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_55" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_55_fu_2220_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_55" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_55_fu_2228_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_55" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_56_fu_2236_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_56" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_115_fu_2272_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_115" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_56_fu_2278_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_56" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_56_fu_2300_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_56" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_56_fu_2306_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_56" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_56_fu_2314_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_56" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_57_fu_2322_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_57" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_117_fu_2358_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_117" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_57_fu_2364_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_57" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_57_fu_2386_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_57" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_57_fu_2392_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_57" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_57_fu_2400_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_57" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_58_fu_2408_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_58" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_119_fu_2444_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_119" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_58_fu_2450_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_58" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_58_fu_2472_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_58" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_58_fu_2478_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_58" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_58_fu_2486_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_58" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_59_fu_2494_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_59" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_121_fu_2530_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_121" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_59_fu_2536_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_59" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_59_fu_2558_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_59" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_59_fu_2564_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_59" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_59_fu_2572_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_59" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_60_fu_2580_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_60" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_123_fu_2616_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_123" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_60_fu_2622_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_60" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_60_fu_2644_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_60" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_60_fu_2650_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_60" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_60_fu_2658_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_60" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_61_fu_2666_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_61" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_125_fu_2702_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_125" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_61_fu_2708_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_61" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_61_fu_2730_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_61" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_61_fu_2736_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_61" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_61_fu_2744_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_61" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_62_fu_2752_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_62" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_127_fu_2788_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_127" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_62_fu_2794_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_62" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_62_fu_2816_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_62" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_62_fu_2822_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_62" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_62_fu_2830_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_62" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_63_fu_2838_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_63" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_129_fu_2874_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_129" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_63_fu_2880_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_63" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_63_fu_2902_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_63" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_63_fu_2908_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_63" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_63_fu_2916_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_63" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_64_fu_2924_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_64" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_131_fu_2960_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_131" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_64_fu_2966_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_64" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_64_fu_2988_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_64" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_64_fu_2994_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_64" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_64_fu_3002_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_64" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_65_fu_3010_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_65" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_133_fu_3046_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_133" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_65_fu_3052_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_65" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_65_fu_3074_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_65" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_65_fu_3080_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_65" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_65_fu_3088_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_65" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_66_fu_3096_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_66" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_135_fu_3132_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_135" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_66_fu_3138_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_66" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_66_fu_3160_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_66" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_66_fu_3166_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_66" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_66_fu_3174_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_66" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_67_fu_3182_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_67" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_137_fu_3218_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_137" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_67_fu_3224_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_67" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_67_fu_3246_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_67" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_67_fu_3252_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_67" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_67_fu_3260_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_67" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_68_fu_3268_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_68" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_139_fu_3304_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_139" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_68_fu_3310_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_68" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_68_fu_3332_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_68" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_68_fu_3338_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_68" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_68_fu_3346_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_68" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_69_fu_3354_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_69" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_141_fu_3390_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_141" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_69_fu_3396_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_69" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_69_fu_3418_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_69" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_69_fu_3424_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_69" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_69_fu_3432_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_69" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_70_fu_3440_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_70" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_143_fu_3476_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_143" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_70_fu_3482_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_70" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_70_fu_3504_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_70" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_70_fu_3510_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_70" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_70_fu_3518_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_70" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_71_fu_3526_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_71" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_145_fu_3562_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_145" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_71_fu_3568_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_71" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_71_fu_3590_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_71" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_71_fu_3596_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_71" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_71_fu_3604_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_71" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_72_fu_3612_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_72" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_147_fu_3648_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_147" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_72_fu_3654_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_72" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_72_fu_3676_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_72" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_72_fu_3682_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_72" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_72_fu_3690_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_72" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_73_fu_3698_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_73" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_149_fu_3734_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_149" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_73_fu_3740_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_73" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_73_fu_3762_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_73" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_73_fu_3768_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_73" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_73_fu_3776_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_73" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_74_fu_3784_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_74" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_151_fu_3820_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_151" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_74_fu_3826_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_74" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_74_fu_3848_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_74" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_74_fu_3854_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_74" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_74_fu_3862_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_74" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_75_fu_3870_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_75" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_153_fu_3906_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_153" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_75_fu_3912_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_75" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_75_fu_3934_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_75" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_75_fu_3940_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_75" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_75_fu_3948_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_75" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_76_fu_3956_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_76" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_155_fu_3992_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_155" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_76_fu_3998_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_76" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_76_fu_4020_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_76" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_76_fu_4026_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_76" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_76_fu_4034_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_76" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_77_fu_4042_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_77" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_157_fu_4078_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_157" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_77_fu_4084_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_77" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_77_fu_4106_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_77" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_77_fu_4112_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_77" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_77_fu_4120_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_77" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_78_fu_4128_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_78" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_159_fu_4164_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_159" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_78_fu_4170_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_78" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_78_fu_4192_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_78" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_78_fu_4198_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_78" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_78_fu_4206_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_78" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_79_fu_4214_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_79" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_161_fu_4250_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_161" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_79_fu_4256_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_79" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_79_fu_4278_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_79" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_79_fu_4284_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_79" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_79_fu_4292_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_79" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_80_fu_4300_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_80" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_163_fu_4336_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_163" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_80_fu_4342_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_80" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_80_fu_4364_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_80" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_80_fu_4370_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_80" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_80_fu_4378_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_80" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_81_fu_4386_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_81" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_165_fu_4422_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_165" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_81_fu_4428_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_81" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_81_fu_4450_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_81" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_81_fu_4456_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_81" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_81_fu_4464_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_81" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_82_fu_4472_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_82" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_167_fu_4508_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_167" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_82_fu_4514_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_82" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_82_fu_4536_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_82" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_82_fu_4542_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_82" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_82_fu_4550_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_82" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_83_fu_4558_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_83" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_169_fu_4594_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_169" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_83_fu_4600_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_83" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_83_fu_4622_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_83" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_83_fu_4628_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_83" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_83_fu_4636_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_83" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_84_fu_4644_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_84" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_171_fu_4680_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_171" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_84_fu_4686_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_84" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_84_fu_4708_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_84" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_84_fu_4714_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_84" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_84_fu_4722_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_84" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_85_fu_4730_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_85" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_173_fu_4766_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_173" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_85_fu_4772_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_85" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_85_fu_4794_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_85" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_85_fu_4800_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_85" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_85_fu_4808_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_85" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_86_fu_4816_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_86" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_175_fu_4852_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_175" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_86_fu_4858_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_86" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_86_fu_4880_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_86" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_86_fu_4886_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_86" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_86_fu_4894_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_86" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_87_fu_4902_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_87" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_177_fu_4938_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_177" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_87_fu_4944_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_87" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_87_fu_4966_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_87" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_87_fu_4972_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_87" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_87_fu_4980_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_87" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_88_fu_4988_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_88" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_179_fu_5024_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_179" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_88_fu_5030_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_88" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_88_fu_5052_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_88" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_88_fu_5058_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_88" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_88_fu_5066_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_88" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_89_fu_5074_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_89" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_181_fu_5110_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_181" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_89_fu_5116_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_89" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_89_fu_5138_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_89" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_89_fu_5144_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_89" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_89_fu_5152_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_89" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_90_fu_5160_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_90" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_183_fu_5196_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_183" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_90_fu_5202_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_90" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_90_fu_5224_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_90" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_90_fu_5230_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_90" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_90_fu_5238_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_90" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_91_fu_5246_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_91" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_185_fu_5282_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_185" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_91_fu_5288_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_91" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_91_fu_5310_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_91" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_91_fu_5316_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_91" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_91_fu_5324_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_91" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_92_fu_5332_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_92" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_187_fu_5368_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_187" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_92_fu_5374_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_92" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_92_fu_5396_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_92" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_92_fu_5402_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_92" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_92_fu_5410_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_92" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_93_fu_5418_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_93" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_189_fu_5454_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_189" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_93_fu_5460_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_93" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_93_fu_5482_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_93" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_93_fu_5488_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_93" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_93_fu_5496_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_93" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_94_fu_5504_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_94" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_191_fu_5540_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_191" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_94_fu_5546_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_94" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_94_fu_5568_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_94" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_94_fu_5574_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_94" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_94_fu_5582_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_94" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_95_fu_5590_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_95" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_193_fu_5626_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_193" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_95_fu_5632_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_95" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_95_fu_5654_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_95" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_95_fu_5660_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_95" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_95_fu_5668_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_95" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_96_fu_5676_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_96" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_195_fu_5712_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_195" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_96_fu_5718_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_96" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_96_fu_5740_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_96" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_96_fu_5746_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_96" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_96_fu_5754_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_96" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_97_fu_5762_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_97" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_197_fu_5798_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_197" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_97_fu_5804_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_97" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_97_fu_5826_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_97" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_97_fu_5832_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_97" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_97_fu_5840_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_97" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_98_fu_5848_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_98" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_199_fu_5884_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_199" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_98_fu_5890_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_98" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_98_fu_5912_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_98" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_98_fu_5918_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_98" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_98_fu_5926_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_98" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_99_fu_5934_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_99" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_201_fu_5970_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_201" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_99_fu_5976_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_99" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_99_fu_5998_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_99" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_99_fu_6004_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_99" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_99_fu_6012_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_99" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_100_fu_6020_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_100" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_203_fu_6056_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_203" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_100_fu_6062_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_100" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_100_fu_6084_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_100" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_100_fu_6090_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_100" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_100_fu_6098_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_100" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_101_fu_6106_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_101" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_205_fu_6142_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_205" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_101_fu_6148_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_101" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_101_fu_6170_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_101" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_101_fu_6176_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_101" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_101_fu_6184_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_101" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_102_fu_6192_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_102" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_207_fu_6228_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_207" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_102_fu_6234_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_102" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_102_fu_6256_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_102" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_102_fu_6262_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_102" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_102_fu_6270_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_102" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_103_fu_6278_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_103" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_209_fu_6314_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_209" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_103_fu_6320_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_103" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_103_fu_6342_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_103" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_103_fu_6348_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_103" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_103_fu_6356_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_103" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_104_fu_6364_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_104" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_211_fu_6400_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_211" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_104_fu_6406_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_104" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_104_fu_6428_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_104" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_104_fu_6434_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_104" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_104_fu_6442_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_104" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_105_fu_6450_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_105" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_213_fu_6486_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_213" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_105_fu_6492_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_105" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_105_fu_6514_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_105" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_105_fu_6520_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_105" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_105_fu_6528_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_105" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_106_fu_6536_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_106" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_215_fu_6572_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_215" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_106_fu_6578_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_106" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_106_fu_6600_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_106" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_106_fu_6606_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_106" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_106_fu_6614_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_106" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_107_fu_6622_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_107" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_217_fu_6658_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_217" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_107_fu_6664_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_107" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_107_fu_6686_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_107" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_107_fu_6692_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_107" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_107_fu_6700_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_107" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_108_fu_6708_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_108" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_219_fu_6744_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_219" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_108_fu_6750_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_108" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_108_fu_6772_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_108" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_108_fu_6778_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_108" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_108_fu_6786_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_108" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_109_fu_6794_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_109" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_221_fu_6830_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_221" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_109_fu_6836_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_109" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_109_fu_6858_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_109" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_109_fu_6864_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_109" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_109_fu_6872_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_109" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_110_fu_6880_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_110" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_223_fu_6916_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_223" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_110_fu_6922_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_110" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_110_fu_6944_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_110" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_110_fu_6950_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_110" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_110_fu_6958_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_110" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_111_fu_6966_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_111" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_225_fu_7002_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_225" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_111_fu_7008_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_111" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_111_fu_7030_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_111" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_111_fu_7036_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_111" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_111_fu_7044_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_111" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_112_fu_7052_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_112" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_227_fu_7088_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_227" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_112_fu_7094_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_112" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_112_fu_7116_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_112" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_112_fu_7122_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_112" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_112_fu_7130_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_112" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_113_fu_7138_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_113" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_229_fu_7174_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_229" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_113_fu_7180_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_113" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_113_fu_7202_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_113" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_113_fu_7208_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_113" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_113_fu_7216_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_113" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_114_fu_7224_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_114" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_231_fu_7260_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_231" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_114_fu_7266_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_114" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_114_fu_7288_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_114" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_114_fu_7294_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_114" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_114_fu_7302_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_114" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_115_fu_7310_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_115" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_233_fu_7346_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_233" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_115_fu_7352_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_115" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_115_fu_7374_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_115" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_115_fu_7380_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_115" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_115_fu_7388_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_115" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_116_fu_7396_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_116" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_235_fu_7432_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_235" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_116_fu_7438_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_116" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_116_fu_7460_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_116" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_116_fu_7466_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_116" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_116_fu_7474_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_116" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_117_fu_7482_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_117" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_237_fu_7518_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_237" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_117_fu_7524_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_117" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_117_fu_7546_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_117" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_117_fu_7552_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_117" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_117_fu_7560_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_117" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_118_fu_7568_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_118" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_239_fu_7604_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_239" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_118_fu_7610_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_118" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_118_fu_7632_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_118" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_118_fu_7638_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_118" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_118_fu_7646_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_118" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_119_fu_7654_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_119" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_241_fu_7690_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_241" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_119_fu_7696_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_119" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_119_fu_7718_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_119" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_119_fu_7724_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_119" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_119_fu_7732_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_119" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_120_fu_7740_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_120" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_243_fu_7776_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_243" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_120_fu_7782_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_120" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_120_fu_7804_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_120" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_120_fu_7810_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_120" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_120_fu_7818_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_120" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_121_fu_7826_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_121" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_245_fu_7862_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_245" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_121_fu_7868_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_121" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_121_fu_7890_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_121" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_121_fu_7896_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_121" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_121_fu_7904_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_121" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_122_fu_7912_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_122" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_247_fu_7948_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_247" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_122_fu_7954_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_122" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_122_fu_7976_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_122" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_122_fu_7982_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_122" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_122_fu_7990_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_122" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_123_fu_7998_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_123" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_249_fu_8034_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_249" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_123_fu_8040_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_123" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_123_fu_8062_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_123" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_123_fu_8068_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_123" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_123_fu_8076_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_123" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_124_fu_8084_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_124" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_251_fu_8120_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_251" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_124_fu_8126_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_124" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_124_fu_8148_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_124" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_124_fu_8154_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_124" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_124_fu_8162_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_124" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_125_fu_8170_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_125" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_253_fu_8206_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_253" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_125_fu_8212_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_125" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_125_fu_8234_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_125" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_125_fu_8240_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_125" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_125_fu_8248_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_125" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_126_fu_8256_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_126" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_255_fu_8292_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_255" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_126_fu_8298_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_126" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_126_fu_8320_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_126" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_126_fu_8326_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_126" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_126_fu_8334_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_126" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_127_fu_8342_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_127" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_257_fu_8378_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_257" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_127_fu_8384_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_127" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_127_fu_8406_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_127" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_127_fu_8412_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_127" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_127_fu_8420_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_127" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_128_fu_8428_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_128" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_259_fu_8464_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_259" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_128_fu_8470_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_128" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_128_fu_8492_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_128" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_128_fu_8498_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_128" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_128_fu_8506_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_128" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_129_fu_8514_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_129" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_261_fu_8550_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_261" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_129_fu_8556_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_129" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_129_fu_8578_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_129" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_129_fu_8584_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_129" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_129_fu_8592_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_129" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_130_fu_8600_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_130" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_263_fu_8636_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_263" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_130_fu_8642_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_130" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_130_fu_8664_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_130" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_130_fu_8670_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_130" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_130_fu_8678_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_130" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_131_fu_8686_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_131" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_265_fu_8722_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_265" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_131_fu_8728_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_131" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_131_fu_8750_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_131" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_131_fu_8756_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_131" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_131_fu_8764_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_131" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_132_fu_8772_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_132" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_267_fu_8808_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_267" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_132_fu_8814_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_132" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_132_fu_8836_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_132" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_132_fu_8842_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_132" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_132_fu_8850_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_132" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_133_fu_8858_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_133" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_269_fu_8894_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_269" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_133_fu_8900_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_133" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_133_fu_8922_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_133" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_133_fu_8928_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_133" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_133_fu_8936_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_133" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_134_fu_8944_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_134" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_271_fu_8980_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_271" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_134_fu_8986_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_134" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_134_fu_9008_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_134" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_134_fu_9014_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_134" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_134_fu_9022_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_134" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_135_fu_9030_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_135" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_273_fu_9066_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_273" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_135_fu_9072_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_135" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_135_fu_9094_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_135" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_135_fu_9100_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_135" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_135_fu_9108_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_135" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_136_fu_9116_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_136" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_275_fu_9152_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_275" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_136_fu_9158_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_136" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_136_fu_9180_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_136" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_136_fu_9186_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_136" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_136_fu_9194_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_136" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_137_fu_9202_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_137" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_277_fu_9238_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_277" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_137_fu_9244_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_137" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_137_fu_9266_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_137" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_137_fu_9272_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_137" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_137_fu_9280_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_137" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_138_fu_9288_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_138" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_279_fu_9324_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_279" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_138_fu_9330_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_138" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_138_fu_9352_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_138" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_138_fu_9358_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_138" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_138_fu_9366_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_138" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_139_fu_9374_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_139" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_281_fu_9410_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_281" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_139_fu_9416_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_139" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_139_fu_9438_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_139" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_139_fu_9444_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_139" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_139_fu_9452_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_139" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_140_fu_9460_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_140" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_283_fu_9496_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_283" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_140_fu_9502_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_140" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_140_fu_9524_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_140" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_140_fu_9530_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_140" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_140_fu_9538_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_140" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_141_fu_9546_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_141" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_285_fu_9582_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_285" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_141_fu_9588_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_141" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_141_fu_9610_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_141" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_141_fu_9616_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_141" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_141_fu_9624_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_141" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_142_fu_9632_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_142" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_287_fu_9668_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_287" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_142_fu_9674_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_142" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_142_fu_9696_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_142" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_142_fu_9702_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_142" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_142_fu_9710_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_142" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_143_fu_9718_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_143" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_289_fu_9754_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_289" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_143_fu_9760_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_143" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_143_fu_9782_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_143" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_143_fu_9788_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_143" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_143_fu_9796_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_143" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_144_fu_9804_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_144" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_291_fu_9840_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_291" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_144_fu_9846_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_144" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_144_fu_9868_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_144" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_144_fu_9874_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_144" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_144_fu_9882_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_144" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_145_fu_9890_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_145" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_293_fu_9926_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_293" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_145_fu_9932_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_145" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_145_fu_9954_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_145" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_145_fu_9960_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_145" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_145_fu_9968_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_145" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_146_fu_9976_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_146" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_295_fu_10012_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_295" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_146_fu_10018_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_146" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_146_fu_10040_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_146" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_146_fu_10046_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_146" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_146_fu_10054_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_146" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_147_fu_10062_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_147" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_297_fu_10098_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_297" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_147_fu_10104_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_147" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_147_fu_10126_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_147" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_147_fu_10132_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_147" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_147_fu_10140_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_147" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_148_fu_10148_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_148" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_299_fu_10184_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_299" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_148_fu_10190_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_148" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_148_fu_10212_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_148" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_148_fu_10218_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_148" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_148_fu_10226_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_148" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_149_fu_10234_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_149" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_301_fu_10270_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_301" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_149_fu_10276_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_149" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_149_fu_10298_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_149" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_149_fu_10304_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_149" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_149_fu_10312_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_149" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_150_fu_10320_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_150" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_303_fu_10356_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_303" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_150_fu_10362_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_150" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_150_fu_10384_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_150" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_150_fu_10390_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_150" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_150_fu_10398_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_150" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_151_fu_10406_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_151" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_305_fu_10442_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_305" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_151_fu_10448_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_151" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_151_fu_10470_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_151" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_151_fu_10476_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_151" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_151_fu_10484_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_151" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_152_fu_10492_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_152" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_307_fu_10528_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_307" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_152_fu_10534_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_152" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_152_fu_10556_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_152" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_152_fu_10562_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_152" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_152_fu_10570_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_152" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_153_fu_10578_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_153" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_309_fu_10614_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_309" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_153_fu_10620_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_153" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_153_fu_10642_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_153" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_153_fu_10648_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_153" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_153_fu_10656_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_153" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_154_fu_10664_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_154" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_311_fu_10700_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_311" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_154_fu_10706_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_154" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_154_fu_10728_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_154" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_154_fu_10734_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_154" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_154_fu_10742_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_154" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_155_fu_10750_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_155" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_313_fu_10786_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_313" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_155_fu_10792_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_155" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_155_fu_10814_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_155" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_155_fu_10820_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_155" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_155_fu_10828_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_155" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_156_fu_10836_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_156" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_315_fu_10872_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_315" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_156_fu_10878_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_156" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_156_fu_10900_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_156" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_156_fu_10906_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_156" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_156_fu_10914_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_156" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_157_fu_10922_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_157" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_317_fu_10958_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_317" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_157_fu_10964_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_157" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_157_fu_10986_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_157" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_157_fu_10992_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_157" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_157_fu_11000_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_157" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_158_fu_11008_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_158" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_319_fu_11044_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_319" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_158_fu_11050_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_158" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_158_fu_11072_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_158" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_158_fu_11078_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_158" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_158_fu_11086_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_158" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_159_fu_11094_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_159" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_321_fu_11130_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_321" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_159_fu_11136_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_159" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_159_fu_11158_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_159" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_159_fu_11164_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_159" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_159_fu_11172_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_159" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_160_fu_11180_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_160" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_323_fu_11216_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_323" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_160_fu_11222_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_160" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_160_fu_11244_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_160" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_160_fu_11250_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_160" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_160_fu_11258_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_160" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_161_fu_11266_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_161" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_325_fu_11302_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_325" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_161_fu_11308_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_161" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_161_fu_11330_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_161" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_161_fu_11336_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_161" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_161_fu_11344_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_161" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_162_fu_11352_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_162" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_327_fu_11388_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_327" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_162_fu_11394_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_162" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_162_fu_11416_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_162" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_162_fu_11422_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_162" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_162_fu_11430_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_162" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_163_fu_11438_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_163" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_329_fu_11474_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_329" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_163_fu_11480_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_163" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_163_fu_11502_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_163" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_163_fu_11508_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_163" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_163_fu_11516_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_163" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_164_fu_11524_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_164" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_331_fu_11560_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_331" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_164_fu_11566_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_164" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_164_fu_11588_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_164" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_164_fu_11594_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_164" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_164_fu_11602_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_164" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_165_fu_11610_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_165" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_333_fu_11646_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_333" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_165_fu_11652_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_165" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_165_fu_11674_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_165" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_165_fu_11680_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_165" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_165_fu_11688_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_165" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_166_fu_11696_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_166" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_335_fu_11732_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_335" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_166_fu_11738_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_166" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_166_fu_11760_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_166" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_166_fu_11766_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_166" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_166_fu_11774_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_166" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_167_fu_11782_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_167" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_337_fu_11818_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_337" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_167_fu_11824_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_167" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_167_fu_11846_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_167" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_167_fu_11852_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_167" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_167_fu_11860_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_167" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_168_fu_11868_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_168" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_339_fu_11904_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_339" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_168_fu_11910_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_168" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_168_fu_11932_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_168" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_168_fu_11938_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_168" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_168_fu_11946_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_168" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_169_fu_11954_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_169" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_341_fu_11990_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_341" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_169_fu_11996_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_169" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_169_fu_12018_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_169" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_169_fu_12024_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_169" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_169_fu_12032_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_169" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_170_fu_12040_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_170" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_343_fu_12076_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_343" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_170_fu_12082_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_170" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_170_fu_12104_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_170" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_170_fu_12110_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_170" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_170_fu_12118_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_170" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_171_fu_12126_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_171" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_345_fu_12162_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_345" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_171_fu_12168_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_171" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_171_fu_12190_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_171" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_171_fu_12196_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_171" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_171_fu_12204_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_171" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_172_fu_12212_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_172" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_347_fu_12248_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_347" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_172_fu_12254_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_172" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_172_fu_12276_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_172" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_172_fu_12282_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_172" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_172_fu_12290_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_172" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_173_fu_12298_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_173" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_349_fu_12334_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_349" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_173_fu_12340_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_173" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_173_fu_12362_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_173" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_173_fu_12368_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_173" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_173_fu_12376_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_173" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_174_fu_12384_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_174" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_351_fu_12420_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_351" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_174_fu_12426_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_174" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_174_fu_12448_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_174" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_174_fu_12454_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_174" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_174_fu_12462_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_174" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_175_fu_12470_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_175" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_353_fu_12506_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_353" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_175_fu_12512_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_175" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_175_fu_12534_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_175" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_175_fu_12540_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_175" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_175_fu_12548_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_175" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_176_fu_12556_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_176" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_355_fu_12592_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_355" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_176_fu_12598_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_176" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_176_fu_12620_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_176" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_176_fu_12626_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_176" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_176_fu_12634_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_176" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_177_fu_12642_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_177" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_357_fu_12678_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_357" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_177_fu_12684_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_177" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_177_fu_12706_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_177" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_177_fu_12712_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_177" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_177_fu_12720_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_177" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_178_fu_12728_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_178" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_359_fu_12764_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_359" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_178_fu_12770_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_178" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_178_fu_12792_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_178" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_178_fu_12798_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_178" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_178_fu_12806_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_178" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_179_fu_12814_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_179" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_361_fu_12850_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_361" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_179_fu_12856_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_179" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_179_fu_12878_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_179" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_179_fu_12884_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_179" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_179_fu_12892_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_179" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_180_fu_12900_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_180" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_363_fu_12936_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_363" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_180_fu_12942_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_180" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_180_fu_12964_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_180" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_180_fu_12970_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_180" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_180_fu_12978_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_180" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_181_fu_12986_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_181" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_365_fu_13022_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_365" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_181_fu_13028_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_181" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_181_fu_13050_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_181" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_181_fu_13056_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_181" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_181_fu_13064_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_181" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_182_fu_13072_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_182" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_367_fu_13108_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_367" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_182_fu_13114_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_182" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_182_fu_13136_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_182" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_182_fu_13142_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_182" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_182_fu_13150_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_182" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_183_fu_13158_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_183" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_369_fu_13194_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_369" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_183_fu_13200_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_183" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_183_fu_13222_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_183" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_183_fu_13228_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_183" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_183_fu_13236_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_183" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_184_fu_13244_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_184" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_371_fu_13280_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_371" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_184_fu_13286_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_184" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_184_fu_13308_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_184" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_184_fu_13314_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_184" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_184_fu_13322_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_184" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_185_fu_13330_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_185" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_373_fu_13366_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_373" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_185_fu_13372_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_185" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_185_fu_13394_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_185" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_185_fu_13400_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_185" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_185_fu_13408_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_185" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_186_fu_13416_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_186" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_375_fu_13452_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_375" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_186_fu_13458_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_186" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_186_fu_13480_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_186" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_186_fu_13486_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_186" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_186_fu_13494_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_186" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_187_fu_13502_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_187" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_377_fu_13538_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_377" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_187_fu_13544_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_187" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_187_fu_13566_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_187" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_187_fu_13572_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_187" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_187_fu_13580_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_187" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_188_fu_13588_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_188" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_379_fu_13624_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_379" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_188_fu_13630_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_188" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_188_fu_13652_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_188" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_188_fu_13658_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_188" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_188_fu_13666_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_188" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_189_fu_13674_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_189" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_381_fu_13710_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_381" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_189_fu_13716_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_189" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_189_fu_13738_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_189" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_189_fu_13744_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_189" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_189_fu_13752_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_189" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_190_fu_13760_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_190" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_383_fu_13796_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_383" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_190_fu_13802_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_190" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_190_fu_13824_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_190" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_190_fu_13830_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_190" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_190_fu_13838_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_190" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_191_fu_13846_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_191" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_385_fu_13882_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_385" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_191_fu_13888_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_191" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_191_fu_13910_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_191" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_191_fu_13916_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_191" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_191_fu_13924_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_191" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_192_fu_13932_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_192" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_387_fu_13968_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_387" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_192_fu_13974_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_192" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_192_fu_13996_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_192" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_192_fu_14002_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_192" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_192_fu_14010_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_192" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_193_fu_14018_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_193" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_389_fu_14054_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_389" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_193_fu_14060_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_193" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_193_fu_14082_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_193" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_193_fu_14088_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_193" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_193_fu_14096_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_193" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_194_fu_14104_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_194" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_391_fu_14140_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_391" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_194_fu_14146_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_194" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_194_fu_14168_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_194" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_194_fu_14174_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_194" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_194_fu_14182_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_194" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_195_fu_14190_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_195" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_393_fu_14226_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_393" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_195_fu_14232_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_195" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_195_fu_14254_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_195" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_195_fu_14260_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_195" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_195_fu_14268_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_195" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_196_fu_14276_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_196" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_395_fu_14312_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_395" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_196_fu_14318_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_196" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_196_fu_14340_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_196" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_196_fu_14346_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_196" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_196_fu_14354_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_196" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_197_fu_14362_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_197" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_397_fu_14398_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_397" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_197_fu_14404_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_197" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_197_fu_14426_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_197" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_197_fu_14432_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_197" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_197_fu_14440_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_197" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_198_fu_14448_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_198" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_399_fu_14484_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_399" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_198_fu_14490_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_198" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_198_fu_14512_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_198" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_198_fu_14518_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_198" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_198_fu_14526_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_198" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_199_fu_14534_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_199" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_401_fu_14570_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_401" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_199_fu_14576_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_199" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_199_fu_14598_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_199" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_199_fu_14604_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_199" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_199_fu_14612_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_199" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_200_fu_14620_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_200" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_403_fu_14656_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_403" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_200_fu_14662_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_200" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_200_fu_14684_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_200" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_200_fu_14690_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_200" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_200_fu_14698_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_200" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_201_fu_14706_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_201" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_405_fu_14742_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_405" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_201_fu_14748_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_201" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_201_fu_14770_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_201" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_201_fu_14776_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_201" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_201_fu_14784_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_201" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_202_fu_14792_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_202" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_407_fu_14828_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_407" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_202_fu_14834_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_202" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_202_fu_14856_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_202" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_202_fu_14862_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_202" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_202_fu_14870_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_202" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_203_fu_14878_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_203" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_409_fu_14914_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_409" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_203_fu_14920_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_203" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_203_fu_14942_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_203" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_203_fu_14948_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_203" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_203_fu_14956_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_203" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_204_fu_14964_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_204" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_411_fu_15000_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_411" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_204_fu_15006_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_204" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_204_fu_15028_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_204" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_204_fu_15034_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_204" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_204_fu_15042_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_204" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_205_fu_15050_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_205" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_413_fu_15086_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_413" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_205_fu_15092_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_205" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_205_fu_15114_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_205" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_205_fu_15120_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_205" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_205_fu_15128_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_205" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_206_fu_15136_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_206" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_415_fu_15172_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_415" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_206_fu_15178_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_206" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_206_fu_15200_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_206" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_206_fu_15206_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_206" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_206_fu_15214_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_206" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_207_fu_15222_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_207" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_417_fu_15258_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_417" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_207_fu_15264_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_207" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_207_fu_15286_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_207" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_207_fu_15292_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_207" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_207_fu_15300_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_207" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_208_fu_15308_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_208" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_419_fu_15344_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_419" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_208_fu_15350_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_208" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_208_fu_15372_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_208" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_208_fu_15378_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_208" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_208_fu_15386_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_208" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_209_fu_15394_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_209" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_421_fu_15430_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_421" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_209_fu_15436_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_209" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_209_fu_15458_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_209" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_209_fu_15464_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_209" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_209_fu_15472_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_209" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_210_fu_15480_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_210" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_423_fu_15516_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_423" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_210_fu_15522_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_210" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_210_fu_15544_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_210" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_210_fu_15550_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_210" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_210_fu_15558_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_210" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_211_fu_15566_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_211" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_425_fu_15602_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_425" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_211_fu_15608_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_211" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_211_fu_15630_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_211" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_211_fu_15636_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_211" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_211_fu_15644_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_211" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_212_fu_15652_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_212" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_427_fu_15688_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_427" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_212_fu_15694_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_212" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_212_fu_15716_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_212" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_212_fu_15722_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_212" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_212_fu_15730_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_212" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_213_fu_15738_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_213" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_429_fu_15774_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_429" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_213_fu_15780_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_213" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_213_fu_15802_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_213" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_213_fu_15808_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_213" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_213_fu_15816_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_213" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_214_fu_15824_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_214" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_431_fu_15860_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_431" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_214_fu_15866_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_214" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_214_fu_15888_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_214" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_214_fu_15894_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_214" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_214_fu_15902_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_214" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_215_fu_15910_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_215" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_433_fu_15946_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_433" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_215_fu_15952_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_215" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_215_fu_15974_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_215" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_215_fu_15980_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_215" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_215_fu_15988_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_215" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_216_fu_15996_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_216" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_435_fu_16032_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_435" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_216_fu_16038_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_216" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_216_fu_16060_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_216" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_216_fu_16066_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_216" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_216_fu_16074_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_216" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_217_fu_16082_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_217" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_437_fu_16118_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_437" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_217_fu_16124_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_217" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_217_fu_16146_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_217" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_217_fu_16152_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_217" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_217_fu_16160_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_217" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_218_fu_16168_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_218" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_439_fu_16204_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_439" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_218_fu_16210_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_218" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_218_fu_16232_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_218" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_218_fu_16238_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_218" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_218_fu_16246_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_218" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_219_fu_16254_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_219" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_441_fu_16290_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_441" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_219_fu_16296_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_219" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_219_fu_16318_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_219" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_219_fu_16324_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_219" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_219_fu_16332_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_219" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_220_fu_16340_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_220" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_443_fu_16376_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_443" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_220_fu_16382_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_220" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_220_fu_16404_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_220" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_220_fu_16410_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_220" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_220_fu_16418_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_220" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_221_fu_16426_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_221" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_445_fu_16462_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_445" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_221_fu_16468_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_221" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_221_fu_16490_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_221" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_221_fu_16496_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_221" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_221_fu_16504_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_221" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_222_fu_16512_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_222" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_447_fu_16548_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_447" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_222_fu_16554_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_222" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_222_fu_16576_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_222" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_222_fu_16582_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_222" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_222_fu_16590_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_222" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_223_fu_16598_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_223" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_449_fu_16634_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_449" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_223_fu_16640_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_223" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_223_fu_16662_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_223" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_223_fu_16668_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_223" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_223_fu_16676_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_223" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_224_fu_16684_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_224" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_451_fu_16720_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_451" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_224_fu_16726_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_224" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_224_fu_16748_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_224" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_224_fu_16754_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_224" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_224_fu_16762_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_224" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_225_fu_16770_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_225" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_453_fu_16806_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_453" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_225_fu_16812_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_225" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_225_fu_16834_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_225" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_225_fu_16840_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_225" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_225_fu_16848_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_225" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_226_fu_16856_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_226" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_455_fu_16892_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_455" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_226_fu_16898_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_226" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_226_fu_16920_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_226" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_226_fu_16926_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_226" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_226_fu_16934_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_226" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_227_fu_16942_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_227" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_457_fu_16978_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_457" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_227_fu_16984_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_227" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_227_fu_17006_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_227" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_227_fu_17012_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_227" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_227_fu_17020_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_227" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_228_fu_17028_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_228" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_459_fu_17064_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_459" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_228_fu_17070_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_228" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_228_fu_17092_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_228" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_228_fu_17098_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_228" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_228_fu_17106_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_228" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_229_fu_17114_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_229" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_461_fu_17150_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_461" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_229_fu_17156_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_229" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_229_fu_17178_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_229" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_229_fu_17184_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_229" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_229_fu_17192_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_229" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_230_fu_17200_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_230" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_463_fu_17236_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_463" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_230_fu_17242_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_230" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_230_fu_17264_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_230" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_230_fu_17270_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_230" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_230_fu_17278_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_230" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_231_fu_17286_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_231" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_465_fu_17322_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_465" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_231_fu_17328_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_231" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_231_fu_17350_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_231" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_231_fu_17356_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_231" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_231_fu_17364_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_231" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_232_fu_17372_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_232" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_467_fu_17408_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_467" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_232_fu_17414_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_232" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_232_fu_17436_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_232" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_232_fu_17442_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_232" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_232_fu_17450_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_232" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_233_fu_17458_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_233" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_469_fu_17494_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_469" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_233_fu_17500_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_233" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_233_fu_17522_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_233" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_233_fu_17528_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_233" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_233_fu_17536_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_233" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_234_fu_17544_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_234" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_471_fu_17580_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_471" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_234_fu_17586_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_234" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_234_fu_17608_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_234" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_234_fu_17614_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_234" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_234_fu_17622_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_234" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_235_fu_17630_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_235" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_473_fu_17666_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_473" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_235_fu_17672_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_235" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_235_fu_17694_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_235" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_235_fu_17700_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_235" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_235_fu_17708_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_235" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_236_fu_17716_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_236" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_475_fu_17752_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_475" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_236_fu_17758_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_236" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_236_fu_17780_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_236" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_236_fu_17786_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_236" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_236_fu_17794_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_236" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_237_fu_17802_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_237" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_477_fu_17838_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_477" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_237_fu_17844_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_237" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_237_fu_17866_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_237" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_237_fu_17872_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_237" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_237_fu_17880_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_237" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_238_fu_17888_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_238" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_479_fu_17924_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_479" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_238_fu_17930_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_238" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_238_fu_17952_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_238" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_238_fu_17958_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_238" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_238_fu_17966_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_238" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_239_fu_17974_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_239" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_481_fu_18010_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_481" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_239_fu_18016_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_239" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_239_fu_18038_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_239" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_239_fu_18044_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_239" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_239_fu_18052_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_239" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_240_fu_18060_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_240" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_483_fu_18096_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_483" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_240_fu_18102_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_240" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_240_fu_18124_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_240" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_240_fu_18130_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_240" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_240_fu_18138_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_240" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_241_fu_18146_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_241" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_485_fu_18182_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_485" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_241_fu_18188_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_241" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_241_fu_18210_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_241" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_241_fu_18216_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_241" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_241_fu_18224_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_241" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_242_fu_18232_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_242" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_487_fu_18268_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_487" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_242_fu_18274_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_242" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_242_fu_18296_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_242" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_242_fu_18302_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_242" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_242_fu_18310_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_242" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_243_fu_18318_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_243" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_489_fu_18354_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_489" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_243_fu_18360_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_243" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_243_fu_18382_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_243" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_243_fu_18388_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_243" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_243_fu_18396_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_243" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_244_fu_18404_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_244" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_491_fu_18440_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_491" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_244_fu_18446_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_244" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_244_fu_18468_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_244" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_244_fu_18474_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_244" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_244_fu_18482_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_244" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_245_fu_18490_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_245" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_493_fu_18526_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_493" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_245_fu_18532_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_245" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_245_fu_18554_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_245" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_245_fu_18560_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_245" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_245_fu_18568_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_245" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_246_fu_18576_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_246" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_495_fu_18612_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_495" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_246_fu_18618_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_246" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_246_fu_18640_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_246" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_246_fu_18646_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_246" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_246_fu_18654_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_246" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_247_fu_18662_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_247" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_497_fu_18698_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_497" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_247_fu_18704_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_247" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_247_fu_18726_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_247" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_247_fu_18732_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_247" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_247_fu_18740_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_247" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_248_fu_18748_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_248" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_499_fu_18784_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_499" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_248_fu_18790_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_248" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_248_fu_18812_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_248" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_248_fu_18818_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_248" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_248_fu_18826_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_248" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config4_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln87_fu_1796_p2" SOURCE="firmware/nnet_utils/nnet_code_gen.h:87" VARIABLE="icmp_ln87" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln87_1_fu_1802_p2" SOURCE="firmware/nnet_utils/nnet_code_gen.h:87" VARIABLE="icmp_ln87_1" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln87_2_fu_1808_p2" SOURCE="firmware/nnet_utils/nnet_code_gen.h:87" VARIABLE="icmp_ln87_2" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln87_3_fu_1814_p2" SOURCE="firmware/nnet_utils/nnet_code_gen.h:87" VARIABLE="icmp_ln87_3" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln87_4_fu_1820_p2" SOURCE="firmware/nnet_utils/nnet_code_gen.h:87" VARIABLE="icmp_ln87_4" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln87_5_fu_1826_p2" SOURCE="firmware/nnet_utils/nnet_code_gen.h:87" VARIABLE="icmp_ln87_5" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln87_6_fu_1832_p2" SOURCE="firmware/nnet_utils/nnet_code_gen.h:87" VARIABLE="icmp_ln87_6" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln87_7_fu_1838_p2" SOURCE="firmware/nnet_utils/nnet_code_gen.h:87" VARIABLE="icmp_ln87_7" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln87_8_fu_1844_p2" SOURCE="firmware/nnet_utils/nnet_code_gen.h:87" VARIABLE="icmp_ln87_8" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln87_9_fu_1850_p2" SOURCE="firmware/nnet_utils/nnet_code_gen.h:87" VARIABLE="icmp_ln87_9" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_fu_1856_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln127_fu_1864_p2" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="or_ln127" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_1_fu_1870_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_1" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln127_1_fu_1878_p2" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="or_ln127_1" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_2_fu_1884_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_2" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln127_2_fu_1892_p2" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="or_ln127_2" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_3_fu_1898_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_3" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln127_3_fu_1906_p2" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="or_ln127_3" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_4_fu_1912_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_4" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln127_4_fu_1924_p2" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="or_ln127_4" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_5_fu_1930_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_5" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln127_5_fu_1938_p2" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="or_ln127_5" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_6_fu_1944_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_6" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln127_6_fu_1952_p2" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="or_ln127_6" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_7_fu_1958_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_7" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_8_fu_1966_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_8" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln127_7_fu_1978_p2" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="or_ln127_7" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_9_fu_1984_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_9" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_10_fu_1992_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_10" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_11_fu_2000_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_11" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_12_fu_2008_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_12" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_13_fu_2016_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_13" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_14_fu_2024_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_14" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_15_fu_2036_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_15" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_16_fu_2044_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_16" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_17_fu_2052_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_17" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_18_fu_2060_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_18" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_19_fu_2072_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_19" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_20_fu_2080_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_20" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_21_fu_2088_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_21" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_22_fu_2096_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_22" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_23_fu_2104_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_23" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_24_fu_2112_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_24" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_25_fu_2124_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_25" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_26_fu_2132_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_26" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_27_fu_2140_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_27" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_28_fu_2148_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_28" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_29_fu_2160_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_29" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_30_fu_2168_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_30" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_31_fu_2176_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_31" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_32_fu_2184_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_32" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_33_fu_2192_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_33" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_34_fu_2200_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_34" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_35_fu_2212_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_35" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_36_fu_2220_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_36" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_37_fu_2228_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_37" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_38_fu_2236_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_38" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_39_fu_2248_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_39" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_40_fu_2256_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_40" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_41_fu_2264_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_41" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_42_fu_2272_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_42" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_43_fu_2280_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_43" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_44_fu_2288_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_44" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_45_fu_2300_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_45" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_46_fu_2308_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_46" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_47_fu_2316_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_47" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_48_fu_2324_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_48" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_49_fu_2336_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_49" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_50_fu_2344_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_50" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_51_fu_2352_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_51" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_52_fu_2360_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_52" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_53_fu_2368_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_53" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_54_fu_2376_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_54" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_55_fu_2388_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_55" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_56_fu_2396_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_56" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_57_fu_2404_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_57" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_58_fu_2412_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_58" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_59_fu_2424_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_59" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_60_fu_2432_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_60" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_61_fu_2440_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_61" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_62_fu_2448_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_62" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_63_fu_2456_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_63" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_64_fu_2464_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_64" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_65_fu_2476_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_65" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_66_fu_2484_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_66" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_67_fu_2492_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_67" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_68_fu_2500_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_68" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_69_fu_2512_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_69" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_70_fu_2520_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_70" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_71_fu_2528_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_71" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_72_fu_2536_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_72" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_73_fu_2544_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_73" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_74_fu_2552_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_74" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_75_fu_2564_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_75" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_76_fu_2572_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_76" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_77_fu_2580_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_77" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_78_fu_2588_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_78" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_79_fu_2600_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_79" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_80_fu_2608_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_80" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_81_fu_2616_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_81" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_82_fu_2624_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_82" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_83_fu_2632_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_83" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_84_fu_2640_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_84" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_85_fu_2652_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_85" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_86_fu_2660_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_86" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_87_fu_2668_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_87" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_88_fu_2676_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_88" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_89_fu_2688_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_89" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_90_fu_2696_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_90" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_91_fu_2704_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_91" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_92_fu_2712_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_92" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_93_fu_2720_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_93" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_94_fu_2728_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_94" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_95_fu_2740_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_95" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_96_fu_2748_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_96" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_97_fu_2756_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_97" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_98_fu_2764_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_98" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_99_fu_2776_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_99" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_100_fu_2784_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_100" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_101_fu_2792_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_101" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_102_fu_2800_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_102" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_103_fu_2808_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_103" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_104_fu_2816_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_104" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_105_fu_2828_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_105" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_106_fu_2836_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_106" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_107_fu_2844_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_107" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_108_fu_2852_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_108" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_109_fu_2864_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_109" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_110_fu_2872_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_110" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_111_fu_2880_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_111" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_112_fu_2888_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_112" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_113_fu_2896_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_113" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_114_fu_2904_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_114" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_115_fu_2916_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_115" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_116_fu_2924_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_116" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_117_fu_2932_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_117" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_118_fu_2940_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_118" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_119_fu_2952_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_119" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_120_fu_2960_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_120" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_121_fu_2968_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_121" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_122_fu_2976_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_122" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_123_fu_2984_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_123" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_124_fu_2992_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_124" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_125_fu_3004_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_125" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_126_fu_3012_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_126" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_127_fu_3020_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_127" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_128_fu_3028_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_128" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_129_fu_3040_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_129" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_130_fu_3048_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_130" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_131_fu_3056_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_131" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_132_fu_3064_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_132" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_133_fu_3072_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_133" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_134_fu_3080_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_134" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_135_fu_3092_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_135" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_136_fu_3100_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_136" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_137_fu_3108_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_137" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_138_fu_3116_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_138" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_139_fu_3128_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_139" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_140_fu_3136_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_140" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_141_fu_3144_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_141" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_142_fu_3152_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_142" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_143_fu_3160_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_143" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_144_fu_3168_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_144" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_145_fu_3180_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_145" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_146_fu_3188_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_146" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_147_fu_3196_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_147" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_148_fu_3204_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_148" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_149_fu_3216_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_149" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_150_fu_3224_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_150" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_151_fu_3232_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_151" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_152_fu_3240_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_152" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_153_fu_3248_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_153" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_154_fu_3256_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_154" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_155_fu_3268_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_155" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_156_fu_3276_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_156" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_157_fu_3284_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_157" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_158_fu_3292_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_158" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_159_fu_3304_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_159" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_160_fu_3312_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_160" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_161_fu_3320_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_161" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_162_fu_3328_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_162" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_163_fu_3336_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_163" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_164_fu_3344_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_164" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_165_fu_3356_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_165" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_166_fu_3364_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_166" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_167_fu_3372_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_167" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_168_fu_3380_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_168" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_169_fu_3392_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_169" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_170_fu_3400_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_170" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_171_fu_3408_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_171" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_172_fu_3416_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_172" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_173_fu_3424_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_173" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_174_fu_3432_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_174" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_175_fu_3444_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_175" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_176_fu_3452_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_176" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_177_fu_3460_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_177" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_178_fu_3468_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_178" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_179_fu_3480_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_179" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_180_fu_3488_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_180" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_181_fu_3496_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_181" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_182_fu_3504_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_182" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_183_fu_3512_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_183" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_184_fu_3520_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_184" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_185_fu_3532_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_185" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_186_fu_3540_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_186" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_187_fu_3548_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_187" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_188_fu_3556_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_188" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_189_fu_3568_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_189" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_190_fu_3576_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_190" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_191_fu_3584_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_191" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_192_fu_3592_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_192" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_193_fu_3600_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_193" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_194_fu_3608_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_194" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_195_fu_3620_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_195" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_196_fu_3628_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_196" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_197_fu_3636_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_197" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_198_fu_3644_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_198" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln127_199_fu_3656_p3" SOURCE="firmware/nnet_utils/nnet_code_gen.h:127" VARIABLE="select_ln127_199" MODULE="fill_buffer_1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_6ns_15_1_1_U923" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="r_V_1_fu_11026_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_1" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_6ns_15_1_1_U915" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_2" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_8s_15_1_1_U926" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_7s_15_1_1_U920" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_240" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln1273_fu_11061_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="sub_ln1273" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="r_V_3_fu_11078_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_3" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_8s_15_1_1_U928" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_4" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln1273_2_fu_11105_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="sub_ln1273_2" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="r_V_5_fu_11111_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_5" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_7s_15_1_1_U924" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_6" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_8s_15_1_1_U929" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_241" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_6ns_15_1_1_U917" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_7" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_8_fu_11145_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_8" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_9_fu_11183_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_9" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_6ns_15_1_1_U918" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_10" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln1273_6_fu_11199_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="sub_ln1273_6" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="r_V_11_fu_11216_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_11" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln1273_8_fu_11243_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="sub_ln1273_8" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="r_V_12_fu_11260_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_12" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_7ns_15_1_1_U925" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_242" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_6s_15_1_1_U913" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_13" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_14_fu_11302_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_14" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_5ns_14_1_1_U914" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_15" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_7s_15_1_1_U916" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_243" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln1273_11_fu_10846_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="sub_ln1273_11" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="r_V_16_fu_10852_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_16" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln1273_13_fu_13285_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="sub_ln1273_13" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="r_V_17_fu_13291_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_17" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_18_fu_11332_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_18" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_5ns_14_1_1_U911" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_19" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_20_fu_11368_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_20" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln1273_17_fu_11406_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="sub_ln1273_17" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="r_V_21_fu_11412_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_21" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_8s_15_1_1_U912" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_244" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_22_fu_11439_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_22" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_23_fu_11483_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_23" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_24_fu_11503_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_24" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_25_fu_11537_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_25" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_26_fu_11560_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_26" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_7s_15_1_1_U921" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_245" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_27_fu_11602_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_27" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_7ns_15_1_1_U919" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_28" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_29_fu_10921_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_29" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_30_fu_11646_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_30" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_31_fu_11677_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_31" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_6ns_15_1_1_U922" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_32" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_33_fu_11697_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_33" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_34_fu_11728_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_34" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_35_fu_11774_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_35" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_36_fu_11816_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_36" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_37_fu_11832_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_37" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln1273_32_fu_11848_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="sub_ln1273_32" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="r_V_38_fu_11854_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_38" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_8s_15_1_1_U927" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_246" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_39_fu_10964_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_39" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_8s_15_1_1_U930" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_247" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="r_V_40_fu_11892_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_40" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_5ns_14_1_1_U914" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_41" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_42_fu_11951_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_42" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_7ns_15_1_1_U919" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_248" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_8s_15_1_1_U926" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_249" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_7s_15_1_1_U920" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_250" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_8s_15_1_1_U912" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_43" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_44_fu_12014_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_44" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln1273_37_fu_12041_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="sub_ln1273_37" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="r_V_45_fu_12066_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_45" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln1273_39_fu_12086_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="sub_ln1273_39" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="r_V_46_fu_12092_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_46" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="r_V_47_fu_12112_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_47" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_48_fu_12132_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_48" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_6ns_15_1_1_U923" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_49" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_50_fu_12176_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_50" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_8s_15_1_1_U929" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_251" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_7s_15_1_1_U924" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_252" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_8s_15_1_1_U930" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_253" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_51_fu_12208_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_51" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_6s_15_1_1_U913" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_52" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_53_fu_12239_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_53" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="r_V_54_fu_12284_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_54" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_8s_15_1_1_U928" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_254" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="r_V_55_fu_12315_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_55" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_6ns_15_1_1_U922" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_56" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_7ns_15_1_1_U925" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_57" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_7s_15_1_1_U916" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_255" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_58_fu_12367_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_58" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_6ns_15_1_1_U918" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_59" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln1273_46_fu_12402_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="sub_ln1273_46" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="r_V_60_fu_12419_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_60" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln1273_48_fu_12446_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="sub_ln1273_48" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="r_V_61_fu_12452_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_61" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln1273_50_fu_12483_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="sub_ln1273_50" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="r_V_62_fu_12489_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_62" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_7s_15_1_1_U921" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_63" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_5ns_14_1_1_U911" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_64" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_65_fu_12558_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_65" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_6ns_15_1_1_U917" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_66" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_8s_15_1_1_U927" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_67" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="r_V_68_fu_12585_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_68" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_6ns_15_1_1_U915" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_69" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_70_fu_12608_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_70" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_71_fu_12650_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_71" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_7ns_15_1_1_U925" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_72" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9s_6ns_15_1_1_U923" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_73" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="r_V_74_fu_12692_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1273" VARIABLE="r_V_74" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_fu_12712_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_240_fu_12716_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_240" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_241_fu_12722_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_241" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_242_fu_12727_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_242" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_243_fu_12733_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_243" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_244_fu_12739_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_244" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_245_fu_12745_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_245" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_246_fu_12751_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_246" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_247_fu_12757_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_247" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_248_fu_12763_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_248" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_249_fu_12769_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_249" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_250_fu_12779_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_250" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_251_fu_12785_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_251" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_252_fu_10998_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_252" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_253_fu_12794_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_253" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_254_fu_12804_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_254" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_255_fu_12814_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_255" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_256_fu_12824_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_256" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_257_fu_12834_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_257" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="x_V_fu_12840_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="x_V" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_259_fu_12846_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_259" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_260_fu_12851_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_260" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_261_fu_12855_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_261" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_262_fu_12860_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_262" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_263_fu_12866_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_263" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_264_fu_12871_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_264" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_265_fu_12877_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_265" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_266_fu_12883_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_266" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_267_fu_12889_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_267" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_268_fu_12895_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_268" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_269_fu_12901_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_269" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_270_fu_12907_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_270" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_271_fu_12913_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_271" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_272_fu_12919_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_272" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_273_fu_12925_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_273" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_274_fu_12935_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_274" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_275_fu_12945_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_275" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_276_fu_12951_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_276" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="x_V_20_fu_12957_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="x_V_20" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_278_fu_12963_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_278" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_279_fu_12968_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_279" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_280_fu_12973_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_280" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_281_fu_12979_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_281" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_282_fu_12985_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_282" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_283_fu_12990_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_283" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_284_fu_12996_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_284" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_285_fu_13002_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_285" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_286_fu_13330_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_286" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_287_fu_13334_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_287" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_288_fu_13340_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_288" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_289_fu_13346_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_289" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_290_fu_13352_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_290" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_291_fu_13008_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_291" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_292_fu_13018_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_292" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_293_fu_13024_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_293" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_294_fu_13034_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_294" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_295_fu_13040_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_295" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_296_fu_13358_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_296" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="x_V_21_fu_13363_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="x_V_21" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_298_fu_13046_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_298" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_299_fu_13050_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_299" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_300_fu_13056_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_300" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_301_fu_13061_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_301" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_302_fu_13369_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_302" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_303_fu_13373_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_303" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_304_fu_13379_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_304" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_305_fu_13385_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_305" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_306_fu_13391_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_306" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_307_fu_13067_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_307" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_308_fu_13073_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_308" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_309_fu_13079_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_309" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_310_fu_13085_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_310" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_311_fu_13091_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_311" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_312_fu_13101_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_312" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_313_fu_13107_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_313" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_314_fu_13117_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_314" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_315_fu_13127_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_315" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_316_fu_13133_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_316" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="x_V_22_fu_13396_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="x_V_22" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_318_fu_13139_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_318" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_319_fu_13145_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_319" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_320_fu_13151_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_320" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_321_fu_13157_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_321" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_322_fu_13163_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_322" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_323_fu_13169_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_323" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_324_fu_13175_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_324" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_325_fu_13181_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_325" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_326_fu_13187_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_326" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_327_fu_13193_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_327" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_328_fu_13199_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_328" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_329_fu_13205_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_329" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_330_fu_13211_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_330" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_331_fu_13217_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_331" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_332_fu_13227_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_332" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_333_fu_13233_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_333" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_334_fu_13243_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_334" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_335_fu_13253_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_335" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_336_fu_13259_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_336" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="x_V_23_fu_13265_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="x_V_23" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="i_part_fu_13488_p2" SOURCE="firmware/nnet_utils/nnet_conv1d_latency.h:34" VARIABLE="i_part" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln34_fu_13494_p2" SOURCE="firmware/nnet_utils/nnet_conv1d_latency.h:34" VARIABLE="icmp_ln34" MODULE="conv_1d_latency_cl_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config18_s" LOOP="PartitionLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_fu_434_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_2_fu_470_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_2" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_fu_476_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_fu_498_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_fu_504_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_fu_512_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_1_fu_520_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_1" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_4_fu_556_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_4" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_1_fu_562_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_1" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_1_fu_584_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_1" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_1_fu_590_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_1" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_1_fu_598_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_1" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_2_fu_606_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_2" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_6_fu_642_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_6" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_2_fu_648_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_2" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_2_fu_670_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_2" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_2_fu_676_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_2" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_2_fu_684_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_2" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_3_fu_692_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_3" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_8_fu_728_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_8" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_3_fu_734_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_3" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_3_fu_756_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_3" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_3_fu_762_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_3" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_3_fu_770_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_3" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_4_fu_778_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_4" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_10_fu_814_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_10" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_4_fu_820_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_4" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_4_fu_842_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_4" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_4_fu_848_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_4" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_4_fu_856_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_4" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_5_fu_864_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_5" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_12_fu_900_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_12" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_5_fu_906_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_5" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_5_fu_928_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_5" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_5_fu_934_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_5" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_5_fu_942_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_5" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_6_fu_950_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_6" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_14_fu_986_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_14" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_6_fu_992_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_6" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_6_fu_1014_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_6" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_6_fu_1020_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_6" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_6_fu_1028_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_6" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_7_fu_1036_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_7" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_16_fu_1072_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_16" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_7_fu_1078_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_7" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_7_fu_1100_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_7" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_7_fu_1106_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_7" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_7_fu_1114_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_7" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_8_fu_1122_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_8" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_18_fu_1158_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_18" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_8_fu_1164_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_8" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_8_fu_1186_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_8" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_8_fu_1192_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_8" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_8_fu_1200_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_8" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_9_fu_1208_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_9" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_20_fu_1244_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_20" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_9_fu_1250_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_9" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_9_fu_1272_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_9" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_9_fu_1278_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_9" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_9_fu_1286_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_9" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_10_fu_1294_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_10" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_22_fu_1330_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_22" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_10_fu_1336_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_10" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_10_fu_1358_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_10" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_10_fu_1364_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_10" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_10_fu_1372_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_10" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_11_fu_1380_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_11" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_24_fu_1416_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_24" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_11_fu_1422_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_11" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_11_fu_1444_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_11" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_11_fu_1450_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_11" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_11_fu_1458_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_11" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_12_fu_1466_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_12" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_26_fu_1502_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_26" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_12_fu_1508_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_12" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_12_fu_1530_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_12" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_12_fu_1536_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_12" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_12_fu_1544_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_12" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_13_fu_1552_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_13" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_28_fu_1588_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_28" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_13_fu_1594_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_13" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_13_fu_1616_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_13" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_13_fu_1622_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_13" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_13_fu_1630_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_13" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_14_fu_1638_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_14" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_30_fu_1674_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_30" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_14_fu_1680_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_14" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_14_fu_1702_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_14" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_14_fu_1708_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_14" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_14_fu_1716_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_14" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_15_fu_1724_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_15" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_32_fu_1760_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_32" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_15_fu_1766_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_15" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_15_fu_1788_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_15" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_15_fu_1794_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_15" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_15_fu_1802_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_15" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_16_fu_1810_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_16" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_34_fu_1846_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_34" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_16_fu_1852_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_16" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_16_fu_1874_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_16" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_16_fu_1880_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_16" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_16_fu_1888_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_16" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_17_fu_1896_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_17" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_36_fu_1932_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_36" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_17_fu_1938_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_17" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_17_fu_1960_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_17" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_17_fu_1966_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_17" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_17_fu_1974_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_17" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_18_fu_1982_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_18" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_38_fu_2018_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_38" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_18_fu_2024_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_18" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_18_fu_2046_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_18" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_18_fu_2052_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_18" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_18_fu_2060_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_18" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_19_fu_2068_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_19" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_40_fu_2104_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_40" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_19_fu_2110_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_19" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_19_fu_2132_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_19" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_19_fu_2138_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_19" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_19_fu_2146_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_19" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_20_fu_2154_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_20" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_42_fu_2190_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_42" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_20_fu_2196_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_20" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_20_fu_2218_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_20" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_20_fu_2224_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_20" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_20_fu_2232_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_20" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_21_fu_2240_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_21" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_44_fu_2276_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_44" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_21_fu_2282_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_21" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_21_fu_2304_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_21" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_21_fu_2310_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_21" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_21_fu_2318_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_21" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_22_fu_2326_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_22" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_46_fu_2362_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_46" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_22_fu_2368_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_22" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_22_fu_2390_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_22" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_22_fu_2396_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_22" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_22_fu_2404_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_22" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_23_fu_2412_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_23" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_48_fu_2448_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_48" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_23_fu_2454_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_23" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_23_fu_2476_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_23" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_23_fu_2482_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_23" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_23_fu_2490_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_23" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_24_fu_2498_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_24" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_50_fu_2534_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_50" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_24_fu_2540_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_24" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_24_fu_2562_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_24" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_24_fu_2568_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_24" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_24_fu_2576_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_24" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_25_fu_2584_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_25" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_52_fu_2620_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_52" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_25_fu_2626_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_25" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_25_fu_2648_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_25" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_25_fu_2654_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_25" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_25_fu_2662_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_25" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_26_fu_2670_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_26" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_54_fu_2706_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_54" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_26_fu_2712_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_26" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_26_fu_2734_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_26" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_26_fu_2740_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_26" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_26_fu_2748_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_26" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_27_fu_2756_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_27" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_56_fu_2792_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_56" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_27_fu_2798_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_27" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_27_fu_2820_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_27" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_27_fu_2826_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_27" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_27_fu_2834_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_27" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_28_fu_2842_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_28" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_58_fu_2878_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_58" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_28_fu_2884_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_28" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_28_fu_2906_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_28" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_28_fu_2912_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_28" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_28_fu_2920_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_28" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_29_fu_2928_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_29" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_60_fu_2964_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_60" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_29_fu_2970_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_29" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_29_fu_2992_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_29" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_29_fu_2998_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_29" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_29_fu_3006_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_29" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_30_fu_3014_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_30" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_62_fu_3050_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_62" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_30_fu_3056_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_30" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_30_fu_3078_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_30" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_30_fu_3084_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_30" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_30_fu_3092_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_30" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_31_fu_3100_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_31" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_64_fu_3136_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_64" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_31_fu_3142_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_31" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_31_fu_3164_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_31" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_31_fu_3170_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_31" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_31_fu_3178_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_31" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_32_fu_3186_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_32" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_66_fu_3222_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_66" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_32_fu_3228_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_32" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_32_fu_3250_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_32" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_32_fu_3256_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_32" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_32_fu_3264_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_32" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_33_fu_3272_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_33" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_68_fu_3308_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_68" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_33_fu_3314_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_33" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_33_fu_3336_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_33" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_33_fu_3342_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_33" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_33_fu_3350_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_33" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_34_fu_3358_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_34" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_70_fu_3394_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_70" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_34_fu_3400_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_34" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_34_fu_3422_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_34" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_34_fu_3428_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_34" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_34_fu_3436_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_34" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_35_fu_3444_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_35" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_72_fu_3480_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_72" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_35_fu_3486_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_35" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_35_fu_3508_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_35" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_35_fu_3514_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_35" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_35_fu_3522_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_35" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_36_fu_3530_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_36" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_74_fu_3566_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_74" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_36_fu_3572_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_36" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_36_fu_3594_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_36" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_36_fu_3600_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_36" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_36_fu_3608_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_36" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_37_fu_3616_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_37" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_76_fu_3652_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_76" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_37_fu_3658_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_37" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_37_fu_3680_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_37" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_37_fu_3686_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_37" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_37_fu_3694_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_37" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_38_fu_3702_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_38" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_78_fu_3738_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_78" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_38_fu_3744_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_38" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_38_fu_3766_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_38" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_38_fu_3772_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_38" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_38_fu_3780_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_38" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_39_fu_3788_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_39" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_80_fu_3824_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_80" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_39_fu_3830_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_39" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_39_fu_3852_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_39" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_39_fu_3858_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_39" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_39_fu_3866_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_39" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_40_fu_3874_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_40" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_82_fu_3910_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_82" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_40_fu_3916_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_40" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_40_fu_3938_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_40" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_40_fu_3944_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_40" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_40_fu_3952_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_40" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_41_fu_3960_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_41" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_84_fu_3996_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_84" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_41_fu_4002_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_41" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_41_fu_4024_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_41" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_41_fu_4030_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_41" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_41_fu_4038_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_41" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_42_fu_4046_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_42" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_86_fu_4082_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_86" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_42_fu_4088_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_42" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_42_fu_4110_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_42" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_42_fu_4116_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_42" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_42_fu_4124_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_42" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_43_fu_4132_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_43" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_88_fu_4168_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_88" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_43_fu_4174_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_43" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_43_fu_4196_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_43" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_43_fu_4202_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_43" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_43_fu_4210_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_43" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_44_fu_4218_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_44" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_90_fu_4254_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_90" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_44_fu_4260_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_44" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_44_fu_4282_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_44" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_44_fu_4288_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_44" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_44_fu_4296_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_44" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_45_fu_4304_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_45" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_92_fu_4340_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_92" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_45_fu_4346_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_45" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_45_fu_4368_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_45" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_45_fu_4374_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_45" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_45_fu_4382_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_45" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_46_fu_4390_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_46" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_94_fu_4426_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_94" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_46_fu_4432_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_46" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_46_fu_4454_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_46" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_46_fu_4460_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_46" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_46_fu_4468_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_46" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_47_fu_4476_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_47" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_96_fu_4512_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_96" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_47_fu_4518_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_47" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_47_fu_4540_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_47" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_47_fu_4546_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_47" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_47_fu_4554_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_47" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_48_fu_4562_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_48" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_98_fu_4598_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_98" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_48_fu_4604_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_48" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_48_fu_4626_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_48" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_48_fu_4632_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_48" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_48_fu_4640_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_48" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_49_fu_4648_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_49" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_100_fu_4684_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_100" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_49_fu_4690_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_49" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_49_fu_4712_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_49" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_49_fu_4718_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_49" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_49_fu_4726_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_49" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config7_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_53_8_1_1_U1484" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="tmp_s" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1485" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_53_8_1_1_U1486" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="tmp_153" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_70_fu_4941_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_70" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1487" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_41" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_53_8_1_1_U1488" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="tmp_154" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_71_fu_4962_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_71" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1489" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_42" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_53_8_1_1_U1490" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="tmp_155" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_72_fu_4983_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_72" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1491" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_43" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_53_8_1_1_U1492" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="tmp_156" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_73_fu_5004_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_73" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1493" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_44" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_53_8_1_1_U1494" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="tmp_157" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_74_fu_5025_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_74" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1495" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_45" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_53_8_1_1_U1496" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="tmp_158" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_75_fu_5050_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_75" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1497" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_46" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_53_8_1_1_U1498" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="tmp_159" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_76_fu_5071_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_76" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1499" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_47" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_53_8_1_1_U1500" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="tmp_160" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1501" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_48" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_53_8_1_1_U1502" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="tmp_161" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_77_fu_5105_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_77" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1503" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_49" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_fu_9640_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_41_fu_9646_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_41" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_42_fu_9652_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_42" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_43_fu_9658_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_43" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_44_fu_9664_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_44" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_45_fu_9670_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_45" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_46_fu_9676_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_46" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_47_fu_9682_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_47" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_48_fu_14400_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_48" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="x_V_fu_14404_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="x_V" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_78_fu_5126_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_78" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1504" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_50" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_79_fu_5151_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_79" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1505" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_51" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_80_fu_5176_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_80" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1506" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_52" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_81_fu_5197_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_81" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1507" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_53" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_82_fu_5218_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_82" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1508" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_54" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_83_fu_5239_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_83" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1509" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_55" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1510" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_56" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_84_fu_5273_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_84" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1511" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_57" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_85_fu_5294_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_85" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1512" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_58" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_86_fu_5315_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_86" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1513" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_59" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_50_fu_9888_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_50" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_51_fu_9894_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_51" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_52_fu_9900_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_52" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_53_fu_9906_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_53" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_54_fu_9912_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_54" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_55_fu_9918_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_55" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_56_fu_9924_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_56" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_57_fu_9930_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_57" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_58_fu_14410_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_58" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="x_V_1_fu_14414_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="x_V_1" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_87_fu_5336_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_87" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1514" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_60" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_88_fu_5361_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_88" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1515" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_61" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_89_fu_5386_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_89" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1516" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_62" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_90_fu_5411_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_90" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1517" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_63" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1518" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_64" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_91_fu_5453_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_91" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1519" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_65" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_92_fu_5474_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_92" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1520" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_66" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_93_fu_5495_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_93" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1521" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_67" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_94_fu_5516_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_94" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1522" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_68" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_95_fu_5537_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_95" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1523" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_69" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_60_fu_10136_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_60" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_61_fu_10142_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_61" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_62_fu_10148_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_62" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_63_fu_10154_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_63" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_64_fu_10160_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_64" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_65_fu_10166_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_65" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_66_fu_10172_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_66" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_67_fu_10178_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_67" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_68_fu_14420_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_68" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="x_V_2_fu_14424_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="x_V_2" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_96_fu_5558_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_96" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1524" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_70" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_97_fu_5579_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_97" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1525" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_71" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1526" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_72" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_98_fu_5613_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_98" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1527" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_73" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_99_fu_5634_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_99" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1528" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_74" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_100_fu_5655_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_100" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1529" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_75" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_101_fu_5676_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_101" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1530" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_76" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_102_fu_5697_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_102" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1531" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_77" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_103_fu_5718_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_103" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1532" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_78" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_104_fu_5739_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_104" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1533" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_79" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_70_fu_10384_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_70" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_71_fu_10390_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_71" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_72_fu_10396_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_72" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_73_fu_10402_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_73" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_74_fu_10408_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_74" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_75_fu_10414_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_75" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_76_fu_10420_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_76" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_77_fu_10426_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_77" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_78_fu_14430_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_78" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="x_V_3_fu_14434_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="x_V_3" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1534" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_80" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_105_fu_5781_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_105" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1535" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_81" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_106_fu_5806_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_106" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1536" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_82" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_107_fu_5831_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_107" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1537" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_83" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_108_fu_5856_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_108" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1538" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_84" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_109_fu_5881_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_109" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1539" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_85" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_110_fu_5906_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_110" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1540" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_86" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_111_fu_5931_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_111" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1541" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_87" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1542" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_88" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_112_fu_5973_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_112" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1543" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_89" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_80_fu_10632_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_80" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_81_fu_10638_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_81" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_82_fu_10644_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_82" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_83_fu_10650_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_83" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_84_fu_10656_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_84" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_85_fu_10662_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_85" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_86_fu_10668_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_86" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_87_fu_10674_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_87" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_88_fu_14440_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_88" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="x_V_4_fu_14444_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="x_V_4" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1544" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_90" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_113_fu_6007_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_113" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1545" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_91" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_114_fu_6028_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_114" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1546" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_92" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_115_fu_6049_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_115" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1547" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_93" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_116_fu_6070_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_116" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1548" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_94" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_117_fu_6091_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_117" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1549" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_95" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1550" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_96" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_118_fu_6125_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_118" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1551" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_97" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_119_fu_6146_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_119" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1552" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_98" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_120_fu_6167_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_120" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1553" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_99" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_90_fu_10880_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_90" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_91_fu_10886_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_91" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_92_fu_10892_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_92" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_93_fu_10898_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_93" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_94_fu_10904_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_94" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_95_fu_10910_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_95" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_96_fu_10916_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_96" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_97_fu_10922_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_97" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_98_fu_14450_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_98" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="x_V_5_fu_14454_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="x_V_5" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_121_fu_6188_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_121" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1554" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_100" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_122_fu_6209_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_122" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1555" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_101" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_123_fu_6230_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_123" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1556" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_102" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_124_fu_6251_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_124" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1557" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_103" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1558" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_104" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_125_fu_6285_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_125" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1559" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_105" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_126_fu_6306_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_126" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1560" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_106" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_127_fu_6327_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_127" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1561" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_107" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_128_fu_6348_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_128" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1562" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_108" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_129_fu_6369_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_129" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1563" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_109" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_100_fu_11128_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_100" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_101_fu_11134_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_101" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_102_fu_11140_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_102" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_103_fu_11146_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_103" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_104_fu_11152_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_104" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_105_fu_11158_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_105" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_106_fu_11164_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_106" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_107_fu_11170_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_107" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_108_fu_14460_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_108" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="x_V_6_fu_14464_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="x_V_6" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_130_fu_6390_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_130" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1564" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_110" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_131_fu_6411_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_131" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1565" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_111" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1566" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_112" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_132_fu_6445_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_132" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1567" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_113" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_133_fu_6466_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_133" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1568" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_114" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_134_fu_6487_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_134" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1569" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_115" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_135_fu_6508_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_135" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1570" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_116" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_136_fu_6529_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_136" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1571" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_117" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_137_fu_6554_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_137" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1572" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_118" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_138_fu_6579_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_138" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1573" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_119" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_110_fu_11376_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_110" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_111_fu_11382_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_111" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_112_fu_11388_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_112" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_113_fu_11394_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_113" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_114_fu_11400_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_114" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_115_fu_11406_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_115" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_116_fu_11412_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_116" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_117_fu_11418_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_117" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_118_fu_14470_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_118" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="x_V_7_fu_14474_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="x_V_7" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1574" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_120" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_139_fu_6621_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_139" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1575" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_121" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_140_fu_6646_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_140" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1576" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_122" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_141_fu_6671_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_141" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1577" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_123" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_142_fu_6696_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_142" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1578" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_124" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_143_fu_6721_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_143" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1579" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_125" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_144_fu_6746_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_144" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1580" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_126" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_145_fu_6771_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_145" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1581" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_127" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1582" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_128" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_146_fu_6813_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_146" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1583" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_129" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_120_fu_11624_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_120" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_121_fu_11630_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_121" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_122_fu_11636_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_122" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_123_fu_11642_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_123" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_124_fu_11648_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_124" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_125_fu_11654_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_125" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_126_fu_11660_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_126" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_127_fu_11666_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_127" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_128_fu_14480_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_128" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="x_V_8_fu_14484_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="x_V_8" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_147_fu_6838_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_147" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1584" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_130" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_148_fu_6863_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_148" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1585" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_131" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_149_fu_6888_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_149" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1586" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_132" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_150_fu_6913_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_150" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1587" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_133" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_151_fu_6938_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_151" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1588" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_134" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_152_fu_6963_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_152" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1589" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_135" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1590" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_136" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_153_fu_7005_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_153" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1591" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_137" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_154_fu_7030_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_154" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1592" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_138" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_155_fu_7055_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_155" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1593" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_139" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_130_fu_11872_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_130" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_131_fu_11878_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_131" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_132_fu_11884_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_132" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_133_fu_11890_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_133" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_134_fu_11896_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_134" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_135_fu_11902_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_135" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_136_fu_11908_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_136" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_137_fu_11914_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_137" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_138_fu_14490_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_138" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="x_V_9_fu_14494_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="x_V_9" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1594" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_140" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1595" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_141" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_156_fu_7098_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_156" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1596" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_142" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_157_fu_7119_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_157" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1597" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_143" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1598" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_144" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_158_fu_7153_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_158" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1599" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_145" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_159_fu_7174_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_159" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1600" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_146" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_160_fu_7195_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_160" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1601" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_147" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_161_fu_7216_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_161" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1602" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_148" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_162_fu_7237_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_162" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1603" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_149" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_140_fu_12120_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_140" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_141_fu_12126_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_141" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_142_fu_12132_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_142" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_143_fu_12138_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_143" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_144_fu_12144_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_144" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_145_fu_12150_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_145" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_146_fu_12156_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_146" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_147_fu_12162_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_147" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_148_fu_14500_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_148" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="x_V_10_fu_14504_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="x_V_10" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_163_fu_7258_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_163" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1604" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_150" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_164_fu_7279_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_164" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1605" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_151" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1606" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_152" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_165_fu_7313_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_165" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1607" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_153" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_166_fu_7334_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_166" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1608" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_154" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_167_fu_7355_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_167" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1609" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_155" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_168_fu_7376_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_168" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1610" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_156" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_169_fu_7397_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_169" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1611" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_157" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_170_fu_7418_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_170" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1612" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_158" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_171_fu_7439_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_171" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1613" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_159" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_150_fu_12368_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_150" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_151_fu_12374_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_151" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_152_fu_12380_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_152" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_153_fu_12386_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_153" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_154_fu_12392_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_154" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_155_fu_12398_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_155" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_156_fu_12404_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_156" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_157_fu_12410_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_157" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_158_fu_14510_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_158" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="x_V_11_fu_14514_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="x_V_11" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1614" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_160" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_172_fu_7473_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_172" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1615" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_161" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_173_fu_7494_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_173" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1616" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_162" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_174_fu_7515_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_174" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1617" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_163" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_175_fu_7536_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_175" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1618" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_164" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_176_fu_7557_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_176" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1619" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_165" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_177_fu_7578_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_177" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1620" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_166" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_178_fu_7599_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_178" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1621" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_167" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1622" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_168" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_179_fu_7633_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_179" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1623" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_169" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_160_fu_12616_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_160" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_161_fu_12622_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_161" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_162_fu_12628_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_162" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_163_fu_12634_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_163" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_164_fu_12640_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_164" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_165_fu_12646_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_165" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_166_fu_12652_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_166" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_167_fu_12658_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_167" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_168_fu_14520_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_168" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="x_V_12_fu_14524_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="x_V_12" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_180_fu_7654_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_180" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1624" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_170" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_181_fu_7675_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_181" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1625" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_171" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_182_fu_7696_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_182" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1626" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_172" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_183_fu_7717_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_183" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1627" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_173" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_184_fu_7738_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_184" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1628" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_174" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_185_fu_7759_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_185" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1629" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_175" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1630" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_176" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_186_fu_7793_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_186" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1631" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_177" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_187_fu_7814_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_187" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1632" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_178" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_188_fu_7835_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_188" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1633" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_179" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_170_fu_12864_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_170" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_171_fu_12870_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_171" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_172_fu_12876_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_172" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_173_fu_12882_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_173" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_174_fu_12888_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_174" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_175_fu_12894_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_175" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_176_fu_12900_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_176" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_177_fu_12906_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_177" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_178_fu_14530_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_178" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="x_V_13_fu_14534_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="x_V_13" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_189_fu_7856_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_189" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1634" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_180" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_190_fu_7877_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_190" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1635" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_181" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_191_fu_7898_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_191" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1636" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_182" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_192_fu_7919_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_192" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1637" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_183" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1638" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_184" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_193_fu_7953_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_193" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1639" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_185" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_194_fu_7974_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_194" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1640" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_186" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_195_fu_7995_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_195" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1641" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_187" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_196_fu_8016_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_196" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1642" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_188" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_197_fu_8037_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_197" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1643" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_189" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_180_fu_13112_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_180" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_181_fu_13118_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_181" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_182_fu_13124_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_182" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_183_fu_13130_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_183" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_184_fu_13136_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_184" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_185_fu_13142_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_185" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_186_fu_13148_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_186" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_187_fu_13154_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_187" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_188_fu_14540_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_188" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="x_V_14_fu_14544_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="x_V_14" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_198_fu_8058_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_198" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1644" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_190" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_199_fu_8079_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_199" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1645" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_191" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1646" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_192" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_200_fu_8113_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_200" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1647" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_193" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_201_fu_8134_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_201" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1648" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_194" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_202_fu_8159_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_202" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1649" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_195" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_203_fu_8184_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_203" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1650" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_196" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_204_fu_8209_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_204" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1651" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_197" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_205_fu_8234_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_205" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1652" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_198" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_206_fu_8259_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_206" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1653" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_199" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_190_fu_13360_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_190" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_191_fu_13366_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_191" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_192_fu_13372_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_192" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_193_fu_13378_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_193" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_194_fu_13384_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_194" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_195_fu_13390_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_195" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_196_fu_13396_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_196" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_197_fu_13402_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_197" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_198_fu_14550_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_198" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="x_V_15_fu_14554_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="x_V_15" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1654" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_200" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_207_fu_8301_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_207" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1655" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_201" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_208_fu_8326_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_208" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1656" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_202" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_209_fu_8351_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_209" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1657" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_203" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_210_fu_8376_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_210" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1658" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_204" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_211_fu_8401_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_211" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1659" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_205" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_212_fu_8426_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_212" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1660" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_206" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_213_fu_8451_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_213" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1661" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_207" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1662" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_208" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_214_fu_8493_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_214" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1663" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_209" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_200_fu_13608_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_200" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_201_fu_13614_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_201" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_202_fu_13620_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_202" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_203_fu_13626_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_203" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_204_fu_13632_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_204" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_205_fu_13638_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_205" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_206_fu_13644_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_206" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_207_fu_13650_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_207" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_208_fu_14560_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_208" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="x_V_16_fu_14564_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="x_V_16" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_215_fu_8518_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_215" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1664" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_210" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_216_fu_8543_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_216" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1665" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_211" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_217_fu_8568_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_217" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1666" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_212" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_218_fu_8593_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_218" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1667" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_213" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_219_fu_8618_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_219" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1668" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_214" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_220_fu_8643_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_220" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1669" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_215" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1670" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_216" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_221_fu_8685_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_221" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1671" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_217" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_222_fu_8710_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_222" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1672" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_218" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_223_fu_8735_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_223" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1673" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_219" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_210_fu_13856_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_210" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_211_fu_13862_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_211" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_212_fu_13868_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_212" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_213_fu_13874_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_213" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_214_fu_13880_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_214" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_215_fu_13886_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_215" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_216_fu_13892_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_216" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_217_fu_13898_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_217" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_218_fu_14570_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_218" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="x_V_17_fu_14574_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="x_V_17" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_224_fu_8760_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_224" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1674" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_220" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_225_fu_8785_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_225" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1675" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_221" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_226_fu_8810_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_226" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1676" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_222" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_227_fu_8835_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_227" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1677" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_223" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1678" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_224" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_228_fu_8877_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_228" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1679" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_225" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_229_fu_8902_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_229" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1680" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_226" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_230_fu_8927_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_230" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1681" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_227" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_231_fu_8952_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_231" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1682" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_228" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_232_fu_8977_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_232" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1683" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_229" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_220_fu_14104_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_220" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_221_fu_14110_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_221" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_222_fu_14116_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_222" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_223_fu_14122_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_223" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_224_fu_14128_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_224" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_225_fu_14134_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_225" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_226_fu_14140_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_226" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_227_fu_14146_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_227" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_228_fu_14580_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_228" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="x_V_18_fu_14584_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="x_V_18" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_233_fu_9002_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_233" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1684" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_230" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_234_fu_9027_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_234" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1685" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_231" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1686" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_232" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_235_fu_9069_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_235" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1687" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_233" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_236_fu_9094_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_236" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1688" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_234" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_237_fu_9119_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_237" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1689" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_235" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_238_fu_9144_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_238" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1690" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_236" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_239_fu_9169_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_239" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1691" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_237" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_240_fu_9194_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_240" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1692" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_238" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1693" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_239" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_230_fu_14352_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_230" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_231_fu_14358_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_231" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_232_fu_14364_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_232" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_233_fu_14370_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_233" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_234_fu_14376_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_234" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_235_fu_14382_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_235" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_236_fu_14388_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_236" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_237_fu_14394_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_237" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_238_fu_14590_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_238" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="x_V_19_fu_14594_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="x_V_19" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="in_index_fu_9228_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="in_index" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln42_fu_9234_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="icmp_ln42" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="w9_V_U" SOURCE="" VARIABLE="w9_V" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_16_6_5_3_0_config9_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="100" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_fu_194_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_509_fu_230_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_509" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_fu_236_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_fu_258_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_fu_264_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_fu_272_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_258_fu_280_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_258" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_511_fu_316_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_511" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_249_fu_322_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_249" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_258_fu_344_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_258" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_258_fu_350_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_258" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_258_fu_358_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_258" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_259_fu_366_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_259" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_513_fu_402_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_513" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_250_fu_408_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_250" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_259_fu_430_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_259" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_259_fu_436_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_259" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_259_fu_444_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_259" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_260_fu_452_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_260" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_515_fu_488_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_515" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_251_fu_494_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_251" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_260_fu_516_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_260" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_260_fu_522_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_260" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_260_fu_530_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_260" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_261_fu_538_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_261" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_517_fu_574_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_517" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_252_fu_580_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_252" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_261_fu_602_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_261" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_261_fu_608_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_261" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_261_fu_616_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_261" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_262_fu_624_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_262" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_519_fu_660_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_519" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_253_fu_666_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_253" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_262_fu_688_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_262" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_262_fu_694_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_262" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_262_fu_702_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_262" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_263_fu_710_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_263" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_521_fu_746_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_521" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_254_fu_752_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_254" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_263_fu_774_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_263" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_263_fu_780_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_263" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_263_fu_788_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_263" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_264_fu_796_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_264" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_523_fu_832_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_523" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_255_fu_838_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_255" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_264_fu_860_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_264" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_264_fu_866_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_264" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_264_fu_874_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_264" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_265_fu_882_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_265" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_525_fu_918_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_525" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_256_fu_924_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_256" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_265_fu_946_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_265" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_265_fu_952_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_265" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_265_fu_960_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_265" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_266_fu_968_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_266" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_527_fu_1004_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_527" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_257_fu_1010_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_257" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_266_fu_1032_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_266" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_266_fu_1038_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_266" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_266_fu_1046_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_266" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_267_fu_1054_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_267" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_529_fu_1090_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_529" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_258_fu_1096_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_258" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_267_fu_1118_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_267" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_267_fu_1124_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_267" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_267_fu_1132_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_267" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_268_fu_1140_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_268" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_531_fu_1176_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_531" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_259_fu_1182_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_259" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_268_fu_1204_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_268" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_268_fu_1210_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_268" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_268_fu_1218_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_268" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_269_fu_1226_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_269" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_533_fu_1262_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_533" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_260_fu_1268_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_260" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_269_fu_1290_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_269" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_269_fu_1296_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_269" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_269_fu_1304_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_269" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_270_fu_1312_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_270" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_535_fu_1348_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_535" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_261_fu_1354_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_261" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_270_fu_1376_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_270" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_270_fu_1382_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_270" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_270_fu_1390_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_270" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_271_fu_1398_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_271" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_537_fu_1434_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_537" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_262_fu_1440_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_262" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_271_fu_1462_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_271" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_271_fu_1468_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_271" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_271_fu_1476_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_271" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_272_fu_1484_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_272" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_539_fu_1520_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_539" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_263_fu_1526_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_263" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_272_fu_1548_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_272" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_272_fu_1554_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_272" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_272_fu_1562_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_272" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_273_fu_1570_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_273" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_541_fu_1606_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_541" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_264_fu_1612_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_264" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_273_fu_1634_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_273" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_273_fu_1640_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_273" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_273_fu_1648_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_273" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_274_fu_1656_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_274" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_543_fu_1692_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_543" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_265_fu_1698_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_265" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_274_fu_1720_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_274" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_274_fu_1726_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_274" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_274_fu_1734_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_274" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_275_fu_1742_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_275" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_545_fu_1778_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_545" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_266_fu_1784_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_266" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_275_fu_1806_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_275" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_275_fu_1812_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_275" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_275_fu_1820_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_275" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_276_fu_1828_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_276" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_547_fu_1864_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_547" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln856_267_fu_1870_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="add_ln856_267" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="overflow_276_fu_1892_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:895" VARIABLE="overflow_276" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_276_fu_1898_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_276" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_276_fu_1906_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_276" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config11_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_53_8_1_1_U1787" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="tmp_s" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_14_1_1_U1788" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_53_8_1_1_U1789" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="tmp_149" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_35_fu_1529_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_35" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_14_1_1_U1790" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_2" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_53_8_1_1_U1791" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="tmp_150" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_36_fu_1550_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_36" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_14_1_1_U1792" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_3" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_53_8_1_1_U1793" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="tmp_151" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_37_fu_1571_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_37" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_14_1_1_U1794" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_4" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_fu_2524_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_2_fu_2530_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_2" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_3_fu_2536_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_3" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_4_fu_2542_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_4" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_38_fu_1592_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_38" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_14_1_1_U1795" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_5" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_39_fu_1613_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_39" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_14_1_1_U1796" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_6" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_40_fu_1638_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_40" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_14_1_1_U1797" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_7" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_41_fu_1659_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_41" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_14_1_1_U1798" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_8" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_5_fu_2628_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_5" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_6_fu_2634_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_6" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_7_fu_2640_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_7" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_8_fu_2646_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_8" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_14_1_1_U1799" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_9" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_42_fu_1693_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_42" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_14_1_1_U1800" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_10" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_43_fu_1714_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_43" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_14_1_1_U1801" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_11" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_44_fu_1739_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_44" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_14_1_1_U1802" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_12" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_9_fu_2732_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_9" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_10_fu_2738_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_10" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_11_fu_2744_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_11" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_12_fu_2750_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_12" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_45_fu_1764_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_45" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_14_1_1_U1803" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_13" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_46_fu_1785_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_46" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_14_1_1_U1804" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_14" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_47_fu_1806_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_47" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_14_1_1_U1805" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_15" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_48_fu_1827_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_48" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_14_1_1_U1806" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_16" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_13_fu_2836_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_13" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_14_fu_2842_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_14" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_15_fu_2848_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_15" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_16_fu_2854_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_16" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_14_1_1_U1807" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_17" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_49_fu_1861_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_49" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_14_1_1_U1808" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_18" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_50_fu_1882_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_50" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_14_1_1_U1809" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_19" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_51_fu_1903_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_51" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_14_1_1_U1810" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_20" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_17_fu_2940_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_17" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_18_fu_2946_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_18" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_19_fu_2952_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_19" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_20_fu_2958_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_20" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_52_fu_1924_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_52" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_14_1_1_U1811" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_21" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_53_fu_1949_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_53" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_14_1_1_U1812" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_22" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_54_fu_1974_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_54" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_14_1_1_U1813" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_23" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_55_fu_1999_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_55" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_14_1_1_U1814" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_24" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_21_fu_3044_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_21" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_22_fu_3050_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_22" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_23_fu_3056_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_23" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_24_fu_3062_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_24" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_14_1_1_U1815" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_25" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_56_fu_2041_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_56" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_14_1_1_U1816" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_26" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_57_fu_2062_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_57" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_14_1_1_U1817" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_27" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_58_fu_2083_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_58" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_14_1_1_U1818" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_28" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_25_fu_3148_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_25" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_26_fu_3154_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_26" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_27_fu_3160_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_27" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_28_fu_3166_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_28" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_59_fu_2104_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_59" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_14_1_1_U1819" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_29" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_60_fu_2125_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_60" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_14_1_1_U1820" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_30" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_61_fu_2146_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_61" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_14_1_1_U1821" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_31" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_62_fu_2167_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_62" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_14_1_1_U1822" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_32" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_29_fu_3252_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_29" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_30_fu_3258_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_30" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_31_fu_3264_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_31" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_32_fu_3270_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_32" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_14_1_1_U1823" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_33" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_63_fu_2201_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_63" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_14_1_1_U1824" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_34" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_64_fu_2222_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_64" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_14_1_1_U1825" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_35" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_65_fu_2243_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_65" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_14_1_1_U1826" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_36" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_33_fu_3356_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_33" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_34_fu_3362_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_34" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_35_fu_3368_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_35" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_36_fu_3374_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_36" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_66_fu_2264_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_66" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_14_1_1_U1827" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_37" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_67_fu_2285_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_67" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_14_1_1_U1828" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_38" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_68_fu_2306_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_68" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_14_1_1_U1829" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_39" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_69_fu_2327_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_69" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_14_1_1_U1830" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_40" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_37_fu_3460_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_37" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln813_38_fu_3466_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_38" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_39_fu_3472_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_39" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_40_fu_3478_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_40" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="in_index_fu_2352_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="in_index" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln42_fu_2358_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="icmp_ln42" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="w12_V_U" SOURCE="" VARIABLE="w12_V" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_3_5_3_0_config12_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_fu_110_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config14_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_s_fu_142_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="p_Val2_s" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config14_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_fu_156_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config14_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_fu_164_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config14_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_249_fu_172_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_249" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config14_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_500_fu_204_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="p_Val2_500" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config14_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_249_fu_218_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_249" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config14_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_249_fu_226_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_249" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config14_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_250_fu_234_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_250" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config14_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_501_fu_266_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="p_Val2_501" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config14_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_250_fu_280_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_250" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config14_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_250_fu_288_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_250" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config14_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_251_fu_296_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_251" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config14_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_502_fu_328_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="p_Val2_502" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config14_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_251_fu_342_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_251" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config14_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_251_fu_350_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_251" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config14_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_252_fu_358_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_252" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config14_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_503_fu_390_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="p_Val2_503" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config14_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_252_fu_404_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_252" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config14_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_252_fu_412_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_252" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config14_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_253_fu_420_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_253" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config14_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_504_fu_452_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="p_Val2_504" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config14_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_253_fu_466_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_253" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config14_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_253_fu_474_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_253" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config14_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_254_fu_482_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_254" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config14_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_505_fu_514_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="p_Val2_505" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config14_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_254_fu_528_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_254" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config14_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_254_fu_536_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_254" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config14_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_255_fu_544_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_255" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config14_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_506_fu_576_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="p_Val2_506" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config14_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_255_fu_590_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_255" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config14_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_255_fu_598_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_255" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config14_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_256_fu_606_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_256" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config14_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_507_fu_638_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="p_Val2_507" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config14_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_256_fu_652_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_256" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config14_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_256_fu_660_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_256" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config14_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln1649_257_fu_668_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="icmp_ln1649_257" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config14_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_508_fu_700_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:856" VARIABLE="p_Val2_508" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config14_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln346_257_fu_714_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:346" VARIABLE="select_ln346_257" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config14_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln1649_257_fu_722_p3" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1649" VARIABLE="select_ln1649_257" MODULE="relu_ap_fixed_16_6_0_0_0_ap_fixed_9_4_0_0_0_relu_config14_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_53_8_1_1_U1873" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="tmp" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_4_5_3_0_config15_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1874" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_4_5_3_0_config15_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mux" ID="" IMPL="auto" LATENCY="0" OPTYPE="mux" PRAGMA="" RTLNAME="mux_53_8_1_1_U1875" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="tmp_s" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_4_5_3_0_config15_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_34_fu_479_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="empty_34" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_4_5_3_0_config15_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8s_8ns_15_1_1_U1876" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:1270" VARIABLE="mul_ln1270_1" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_4_5_3_0_config15_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_fu_592_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_4_5_3_0_config15_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln813_1_fu_598_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:813" VARIABLE="add_ln813_1" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_4_5_3_0_config15_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="in_index_fu_500_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="in_index" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_4_5_3_0_config15_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln42_fu_506_p2" SOURCE="firmware/nnet_utils/nnet_dense_resource.h:42" VARIABLE="icmp_ln42" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_4_5_3_0_config15_s" LOOP="ReuseLoop" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_2p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_2p" PRAGMA="" RTLNAME="w15_V_U" SOURCE="" VARIABLE="w15_V" MODULE="dense_resource_ap_fixed_9_4_0_0_0_ap_fixed_9_4_5_3_0_config15_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="index_fu_70_p2" SOURCE="firmware/nnet_utils/nnet_activation.h:116" VARIABLE="index" MODULE="sigmoid_ap_fixed_9_4_0_0_0_ap_fixed_9_4_0_0_0_sigmoid_config17_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="p_Val2_1_fu_107_p2" SOURCE="/data/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_fixed_base.h:377" VARIABLE="p_Val2_1" MODULE="sigmoid_ap_fixed_9_4_0_0_0_ap_fixed_9_4_0_0_0_sigmoid_config17_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_1p" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_1p" PRAGMA="" RTLNAME="sigmoid_table_U" SOURCE="" VARIABLE="sigmoid_table" MODULE="sigmoid_ap_fixed_9_4_0_0_0_ap_fixed_9_4_0_0_0_sigmoid_config17_s" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="1" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_1_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_1" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_2_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_2" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_3_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_3" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_4_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_4" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_5_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_5" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_6_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_6" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_7_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_7" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_8_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_8" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_9_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_9" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_10_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_10" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_11_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_11" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_12_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_12" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_13_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_13" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_14_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_14" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_15_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_15" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_16_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_16" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_17_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_17" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_18_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_18" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_19_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_19" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_20_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_20" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_21_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_21" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_22_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_22" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_23_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_23" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_24_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_24" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_25_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_25" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_26_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_26" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_27_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_27" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_28_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_28" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_29_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_29" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_30_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_30" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_31_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_31" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_32_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_32" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_33_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_33" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_34_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_34" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_35_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_35" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_36_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_36" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_37_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_37" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_38_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_38" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_39_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_39" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_40_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_40" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_41_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_41" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_42_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_42" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_43_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_43" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_44_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_44" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_45_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_45" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_46_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_46" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_47_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_47" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_48_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_48" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_49_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_49" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_50_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_50" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_51_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_51" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_52_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_52" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_53_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_53" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_54_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_54" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_55_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_55" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_56_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_56" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_57_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_57" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_58_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_58" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_59_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_59" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_60_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_60" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_61_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_61" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_62_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_62" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_63_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_63" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_64_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_64" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_65_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_65" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_66_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_66" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_67_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_67" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_68_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_68" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_69_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_69" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_70_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_70" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_71_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_71" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_72_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_72" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_73_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_73" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_74_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_74" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_75_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_75" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_76_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_76" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_77_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_77" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_78_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_78" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_79_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_79" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_80_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_80" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_81_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_81" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_82_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_82" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_83_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_83" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_84_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_84" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_85_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_85" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_86_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_86" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_87_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_87" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_88_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_88" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_89_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_89" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_90_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_90" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_91_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_91" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_92_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_92" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_93_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_93" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_94_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_94" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_95_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_95" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_96_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_96" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_97_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_97" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_98_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_98" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_99_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_99" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_100_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_100" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_101_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_101" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_102_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_102" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_103_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_103" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_104_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_104" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_105_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_105" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_106_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_106" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_107_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_107" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_108_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_108" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_109_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_109" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_110_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_110" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_111_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_111" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_112_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_112" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_113_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_113" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_114_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_114" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_115_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_115" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_116_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_116" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_117_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_117" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_118_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_118" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_119_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_119" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_120_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_120" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_121_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_121" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_122_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_122" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_123_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_123" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_124_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_124" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_125_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_125" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_126_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_126" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_127_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_127" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_128_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_128" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_129_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_129" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_130_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_130" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_131_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_131" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_132_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_132" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_133_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_133" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_134_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_134" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_135_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_135" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_136_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_136" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_137_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_137" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_138_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_138" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_139_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_139" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_140_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_140" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_141_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_141" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_142_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_142" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_143_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_143" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_144_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_144" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_145_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_145" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_146_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_146" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_147_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_147" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_148_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_148" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_149_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_149" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_150_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_150" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_151_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_151" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_152_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_152" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_153_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_153" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_154_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_154" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_155_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_155" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_156_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_156" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_157_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_157" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_158_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_158" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_159_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_159" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_160_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_160" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_161_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_161" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_162_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_162" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_163_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_163" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_164_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_164" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_165_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_165" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_166_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_166" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_167_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_167" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_168_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_168" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_169_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_169" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_170_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_170" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_171_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_171" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_172_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_172" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_173_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_173" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_174_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_174" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_175_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_175" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_176_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_176" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_177_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_177" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_178_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_178" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_179_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_179" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_180_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_180" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_181_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_181" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_182_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_182" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_183_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_183" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_184_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_184" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_185_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_185" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_186_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_186" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_187_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_187" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_188_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_188" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_189_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_189" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_190_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_190" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_191_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_191" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_192_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_192" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_193_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_193" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_194_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_194" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_195_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_195" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_196_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_196" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_197_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_197" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_198_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_198" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer2_out_V_199_U" SOURCE="firmware/myproject.cpp:43" VARIABLE="layer2_out_V_199" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_1_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_1" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_2_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_2" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_3_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_3" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_4_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_4" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_5_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_5" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_6_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_6" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_7_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_7" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_8_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_8" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_9_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_9" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_10_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_10" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_11_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_11" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_12_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_12" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_13_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_13" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_14_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_14" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_15_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_15" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_16_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_16" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_17_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_17" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_18_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_18" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_19_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_19" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_20_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_20" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_21_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_21" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_22_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_22" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_23_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_23" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_24_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_24" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_25_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_25" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_26_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_26" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_27_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_27" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_28_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_28" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_29_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_29" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_30_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_30" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_31_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_31" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_32_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_32" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_33_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_33" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_34_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_34" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_35_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_35" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_36_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_36" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_37_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_37" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_38_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_38" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_39_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_39" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_40_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_40" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_41_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_41" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_42_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_42" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_43_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_43" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_44_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_44" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_45_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_45" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_46_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_46" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_47_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_47" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_48_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_48" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_49_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_49" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_50_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_50" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_51_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_51" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_52_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_52" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_53_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_53" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_54_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_54" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_55_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_55" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_56_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_56" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_57_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_57" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_58_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_58" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_59_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_59" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_60_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_60" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_61_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_61" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_62_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_62" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_63_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_63" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_64_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_64" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_65_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_65" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_66_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_66" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_67_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_67" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_68_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_68" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_69_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_69" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_70_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_70" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_71_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_71" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_72_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_72" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_73_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_73" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_74_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_74" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_75_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_75" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_76_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_76" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_77_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_77" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_78_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_78" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_79_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_79" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_80_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_80" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_81_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_81" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_82_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_82" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_83_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_83" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_84_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_84" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_85_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_85" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_86_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_86" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_87_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_87" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_88_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_88" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_89_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_89" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_90_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_90" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_91_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_91" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_92_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_92" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_93_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_93" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_94_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_94" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_95_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_95" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_96_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_96" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_97_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_97" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_98_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_98" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_99_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_99" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_100_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_100" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_101_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_101" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_102_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_102" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_103_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_103" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_104_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_104" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_105_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_105" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_106_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_106" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_107_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_107" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_108_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_108" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_109_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_109" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_110_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_110" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_111_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_111" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_112_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_112" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_113_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_113" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_114_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_114" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_115_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_115" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_116_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_116" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_117_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_117" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_118_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_118" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_119_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_119" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_120_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_120" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_121_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_121" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_122_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_122" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_123_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_123" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_124_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_124" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_125_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_125" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_126_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_126" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_127_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_127" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_128_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_128" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_129_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_129" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_130_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_130" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_131_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_131" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_132_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_132" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_133_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_133" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_134_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_134" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_135_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_135" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_136_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_136" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_137_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_137" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_138_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_138" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_139_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_139" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_140_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_140" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_141_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_141" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_142_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_142" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_143_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_143" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_144_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_144" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_145_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_145" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_146_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_146" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_147_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_147" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_148_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_148" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_149_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_149" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_150_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_150" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_151_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_151" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_152_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_152" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_153_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_153" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_154_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_154" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_155_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_155" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_156_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_156" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_157_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_157" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_158_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_158" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_159_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_159" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_160_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_160" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_161_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_161" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_162_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_162" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_163_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_163" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_164_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_164" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_165_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_165" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_166_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_166" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_167_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_167" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_168_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_168" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_169_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_169" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_170_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_170" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_171_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_171" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_172_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_172" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_173_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_173" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_174_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_174" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_175_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_175" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_176_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_176" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_177_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_177" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_178_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_178" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_179_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_179" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_180_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_180" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_181_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_181" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_182_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_182" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_183_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_183" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_184_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_184" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_185_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_185" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_186_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_186" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_187_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_187" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_188_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_188" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_189_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_189" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_190_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_190" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_191_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_191" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_192_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_192" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_193_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_193" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_194_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_194" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_195_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_195" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_196_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_196" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_197_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_197" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_198_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_198" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer3_out_V_199_U" SOURCE="firmware/myproject.cpp:47" VARIABLE="layer3_out_V_199" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_1_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_1" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_2_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_2" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_3_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_3" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_4_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_4" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_5_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_5" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_6_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_6" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_7_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_7" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_8_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_8" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_9_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_9" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_10_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_10" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_11_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_11" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_12_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_12" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_13_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_13" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_14_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_14" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_15_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_15" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_16_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_16" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_17_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_17" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_18_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_18" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_19_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_19" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_20_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_20" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_21_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_21" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_22_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_22" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_23_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_23" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_24_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_24" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_25_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_25" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_26_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_26" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_27_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_27" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_28_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_28" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_29_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_29" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_30_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_30" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_31_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_31" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_32_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_32" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_33_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_33" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_34_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_34" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_35_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_35" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_36_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_36" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_37_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_37" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_38_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_38" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_39_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_39" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_40_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_40" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_41_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_41" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_42_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_42" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_43_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_43" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_44_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_44" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_45_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_45" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_46_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_46" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_47_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_47" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_48_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_48" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_49_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_49" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_50_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_50" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_51_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_51" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_52_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_52" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_53_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_53" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_54_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_54" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_55_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_55" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_56_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_56" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_57_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_57" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_58_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_58" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_59_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_59" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_60_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_60" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_61_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_61" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_62_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_62" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_63_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_63" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_64_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_64" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_65_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_65" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_66_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_66" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_67_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_67" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_68_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_68" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_69_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_69" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_70_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_70" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_71_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_71" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_72_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_72" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_73_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_73" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_74_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_74" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_75_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_75" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_76_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_76" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_77_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_77" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_78_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_78" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_79_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_79" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_80_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_80" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_81_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_81" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_82_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_82" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_83_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_83" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_84_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_84" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_85_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_85" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_86_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_86" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_87_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_87" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_88_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_88" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_89_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_89" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_90_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_90" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_91_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_91" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_92_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_92" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_93_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_93" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_94_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_94" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_95_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_95" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_96_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_96" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_97_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_97" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_98_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_98" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_99_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_99" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_100_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_100" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_101_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_101" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_102_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_102" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_103_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_103" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_104_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_104" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_105_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_105" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_106_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_106" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_107_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_107" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_108_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_108" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_109_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_109" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_110_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_110" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_111_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_111" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_112_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_112" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_113_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_113" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_114_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_114" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_115_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_115" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_116_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_116" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_117_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_117" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_118_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_118" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_119_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_119" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_120_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_120" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_121_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_121" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_122_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_122" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_123_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_123" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_124_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_124" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_125_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_125" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_126_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_126" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_127_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_127" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_128_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_128" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_129_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_129" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_130_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_130" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_131_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_131" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_132_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_132" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_133_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_133" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_134_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_134" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_135_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_135" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_136_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_136" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_137_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_137" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_138_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_138" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_139_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_139" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_140_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_140" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_141_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_141" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_142_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_142" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_143_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_143" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_144_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_144" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_145_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_145" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_146_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_146" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_147_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_147" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_148_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_148" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_149_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_149" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_150_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_150" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_151_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_151" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_152_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_152" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_153_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_153" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_154_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_154" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_155_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_155" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_156_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_156" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_157_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_157" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_158_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_158" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_159_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_159" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_160_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_160" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_161_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_161" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_162_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_162" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_163_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_163" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_164_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_164" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_165_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_165" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_166_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_166" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_167_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_167" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_168_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_168" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_169_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_169" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_170_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_170" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_171_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_171" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_172_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_172" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_173_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_173" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_174_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_174" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_175_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_175" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_176_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_176" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_177_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_177" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_178_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_178" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_179_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_179" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_180_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_180" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_181_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_181" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_182_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_182" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_183_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_183" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_184_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_184" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_185_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_185" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_186_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_186" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_187_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_187" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_188_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_188" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_189_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_189" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_190_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_190" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_191_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_191" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_192_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_192" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_193_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_193" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_194_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_194" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_195_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_195" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_196_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_196" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_197_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_197" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_198_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_198" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer4_out_V_199_U" SOURCE="firmware/myproject.cpp:51" VARIABLE="layer4_out_V_199" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer18_out_V_U" SOURCE="firmware/myproject.cpp:55" VARIABLE="layer18_out_V" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer18_out_V_1_U" SOURCE="firmware/myproject.cpp:55" VARIABLE="layer18_out_V_1" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer18_out_V_2_U" SOURCE="firmware/myproject.cpp:55" VARIABLE="layer18_out_V_2" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer18_out_V_3_U" SOURCE="firmware/myproject.cpp:55" VARIABLE="layer18_out_V_3" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer18_out_V_4_U" SOURCE="firmware/myproject.cpp:55" VARIABLE="layer18_out_V_4" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer18_out_V_5_U" SOURCE="firmware/myproject.cpp:55" VARIABLE="layer18_out_V_5" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer18_out_V_6_U" SOURCE="firmware/myproject.cpp:55" VARIABLE="layer18_out_V_6" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer18_out_V_7_U" SOURCE="firmware/myproject.cpp:55" VARIABLE="layer18_out_V_7" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer18_out_V_8_U" SOURCE="firmware/myproject.cpp:55" VARIABLE="layer18_out_V_8" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer18_out_V_9_U" SOURCE="firmware/myproject.cpp:55" VARIABLE="layer18_out_V_9" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer18_out_V_10_U" SOURCE="firmware/myproject.cpp:55" VARIABLE="layer18_out_V_10" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer18_out_V_11_U" SOURCE="firmware/myproject.cpp:55" VARIABLE="layer18_out_V_11" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer18_out_V_12_U" SOURCE="firmware/myproject.cpp:55" VARIABLE="layer18_out_V_12" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer18_out_V_13_U" SOURCE="firmware/myproject.cpp:55" VARIABLE="layer18_out_V_13" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer18_out_V_14_U" SOURCE="firmware/myproject.cpp:55" VARIABLE="layer18_out_V_14" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer18_out_V_15_U" SOURCE="firmware/myproject.cpp:55" VARIABLE="layer18_out_V_15" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer18_out_V_16_U" SOURCE="firmware/myproject.cpp:55" VARIABLE="layer18_out_V_16" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer18_out_V_17_U" SOURCE="firmware/myproject.cpp:55" VARIABLE="layer18_out_V_17" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer18_out_V_18_U" SOURCE="firmware/myproject.cpp:55" VARIABLE="layer18_out_V_18" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer18_out_V_19_U" SOURCE="firmware/myproject.cpp:55" VARIABLE="layer18_out_V_19" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer18_out_V_20_U" SOURCE="firmware/myproject.cpp:55" VARIABLE="layer18_out_V_20" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer18_out_V_21_U" SOURCE="firmware/myproject.cpp:55" VARIABLE="layer18_out_V_21" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer18_out_V_22_U" SOURCE="firmware/myproject.cpp:55" VARIABLE="layer18_out_V_22" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer18_out_V_23_U" SOURCE="firmware/myproject.cpp:55" VARIABLE="layer18_out_V_23" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer18_out_V_24_U" SOURCE="firmware/myproject.cpp:55" VARIABLE="layer18_out_V_24" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer18_out_V_25_U" SOURCE="firmware/myproject.cpp:55" VARIABLE="layer18_out_V_25" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer18_out_V_26_U" SOURCE="firmware/myproject.cpp:55" VARIABLE="layer18_out_V_26" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer18_out_V_27_U" SOURCE="firmware/myproject.cpp:55" VARIABLE="layer18_out_V_27" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer18_out_V_28_U" SOURCE="firmware/myproject.cpp:55" VARIABLE="layer18_out_V_28" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer18_out_V_29_U" SOURCE="firmware/myproject.cpp:55" VARIABLE="layer18_out_V_29" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer18_out_V_30_U" SOURCE="firmware/myproject.cpp:55" VARIABLE="layer18_out_V_30" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer18_out_V_31_U" SOURCE="firmware/myproject.cpp:55" VARIABLE="layer18_out_V_31" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer18_out_V_32_U" SOURCE="firmware/myproject.cpp:55" VARIABLE="layer18_out_V_32" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer18_out_V_33_U" SOURCE="firmware/myproject.cpp:55" VARIABLE="layer18_out_V_33" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer18_out_V_34_U" SOURCE="firmware/myproject.cpp:55" VARIABLE="layer18_out_V_34" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer18_out_V_35_U" SOURCE="firmware/myproject.cpp:55" VARIABLE="layer18_out_V_35" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer18_out_V_36_U" SOURCE="firmware/myproject.cpp:55" VARIABLE="layer18_out_V_36" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer18_out_V_37_U" SOURCE="firmware/myproject.cpp:55" VARIABLE="layer18_out_V_37" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer18_out_V_38_U" SOURCE="firmware/myproject.cpp:55" VARIABLE="layer18_out_V_38" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer18_out_V_39_U" SOURCE="firmware/myproject.cpp:55" VARIABLE="layer18_out_V_39" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer18_out_V_40_U" SOURCE="firmware/myproject.cpp:55" VARIABLE="layer18_out_V_40" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer18_out_V_41_U" SOURCE="firmware/myproject.cpp:55" VARIABLE="layer18_out_V_41" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer18_out_V_42_U" SOURCE="firmware/myproject.cpp:55" VARIABLE="layer18_out_V_42" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer18_out_V_43_U" SOURCE="firmware/myproject.cpp:55" VARIABLE="layer18_out_V_43" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer18_out_V_44_U" SOURCE="firmware/myproject.cpp:55" VARIABLE="layer18_out_V_44" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer18_out_V_45_U" SOURCE="firmware/myproject.cpp:55" VARIABLE="layer18_out_V_45" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer18_out_V_46_U" SOURCE="firmware/myproject.cpp:55" VARIABLE="layer18_out_V_46" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer18_out_V_47_U" SOURCE="firmware/myproject.cpp:55" VARIABLE="layer18_out_V_47" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer18_out_V_48_U" SOURCE="firmware/myproject.cpp:55" VARIABLE="layer18_out_V_48" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer18_out_V_49_U" SOURCE="firmware/myproject.cpp:55" VARIABLE="layer18_out_V_49" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer6_out_V_U" SOURCE="firmware/myproject.cpp:59" VARIABLE="layer6_out_V" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer6_out_V_1_U" SOURCE="firmware/myproject.cpp:59" VARIABLE="layer6_out_V_1" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer6_out_V_2_U" SOURCE="firmware/myproject.cpp:59" VARIABLE="layer6_out_V_2" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer6_out_V_3_U" SOURCE="firmware/myproject.cpp:59" VARIABLE="layer6_out_V_3" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer6_out_V_4_U" SOURCE="firmware/myproject.cpp:59" VARIABLE="layer6_out_V_4" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer6_out_V_5_U" SOURCE="firmware/myproject.cpp:59" VARIABLE="layer6_out_V_5" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer6_out_V_6_U" SOURCE="firmware/myproject.cpp:59" VARIABLE="layer6_out_V_6" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer6_out_V_7_U" SOURCE="firmware/myproject.cpp:59" VARIABLE="layer6_out_V_7" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer6_out_V_8_U" SOURCE="firmware/myproject.cpp:59" VARIABLE="layer6_out_V_8" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer6_out_V_9_U" SOURCE="firmware/myproject.cpp:59" VARIABLE="layer6_out_V_9" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer6_out_V_10_U" SOURCE="firmware/myproject.cpp:59" VARIABLE="layer6_out_V_10" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer6_out_V_11_U" SOURCE="firmware/myproject.cpp:59" VARIABLE="layer6_out_V_11" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer6_out_V_12_U" SOURCE="firmware/myproject.cpp:59" VARIABLE="layer6_out_V_12" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer6_out_V_13_U" SOURCE="firmware/myproject.cpp:59" VARIABLE="layer6_out_V_13" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer6_out_V_14_U" SOURCE="firmware/myproject.cpp:59" VARIABLE="layer6_out_V_14" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer6_out_V_15_U" SOURCE="firmware/myproject.cpp:59" VARIABLE="layer6_out_V_15" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer6_out_V_16_U" SOURCE="firmware/myproject.cpp:59" VARIABLE="layer6_out_V_16" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer6_out_V_17_U" SOURCE="firmware/myproject.cpp:59" VARIABLE="layer6_out_V_17" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer6_out_V_18_U" SOURCE="firmware/myproject.cpp:59" VARIABLE="layer6_out_V_18" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer6_out_V_19_U" SOURCE="firmware/myproject.cpp:59" VARIABLE="layer6_out_V_19" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer6_out_V_20_U" SOURCE="firmware/myproject.cpp:59" VARIABLE="layer6_out_V_20" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer6_out_V_21_U" SOURCE="firmware/myproject.cpp:59" VARIABLE="layer6_out_V_21" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer6_out_V_22_U" SOURCE="firmware/myproject.cpp:59" VARIABLE="layer6_out_V_22" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer6_out_V_23_U" SOURCE="firmware/myproject.cpp:59" VARIABLE="layer6_out_V_23" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer6_out_V_24_U" SOURCE="firmware/myproject.cpp:59" VARIABLE="layer6_out_V_24" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer6_out_V_25_U" SOURCE="firmware/myproject.cpp:59" VARIABLE="layer6_out_V_25" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer6_out_V_26_U" SOURCE="firmware/myproject.cpp:59" VARIABLE="layer6_out_V_26" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer6_out_V_27_U" SOURCE="firmware/myproject.cpp:59" VARIABLE="layer6_out_V_27" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer6_out_V_28_U" SOURCE="firmware/myproject.cpp:59" VARIABLE="layer6_out_V_28" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer6_out_V_29_U" SOURCE="firmware/myproject.cpp:59" VARIABLE="layer6_out_V_29" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer6_out_V_30_U" SOURCE="firmware/myproject.cpp:59" VARIABLE="layer6_out_V_30" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer6_out_V_31_U" SOURCE="firmware/myproject.cpp:59" VARIABLE="layer6_out_V_31" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer6_out_V_32_U" SOURCE="firmware/myproject.cpp:59" VARIABLE="layer6_out_V_32" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer6_out_V_33_U" SOURCE="firmware/myproject.cpp:59" VARIABLE="layer6_out_V_33" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer6_out_V_34_U" SOURCE="firmware/myproject.cpp:59" VARIABLE="layer6_out_V_34" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer6_out_V_35_U" SOURCE="firmware/myproject.cpp:59" VARIABLE="layer6_out_V_35" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer6_out_V_36_U" SOURCE="firmware/myproject.cpp:59" VARIABLE="layer6_out_V_36" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer6_out_V_37_U" SOURCE="firmware/myproject.cpp:59" VARIABLE="layer6_out_V_37" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer6_out_V_38_U" SOURCE="firmware/myproject.cpp:59" VARIABLE="layer6_out_V_38" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer6_out_V_39_U" SOURCE="firmware/myproject.cpp:59" VARIABLE="layer6_out_V_39" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer6_out_V_40_U" SOURCE="firmware/myproject.cpp:59" VARIABLE="layer6_out_V_40" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer6_out_V_41_U" SOURCE="firmware/myproject.cpp:59" VARIABLE="layer6_out_V_41" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer6_out_V_42_U" SOURCE="firmware/myproject.cpp:59" VARIABLE="layer6_out_V_42" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer6_out_V_43_U" SOURCE="firmware/myproject.cpp:59" VARIABLE="layer6_out_V_43" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer6_out_V_44_U" SOURCE="firmware/myproject.cpp:59" VARIABLE="layer6_out_V_44" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer6_out_V_45_U" SOURCE="firmware/myproject.cpp:59" VARIABLE="layer6_out_V_45" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer6_out_V_46_U" SOURCE="firmware/myproject.cpp:59" VARIABLE="layer6_out_V_46" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer6_out_V_47_U" SOURCE="firmware/myproject.cpp:59" VARIABLE="layer6_out_V_47" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer6_out_V_48_U" SOURCE="firmware/myproject.cpp:59" VARIABLE="layer6_out_V_48" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer6_out_V_49_U" SOURCE="firmware/myproject.cpp:59" VARIABLE="layer6_out_V_49" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer7_out_V_U" SOURCE="firmware/myproject.cpp:63" VARIABLE="layer7_out_V" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer7_out_V_1_U" SOURCE="firmware/myproject.cpp:63" VARIABLE="layer7_out_V_1" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer7_out_V_2_U" SOURCE="firmware/myproject.cpp:63" VARIABLE="layer7_out_V_2" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer7_out_V_3_U" SOURCE="firmware/myproject.cpp:63" VARIABLE="layer7_out_V_3" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer7_out_V_4_U" SOURCE="firmware/myproject.cpp:63" VARIABLE="layer7_out_V_4" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer7_out_V_5_U" SOURCE="firmware/myproject.cpp:63" VARIABLE="layer7_out_V_5" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer7_out_V_6_U" SOURCE="firmware/myproject.cpp:63" VARIABLE="layer7_out_V_6" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer7_out_V_7_U" SOURCE="firmware/myproject.cpp:63" VARIABLE="layer7_out_V_7" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer7_out_V_8_U" SOURCE="firmware/myproject.cpp:63" VARIABLE="layer7_out_V_8" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer7_out_V_9_U" SOURCE="firmware/myproject.cpp:63" VARIABLE="layer7_out_V_9" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer7_out_V_10_U" SOURCE="firmware/myproject.cpp:63" VARIABLE="layer7_out_V_10" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer7_out_V_11_U" SOURCE="firmware/myproject.cpp:63" VARIABLE="layer7_out_V_11" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer7_out_V_12_U" SOURCE="firmware/myproject.cpp:63" VARIABLE="layer7_out_V_12" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer7_out_V_13_U" SOURCE="firmware/myproject.cpp:63" VARIABLE="layer7_out_V_13" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer7_out_V_14_U" SOURCE="firmware/myproject.cpp:63" VARIABLE="layer7_out_V_14" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer7_out_V_15_U" SOURCE="firmware/myproject.cpp:63" VARIABLE="layer7_out_V_15" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer7_out_V_16_U" SOURCE="firmware/myproject.cpp:63" VARIABLE="layer7_out_V_16" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer7_out_V_17_U" SOURCE="firmware/myproject.cpp:63" VARIABLE="layer7_out_V_17" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer7_out_V_18_U" SOURCE="firmware/myproject.cpp:63" VARIABLE="layer7_out_V_18" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer7_out_V_19_U" SOURCE="firmware/myproject.cpp:63" VARIABLE="layer7_out_V_19" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer7_out_V_20_U" SOURCE="firmware/myproject.cpp:63" VARIABLE="layer7_out_V_20" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer7_out_V_21_U" SOURCE="firmware/myproject.cpp:63" VARIABLE="layer7_out_V_21" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer7_out_V_22_U" SOURCE="firmware/myproject.cpp:63" VARIABLE="layer7_out_V_22" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer7_out_V_23_U" SOURCE="firmware/myproject.cpp:63" VARIABLE="layer7_out_V_23" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer7_out_V_24_U" SOURCE="firmware/myproject.cpp:63" VARIABLE="layer7_out_V_24" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer7_out_V_25_U" SOURCE="firmware/myproject.cpp:63" VARIABLE="layer7_out_V_25" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer7_out_V_26_U" SOURCE="firmware/myproject.cpp:63" VARIABLE="layer7_out_V_26" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer7_out_V_27_U" SOURCE="firmware/myproject.cpp:63" VARIABLE="layer7_out_V_27" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer7_out_V_28_U" SOURCE="firmware/myproject.cpp:63" VARIABLE="layer7_out_V_28" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer7_out_V_29_U" SOURCE="firmware/myproject.cpp:63" VARIABLE="layer7_out_V_29" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer7_out_V_30_U" SOURCE="firmware/myproject.cpp:63" VARIABLE="layer7_out_V_30" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer7_out_V_31_U" SOURCE="firmware/myproject.cpp:63" VARIABLE="layer7_out_V_31" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer7_out_V_32_U" SOURCE="firmware/myproject.cpp:63" VARIABLE="layer7_out_V_32" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer7_out_V_33_U" SOURCE="firmware/myproject.cpp:63" VARIABLE="layer7_out_V_33" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer7_out_V_34_U" SOURCE="firmware/myproject.cpp:63" VARIABLE="layer7_out_V_34" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer7_out_V_35_U" SOURCE="firmware/myproject.cpp:63" VARIABLE="layer7_out_V_35" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer7_out_V_36_U" SOURCE="firmware/myproject.cpp:63" VARIABLE="layer7_out_V_36" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer7_out_V_37_U" SOURCE="firmware/myproject.cpp:63" VARIABLE="layer7_out_V_37" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer7_out_V_38_U" SOURCE="firmware/myproject.cpp:63" VARIABLE="layer7_out_V_38" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer7_out_V_39_U" SOURCE="firmware/myproject.cpp:63" VARIABLE="layer7_out_V_39" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer7_out_V_40_U" SOURCE="firmware/myproject.cpp:63" VARIABLE="layer7_out_V_40" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer7_out_V_41_U" SOURCE="firmware/myproject.cpp:63" VARIABLE="layer7_out_V_41" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer7_out_V_42_U" SOURCE="firmware/myproject.cpp:63" VARIABLE="layer7_out_V_42" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer7_out_V_43_U" SOURCE="firmware/myproject.cpp:63" VARIABLE="layer7_out_V_43" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer7_out_V_44_U" SOURCE="firmware/myproject.cpp:63" VARIABLE="layer7_out_V_44" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer7_out_V_45_U" SOURCE="firmware/myproject.cpp:63" VARIABLE="layer7_out_V_45" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer7_out_V_46_U" SOURCE="firmware/myproject.cpp:63" VARIABLE="layer7_out_V_46" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer7_out_V_47_U" SOURCE="firmware/myproject.cpp:63" VARIABLE="layer7_out_V_47" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer7_out_V_48_U" SOURCE="firmware/myproject.cpp:63" VARIABLE="layer7_out_V_48" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer7_out_V_49_U" SOURCE="firmware/myproject.cpp:63" VARIABLE="layer7_out_V_49" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer9_out_V_U" SOURCE="firmware/nnet_utils/nnet_dense.h:43" VARIABLE="layer9_out_V" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer9_out_V_1_U" SOURCE="firmware/nnet_utils/nnet_dense.h:43" VARIABLE="layer9_out_V_1" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer9_out_V_2_U" SOURCE="firmware/nnet_utils/nnet_dense.h:43" VARIABLE="layer9_out_V_2" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer9_out_V_3_U" SOURCE="firmware/nnet_utils/nnet_dense.h:43" VARIABLE="layer9_out_V_3" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer9_out_V_4_U" SOURCE="firmware/nnet_utils/nnet_dense.h:43" VARIABLE="layer9_out_V_4" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer9_out_V_5_U" SOURCE="firmware/nnet_utils/nnet_dense.h:43" VARIABLE="layer9_out_V_5" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer9_out_V_6_U" SOURCE="firmware/nnet_utils/nnet_dense.h:43" VARIABLE="layer9_out_V_6" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer9_out_V_7_U" SOURCE="firmware/nnet_utils/nnet_dense.h:43" VARIABLE="layer9_out_V_7" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer9_out_V_8_U" SOURCE="firmware/nnet_utils/nnet_dense.h:43" VARIABLE="layer9_out_V_8" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer9_out_V_9_U" SOURCE="firmware/nnet_utils/nnet_dense.h:43" VARIABLE="layer9_out_V_9" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer9_out_V_10_U" SOURCE="firmware/nnet_utils/nnet_dense.h:43" VARIABLE="layer9_out_V_10" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer9_out_V_11_U" SOURCE="firmware/nnet_utils/nnet_dense.h:43" VARIABLE="layer9_out_V_11" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer9_out_V_12_U" SOURCE="firmware/nnet_utils/nnet_dense.h:43" VARIABLE="layer9_out_V_12" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer9_out_V_13_U" SOURCE="firmware/nnet_utils/nnet_dense.h:43" VARIABLE="layer9_out_V_13" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer9_out_V_14_U" SOURCE="firmware/nnet_utils/nnet_dense.h:43" VARIABLE="layer9_out_V_14" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer9_out_V_15_U" SOURCE="firmware/nnet_utils/nnet_dense.h:43" VARIABLE="layer9_out_V_15" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer9_out_V_16_U" SOURCE="firmware/nnet_utils/nnet_dense.h:43" VARIABLE="layer9_out_V_16" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer9_out_V_17_U" SOURCE="firmware/nnet_utils/nnet_dense.h:43" VARIABLE="layer9_out_V_17" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer9_out_V_18_U" SOURCE="firmware/nnet_utils/nnet_dense.h:43" VARIABLE="layer9_out_V_18" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer9_out_V_19_U" SOURCE="firmware/nnet_utils/nnet_dense.h:43" VARIABLE="layer9_out_V_19" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer10_out_V_U" SOURCE="firmware/myproject.cpp:72" VARIABLE="layer10_out_V" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer10_out_V_1_U" SOURCE="firmware/myproject.cpp:72" VARIABLE="layer10_out_V_1" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer10_out_V_2_U" SOURCE="firmware/myproject.cpp:72" VARIABLE="layer10_out_V_2" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer10_out_V_3_U" SOURCE="firmware/myproject.cpp:72" VARIABLE="layer10_out_V_3" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer10_out_V_4_U" SOURCE="firmware/myproject.cpp:72" VARIABLE="layer10_out_V_4" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer10_out_V_5_U" SOURCE="firmware/myproject.cpp:72" VARIABLE="layer10_out_V_5" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer10_out_V_6_U" SOURCE="firmware/myproject.cpp:72" VARIABLE="layer10_out_V_6" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer10_out_V_7_U" SOURCE="firmware/myproject.cpp:72" VARIABLE="layer10_out_V_7" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer10_out_V_8_U" SOURCE="firmware/myproject.cpp:72" VARIABLE="layer10_out_V_8" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer10_out_V_9_U" SOURCE="firmware/myproject.cpp:72" VARIABLE="layer10_out_V_9" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer10_out_V_10_U" SOURCE="firmware/myproject.cpp:72" VARIABLE="layer10_out_V_10" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer10_out_V_11_U" SOURCE="firmware/myproject.cpp:72" VARIABLE="layer10_out_V_11" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer10_out_V_12_U" SOURCE="firmware/myproject.cpp:72" VARIABLE="layer10_out_V_12" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer10_out_V_13_U" SOURCE="firmware/myproject.cpp:72" VARIABLE="layer10_out_V_13" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer10_out_V_14_U" SOURCE="firmware/myproject.cpp:72" VARIABLE="layer10_out_V_14" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer10_out_V_15_U" SOURCE="firmware/myproject.cpp:72" VARIABLE="layer10_out_V_15" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer10_out_V_16_U" SOURCE="firmware/myproject.cpp:72" VARIABLE="layer10_out_V_16" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer10_out_V_17_U" SOURCE="firmware/myproject.cpp:72" VARIABLE="layer10_out_V_17" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer10_out_V_18_U" SOURCE="firmware/myproject.cpp:72" VARIABLE="layer10_out_V_18" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer10_out_V_19_U" SOURCE="firmware/myproject.cpp:72" VARIABLE="layer10_out_V_19" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer11_out_V_U" SOURCE="firmware/myproject.cpp:76" VARIABLE="layer11_out_V" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer11_out_V_1_U" SOURCE="firmware/myproject.cpp:76" VARIABLE="layer11_out_V_1" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer11_out_V_2_U" SOURCE="firmware/myproject.cpp:76" VARIABLE="layer11_out_V_2" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer11_out_V_3_U" SOURCE="firmware/myproject.cpp:76" VARIABLE="layer11_out_V_3" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer11_out_V_4_U" SOURCE="firmware/myproject.cpp:76" VARIABLE="layer11_out_V_4" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer11_out_V_5_U" SOURCE="firmware/myproject.cpp:76" VARIABLE="layer11_out_V_5" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer11_out_V_6_U" SOURCE="firmware/myproject.cpp:76" VARIABLE="layer11_out_V_6" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer11_out_V_7_U" SOURCE="firmware/myproject.cpp:76" VARIABLE="layer11_out_V_7" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer11_out_V_8_U" SOURCE="firmware/myproject.cpp:76" VARIABLE="layer11_out_V_8" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer11_out_V_9_U" SOURCE="firmware/myproject.cpp:76" VARIABLE="layer11_out_V_9" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer11_out_V_10_U" SOURCE="firmware/myproject.cpp:76" VARIABLE="layer11_out_V_10" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer11_out_V_11_U" SOURCE="firmware/myproject.cpp:76" VARIABLE="layer11_out_V_11" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer11_out_V_12_U" SOURCE="firmware/myproject.cpp:76" VARIABLE="layer11_out_V_12" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer11_out_V_13_U" SOURCE="firmware/myproject.cpp:76" VARIABLE="layer11_out_V_13" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer11_out_V_14_U" SOURCE="firmware/myproject.cpp:76" VARIABLE="layer11_out_V_14" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer11_out_V_15_U" SOURCE="firmware/myproject.cpp:76" VARIABLE="layer11_out_V_15" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer11_out_V_16_U" SOURCE="firmware/myproject.cpp:76" VARIABLE="layer11_out_V_16" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer11_out_V_17_U" SOURCE="firmware/myproject.cpp:76" VARIABLE="layer11_out_V_17" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer11_out_V_18_U" SOURCE="firmware/myproject.cpp:76" VARIABLE="layer11_out_V_18" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer11_out_V_19_U" SOURCE="firmware/myproject.cpp:76" VARIABLE="layer11_out_V_19" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer12_out_V_U" SOURCE="firmware/nnet_utils/nnet_dense.h:43" VARIABLE="layer12_out_V" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer12_out_V_1_U" SOURCE="firmware/nnet_utils/nnet_dense.h:43" VARIABLE="layer12_out_V_1" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer12_out_V_2_U" SOURCE="firmware/nnet_utils/nnet_dense.h:43" VARIABLE="layer12_out_V_2" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer12_out_V_3_U" SOURCE="firmware/nnet_utils/nnet_dense.h:43" VARIABLE="layer12_out_V_3" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer12_out_V_4_U" SOURCE="firmware/nnet_utils/nnet_dense.h:43" VARIABLE="layer12_out_V_4" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer12_out_V_5_U" SOURCE="firmware/nnet_utils/nnet_dense.h:43" VARIABLE="layer12_out_V_5" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer12_out_V_6_U" SOURCE="firmware/nnet_utils/nnet_dense.h:43" VARIABLE="layer12_out_V_6" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer12_out_V_7_U" SOURCE="firmware/nnet_utils/nnet_dense.h:43" VARIABLE="layer12_out_V_7" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer12_out_V_8_U" SOURCE="firmware/nnet_utils/nnet_dense.h:43" VARIABLE="layer12_out_V_8" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer12_out_V_9_U" SOURCE="firmware/nnet_utils/nnet_dense.h:43" VARIABLE="layer12_out_V_9" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer13_out_V_U" SOURCE="firmware/myproject.cpp:84" VARIABLE="layer13_out_V" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer13_out_V_1_U" SOURCE="firmware/myproject.cpp:84" VARIABLE="layer13_out_V_1" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer13_out_V_2_U" SOURCE="firmware/myproject.cpp:84" VARIABLE="layer13_out_V_2" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer13_out_V_3_U" SOURCE="firmware/myproject.cpp:84" VARIABLE="layer13_out_V_3" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer13_out_V_4_U" SOURCE="firmware/myproject.cpp:84" VARIABLE="layer13_out_V_4" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer13_out_V_5_U" SOURCE="firmware/myproject.cpp:84" VARIABLE="layer13_out_V_5" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer13_out_V_6_U" SOURCE="firmware/myproject.cpp:84" VARIABLE="layer13_out_V_6" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer13_out_V_7_U" SOURCE="firmware/myproject.cpp:84" VARIABLE="layer13_out_V_7" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer13_out_V_8_U" SOURCE="firmware/myproject.cpp:84" VARIABLE="layer13_out_V_8" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer13_out_V_9_U" SOURCE="firmware/myproject.cpp:84" VARIABLE="layer13_out_V_9" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer14_out_V_U" SOURCE="firmware/myproject.cpp:88" VARIABLE="layer14_out_V" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer14_out_V_1_U" SOURCE="firmware/myproject.cpp:88" VARIABLE="layer14_out_V_1" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer14_out_V_2_U" SOURCE="firmware/myproject.cpp:88" VARIABLE="layer14_out_V_2" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer14_out_V_3_U" SOURCE="firmware/myproject.cpp:88" VARIABLE="layer14_out_V_3" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer14_out_V_4_U" SOURCE="firmware/myproject.cpp:88" VARIABLE="layer14_out_V_4" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer14_out_V_5_U" SOURCE="firmware/myproject.cpp:88" VARIABLE="layer14_out_V_5" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer14_out_V_6_U" SOURCE="firmware/myproject.cpp:88" VARIABLE="layer14_out_V_6" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer14_out_V_7_U" SOURCE="firmware/myproject.cpp:88" VARIABLE="layer14_out_V_7" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer14_out_V_8_U" SOURCE="firmware/myproject.cpp:88" VARIABLE="layer14_out_V_8" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer14_out_V_9_U" SOURCE="firmware/myproject.cpp:88" VARIABLE="layer14_out_V_9" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer15_out_V_U" SOURCE="firmware/nnet_utils/nnet_dense.h:43" VARIABLE="layer15_out_V" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fifo" ID="" IMPL="srl" LATENCY="0" OPTYPE="fifo" PRAGMA="" RTLNAME="layer16_out_V_U" SOURCE="firmware/myproject.cpp:96" VARIABLE="layer16_out_V" MODULE="myproject" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
</BindInfo>
