<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>STM8 Device Headers: /home/georg/Öffentlich/GitHub/STM8_SPL/discussion/Header/stm8/stlux_stnrg/STLUX_STNRG.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">STM8 Device Headers
   </div>
   <div id="projectbrief">Open source device headers for the STM8 microcontroller family</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('_s_t_l_u_x___s_t_n_r_g_8h.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">STLUX_STNRG.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &lt;stdint.h&gt;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for STLUX_STNRG.h:</div>
<div class="dyncontent">
<div class="center"><img src="_s_t_l_u_x___s_t_n_r_g_8h__incl.png" border="0" usemap="#_2home_2georg_2_xC3_x96ffentlich_2_git_hub_2_s_t_m8___s_p_l_2discussion_2_header_2stm8_2stlux__stnrg_2_s_t_l_u_x___s_t_n_r_g_8h" alt=""/></div>
<map name="_2home_2georg_2_xC3_x96ffentlich_2_git_hub_2_s_t_m8___s_p_l_2discussion_2_header_2stm8_2stlux__stnrg_2_s_t_l_u_x___s_t_n_r_g_8h" id="_2home_2georg_2_xC3_x96ffentlich_2_git_hub_2_s_t_m8___s_p_l_2discussion_2_header_2stm8_2stlux__stnrg_2_s_t_l_u_x___s_t_n_r_g_8h">
</map>
</div>
</div><div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><img src="_s_t_l_u_x___s_t_n_r_g_8h__dep__incl.png" border="0" usemap="#_2home_2georg_2_xC3_x96ffentlich_2_git_hub_2_s_t_m8___s_p_l_2discussion_2_header_2stm8_2stlux__stnrg_2_s_t_l_u_x___s_t_n_r_g_8hdep" alt=""/></div>
<map name="_2home_2georg_2_xC3_x96ffentlich_2_git_hub_2_s_t_m8___s_p_l_2discussion_2_header_2stm8_2stlux__stnrg_2_s_t_l_u_x___s_t_n_r_g_8hdep" id="_2home_2georg_2_xC3_x96ffentlich_2_git_hub_2_s_t_m8___s_p_l_2discussion_2_header_2stm8_2stlux__stnrg_2_s_t_l_u_x___s_t_n_r_g_8hdep">
<area shape="rect" id="node2" href="_s_t_l_u_x285_a_8h.html" title="/home/georg/Öffentlich\l/GitHub/STM8_SPL/discussion\l/Header/stm8/stlux_stnrg/STLUX285A.h" alt="" coords="5,109,263,165"/>
<area shape="rect" id="node3" href="_s_t_l_u_x325_a_8h.html" title="/home/georg/Öffentlich\l/GitHub/STM8_SPL/discussion\l/Header/stm8/stlux_stnrg/STLUX325A.h" alt="" coords="287,109,544,165"/>
<area shape="rect" id="node4" href="_s_t_l_u_x383_a_8h.html" title="/home/georg/Öffentlich\l/GitHub/STM8_SPL/discussion\l/Header/stm8/stlux_stnrg/STLUX383A.h" alt="" coords="568,109,825,165"/>
<area shape="rect" id="node5" href="_s_t_l_u_x385_a_8h.html" title="/home/georg/Öffentlich\l/GitHub/STM8_SPL/discussion\l/Header/stm8/stlux_stnrg/STLUX385A.h" alt="" coords="849,109,1107,165"/>
</map>
</div>
</div>
<p><a href="_s_t_l_u_x___s_t_n_r_g_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct___p_o_r_t__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___p_o_r_t__t">_PORT_t</a></td></tr>
<tr class="memdesc:struct___p_o_r_t__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">structure for controlling pins in port mode (_PORTx, x=0..1)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___p_o_r_t__t">More...</a><br /></td></tr>
<tr class="separator:struct___p_o_r_t__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___m_s_c__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t">_MSC_t</a></td></tr>
<tr class="memdesc:struct___m_s_c__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct for miscellaneous direct register access (_MSC)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t">More...</a><br /></td></tr>
<tr class="separator:struct___m_s_c__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___f_l_a_s_h__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t">_FLASH_t</a></td></tr>
<tr class="memdesc:struct___f_l_a_s_h__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct to control write/erase of flash memory (_FLASH)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t">More...</a><br /></td></tr>
<tr class="separator:struct___f_l_a_s_h__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___r_s_t__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___r_s_t__t">_RST_t</a></td></tr>
<tr class="memdesc:struct___r_s_t__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct for determining reset source (_RST)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___r_s_t__t">More...</a><br /></td></tr>
<tr class="separator:struct___r_s_t__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_c_l_k__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t">CLK_t</a></td></tr>
<tr class="memdesc:struct_c_l_k__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct for configuring/monitoring clock module (_CLK)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t">More...</a><br /></td></tr>
<tr class="separator:struct_c_l_k__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___w_w_d_g__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___w_w_d_g__t">_WWDG_t</a></td></tr>
<tr class="memdesc:struct___w_w_d_g__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct for access to Window Watchdog registers (_WWDG)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___w_w_d_g__t">More...</a><br /></td></tr>
<tr class="separator:struct___w_w_d_g__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___i_w_d_g__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_w_d_g__t">_IWDG_t</a></td></tr>
<tr class="memdesc:struct___i_w_d_g__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct for access to Independent Timeout Watchdog registers (_IWDG)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_w_d_g__t">More...</a><br /></td></tr>
<tr class="separator:struct___i_w_d_g__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___a_w_u__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_w_u__t">_AWU_t</a></td></tr>
<tr class="memdesc:struct___a_w_u__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct for cofiguring the Auto Wake-Up Module (_AWU)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_w_u__t">More...</a><br /></td></tr>
<tr class="separator:struct___a_w_u__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___i2_c__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t">_I2C_t</a></td></tr>
<tr class="memdesc:struct___i2_c__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct for controlling I2C module (_I2C)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t">More...</a><br /></td></tr>
<tr class="separator:struct___i2_c__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___u_a_r_t__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___u_a_r_t__t">_UART_t</a></td></tr>
<tr class="memdesc:struct___u_a_r_t__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct for controlling Universal Asynchronous Receiver Transmitter (_UART)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___u_a_r_t__t">More...</a><br /></td></tr>
<tr class="separator:struct___u_a_r_t__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___s_y_s_t_i_m__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_y_s_t_i_m__t">_SYSTIM_t</a></td></tr>
<tr class="memdesc:struct___s_y_s_t_i_m__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct for controlling 16-Bit Timer (_SYSTIM)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_y_s_t_i_m__t">More...</a><br /></td></tr>
<tr class="separator:struct___s_y_s_t_i_m__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___d_a_l_i__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___d_a_l_i__t">_DALI_t</a></td></tr>
<tr class="memdesc:struct___d_a_l_i__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct for controlling lighting interface (_DALI)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___d_a_l_i__t">More...</a><br /></td></tr>
<tr class="separator:struct___d_a_l_i__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___a_d_c__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_d_c__t">_ADC_t</a></td></tr>
<tr class="memdesc:struct___a_d_c__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct containing Analog Digital Converter (_ADC)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_d_c__t">More...</a><br /></td></tr>
<tr class="separator:struct___a_d_c__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___s_m_e_d__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t">_SMED_t</a></td></tr>
<tr class="memdesc:struct___s_m_e_d__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct for State machine, event driven (_SMEDn)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t">More...</a><br /></td></tr>
<tr class="separator:struct___s_m_e_d__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_f_g__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___c_f_g__t">_CFG_t</a></td></tr>
<tr class="memdesc:struct___c_f_g__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct for Global Configuration registers (_CFG)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___c_f_g__t">More...</a><br /></td></tr>
<tr class="separator:struct___c_f_g__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___i_t_c__t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_t_c__t">_ITC_t</a></td></tr>
<tr class="memdesc:struct___i_t_c__t"><td class="mdescLeft">&#160;</td><td class="mdescRight">struct for setting interrupt Priority (_ITC)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_t_c__t">More...</a><br /></td></tr>
<tr class="separator:struct___i_t_c__t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___p_o_r_t__t_8_o_d_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___p_o_r_t__t_8_o_d_r">_PORT_t.ODR</a></td></tr>
<tr class="memdesc:struct___p_o_r_t__t_8_o_d_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">PORTx output data register (_PORTx_ODR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___p_o_r_t__t_8_o_d_r">More...</a><br /></td></tr>
<tr class="separator:struct___p_o_r_t__t_8_o_d_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___p_o_r_t__t_8_i_d_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___p_o_r_t__t_8_i_d_r">_PORT_t.IDR</a></td></tr>
<tr class="memdesc:struct___p_o_r_t__t_8_i_d_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">PORTx input data register (_PORTx_IDR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___p_o_r_t__t_8_i_d_r">More...</a><br /></td></tr>
<tr class="separator:struct___p_o_r_t__t_8_i_d_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___p_o_r_t__t_8_d_d_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___p_o_r_t__t_8_d_d_r">_PORT_t.DDR</a></td></tr>
<tr class="memdesc:struct___p_o_r_t__t_8_d_d_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">PORTx data direction data register (_PORTx_DDR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___p_o_r_t__t_8_d_d_r">More...</a><br /></td></tr>
<tr class="separator:struct___p_o_r_t__t_8_d_d_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___p_o_r_t__t_8_c_r1"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___p_o_r_t__t_8_c_r1">_PORT_t.CR1</a></td></tr>
<tr class="memdesc:struct___p_o_r_t__t_8_c_r1"><td class="mdescLeft">&#160;</td><td class="mdescRight">PORTx control register 1 (_PORTx_CR1)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___p_o_r_t__t_8_c_r1">More...</a><br /></td></tr>
<tr class="separator:struct___p_o_r_t__t_8_c_r1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___p_o_r_t__t_8_c_r2"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___p_o_r_t__t_8_c_r2">_PORT_t.CR2</a></td></tr>
<tr class="memdesc:struct___p_o_r_t__t_8_c_r2"><td class="mdescLeft">&#160;</td><td class="mdescRight">PORTx control register 1 (_PORTx_CR2)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___p_o_r_t__t_8_c_r2">More...</a><br /></td></tr>
<tr class="separator:struct___p_o_r_t__t_8_c_r2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___p_o_r_t__t_8_o_d_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___p_o_r_t__t_8_o_d_r">_PORT_t.ODR</a></td></tr>
<tr class="memdesc:struct___p_o_r_t__t_8_o_d_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">PORTx data direction data register (_PORTx_DDR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___p_o_r_t__t_8_o_d_r">More...</a><br /></td></tr>
<tr class="separator:struct___p_o_r_t__t_8_o_d_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___p_o_r_t__t_8_i_d_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___p_o_r_t__t_8_i_d_r">_PORT_t.IDR</a></td></tr>
<tr class="memdesc:struct___p_o_r_t__t_8_i_d_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">PORTx data direction data register (_PORTx_DDR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___p_o_r_t__t_8_i_d_r">More...</a><br /></td></tr>
<tr class="separator:struct___p_o_r_t__t_8_i_d_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___p_o_r_t__t_8_d_d_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___p_o_r_t__t_8_d_d_r">_PORT_t.DDR</a></td></tr>
<tr class="memdesc:struct___p_o_r_t__t_8_d_d_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">PORTx data direction data register (_PORTx_DDR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___p_o_r_t__t_8_d_d_r">More...</a><br /></td></tr>
<tr class="separator:struct___p_o_r_t__t_8_d_d_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___p_o_r_t__t_8_c_r1"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___p_o_r_t__t_8_c_r1">_PORT_t.CR1</a></td></tr>
<tr class="memdesc:struct___p_o_r_t__t_8_c_r1"><td class="mdescLeft">&#160;</td><td class="mdescRight">PORTx data direction data register (_PORTx_DDR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___p_o_r_t__t_8_c_r1">More...</a><br /></td></tr>
<tr class="separator:struct___p_o_r_t__t_8_c_r1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___p_o_r_t__t_8_c_r2"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___p_o_r_t__t_8_c_r2">_PORT_t.CR2</a></td></tr>
<tr class="memdesc:struct___p_o_r_t__t_8_c_r2"><td class="mdescLeft">&#160;</td><td class="mdescRight">PORTx data direction data register (_PORTx_DDR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___p_o_r_t__t_8_c_r2">More...</a><br /></td></tr>
<tr class="separator:struct___p_o_r_t__t_8_c_r2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___m_s_c__t_8_c_f_g_p00"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_c_f_g_p00">_MSC_t.CFGP00</a></td></tr>
<tr class="memdesc:struct___m_s_c__t_8_c_f_g_p00"><td class="mdescLeft">&#160;</td><td class="mdescRight">port 0 interrupt control 0 (_MSC_CFGP00)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_c_f_g_p00">More...</a><br /></td></tr>
<tr class="separator:struct___m_s_c__t_8_c_f_g_p00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___m_s_c__t_8_c_f_g_p01"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_c_f_g_p01">_MSC_t.CFGP01</a></td></tr>
<tr class="memdesc:struct___m_s_c__t_8_c_f_g_p01"><td class="mdescLeft">&#160;</td><td class="mdescRight">port 0 interrupt control 1 (_MSC_CFGP01)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_c_f_g_p01">More...</a><br /></td></tr>
<tr class="separator:struct___m_s_c__t_8_c_f_g_p01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___m_s_c__t_8_c_f_g_p02"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_c_f_g_p02">_MSC_t.CFGP02</a></td></tr>
<tr class="memdesc:struct___m_s_c__t_8_c_f_g_p02"><td class="mdescLeft">&#160;</td><td class="mdescRight">port 0 interrupt control 2 (_MSC_CFGP02)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_c_f_g_p02">More...</a><br /></td></tr>
<tr class="separator:struct___m_s_c__t_8_c_f_g_p02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___m_s_c__t_8_c_f_g_p03"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_c_f_g_p03">_MSC_t.CFGP03</a></td></tr>
<tr class="memdesc:struct___m_s_c__t_8_c_f_g_p03"><td class="mdescLeft">&#160;</td><td class="mdescRight">port 0 interrupt control 3 (_MSC_CFGP03)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_c_f_g_p03">More...</a><br /></td></tr>
<tr class="separator:struct___m_s_c__t_8_c_f_g_p03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___m_s_c__t_8_c_f_g_p04"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_c_f_g_p04">_MSC_t.CFGP04</a></td></tr>
<tr class="memdesc:struct___m_s_c__t_8_c_f_g_p04"><td class="mdescLeft">&#160;</td><td class="mdescRight">port 0 interrupt control 4 (_MSC_CFGP04)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_c_f_g_p04">More...</a><br /></td></tr>
<tr class="separator:struct___m_s_c__t_8_c_f_g_p04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___m_s_c__t_8_c_f_g_p05"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_c_f_g_p05">_MSC_t.CFGP05</a></td></tr>
<tr class="memdesc:struct___m_s_c__t_8_c_f_g_p05"><td class="mdescLeft">&#160;</td><td class="mdescRight">port 0 interrupt control 5 (_MSC_CFGP05)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_c_f_g_p05">More...</a><br /></td></tr>
<tr class="separator:struct___m_s_c__t_8_c_f_g_p05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___m_s_c__t_8_c_f_g_p20"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_c_f_g_p20">_MSC_t.CFGP20</a></td></tr>
<tr class="memdesc:struct___m_s_c__t_8_c_f_g_p20"><td class="mdescLeft">&#160;</td><td class="mdescRight">port 2 interrupt control 0 (_MSC_CFGP20)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_c_f_g_p20">More...</a><br /></td></tr>
<tr class="separator:struct___m_s_c__t_8_c_f_g_p20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___m_s_c__t_8_c_f_g_p21"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_c_f_g_p21">_MSC_t.CFGP21</a></td></tr>
<tr class="memdesc:struct___m_s_c__t_8_c_f_g_p21"><td class="mdescLeft">&#160;</td><td class="mdescRight">port 2 interrupt control 1 (_MSC_CFGP21)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_c_f_g_p21">More...</a><br /></td></tr>
<tr class="separator:struct___m_s_c__t_8_c_f_g_p21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___m_s_c__t_8_c_f_g_p22"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_c_f_g_p22">_MSC_t.CFGP22</a></td></tr>
<tr class="memdesc:struct___m_s_c__t_8_c_f_g_p22"><td class="mdescLeft">&#160;</td><td class="mdescRight">port 2 interrupt control 2 (_MSC_CFGP22)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_c_f_g_p22">More...</a><br /></td></tr>
<tr class="separator:struct___m_s_c__t_8_c_f_g_p22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___m_s_c__t_8_c_f_g_p23"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_c_f_g_p23">_MSC_t.CFGP23</a></td></tr>
<tr class="memdesc:struct___m_s_c__t_8_c_f_g_p23"><td class="mdescLeft">&#160;</td><td class="mdescRight">port 2 interrupt control 3 (_MSC_CFGP23)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_c_f_g_p23">More...</a><br /></td></tr>
<tr class="separator:struct___m_s_c__t_8_c_f_g_p23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___m_s_c__t_8_c_f_g_p24"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_c_f_g_p24">_MSC_t.CFGP24</a></td></tr>
<tr class="memdesc:struct___m_s_c__t_8_c_f_g_p24"><td class="mdescLeft">&#160;</td><td class="mdescRight">port 2 interrupt control 4 (_MSC_CFGP24)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_c_f_g_p24">More...</a><br /></td></tr>
<tr class="separator:struct___m_s_c__t_8_c_f_g_p24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___m_s_c__t_8_c_f_g_p25"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_c_f_g_p25">_MSC_t.CFGP25</a></td></tr>
<tr class="memdesc:struct___m_s_c__t_8_c_f_g_p25"><td class="mdescLeft">&#160;</td><td class="mdescRight">port 2 interrupt control 5 (_MSC_CFGP25)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_c_f_g_p25">More...</a><br /></td></tr>
<tr class="separator:struct___m_s_c__t_8_c_f_g_p25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___m_s_c__t_8_s_t_s_p0"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_s_t_s_p0">_MSC_t.STSP0</a></td></tr>
<tr class="memdesc:struct___m_s_c__t_8_s_t_s_p0"><td class="mdescLeft">&#160;</td><td class="mdescRight">port 0 interrupt status (_MSC_STSP0)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_s_t_s_p0">More...</a><br /></td></tr>
<tr class="separator:struct___m_s_c__t_8_s_t_s_p0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___m_s_c__t_8_s_t_s_p2"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_s_t_s_p2">_MSC_t.STSP2</a></td></tr>
<tr class="memdesc:struct___m_s_c__t_8_s_t_s_p2"><td class="mdescLeft">&#160;</td><td class="mdescRight">port 2 interrupt status (_MSC_STSP2)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_s_t_s_p2">More...</a><br /></td></tr>
<tr class="separator:struct___m_s_c__t_8_s_t_s_p2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___m_s_c__t_8_i_n_p_p2"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_i_n_p_p2">_MSC_t.INPP2</a></td></tr>
<tr class="memdesc:struct___m_s_c__t_8_i_n_p_p2"><td class="mdescLeft">&#160;</td><td class="mdescRight">port 2 input data register (_MSC_INPP2)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_i_n_p_p2">More...</a><br /></td></tr>
<tr class="separator:struct___m_s_c__t_8_i_n_p_p2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___m_s_c__t_8_d_a_c_c_t_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_d_a_c_c_t_r">_MSC_t.DACCTR</a></td></tr>
<tr class="memdesc:struct___m_s_c__t_8_d_a_c_c_t_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC &amp; comparator control register (_MSC_DACCTR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_d_a_c_c_t_r">More...</a><br /></td></tr>
<tr class="separator:struct___m_s_c__t_8_d_a_c_c_t_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___m_s_c__t_8_d_a_c_i_n0"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_d_a_c_i_n0">_MSC_t.DACIN0</a></td></tr>
<tr class="memdesc:struct___m_s_c__t_8_d_a_c_i_n0"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC0 input data register (_MSC_DACIN0)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_d_a_c_i_n0">More...</a><br /></td></tr>
<tr class="separator:struct___m_s_c__t_8_d_a_c_i_n0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___m_s_c__t_8_d_a_c_i_n1"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_d_a_c_i_n1">_MSC_t.DACIN1</a></td></tr>
<tr class="memdesc:struct___m_s_c__t_8_d_a_c_i_n1"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC1 input data register (_MSC_DACIN1)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_d_a_c_i_n1">More...</a><br /></td></tr>
<tr class="separator:struct___m_s_c__t_8_d_a_c_i_n1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___m_s_c__t_8_d_a_c_i_n2"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_d_a_c_i_n2">_MSC_t.DACIN2</a></td></tr>
<tr class="memdesc:struct___m_s_c__t_8_d_a_c_i_n2"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC2 input data register (_MSC_DACIN2)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_d_a_c_i_n2">More...</a><br /></td></tr>
<tr class="separator:struct___m_s_c__t_8_d_a_c_i_n2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___m_s_c__t_8_d_a_c_i_n3"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_d_a_c_i_n3">_MSC_t.DACIN3</a></td></tr>
<tr class="memdesc:struct___m_s_c__t_8_d_a_c_i_n3"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC3 input data register (_MSC_DACIN3)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_d_a_c_i_n3">More...</a><br /></td></tr>
<tr class="separator:struct___m_s_c__t_8_d_a_c_i_n3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___m_s_c__t_8_s_m_d_c_f_g01"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_s_m_d_c_f_g01">_MSC_t.SMDCFG01</a></td></tr>
<tr class="memdesc:struct___m_s_c__t_8_s_m_d_c_f_g01"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMED0 &amp; SMED1 global configuration register (_MSC_SMDCFG01)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_s_m_d_c_f_g01">More...</a><br /></td></tr>
<tr class="separator:struct___m_s_c__t_8_s_m_d_c_f_g01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___m_s_c__t_8_s_m_d_c_f_g23"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_s_m_d_c_f_g23">_MSC_t.SMDCFG23</a></td></tr>
<tr class="memdesc:struct___m_s_c__t_8_s_m_d_c_f_g23"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMED2 &amp; SMED3 global configuration register (_MSC_SMDCFG23)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_s_m_d_c_f_g23">More...</a><br /></td></tr>
<tr class="separator:struct___m_s_c__t_8_s_m_d_c_f_g23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___m_s_c__t_8_s_m_d_c_f_g45"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_s_m_d_c_f_g45">_MSC_t.SMDCFG45</a></td></tr>
<tr class="memdesc:struct___m_s_c__t_8_s_m_d_c_f_g45"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMED4 &amp; SMED5 global configuration register (_MSC_SMDCFG45)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_s_m_d_c_f_g45">More...</a><br /></td></tr>
<tr class="separator:struct___m_s_c__t_8_s_m_d_c_f_g45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___m_s_c__t_8_s_m_s_w_e_v"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_s_m_s_w_e_v">_MSC_t.SMSWEV</a></td></tr>
<tr class="memdesc:struct___m_s_c__t_8_s_m_s_w_e_v"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDs software events (_MSC_SMSWEV)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_s_m_s_w_e_v">More...</a><br /></td></tr>
<tr class="separator:struct___m_s_c__t_8_s_m_s_w_e_v"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___m_s_c__t_8_s_m_u_n_l_o_c_k"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_s_m_u_n_l_o_c_k">_MSC_t.SMUNLOCK</a></td></tr>
<tr class="memdesc:struct___m_s_c__t_8_s_m_u_n_l_o_c_k"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDs unlock register (_MSC_SMUNLOCK)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_s_m_u_n_l_o_c_k">More...</a><br /></td></tr>
<tr class="separator:struct___m_s_c__t_8_s_m_u_n_l_o_c_k"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___m_s_c__t_8_c_b_o_x_s0"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_c_b_o_x_s0">_MSC_t.CBOXS0</a></td></tr>
<tr class="memdesc:struct___m_s_c__t_8_c_b_o_x_s0"><td class="mdescLeft">&#160;</td><td class="mdescRight">connection matrix selection for SMED0 (_MSC_CBOXS0)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_c_b_o_x_s0">More...</a><br /></td></tr>
<tr class="separator:struct___m_s_c__t_8_c_b_o_x_s0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___m_s_c__t_8_c_b_o_x_s1"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_c_b_o_x_s1">_MSC_t.CBOXS1</a></td></tr>
<tr class="memdesc:struct___m_s_c__t_8_c_b_o_x_s1"><td class="mdescLeft">&#160;</td><td class="mdescRight">connection matrix selection for SMED1 (_MSC_CBOXS1)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_c_b_o_x_s1">More...</a><br /></td></tr>
<tr class="separator:struct___m_s_c__t_8_c_b_o_x_s1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___m_s_c__t_8_c_b_o_x_s2"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_c_b_o_x_s2">_MSC_t.CBOXS2</a></td></tr>
<tr class="memdesc:struct___m_s_c__t_8_c_b_o_x_s2"><td class="mdescLeft">&#160;</td><td class="mdescRight">connection matrix selection for SMED2 (_MSC_CBOXS2)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_c_b_o_x_s2">More...</a><br /></td></tr>
<tr class="separator:struct___m_s_c__t_8_c_b_o_x_s2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___m_s_c__t_8_c_b_o_x_s3"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_c_b_o_x_s3">_MSC_t.CBOXS3</a></td></tr>
<tr class="memdesc:struct___m_s_c__t_8_c_b_o_x_s3"><td class="mdescLeft">&#160;</td><td class="mdescRight">connection matrix selection for SMED3 (_MSC_CBOXS3)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_c_b_o_x_s3">More...</a><br /></td></tr>
<tr class="separator:struct___m_s_c__t_8_c_b_o_x_s3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___m_s_c__t_8_c_b_o_x_s4"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_c_b_o_x_s4">_MSC_t.CBOXS4</a></td></tr>
<tr class="memdesc:struct___m_s_c__t_8_c_b_o_x_s4"><td class="mdescLeft">&#160;</td><td class="mdescRight">connection matrix selection for SMED4 (_MSC_CBOXS4)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_c_b_o_x_s4">More...</a><br /></td></tr>
<tr class="separator:struct___m_s_c__t_8_c_b_o_x_s4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___m_s_c__t_8_c_b_o_x_s5"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_c_b_o_x_s5">_MSC_t.CBOXS5</a></td></tr>
<tr class="memdesc:struct___m_s_c__t_8_c_b_o_x_s5"><td class="mdescLeft">&#160;</td><td class="mdescRight">connection matrix selection for SMED5 (_MSC_CBOXS5)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_c_b_o_x_s5">More...</a><br /></td></tr>
<tr class="separator:struct___m_s_c__t_8_c_b_o_x_s5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___m_s_c__t_8_i_o_m_x_s_m_d"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_i_o_m_x_s_m_d">_MSC_t.IOMXSMD</a></td></tr>
<tr class="memdesc:struct___m_s_c__t_8_i_o_m_x_s_m_d"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMED I/O MUX control register (_MSC_IOMXSMD)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_i_o_m_x_s_m_d">More...</a><br /></td></tr>
<tr class="separator:struct___m_s_c__t_8_i_o_m_x_s_m_d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___m_s_c__t_8_c_f_g_p15"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_c_f_g_p15">_MSC_t.CFGP15</a></td></tr>
<tr class="memdesc:struct___m_s_c__t_8_c_f_g_p15"><td class="mdescLeft">&#160;</td><td class="mdescRight">port 1 interrupt control 5 &amp; AUX timer register (_MSC_CFGP15)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_c_f_g_p15">More...</a><br /></td></tr>
<tr class="separator:struct___m_s_c__t_8_c_f_g_p15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___m_s_c__t_8_s_t_s_p1"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_s_t_s_p1">_MSC_t.STSP1</a></td></tr>
<tr class="memdesc:struct___m_s_c__t_8_s_t_s_p1"><td class="mdescLeft">&#160;</td><td class="mdescRight">port 1 &amp; AUX timer interrupt status register (_MSC_STSP1)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_s_t_s_p1">More...</a><br /></td></tr>
<tr class="separator:struct___m_s_c__t_8_s_t_s_p1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___m_s_c__t_8_i_n_p_p3"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_i_n_p_p3">_MSC_t.INPP3</a></td></tr>
<tr class="memdesc:struct___m_s_c__t_8_i_n_p_p3"><td class="mdescLeft">&#160;</td><td class="mdescRight">port 3 (COMP) input register (_MSC_INPP3)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_i_n_p_p3">More...</a><br /></td></tr>
<tr class="separator:struct___m_s_c__t_8_i_n_p_p3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___m_s_c__t_8_i_o_m_x_p0"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_i_o_m_x_p0">_MSC_t.IOMXP0</a></td></tr>
<tr class="memdesc:struct___m_s_c__t_8_i_o_m_x_p0"><td class="mdescLeft">&#160;</td><td class="mdescRight">port P0 alternate function MUX control register (_MSC_IOMXP0)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_i_o_m_x_p0">More...</a><br /></td></tr>
<tr class="separator:struct___m_s_c__t_8_i_o_m_x_p0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___m_s_c__t_8_i_o_m_x_p1"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_i_o_m_x_p1">_MSC_t.IOMXP1</a></td></tr>
<tr class="memdesc:struct___m_s_c__t_8_i_o_m_x_p1"><td class="mdescLeft">&#160;</td><td class="mdescRight">port P1 alternate function MUX control register (_MSC_IOMXP1)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_i_o_m_x_p1">More...</a><br /></td></tr>
<tr class="separator:struct___m_s_c__t_8_i_o_m_x_p1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___m_s_c__t_8_i_d_x_a_d_d"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_i_d_x_a_d_d">_MSC_t.IDXADD</a></td></tr>
<tr class="memdesc:struct___m_s_c__t_8_i_d_x_a_d_d"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSC indirect address register (_MSC_IDXADD)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_i_d_x_a_d_d">More...</a><br /></td></tr>
<tr class="separator:struct___m_s_c__t_8_i_d_x_a_d_d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:union___m_s_c__t_8_i_d_x_d_a_t"><td class="memItemLeft" align="right" valign="top">union &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#union___m_s_c__t_8_i_d_x_d_a_t">_MSC_t.IDXDAT</a></td></tr>
<tr class="memdesc:union___m_s_c__t_8_i_d_x_d_a_t"><td class="mdescLeft">&#160;</td><td class="mdescRight">MCR indirect data registers (_MSC_IDXDAT), indirect adressing via _MSC_IDXADD.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#union___m_s_c__t_8_i_d_x_d_a_t">More...</a><br /></td></tr>
<tr class="separator:union___m_s_c__t_8_i_d_x_d_a_t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___m_s_c__t_8_i_d_x_d_a_t_8_d_a_l_i_c_k_s_e_l"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_i_d_x_d_a_t_8_d_a_l_i_c_k_s_e_l">_MSC_t.IDXDAT.DALICKSEL</a></td></tr>
<tr class="memdesc:struct___m_s_c__t_8_i_d_x_d_a_t_8_d_a_l_i_c_k_s_e_l"><td class="mdescLeft">&#160;</td><td class="mdescRight">DALI clock selection (_MSC_DALICKSEL, indirect access via _MSC_IDXADD=0x05)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_i_d_x_d_a_t_8_d_a_l_i_c_k_s_e_l">More...</a><br /></td></tr>
<tr class="separator:struct___m_s_c__t_8_i_d_x_d_a_t_8_d_a_l_i_c_k_s_e_l"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___m_s_c__t_8_i_d_x_d_a_t_8_d_a_l_i_c_k_d_i_v"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_i_d_x_d_a_t_8_d_a_l_i_c_k_d_i_v">_MSC_t.IDXDAT.DALICKDIV</a></td></tr>
<tr class="memdesc:struct___m_s_c__t_8_i_d_x_d_a_t_8_d_a_l_i_c_k_d_i_v"><td class="mdescLeft">&#160;</td><td class="mdescRight">DALI filter clock division factor (_MSC_DALICKDIV, indirect access via _MSC_IDXADD=0x06)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_i_d_x_d_a_t_8_d_a_l_i_c_k_d_i_v">More...</a><br /></td></tr>
<tr class="separator:struct___m_s_c__t_8_i_d_x_d_a_t_8_d_a_l_i_c_k_d_i_v"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___m_s_c__t_8_i_d_x_d_a_t_8_d_a_l_i_c_o_n_f"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_i_d_x_d_a_t_8_d_a_l_i_c_o_n_f">_MSC_t.IDXDAT.DALICONF</a></td></tr>
<tr class="memdesc:struct___m_s_c__t_8_i_d_x_d_a_t_8_d_a_l_i_c_o_n_f"><td class="mdescLeft">&#160;</td><td class="mdescRight">DALI filter mode configuration (_MSC_DALICONF, indirect access via _MSC_IDXADD=0x07)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_i_d_x_d_a_t_8_d_a_l_i_c_o_n_f">More...</a><br /></td></tr>
<tr class="separator:struct___m_s_c__t_8_i_d_x_d_a_t_8_d_a_l_i_c_o_n_f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___m_s_c__t_8_i_d_x_d_a_t_8_i_n_p_p2_a_u_x1"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_i_d_x_d_a_t_8_i_n_p_p2_a_u_x1">_MSC_t.IDXDAT.INPP2AUX1</a></td></tr>
<tr class="memdesc:struct___m_s_c__t_8_i_d_x_d_a_t_8_i_n_p_p2_a_u_x1"><td class="mdescLeft">&#160;</td><td class="mdescRight">INPP2 aux. register 1 (_MSC_INPP2AUX1, indirect access via _MSC_IDXADD=0x08)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_i_d_x_d_a_t_8_i_n_p_p2_a_u_x1">More...</a><br /></td></tr>
<tr class="separator:struct___m_s_c__t_8_i_d_x_d_a_t_8_i_n_p_p2_a_u_x1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___m_s_c__t_8_i_d_x_d_a_t_8_i_n_p_p2_a_u_x2"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_i_d_x_d_a_t_8_i_n_p_p2_a_u_x2">_MSC_t.IDXDAT.INPP2AUX2</a></td></tr>
<tr class="memdesc:struct___m_s_c__t_8_i_d_x_d_a_t_8_i_n_p_p2_a_u_x2"><td class="mdescLeft">&#160;</td><td class="mdescRight">INPP2 aux. register 2 (_MSC_INPP2AUX2, indirect access via _MSC_IDXADD=0x09)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_i_d_x_d_a_t_8_i_n_p_p2_a_u_x2">More...</a><br /></td></tr>
<tr class="separator:struct___m_s_c__t_8_i_d_x_d_a_t_8_i_n_p_p2_a_u_x2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___m_s_c__t_8_i_d_x_d_a_t_8_c_f_g_p30"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_i_d_x_d_a_t_8_c_f_g_p30">_MSC_t.IDXDAT.CFGP30</a></td></tr>
<tr class="memdesc:struct___m_s_c__t_8_i_d_x_d_a_t_8_c_f_g_p30"><td class="mdescLeft">&#160;</td><td class="mdescRight">P3-0 control register input line (CMP0) (_MSC_CFGP30, indirect access via _MSC_IDXADD=0x0E)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_i_d_x_d_a_t_8_c_f_g_p30">More...</a><br /></td></tr>
<tr class="separator:struct___m_s_c__t_8_i_d_x_d_a_t_8_c_f_g_p30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___m_s_c__t_8_i_d_x_d_a_t_8_c_f_g_p31"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_i_d_x_d_a_t_8_c_f_g_p31">_MSC_t.IDXDAT.CFGP31</a></td></tr>
<tr class="memdesc:struct___m_s_c__t_8_i_d_x_d_a_t_8_c_f_g_p31"><td class="mdescLeft">&#160;</td><td class="mdescRight">P3-1 control register input line (CMP1) (_MSC_CFGP31, indirect access via _MSC_IDXADD=0x0F)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_i_d_x_d_a_t_8_c_f_g_p31">More...</a><br /></td></tr>
<tr class="separator:struct___m_s_c__t_8_i_d_x_d_a_t_8_c_f_g_p31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___m_s_c__t_8_i_d_x_d_a_t_8_c_f_g_p32"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_i_d_x_d_a_t_8_c_f_g_p32">_MSC_t.IDXDAT.CFGP32</a></td></tr>
<tr class="memdesc:struct___m_s_c__t_8_i_d_x_d_a_t_8_c_f_g_p32"><td class="mdescLeft">&#160;</td><td class="mdescRight">P3-2 control register input line (CMP2) (_MSC_CFGP32, indirect access via _MSC_IDXADD=0x10)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_i_d_x_d_a_t_8_c_f_g_p32">More...</a><br /></td></tr>
<tr class="separator:struct___m_s_c__t_8_i_d_x_d_a_t_8_c_f_g_p32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___m_s_c__t_8_i_d_x_d_a_t_8_c_f_g_p33"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_i_d_x_d_a_t_8_c_f_g_p33">_MSC_t.IDXDAT.CFGP33</a></td></tr>
<tr class="memdesc:struct___m_s_c__t_8_i_d_x_d_a_t_8_c_f_g_p33"><td class="mdescLeft">&#160;</td><td class="mdescRight">P3-3 control register input line (CMP3) (_MSC_CFGP33, indirect access via _MSC_IDXADD=0x11)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_i_d_x_d_a_t_8_c_f_g_p33">More...</a><br /></td></tr>
<tr class="separator:struct___m_s_c__t_8_i_d_x_d_a_t_8_c_f_g_p33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___m_s_c__t_8_i_d_x_d_a_t_8_s_t_s_p3"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_i_d_x_d_a_t_8_s_t_s_p3">_MSC_t.IDXDAT.STSP3</a></td></tr>
<tr class="memdesc:struct___m_s_c__t_8_i_d_x_d_a_t_8_s_t_s_p3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port 3 status register (CMP) (_MSC_STSP3, indirect access via _MSC_IDXADD=0x12)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_i_d_x_d_a_t_8_s_t_s_p3">More...</a><br /></td></tr>
<tr class="separator:struct___m_s_c__t_8_i_d_x_d_a_t_8_s_t_s_p3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___m_s_c__t_8_i_d_x_d_a_t_8_i_o_m_x_p2"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_i_d_x_d_a_t_8_i_o_m_x_p2">_MSC_t.IDXDAT.IOMXP2</a></td></tr>
<tr class="memdesc:struct___m_s_c__t_8_i_d_x_d_a_t_8_i_o_m_x_p2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port P2 alternate function MUX control register (_MSC_IOMXP2, indirect access via _MSC_IDXADD=0x13). Note: missing in RM v1.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t_8_i_d_x_d_a_t_8_i_o_m_x_p2">More...</a><br /></td></tr>
<tr class="separator:struct___m_s_c__t_8_i_d_x_d_a_t_8_i_o_m_x_p2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___f_l_a_s_h__t_8_c_r1"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_c_r1">_FLASH_t.CR1</a></td></tr>
<tr class="memdesc:struct___f_l_a_s_h__t_8_c_r1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash control register 1 (_FLASH_CR1)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_c_r1">More...</a><br /></td></tr>
<tr class="separator:struct___f_l_a_s_h__t_8_c_r1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___f_l_a_s_h__t_8_c_r2"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_c_r2">_FLASH_t.CR2</a></td></tr>
<tr class="memdesc:struct___f_l_a_s_h__t_8_c_r2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash control register 2 (_FLASH_CR2)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_c_r2">More...</a><br /></td></tr>
<tr class="separator:struct___f_l_a_s_h__t_8_c_r2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___f_l_a_s_h__t_8_n_c_r2"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_n_c_r2">_FLASH_t.NCR2</a></td></tr>
<tr class="memdesc:struct___f_l_a_s_h__t_8_n_c_r2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Complementary flash control register 2 (_FLASH_NCR2)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_n_c_r2">More...</a><br /></td></tr>
<tr class="separator:struct___f_l_a_s_h__t_8_n_c_r2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___f_l_a_s_h__t_8_f_p_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_f_p_r">_FLASH_t.FPR</a></td></tr>
<tr class="memdesc:struct___f_l_a_s_h__t_8_f_p_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash protection register (_FLASH_FPR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_f_p_r">More...</a><br /></td></tr>
<tr class="separator:struct___f_l_a_s_h__t_8_f_p_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___f_l_a_s_h__t_8_n_f_p_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_n_f_p_r">_FLASH_t.NFPR</a></td></tr>
<tr class="memdesc:struct___f_l_a_s_h__t_8_n_f_p_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">Complementary flash protection register (_FLASH_NFPR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_n_f_p_r">More...</a><br /></td></tr>
<tr class="separator:struct___f_l_a_s_h__t_8_n_f_p_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___f_l_a_s_h__t_8_i_a_p_s_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_i_a_p_s_r">_FLASH_t.IAPSR</a></td></tr>
<tr class="memdesc:struct___f_l_a_s_h__t_8_i_a_p_s_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash status register (_FLASH_IAPSR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_i_a_p_s_r">More...</a><br /></td></tr>
<tr class="separator:struct___f_l_a_s_h__t_8_i_a_p_s_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___f_l_a_s_h__t_8_p_u_k_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_p_u_k_r">_FLASH_t.PUKR</a></td></tr>
<tr class="memdesc:struct___f_l_a_s_h__t_8_p_u_k_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash program memory unprotecting key register (_FLASH_PUKR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_p_u_k_r">More...</a><br /></td></tr>
<tr class="separator:struct___f_l_a_s_h__t_8_p_u_k_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___f_l_a_s_h__t_8_d_u_k_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_d_u_k_r">_FLASH_t.DUKR</a></td></tr>
<tr class="memdesc:struct___f_l_a_s_h__t_8_d_u_k_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data EEPROM unprotection key register (_FLASH_DUKR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_d_u_k_r">More...</a><br /></td></tr>
<tr class="separator:struct___f_l_a_s_h__t_8_d_u_k_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___f_l_a_s_h__t_8_w_a_i_t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_w_a_i_t">_FLASH_t.WAIT</a></td></tr>
<tr class="memdesc:struct___f_l_a_s_h__t_8_w_a_i_t"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash wait state register (_FLASH_WAIT)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_w_a_i_t">More...</a><br /></td></tr>
<tr class="separator:struct___f_l_a_s_h__t_8_w_a_i_t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___f_l_a_s_h__t_8_c_r1"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_c_r1">_FLASH_t.CR1</a></td></tr>
<tr class="memdesc:struct___f_l_a_s_h__t_8_c_r1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash wait state register (_FLASH_WAIT)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_c_r1">More...</a><br /></td></tr>
<tr class="separator:struct___f_l_a_s_h__t_8_c_r1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___f_l_a_s_h__t_8_c_r2"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_c_r2">_FLASH_t.CR2</a></td></tr>
<tr class="memdesc:struct___f_l_a_s_h__t_8_c_r2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash wait state register (_FLASH_WAIT)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_c_r2">More...</a><br /></td></tr>
<tr class="separator:struct___f_l_a_s_h__t_8_c_r2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___f_l_a_s_h__t_8_p_u_k_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_p_u_k_r">_FLASH_t.PUKR</a></td></tr>
<tr class="memdesc:struct___f_l_a_s_h__t_8_p_u_k_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash wait state register (_FLASH_WAIT)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_p_u_k_r">More...</a><br /></td></tr>
<tr class="separator:struct___f_l_a_s_h__t_8_p_u_k_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___f_l_a_s_h__t_8_d_u_k_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_d_u_k_r">_FLASH_t.DUKR</a></td></tr>
<tr class="memdesc:struct___f_l_a_s_h__t_8_d_u_k_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash wait state register (_FLASH_WAIT)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_d_u_k_r">More...</a><br /></td></tr>
<tr class="separator:struct___f_l_a_s_h__t_8_d_u_k_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___f_l_a_s_h__t_8_i_a_p_s_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_i_a_p_s_r">_FLASH_t.IAPSR</a></td></tr>
<tr class="memdesc:struct___f_l_a_s_h__t_8_i_a_p_s_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash wait state register (_FLASH_WAIT)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t_8_i_a_p_s_r">More...</a><br /></td></tr>
<tr class="separator:struct___f_l_a_s_h__t_8_i_a_p_s_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___r_s_t__t_8_s_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___r_s_t__t_8_s_r">_RST_t.SR</a></td></tr>
<tr class="memdesc:struct___r_s_t__t_8_s_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset status register (_RST_SR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___r_s_t__t_8_s_r">More...</a><br /></td></tr>
<tr class="separator:struct___r_s_t__t_8_s_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___r_s_t__t_8_c_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___r_s_t__t_8_c_r">_RST_t.CR</a></td></tr>
<tr class="memdesc:struct___r_s_t__t_8_c_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset status register (_RST_SR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___r_s_t__t_8_c_r">More...</a><br /></td></tr>
<tr class="separator:struct___r_s_t__t_8_c_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___r_s_t__t_8_s_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___r_s_t__t_8_s_r">_RST_t.SR</a></td></tr>
<tr class="memdesc:struct___r_s_t__t_8_s_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset status register (_RST_SR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___r_s_t__t_8_s_r">More...</a><br /></td></tr>
<tr class="separator:struct___r_s_t__t_8_s_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_c_l_k__t_8_s_m_d0"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t_8_s_m_d0">CLK_t.SMD0</a></td></tr>
<tr class="memdesc:struct_c_l_k__t_8_s_m_d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMED0 clock configiguration (_CLK_SMD0)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t_8_s_m_d0">More...</a><br /></td></tr>
<tr class="separator:struct_c_l_k__t_8_s_m_d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_c_l_k__t_8_s_m_d1"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t_8_s_m_d1">CLK_t.SMD1</a></td></tr>
<tr class="memdesc:struct_c_l_k__t_8_s_m_d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMED1 clock configiguration (_CLK_SMD1)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t_8_s_m_d1">More...</a><br /></td></tr>
<tr class="separator:struct_c_l_k__t_8_s_m_d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_c_l_k__t_8_s_m_d2"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t_8_s_m_d2">CLK_t.SMD2</a></td></tr>
<tr class="memdesc:struct_c_l_k__t_8_s_m_d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMED2 clock configiguration (_CLK_SMD2)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t_8_s_m_d2">More...</a><br /></td></tr>
<tr class="separator:struct_c_l_k__t_8_s_m_d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_c_l_k__t_8_s_m_d3"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t_8_s_m_d3">CLK_t.SMD3</a></td></tr>
<tr class="memdesc:struct_c_l_k__t_8_s_m_d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMED3 clock configiguration (_CLK_SMD3)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t_8_s_m_d3">More...</a><br /></td></tr>
<tr class="separator:struct_c_l_k__t_8_s_m_d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_c_l_k__t_8_s_m_d4"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t_8_s_m_d4">CLK_t.SMD4</a></td></tr>
<tr class="memdesc:struct_c_l_k__t_8_s_m_d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMED4 clock configiguration (_CLK_SMD4)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t_8_s_m_d4">More...</a><br /></td></tr>
<tr class="separator:struct_c_l_k__t_8_s_m_d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_c_l_k__t_8_s_m_d5"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t_8_s_m_d5">CLK_t.SMD5</a></td></tr>
<tr class="memdesc:struct_c_l_k__t_8_s_m_d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMED5 clock configiguration (_CLK_SMD5)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t_8_s_m_d5">More...</a><br /></td></tr>
<tr class="separator:struct_c_l_k__t_8_s_m_d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_c_l_k__t_8_p_l_l_d_i_v"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t_8_p_l_l_d_i_v">CLK_t.PLLDIV</a></td></tr>
<tr class="memdesc:struct_c_l_k__t_8_p_l_l_d_i_v"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL divider/prescaler register (_CLK_PLLDIV)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t_8_p_l_l_d_i_v">More...</a><br /></td></tr>
<tr class="separator:struct_c_l_k__t_8_p_l_l_d_i_v"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_c_l_k__t_8_a_w_u_d_i_v"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t_8_a_w_u_d_i_v">CLK_t.AWUDIV</a></td></tr>
<tr class="memdesc:struct_c_l_k__t_8_a_w_u_d_i_v"><td class="mdescLeft">&#160;</td><td class="mdescRight">AWU clock prescaler configuration (_CLK_AWUDIV)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t_8_a_w_u_d_i_v">More...</a><br /></td></tr>
<tr class="separator:struct_c_l_k__t_8_a_w_u_d_i_v"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_c_l_k__t_8_i_c_k_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t_8_i_c_k_r">CLK_t.ICKR</a></td></tr>
<tr class="memdesc:struct_c_l_k__t_8_i_c_k_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">Internal clock register (_CLK_ICKR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t_8_i_c_k_r">More...</a><br /></td></tr>
<tr class="separator:struct_c_l_k__t_8_i_c_k_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_c_l_k__t_8_e_c_k_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t_8_e_c_k_r">CLK_t.ECKR</a></td></tr>
<tr class="memdesc:struct_c_l_k__t_8_e_c_k_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">External clock register (_CLK_ECKR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t_8_e_c_k_r">More...</a><br /></td></tr>
<tr class="separator:struct_c_l_k__t_8_e_c_k_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_c_l_k__t_8_p_l_l_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t_8_p_l_l_r">CLK_t.PLLR</a></td></tr>
<tr class="memdesc:struct_c_l_k__t_8_p_l_l_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL status register (_CLK_PLLR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t_8_p_l_l_r">More...</a><br /></td></tr>
<tr class="separator:struct_c_l_k__t_8_p_l_l_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_c_l_k__t_8_c_m_s_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t_8_c_m_s_r">CLK_t.CMSR</a></td></tr>
<tr class="memdesc:struct_c_l_k__t_8_c_m_s_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock master status register (_CLK_CMSR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t_8_c_m_s_r">More...</a><br /></td></tr>
<tr class="separator:struct_c_l_k__t_8_c_m_s_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_c_l_k__t_8_s_w_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t_8_s_w_r">CLK_t.SWR</a></td></tr>
<tr class="memdesc:struct_c_l_k__t_8_s_w_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock master switch register (_CLK_SWR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t_8_s_w_r">More...</a><br /></td></tr>
<tr class="separator:struct_c_l_k__t_8_s_w_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_c_l_k__t_8_s_w_c_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t_8_s_w_c_r">CLK_t.SWCR</a></td></tr>
<tr class="memdesc:struct_c_l_k__t_8_s_w_c_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">Switch control register (_CLK_SWCR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t_8_s_w_c_r">More...</a><br /></td></tr>
<tr class="separator:struct_c_l_k__t_8_s_w_c_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_c_l_k__t_8_c_k_d_i_v_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t_8_c_k_d_i_v_r">CLK_t.CKDIVR</a></td></tr>
<tr class="memdesc:struct_c_l_k__t_8_c_k_d_i_v_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock divider register (_CLK_CKDIVR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t_8_c_k_d_i_v_r">More...</a><br /></td></tr>
<tr class="separator:struct_c_l_k__t_8_c_k_d_i_v_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_c_l_k__t_8_p_c_k_e_n_r1"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t_8_p_c_k_e_n_r1">CLK_t.PCKENR1</a></td></tr>
<tr class="memdesc:struct_c_l_k__t_8_p_c_k_e_n_r1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral clock gating register 1 (_CLK_PCKENR1)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t_8_p_c_k_e_n_r1">More...</a><br /></td></tr>
<tr class="separator:struct_c_l_k__t_8_p_c_k_e_n_r1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_c_l_k__t_8_c_s_s_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t_8_c_s_s_r">CLK_t.CSSR</a></td></tr>
<tr class="memdesc:struct_c_l_k__t_8_c_s_s_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock security system register (_CLK_CSSR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t_8_c_s_s_r">More...</a><br /></td></tr>
<tr class="separator:struct_c_l_k__t_8_c_s_s_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_c_l_k__t_8_c_c_o_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t_8_c_c_o_r">CLK_t.CCOR</a></td></tr>
<tr class="memdesc:struct_c_l_k__t_8_c_c_o_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configurable clock output register (_CLK_CCOR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t_8_c_c_o_r">More...</a><br /></td></tr>
<tr class="separator:struct_c_l_k__t_8_c_c_o_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_c_l_k__t_8_p_c_k_e_n_r2"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t_8_p_c_k_e_n_r2">CLK_t.PCKENR2</a></td></tr>
<tr class="memdesc:struct_c_l_k__t_8_p_c_k_e_n_r2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral clock gating register 2 (_CLK_PCKENR2)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t_8_p_c_k_e_n_r2">More...</a><br /></td></tr>
<tr class="separator:struct_c_l_k__t_8_p_c_k_e_n_r2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_c_l_k__t_8_h_s_i_t_r_i_m_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t_8_h_s_i_t_r_i_m_r">CLK_t.HSITRIMR</a></td></tr>
<tr class="memdesc:struct_c_l_k__t_8_h_s_i_t_r_i_m_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">HSI clock calibration trimming register (_CLK_HSITRIMR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t_8_h_s_i_t_r_i_m_r">More...</a><br /></td></tr>
<tr class="separator:struct_c_l_k__t_8_h_s_i_t_r_i_m_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_c_l_k__t_8_s_w_i_m_c_c_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t_8_s_w_i_m_c_c_r">CLK_t.SWIMCCR</a></td></tr>
<tr class="memdesc:struct_c_l_k__t_8_s_w_i_m_c_c_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">SWIM clock control register (_CLK_SWIMCCR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t_8_s_w_i_m_c_c_r">More...</a><br /></td></tr>
<tr class="separator:struct_c_l_k__t_8_s_w_i_m_c_c_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_c_l_k__t_8_c_c_o_d_i_v_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t_8_c_c_o_d_i_v_r">CLK_t.CCODIVR</a></td></tr>
<tr class="memdesc:struct_c_l_k__t_8_c_c_o_d_i_v_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">CCO divider register (_CLK_CCODIVR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t_8_c_c_o_d_i_v_r">More...</a><br /></td></tr>
<tr class="separator:struct_c_l_k__t_8_c_c_o_d_i_v_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_c_l_k__t_8_a_d_c_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t_8_a_d_c_r">CLK_t.ADCR</a></td></tr>
<tr class="memdesc:struct_c_l_k__t_8_a_d_c_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC clock configuration register (_CLK_ADCR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t_8_a_d_c_r">More...</a><br /></td></tr>
<tr class="separator:struct_c_l_k__t_8_a_d_c_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct_c_l_k__t_8_c_c_o_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t_8_c_c_o_r">CLK_t.CCOR</a></td></tr>
<tr class="memdesc:struct_c_l_k__t_8_c_c_o_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMED0 clock configiguration (_CLK_SMD0)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct_c_l_k__t_8_c_c_o_r">More...</a><br /></td></tr>
<tr class="separator:struct_c_l_k__t_8_c_c_o_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___w_w_d_g__t_8_c_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___w_w_d_g__t_8_c_r">_WWDG_t.CR</a></td></tr>
<tr class="memdesc:struct___w_w_d_g__t_8_c_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">WWDG Control register (_WWDG_CR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___w_w_d_g__t_8_c_r">More...</a><br /></td></tr>
<tr class="separator:struct___w_w_d_g__t_8_c_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___w_w_d_g__t_8_w_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___w_w_d_g__t_8_w_r">_WWDG_t.WR</a></td></tr>
<tr class="memdesc:struct___w_w_d_g__t_8_w_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">WWDR Window register (_WWDG_WR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___w_w_d_g__t_8_w_r">More...</a><br /></td></tr>
<tr class="separator:struct___w_w_d_g__t_8_w_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___i_w_d_g__t_8_k_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_w_d_g__t_8_k_r">_IWDG_t.KR</a></td></tr>
<tr class="memdesc:struct___i_w_d_g__t_8_k_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">IWDG Key register (_IWDG_KR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_w_d_g__t_8_k_r">More...</a><br /></td></tr>
<tr class="separator:struct___i_w_d_g__t_8_k_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___i_w_d_g__t_8_p_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_w_d_g__t_8_p_r">_IWDG_t.PR</a></td></tr>
<tr class="memdesc:struct___i_w_d_g__t_8_p_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">IWDG Prescaler register (_IWDG_PR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_w_d_g__t_8_p_r">More...</a><br /></td></tr>
<tr class="separator:struct___i_w_d_g__t_8_p_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___i_w_d_g__t_8_r_l_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_w_d_g__t_8_r_l_r">_IWDG_t.RLR</a></td></tr>
<tr class="memdesc:struct___i_w_d_g__t_8_r_l_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">IWDG Reload register (_IWDG_RLR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_w_d_g__t_8_r_l_r">More...</a><br /></td></tr>
<tr class="separator:struct___i_w_d_g__t_8_r_l_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___a_w_u__t_8_c_s_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_w_u__t_8_c_s_r">_AWU_t.CSR</a></td></tr>
<tr class="memdesc:struct___a_w_u__t_8_c_s_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">AWU Control/status register (_AWU_CSR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_w_u__t_8_c_s_r">More...</a><br /></td></tr>
<tr class="separator:struct___a_w_u__t_8_c_s_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___a_w_u__t_8_a_p_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_w_u__t_8_a_p_r">_AWU_t.APR</a></td></tr>
<tr class="memdesc:struct___a_w_u__t_8_a_p_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">AWU Asynchronous prescaler register (_AWU_APR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_w_u__t_8_a_p_r">More...</a><br /></td></tr>
<tr class="separator:struct___a_w_u__t_8_a_p_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___a_w_u__t_8_t_b_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_w_u__t_8_t_b_r">_AWU_t.TBR</a></td></tr>
<tr class="memdesc:struct___a_w_u__t_8_t_b_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">AWU Timebase selection register (_AWU_TBR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_w_u__t_8_t_b_r">More...</a><br /></td></tr>
<tr class="separator:struct___a_w_u__t_8_t_b_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___i2_c__t_8_c_r1"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_c_r1">_I2C_t.CR1</a></td></tr>
<tr class="memdesc:struct___i2_c__t_8_c_r1"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Control register 1 (_I2C_CR1)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_c_r1">More...</a><br /></td></tr>
<tr class="separator:struct___i2_c__t_8_c_r1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___i2_c__t_8_c_r2"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_c_r2">_I2C_t.CR2</a></td></tr>
<tr class="memdesc:struct___i2_c__t_8_c_r2"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Control register 2 (_I2C_CR2)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_c_r2">More...</a><br /></td></tr>
<tr class="separator:struct___i2_c__t_8_c_r2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___i2_c__t_8_f_r_e_q_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_f_r_e_q_r">_I2C_t.FREQR</a></td></tr>
<tr class="memdesc:struct___i2_c__t_8_f_r_e_q_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Frequency register (_I2C_FREQR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_f_r_e_q_r">More...</a><br /></td></tr>
<tr class="separator:struct___i2_c__t_8_f_r_e_q_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___i2_c__t_8_o_a_r_l"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_o_a_r_l">_I2C_t.OARL</a></td></tr>
<tr class="memdesc:struct___i2_c__t_8_o_a_r_l"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C own address register low byte (_I2C_OARL)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_o_a_r_l">More...</a><br /></td></tr>
<tr class="separator:struct___i2_c__t_8_o_a_r_l"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___i2_c__t_8_o_a_r_h"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_o_a_r_h">_I2C_t.OARH</a></td></tr>
<tr class="memdesc:struct___i2_c__t_8_o_a_r_h"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C own address register high byte (_I2C_OARH)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_o_a_r_h">More...</a><br /></td></tr>
<tr class="separator:struct___i2_c__t_8_o_a_r_h"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___i2_c__t_8_d_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_d_r">_I2C_t.DR</a></td></tr>
<tr class="memdesc:struct___i2_c__t_8_d_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C data register (_I2C_DR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_d_r">More...</a><br /></td></tr>
<tr class="separator:struct___i2_c__t_8_d_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___i2_c__t_8_s_r1"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_s_r1">_I2C_t.SR1</a></td></tr>
<tr class="memdesc:struct___i2_c__t_8_s_r1"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Status register 1 (_I2C_SR1)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_s_r1">More...</a><br /></td></tr>
<tr class="separator:struct___i2_c__t_8_s_r1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___i2_c__t_8_s_r2"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_s_r2">_I2C_t.SR2</a></td></tr>
<tr class="memdesc:struct___i2_c__t_8_s_r2"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Status register 2 (_I2C_SR2)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_s_r2">More...</a><br /></td></tr>
<tr class="separator:struct___i2_c__t_8_s_r2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___i2_c__t_8_s_r3"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_s_r3">_I2C_t.SR3</a></td></tr>
<tr class="memdesc:struct___i2_c__t_8_s_r3"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Status register 3 (_I2C_SR3)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_s_r3">More...</a><br /></td></tr>
<tr class="separator:struct___i2_c__t_8_s_r3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___i2_c__t_8_i_t_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_i_t_r">_I2C_t.ITR</a></td></tr>
<tr class="memdesc:struct___i2_c__t_8_i_t_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Interrupt register (_I2C_ITR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_i_t_r">More...</a><br /></td></tr>
<tr class="separator:struct___i2_c__t_8_i_t_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___i2_c__t_8_c_c_r_l"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_c_c_r_l">_I2C_t.CCRL</a></td></tr>
<tr class="memdesc:struct___i2_c__t_8_c_c_r_l"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Clock control register low byte (_I2C_CCRL)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_c_c_r_l">More...</a><br /></td></tr>
<tr class="separator:struct___i2_c__t_8_c_c_r_l"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___i2_c__t_8_c_c_r_h"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_c_c_r_h">_I2C_t.CCRH</a></td></tr>
<tr class="memdesc:struct___i2_c__t_8_c_c_r_h"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Clock control register high byte (_I2C_CCRH)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_c_c_r_h">More...</a><br /></td></tr>
<tr class="separator:struct___i2_c__t_8_c_c_r_h"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___i2_c__t_8_t_r_i_s_e_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_t_r_i_s_e_r">_I2C_t.TRISER</a></td></tr>
<tr class="memdesc:struct___i2_c__t_8_t_r_i_s_e_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C rise time register (_I2C_TRISER)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t_8_t_r_i_s_e_r">More...</a><br /></td></tr>
<tr class="separator:struct___i2_c__t_8_t_r_i_s_e_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___u_a_r_t__t_8_s_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___u_a_r_t__t_8_s_r">_UART_t.SR</a></td></tr>
<tr class="memdesc:struct___u_a_r_t__t_8_s_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Status register (_UART_SR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___u_a_r_t__t_8_s_r">More...</a><br /></td></tr>
<tr class="separator:struct___u_a_r_t__t_8_s_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___u_a_r_t__t_8_d_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___u_a_r_t__t_8_d_r">_UART_t.DR</a></td></tr>
<tr class="memdesc:struct___u_a_r_t__t_8_d_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART data register (_UART_DR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___u_a_r_t__t_8_d_r">More...</a><br /></td></tr>
<tr class="separator:struct___u_a_r_t__t_8_d_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___u_a_r_t__t_8_b_r_r1"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___u_a_r_t__t_8_b_r_r1">_UART_t.BRR1</a></td></tr>
<tr class="memdesc:struct___u_a_r_t__t_8_b_r_r1"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Baud rate register 1 (_UART_BRR1)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___u_a_r_t__t_8_b_r_r1">More...</a><br /></td></tr>
<tr class="separator:struct___u_a_r_t__t_8_b_r_r1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___u_a_r_t__t_8_b_r_r2"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___u_a_r_t__t_8_b_r_r2">_UART_t.BRR2</a></td></tr>
<tr class="memdesc:struct___u_a_r_t__t_8_b_r_r2"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Baud rate register 2 (_UART_BRR2)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___u_a_r_t__t_8_b_r_r2">More...</a><br /></td></tr>
<tr class="separator:struct___u_a_r_t__t_8_b_r_r2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___u_a_r_t__t_8_c_r1"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___u_a_r_t__t_8_c_r1">_UART_t.CR1</a></td></tr>
<tr class="memdesc:struct___u_a_r_t__t_8_c_r1"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Control register 1 (_UART_CR1)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___u_a_r_t__t_8_c_r1">More...</a><br /></td></tr>
<tr class="separator:struct___u_a_r_t__t_8_c_r1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___u_a_r_t__t_8_c_r2"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___u_a_r_t__t_8_c_r2">_UART_t.CR2</a></td></tr>
<tr class="memdesc:struct___u_a_r_t__t_8_c_r2"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Control register 2 (_UART_CR2)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___u_a_r_t__t_8_c_r2">More...</a><br /></td></tr>
<tr class="separator:struct___u_a_r_t__t_8_c_r2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___u_a_r_t__t_8_c_r3"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___u_a_r_t__t_8_c_r3">_UART_t.CR3</a></td></tr>
<tr class="memdesc:struct___u_a_r_t__t_8_c_r3"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Control register 3 (_UART_CR3)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___u_a_r_t__t_8_c_r3">More...</a><br /></td></tr>
<tr class="separator:struct___u_a_r_t__t_8_c_r3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___u_a_r_t__t_8_c_r4"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___u_a_r_t__t_8_c_r4">_UART_t.CR4</a></td></tr>
<tr class="memdesc:struct___u_a_r_t__t_8_c_r4"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Control register 4 (_UART_CR4)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___u_a_r_t__t_8_c_r4">More...</a><br /></td></tr>
<tr class="separator:struct___u_a_r_t__t_8_c_r4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___s_y_s_t_i_m__t_8_c_r1"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_y_s_t_i_m__t_8_c_r1">_SYSTIM_t.CR1</a></td></tr>
<tr class="memdesc:struct___s_y_s_t_i_m__t_8_c_r1"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYSTIM Control register 1 (_SYSTIM_CR1)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_y_s_t_i_m__t_8_c_r1">More...</a><br /></td></tr>
<tr class="separator:struct___s_y_s_t_i_m__t_8_c_r1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___s_y_s_t_i_m__t_8_i_e_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_y_s_t_i_m__t_8_i_e_r">_SYSTIM_t.IER</a></td></tr>
<tr class="memdesc:struct___s_y_s_t_i_m__t_8_i_e_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYSTIM Interrupt enable register (_SYSTIM_IER)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_y_s_t_i_m__t_8_i_e_r">More...</a><br /></td></tr>
<tr class="separator:struct___s_y_s_t_i_m__t_8_i_e_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___s_y_s_t_i_m__t_8_s_r1"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_y_s_t_i_m__t_8_s_r1">_SYSTIM_t.SR1</a></td></tr>
<tr class="memdesc:struct___s_y_s_t_i_m__t_8_s_r1"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYSTIM Status register 1 (_SYSTIM_SR1)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_y_s_t_i_m__t_8_s_r1">More...</a><br /></td></tr>
<tr class="separator:struct___s_y_s_t_i_m__t_8_s_r1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___s_y_s_t_i_m__t_8_e_g_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_y_s_t_i_m__t_8_e_g_r">_SYSTIM_t.EGR</a></td></tr>
<tr class="memdesc:struct___s_y_s_t_i_m__t_8_e_g_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYSTIM Event generation register (_SYSTIM_EGR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_y_s_t_i_m__t_8_e_g_r">More...</a><br /></td></tr>
<tr class="separator:struct___s_y_s_t_i_m__t_8_e_g_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___s_y_s_t_i_m__t_8_c_n_t_r_h"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_y_s_t_i_m__t_8_c_n_t_r_h">_SYSTIM_t.CNTRH</a></td></tr>
<tr class="memdesc:struct___s_y_s_t_i_m__t_8_c_n_t_r_h"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYSTIM 16-bit counter high byte (_SYSTIM_CNTRH)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_y_s_t_i_m__t_8_c_n_t_r_h">More...</a><br /></td></tr>
<tr class="separator:struct___s_y_s_t_i_m__t_8_c_n_t_r_h"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___s_y_s_t_i_m__t_8_c_n_t_r_l"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_y_s_t_i_m__t_8_c_n_t_r_l">_SYSTIM_t.CNTRL</a></td></tr>
<tr class="memdesc:struct___s_y_s_t_i_m__t_8_c_n_t_r_l"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYSTIM 16-bit counter low byte (_SYSTIM_CNTRL)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_y_s_t_i_m__t_8_c_n_t_r_l">More...</a><br /></td></tr>
<tr class="separator:struct___s_y_s_t_i_m__t_8_c_n_t_r_l"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___s_y_s_t_i_m__t_8_p_s_c_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_y_s_t_i_m__t_8_p_s_c_r">_SYSTIM_t.PSCR</a></td></tr>
<tr class="memdesc:struct___s_y_s_t_i_m__t_8_p_s_c_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYSTIM prescaler (_SYSTIM_PSCR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_y_s_t_i_m__t_8_p_s_c_r">More...</a><br /></td></tr>
<tr class="separator:struct___s_y_s_t_i_m__t_8_p_s_c_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___s_y_s_t_i_m__t_8_a_r_r_h"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_y_s_t_i_m__t_8_a_r_r_h">_SYSTIM_t.ARRH</a></td></tr>
<tr class="memdesc:struct___s_y_s_t_i_m__t_8_a_r_r_h"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYSTIM 16-bit auto-reload value high byte (_SYSTIM_ARRH)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_y_s_t_i_m__t_8_a_r_r_h">More...</a><br /></td></tr>
<tr class="separator:struct___s_y_s_t_i_m__t_8_a_r_r_h"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___s_y_s_t_i_m__t_8_a_r_r_l"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_y_s_t_i_m__t_8_a_r_r_l">_SYSTIM_t.ARRL</a></td></tr>
<tr class="memdesc:struct___s_y_s_t_i_m__t_8_a_r_r_l"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYSTIM 16-bit auto-reload value low byte (_SYSTIM_ARRL)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_y_s_t_i_m__t_8_a_r_r_l">More...</a><br /></td></tr>
<tr class="separator:struct___s_y_s_t_i_m__t_8_a_r_r_l"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___d_a_l_i__t_8_c_l_k___l"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___d_a_l_i__t_8_c_l_k___l">_DALI_t.CLK_L</a></td></tr>
<tr class="memdesc:struct___d_a_l_i__t_8_c_l_k___l"><td class="mdescLeft">&#160;</td><td class="mdescRight">DALI data rate control register low byte (_DALI_CLK_L)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___d_a_l_i__t_8_c_l_k___l">More...</a><br /></td></tr>
<tr class="separator:struct___d_a_l_i__t_8_c_l_k___l"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___d_a_l_i__t_8_c_l_k___h"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___d_a_l_i__t_8_c_l_k___h">_DALI_t.CLK_H</a></td></tr>
<tr class="memdesc:struct___d_a_l_i__t_8_c_l_k___h"><td class="mdescLeft">&#160;</td><td class="mdescRight">DALI Data rate control register high byte (_DALI_CLK_H)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___d_a_l_i__t_8_c_l_k___h">More...</a><br /></td></tr>
<tr class="separator:struct___d_a_l_i__t_8_c_l_k___h"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___d_a_l_i__t_8_f_b0"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___d_a_l_i__t_8_f_b0">_DALI_t.FB0</a></td></tr>
<tr class="memdesc:struct___d_a_l_i__t_8_f_b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">DALI Message byte 0 register (_DALI_FB0)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___d_a_l_i__t_8_f_b0">More...</a><br /></td></tr>
<tr class="separator:struct___d_a_l_i__t_8_f_b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___d_a_l_i__t_8_f_b1"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___d_a_l_i__t_8_f_b1">_DALI_t.FB1</a></td></tr>
<tr class="memdesc:struct___d_a_l_i__t_8_f_b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">DALI Message byte 1 register (_DALI_FB1)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___d_a_l_i__t_8_f_b1">More...</a><br /></td></tr>
<tr class="separator:struct___d_a_l_i__t_8_f_b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___d_a_l_i__t_8_f_b2"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___d_a_l_i__t_8_f_b2">_DALI_t.FB2</a></td></tr>
<tr class="memdesc:struct___d_a_l_i__t_8_f_b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">DALI Message byte 2 register (_DALI_FB2)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___d_a_l_i__t_8_f_b2">More...</a><br /></td></tr>
<tr class="separator:struct___d_a_l_i__t_8_f_b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___d_a_l_i__t_8_b_d"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___d_a_l_i__t_8_b_d">_DALI_t.BD</a></td></tr>
<tr class="memdesc:struct___d_a_l_i__t_8_b_d"><td class="mdescLeft">&#160;</td><td class="mdescRight">DALI Backward data register (_DALI_BD)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___d_a_l_i__t_8_b_d">More...</a><br /></td></tr>
<tr class="separator:struct___d_a_l_i__t_8_b_d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___d_a_l_i__t_8_c_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___d_a_l_i__t_8_c_r">_DALI_t.CR</a></td></tr>
<tr class="memdesc:struct___d_a_l_i__t_8_c_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">DALI Control register (_DALI_CR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___d_a_l_i__t_8_c_r">More...</a><br /></td></tr>
<tr class="separator:struct___d_a_l_i__t_8_c_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___d_a_l_i__t_8_c_s_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___d_a_l_i__t_8_c_s_r">_DALI_t.CSR</a></td></tr>
<tr class="memdesc:struct___d_a_l_i__t_8_c_s_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">DALI Status and control register (_DALI_CSR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___d_a_l_i__t_8_c_s_r">More...</a><br /></td></tr>
<tr class="separator:struct___d_a_l_i__t_8_c_s_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___d_a_l_i__t_8_c_s_r1"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___d_a_l_i__t_8_c_s_r1">_DALI_t.CSR1</a></td></tr>
<tr class="memdesc:struct___d_a_l_i__t_8_c_s_r1"><td class="mdescLeft">&#160;</td><td class="mdescRight">DALI Status and control register 1 (_DALI_CSR1)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___d_a_l_i__t_8_c_s_r1">More...</a><br /></td></tr>
<tr class="separator:struct___d_a_l_i__t_8_c_s_r1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___d_a_l_i__t_8_r_e_v_l_n"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___d_a_l_i__t_8_r_e_v_l_n">_DALI_t.REVLN</a></td></tr>
<tr class="memdesc:struct___d_a_l_i__t_8_r_e_v_l_n"><td class="mdescLeft">&#160;</td><td class="mdescRight">DALI Control reverse signal line (_DALI_REVLN)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___d_a_l_i__t_8_r_e_v_l_n">More...</a><br /></td></tr>
<tr class="separator:struct___d_a_l_i__t_8_r_e_v_l_n"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___a_d_c__t_8_c_f_g"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_d_c__t_8_c_f_g">_ADC_t.CFG</a></td></tr>
<tr class="memdesc:struct___a_d_c__t_8_c_f_g"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC configuration register (_ADC_CFG)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_d_c__t_8_c_f_g">More...</a><br /></td></tr>
<tr class="separator:struct___a_d_c__t_8_c_f_g"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___a_d_c__t_8_s_o_c"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_d_c__t_8_s_o_c">_ADC_t.SOC</a></td></tr>
<tr class="memdesc:struct___a_d_c__t_8_s_o_c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC start of conversion (_ADC_SOC)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_d_c__t_8_s_o_c">More...</a><br /></td></tr>
<tr class="separator:struct___a_d_c__t_8_s_o_c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___a_d_c__t_8_i_e_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_d_c__t_8_i_e_r">_ADC_t.IER</a></td></tr>
<tr class="memdesc:struct___a_d_c__t_8_i_e_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC interrupt enable register (_ADC_IER)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_d_c__t_8_i_e_r">More...</a><br /></td></tr>
<tr class="separator:struct___a_d_c__t_8_i_e_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___a_d_c__t_8_s_e_q"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_d_c__t_8_s_e_q">_ADC_t.SEQ</a></td></tr>
<tr class="memdesc:struct___a_d_c__t_8_s_e_q"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC sequencer register (_ADC_SEQ)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_d_c__t_8_s_e_q">More...</a><br /></td></tr>
<tr class="separator:struct___a_d_c__t_8_s_e_q"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___a_d_c__t_8_d_a_t_l__0"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_d_c__t_8_d_a_t_l__0">_ADC_t.DATL_0</a></td></tr>
<tr class="memdesc:struct___a_d_c__t_8_d_a_t_l__0"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC result 0 low byte (_ADC_DATL_0)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_d_c__t_8_d_a_t_l__0">More...</a><br /></td></tr>
<tr class="separator:struct___a_d_c__t_8_d_a_t_l__0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___a_d_c__t_8_d_a_t_h__0"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_d_c__t_8_d_a_t_h__0">_ADC_t.DATH_0</a></td></tr>
<tr class="memdesc:struct___a_d_c__t_8_d_a_t_h__0"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC result 0 high byte (_ADC_DATH_0)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_d_c__t_8_d_a_t_h__0">More...</a><br /></td></tr>
<tr class="separator:struct___a_d_c__t_8_d_a_t_h__0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___a_d_c__t_8_d_a_t_l__1"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_d_c__t_8_d_a_t_l__1">_ADC_t.DATL_1</a></td></tr>
<tr class="memdesc:struct___a_d_c__t_8_d_a_t_l__1"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC result 1 low byte (_ADC_DATL_1)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_d_c__t_8_d_a_t_l__1">More...</a><br /></td></tr>
<tr class="separator:struct___a_d_c__t_8_d_a_t_l__1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___a_d_c__t_8_d_a_t_h__1"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_d_c__t_8_d_a_t_h__1">_ADC_t.DATH_1</a></td></tr>
<tr class="memdesc:struct___a_d_c__t_8_d_a_t_h__1"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC result 1 high byte (_ADC_DATH_1)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_d_c__t_8_d_a_t_h__1">More...</a><br /></td></tr>
<tr class="separator:struct___a_d_c__t_8_d_a_t_h__1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___a_d_c__t_8_d_a_t_l__2"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_d_c__t_8_d_a_t_l__2">_ADC_t.DATL_2</a></td></tr>
<tr class="memdesc:struct___a_d_c__t_8_d_a_t_l__2"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC result 2 low byte (_ADC_DATL_2)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_d_c__t_8_d_a_t_l__2">More...</a><br /></td></tr>
<tr class="separator:struct___a_d_c__t_8_d_a_t_l__2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___a_d_c__t_8_d_a_t_h__2"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_d_c__t_8_d_a_t_h__2">_ADC_t.DATH_2</a></td></tr>
<tr class="memdesc:struct___a_d_c__t_8_d_a_t_h__2"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC result 2 high byte (_ADC_DATH_2)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_d_c__t_8_d_a_t_h__2">More...</a><br /></td></tr>
<tr class="separator:struct___a_d_c__t_8_d_a_t_h__2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___a_d_c__t_8_d_a_t_l__3"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_d_c__t_8_d_a_t_l__3">_ADC_t.DATL_3</a></td></tr>
<tr class="memdesc:struct___a_d_c__t_8_d_a_t_l__3"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC result 3 low byte (_ADC_DATL_3)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_d_c__t_8_d_a_t_l__3">More...</a><br /></td></tr>
<tr class="separator:struct___a_d_c__t_8_d_a_t_l__3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___a_d_c__t_8_d_a_t_h__3"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_d_c__t_8_d_a_t_h__3">_ADC_t.DATH_3</a></td></tr>
<tr class="memdesc:struct___a_d_c__t_8_d_a_t_h__3"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC result 3 high byte (_ADC_DATH_3)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_d_c__t_8_d_a_t_h__3">More...</a><br /></td></tr>
<tr class="separator:struct___a_d_c__t_8_d_a_t_h__3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___a_d_c__t_8_d_a_t_l__4"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_d_c__t_8_d_a_t_l__4">_ADC_t.DATL_4</a></td></tr>
<tr class="memdesc:struct___a_d_c__t_8_d_a_t_l__4"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC result 4 low byte (_ADC_DATL_4)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_d_c__t_8_d_a_t_l__4">More...</a><br /></td></tr>
<tr class="separator:struct___a_d_c__t_8_d_a_t_l__4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___a_d_c__t_8_d_a_t_h__4"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_d_c__t_8_d_a_t_h__4">_ADC_t.DATH_4</a></td></tr>
<tr class="memdesc:struct___a_d_c__t_8_d_a_t_h__4"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC result 4 high byte (_ADC_DATH_4)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_d_c__t_8_d_a_t_h__4">More...</a><br /></td></tr>
<tr class="separator:struct___a_d_c__t_8_d_a_t_h__4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___a_d_c__t_8_d_a_t_l__5"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_d_c__t_8_d_a_t_l__5">_ADC_t.DATL_5</a></td></tr>
<tr class="memdesc:struct___a_d_c__t_8_d_a_t_l__5"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC result 5 low byte (_ADC_DATL_5)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_d_c__t_8_d_a_t_l__5">More...</a><br /></td></tr>
<tr class="separator:struct___a_d_c__t_8_d_a_t_l__5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___a_d_c__t_8_d_a_t_h__5"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_d_c__t_8_d_a_t_h__5">_ADC_t.DATH_5</a></td></tr>
<tr class="memdesc:struct___a_d_c__t_8_d_a_t_h__5"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC result 5 high byte (_ADC_DATH_5)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_d_c__t_8_d_a_t_h__5">More...</a><br /></td></tr>
<tr class="separator:struct___a_d_c__t_8_d_a_t_h__5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___a_d_c__t_8_d_a_t_l__6"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_d_c__t_8_d_a_t_l__6">_ADC_t.DATL_6</a></td></tr>
<tr class="memdesc:struct___a_d_c__t_8_d_a_t_l__6"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC result 6 low byte (_ADC_DATL_6)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_d_c__t_8_d_a_t_l__6">More...</a><br /></td></tr>
<tr class="separator:struct___a_d_c__t_8_d_a_t_l__6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___a_d_c__t_8_d_a_t_h__6"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_d_c__t_8_d_a_t_h__6">_ADC_t.DATH_6</a></td></tr>
<tr class="memdesc:struct___a_d_c__t_8_d_a_t_h__6"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC result 6 high byte (_ADC_DATH_6)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_d_c__t_8_d_a_t_h__6">More...</a><br /></td></tr>
<tr class="separator:struct___a_d_c__t_8_d_a_t_h__6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___a_d_c__t_8_d_a_t_l__7"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_d_c__t_8_d_a_t_l__7">_ADC_t.DATL_7</a></td></tr>
<tr class="memdesc:struct___a_d_c__t_8_d_a_t_l__7"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC result 7 low byte (_ADC_DATL_7)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_d_c__t_8_d_a_t_l__7">More...</a><br /></td></tr>
<tr class="separator:struct___a_d_c__t_8_d_a_t_l__7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___a_d_c__t_8_d_a_t_h__7"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_d_c__t_8_d_a_t_h__7">_ADC_t.DATH_7</a></td></tr>
<tr class="memdesc:struct___a_d_c__t_8_d_a_t_h__7"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC result 7 high byte (_ADC_DATH_7)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_d_c__t_8_d_a_t_h__7">More...</a><br /></td></tr>
<tr class="separator:struct___a_d_c__t_8_d_a_t_h__7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___a_d_c__t_8_s_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_d_c__t_8_s_r">_ADC_t.SR</a></td></tr>
<tr class="memdesc:struct___a_d_c__t_8_s_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC status register (_ADC_SR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_d_c__t_8_s_r">More...</a><br /></td></tr>
<tr class="separator:struct___a_d_c__t_8_s_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___a_d_c__t_8_d_l_y_c_n_t"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_d_c__t_8_d_l_y_c_n_t">_ADC_t.DLYCNT</a></td></tr>
<tr class="memdesc:struct___a_d_c__t_8_d_l_y_c_n_t"><td class="mdescLeft">&#160;</td><td class="mdescRight">SOC delay counter register (_ADC_DLYCNT)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_d_c__t_8_d_l_y_c_n_t">More...</a><br /></td></tr>
<tr class="separator:struct___a_d_c__t_8_d_l_y_c_n_t"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___s_m_e_d__t_8_c_t_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_c_t_r">_SMED_t.CTR</a></td></tr>
<tr class="memdesc:struct___s_m_e_d__t_8_c_t_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDn Control register (_SMEDn_CTR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_c_t_r">More...</a><br /></td></tr>
<tr class="separator:struct___s_m_e_d__t_8_c_t_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___s_m_e_d__t_8_c_t_r___t_m_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_c_t_r___t_m_r">_SMED_t.CTR_TMR</a></td></tr>
<tr class="memdesc:struct___s_m_e_d__t_8_c_t_r___t_m_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDn Control timer register (_SMEDn_CTR_TMR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_c_t_r___t_m_r">More...</a><br /></td></tr>
<tr class="separator:struct___s_m_e_d__t_8_c_t_r___t_m_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___s_m_e_d__t_8_c_t_r___i_n_p"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_c_t_r___i_n_p">_SMED_t.CTR_INP</a></td></tr>
<tr class="memdesc:struct___s_m_e_d__t_8_c_t_r___i_n_p"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDn Control input register (_SMEDn_CTR_INP)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_c_t_r___i_n_p">More...</a><br /></td></tr>
<tr class="separator:struct___s_m_e_d__t_8_c_t_r___i_n_p"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___s_m_e_d__t_8_c_t_r___d_t_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_c_t_r___d_t_r">_SMED_t.CTR_DTR</a></td></tr>
<tr class="memdesc:struct___s_m_e_d__t_8_c_t_r___d_t_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDn Dithering register (_SMEDn_CTR_DTR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_c_t_r___d_t_r">More...</a><br /></td></tr>
<tr class="separator:struct___s_m_e_d__t_8_c_t_r___d_t_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___s_m_e_d__t_8_t_m_r___t0_l"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_t_m_r___t0_l">_SMED_t.TMR_T0L</a></td></tr>
<tr class="memdesc:struct___s_m_e_d__t_8_t_m_r___t0_l"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDn Time T0 LSB register (_SMEDn_TMR_T0L)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_t_m_r___t0_l">More...</a><br /></td></tr>
<tr class="separator:struct___s_m_e_d__t_8_t_m_r___t0_l"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___s_m_e_d__t_8_t_m_r___t0_h"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_t_m_r___t0_h">_SMED_t.TMR_T0H</a></td></tr>
<tr class="memdesc:struct___s_m_e_d__t_8_t_m_r___t0_h"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDn Time T0 MSB register (_SMEDn_TMR_T0H)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_t_m_r___t0_h">More...</a><br /></td></tr>
<tr class="separator:struct___s_m_e_d__t_8_t_m_r___t0_h"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___s_m_e_d__t_8_t_m_r___t1_l"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_t_m_r___t1_l">_SMED_t.TMR_T1L</a></td></tr>
<tr class="memdesc:struct___s_m_e_d__t_8_t_m_r___t1_l"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDn Time T1 LSB register (_SMEDn_TMR_T1L)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_t_m_r___t1_l">More...</a><br /></td></tr>
<tr class="separator:struct___s_m_e_d__t_8_t_m_r___t1_l"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___s_m_e_d__t_8_t_m_r___t1_h"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_t_m_r___t1_h">_SMED_t.TMR_T1H</a></td></tr>
<tr class="memdesc:struct___s_m_e_d__t_8_t_m_r___t1_h"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDn Time T1 MSB register (_SMEDn_TMR_T1H)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_t_m_r___t1_h">More...</a><br /></td></tr>
<tr class="separator:struct___s_m_e_d__t_8_t_m_r___t1_h"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___s_m_e_d__t_8_t_m_r___t2_l"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_t_m_r___t2_l">_SMED_t.TMR_T2L</a></td></tr>
<tr class="memdesc:struct___s_m_e_d__t_8_t_m_r___t2_l"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDn Time T2 LSB register (_SMEDn_TMR_T2L)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_t_m_r___t2_l">More...</a><br /></td></tr>
<tr class="separator:struct___s_m_e_d__t_8_t_m_r___t2_l"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___s_m_e_d__t_8_t_m_r___t2_h"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_t_m_r___t2_h">_SMED_t.TMR_T2H</a></td></tr>
<tr class="memdesc:struct___s_m_e_d__t_8_t_m_r___t2_h"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDn Time T2 MSB register (_SMEDn_TMR_T2H)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_t_m_r___t2_h">More...</a><br /></td></tr>
<tr class="separator:struct___s_m_e_d__t_8_t_m_r___t2_h"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___s_m_e_d__t_8_t_m_r___t3_l"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_t_m_r___t3_l">_SMED_t.TMR_T3L</a></td></tr>
<tr class="memdesc:struct___s_m_e_d__t_8_t_m_r___t3_l"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDn Time T3 LSB register (_SMEDn_TMR_T3L)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_t_m_r___t3_l">More...</a><br /></td></tr>
<tr class="separator:struct___s_m_e_d__t_8_t_m_r___t3_l"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___s_m_e_d__t_8_t_m_r___t3_h"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_t_m_r___t3_h">_SMED_t.TMR_T3H</a></td></tr>
<tr class="memdesc:struct___s_m_e_d__t_8_t_m_r___t3_h"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDn Time T3 MSB register (_SMEDn_TMR_T3H)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_t_m_r___t3_h">More...</a><br /></td></tr>
<tr class="separator:struct___s_m_e_d__t_8_t_m_r___t3_h"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___s_m_e_d__t_8_p_r_m___i_d0"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_p_r_m___i_d0">_SMED_t.PRM_ID0</a></td></tr>
<tr class="memdesc:struct___s_m_e_d__t_8_p_r_m___i_d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDn Parameter 0 IDLE register (_SMEDn_PRM_ID0)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_p_r_m___i_d0">More...</a><br /></td></tr>
<tr class="separator:struct___s_m_e_d__t_8_p_r_m___i_d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___s_m_e_d__t_8_p_r_m___i_d1"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_p_r_m___i_d1">_SMED_t.PRM_ID1</a></td></tr>
<tr class="memdesc:struct___s_m_e_d__t_8_p_r_m___i_d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDn Parameter 1 IDLE register (_SMEDn_PRM_ID1)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_p_r_m___i_d1">More...</a><br /></td></tr>
<tr class="separator:struct___s_m_e_d__t_8_p_r_m___i_d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___s_m_e_d__t_8_p_r_m___i_d2"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_p_r_m___i_d2">_SMED_t.PRM_ID2</a></td></tr>
<tr class="memdesc:struct___s_m_e_d__t_8_p_r_m___i_d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDn Parameter 2 IDLE register (_SMEDn_PRM_ID2)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_p_r_m___i_d2">More...</a><br /></td></tr>
<tr class="separator:struct___s_m_e_d__t_8_p_r_m___i_d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___s_m_e_d__t_8_p_r_m___s00"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_p_r_m___s00">_SMED_t.PRM_S00</a></td></tr>
<tr class="memdesc:struct___s_m_e_d__t_8_p_r_m___s00"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDn Parameter 0 S0 register (_SMEDn_PRM_S00)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_p_r_m___s00">More...</a><br /></td></tr>
<tr class="separator:struct___s_m_e_d__t_8_p_r_m___s00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___s_m_e_d__t_8_p_r_m___s01"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_p_r_m___s01">_SMED_t.PRM_S01</a></td></tr>
<tr class="memdesc:struct___s_m_e_d__t_8_p_r_m___s01"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDn Parameter 1 S0 register (_SMEDn_PRM_S01)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_p_r_m___s01">More...</a><br /></td></tr>
<tr class="separator:struct___s_m_e_d__t_8_p_r_m___s01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___s_m_e_d__t_8_p_r_m___s02"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_p_r_m___s02">_SMED_t.PRM_S02</a></td></tr>
<tr class="memdesc:struct___s_m_e_d__t_8_p_r_m___s02"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDn Parameter 2 S0 register (_SMEDn_PRM_S02)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_p_r_m___s02">More...</a><br /></td></tr>
<tr class="separator:struct___s_m_e_d__t_8_p_r_m___s02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___s_m_e_d__t_8_p_r_m___s10"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_p_r_m___s10">_SMED_t.PRM_S10</a></td></tr>
<tr class="memdesc:struct___s_m_e_d__t_8_p_r_m___s10"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDn Parameter 0 S1 register (_SMEDn_PRM_S10)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_p_r_m___s10">More...</a><br /></td></tr>
<tr class="separator:struct___s_m_e_d__t_8_p_r_m___s10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___s_m_e_d__t_8_p_r_m___s11"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_p_r_m___s11">_SMED_t.PRM_S11</a></td></tr>
<tr class="memdesc:struct___s_m_e_d__t_8_p_r_m___s11"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDn Parameter 1 S1 register (_SMEDn_PRM_S11)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_p_r_m___s11">More...</a><br /></td></tr>
<tr class="separator:struct___s_m_e_d__t_8_p_r_m___s11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___s_m_e_d__t_8_p_r_m___s12"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_p_r_m___s12">_SMED_t.PRM_S12</a></td></tr>
<tr class="memdesc:struct___s_m_e_d__t_8_p_r_m___s12"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDn Parameter 2 S1 register (_SMEDn_PRM_S12)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_p_r_m___s12">More...</a><br /></td></tr>
<tr class="separator:struct___s_m_e_d__t_8_p_r_m___s12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___s_m_e_d__t_8_p_r_m___s20"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_p_r_m___s20">_SMED_t.PRM_S20</a></td></tr>
<tr class="memdesc:struct___s_m_e_d__t_8_p_r_m___s20"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDn Parameter 0 S2 register (_SMEDn_PRM_S20)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_p_r_m___s20">More...</a><br /></td></tr>
<tr class="separator:struct___s_m_e_d__t_8_p_r_m___s20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___s_m_e_d__t_8_p_r_m___s21"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_p_r_m___s21">_SMED_t.PRM_S21</a></td></tr>
<tr class="memdesc:struct___s_m_e_d__t_8_p_r_m___s21"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDn Parameter 1 S2 register (_SMEDn_PRM_S21)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_p_r_m___s21">More...</a><br /></td></tr>
<tr class="separator:struct___s_m_e_d__t_8_p_r_m___s21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___s_m_e_d__t_8_p_r_m___s22"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_p_r_m___s22">_SMED_t.PRM_S22</a></td></tr>
<tr class="memdesc:struct___s_m_e_d__t_8_p_r_m___s22"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDn Parameter 2 S2 register (_SMEDn_PRM_S22)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_p_r_m___s22">More...</a><br /></td></tr>
<tr class="separator:struct___s_m_e_d__t_8_p_r_m___s22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___s_m_e_d__t_8_p_r_m___s30"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_p_r_m___s30">_SMED_t.PRM_S30</a></td></tr>
<tr class="memdesc:struct___s_m_e_d__t_8_p_r_m___s30"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDn Parameter 0 S3 register (_SMEDn_PRM_S30)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_p_r_m___s30">More...</a><br /></td></tr>
<tr class="separator:struct___s_m_e_d__t_8_p_r_m___s30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___s_m_e_d__t_8_p_r_m___s31"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_p_r_m___s31">_SMED_t.PRM_S31</a></td></tr>
<tr class="memdesc:struct___s_m_e_d__t_8_p_r_m___s31"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDn Parameter 1 S3 register (_SMEDn_PRM_S31)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_p_r_m___s31">More...</a><br /></td></tr>
<tr class="separator:struct___s_m_e_d__t_8_p_r_m___s31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___s_m_e_d__t_8_p_r_m___s32"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_p_r_m___s32">_SMED_t.PRM_S32</a></td></tr>
<tr class="memdesc:struct___s_m_e_d__t_8_p_r_m___s32"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDn Parameter 2 S3 register (_SMEDn_PRM_S32)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_p_r_m___s32">More...</a><br /></td></tr>
<tr class="separator:struct___s_m_e_d__t_8_p_r_m___s32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___s_m_e_d__t_8_c_f_g"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_c_f_g">_SMED_t.CFG</a></td></tr>
<tr class="memdesc:struct___s_m_e_d__t_8_c_f_g"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDn Timer configuration register (_SMEDn_CFG)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_c_f_g">More...</a><br /></td></tr>
<tr class="separator:struct___s_m_e_d__t_8_c_f_g"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___s_m_e_d__t_8_d_m_p_l"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_d_m_p_l">_SMED_t.DMPL</a></td></tr>
<tr class="memdesc:struct___s_m_e_d__t_8_d_m_p_l"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDn Dump counter LSB register (_SMEDn_DMPL)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_d_m_p_l">More...</a><br /></td></tr>
<tr class="separator:struct___s_m_e_d__t_8_d_m_p_l"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___s_m_e_d__t_8_d_m_p_h"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_d_m_p_h">_SMED_t.DMPH</a></td></tr>
<tr class="memdesc:struct___s_m_e_d__t_8_d_m_p_h"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDn Dump counter MSB register (_SMEDn_DMPH)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_d_m_p_h">More...</a><br /></td></tr>
<tr class="separator:struct___s_m_e_d__t_8_d_m_p_h"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___s_m_e_d__t_8_g_s_t_s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_g_s_t_s">_SMED_t.GSTS</a></td></tr>
<tr class="memdesc:struct___s_m_e_d__t_8_g_s_t_s"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDn General status register (_SMEDn_GSTS)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_g_s_t_s">More...</a><br /></td></tr>
<tr class="separator:struct___s_m_e_d__t_8_g_s_t_s"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___s_m_e_d__t_8_i_r_q"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_i_r_q">_SMED_t.IRQ</a></td></tr>
<tr class="memdesc:struct___s_m_e_d__t_8_i_r_q"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDn Interrupt request register (_SMEDn_IRQ)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_i_r_q">More...</a><br /></td></tr>
<tr class="separator:struct___s_m_e_d__t_8_i_r_q"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___s_m_e_d__t_8_i_e_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_i_e_r">_SMED_t.IER</a></td></tr>
<tr class="memdesc:struct___s_m_e_d__t_8_i_e_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDn Interrupt enable register (_SMEDn_IER)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_i_e_r">More...</a><br /></td></tr>
<tr class="separator:struct___s_m_e_d__t_8_i_e_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___s_m_e_d__t_8_i_s_e_l"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_i_s_e_l">_SMED_t.ISEL</a></td></tr>
<tr class="memdesc:struct___s_m_e_d__t_8_i_s_e_l"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDn External event control register (_SMEDn_ISEL)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_i_s_e_l">More...</a><br /></td></tr>
<tr class="separator:struct___s_m_e_d__t_8_i_s_e_l"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___s_m_e_d__t_8_d_m_p"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_d_m_p">_SMED_t.DMP</a></td></tr>
<tr class="memdesc:struct___s_m_e_d__t_8_d_m_p"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDn Dump enable register (_SMEDn_DMP)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_d_m_p">More...</a><br /></td></tr>
<tr class="separator:struct___s_m_e_d__t_8_d_m_p"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___s_m_e_d__t_8_f_s_m___s_t_s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_f_s_m___s_t_s">_SMED_t.FSM_STS</a></td></tr>
<tr class="memdesc:struct___s_m_e_d__t_8_f_s_m___s_t_s"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDn finite state machine status register (_SMEDn_FSM_STS)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_m_e_d__t_8_f_s_m___s_t_s">More...</a><br /></td></tr>
<tr class="separator:struct___s_m_e_d__t_8_f_s_m___s_t_s"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___c_f_g__t_8_g_c_r"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___c_f_g__t_8_g_c_r">_CFG_t.GCR</a></td></tr>
<tr class="memdesc:struct___c_f_g__t_8_g_c_r"><td class="mdescLeft">&#160;</td><td class="mdescRight">Global configuration register (_CFG_GCR)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___c_f_g__t_8_g_c_r">More...</a><br /></td></tr>
<tr class="separator:struct___c_f_g__t_8_g_c_r"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___i_t_c__t_8_s_p_r1"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_t_c__t_8_s_p_r1">_ITC_t.SPR1</a></td></tr>
<tr class="memdesc:struct___i_t_c__t_8_s_p_r1"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt priority register 1 (_ITC_SPR1)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_t_c__t_8_s_p_r1">More...</a><br /></td></tr>
<tr class="separator:struct___i_t_c__t_8_s_p_r1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___i_t_c__t_8_s_p_r2"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_t_c__t_8_s_p_r2">_ITC_t.SPR2</a></td></tr>
<tr class="memdesc:struct___i_t_c__t_8_s_p_r2"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt priority register 2 (_ITC_SPR2)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_t_c__t_8_s_p_r2">More...</a><br /></td></tr>
<tr class="separator:struct___i_t_c__t_8_s_p_r2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___i_t_c__t_8_s_p_r3"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_t_c__t_8_s_p_r3">_ITC_t.SPR3</a></td></tr>
<tr class="memdesc:struct___i_t_c__t_8_s_p_r3"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt priority register 3 (_ITC_SPR3)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_t_c__t_8_s_p_r3">More...</a><br /></td></tr>
<tr class="separator:struct___i_t_c__t_8_s_p_r3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___i_t_c__t_8_s_p_r4"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_t_c__t_8_s_p_r4">_ITC_t.SPR4</a></td></tr>
<tr class="memdesc:struct___i_t_c__t_8_s_p_r4"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt priority register 4 (_ITC_SPR4)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_t_c__t_8_s_p_r4">More...</a><br /></td></tr>
<tr class="separator:struct___i_t_c__t_8_s_p_r4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___i_t_c__t_8_s_p_r5"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_t_c__t_8_s_p_r5">_ITC_t.SPR5</a></td></tr>
<tr class="memdesc:struct___i_t_c__t_8_s_p_r5"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt priority register 5 (_ITC_SPR5)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_t_c__t_8_s_p_r5">More...</a><br /></td></tr>
<tr class="separator:struct___i_t_c__t_8_s_p_r5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___i_t_c__t_8_s_p_r6"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_t_c__t_8_s_p_r6">_ITC_t.SPR6</a></td></tr>
<tr class="memdesc:struct___i_t_c__t_8_s_p_r6"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt priority register 6 (_ITC_SPR6)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_t_c__t_8_s_p_r6">More...</a><br /></td></tr>
<tr class="separator:struct___i_t_c__t_8_s_p_r6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___i_t_c__t_8_s_p_r7"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_t_c__t_8_s_p_r7">_ITC_t.SPR7</a></td></tr>
<tr class="memdesc:struct___i_t_c__t_8_s_p_r7"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt priority register 7 (_ITC_SPR7)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_t_c__t_8_s_p_r7">More...</a><br /></td></tr>
<tr class="separator:struct___i_t_c__t_8_s_p_r7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:struct___i_t_c__t_8_s_p_r8"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_t_c__t_8_s_p_r8">_ITC_t.SPR8</a></td></tr>
<tr class="memdesc:struct___i_t_c__t_8_s_p_r8"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt priority register 8 (_ITC_SPR8)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_t_c__t_8_s_p_r8">More...</a><br /></td></tr>
<tr class="separator:struct___i_t_c__t_8_s_p_r8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gae434ded5dc5380cb8376cae09b4c50c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gae434ded5dc5380cb8376cae09b4c50c5">STM8_PFLASH_SIZE</a>&#160;&#160;&#160;32768</td></tr>
<tr class="memdesc:gae434ded5dc5380cb8376cae09b4c50c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">size of program flash [B]  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gae434ded5dc5380cb8376cae09b4c50c5">More...</a><br /></td></tr>
<tr class="separator:gae434ded5dc5380cb8376cae09b4c50c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cef0ed61357dad5110c8f4e1a71fc75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga4cef0ed61357dad5110c8f4e1a71fc75">STM8_RAM_SIZE</a>&#160;&#160;&#160;2048</td></tr>
<tr class="memdesc:ga4cef0ed61357dad5110c8f4e1a71fc75"><td class="mdescLeft">&#160;</td><td class="mdescRight">size of RAM [B]  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga4cef0ed61357dad5110c8f4e1a71fc75">More...</a><br /></td></tr>
<tr class="separator:ga4cef0ed61357dad5110c8f4e1a71fc75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4c6ddd97edd039f03f5dd7184179846"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaa4c6ddd97edd039f03f5dd7184179846">STM8_EEPROM_SIZE</a>&#160;&#160;&#160;1024</td></tr>
<tr class="memdesc:gaa4c6ddd97edd039f03f5dd7184179846"><td class="mdescLeft">&#160;</td><td class="mdescRight">size of data EEPROM [B]  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gaa4c6ddd97edd039f03f5dd7184179846">More...</a><br /></td></tr>
<tr class="separator:gaa4c6ddd97edd039f03f5dd7184179846"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4311d8e88619f08acaa5b8b556487cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaa4311d8e88619f08acaa5b8b556487cf">STM8_PFLASH_START</a>&#160;&#160;&#160;0x8000</td></tr>
<tr class="memdesc:gaa4311d8e88619f08acaa5b8b556487cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">first address in program flash  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gaa4311d8e88619f08acaa5b8b556487cf">More...</a><br /></td></tr>
<tr class="separator:gaa4311d8e88619f08acaa5b8b556487cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5590f8d60881132116ba80404493d5b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga5590f8d60881132116ba80404493d5b8">STM8_PFLASH_END</a>&#160;&#160;&#160;(<a class="el" href="group___s_t_m8_t_l5_x.html#gaa4311d8e88619f08acaa5b8b556487cf">STM8_PFLASH_START</a> + <a class="el" href="group___s_t_m8_t_l5_x.html#gae434ded5dc5380cb8376cae09b4c50c5">STM8_PFLASH_SIZE</a> - 1)</td></tr>
<tr class="memdesc:ga5590f8d60881132116ba80404493d5b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">last address in program flash  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga5590f8d60881132116ba80404493d5b8">More...</a><br /></td></tr>
<tr class="separator:ga5590f8d60881132116ba80404493d5b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cd3410d769c6cdceddc07de03d90481"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga5cd3410d769c6cdceddc07de03d90481">STM8_RAM_START</a>&#160;&#160;&#160;0x0000</td></tr>
<tr class="memdesc:ga5cd3410d769c6cdceddc07de03d90481"><td class="mdescLeft">&#160;</td><td class="mdescRight">first address in RAM  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga5cd3410d769c6cdceddc07de03d90481">More...</a><br /></td></tr>
<tr class="separator:ga5cd3410d769c6cdceddc07de03d90481"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga183be28d601434fa87e13b03b8f062a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga183be28d601434fa87e13b03b8f062a3">STM8_RAM_END</a>&#160;&#160;&#160;(<a class="el" href="group___s_t_m8_t_l5_x.html#ga5cd3410d769c6cdceddc07de03d90481">STM8_RAM_START</a> + <a class="el" href="group___s_t_m8_t_l5_x.html#ga4cef0ed61357dad5110c8f4e1a71fc75">STM8_RAM_SIZE</a> - 1)</td></tr>
<tr class="memdesc:ga183be28d601434fa87e13b03b8f062a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">last address in RAM  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga183be28d601434fa87e13b03b8f062a3">More...</a><br /></td></tr>
<tr class="separator:ga183be28d601434fa87e13b03b8f062a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84b778a23f09a07361e2f95160db6f7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga84b778a23f09a07361e2f95160db6f7f">STM8_EEPROM_START</a>&#160;&#160;&#160;0x4000</td></tr>
<tr class="memdesc:ga84b778a23f09a07361e2f95160db6f7f"><td class="mdescLeft">&#160;</td><td class="mdescRight">first address in EEPROM  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga84b778a23f09a07361e2f95160db6f7f">More...</a><br /></td></tr>
<tr class="separator:ga84b778a23f09a07361e2f95160db6f7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga30a13026c4f9ac4f6002961283890245"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga30a13026c4f9ac4f6002961283890245">STM8_EEPROM_END</a>&#160;&#160;&#160;(<a class="el" href="group___s_t_m8_t_l5_x.html#ga84b778a23f09a07361e2f95160db6f7f">STM8_EEPROM_START</a> + <a class="el" href="group___s_t_m8_t_l5_x.html#gaa4c6ddd97edd039f03f5dd7184179846">STM8_EEPROM_SIZE</a> - 1)</td></tr>
<tr class="memdesc:ga30a13026c4f9ac4f6002961283890245"><td class="mdescLeft">&#160;</td><td class="mdescRight">last address in EEPROM (part of P-flash, configure via option byte)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga30a13026c4f9ac4f6002961283890245">More...</a><br /></td></tr>
<tr class="separator:ga30a13026c4f9ac4f6002961283890245"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab69180e63aeb3ba766d253dac3665dd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gab69180e63aeb3ba766d253dac3665dd7">STM8_ADDR_WIDTH</a>&#160;&#160;&#160;16</td></tr>
<tr class="memdesc:gab69180e63aeb3ba766d253dac3665dd7"><td class="mdescLeft">&#160;</td><td class="mdescRight">width of address space  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gab69180e63aeb3ba766d253dac3665dd7">More...</a><br /></td></tr>
<tr class="separator:gab69180e63aeb3ba766d253dac3665dd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20f1e303fb20029fec7158f951171d0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga20f1e303fb20029fec7158f951171d0d">STM8_MEM_POINTER_T</a>&#160;&#160;&#160;uint16_t</td></tr>
<tr class="memdesc:ga20f1e303fb20029fec7158f951171d0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">address variable type  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga20f1e303fb20029fec7158f951171d0d">More...</a><br /></td></tr>
<tr class="separator:ga20f1e303fb20029fec7158f951171d0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac71ae9e2636f338ab99462fee142ff8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gac71ae9e2636f338ab99462fee142ff8a">ISR_HANDLER</a>(func,  irq)&#160;&#160;&#160;void func(void) __interrupt(irq)</td></tr>
<tr class="memdesc:gac71ae9e2636f338ab99462fee142ff8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">handler for interrupt service routine  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gac71ae9e2636f338ab99462fee142ff8a">More...</a><br /></td></tr>
<tr class="separator:gac71ae9e2636f338ab99462fee142ff8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81cb997f3c72f8b2329819e29af6fdc5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga81cb997f3c72f8b2329819e29af6fdc5">ISR_HANDLER_TRAP</a>(func)&#160;&#160;&#160;void func() __trap</td></tr>
<tr class="memdesc:ga81cb997f3c72f8b2329819e29af6fdc5"><td class="mdescLeft">&#160;</td><td class="mdescRight">handler for trap service routine  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga81cb997f3c72f8b2329819e29af6fdc5">More...</a><br /></td></tr>
<tr class="separator:ga81cb997f3c72f8b2329819e29af6fdc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad99fda6bb7696991797c925f968234b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gad99fda6bb7696991797c925f968234b9">NOP</a>()&#160;&#160;&#160;__asm__(&quot;nop&quot;)</td></tr>
<tr class="memdesc:gad99fda6bb7696991797c925f968234b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">perform a nop() operation (=minimum delay)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gad99fda6bb7696991797c925f968234b9">More...</a><br /></td></tr>
<tr class="separator:gad99fda6bb7696991797c925f968234b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac136489c5ba4794566532004267967f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gac136489c5ba4794566532004267967f8">DISABLE_INTERRUPTS</a>()&#160;&#160;&#160;__asm__(&quot;sim&quot;)</td></tr>
<tr class="memdesc:gac136489c5ba4794566532004267967f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">disable interrupt handling  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gac136489c5ba4794566532004267967f8">More...</a><br /></td></tr>
<tr class="separator:gac136489c5ba4794566532004267967f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ca2cec1256c982e354114e155314354"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga7ca2cec1256c982e354114e155314354">ENABLE_INTERRUPTS</a>()&#160;&#160;&#160;__asm__(&quot;rim&quot;)</td></tr>
<tr class="memdesc:ga7ca2cec1256c982e354114e155314354"><td class="mdescLeft">&#160;</td><td class="mdescRight">enable interrupt handling  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga7ca2cec1256c982e354114e155314354">More...</a><br /></td></tr>
<tr class="separator:ga7ca2cec1256c982e354114e155314354"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa30e473ec4a616bd5bbbe41e014203a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaa30e473ec4a616bd5bbbe41e014203a2">TRIGGER_TRAP</a>&#160;&#160;&#160;__asm__(&quot;trap&quot;)</td></tr>
<tr class="memdesc:gaa30e473ec4a616bd5bbbe41e014203a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">trigger a trap (=soft interrupt) e.g. for EMC robustness (see AN1015)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gaa30e473ec4a616bd5bbbe41e014203a2">More...</a><br /></td></tr>
<tr class="separator:gaa30e473ec4a616bd5bbbe41e014203a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga005ed1b077a9da0cd4b368e52054120d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga005ed1b077a9da0cd4b368e52054120d">WAIT_FOR_INTERRUPT</a>()&#160;&#160;&#160;__asm__(&quot;wfi&quot;)</td></tr>
<tr class="memdesc:ga005ed1b077a9da0cd4b368e52054120d"><td class="mdescLeft">&#160;</td><td class="mdescRight">stop code execution and wait for interrupt  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga005ed1b077a9da0cd4b368e52054120d">More...</a><br /></td></tr>
<tr class="separator:ga005ed1b077a9da0cd4b368e52054120d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21e7cca4a83cfcfc857a55474fceeaa4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga21e7cca4a83cfcfc857a55474fceeaa4">ENTER_HALT</a>()&#160;&#160;&#160;__asm__(&quot;halt&quot;)</td></tr>
<tr class="memdesc:ga21e7cca4a83cfcfc857a55474fceeaa4"><td class="mdescLeft">&#160;</td><td class="mdescRight">put controller to HALT mode  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga21e7cca4a83cfcfc857a55474fceeaa4">More...</a><br /></td></tr>
<tr class="separator:ga21e7cca4a83cfcfc857a55474fceeaa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f3754e033deb3bae76086aa8c9d9ac8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga5f3754e033deb3bae76086aa8c9d9ac8">SW_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___s_t_m8_t_l5_x.html#ga1ab816af607b32f66b1546d9b24792f0">_WWDG_CR</a> = <a class="el" href="group___s_t_m8_t_l5_x.html#gadb4ce57fbd4daeb110d66fef96a2b011">_WWDG_CR_WDGA</a>)</td></tr>
<tr class="memdesc:ga5f3754e033deb3bae76086aa8c9d9ac8"><td class="mdescLeft">&#160;</td><td class="mdescRight">reset controller via WWDG module  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga5f3754e033deb3bae76086aa8c9d9ac8">More...</a><br /></td></tr>
<tr class="separator:ga5f3754e033deb3bae76086aa8c9d9ac8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71c13b591e31e775a43f76d75390ad66"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">_BITS</a>&#160;&#160;&#160;unsigned int</td></tr>
<tr class="memdesc:ga71c13b591e31e775a43f76d75390ad66"><td class="mdescLeft">&#160;</td><td class="mdescRight">data type in bit structs (follow C90 standard)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga71c13b591e31e775a43f76d75390ad66">More...</a><br /></td></tr>
<tr class="separator:ga71c13b591e31e775a43f76d75390ad66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2a3629fd36066aaa3b7191062dc9a1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(type,  addr)&#160;&#160;&#160;(*((volatile type*) (addr)))</td></tr>
<tr class="memdesc:gaa2a3629fd36066aaa3b7191062dc9a1a"><td class="mdescLeft">&#160;</td><td class="mdescRight">peripheral register  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gaa2a3629fd36066aaa3b7191062dc9a1a">More...</a><br /></td></tr>
<tr class="separator:gaa2a3629fd36066aaa3b7191062dc9a1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5cbd1e8b1d43a2bacbc0c7a9bea375e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gab5cbd1e8b1d43a2bacbc0c7a9bea375e">_UID</a>(N)&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga55285003ad24bbe5a86e94f3a731ccef">UID_AddressBase</a>+N)</td></tr>
<tr class="memdesc:gab5cbd1e8b1d43a2bacbc0c7a9bea375e"><td class="mdescLeft">&#160;</td><td class="mdescRight">read unique identifier byte N  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gab5cbd1e8b1d43a2bacbc0c7a9bea375e">More...</a><br /></td></tr>
<tr class="separator:gab5cbd1e8b1d43a2bacbc0c7a9bea375e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6472466b02bdb1482aba206e4d597180"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga6472466b02bdb1482aba206e4d597180">_DEVID</a>(N)&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga616dd807402c5d832bf1bf32b481daae">DEVID_AddressBase</a>+N)</td></tr>
<tr class="memdesc:ga6472466b02bdb1482aba206e4d597180"><td class="mdescLeft">&#160;</td><td class="mdescRight">read device identifier byte N  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga6472466b02bdb1482aba206e4d597180">More...</a><br /></td></tr>
<tr class="separator:ga6472466b02bdb1482aba206e4d597180"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c8939b36783781bcad22591f9140724"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga1c8939b36783781bcad22591f9140724">__AWU_VECTOR__</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga1c8939b36783781bcad22591f9140724"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq1 - Auto Wake Up from Halt interrupt (AWU)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga1c8939b36783781bcad22591f9140724">More...</a><br /></td></tr>
<tr class="separator:ga1c8939b36783781bcad22591f9140724"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea2c25808a94983dc377dc2944bc0e7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaea2c25808a94983dc377dc2944bc0e7d">__CLK_VECTOR__</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:gaea2c25808a94983dc377dc2944bc0e7d"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq2 - Clock controller interrupt  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gaea2c25808a94983dc377dc2944bc0e7d">More...</a><br /></td></tr>
<tr class="separator:gaea2c25808a94983dc377dc2944bc0e7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafba99aabdc0cc0177bf54c1b9ac144d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gafba99aabdc0cc0177bf54c1b9ac144d0">__PORT0_VECTOR__</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:gafba99aabdc0cc0177bf54c1b9ac144d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq3 - External interrupt port 0  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gafba99aabdc0cc0177bf54c1b9ac144d0">More...</a><br /></td></tr>
<tr class="separator:gafba99aabdc0cc0177bf54c1b9ac144d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2030402a1f337acbf8e6c271841b744e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga2030402a1f337acbf8e6c271841b744e">__AUXTIM_VECTOR__</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:ga2030402a1f337acbf8e6c271841b744e"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq4 - Auxiliary timer interrupt  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga2030402a1f337acbf8e6c271841b744e">More...</a><br /></td></tr>
<tr class="separator:ga2030402a1f337acbf8e6c271841b744e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf01f5eda328c3375cb6c86e56487cb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gadf01f5eda328c3375cb6c86e56487cb6">__PORT2_VECTOR__</a>&#160;&#160;&#160;5</td></tr>
<tr class="memdesc:gadf01f5eda328c3375cb6c86e56487cb6"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq5 - External interrupt port 2  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gadf01f5eda328c3375cb6c86e56487cb6">More...</a><br /></td></tr>
<tr class="separator:gadf01f5eda328c3375cb6c86e56487cb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0614177f0e27594c13f8ffbdf64dcfba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga0614177f0e27594c13f8ffbdf64dcfba">__SMED0_VECTOR__</a>&#160;&#160;&#160;6</td></tr>
<tr class="memdesc:ga0614177f0e27594c13f8ffbdf64dcfba"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq6 - SMED-0 interrupt  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga0614177f0e27594c13f8ffbdf64dcfba">More...</a><br /></td></tr>
<tr class="separator:ga0614177f0e27594c13f8ffbdf64dcfba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac81b89a190e745ba75a63ba228562170"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gac81b89a190e745ba75a63ba228562170">__SMED1_VECTOR__</a>&#160;&#160;&#160;7</td></tr>
<tr class="memdesc:gac81b89a190e745ba75a63ba228562170"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq7 - SMED-1 control logic interrupt  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gac81b89a190e745ba75a63ba228562170">More...</a><br /></td></tr>
<tr class="separator:gac81b89a190e745ba75a63ba228562170"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b973f0a4dfa8e9073643461c81cbc52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga0b973f0a4dfa8e9073643461c81cbc52">__SMED2_VECTOR__</a>&#160;&#160;&#160;15</td></tr>
<tr class="memdesc:ga0b973f0a4dfa8e9073643461c81cbc52"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq15 - SMED-2 control logic interrupt  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga0b973f0a4dfa8e9073643461c81cbc52">More...</a><br /></td></tr>
<tr class="separator:ga0b973f0a4dfa8e9073643461c81cbc52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga955a59cf12c0ac1ee0bea9ccfd2f2c48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga955a59cf12c0ac1ee0bea9ccfd2f2c48">__SMED3_VECTOR__</a>&#160;&#160;&#160;16</td></tr>
<tr class="memdesc:ga955a59cf12c0ac1ee0bea9ccfd2f2c48"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq16 - SMED-3 control logic interrupt  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga955a59cf12c0ac1ee0bea9ccfd2f2c48">More...</a><br /></td></tr>
<tr class="separator:ga955a59cf12c0ac1ee0bea9ccfd2f2c48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32c810f70efa427bea0d226049e0132d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga32c810f70efa427bea0d226049e0132d">__UART_TXE_VECTOR__</a>&#160;&#160;&#160;17</td></tr>
<tr class="memdesc:ga32c810f70efa427bea0d226049e0132d"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq17 - UART send (TX empty) interrupt  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga32c810f70efa427bea0d226049e0132d">More...</a><br /></td></tr>
<tr class="separator:ga32c810f70efa427bea0d226049e0132d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa458a58a97dbba6f86398d33ca53bb47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaa458a58a97dbba6f86398d33ca53bb47">__UART_RXF_VECTOR__</a>&#160;&#160;&#160;18</td></tr>
<tr class="memdesc:gaa458a58a97dbba6f86398d33ca53bb47"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq18 - UART receive (RX full) interrupt  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gaa458a58a97dbba6f86398d33ca53bb47">More...</a><br /></td></tr>
<tr class="separator:gaa458a58a97dbba6f86398d33ca53bb47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f5f7f387ab84a66166d97d86313fc02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga5f5f7f387ab84a66166d97d86313fc02">__I2C_VECTOR__</a>&#160;&#160;&#160;19</td></tr>
<tr class="memdesc:ga5f5f7f387ab84a66166d97d86313fc02"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq19 - I2C interrupt  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga5f5f7f387ab84a66166d97d86313fc02">More...</a><br /></td></tr>
<tr class="separator:ga5f5f7f387ab84a66166d97d86313fc02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84fe2b369eefba2de012a1173c761ecd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga84fe2b369eefba2de012a1173c761ecd">__ADC_VECTOR__</a>&#160;&#160;&#160;22</td></tr>
<tr class="memdesc:ga84fe2b369eefba2de012a1173c761ecd"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq22 - ADC end of conversion interrupt  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga84fe2b369eefba2de012a1173c761ecd">More...</a><br /></td></tr>
<tr class="separator:ga84fe2b369eefba2de012a1173c761ecd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7a711b1d0be164e9a5602611e82b188"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gab7a711b1d0be164e9a5602611e82b188">__SYSTIM_UPD_OVF_VECTOR__</a>&#160;&#160;&#160;23</td></tr>
<tr class="memdesc:gab7a711b1d0be164e9a5602611e82b188"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq23 - system timer Update/overflow interrupt  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gab7a711b1d0be164e9a5602611e82b188">More...</a><br /></td></tr>
<tr class="separator:gab7a711b1d0be164e9a5602611e82b188"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fa9842adeda8fdb5e6d550adbb7aaa8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga2fa9842adeda8fdb5e6d550adbb7aaa8">__FLASH_VECTOR__</a>&#160;&#160;&#160;24</td></tr>
<tr class="memdesc:ga2fa9842adeda8fdb5e6d550adbb7aaa8"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq24 - flash interrupt  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga2fa9842adeda8fdb5e6d550adbb7aaa8">More...</a><br /></td></tr>
<tr class="separator:ga2fa9842adeda8fdb5e6d550adbb7aaa8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2dbfd8c3a624af4833c1fe9bd83599b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga2dbfd8c3a624af4833c1fe9bd83599b0">__DALI_VECTOR__</a>&#160;&#160;&#160;25</td></tr>
<tr class="memdesc:ga2dbfd8c3a624af4833c1fe9bd83599b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq25 - DALI interrupt line  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga2dbfd8c3a624af4833c1fe9bd83599b0">More...</a><br /></td></tr>
<tr class="separator:ga2dbfd8c3a624af4833c1fe9bd83599b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga429d8b4a9af7707931e636e7a4864335"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga429d8b4a9af7707931e636e7a4864335">__SMED4_VECTOR__</a>&#160;&#160;&#160;26</td></tr>
<tr class="memdesc:ga429d8b4a9af7707931e636e7a4864335"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq26 - SMED-3 control logic interrupt  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga429d8b4a9af7707931e636e7a4864335">More...</a><br /></td></tr>
<tr class="separator:ga429d8b4a9af7707931e636e7a4864335"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0671ea01c4843cd49d69d0ad5cfb27b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga0671ea01c4843cd49d69d0ad5cfb27b0">__SMED5_VECTOR__</a>&#160;&#160;&#160;27</td></tr>
<tr class="memdesc:ga0671ea01c4843cd49d69d0ad5cfb27b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">irq27 - SMED-4 control logic interrupt  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga0671ea01c4843cd49d69d0ad5cfb27b0">More...</a><br /></td></tr>
<tr class="separator:ga0671ea01c4843cd49d69d0ad5cfb27b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c135f66cd3457c165de8417c8ce30f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga6c135f66cd3457c165de8417c8ce30f3">_PORT_ODR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga6c135f66cd3457c165de8417c8ce30f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">PORTx output register reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga6c135f66cd3457c165de8417c8ce30f3">More...</a><br /></td></tr>
<tr class="separator:ga6c135f66cd3457c165de8417c8ce30f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaab54fa8da2b3f5774fda6c37d0f4326"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaaab54fa8da2b3f5774fda6c37d0f4326">_PORT_DDR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gaaab54fa8da2b3f5774fda6c37d0f4326"><td class="mdescLeft">&#160;</td><td class="mdescRight">PORTx direction register reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gaaab54fa8da2b3f5774fda6c37d0f4326">More...</a><br /></td></tr>
<tr class="separator:gaaab54fa8da2b3f5774fda6c37d0f4326"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e9923c7a6fdc9555d181bba675084a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga7e9923c7a6fdc9555d181bba675084a8">_PORT_CR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga7e9923c7a6fdc9555d181bba675084a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">PORTx control register 1 reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga7e9923c7a6fdc9555d181bba675084a8">More...</a><br /></td></tr>
<tr class="separator:ga7e9923c7a6fdc9555d181bba675084a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90f640195df00b22a5c2dc2aada9b0ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga90f640195df00b22a5c2dc2aada9b0ce">_PORT_CR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga90f640195df00b22a5c2dc2aada9b0ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">PORTx control register 2 reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga90f640195df00b22a5c2dc2aada9b0ce">More...</a><br /></td></tr>
<tr class="separator:ga90f640195df00b22a5c2dc2aada9b0ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdf0fd8e95a02859b5dddebc0c6888b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gafdf0fd8e95a02859b5dddebc0c6888b5">_PORT_PIN0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gafdf0fd8e95a02859b5dddebc0c6888b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">PORTx bit mask for pin 0 (in _PORTx_ODR, _PORTx_IDR, _PORTx_DDR, _PORTx_CR1, _PORTx_CR2)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gafdf0fd8e95a02859b5dddebc0c6888b5">More...</a><br /></td></tr>
<tr class="separator:gafdf0fd8e95a02859b5dddebc0c6888b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c1630e28e272ab2583f2818775b267c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3c1630e28e272ab2583f2818775b267c">_PORT_PIN1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga3c1630e28e272ab2583f2818775b267c"><td class="mdescLeft">&#160;</td><td class="mdescRight">PORTx bit mask for pin 1 (in _PORTx_ODR, _PORTx_IDR, _PORTx_DDR, _PORTx_CR1, _PORTx_CR2)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga3c1630e28e272ab2583f2818775b267c">More...</a><br /></td></tr>
<tr class="separator:ga3c1630e28e272ab2583f2818775b267c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1dc29d07f2f157b3379f6fb8793966c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga1dc29d07f2f157b3379f6fb8793966c0">_PORT_PIN2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga1dc29d07f2f157b3379f6fb8793966c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">PORTx bit mask for pin 2 (in _PORTx_ODR, _PORTx_IDR, _PORTx_DDR, _PORTx_CR1, _PORTx_CR2)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga1dc29d07f2f157b3379f6fb8793966c0">More...</a><br /></td></tr>
<tr class="separator:ga1dc29d07f2f157b3379f6fb8793966c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac297ba2a0f728978270068f807151d33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gac297ba2a0f728978270068f807151d33">_PORT_PIN3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gac297ba2a0f728978270068f807151d33"><td class="mdescLeft">&#160;</td><td class="mdescRight">PORTx bit mask for pin 3 (in _PORTx_ODR, _PORTx_IDR, _PORTx_DDR, _PORTx_CR1, _PORTx_CR2)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gac297ba2a0f728978270068f807151d33">More...</a><br /></td></tr>
<tr class="separator:gac297ba2a0f728978270068f807151d33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ac6296f2c98a84a00dc1ec5b5b6c8e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga6ac6296f2c98a84a00dc1ec5b5b6c8e5">_PORT_PIN4</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga6ac6296f2c98a84a00dc1ec5b5b6c8e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">PORTx bit mask for pin 4 (in _PORTx_ODR, _PORTx_IDR, _PORTx_DDR, _PORTx_CR1, _PORTx_CR2)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga6ac6296f2c98a84a00dc1ec5b5b6c8e5">More...</a><br /></td></tr>
<tr class="separator:ga6ac6296f2c98a84a00dc1ec5b5b6c8e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06906795786eb83d272ba6ef5632aa3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga06906795786eb83d272ba6ef5632aa3d">_PORT_PIN5</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga06906795786eb83d272ba6ef5632aa3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">PORTx bit mask for pin 5 (in _PORTx_ODR, _PORTx_IDR, _PORTx_DDR, _PORTx_CR1, _PORTx_CR2)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga06906795786eb83d272ba6ef5632aa3d">More...</a><br /></td></tr>
<tr class="separator:ga06906795786eb83d272ba6ef5632aa3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed70079bee0ac10eb65de61a40e30384"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaed70079bee0ac10eb65de61a40e30384">_PORT_PIN6</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gaed70079bee0ac10eb65de61a40e30384"><td class="mdescLeft">&#160;</td><td class="mdescRight">PORTx bit mask for pin 6 (in _PORTx_ODR, _PORTx_IDR, _PORTx_DDR, _PORTx_CR1, _PORTx_CR2)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gaed70079bee0ac10eb65de61a40e30384">More...</a><br /></td></tr>
<tr class="separator:gaed70079bee0ac10eb65de61a40e30384"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae95f30db839768da616bc9d7674b6ff3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gae95f30db839768da616bc9d7674b6ff3">_PORT_PIN7</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gae95f30db839768da616bc9d7674b6ff3"><td class="mdescLeft">&#160;</td><td class="mdescRight">PORTx bit mask for pin 7 (in _PORTx_ODR, _PORTx_IDR, _PORTx_DDR, _PORTx_CR1, _PORTx_CR2)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gae95f30db839768da616bc9d7674b6ff3">More...</a><br /></td></tr>
<tr class="separator:gae95f30db839768da616bc9d7674b6ff3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6bc1fa12031c2315dd467eccef6be27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gae6bc1fa12031c2315dd467eccef6be27">_MSC</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___m_s_c__t">_MSC_t</a>,   <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>)</td></tr>
<tr class="memdesc:gae6bc1fa12031c2315dd467eccef6be27"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSC misc register struct/bit access.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gae6bc1fa12031c2315dd467eccef6be27">More...</a><br /></td></tr>
<tr class="separator:gae6bc1fa12031c2315dd467eccef6be27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a96c89ae60588b68ccabc2929fced82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3a96c89ae60588b68ccabc2929fced82">_MSC_CFGP00</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:ga3a96c89ae60588b68ccabc2929fced82"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSC port 0 interrupt control 0.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga3a96c89ae60588b68ccabc2929fced82">More...</a><br /></td></tr>
<tr class="separator:ga3a96c89ae60588b68ccabc2929fced82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab782cf3a23c7cc1e043f1c4488bdfd9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gab782cf3a23c7cc1e043f1c4488bdfd9a">_MSC_CFGP01</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x01)</td></tr>
<tr class="memdesc:gab782cf3a23c7cc1e043f1c4488bdfd9a"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSC port 0 interrupt control 1.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gab782cf3a23c7cc1e043f1c4488bdfd9a">More...</a><br /></td></tr>
<tr class="separator:gab782cf3a23c7cc1e043f1c4488bdfd9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ff4012792ca73a700292c6df1bc1043"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga2ff4012792ca73a700292c6df1bc1043">_MSC_CFGP02</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x02)</td></tr>
<tr class="memdesc:ga2ff4012792ca73a700292c6df1bc1043"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSC port 0 interrupt control 2.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga2ff4012792ca73a700292c6df1bc1043">More...</a><br /></td></tr>
<tr class="separator:ga2ff4012792ca73a700292c6df1bc1043"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4951e0307ef8b4524cad2cbb0d48d43d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga4951e0307ef8b4524cad2cbb0d48d43d">_MSC_CFGP03</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x03)</td></tr>
<tr class="memdesc:ga4951e0307ef8b4524cad2cbb0d48d43d"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSC port 0 interrupt control 3.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga4951e0307ef8b4524cad2cbb0d48d43d">More...</a><br /></td></tr>
<tr class="separator:ga4951e0307ef8b4524cad2cbb0d48d43d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafa59a8d8716bf28668fb402b1149e61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaafa59a8d8716bf28668fb402b1149e61">_MSC_CFGP04</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x04)</td></tr>
<tr class="memdesc:gaafa59a8d8716bf28668fb402b1149e61"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSC port 0 interrupt control 4.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gaafa59a8d8716bf28668fb402b1149e61">More...</a><br /></td></tr>
<tr class="separator:gaafa59a8d8716bf28668fb402b1149e61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga586116ae1e11c072a4cbdbf4411dd4dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga586116ae1e11c072a4cbdbf4411dd4dd">_MSC_CFGP05</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x05)</td></tr>
<tr class="memdesc:ga586116ae1e11c072a4cbdbf4411dd4dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSC port 0 interrupt control 5.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga586116ae1e11c072a4cbdbf4411dd4dd">More...</a><br /></td></tr>
<tr class="separator:ga586116ae1e11c072a4cbdbf4411dd4dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8170219bd6fcda99a2f2b25cee25fcbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga8170219bd6fcda99a2f2b25cee25fcbb">_MSC_CFGP20</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x06)</td></tr>
<tr class="memdesc:ga8170219bd6fcda99a2f2b25cee25fcbb"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSC port 2 interrupt control 0.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga8170219bd6fcda99a2f2b25cee25fcbb">More...</a><br /></td></tr>
<tr class="separator:ga8170219bd6fcda99a2f2b25cee25fcbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90194c566e9ff40a5d1daa93c14801bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga90194c566e9ff40a5d1daa93c14801bc">_MSC_CFGP21</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x07)</td></tr>
<tr class="memdesc:ga90194c566e9ff40a5d1daa93c14801bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSC port 2 interrupt control 1.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga90194c566e9ff40a5d1daa93c14801bc">More...</a><br /></td></tr>
<tr class="separator:ga90194c566e9ff40a5d1daa93c14801bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade096fbff8f8b89e95d913d155197a6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gade096fbff8f8b89e95d913d155197a6b">_MSC_CFGP22</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x08)</td></tr>
<tr class="memdesc:gade096fbff8f8b89e95d913d155197a6b"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSC port 2 interrupt control 2.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gade096fbff8f8b89e95d913d155197a6b">More...</a><br /></td></tr>
<tr class="separator:gade096fbff8f8b89e95d913d155197a6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9de1842981b0e053af88d3291dc5aebb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga9de1842981b0e053af88d3291dc5aebb">_MSC_CFGP23</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x09)</td></tr>
<tr class="memdesc:ga9de1842981b0e053af88d3291dc5aebb"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSC port 2 interrupt control 3.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga9de1842981b0e053af88d3291dc5aebb">More...</a><br /></td></tr>
<tr class="separator:ga9de1842981b0e053af88d3291dc5aebb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4f57bb73b5bd4a3c997a49cd4a94f4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaa4f57bb73b5bd4a3c997a49cd4a94f4e">_MSC_CFGP24</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x0A)</td></tr>
<tr class="memdesc:gaa4f57bb73b5bd4a3c997a49cd4a94f4e"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSC port 2 interrupt control 4.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gaa4f57bb73b5bd4a3c997a49cd4a94f4e">More...</a><br /></td></tr>
<tr class="separator:gaa4f57bb73b5bd4a3c997a49cd4a94f4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf73a129a7ad9fd05d12250fe1b23f7b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaf73a129a7ad9fd05d12250fe1b23f7b5">_MSC_CFGP25</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x0B)</td></tr>
<tr class="memdesc:gaf73a129a7ad9fd05d12250fe1b23f7b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSC port 2 interrupt control 5.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gaf73a129a7ad9fd05d12250fe1b23f7b5">More...</a><br /></td></tr>
<tr class="separator:gaf73a129a7ad9fd05d12250fe1b23f7b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf93dd12c7094f67fc83315ad99041d56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaf93dd12c7094f67fc83315ad99041d56">_MSC_STSP0</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x0C)</td></tr>
<tr class="memdesc:gaf93dd12c7094f67fc83315ad99041d56"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSC port 0 interrupt status.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gaf93dd12c7094f67fc83315ad99041d56">More...</a><br /></td></tr>
<tr class="separator:gaf93dd12c7094f67fc83315ad99041d56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad540233244eb0b8423224915030a0c9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gad540233244eb0b8423224915030a0c9f">_MSC_STSP2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x0D)</td></tr>
<tr class="memdesc:gad540233244eb0b8423224915030a0c9f"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSC port 2 interrupt status.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gad540233244eb0b8423224915030a0c9f">More...</a><br /></td></tr>
<tr class="separator:gad540233244eb0b8423224915030a0c9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5a7783ca0d091f72e2895b62b6ce53e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaa5a7783ca0d091f72e2895b62b6ce53e">_MSC_INPP2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x0E)</td></tr>
<tr class="memdesc:gaa5a7783ca0d091f72e2895b62b6ce53e"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSC port 2 input data register.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gaa5a7783ca0d091f72e2895b62b6ce53e">More...</a><br /></td></tr>
<tr class="separator:gaa5a7783ca0d091f72e2895b62b6ce53e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d1e594210e1708176dcaf66ccf8c404"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga7d1e594210e1708176dcaf66ccf8c404">_MSC_DACCTR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x10)</td></tr>
<tr class="memdesc:ga7d1e594210e1708176dcaf66ccf8c404"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSC DAC &amp; comparator control register.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga7d1e594210e1708176dcaf66ccf8c404">More...</a><br /></td></tr>
<tr class="separator:ga7d1e594210e1708176dcaf66ccf8c404"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf07bb09fd1ff5073d1c829c4f8c932a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gacf07bb09fd1ff5073d1c829c4f8c932a">_MSC_DACIN0</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x11)</td></tr>
<tr class="memdesc:gacf07bb09fd1ff5073d1c829c4f8c932a"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSC DAC0 input data register.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gacf07bb09fd1ff5073d1c829c4f8c932a">More...</a><br /></td></tr>
<tr class="separator:gacf07bb09fd1ff5073d1c829c4f8c932a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fa21d70d5fb1c215a15919d07a72ca9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga1fa21d70d5fb1c215a15919d07a72ca9">_MSC_DACIN1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x12)</td></tr>
<tr class="memdesc:ga1fa21d70d5fb1c215a15919d07a72ca9"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSC DAC1 input data register.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga1fa21d70d5fb1c215a15919d07a72ca9">More...</a><br /></td></tr>
<tr class="separator:ga1fa21d70d5fb1c215a15919d07a72ca9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38262482849d1e927134f36eb7ef65a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga38262482849d1e927134f36eb7ef65a4">_MSC_DACIN2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x13)</td></tr>
<tr class="memdesc:ga38262482849d1e927134f36eb7ef65a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSC DAC2 input data register.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga38262482849d1e927134f36eb7ef65a4">More...</a><br /></td></tr>
<tr class="separator:ga38262482849d1e927134f36eb7ef65a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa95c4f719d620e98ee3eff62d38b4ccc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaa95c4f719d620e98ee3eff62d38b4ccc">_MSC_DACIN3</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x14)</td></tr>
<tr class="memdesc:gaa95c4f719d620e98ee3eff62d38b4ccc"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSC DAC3 input data register.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gaa95c4f719d620e98ee3eff62d38b4ccc">More...</a><br /></td></tr>
<tr class="separator:gaa95c4f719d620e98ee3eff62d38b4ccc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70fc2b7a43d1d95af64578d5db08e98a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga70fc2b7a43d1d95af64578d5db08e98a">_MSC_SMDCFG01</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x15)</td></tr>
<tr class="memdesc:ga70fc2b7a43d1d95af64578d5db08e98a"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSC SMED0 &amp; SMED1 global configuration register.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga70fc2b7a43d1d95af64578d5db08e98a">More...</a><br /></td></tr>
<tr class="separator:ga70fc2b7a43d1d95af64578d5db08e98a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3454fc65b0c3107171717746368ab71f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3454fc65b0c3107171717746368ab71f">_MSC_SMDCFG23</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x16)</td></tr>
<tr class="memdesc:ga3454fc65b0c3107171717746368ab71f"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSC SMED2 &amp; SMED3 global configuration register.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga3454fc65b0c3107171717746368ab71f">More...</a><br /></td></tr>
<tr class="separator:ga3454fc65b0c3107171717746368ab71f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad25024257fad761d8f78b64e2d7c460a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gad25024257fad761d8f78b64e2d7c460a">_MSC_SMDCFG45</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x17)</td></tr>
<tr class="memdesc:gad25024257fad761d8f78b64e2d7c460a"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSC SMED4 &amp; SMED5 global configuration register.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gad25024257fad761d8f78b64e2d7c460a">More...</a><br /></td></tr>
<tr class="separator:gad25024257fad761d8f78b64e2d7c460a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87f2a8a388bf824fe1539af8fc42726a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga87f2a8a388bf824fe1539af8fc42726a">_MSC_SMSWEV</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x18)</td></tr>
<tr class="memdesc:ga87f2a8a388bf824fe1539af8fc42726a"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSC SMEDs software events.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga87f2a8a388bf824fe1539af8fc42726a">More...</a><br /></td></tr>
<tr class="separator:ga87f2a8a388bf824fe1539af8fc42726a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c28b31f686cfc0482eb13a72114c728"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga4c28b31f686cfc0482eb13a72114c728">_MSC_SMUNLOCK</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x19)</td></tr>
<tr class="memdesc:ga4c28b31f686cfc0482eb13a72114c728"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSC SMEDs unlock register.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga4c28b31f686cfc0482eb13a72114c728">More...</a><br /></td></tr>
<tr class="separator:ga4c28b31f686cfc0482eb13a72114c728"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c93d5fe49550de3de77255e3db887fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga5c93d5fe49550de3de77255e3db887fa">_MSC_CBOXS0</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x1A)</td></tr>
<tr class="memdesc:ga5c93d5fe49550de3de77255e3db887fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSC connection matrix selection for SMED0.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga5c93d5fe49550de3de77255e3db887fa">More...</a><br /></td></tr>
<tr class="separator:ga5c93d5fe49550de3de77255e3db887fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0851a8f5913e3b3a367c4793710d07a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga0851a8f5913e3b3a367c4793710d07a2">_MSC_CBOXS1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x1B)</td></tr>
<tr class="memdesc:ga0851a8f5913e3b3a367c4793710d07a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSC connection matrix selection for SMED1.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga0851a8f5913e3b3a367c4793710d07a2">More...</a><br /></td></tr>
<tr class="separator:ga0851a8f5913e3b3a367c4793710d07a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff3fe3d2b2f8b5f36f5917c0b840e510"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaff3fe3d2b2f8b5f36f5917c0b840e510">_MSC_CBOXS2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x1C)</td></tr>
<tr class="memdesc:gaff3fe3d2b2f8b5f36f5917c0b840e510"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSC connection matrix selection for SMED2.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gaff3fe3d2b2f8b5f36f5917c0b840e510">More...</a><br /></td></tr>
<tr class="separator:gaff3fe3d2b2f8b5f36f5917c0b840e510"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94b2c36d1f9ad0d7d0573fc98c5cfaf1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga94b2c36d1f9ad0d7d0573fc98c5cfaf1">_MSC_CBOXS3</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x1D)</td></tr>
<tr class="memdesc:ga94b2c36d1f9ad0d7d0573fc98c5cfaf1"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSC connection matrix selection for SMED3.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga94b2c36d1f9ad0d7d0573fc98c5cfaf1">More...</a><br /></td></tr>
<tr class="separator:ga94b2c36d1f9ad0d7d0573fc98c5cfaf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ac1d0d6c3e899c42610349aefde6eac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga1ac1d0d6c3e899c42610349aefde6eac">_MSC_CBOXS4</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x1E)</td></tr>
<tr class="memdesc:ga1ac1d0d6c3e899c42610349aefde6eac"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSC connection matrix selection for SMED4.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga1ac1d0d6c3e899c42610349aefde6eac">More...</a><br /></td></tr>
<tr class="separator:ga1ac1d0d6c3e899c42610349aefde6eac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13c688a61e89591823643ee90f3a4cd0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga13c688a61e89591823643ee90f3a4cd0">_MSC_CBOXS5</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x1F)</td></tr>
<tr class="memdesc:ga13c688a61e89591823643ee90f3a4cd0"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSC connection matrix selection for SMED5.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga13c688a61e89591823643ee90f3a4cd0">More...</a><br /></td></tr>
<tr class="separator:ga13c688a61e89591823643ee90f3a4cd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga268155482541b3d70c6a235b85b0d3d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga268155482541b3d70c6a235b85b0d3d1">_MSC_IOMXSMD</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x20)</td></tr>
<tr class="memdesc:ga268155482541b3d70c6a235b85b0d3d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSC SMED I/O MUX control register.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga268155482541b3d70c6a235b85b0d3d1">More...</a><br /></td></tr>
<tr class="separator:ga268155482541b3d70c6a235b85b0d3d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9b88b6867c72003301a00bd0b1b91b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gab9b88b6867c72003301a00bd0b1b91b5">_MSC_CFGP15</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x26)</td></tr>
<tr class="memdesc:gab9b88b6867c72003301a00bd0b1b91b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSC port 1 interrupt control 5 &amp; AUX timer register.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gab9b88b6867c72003301a00bd0b1b91b5">More...</a><br /></td></tr>
<tr class="separator:gab9b88b6867c72003301a00bd0b1b91b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9d574f54e9b8308e47ca53251a37f8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gae9d574f54e9b8308e47ca53251a37f8e">_MSC_STSP1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x27)</td></tr>
<tr class="memdesc:gae9d574f54e9b8308e47ca53251a37f8e"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSC port 1 &amp; AUX timer interrupt status register.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gae9d574f54e9b8308e47ca53251a37f8e">More...</a><br /></td></tr>
<tr class="separator:gae9d574f54e9b8308e47ca53251a37f8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacd6b1c1a149905c9d3714c4086883c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaacd6b1c1a149905c9d3714c4086883c6">_MSC_INPP3</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x29)</td></tr>
<tr class="memdesc:gaacd6b1c1a149905c9d3714c4086883c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSC port 3 (COMP) input register.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gaacd6b1c1a149905c9d3714c4086883c6">More...</a><br /></td></tr>
<tr class="separator:gaacd6b1c1a149905c9d3714c4086883c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cffd73108e5da27bd40af5ab41ee744"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga9cffd73108e5da27bd40af5ab41ee744">_MSC_IOMXP0</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x2A)</td></tr>
<tr class="memdesc:ga9cffd73108e5da27bd40af5ab41ee744"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSC port P0 alternate function MUX control register.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga9cffd73108e5da27bd40af5ab41ee744">More...</a><br /></td></tr>
<tr class="separator:ga9cffd73108e5da27bd40af5ab41ee744"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga315a52bb2b5f58ca03b11fc574f23fc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga315a52bb2b5f58ca03b11fc574f23fc6">_MSC_IOMXP1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x2B)</td></tr>
<tr class="memdesc:ga315a52bb2b5f58ca03b11fc574f23fc6"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSC port P1 alternate function MUX control register.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga315a52bb2b5f58ca03b11fc574f23fc6">More...</a><br /></td></tr>
<tr class="separator:ga315a52bb2b5f58ca03b11fc574f23fc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b06b5b6d47f459bd549d5743c290916"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga1b06b5b6d47f459bd549d5743c290916">_MSC_IDXADD</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x2C)</td></tr>
<tr class="memdesc:ga1b06b5b6d47f459bd549d5743c290916"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSC indirect address register.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga1b06b5b6d47f459bd549d5743c290916">More...</a><br /></td></tr>
<tr class="separator:ga1b06b5b6d47f459bd549d5743c290916"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32f70f3b921db32c855ba82bb74e50a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga32f70f3b921db32c855ba82bb74e50a0">_MSC_IDXDAT</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x2D)</td></tr>
<tr class="memdesc:ga32f70f3b921db32c855ba82bb74e50a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSC indirect data register.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga32f70f3b921db32c855ba82bb74e50a0">More...</a><br /></td></tr>
<tr class="separator:ga32f70f3b921db32c855ba82bb74e50a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72e7316d9abb6c8ba9b2ef21c7b863ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga72e7316d9abb6c8ba9b2ef21c7b863ce">_MSC_FTM0CKSEL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x2D)</td></tr>
<tr class="memdesc:ga72e7316d9abb6c8ba9b2ef21c7b863ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSC basic timer 1/0 source clock selection (indirect addressing via _MSC_IDXADD=0x00)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga72e7316d9abb6c8ba9b2ef21c7b863ce">More...</a><br /></td></tr>
<tr class="separator:ga72e7316d9abb6c8ba9b2ef21c7b863ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1466ce149e3e84f4eeb8c935e454494d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga1466ce149e3e84f4eeb8c935e454494d">_MSC_FTM0CKDIV</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x2D)</td></tr>
<tr class="memdesc:ga1466ce149e3e84f4eeb8c935e454494d"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSC basic timer 0 clock prescale (indirect addressing via _MSC_IDXADD=0x01)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga1466ce149e3e84f4eeb8c935e454494d">More...</a><br /></td></tr>
<tr class="separator:ga1466ce149e3e84f4eeb8c935e454494d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad070f65a423ac406b338a444ed0da07c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gad070f65a423ac406b338a444ed0da07c">_MSC_FTM0CONF</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x2D)</td></tr>
<tr class="memdesc:gad070f65a423ac406b338a444ed0da07c"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSC basic timer 0 counter value (indirect addressing via _MSC_IDXADD=0x02)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gad070f65a423ac406b338a444ed0da07c">More...</a><br /></td></tr>
<tr class="separator:gad070f65a423ac406b338a444ed0da07c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae847c2d78403fe76fff64a21d1a0335b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gae847c2d78403fe76fff64a21d1a0335b">_MSC_FTM1CKDIV</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x2D)</td></tr>
<tr class="memdesc:gae847c2d78403fe76fff64a21d1a0335b"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSC basic timer 1 clock prescale (indirect addressing via _MSC_IDXADD=0x03)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gae847c2d78403fe76fff64a21d1a0335b">More...</a><br /></td></tr>
<tr class="separator:gae847c2d78403fe76fff64a21d1a0335b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf31539523dccc156eec7b1497ae3b82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gabf31539523dccc156eec7b1497ae3b82">_MSC_FTM1CONF</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x2D)</td></tr>
<tr class="memdesc:gabf31539523dccc156eec7b1497ae3b82"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSC basic timer 1 counter value (indirect addressing via _MSC_IDXADD=0x04)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gabf31539523dccc156eec7b1497ae3b82">More...</a><br /></td></tr>
<tr class="separator:gabf31539523dccc156eec7b1497ae3b82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2ff5979dc650c90ecfa75188bedc40f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaa2ff5979dc650c90ecfa75188bedc40f">_MSC_DALICKSEL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x2D)</td></tr>
<tr class="memdesc:gaa2ff5979dc650c90ecfa75188bedc40f"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSC DALI clock selection (indirect addressing via _MSC_IDXADD=0x05)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gaa2ff5979dc650c90ecfa75188bedc40f">More...</a><br /></td></tr>
<tr class="separator:gaa2ff5979dc650c90ecfa75188bedc40f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d49019863f4f280aa26900fc6425809"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga7d49019863f4f280aa26900fc6425809">_MSC_DALICKDIV</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x2D)</td></tr>
<tr class="memdesc:ga7d49019863f4f280aa26900fc6425809"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSC DALI filter clock division factor (indirect addressing via _MSC_IDXADD=0x06)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga7d49019863f4f280aa26900fc6425809">More...</a><br /></td></tr>
<tr class="separator:ga7d49019863f4f280aa26900fc6425809"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ad8de67cde89c1f92ee7b8a57b0ded6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga1ad8de67cde89c1f92ee7b8a57b0ded6">_MSC_DALICONF</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x2D)</td></tr>
<tr class="memdesc:ga1ad8de67cde89c1f92ee7b8a57b0ded6"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSC DALI filter mode configuration (indirect addressing via _MSC_IDXADD=0x07)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga1ad8de67cde89c1f92ee7b8a57b0ded6">More...</a><br /></td></tr>
<tr class="separator:ga1ad8de67cde89c1f92ee7b8a57b0ded6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0fdf957d4517b9f0daabcd5c285eb78b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga0fdf957d4517b9f0daabcd5c285eb78b">_MSC_INPP2AUX1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x2D)</td></tr>
<tr class="memdesc:ga0fdf957d4517b9f0daabcd5c285eb78b"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSC INPP2 aux. register 1 (indirect addressing via _MSC_IDXADD=0x08)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga0fdf957d4517b9f0daabcd5c285eb78b">More...</a><br /></td></tr>
<tr class="separator:ga0fdf957d4517b9f0daabcd5c285eb78b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9a0a67b26155455ac689d1fed457cf4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gab9a0a67b26155455ac689d1fed457cf4">_MSC_INPP2AUX2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x2D)</td></tr>
<tr class="memdesc:gab9a0a67b26155455ac689d1fed457cf4"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSC INPP2 aux. register 2 (indirect addressing via _MSC_IDXADD=0x09)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gab9a0a67b26155455ac689d1fed457cf4">More...</a><br /></td></tr>
<tr class="separator:gab9a0a67b26155455ac689d1fed457cf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ecc1b5e75a5559f780c0ac84f390629"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga6ecc1b5e75a5559f780c0ac84f390629">_MSC_CFGP30</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x2D)</td></tr>
<tr class="memdesc:ga6ecc1b5e75a5559f780c0ac84f390629"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSC P3-0 control register input line (CMP0) (indirect addressing via _MSC_IDXADD=0x0E)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga6ecc1b5e75a5559f780c0ac84f390629">More...</a><br /></td></tr>
<tr class="separator:ga6ecc1b5e75a5559f780c0ac84f390629"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49fa07460e74543fc5605b997859dada"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga49fa07460e74543fc5605b997859dada">_MSC_CFGP31</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x2D)</td></tr>
<tr class="memdesc:ga49fa07460e74543fc5605b997859dada"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSC P3-1 control register input line (CMP1) (indirect addressing via _MSC_IDXADD=0x0F)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga49fa07460e74543fc5605b997859dada">More...</a><br /></td></tr>
<tr class="separator:ga49fa07460e74543fc5605b997859dada"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6c930f51015b8f9c88915f313075078"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gae6c930f51015b8f9c88915f313075078">_MSC_CFGP32</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x2D)</td></tr>
<tr class="memdesc:gae6c930f51015b8f9c88915f313075078"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSC P3-2 control register input line (CMP2) (indirect addressing via _MSC_IDXADD=0x10)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gae6c930f51015b8f9c88915f313075078">More...</a><br /></td></tr>
<tr class="separator:gae6c930f51015b8f9c88915f313075078"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga126c601170b6338976245f8a0fc73f99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga126c601170b6338976245f8a0fc73f99">_MSC_CFGP33</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x2D)</td></tr>
<tr class="memdesc:ga126c601170b6338976245f8a0fc73f99"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSC P3-3 control register input line (CMP3) (indirect addressing via _MSC_IDXADD=0x11)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga126c601170b6338976245f8a0fc73f99">More...</a><br /></td></tr>
<tr class="separator:ga126c601170b6338976245f8a0fc73f99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80da40596c79420dcd0e5bea3d19610b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga80da40596c79420dcd0e5bea3d19610b">_MSC_STSP3</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x2D)</td></tr>
<tr class="memdesc:ga80da40596c79420dcd0e5bea3d19610b"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSC Port 3 status register (CMP) (indirect addressing via _MSC_IDXADD=0x12)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga80da40596c79420dcd0e5bea3d19610b">More...</a><br /></td></tr>
<tr class="separator:ga80da40596c79420dcd0e5bea3d19610b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bb2f1947dab9fe461ded2bf75f03c77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga8bb2f1947dab9fe461ded2bf75f03c77">_MSC_IOMXP2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e8b0088f7757a1194df0e64d158a595">MSC_AddressBase</a>+0x2D)</td></tr>
<tr class="memdesc:ga8bb2f1947dab9fe461ded2bf75f03c77"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSC Port P2 alternate function MUX control register (indirect addressing via _MSC_IDXADD=0x13. Note: missing in RM v1)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga8bb2f1947dab9fe461ded2bf75f03c77">More...</a><br /></td></tr>
<tr class="separator:ga8bb2f1947dab9fe461ded2bf75f03c77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81639d71a079ebe08834aa5d8e61e959"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga81639d71a079ebe08834aa5d8e61e959">_MSC_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga81639d71a079ebe08834aa5d8e61e959"><td class="mdescLeft">&#160;</td><td class="mdescRight">MSC registers reset value (all 0x00)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga81639d71a079ebe08834aa5d8e61e959">More...</a><br /></td></tr>
<tr class="separator:ga81639d71a079ebe08834aa5d8e61e959"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee3358e0677f80480f434136061eebbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaee3358e0677f80480f434136061eebbb">_MSC_CFGPXY_INT_LEV</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaee3358e0677f80480f434136061eebbb"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt request active level [0]  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gaee3358e0677f80480f434136061eebbb">More...</a><br /></td></tr>
<tr class="separator:gaee3358e0677f80480f434136061eebbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac086b1c403d87de5e7ee56d62afc3168"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gac086b1c403d87de5e7ee56d62afc3168">_MSC_CFGPXY_INT_SEL</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gac086b1c403d87de5e7ee56d62afc3168"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt request active level [1:0]  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gac086b1c403d87de5e7ee56d62afc3168">More...</a><br /></td></tr>
<tr class="separator:gac086b1c403d87de5e7ee56d62afc3168"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4c0f4fe5c492b16046bdede8b499439"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gae4c0f4fe5c492b16046bdede8b499439">_MSC_CFGPXY_INT_SEL0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gae4c0f4fe5c492b16046bdede8b499439"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt request active level [0]  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gae4c0f4fe5c492b16046bdede8b499439">More...</a><br /></td></tr>
<tr class="separator:gae4c0f4fe5c492b16046bdede8b499439"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36dce9a2980b921d251612566407979c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga36dce9a2980b921d251612566407979c">_MSC_CFGPXY_INT_SEL1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga36dce9a2980b921d251612566407979c"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt request active level [1]  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga36dce9a2980b921d251612566407979c">More...</a><br /></td></tr>
<tr class="separator:ga36dce9a2980b921d251612566407979c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87c0fbafe059887293f635eda4a417a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga87c0fbafe059887293f635eda4a417a4">_MSC_CFGPXY_INT_ENB</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga87c0fbafe059887293f635eda4a417a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt enable [0]  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga87c0fbafe059887293f635eda4a417a4">More...</a><br /></td></tr>
<tr class="separator:ga87c0fbafe059887293f635eda4a417a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad21c0eef4833f46168befd8da46dafdd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gad21c0eef4833f46168befd8da46dafdd">_MSC_CFGPXY_INT_TYPE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gad21c0eef4833f46168befd8da46dafdd"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt type configuration IRQ/NMI (x=0..2) [0]  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gad21c0eef4833f46168befd8da46dafdd">More...</a><br /></td></tr>
<tr class="separator:gad21c0eef4833f46168befd8da46dafdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5a0f27c560e7daeecf69c39ad0d2f3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gae5a0f27c560e7daeecf69c39ad0d2f3e">_MSC_CFGPXY_INT_MSK</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gae5a0f27c560e7daeecf69c39ad0d2f3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt mask enable for polling (x=3) [0]  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gae5a0f27c560e7daeecf69c39ad0d2f3e">More...</a><br /></td></tr>
<tr class="separator:gae5a0f27c560e7daeecf69c39ad0d2f3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47c1e16f4e8b082d8479f713b4194edd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga47c1e16f4e8b082d8479f713b4194edd">_MSC_STSPX_INT_0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga47c1e16f4e8b082d8479f713b4194edd"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt pending for port2[0] or timer 0 [0]  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga47c1e16f4e8b082d8479f713b4194edd">More...</a><br /></td></tr>
<tr class="separator:ga47c1e16f4e8b082d8479f713b4194edd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2d548f0b9839f8c3be462c4d3f05cfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gab2d548f0b9839f8c3be462c4d3f05cfd">_MSC_STSPX_INT_1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gab2d548f0b9839f8c3be462c4d3f05cfd"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt pending for port2[1] or timer 1 [0]  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gab2d548f0b9839f8c3be462c4d3f05cfd">More...</a><br /></td></tr>
<tr class="separator:gab2d548f0b9839f8c3be462c4d3f05cfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2243a7f41a6cd1b22f0777391cc02acf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga2243a7f41a6cd1b22f0777391cc02acf">_MSC_STSPX_INT_2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga2243a7f41a6cd1b22f0777391cc02acf"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt pending for port2[2] [0]  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga2243a7f41a6cd1b22f0777391cc02acf">More...</a><br /></td></tr>
<tr class="separator:ga2243a7f41a6cd1b22f0777391cc02acf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40df16c587ade44abf20303d57cbb21f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga40df16c587ade44abf20303d57cbb21f">_MSC_STSPX_INT_3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga40df16c587ade44abf20303d57cbb21f"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt pending for port2[3] [0]  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga40df16c587ade44abf20303d57cbb21f">More...</a><br /></td></tr>
<tr class="separator:ga40df16c587ade44abf20303d57cbb21f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafadd87753b75ed5a1751af7b5a26704c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gafadd87753b75ed5a1751af7b5a26704c">_MSC_STSPX_INT_4</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gafadd87753b75ed5a1751af7b5a26704c"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt pending for port2[4] [0]  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gafadd87753b75ed5a1751af7b5a26704c">More...</a><br /></td></tr>
<tr class="separator:gafadd87753b75ed5a1751af7b5a26704c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8517373098a6ad0f624970131956c14d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga8517373098a6ad0f624970131956c14d">_MSC_STSPX_INT_5</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga8517373098a6ad0f624970131956c14d"><td class="mdescLeft">&#160;</td><td class="mdescRight">interrupt pending for port2[5] or CCO aux timer [0]  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga8517373098a6ad0f624970131956c14d">More...</a><br /></td></tr>
<tr class="separator:ga8517373098a6ad0f624970131956c14d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2236539849c5394c996fa43ad59b1c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gad2236539849c5394c996fa43ad59b1c5">_MSC_INPP2_IN_0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gad2236539849c5394c996fa43ad59b1c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">port 2 [0] input signal [0]  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gad2236539849c5394c996fa43ad59b1c5">More...</a><br /></td></tr>
<tr class="separator:gad2236539849c5394c996fa43ad59b1c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06393155db37728bb2e316f08cf35c26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga06393155db37728bb2e316f08cf35c26">_MSC_INPP2_IN_1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga06393155db37728bb2e316f08cf35c26"><td class="mdescLeft">&#160;</td><td class="mdescRight">port 2 [1] input signal [0]  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga06393155db37728bb2e316f08cf35c26">More...</a><br /></td></tr>
<tr class="separator:ga06393155db37728bb2e316f08cf35c26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga550605d086843cbc7900e9833aba040c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga550605d086843cbc7900e9833aba040c">_MSC_INPP2_IN_2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga550605d086843cbc7900e9833aba040c"><td class="mdescLeft">&#160;</td><td class="mdescRight">port 2 [2] input signal [0]  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga550605d086843cbc7900e9833aba040c">More...</a><br /></td></tr>
<tr class="separator:ga550605d086843cbc7900e9833aba040c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ede1f90bd4844e86300311d91b4d657"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga7ede1f90bd4844e86300311d91b4d657">_MSC_INPP2_IN_3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga7ede1f90bd4844e86300311d91b4d657"><td class="mdescLeft">&#160;</td><td class="mdescRight">port 2 [3] input signal [0]  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga7ede1f90bd4844e86300311d91b4d657">More...</a><br /></td></tr>
<tr class="separator:ga7ede1f90bd4844e86300311d91b4d657"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf85e83b5220955068220e0044a4321f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaf85e83b5220955068220e0044a4321f4">_MSC_INPP2_IN_4</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gaf85e83b5220955068220e0044a4321f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">port 2 [4] input signal [0]  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gaf85e83b5220955068220e0044a4321f4">More...</a><br /></td></tr>
<tr class="separator:gaf85e83b5220955068220e0044a4321f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e73c62bd44aab5d7d59d41113a9c7b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga1e73c62bd44aab5d7d59d41113a9c7b6">_MSC_INPP2_IN_5</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga1e73c62bd44aab5d7d59d41113a9c7b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">port 2 [5] input signal [0]  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga1e73c62bd44aab5d7d59d41113a9c7b6">More...</a><br /></td></tr>
<tr class="separator:ga1e73c62bd44aab5d7d59d41113a9c7b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga348378a54c6cfd749797716b818f985d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga348378a54c6cfd749797716b818f985d">_MSC_DACCTR_DAC0_EN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga348378a54c6cfd749797716b818f985d"><td class="mdescLeft">&#160;</td><td class="mdescRight">enable DAC0 and COMP0 [0]  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga348378a54c6cfd749797716b818f985d">More...</a><br /></td></tr>
<tr class="separator:ga348378a54c6cfd749797716b818f985d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c4234bfa279f183b509a09733521341"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga1c4234bfa279f183b509a09733521341">_MSC_DACCTR_DAC1_EN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga1c4234bfa279f183b509a09733521341"><td class="mdescLeft">&#160;</td><td class="mdescRight">enable DAC1 and COMP1 [0]  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga1c4234bfa279f183b509a09733521341">More...</a><br /></td></tr>
<tr class="separator:ga1c4234bfa279f183b509a09733521341"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga476cc4b08bc28d380117ce5a9a96b50c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga476cc4b08bc28d380117ce5a9a96b50c">_MSC_DACCTR_DAC2_EN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga476cc4b08bc28d380117ce5a9a96b50c"><td class="mdescLeft">&#160;</td><td class="mdescRight">enable DAC2 and COMP2 [0]  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga476cc4b08bc28d380117ce5a9a96b50c">More...</a><br /></td></tr>
<tr class="separator:ga476cc4b08bc28d380117ce5a9a96b50c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0be9f4836a0d977aff3221351907442"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaf0be9f4836a0d977aff3221351907442">_MSC_DACCTR_DAC3_EN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gaf0be9f4836a0d977aff3221351907442"><td class="mdescLeft">&#160;</td><td class="mdescRight">enable DAC3 [0]  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gaf0be9f4836a0d977aff3221351907442">More...</a><br /></td></tr>
<tr class="separator:gaf0be9f4836a0d977aff3221351907442"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cdf629c379d0b5b1765c74862a34313"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga8cdf629c379d0b5b1765c74862a34313">_MSC_DACCTR_CP3_EN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga8cdf629c379d0b5b1765c74862a34313"><td class="mdescLeft">&#160;</td><td class="mdescRight">enable COMP3 [0]  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga8cdf629c379d0b5b1765c74862a34313">More...</a><br /></td></tr>
<tr class="separator:ga8cdf629c379d0b5b1765c74862a34313"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2993b77a3a8c7b7ab5e79ba1e032fa5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaf2993b77a3a8c7b7ab5e79ba1e032fa5">_MSC_DACCTR_CP3_SEL</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gaf2993b77a3a8c7b7ab5e79ba1e032fa5"><td class="mdescLeft">&#160;</td><td class="mdescRight">COMP3 reference voltage selection [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gaf2993b77a3a8c7b7ab5e79ba1e032fa5">More...</a><br /></td></tr>
<tr class="separator:gaf2993b77a3a8c7b7ab5e79ba1e032fa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18482894f8d6d85a795b7e3d486b8559"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga18482894f8d6d85a795b7e3d486b8559">_MSC_DACCTR_DAC_BIAS_EN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga18482894f8d6d85a795b7e3d486b8559"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC bias enable [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga18482894f8d6d85a795b7e3d486b8559">More...</a><br /></td></tr>
<tr class="separator:ga18482894f8d6d85a795b7e3d486b8559"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cb789aee524240da83f8692ab525686"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga7cb789aee524240da83f8692ab525686">_MSC_DACINX_DAC_IN</a>&#160;&#160;&#160;((uint8_t) (0x0F &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga7cb789aee524240da83f8692ab525686"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC input value [3:0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga7cb789aee524240da83f8692ab525686">More...</a><br /></td></tr>
<tr class="separator:ga7cb789aee524240da83f8692ab525686"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f31d62e5e5281def27bc8e6f14484b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga1f31d62e5e5281def27bc8e6f14484b7">_MSC_DACINX_DAC_IN0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga1f31d62e5e5281def27bc8e6f14484b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC input value [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga1f31d62e5e5281def27bc8e6f14484b7">More...</a><br /></td></tr>
<tr class="separator:ga1f31d62e5e5281def27bc8e6f14484b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga169408ad4b6c133d53ed47bfe3b62001"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga169408ad4b6c133d53ed47bfe3b62001">_MSC_DACINX_DAC_IN1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga169408ad4b6c133d53ed47bfe3b62001"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC input value [1].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga169408ad4b6c133d53ed47bfe3b62001">More...</a><br /></td></tr>
<tr class="separator:ga169408ad4b6c133d53ed47bfe3b62001"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77ca99e039085ea3c854b014509d3fbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga77ca99e039085ea3c854b014509d3fbe">_MSC_DACINX_DAC_IN2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga77ca99e039085ea3c854b014509d3fbe"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC input value [2].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga77ca99e039085ea3c854b014509d3fbe">More...</a><br /></td></tr>
<tr class="separator:ga77ca99e039085ea3c854b014509d3fbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga735522102b9a2790868e7d7304bb685c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga735522102b9a2790868e7d7304bb685c">_MSC_DACINX_DAC_IN3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga735522102b9a2790868e7d7304bb685c"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC input value [3].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga735522102b9a2790868e7d7304bb685c">More...</a><br /></td></tr>
<tr class="separator:ga735522102b9a2790868e7d7304bb685c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38d60748195ce6a8ad3f6b1424e43e46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga38d60748195ce6a8ad3f6b1424e43e46">_MSC_SMDCFG01_SMD0_DRVOUT</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga38d60748195ce6a8ad3f6b1424e43e46"><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM0 control merge output signal in coupled mode [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga38d60748195ce6a8ad3f6b1424e43e46">More...</a><br /></td></tr>
<tr class="separator:ga38d60748195ce6a8ad3f6b1424e43e46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7fda89b89b8c63e0912bb050e79169a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gab7fda89b89b8c63e0912bb050e79169a">_MSC_SMDCFG01_SMD0_GLBCONF</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gab7fda89b89b8c63e0912bb050e79169a"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMED0 global configuration [2:0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gab7fda89b89b8c63e0912bb050e79169a">More...</a><br /></td></tr>
<tr class="separator:gab7fda89b89b8c63e0912bb050e79169a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga099fdccd4dc55afbdc9463cd23dc0488"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga099fdccd4dc55afbdc9463cd23dc0488">_MSC_SMDCFG01_SMD0_GLBCONF0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga099fdccd4dc55afbdc9463cd23dc0488"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMED0 global configuration [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga099fdccd4dc55afbdc9463cd23dc0488">More...</a><br /></td></tr>
<tr class="separator:ga099fdccd4dc55afbdc9463cd23dc0488"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga581be8500097176d712b00bc166a406c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga581be8500097176d712b00bc166a406c">_MSC_SMDCFG01_SMD0_GLBCONF1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga581be8500097176d712b00bc166a406c"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMED0 global configuration [1].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga581be8500097176d712b00bc166a406c">More...</a><br /></td></tr>
<tr class="separator:ga581be8500097176d712b00bc166a406c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bba0986823321a524076ad67bc6d180"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3bba0986823321a524076ad67bc6d180">_MSC_SMDCFG01_SMD0_GLBCONF2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga3bba0986823321a524076ad67bc6d180"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMED0 global configuration [2].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga3bba0986823321a524076ad67bc6d180">More...</a><br /></td></tr>
<tr class="separator:ga3bba0986823321a524076ad67bc6d180"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ed6ca5ed9b8e2629fcf97e9ce0ef8c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga2ed6ca5ed9b8e2629fcf97e9ce0ef8c4">_MSC_SMDCFG01_SMD1_DRVOUT</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga2ed6ca5ed9b8e2629fcf97e9ce0ef8c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM1 control merge output signal in coupled mode [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga2ed6ca5ed9b8e2629fcf97e9ce0ef8c4">More...</a><br /></td></tr>
<tr class="separator:ga2ed6ca5ed9b8e2629fcf97e9ce0ef8c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f246d894f4347231bca1ac1ce8dc51a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga5f246d894f4347231bca1ac1ce8dc51a">_MSC_SMDCFG01_SMD1_GLBCONF</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga5f246d894f4347231bca1ac1ce8dc51a"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMED1 global configuration [2:0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga5f246d894f4347231bca1ac1ce8dc51a">More...</a><br /></td></tr>
<tr class="separator:ga5f246d894f4347231bca1ac1ce8dc51a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ae84cccfc257659b88abddc5ae99844"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga7ae84cccfc257659b88abddc5ae99844">_MSC_SMDCFG01_SMD1_GLBCONF0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga7ae84cccfc257659b88abddc5ae99844"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMED1 global configuration [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga7ae84cccfc257659b88abddc5ae99844">More...</a><br /></td></tr>
<tr class="separator:ga7ae84cccfc257659b88abddc5ae99844"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab057f2aa9cbc7267fb829e3fad8bd2d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gab057f2aa9cbc7267fb829e3fad8bd2d1">_MSC_SMDCFG01_SMD1_GLBCONF1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gab057f2aa9cbc7267fb829e3fad8bd2d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMED1 global configuration [1].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gab057f2aa9cbc7267fb829e3fad8bd2d1">More...</a><br /></td></tr>
<tr class="separator:gab057f2aa9cbc7267fb829e3fad8bd2d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3a721c75df713b231b9441566f938f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gac3a721c75df713b231b9441566f938f9">_MSC_SMDCFG01_SMD1_GLBCONF2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gac3a721c75df713b231b9441566f938f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMED1 global configuration [2].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gac3a721c75df713b231b9441566f938f9">More...</a><br /></td></tr>
<tr class="separator:gac3a721c75df713b231b9441566f938f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd69a9fcd9401d5151d44b46ea0e3199"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gafd69a9fcd9401d5151d44b46ea0e3199">_MSC_SMDCFG23_SMD2_DRVOUT</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gafd69a9fcd9401d5151d44b46ea0e3199"><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM2 control merge output signal in coupled mode [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gafd69a9fcd9401d5151d44b46ea0e3199">More...</a><br /></td></tr>
<tr class="separator:gafd69a9fcd9401d5151d44b46ea0e3199"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae58a3527ed8e7b47cb159284f4ddd9a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gae58a3527ed8e7b47cb159284f4ddd9a4">_MSC_SMDCFG23_SMD2_GLBCONF</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gae58a3527ed8e7b47cb159284f4ddd9a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMED2 global configuration [2:0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gae58a3527ed8e7b47cb159284f4ddd9a4">More...</a><br /></td></tr>
<tr class="separator:gae58a3527ed8e7b47cb159284f4ddd9a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f1e5da0026fbe7663b6349dc06a415c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3f1e5da0026fbe7663b6349dc06a415c">_MSC_SMDCFG23_SMD2_GLBCONF0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga3f1e5da0026fbe7663b6349dc06a415c"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMED2 global configuration [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga3f1e5da0026fbe7663b6349dc06a415c">More...</a><br /></td></tr>
<tr class="separator:ga3f1e5da0026fbe7663b6349dc06a415c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e5a0a6776ec0fb78420290dd0fdbb24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e5a0a6776ec0fb78420290dd0fdbb24">_MSC_SMDCFG23_SMD2_GLBCONF1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga3e5a0a6776ec0fb78420290dd0fdbb24"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMED2 global configuration [1].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e5a0a6776ec0fb78420290dd0fdbb24">More...</a><br /></td></tr>
<tr class="separator:ga3e5a0a6776ec0fb78420290dd0fdbb24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33fd504ec7aae648a4869ed981ccbaaf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga33fd504ec7aae648a4869ed981ccbaaf">_MSC_SMDCFG23_SMD2_GLBCONF2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga33fd504ec7aae648a4869ed981ccbaaf"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMED2 global configuration [2].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga33fd504ec7aae648a4869ed981ccbaaf">More...</a><br /></td></tr>
<tr class="separator:ga33fd504ec7aae648a4869ed981ccbaaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1e50320eead058a413a305bf259ec0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaa1e50320eead058a413a305bf259ec0d">_MSC_SMDCFG23_SMD3_DRVOUT</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gaa1e50320eead058a413a305bf259ec0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM3 control merge output signal in coupled mode [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gaa1e50320eead058a413a305bf259ec0d">More...</a><br /></td></tr>
<tr class="separator:gaa1e50320eead058a413a305bf259ec0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga437cca2ce5d63ffec229cf2db96ba00f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga437cca2ce5d63ffec229cf2db96ba00f">_MSC_SMDCFG23_SMD3_GLBCONF</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga437cca2ce5d63ffec229cf2db96ba00f"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMED3 global configuration [2:0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga437cca2ce5d63ffec229cf2db96ba00f">More...</a><br /></td></tr>
<tr class="separator:ga437cca2ce5d63ffec229cf2db96ba00f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7dcd4fcaa3134fef6d2d990aa854cb3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga7dcd4fcaa3134fef6d2d990aa854cb3d">_MSC_SMDCFG23_SMD3_GLBCONF0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga7dcd4fcaa3134fef6d2d990aa854cb3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMED3 global configuration [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga7dcd4fcaa3134fef6d2d990aa854cb3d">More...</a><br /></td></tr>
<tr class="separator:ga7dcd4fcaa3134fef6d2d990aa854cb3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3315ba4765a2190261b72d634104ae1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3315ba4765a2190261b72d634104ae1c">_MSC_SMDCFG23_SMD3_GLBCONF1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga3315ba4765a2190261b72d634104ae1c"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMED3 global configuration [1].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga3315ba4765a2190261b72d634104ae1c">More...</a><br /></td></tr>
<tr class="separator:ga3315ba4765a2190261b72d634104ae1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa79d8ad2313900df68f998124b4832d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gafa79d8ad2313900df68f998124b4832d">_MSC_SMDCFG23_SMD3_GLBCONF2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gafa79d8ad2313900df68f998124b4832d"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMED3 global configuration [2].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gafa79d8ad2313900df68f998124b4832d">More...</a><br /></td></tr>
<tr class="separator:gafa79d8ad2313900df68f998124b4832d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4774e125d7c16c0ef276a28d482af82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gac4774e125d7c16c0ef276a28d482af82">_MSC_SMDCFG45_SMD4_DRVOUT</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gac4774e125d7c16c0ef276a28d482af82"><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM4 control merge output signal in coupled mode [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gac4774e125d7c16c0ef276a28d482af82">More...</a><br /></td></tr>
<tr class="separator:gac4774e125d7c16c0ef276a28d482af82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa78abaabc53e57f2315a2e60aa4adfea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaa78abaabc53e57f2315a2e60aa4adfea">_MSC_SMDCFG45_SMD4_GLBCONF</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gaa78abaabc53e57f2315a2e60aa4adfea"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMED4 global configuration [2:0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gaa78abaabc53e57f2315a2e60aa4adfea">More...</a><br /></td></tr>
<tr class="separator:gaa78abaabc53e57f2315a2e60aa4adfea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fb88900e2fec7cb4071d727ad9b7984"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga5fb88900e2fec7cb4071d727ad9b7984">_MSC_SMDCFG45_SMD4_GLBCONF0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga5fb88900e2fec7cb4071d727ad9b7984"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMED4 global configuration [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga5fb88900e2fec7cb4071d727ad9b7984">More...</a><br /></td></tr>
<tr class="separator:ga5fb88900e2fec7cb4071d727ad9b7984"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5f15f685e7dc89c74ff094b806fe16d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gac5f15f685e7dc89c74ff094b806fe16d">_MSC_SMDCFG45_SMD4_GLBCONF1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gac5f15f685e7dc89c74ff094b806fe16d"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMED4 global configuration [1].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gac5f15f685e7dc89c74ff094b806fe16d">More...</a><br /></td></tr>
<tr class="separator:gac5f15f685e7dc89c74ff094b806fe16d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga395fd18882117b6cda325ae72ab20c03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga395fd18882117b6cda325ae72ab20c03">_MSC_SMDCFG45_SMD4_GLBCONF2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga395fd18882117b6cda325ae72ab20c03"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMED4 global configuration [2].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga395fd18882117b6cda325ae72ab20c03">More...</a><br /></td></tr>
<tr class="separator:ga395fd18882117b6cda325ae72ab20c03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1897582f286565399710d074c6c77220"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga1897582f286565399710d074c6c77220">_MSC_SMDCFG45_SMD5_DRVOUT</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga1897582f286565399710d074c6c77220"><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM5 control merge output signal in coupled mode [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga1897582f286565399710d074c6c77220">More...</a><br /></td></tr>
<tr class="separator:ga1897582f286565399710d074c6c77220"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2b30ffb9bfcbd394d05d6f55eca7630"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaf2b30ffb9bfcbd394d05d6f55eca7630">_MSC_SMDCFG45_SMD5_GLBCONF</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gaf2b30ffb9bfcbd394d05d6f55eca7630"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMED5 global configuration [2:0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gaf2b30ffb9bfcbd394d05d6f55eca7630">More...</a><br /></td></tr>
<tr class="separator:gaf2b30ffb9bfcbd394d05d6f55eca7630"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70aac9862236037e011371d469964878"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga70aac9862236037e011371d469964878">_MSC_SMDCFG45_SMD5_GLBCONF0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga70aac9862236037e011371d469964878"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMED5 global configuration [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga70aac9862236037e011371d469964878">More...</a><br /></td></tr>
<tr class="separator:ga70aac9862236037e011371d469964878"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga079cf92414af5fcbacb09d8cbad17682"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga079cf92414af5fcbacb09d8cbad17682">_MSC_SMDCFG45_SMD5_GLBCONF1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga079cf92414af5fcbacb09d8cbad17682"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMED5 global configuration [1].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga079cf92414af5fcbacb09d8cbad17682">More...</a><br /></td></tr>
<tr class="separator:ga079cf92414af5fcbacb09d8cbad17682"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa54cab33ed0d3ba6fe51c24786d4fb28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaa54cab33ed0d3ba6fe51c24786d4fb28">_MSC_SMDCFG45_SMD5_GLBCONF2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gaa54cab33ed0d3ba6fe51c24786d4fb28"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMED5 global configuration [2].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gaa54cab33ed0d3ba6fe51c24786d4fb28">More...</a><br /></td></tr>
<tr class="separator:gaa54cab33ed0d3ba6fe51c24786d4fb28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaceaf755913ec0a19c5e5ed8ce70bba8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaceaf755913ec0a19c5e5ed8ce70bba8f">_MSC_SMSWEV_SW0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaceaf755913ec0a19c5e5ed8ce70bba8f"><td class="mdescLeft">&#160;</td><td class="mdescRight">software event on SMED0 [0]  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gaceaf755913ec0a19c5e5ed8ce70bba8f">More...</a><br /></td></tr>
<tr class="separator:gaceaf755913ec0a19c5e5ed8ce70bba8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4195566abb4eeb5bfc8ba67c2d418dff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga4195566abb4eeb5bfc8ba67c2d418dff">_MSC_SMSWEV_SW1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga4195566abb4eeb5bfc8ba67c2d418dff"><td class="mdescLeft">&#160;</td><td class="mdescRight">software event on SMED1 [0]  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga4195566abb4eeb5bfc8ba67c2d418dff">More...</a><br /></td></tr>
<tr class="separator:ga4195566abb4eeb5bfc8ba67c2d418dff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff0a478e0991d4e8c004c5c280509a7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaff0a478e0991d4e8c004c5c280509a7b">_MSC_SMSWEV_SW2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gaff0a478e0991d4e8c004c5c280509a7b"><td class="mdescLeft">&#160;</td><td class="mdescRight">software event on SMED2 [0]  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gaff0a478e0991d4e8c004c5c280509a7b">More...</a><br /></td></tr>
<tr class="separator:gaff0a478e0991d4e8c004c5c280509a7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49863fbe4441698a33ba80bf0cc3280c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga49863fbe4441698a33ba80bf0cc3280c">_MSC_SMSWEV_SW3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga49863fbe4441698a33ba80bf0cc3280c"><td class="mdescLeft">&#160;</td><td class="mdescRight">software event on SMED3 [0]  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga49863fbe4441698a33ba80bf0cc3280c">More...</a><br /></td></tr>
<tr class="separator:ga49863fbe4441698a33ba80bf0cc3280c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a327a9cb441fb45cd34f358ab157174"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3a327a9cb441fb45cd34f358ab157174">_MSC_SMSWEV_SW4</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga3a327a9cb441fb45cd34f358ab157174"><td class="mdescLeft">&#160;</td><td class="mdescRight">software event on SMED4 [0]  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga3a327a9cb441fb45cd34f358ab157174">More...</a><br /></td></tr>
<tr class="separator:ga3a327a9cb441fb45cd34f358ab157174"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b3af03ffcdfd34f1c7a0019fc103320"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3b3af03ffcdfd34f1c7a0019fc103320">_MSC_SMSWEV_SW5</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga3b3af03ffcdfd34f1c7a0019fc103320"><td class="mdescLeft">&#160;</td><td class="mdescRight">software event on SMED5 [0]  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga3b3af03ffcdfd34f1c7a0019fc103320">More...</a><br /></td></tr>
<tr class="separator:ga3b3af03ffcdfd34f1c7a0019fc103320"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga017f2a17fee302eb0b4a12f641ea83ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga017f2a17fee302eb0b4a12f641ea83ea">_MSC_SMUNLOCK_USE_UNLOCK_01</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga017f2a17fee302eb0b4a12f641ea83ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">enable unlock for SMED0/1 (only in coupled mode)[0]  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga017f2a17fee302eb0b4a12f641ea83ea">More...</a><br /></td></tr>
<tr class="separator:ga017f2a17fee302eb0b4a12f641ea83ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3f84f39c3915de54f61d57ee6dc11c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gab3f84f39c3915de54f61d57ee6dc11c2">_MSC_SMUNLOCK_USE_UNLOCK_23</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gab3f84f39c3915de54f61d57ee6dc11c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">enable unlock for SMED2/3 (only in coupled mode)[0]  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gab3f84f39c3915de54f61d57ee6dc11c2">More...</a><br /></td></tr>
<tr class="separator:gab3f84f39c3915de54f61d57ee6dc11c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbf01941b0743f7fb6f05173a01d66ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gabbf01941b0743f7fb6f05173a01d66ce">_MSC_SMUNLOCK_USE_UNLOCK_45</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gabbf01941b0743f7fb6f05173a01d66ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">enable unlock for SMED4/5 (only in coupled mode)[0]  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gabbf01941b0743f7fb6f05173a01d66ce">More...</a><br /></td></tr>
<tr class="separator:gabbf01941b0743f7fb6f05173a01d66ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada547b3797aea0e88f2d6ff830c10e72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gada547b3797aea0e88f2d6ff830c10e72">_MSC_SMUNLOCK_UNLOCK_01</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gada547b3797aea0e88f2d6ff830c10e72"><td class="mdescLeft">&#160;</td><td class="mdescRight">unlock SMED0/1 (only in coupled mode)[0]  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gada547b3797aea0e88f2d6ff830c10e72">More...</a><br /></td></tr>
<tr class="separator:gada547b3797aea0e88f2d6ff830c10e72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54a3f0db0788887bb5457cc2345bdaf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga54a3f0db0788887bb5457cc2345bdaf2">_MSC_SMUNLOCK_UNLOCK_23</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga54a3f0db0788887bb5457cc2345bdaf2"><td class="mdescLeft">&#160;</td><td class="mdescRight">unlock SMED2/3 (only in coupled mode)[0]  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga54a3f0db0788887bb5457cc2345bdaf2">More...</a><br /></td></tr>
<tr class="separator:ga54a3f0db0788887bb5457cc2345bdaf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25f68392beac40d5c139437d0b391bb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga25f68392beac40d5c139437d0b391bb5">_MSC_SMUNLOCK_UNLOCK_45</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga25f68392beac40d5c139437d0b391bb5"><td class="mdescLeft">&#160;</td><td class="mdescRight">unlock SMED4/5 (only in coupled mode)[0]  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga25f68392beac40d5c139437d0b391bb5">More...</a><br /></td></tr>
<tr class="separator:ga25f68392beac40d5c139437d0b391bb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f061b583d58143bd918721456a7904a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga0f061b583d58143bd918721456a7904a">__MSC_CBOXSX_CONB_S0_0</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga0f061b583d58143bd918721456a7904a"><td class="mdescLeft">&#160;</td><td class="mdescRight">connection box selection line for SMEDx input InSig[0] [1:0]  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga0f061b583d58143bd918721456a7904a">More...</a><br /></td></tr>
<tr class="separator:ga0f061b583d58143bd918721456a7904a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d74e6073bc1ecc18f1e9ba47759e2f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3d74e6073bc1ecc18f1e9ba47759e2f7">__MSC_CBOXSX_CONB_S0_00</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga3d74e6073bc1ecc18f1e9ba47759e2f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">connection box selection line for SMEDx input InSig[0] [0]  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga3d74e6073bc1ecc18f1e9ba47759e2f7">More...</a><br /></td></tr>
<tr class="separator:ga3d74e6073bc1ecc18f1e9ba47759e2f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf80b763ea67d46222909592f666c97f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaf80b763ea67d46222909592f666c97f2">__MSC_CBOXSX_CONB_S0_01</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gaf80b763ea67d46222909592f666c97f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">connection box selection line for SMEDx input InSig[0] [1]  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gaf80b763ea67d46222909592f666c97f2">More...</a><br /></td></tr>
<tr class="separator:gaf80b763ea67d46222909592f666c97f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5db3e46030d8a4547821d2553ccb3ff1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga5db3e46030d8a4547821d2553ccb3ff1">__MSC_CBOXSX_CONB_S0_1</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga5db3e46030d8a4547821d2553ccb3ff1"><td class="mdescLeft">&#160;</td><td class="mdescRight">connection box selection line for SMEDx input InSig[1] [1:0]  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga5db3e46030d8a4547821d2553ccb3ff1">More...</a><br /></td></tr>
<tr class="separator:ga5db3e46030d8a4547821d2553ccb3ff1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39a4b581e11db8edfa65e6041f0e267e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga39a4b581e11db8edfa65e6041f0e267e">__MSC_CBOXSX_CONB_S0_10</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga39a4b581e11db8edfa65e6041f0e267e"><td class="mdescLeft">&#160;</td><td class="mdescRight">connection box selection line for SMEDx input InSig[1] [0]  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga39a4b581e11db8edfa65e6041f0e267e">More...</a><br /></td></tr>
<tr class="separator:ga39a4b581e11db8edfa65e6041f0e267e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8130ab6aa7fff8bdf1deb9c171f776f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga8130ab6aa7fff8bdf1deb9c171f776f6">__MSC_CBOXSX_CONB_S0_11</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga8130ab6aa7fff8bdf1deb9c171f776f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">connection box selection line for SMEDx input InSig[1] [1]  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga8130ab6aa7fff8bdf1deb9c171f776f6">More...</a><br /></td></tr>
<tr class="separator:ga8130ab6aa7fff8bdf1deb9c171f776f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac70372b620252307a81d07139cd48875"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gac70372b620252307a81d07139cd48875">__MSC_CBOXSX_CONB_S0_2</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gac70372b620252307a81d07139cd48875"><td class="mdescLeft">&#160;</td><td class="mdescRight">connection box selection line for SMEDx input InSig[2] [1:0]  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gac70372b620252307a81d07139cd48875">More...</a><br /></td></tr>
<tr class="separator:gac70372b620252307a81d07139cd48875"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd3b70581fa6df27d66ad89213f8be86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gacd3b70581fa6df27d66ad89213f8be86">__MSC_CBOXSX_CONB_S0_20</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gacd3b70581fa6df27d66ad89213f8be86"><td class="mdescLeft">&#160;</td><td class="mdescRight">connection box selection line for SMEDx input InSig[2] [0]  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gacd3b70581fa6df27d66ad89213f8be86">More...</a><br /></td></tr>
<tr class="separator:gacd3b70581fa6df27d66ad89213f8be86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga823dcc47f30037c090506ee6ec1ddc94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga823dcc47f30037c090506ee6ec1ddc94">__MSC_CBOXSX_CONB_S0_21</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga823dcc47f30037c090506ee6ec1ddc94"><td class="mdescLeft">&#160;</td><td class="mdescRight">connection box selection line for SMEDx input InSig[2] [1]  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga823dcc47f30037c090506ee6ec1ddc94">More...</a><br /></td></tr>
<tr class="separator:ga823dcc47f30037c090506ee6ec1ddc94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f2b29982b3f0d720181be421c20b682"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga8f2b29982b3f0d720181be421c20b682">_MSC_IOMXSMD_SMD_FSMSL0</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga8f2b29982b3f0d720181be421c20b682"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMED FSM status multiplexing output selection line for P0[2:0] [2:0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga8f2b29982b3f0d720181be421c20b682">More...</a><br /></td></tr>
<tr class="separator:ga8f2b29982b3f0d720181be421c20b682"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0d37b9c855d418cabe4e0377fda8444"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaf0d37b9c855d418cabe4e0377fda8444">_MSC_IOMXSMD_SMD_FSMSL00</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaf0d37b9c855d418cabe4e0377fda8444"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMED FSM status multiplexing output selection line for P0[2:0] [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gaf0d37b9c855d418cabe4e0377fda8444">More...</a><br /></td></tr>
<tr class="separator:gaf0d37b9c855d418cabe4e0377fda8444"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04bca04a9910e434cde7dfe7406fe705"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga04bca04a9910e434cde7dfe7406fe705">_MSC_IOMXSMD_SMD_FSMSL01</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga04bca04a9910e434cde7dfe7406fe705"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMED FSM status multiplexing output selection line for P0[2:0] [1].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga04bca04a9910e434cde7dfe7406fe705">More...</a><br /></td></tr>
<tr class="separator:ga04bca04a9910e434cde7dfe7406fe705"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5f073f0712337ee8a52a76938be5e36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gae5f073f0712337ee8a52a76938be5e36">_MSC_IOMXSMD_SMD_FSMSL02</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gae5f073f0712337ee8a52a76938be5e36"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMED FSM status multiplexing output selection line for P0[2:0] [2].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gae5f073f0712337ee8a52a76938be5e36">More...</a><br /></td></tr>
<tr class="separator:gae5f073f0712337ee8a52a76938be5e36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf0e0c77eb69ec994374b9409a2e9d67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gabf0e0c77eb69ec994374b9409a2e9d67">_MSC_IOMXSMD_SEL_FSMEN0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gabf0e0c77eb69ec994374b9409a2e9d67"><td class="mdescLeft">&#160;</td><td class="mdescRight">enable SMED FSM status signals multiplexing on P0[2:0] [0]  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gabf0e0c77eb69ec994374b9409a2e9d67">More...</a><br /></td></tr>
<tr class="separator:gabf0e0c77eb69ec994374b9409a2e9d67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga549c8f09a7e67f4758d8d5c976e848f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga549c8f09a7e67f4758d8d5c976e848f8">_MSC_IOMXSMD_SMD_FSMSL1</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga549c8f09a7e67f4758d8d5c976e848f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMED FSM status multiplexing output selection line for P0[5:3] [2:0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga549c8f09a7e67f4758d8d5c976e848f8">More...</a><br /></td></tr>
<tr class="separator:ga549c8f09a7e67f4758d8d5c976e848f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d99fc5ca20166df80e7e10ebb0caa52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga5d99fc5ca20166df80e7e10ebb0caa52">_MSC_IOMXSMD_SMD_FSMSL10</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga5d99fc5ca20166df80e7e10ebb0caa52"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMED FSM status multiplexing output selection line for P0[5:3] [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga5d99fc5ca20166df80e7e10ebb0caa52">More...</a><br /></td></tr>
<tr class="separator:ga5d99fc5ca20166df80e7e10ebb0caa52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28019f0186ab86adc8a3defc1f9db85a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga28019f0186ab86adc8a3defc1f9db85a">_MSC_IOMXSMD_SMD_FSMSL11</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga28019f0186ab86adc8a3defc1f9db85a"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMED FSM status multiplexing output selection line for P0[5:3] [1].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga28019f0186ab86adc8a3defc1f9db85a">More...</a><br /></td></tr>
<tr class="separator:ga28019f0186ab86adc8a3defc1f9db85a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga264d612abac78ef996384aa584c16dde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga264d612abac78ef996384aa584c16dde">_MSC_IOMXSMD_SMD_FSMSL12</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga264d612abac78ef996384aa584c16dde"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMED FSM status multiplexing output selection line for P0[5:3] [2].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga264d612abac78ef996384aa584c16dde">More...</a><br /></td></tr>
<tr class="separator:ga264d612abac78ef996384aa584c16dde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb7f4ee819b64001b210e83f68d85245"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gacb7f4ee819b64001b210e83f68d85245">_MSC_IOMXSMD_SEL_FSMEN1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gacb7f4ee819b64001b210e83f68d85245"><td class="mdescLeft">&#160;</td><td class="mdescRight">enable SMED FSM status signals multiplexing on P0[5:3] [0]  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gacb7f4ee819b64001b210e83f68d85245">More...</a><br /></td></tr>
<tr class="separator:gacb7f4ee819b64001b210e83f68d85245"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga128387eae5601155d30fbadc06e6b3fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga128387eae5601155d30fbadc06e6b3fe">_MSC_INPP3_COMP_0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga128387eae5601155d30fbadc06e6b3fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">COMP0 output signal [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga128387eae5601155d30fbadc06e6b3fe">More...</a><br /></td></tr>
<tr class="separator:ga128387eae5601155d30fbadc06e6b3fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18d54025d597a1d7105e0698342cb44d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga18d54025d597a1d7105e0698342cb44d">_MSC_INPP3_COMP_1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga18d54025d597a1d7105e0698342cb44d"><td class="mdescLeft">&#160;</td><td class="mdescRight">COMP1 output signal [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga18d54025d597a1d7105e0698342cb44d">More...</a><br /></td></tr>
<tr class="separator:ga18d54025d597a1d7105e0698342cb44d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga688bc9b77e9c55f34aad7b4e48f76c4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga688bc9b77e9c55f34aad7b4e48f76c4b">_MSC_INPP3_COMP_2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga688bc9b77e9c55f34aad7b4e48f76c4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">COMP2 output signal [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga688bc9b77e9c55f34aad7b4e48f76c4b">More...</a><br /></td></tr>
<tr class="separator:ga688bc9b77e9c55f34aad7b4e48f76c4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee0f9c9cd77baf6123bcc4ffe5911af4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaee0f9c9cd77baf6123bcc4ffe5911af4">_MSC_INPP3_COMP_3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gaee0f9c9cd77baf6123bcc4ffe5911af4"><td class="mdescLeft">&#160;</td><td class="mdescRight">COMP3 output signal [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gaee0f9c9cd77baf6123bcc4ffe5911af4">More...</a><br /></td></tr>
<tr class="separator:gaee0f9c9cd77baf6123bcc4ffe5911af4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8081740639607cbb5be5e34b92c36c7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga8081740639607cbb5be5e34b92c36c7b">_MSC_IOMXP0_SEL_P010</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga8081740639607cbb5be5e34b92c36c7b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port0 [1:0] I/O multiplexing scheme [1:0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga8081740639607cbb5be5e34b92c36c7b">More...</a><br /></td></tr>
<tr class="separator:ga8081740639607cbb5be5e34b92c36c7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga338f5d937c7ad55d63f2f8b39e68f70f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga338f5d937c7ad55d63f2f8b39e68f70f">_MSC_IOMXP0_SEL_P010_0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga338f5d937c7ad55d63f2f8b39e68f70f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port0 [1:0] I/O multiplexing scheme [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga338f5d937c7ad55d63f2f8b39e68f70f">More...</a><br /></td></tr>
<tr class="separator:ga338f5d937c7ad55d63f2f8b39e68f70f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab107d4cc731020c2d2039b697fd79257"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gab107d4cc731020c2d2039b697fd79257">_MSC_IOMXP0_SEL_P010_1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gab107d4cc731020c2d2039b697fd79257"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port0 [1:0] I/O multiplexing scheme [1].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gab107d4cc731020c2d2039b697fd79257">More...</a><br /></td></tr>
<tr class="separator:gab107d4cc731020c2d2039b697fd79257"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8933e916ecd452a11c47ae7b546fdf61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga8933e916ecd452a11c47ae7b546fdf61">_MSC_IOMXP0_SEL_P032</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga8933e916ecd452a11c47ae7b546fdf61"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port0 [3:2] I/O multiplexing scheme [1:0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga8933e916ecd452a11c47ae7b546fdf61">More...</a><br /></td></tr>
<tr class="separator:ga8933e916ecd452a11c47ae7b546fdf61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd55f3522bde400f6c3bdd5ff9274c70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gadd55f3522bde400f6c3bdd5ff9274c70">_MSC_IOMXP0_SEL_P032_0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gadd55f3522bde400f6c3bdd5ff9274c70"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port0 [3:2] I/O multiplexing scheme [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gadd55f3522bde400f6c3bdd5ff9274c70">More...</a><br /></td></tr>
<tr class="separator:gadd55f3522bde400f6c3bdd5ff9274c70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga527fe395edfe0435096e2a3ecbaf2aa5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga527fe395edfe0435096e2a3ecbaf2aa5">_MSC_IOMXP0_SEL_P032_1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga527fe395edfe0435096e2a3ecbaf2aa5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port0 [3:2] I/O multiplexing scheme [1].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga527fe395edfe0435096e2a3ecbaf2aa5">More...</a><br /></td></tr>
<tr class="separator:ga527fe395edfe0435096e2a3ecbaf2aa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12a0480fc3f8f1788ce8bba2c3a233b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga12a0480fc3f8f1788ce8bba2c3a233b8">_MSC_IOMXP0_SEL_P054</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga12a0480fc3f8f1788ce8bba2c3a233b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port0 [5:4] I/O multiplexing scheme [1:0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga12a0480fc3f8f1788ce8bba2c3a233b8">More...</a><br /></td></tr>
<tr class="separator:ga12a0480fc3f8f1788ce8bba2c3a233b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8329a92d9da1ba8bda762e72ee44d900"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga8329a92d9da1ba8bda762e72ee44d900">_MSC_IOMXP0_SEL_P054_0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga8329a92d9da1ba8bda762e72ee44d900"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port0 [5:4] I/O multiplexing scheme [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga8329a92d9da1ba8bda762e72ee44d900">More...</a><br /></td></tr>
<tr class="separator:ga8329a92d9da1ba8bda762e72ee44d900"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga419c52e45ee2f58d2adac56cc245d040"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga419c52e45ee2f58d2adac56cc245d040">_MSC_IOMXP0_SEL_P054_1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga419c52e45ee2f58d2adac56cc245d040"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port0 [5:4] I/O multiplexing scheme [1].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga419c52e45ee2f58d2adac56cc245d040">More...</a><br /></td></tr>
<tr class="separator:ga419c52e45ee2f58d2adac56cc245d040"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2607b6b794dd844ed3f691303bd5266f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga2607b6b794dd844ed3f691303bd5266f">_MSC_IOMXP1_SEL_P10</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga2607b6b794dd844ed3f691303bd5266f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port1 [0] I/O multiplexing scheme [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga2607b6b794dd844ed3f691303bd5266f">More...</a><br /></td></tr>
<tr class="separator:ga2607b6b794dd844ed3f691303bd5266f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ad4de2ba7ab0f90d0ac77413bb74a39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga7ad4de2ba7ab0f90d0ac77413bb74a39">_MSC_IOMXP1_SEL_P11</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga7ad4de2ba7ab0f90d0ac77413bb74a39"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port1 [1] I/O multiplexing scheme [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga7ad4de2ba7ab0f90d0ac77413bb74a39">More...</a><br /></td></tr>
<tr class="separator:ga7ad4de2ba7ab0f90d0ac77413bb74a39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd6aa273212f4a0f2663320583c8ca3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gacd6aa273212f4a0f2663320583c8ca3e">_MSC_IOMXP1_SEL_P12</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gacd6aa273212f4a0f2663320583c8ca3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port1 [2] I/O multiplexing scheme [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gacd6aa273212f4a0f2663320583c8ca3e">More...</a><br /></td></tr>
<tr class="separator:gacd6aa273212f4a0f2663320583c8ca3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab77f0e2ec2a1593aa907da63dcea4f82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gab77f0e2ec2a1593aa907da63dcea4f82">_MSC_IOMXP1_SEL_P13</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gab77f0e2ec2a1593aa907da63dcea4f82"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port1 [3] I/O multiplexing scheme [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gab77f0e2ec2a1593aa907da63dcea4f82">More...</a><br /></td></tr>
<tr class="separator:gab77f0e2ec2a1593aa907da63dcea4f82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9475c204eed727cea24a9535440f02a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gac9475c204eed727cea24a9535440f02a">_MSC_IOMXP1_SEL_P14</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gac9475c204eed727cea24a9535440f02a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port1 [4] I/O multiplexing scheme [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gac9475c204eed727cea24a9535440f02a">More...</a><br /></td></tr>
<tr class="separator:gac9475c204eed727cea24a9535440f02a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f4b741f0339be3bd16958ceb446fb4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga7f4b741f0339be3bd16958ceb446fb4d">_MSC_IOMXP1_SEL_P15</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga7f4b741f0339be3bd16958ceb446fb4d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Port1 [5] I/O multiplexing scheme [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga7f4b741f0339be3bd16958ceb446fb4d">More...</a><br /></td></tr>
<tr class="separator:ga7f4b741f0339be3bd16958ceb446fb4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac758e94d655cfba1c860c9c067a7bde0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gac758e94d655cfba1c860c9c067a7bde0">_MSC_INPP2AUX1_PULLUP0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gac758e94d655cfba1c860c9c067a7bde0"><td class="mdescLeft">&#160;</td><td class="mdescRight">INPP2[0] pull-up enable [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gac758e94d655cfba1c860c9c067a7bde0">More...</a><br /></td></tr>
<tr class="separator:gac758e94d655cfba1c860c9c067a7bde0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a70adc928505f8ff74d580819947ba1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3a70adc928505f8ff74d580819947ba1">_MSC_INPP2AUX1_PULLUP1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga3a70adc928505f8ff74d580819947ba1"><td class="mdescLeft">&#160;</td><td class="mdescRight">INPP2[1] pull-up enable [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga3a70adc928505f8ff74d580819947ba1">More...</a><br /></td></tr>
<tr class="separator:ga3a70adc928505f8ff74d580819947ba1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57ff861edcb45f523eb56e8aaed71c02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga57ff861edcb45f523eb56e8aaed71c02">_MSC_INPP2AUX1_PULLUP2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga57ff861edcb45f523eb56e8aaed71c02"><td class="mdescLeft">&#160;</td><td class="mdescRight">INPP2[2] pull-up enable [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga57ff861edcb45f523eb56e8aaed71c02">More...</a><br /></td></tr>
<tr class="separator:ga57ff861edcb45f523eb56e8aaed71c02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b0aa15ecde2bbfed8b9ea27e1361fd9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga4b0aa15ecde2bbfed8b9ea27e1361fd9">_MSC_INPP2AUX1_PULLUP3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga4b0aa15ecde2bbfed8b9ea27e1361fd9"><td class="mdescLeft">&#160;</td><td class="mdescRight">INPP2[3] pull-up enable [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga4b0aa15ecde2bbfed8b9ea27e1361fd9">More...</a><br /></td></tr>
<tr class="separator:ga4b0aa15ecde2bbfed8b9ea27e1361fd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4842ba381db95d994ced5660c7d1985"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gab4842ba381db95d994ced5660c7d1985">_MSC_INPP2AUX1_PULLUP4</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gab4842ba381db95d994ced5660c7d1985"><td class="mdescLeft">&#160;</td><td class="mdescRight">INPP2[4] pull-up enable [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gab4842ba381db95d994ced5660c7d1985">More...</a><br /></td></tr>
<tr class="separator:gab4842ba381db95d994ced5660c7d1985"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59c580fd2f08ac554b2b4aa8defe416c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga59c580fd2f08ac554b2b4aa8defe416c">_MSC_INPP2AUX1_PULLUP5</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga59c580fd2f08ac554b2b4aa8defe416c"><td class="mdescLeft">&#160;</td><td class="mdescRight">INPP2[5] pull-up enable [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga59c580fd2f08ac554b2b4aa8defe416c">More...</a><br /></td></tr>
<tr class="separator:ga59c580fd2f08ac554b2b4aa8defe416c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5758fd4345269b0488ab03bbd004fff6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga5758fd4345269b0488ab03bbd004fff6">_MSC_INPP2AUX2_INPP2_IMSK0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga5758fd4345269b0488ab03bbd004fff6"><td class="mdescLeft">&#160;</td><td class="mdescRight">INPP2[0] interrupt mask enable [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga5758fd4345269b0488ab03bbd004fff6">More...</a><br /></td></tr>
<tr class="separator:ga5758fd4345269b0488ab03bbd004fff6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0908c4dffaa6e7bcfe0c2bb941005eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaf0908c4dffaa6e7bcfe0c2bb941005eb">_MSC_INPP2AUX2_INPP2_IMSK1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gaf0908c4dffaa6e7bcfe0c2bb941005eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">INPP2[1] interrupt mask enable [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gaf0908c4dffaa6e7bcfe0c2bb941005eb">More...</a><br /></td></tr>
<tr class="separator:gaf0908c4dffaa6e7bcfe0c2bb941005eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga428cd59a4c976910eab9fd760f4578ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga428cd59a4c976910eab9fd760f4578ea">_MSC_INPP2AUX2_INPP2_IMSK2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga428cd59a4c976910eab9fd760f4578ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">INPP2[2] interrupt mask enable [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga428cd59a4c976910eab9fd760f4578ea">More...</a><br /></td></tr>
<tr class="separator:ga428cd59a4c976910eab9fd760f4578ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5d2478d928b31cbb3ce4ca3bb8f2e2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaa5d2478d928b31cbb3ce4ca3bb8f2e2c">_MSC_INPP2AUX2_INPP2_IMSK3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gaa5d2478d928b31cbb3ce4ca3bb8f2e2c"><td class="mdescLeft">&#160;</td><td class="mdescRight">INPP2[3] interrupt mask enable [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gaa5d2478d928b31cbb3ce4ca3bb8f2e2c">More...</a><br /></td></tr>
<tr class="separator:gaa5d2478d928b31cbb3ce4ca3bb8f2e2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76f278fbec9a3e73f59163c97490ee02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga76f278fbec9a3e73f59163c97490ee02">_MSC_INPP2AUX2_INPP2_IMSK4</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga76f278fbec9a3e73f59163c97490ee02"><td class="mdescLeft">&#160;</td><td class="mdescRight">INPP2[4] interrupt mask enable [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga76f278fbec9a3e73f59163c97490ee02">More...</a><br /></td></tr>
<tr class="separator:ga76f278fbec9a3e73f59163c97490ee02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a2dc57f1edd12543c21b221b4977523"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga5a2dc57f1edd12543c21b221b4977523">_MSC_INPP2AUX2_INPP2_IMSK5</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga5a2dc57f1edd12543c21b221b4977523"><td class="mdescLeft">&#160;</td><td class="mdescRight">INPP2[5] interrupt mask enable [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga5a2dc57f1edd12543c21b221b4977523">More...</a><br /></td></tr>
<tr class="separator:ga5a2dc57f1edd12543c21b221b4977523"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga390f7c784db0818a50e7a16fc7c739bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga390f7c784db0818a50e7a16fc7c739bf">_MSC_INPP2AUX2_INPP0_IMSK</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga390f7c784db0818a50e7a16fc7c739bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">INPP0 interrupt mask enable [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga390f7c784db0818a50e7a16fc7c739bf">More...</a><br /></td></tr>
<tr class="separator:ga390f7c784db0818a50e7a16fc7c739bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95b02c9549c0b2c0ffd21407561ec99c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga95b02c9549c0b2c0ffd21407561ec99c">_FLASH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___f_l_a_s_h__t">_FLASH_t</a>, <a class="el" href="group___s_t_m8_t_l5_x.html#ga78cafdf3548b8f768044cfa0bef8830d">FLASH_AddressBase</a>)</td></tr>
<tr class="memdesc:ga95b02c9549c0b2c0ffd21407561ec99c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash struct/bit access.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga95b02c9549c0b2c0ffd21407561ec99c">More...</a><br /></td></tr>
<tr class="separator:ga95b02c9549c0b2c0ffd21407561ec99c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga641b9b38321993351e4a909a9fb0806e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga641b9b38321993351e4a909a9fb0806e">_FLASH_CR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga78cafdf3548b8f768044cfa0bef8830d">FLASH_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:ga641b9b38321993351e4a909a9fb0806e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash control register 1.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga641b9b38321993351e4a909a9fb0806e">More...</a><br /></td></tr>
<tr class="separator:ga641b9b38321993351e4a909a9fb0806e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fff078309f8c4b04d498ddc146d9a20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3fff078309f8c4b04d498ddc146d9a20">_FLASH_CR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga78cafdf3548b8f768044cfa0bef8830d">FLASH_AddressBase</a>+0x01)</td></tr>
<tr class="memdesc:ga3fff078309f8c4b04d498ddc146d9a20"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash control register 2.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga3fff078309f8c4b04d498ddc146d9a20">More...</a><br /></td></tr>
<tr class="separator:ga3fff078309f8c4b04d498ddc146d9a20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfcf4ab340a465ab11b6682fce1e9467"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gabfcf4ab340a465ab11b6682fce1e9467">_FLASH_NCR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga78cafdf3548b8f768044cfa0bef8830d">FLASH_AddressBase</a>+0x02)</td></tr>
<tr class="memdesc:gabfcf4ab340a465ab11b6682fce1e9467"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash Complementary control register 2.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gabfcf4ab340a465ab11b6682fce1e9467">More...</a><br /></td></tr>
<tr class="separator:gabfcf4ab340a465ab11b6682fce1e9467"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9c50d09917c66d355cbf2b08737c232"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaf9c50d09917c66d355cbf2b08737c232">_FLASH_FRP</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga78cafdf3548b8f768044cfa0bef8830d">FLASH_AddressBase</a>+0x03)</td></tr>
<tr class="memdesc:gaf9c50d09917c66d355cbf2b08737c232"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash protection register.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gaf9c50d09917c66d355cbf2b08737c232">More...</a><br /></td></tr>
<tr class="separator:gaf9c50d09917c66d355cbf2b08737c232"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2fea48c548f8ced6b1eb3eaefd58ce7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gac2fea48c548f8ced6b1eb3eaefd58ce7">_FLASH_NFRP</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga78cafdf3548b8f768044cfa0bef8830d">FLASH_AddressBase</a>+0x04)</td></tr>
<tr class="memdesc:gac2fea48c548f8ced6b1eb3eaefd58ce7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash Complementary protection register.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gac2fea48c548f8ced6b1eb3eaefd58ce7">More...</a><br /></td></tr>
<tr class="separator:gac2fea48c548f8ced6b1eb3eaefd58ce7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f2c0f361a341a0e8ae7b7699768f6fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga2f2c0f361a341a0e8ae7b7699768f6fc">_FLASH_IAPSR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga78cafdf3548b8f768044cfa0bef8830d">FLASH_AddressBase</a>+0x05)</td></tr>
<tr class="memdesc:ga2f2c0f361a341a0e8ae7b7699768f6fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash status register.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga2f2c0f361a341a0e8ae7b7699768f6fc">More...</a><br /></td></tr>
<tr class="separator:ga2f2c0f361a341a0e8ae7b7699768f6fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga659a44fd0291bd3b0ff615c0fb9f18af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga659a44fd0291bd3b0ff615c0fb9f18af">_FLASH_PUKR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga78cafdf3548b8f768044cfa0bef8830d">FLASH_AddressBase</a>+0x08)</td></tr>
<tr class="memdesc:ga659a44fd0291bd3b0ff615c0fb9f18af"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash program memory unprotecting key register.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga659a44fd0291bd3b0ff615c0fb9f18af">More...</a><br /></td></tr>
<tr class="separator:ga659a44fd0291bd3b0ff615c0fb9f18af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2cbee7ac10c6492d2fa3b9d2796d3e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaf2cbee7ac10c6492d2fa3b9d2796d3e7">_FLASH_DUKR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga78cafdf3548b8f768044cfa0bef8830d">FLASH_AddressBase</a>+0x0A)</td></tr>
<tr class="memdesc:gaf2cbee7ac10c6492d2fa3b9d2796d3e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data EEPROM unprotection key register.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gaf2cbee7ac10c6492d2fa3b9d2796d3e7">More...</a><br /></td></tr>
<tr class="separator:gaf2cbee7ac10c6492d2fa3b9d2796d3e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94ecc10cf8974601a658b04a49d4d03f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga94ecc10cf8974601a658b04a49d4d03f">_FLASH_WAIT</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga78cafdf3548b8f768044cfa0bef8830d">FLASH_AddressBase</a>+0x0D)</td></tr>
<tr class="memdesc:ga94ecc10cf8974601a658b04a49d4d03f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash Wait state register.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga94ecc10cf8974601a658b04a49d4d03f">More...</a><br /></td></tr>
<tr class="separator:ga94ecc10cf8974601a658b04a49d4d03f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6e5036159de774257d6ca677df91813"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaa6e5036159de774257d6ca677df91813">_FLASH_CR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gaa6e5036159de774257d6ca677df91813"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash control register 1 reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gaa6e5036159de774257d6ca677df91813">More...</a><br /></td></tr>
<tr class="separator:gaa6e5036159de774257d6ca677df91813"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47675a162c7237544c9dd2499da51618"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga47675a162c7237544c9dd2499da51618">_FLASH_CR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga47675a162c7237544c9dd2499da51618"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash control register 2 reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga47675a162c7237544c9dd2499da51618">More...</a><br /></td></tr>
<tr class="separator:ga47675a162c7237544c9dd2499da51618"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d99a5b6f8c2d8d3ba605366ac35cedb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga2d99a5b6f8c2d8d3ba605366ac35cedb">_FLASH_NCR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0xFF)</td></tr>
<tr class="memdesc:ga2d99a5b6f8c2d8d3ba605366ac35cedb"><td class="mdescLeft">&#160;</td><td class="mdescRight">complementary Flash control register 2 reset value  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga2d99a5b6f8c2d8d3ba605366ac35cedb">More...</a><br /></td></tr>
<tr class="separator:ga2d99a5b6f8c2d8d3ba605366ac35cedb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13ab6bc2c1d6235a6545c10472c956e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga13ab6bc2c1d6235a6545c10472c956e8">_FLASH_FRR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga13ab6bc2c1d6235a6545c10472c956e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash protection register reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga13ab6bc2c1d6235a6545c10472c956e8">More...</a><br /></td></tr>
<tr class="separator:ga13ab6bc2c1d6235a6545c10472c956e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga069d81d3ef7205dff3648a1efa9e31ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga069d81d3ef7205dff3648a1efa9e31ec">_FLASH_NFRR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0xFF)</td></tr>
<tr class="memdesc:ga069d81d3ef7205dff3648a1efa9e31ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash Complementary protection register reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga069d81d3ef7205dff3648a1efa9e31ec">More...</a><br /></td></tr>
<tr class="separator:ga069d81d3ef7205dff3648a1efa9e31ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10c09fdeac27aea39eeb49d42dc595d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga10c09fdeac27aea39eeb49d42dc595d5">_FLASH_IAPSR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x40)</td></tr>
<tr class="memdesc:ga10c09fdeac27aea39eeb49d42dc595d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash status register reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga10c09fdeac27aea39eeb49d42dc595d5">More...</a><br /></td></tr>
<tr class="separator:ga10c09fdeac27aea39eeb49d42dc595d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d17c0ad7272143724c535369189f937"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga9d17c0ad7272143724c535369189f937">_FLASH_PUKR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga9d17c0ad7272143724c535369189f937"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash program memory unprotecting key reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga9d17c0ad7272143724c535369189f937">More...</a><br /></td></tr>
<tr class="separator:ga9d17c0ad7272143724c535369189f937"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e220dc48a0b8c12bf0ff819f4f994d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga7e220dc48a0b8c12bf0ff819f4f994d0">_FLASH_DUKR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga7e220dc48a0b8c12bf0ff819f4f994d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data EEPROM unprotection key reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga7e220dc48a0b8c12bf0ff819f4f994d0">More...</a><br /></td></tr>
<tr class="separator:ga7e220dc48a0b8c12bf0ff819f4f994d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3c1ee977f2f9ed9cf621432e416533a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gae3c1ee977f2f9ed9cf621432e416533a">_FLASH_WAIT_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gae3c1ee977f2f9ed9cf621432e416533a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash Wait state register reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gae3c1ee977f2f9ed9cf621432e416533a">More...</a><br /></td></tr>
<tr class="separator:gae3c1ee977f2f9ed9cf621432e416533a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2306166e4c273545023d9641c70b7339"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga2306166e4c273545023d9641c70b7339">_FLASH_CR1_FIX</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga2306166e4c273545023d9641c70b7339"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fixed Byte programming time [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga2306166e4c273545023d9641c70b7339">More...</a><br /></td></tr>
<tr class="separator:ga2306166e4c273545023d9641c70b7339"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3a272d9f682bdb1d4c8a295d00ceb5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaf3a272d9f682bdb1d4c8a295d00ceb5c">_FLASH_CR1_IE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gaf3a272d9f682bdb1d4c8a295d00ceb5c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash Interrupt enable [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gaf3a272d9f682bdb1d4c8a295d00ceb5c">More...</a><br /></td></tr>
<tr class="separator:gaf3a272d9f682bdb1d4c8a295d00ceb5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga312fdc877b1a978205c22dbb9d6c87b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga312fdc877b1a978205c22dbb9d6c87b9">_FLASH_CR1_AHALT</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga312fdc877b1a978205c22dbb9d6c87b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Power-down in Active-halt mode [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga312fdc877b1a978205c22dbb9d6c87b9">More...</a><br /></td></tr>
<tr class="separator:ga312fdc877b1a978205c22dbb9d6c87b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga775985816a06c11b2bb88d6c1f6f33c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga775985816a06c11b2bb88d6c1f6f33c0">_FLASH_CR1_HALT</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga775985816a06c11b2bb88d6c1f6f33c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Power-down in Halt mode [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga775985816a06c11b2bb88d6c1f6f33c0">More...</a><br /></td></tr>
<tr class="separator:ga775985816a06c11b2bb88d6c1f6f33c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad58fcc102c73ee55f180f5987a47ae4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gad58fcc102c73ee55f180f5987a47ae4a">_FLASH_CR2_PRG</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gad58fcc102c73ee55f180f5987a47ae4a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Standard block programming [0] (in _FLASH_CR2 and _FLASH_NCR2)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gad58fcc102c73ee55f180f5987a47ae4a">More...</a><br /></td></tr>
<tr class="separator:gad58fcc102c73ee55f180f5987a47ae4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48bbc994af06896b2fe331b589821879"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga48bbc994af06896b2fe331b589821879">_FLASH_CR2_FPRG</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga48bbc994af06896b2fe331b589821879"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast block programming [0] (in _FLASH_CR2 and _FLASH_NCR2)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga48bbc994af06896b2fe331b589821879">More...</a><br /></td></tr>
<tr class="separator:ga48bbc994af06896b2fe331b589821879"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a225aeb948a35602582787254e67d78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga6a225aeb948a35602582787254e67d78">_FLASH_CR2_ERASE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga6a225aeb948a35602582787254e67d78"><td class="mdescLeft">&#160;</td><td class="mdescRight">Block erasing [0] (in _FLASH_CR2 and _FLASH_NCR2)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga6a225aeb948a35602582787254e67d78">More...</a><br /></td></tr>
<tr class="separator:ga6a225aeb948a35602582787254e67d78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bfac4b26f23b23bfb4f563af4e393eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga5bfac4b26f23b23bfb4f563af4e393eb">_FLASH_CR2_WPRG</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga5bfac4b26f23b23bfb4f563af4e393eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Word programming [0] (in _FLASH_CR2 and _FLASH_NCR2)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga5bfac4b26f23b23bfb4f563af4e393eb">More...</a><br /></td></tr>
<tr class="separator:ga5bfac4b26f23b23bfb4f563af4e393eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7146141b80bb74607bda14db306953ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga7146141b80bb74607bda14db306953ea">_FLASH_CR2_OPT</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga7146141b80bb74607bda14db306953ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write option bytes [0] (in _FLASH_CR2 and _FLASH_NCR2)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga7146141b80bb74607bda14db306953ea">More...</a><br /></td></tr>
<tr class="separator:ga7146141b80bb74607bda14db306953ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92afd00d0e8ad957255aa9387e779e0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga92afd00d0e8ad957255aa9387e779e0b">_FLASH_IAPSR_WR_PG_DIS</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga92afd00d0e8ad957255aa9387e779e0b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write attempted to protected page flag [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga92afd00d0e8ad957255aa9387e779e0b">More...</a><br /></td></tr>
<tr class="separator:ga92afd00d0e8ad957255aa9387e779e0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85e2ce4e13c29128ef780e241eac06f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga85e2ce4e13c29128ef780e241eac06f8">_FLASH_IAPSR_PUL</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga85e2ce4e13c29128ef780e241eac06f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash Program memory unlocked flag [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga85e2ce4e13c29128ef780e241eac06f8">More...</a><br /></td></tr>
<tr class="separator:ga85e2ce4e13c29128ef780e241eac06f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88ee1ee94759812ec3b3a279d9d741e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga88ee1ee94759812ec3b3a279d9d741e3">_FLASH_IAPSR_EOP</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga88ee1ee94759812ec3b3a279d9d741e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">End of programming (write or erase operation) flag [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga88ee1ee94759812ec3b3a279d9d741e3">More...</a><br /></td></tr>
<tr class="separator:ga88ee1ee94759812ec3b3a279d9d741e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80704c60b5af853d5b1f16faa2d96b2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga80704c60b5af853d5b1f16faa2d96b2d">_FLASH_IAPSR_DUL</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga80704c60b5af853d5b1f16faa2d96b2d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data EEPROM area unlocked flag [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga80704c60b5af853d5b1f16faa2d96b2d">More...</a><br /></td></tr>
<tr class="separator:ga80704c60b5af853d5b1f16faa2d96b2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59a3232797b2ce85c29aed2b49dc03dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga59a3232797b2ce85c29aed2b49dc03dd">_FLASH_IAPSR_HVOFF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga59a3232797b2ce85c29aed2b49dc03dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">End of high voltage flag [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga59a3232797b2ce85c29aed2b49dc03dd">More...</a><br /></td></tr>
<tr class="separator:ga59a3232797b2ce85c29aed2b49dc03dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae51736af0511ca26787e12f970b761ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gae51736af0511ca26787e12f970b761ac">_FLASH_WAIT_WAIT</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gae51736af0511ca26787e12f970b761ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash wait state [1:0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gae51736af0511ca26787e12f970b761ac">More...</a><br /></td></tr>
<tr class="separator:gae51736af0511ca26787e12f970b761ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab43ace0a6c7e1ffb85e821d65ef93824"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gab43ace0a6c7e1ffb85e821d65ef93824">_FLASH_WAIT_WAIT0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gab43ace0a6c7e1ffb85e821d65ef93824"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash wait state [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gab43ace0a6c7e1ffb85e821d65ef93824">More...</a><br /></td></tr>
<tr class="separator:gab43ace0a6c7e1ffb85e821d65ef93824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d5c01b78128943aedf7056817c99073"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga8d5c01b78128943aedf7056817c99073">_FLASH_WAIT_WAIT1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga8d5c01b78128943aedf7056817c99073"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flash wait state [1].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga8d5c01b78128943aedf7056817c99073">More...</a><br /></td></tr>
<tr class="separator:ga8d5c01b78128943aedf7056817c99073"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44f69a4146a141cb4830f44fe74a3b0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga44f69a4146a141cb4830f44fe74a3b0b">_RST</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___r_s_t__t">_RST_t</a>,        <a class="el" href="group___s_t_m8_t_l5_x.html#gad7ff027da743f363ee9b5b43462ce02b">RST_AddressBase</a>)</td></tr>
<tr class="memdesc:ga44f69a4146a141cb4830f44fe74a3b0b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset module struct/bit access.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga44f69a4146a141cb4830f44fe74a3b0b">More...</a><br /></td></tr>
<tr class="separator:ga44f69a4146a141cb4830f44fe74a3b0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8df0f3b5dc48d3a0af57126039f37ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gae8df0f3b5dc48d3a0af57126039f37ac">_RST_SR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,       <a class="el" href="group___s_t_m8_t_l5_x.html#gad7ff027da743f363ee9b5b43462ce02b">RST_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:gae8df0f3b5dc48d3a0af57126039f37ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset module status register.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gae8df0f3b5dc48d3a0af57126039f37ac">More...</a><br /></td></tr>
<tr class="separator:gae8df0f3b5dc48d3a0af57126039f37ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c4a9b04f8f89f096ba180f63bb78f0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga0c4a9b04f8f89f096ba180f63bb78f0d">_RST_SR_WWDGF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga0c4a9b04f8f89f096ba180f63bb78f0d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog reset flag [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga0c4a9b04f8f89f096ba180f63bb78f0d">More...</a><br /></td></tr>
<tr class="separator:ga0c4a9b04f8f89f096ba180f63bb78f0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae558a0a7c561385ae7f81a761df74679"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gae558a0a7c561385ae7f81a761df74679">_RST_SR_IWDGF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gae558a0a7c561385ae7f81a761df74679"><td class="mdescLeft">&#160;</td><td class="mdescRight">Independent Watchdog reset flag [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gae558a0a7c561385ae7f81a761df74679">More...</a><br /></td></tr>
<tr class="separator:gae558a0a7c561385ae7f81a761df74679"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88b0bf6035d9c4ae2dc6950627e7672e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga88b0bf6035d9c4ae2dc6950627e7672e">_RST_SR_ILLOPF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga88b0bf6035d9c4ae2dc6950627e7672e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Illegal opcode reset flag [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga88b0bf6035d9c4ae2dc6950627e7672e">More...</a><br /></td></tr>
<tr class="separator:ga88b0bf6035d9c4ae2dc6950627e7672e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01d6c75d076581476b7cf54426e7b7eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga01d6c75d076581476b7cf54426e7b7eb">_RST_SR_SWIMF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga01d6c75d076581476b7cf54426e7b7eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">SWIM reset flag [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga01d6c75d076581476b7cf54426e7b7eb">More...</a><br /></td></tr>
<tr class="separator:ga01d6c75d076581476b7cf54426e7b7eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cebfa9792934fb059b445b420a14da9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga9cebfa9792934fb059b445b420a14da9">_RST_SR_EMCF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga9cebfa9792934fb059b445b420a14da9"><td class="mdescLeft">&#160;</td><td class="mdescRight">EMC reset flag [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga9cebfa9792934fb059b445b420a14da9">More...</a><br /></td></tr>
<tr class="separator:ga9cebfa9792934fb059b445b420a14da9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14a9340046e00525071a3099825538c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga14a9340046e00525071a3099825538c6">_CLK</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="group___s_t_m8_a_f___s_t_m8_s.html#struct___c_l_k__t">_CLK_t</a>,   <a class="el" href="group___s_t_m8_t_l5_x.html#gae38318174d7dc6b843faf90b261a416c">CLK_AddressBase</a>)</td></tr>
<tr class="memdesc:ga14a9340046e00525071a3099825538c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock module struct/bit access.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga14a9340046e00525071a3099825538c6">More...</a><br /></td></tr>
<tr class="separator:ga14a9340046e00525071a3099825538c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50e73087a01256789b025e2ffa35bb9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga50e73087a01256789b025e2ffa35bb9c">_CLK_SMD0</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gae38318174d7dc6b843faf90b261a416c">CLK_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:ga50e73087a01256789b025e2ffa35bb9c"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMED0 RTC clock config. register.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga50e73087a01256789b025e2ffa35bb9c">More...</a><br /></td></tr>
<tr class="separator:ga50e73087a01256789b025e2ffa35bb9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2902ba7d33867a7168cb498137164a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gad2902ba7d33867a7168cb498137164a0">_CLK_SMD1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gae38318174d7dc6b843faf90b261a416c">CLK_AddressBase</a>+0x01)</td></tr>
<tr class="memdesc:gad2902ba7d33867a7168cb498137164a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMED1 RTC clock config. register.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gad2902ba7d33867a7168cb498137164a0">More...</a><br /></td></tr>
<tr class="separator:gad2902ba7d33867a7168cb498137164a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9f10aab2cc9333dde11027b0a3412bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gae9f10aab2cc9333dde11027b0a3412bd">_CLK_SMD2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gae38318174d7dc6b843faf90b261a416c">CLK_AddressBase</a>+0x02)</td></tr>
<tr class="memdesc:gae9f10aab2cc9333dde11027b0a3412bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMED2 RTC clock config. register.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gae9f10aab2cc9333dde11027b0a3412bd">More...</a><br /></td></tr>
<tr class="separator:gae9f10aab2cc9333dde11027b0a3412bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7972e9d82891ab69d25d25b6c95e787"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaf7972e9d82891ab69d25d25b6c95e787">_CLK_SMD3</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gae38318174d7dc6b843faf90b261a416c">CLK_AddressBase</a>+0x03)</td></tr>
<tr class="memdesc:gaf7972e9d82891ab69d25d25b6c95e787"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMED3 RTC clock config. register.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gaf7972e9d82891ab69d25d25b6c95e787">More...</a><br /></td></tr>
<tr class="separator:gaf7972e9d82891ab69d25d25b6c95e787"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ec28e0e69398bf843a2207f9f926487"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga5ec28e0e69398bf843a2207f9f926487">_CLK_SMD4</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gae38318174d7dc6b843faf90b261a416c">CLK_AddressBase</a>+0x04)</td></tr>
<tr class="memdesc:ga5ec28e0e69398bf843a2207f9f926487"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMED4 RTC clock config. register.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga5ec28e0e69398bf843a2207f9f926487">More...</a><br /></td></tr>
<tr class="separator:ga5ec28e0e69398bf843a2207f9f926487"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab647d8b7f5d660ca49351229fdaf6a52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gab647d8b7f5d660ca49351229fdaf6a52">_CLK_SMD5</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gae38318174d7dc6b843faf90b261a416c">CLK_AddressBase</a>+0x05)</td></tr>
<tr class="memdesc:gab647d8b7f5d660ca49351229fdaf6a52"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMED5 RTC clock config. register.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gab647d8b7f5d660ca49351229fdaf6a52">More...</a><br /></td></tr>
<tr class="separator:gab647d8b7f5d660ca49351229fdaf6a52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab630fe71b3e53ee793d2fa448027e32b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gab630fe71b3e53ee793d2fa448027e32b">_CLK_PLLDIV</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gae38318174d7dc6b843faf90b261a416c">CLK_AddressBase</a>+0x0A)</td></tr>
<tr class="memdesc:gab630fe71b3e53ee793d2fa448027e32b"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL divider/prescaler register.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gab630fe71b3e53ee793d2fa448027e32b">More...</a><br /></td></tr>
<tr class="separator:gab630fe71b3e53ee793d2fa448027e32b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac031dd7b24dd6268df870bd4c1fdc6eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gac031dd7b24dd6268df870bd4c1fdc6eb">_CLK_AWUDIV</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gae38318174d7dc6b843faf90b261a416c">CLK_AddressBase</a>+0x0B)</td></tr>
<tr class="memdesc:gac031dd7b24dd6268df870bd4c1fdc6eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">AWU divider register.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gac031dd7b24dd6268df870bd4c1fdc6eb">More...</a><br /></td></tr>
<tr class="separator:gac031dd7b24dd6268df870bd4c1fdc6eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa712357f99ef5eae94a1e8a497583b52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaa712357f99ef5eae94a1e8a497583b52">_CLK_ICKR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gae38318174d7dc6b843faf90b261a416c">CLK_AddressBase</a>+0x0C)</td></tr>
<tr class="memdesc:gaa712357f99ef5eae94a1e8a497583b52"><td class="mdescLeft">&#160;</td><td class="mdescRight">Internal clock register.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gaa712357f99ef5eae94a1e8a497583b52">More...</a><br /></td></tr>
<tr class="separator:gaa712357f99ef5eae94a1e8a497583b52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18abc7321ad081ac78bafe3594679fde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga18abc7321ad081ac78bafe3594679fde">_CLK_ECKR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gae38318174d7dc6b843faf90b261a416c">CLK_AddressBase</a>+0x0D)</td></tr>
<tr class="memdesc:ga18abc7321ad081ac78bafe3594679fde"><td class="mdescLeft">&#160;</td><td class="mdescRight">External clock register.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga18abc7321ad081ac78bafe3594679fde">More...</a><br /></td></tr>
<tr class="separator:ga18abc7321ad081ac78bafe3594679fde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2361525e37d40f89f2387769ea5d0dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gad2361525e37d40f89f2387769ea5d0dc">_CLK_PLLR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gae38318174d7dc6b843faf90b261a416c">CLK_AddressBase</a>+0x0E)</td></tr>
<tr class="memdesc:gad2361525e37d40f89f2387769ea5d0dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL status register.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gad2361525e37d40f89f2387769ea5d0dc">More...</a><br /></td></tr>
<tr class="separator:gad2361525e37d40f89f2387769ea5d0dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga775044d595b4f5e8265128d379c0c5ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga775044d595b4f5e8265128d379c0c5ec">_CLK_CMSR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gae38318174d7dc6b843faf90b261a416c">CLK_AddressBase</a>+0x0F)</td></tr>
<tr class="memdesc:ga775044d595b4f5e8265128d379c0c5ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock master status register.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga775044d595b4f5e8265128d379c0c5ec">More...</a><br /></td></tr>
<tr class="separator:ga775044d595b4f5e8265128d379c0c5ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa86a185adeb0a04d5761e8b8c389dafc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaa86a185adeb0a04d5761e8b8c389dafc">_CLK_SWR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gae38318174d7dc6b843faf90b261a416c">CLK_AddressBase</a>+0x10)</td></tr>
<tr class="memdesc:gaa86a185adeb0a04d5761e8b8c389dafc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock master switch register.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gaa86a185adeb0a04d5761e8b8c389dafc">More...</a><br /></td></tr>
<tr class="separator:gaa86a185adeb0a04d5761e8b8c389dafc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8d51190301dd7cc424664a926613034"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaf8d51190301dd7cc424664a926613034">_CLK_SWCR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gae38318174d7dc6b843faf90b261a416c">CLK_AddressBase</a>+0x11)</td></tr>
<tr class="memdesc:gaf8d51190301dd7cc424664a926613034"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock switch control register.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gaf8d51190301dd7cc424664a926613034">More...</a><br /></td></tr>
<tr class="separator:gaf8d51190301dd7cc424664a926613034"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7a526ae03eae4cbb2c289cae8799d23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gac7a526ae03eae4cbb2c289cae8799d23">_CLK_CKDIVR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gae38318174d7dc6b843faf90b261a416c">CLK_AddressBase</a>+0x12)</td></tr>
<tr class="memdesc:gac7a526ae03eae4cbb2c289cae8799d23"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock divider register.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gac7a526ae03eae4cbb2c289cae8799d23">More...</a><br /></td></tr>
<tr class="separator:gac7a526ae03eae4cbb2c289cae8799d23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7215ff37307f028d95a08ac66f0c95ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga7215ff37307f028d95a08ac66f0c95ce">_CLK_PCKENR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gae38318174d7dc6b843faf90b261a416c">CLK_AddressBase</a>+0x13)</td></tr>
<tr class="memdesc:ga7215ff37307f028d95a08ac66f0c95ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral clock gating register 1.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga7215ff37307f028d95a08ac66f0c95ce">More...</a><br /></td></tr>
<tr class="separator:ga7215ff37307f028d95a08ac66f0c95ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0cef473b6c33f6a950dc21ab69d3393"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaf0cef473b6c33f6a950dc21ab69d3393">_CLK_CSSR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gae38318174d7dc6b843faf90b261a416c">CLK_AddressBase</a>+0x14)</td></tr>
<tr class="memdesc:gaf0cef473b6c33f6a950dc21ab69d3393"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock security system register.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gaf0cef473b6c33f6a950dc21ab69d3393">More...</a><br /></td></tr>
<tr class="separator:gaf0cef473b6c33f6a950dc21ab69d3393"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4418b427c51ffc0c1a8828641f55519"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gac4418b427c51ffc0c1a8828641f55519">_CLK_CCOR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gae38318174d7dc6b843faf90b261a416c">CLK_AddressBase</a>+0x15)</td></tr>
<tr class="memdesc:gac4418b427c51ffc0c1a8828641f55519"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configurable clock output register.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gac4418b427c51ffc0c1a8828641f55519">More...</a><br /></td></tr>
<tr class="separator:gac4418b427c51ffc0c1a8828641f55519"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5b40782bfcfbdafafa0fdc0ebc2f767"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gae5b40782bfcfbdafafa0fdc0ebc2f767">_CLK_PCKENR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gae38318174d7dc6b843faf90b261a416c">CLK_AddressBase</a>+0x16)</td></tr>
<tr class="memdesc:gae5b40782bfcfbdafafa0fdc0ebc2f767"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral clock gating register 2.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gae5b40782bfcfbdafafa0fdc0ebc2f767">More...</a><br /></td></tr>
<tr class="separator:gae5b40782bfcfbdafafa0fdc0ebc2f767"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad850c7ae8b7db79bd9466343933356b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gad850c7ae8b7db79bd9466343933356b9">_CLK_HSITRIMR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gae38318174d7dc6b843faf90b261a416c">CLK_AddressBase</a>+0x18)</td></tr>
<tr class="memdesc:gad850c7ae8b7db79bd9466343933356b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">HSI clock calibration trimming register.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gad850c7ae8b7db79bd9466343933356b9">More...</a><br /></td></tr>
<tr class="separator:gad850c7ae8b7db79bd9466343933356b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59cc65b6907d95706ced2e213803e085"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga59cc65b6907d95706ced2e213803e085">_CLK_SWIMCCR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gae38318174d7dc6b843faf90b261a416c">CLK_AddressBase</a>+0x19)</td></tr>
<tr class="memdesc:ga59cc65b6907d95706ced2e213803e085"><td class="mdescLeft">&#160;</td><td class="mdescRight">SWIM clock control register.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga59cc65b6907d95706ced2e213803e085">More...</a><br /></td></tr>
<tr class="separator:ga59cc65b6907d95706ced2e213803e085"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f0f0d1dfb7b3537d2da6c4d12e813ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga8f0f0d1dfb7b3537d2da6c4d12e813ee">_CLK_CCODIVR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gae38318174d7dc6b843faf90b261a416c">CLK_AddressBase</a>+0x1A)</td></tr>
<tr class="memdesc:ga8f0f0d1dfb7b3537d2da6c4d12e813ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">CCO divider register.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga8f0f0d1dfb7b3537d2da6c4d12e813ee">More...</a><br /></td></tr>
<tr class="separator:ga8f0f0d1dfb7b3537d2da6c4d12e813ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98841c5fe061ba24a4418b6bbf2c7de7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga98841c5fe061ba24a4418b6bbf2c7de7">_CLK_ADCR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gae38318174d7dc6b843faf90b261a416c">CLK_AddressBase</a>+0x1B)</td></tr>
<tr class="memdesc:ga98841c5fe061ba24a4418b6bbf2c7de7"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC clock configuration register.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga98841c5fe061ba24a4418b6bbf2c7de7">More...</a><br /></td></tr>
<tr class="separator:ga98841c5fe061ba24a4418b6bbf2c7de7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd74da51da01393577874a707090d66f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gabd74da51da01393577874a707090d66f">_CLK_SMD0_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gabd74da51da01393577874a707090d66f"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMED0 RTC clock config. register reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gabd74da51da01393577874a707090d66f">More...</a><br /></td></tr>
<tr class="separator:gabd74da51da01393577874a707090d66f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga965abeea92c36a27edfe4f1bb0d52475"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga965abeea92c36a27edfe4f1bb0d52475">_CLK_SMD1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga965abeea92c36a27edfe4f1bb0d52475"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMED1 RTC clock config. register reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga965abeea92c36a27edfe4f1bb0d52475">More...</a><br /></td></tr>
<tr class="separator:ga965abeea92c36a27edfe4f1bb0d52475"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23cec836d1c153fff5fd5effc6fd0268"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga23cec836d1c153fff5fd5effc6fd0268">_CLK_SMD2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga23cec836d1c153fff5fd5effc6fd0268"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMED2 RTC clock config. register reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga23cec836d1c153fff5fd5effc6fd0268">More...</a><br /></td></tr>
<tr class="separator:ga23cec836d1c153fff5fd5effc6fd0268"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae8887076a91114d6d0cbbafa9c325a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaae8887076a91114d6d0cbbafa9c325a2">_CLK_SMD3_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gaae8887076a91114d6d0cbbafa9c325a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMED3 RTC clock config. register reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gaae8887076a91114d6d0cbbafa9c325a2">More...</a><br /></td></tr>
<tr class="separator:gaae8887076a91114d6d0cbbafa9c325a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90fffc48ab6a85da8a66f24749862a2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga90fffc48ab6a85da8a66f24749862a2c">_CLK_SMD4_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga90fffc48ab6a85da8a66f24749862a2c"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMED4 RTC clock config. register reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga90fffc48ab6a85da8a66f24749862a2c">More...</a><br /></td></tr>
<tr class="separator:ga90fffc48ab6a85da8a66f24749862a2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47eb50567c97051534410b3652cc6cc2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga47eb50567c97051534410b3652cc6cc2">_CLK_SMD5_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga47eb50567c97051534410b3652cc6cc2"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMED5 RTC clock config. register reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga47eb50567c97051534410b3652cc6cc2">More...</a><br /></td></tr>
<tr class="separator:ga47eb50567c97051534410b3652cc6cc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9d097dbf847e608a37712f2d51eb854"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gad9d097dbf847e608a37712f2d51eb854">_CLK_PLLDIV_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gad9d097dbf847e608a37712f2d51eb854"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL divider/prescaler register reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gad9d097dbf847e608a37712f2d51eb854">More...</a><br /></td></tr>
<tr class="separator:gad9d097dbf847e608a37712f2d51eb854"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2af866a5fa931af709a786a5afec6f3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga2af866a5fa931af709a786a5afec6f3a">_CLK_AWUDIV_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga2af866a5fa931af709a786a5afec6f3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">AWU divider register reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga2af866a5fa931af709a786a5afec6f3a">More...</a><br /></td></tr>
<tr class="separator:ga2af866a5fa931af709a786a5afec6f3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga864d7e45dfe688492fa03487ab1b3337"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga864d7e45dfe688492fa03487ab1b3337">_CLK_ICKR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x01)</td></tr>
<tr class="memdesc:ga864d7e45dfe688492fa03487ab1b3337"><td class="mdescLeft">&#160;</td><td class="mdescRight">Internal clock register reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga864d7e45dfe688492fa03487ab1b3337">More...</a><br /></td></tr>
<tr class="separator:ga864d7e45dfe688492fa03487ab1b3337"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5744e0e12569fed46acb00381964fdae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga5744e0e12569fed46acb00381964fdae">_CLK_ECKR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga5744e0e12569fed46acb00381964fdae"><td class="mdescLeft">&#160;</td><td class="mdescRight">External clock register reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga5744e0e12569fed46acb00381964fdae">More...</a><br /></td></tr>
<tr class="separator:ga5744e0e12569fed46acb00381964fdae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdfef8323bee22eeeaa2df3722d8b266"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gabdfef8323bee22eeeaa2df3722d8b266">_CLK_PLLR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x01)</td></tr>
<tr class="memdesc:gabdfef8323bee22eeeaa2df3722d8b266"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL status register reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gabdfef8323bee22eeeaa2df3722d8b266">More...</a><br /></td></tr>
<tr class="separator:gabdfef8323bee22eeeaa2df3722d8b266"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66566a3352b8d436ac6b2b6fd2130407"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga66566a3352b8d436ac6b2b6fd2130407">_CLK_CMSR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0xE1)</td></tr>
<tr class="memdesc:ga66566a3352b8d436ac6b2b6fd2130407"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock master status register reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga66566a3352b8d436ac6b2b6fd2130407">More...</a><br /></td></tr>
<tr class="separator:ga66566a3352b8d436ac6b2b6fd2130407"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1db98bf1105493d11de8adbcc5eecdf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gae1db98bf1105493d11de8adbcc5eecdf">_CLK_SWR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0xE1)</td></tr>
<tr class="memdesc:gae1db98bf1105493d11de8adbcc5eecdf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock master switch register reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gae1db98bf1105493d11de8adbcc5eecdf">More...</a><br /></td></tr>
<tr class="separator:gae1db98bf1105493d11de8adbcc5eecdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11236e65a4de3d5905128e7e73dcac0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga11236e65a4de3d5905128e7e73dcac0e">_CLK_SWCR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga11236e65a4de3d5905128e7e73dcac0e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock switch control register reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga11236e65a4de3d5905128e7e73dcac0e">More...</a><br /></td></tr>
<tr class="separator:ga11236e65a4de3d5905128e7e73dcac0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89837a77d8dfb37b6e450ebca0d86ba5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga89837a77d8dfb37b6e450ebca0d86ba5">_CLK_CKDIVR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x18)</td></tr>
<tr class="memdesc:ga89837a77d8dfb37b6e450ebca0d86ba5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock divider register reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga89837a77d8dfb37b6e450ebca0d86ba5">More...</a><br /></td></tr>
<tr class="separator:ga89837a77d8dfb37b6e450ebca0d86ba5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c85eb48efcda576e5c891f12400a3d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga9c85eb48efcda576e5c891f12400a3d9">_CLK_PCKENR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0xFF)</td></tr>
<tr class="memdesc:ga9c85eb48efcda576e5c891f12400a3d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral clock gating register 1 reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga9c85eb48efcda576e5c891f12400a3d9">More...</a><br /></td></tr>
<tr class="separator:ga9c85eb48efcda576e5c891f12400a3d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3218152b4d950fb9b74841cfec3984d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3218152b4d950fb9b74841cfec3984d6">_CLK_CSSR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga3218152b4d950fb9b74841cfec3984d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock security system register reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga3218152b4d950fb9b74841cfec3984d6">More...</a><br /></td></tr>
<tr class="separator:ga3218152b4d950fb9b74841cfec3984d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cd1ab223328ce8f83928607bec6ab49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga5cd1ab223328ce8f83928607bec6ab49">_CLK_CCOR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga5cd1ab223328ce8f83928607bec6ab49"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configurable clock output register reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga5cd1ab223328ce8f83928607bec6ab49">More...</a><br /></td></tr>
<tr class="separator:ga5cd1ab223328ce8f83928607bec6ab49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa29b8ab9a967c3780897778aa870947"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gafa29b8ab9a967c3780897778aa870947">_CLK_PCKENR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0xFF)</td></tr>
<tr class="memdesc:gafa29b8ab9a967c3780897778aa870947"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral clock gating register 2 reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gafa29b8ab9a967c3780897778aa870947">More...</a><br /></td></tr>
<tr class="separator:gafa29b8ab9a967c3780897778aa870947"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccb9b74352230d1953e9845d2bdaf682"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaccb9b74352230d1953e9845d2bdaf682">_CLK_HSITRIMR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gaccb9b74352230d1953e9845d2bdaf682"><td class="mdescLeft">&#160;</td><td class="mdescRight">HSI clock calibration trimming register reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gaccb9b74352230d1953e9845d2bdaf682">More...</a><br /></td></tr>
<tr class="separator:gaccb9b74352230d1953e9845d2bdaf682"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7f07c230a2813eef61b70dfb2217a04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaf7f07c230a2813eef61b70dfb2217a04">_CLK_SWIMCCR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gaf7f07c230a2813eef61b70dfb2217a04"><td class="mdescLeft">&#160;</td><td class="mdescRight">SWIM clock control register reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gaf7f07c230a2813eef61b70dfb2217a04">More...</a><br /></td></tr>
<tr class="separator:gaf7f07c230a2813eef61b70dfb2217a04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cdda071fe3905150529b27d150805ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga6cdda071fe3905150529b27d150805ea">_CLK_CCODIVR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga6cdda071fe3905150529b27d150805ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">CCO divider register reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga6cdda071fe3905150529b27d150805ea">More...</a><br /></td></tr>
<tr class="separator:ga6cdda071fe3905150529b27d150805ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga26ccdb9ef358a9c9e3f3c3a67e3167c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga26ccdb9ef358a9c9e3f3c3a67e3167c6">_CLK_ADCR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x20)</td></tr>
<tr class="memdesc:ga26ccdb9ef358a9c9e3f3c3a67e3167c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC clock configuration register reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga26ccdb9ef358a9c9e3f3c3a67e3167c6">More...</a><br /></td></tr>
<tr class="separator:ga26ccdb9ef358a9c9e3f3c3a67e3167c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad278b74fd1a2b8af405dc1e79b53f9ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gad278b74fd1a2b8af405dc1e79b53f9ef">_CLK_SMD_CK_SW</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gad278b74fd1a2b8af405dc1e79b53f9ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">High speed internal RC oscillator enable [1:0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gad278b74fd1a2b8af405dc1e79b53f9ef">More...</a><br /></td></tr>
<tr class="separator:gad278b74fd1a2b8af405dc1e79b53f9ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18410038040ddea98983093cb9983ec4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga18410038040ddea98983093cb9983ec4">_CLK_SMD_CK_SW0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga18410038040ddea98983093cb9983ec4"><td class="mdescLeft">&#160;</td><td class="mdescRight">High speed internal RC oscillator enable [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga18410038040ddea98983093cb9983ec4">More...</a><br /></td></tr>
<tr class="separator:ga18410038040ddea98983093cb9983ec4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga476fd0f1be4ef0e3f89d9ab80dea83b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga476fd0f1be4ef0e3f89d9ab80dea83b7">_CLK_SMD_CK_SW1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga476fd0f1be4ef0e3f89d9ab80dea83b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">High speed internal RC oscillator enable [1].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga476fd0f1be4ef0e3f89d9ab80dea83b7">More...</a><br /></td></tr>
<tr class="separator:ga476fd0f1be4ef0e3f89d9ab80dea83b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0a80e64144ab81b3323152d63b42bce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaa0a80e64144ab81b3323152d63b42bce">_CLK_SMD_SMED_DIV</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gaa0a80e64144ab81b3323152d63b42bce"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMED division factor [2:0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gaa0a80e64144ab81b3323152d63b42bce">More...</a><br /></td></tr>
<tr class="separator:gaa0a80e64144ab81b3323152d63b42bce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2450615bff71c1e4fe5cf4b6cae34dba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga2450615bff71c1e4fe5cf4b6cae34dba">_CLK_SMD_SMED_DIV0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga2450615bff71c1e4fe5cf4b6cae34dba"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMED division factor [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga2450615bff71c1e4fe5cf4b6cae34dba">More...</a><br /></td></tr>
<tr class="separator:ga2450615bff71c1e4fe5cf4b6cae34dba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1840d1a6b09cd24b76bb10d029667480"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga1840d1a6b09cd24b76bb10d029667480">_CLK_SMD_SMED_DIV1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga1840d1a6b09cd24b76bb10d029667480"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMED division factor [1].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga1840d1a6b09cd24b76bb10d029667480">More...</a><br /></td></tr>
<tr class="separator:ga1840d1a6b09cd24b76bb10d029667480"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74c6ee73c7265781d339166a3b91c302"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga74c6ee73c7265781d339166a3b91c302">_CLK_SMD_SMED_DIV2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga74c6ee73c7265781d339166a3b91c302"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMED division factor [2].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga74c6ee73c7265781d339166a3b91c302">More...</a><br /></td></tr>
<tr class="separator:ga74c6ee73c7265781d339166a3b91c302"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga101b9540fef9c299d183f815ee716348"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga101b9540fef9c299d183f815ee716348">_CLK_PLLDIV_DIV</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga101b9540fef9c299d183f815ee716348"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL at 96 MHz clock division factor [1:0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga101b9540fef9c299d183f815ee716348">More...</a><br /></td></tr>
<tr class="separator:ga101b9540fef9c299d183f815ee716348"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga283b4f4e8129536b993bae686b561722"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga283b4f4e8129536b993bae686b561722">_CLK_PLLDIV_DIV0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga283b4f4e8129536b993bae686b561722"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL at 96 MHz clock division factor [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga283b4f4e8129536b993bae686b561722">More...</a><br /></td></tr>
<tr class="separator:ga283b4f4e8129536b993bae686b561722"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa76e7b565a7d0d2e0f2b34fb71ff4a58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaa76e7b565a7d0d2e0f2b34fb71ff4a58">_CLK_PLLDIV_DIV1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gaa76e7b565a7d0d2e0f2b34fb71ff4a58"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL at 96 MHz clock division factor [1].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gaa76e7b565a7d0d2e0f2b34fb71ff4a58">More...</a><br /></td></tr>
<tr class="separator:gaa76e7b565a7d0d2e0f2b34fb71ff4a58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4069607d810f33ae2211641e6047ceaa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga4069607d810f33ae2211641e6047ceaa">_CLK_PLLDIV_PRES_DIV</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga4069607d810f33ae2211641e6047ceaa"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMED division factor [2:0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga4069607d810f33ae2211641e6047ceaa">More...</a><br /></td></tr>
<tr class="separator:ga4069607d810f33ae2211641e6047ceaa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34af119612c9d803cef4adc6bd8a68b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga34af119612c9d803cef4adc6bd8a68b5">_CLK_PLLDIV_PRES_DIV0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga34af119612c9d803cef4adc6bd8a68b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMED division factor [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga34af119612c9d803cef4adc6bd8a68b5">More...</a><br /></td></tr>
<tr class="separator:ga34af119612c9d803cef4adc6bd8a68b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa271acab3b2853502cf17441c76ce6bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaa271acab3b2853502cf17441c76ce6bd">_CLK_PLLDIV_PRES_DIV1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gaa271acab3b2853502cf17441c76ce6bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMED division factor [1].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gaa271acab3b2853502cf17441c76ce6bd">More...</a><br /></td></tr>
<tr class="separator:gaa271acab3b2853502cf17441c76ce6bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83be68cd470bdaebcde1cf4606afc8f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga83be68cd470bdaebcde1cf4606afc8f8">_CLK_AWUDIV_DIV</a>&#160;&#160;&#160;((uint8_t) (0x0F &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga83be68cd470bdaebcde1cf4606afc8f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">AWU clock post divider [3:0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga83be68cd470bdaebcde1cf4606afc8f8">More...</a><br /></td></tr>
<tr class="separator:ga83be68cd470bdaebcde1cf4606afc8f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a9df12bd3a5254c4832b069cd2026f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga6a9df12bd3a5254c4832b069cd2026f4">_CLK_AWUDIV_DIV0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga6a9df12bd3a5254c4832b069cd2026f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">AWU clock post divider [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga6a9df12bd3a5254c4832b069cd2026f4">More...</a><br /></td></tr>
<tr class="separator:ga6a9df12bd3a5254c4832b069cd2026f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga755da9028c45cf2956d52e7cf63f43e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga755da9028c45cf2956d52e7cf63f43e8">_CLK_AWUDIV_DIV1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga755da9028c45cf2956d52e7cf63f43e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">AWU clock post divider [1].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga755da9028c45cf2956d52e7cf63f43e8">More...</a><br /></td></tr>
<tr class="separator:ga755da9028c45cf2956d52e7cf63f43e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33c6278fb9a6e6fc76d1e3ad62c8cee2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga33c6278fb9a6e6fc76d1e3ad62c8cee2">_CLK_AWUDIV_DIV2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga33c6278fb9a6e6fc76d1e3ad62c8cee2"><td class="mdescLeft">&#160;</td><td class="mdescRight">AWU clock post divider [2].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga33c6278fb9a6e6fc76d1e3ad62c8cee2">More...</a><br /></td></tr>
<tr class="separator:ga33c6278fb9a6e6fc76d1e3ad62c8cee2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacdaf9a263ff482bd6c9785ca64b2d011"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gacdaf9a263ff482bd6c9785ca64b2d011">_CLK_AWUDIV_DIV3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gacdaf9a263ff482bd6c9785ca64b2d011"><td class="mdescLeft">&#160;</td><td class="mdescRight">AWU clock post divider [3].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gacdaf9a263ff482bd6c9785ca64b2d011">More...</a><br /></td></tr>
<tr class="separator:gacdaf9a263ff482bd6c9785ca64b2d011"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga555b18390da515921b83ae7fd7fa8a9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga555b18390da515921b83ae7fd7fa8a9d">_CLK_ICKR_HSIEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga555b18390da515921b83ae7fd7fa8a9d"><td class="mdescLeft">&#160;</td><td class="mdescRight">High speed internal RC oscillator enable [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga555b18390da515921b83ae7fd7fa8a9d">More...</a><br /></td></tr>
<tr class="separator:ga555b18390da515921b83ae7fd7fa8a9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41c3d75b4a1d08e0cb4e9cbe78ca72be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga41c3d75b4a1d08e0cb4e9cbe78ca72be">_CLK_ICKR_HSIRDY</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga41c3d75b4a1d08e0cb4e9cbe78ca72be"><td class="mdescLeft">&#160;</td><td class="mdescRight">High speed internal oscillator ready [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga41c3d75b4a1d08e0cb4e9cbe78ca72be">More...</a><br /></td></tr>
<tr class="separator:ga41c3d75b4a1d08e0cb4e9cbe78ca72be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c9d9878da191fc04df253996cc34f76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga5c9d9878da191fc04df253996cc34f76">_CLK_ICKR_FHWU</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga5c9d9878da191fc04df253996cc34f76"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast wakeup from Halt/Active-halt modes [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga5c9d9878da191fc04df253996cc34f76">More...</a><br /></td></tr>
<tr class="separator:ga5c9d9878da191fc04df253996cc34f76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga907df26d70baa5435836f26c04eb32e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga907df26d70baa5435836f26c04eb32e6">_CLK_ICKR_LSIEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga907df26d70baa5435836f26c04eb32e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Low speed internal RC oscillator enable [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga907df26d70baa5435836f26c04eb32e6">More...</a><br /></td></tr>
<tr class="separator:ga907df26d70baa5435836f26c04eb32e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf99d2a48ba46ab8fe4fae6dd9fcb0d20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaf99d2a48ba46ab8fe4fae6dd9fcb0d20">_CLK_ICKR_LSIRDY</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gaf99d2a48ba46ab8fe4fae6dd9fcb0d20"><td class="mdescLeft">&#160;</td><td class="mdescRight">Low speed internal oscillator ready [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gaf99d2a48ba46ab8fe4fae6dd9fcb0d20">More...</a><br /></td></tr>
<tr class="separator:gaf99d2a48ba46ab8fe4fae6dd9fcb0d20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e693873f5a313ffd552ced6f0e28455"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e693873f5a313ffd552ced6f0e28455">_CLK_ICKR_REGAH</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga3e693873f5a313ffd552ced6f0e28455"><td class="mdescLeft">&#160;</td><td class="mdescRight">Regulator power off in Active-halt mode [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e693873f5a313ffd552ced6f0e28455">More...</a><br /></td></tr>
<tr class="separator:ga3e693873f5a313ffd552ced6f0e28455"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10b0a1c1343162997bec68f825d665bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga10b0a1c1343162997bec68f825d665bd">_CLK_ECKR_HSEEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga10b0a1c1343162997bec68f825d665bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">High speed external crystal oscillator enable [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga10b0a1c1343162997bec68f825d665bd">More...</a><br /></td></tr>
<tr class="separator:ga10b0a1c1343162997bec68f825d665bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cac33e4a07cfd0b76f01e26813a3622"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga5cac33e4a07cfd0b76f01e26813a3622">_CLK_ECKR_HSERDY</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga5cac33e4a07cfd0b76f01e26813a3622"><td class="mdescLeft">&#160;</td><td class="mdescRight">High speed external crystal oscillator ready [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga5cac33e4a07cfd0b76f01e26813a3622">More...</a><br /></td></tr>
<tr class="separator:ga5cac33e4a07cfd0b76f01e26813a3622"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1558134e15a7d8a52ca9a8ce504adb37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga1558134e15a7d8a52ca9a8ce504adb37">_CLK_PLLR_PLLON</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga1558134e15a7d8a52ca9a8ce504adb37"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL power-down [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga1558134e15a7d8a52ca9a8ce504adb37">More...</a><br /></td></tr>
<tr class="separator:ga1558134e15a7d8a52ca9a8ce504adb37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99aeccf46448daca1ee38591ef5d6986"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga99aeccf46448daca1ee38591ef5d6986">_CLK_PLLR_LOCKP</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga99aeccf46448daca1ee38591ef5d6986"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL lock signal [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga99aeccf46448daca1ee38591ef5d6986">More...</a><br /></td></tr>
<tr class="separator:ga99aeccf46448daca1ee38591ef5d6986"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5859396048bcf4eb463e2dddc25c4c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaf5859396048bcf4eb463e2dddc25c4c5">_CLK_PLLR_REF_SEL</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gaf5859396048bcf4eb463e2dddc25c4c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL clock input reference clock selection [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gaf5859396048bcf4eb463e2dddc25c4c5">More...</a><br /></td></tr>
<tr class="separator:gaf5859396048bcf4eb463e2dddc25c4c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97ac6171bcd618e0c7fc1507eebe09aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga97ac6171bcd618e0c7fc1507eebe09aa">_CLK_PLLR_BYPASS</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga97ac6171bcd618e0c7fc1507eebe09aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL bypass [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga97ac6171bcd618e0c7fc1507eebe09aa">More...</a><br /></td></tr>
<tr class="separator:ga97ac6171bcd618e0c7fc1507eebe09aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf1f69789dd91042f731c29423875e7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gabf1f69789dd91042f731c29423875e7d">_CLK_PLLR_SSCG_CTRL</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gabf1f69789dd91042f731c29423875e7d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Spread spectrum control modulation [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gabf1f69789dd91042f731c29423875e7d">More...</a><br /></td></tr>
<tr class="separator:gabf1f69789dd91042f731c29423875e7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cf8b11948564b8e07c83bb144d078e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga9cf8b11948564b8e07c83bb144d078e9">_CLK_PLLR_SPREAD_CTRL</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga9cf8b11948564b8e07c83bb144d078e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL spread input [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga9cf8b11948564b8e07c83bb144d078e9">More...</a><br /></td></tr>
<tr class="separator:ga9cf8b11948564b8e07c83bb144d078e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga526a026e35d680ad68915bfb5a728fb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga526a026e35d680ad68915bfb5a728fb1">_CLK_PLLR_PLL_LOCK_INT</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga526a026e35d680ad68915bfb5a728fb1"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL unlock interrupt enable [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga526a026e35d680ad68915bfb5a728fb1">More...</a><br /></td></tr>
<tr class="separator:ga526a026e35d680ad68915bfb5a728fb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88d25cdb5be2127ec3bdbe39321f4536"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga88d25cdb5be2127ec3bdbe39321f4536">_CLK_SWCR_SWBSY</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga88d25cdb5be2127ec3bdbe39321f4536"><td class="mdescLeft">&#160;</td><td class="mdescRight">Switch busy flag [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga88d25cdb5be2127ec3bdbe39321f4536">More...</a><br /></td></tr>
<tr class="separator:ga88d25cdb5be2127ec3bdbe39321f4536"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9d8c58964e31f84d738c7d0046e1efe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gac9d8c58964e31f84d738c7d0046e1efe">_CLK_SWCR_SWEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gac9d8c58964e31f84d738c7d0046e1efe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Switch start/stop enable [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gac9d8c58964e31f84d738c7d0046e1efe">More...</a><br /></td></tr>
<tr class="separator:gac9d8c58964e31f84d738c7d0046e1efe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade70c1eb591ba2e4055127497be05391"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gade70c1eb591ba2e4055127497be05391">_CLK_SWCR_SWIEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gade70c1eb591ba2e4055127497be05391"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock switch interrupt enable [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gade70c1eb591ba2e4055127497be05391">More...</a><br /></td></tr>
<tr class="separator:gade70c1eb591ba2e4055127497be05391"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7faa08fdb3a3bff0e62f66dae51d8762"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga7faa08fdb3a3bff0e62f66dae51d8762">_CLK_SWCR_SWIF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga7faa08fdb3a3bff0e62f66dae51d8762"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock switch interrupt flag [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga7faa08fdb3a3bff0e62f66dae51d8762">More...</a><br /></td></tr>
<tr class="separator:ga7faa08fdb3a3bff0e62f66dae51d8762"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac54084df019151f01c54bad41056306c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gac54084df019151f01c54bad41056306c">_CLK_CKDIVR_CPUDIV</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gac54084df019151f01c54bad41056306c"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU clock prescaler [2:0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gac54084df019151f01c54bad41056306c">More...</a><br /></td></tr>
<tr class="separator:gac54084df019151f01c54bad41056306c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e5bbadb54f19006d45b756154e9e39d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga6e5bbadb54f19006d45b756154e9e39d">_CLK_CKDIVR_CPUDIV0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga6e5bbadb54f19006d45b756154e9e39d"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU clock prescaler [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga6e5bbadb54f19006d45b756154e9e39d">More...</a><br /></td></tr>
<tr class="separator:ga6e5bbadb54f19006d45b756154e9e39d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fa2760c5c3ed037c844fab9f4926b78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3fa2760c5c3ed037c844fab9f4926b78">_CLK_CKDIVR_CPUDIV1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga3fa2760c5c3ed037c844fab9f4926b78"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU clock prescaler [1].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga3fa2760c5c3ed037c844fab9f4926b78">More...</a><br /></td></tr>
<tr class="separator:ga3fa2760c5c3ed037c844fab9f4926b78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf86f686601865b43ec59200d25b80e63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaf86f686601865b43ec59200d25b80e63">_CLK_CKDIVR_CPUDIV2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gaf86f686601865b43ec59200d25b80e63"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPU clock prescaler [2].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gaf86f686601865b43ec59200d25b80e63">More...</a><br /></td></tr>
<tr class="separator:gaf86f686601865b43ec59200d25b80e63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ba6f2643a33fbe53cb81f13867f7cb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3ba6f2643a33fbe53cb81f13867f7cb4">_CLK_CKDIVR_HSIDIV</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga3ba6f2643a33fbe53cb81f13867f7cb4"><td class="mdescLeft">&#160;</td><td class="mdescRight">High speed internal clock prescaler [1:0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga3ba6f2643a33fbe53cb81f13867f7cb4">More...</a><br /></td></tr>
<tr class="separator:ga3ba6f2643a33fbe53cb81f13867f7cb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8fdb156345b1b53469a33d7a03792e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaa8fdb156345b1b53469a33d7a03792e6">_CLK_CKDIVR_HSIDIV0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gaa8fdb156345b1b53469a33d7a03792e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">High speed internal clock prescaler [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gaa8fdb156345b1b53469a33d7a03792e6">More...</a><br /></td></tr>
<tr class="separator:gaa8fdb156345b1b53469a33d7a03792e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga790ba1bf4f9ff362d307b131e2163f3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga790ba1bf4f9ff362d307b131e2163f3d">_CLK_CKDIVR_HSIDIV1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga790ba1bf4f9ff362d307b131e2163f3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">High speed internal clock prescaler [1].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga790ba1bf4f9ff362d307b131e2163f3d">More...</a><br /></td></tr>
<tr class="separator:ga790ba1bf4f9ff362d307b131e2163f3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e2841604029c57eb242339e7cf2cb6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga6e2841604029c57eb242339e7cf2cb6b">_CLK_PCKENR1_I2C</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga6e2841604029c57eb242339e7cf2cb6b"><td class="mdescLeft">&#160;</td><td class="mdescRight">clock enable I2C [0]  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga6e2841604029c57eb242339e7cf2cb6b">More...</a><br /></td></tr>
<tr class="separator:ga6e2841604029c57eb242339e7cf2cb6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f7cd016ceea95c1dcb03691cb5492e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga0f7cd016ceea95c1dcb03691cb5492e3">_CLK_PCKENR1_PORT0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga0f7cd016ceea95c1dcb03691cb5492e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">clock enable PORT0 [0]  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga0f7cd016ceea95c1dcb03691cb5492e3">More...</a><br /></td></tr>
<tr class="separator:ga0f7cd016ceea95c1dcb03691cb5492e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54dcd2e0bb7856983c1b00af526f3b7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga54dcd2e0bb7856983c1b00af526f3b7d">_CLK_PCKENR1_UART</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga54dcd2e0bb7856983c1b00af526f3b7d"><td class="mdescLeft">&#160;</td><td class="mdescRight">clock enable UART [0]  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga54dcd2e0bb7856983c1b00af526f3b7d">More...</a><br /></td></tr>
<tr class="separator:ga54dcd2e0bb7856983c1b00af526f3b7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e08881c058d86e544ed5057c276e461"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga0e08881c058d86e544ed5057c276e461">_CLK_PCKENR1_DALI</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga0e08881c058d86e544ed5057c276e461"><td class="mdescLeft">&#160;</td><td class="mdescRight">clock enable DALI [0]  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga0e08881c058d86e544ed5057c276e461">More...</a><br /></td></tr>
<tr class="separator:ga0e08881c058d86e544ed5057c276e461"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab58272d43d02a51652644a3a664d0847"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gab58272d43d02a51652644a3a664d0847">_CLK_PCKENR1_STMR</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gab58272d43d02a51652644a3a664d0847"><td class="mdescLeft">&#160;</td><td class="mdescRight">clock enable STMR [0]  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gab58272d43d02a51652644a3a664d0847">More...</a><br /></td></tr>
<tr class="separator:gab58272d43d02a51652644a3a664d0847"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa395614b6bed58aff8695df913b7ef58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaa395614b6bed58aff8695df913b7ef58">_CLK_PCKENR1_PORT1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gaa395614b6bed58aff8695df913b7ef58"><td class="mdescLeft">&#160;</td><td class="mdescRight">clock enable PORT1 [0]  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gaa395614b6bed58aff8695df913b7ef58">More...</a><br /></td></tr>
<tr class="separator:gaa395614b6bed58aff8695df913b7ef58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1e286de6e097f273bed855ab938de8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gab1e286de6e097f273bed855ab938de8b">_CLK_PCKENR1_AWU</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gab1e286de6e097f273bed855ab938de8b"><td class="mdescLeft">&#160;</td><td class="mdescRight">clock enable AWU [0]  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gab1e286de6e097f273bed855ab938de8b">More...</a><br /></td></tr>
<tr class="separator:gab1e286de6e097f273bed855ab938de8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6aca8ca3ccadb8c4e1eb3456ef2f3eec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga6aca8ca3ccadb8c4e1eb3456ef2f3eec">_CLK_PCKENR1_ADC</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga6aca8ca3ccadb8c4e1eb3456ef2f3eec"><td class="mdescLeft">&#160;</td><td class="mdescRight">clock enable ADC [0]  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga6aca8ca3ccadb8c4e1eb3456ef2f3eec">More...</a><br /></td></tr>
<tr class="separator:ga6aca8ca3ccadb8c4e1eb3456ef2f3eec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15abadcef221f0847347fc2696c207d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga15abadcef221f0847347fc2696c207d9">_CLK_CSSR_CSSEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga15abadcef221f0847347fc2696c207d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock security system enable [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga15abadcef221f0847347fc2696c207d9">More...</a><br /></td></tr>
<tr class="separator:ga15abadcef221f0847347fc2696c207d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a98de761ea4f0a7d4ebbe1ea5f75897"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga1a98de761ea4f0a7d4ebbe1ea5f75897">_CLK_CSSR_AUX</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga1a98de761ea4f0a7d4ebbe1ea5f75897"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auxiliary oscillator connected to master clock [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga1a98de761ea4f0a7d4ebbe1ea5f75897">More...</a><br /></td></tr>
<tr class="separator:ga1a98de761ea4f0a7d4ebbe1ea5f75897"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddb30095f58aa64862b21b603515012c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaddb30095f58aa64862b21b603515012c">_CLK_CSSR_CSSDIE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gaddb30095f58aa64862b21b603515012c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock security system detection interrupt enable [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gaddb30095f58aa64862b21b603515012c">More...</a><br /></td></tr>
<tr class="separator:gaddb30095f58aa64862b21b603515012c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f88f7095ed0babab5b662cc3e3558f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga6f88f7095ed0babab5b662cc3e3558f1">_CLK_CSSR_CSSD</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga6f88f7095ed0babab5b662cc3e3558f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock security system detection [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga6f88f7095ed0babab5b662cc3e3558f1">More...</a><br /></td></tr>
<tr class="separator:ga6f88f7095ed0babab5b662cc3e3558f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8fa2cf91fe8a8dd214873e1e75936fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gac8fa2cf91fe8a8dd214873e1e75936fb">_CLK_CCOR_CCOEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gac8fa2cf91fe8a8dd214873e1e75936fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configurable clock output enable [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gac8fa2cf91fe8a8dd214873e1e75936fb">More...</a><br /></td></tr>
<tr class="separator:gac8fa2cf91fe8a8dd214873e1e75936fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f110d1f104e00bf7b911ddb3ff54b32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga6f110d1f104e00bf7b911ddb3ff54b32">_CLK_CCOR_CCOSEL</a>&#160;&#160;&#160;((uint8_t) (0x0F &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga6f110d1f104e00bf7b911ddb3ff54b32"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configurable clock output selection [3:0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga6f110d1f104e00bf7b911ddb3ff54b32">More...</a><br /></td></tr>
<tr class="separator:ga6f110d1f104e00bf7b911ddb3ff54b32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab37f53500beab6dda4185cfb94a8a82c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gab37f53500beab6dda4185cfb94a8a82c">_CLK_CCOR_CCOSEL0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gab37f53500beab6dda4185cfb94a8a82c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configurable clock output selection [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gab37f53500beab6dda4185cfb94a8a82c">More...</a><br /></td></tr>
<tr class="separator:gab37f53500beab6dda4185cfb94a8a82c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d16774962aaab8be0e6d9f7cbb6dc88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga8d16774962aaab8be0e6d9f7cbb6dc88">_CLK_CCOR_CCOSEL1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga8d16774962aaab8be0e6d9f7cbb6dc88"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configurable clock output selection [1].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga8d16774962aaab8be0e6d9f7cbb6dc88">More...</a><br /></td></tr>
<tr class="separator:ga8d16774962aaab8be0e6d9f7cbb6dc88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c265ce26f6bd652495abf0c7ad7af5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga6c265ce26f6bd652495abf0c7ad7af5a">_CLK_CCOR_CCOSEL2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga6c265ce26f6bd652495abf0c7ad7af5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configurable clock output selection [2].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga6c265ce26f6bd652495abf0c7ad7af5a">More...</a><br /></td></tr>
<tr class="separator:ga6c265ce26f6bd652495abf0c7ad7af5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5582c22d162ab271eac21ef165a60cb8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga5582c22d162ab271eac21ef165a60cb8">_CLK_CCOR_CCOSEL3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga5582c22d162ab271eac21ef165a60cb8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configurable clock output selection [3].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga5582c22d162ab271eac21ef165a60cb8">More...</a><br /></td></tr>
<tr class="separator:ga5582c22d162ab271eac21ef165a60cb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d2632975f5972714265855171124d53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga8d2632975f5972714265855171124d53">_CLK_CCOR_CCORDY</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga8d2632975f5972714265855171124d53"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configurable clock output ready [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga8d2632975f5972714265855171124d53">More...</a><br /></td></tr>
<tr class="separator:ga8d2632975f5972714265855171124d53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7c57a9c89c29bbaceba163f726830a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaa7c57a9c89c29bbaceba163f726830a0">_CLK_CCOR_CCOBSY</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gaa7c57a9c89c29bbaceba163f726830a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Configurable clock output busy [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gaa7c57a9c89c29bbaceba163f726830a0">More...</a><br /></td></tr>
<tr class="separator:gaa7c57a9c89c29bbaceba163f726830a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78b205bb566f53368475587cfb47ab08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga78b205bb566f53368475587cfb47ab08">_CLK_PCKENR2_SMED0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga78b205bb566f53368475587cfb47ab08"><td class="mdescLeft">&#160;</td><td class="mdescRight">clock enable SMED0 [0]  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga78b205bb566f53368475587cfb47ab08">More...</a><br /></td></tr>
<tr class="separator:ga78b205bb566f53368475587cfb47ab08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab646cbd6fd46295683a9fe79fd51c80b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gab646cbd6fd46295683a9fe79fd51c80b">_CLK_PCKENR2_SMED1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gab646cbd6fd46295683a9fe79fd51c80b"><td class="mdescLeft">&#160;</td><td class="mdescRight">clock enable SMED1 [0]  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gab646cbd6fd46295683a9fe79fd51c80b">More...</a><br /></td></tr>
<tr class="separator:gab646cbd6fd46295683a9fe79fd51c80b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac001d8716b11ec474e9907f05e8031ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gac001d8716b11ec474e9907f05e8031ee">_CLK_PCKENR2_SMED2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gac001d8716b11ec474e9907f05e8031ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">clock enable SMED2 [0]  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gac001d8716b11ec474e9907f05e8031ee">More...</a><br /></td></tr>
<tr class="separator:gac001d8716b11ec474e9907f05e8031ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcec08ffe0ef10eacee955cd91805e03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gafcec08ffe0ef10eacee955cd91805e03">_CLK_PCKENR2_SMED3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gafcec08ffe0ef10eacee955cd91805e03"><td class="mdescLeft">&#160;</td><td class="mdescRight">clock enable SMED3 [0]  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gafcec08ffe0ef10eacee955cd91805e03">More...</a><br /></td></tr>
<tr class="separator:gafcec08ffe0ef10eacee955cd91805e03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c4249087ba501eb968e794891a77bfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga9c4249087ba501eb968e794891a77bfc">_CLK_PCKENR2_SMED4</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga9c4249087ba501eb968e794891a77bfc"><td class="mdescLeft">&#160;</td><td class="mdescRight">clock enable SMED4 [0]  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga9c4249087ba501eb968e794891a77bfc">More...</a><br /></td></tr>
<tr class="separator:ga9c4249087ba501eb968e794891a77bfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1d4800ea09cac56336c4d9fe9a90753"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaa1d4800ea09cac56336c4d9fe9a90753">_CLK_PCKENR2_SMED5</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gaa1d4800ea09cac56336c4d9fe9a90753"><td class="mdescLeft">&#160;</td><td class="mdescRight">clock enable SMED5 [0]  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gaa1d4800ea09cac56336c4d9fe9a90753">More...</a><br /></td></tr>
<tr class="separator:gaa1d4800ea09cac56336c4d9fe9a90753"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1adb55ffa6d31ba2109c505f0a53e5ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga1adb55ffa6d31ba2109c505f0a53e5ca">_CLK_PCKENR2_MISC</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga1adb55ffa6d31ba2109c505f0a53e5ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">clock enable MISC [0]  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga1adb55ffa6d31ba2109c505f0a53e5ca">More...</a><br /></td></tr>
<tr class="separator:ga1adb55ffa6d31ba2109c505f0a53e5ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25441e103cfcb259ce3fe7841a4589c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga25441e103cfcb259ce3fe7841a4589c3">_CLK_HSITRIMR_TRIM</a>&#160;&#160;&#160;((uint8_t) (0x0F &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga25441e103cfcb259ce3fe7841a4589c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">HSI trimming value [2:0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga25441e103cfcb259ce3fe7841a4589c3">More...</a><br /></td></tr>
<tr class="separator:ga25441e103cfcb259ce3fe7841a4589c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e87b420a30913ddc699a1c66bcd03f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga4e87b420a30913ddc699a1c66bcd03f4">_CLK_HSITRIMR_TRIM0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga4e87b420a30913ddc699a1c66bcd03f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">HSI trimming value [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga4e87b420a30913ddc699a1c66bcd03f4">More...</a><br /></td></tr>
<tr class="separator:ga4e87b420a30913ddc699a1c66bcd03f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b893ea7a267897883328639d8d27067"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3b893ea7a267897883328639d8d27067">_CLK_HSITRIMR_TRIM1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga3b893ea7a267897883328639d8d27067"><td class="mdescLeft">&#160;</td><td class="mdescRight">HSI trimming value [1].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga3b893ea7a267897883328639d8d27067">More...</a><br /></td></tr>
<tr class="separator:ga3b893ea7a267897883328639d8d27067"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga549c6615aa15c2fbe5b020ffcbd21647"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga549c6615aa15c2fbe5b020ffcbd21647">_CLK_HSITRIMR_TRIM2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga549c6615aa15c2fbe5b020ffcbd21647"><td class="mdescLeft">&#160;</td><td class="mdescRight">HSI trimming value [2].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga549c6615aa15c2fbe5b020ffcbd21647">More...</a><br /></td></tr>
<tr class="separator:ga549c6615aa15c2fbe5b020ffcbd21647"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7334d7a63a81e032efd2f504d260bac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaa7334d7a63a81e032efd2f504d260bac">_CLK_SWIMCCR_SWIMCLK</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaa7334d7a63a81e032efd2f504d260bac"><td class="mdescLeft">&#160;</td><td class="mdescRight">SWIM clock divider [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gaa7334d7a63a81e032efd2f504d260bac">More...</a><br /></td></tr>
<tr class="separator:gaa7334d7a63a81e032efd2f504d260bac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbb4ec70f248709bd3fed323018b7ebc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gacbb4ec70f248709bd3fed323018b7ebc">_CLK_ADCR_SEL</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gacbb4ec70f248709bd3fed323018b7ebc"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC clock selection [1:0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gacbb4ec70f248709bd3fed323018b7ebc">More...</a><br /></td></tr>
<tr class="separator:gacbb4ec70f248709bd3fed323018b7ebc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2bb068bd5164ff3d5eb21ff5c624a4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gac2bb068bd5164ff3d5eb21ff5c624a4c">_CLK_ADCR_SEL0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gac2bb068bd5164ff3d5eb21ff5c624a4c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC clock selection [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gac2bb068bd5164ff3d5eb21ff5c624a4c">More...</a><br /></td></tr>
<tr class="separator:gac2bb068bd5164ff3d5eb21ff5c624a4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4cd52124bfdca0f4779a7678e395f59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gae4cd52124bfdca0f4779a7678e395f59">_CLK_ADCR_SEL1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gae4cd52124bfdca0f4779a7678e395f59"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC clock selection [1].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gae4cd52124bfdca0f4779a7678e395f59">More...</a><br /></td></tr>
<tr class="separator:gae4cd52124bfdca0f4779a7678e395f59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4beb8ca26fdb1015ce75d76c2ffbc6da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga4beb8ca26fdb1015ce75d76c2ffbc6da">_CLK_ADCR_ADC_DIV</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga4beb8ca26fdb1015ce75d76c2ffbc6da"><td class="mdescLeft">&#160;</td><td class="mdescRight">Divisor for ADC clock [3:0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga4beb8ca26fdb1015ce75d76c2ffbc6da">More...</a><br /></td></tr>
<tr class="separator:ga4beb8ca26fdb1015ce75d76c2ffbc6da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga356664da949b76dddc908e3300ab0ffb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga356664da949b76dddc908e3300ab0ffb">_CLK_ADCR_ADC_DIV0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga356664da949b76dddc908e3300ab0ffb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Divisor for ADC clock [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga356664da949b76dddc908e3300ab0ffb">More...</a><br /></td></tr>
<tr class="separator:ga356664da949b76dddc908e3300ab0ffb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d4696cba22a4a4da710090790c316c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga2d4696cba22a4a4da710090790c316c1">_CLK_ADCR_ADC_DIV1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga2d4696cba22a4a4da710090790c316c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Divisor for ADC clock [1].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga2d4696cba22a4a4da710090790c316c1">More...</a><br /></td></tr>
<tr class="separator:ga2d4696cba22a4a4da710090790c316c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94b8034a5e92904e4f1cc8270c445b57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga94b8034a5e92904e4f1cc8270c445b57">_CLK_ADCR_ADC_DIV2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga94b8034a5e92904e4f1cc8270c445b57"><td class="mdescLeft">&#160;</td><td class="mdescRight">Divisor for ADC clock [2].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga94b8034a5e92904e4f1cc8270c445b57">More...</a><br /></td></tr>
<tr class="separator:ga94b8034a5e92904e4f1cc8270c445b57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b8af6bef83407460125652c647d484b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga0b8af6bef83407460125652c647d484b">_CLK_ADCR_ADC_DIV3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga0b8af6bef83407460125652c647d484b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Divisor for ADC clock [3].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga0b8af6bef83407460125652c647d484b">More...</a><br /></td></tr>
<tr class="separator:ga0b8af6bef83407460125652c647d484b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0805659aa3ffd3f906b888b0d36a3e13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga0805659aa3ffd3f906b888b0d36a3e13">_WWDG</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___w_w_d_g__t">_WWDG_t</a>,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga552b06d3846b9db13329805df080116c">WWDG_AddressBase</a>)</td></tr>
<tr class="memdesc:ga0805659aa3ffd3f906b888b0d36a3e13"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog struct/bit access.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga0805659aa3ffd3f906b888b0d36a3e13">More...</a><br /></td></tr>
<tr class="separator:ga0805659aa3ffd3f906b888b0d36a3e13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ab816af607b32f66b1546d9b24792f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga1ab816af607b32f66b1546d9b24792f0">_WWDG_CR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga552b06d3846b9db13329805df080116c">WWDG_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:ga1ab816af607b32f66b1546d9b24792f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog Control register.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga1ab816af607b32f66b1546d9b24792f0">More...</a><br /></td></tr>
<tr class="separator:ga1ab816af607b32f66b1546d9b24792f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafec6f0a093f5e8625f645f8d4e878228"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gafec6f0a093f5e8625f645f8d4e878228">_WWDG_WR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga552b06d3846b9db13329805df080116c">WWDG_AddressBase</a>+0x01)</td></tr>
<tr class="memdesc:gafec6f0a093f5e8625f645f8d4e878228"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog Window register.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gafec6f0a093f5e8625f645f8d4e878228">More...</a><br /></td></tr>
<tr class="separator:gafec6f0a093f5e8625f645f8d4e878228"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeedd80791fab1a1faeea736ab0662c13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaeedd80791fab1a1faeea736ab0662c13">_WWDG_CR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x7F)</td></tr>
<tr class="memdesc:gaeedd80791fab1a1faeea736ab0662c13"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog Control register reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gaeedd80791fab1a1faeea736ab0662c13">More...</a><br /></td></tr>
<tr class="separator:gaeedd80791fab1a1faeea736ab0662c13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01d0cc05896baaf6dab8214448728c5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga01d0cc05896baaf6dab8214448728c5e">_WWDG_WR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x7F)</td></tr>
<tr class="memdesc:ga01d0cc05896baaf6dab8214448728c5e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog Window register reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga01d0cc05896baaf6dab8214448728c5e">More...</a><br /></td></tr>
<tr class="separator:ga01d0cc05896baaf6dab8214448728c5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1a89008a9601c8712cb6e0e97f68227"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gae1a89008a9601c8712cb6e0e97f68227">_WWDG_CR_T</a>&#160;&#160;&#160;((uint8_t) (0x7F &lt;&lt; 0))</td></tr>
<tr class="memdesc:gae1a89008a9601c8712cb6e0e97f68227"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog 7-bit counter [6:0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gae1a89008a9601c8712cb6e0e97f68227">More...</a><br /></td></tr>
<tr class="separator:gae1a89008a9601c8712cb6e0e97f68227"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bb9f8fb4a51c23c33789409ce6be2e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga1bb9f8fb4a51c23c33789409ce6be2e2">_WWDG_CR_T0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga1bb9f8fb4a51c23c33789409ce6be2e2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog 7-bit counter [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga1bb9f8fb4a51c23c33789409ce6be2e2">More...</a><br /></td></tr>
<tr class="separator:ga1bb9f8fb4a51c23c33789409ce6be2e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c44ab241783523ad708ef74db47abc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga4c44ab241783523ad708ef74db47abc4">_WWDG_CR_T1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga4c44ab241783523ad708ef74db47abc4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog 7-bit counter [1].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga4c44ab241783523ad708ef74db47abc4">More...</a><br /></td></tr>
<tr class="separator:ga4c44ab241783523ad708ef74db47abc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5c67b558adccb49ec77219b080fd25d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaf5c67b558adccb49ec77219b080fd25d">_WWDG_CR_T2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gaf5c67b558adccb49ec77219b080fd25d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog 7-bit counter [2].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gaf5c67b558adccb49ec77219b080fd25d">More...</a><br /></td></tr>
<tr class="separator:gaf5c67b558adccb49ec77219b080fd25d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd98d8f572af1ba11d13f6c8a66ebe4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gabd98d8f572af1ba11d13f6c8a66ebe4b">_WWDG_CR_T3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gabd98d8f572af1ba11d13f6c8a66ebe4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog 7-bit counter [3].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gabd98d8f572af1ba11d13f6c8a66ebe4b">More...</a><br /></td></tr>
<tr class="separator:gabd98d8f572af1ba11d13f6c8a66ebe4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4a9a4e65fda2a56fad4828820c2bc6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gad4a9a4e65fda2a56fad4828820c2bc6a">_WWDG_CR_T4</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gad4a9a4e65fda2a56fad4828820c2bc6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog 7-bit counter [4].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gad4a9a4e65fda2a56fad4828820c2bc6a">More...</a><br /></td></tr>
<tr class="separator:gad4a9a4e65fda2a56fad4828820c2bc6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e312dfd0e3a5411bf1434d0589d865f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga2e312dfd0e3a5411bf1434d0589d865f">_WWDG_CR_T5</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga2e312dfd0e3a5411bf1434d0589d865f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog 7-bit counter [5].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga2e312dfd0e3a5411bf1434d0589d865f">More...</a><br /></td></tr>
<tr class="separator:ga2e312dfd0e3a5411bf1434d0589d865f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf22f95fb2caba9f7992b64e018ad247e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaf22f95fb2caba9f7992b64e018ad247e">_WWDG_CR_T6</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gaf22f95fb2caba9f7992b64e018ad247e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog 7-bit counter [6].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gaf22f95fb2caba9f7992b64e018ad247e">More...</a><br /></td></tr>
<tr class="separator:gaf22f95fb2caba9f7992b64e018ad247e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb4ce57fbd4daeb110d66fef96a2b011"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gadb4ce57fbd4daeb110d66fef96a2b011">_WWDG_CR_WDGA</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gadb4ce57fbd4daeb110d66fef96a2b011"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog activation (n/a if WWDG enabled by option byte) [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gadb4ce57fbd4daeb110d66fef96a2b011">More...</a><br /></td></tr>
<tr class="separator:gadb4ce57fbd4daeb110d66fef96a2b011"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2070d65d667434ce7bc9fcb08730746"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gac2070d65d667434ce7bc9fcb08730746">_WWDG_WR_W</a>&#160;&#160;&#160;((uint8_t) (0x7F &lt;&lt; 0))</td></tr>
<tr class="memdesc:gac2070d65d667434ce7bc9fcb08730746"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog 7-bit window value [6:0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gac2070d65d667434ce7bc9fcb08730746">More...</a><br /></td></tr>
<tr class="separator:gac2070d65d667434ce7bc9fcb08730746"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga797aa2eeae09906f1a5348c54e5a03ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga797aa2eeae09906f1a5348c54e5a03ea">_WWDG_WR_W0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga797aa2eeae09906f1a5348c54e5a03ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog 7-bit window value [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga797aa2eeae09906f1a5348c54e5a03ea">More...</a><br /></td></tr>
<tr class="separator:ga797aa2eeae09906f1a5348c54e5a03ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8b36ea81e6195ce86820fc6f9605c89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gae8b36ea81e6195ce86820fc6f9605c89">_WWDG_WR_W1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gae8b36ea81e6195ce86820fc6f9605c89"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog 7-bit window value [1].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gae8b36ea81e6195ce86820fc6f9605c89">More...</a><br /></td></tr>
<tr class="separator:gae8b36ea81e6195ce86820fc6f9605c89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab96faefe5894b72b6b38a573881c902"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaab96faefe5894b72b6b38a573881c902">_WWDG_WR_W2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gaab96faefe5894b72b6b38a573881c902"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog 7-bit window value [2].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gaab96faefe5894b72b6b38a573881c902">More...</a><br /></td></tr>
<tr class="separator:gaab96faefe5894b72b6b38a573881c902"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c21752e3816f7aa6e390abed80fc4c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga9c21752e3816f7aa6e390abed80fc4c9">_WWDG_WR_W3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga9c21752e3816f7aa6e390abed80fc4c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog 7-bit window value [3].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga9c21752e3816f7aa6e390abed80fc4c9">More...</a><br /></td></tr>
<tr class="separator:ga9c21752e3816f7aa6e390abed80fc4c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4600e693341add0dde237eb19775f725"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga4600e693341add0dde237eb19775f725">_WWDG_WR_W4</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga4600e693341add0dde237eb19775f725"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog 7-bit window value [4].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga4600e693341add0dde237eb19775f725">More...</a><br /></td></tr>
<tr class="separator:ga4600e693341add0dde237eb19775f725"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf7d80024f200c2896c9bfb5320aafa4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gacf7d80024f200c2896c9bfb5320aafa4">_WWDG_WR_W5</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gacf7d80024f200c2896c9bfb5320aafa4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog 7-bit window value [5].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gacf7d80024f200c2896c9bfb5320aafa4">More...</a><br /></td></tr>
<tr class="separator:gacf7d80024f200c2896c9bfb5320aafa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a2ea6bd408380593cd73abba7b03fc5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga9a2ea6bd408380593cd73abba7b03fc5">_WWDG_WR_W6</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga9a2ea6bd408380593cd73abba7b03fc5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Window Watchdog 7-bit window value [6].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga9a2ea6bd408380593cd73abba7b03fc5">More...</a><br /></td></tr>
<tr class="separator:ga9a2ea6bd408380593cd73abba7b03fc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeab11bc629203f764f7b31ee4d07aa6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaeab11bc629203f764f7b31ee4d07aa6d">_IWDG</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_w_d_g__t">_IWDG_t</a>,  <a class="el" href="group___s_t_m8_t_l5_x.html#gad2e07db4d785fb1ed4b6245bc5d3bfc8">IWDG_AddressBase</a>)</td></tr>
<tr class="memdesc:gaeab11bc629203f764f7b31ee4d07aa6d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Independent Timeout Watchdog struct/bit access.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gaeab11bc629203f764f7b31ee4d07aa6d">More...</a><br /></td></tr>
<tr class="separator:gaeab11bc629203f764f7b31ee4d07aa6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f911b06b6c2ea8bf5e72f7561c2ef79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3f911b06b6c2ea8bf5e72f7561c2ef79">_IWDG_KR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gad2e07db4d785fb1ed4b6245bc5d3bfc8">IWDG_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:ga3f911b06b6c2ea8bf5e72f7561c2ef79"><td class="mdescLeft">&#160;</td><td class="mdescRight">Independent Timeout Watchdog Key register.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga3f911b06b6c2ea8bf5e72f7561c2ef79">More...</a><br /></td></tr>
<tr class="separator:ga3f911b06b6c2ea8bf5e72f7561c2ef79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9db1f6ea905cc7afda429d913b90b2b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga9db1f6ea905cc7afda429d913b90b2b9">_IWDG_PR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gad2e07db4d785fb1ed4b6245bc5d3bfc8">IWDG_AddressBase</a>+0x01)</td></tr>
<tr class="memdesc:ga9db1f6ea905cc7afda429d913b90b2b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Independent Timeout Watchdog Prescaler register.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga9db1f6ea905cc7afda429d913b90b2b9">More...</a><br /></td></tr>
<tr class="separator:ga9db1f6ea905cc7afda429d913b90b2b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b9a49f1bb7940087c77b12304fe9364"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3b9a49f1bb7940087c77b12304fe9364">_IWDG_RLR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gad2e07db4d785fb1ed4b6245bc5d3bfc8">IWDG_AddressBase</a>+0x02)</td></tr>
<tr class="memdesc:ga3b9a49f1bb7940087c77b12304fe9364"><td class="mdescLeft">&#160;</td><td class="mdescRight">Independent Timeout Watchdog Reload register.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga3b9a49f1bb7940087c77b12304fe9364">More...</a><br /></td></tr>
<tr class="separator:ga3b9a49f1bb7940087c77b12304fe9364"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e308017bceb71e0a744efe4d34de6a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e308017bceb71e0a744efe4d34de6a5">_IWDG_PR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga3e308017bceb71e0a744efe4d34de6a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Independent Timeout Watchdog Prescaler register reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e308017bceb71e0a744efe4d34de6a5">More...</a><br /></td></tr>
<tr class="separator:ga3e308017bceb71e0a744efe4d34de6a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga656171bb413ef9421fdc289808a4ebe9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga656171bb413ef9421fdc289808a4ebe9">_IWDG_RLR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0xFF)</td></tr>
<tr class="memdesc:ga656171bb413ef9421fdc289808a4ebe9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Independent Timeout Watchdog Reload register reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga656171bb413ef9421fdc289808a4ebe9">More...</a><br /></td></tr>
<tr class="separator:ga656171bb413ef9421fdc289808a4ebe9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadcbdb8461dab29c7c57082b27d4410f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaadcbdb8461dab29c7c57082b27d4410f">_IWDG_KR_KEY_ENABLE</a>&#160;&#160;&#160;((uint8_t) 0xCC)</td></tr>
<tr class="memdesc:gaadcbdb8461dab29c7c57082b27d4410f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Independent Timeout Watchdog enable.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gaadcbdb8461dab29c7c57082b27d4410f">More...</a><br /></td></tr>
<tr class="separator:gaadcbdb8461dab29c7c57082b27d4410f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga528dd431d16c44bc5617b969e62f200d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga528dd431d16c44bc5617b969e62f200d">_IWDG_KR_KEY_REFRESH</a>&#160;&#160;&#160;((uint8_t) 0xAA)</td></tr>
<tr class="memdesc:ga528dd431d16c44bc5617b969e62f200d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Independent Timeout Watchdog refresh.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga528dd431d16c44bc5617b969e62f200d">More...</a><br /></td></tr>
<tr class="separator:ga528dd431d16c44bc5617b969e62f200d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac897c65f7befd920ae94773a9e23f13d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gac897c65f7befd920ae94773a9e23f13d">_IWDG_KR_KEY_ACCESS</a>&#160;&#160;&#160;((uint8_t) 0x55)</td></tr>
<tr class="memdesc:gac897c65f7befd920ae94773a9e23f13d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Independent Timeout Watchdog unlock write to _IWDG_PR and _IWDG_RLR.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gac897c65f7befd920ae94773a9e23f13d">More...</a><br /></td></tr>
<tr class="separator:gac897c65f7befd920ae94773a9e23f13d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab3a38adcbc39ff111eeabe25941b35d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaab3a38adcbc39ff111eeabe25941b35d">_IWDG_PR_PRE</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaab3a38adcbc39ff111eeabe25941b35d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Independent Timeout Watchdog Prescaler divider [2:0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gaab3a38adcbc39ff111eeabe25941b35d">More...</a><br /></td></tr>
<tr class="separator:gaab3a38adcbc39ff111eeabe25941b35d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafabc6debdf40469bcf2a2242253fdb42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gafabc6debdf40469bcf2a2242253fdb42">_IWDG_PR_PRE0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gafabc6debdf40469bcf2a2242253fdb42"><td class="mdescLeft">&#160;</td><td class="mdescRight">Independent Timeout Watchdog Prescaler divider [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gafabc6debdf40469bcf2a2242253fdb42">More...</a><br /></td></tr>
<tr class="separator:gafabc6debdf40469bcf2a2242253fdb42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3135f28c42b81733a637fc16be9675f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaa3135f28c42b81733a637fc16be9675f">_IWDG_PR_PRE1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gaa3135f28c42b81733a637fc16be9675f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Independent Timeout Watchdog Prescaler divider [1].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gaa3135f28c42b81733a637fc16be9675f">More...</a><br /></td></tr>
<tr class="separator:gaa3135f28c42b81733a637fc16be9675f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a82614b5287a2c84a9ff56dca001b41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga2a82614b5287a2c84a9ff56dca001b41">_IWDG_PR_PRE2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga2a82614b5287a2c84a9ff56dca001b41"><td class="mdescLeft">&#160;</td><td class="mdescRight">Independent Timeout Watchdog Prescaler divider [2].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga2a82614b5287a2c84a9ff56dca001b41">More...</a><br /></td></tr>
<tr class="separator:ga2a82614b5287a2c84a9ff56dca001b41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad33730d8b3d5d35cd03539b7daddd369"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gad33730d8b3d5d35cd03539b7daddd369">_AWU</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_w_u__t">_AWU_t</a>,   <a class="el" href="group___s_t_m8_t_l5_x.html#gae5ac46e120c0acf1c6bf41a3b997f9d9">AWU_AddressBase</a>)</td></tr>
<tr class="memdesc:gad33730d8b3d5d35cd03539b7daddd369"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto Wake-Up struct/bit access.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gad33730d8b3d5d35cd03539b7daddd369">More...</a><br /></td></tr>
<tr class="separator:gad33730d8b3d5d35cd03539b7daddd369"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaded9e5807774aa0dd0077e056c5622ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaded9e5807774aa0dd0077e056c5622ca">_AWU_CSR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gae5ac46e120c0acf1c6bf41a3b997f9d9">AWU_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:gaded9e5807774aa0dd0077e056c5622ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto Wake-Up Control/status register.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gaded9e5807774aa0dd0077e056c5622ca">More...</a><br /></td></tr>
<tr class="separator:gaded9e5807774aa0dd0077e056c5622ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69e00aa258ea4a7ad643252b3e8ec779"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga69e00aa258ea4a7ad643252b3e8ec779">_AWU_APR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gae5ac46e120c0acf1c6bf41a3b997f9d9">AWU_AddressBase</a>+0x01)</td></tr>
<tr class="memdesc:ga69e00aa258ea4a7ad643252b3e8ec779"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto Wake-Up Asynchronous prescaler register.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga69e00aa258ea4a7ad643252b3e8ec779">More...</a><br /></td></tr>
<tr class="separator:ga69e00aa258ea4a7ad643252b3e8ec779"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9966791d20b224abd1b21ef11e7504c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gad9966791d20b224abd1b21ef11e7504c">_AWU_TBR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gae5ac46e120c0acf1c6bf41a3b997f9d9">AWU_AddressBase</a>+0x02)</td></tr>
<tr class="memdesc:gad9966791d20b224abd1b21ef11e7504c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto Wake-Up Timebase selection register.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gad9966791d20b224abd1b21ef11e7504c">More...</a><br /></td></tr>
<tr class="separator:gad9966791d20b224abd1b21ef11e7504c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf9b1517f28801a70a24c9322b182f03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaaf9b1517f28801a70a24c9322b182f03">_AWU_CSR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gaaf9b1517f28801a70a24c9322b182f03"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto Wake-Up Control/status register reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gaaf9b1517f28801a70a24c9322b182f03">More...</a><br /></td></tr>
<tr class="separator:gaaf9b1517f28801a70a24c9322b182f03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad271f680cb4d73b020a13bac440a56fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gad271f680cb4d73b020a13bac440a56fa">_AWU_APR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x3F)</td></tr>
<tr class="memdesc:gad271f680cb4d73b020a13bac440a56fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto Wake-Up Asynchronous prescaler register reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gad271f680cb4d73b020a13bac440a56fa">More...</a><br /></td></tr>
<tr class="separator:gad271f680cb4d73b020a13bac440a56fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57561fdf166636c49380e227e742554b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga57561fdf166636c49380e227e742554b">_AWU_TBR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga57561fdf166636c49380e227e742554b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto Wake-Up Timebase selection register reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga57561fdf166636c49380e227e742554b">More...</a><br /></td></tr>
<tr class="separator:ga57561fdf166636c49380e227e742554b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07c42056ed265e946adba2b478a243cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga07c42056ed265e946adba2b478a243cf">_AWU_CSR_AWUEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga07c42056ed265e946adba2b478a243cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto-wakeup enable [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga07c42056ed265e946adba2b478a243cf">More...</a><br /></td></tr>
<tr class="separator:ga07c42056ed265e946adba2b478a243cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e1b412dd116893aeea9c0c3d1040e22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga5e1b412dd116893aeea9c0c3d1040e22">_AWU_CSR_AWUF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga5e1b412dd116893aeea9c0c3d1040e22"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto-wakeup status flag [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga5e1b412dd116893aeea9c0c3d1040e22">More...</a><br /></td></tr>
<tr class="separator:ga5e1b412dd116893aeea9c0c3d1040e22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7994a90fb10793c60f352009a16abb87"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga7994a90fb10793c60f352009a16abb87">_AWU_APR_APRE</a>&#160;&#160;&#160;((uint8_t) (0x3F &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga7994a90fb10793c60f352009a16abb87"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto-wakeup asynchronous prescaler divider [5:0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga7994a90fb10793c60f352009a16abb87">More...</a><br /></td></tr>
<tr class="separator:ga7994a90fb10793c60f352009a16abb87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa2a3d6bcdf0d72c1817ac8363e5a9d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaaa2a3d6bcdf0d72c1817ac8363e5a9d0">_AWU_APR_APRE0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaaa2a3d6bcdf0d72c1817ac8363e5a9d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto-wakeup asynchronous prescaler divider [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gaaa2a3d6bcdf0d72c1817ac8363e5a9d0">More...</a><br /></td></tr>
<tr class="separator:gaaa2a3d6bcdf0d72c1817ac8363e5a9d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7f9f206af5f3c0621dcb3f516c7eae8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaf7f9f206af5f3c0621dcb3f516c7eae8">_AWU_APR_APRE1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gaf7f9f206af5f3c0621dcb3f516c7eae8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto-wakeup asynchronous prescaler divider [1].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gaf7f9f206af5f3c0621dcb3f516c7eae8">More...</a><br /></td></tr>
<tr class="separator:gaf7f9f206af5f3c0621dcb3f516c7eae8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97e9e06d9c6cdc20f39edcea34ec9f08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga97e9e06d9c6cdc20f39edcea34ec9f08">_AWU_APR_APRE2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga97e9e06d9c6cdc20f39edcea34ec9f08"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto-wakeup asynchronous prescaler divider [2].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga97e9e06d9c6cdc20f39edcea34ec9f08">More...</a><br /></td></tr>
<tr class="separator:ga97e9e06d9c6cdc20f39edcea34ec9f08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac84e86ad9022b619b28732c5aee34772"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gac84e86ad9022b619b28732c5aee34772">_AWU_APR_APRE3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gac84e86ad9022b619b28732c5aee34772"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto-wakeup asynchronous prescaler divider [3].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gac84e86ad9022b619b28732c5aee34772">More...</a><br /></td></tr>
<tr class="separator:gac84e86ad9022b619b28732c5aee34772"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafab05b097a7448bca341a702c59b503f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gafab05b097a7448bca341a702c59b503f">_AWU_APR_APRE4</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gafab05b097a7448bca341a702c59b503f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto-wakeup asynchronous prescaler divider [4].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gafab05b097a7448bca341a702c59b503f">More...</a><br /></td></tr>
<tr class="separator:gafab05b097a7448bca341a702c59b503f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c3cc3b91117baf4b6161893094254f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga2c3cc3b91117baf4b6161893094254f6">_AWU_APR_APRE5</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga2c3cc3b91117baf4b6161893094254f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto-wakeup asynchronous prescaler divider [5].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga2c3cc3b91117baf4b6161893094254f6">More...</a><br /></td></tr>
<tr class="separator:ga2c3cc3b91117baf4b6161893094254f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b682460b56131e96dbfd501343cc955"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga0b682460b56131e96dbfd501343cc955">_AWU_APR_AWUTB</a>&#160;&#160;&#160;((uint8_t) (0x0F &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga0b682460b56131e96dbfd501343cc955"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto-wakeup timebase selection [3:0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga0b682460b56131e96dbfd501343cc955">More...</a><br /></td></tr>
<tr class="separator:ga0b682460b56131e96dbfd501343cc955"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69f3c63b5a9d7408b1eda043fc85357b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga69f3c63b5a9d7408b1eda043fc85357b">_AWU_APR_AWUTB0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga69f3c63b5a9d7408b1eda043fc85357b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto-wakeup timebase selection [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga69f3c63b5a9d7408b1eda043fc85357b">More...</a><br /></td></tr>
<tr class="separator:ga69f3c63b5a9d7408b1eda043fc85357b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga485dbc46b98db4dd3030ac7c96e92820"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga485dbc46b98db4dd3030ac7c96e92820">_AWU_APR_AWUTB1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga485dbc46b98db4dd3030ac7c96e92820"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto-wakeup timebase selection [1].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga485dbc46b98db4dd3030ac7c96e92820">More...</a><br /></td></tr>
<tr class="separator:ga485dbc46b98db4dd3030ac7c96e92820"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ed0bfea98a726e4bac6a62cade4c930"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga7ed0bfea98a726e4bac6a62cade4c930">_AWU_APR_AWUTB2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga7ed0bfea98a726e4bac6a62cade4c930"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto-wakeup timebase selection [2].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga7ed0bfea98a726e4bac6a62cade4c930">More...</a><br /></td></tr>
<tr class="separator:ga7ed0bfea98a726e4bac6a62cade4c930"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4fd54206553519805c72f72d42b0dd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaf4fd54206553519805c72f72d42b0dd6">_AWU_APR_AWUTB3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gaf4fd54206553519805c72f72d42b0dd6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Auto-wakeup timebase selection [3].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gaf4fd54206553519805c72f72d42b0dd6">More...</a><br /></td></tr>
<tr class="separator:gaf4fd54206553519805c72f72d42b0dd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga652434952edf35361b67df1e7c003cf1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga652434952edf35361b67df1e7c003cf1">_I2C</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i2_c__t">_I2C_t</a>,     <a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>)</td></tr>
<tr class="memdesc:ga652434952edf35361b67df1e7c003cf1"><td class="mdescLeft">&#160;</td><td class="mdescRight">register for SPI control  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga652434952edf35361b67df1e7c003cf1">More...</a><br /></td></tr>
<tr class="separator:ga652434952edf35361b67df1e7c003cf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f2931a5b93d432193b1c694ff8a30b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga6f2931a5b93d432193b1c694ff8a30b9">_I2C_CR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:ga6f2931a5b93d432193b1c694ff8a30b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Control register 1.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga6f2931a5b93d432193b1c694ff8a30b9">More...</a><br /></td></tr>
<tr class="separator:ga6f2931a5b93d432193b1c694ff8a30b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70111f44c2d04e68b193ccd1ea2c0fe6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga70111f44c2d04e68b193ccd1ea2c0fe6">_I2C_CR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x01)</td></tr>
<tr class="memdesc:ga70111f44c2d04e68b193ccd1ea2c0fe6"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Control register 2.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga70111f44c2d04e68b193ccd1ea2c0fe6">More...</a><br /></td></tr>
<tr class="separator:ga70111f44c2d04e68b193ccd1ea2c0fe6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8d48c46a717b1cee08069dbc9903ad6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaf8d48c46a717b1cee08069dbc9903ad6">_I2C_FREQR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x02)</td></tr>
<tr class="memdesc:gaf8d48c46a717b1cee08069dbc9903ad6"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Frequency register.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gaf8d48c46a717b1cee08069dbc9903ad6">More...</a><br /></td></tr>
<tr class="separator:gaf8d48c46a717b1cee08069dbc9903ad6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaafaef0e49b3623907ba52fd9d8fb390"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaaafaef0e49b3623907ba52fd9d8fb390">_I2C_OARL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x03)</td></tr>
<tr class="memdesc:gaaafaef0e49b3623907ba52fd9d8fb390"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C own address register low byte.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gaaafaef0e49b3623907ba52fd9d8fb390">More...</a><br /></td></tr>
<tr class="separator:gaaafaef0e49b3623907ba52fd9d8fb390"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8baff2a0ac44ba2cdeb0628661641475"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga8baff2a0ac44ba2cdeb0628661641475">_I2C_OARH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x04)</td></tr>
<tr class="memdesc:ga8baff2a0ac44ba2cdeb0628661641475"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C own address register high byte.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga8baff2a0ac44ba2cdeb0628661641475">More...</a><br /></td></tr>
<tr class="separator:ga8baff2a0ac44ba2cdeb0628661641475"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8918e9208528a94e457c29fcb46db4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gae8918e9208528a94e457c29fcb46db4f">_I2C_DR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x06)</td></tr>
<tr class="memdesc:gae8918e9208528a94e457c29fcb46db4f"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C data register.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gae8918e9208528a94e457c29fcb46db4f">More...</a><br /></td></tr>
<tr class="separator:gae8918e9208528a94e457c29fcb46db4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a2eb9d4c886151585978f66fd80f4d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga9a2eb9d4c886151585978f66fd80f4d2">_I2C_SR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x07)</td></tr>
<tr class="memdesc:ga9a2eb9d4c886151585978f66fd80f4d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Status register 1.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga9a2eb9d4c886151585978f66fd80f4d2">More...</a><br /></td></tr>
<tr class="separator:ga9a2eb9d4c886151585978f66fd80f4d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe3c89059c4294e39a47011444ae4a29"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gafe3c89059c4294e39a47011444ae4a29">_I2C_SR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x08)</td></tr>
<tr class="memdesc:gafe3c89059c4294e39a47011444ae4a29"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Status register 2.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gafe3c89059c4294e39a47011444ae4a29">More...</a><br /></td></tr>
<tr class="separator:gafe3c89059c4294e39a47011444ae4a29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab223d9454cd6f0158a216a4b9bbb9027"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gab223d9454cd6f0158a216a4b9bbb9027">_I2C_SR3</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x09)</td></tr>
<tr class="memdesc:gab223d9454cd6f0158a216a4b9bbb9027"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Status register 3.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gab223d9454cd6f0158a216a4b9bbb9027">More...</a><br /></td></tr>
<tr class="separator:gab223d9454cd6f0158a216a4b9bbb9027"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3136622895b986271aba1e3a4d4c0f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gad3136622895b986271aba1e3a4d4c0f0">_I2C_ITR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x0A)</td></tr>
<tr class="memdesc:gad3136622895b986271aba1e3a4d4c0f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Interrupt register.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gad3136622895b986271aba1e3a4d4c0f0">More...</a><br /></td></tr>
<tr class="separator:gad3136622895b986271aba1e3a4d4c0f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff34045e4691af531348744328f8f19a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaff34045e4691af531348744328f8f19a">_I2C_CCRL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x0B)</td></tr>
<tr class="memdesc:gaff34045e4691af531348744328f8f19a"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Clock control register low byte.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gaff34045e4691af531348744328f8f19a">More...</a><br /></td></tr>
<tr class="separator:gaff34045e4691af531348744328f8f19a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1a166db6841a2da3b5326a1c85d2dae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gad1a166db6841a2da3b5326a1c85d2dae">_I2C_CCRH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x0C)</td></tr>
<tr class="memdesc:gad1a166db6841a2da3b5326a1c85d2dae"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Clock control register high byte.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gad1a166db6841a2da3b5326a1c85d2dae">More...</a><br /></td></tr>
<tr class="separator:gad1a166db6841a2da3b5326a1c85d2dae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga618f31047ebb9762715495558836fc5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga618f31047ebb9762715495558836fc5f">_I2C_TRISER</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,    <a class="el" href="group___s_t_m8_t_l5_x.html#gad1e2dcbf2f4ee83e31c89b6ecdeb6124">I2C_AddressBase</a>+0x0D)</td></tr>
<tr class="memdesc:ga618f31047ebb9762715495558836fc5f"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C rise time register.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga618f31047ebb9762715495558836fc5f">More...</a><br /></td></tr>
<tr class="separator:ga618f31047ebb9762715495558836fc5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga717418aca058678340babf80920fcd48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga717418aca058678340babf80920fcd48">_I2C_CR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga717418aca058678340babf80920fcd48"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Control register 1 reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga717418aca058678340babf80920fcd48">More...</a><br /></td></tr>
<tr class="separator:ga717418aca058678340babf80920fcd48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d83eb7669d4e4248be3dfe4ec60bfbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga0d83eb7669d4e4248be3dfe4ec60bfbc">_I2C_CR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga0d83eb7669d4e4248be3dfe4ec60bfbc"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Control register 2 reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga0d83eb7669d4e4248be3dfe4ec60bfbc">More...</a><br /></td></tr>
<tr class="separator:ga0d83eb7669d4e4248be3dfe4ec60bfbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e29ba197771d0483a654ffd555d6ef7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga4e29ba197771d0483a654ffd555d6ef7">_I2C_FREQR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga4e29ba197771d0483a654ffd555d6ef7"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Frequency register reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga4e29ba197771d0483a654ffd555d6ef7">More...</a><br /></td></tr>
<tr class="separator:ga4e29ba197771d0483a654ffd555d6ef7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1d038a1bb7e5374b7ab79ac5e147ae1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gac1d038a1bb7e5374b7ab79ac5e147ae1">_I2C_OARL_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gac1d038a1bb7e5374b7ab79ac5e147ae1"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C own address register low byte reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gac1d038a1bb7e5374b7ab79ac5e147ae1">More...</a><br /></td></tr>
<tr class="separator:gac1d038a1bb7e5374b7ab79ac5e147ae1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga715ee8ccd875990155c0cb1cfcfb54ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga715ee8ccd875990155c0cb1cfcfb54ca">_I2C_OARH_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga715ee8ccd875990155c0cb1cfcfb54ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C own address register high byte reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga715ee8ccd875990155c0cb1cfcfb54ca">More...</a><br /></td></tr>
<tr class="separator:ga715ee8ccd875990155c0cb1cfcfb54ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad54a55d3f2d409dad7434aa1aa9ba0c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gad54a55d3f2d409dad7434aa1aa9ba0c4">_I2C_DR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gad54a55d3f2d409dad7434aa1aa9ba0c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C data register reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gad54a55d3f2d409dad7434aa1aa9ba0c4">More...</a><br /></td></tr>
<tr class="separator:gad54a55d3f2d409dad7434aa1aa9ba0c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2867dfbe04d633919aa334bc17315b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gab2867dfbe04d633919aa334bc17315b6">_I2C_SR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gab2867dfbe04d633919aa334bc17315b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Status register 1 reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gab2867dfbe04d633919aa334bc17315b6">More...</a><br /></td></tr>
<tr class="separator:gab2867dfbe04d633919aa334bc17315b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed40504a91b659f709803ec2c644c9ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaed40504a91b659f709803ec2c644c9ed">_I2C_SR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gaed40504a91b659f709803ec2c644c9ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Status register 2 reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gaed40504a91b659f709803ec2c644c9ed">More...</a><br /></td></tr>
<tr class="separator:gaed40504a91b659f709803ec2c644c9ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1104c7b3464a5cc2e608fc1efe01f977"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga1104c7b3464a5cc2e608fc1efe01f977">_I2C_SR3_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga1104c7b3464a5cc2e608fc1efe01f977"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Status register 3 reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga1104c7b3464a5cc2e608fc1efe01f977">More...</a><br /></td></tr>
<tr class="separator:ga1104c7b3464a5cc2e608fc1efe01f977"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga145eedd92c93ccc2bdaba27220e447c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga145eedd92c93ccc2bdaba27220e447c3">_I2C_ITR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga145eedd92c93ccc2bdaba27220e447c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Interrupt register reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga145eedd92c93ccc2bdaba27220e447c3">More...</a><br /></td></tr>
<tr class="separator:ga145eedd92c93ccc2bdaba27220e447c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d600a878a58f3ce77af6502787d9db5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga0d600a878a58f3ce77af6502787d9db5">_I2C_CCRL_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga0d600a878a58f3ce77af6502787d9db5"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Clock control register low byte reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga0d600a878a58f3ce77af6502787d9db5">More...</a><br /></td></tr>
<tr class="separator:ga0d600a878a58f3ce77af6502787d9db5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3195eafb353b4fa0fb318321b94074cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3195eafb353b4fa0fb318321b94074cb">_I2C_CCRH_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga3195eafb353b4fa0fb318321b94074cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Clock control register high byte reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga3195eafb353b4fa0fb318321b94074cb">More...</a><br /></td></tr>
<tr class="separator:ga3195eafb353b4fa0fb318321b94074cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bc8f4690acc04eb606cad04b7915fa5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga6bc8f4690acc04eb606cad04b7915fa5">_I2C_TRISER_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x02)</td></tr>
<tr class="memdesc:ga6bc8f4690acc04eb606cad04b7915fa5"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C rise time register reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga6bc8f4690acc04eb606cad04b7915fa5">More...</a><br /></td></tr>
<tr class="separator:ga6bc8f4690acc04eb606cad04b7915fa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57fc2e5ea5c5692229ced4a19949d963"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga57fc2e5ea5c5692229ced4a19949d963">_I2C_CR1_PE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga57fc2e5ea5c5692229ced4a19949d963"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Peripheral enable [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga57fc2e5ea5c5692229ced4a19949d963">More...</a><br /></td></tr>
<tr class="separator:ga57fc2e5ea5c5692229ced4a19949d963"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05da5ea41075c0658b5f7260bee2f8df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga05da5ea41075c0658b5f7260bee2f8df">_I2C_CR1_ENGC</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga05da5ea41075c0658b5f7260bee2f8df"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C General call enable [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga05da5ea41075c0658b5f7260bee2f8df">More...</a><br /></td></tr>
<tr class="separator:ga05da5ea41075c0658b5f7260bee2f8df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53a4b817794bd6659af808acb3d029a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga53a4b817794bd6659af808acb3d029a7">_I2C_CR1_NOSTRETCH</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga53a4b817794bd6659af808acb3d029a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Clock stretching disable (Slave mode) [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga53a4b817794bd6659af808acb3d029a7">More...</a><br /></td></tr>
<tr class="separator:ga53a4b817794bd6659af808acb3d029a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c58c6c090c567a316aa95d2013a7fb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga9c58c6c090c567a316aa95d2013a7fb6">_I2C_CR2_START</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga9c58c6c090c567a316aa95d2013a7fb6"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Start generation [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga9c58c6c090c567a316aa95d2013a7fb6">More...</a><br /></td></tr>
<tr class="separator:ga9c58c6c090c567a316aa95d2013a7fb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f7ef1e831e69d4e2dabc7ec22d01dc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga1f7ef1e831e69d4e2dabc7ec22d01dc7">_I2C_CR2_STOP</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga1f7ef1e831e69d4e2dabc7ec22d01dc7"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Stop generation [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga1f7ef1e831e69d4e2dabc7ec22d01dc7">More...</a><br /></td></tr>
<tr class="separator:ga1f7ef1e831e69d4e2dabc7ec22d01dc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6465d48fb5d146b171f8d75182c4199"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gab6465d48fb5d146b171f8d75182c4199">_I2C_CR2_ACK</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gab6465d48fb5d146b171f8d75182c4199"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Acknowledge enable [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gab6465d48fb5d146b171f8d75182c4199">More...</a><br /></td></tr>
<tr class="separator:gab6465d48fb5d146b171f8d75182c4199"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20d38185ad6d8d9985d6e68c0c1b9dba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga20d38185ad6d8d9985d6e68c0c1b9dba">_I2C_CR2_POS</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga20d38185ad6d8d9985d6e68c0c1b9dba"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Acknowledge position (for data reception) [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga20d38185ad6d8d9985d6e68c0c1b9dba">More...</a><br /></td></tr>
<tr class="separator:ga20d38185ad6d8d9985d6e68c0c1b9dba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bd73cb458867d9c5a388ea1787d0743"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga9bd73cb458867d9c5a388ea1787d0743">_I2C_CR2_SWRST</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga9bd73cb458867d9c5a388ea1787d0743"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Software reset [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga9bd73cb458867d9c5a388ea1787d0743">More...</a><br /></td></tr>
<tr class="separator:ga9bd73cb458867d9c5a388ea1787d0743"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55e0309b921d45e1e64edb125bdc9c16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga55e0309b921d45e1e64edb125bdc9c16">_I2C_FREQR_FREQ</a>&#160;&#160;&#160;((uint8_t) (0x3F &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga55e0309b921d45e1e64edb125bdc9c16"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Peripheral clock frequency [5:0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga55e0309b921d45e1e64edb125bdc9c16">More...</a><br /></td></tr>
<tr class="separator:ga55e0309b921d45e1e64edb125bdc9c16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6715171647d87e10b58085e765c7ab39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga6715171647d87e10b58085e765c7ab39">_I2C_FREQR_FREQ0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga6715171647d87e10b58085e765c7ab39"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Peripheral clock frequency [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga6715171647d87e10b58085e765c7ab39">More...</a><br /></td></tr>
<tr class="separator:ga6715171647d87e10b58085e765c7ab39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4c148caf699520646d8e266adb31777"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gae4c148caf699520646d8e266adb31777">_I2C_FREQR_FREQ1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gae4c148caf699520646d8e266adb31777"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Peripheral clock frequency [1].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gae4c148caf699520646d8e266adb31777">More...</a><br /></td></tr>
<tr class="separator:gae4c148caf699520646d8e266adb31777"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1854ac07ddb027af4932fb91794e6a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gac1854ac07ddb027af4932fb91794e6a9">_I2C_FREQR_FREQ2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gac1854ac07ddb027af4932fb91794e6a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Peripheral clock frequency [2].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gac1854ac07ddb027af4932fb91794e6a9">More...</a><br /></td></tr>
<tr class="separator:gac1854ac07ddb027af4932fb91794e6a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff75f68d3481a4bb8b951ac13716f9ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaff75f68d3481a4bb8b951ac13716f9ba">_I2C_FREQR_FREQ3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gaff75f68d3481a4bb8b951ac13716f9ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Peripheral clock frequency [3].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gaff75f68d3481a4bb8b951ac13716f9ba">More...</a><br /></td></tr>
<tr class="separator:gaff75f68d3481a4bb8b951ac13716f9ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96299b1afc8d432666ed4f8689efd5c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga96299b1afc8d432666ed4f8689efd5c8">_I2C_FREQR_FREQ4</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga96299b1afc8d432666ed4f8689efd5c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Peripheral clock frequency [4].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga96299b1afc8d432666ed4f8689efd5c8">More...</a><br /></td></tr>
<tr class="separator:ga96299b1afc8d432666ed4f8689efd5c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf5a10c7c14ba26471d421bc2b7fd268"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gabf5a10c7c14ba26471d421bc2b7fd268">_I2C_FREQR_FREQ5</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gabf5a10c7c14ba26471d421bc2b7fd268"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Peripheral clock frequency [5].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gabf5a10c7c14ba26471d421bc2b7fd268">More...</a><br /></td></tr>
<tr class="separator:gabf5a10c7c14ba26471d421bc2b7fd268"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga093d09b93a6fb93ac724e55a202c9af2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga093d09b93a6fb93ac724e55a202c9af2">_I2C_OARL_ADD0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga093d09b93a6fb93ac724e55a202c9af2"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Interface address [0] (in 10-bit address mode)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga093d09b93a6fb93ac724e55a202c9af2">More...</a><br /></td></tr>
<tr class="separator:ga093d09b93a6fb93ac724e55a202c9af2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31f8ce6ea382736ce72bd67779ce232e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga31f8ce6ea382736ce72bd67779ce232e">_I2C_OARL_ADD1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga31f8ce6ea382736ce72bd67779ce232e"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Interface address [1].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga31f8ce6ea382736ce72bd67779ce232e">More...</a><br /></td></tr>
<tr class="separator:ga31f8ce6ea382736ce72bd67779ce232e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc091714f28a483b2820cc92cc8ae37a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gabc091714f28a483b2820cc92cc8ae37a">_I2C_OARL_ADD2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gabc091714f28a483b2820cc92cc8ae37a"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Interface address [2].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gabc091714f28a483b2820cc92cc8ae37a">More...</a><br /></td></tr>
<tr class="separator:gabc091714f28a483b2820cc92cc8ae37a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4af815aef5e6af7f7f981156b223999d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga4af815aef5e6af7f7f981156b223999d">_I2C_OARL_ADD3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga4af815aef5e6af7f7f981156b223999d"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Interface address [3].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga4af815aef5e6af7f7f981156b223999d">More...</a><br /></td></tr>
<tr class="separator:ga4af815aef5e6af7f7f981156b223999d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab81d2a31bf91f5acd032a31f75b52fdd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gab81d2a31bf91f5acd032a31f75b52fdd">_I2C_OARL_ADD4</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gab81d2a31bf91f5acd032a31f75b52fdd"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Interface address [4].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gab81d2a31bf91f5acd032a31f75b52fdd">More...</a><br /></td></tr>
<tr class="separator:gab81d2a31bf91f5acd032a31f75b52fdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafec1b1a3f38319586876e5508b337d86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gafec1b1a3f38319586876e5508b337d86">_I2C_OARL_ADD5</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gafec1b1a3f38319586876e5508b337d86"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Interface address [5].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gafec1b1a3f38319586876e5508b337d86">More...</a><br /></td></tr>
<tr class="separator:gafec1b1a3f38319586876e5508b337d86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae27164bfa015574091b7ecc07536f7c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gae27164bfa015574091b7ecc07536f7c5">_I2C_OARL_ADD6</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gae27164bfa015574091b7ecc07536f7c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Interface address [6].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gae27164bfa015574091b7ecc07536f7c5">More...</a><br /></td></tr>
<tr class="separator:gae27164bfa015574091b7ecc07536f7c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabab2b1a36278272f9b701753fc080f76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gabab2b1a36278272f9b701753fc080f76">_I2C_OARL_ADD7</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gabab2b1a36278272f9b701753fc080f76"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Interface address [7].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gabab2b1a36278272f9b701753fc080f76">More...</a><br /></td></tr>
<tr class="separator:gabab2b1a36278272f9b701753fc080f76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e421ab706c5280408aff1d1cf9dcaec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga5e421ab706c5280408aff1d1cf9dcaec">_I2C_OARH_ADD_8_9</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga5e421ab706c5280408aff1d1cf9dcaec"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Interface address [9:8] (in 10-bit address mode)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga5e421ab706c5280408aff1d1cf9dcaec">More...</a><br /></td></tr>
<tr class="separator:ga5e421ab706c5280408aff1d1cf9dcaec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3bc1f22a389c9b90c62b58af23cbe94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gad3bc1f22a389c9b90c62b58af23cbe94">_I2C_OARH_ADD8</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gad3bc1f22a389c9b90c62b58af23cbe94"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Interface address [8].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gad3bc1f22a389c9b90c62b58af23cbe94">More...</a><br /></td></tr>
<tr class="separator:gad3bc1f22a389c9b90c62b58af23cbe94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbc73f16d6256050284e534fe424a48c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gacbc73f16d6256050284e534fe424a48c">_I2C_OARH_ADD9</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gacbc73f16d6256050284e534fe424a48c"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Interface address [9].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gacbc73f16d6256050284e534fe424a48c">More...</a><br /></td></tr>
<tr class="separator:gacbc73f16d6256050284e534fe424a48c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf74699b5bb4a134433f801c3932b6429"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaf74699b5bb4a134433f801c3932b6429">_I2C_OARH_ADDCONF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gaf74699b5bb4a134433f801c3932b6429"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Address mode configuration [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gaf74699b5bb4a134433f801c3932b6429">More...</a><br /></td></tr>
<tr class="separator:gaf74699b5bb4a134433f801c3932b6429"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07c60fb3ed0b340354f7273f0d84cc37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga07c60fb3ed0b340354f7273f0d84cc37">_I2C_OARH_ADDMODE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga07c60fb3ed0b340354f7273f0d84cc37"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C 7-/10-bit addressing mode (Slave mode) [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga07c60fb3ed0b340354f7273f0d84cc37">More...</a><br /></td></tr>
<tr class="separator:ga07c60fb3ed0b340354f7273f0d84cc37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8dfd8349f9803d6b9cd5dfa19cda9f31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga8dfd8349f9803d6b9cd5dfa19cda9f31">_I2C_SR1_SB</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga8dfd8349f9803d6b9cd5dfa19cda9f31"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Start bit (Master mode) [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga8dfd8349f9803d6b9cd5dfa19cda9f31">More...</a><br /></td></tr>
<tr class="separator:ga8dfd8349f9803d6b9cd5dfa19cda9f31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga151f4fcca0d3569670102866047b93ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga151f4fcca0d3569670102866047b93ca">_I2C_SR1_ADDR</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga151f4fcca0d3569670102866047b93ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Address sent (Master mode) / matched (Slave mode) [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga151f4fcca0d3569670102866047b93ca">More...</a><br /></td></tr>
<tr class="separator:ga151f4fcca0d3569670102866047b93ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga153b9f25f8cc0e90fea7dced9ba3fd47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga153b9f25f8cc0e90fea7dced9ba3fd47">_I2C_SR1_BTF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga153b9f25f8cc0e90fea7dced9ba3fd47"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Byte transfer finished [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga153b9f25f8cc0e90fea7dced9ba3fd47">More...</a><br /></td></tr>
<tr class="separator:ga153b9f25f8cc0e90fea7dced9ba3fd47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bea03d1541e84f0972d634857f78599"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga2bea03d1541e84f0972d634857f78599">_I2C_SR1_ADD10</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga2bea03d1541e84f0972d634857f78599"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C 10-bit header sent (Master mode) [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga2bea03d1541e84f0972d634857f78599">More...</a><br /></td></tr>
<tr class="separator:ga2bea03d1541e84f0972d634857f78599"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga119c77e9be83e7587aad4c61e055672d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga119c77e9be83e7587aad4c61e055672d">_I2C_SR1_STOPF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga119c77e9be83e7587aad4c61e055672d"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Stop detection (Slave mode) [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga119c77e9be83e7587aad4c61e055672d">More...</a><br /></td></tr>
<tr class="separator:ga119c77e9be83e7587aad4c61e055672d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1f7e95ef4e19a51972ea94537a46293"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gad1f7e95ef4e19a51972ea94537a46293">_I2C_SR1_RXNE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gad1f7e95ef4e19a51972ea94537a46293"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Data register not empty (receivers) [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gad1f7e95ef4e19a51972ea94537a46293">More...</a><br /></td></tr>
<tr class="separator:gad1f7e95ef4e19a51972ea94537a46293"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9a9532cc7241e0c8289bbcfb3f7c7a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaf9a9532cc7241e0c8289bbcfb3f7c7a3">_I2C_SR1_TXE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gaf9a9532cc7241e0c8289bbcfb3f7c7a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Data register empty (transmitters) [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gaf9a9532cc7241e0c8289bbcfb3f7c7a3">More...</a><br /></td></tr>
<tr class="separator:gaf9a9532cc7241e0c8289bbcfb3f7c7a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3981da9c4f9f92781f9cbf04b946a97b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3981da9c4f9f92781f9cbf04b946a97b">_I2C_SR2_BERR</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga3981da9c4f9f92781f9cbf04b946a97b"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Bus error [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga3981da9c4f9f92781f9cbf04b946a97b">More...</a><br /></td></tr>
<tr class="separator:ga3981da9c4f9f92781f9cbf04b946a97b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga879d56385a8363fbddd16affd82129ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga879d56385a8363fbddd16affd82129ca">_I2C_SR2_ARLO</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga879d56385a8363fbddd16affd82129ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Arbitration lost (Master mode) [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga879d56385a8363fbddd16affd82129ca">More...</a><br /></td></tr>
<tr class="separator:ga879d56385a8363fbddd16affd82129ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fdbf23fc678f8647e52915c75efa69d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga8fdbf23fc678f8647e52915c75efa69d">_I2C_SR2_AF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga8fdbf23fc678f8647e52915c75efa69d"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Acknowledge failure [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga8fdbf23fc678f8647e52915c75efa69d">More...</a><br /></td></tr>
<tr class="separator:ga8fdbf23fc678f8647e52915c75efa69d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga121aba1dba1dfd0f13d8d26512c60266"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga121aba1dba1dfd0f13d8d26512c60266">_I2C_SR2_OVR</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga121aba1dba1dfd0f13d8d26512c60266"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Overrun/underrun [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga121aba1dba1dfd0f13d8d26512c60266">More...</a><br /></td></tr>
<tr class="separator:ga121aba1dba1dfd0f13d8d26512c60266"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb32aaa99872c646020f778ec5f3face"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gafb32aaa99872c646020f778ec5f3face">_I2C_SR2_WUFH</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gafb32aaa99872c646020f778ec5f3face"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Wakeup from Halt [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gafb32aaa99872c646020f778ec5f3face">More...</a><br /></td></tr>
<tr class="separator:gafb32aaa99872c646020f778ec5f3face"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e71c9c886881a13c39224836392bbc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga5e71c9c886881a13c39224836392bbc0">_I2C_SR3_MSL</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga5e71c9c886881a13c39224836392bbc0"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Master/Slave [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga5e71c9c886881a13c39224836392bbc0">More...</a><br /></td></tr>
<tr class="separator:ga5e71c9c886881a13c39224836392bbc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02ec0da1f47bea2dca015372635a9699"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga02ec0da1f47bea2dca015372635a9699">_I2C_SR3_BUSY</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga02ec0da1f47bea2dca015372635a9699"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Bus busy [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga02ec0da1f47bea2dca015372635a9699">More...</a><br /></td></tr>
<tr class="separator:ga02ec0da1f47bea2dca015372635a9699"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2815e70b85db023afd663e0b000f19c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga2815e70b85db023afd663e0b000f19c8">_I2C_SR3_TRA</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga2815e70b85db023afd663e0b000f19c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Transmitter/Receiver [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga2815e70b85db023afd663e0b000f19c8">More...</a><br /></td></tr>
<tr class="separator:ga2815e70b85db023afd663e0b000f19c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafbf7fd5045de678e44dd37cbebfc9a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaafbf7fd5045de678e44dd37cbebfc9a4">_I2C_SR3_GENCALL</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gaafbf7fd5045de678e44dd37cbebfc9a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C General call header (Slavemode) [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gaafbf7fd5045de678e44dd37cbebfc9a4">More...</a><br /></td></tr>
<tr class="separator:gaafbf7fd5045de678e44dd37cbebfc9a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga960d89d9b78c102d7a64bddc67c68dff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga960d89d9b78c102d7a64bddc67c68dff">_I2C_ITR_ITERREN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga960d89d9b78c102d7a64bddc67c68dff"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Error interrupt enable [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga960d89d9b78c102d7a64bddc67c68dff">More...</a><br /></td></tr>
<tr class="separator:ga960d89d9b78c102d7a64bddc67c68dff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga787cd254e3eec54ae18dabb3cd3cd225"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga787cd254e3eec54ae18dabb3cd3cd225">_I2C_ITR_ITEVTEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga787cd254e3eec54ae18dabb3cd3cd225"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Event interrupt enable [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga787cd254e3eec54ae18dabb3cd3cd225">More...</a><br /></td></tr>
<tr class="separator:ga787cd254e3eec54ae18dabb3cd3cd225"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefcbdf00caf2a1c2197bb051737ac787"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaefcbdf00caf2a1c2197bb051737ac787">_I2C_ITR_ITBUFEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gaefcbdf00caf2a1c2197bb051737ac787"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Buffer interrupt enable [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gaefcbdf00caf2a1c2197bb051737ac787">More...</a><br /></td></tr>
<tr class="separator:gaefcbdf00caf2a1c2197bb051737ac787"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa222c8fa7baaccab63e53d8923de1962"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaa222c8fa7baaccab63e53d8923de1962">_I2C_CCRH_CCR</a>&#160;&#160;&#160;((uint8_t) (0x0F &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaa222c8fa7baaccab63e53d8923de1962"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Clock control register (Master mode) [3:0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gaa222c8fa7baaccab63e53d8923de1962">More...</a><br /></td></tr>
<tr class="separator:gaa222c8fa7baaccab63e53d8923de1962"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd90bf57d31e7a0fc8253c12a86f8ee7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gabd90bf57d31e7a0fc8253c12a86f8ee7">_I2C_CCRH_CCR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gabd90bf57d31e7a0fc8253c12a86f8ee7"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Clock control register (Master mode) [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gabd90bf57d31e7a0fc8253c12a86f8ee7">More...</a><br /></td></tr>
<tr class="separator:gabd90bf57d31e7a0fc8253c12a86f8ee7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f55b305c4da1f1514840a2b33a21fa1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga7f55b305c4da1f1514840a2b33a21fa1">_I2C_CCRH_CCR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga7f55b305c4da1f1514840a2b33a21fa1"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Clock control register (Master mode) [1].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga7f55b305c4da1f1514840a2b33a21fa1">More...</a><br /></td></tr>
<tr class="separator:ga7f55b305c4da1f1514840a2b33a21fa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1043a16eb2d56e74495ce7f524c28a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaa1043a16eb2d56e74495ce7f524c28a5">_I2C_CCRH_CCR2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gaa1043a16eb2d56e74495ce7f524c28a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Clock control register (Master mode) [2].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gaa1043a16eb2d56e74495ce7f524c28a5">More...</a><br /></td></tr>
<tr class="separator:gaa1043a16eb2d56e74495ce7f524c28a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga840dba751431a29cd4c45ac61a138a22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga840dba751431a29cd4c45ac61a138a22">_I2C_CCRH_CCR3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga840dba751431a29cd4c45ac61a138a22"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Clock control register (Master mode) [3].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga840dba751431a29cd4c45ac61a138a22">More...</a><br /></td></tr>
<tr class="separator:ga840dba751431a29cd4c45ac61a138a22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07fd6de89963a3814050fd69b19fe64b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga07fd6de89963a3814050fd69b19fe64b">_I2C_CCRH_DUTY</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga07fd6de89963a3814050fd69b19fe64b"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Fast mode duty cycle [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga07fd6de89963a3814050fd69b19fe64b">More...</a><br /></td></tr>
<tr class="separator:ga07fd6de89963a3814050fd69b19fe64b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e58fa58597e36f566cde770a4ce70df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga0e58fa58597e36f566cde770a4ce70df">_I2C_CCRH_FS</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga0e58fa58597e36f566cde770a4ce70df"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Master mode selection [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga0e58fa58597e36f566cde770a4ce70df">More...</a><br /></td></tr>
<tr class="separator:ga0e58fa58597e36f566cde770a4ce70df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2c03c6a8d86c08878bd9139e83e87ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaa2c03c6a8d86c08878bd9139e83e87ae">_I2C_TRISER_TRISE</a>&#160;&#160;&#160;((uint8_t) (0x3F &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaa2c03c6a8d86c08878bd9139e83e87ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Maximum rise time (Master mode) [5:0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gaa2c03c6a8d86c08878bd9139e83e87ae">More...</a><br /></td></tr>
<tr class="separator:gaa2c03c6a8d86c08878bd9139e83e87ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae0add208d1d531725fd7d5e6e76121c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gae0add208d1d531725fd7d5e6e76121c6">_I2C_TRISER_TRISE0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gae0add208d1d531725fd7d5e6e76121c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Maximum rise time (Master mode) [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gae0add208d1d531725fd7d5e6e76121c6">More...</a><br /></td></tr>
<tr class="separator:gae0add208d1d531725fd7d5e6e76121c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3a7abd21e01e15964504fc86fa235bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gae3a7abd21e01e15964504fc86fa235bb">_I2C_TRISER_TRISE1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gae3a7abd21e01e15964504fc86fa235bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Maximum rise time (Master mode) [1].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gae3a7abd21e01e15964504fc86fa235bb">More...</a><br /></td></tr>
<tr class="separator:gae3a7abd21e01e15964504fc86fa235bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51c1ed96705f9efe1355f0355d454fed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga51c1ed96705f9efe1355f0355d454fed">_I2C_TRISER_TRISE2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga51c1ed96705f9efe1355f0355d454fed"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Maximum rise time (Master mode) [2].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga51c1ed96705f9efe1355f0355d454fed">More...</a><br /></td></tr>
<tr class="separator:ga51c1ed96705f9efe1355f0355d454fed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e90e7b9426527ff254f6a8be3be1a89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga1e90e7b9426527ff254f6a8be3be1a89">_I2C_TRISER_TRISE3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga1e90e7b9426527ff254f6a8be3be1a89"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Maximum rise time (Master mode) [3].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga1e90e7b9426527ff254f6a8be3be1a89">More...</a><br /></td></tr>
<tr class="separator:ga1e90e7b9426527ff254f6a8be3be1a89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa20711891c3aa173021391eaca6e78c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaa20711891c3aa173021391eaca6e78c2">_I2C_TRISER_TRISE4</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gaa20711891c3aa173021391eaca6e78c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Maximum rise time (Master mode) [4].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gaa20711891c3aa173021391eaca6e78c2">More...</a><br /></td></tr>
<tr class="separator:gaa20711891c3aa173021391eaca6e78c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac07bc8c9fe49f1fa6d7c012cdee94163"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gac07bc8c9fe49f1fa6d7c012cdee94163">_I2C_TRISER_TRISE5</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gac07bc8c9fe49f1fa6d7c012cdee94163"><td class="mdescLeft">&#160;</td><td class="mdescRight">I2C Maximum rise time (Master mode) [5].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gac07bc8c9fe49f1fa6d7c012cdee94163">More...</a><br /></td></tr>
<tr class="separator:gac07bc8c9fe49f1fa6d7c012cdee94163"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3b76d63ea514a30ca4911448e9f4241"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaa3b76d63ea514a30ca4911448e9f4241">_UART</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___u_a_r_t__t">_UART_t</a>,     <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga53ef3788e5acd48bd7da9d86cc63e01b">UART_AddressBase</a>)</td></tr>
<tr class="memdesc:gaa3b76d63ea514a30ca4911448e9f4241"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART struct/bit access.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gaa3b76d63ea514a30ca4911448e9f4241">More...</a><br /></td></tr>
<tr class="separator:gaa3b76d63ea514a30ca4911448e9f4241"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga609a1e319f04b2c80ac5a81b9309d835"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga609a1e319f04b2c80ac5a81b9309d835">_UART_SR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,     <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga53ef3788e5acd48bd7da9d86cc63e01b">UART_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:ga609a1e319f04b2c80ac5a81b9309d835"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Status register.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga609a1e319f04b2c80ac5a81b9309d835">More...</a><br /></td></tr>
<tr class="separator:ga609a1e319f04b2c80ac5a81b9309d835"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98699992b80d09be9fa3aa13011cecdc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga98699992b80d09be9fa3aa13011cecdc">_UART_DR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,     <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga53ef3788e5acd48bd7da9d86cc63e01b">UART_AddressBase</a>+0x01)</td></tr>
<tr class="memdesc:ga98699992b80d09be9fa3aa13011cecdc"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART data register.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga98699992b80d09be9fa3aa13011cecdc">More...</a><br /></td></tr>
<tr class="separator:ga98699992b80d09be9fa3aa13011cecdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ff5321f9b94893780dec788419bd9b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga4ff5321f9b94893780dec788419bd9b3">_UART_BRR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,     <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga53ef3788e5acd48bd7da9d86cc63e01b">UART_AddressBase</a>+0x02)</td></tr>
<tr class="memdesc:ga4ff5321f9b94893780dec788419bd9b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Baud rate register 1.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga4ff5321f9b94893780dec788419bd9b3">More...</a><br /></td></tr>
<tr class="separator:ga4ff5321f9b94893780dec788419bd9b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9543e29dccaea29f7c6ba20830abf01"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gab9543e29dccaea29f7c6ba20830abf01">_UART_BRR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,     <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga53ef3788e5acd48bd7da9d86cc63e01b">UART_AddressBase</a>+0x03)</td></tr>
<tr class="memdesc:gab9543e29dccaea29f7c6ba20830abf01"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Baud rate register 2.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gab9543e29dccaea29f7c6ba20830abf01">More...</a><br /></td></tr>
<tr class="separator:gab9543e29dccaea29f7c6ba20830abf01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8fa249ca765d9b8b1a6eb8d6f331f51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gab8fa249ca765d9b8b1a6eb8d6f331f51">_UART_CR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,     <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga53ef3788e5acd48bd7da9d86cc63e01b">UART_AddressBase</a>+0x04)</td></tr>
<tr class="memdesc:gab8fa249ca765d9b8b1a6eb8d6f331f51"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Control register 1.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gab8fa249ca765d9b8b1a6eb8d6f331f51">More...</a><br /></td></tr>
<tr class="separator:gab8fa249ca765d9b8b1a6eb8d6f331f51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e83736138ebba109a3ad34b08a41fa3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga4e83736138ebba109a3ad34b08a41fa3">_UART_CR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,     <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga53ef3788e5acd48bd7da9d86cc63e01b">UART_AddressBase</a>+0x05)</td></tr>
<tr class="memdesc:ga4e83736138ebba109a3ad34b08a41fa3"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Control register 2.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga4e83736138ebba109a3ad34b08a41fa3">More...</a><br /></td></tr>
<tr class="separator:ga4e83736138ebba109a3ad34b08a41fa3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf34c408a625d71e3c1dd39e57e190dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gacf34c408a625d71e3c1dd39e57e190dc">_UART_CR3</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,     <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga53ef3788e5acd48bd7da9d86cc63e01b">UART_AddressBase</a>+0x06)</td></tr>
<tr class="memdesc:gacf34c408a625d71e3c1dd39e57e190dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Control register 3.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gacf34c408a625d71e3c1dd39e57e190dc">More...</a><br /></td></tr>
<tr class="separator:gacf34c408a625d71e3c1dd39e57e190dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3402cf4bb6318e602014d950dafc51c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3402cf4bb6318e602014d950dafc51c0">_UART_CR4</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,     <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga53ef3788e5acd48bd7da9d86cc63e01b">UART_AddressBase</a>+0x07)</td></tr>
<tr class="memdesc:ga3402cf4bb6318e602014d950dafc51c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Control register 4.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga3402cf4bb6318e602014d950dafc51c0">More...</a><br /></td></tr>
<tr class="separator:ga3402cf4bb6318e602014d950dafc51c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab98723d273e4cdd4b384070d34a6c0cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gab98723d273e4cdd4b384070d34a6c0cc">_UART_SR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0xC0)</td></tr>
<tr class="memdesc:gab98723d273e4cdd4b384070d34a6c0cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Status register reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gab98723d273e4cdd4b384070d34a6c0cc">More...</a><br /></td></tr>
<tr class="separator:gab98723d273e4cdd4b384070d34a6c0cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64449efbabf5ed35141909f4eb28b58a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga64449efbabf5ed35141909f4eb28b58a">_UART_BRR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga64449efbabf5ed35141909f4eb28b58a"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Baud rate register 1 reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga64449efbabf5ed35141909f4eb28b58a">More...</a><br /></td></tr>
<tr class="separator:ga64449efbabf5ed35141909f4eb28b58a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga467b095e4adf6ae17b0ed66dc2289c76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga467b095e4adf6ae17b0ed66dc2289c76">_UART_BRR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga467b095e4adf6ae17b0ed66dc2289c76"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Baud rate register 2 reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga467b095e4adf6ae17b0ed66dc2289c76">More...</a><br /></td></tr>
<tr class="separator:ga467b095e4adf6ae17b0ed66dc2289c76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab6a2932ec398ae1d9faf07900a7dd88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaab6a2932ec398ae1d9faf07900a7dd88">_UART_CR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gaab6a2932ec398ae1d9faf07900a7dd88"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Control register 1 reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gaab6a2932ec398ae1d9faf07900a7dd88">More...</a><br /></td></tr>
<tr class="separator:gaab6a2932ec398ae1d9faf07900a7dd88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e7c2a0144bb921ceb08b88c012ce756"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga2e7c2a0144bb921ceb08b88c012ce756">_UART_CR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga2e7c2a0144bb921ceb08b88c012ce756"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Control register 2 reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga2e7c2a0144bb921ceb08b88c012ce756">More...</a><br /></td></tr>
<tr class="separator:ga2e7c2a0144bb921ceb08b88c012ce756"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c76a09a23fa20eda3582dc1d2b3aa46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga0c76a09a23fa20eda3582dc1d2b3aa46">_UART_CR3_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga0c76a09a23fa20eda3582dc1d2b3aa46"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Control register 3 reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga0c76a09a23fa20eda3582dc1d2b3aa46">More...</a><br /></td></tr>
<tr class="separator:ga0c76a09a23fa20eda3582dc1d2b3aa46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafdfc2970e44609e2c822896f943a67d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gafdfc2970e44609e2c822896f943a67d1">_UART_CR4_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gafdfc2970e44609e2c822896f943a67d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Control register 4 reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gafdfc2970e44609e2c822896f943a67d1">More...</a><br /></td></tr>
<tr class="separator:gafdfc2970e44609e2c822896f943a67d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e68d2215f3df3e7e53905876e63dd60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga2e68d2215f3df3e7e53905876e63dd60">_UART_SR_PE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga2e68d2215f3df3e7e53905876e63dd60"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Parity error [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga2e68d2215f3df3e7e53905876e63dd60">More...</a><br /></td></tr>
<tr class="separator:ga2e68d2215f3df3e7e53905876e63dd60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb132141e3c04a3b4216857fda2c5d72"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gabb132141e3c04a3b4216857fda2c5d72">_UART_SR_FE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gabb132141e3c04a3b4216857fda2c5d72"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Framing error [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gabb132141e3c04a3b4216857fda2c5d72">More...</a><br /></td></tr>
<tr class="separator:gabb132141e3c04a3b4216857fda2c5d72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae654d5cea35dc9d95664a52b53c57434"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gae654d5cea35dc9d95664a52b53c57434">_UART_SR_NF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gae654d5cea35dc9d95664a52b53c57434"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Noise flag [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gae654d5cea35dc9d95664a52b53c57434">More...</a><br /></td></tr>
<tr class="separator:gae654d5cea35dc9d95664a52b53c57434"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac08c6e79915a040fba0c4c9ef03966b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gac08c6e79915a040fba0c4c9ef03966b0">_UART_SR_OR</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gac08c6e79915a040fba0c4c9ef03966b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Overrun error [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gac08c6e79915a040fba0c4c9ef03966b0">More...</a><br /></td></tr>
<tr class="separator:gac08c6e79915a040fba0c4c9ef03966b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bdd8131cdd7de2eb7566bd3f4ae6fc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga4bdd8131cdd7de2eb7566bd3f4ae6fc4">_UART_SR_IDLE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga4bdd8131cdd7de2eb7566bd3f4ae6fc4"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART IDLE line detected [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga4bdd8131cdd7de2eb7566bd3f4ae6fc4">More...</a><br /></td></tr>
<tr class="separator:ga4bdd8131cdd7de2eb7566bd3f4ae6fc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ad302d66cc87713dce25184332d8e90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga7ad302d66cc87713dce25184332d8e90">_UART_SR_RXNE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga7ad302d66cc87713dce25184332d8e90"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Read data register not empty [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga7ad302d66cc87713dce25184332d8e90">More...</a><br /></td></tr>
<tr class="separator:ga7ad302d66cc87713dce25184332d8e90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f6f4eca8b81385e5588e611d501d049"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga1f6f4eca8b81385e5588e611d501d049">_UART_SR_TC</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga1f6f4eca8b81385e5588e611d501d049"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Transmission complete [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga1f6f4eca8b81385e5588e611d501d049">More...</a><br /></td></tr>
<tr class="separator:ga1f6f4eca8b81385e5588e611d501d049"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7917d27a0dfa6c14d6631be2245645d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga7917d27a0dfa6c14d6631be2245645d0">_UART_SR_TXE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga7917d27a0dfa6c14d6631be2245645d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Transmit data register empty [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga7917d27a0dfa6c14d6631be2245645d0">More...</a><br /></td></tr>
<tr class="separator:ga7917d27a0dfa6c14d6631be2245645d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f7523db574e09c6d6fbdf1e78ede0f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga6f7523db574e09c6d6fbdf1e78ede0f4">_UART_CR1_PIEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga6f7523db574e09c6d6fbdf1e78ede0f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Parity interrupt enable [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga6f7523db574e09c6d6fbdf1e78ede0f4">More...</a><br /></td></tr>
<tr class="separator:ga6f7523db574e09c6d6fbdf1e78ede0f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf362e25bb32e45f62396ae89ce38c06f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaf362e25bb32e45f62396ae89ce38c06f">_UART_CR1_PS</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gaf362e25bb32e45f62396ae89ce38c06f"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Parity selection [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gaf362e25bb32e45f62396ae89ce38c06f">More...</a><br /></td></tr>
<tr class="separator:gaf362e25bb32e45f62396ae89ce38c06f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc80a8ba390fd51c6d98fa3cf3cecd03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gafc80a8ba390fd51c6d98fa3cf3cecd03">_UART_CR1_PCEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gafc80a8ba390fd51c6d98fa3cf3cecd03"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Parity control enable [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gafc80a8ba390fd51c6d98fa3cf3cecd03">More...</a><br /></td></tr>
<tr class="separator:gafc80a8ba390fd51c6d98fa3cf3cecd03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1b329ac9ac9f7f56c8ba0fd1944e755"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gab1b329ac9ac9f7f56c8ba0fd1944e755">_UART_CR1_WAKE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gab1b329ac9ac9f7f56c8ba0fd1944e755"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Wakeup method [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gab1b329ac9ac9f7f56c8ba0fd1944e755">More...</a><br /></td></tr>
<tr class="separator:gab1b329ac9ac9f7f56c8ba0fd1944e755"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga636a1220ab9ccbf7550286caaa67c5f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga636a1220ab9ccbf7550286caaa67c5f3">_UART_CR1_M</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga636a1220ab9ccbf7550286caaa67c5f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART word length [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga636a1220ab9ccbf7550286caaa67c5f3">More...</a><br /></td></tr>
<tr class="separator:ga636a1220ab9ccbf7550286caaa67c5f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a3797d2f0aabe77cfb907f624f63f8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga8a3797d2f0aabe77cfb907f624f63f8e">_UART_CR1_UARTD</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga8a3797d2f0aabe77cfb907f624f63f8e"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Disable (for low power consumption) [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga8a3797d2f0aabe77cfb907f624f63f8e">More...</a><br /></td></tr>
<tr class="separator:ga8a3797d2f0aabe77cfb907f624f63f8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga599089d534f6ca1392240b373f0b80cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga599089d534f6ca1392240b373f0b80cb">_UART_CR1_T8</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga599089d534f6ca1392240b373f0b80cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Transmit Data bit 8 (in 9-bit mode) [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga599089d534f6ca1392240b373f0b80cb">More...</a><br /></td></tr>
<tr class="separator:ga599089d534f6ca1392240b373f0b80cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga991ebfc0973e88768607adb9fd3fe658"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga991ebfc0973e88768607adb9fd3fe658">_UART_CR1_R8</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga991ebfc0973e88768607adb9fd3fe658"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Receive Data bit 8 (in 9-bit mode) [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga991ebfc0973e88768607adb9fd3fe658">More...</a><br /></td></tr>
<tr class="separator:ga991ebfc0973e88768607adb9fd3fe658"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga081d8c898e9f325882b6425aefbe675c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga081d8c898e9f325882b6425aefbe675c">_UART_CR2_SBK</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga081d8c898e9f325882b6425aefbe675c"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Send break [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga081d8c898e9f325882b6425aefbe675c">More...</a><br /></td></tr>
<tr class="separator:ga081d8c898e9f325882b6425aefbe675c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e274f08a18118f84fc60f5fc02a392d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga6e274f08a18118f84fc60f5fc02a392d">_UART_CR2_RWU</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga6e274f08a18118f84fc60f5fc02a392d"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Receiver wakeup [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga6e274f08a18118f84fc60f5fc02a392d">More...</a><br /></td></tr>
<tr class="separator:ga6e274f08a18118f84fc60f5fc02a392d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68e85ac6cf3ae5fa283c4c807927383d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga68e85ac6cf3ae5fa283c4c807927383d">_UART_CR2_REN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga68e85ac6cf3ae5fa283c4c807927383d"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Receiver enable [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga68e85ac6cf3ae5fa283c4c807927383d">More...</a><br /></td></tr>
<tr class="separator:ga68e85ac6cf3ae5fa283c4c807927383d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabacd69be7bf3fa9a2a49bb6c004d1aa1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gabacd69be7bf3fa9a2a49bb6c004d1aa1">_UART_CR2_TEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gabacd69be7bf3fa9a2a49bb6c004d1aa1"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Transmitter enable [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gabacd69be7bf3fa9a2a49bb6c004d1aa1">More...</a><br /></td></tr>
<tr class="separator:gabacd69be7bf3fa9a2a49bb6c004d1aa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccf5b03991a11d653559487d74a95921"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaccf5b03991a11d653559487d74a95921">_UART_CR2_ILIEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gaccf5b03991a11d653559487d74a95921"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART IDLE Line interrupt enable [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gaccf5b03991a11d653559487d74a95921">More...</a><br /></td></tr>
<tr class="separator:gaccf5b03991a11d653559487d74a95921"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7319d0da7ca0862d3806f7197f6fb5dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga7319d0da7ca0862d3806f7197f6fb5dd">_UART_CR2_RIEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga7319d0da7ca0862d3806f7197f6fb5dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Receiver interrupt enable [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga7319d0da7ca0862d3806f7197f6fb5dd">More...</a><br /></td></tr>
<tr class="separator:ga7319d0da7ca0862d3806f7197f6fb5dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga455f851cce9ae9ad3268e56d365f013b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga455f851cce9ae9ad3268e56d365f013b">_UART_CR2_TCIEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga455f851cce9ae9ad3268e56d365f013b"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Transmission complete interrupt enable [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga455f851cce9ae9ad3268e56d365f013b">More...</a><br /></td></tr>
<tr class="separator:ga455f851cce9ae9ad3268e56d365f013b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd90b3e3d7a3c54ad0f16c58d527b3a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gacd90b3e3d7a3c54ad0f16c58d527b3a8">_UART_CR2_TIEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gacd90b3e3d7a3c54ad0f16c58d527b3a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Transmitter interrupt enable [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gacd90b3e3d7a3c54ad0f16c58d527b3a8">More...</a><br /></td></tr>
<tr class="separator:gacd90b3e3d7a3c54ad0f16c58d527b3a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f83e2bcc009ef3528808303786e9659"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga9f83e2bcc009ef3528808303786e9659">_UART_CR3_STOP</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga9f83e2bcc009ef3528808303786e9659"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART STOP bits [1:0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga9f83e2bcc009ef3528808303786e9659">More...</a><br /></td></tr>
<tr class="separator:ga9f83e2bcc009ef3528808303786e9659"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8a0fb14c65f5d50cb52996ed83a145d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gac8a0fb14c65f5d50cb52996ed83a145d">_UART_CR3_STOP0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gac8a0fb14c65f5d50cb52996ed83a145d"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART STOP bits [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gac8a0fb14c65f5d50cb52996ed83a145d">More...</a><br /></td></tr>
<tr class="separator:gac8a0fb14c65f5d50cb52996ed83a145d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb54d406c9f14b79cae4a936028c7a81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gafb54d406c9f14b79cae4a936028c7a81">_UART_CR3_STOP1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gafb54d406c9f14b79cae4a936028c7a81"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART STOP bits [1].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gafb54d406c9f14b79cae4a936028c7a81">More...</a><br /></td></tr>
<tr class="separator:gafb54d406c9f14b79cae4a936028c7a81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga572ef0c0c2c38d8e34100d6860a64cc1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga572ef0c0c2c38d8e34100d6860a64cc1">_UART_CR4_ADD</a>&#160;&#160;&#160;((uint8_t) (0x0F &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga572ef0c0c2c38d8e34100d6860a64cc1"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Address of the UART node [3:0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga572ef0c0c2c38d8e34100d6860a64cc1">More...</a><br /></td></tr>
<tr class="separator:ga572ef0c0c2c38d8e34100d6860a64cc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeea3e20533a2cb3dab0ba56b7c44ef61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaeea3e20533a2cb3dab0ba56b7c44ef61">_UART_CR4_ADD0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaeea3e20533a2cb3dab0ba56b7c44ef61"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Address of the UART node [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gaeea3e20533a2cb3dab0ba56b7c44ef61">More...</a><br /></td></tr>
<tr class="separator:gaeea3e20533a2cb3dab0ba56b7c44ef61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9f72523134b8b525cef1fabcd877403"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gac9f72523134b8b525cef1fabcd877403">_UART_CR4_ADD1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gac9f72523134b8b525cef1fabcd877403"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Address of the UART node [1].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gac9f72523134b8b525cef1fabcd877403">More...</a><br /></td></tr>
<tr class="separator:gac9f72523134b8b525cef1fabcd877403"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3c91361d9cd2d9a55cfd569a4b00af3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gab3c91361d9cd2d9a55cfd569a4b00af3">_UART_CR4_ADD2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gab3c91361d9cd2d9a55cfd569a4b00af3"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Address of the UART node [2].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gab3c91361d9cd2d9a55cfd569a4b00af3">More...</a><br /></td></tr>
<tr class="separator:gab3c91361d9cd2d9a55cfd569a4b00af3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96dce756fcbefcbcd0935b65b3e1e39c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga96dce756fcbefcbcd0935b65b3e1e39c">_UART_CR4_ADD3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga96dce756fcbefcbcd0935b65b3e1e39c"><td class="mdescLeft">&#160;</td><td class="mdescRight">UART Address of the UART node [3].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga96dce756fcbefcbcd0935b65b3e1e39c">More...</a><br /></td></tr>
<tr class="separator:ga96dce756fcbefcbcd0935b65b3e1e39c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a34180a58c77953f7056020ca45a5b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga4a34180a58c77953f7056020ca45a5b5">_SYSTIM</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___s_y_s_t_i_m__t">_SYSTIM_t</a>,<a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3b7ea32dbe261ab6f928fe04f1030208">SYSTIM_AddressBase</a>)</td></tr>
<tr class="memdesc:ga4a34180a58c77953f7056020ca45a5b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYSTIM struct/bit access.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga4a34180a58c77953f7056020ca45a5b5">More...</a><br /></td></tr>
<tr class="separator:ga4a34180a58c77953f7056020ca45a5b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga508d64efa778f750239449fe34c5e9e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga508d64efa778f750239449fe34c5e9e8">_SYSTIM_CR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3b7ea32dbe261ab6f928fe04f1030208">SYSTIM_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:ga508d64efa778f750239449fe34c5e9e8"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYSTIM control register 1.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga508d64efa778f750239449fe34c5e9e8">More...</a><br /></td></tr>
<tr class="separator:ga508d64efa778f750239449fe34c5e9e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac74ec05763bc2be5554a02a3749bfbdb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gac74ec05763bc2be5554a02a3749bfbdb">_SYSTIM_IER</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3b7ea32dbe261ab6f928fe04f1030208">SYSTIM_AddressBase</a>+0x01)</td></tr>
<tr class="memdesc:gac74ec05763bc2be5554a02a3749bfbdb"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYSTIM interrupt enable register.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gac74ec05763bc2be5554a02a3749bfbdb">More...</a><br /></td></tr>
<tr class="separator:gac74ec05763bc2be5554a02a3749bfbdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03363247ab8c702aae7bd6895aa58cc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga03363247ab8c702aae7bd6895aa58cc8">_SYSTIM_SR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3b7ea32dbe261ab6f928fe04f1030208">SYSTIM_AddressBase</a>+0x02)</td></tr>
<tr class="memdesc:ga03363247ab8c702aae7bd6895aa58cc8"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYSTIM status register 1.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga03363247ab8c702aae7bd6895aa58cc8">More...</a><br /></td></tr>
<tr class="separator:ga03363247ab8c702aae7bd6895aa58cc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50e4c45d324c6d21689caadfcf17a609"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga50e4c45d324c6d21689caadfcf17a609">_SYSTIM_EGR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3b7ea32dbe261ab6f928fe04f1030208">SYSTIM_AddressBase</a>+0x03)</td></tr>
<tr class="memdesc:ga50e4c45d324c6d21689caadfcf17a609"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYSTIM Event generation register.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga50e4c45d324c6d21689caadfcf17a609">More...</a><br /></td></tr>
<tr class="separator:ga50e4c45d324c6d21689caadfcf17a609"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac336d37d2b3e34d2e3294b01d229e849"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gac336d37d2b3e34d2e3294b01d229e849">_SYSTIM_CNTRH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3b7ea32dbe261ab6f928fe04f1030208">SYSTIM_AddressBase</a>+0x04)</td></tr>
<tr class="memdesc:gac336d37d2b3e34d2e3294b01d229e849"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYSTIM counter register high byte.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gac336d37d2b3e34d2e3294b01d229e849">More...</a><br /></td></tr>
<tr class="separator:gac336d37d2b3e34d2e3294b01d229e849"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7be176c137b7af5deaac5ebbd00b3e13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga7be176c137b7af5deaac5ebbd00b3e13">_SYSTIM_CNTRL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3b7ea32dbe261ab6f928fe04f1030208">SYSTIM_AddressBase</a>+0x05)</td></tr>
<tr class="memdesc:ga7be176c137b7af5deaac5ebbd00b3e13"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYSTIM counter register low byte.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga7be176c137b7af5deaac5ebbd00b3e13">More...</a><br /></td></tr>
<tr class="separator:ga7be176c137b7af5deaac5ebbd00b3e13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64e91954f8daba39b62fc6026c38f11b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga64e91954f8daba39b62fc6026c38f11b">_SYSTIM_PSCR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3b7ea32dbe261ab6f928fe04f1030208">SYSTIM_AddressBase</a>+0x06)</td></tr>
<tr class="memdesc:ga64e91954f8daba39b62fc6026c38f11b"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYSTIM clock prescaler register.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga64e91954f8daba39b62fc6026c38f11b">More...</a><br /></td></tr>
<tr class="separator:ga64e91954f8daba39b62fc6026c38f11b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddeb90bbb290e825f662eadbb119a225"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaddeb90bbb290e825f662eadbb119a225">_SYSTIM_ARRH</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3b7ea32dbe261ab6f928fe04f1030208">SYSTIM_AddressBase</a>+0x07)</td></tr>
<tr class="memdesc:gaddeb90bbb290e825f662eadbb119a225"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYSTIM auto-reload register high byte.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gaddeb90bbb290e825f662eadbb119a225">More...</a><br /></td></tr>
<tr class="separator:gaddeb90bbb290e825f662eadbb119a225"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f5b245c9a6931e3829aa54a4c02f06d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga8f5b245c9a6931e3829aa54a4c02f06d">_SYSTIM_ARRL</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3b7ea32dbe261ab6f928fe04f1030208">SYSTIM_AddressBase</a>+0x08)</td></tr>
<tr class="memdesc:ga8f5b245c9a6931e3829aa54a4c02f06d"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYSTIM auto-reload register low byte.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga8f5b245c9a6931e3829aa54a4c02f06d">More...</a><br /></td></tr>
<tr class="separator:ga8f5b245c9a6931e3829aa54a4c02f06d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b32fe0af198da855806e15be635f340"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3b32fe0af198da855806e15be635f340">_SYSTIM_CR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga3b32fe0af198da855806e15be635f340"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYSTIM control register 1 reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga3b32fe0af198da855806e15be635f340">More...</a><br /></td></tr>
<tr class="separator:ga3b32fe0af198da855806e15be635f340"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga497c6b0b3be63ce5ffc4a1ab2a59300f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga497c6b0b3be63ce5ffc4a1ab2a59300f">_SYSTIM_IER_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga497c6b0b3be63ce5ffc4a1ab2a59300f"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYSTIM interrupt enable register reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga497c6b0b3be63ce5ffc4a1ab2a59300f">More...</a><br /></td></tr>
<tr class="separator:ga497c6b0b3be63ce5ffc4a1ab2a59300f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f58506c71fab1ab53e4a2e2b6e36ed8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga1f58506c71fab1ab53e4a2e2b6e36ed8">_SYSTIM_SR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga1f58506c71fab1ab53e4a2e2b6e36ed8"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYSTIM status register 1 reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga1f58506c71fab1ab53e4a2e2b6e36ed8">More...</a><br /></td></tr>
<tr class="separator:ga1f58506c71fab1ab53e4a2e2b6e36ed8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e47cc0381d6a5c7d29257be38c3ea00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga6e47cc0381d6a5c7d29257be38c3ea00">_SYSTIM_EGR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga6e47cc0381d6a5c7d29257be38c3ea00"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYSTIM Event generation register reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga6e47cc0381d6a5c7d29257be38c3ea00">More...</a><br /></td></tr>
<tr class="separator:ga6e47cc0381d6a5c7d29257be38c3ea00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab37b073f7441a5cd8091ae89e49dc5e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gab37b073f7441a5cd8091ae89e49dc5e1">_SYSTIM_CNTRH_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gab37b073f7441a5cd8091ae89e49dc5e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYSTIM counter register high byte reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gab37b073f7441a5cd8091ae89e49dc5e1">More...</a><br /></td></tr>
<tr class="separator:gab37b073f7441a5cd8091ae89e49dc5e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8b396ce4a461460835f7146ca37b96c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gac8b396ce4a461460835f7146ca37b96c">_SYSTIM_CNTRL_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gac8b396ce4a461460835f7146ca37b96c"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYSTIM counter register low byte reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gac8b396ce4a461460835f7146ca37b96c">More...</a><br /></td></tr>
<tr class="separator:gac8b396ce4a461460835f7146ca37b96c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40559425e5e3598a9fb3b6a4bde01d2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga40559425e5e3598a9fb3b6a4bde01d2d">_SYSTIM_PSCR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga40559425e5e3598a9fb3b6a4bde01d2d"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYSTIM clock prescaler register reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga40559425e5e3598a9fb3b6a4bde01d2d">More...</a><br /></td></tr>
<tr class="separator:ga40559425e5e3598a9fb3b6a4bde01d2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2762b974f653c76a4be13bea619c51a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaa2762b974f653c76a4be13bea619c51a">_SYSTIM_ARRH_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0xFF)</td></tr>
<tr class="memdesc:gaa2762b974f653c76a4be13bea619c51a"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYSTIM auto-reload register high byte reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gaa2762b974f653c76a4be13bea619c51a">More...</a><br /></td></tr>
<tr class="separator:gaa2762b974f653c76a4be13bea619c51a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1baccc3fc413a2e8fbb3138d21707bfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga1baccc3fc413a2e8fbb3138d21707bfc">_SYSTIM_ARRL_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0xFF)</td></tr>
<tr class="memdesc:ga1baccc3fc413a2e8fbb3138d21707bfc"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYSTIM auto-reload register low byte reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga1baccc3fc413a2e8fbb3138d21707bfc">More...</a><br /></td></tr>
<tr class="separator:ga1baccc3fc413a2e8fbb3138d21707bfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c9064c199ddcadc366e04174a62f175"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga4c9064c199ddcadc366e04174a62f175">_SYSTIM_CR1_CEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga4c9064c199ddcadc366e04174a62f175"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYSTIM Counter enable [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga4c9064c199ddcadc366e04174a62f175">More...</a><br /></td></tr>
<tr class="separator:ga4c9064c199ddcadc366e04174a62f175"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga434d32ad0d0a871a8914711e06021a95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga434d32ad0d0a871a8914711e06021a95">_SYSTIM_CR1_UDIS</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga434d32ad0d0a871a8914711e06021a95"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYSTIM Update disable [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga434d32ad0d0a871a8914711e06021a95">More...</a><br /></td></tr>
<tr class="separator:ga434d32ad0d0a871a8914711e06021a95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadddb60cb812cca807819c04df1a3e8f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gadddb60cb812cca807819c04df1a3e8f4">_SYSTIM_CR1_URS</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gadddb60cb812cca807819c04df1a3e8f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYSTIM Update request source [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gadddb60cb812cca807819c04df1a3e8f4">More...</a><br /></td></tr>
<tr class="separator:gadddb60cb812cca807819c04df1a3e8f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79abce24144311387e64062231eefead"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga79abce24144311387e64062231eefead">_SYSTIM_CR1_OPM</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga79abce24144311387e64062231eefead"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYSTIM One-pulse mode [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga79abce24144311387e64062231eefead">More...</a><br /></td></tr>
<tr class="separator:ga79abce24144311387e64062231eefead"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae939830c0f44234b43e85e935e8fcf06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gae939830c0f44234b43e85e935e8fcf06">_SYSTIM_CR1_ARPE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gae939830c0f44234b43e85e935e8fcf06"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYSTIM Auto-reload preload enable [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gae939830c0f44234b43e85e935e8fcf06">More...</a><br /></td></tr>
<tr class="separator:gae939830c0f44234b43e85e935e8fcf06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada38c2480dba660298741cb59f7340b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gada38c2480dba660298741cb59f7340b2">_SYSTIM_IER_UIE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gada38c2480dba660298741cb59f7340b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYSTIM Update interrupt enable [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gada38c2480dba660298741cb59f7340b2">More...</a><br /></td></tr>
<tr class="separator:gada38c2480dba660298741cb59f7340b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee206bf65916ee59af7e877685f31f5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaee206bf65916ee59af7e877685f31f5c">_SYSTIM_SR1_UIF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaee206bf65916ee59af7e877685f31f5c"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYSTIM Update interrupt flag [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gaee206bf65916ee59af7e877685f31f5c">More...</a><br /></td></tr>
<tr class="separator:gaee206bf65916ee59af7e877685f31f5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7af0b1b73ee2597ccceb59aa6e97808f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga7af0b1b73ee2597ccceb59aa6e97808f">_SYSTIM_EGR_UG</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga7af0b1b73ee2597ccceb59aa6e97808f"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYSTIM Update generation [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga7af0b1b73ee2597ccceb59aa6e97808f">More...</a><br /></td></tr>
<tr class="separator:ga7af0b1b73ee2597ccceb59aa6e97808f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1675c527a5b75755011d7fe593428ab8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga1675c527a5b75755011d7fe593428ab8">_SYSTIM_PSCR_PSC</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga1675c527a5b75755011d7fe593428ab8"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYSTIM prescaler [2:0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga1675c527a5b75755011d7fe593428ab8">More...</a><br /></td></tr>
<tr class="separator:ga1675c527a5b75755011d7fe593428ab8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60aba44b9ae4e0dbedf9cac22e92ac47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga60aba44b9ae4e0dbedf9cac22e92ac47">_SYSTIM_PSCR_PSC0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga60aba44b9ae4e0dbedf9cac22e92ac47"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYSTIM prescaler [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga60aba44b9ae4e0dbedf9cac22e92ac47">More...</a><br /></td></tr>
<tr class="separator:ga60aba44b9ae4e0dbedf9cac22e92ac47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga384dd52e74913f4447fd14c9271b71bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga384dd52e74913f4447fd14c9271b71bb">_SYSTIM_PSCR_PSC1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga384dd52e74913f4447fd14c9271b71bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYSTIM prescaler [1].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga384dd52e74913f4447fd14c9271b71bb">More...</a><br /></td></tr>
<tr class="separator:ga384dd52e74913f4447fd14c9271b71bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad11bcfcf72a2fb09b9a186b160e36eaf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gad11bcfcf72a2fb09b9a186b160e36eaf">_SYSTIM_PSCR_PSC2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gad11bcfcf72a2fb09b9a186b160e36eaf"><td class="mdescLeft">&#160;</td><td class="mdescRight">SYSTIM prescaler [2].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gad11bcfcf72a2fb09b9a186b160e36eaf">More...</a><br /></td></tr>
<tr class="separator:gad11bcfcf72a2fb09b9a186b160e36eaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5b246e2aa8f94c87b6ce08b65872102"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaa5b246e2aa8f94c87b6ce08b65872102">_DALI</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___d_a_l_i__t">_DALI_t</a>,   <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga9d187d6eca6046a1fd4905476d13787e">DALI_AddressBase</a>)</td></tr>
<tr class="memdesc:gaa5b246e2aa8f94c87b6ce08b65872102"><td class="mdescLeft">&#160;</td><td class="mdescRight">DALI struct/bit access.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gaa5b246e2aa8f94c87b6ce08b65872102">More...</a><br /></td></tr>
<tr class="separator:gaa5b246e2aa8f94c87b6ce08b65872102"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf2e7836644e490c06c15d2caa317b44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gadf2e7836644e490c06c15d2caa317b44">_DALI_CLK_L</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga9d187d6eca6046a1fd4905476d13787e">DALI_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:gadf2e7836644e490c06c15d2caa317b44"><td class="mdescLeft">&#160;</td><td class="mdescRight">DALI data rate control register low byte.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gadf2e7836644e490c06c15d2caa317b44">More...</a><br /></td></tr>
<tr class="separator:gadf2e7836644e490c06c15d2caa317b44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga524b8b483923538997851b1293e36624"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga524b8b483923538997851b1293e36624">_DALI_CLK_H</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga9d187d6eca6046a1fd4905476d13787e">DALI_AddressBase</a>+0x01)</td></tr>
<tr class="memdesc:ga524b8b483923538997851b1293e36624"><td class="mdescLeft">&#160;</td><td class="mdescRight">DALI data rate control register high byte.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga524b8b483923538997851b1293e36624">More...</a><br /></td></tr>
<tr class="separator:ga524b8b483923538997851b1293e36624"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc7a3c338ca13d6ab91f76e80a79e8ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gafc7a3c338ca13d6ab91f76e80a79e8ee">_DALI_FB0</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga9d187d6eca6046a1fd4905476d13787e">DALI_AddressBase</a>+0x02)</td></tr>
<tr class="memdesc:gafc7a3c338ca13d6ab91f76e80a79e8ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">DALI Message byte 0 register.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gafc7a3c338ca13d6ab91f76e80a79e8ee">More...</a><br /></td></tr>
<tr class="separator:gafc7a3c338ca13d6ab91f76e80a79e8ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef6791bfc2564a1935ae33757d637eac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaef6791bfc2564a1935ae33757d637eac">_DALI_FB1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga9d187d6eca6046a1fd4905476d13787e">DALI_AddressBase</a>+0x03)</td></tr>
<tr class="memdesc:gaef6791bfc2564a1935ae33757d637eac"><td class="mdescLeft">&#160;</td><td class="mdescRight">DALI Message byte 1 register.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gaef6791bfc2564a1935ae33757d637eac">More...</a><br /></td></tr>
<tr class="separator:gaef6791bfc2564a1935ae33757d637eac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1d2d63d32a692c92083c72811470657"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaa1d2d63d32a692c92083c72811470657">_DALI_FB2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga9d187d6eca6046a1fd4905476d13787e">DALI_AddressBase</a>+0x04)</td></tr>
<tr class="memdesc:gaa1d2d63d32a692c92083c72811470657"><td class="mdescLeft">&#160;</td><td class="mdescRight">DALI Message byte 2 register.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gaa1d2d63d32a692c92083c72811470657">More...</a><br /></td></tr>
<tr class="separator:gaa1d2d63d32a692c92083c72811470657"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c95ebf03d9a898ae507f91bbeb5efd0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga4c95ebf03d9a898ae507f91bbeb5efd0">_DALI_BD</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga9d187d6eca6046a1fd4905476d13787e">DALI_AddressBase</a>+0x05)</td></tr>
<tr class="memdesc:ga4c95ebf03d9a898ae507f91bbeb5efd0"><td class="mdescLeft">&#160;</td><td class="mdescRight">DALI Backward data register.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga4c95ebf03d9a898ae507f91bbeb5efd0">More...</a><br /></td></tr>
<tr class="separator:ga4c95ebf03d9a898ae507f91bbeb5efd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cb2fe8dab94c9144f16f00ca00acfed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga6cb2fe8dab94c9144f16f00ca00acfed">_DALI_CR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga9d187d6eca6046a1fd4905476d13787e">DALI_AddressBase</a>+0x06)</td></tr>
<tr class="memdesc:ga6cb2fe8dab94c9144f16f00ca00acfed"><td class="mdescLeft">&#160;</td><td class="mdescRight">DALI Control register.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga6cb2fe8dab94c9144f16f00ca00acfed">More...</a><br /></td></tr>
<tr class="separator:ga6cb2fe8dab94c9144f16f00ca00acfed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b1c73a86abe0db6fa53331f56f0dacb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga8b1c73a86abe0db6fa53331f56f0dacb">_DALI_CSR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga9d187d6eca6046a1fd4905476d13787e">DALI_AddressBase</a>+0x07)</td></tr>
<tr class="memdesc:ga8b1c73a86abe0db6fa53331f56f0dacb"><td class="mdescLeft">&#160;</td><td class="mdescRight">DALI Status and control register.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga8b1c73a86abe0db6fa53331f56f0dacb">More...</a><br /></td></tr>
<tr class="separator:ga8b1c73a86abe0db6fa53331f56f0dacb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5890a6fbe6fdda5035816ad397a8076a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga5890a6fbe6fdda5035816ad397a8076a">_DALI_CSR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga9d187d6eca6046a1fd4905476d13787e">DALI_AddressBase</a>+0x08)</td></tr>
<tr class="memdesc:ga5890a6fbe6fdda5035816ad397a8076a"><td class="mdescLeft">&#160;</td><td class="mdescRight">DALI Status and control register 1.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga5890a6fbe6fdda5035816ad397a8076a">More...</a><br /></td></tr>
<tr class="separator:ga5890a6fbe6fdda5035816ad397a8076a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cf6427f2649deee3c791db09d3d03b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga2cf6427f2649deee3c791db09d3d03b8">_DALI_REVLN</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga9d187d6eca6046a1fd4905476d13787e">DALI_AddressBase</a>+0x09)</td></tr>
<tr class="memdesc:ga2cf6427f2649deee3c791db09d3d03b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">DALI Control reverse signal line.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga2cf6427f2649deee3c791db09d3d03b8">More...</a><br /></td></tr>
<tr class="separator:ga2cf6427f2649deee3c791db09d3d03b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52b79944126755a54a343a3d7655af2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga52b79944126755a54a343a3d7655af2c">_DALI_CLK_L_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga52b79944126755a54a343a3d7655af2c"><td class="mdescLeft">&#160;</td><td class="mdescRight">DALI data rate control register low byte reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga52b79944126755a54a343a3d7655af2c">More...</a><br /></td></tr>
<tr class="separator:ga52b79944126755a54a343a3d7655af2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga627eeaf75c8511f780d333ac5beda525"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga627eeaf75c8511f780d333ac5beda525">_DALI_CLK_H_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga627eeaf75c8511f780d333ac5beda525"><td class="mdescLeft">&#160;</td><td class="mdescRight">DALI data rate control register high byte reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga627eeaf75c8511f780d333ac5beda525">More...</a><br /></td></tr>
<tr class="separator:ga627eeaf75c8511f780d333ac5beda525"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17446adada82312558132174a5610986"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga17446adada82312558132174a5610986">_DALI_FB0_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga17446adada82312558132174a5610986"><td class="mdescLeft">&#160;</td><td class="mdescRight">DALI Message byte 0 register reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga17446adada82312558132174a5610986">More...</a><br /></td></tr>
<tr class="separator:ga17446adada82312558132174a5610986"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9fd24edd52ea8df9840837b3b0c194f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga9fd24edd52ea8df9840837b3b0c194f2">_DALI_FB1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga9fd24edd52ea8df9840837b3b0c194f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">DALI Message byte 1 register reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga9fd24edd52ea8df9840837b3b0c194f2">More...</a><br /></td></tr>
<tr class="separator:ga9fd24edd52ea8df9840837b3b0c194f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ffeb4c8126893e41e9e97aadac48bfa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga9ffeb4c8126893e41e9e97aadac48bfa">_DALI_FB2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga9ffeb4c8126893e41e9e97aadac48bfa"><td class="mdescLeft">&#160;</td><td class="mdescRight">DALI Message byte 2 register reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga9ffeb4c8126893e41e9e97aadac48bfa">More...</a><br /></td></tr>
<tr class="separator:ga9ffeb4c8126893e41e9e97aadac48bfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08a3790d2e0057b1c4300bb266e0fcc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga08a3790d2e0057b1c4300bb266e0fcc6">_DALI_BD_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga08a3790d2e0057b1c4300bb266e0fcc6"><td class="mdescLeft">&#160;</td><td class="mdescRight">DALI Backward data register reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga08a3790d2e0057b1c4300bb266e0fcc6">More...</a><br /></td></tr>
<tr class="separator:ga08a3790d2e0057b1c4300bb266e0fcc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91151375da64db30dfa74ddd0cb470d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga91151375da64db30dfa74ddd0cb470d2">_DALI_CR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga91151375da64db30dfa74ddd0cb470d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">DALI Control register reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga91151375da64db30dfa74ddd0cb470d2">More...</a><br /></td></tr>
<tr class="separator:ga91151375da64db30dfa74ddd0cb470d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11c464f39a9818400e82d8f7fefe0c25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga11c464f39a9818400e82d8f7fefe0c25">_DALI_CSR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga11c464f39a9818400e82d8f7fefe0c25"><td class="mdescLeft">&#160;</td><td class="mdescRight">DALI Status and control register reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga11c464f39a9818400e82d8f7fefe0c25">More...</a><br /></td></tr>
<tr class="separator:ga11c464f39a9818400e82d8f7fefe0c25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69cdd650d75e6c9d5d11808b6e3ad2f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga69cdd650d75e6c9d5d11808b6e3ad2f7">_DALI_CSR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga69cdd650d75e6c9d5d11808b6e3ad2f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">DALI Status and control register 1 reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga69cdd650d75e6c9d5d11808b6e3ad2f7">More...</a><br /></td></tr>
<tr class="separator:ga69cdd650d75e6c9d5d11808b6e3ad2f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21d105bcb9fc79aa7e6e293e23117ded"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga21d105bcb9fc79aa7e6e293e23117ded">_DALI_REVLN_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga21d105bcb9fc79aa7e6e293e23117ded"><td class="mdescLeft">&#160;</td><td class="mdescRight">DALI Control reverse signal line reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga21d105bcb9fc79aa7e6e293e23117ded">More...</a><br /></td></tr>
<tr class="separator:ga21d105bcb9fc79aa7e6e293e23117ded"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab79f81b5001300c57b6f060bff1b4b8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gab79f81b5001300c57b6f060bff1b4b8d">_DALI_CR_FTS</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gab79f81b5001300c57b6f060bff1b4b8d"><td class="mdescLeft">&#160;</td><td class="mdescRight">DALI force transmit state [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gab79f81b5001300c57b6f060bff1b4b8d">More...</a><br /></td></tr>
<tr class="separator:gab79f81b5001300c57b6f060bff1b4b8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56f4a79ae597b838d437a1aac89f98de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga56f4a79ae597b838d437a1aac89f98de">_DALI_CR_RTS</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga56f4a79ae597b838d437a1aac89f98de"><td class="mdescLeft">&#160;</td><td class="mdescRight">DALI receive/transmit state [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga56f4a79ae597b838d437a1aac89f98de">More...</a><br /></td></tr>
<tr class="separator:ga56f4a79ae597b838d437a1aac89f98de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8808427243b4d2ee8b9c285357bcf2a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga8808427243b4d2ee8b9c285357bcf2a4">_DALI_CR_RTA</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga8808427243b4d2ee8b9c285357bcf2a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">DALI receive/transmit acknowledge [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga8808427243b4d2ee8b9c285357bcf2a4">More...</a><br /></td></tr>
<tr class="separator:ga8808427243b4d2ee8b9c285357bcf2a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6fa6b4114b605bf09ab0cc6c2965370"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gae6fa6b4114b605bf09ab0cc6c2965370">_DALI_CR_DCME</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gae6fa6b4114b605bf09ab0cc6c2965370"><td class="mdescLeft">&#160;</td><td class="mdescRight">DALI DALI communication enable [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gae6fa6b4114b605bf09ab0cc6c2965370">More...</a><br /></td></tr>
<tr class="separator:gae6fa6b4114b605bf09ab0cc6c2965370"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97386b2b76d3c890dfcf803c07899b05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga97386b2b76d3c890dfcf803c07899b05">_DALI_CR_MLN</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga97386b2b76d3c890dfcf803c07899b05"><td class="mdescLeft">&#160;</td><td class="mdescRight">DALI message length [1:0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga97386b2b76d3c890dfcf803c07899b05">More...</a><br /></td></tr>
<tr class="separator:ga97386b2b76d3c890dfcf803c07899b05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02388328c6986dd768627ef3e17446eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga02388328c6986dd768627ef3e17446eb">_DALI_CR_MLN0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga02388328c6986dd768627ef3e17446eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">DALI message length [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga02388328c6986dd768627ef3e17446eb">More...</a><br /></td></tr>
<tr class="separator:ga02388328c6986dd768627ef3e17446eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b9fc56868172cb329b552de92b0a1a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga9b9fc56868172cb329b552de92b0a1a8">_DALI_CR_MLN1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga9b9fc56868172cb329b552de92b0a1a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">DALI message length [1].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga9b9fc56868172cb329b552de92b0a1a8">More...</a><br /></td></tr>
<tr class="separator:ga9b9fc56868172cb329b552de92b0a1a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3641f95682e8ee1a0f1eeef6f4f2047c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3641f95682e8ee1a0f1eeef6f4f2047c">_DALI_CR_SMK</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga3641f95682e8ee1a0f1eeef6f4f2047c"><td class="mdescLeft">&#160;</td><td class="mdescRight">DALI mask start bit [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga3641f95682e8ee1a0f1eeef6f4f2047c">More...</a><br /></td></tr>
<tr class="separator:ga3641f95682e8ee1a0f1eeef6f4f2047c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ebafa79473f49907d82d83d0abc16a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga7ebafa79473f49907d82d83d0abc16a4">_DALI_CR_LNWDG_EN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga7ebafa79473f49907d82d83d0abc16a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">DALI monitor watchdog on receiver line [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga7ebafa79473f49907d82d83d0abc16a4">More...</a><br /></td></tr>
<tr class="separator:ga7ebafa79473f49907d82d83d0abc16a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab95d775752a55a11aca1aecbbfabbf7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gab95d775752a55a11aca1aecbbfabbf7f">_DALI_CSR_WDGF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gab95d775752a55a11aca1aecbbfabbf7f"><td class="mdescLeft">&#160;</td><td class="mdescRight">DALI watchdog receiver line interrupt status flag [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gab95d775752a55a11aca1aecbbfabbf7f">More...</a><br /></td></tr>
<tr class="separator:gab95d775752a55a11aca1aecbbfabbf7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8714b7b94fa8e6072459af1f4828cceb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga8714b7b94fa8e6072459af1f4828cceb">_DALI_CSR_WDGE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga8714b7b94fa8e6072459af1f4828cceb"><td class="mdescLeft">&#160;</td><td class="mdescRight">DALI watchdog receiver line interrupt enable [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga8714b7b94fa8e6072459af1f4828cceb">More...</a><br /></td></tr>
<tr class="separator:ga8714b7b94fa8e6072459af1f4828cceb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86a803d4c5b21bc852a99a784ec24e8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga86a803d4c5b21bc852a99a784ec24e8c">_DALI_CSR_RTF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga86a803d4c5b21bc852a99a784ec24e8c"><td class="mdescLeft">&#160;</td><td class="mdescRight">DALI receive/transmit flag [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga86a803d4c5b21bc852a99a784ec24e8c">More...</a><br /></td></tr>
<tr class="separator:ga86a803d4c5b21bc852a99a784ec24e8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8c4f1c5f994a3626e486c64b91a6038"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaa8c4f1c5f994a3626e486c64b91a6038">_DALI_CSR_EF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaa8c4f1c5f994a3626e486c64b91a6038"><td class="mdescLeft">&#160;</td><td class="mdescRight">DALI error flag [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gaa8c4f1c5f994a3626e486c64b91a6038">More...</a><br /></td></tr>
<tr class="separator:gaa8c4f1c5f994a3626e486c64b91a6038"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ef0dc0142c6fec5f2d0fb6e2bda2bfe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga9ef0dc0142c6fec5f2d0fb6e2bda2bfe">_DALI_CSR_ITF</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga9ef0dc0142c6fec5f2d0fb6e2bda2bfe"><td class="mdescLeft">&#160;</td><td class="mdescRight">DALI interrupt flag [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga9ef0dc0142c6fec5f2d0fb6e2bda2bfe">More...</a><br /></td></tr>
<tr class="separator:ga9ef0dc0142c6fec5f2d0fb6e2bda2bfe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a7a5053411309184f01735af955ccb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga5a7a5053411309184f01735af955ccb0">_DALI_CSR_IEN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga5a7a5053411309184f01735af955ccb0"><td class="mdescLeft">&#160;</td><td class="mdescRight">DALI interrupt enable [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga5a7a5053411309184f01735af955ccb0">More...</a><br /></td></tr>
<tr class="separator:ga5a7a5053411309184f01735af955ccb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ecb0f421fc325e2a89794ee8f940deb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga0ecb0f421fc325e2a89794ee8f940deb">_DALI_CSR1_WDG_PRSC</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga0ecb0f421fc325e2a89794ee8f940deb"><td class="mdescLeft">&#160;</td><td class="mdescRight">DALI watchdog DALI prescaler timer [2:0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga0ecb0f421fc325e2a89794ee8f940deb">More...</a><br /></td></tr>
<tr class="separator:ga0ecb0f421fc325e2a89794ee8f940deb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e0e6dcf96e7f7b4012b1671d7015ee6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e0e6dcf96e7f7b4012b1671d7015ee6">_DALI_CSR1_WDG_PRSC0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga3e0e6dcf96e7f7b4012b1671d7015ee6"><td class="mdescLeft">&#160;</td><td class="mdescRight">DALI watchdog DALI prescaler timer [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e0e6dcf96e7f7b4012b1671d7015ee6">More...</a><br /></td></tr>
<tr class="separator:ga3e0e6dcf96e7f7b4012b1671d7015ee6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99ba226a6131d0fa18586b7e2d22d04f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga99ba226a6131d0fa18586b7e2d22d04f">_DALI_CSR1_WDG_PRSC1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga99ba226a6131d0fa18586b7e2d22d04f"><td class="mdescLeft">&#160;</td><td class="mdescRight">DALI watchdog DALI prescaler timer [1].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga99ba226a6131d0fa18586b7e2d22d04f">More...</a><br /></td></tr>
<tr class="separator:ga99ba226a6131d0fa18586b7e2d22d04f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8d73e31fb625a0baa9463886273292c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gad8d73e31fb625a0baa9463886273292c">_DALI_CSR1_WDG_PRSC2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gad8d73e31fb625a0baa9463886273292c"><td class="mdescLeft">&#160;</td><td class="mdescRight">DALI watchdog DALI prescaler timer [2].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gad8d73e31fb625a0baa9463886273292c">More...</a><br /></td></tr>
<tr class="separator:gad8d73e31fb625a0baa9463886273292c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a6946cee26fc8131c826bdbf8fef129"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga4a6946cee26fc8131c826bdbf8fef129">_DALI_CSR1_RDY_REC</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga4a6946cee26fc8131c826bdbf8fef129"><td class="mdescLeft">&#160;</td><td class="mdescRight">DALI ready to receive [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga4a6946cee26fc8131c826bdbf8fef129">More...</a><br /></td></tr>
<tr class="separator:ga4a6946cee26fc8131c826bdbf8fef129"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71d29ca6af51f1b18114c4e2ab9665d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga71d29ca6af51f1b18114c4e2ab9665d1">_DALI_CSR1_CKS</a>&#160;&#160;&#160;((uint8_t) (0x0F &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga71d29ca6af51f1b18114c4e2ab9665d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">DALI clock counter value [3:0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga71d29ca6af51f1b18114c4e2ab9665d1">More...</a><br /></td></tr>
<tr class="separator:ga71d29ca6af51f1b18114c4e2ab9665d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdea9a8da47fb3702c72b981966837e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gabdea9a8da47fb3702c72b981966837e4">_DALI_CSR1_CKS0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gabdea9a8da47fb3702c72b981966837e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">DALI clock counter value [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gabdea9a8da47fb3702c72b981966837e4">More...</a><br /></td></tr>
<tr class="separator:gabdea9a8da47fb3702c72b981966837e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad95031364f29182ed101010bc9395e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaad95031364f29182ed101010bc9395e9">_DALI_CSR1_CKS1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gaad95031364f29182ed101010bc9395e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">DALI clock counter value [1].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gaad95031364f29182ed101010bc9395e9">More...</a><br /></td></tr>
<tr class="separator:gaad95031364f29182ed101010bc9395e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccd569bfbb3d725f41c65f234bdd8936"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaccd569bfbb3d725f41c65f234bdd8936">_DALI_CSR1_CKS2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gaccd569bfbb3d725f41c65f234bdd8936"><td class="mdescLeft">&#160;</td><td class="mdescRight">DALI clock counter value [2].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gaccd569bfbb3d725f41c65f234bdd8936">More...</a><br /></td></tr>
<tr class="separator:gaccd569bfbb3d725f41c65f234bdd8936"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7f8ff9e20eb3ebc783bebef1e5af6f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gad7f8ff9e20eb3ebc783bebef1e5af6f3">_DALI_CSR1_CKS3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gad7f8ff9e20eb3ebc783bebef1e5af6f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">DALI clock counter value [3].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gad7f8ff9e20eb3ebc783bebef1e5af6f3">More...</a><br /></td></tr>
<tr class="separator:gad7f8ff9e20eb3ebc783bebef1e5af6f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6683286b657ccd240783e34915982dc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga6683286b657ccd240783e34915982dc3">_DALI_REVLN_EN_REV</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga6683286b657ccd240783e34915982dc3"><td class="mdescLeft">&#160;</td><td class="mdescRight">DALI reverse DALI reverse signal line [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga6683286b657ccd240783e34915982dc3">More...</a><br /></td></tr>
<tr class="separator:ga6683286b657ccd240783e34915982dc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84e24eccb8a2ff5d177d5291f344328f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga84e24eccb8a2ff5d177d5291f344328f">_DALI_REVLN_REV_DIN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga84e24eccb8a2ff5d177d5291f344328f"><td class="mdescLeft">&#160;</td><td class="mdescRight">DALI reverse DALI_rx signal line [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga84e24eccb8a2ff5d177d5291f344328f">More...</a><br /></td></tr>
<tr class="separator:ga84e24eccb8a2ff5d177d5291f344328f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadaff4760db2f2fc1c91cf018b0206f1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gadaff4760db2f2fc1c91cf018b0206f1a">_DALI_REVLN_REVDOUT</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gadaff4760db2f2fc1c91cf018b0206f1a"><td class="mdescLeft">&#160;</td><td class="mdescRight">DALI reverse DALI_tx signal line [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gadaff4760db2f2fc1c91cf018b0206f1a">More...</a><br /></td></tr>
<tr class="separator:gadaff4760db2f2fc1c91cf018b0206f1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafca1f75b5fad6456dab05dcac35badc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gafca1f75b5fad6456dab05dcac35badc7">_ADC</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___a_d_c__t">_ADC_t</a>,    <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga53113645cdd530e35b5b00e8772a8f0c">ADC_AddressBase</a>)</td></tr>
<tr class="memdesc:gafca1f75b5fad6456dab05dcac35badc7"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC struct/bit access.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gafca1f75b5fad6456dab05dcac35badc7">More...</a><br /></td></tr>
<tr class="separator:gafca1f75b5fad6456dab05dcac35badc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b22767eb9365bf46b11b46b4b2d9f1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga4b22767eb9365bf46b11b46b4b2d9f1b">_ADC_CFG</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga53113645cdd530e35b5b00e8772a8f0c">ADC_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:ga4b22767eb9365bf46b11b46b4b2d9f1b"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC configuration register.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga4b22767eb9365bf46b11b46b4b2d9f1b">More...</a><br /></td></tr>
<tr class="separator:ga4b22767eb9365bf46b11b46b4b2d9f1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga784e8dfbcec2f09caa3ee70cad99fdf3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga784e8dfbcec2f09caa3ee70cad99fdf3">_ADC_SOC</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga53113645cdd530e35b5b00e8772a8f0c">ADC_AddressBase</a>+0x01)</td></tr>
<tr class="memdesc:ga784e8dfbcec2f09caa3ee70cad99fdf3"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC start of conversion.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga784e8dfbcec2f09caa3ee70cad99fdf3">More...</a><br /></td></tr>
<tr class="separator:ga784e8dfbcec2f09caa3ee70cad99fdf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada1fc468e7083c35bdafe67e26f321a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gada1fc468e7083c35bdafe67e26f321a5">_ADC_IER</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga53113645cdd530e35b5b00e8772a8f0c">ADC_AddressBase</a>+0x02)</td></tr>
<tr class="memdesc:gada1fc468e7083c35bdafe67e26f321a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC interrupt enable register.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gada1fc468e7083c35bdafe67e26f321a5">More...</a><br /></td></tr>
<tr class="separator:gada1fc468e7083c35bdafe67e26f321a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6342721e96384231d649e9aa6a817d86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga6342721e96384231d649e9aa6a817d86">_ADC_SEQ</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga53113645cdd530e35b5b00e8772a8f0c">ADC_AddressBase</a>+0x03)</td></tr>
<tr class="memdesc:ga6342721e96384231d649e9aa6a817d86"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC sequencer register.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga6342721e96384231d649e9aa6a817d86">More...</a><br /></td></tr>
<tr class="separator:ga6342721e96384231d649e9aa6a817d86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fb23fa850059862e0ce75406796fef3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga8fb23fa850059862e0ce75406796fef3">_ADC_DATL_0</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga53113645cdd530e35b5b00e8772a8f0c">ADC_AddressBase</a>+0x04)</td></tr>
<tr class="memdesc:ga8fb23fa850059862e0ce75406796fef3"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC result 0 low byte.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga8fb23fa850059862e0ce75406796fef3">More...</a><br /></td></tr>
<tr class="separator:ga8fb23fa850059862e0ce75406796fef3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f9e26195c86bee2473fd9623d85aa68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3f9e26195c86bee2473fd9623d85aa68">_ADC_DATH_0</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga53113645cdd530e35b5b00e8772a8f0c">ADC_AddressBase</a>+0x05)</td></tr>
<tr class="memdesc:ga3f9e26195c86bee2473fd9623d85aa68"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC result 0 high byte.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga3f9e26195c86bee2473fd9623d85aa68">More...</a><br /></td></tr>
<tr class="separator:ga3f9e26195c86bee2473fd9623d85aa68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5acd41736f7611c4bbad6e2b2af2302"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gab5acd41736f7611c4bbad6e2b2af2302">_ADC_DATL_1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga53113645cdd530e35b5b00e8772a8f0c">ADC_AddressBase</a>+0x06)</td></tr>
<tr class="memdesc:gab5acd41736f7611c4bbad6e2b2af2302"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC result 1 low byte.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gab5acd41736f7611c4bbad6e2b2af2302">More...</a><br /></td></tr>
<tr class="separator:gab5acd41736f7611c4bbad6e2b2af2302"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0fcc141e4eb77f4367de3f06794946b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gad0fcc141e4eb77f4367de3f06794946b">_ADC_DATH_1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga53113645cdd530e35b5b00e8772a8f0c">ADC_AddressBase</a>+0x07)</td></tr>
<tr class="memdesc:gad0fcc141e4eb77f4367de3f06794946b"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC result 1 high byte.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gad0fcc141e4eb77f4367de3f06794946b">More...</a><br /></td></tr>
<tr class="separator:gad0fcc141e4eb77f4367de3f06794946b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e7de5a7638666cea18af5c43b41ea0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga6e7de5a7638666cea18af5c43b41ea0a">_ADC_DATL_2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga53113645cdd530e35b5b00e8772a8f0c">ADC_AddressBase</a>+0x08)</td></tr>
<tr class="memdesc:ga6e7de5a7638666cea18af5c43b41ea0a"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC result 2 low byte.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga6e7de5a7638666cea18af5c43b41ea0a">More...</a><br /></td></tr>
<tr class="separator:ga6e7de5a7638666cea18af5c43b41ea0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58045ddc7df77c9dec384a864b9d2a3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga58045ddc7df77c9dec384a864b9d2a3c">_ADC_DATH_2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga53113645cdd530e35b5b00e8772a8f0c">ADC_AddressBase</a>+0x09)</td></tr>
<tr class="memdesc:ga58045ddc7df77c9dec384a864b9d2a3c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC result 2 high byte.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga58045ddc7df77c9dec384a864b9d2a3c">More...</a><br /></td></tr>
<tr class="separator:ga58045ddc7df77c9dec384a864b9d2a3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga60a1d681b92a3377032446892447fcae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga60a1d681b92a3377032446892447fcae">_ADC_DATL_3</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga53113645cdd530e35b5b00e8772a8f0c">ADC_AddressBase</a>+0x0A)</td></tr>
<tr class="memdesc:ga60a1d681b92a3377032446892447fcae"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC result 3 low byte.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga60a1d681b92a3377032446892447fcae">More...</a><br /></td></tr>
<tr class="separator:ga60a1d681b92a3377032446892447fcae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cb1c5750f6c9ad1be83dffc3686370a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga5cb1c5750f6c9ad1be83dffc3686370a">_ADC_DATH_3</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga53113645cdd530e35b5b00e8772a8f0c">ADC_AddressBase</a>+0x0B)</td></tr>
<tr class="memdesc:ga5cb1c5750f6c9ad1be83dffc3686370a"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC result 3 high byte.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga5cb1c5750f6c9ad1be83dffc3686370a">More...</a><br /></td></tr>
<tr class="separator:ga5cb1c5750f6c9ad1be83dffc3686370a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec908ddd4f55929735abd889b958e10a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaec908ddd4f55929735abd889b958e10a">_ADC_DATL_4</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga53113645cdd530e35b5b00e8772a8f0c">ADC_AddressBase</a>+0x0C)</td></tr>
<tr class="memdesc:gaec908ddd4f55929735abd889b958e10a"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC result 4 low byte.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gaec908ddd4f55929735abd889b958e10a">More...</a><br /></td></tr>
<tr class="separator:gaec908ddd4f55929735abd889b958e10a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8771eaa529893ffa8c2125e3b838b965"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga8771eaa529893ffa8c2125e3b838b965">_ADC_DATH_4</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga53113645cdd530e35b5b00e8772a8f0c">ADC_AddressBase</a>+0x0D)</td></tr>
<tr class="memdesc:ga8771eaa529893ffa8c2125e3b838b965"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC result 4 high byte.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga8771eaa529893ffa8c2125e3b838b965">More...</a><br /></td></tr>
<tr class="separator:ga8771eaa529893ffa8c2125e3b838b965"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f5b2c536cd9f7ca61c74d77f3e32356"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga2f5b2c536cd9f7ca61c74d77f3e32356">_ADC_DATL_5</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga53113645cdd530e35b5b00e8772a8f0c">ADC_AddressBase</a>+0x0E)</td></tr>
<tr class="memdesc:ga2f5b2c536cd9f7ca61c74d77f3e32356"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC result 5 low byte.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga2f5b2c536cd9f7ca61c74d77f3e32356">More...</a><br /></td></tr>
<tr class="separator:ga2f5b2c536cd9f7ca61c74d77f3e32356"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95d81910b3ce67295e3eb5a6bbe97dfa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga95d81910b3ce67295e3eb5a6bbe97dfa">_ADC_DATH_5</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga53113645cdd530e35b5b00e8772a8f0c">ADC_AddressBase</a>+0x0F)</td></tr>
<tr class="memdesc:ga95d81910b3ce67295e3eb5a6bbe97dfa"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC result 5 high byte.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga95d81910b3ce67295e3eb5a6bbe97dfa">More...</a><br /></td></tr>
<tr class="separator:ga95d81910b3ce67295e3eb5a6bbe97dfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e848a27fd94c84fbe48b48fedc13279"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga0e848a27fd94c84fbe48b48fedc13279">_ADC_DATL_6</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga53113645cdd530e35b5b00e8772a8f0c">ADC_AddressBase</a>+0x10)</td></tr>
<tr class="memdesc:ga0e848a27fd94c84fbe48b48fedc13279"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC result 6 low byte.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga0e848a27fd94c84fbe48b48fedc13279">More...</a><br /></td></tr>
<tr class="separator:ga0e848a27fd94c84fbe48b48fedc13279"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4543d7a5ab0f5d611743c708c29ff3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaf4543d7a5ab0f5d611743c708c29ff3e">_ADC_DATH_6</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga53113645cdd530e35b5b00e8772a8f0c">ADC_AddressBase</a>+0x11)</td></tr>
<tr class="memdesc:gaf4543d7a5ab0f5d611743c708c29ff3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC result 6 high byte.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gaf4543d7a5ab0f5d611743c708c29ff3e">More...</a><br /></td></tr>
<tr class="separator:gaf4543d7a5ab0f5d611743c708c29ff3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5e7ddd140234cbb3537a3aa017277ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaa5e7ddd140234cbb3537a3aa017277ed">_ADC_DATL_7</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga53113645cdd530e35b5b00e8772a8f0c">ADC_AddressBase</a>+0x12)</td></tr>
<tr class="memdesc:gaa5e7ddd140234cbb3537a3aa017277ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC result 7 low byte.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gaa5e7ddd140234cbb3537a3aa017277ed">More...</a><br /></td></tr>
<tr class="separator:gaa5e7ddd140234cbb3537a3aa017277ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6874761633ce8efffad2effa6702cac4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga6874761633ce8efffad2effa6702cac4">_ADC_DATH_7</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga53113645cdd530e35b5b00e8772a8f0c">ADC_AddressBase</a>+0x13)</td></tr>
<tr class="memdesc:ga6874761633ce8efffad2effa6702cac4"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC result 7 high byte.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga6874761633ce8efffad2effa6702cac4">More...</a><br /></td></tr>
<tr class="separator:ga6874761633ce8efffad2effa6702cac4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e2b556e058ae2ac1766b1a7b2dee119"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga6e2b556e058ae2ac1766b1a7b2dee119">_ADC_SR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga53113645cdd530e35b5b00e8772a8f0c">ADC_AddressBase</a>+0x14)</td></tr>
<tr class="memdesc:ga6e2b556e058ae2ac1766b1a7b2dee119"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC status register.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga6e2b556e058ae2ac1766b1a7b2dee119">More...</a><br /></td></tr>
<tr class="separator:ga6e2b556e058ae2ac1766b1a7b2dee119"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1162cae75a39210df2aff58383c8dc8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga1162cae75a39210df2aff58383c8dc8d">_ADC_DLYCNT</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,   <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga53113645cdd530e35b5b00e8772a8f0c">ADC_AddressBase</a>+0x15)</td></tr>
<tr class="memdesc:ga1162cae75a39210df2aff58383c8dc8d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC SOC delay counter register.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga1162cae75a39210df2aff58383c8dc8d">More...</a><br /></td></tr>
<tr class="separator:ga1162cae75a39210df2aff58383c8dc8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f4ee3173e49462bef9e1acbc6edaf41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga5f4ee3173e49462bef9e1acbc6edaf41">_ADC_CFG_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x01)</td></tr>
<tr class="memdesc:ga5f4ee3173e49462bef9e1acbc6edaf41"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC configuration register reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga5f4ee3173e49462bef9e1acbc6edaf41">More...</a><br /></td></tr>
<tr class="separator:ga5f4ee3173e49462bef9e1acbc6edaf41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab54be223a6fb5b8330147940e0f95c56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gab54be223a6fb5b8330147940e0f95c56">_ADC_SOC_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gab54be223a6fb5b8330147940e0f95c56"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC start of conversion reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gab54be223a6fb5b8330147940e0f95c56">More...</a><br /></td></tr>
<tr class="separator:gab54be223a6fb5b8330147940e0f95c56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadad6306760e7ef2122dbab6aa21d8fa3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gadad6306760e7ef2122dbab6aa21d8fa3">_ADC_IER_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gadad6306760e7ef2122dbab6aa21d8fa3"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC interrupt enable register reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gadad6306760e7ef2122dbab6aa21d8fa3">More...</a><br /></td></tr>
<tr class="separator:gadad6306760e7ef2122dbab6aa21d8fa3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe3f28857628925bb7b1f2bd60466c61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gabe3f28857628925bb7b1f2bd60466c61">_ADC_SEQ_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gabe3f28857628925bb7b1f2bd60466c61"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC sequencer register reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gabe3f28857628925bb7b1f2bd60466c61">More...</a><br /></td></tr>
<tr class="separator:gabe3f28857628925bb7b1f2bd60466c61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1652f4c4092d59b2da9cac35ce254d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gae1652f4c4092d59b2da9cac35ce254d3">_ADC_DATL_0_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gae1652f4c4092d59b2da9cac35ce254d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC result 0 low byte reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gae1652f4c4092d59b2da9cac35ce254d3">More...</a><br /></td></tr>
<tr class="separator:gae1652f4c4092d59b2da9cac35ce254d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab612dabe1affa8a4a2175fb69f804e11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gab612dabe1affa8a4a2175fb69f804e11">_ADC_DATH_0_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gab612dabe1affa8a4a2175fb69f804e11"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC result 0 high byte reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gab612dabe1affa8a4a2175fb69f804e11">More...</a><br /></td></tr>
<tr class="separator:gab612dabe1affa8a4a2175fb69f804e11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc73fd7506bebda52f24c2ba36a86dea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gabc73fd7506bebda52f24c2ba36a86dea">_ADC_DATL_1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gabc73fd7506bebda52f24c2ba36a86dea"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC result 1 low byte reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gabc73fd7506bebda52f24c2ba36a86dea">More...</a><br /></td></tr>
<tr class="separator:gabc73fd7506bebda52f24c2ba36a86dea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40de4af7dc0e5aa99229f96e7746585d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga40de4af7dc0e5aa99229f96e7746585d">_ADC_DATH_1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga40de4af7dc0e5aa99229f96e7746585d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC result 1 high byte reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga40de4af7dc0e5aa99229f96e7746585d">More...</a><br /></td></tr>
<tr class="separator:ga40de4af7dc0e5aa99229f96e7746585d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga574b35e84bce4e34dba977711dbf858d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga574b35e84bce4e34dba977711dbf858d">_ADC_DATL_2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga574b35e84bce4e34dba977711dbf858d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC result 2 low byte reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga574b35e84bce4e34dba977711dbf858d">More...</a><br /></td></tr>
<tr class="separator:ga574b35e84bce4e34dba977711dbf858d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7347cd885156f1d8be6e0854c2652545"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga7347cd885156f1d8be6e0854c2652545">_ADC_DATH_2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga7347cd885156f1d8be6e0854c2652545"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC result 2 high byte reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga7347cd885156f1d8be6e0854c2652545">More...</a><br /></td></tr>
<tr class="separator:ga7347cd885156f1d8be6e0854c2652545"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeef001d6412d983814e6c9f24f81c707"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaeef001d6412d983814e6c9f24f81c707">_ADC_DATL_3_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gaeef001d6412d983814e6c9f24f81c707"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC result 3 low byte reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gaeef001d6412d983814e6c9f24f81c707">More...</a><br /></td></tr>
<tr class="separator:gaeef001d6412d983814e6c9f24f81c707"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f61036ef055a9f215416bd6b756cbe5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga4f61036ef055a9f215416bd6b756cbe5">_ADC_DATH_3_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga4f61036ef055a9f215416bd6b756cbe5"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC result 3 high byte reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga4f61036ef055a9f215416bd6b756cbe5">More...</a><br /></td></tr>
<tr class="separator:ga4f61036ef055a9f215416bd6b756cbe5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e9780bc5bb569a9cbc3e759fe93a1c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga5e9780bc5bb569a9cbc3e759fe93a1c6">_ADC_DATL_4_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga5e9780bc5bb569a9cbc3e759fe93a1c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC result 4 low byte reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga5e9780bc5bb569a9cbc3e759fe93a1c6">More...</a><br /></td></tr>
<tr class="separator:ga5e9780bc5bb569a9cbc3e759fe93a1c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4d50bd804e16468d55d20ffcee7e08d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gad4d50bd804e16468d55d20ffcee7e08d">_ADC_DATH_4_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gad4d50bd804e16468d55d20ffcee7e08d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC result 4 high byte reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gad4d50bd804e16468d55d20ffcee7e08d">More...</a><br /></td></tr>
<tr class="separator:gad4d50bd804e16468d55d20ffcee7e08d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6de9fd01062b08fe339e25bdfb027541"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga6de9fd01062b08fe339e25bdfb027541">_ADC_DATL_5_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga6de9fd01062b08fe339e25bdfb027541"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC result 5 low byte reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga6de9fd01062b08fe339e25bdfb027541">More...</a><br /></td></tr>
<tr class="separator:ga6de9fd01062b08fe339e25bdfb027541"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b67d6379c84926ba40e1c7c0c6399c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga6b67d6379c84926ba40e1c7c0c6399c5">_ADC_DATH_5_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga6b67d6379c84926ba40e1c7c0c6399c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC result 5 high byte reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga6b67d6379c84926ba40e1c7c0c6399c5">More...</a><br /></td></tr>
<tr class="separator:ga6b67d6379c84926ba40e1c7c0c6399c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82bfa43cbbefb23be924f55d00df848c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga82bfa43cbbefb23be924f55d00df848c">_ADC_DATL_6_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga82bfa43cbbefb23be924f55d00df848c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC result 6 low byte reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga82bfa43cbbefb23be924f55d00df848c">More...</a><br /></td></tr>
<tr class="separator:ga82bfa43cbbefb23be924f55d00df848c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a6c7f60af93bee6151b4b0e890fc3cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga9a6c7f60af93bee6151b4b0e890fc3cd">_ADC_DATH_6_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga9a6c7f60af93bee6151b4b0e890fc3cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC result 6 high byte reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga9a6c7f60af93bee6151b4b0e890fc3cd">More...</a><br /></td></tr>
<tr class="separator:ga9a6c7f60af93bee6151b4b0e890fc3cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13122732efaec2c984e7e55b04caf39f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga13122732efaec2c984e7e55b04caf39f">_ADC_DATL_7_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga13122732efaec2c984e7e55b04caf39f"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC result 7 low byte reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga13122732efaec2c984e7e55b04caf39f">More...</a><br /></td></tr>
<tr class="separator:ga13122732efaec2c984e7e55b04caf39f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34e637b7c297e69bfe337a6ee4a5ac21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga34e637b7c297e69bfe337a6ee4a5ac21">_ADC_DATH_7_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga34e637b7c297e69bfe337a6ee4a5ac21"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC result 7 high byte reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga34e637b7c297e69bfe337a6ee4a5ac21">More...</a><br /></td></tr>
<tr class="separator:ga34e637b7c297e69bfe337a6ee4a5ac21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga382463c282fba1b7a1894657b8e45ea9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga382463c282fba1b7a1894657b8e45ea9">_ADC_SR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:ga382463c282fba1b7a1894657b8e45ea9"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC status register reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga382463c282fba1b7a1894657b8e45ea9">More...</a><br /></td></tr>
<tr class="separator:ga382463c282fba1b7a1894657b8e45ea9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2fbc53f11d04fd3174c123def75cd19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gab2fbc53f11d04fd3174c123def75cd19">_ADC_DLYCNT_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x00)</td></tr>
<tr class="memdesc:gab2fbc53f11d04fd3174c123def75cd19"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC SOC delay counter register reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gab2fbc53f11d04fd3174c123def75cd19">More...</a><br /></td></tr>
<tr class="separator:gab2fbc53f11d04fd3174c123def75cd19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51d8d59ef7d23770b086f28b566b1e9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga51d8d59ef7d23770b086f28b566b1e9d">_ADC_CFG_PD</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga51d8d59ef7d23770b086f28b566b1e9d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC power-down [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga51d8d59ef7d23770b086f28b566b1e9d">More...</a><br /></td></tr>
<tr class="separator:ga51d8d59ef7d23770b086f28b566b1e9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8029395f4d82efceba8d9d9d38b65b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gab8029395f4d82efceba8d9d9d38b65b5">_ADC_CFG_STOP</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gab8029395f4d82efceba8d9d9d38b65b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC stop sequencer [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gab8029395f4d82efceba8d9d9d38b65b5">More...</a><br /></td></tr>
<tr class="separator:gab8029395f4d82efceba8d9d9d38b65b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga318041f586f5377226bdfcf18fb05f36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga318041f586f5377226bdfcf18fb05f36">_ADC_CFG_FIFO_FLUSH</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga318041f586f5377226bdfcf18fb05f36"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC flush data buffer [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga318041f586f5377226bdfcf18fb05f36">More...</a><br /></td></tr>
<tr class="separator:ga318041f586f5377226bdfcf18fb05f36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3dd85741e706448d46e9bf41ab730196"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3dd85741e706448d46e9bf41ab730196">_ADC_CFG_CIRCULAR</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga3dd85741e706448d46e9bf41ab730196"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC circular sequencer mode [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga3dd85741e706448d46e9bf41ab730196">More...</a><br /></td></tr>
<tr class="separator:ga3dd85741e706448d46e9bf41ab730196"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6de8ed7ee2e637bdb33a11731c95e692"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga6de8ed7ee2e637bdb33a11731c95e692">_ADC_CFG_DATA_FORMAT</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga6de8ed7ee2e637bdb33a11731c95e692"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC data aligment [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga6de8ed7ee2e637bdb33a11731c95e692">More...</a><br /></td></tr>
<tr class="separator:ga6de8ed7ee2e637bdb33a11731c95e692"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10513cfb9c373a5e04773b6381438499"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga10513cfb9c373a5e04773b6381438499">_ADC_SOC_SOC</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga10513cfb9c373a5e04773b6381438499"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC start of conversion sequence [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga10513cfb9c373a5e04773b6381438499">More...</a><br /></td></tr>
<tr class="separator:ga10513cfb9c373a5e04773b6381438499"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ef77748243b80c342010b0994e06dcd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3ef77748243b80c342010b0994e06dcd">_ADC_IER_EOC_EN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga3ef77748243b80c342010b0994e06dcd"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC end of conversion mode interrupt enable [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga3ef77748243b80c342010b0994e06dcd">More...</a><br /></td></tr>
<tr class="separator:ga3ef77748243b80c342010b0994e06dcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad17119f7e69280139141726e0077502b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gad17119f7e69280139141726e0077502b">_ADC_IER_EOS_EN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gad17119f7e69280139141726e0077502b"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC end of sequence mode interrupt enable [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gad17119f7e69280139141726e0077502b">More...</a><br /></td></tr>
<tr class="separator:gad17119f7e69280139141726e0077502b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab72a232d8c3d420461beb7d24c502f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaab72a232d8c3d420461beb7d24c502f7">_ADC_IER_SEQ_FULL_EN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gaab72a232d8c3d420461beb7d24c502f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC sequencer buffer full interrupt enable [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gaab72a232d8c3d420461beb7d24c502f7">More...</a><br /></td></tr>
<tr class="separator:gaab72a232d8c3d420461beb7d24c502f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96c07bf570efa87262b9c250e3752b82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga96c07bf570efa87262b9c250e3752b82">_ADC_SEQ_CH</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga96c07bf570efa87262b9c250e3752b82"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC channel selection [2:0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga96c07bf570efa87262b9c250e3752b82">More...</a><br /></td></tr>
<tr class="separator:ga96c07bf570efa87262b9c250e3752b82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ab38c21c612d771e81c165a27912d36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga8ab38c21c612d771e81c165a27912d36">_ADC_SEQ_CH0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga8ab38c21c612d771e81c165a27912d36"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC channel selection [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga8ab38c21c612d771e81c165a27912d36">More...</a><br /></td></tr>
<tr class="separator:ga8ab38c21c612d771e81c165a27912d36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga468904c9d2bf356aab80674100061d3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga468904c9d2bf356aab80674100061d3f">_ADC_SEQ_CH1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga468904c9d2bf356aab80674100061d3f"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC channel selection [1].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga468904c9d2bf356aab80674100061d3f">More...</a><br /></td></tr>
<tr class="separator:ga468904c9d2bf356aab80674100061d3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b88cbbb0c0264d99baf10516086ba0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga6b88cbbb0c0264d99baf10516086ba0f">_ADC_SEQ_CH2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga6b88cbbb0c0264d99baf10516086ba0f"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC channel selection [2].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga6b88cbbb0c0264d99baf10516086ba0f">More...</a><br /></td></tr>
<tr class="separator:ga6b88cbbb0c0264d99baf10516086ba0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58d4dcce44cbd258e0c9de7b56bd25a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga58d4dcce44cbd258e0c9de7b56bd25a2">_ADC_SEQ_GAIN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga58d4dcce44cbd258e0c9de7b56bd25a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC gain for selected channel (0=x1; 1=x4) [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga58d4dcce44cbd258e0c9de7b56bd25a2">More...</a><br /></td></tr>
<tr class="separator:ga58d4dcce44cbd258e0c9de7b56bd25a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4876bc4806f8d0ef9d7729ebc98d4c7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga4876bc4806f8d0ef9d7729ebc98d4c7f">_ADC_SR_EOC</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga4876bc4806f8d0ef9d7729ebc98d4c7f"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC end of conversion mode [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga4876bc4806f8d0ef9d7729ebc98d4c7f">More...</a><br /></td></tr>
<tr class="separator:ga4876bc4806f8d0ef9d7729ebc98d4c7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28d34eb44b27aebe764ba7d3266aefe7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga28d34eb44b27aebe764ba7d3266aefe7">_ADC_SR_EOS</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga28d34eb44b27aebe764ba7d3266aefe7"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC end of sequence mode [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga28d34eb44b27aebe764ba7d3266aefe7">More...</a><br /></td></tr>
<tr class="separator:ga28d34eb44b27aebe764ba7d3266aefe7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51d966e0d11a19d3646a361a603c83b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga51d966e0d11a19d3646a361a603c83b0">_ADC_SR_SEQ_FULL</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga51d966e0d11a19d3646a361a603c83b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC sequencer buffer full [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga51d966e0d11a19d3646a361a603c83b0">More...</a><br /></td></tr>
<tr class="separator:ga51d966e0d11a19d3646a361a603c83b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7bce05d19bd84ce84acbba2a857f4fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gac7bce05d19bd84ce84acbba2a857f4fe">_SMED_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:gac7bce05d19bd84ce84acbba2a857f4fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDn struct/bit access reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gac7bce05d19bd84ce84acbba2a857f4fe">More...</a><br /></td></tr>
<tr class="separator:gac7bce05d19bd84ce84acbba2a857f4fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf613640d177069a4da3f58d5abdc3b5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaf613640d177069a4da3f58d5abdc3b5b">_SMED_CTR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:gaf613640d177069a4da3f58d5abdc3b5b"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDn Control register reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gaf613640d177069a4da3f58d5abdc3b5b">More...</a><br /></td></tr>
<tr class="separator:gaf613640d177069a4da3f58d5abdc3b5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53fd9b582c33a9e05e0a8134ba0ffd8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga53fd9b582c33a9e05e0a8134ba0ffd8e">_SMED_CTR_TMR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:ga53fd9b582c33a9e05e0a8134ba0ffd8e"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDn Control timer register reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga53fd9b582c33a9e05e0a8134ba0ffd8e">More...</a><br /></td></tr>
<tr class="separator:ga53fd9b582c33a9e05e0a8134ba0ffd8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f3849c9781bd5c7b127263e8a9b4060"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga9f3849c9781bd5c7b127263e8a9b4060">_SMED_CTR_INP_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:ga9f3849c9781bd5c7b127263e8a9b4060"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDn Control input register reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga9f3849c9781bd5c7b127263e8a9b4060">More...</a><br /></td></tr>
<tr class="separator:ga9f3849c9781bd5c7b127263e8a9b4060"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab65a56dadfdc8104fb56d8589b555e0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gab65a56dadfdc8104fb56d8589b555e0f">_SMED_CTR_DTR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:gab65a56dadfdc8104fb56d8589b555e0f"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDn Dithering register reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gab65a56dadfdc8104fb56d8589b555e0f">More...</a><br /></td></tr>
<tr class="separator:gab65a56dadfdc8104fb56d8589b555e0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d4890a4f5e161e1ca60a2a942620b57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga8d4890a4f5e161e1ca60a2a942620b57">_SMED_TMR_T0L_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:ga8d4890a4f5e161e1ca60a2a942620b57"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDn Time T0 LSB register reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga8d4890a4f5e161e1ca60a2a942620b57">More...</a><br /></td></tr>
<tr class="separator:ga8d4890a4f5e161e1ca60a2a942620b57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad517cdf928b90e4b061cc1eeaee2c4a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gad517cdf928b90e4b061cc1eeaee2c4a1">_SMED_TMR_T0H_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:gad517cdf928b90e4b061cc1eeaee2c4a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDn Time T0 MSB register reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gad517cdf928b90e4b061cc1eeaee2c4a1">More...</a><br /></td></tr>
<tr class="separator:gad517cdf928b90e4b061cc1eeaee2c4a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga803fd397373038337638f3420eac79bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga803fd397373038337638f3420eac79bb">_SMED_TMR_T1L_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:ga803fd397373038337638f3420eac79bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDn Time T1 LSB register reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga803fd397373038337638f3420eac79bb">More...</a><br /></td></tr>
<tr class="separator:ga803fd397373038337638f3420eac79bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86a7e3377df1a188eb4c2c29d633d363"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga86a7e3377df1a188eb4c2c29d633d363">_SMED_TMR_T1H_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:ga86a7e3377df1a188eb4c2c29d633d363"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDn Time T1 MSB register reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga86a7e3377df1a188eb4c2c29d633d363">More...</a><br /></td></tr>
<tr class="separator:ga86a7e3377df1a188eb4c2c29d633d363"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc569708c46a01a7d58d127290e03deb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gabc569708c46a01a7d58d127290e03deb">_SMED_TMR_T2L_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:gabc569708c46a01a7d58d127290e03deb"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDn Time T2 LSB register reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gabc569708c46a01a7d58d127290e03deb">More...</a><br /></td></tr>
<tr class="separator:gabc569708c46a01a7d58d127290e03deb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8195450bfe42603dacacc71f9983860f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga8195450bfe42603dacacc71f9983860f">_SMED_TMR_T2H_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:ga8195450bfe42603dacacc71f9983860f"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDn Time T2 MSB register reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga8195450bfe42603dacacc71f9983860f">More...</a><br /></td></tr>
<tr class="separator:ga8195450bfe42603dacacc71f9983860f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7756aedf6945b6ac254356c8214aadf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gae7756aedf6945b6ac254356c8214aadf">_SMED_TMR_T3L_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:gae7756aedf6945b6ac254356c8214aadf"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDn Time T3 LSB register reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gae7756aedf6945b6ac254356c8214aadf">More...</a><br /></td></tr>
<tr class="separator:gae7756aedf6945b6ac254356c8214aadf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafbab09d5ed8ffc7b07b0cf7926f6ef71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gafbab09d5ed8ffc7b07b0cf7926f6ef71">_SMED_TMR_T3H_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:gafbab09d5ed8ffc7b07b0cf7926f6ef71"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDn Time T3 MSB register reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gafbab09d5ed8ffc7b07b0cf7926f6ef71">More...</a><br /></td></tr>
<tr class="separator:gafbab09d5ed8ffc7b07b0cf7926f6ef71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga534ecc479f08d54e3a202988a7125720"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga534ecc479f08d54e3a202988a7125720">_SMED_PRM_ID0_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:ga534ecc479f08d54e3a202988a7125720"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDn Parameter 0 IDLE register reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga534ecc479f08d54e3a202988a7125720">More...</a><br /></td></tr>
<tr class="separator:ga534ecc479f08d54e3a202988a7125720"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b6c3302018ea564e5776229bd3b3ba6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga0b6c3302018ea564e5776229bd3b3ba6">_SMED_PRM_ID1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:ga0b6c3302018ea564e5776229bd3b3ba6"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDn Parameter 1 IDLE register reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga0b6c3302018ea564e5776229bd3b3ba6">More...</a><br /></td></tr>
<tr class="separator:ga0b6c3302018ea564e5776229bd3b3ba6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57b733f73eb7e811055c97df54abd756"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga57b733f73eb7e811055c97df54abd756">_SMED_PRM_ID2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:ga57b733f73eb7e811055c97df54abd756"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDn Parameter 2 IDLE register reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga57b733f73eb7e811055c97df54abd756">More...</a><br /></td></tr>
<tr class="separator:ga57b733f73eb7e811055c97df54abd756"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c7c8755675a864054b949d11d9da04f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga1c7c8755675a864054b949d11d9da04f">_SMED_PRM_S00_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:ga1c7c8755675a864054b949d11d9da04f"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDn Parameter 0 S0 register reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga1c7c8755675a864054b949d11d9da04f">More...</a><br /></td></tr>
<tr class="separator:ga1c7c8755675a864054b949d11d9da04f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab345767ba2b13a81f8c92123da97b8f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gab345767ba2b13a81f8c92123da97b8f2">_SMED_PRM_S01_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:gab345767ba2b13a81f8c92123da97b8f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDn Parameter 1 S0 register reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gab345767ba2b13a81f8c92123da97b8f2">More...</a><br /></td></tr>
<tr class="separator:gab345767ba2b13a81f8c92123da97b8f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64c4f50cc8dc17537b552b9ea3f93e7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga64c4f50cc8dc17537b552b9ea3f93e7b">_SMED_PRM_S02_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:ga64c4f50cc8dc17537b552b9ea3f93e7b"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDn Parameter 2 S0 register reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga64c4f50cc8dc17537b552b9ea3f93e7b">More...</a><br /></td></tr>
<tr class="separator:ga64c4f50cc8dc17537b552b9ea3f93e7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad04c1215bd8d1b38e996bb5055220013"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gad04c1215bd8d1b38e996bb5055220013">_SMED_PRM_S10_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:gad04c1215bd8d1b38e996bb5055220013"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDn Parameter 0 S1 register reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gad04c1215bd8d1b38e996bb5055220013">More...</a><br /></td></tr>
<tr class="separator:gad04c1215bd8d1b38e996bb5055220013"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3f9ece7e572d949f4c9825aec90eabf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaa3f9ece7e572d949f4c9825aec90eabf">_SMED_PRM_S11_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:gaa3f9ece7e572d949f4c9825aec90eabf"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDn Parameter 1 S1 register reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gaa3f9ece7e572d949f4c9825aec90eabf">More...</a><br /></td></tr>
<tr class="separator:gaa3f9ece7e572d949f4c9825aec90eabf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9bda23d17633e09cdb02839ec48beb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gae9bda23d17633e09cdb02839ec48beb4">_SMED_PRM_S12_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:gae9bda23d17633e09cdb02839ec48beb4"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDn Parameter 2 S1 register reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gae9bda23d17633e09cdb02839ec48beb4">More...</a><br /></td></tr>
<tr class="separator:gae9bda23d17633e09cdb02839ec48beb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7e8a42cddecbe811d578d8bd3d48f47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gac7e8a42cddecbe811d578d8bd3d48f47">_SMED_PRM_S20_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:gac7e8a42cddecbe811d578d8bd3d48f47"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDn Parameter 0 S2 register reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gac7e8a42cddecbe811d578d8bd3d48f47">More...</a><br /></td></tr>
<tr class="separator:gac7e8a42cddecbe811d578d8bd3d48f47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70cea3f5f69797086b051aa8254a1da8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga70cea3f5f69797086b051aa8254a1da8">_SMED_PRM_S21_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:ga70cea3f5f69797086b051aa8254a1da8"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDn Parameter 1 S2 register reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga70cea3f5f69797086b051aa8254a1da8">More...</a><br /></td></tr>
<tr class="separator:ga70cea3f5f69797086b051aa8254a1da8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab897e13d9235647aa7ecf56a4f804a04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gab897e13d9235647aa7ecf56a4f804a04">_SMED_PRM_S22_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:gab897e13d9235647aa7ecf56a4f804a04"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDn Parameter 2 S2 register reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gab897e13d9235647aa7ecf56a4f804a04">More...</a><br /></td></tr>
<tr class="separator:gab897e13d9235647aa7ecf56a4f804a04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a01b3f5702673a1c435dc0ad7ed67a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga9a01b3f5702673a1c435dc0ad7ed67a6">_SMED_PRM_S30_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:ga9a01b3f5702673a1c435dc0ad7ed67a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDn Parameter 0 S3 register reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga9a01b3f5702673a1c435dc0ad7ed67a6">More...</a><br /></td></tr>
<tr class="separator:ga9a01b3f5702673a1c435dc0ad7ed67a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6923623514ab2cd8038aa493b6f1d039"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga6923623514ab2cd8038aa493b6f1d039">_SMED_PRM_S31_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:ga6923623514ab2cd8038aa493b6f1d039"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDn Parameter 1 S3 register reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga6923623514ab2cd8038aa493b6f1d039">More...</a><br /></td></tr>
<tr class="separator:ga6923623514ab2cd8038aa493b6f1d039"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9d8b4ae7182360a48b9cfd461e132db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gab9d8b4ae7182360a48b9cfd461e132db">_SMED_PRM_S32_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:gab9d8b4ae7182360a48b9cfd461e132db"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDn Parameter 2 S3 register reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gab9d8b4ae7182360a48b9cfd461e132db">More...</a><br /></td></tr>
<tr class="separator:gab9d8b4ae7182360a48b9cfd461e132db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fdc9e584cbd8242e4cd8237935c5d38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga8fdc9e584cbd8242e4cd8237935c5d38">_SMED_CFG_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:ga8fdc9e584cbd8242e4cd8237935c5d38"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDn Timer configuration register reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga8fdc9e584cbd8242e4cd8237935c5d38">More...</a><br /></td></tr>
<tr class="separator:ga8fdc9e584cbd8242e4cd8237935c5d38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51427b76bb97c4af29518e7a64e009da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga51427b76bb97c4af29518e7a64e009da">_SMED_DMP_L_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:ga51427b76bb97c4af29518e7a64e009da"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDn Dump counter LSB register reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga51427b76bb97c4af29518e7a64e009da">More...</a><br /></td></tr>
<tr class="separator:ga51427b76bb97c4af29518e7a64e009da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab29181a53007f3e27f6a32b765988489"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gab29181a53007f3e27f6a32b765988489">_SMED_DMP_H_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:gab29181a53007f3e27f6a32b765988489"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDn Dump counter MSB register reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gab29181a53007f3e27f6a32b765988489">More...</a><br /></td></tr>
<tr class="separator:gab29181a53007f3e27f6a32b765988489"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1aff442a63e0d520de4a3de585d4b45a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga1aff442a63e0d520de4a3de585d4b45a">_SMED_GSTS_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:ga1aff442a63e0d520de4a3de585d4b45a"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDn General status register reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga1aff442a63e0d520de4a3de585d4b45a">More...</a><br /></td></tr>
<tr class="separator:ga1aff442a63e0d520de4a3de585d4b45a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcdea483097f74f7e41d721ed80cd663"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gafcdea483097f74f7e41d721ed80cd663">_SMED_IRQ_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:gafcdea483097f74f7e41d721ed80cd663"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDn Interrupt regquest register reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gafcdea483097f74f7e41d721ed80cd663">More...</a><br /></td></tr>
<tr class="separator:gafcdea483097f74f7e41d721ed80cd663"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c74b9a80446e5a826c43bced69e822b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga9c74b9a80446e5a826c43bced69e822b">_SMED_IER_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:ga9c74b9a80446e5a826c43bced69e822b"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDn Interrupt enable register reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga9c74b9a80446e5a826c43bced69e822b">More...</a><br /></td></tr>
<tr class="separator:ga9c74b9a80446e5a826c43bced69e822b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga074c782c2dd95558b39da9393a6813c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga074c782c2dd95558b39da9393a6813c1">_SMED_ISEL_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:ga074c782c2dd95558b39da9393a6813c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDn Externalevent control register reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga074c782c2dd95558b39da9393a6813c1">More...</a><br /></td></tr>
<tr class="separator:ga074c782c2dd95558b39da9393a6813c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5944133e136247b03de26527e470f41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gae5944133e136247b03de26527e470f41">_SMED_DMP_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:gae5944133e136247b03de26527e470f41"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDn Dump enable register reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gae5944133e136247b03de26527e470f41">More...</a><br /></td></tr>
<tr class="separator:gae5944133e136247b03de26527e470f41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54d5e6bdd93141f45b6075f55dde2bba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga54d5e6bdd93141f45b6075f55dde2bba">_SMED_FSM_STS_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:ga54d5e6bdd93141f45b6075f55dde2bba"><td class="mdescLeft">&#160;</td><td class="mdescRight">SMEDn FSM status register reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga54d5e6bdd93141f45b6075f55dde2bba">More...</a><br /></td></tr>
<tr class="separator:ga54d5e6bdd93141f45b6075f55dde2bba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36f7620a232b5e20cacac56b2fb537c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga36f7620a232b5e20cacac56b2fb537c8">_SMED_CTR_START_CNT</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga36f7620a232b5e20cacac56b2fb537c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">start counter [0]  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga36f7620a232b5e20cacac56b2fb537c8">More...</a><br /></td></tr>
<tr class="separator:ga36f7620a232b5e20cacac56b2fb537c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8059fdcec130f6d1386d9bdada0abd3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga8059fdcec130f6d1386d9bdada0abd3c">_SMED_CTR_FSM_ENA</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga8059fdcec130f6d1386d9bdada0abd3c"><td class="mdescLeft">&#160;</td><td class="mdescRight">synchronous FSM enable [0]  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga8059fdcec130f6d1386d9bdada0abd3c">More...</a><br /></td></tr>
<tr class="separator:ga8059fdcec130f6d1386d9bdada0abd3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba1b2a8d8eb65bf247f937738efa093b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaba1b2a8d8eb65bf247f937738efa093b">_SMED_CTR_TMR_TIME_T0_VAL</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaba1b2a8d8eb65bf247f937738efa093b"><td class="mdescLeft">&#160;</td><td class="mdescRight">validation of the TMR_T0 register [0]  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gaba1b2a8d8eb65bf247f937738efa093b">More...</a><br /></td></tr>
<tr class="separator:gaba1b2a8d8eb65bf247f937738efa093b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbb93624417e0602cdeabda6e5354ee1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gabbb93624417e0602cdeabda6e5354ee1">_SMED_CTR_TMR_TIME_T1_VAL</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gabbb93624417e0602cdeabda6e5354ee1"><td class="mdescLeft">&#160;</td><td class="mdescRight">validation of the TMR_T1 register [0]  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gabbb93624417e0602cdeabda6e5354ee1">More...</a><br /></td></tr>
<tr class="separator:gabbb93624417e0602cdeabda6e5354ee1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84abadf0b4efa5e590f35466d72fbe08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga84abadf0b4efa5e590f35466d72fbe08">_SMED_CTR_TMR_TIME_T2_VAL</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga84abadf0b4efa5e590f35466d72fbe08"><td class="mdescLeft">&#160;</td><td class="mdescRight">validation of the TMR_T2 register [0]  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga84abadf0b4efa5e590f35466d72fbe08">More...</a><br /></td></tr>
<tr class="separator:ga84abadf0b4efa5e590f35466d72fbe08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2516e17bb58e17ba06d0d1347014cd5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga2516e17bb58e17ba06d0d1347014cd5b">_SMED_CTR_TMR_TIME_T3_VAL</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga2516e17bb58e17ba06d0d1347014cd5b"><td class="mdescLeft">&#160;</td><td class="mdescRight">validation of the TMR_T3 register [0]  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga2516e17bb58e17ba06d0d1347014cd5b">More...</a><br /></td></tr>
<tr class="separator:ga2516e17bb58e17ba06d0d1347014cd5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9699aaf11a46e9caa430c09f56e6c3ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga9699aaf11a46e9caa430c09f56e6c3ba">_SMED_CTR_TMR_DITHER_VAL</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga9699aaf11a46e9caa430c09f56e6c3ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">validation of the CTR_DTHR register [0]  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga9699aaf11a46e9caa430c09f56e6c3ba">More...</a><br /></td></tr>
<tr class="separator:ga9699aaf11a46e9caa430c09f56e6c3ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6bf257f874d2ad8d455452ef646547e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gac6bf257f874d2ad8d455452ef646547e">_SMED_CTR_INP_RS_INSIG</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gac6bf257f874d2ad8d455452ef646547e"><td class="mdescLeft">&#160;</td><td class="mdescRight">external event input polarity level definition [2:0]  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gac6bf257f874d2ad8d455452ef646547e">More...</a><br /></td></tr>
<tr class="separator:gac6bf257f874d2ad8d455452ef646547e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad45f0f7c42d8351967036a94517bcee8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gad45f0f7c42d8351967036a94517bcee8">_SMED_CTR_INP_RS_INSIG0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gad45f0f7c42d8351967036a94517bcee8"><td class="mdescLeft">&#160;</td><td class="mdescRight">external event input polarity level definition [0]  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gad45f0f7c42d8351967036a94517bcee8">More...</a><br /></td></tr>
<tr class="separator:gad45f0f7c42d8351967036a94517bcee8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10a4956c5e5f68f72cd34033e7605466"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga10a4956c5e5f68f72cd34033e7605466">_SMED_CTR_INP_RS_INSIG1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga10a4956c5e5f68f72cd34033e7605466"><td class="mdescLeft">&#160;</td><td class="mdescRight">external event input polarity level definition [1]  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga10a4956c5e5f68f72cd34033e7605466">More...</a><br /></td></tr>
<tr class="separator:ga10a4956c5e5f68f72cd34033e7605466"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacadc149854826fdd61e8cfe05fa04f92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gacadc149854826fdd61e8cfe05fa04f92">_SMED_CTR_INP_RS_INSIG2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gacadc149854826fdd61e8cfe05fa04f92"><td class="mdescLeft">&#160;</td><td class="mdescRight">external event input polarity level definition [2]  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gacadc149854826fdd61e8cfe05fa04f92">More...</a><br /></td></tr>
<tr class="separator:gacadc149854826fdd61e8cfe05fa04f92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac26377352832eab44dcc89ba424ea837"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gac26377352832eab44dcc89ba424ea837">_SMED_CTR_INP_RAIS_EN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gac26377352832eab44dcc89ba424ea837"><td class="mdescLeft">&#160;</td><td class="mdescRight">Asy_Enable input polarity level definition [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gac26377352832eab44dcc89ba424ea837">More...</a><br /></td></tr>
<tr class="separator:gac26377352832eab44dcc89ba424ea837"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4505f0c1b1f2cf5f754a075d0f1f7fe8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga4505f0c1b1f2cf5f754a075d0f1f7fe8">_SMED_CTR_INP_EL_INSIG</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga4505f0c1b1f2cf5f754a075d0f1f7fe8"><td class="mdescLeft">&#160;</td><td class="mdescRight">external InSig input characteristic definition [2:0]  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga4505f0c1b1f2cf5f754a075d0f1f7fe8">More...</a><br /></td></tr>
<tr class="separator:ga4505f0c1b1f2cf5f754a075d0f1f7fe8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9d4590c750191f38cc88dd102540466"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gac9d4590c750191f38cc88dd102540466">_SMED_CTR_INP_EL_INSIG0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gac9d4590c750191f38cc88dd102540466"><td class="mdescLeft">&#160;</td><td class="mdescRight">external InSig input characteristic definition [0]  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gac9d4590c750191f38cc88dd102540466">More...</a><br /></td></tr>
<tr class="separator:gac9d4590c750191f38cc88dd102540466"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d52f3cef1073d56732327cd74d03228"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga5d52f3cef1073d56732327cd74d03228">_SMED_CTR_INP_EL_INSIG1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga5d52f3cef1073d56732327cd74d03228"><td class="mdescLeft">&#160;</td><td class="mdescRight">external InSig input characteristic definition [1]  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga5d52f3cef1073d56732327cd74d03228">More...</a><br /></td></tr>
<tr class="separator:ga5d52f3cef1073d56732327cd74d03228"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac282a453c0aad1f3e7f157871fdb9aad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gac282a453c0aad1f3e7f157871fdb9aad">_SMED_CTR_INP_EL_INSIG2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gac282a453c0aad1f3e7f157871fdb9aad"><td class="mdescLeft">&#160;</td><td class="mdescRight">external InSig input characteristic definition [2]  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gac282a453c0aad1f3e7f157871fdb9aad">More...</a><br /></td></tr>
<tr class="separator:gac282a453c0aad1f3e7f157871fdb9aad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27ff25c16d6f838d03b247603a15270f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga27ff25c16d6f838d03b247603a15270f">_SMED_CTR_INP_EL_EN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga27ff25c16d6f838d03b247603a15270f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Asy_Enable input characteristic definition [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga27ff25c16d6f838d03b247603a15270f">More...</a><br /></td></tr>
<tr class="separator:ga27ff25c16d6f838d03b247603a15270f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb682fca10efeb6d0f8a25e9e21d8df2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gadb682fca10efeb6d0f8a25e9e21d8df2">_SMED_PRM_ID0_NX_STAT</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gadb682fca10efeb6d0f8a25e9e21d8df2"><td class="mdescLeft">&#160;</td><td class="mdescRight">next event controlled state definition [1:0] (in _SMEDn_PRM_ID0, _SMEDn_PRM_Sx0)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gadb682fca10efeb6d0f8a25e9e21d8df2">More...</a><br /></td></tr>
<tr class="separator:gadb682fca10efeb6d0f8a25e9e21d8df2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0c9afadfb36644224a3e384aa372b2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaf0c9afadfb36644224a3e384aa372b2e">_SMED_PRM_ID0_NX_STAT0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaf0c9afadfb36644224a3e384aa372b2e"><td class="mdescLeft">&#160;</td><td class="mdescRight">next event controlled state definition [0] (in _SMEDn_PRM_ID0, _SMEDn_PRM_Sx0)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gaf0c9afadfb36644224a3e384aa372b2e">More...</a><br /></td></tr>
<tr class="separator:gaf0c9afadfb36644224a3e384aa372b2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3125b5abb752d274a49740e573741611"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3125b5abb752d274a49740e573741611">_SMED_PRM_ID0_NX_STAT1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga3125b5abb752d274a49740e573741611"><td class="mdescLeft">&#160;</td><td class="mdescRight">next event controlled state definition [1] (in _SMEDn_PRM_ID0, _SMEDn_PRM_Sx0)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga3125b5abb752d274a49740e573741611">More...</a><br /></td></tr>
<tr class="separator:ga3125b5abb752d274a49740e573741611"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffca9fdc09a0a171baaf51b8bca210ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaffca9fdc09a0a171baaf51b8bca210ac">_SMED_PRM_ID0_EDGE</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gaffca9fdc09a0a171baaf51b8bca210ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">external edge jumping selection [1:0] (in _SMEDn_PRM_ID0, _SMEDn_PRM_Sx0)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gaffca9fdc09a0a171baaf51b8bca210ac">More...</a><br /></td></tr>
<tr class="separator:gaffca9fdc09a0a171baaf51b8bca210ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga346bd853fdfedef6d1f55ed9bbd3b183"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga346bd853fdfedef6d1f55ed9bbd3b183">_SMED_PRM_ID0_EDGE0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga346bd853fdfedef6d1f55ed9bbd3b183"><td class="mdescLeft">&#160;</td><td class="mdescRight">external edge jumping selection [0] (in _SMEDn_PRM_ID0, _SMEDn_PRM_Sx0)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga346bd853fdfedef6d1f55ed9bbd3b183">More...</a><br /></td></tr>
<tr class="separator:ga346bd853fdfedef6d1f55ed9bbd3b183"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b8c06919c9a531d3bc4618d953508a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga8b8c06919c9a531d3bc4618d953508a3">_SMED_PRM_ID0_EDGE1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga8b8c06919c9a531d3bc4618d953508a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">external edge jumping selection [1] (in _SMEDn_PRM_ID0, _SMEDn_PRM_Sx0)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga8b8c06919c9a531d3bc4618d953508a3">More...</a><br /></td></tr>
<tr class="separator:ga8b8c06919c9a531d3bc4618d953508a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17f0070b83421d061db03486b37e2819"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga17f0070b83421d061db03486b37e2819">_SMED_PRM_ID0_CNT_RSTE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga17f0070b83421d061db03486b37e2819"><td class="mdescLeft">&#160;</td><td class="mdescRight">counter reset definition [1] (in _SMEDn_PRM_ID0, _SMEDn_PRM_Sx0)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga17f0070b83421d061db03486b37e2819">More...</a><br /></td></tr>
<tr class="separator:ga17f0070b83421d061db03486b37e2819"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6f0afcd13f71f367ec790fa85059269"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaf6f0afcd13f71f367ec790fa85059269">_SMED_PRM_ID0_PULS_EDG</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gaf6f0afcd13f71f367ec790fa85059269"><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM pulse out level definition [0] (in _SMEDn_PRM_ID0, _SMEDn_PRM_Sx0)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gaf6f0afcd13f71f367ec790fa85059269">More...</a><br /></td></tr>
<tr class="separator:gaf6f0afcd13f71f367ec790fa85059269"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08ecb6ebe6076fa3ec0757aac96a714d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga08ecb6ebe6076fa3ec0757aac96a714d">_SMED_PRM_ID0_HOLD_JMP</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga08ecb6ebe6076fa3ec0757aac96a714d"><td class="mdescLeft">&#160;</td><td class="mdescRight">hold state definition [0] (in _SMEDn_PRM_ID0, _SMEDn_PRM_Sx0)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga08ecb6ebe6076fa3ec0757aac96a714d">More...</a><br /></td></tr>
<tr class="separator:ga08ecb6ebe6076fa3ec0757aac96a714d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6b17681e01137ba430423189e0921ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gab6b17681e01137ba430423189e0921ee">_SMED_PRM_ID0_AND_OR</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gab6b17681e01137ba430423189e0921ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">jumping Boolean function definition [0] (in _SMEDn_PRM_ID0, _SMEDn_PRM_Sx0)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gab6b17681e01137ba430423189e0921ee">More...</a><br /></td></tr>
<tr class="separator:gab6b17681e01137ba430423189e0921ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga105b4cc1ca060a6d8d95acee6096fd78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga105b4cc1ca060a6d8d95acee6096fd78">_SMED_PRM_ID1_CEDGE</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga105b4cc1ca060a6d8d95acee6096fd78"><td class="mdescLeft">&#160;</td><td class="mdescRight">validation of the TMR_T0 register [1:0] (in _SMEDn_PRM_ID1, _SMEDn_PRM_Sx1)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga105b4cc1ca060a6d8d95acee6096fd78">More...</a><br /></td></tr>
<tr class="separator:ga105b4cc1ca060a6d8d95acee6096fd78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d5b961e0454a85725263b806b1ab070"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga5d5b961e0454a85725263b806b1ab070">_SMED_PRM_ID1_CEDGE0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga5d5b961e0454a85725263b806b1ab070"><td class="mdescLeft">&#160;</td><td class="mdescRight">validation of the TMR_T0 register [0] (in _SMEDn_PRM_ID1, _SMEDn_PRM_Sx1)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga5d5b961e0454a85725263b806b1ab070">More...</a><br /></td></tr>
<tr class="separator:ga5d5b961e0454a85725263b806b1ab070"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a721246613cc390cf80b6abe5b4b967"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga6a721246613cc390cf80b6abe5b4b967">_SMED_PRM_ID1_CEDGE1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga6a721246613cc390cf80b6abe5b4b967"><td class="mdescLeft">&#160;</td><td class="mdescRight">validation of the TMR_T0 register [1] (in _SMEDn_PRM_ID1, _SMEDn_PRM_Sx1)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga6a721246613cc390cf80b6abe5b4b967">More...</a><br /></td></tr>
<tr class="separator:ga6a721246613cc390cf80b6abe5b4b967"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c07df307bff51acbd411250ce309f7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3c07df307bff51acbd411250ce309f7d">_SMED_PRM_ID1_CNT_RSTC</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga3c07df307bff51acbd411250ce309f7d"><td class="mdescLeft">&#160;</td><td class="mdescRight">validation of the TMR_T1 register [0] (in _SMEDn_PRM_ID1, _SMEDn_PRM_Sx1)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga3c07df307bff51acbd411250ce309f7d">More...</a><br /></td></tr>
<tr class="separator:ga3c07df307bff51acbd411250ce309f7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8067a5f467e29c3b445b9fda35d211a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga8067a5f467e29c3b445b9fda35d211a5">_SMED_PRM_ID1_PULS_CMP</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga8067a5f467e29c3b445b9fda35d211a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">validation of the TMR_T2 register [0] (in _SMEDn_PRM_ID1, _SMEDn_PRM_Sx1)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga8067a5f467e29c3b445b9fda35d211a5">More...</a><br /></td></tr>
<tr class="separator:ga8067a5f467e29c3b445b9fda35d211a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5297994f69b1e3e277e46a23e8f5c292"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga5297994f69b1e3e277e46a23e8f5c292">_SMED_PRM_ID1_HOLD_EXIT</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga5297994f69b1e3e277e46a23e8f5c292"><td class="mdescLeft">&#160;</td><td class="mdescRight">validation of the TMR_T3 register [0] (in _SMEDn_PRM_ID1, _SMEDn_PRM_Sx1)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga5297994f69b1e3e277e46a23e8f5c292">More...</a><br /></td></tr>
<tr class="separator:ga5297994f69b1e3e277e46a23e8f5c292"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8abb7ed4710612ff6efe74595580828f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga8abb7ed4710612ff6efe74595580828f">_SMED_PRM_ID2_LATCH_RS</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga8abb7ed4710612ff6efe74595580828f"><td class="mdescLeft">&#160;</td><td class="mdescRight">latch reset definition [0] (in _SMEDn_PRM_ID2, _SMEDn_PRM_Sx2)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga8abb7ed4710612ff6efe74595580828f">More...</a><br /></td></tr>
<tr class="separator:ga8abb7ed4710612ff6efe74595580828f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01a2871efcb1510e3d19e8204f45d3eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga01a2871efcb1510e3d19e8204f45d3eb">_SMED_PRM_ID2_QCOUP_ST</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga01a2871efcb1510e3d19e8204f45d3eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">idle quad couple start mode configuration [0] (in _SMEDn_PRM_ID2)  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga01a2871efcb1510e3d19e8204f45d3eb">More...</a><br /></td></tr>
<tr class="separator:ga01a2871efcb1510e3d19e8204f45d3eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d6a19a5637e79069548a85431619042"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga8d6a19a5637e79069548a85431619042">_SMED_CFG_TIM_NUM</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga8d6a19a5637e79069548a85431619042"><td class="mdescLeft">&#160;</td><td class="mdescRight">time registers to be temporary incremented selection [1:0]  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga8d6a19a5637e79069548a85431619042">More...</a><br /></td></tr>
<tr class="separator:ga8d6a19a5637e79069548a85431619042"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9f78608f72185528ab61b9ec93cf425"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gad9f78608f72185528ab61b9ec93cf425">_SMED_CFG_TIM_NUM0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gad9f78608f72185528ab61b9ec93cf425"><td class="mdescLeft">&#160;</td><td class="mdescRight">time registers to be temporary incremented selection [0]  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gad9f78608f72185528ab61b9ec93cf425">More...</a><br /></td></tr>
<tr class="separator:gad9f78608f72185528ab61b9ec93cf425"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9f7c5a2337a58775ee8175d1f349487"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaa9f7c5a2337a58775ee8175d1f349487">_SMED_CFG_TIM_NUM1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gaa9f7c5a2337a58775ee8175d1f349487"><td class="mdescLeft">&#160;</td><td class="mdescRight">time registers to be temporary incremented selection [1]  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gaa9f7c5a2337a58775ee8175d1f349487">More...</a><br /></td></tr>
<tr class="separator:gaa9f7c5a2337a58775ee8175d1f349487"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeac7c2412a171cf438ba3e0d66c89cc1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaeac7c2412a171cf438ba3e0d66c89cc1">_SMED_CFG_TIM_UPD</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gaeac7c2412a171cf438ba3e0d66c89cc1"><td class="mdescLeft">&#160;</td><td class="mdescRight">time registers update mode [1:0]  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gaeac7c2412a171cf438ba3e0d66c89cc1">More...</a><br /></td></tr>
<tr class="separator:gaeac7c2412a171cf438ba3e0d66c89cc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd1005cdf18011d995abbb2739e53845"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gadd1005cdf18011d995abbb2739e53845">_SMED_CFG_TIM_UPD0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gadd1005cdf18011d995abbb2739e53845"><td class="mdescLeft">&#160;</td><td class="mdescRight">time registers update mode [0]  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gadd1005cdf18011d995abbb2739e53845">More...</a><br /></td></tr>
<tr class="separator:gadd1005cdf18011d995abbb2739e53845"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a668fa80d5b6d87c3135cffad7e459f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga7a668fa80d5b6d87c3135cffad7e459f">_SMED_CFG_TIM_UPD1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga7a668fa80d5b6d87c3135cffad7e459f"><td class="mdescLeft">&#160;</td><td class="mdescRight">time registers update mode [1]  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga7a668fa80d5b6d87c3135cffad7e459f">More...</a><br /></td></tr>
<tr class="separator:ga7a668fa80d5b6d87c3135cffad7e459f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fda477fb0817512ab403e4912e54cff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga4fda477fb0817512ab403e4912e54cff">_SMED_GSTS_EX0_DUMP</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga4fda477fb0817512ab403e4912e54cff"><td class="mdescLeft">&#160;</td><td class="mdescRight">dumping cause flag InSig[0] [0]  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga4fda477fb0817512ab403e4912e54cff">More...</a><br /></td></tr>
<tr class="separator:ga4fda477fb0817512ab403e4912e54cff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae257f01c9a7daf04e444065fa902c806"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gae257f01c9a7daf04e444065fa902c806">_SMED_GSTS_EX1_DUMP</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gae257f01c9a7daf04e444065fa902c806"><td class="mdescLeft">&#160;</td><td class="mdescRight">dumping cause flag InSig[1] [0]  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gae257f01c9a7daf04e444065fa902c806">More...</a><br /></td></tr>
<tr class="separator:gae257f01c9a7daf04e444065fa902c806"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6009af0ae2b6781ed4b5206fd7905c20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga6009af0ae2b6781ed4b5206fd7905c20">_SMED_GSTS_EX2_DUMP</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga6009af0ae2b6781ed4b5206fd7905c20"><td class="mdescLeft">&#160;</td><td class="mdescRight">dumping cause flag InSig[2] [0]  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga6009af0ae2b6781ed4b5206fd7905c20">More...</a><br /></td></tr>
<tr class="separator:ga6009af0ae2b6781ed4b5206fd7905c20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ee6e0448286f8c34e783ba696315345"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga6ee6e0448286f8c34e783ba696315345">_SMED_GSTS_CNT_FLAG</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga6ee6e0448286f8c34e783ba696315345"><td class="mdescLeft">&#160;</td><td class="mdescRight">counter reset flag when dump is enabled [0]  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga6ee6e0448286f8c34e783ba696315345">More...</a><br /></td></tr>
<tr class="separator:ga6ee6e0448286f8c34e783ba696315345"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2a830776ebdbc3bdeee43979be2fbcf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gac2a830776ebdbc3bdeee43979be2fbcf">_SMED_GSTS_DMP_LK</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gac2a830776ebdbc3bdeee43979be2fbcf"><td class="mdescLeft">&#160;</td><td class="mdescRight">counter dump status [1:0]  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gac2a830776ebdbc3bdeee43979be2fbcf">More...</a><br /></td></tr>
<tr class="separator:gac2a830776ebdbc3bdeee43979be2fbcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e7e9bffd6df9365bbbed8880f471c57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga4e7e9bffd6df9365bbbed8880f471c57">_SMED_GSTS_DMP_LK0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga4e7e9bffd6df9365bbbed8880f471c57"><td class="mdescLeft">&#160;</td><td class="mdescRight">counter dump status [0]  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga4e7e9bffd6df9365bbbed8880f471c57">More...</a><br /></td></tr>
<tr class="separator:ga4e7e9bffd6df9365bbbed8880f471c57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac629c633df6d3a3b89021dd051b7bf39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gac629c633df6d3a3b89021dd051b7bf39">_SMED_GSTS_DMP_LK1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gac629c633df6d3a3b89021dd051b7bf39"><td class="mdescLeft">&#160;</td><td class="mdescRight">counter dump status [1]  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gac629c633df6d3a3b89021dd051b7bf39">More...</a><br /></td></tr>
<tr class="separator:gac629c633df6d3a3b89021dd051b7bf39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2744746bc3e720770abbb394ca73d041"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga2744746bc3e720770abbb394ca73d041">_SMED_GSTS_EVENT_OV</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga2744746bc3e720770abbb394ca73d041"><td class="mdescLeft">&#160;</td><td class="mdescRight">event overflow flag [0]  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga2744746bc3e720770abbb394ca73d041">More...</a><br /></td></tr>
<tr class="separator:ga2744746bc3e720770abbb394ca73d041"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfea9fadc98968ffc01e3ac2bdd43e25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gadfea9fadc98968ffc01e3ac2bdd43e25">_SMED_IRQ_CNT_OVER</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gadfea9fadc98968ffc01e3ac2bdd43e25"><td class="mdescLeft">&#160;</td><td class="mdescRight">counter overflow interrupt request [0]  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gadfea9fadc98968ffc01e3ac2bdd43e25">More...</a><br /></td></tr>
<tr class="separator:gadfea9fadc98968ffc01e3ac2bdd43e25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab84c059fa11aa0af68bf05d38808664f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gab84c059fa11aa0af68bf05d38808664f">_SMED_IRQ_EXT0_INT</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gab84c059fa11aa0af68bf05d38808664f"><td class="mdescLeft">&#160;</td><td class="mdescRight">InSig[0] capture interrupt request [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gab84c059fa11aa0af68bf05d38808664f">More...</a><br /></td></tr>
<tr class="separator:gab84c059fa11aa0af68bf05d38808664f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcb3beeab24540e5dd767109b4c0b934"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gadcb3beeab24540e5dd767109b4c0b934">_SMED_IRQ_EXT1_INT</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gadcb3beeab24540e5dd767109b4c0b934"><td class="mdescLeft">&#160;</td><td class="mdescRight">InSig[1] capture interrupt request [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gadcb3beeab24540e5dd767109b4c0b934">More...</a><br /></td></tr>
<tr class="separator:gadcb3beeab24540e5dd767109b4c0b934"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc6dc82cc15a8a5854428775288a48e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gacc6dc82cc15a8a5854428775288a48e6">_SMED_IRQ_EXT2_INT</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gacc6dc82cc15a8a5854428775288a48e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">InSig[2] capture interrupt request [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gacc6dc82cc15a8a5854428775288a48e6">More...</a><br /></td></tr>
<tr class="separator:gacc6dc82cc15a8a5854428775288a48e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9168cb315810777332e759806a9f924"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaa9168cb315810777332e759806a9f924">_SMED_IRQ_STA_S0_IT</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gaa9168cb315810777332e759806a9f924"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tmr(0) transition interrupt request [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gaa9168cb315810777332e759806a9f924">More...</a><br /></td></tr>
<tr class="separator:gaa9168cb315810777332e759806a9f924"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27c06abc52c78b58de024c240a639013"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga27c06abc52c78b58de024c240a639013">_SMED_IRQ_STA_S1_IT</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga27c06abc52c78b58de024c240a639013"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tmr(1) transition interrupt request [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga27c06abc52c78b58de024c240a639013">More...</a><br /></td></tr>
<tr class="separator:ga27c06abc52c78b58de024c240a639013"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae886a860c060b6a879b9ed5a1e4f430b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gae886a860c060b6a879b9ed5a1e4f430b">_SMED_IRQ_STA_S2_IT</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gae886a860c060b6a879b9ed5a1e4f430b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tmr(2) transition interrupt request [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gae886a860c060b6a879b9ed5a1e4f430b">More...</a><br /></td></tr>
<tr class="separator:gae886a860c060b6a879b9ed5a1e4f430b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecc2f78f962177b78bd8a5e6502f94fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaecc2f78f962177b78bd8a5e6502f94fa">_SMED_IRQ_STA_S3_IT</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gaecc2f78f962177b78bd8a5e6502f94fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tmr(3) transition interrupt request [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gaecc2f78f962177b78bd8a5e6502f94fa">More...</a><br /></td></tr>
<tr class="separator:gaecc2f78f962177b78bd8a5e6502f94fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadad9dfe54583436d27f15549070d135a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gadad9dfe54583436d27f15549070d135a">_SMED_IER_CNT_OV_E</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gadad9dfe54583436d27f15549070d135a"><td class="mdescLeft">&#160;</td><td class="mdescRight">counter overflow interrupt enable [0]  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gadad9dfe54583436d27f15549070d135a">More...</a><br /></td></tr>
<tr class="separator:gadad9dfe54583436d27f15549070d135a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87091d72961521238a06a36c1ef620ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga87091d72961521238a06a36c1ef620ad">_SMED_IER_IT_EN_EX0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga87091d72961521238a06a36c1ef620ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">InSig[0] capture interrupt enable [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga87091d72961521238a06a36c1ef620ad">More...</a><br /></td></tr>
<tr class="separator:ga87091d72961521238a06a36c1ef620ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeae0b070c24e6bfbf33dbba0949f43ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaeae0b070c24e6bfbf33dbba0949f43ce">_SMED_IER_IT_EN_EX1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gaeae0b070c24e6bfbf33dbba0949f43ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">InSig[1] capture interrupt enable [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gaeae0b070c24e6bfbf33dbba0949f43ce">More...</a><br /></td></tr>
<tr class="separator:gaeae0b070c24e6bfbf33dbba0949f43ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad61517a8c9d1cb8d77d49a06c7f58be3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gad61517a8c9d1cb8d77d49a06c7f58be3">_SMED_IER_IT_EN_EX2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gad61517a8c9d1cb8d77d49a06c7f58be3"><td class="mdescLeft">&#160;</td><td class="mdescRight">InSig[2] capture interrupt enable [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gad61517a8c9d1cb8d77d49a06c7f58be3">More...</a><br /></td></tr>
<tr class="separator:gad61517a8c9d1cb8d77d49a06c7f58be3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafbd3cd1f45371a6d47881c14fb8016a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaafbd3cd1f45371a6d47881c14fb8016a">_SMED_IER_IT_STA_S0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gaafbd3cd1f45371a6d47881c14fb8016a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tmr(0) transition interrupt enable [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gaafbd3cd1f45371a6d47881c14fb8016a">More...</a><br /></td></tr>
<tr class="separator:gaafbd3cd1f45371a6d47881c14fb8016a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c8dbffba046fdf573049044c6e37480"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3c8dbffba046fdf573049044c6e37480">_SMED_IER_IT_STA_S1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga3c8dbffba046fdf573049044c6e37480"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tmr(1) transition interrupt enable [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga3c8dbffba046fdf573049044c6e37480">More...</a><br /></td></tr>
<tr class="separator:ga3c8dbffba046fdf573049044c6e37480"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4469e85848549197fdcbf681c1779993"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga4469e85848549197fdcbf681c1779993">_SMED_IER_IT_STA_S2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga4469e85848549197fdcbf681c1779993"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tmr(2) transition interrupt enable [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga4469e85848549197fdcbf681c1779993">More...</a><br /></td></tr>
<tr class="separator:ga4469e85848549197fdcbf681c1779993"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02a11584290742be5e1cfc92f250536e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga02a11584290742be5e1cfc92f250536e">_SMED_IER_IT_STA_S3</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga02a11584290742be5e1cfc92f250536e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tmr(3) transition interrupt enable [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga02a11584290742be5e1cfc92f250536e">More...</a><br /></td></tr>
<tr class="separator:ga02a11584290742be5e1cfc92f250536e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf14efcb1bb694a1d3fa905f1d9f5a43"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gacf14efcb1bb694a1d3fa905f1d9f5a43">_SMED_ISEL_INPUT0_EN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gacf14efcb1bb694a1d3fa905f1d9f5a43"><td class="mdescLeft">&#160;</td><td class="mdescRight">InSig[0] input enable [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gacf14efcb1bb694a1d3fa905f1d9f5a43">More...</a><br /></td></tr>
<tr class="separator:gacf14efcb1bb694a1d3fa905f1d9f5a43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3cd827aadaea4080aa4d49ab3157911"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gae3cd827aadaea4080aa4d49ab3157911">_SMED_ISEL_INPUT1_EN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gae3cd827aadaea4080aa4d49ab3157911"><td class="mdescLeft">&#160;</td><td class="mdescRight">InSig[1] input enable [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gae3cd827aadaea4080aa4d49ab3157911">More...</a><br /></td></tr>
<tr class="separator:gae3cd827aadaea4080aa4d49ab3157911"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga472f10a6ef6bb830690a7243379e99ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga472f10a6ef6bb830690a7243379e99ae">_SMED_ISEL_INPUT2_EN</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga472f10a6ef6bb830690a7243379e99ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">InSig[2] input enable [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga472f10a6ef6bb830690a7243379e99ae">More...</a><br /></td></tr>
<tr class="separator:ga472f10a6ef6bb830690a7243379e99ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c806d23d16d8fa964e25586a6c7b326"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga5c806d23d16d8fa964e25586a6c7b326">_SMED_ISEL_INPUT_LAT</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga5c806d23d16d8fa964e25586a6c7b326"><td class="mdescLeft">&#160;</td><td class="mdescRight">enable latch function on InSig[0] input [0]  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga5c806d23d16d8fa964e25586a6c7b326">More...</a><br /></td></tr>
<tr class="separator:ga5c806d23d16d8fa964e25586a6c7b326"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a747fa2b466980976281efc9dc4f059"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga1a747fa2b466980976281efc9dc4f059">_SMED_DMP_DMPE_EX0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga1a747fa2b466980976281efc9dc4f059"><td class="mdescLeft">&#160;</td><td class="mdescRight">dump update mode for InSig[0] event [0]  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga1a747fa2b466980976281efc9dc4f059">More...</a><br /></td></tr>
<tr class="separator:ga1a747fa2b466980976281efc9dc4f059"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff8661d4080670bf9b290a2964ebf85a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaff8661d4080670bf9b290a2964ebf85a">_SMED_DMP_DMPE_EX1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gaff8661d4080670bf9b290a2964ebf85a"><td class="mdescLeft">&#160;</td><td class="mdescRight">dump update mode for InSig[1] event [0]  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gaff8661d4080670bf9b290a2964ebf85a">More...</a><br /></td></tr>
<tr class="separator:gaff8661d4080670bf9b290a2964ebf85a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0023cc1c54733b4bd2acc4525467052f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga0023cc1c54733b4bd2acc4525467052f">_SMED_DMP_DMPE_EX2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga0023cc1c54733b4bd2acc4525467052f"><td class="mdescLeft">&#160;</td><td class="mdescRight">dump update mode for InSig[2] event [0]  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga0023cc1c54733b4bd2acc4525467052f">More...</a><br /></td></tr>
<tr class="separator:ga0023cc1c54733b4bd2acc4525467052f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef695b26cae9f7e7833cd1a55dfb4540"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaef695b26cae9f7e7833cd1a55dfb4540">_SMED_DMP_DMP_EVER</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gaef695b26cae9f7e7833cd1a55dfb4540"><td class="mdescLeft">&#160;</td><td class="mdescRight">dump update mode all [0]  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gaef695b26cae9f7e7833cd1a55dfb4540">More...</a><br /></td></tr>
<tr class="separator:gaef695b26cae9f7e7833cd1a55dfb4540"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe317f37dce8b621f658724f9ef0a9e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gabe317f37dce8b621f658724f9ef0a9e3">_SMED_DMP_CPL_IT_GE</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gabe317f37dce8b621f658724f9ef0a9e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">lock together SMEDn_GSTS and SMEDn_IRQ reset signal [0]  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gabe317f37dce8b621f658724f9ef0a9e3">More...</a><br /></td></tr>
<tr class="separator:gabe317f37dce8b621f658724f9ef0a9e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e81e0cc8b2c6a2c08b2f82d6f5ecaa4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga8e81e0cc8b2c6a2c08b2f82d6f5ecaa4">_SMED_FSM_STS_FSM</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga8e81e0cc8b2c6a2c08b2f82d6f5ecaa4"><td class="mdescLeft">&#160;</td><td class="mdescRight">finite state machine state variable [2:0]  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga8e81e0cc8b2c6a2c08b2f82d6f5ecaa4">More...</a><br /></td></tr>
<tr class="separator:ga8e81e0cc8b2c6a2c08b2f82d6f5ecaa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7220872aed1f5ea3dca7618c8064c5f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga7220872aed1f5ea3dca7618c8064c5f3">_SMED_FSM_STS_FSM0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga7220872aed1f5ea3dca7618c8064c5f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">finite state machine state variable [0]  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga7220872aed1f5ea3dca7618c8064c5f3">More...</a><br /></td></tr>
<tr class="separator:ga7220872aed1f5ea3dca7618c8064c5f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga969a0311ae3b543713ada8e777dc597e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga969a0311ae3b543713ada8e777dc597e">_SMED_FSM_STS_FSM1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga969a0311ae3b543713ada8e777dc597e"><td class="mdescLeft">&#160;</td><td class="mdescRight">finite state machine state variable [1]  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga969a0311ae3b543713ada8e777dc597e">More...</a><br /></td></tr>
<tr class="separator:ga969a0311ae3b543713ada8e777dc597e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1467a2f0c2d2ebf32c7a4ce2f4077d2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga1467a2f0c2d2ebf32c7a4ce2f4077d2a">_SMED_FSM_STS_FSM2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga1467a2f0c2d2ebf32c7a4ce2f4077d2a"><td class="mdescLeft">&#160;</td><td class="mdescRight">finite state machine state variable [2]  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga1467a2f0c2d2ebf32c7a4ce2f4077d2a">More...</a><br /></td></tr>
<tr class="separator:ga1467a2f0c2d2ebf32c7a4ce2f4077d2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d8c2ad28bd396d04f147710d8a86103"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga7d8c2ad28bd396d04f147710d8a86103">_SMED_FSM_STS_PWM</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga7d8c2ad28bd396d04f147710d8a86103"><td class="mdescLeft">&#160;</td><td class="mdescRight">PWM output signal [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga7d8c2ad28bd396d04f147710d8a86103">More...</a><br /></td></tr>
<tr class="separator:ga7d8c2ad28bd396d04f147710d8a86103"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0731ce55753645c026500c285767a3b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga0731ce55753645c026500c285767a3b1">_SMED_FSM_STS_EVINP</a>&#160;&#160;&#160;((uint8_t) (0x07 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga0731ce55753645c026500c285767a3b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">event input signals [2:0]  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga0731ce55753645c026500c285767a3b1">More...</a><br /></td></tr>
<tr class="separator:ga0731ce55753645c026500c285767a3b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga420f803788a63007e2af709be8508979"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga420f803788a63007e2af709be8508979">_SMED_FSM_STS_EVINP0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga420f803788a63007e2af709be8508979"><td class="mdescLeft">&#160;</td><td class="mdescRight">event input signals [0]  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga420f803788a63007e2af709be8508979">More...</a><br /></td></tr>
<tr class="separator:ga420f803788a63007e2af709be8508979"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedd3d4facc20c55928298f61f5d55803"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaedd3d4facc20c55928298f61f5d55803">_SMED_FSM_STS_EVINP1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gaedd3d4facc20c55928298f61f5d55803"><td class="mdescLeft">&#160;</td><td class="mdescRight">event input signals [1]  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gaedd3d4facc20c55928298f61f5d55803">More...</a><br /></td></tr>
<tr class="separator:gaedd3d4facc20c55928298f61f5d55803"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3d9debe30320f5b9f5f88332d3b6f86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaf3d9debe30320f5b9f5f88332d3b6f86">_SMED_FSM_STS_EVINP2</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gaf3d9debe30320f5b9f5f88332d3b6f86"><td class="mdescLeft">&#160;</td><td class="mdescRight">event input signals [2]  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gaf3d9debe30320f5b9f5f88332d3b6f86">More...</a><br /></td></tr>
<tr class="separator:gaf3d9debe30320f5b9f5f88332d3b6f86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3c73e4690ae9a4f2d8dafe9930e6331"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gab3c73e4690ae9a4f2d8dafe9930e6331">_CFG</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___c_f_g__t">_CFG_t</a>,   <a class="el" href="group___s_t_m8_t_l5_x.html#gae2cab2c48c7379fc62ba71fcdcbc5d63">CFG_AddressBase</a>)</td></tr>
<tr class="memdesc:gab3c73e4690ae9a4f2d8dafe9930e6331"><td class="mdescLeft">&#160;</td><td class="mdescRight">CFG struct/bit access.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gab3c73e4690ae9a4f2d8dafe9930e6331">More...</a><br /></td></tr>
<tr class="separator:gab3c73e4690ae9a4f2d8dafe9930e6331"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7679b5517847c80083efb7f9df207c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaf7679b5517847c80083efb7f9df207c1">_CFG_GCR</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#gae2cab2c48c7379fc62ba71fcdcbc5d63">CFG_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:gaf7679b5517847c80083efb7f9df207c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Global configuration register.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gaf7679b5517847c80083efb7f9df207c1">More...</a><br /></td></tr>
<tr class="separator:gaf7679b5517847c80083efb7f9df207c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ac998e464bee8246900227f404dd76a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga1ac998e464bee8246900227f404dd76a">_CFG_GCR_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t)0x00)</td></tr>
<tr class="memdesc:ga1ac998e464bee8246900227f404dd76a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Global configuration register reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga1ac998e464bee8246900227f404dd76a">More...</a><br /></td></tr>
<tr class="separator:ga1ac998e464bee8246900227f404dd76a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0700f3c22f626ab13f7111d2d27e397e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga0700f3c22f626ab13f7111d2d27e397e">_CFG_GCR_SWD</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga0700f3c22f626ab13f7111d2d27e397e"><td class="mdescLeft">&#160;</td><td class="mdescRight">SWIM disable [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga0700f3c22f626ab13f7111d2d27e397e">More...</a><br /></td></tr>
<tr class="separator:ga0700f3c22f626ab13f7111d2d27e397e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ce51b7addc9df6bac66f471e26616d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3ce51b7addc9df6bac66f471e26616d9">_CFG_GCR_AL</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga3ce51b7addc9df6bac66f471e26616d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Activation level [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga3ce51b7addc9df6bac66f471e26616d9">More...</a><br /></td></tr>
<tr class="separator:ga3ce51b7addc9df6bac66f471e26616d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ace980770d607eeb1a511ca51704709"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga6ace980770d607eeb1a511ca51704709">_CFG_GCR_HSIT</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga6ace980770d607eeb1a511ca51704709"><td class="mdescLeft">&#160;</td><td class="mdescRight">High-speed oscillator trimmed [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga6ace980770d607eeb1a511ca51704709">More...</a><br /></td></tr>
<tr class="separator:ga6ace980770d607eeb1a511ca51704709"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad984265b3948c89c960e83662bb34186"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gad984265b3948c89c960e83662bb34186">_DEVID0</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga616dd807402c5d832bf1bf32b481daae">DEVID_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:gad984265b3948c89c960e83662bb34186"><td class="mdescLeft">&#160;</td><td class="mdescRight">Device Identifier byte 0.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gad984265b3948c89c960e83662bb34186">More...</a><br /></td></tr>
<tr class="separator:gad984265b3948c89c960e83662bb34186"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90095a47257c6b94a44a419764710b42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga90095a47257c6b94a44a419764710b42">_NDEVID0</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga616dd807402c5d832bf1bf32b481daae">DEVID_AddressBase</a>+0x01)</td></tr>
<tr class="memdesc:ga90095a47257c6b94a44a419764710b42"><td class="mdescLeft">&#160;</td><td class="mdescRight">Complementary Device Identifier byte 0.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga90095a47257c6b94a44a419764710b42">More...</a><br /></td></tr>
<tr class="separator:ga90095a47257c6b94a44a419764710b42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77bc173a9d199fbceeaedaaf1eb180af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga77bc173a9d199fbceeaedaaf1eb180af">_DEVID1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga616dd807402c5d832bf1bf32b481daae">DEVID_AddressBase</a>+0x02)</td></tr>
<tr class="memdesc:ga77bc173a9d199fbceeaedaaf1eb180af"><td class="mdescLeft">&#160;</td><td class="mdescRight">Device Identifier byte 1.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga77bc173a9d199fbceeaedaaf1eb180af">More...</a><br /></td></tr>
<tr class="separator:ga77bc173a9d199fbceeaedaaf1eb180af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4caca933fe53d95300912e922459f2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gac4caca933fe53d95300912e922459f2b">_NDEVID1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga616dd807402c5d832bf1bf32b481daae">DEVID_AddressBase</a>+0x03)</td></tr>
<tr class="memdesc:gac4caca933fe53d95300912e922459f2b"><td class="mdescLeft">&#160;</td><td class="mdescRight">ComplementaryDevice Identifier byte 1.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gac4caca933fe53d95300912e922459f2b">More...</a><br /></td></tr>
<tr class="separator:gac4caca933fe53d95300912e922459f2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga698008bf28582986c8fe2f6447acdc7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga698008bf28582986c8fe2f6447acdc7c">_ITC</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(<a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#struct___i_t_c__t">_ITC_t</a>,   <a class="el" href="group___s_t_m8_t_l5_x.html#ga95bd7d168d06c60ca60ccbb0e3f6636d">ITC_AddressBase</a>)</td></tr>
<tr class="memdesc:ga698008bf28582986c8fe2f6447acdc7c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC struct/bit access.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga698008bf28582986c8fe2f6447acdc7c">More...</a><br /></td></tr>
<tr class="separator:ga698008bf28582986c8fe2f6447acdc7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga367b681dc479c8ee39f4e76b5ed55af5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga367b681dc479c8ee39f4e76b5ed55af5">_ITC_SPR1</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga95bd7d168d06c60ca60ccbb0e3f6636d">ITC_AddressBase</a>+0x00)</td></tr>
<tr class="memdesc:ga367b681dc479c8ee39f4e76b5ed55af5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt priority register 1/8.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga367b681dc479c8ee39f4e76b5ed55af5">More...</a><br /></td></tr>
<tr class="separator:ga367b681dc479c8ee39f4e76b5ed55af5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07eada758494172adef7affc15bafc23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga07eada758494172adef7affc15bafc23">_ITC_SPR2</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga95bd7d168d06c60ca60ccbb0e3f6636d">ITC_AddressBase</a>+0x01)</td></tr>
<tr class="memdesc:ga07eada758494172adef7affc15bafc23"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt priority register 2/8.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga07eada758494172adef7affc15bafc23">More...</a><br /></td></tr>
<tr class="separator:ga07eada758494172adef7affc15bafc23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d81daa3a39664da4b2460f6e2d6aa02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga5d81daa3a39664da4b2460f6e2d6aa02">_ITC_SPR3</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga95bd7d168d06c60ca60ccbb0e3f6636d">ITC_AddressBase</a>+0x02)</td></tr>
<tr class="memdesc:ga5d81daa3a39664da4b2460f6e2d6aa02"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt priority register 3/8.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga5d81daa3a39664da4b2460f6e2d6aa02">More...</a><br /></td></tr>
<tr class="separator:ga5d81daa3a39664da4b2460f6e2d6aa02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ddc1ed491c3fd780418d592f14247b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga8ddc1ed491c3fd780418d592f14247b8">_ITC_SPR4</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga95bd7d168d06c60ca60ccbb0e3f6636d">ITC_AddressBase</a>+0x03)</td></tr>
<tr class="memdesc:ga8ddc1ed491c3fd780418d592f14247b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt priority register 4/8.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga8ddc1ed491c3fd780418d592f14247b8">More...</a><br /></td></tr>
<tr class="separator:ga8ddc1ed491c3fd780418d592f14247b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48ccf0ac1f9ea89dbe1fa37de67426b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga48ccf0ac1f9ea89dbe1fa37de67426b9">_ITC_SPR5</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga95bd7d168d06c60ca60ccbb0e3f6636d">ITC_AddressBase</a>+0x04)</td></tr>
<tr class="memdesc:ga48ccf0ac1f9ea89dbe1fa37de67426b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt priority register 5/8.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga48ccf0ac1f9ea89dbe1fa37de67426b9">More...</a><br /></td></tr>
<tr class="separator:ga48ccf0ac1f9ea89dbe1fa37de67426b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga420d208dc3cb9c70b1a12bfd77da474b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga420d208dc3cb9c70b1a12bfd77da474b">_ITC_SPR6</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga95bd7d168d06c60ca60ccbb0e3f6636d">ITC_AddressBase</a>+0x05)</td></tr>
<tr class="memdesc:ga420d208dc3cb9c70b1a12bfd77da474b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt priority register 6/8.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga420d208dc3cb9c70b1a12bfd77da474b">More...</a><br /></td></tr>
<tr class="separator:ga420d208dc3cb9c70b1a12bfd77da474b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga328e92977f925591fb57f5b918bbd456"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga328e92977f925591fb57f5b918bbd456">_ITC_SPR7</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga95bd7d168d06c60ca60ccbb0e3f6636d">ITC_AddressBase</a>+0x06)</td></tr>
<tr class="memdesc:ga328e92977f925591fb57f5b918bbd456"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt priority register 7/8.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga328e92977f925591fb57f5b918bbd456">More...</a><br /></td></tr>
<tr class="separator:ga328e92977f925591fb57f5b918bbd456"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52a4cc4405f1e3ce8d1763d5da488b32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga52a4cc4405f1e3ce8d1763d5da488b32">_ITC_SPR8</a>&#160;&#160;&#160;<a class="el" href="group___s_t_m8_t_l5_x.html#gaa2a3629fd36066aaa3b7191062dc9a1a">_SFR</a>(uint8_t,  <a class="el" href="group___s_t_m8_t_l5_x.html#ga95bd7d168d06c60ca60ccbb0e3f6636d">ITC_AddressBase</a>+0x07)</td></tr>
<tr class="memdesc:ga52a4cc4405f1e3ce8d1763d5da488b32"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt priority register 8/8.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga52a4cc4405f1e3ce8d1763d5da488b32">More...</a><br /></td></tr>
<tr class="separator:ga52a4cc4405f1e3ce8d1763d5da488b32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c6b7d75b0394e72f748257537f77c3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga8c6b7d75b0394e72f748257537f77c3a">_ITC_SPR1_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0xFF)</td></tr>
<tr class="memdesc:ga8c6b7d75b0394e72f748257537f77c3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt priority register 1/8 reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga8c6b7d75b0394e72f748257537f77c3a">More...</a><br /></td></tr>
<tr class="separator:ga8c6b7d75b0394e72f748257537f77c3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a68033a4995662ffe1eb6f4a1bba41d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga4a68033a4995662ffe1eb6f4a1bba41d">_ITC_SPR2_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0xFF)</td></tr>
<tr class="memdesc:ga4a68033a4995662ffe1eb6f4a1bba41d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt priority register 2/8 reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga4a68033a4995662ffe1eb6f4a1bba41d">More...</a><br /></td></tr>
<tr class="separator:ga4a68033a4995662ffe1eb6f4a1bba41d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf31d3e75b89b5bd0efdf2ac12faca114"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaf31d3e75b89b5bd0efdf2ac12faca114">_ITC_SPR3_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0xFF)</td></tr>
<tr class="memdesc:gaf31d3e75b89b5bd0efdf2ac12faca114"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt priority register 3/8 reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gaf31d3e75b89b5bd0efdf2ac12faca114">More...</a><br /></td></tr>
<tr class="separator:gaf31d3e75b89b5bd0efdf2ac12faca114"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba9e7b662438863dc20111d417353b13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaba9e7b662438863dc20111d417353b13">_ITC_SPR4_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0xFF)</td></tr>
<tr class="memdesc:gaba9e7b662438863dc20111d417353b13"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt priority register 4/8 reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gaba9e7b662438863dc20111d417353b13">More...</a><br /></td></tr>
<tr class="separator:gaba9e7b662438863dc20111d417353b13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac032a4c32fbbe53d913ef2e7baa127e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gac032a4c32fbbe53d913ef2e7baa127e4">_ITC_SPR5_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0xFF)</td></tr>
<tr class="memdesc:gac032a4c32fbbe53d913ef2e7baa127e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt priority register 5/8 reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gac032a4c32fbbe53d913ef2e7baa127e4">More...</a><br /></td></tr>
<tr class="separator:gac032a4c32fbbe53d913ef2e7baa127e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga933e07fe969af04d1788bde095d544ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga933e07fe969af04d1788bde095d544ad">_ITC_SPR6_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0xFF)</td></tr>
<tr class="memdesc:ga933e07fe969af04d1788bde095d544ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt priority register 6/8 reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga933e07fe969af04d1788bde095d544ad">More...</a><br /></td></tr>
<tr class="separator:ga933e07fe969af04d1788bde095d544ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ebd827cc7c14075cfde917df65afc64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga9ebd827cc7c14075cfde917df65afc64">_ITC_SPR7_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0xFF)</td></tr>
<tr class="memdesc:ga9ebd827cc7c14075cfde917df65afc64"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt priority register 7/8 reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga9ebd827cc7c14075cfde917df65afc64">More...</a><br /></td></tr>
<tr class="separator:ga9ebd827cc7c14075cfde917df65afc64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59420d1c7bde78f40459a4387d07c4a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga59420d1c7bde78f40459a4387d07c4a6">_ITC_SPR8_RESET_VALUE</a>&#160;&#160;&#160;((uint8_t) 0x0F)</td></tr>
<tr class="memdesc:ga59420d1c7bde78f40459a4387d07c4a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt priority register 8/8 reset value.  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga59420d1c7bde78f40459a4387d07c4a6">More...</a><br /></td></tr>
<tr class="separator:ga59420d1c7bde78f40459a4387d07c4a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20b3f2fc312c3c2a4a587933d3a2456e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga20b3f2fc312c3c2a4a587933d3a2456e">_ITC_SPR1_VECT1SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga20b3f2fc312c3c2a4a587933d3a2456e"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 1 [1:0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga20b3f2fc312c3c2a4a587933d3a2456e">More...</a><br /></td></tr>
<tr class="separator:ga20b3f2fc312c3c2a4a587933d3a2456e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga684c8ef814e8d92ebde894ed8e2f26ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga684c8ef814e8d92ebde894ed8e2f26ee">_ITC_SPR1_VECT1SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga684c8ef814e8d92ebde894ed8e2f26ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 1 [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga684c8ef814e8d92ebde894ed8e2f26ee">More...</a><br /></td></tr>
<tr class="separator:ga684c8ef814e8d92ebde894ed8e2f26ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c42a8de663194ab4fe73e672b55963f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3c42a8de663194ab4fe73e672b55963f">_ITC_SPR1_VECT1SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga3c42a8de663194ab4fe73e672b55963f"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 1 [1].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga3c42a8de663194ab4fe73e672b55963f">More...</a><br /></td></tr>
<tr class="separator:ga3c42a8de663194ab4fe73e672b55963f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad80e01c187e0733153b06d27add42122"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gad80e01c187e0733153b06d27add42122">_ITC_SPR1_VECT2SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gad80e01c187e0733153b06d27add42122"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 2 [1:0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gad80e01c187e0733153b06d27add42122">More...</a><br /></td></tr>
<tr class="separator:gad80e01c187e0733153b06d27add42122"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cc670aeb2e09d3a92234f613e03bace"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga9cc670aeb2e09d3a92234f613e03bace">_ITC_SPR1_VECT2SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga9cc670aeb2e09d3a92234f613e03bace"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 2 [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga9cc670aeb2e09d3a92234f613e03bace">More...</a><br /></td></tr>
<tr class="separator:ga9cc670aeb2e09d3a92234f613e03bace"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4477957244846dfd69e3eeb845797755"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga4477957244846dfd69e3eeb845797755">_ITC_SPR1_VECT2SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga4477957244846dfd69e3eeb845797755"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 2 [1].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga4477957244846dfd69e3eeb845797755">More...</a><br /></td></tr>
<tr class="separator:ga4477957244846dfd69e3eeb845797755"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6f38cc55f6c4fd2f70fbcb3189f3c69"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gad6f38cc55f6c4fd2f70fbcb3189f3c69">_ITC_SPR1_VECT3SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gad6f38cc55f6c4fd2f70fbcb3189f3c69"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 3 [1:0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gad6f38cc55f6c4fd2f70fbcb3189f3c69">More...</a><br /></td></tr>
<tr class="separator:gad6f38cc55f6c4fd2f70fbcb3189f3c69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88b3b55d6bdd093a98b28cb2e89925d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga88b3b55d6bdd093a98b28cb2e89925d0">_ITC_SPR1_VECT3SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga88b3b55d6bdd093a98b28cb2e89925d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 3 [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga88b3b55d6bdd093a98b28cb2e89925d0">More...</a><br /></td></tr>
<tr class="separator:ga88b3b55d6bdd093a98b28cb2e89925d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga634055355d59fb0456fce42200051068"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga634055355d59fb0456fce42200051068">_ITC_SPR1_VECT3SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga634055355d59fb0456fce42200051068"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 3 [1].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga634055355d59fb0456fce42200051068">More...</a><br /></td></tr>
<tr class="separator:ga634055355d59fb0456fce42200051068"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb5a740f514634089ee3cb04fa985c5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gabb5a740f514634089ee3cb04fa985c5d">_ITC_SPR2_VECT4SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gabb5a740f514634089ee3cb04fa985c5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 4 [1:0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gabb5a740f514634089ee3cb04fa985c5d">More...</a><br /></td></tr>
<tr class="separator:gabb5a740f514634089ee3cb04fa985c5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1539c97921a10240573de8595527338"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaf1539c97921a10240573de8595527338">_ITC_SPR2_VECT4SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gaf1539c97921a10240573de8595527338"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 4 [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gaf1539c97921a10240573de8595527338">More...</a><br /></td></tr>
<tr class="separator:gaf1539c97921a10240573de8595527338"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c61b6c73086e891b241ad47cd2737a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga8c61b6c73086e891b241ad47cd2737a7">_ITC_SPR2_VECT4SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga8c61b6c73086e891b241ad47cd2737a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 4 [1].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga8c61b6c73086e891b241ad47cd2737a7">More...</a><br /></td></tr>
<tr class="separator:ga8c61b6c73086e891b241ad47cd2737a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc75f2f22414ea1ccd03d6e008627e22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gabc75f2f22414ea1ccd03d6e008627e22">_ITC_SPR2_VECT5SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gabc75f2f22414ea1ccd03d6e008627e22"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 5 [1:0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gabc75f2f22414ea1ccd03d6e008627e22">More...</a><br /></td></tr>
<tr class="separator:gabc75f2f22414ea1ccd03d6e008627e22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fc26f0595ec0c6f6f87a0b5e5f87d74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga5fc26f0595ec0c6f6f87a0b5e5f87d74">_ITC_SPR2_VECT5SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga5fc26f0595ec0c6f6f87a0b5e5f87d74"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 5 [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga5fc26f0595ec0c6f6f87a0b5e5f87d74">More...</a><br /></td></tr>
<tr class="separator:ga5fc26f0595ec0c6f6f87a0b5e5f87d74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ea96978fb947098ac1569bf12753283"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga2ea96978fb947098ac1569bf12753283">_ITC_SPR2_VECT5SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga2ea96978fb947098ac1569bf12753283"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 5 [1].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga2ea96978fb947098ac1569bf12753283">More...</a><br /></td></tr>
<tr class="separator:ga2ea96978fb947098ac1569bf12753283"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c91deffcd4776dd71dee8ca38aecb99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga9c91deffcd4776dd71dee8ca38aecb99">_ITC_SPR2_VECT6SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga9c91deffcd4776dd71dee8ca38aecb99"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 6 [1:0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga9c91deffcd4776dd71dee8ca38aecb99">More...</a><br /></td></tr>
<tr class="separator:ga9c91deffcd4776dd71dee8ca38aecb99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7741807231037b413a5af4dbc5f3a513"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga7741807231037b413a5af4dbc5f3a513">_ITC_SPR2_VECT6SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga7741807231037b413a5af4dbc5f3a513"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 6 [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga7741807231037b413a5af4dbc5f3a513">More...</a><br /></td></tr>
<tr class="separator:ga7741807231037b413a5af4dbc5f3a513"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5ab75c9fbb51272edbe71faddb1335e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gac5ab75c9fbb51272edbe71faddb1335e">_ITC_SPR2_VECT6SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gac5ab75c9fbb51272edbe71faddb1335e"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 6 [1].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gac5ab75c9fbb51272edbe71faddb1335e">More...</a><br /></td></tr>
<tr class="separator:gac5ab75c9fbb51272edbe71faddb1335e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5703611bae568ed4e46d770aa6e9bb64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga5703611bae568ed4e46d770aa6e9bb64">_ITC_SPR2_VECT7SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga5703611bae568ed4e46d770aa6e9bb64"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 7 [1:0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga5703611bae568ed4e46d770aa6e9bb64">More...</a><br /></td></tr>
<tr class="separator:ga5703611bae568ed4e46d770aa6e9bb64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa5728d5bb45962853e42e6ed007ffd6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaa5728d5bb45962853e42e6ed007ffd6c">_ITC_SPR2_VECT7SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gaa5728d5bb45962853e42e6ed007ffd6c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 7 [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gaa5728d5bb45962853e42e6ed007ffd6c">More...</a><br /></td></tr>
<tr class="separator:gaa5728d5bb45962853e42e6ed007ffd6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f8edaa494acb78b2f2f15b3c9edf74d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3f8edaa494acb78b2f2f15b3c9edf74d">_ITC_SPR2_VECT7SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga3f8edaa494acb78b2f2f15b3c9edf74d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 7 [1].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga3f8edaa494acb78b2f2f15b3c9edf74d">More...</a><br /></td></tr>
<tr class="separator:ga3f8edaa494acb78b2f2f15b3c9edf74d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e10fdbc731fa381539d260d263267d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga4e10fdbc731fa381539d260d263267d5">_ITC_SPR3_VECT8SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga4e10fdbc731fa381539d260d263267d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 8 [1:0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga4e10fdbc731fa381539d260d263267d5">More...</a><br /></td></tr>
<tr class="separator:ga4e10fdbc731fa381539d260d263267d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8dfafa9ce773617f414c2f4f8627bede"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga8dfafa9ce773617f414c2f4f8627bede">_ITC_SPR3_VECT8SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga8dfafa9ce773617f414c2f4f8627bede"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 8 [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga8dfafa9ce773617f414c2f4f8627bede">More...</a><br /></td></tr>
<tr class="separator:ga8dfafa9ce773617f414c2f4f8627bede"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ef977e61be38ee567e548b8dd85af37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga2ef977e61be38ee567e548b8dd85af37">_ITC_SPR3_VECT8SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga2ef977e61be38ee567e548b8dd85af37"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 8 [1].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga2ef977e61be38ee567e548b8dd85af37">More...</a><br /></td></tr>
<tr class="separator:ga2ef977e61be38ee567e548b8dd85af37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81103aca38189a00e03fc69eed40fb9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga81103aca38189a00e03fc69eed40fb9a">_ITC_SPR3_VECT9SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga81103aca38189a00e03fc69eed40fb9a"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 9 [1:0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga81103aca38189a00e03fc69eed40fb9a">More...</a><br /></td></tr>
<tr class="separator:ga81103aca38189a00e03fc69eed40fb9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5b1aeefc0dc2f21f6f2beafbab70050"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaf5b1aeefc0dc2f21f6f2beafbab70050">_ITC_SPR3_VECT9SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gaf5b1aeefc0dc2f21f6f2beafbab70050"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 9 [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gaf5b1aeefc0dc2f21f6f2beafbab70050">More...</a><br /></td></tr>
<tr class="separator:gaf5b1aeefc0dc2f21f6f2beafbab70050"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga657bd48c1982a779ff09413893883649"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga657bd48c1982a779ff09413893883649">_ITC_SPR3_VECT9SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga657bd48c1982a779ff09413893883649"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 9 [1].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga657bd48c1982a779ff09413893883649">More...</a><br /></td></tr>
<tr class="separator:ga657bd48c1982a779ff09413893883649"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d46eb9d96707d2013613a2a39d64783"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga2d46eb9d96707d2013613a2a39d64783">_ITC_SPR3_VECT10SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga2d46eb9d96707d2013613a2a39d64783"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 10 [1:0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga2d46eb9d96707d2013613a2a39d64783">More...</a><br /></td></tr>
<tr class="separator:ga2d46eb9d96707d2013613a2a39d64783"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39eeafc047c880119c1d5ef669d98e50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga39eeafc047c880119c1d5ef669d98e50">_ITC_SPR3_VECT10SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga39eeafc047c880119c1d5ef669d98e50"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 10 [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga39eeafc047c880119c1d5ef669d98e50">More...</a><br /></td></tr>
<tr class="separator:ga39eeafc047c880119c1d5ef669d98e50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8048512d5900e6dad02e1a59f4f23a96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga8048512d5900e6dad02e1a59f4f23a96">_ITC_SPR3_VECT10SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga8048512d5900e6dad02e1a59f4f23a96"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 10 [1].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga8048512d5900e6dad02e1a59f4f23a96">More...</a><br /></td></tr>
<tr class="separator:ga8048512d5900e6dad02e1a59f4f23a96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga686adf2602c3496df317ae70d56ac869"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga686adf2602c3496df317ae70d56ac869">_ITC_SPR3_VECT11SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga686adf2602c3496df317ae70d56ac869"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 11 [1:0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga686adf2602c3496df317ae70d56ac869">More...</a><br /></td></tr>
<tr class="separator:ga686adf2602c3496df317ae70d56ac869"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf91c8e599db8fb13d834e92bb246e1f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaf91c8e599db8fb13d834e92bb246e1f0">_ITC_SPR3_VECT11SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gaf91c8e599db8fb13d834e92bb246e1f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 11 [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gaf91c8e599db8fb13d834e92bb246e1f0">More...</a><br /></td></tr>
<tr class="separator:gaf91c8e599db8fb13d834e92bb246e1f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b7fec6ca31586d8de402ecf0cc08e89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga6b7fec6ca31586d8de402ecf0cc08e89">_ITC_SPR3_VECT11SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga6b7fec6ca31586d8de402ecf0cc08e89"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 11 [1].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga6b7fec6ca31586d8de402ecf0cc08e89">More...</a><br /></td></tr>
<tr class="separator:ga6b7fec6ca31586d8de402ecf0cc08e89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga788c12947e79fc99755f78be561cc6da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga788c12947e79fc99755f78be561cc6da">_ITC_SPR4_VECT12SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga788c12947e79fc99755f78be561cc6da"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 12 [1:0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga788c12947e79fc99755f78be561cc6da">More...</a><br /></td></tr>
<tr class="separator:ga788c12947e79fc99755f78be561cc6da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga507faf88fd2e5528f88851ac9fb58640"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga507faf88fd2e5528f88851ac9fb58640">_ITC_SPR4_VECT12SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga507faf88fd2e5528f88851ac9fb58640"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 12 [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga507faf88fd2e5528f88851ac9fb58640">More...</a><br /></td></tr>
<tr class="separator:ga507faf88fd2e5528f88851ac9fb58640"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bde8839face988174f38c5c129ccdf3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga8bde8839face988174f38c5c129ccdf3">_ITC_SPR4_VECT12SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga8bde8839face988174f38c5c129ccdf3"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 12 [1].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga8bde8839face988174f38c5c129ccdf3">More...</a><br /></td></tr>
<tr class="separator:ga8bde8839face988174f38c5c129ccdf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga255e876f3eb0392f94bd278a2569d922"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga255e876f3eb0392f94bd278a2569d922">_ITC_SPR4_VECT13SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga255e876f3eb0392f94bd278a2569d922"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 13 [1:0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga255e876f3eb0392f94bd278a2569d922">More...</a><br /></td></tr>
<tr class="separator:ga255e876f3eb0392f94bd278a2569d922"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d4c84b06c8ce434e28ab2f418090aa3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga6d4c84b06c8ce434e28ab2f418090aa3">_ITC_SPR4_VECT13SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga6d4c84b06c8ce434e28ab2f418090aa3"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 13 [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga6d4c84b06c8ce434e28ab2f418090aa3">More...</a><br /></td></tr>
<tr class="separator:ga6d4c84b06c8ce434e28ab2f418090aa3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9590854ab8fffbaaa0eaead3565d529c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga9590854ab8fffbaaa0eaead3565d529c">_ITC_SPR4_VECT13SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga9590854ab8fffbaaa0eaead3565d529c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 13 [1].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga9590854ab8fffbaaa0eaead3565d529c">More...</a><br /></td></tr>
<tr class="separator:ga9590854ab8fffbaaa0eaead3565d529c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bf8c36061ce0d799cdb68b9a7ef3f12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3bf8c36061ce0d799cdb68b9a7ef3f12">_ITC_SPR4_VECT14SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga3bf8c36061ce0d799cdb68b9a7ef3f12"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 14 [1:0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga3bf8c36061ce0d799cdb68b9a7ef3f12">More...</a><br /></td></tr>
<tr class="separator:ga3bf8c36061ce0d799cdb68b9a7ef3f12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacc018c6829fd741532d8ed28c354547"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaacc018c6829fd741532d8ed28c354547">_ITC_SPR4_VECT14SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gaacc018c6829fd741532d8ed28c354547"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 14 [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gaacc018c6829fd741532d8ed28c354547">More...</a><br /></td></tr>
<tr class="separator:gaacc018c6829fd741532d8ed28c354547"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cf1643f99876955751bab330299befc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga6cf1643f99876955751bab330299befc">_ITC_SPR4_VECT14SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga6cf1643f99876955751bab330299befc"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 14 [1].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga6cf1643f99876955751bab330299befc">More...</a><br /></td></tr>
<tr class="separator:ga6cf1643f99876955751bab330299befc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69a9034b7a1a6a326df6134c73436941"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga69a9034b7a1a6a326df6134c73436941">_ITC_SPR4_VECT15SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga69a9034b7a1a6a326df6134c73436941"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 15 [1:0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga69a9034b7a1a6a326df6134c73436941">More...</a><br /></td></tr>
<tr class="separator:ga69a9034b7a1a6a326df6134c73436941"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf885ca8b9d889f0294871dd2cec5dbe5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaf885ca8b9d889f0294871dd2cec5dbe5">_ITC_SPR4_VECT15SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gaf885ca8b9d889f0294871dd2cec5dbe5"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 15 [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gaf885ca8b9d889f0294871dd2cec5dbe5">More...</a><br /></td></tr>
<tr class="separator:gaf885ca8b9d889f0294871dd2cec5dbe5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7eb8122c0b04795b530cd3005fd861c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga7eb8122c0b04795b530cd3005fd861c8">_ITC_SPR4_VECT15SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga7eb8122c0b04795b530cd3005fd861c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 15 [1].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga7eb8122c0b04795b530cd3005fd861c8">More...</a><br /></td></tr>
<tr class="separator:ga7eb8122c0b04795b530cd3005fd861c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a2de3df8f8d88d23bfb71059d1713c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga5a2de3df8f8d88d23bfb71059d1713c3">_ITC_SPR5_VECT16SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga5a2de3df8f8d88d23bfb71059d1713c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 16 [1:0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga5a2de3df8f8d88d23bfb71059d1713c3">More...</a><br /></td></tr>
<tr class="separator:ga5a2de3df8f8d88d23bfb71059d1713c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga268d6ed248eb1ed81e1bd818711e5f8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga268d6ed248eb1ed81e1bd818711e5f8d">_ITC_SPR5_VECT16SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga268d6ed248eb1ed81e1bd818711e5f8d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 16 [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga268d6ed248eb1ed81e1bd818711e5f8d">More...</a><br /></td></tr>
<tr class="separator:ga268d6ed248eb1ed81e1bd818711e5f8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad6b00a79c12da800655bd1276d01937"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaad6b00a79c12da800655bd1276d01937">_ITC_SPR5_VECT16SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:gaad6b00a79c12da800655bd1276d01937"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 16 [1].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gaad6b00a79c12da800655bd1276d01937">More...</a><br /></td></tr>
<tr class="separator:gaad6b00a79c12da800655bd1276d01937"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga759a2875dd529810ede5ec8c5c21932f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga759a2875dd529810ede5ec8c5c21932f">_ITC_SPR5_VECT17SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga759a2875dd529810ede5ec8c5c21932f"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 17 [1:0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga759a2875dd529810ede5ec8c5c21932f">More...</a><br /></td></tr>
<tr class="separator:ga759a2875dd529810ede5ec8c5c21932f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac07d5501fbb235d68a4a0b492f530431"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gac07d5501fbb235d68a4a0b492f530431">_ITC_SPR5_VECT17SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gac07d5501fbb235d68a4a0b492f530431"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 17 [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gac07d5501fbb235d68a4a0b492f530431">More...</a><br /></td></tr>
<tr class="separator:gac07d5501fbb235d68a4a0b492f530431"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae02bfd10746dd009972eb818d7332b54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gae02bfd10746dd009972eb818d7332b54">_ITC_SPR5_VECT17SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:gae02bfd10746dd009972eb818d7332b54"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 17 [1].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gae02bfd10746dd009972eb818d7332b54">More...</a><br /></td></tr>
<tr class="separator:gae02bfd10746dd009972eb818d7332b54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga088e27958d83586a89a4f9895f36d5d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga088e27958d83586a89a4f9895f36d5d2">_ITC_SPR5_VECT18SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga088e27958d83586a89a4f9895f36d5d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 18 [1:0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga088e27958d83586a89a4f9895f36d5d2">More...</a><br /></td></tr>
<tr class="separator:ga088e27958d83586a89a4f9895f36d5d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga363d37257ce80cc6947cdb12369f4778"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga363d37257ce80cc6947cdb12369f4778">_ITC_SPR5_VECT18SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga363d37257ce80cc6947cdb12369f4778"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 18 [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga363d37257ce80cc6947cdb12369f4778">More...</a><br /></td></tr>
<tr class="separator:ga363d37257ce80cc6947cdb12369f4778"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3ed820ec7f9bcbd679c8e79990d0baa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaf3ed820ec7f9bcbd679c8e79990d0baa">_ITC_SPR5_VECT18SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gaf3ed820ec7f9bcbd679c8e79990d0baa"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 18 [1].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gaf3ed820ec7f9bcbd679c8e79990d0baa">More...</a><br /></td></tr>
<tr class="separator:gaf3ed820ec7f9bcbd679c8e79990d0baa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91553df8bba8e364881ba05b3e5dfd74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga91553df8bba8e364881ba05b3e5dfd74">_ITC_SPR5_VECT19SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga91553df8bba8e364881ba05b3e5dfd74"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 19 [1:0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga91553df8bba8e364881ba05b3e5dfd74">More...</a><br /></td></tr>
<tr class="separator:ga91553df8bba8e364881ba05b3e5dfd74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a0a367a7ec947969ace1b22aa341e98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga0a0a367a7ec947969ace1b22aa341e98">_ITC_SPR5_VECT19SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga0a0a367a7ec947969ace1b22aa341e98"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 19 [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga0a0a367a7ec947969ace1b22aa341e98">More...</a><br /></td></tr>
<tr class="separator:ga0a0a367a7ec947969ace1b22aa341e98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3c79ab702fa418cc5345acf5666a05c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaa3c79ab702fa418cc5345acf5666a05c">_ITC_SPR5_VECT19SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gaa3c79ab702fa418cc5345acf5666a05c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 19 [1].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gaa3c79ab702fa418cc5345acf5666a05c">More...</a><br /></td></tr>
<tr class="separator:gaa3c79ab702fa418cc5345acf5666a05c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45220e487702efe5e4e62b2c22a3e286"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga45220e487702efe5e4e62b2c22a3e286">_ITC_SPR6_VECT20SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga45220e487702efe5e4e62b2c22a3e286"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 20 [1:0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga45220e487702efe5e4e62b2c22a3e286">More...</a><br /></td></tr>
<tr class="separator:ga45220e487702efe5e4e62b2c22a3e286"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3f9d1e7094ac9e05c619bd4f6ae552c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gab3f9d1e7094ac9e05c619bd4f6ae552c">_ITC_SPR6_VECT20SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gab3f9d1e7094ac9e05c619bd4f6ae552c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 20 [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gab3f9d1e7094ac9e05c619bd4f6ae552c">More...</a><br /></td></tr>
<tr class="separator:gab3f9d1e7094ac9e05c619bd4f6ae552c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga752e4a664caa59118f628dcef7d81f92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga752e4a664caa59118f628dcef7d81f92">_ITC_SPR6_VECT20SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga752e4a664caa59118f628dcef7d81f92"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 20 [1].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga752e4a664caa59118f628dcef7d81f92">More...</a><br /></td></tr>
<tr class="separator:ga752e4a664caa59118f628dcef7d81f92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e1bf9b062d181ea7ec6ce464de84042"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga7e1bf9b062d181ea7ec6ce464de84042">_ITC_SPR6_VECT21SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga7e1bf9b062d181ea7ec6ce464de84042"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 21 [1:0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga7e1bf9b062d181ea7ec6ce464de84042">More...</a><br /></td></tr>
<tr class="separator:ga7e1bf9b062d181ea7ec6ce464de84042"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa31c818420132f1c1252ab6a16964d31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaa31c818420132f1c1252ab6a16964d31">_ITC_SPR6_VECT21SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gaa31c818420132f1c1252ab6a16964d31"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 21 [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gaa31c818420132f1c1252ab6a16964d31">More...</a><br /></td></tr>
<tr class="separator:gaa31c818420132f1c1252ab6a16964d31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga891e8bbd278220ec0c119f6f1c72a515"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga891e8bbd278220ec0c119f6f1c72a515">_ITC_SPR6_VECT21SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga891e8bbd278220ec0c119f6f1c72a515"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 21 [1].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga891e8bbd278220ec0c119f6f1c72a515">More...</a><br /></td></tr>
<tr class="separator:ga891e8bbd278220ec0c119f6f1c72a515"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae5d6f192bd1ae0d9dc343c6f9593be09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gae5d6f192bd1ae0d9dc343c6f9593be09">_ITC_SPR6_VECT22SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gae5d6f192bd1ae0d9dc343c6f9593be09"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 22 [1:0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gae5d6f192bd1ae0d9dc343c6f9593be09">More...</a><br /></td></tr>
<tr class="separator:gae5d6f192bd1ae0d9dc343c6f9593be09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07922029668d1e5cd7b54327c6d8bd5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga07922029668d1e5cd7b54327c6d8bd5c">_ITC_SPR6_VECT22SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga07922029668d1e5cd7b54327c6d8bd5c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 22 [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga07922029668d1e5cd7b54327c6d8bd5c">More...</a><br /></td></tr>
<tr class="separator:ga07922029668d1e5cd7b54327c6d8bd5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8ead1d02078362b22810b9877b3494a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaa8ead1d02078362b22810b9877b3494a">_ITC_SPR6_VECT22SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:gaa8ead1d02078362b22810b9877b3494a"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 22 [1].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gaa8ead1d02078362b22810b9877b3494a">More...</a><br /></td></tr>
<tr class="separator:gaa8ead1d02078362b22810b9877b3494a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21ad56c63ae8107acfd54a69f52e2a33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga21ad56c63ae8107acfd54a69f52e2a33">_ITC_SPR6_VECT23SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga21ad56c63ae8107acfd54a69f52e2a33"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 23 [1:0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga21ad56c63ae8107acfd54a69f52e2a33">More...</a><br /></td></tr>
<tr class="separator:ga21ad56c63ae8107acfd54a69f52e2a33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ffe1f4bd8b7ebc2d760701022da7a93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga1ffe1f4bd8b7ebc2d760701022da7a93">_ITC_SPR6_VECT23SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga1ffe1f4bd8b7ebc2d760701022da7a93"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 23 [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga1ffe1f4bd8b7ebc2d760701022da7a93">More...</a><br /></td></tr>
<tr class="separator:ga1ffe1f4bd8b7ebc2d760701022da7a93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01b8eb9904c07541ec46c597c7ee7e25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga01b8eb9904c07541ec46c597c7ee7e25">_ITC_SPR6_VECT23SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga01b8eb9904c07541ec46c597c7ee7e25"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 23 [1].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga01b8eb9904c07541ec46c597c7ee7e25">More...</a><br /></td></tr>
<tr class="separator:ga01b8eb9904c07541ec46c597c7ee7e25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2453e9dafc4d4b90eea20c60960419ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga2453e9dafc4d4b90eea20c60960419ec">_ITC_SPR7_VECT24SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga2453e9dafc4d4b90eea20c60960419ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 24 [1:0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga2453e9dafc4d4b90eea20c60960419ec">More...</a><br /></td></tr>
<tr class="separator:ga2453e9dafc4d4b90eea20c60960419ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabab860872d61419911026b12435f3a83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gabab860872d61419911026b12435f3a83">_ITC_SPR7_VECT24SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gabab860872d61419911026b12435f3a83"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 24 [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gabab860872d61419911026b12435f3a83">More...</a><br /></td></tr>
<tr class="separator:gabab860872d61419911026b12435f3a83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a410d993db3634c310b7fb149b0d447"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga7a410d993db3634c310b7fb149b0d447">_ITC_SPR7_VECT24SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga7a410d993db3634c310b7fb149b0d447"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 24 [1].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga7a410d993db3634c310b7fb149b0d447">More...</a><br /></td></tr>
<tr class="separator:ga7a410d993db3634c310b7fb149b0d447"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94ac28cf8e66e23e0d775ebdcf18d434"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga94ac28cf8e66e23e0d775ebdcf18d434">_ITC_SPR7_VECT25SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga94ac28cf8e66e23e0d775ebdcf18d434"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 25 [1:0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga94ac28cf8e66e23e0d775ebdcf18d434">More...</a><br /></td></tr>
<tr class="separator:ga94ac28cf8e66e23e0d775ebdcf18d434"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf80fc7db3c7e8118820177475b3f0b9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gaf80fc7db3c7e8118820177475b3f0b9e">_ITC_SPR7_VECT25SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gaf80fc7db3c7e8118820177475b3f0b9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 25 [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gaf80fc7db3c7e8118820177475b3f0b9e">More...</a><br /></td></tr>
<tr class="separator:gaf80fc7db3c7e8118820177475b3f0b9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b8ffb6f75c3a95de74a9eb2fff26829"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga0b8ffb6f75c3a95de74a9eb2fff26829">_ITC_SPR7_VECT25SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga0b8ffb6f75c3a95de74a9eb2fff26829"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 25 [1].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga0b8ffb6f75c3a95de74a9eb2fff26829">More...</a><br /></td></tr>
<tr class="separator:ga0b8ffb6f75c3a95de74a9eb2fff26829"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga558d9205ba54d2cc25816c100d6c4823"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga558d9205ba54d2cc25816c100d6c4823">_ITC_SPR7_VECT26SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga558d9205ba54d2cc25816c100d6c4823"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 26 [1:0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga558d9205ba54d2cc25816c100d6c4823">More...</a><br /></td></tr>
<tr class="separator:ga558d9205ba54d2cc25816c100d6c4823"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61d41a1cd2c283edebbe43c9ad85fb00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga61d41a1cd2c283edebbe43c9ad85fb00">_ITC_SPR7_VECT26SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga61d41a1cd2c283edebbe43c9ad85fb00"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 26 [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga61d41a1cd2c283edebbe43c9ad85fb00">More...</a><br /></td></tr>
<tr class="separator:ga61d41a1cd2c283edebbe43c9ad85fb00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9bc96be209517a3af3c348fc3482fdcf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga9bc96be209517a3af3c348fc3482fdcf">_ITC_SPR7_VECT26SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga9bc96be209517a3af3c348fc3482fdcf"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 26 [1].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga9bc96be209517a3af3c348fc3482fdcf">More...</a><br /></td></tr>
<tr class="separator:ga9bc96be209517a3af3c348fc3482fdcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42e55c11a1eae803624c4a7e38cd79c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga42e55c11a1eae803624c4a7e38cd79c6">_ITC_SPR7_VECT27SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga42e55c11a1eae803624c4a7e38cd79c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 27 [1:0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga42e55c11a1eae803624c4a7e38cd79c6">More...</a><br /></td></tr>
<tr class="separator:ga42e55c11a1eae803624c4a7e38cd79c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7e8395146065c304f285ee6fb7b3a8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gad7e8395146065c304f285ee6fb7b3a8a">_ITC_SPR7_VECT27SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:gad7e8395146065c304f285ee6fb7b3a8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 27 [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gad7e8395146065c304f285ee6fb7b3a8a">More...</a><br /></td></tr>
<tr class="separator:gad7e8395146065c304f285ee6fb7b3a8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95b12f2779e9bd3a72087a505c5f0460"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga95b12f2779e9bd3a72087a505c5f0460">_ITC_SPR7_VECT27SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:ga95b12f2779e9bd3a72087a505c5f0460"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 27 [1].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga95b12f2779e9bd3a72087a505c5f0460">More...</a><br /></td></tr>
<tr class="separator:ga95b12f2779e9bd3a72087a505c5f0460"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac64405073e520d2492ad07763a778632"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gac64405073e520d2492ad07763a778632">_ITC_SPR8_VECT28SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 0))</td></tr>
<tr class="memdesc:gac64405073e520d2492ad07763a778632"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 28 [1:0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gac64405073e520d2492ad07763a778632">More...</a><br /></td></tr>
<tr class="separator:gac64405073e520d2492ad07763a778632"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94072efe17587735b616c44e4995cf9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga94072efe17587735b616c44e4995cf9f">_ITC_SPR8_VECT28SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 0))</td></tr>
<tr class="memdesc:ga94072efe17587735b616c44e4995cf9f"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 28 [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga94072efe17587735b616c44e4995cf9f">More...</a><br /></td></tr>
<tr class="separator:ga94072efe17587735b616c44e4995cf9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d74a148e3d49fd15d34daec2647ecdc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga1d74a148e3d49fd15d34daec2647ecdc">_ITC_SPR8_VECT28SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 1))</td></tr>
<tr class="memdesc:ga1d74a148e3d49fd15d34daec2647ecdc"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 28 [1].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga1d74a148e3d49fd15d34daec2647ecdc">More...</a><br /></td></tr>
<tr class="separator:ga1d74a148e3d49fd15d34daec2647ecdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b05aaf18f65b0246dea0362ac8beffe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga7b05aaf18f65b0246dea0362ac8beffe">_ITC_SPR8_VECT29SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 2))</td></tr>
<tr class="memdesc:ga7b05aaf18f65b0246dea0362ac8beffe"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 29 [1:0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga7b05aaf18f65b0246dea0362ac8beffe">More...</a><br /></td></tr>
<tr class="separator:ga7b05aaf18f65b0246dea0362ac8beffe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac167fd77d4dfc0efbb2de61b482e2a2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gac167fd77d4dfc0efbb2de61b482e2a2d">_ITC_SPR8_VECT29SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 2))</td></tr>
<tr class="memdesc:gac167fd77d4dfc0efbb2de61b482e2a2d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 29 [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gac167fd77d4dfc0efbb2de61b482e2a2d">More...</a><br /></td></tr>
<tr class="separator:gac167fd77d4dfc0efbb2de61b482e2a2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fd8380bb80a46ecbec30708acab512f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga5fd8380bb80a46ecbec30708acab512f">_ITC_SPR8_VECT29SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 3))</td></tr>
<tr class="memdesc:ga5fd8380bb80a46ecbec30708acab512f"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 29 [1].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga5fd8380bb80a46ecbec30708acab512f">More...</a><br /></td></tr>
<tr class="separator:ga5fd8380bb80a46ecbec30708acab512f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e17110436606b71f56b6bcf6916df13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e17110436606b71f56b6bcf6916df13">_ITC_SPR8_VECT30SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 4))</td></tr>
<tr class="memdesc:ga3e17110436606b71f56b6bcf6916df13"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 30 [1:0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga3e17110436606b71f56b6bcf6916df13">More...</a><br /></td></tr>
<tr class="separator:ga3e17110436606b71f56b6bcf6916df13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3d09f152bc0a54cdb74000cc1c69761"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gad3d09f152bc0a54cdb74000cc1c69761">_ITC_SPR8_VECT30SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 4))</td></tr>
<tr class="memdesc:gad3d09f152bc0a54cdb74000cc1c69761"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 30 [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gad3d09f152bc0a54cdb74000cc1c69761">More...</a><br /></td></tr>
<tr class="separator:gad3d09f152bc0a54cdb74000cc1c69761"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ee459ac6bdd06cb0daa4e13fe4f1552"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga0ee459ac6bdd06cb0daa4e13fe4f1552">_ITC_SPR8_VECT30SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 5))</td></tr>
<tr class="memdesc:ga0ee459ac6bdd06cb0daa4e13fe4f1552"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 30 [1].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga0ee459ac6bdd06cb0daa4e13fe4f1552">More...</a><br /></td></tr>
<tr class="separator:ga0ee459ac6bdd06cb0daa4e13fe4f1552"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fa41fad7add50c09e6179ceb93b738a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga2fa41fad7add50c09e6179ceb93b738a">_ITC_SPR8_VECT31SPR</a>&#160;&#160;&#160;((uint8_t) (0x03 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga2fa41fad7add50c09e6179ceb93b738a"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 31 [1:0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga2fa41fad7add50c09e6179ceb93b738a">More...</a><br /></td></tr>
<tr class="separator:ga2fa41fad7add50c09e6179ceb93b738a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga796d9a0a83ca5c79294b6a69f185b7eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#ga796d9a0a83ca5c79294b6a69f185b7eb">_ITC_SPR8_VECT31SPR0</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 6))</td></tr>
<tr class="memdesc:ga796d9a0a83ca5c79294b6a69f185b7eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 31 [0].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#ga796d9a0a83ca5c79294b6a69f185b7eb">More...</a><br /></td></tr>
<tr class="separator:ga796d9a0a83ca5c79294b6a69f185b7eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb358ed16af989538f5fb702d61b9ffb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_t_l_u_x___s_t_n_r_g.html#gabb358ed16af989538f5fb702d61b9ffb">_ITC_SPR8_VECT31SPR1</a>&#160;&#160;&#160;((uint8_t) (0x01 &lt;&lt; 7))</td></tr>
<tr class="memdesc:gabb358ed16af989538f5fb702d61b9ffb"><td class="mdescLeft">&#160;</td><td class="mdescRight">ITC interrupt priority vector 31 [1].  <a href="group___s_t_l_u_x___s_t_n_r_g.html#gabb358ed16af989538f5fb702d61b9ffb">More...</a><br /></td></tr>
<tr class="separator:gabb358ed16af989538f5fb702d61b9ffb"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_25096823495616c066256babbf372c7d.html">stm8</a></li><li class="navelem"><a class="el" href="dir_1f4b1528f9fb611d6fffcda039b02dd5.html">stlux_stnrg</a></li><li class="navelem"><a class="el" href="_s_t_l_u_x___s_t_n_r_g_8h.html">STLUX_STNRG.h</a></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
