{"Source Block": ["verilog-ethernet/rtl/eth_mac_1g_rx.v@81:91@HdlIdDef", "\nreg gmii_rx_er_d0 = 0;\nreg gmii_rx_er_d1 = 0;\nreg gmii_rx_er_d2 = 0;\nreg gmii_rx_er_d3 = 0;\nreg gmii_rx_er_d4 = 0;\n\nreg [7:0] output_axis_tdata_reg = 0, output_axis_tdata_next;\nreg output_axis_tvalid_reg = 0, output_axis_tvalid_next;\nreg output_axis_tlast_reg = 0, output_axis_tlast_next;\nreg output_axis_tuser_reg = 0, output_axis_tuser_next;\n"], "Clone Blocks": [["verilog-ethernet/rtl/eth_mac_1g_rx.v@83:93", "reg gmii_rx_er_d1 = 0;\nreg gmii_rx_er_d2 = 0;\nreg gmii_rx_er_d3 = 0;\nreg gmii_rx_er_d4 = 0;\n\nreg [7:0] output_axis_tdata_reg = 0, output_axis_tdata_next;\nreg output_axis_tvalid_reg = 0, output_axis_tvalid_next;\nreg output_axis_tlast_reg = 0, output_axis_tlast_next;\nreg output_axis_tuser_reg = 0, output_axis_tuser_next;\n\nreg error_bad_frame_reg = 0, error_bad_frame_next;\n"], ["verilog-ethernet/rtl/eth_mac_1g_rx.v@84:94", "reg gmii_rx_er_d2 = 0;\nreg gmii_rx_er_d3 = 0;\nreg gmii_rx_er_d4 = 0;\n\nreg [7:0] output_axis_tdata_reg = 0, output_axis_tdata_next;\nreg output_axis_tvalid_reg = 0, output_axis_tvalid_next;\nreg output_axis_tlast_reg = 0, output_axis_tlast_next;\nreg output_axis_tuser_reg = 0, output_axis_tuser_next;\n\nreg error_bad_frame_reg = 0, error_bad_frame_next;\nreg error_bad_fcs_reg = 0, error_bad_fcs_next;\n"], ["verilog-ethernet/rtl/eth_mac_1g_rx.v@84:94", "reg gmii_rx_er_d2 = 0;\nreg gmii_rx_er_d3 = 0;\nreg gmii_rx_er_d4 = 0;\n\nreg [7:0] output_axis_tdata_reg = 0, output_axis_tdata_next;\nreg output_axis_tvalid_reg = 0, output_axis_tvalid_next;\nreg output_axis_tlast_reg = 0, output_axis_tlast_next;\nreg output_axis_tuser_reg = 0, output_axis_tuser_next;\n\nreg error_bad_frame_reg = 0, error_bad_frame_next;\nreg error_bad_fcs_reg = 0, error_bad_fcs_next;\n"], ["verilog-ethernet/rtl/eth_mac_1g_rx.v@86:96", "reg gmii_rx_er_d4 = 0;\n\nreg [7:0] output_axis_tdata_reg = 0, output_axis_tdata_next;\nreg output_axis_tvalid_reg = 0, output_axis_tvalid_next;\nreg output_axis_tlast_reg = 0, output_axis_tlast_next;\nreg output_axis_tuser_reg = 0, output_axis_tuser_next;\n\nreg error_bad_frame_reg = 0, error_bad_frame_next;\nreg error_bad_fcs_reg = 0, error_bad_fcs_next;\n\nreg [31:0] crc_state = 32'hFFFFFFFF;\n"], ["verilog-ethernet/rtl/eth_mac_1g_rx.v@85:95", "reg gmii_rx_er_d3 = 0;\nreg gmii_rx_er_d4 = 0;\n\nreg [7:0] output_axis_tdata_reg = 0, output_axis_tdata_next;\nreg output_axis_tvalid_reg = 0, output_axis_tvalid_next;\nreg output_axis_tlast_reg = 0, output_axis_tlast_next;\nreg output_axis_tuser_reg = 0, output_axis_tuser_next;\n\nreg error_bad_frame_reg = 0, error_bad_frame_next;\nreg error_bad_fcs_reg = 0, error_bad_fcs_next;\n\n"], ["verilog-ethernet/rtl/eth_mac_1g_rx.v@80:90", "reg gmii_rx_dv_d4 = 0;\n\nreg gmii_rx_er_d0 = 0;\nreg gmii_rx_er_d1 = 0;\nreg gmii_rx_er_d2 = 0;\nreg gmii_rx_er_d3 = 0;\nreg gmii_rx_er_d4 = 0;\n\nreg [7:0] output_axis_tdata_reg = 0, output_axis_tdata_next;\nreg output_axis_tvalid_reg = 0, output_axis_tvalid_next;\nreg output_axis_tlast_reg = 0, output_axis_tlast_next;\n"], ["verilog-ethernet/rtl/eth_mac_1g_rx.v@83:93", "reg gmii_rx_er_d1 = 0;\nreg gmii_rx_er_d2 = 0;\nreg gmii_rx_er_d3 = 0;\nreg gmii_rx_er_d4 = 0;\n\nreg [7:0] output_axis_tdata_reg = 0, output_axis_tdata_next;\nreg output_axis_tvalid_reg = 0, output_axis_tvalid_next;\nreg output_axis_tlast_reg = 0, output_axis_tlast_next;\nreg output_axis_tuser_reg = 0, output_axis_tuser_next;\n\nreg error_bad_frame_reg = 0, error_bad_frame_next;\n"], ["verilog-ethernet/rtl/eth_mac_1g_rx.v@78:88", "reg gmii_rx_dv_d2 = 0;\nreg gmii_rx_dv_d3 = 0;\nreg gmii_rx_dv_d4 = 0;\n\nreg gmii_rx_er_d0 = 0;\nreg gmii_rx_er_d1 = 0;\nreg gmii_rx_er_d2 = 0;\nreg gmii_rx_er_d3 = 0;\nreg gmii_rx_er_d4 = 0;\n\nreg [7:0] output_axis_tdata_reg = 0, output_axis_tdata_next;\n"], ["verilog-ethernet/rtl/eth_mac_1g_rx.v@86:96", "reg gmii_rx_er_d4 = 0;\n\nreg [7:0] output_axis_tdata_reg = 0, output_axis_tdata_next;\nreg output_axis_tvalid_reg = 0, output_axis_tvalid_next;\nreg output_axis_tlast_reg = 0, output_axis_tlast_next;\nreg output_axis_tuser_reg = 0, output_axis_tuser_next;\n\nreg error_bad_frame_reg = 0, error_bad_frame_next;\nreg error_bad_fcs_reg = 0, error_bad_fcs_next;\n\nreg [31:0] crc_state = 32'hFFFFFFFF;\n"], ["verilog-ethernet/rtl/eth_mac_1g_rx.v@79:89", "reg gmii_rx_dv_d3 = 0;\nreg gmii_rx_dv_d4 = 0;\n\nreg gmii_rx_er_d0 = 0;\nreg gmii_rx_er_d1 = 0;\nreg gmii_rx_er_d2 = 0;\nreg gmii_rx_er_d3 = 0;\nreg gmii_rx_er_d4 = 0;\n\nreg [7:0] output_axis_tdata_reg = 0, output_axis_tdata_next;\nreg output_axis_tvalid_reg = 0, output_axis_tvalid_next;\n"], ["verilog-ethernet/rtl/eth_mac_1g_rx.v@85:95", "reg gmii_rx_er_d3 = 0;\nreg gmii_rx_er_d4 = 0;\n\nreg [7:0] output_axis_tdata_reg = 0, output_axis_tdata_next;\nreg output_axis_tvalid_reg = 0, output_axis_tvalid_next;\nreg output_axis_tlast_reg = 0, output_axis_tlast_next;\nreg output_axis_tuser_reg = 0, output_axis_tuser_next;\n\nreg error_bad_frame_reg = 0, error_bad_frame_next;\nreg error_bad_fcs_reg = 0, error_bad_fcs_next;\n\n"]], "Diff Content": {"Delete": [[86, "reg gmii_rx_er_d4 = 0;\n"]], "Add": []}}