{"vcs1":{"timestamp_begin":1747306360.821619906, "rt":5.79, "ut":5.53, "st":0.19}}
{"vcselab":{"timestamp_begin":1747306366.697818828, "rt":0.27, "ut":0.17, "st":0.10}}
{"link":{"timestamp_begin":1747306367.025391835, "rt":0.28, "ut":0.14, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747306360.512027751}
{"VCS_COMP_START_TIME": 1747306360.512027751}
{"VCS_COMP_END_TIME": 1747306367.369378280}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/1ns -full64 -f filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 374476}}
{"vcselab": {"peak_mem": 174700}}
