{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1492053391189 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.4 Build 182 03/12/2014 SJ Full Version " "Version 13.1.4 Build 182 03/12/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1492053391190 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 13 11:16:30 2017 " "Processing started: Thu Apr 13 11:16:30 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1492053391190 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1492053391190 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off proj_1 -c proj_1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off proj_1 -c proj_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1492053391190 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1492053392375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proj_1.vqm 1 1 " "Found 1 design units, including 1 entities, in source file proj_1.vqm" { { "Info" "ISGN_ENTITY_NAME" "1 IntF " "Found entity 1: IntF" {  } { { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 26 12 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1492053392817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1492053392817 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "IntF " "Elaborating entity \"IntF\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1492053393129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_latch lpm_latch:ADDRL_0_ " "Elaborating entity \"lpm_latch\" for hierarchy \"lpm_latch:ADDRL_0_\"" {  } { { "proj_1.vqm" "ADDRL_0_" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 170 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492053393419 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_latch:ADDRL_0_ " "Elaborated megafunction instantiation \"lpm_latch:ADDRL_0_\"" {  } { { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 170 3 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492053393440 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_latch:ADDRL_0_ " "Instantiated megafunction \"lpm_latch:ADDRL_0_\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_LATCH " "Parameter \"lpm_type\" = \"LPM_LATCH\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492053393440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Parameter \"lpm_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1492053393440 ""}  } { { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 170 3 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1492053393440 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1492053395138 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1492053396313 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492053396313 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADDRH\[25\] " "No output dependent on input pin \"ADDRH\[25\]\"" {  } { { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492053397000 "|IntF|ADDRH[25]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK_25M " "No output dependent on input pin \"CLK_25M\"" {  } { { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 52 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1492053397000 "|IntF|CLK_25M"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1492053397000 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "184 " "Implemented 184 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1492053397001 ""} { "Info" "ICUT_CUT_TM_OPINS" "45 " "Implemented 45 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1492053397001 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Implemented 32 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1492053397001 ""} { "Info" "ICUT_CUT_TM_LCELLS" "92 " "Implemented 92 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1492053397001 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1492053397001 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "376 " "Peak virtual memory: 376 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1492053397018 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 13 11:16:37 2017 " "Processing ended: Thu Apr 13 11:16:37 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1492053397018 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1492053397018 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1492053397018 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1492053397018 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1492053401784 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.4 Build 182 03/12/2014 SJ Full Version " "Version 13.1.4 Build 182 03/12/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1492053401785 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 13 11:16:39 2017 " "Processing started: Thu Apr 13 11:16:39 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1492053401785 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1492053401785 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off proj_1 -c proj_1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off proj_1 -c proj_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1492053401785 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1492053402092 ""}
{ "Info" "0" "" "Project  = proj_1" {  } {  } 0 0 "Project  = proj_1" 0 0 "Fitter" 0 0 1492053402137 ""}
{ "Info" "0" "" "Revision = proj_1" {  } {  } 0 0 "Revision = proj_1" 0 0 "Fitter" 0 0 1492053402146 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1492053402245 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "proj_1 EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"proj_1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1492053402304 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1492053402550 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1492053402550 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1492053403148 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1492053403743 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1492053403743 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1492053403743 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1492053403743 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/zyd/FPGA/synplify/" { { 0 { 0 ""} 0 602 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1492053403746 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/zyd/FPGA/synplify/" { { 0 { 0 ""} 0 604 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1492053403746 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/zyd/FPGA/synplify/" { { 0 { 0 ""} 0 606 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1492053403746 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/zyd/FPGA/synplify/" { { 0 { 0 ""} 0 608 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1492053403746 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1492053403746 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1492053403750 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1492053405658 ""}
{ "Info" "ISTA_SDC_FOUND" "proj_1.scf " "Reading SDC File: 'proj_1.scf'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1492053405659 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "IntF\|nWR (Rise) IntF\|nWR (Rise) setup and hold " "From IntF\|nWR (Rise) to IntF\|nWR (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1492053405664 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "IntF\|nWR (Fall) IntF\|nWR (Rise) setup and hold " "From IntF\|nWR (Fall) to IntF\|nWR (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1492053405664 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1492053405664 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1492053405664 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1492053405664 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1492053405664 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    IntF\|nADV " "  20.000    IntF\|nADV" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1492053405664 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     IntF\|nWR " "  20.000     IntF\|nWR" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1492053405664 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1492053405664 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1492053406422 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1492053406422 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1492053406422 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1492053406423 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1492053406424 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1492053406425 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1492053406425 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1492053406425 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1492053406466 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1492053406467 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1492053406467 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1492053406526 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1492053407745 ""}
{ "Info" "IFITAPI_FITAPI_VPR_RCF_PARSER_NO_RCF_FILE" "" "Cannot open a Routing Constraints File -- routing will continue without constraints" {  } {  } 0 170117 "Cannot open a Routing Constraints File -- routing will continue without constraints" 0 0 "Fitter" 0 -1 1492053407781 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1492053407870 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1492053407874 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1492053408073 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1492053408073 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1492053408617 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X0_Y12 X10_Y24 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y12 to location X10_Y24" {  } { { "loc" "" { Generic "F:/zyd/FPGA/synplify/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y12 to location X10_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y12 to location X10_Y24"} 0 12 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1492053409488 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1492053409488 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1492053409619 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1492053409620 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1492053409620 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1492053409620 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.34 " "Total time spent on timing analysis during the Fitter is 0.34 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1492053409654 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1492053409738 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1492053410121 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1492053410197 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1492053410673 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1492053411743 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "47 Cyclone IV E " "47 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD\[0\] 3.3-V LVCMOS A4 " "Pin AD\[0\] uses I/O standard 3.3-V LVCMOS at A4" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { AD[0] } } } { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "AD\[0\]" } } } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 54 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { AD[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/zyd/FPGA/synplify/" { { 0 { 0 ""} 0 34 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1492053412583 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD\[1\] 3.3-V LVCMOS B4 " "Pin AD\[1\] uses I/O standard 3.3-V LVCMOS at B4" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { AD[1] } } } { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "AD\[1\]" } } } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 54 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { AD[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/zyd/FPGA/synplify/" { { 0 { 0 ""} 0 35 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1492053412583 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD\[2\] 3.3-V LVCMOS B6 " "Pin AD\[2\] uses I/O standard 3.3-V LVCMOS at B6" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { AD[2] } } } { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "AD\[2\]" } } } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 54 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { AD[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/zyd/FPGA/synplify/" { { 0 { 0 ""} 0 36 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1492053412583 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD\[3\] 3.3-V LVCMOS A6 " "Pin AD\[3\] uses I/O standard 3.3-V LVCMOS at A6" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { AD[3] } } } { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "AD\[3\]" } } } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 54 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { AD[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/zyd/FPGA/synplify/" { { 0 { 0 ""} 0 37 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1492053412583 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD\[4\] 3.3-V LVCMOS D11 " "Pin AD\[4\] uses I/O standard 3.3-V LVCMOS at D11" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { AD[4] } } } { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "AD\[4\]" } } } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 54 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { AD[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/zyd/FPGA/synplify/" { { 0 { 0 ""} 0 38 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1492053412583 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD\[5\] 3.3-V LVCMOS C11 " "Pin AD\[5\] uses I/O standard 3.3-V LVCMOS at C11" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { AD[5] } } } { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "AD\[5\]" } } } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 54 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { AD[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/zyd/FPGA/synplify/" { { 0 { 0 ""} 0 39 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1492053412583 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD\[6\] 3.3-V LVCMOS E10 " "Pin AD\[6\] uses I/O standard 3.3-V LVCMOS at E10" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { AD[6] } } } { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "AD\[6\]" } } } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 54 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { AD[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/zyd/FPGA/synplify/" { { 0 { 0 ""} 0 40 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1492053412583 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD\[7\] 3.3-V LVCMOS D9 " "Pin AD\[7\] uses I/O standard 3.3-V LVCMOS at D9" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { AD[7] } } } { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "AD\[7\]" } } } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 54 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { AD[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/zyd/FPGA/synplify/" { { 0 { 0 ""} 0 41 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1492053412583 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD\[8\] 3.3-V LVCMOS C9 " "Pin AD\[8\] uses I/O standard 3.3-V LVCMOS at C9" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { AD[8] } } } { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "AD\[8\]" } } } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 54 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { AD[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/zyd/FPGA/synplify/" { { 0 { 0 ""} 0 42 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1492053412583 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD\[9\] 3.3-V LVCMOS E9 " "Pin AD\[9\] uses I/O standard 3.3-V LVCMOS at E9" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { AD[9] } } } { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "AD\[9\]" } } } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 54 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { AD[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/zyd/FPGA/synplify/" { { 0 { 0 ""} 0 43 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1492053412583 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD\[10\] 3.3-V LVCMOS F9 " "Pin AD\[10\] uses I/O standard 3.3-V LVCMOS at F9" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { AD[10] } } } { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "AD\[10\]" } } } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 54 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { AD[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/zyd/FPGA/synplify/" { { 0 { 0 ""} 0 44 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1492053412583 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD\[11\] 3.3-V LVCMOS F8 " "Pin AD\[11\] uses I/O standard 3.3-V LVCMOS at F8" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { AD[11] } } } { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "AD\[11\]" } } } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 54 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { AD[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/zyd/FPGA/synplify/" { { 0 { 0 ""} 0 45 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1492053412583 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD\[12\] 3.3-V LVCMOS E8 " "Pin AD\[12\] uses I/O standard 3.3-V LVCMOS at E8" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { AD[12] } } } { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "AD\[12\]" } } } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 54 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { AD[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/zyd/FPGA/synplify/" { { 0 { 0 ""} 0 46 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1492053412583 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD\[13\] 3.3-V LVCMOS D8 " "Pin AD\[13\] uses I/O standard 3.3-V LVCMOS at D8" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { AD[13] } } } { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "AD\[13\]" } } } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 54 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { AD[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/zyd/FPGA/synplify/" { { 0 { 0 ""} 0 47 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1492053412583 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD\[14\] 3.3-V LVCMOS F7 " "Pin AD\[14\] uses I/O standard 3.3-V LVCMOS at F7" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { AD[14] } } } { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "AD\[14\]" } } } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 54 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { AD[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/zyd/FPGA/synplify/" { { 0 { 0 ""} 0 48 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1492053412583 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AD\[15\] 3.3-V LVCMOS E7 " "Pin AD\[15\] uses I/O standard 3.3-V LVCMOS at E7" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { AD[15] } } } { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "AD\[15\]" } } } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 54 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { AD[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/zyd/FPGA/synplify/" { { 0 { 0 ""} 0 49 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1492053412583 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_D\[0\] 3.3-V LVCMOS J2 " "Pin SRAM_D\[0\] uses I/O standard 3.3-V LVCMOS at J2" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { SRAM_D[0] } } } { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_D\[0\]" } } } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 64 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_D[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/zyd/FPGA/synplify/" { { 0 { 0 ""} 0 62 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1492053412583 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_D\[1\] 3.3-V LVCMOS K1 " "Pin SRAM_D\[1\] uses I/O standard 3.3-V LVCMOS at K1" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { SRAM_D[1] } } } { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_D\[1\]" } } } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 64 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_D[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/zyd/FPGA/synplify/" { { 0 { 0 ""} 0 63 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1492053412583 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_D\[2\] 3.3-V LVCMOS G1 " "Pin SRAM_D\[2\] uses I/O standard 3.3-V LVCMOS at G1" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { SRAM_D[2] } } } { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_D\[2\]" } } } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 64 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_D[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/zyd/FPGA/synplify/" { { 0 { 0 ""} 0 64 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1492053412583 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_D\[3\] 3.3-V LVCMOS J1 " "Pin SRAM_D\[3\] uses I/O standard 3.3-V LVCMOS at J1" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { SRAM_D[3] } } } { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_D\[3\]" } } } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 64 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_D[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/zyd/FPGA/synplify/" { { 0 { 0 ""} 0 65 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1492053412583 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_D\[4\] 3.3-V LVCMOS F1 " "Pin SRAM_D\[4\] uses I/O standard 3.3-V LVCMOS at F1" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { SRAM_D[4] } } } { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_D\[4\]" } } } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 64 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_D[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/zyd/FPGA/synplify/" { { 0 { 0 ""} 0 66 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1492053412583 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_D\[5\] 3.3-V LVCMOS G2 " "Pin SRAM_D\[5\] uses I/O standard 3.3-V LVCMOS at G2" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { SRAM_D[5] } } } { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_D\[5\]" } } } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 64 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_D[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/zyd/FPGA/synplify/" { { 0 { 0 ""} 0 67 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1492053412583 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_D\[6\] 3.3-V LVCMOS D1 " "Pin SRAM_D\[6\] uses I/O standard 3.3-V LVCMOS at D1" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { SRAM_D[6] } } } { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_D\[6\]" } } } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 64 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_D[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/zyd/FPGA/synplify/" { { 0 { 0 ""} 0 68 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1492053412583 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_D\[7\] 3.3-V LVCMOS F2 " "Pin SRAM_D\[7\] uses I/O standard 3.3-V LVCMOS at F2" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { SRAM_D[7] } } } { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_D\[7\]" } } } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 64 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_D[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/zyd/FPGA/synplify/" { { 0 { 0 ""} 0 69 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1492053412583 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_D\[8\] 3.3-V LVCMOS E5 " "Pin SRAM_D\[8\] uses I/O standard 3.3-V LVCMOS at E5" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { SRAM_D[8] } } } { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_D\[8\]" } } } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 64 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_D[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/zyd/FPGA/synplify/" { { 0 { 0 ""} 0 70 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1492053412583 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_D\[9\] 3.3-V LVCMOS F3 " "Pin SRAM_D\[9\] uses I/O standard 3.3-V LVCMOS at F3" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { SRAM_D[9] } } } { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_D\[9\]" } } } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 64 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_D[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/zyd/FPGA/synplify/" { { 0 { 0 ""} 0 71 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1492053412583 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_D\[10\] 3.3-V LVCMOS D3 " "Pin SRAM_D\[10\] uses I/O standard 3.3-V LVCMOS at D3" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { SRAM_D[10] } } } { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_D\[10\]" } } } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 64 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_D[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/zyd/FPGA/synplify/" { { 0 { 0 ""} 0 72 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1492053412583 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_D\[11\] 3.3-V LVCMOS E6 " "Pin SRAM_D\[11\] uses I/O standard 3.3-V LVCMOS at E6" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { SRAM_D[11] } } } { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_D\[11\]" } } } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 64 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_D[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/zyd/FPGA/synplify/" { { 0 { 0 ""} 0 73 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1492053412583 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_D\[12\] 3.3-V LVCMOS D4 " "Pin SRAM_D\[12\] uses I/O standard 3.3-V LVCMOS at D4" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { SRAM_D[12] } } } { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_D\[12\]" } } } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 64 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_D[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/zyd/FPGA/synplify/" { { 0 { 0 ""} 0 74 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1492053412583 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_D\[13\] 3.3-V LVCMOS C3 " "Pin SRAM_D\[13\] uses I/O standard 3.3-V LVCMOS at C3" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { SRAM_D[13] } } } { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_D\[13\]" } } } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 64 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_D[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/zyd/FPGA/synplify/" { { 0 { 0 ""} 0 75 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1492053412583 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_D\[14\] 3.3-V LVCMOS D6 " "Pin SRAM_D\[14\] uses I/O standard 3.3-V LVCMOS at D6" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { SRAM_D[14] } } } { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_D\[14\]" } } } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 64 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_D[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/zyd/FPGA/synplify/" { { 0 { 0 ""} 0 76 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1492053412583 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SRAM_D\[15\] 3.3-V LVCMOS D5 " "Pin SRAM_D\[15\] uses I/O standard 3.3-V LVCMOS at D5" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { SRAM_D[15] } } } { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_D\[15\]" } } } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 64 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { SRAM_D[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/zyd/FPGA/synplify/" { { 0 { 0 ""} 0 77 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1492053412583 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADDRH\[25\] 3.3-V LVCMOS B9 " "Pin ADDRH\[25\] uses I/O standard 3.3-V LVCMOS at B9" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { ADDRH[25] } } } { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ADDRH\[25\]" } } } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 53 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRH[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/zyd/FPGA/synplify/" { { 0 { 0 ""} 0 33 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1492053412583 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLK_25M 3.3-V LVCMOS E1 " "Pin CLK_25M uses I/O standard 3.3-V LVCMOS at E1" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { CLK_25M } } } { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK_25M" } } } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 52 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_25M } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/zyd/FPGA/synplify/" { { 0 { 0 ""} 0 98 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1492053412583 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "nRD 3.3-V LVCMOS A7 " "Pin nRD uses I/O standard 3.3-V LVCMOS at A7" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { nRD } } } { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "nRD" } } } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 58 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nRD } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/zyd/FPGA/synplify/" { { 0 { 0 ""} 0 102 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1492053412583 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "nWR 3.3-V LVCMOS B8 " "Pin nWR uses I/O standard 3.3-V LVCMOS at B8" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { nWR } } } { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "nWR" } } } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 57 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nWR } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/zyd/FPGA/synplify/" { { 0 { 0 ""} 0 101 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1492053412583 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "nE1 3.3-V LVCMOS C8 " "Pin nE1 uses I/O standard 3.3-V LVCMOS at C8" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { nE1 } } } { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "nE1" } } } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 56 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nE1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/zyd/FPGA/synplify/" { { 0 { 0 ""} 0 100 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1492053412583 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "nADV 3.3-V LVCMOS A10 " "Pin nADV uses I/O standard 3.3-V LVCMOS at A10" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { nADV } } } { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "nADV" } } } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 55 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nADV } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/zyd/FPGA/synplify/" { { 0 { 0 ""} 0 99 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1492053412583 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADDRH\[24\] 3.3-V LVCMOS A9 " "Pin ADDRH\[24\] uses I/O standard 3.3-V LVCMOS at A9" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { ADDRH[24] } } } { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ADDRH\[24\]" } } } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 53 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRH[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/zyd/FPGA/synplify/" { { 0 { 0 ""} 0 32 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1492053412583 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADDRH\[23\] 3.3-V LVCMOS B10 " "Pin ADDRH\[23\] uses I/O standard 3.3-V LVCMOS at B10" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { ADDRH[23] } } } { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ADDRH\[23\]" } } } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 53 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRH[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/zyd/FPGA/synplify/" { { 0 { 0 ""} 0 31 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1492053412583 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADDRH\[22\] 3.3-V LVCMOS B12 " "Pin ADDRH\[22\] uses I/O standard 3.3-V LVCMOS at B12" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { ADDRH[22] } } } { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ADDRH\[22\]" } } } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 53 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRH[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/zyd/FPGA/synplify/" { { 0 { 0 ""} 0 30 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1492053412583 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADDRH\[21\] 3.3-V LVCMOS A12 " "Pin ADDRH\[21\] uses I/O standard 3.3-V LVCMOS at A12" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { ADDRH[21] } } } { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ADDRH\[21\]" } } } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 53 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRH[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/zyd/FPGA/synplify/" { { 0 { 0 ""} 0 29 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1492053412583 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADDRH\[20\] 3.3-V LVCMOS B11 " "Pin ADDRH\[20\] uses I/O standard 3.3-V LVCMOS at B11" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { ADDRH[20] } } } { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ADDRH\[20\]" } } } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 53 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRH[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/zyd/FPGA/synplify/" { { 0 { 0 ""} 0 28 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1492053412583 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADDRH\[19\] 3.3-V LVCMOS A11 " "Pin ADDRH\[19\] uses I/O standard 3.3-V LVCMOS at A11" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { ADDRH[19] } } } { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ADDRH\[19\]" } } } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 53 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRH[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/zyd/FPGA/synplify/" { { 0 { 0 ""} 0 27 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1492053412583 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADDRH\[18\] 3.3-V LVCMOS B5 " "Pin ADDRH\[18\] uses I/O standard 3.3-V LVCMOS at B5" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { ADDRH[18] } } } { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ADDRH\[18\]" } } } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 53 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRH[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/zyd/FPGA/synplify/" { { 0 { 0 ""} 0 26 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1492053412583 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADDRH\[17\] 3.3-V LVCMOS A5 " "Pin ADDRH\[17\] uses I/O standard 3.3-V LVCMOS at A5" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { ADDRH[17] } } } { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ADDRH\[17\]" } } } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 53 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRH[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/zyd/FPGA/synplify/" { { 0 { 0 ""} 0 25 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1492053412583 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADDRH\[16\] 3.3-V LVCMOS C6 " "Pin ADDRH\[16\] uses I/O standard 3.3-V LVCMOS at C6" {  } { { "d:/altera/13.1/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/13.1/quartus/bin/pin_planner.ppl" { ADDRH[16] } } } { "d:/altera/13.1/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/13.1/quartus/bin/Assignment Editor.qase" 1 { { 0 "ADDRH\[16\]" } } } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 53 0 0 } } { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADDRH[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/zyd/FPGA/synplify/" { { 0 { 0 ""} 0 24 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1492053412583 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1492053412583 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/zyd/FPGA/synplify/proj_1.fit.smsg " "Generated suppressed messages file F:/zyd/FPGA/synplify/proj_1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1492053412687 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "613 " "Peak virtual memory: 613 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1492053413192 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 13 11:16:53 2017 " "Processing ended: Thu Apr 13 11:16:53 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1492053413192 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1492053413192 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1492053413192 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1492053413192 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1492053417057 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.4 Build 182 03/12/2014 SJ Full Version " "Version 13.1.4 Build 182 03/12/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1492053417057 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 13 11:16:56 2017 " "Processing started: Thu Apr 13 11:16:56 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1492053417057 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1492053417057 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off proj_1 -c proj_1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off proj_1 -c proj_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1492053417058 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1492053418114 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1492053418137 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "359 " "Peak virtual memory: 359 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1492053418619 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 13 11:16:58 2017 " "Processing ended: Thu Apr 13 11:16:58 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1492053418619 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1492053418619 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1492053418619 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1492053418619 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1492053419258 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1492053420851 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.4 Build 182 03/12/2014 SJ Full Version " "Version 13.1.4 Build 182 03/12/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1492053420852 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 13 11:17:00 2017 " "Processing started: Thu Apr 13 11:17:00 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1492053420852 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1492053420852 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta proj_1 -c proj_1 " "Command: quartus_sta proj_1 -c proj_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1492053420852 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1492053420960 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1492053421133 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1492053421207 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1492053421207 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "16 " "TimeQuest Timing Analyzer is analyzing 16 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1492053421492 ""}
{ "Info" "ISTA_SDC_FOUND" "proj_1.scf " "Reading SDC File: 'proj_1.scf'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1492053421580 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "IntF\|nWR (Rise) IntF\|nWR (Rise) setup and hold " "From IntF\|nWR (Rise) to IntF\|nWR (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1492053421585 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "IntF\|nWR (Fall) IntF\|nWR (Rise) setup and hold " "From IntF\|nWR (Fall) to IntF\|nWR (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1492053421585 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1492053421585 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1492053421586 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1492053421628 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1492053421630 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1492053421637 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1492053421639 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 6.143 " "Worst-case recovery slack is 6.143" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.143               0.000 IntF\|nWR  " "    6.143               0.000 IntF\|nWR " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421642 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1492053421642 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.338 " "Worst-case removal slack is 1.338" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421645 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.338               0.000 IntF\|nWR  " "    1.338               0.000 IntF\|nWR " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421645 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1492053421645 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.537 " "Worst-case minimum pulse width slack is 9.537" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.537               0.000 IntF\|nWR  " "    9.537               0.000 IntF\|nWR " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421648 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.891               0.000 IntF\|nADV  " "    9.891               0.000 IntF\|nADV " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421648 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1492053421648 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 6.143 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 6.143" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{IntF\|nWR\}\] " "-to_clock \[get_clocks \{IntF\|nWR\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421722 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421722 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421722 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421722 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 6.143  " "Path #1: Recovery slack is 6.143 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421723 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : nWR " "From Node    : nWR" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421723 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : width\[0\] " "To Node      : width\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421723 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : IntF\|nWR (INVERTED) " "Launch Clock : IntF\|nWR (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421723 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : IntF\|nWR " "Latch Clock  : IntF\|nWR" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421723 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421723 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421723 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421723 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421723 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421723 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421723 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000      0.000  F        clock network delay " "    10.000      0.000  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421723 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000      0.000  F        nWR " "    10.000      0.000  F        nWR" {  } { { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nWR } "NODE_NAME" } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 57 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421723 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000      0.000 FF    IC  nWR_in\|i " "    10.000      0.000 FF    IC  nWR_in\|i" {  } { { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nWR_in } "NODE_NAME" } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 1220 3 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421723 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.837      0.837 FF  CELL  nWR_in\|o " "    10.837      0.837 FF  CELL  nWR_in\|o" {  } { { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { G_105 } "NODE_NAME" } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 138 13 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421723 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.612      4.775 FF    IC  sys_rst_cZ\|datab " "    15.612      4.775 FF    IC  sys_rst_cZ\|datab" {  } { { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sys_rst_cZ } "NODE_NAME" } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 972 3 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421723 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.008      0.396 FF  CELL  sys_rst_cZ\|combout " "    16.008      0.396 FF  CELL  sys_rst_cZ\|combout" {  } { { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sys_rst } "NODE_NAME" } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 152 15 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421723 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.535      1.527 FF    IC  width_0_\|clrn " "    17.535      1.527 FF    IC  width_0_\|clrn" {  } { { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { width_0_ } "NODE_NAME" } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 799 3 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421723 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.460      0.925 FF  CELL  width\[0\] " "    18.460      0.925 FF  CELL  width\[0\]" {  } { { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { width[0] } "NODE_NAME" } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 93 19 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421723 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421723 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421723 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421723 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421723 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421723 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421723 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.582      4.582  R        clock network delay " "    24.582      4.582  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421723 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.603      0.021     uTsu  width\[0\] " "    24.603      0.021     uTsu  width\[0\]" {  } { { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { width[0] } "NODE_NAME" } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 93 19 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421723 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421723 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    18.460 " "Data Arrival Time  :    18.460" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421723 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    24.603 " "Data Required Time :    24.603" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421723 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     6.143  " "Slack              :     6.143 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421723 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421723 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421723 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421723 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.338 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.338" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{IntF\|nWR\}\] " "-to_clock \[get_clocks \{IntF\|nWR\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421726 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421726 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421726 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421726 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.338  " "Path #1: Removal slack is 1.338 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421726 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : nWR " "From Node    : nWR" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421726 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : width\[1\] " "To Node      : width\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421726 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : IntF\|nWR " "Launch Clock : IntF\|nWR" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421726 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : IntF\|nWR " "Latch Clock  : IntF\|nWR" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421726 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421726 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421726 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421726 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421726 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421726 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421726 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421726 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        nWR " "     0.000      0.000  R        nWR" {  } { { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nWR } "NODE_NAME" } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 57 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421726 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000 RR    IC  nWR_in\|i " "     0.000      0.000 RR    IC  nWR_in\|i" {  } { { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nWR_in } "NODE_NAME" } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 1220 3 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421726 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.728      0.728 RR  CELL  nWR_in\|o " "     0.728      0.728 RR  CELL  nWR_in\|o" {  } { { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { G_105 } "NODE_NAME" } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 138 13 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421726 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.242      4.514 RR    IC  sys_rst_cZ\|datab " "     5.242      4.514 RR    IC  sys_rst_cZ\|datab" {  } { { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sys_rst_cZ } "NODE_NAME" } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 972 3 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421726 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.613      0.371 RR  CELL  sys_rst_cZ\|combout " "     5.613      0.371 RR  CELL  sys_rst_cZ\|combout" {  } { { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sys_rst } "NODE_NAME" } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 152 15 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421726 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.108      0.495 RR    IC  width_1_\|clrn " "     6.108      0.495 RR    IC  width_1_\|clrn" {  } { { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { width_1_ } "NODE_NAME" } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 785 3 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421726 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.970      0.862 RR  CELL  width\[1\] " "     6.970      0.862 RR  CELL  width\[1\]" {  } { { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { width[1] } "NODE_NAME" } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 93 19 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421726 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421726 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421726 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421726 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421726 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421726 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421726 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.420      5.420  R        clock network delay " "     5.420      5.420  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421726 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.632      0.212      uTh  width\[1\] " "     5.632      0.212      uTh  width\[1\]" {  } { { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { width[1] } "NODE_NAME" } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 93 19 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421726 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421726 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     6.970 " "Data Arrival Time  :     6.970" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421726 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     5.632 " "Data Required Time :     5.632" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421726 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.338  " "Slack              :     1.338 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421726 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421726 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421726 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421726 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 9.537 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 9.537" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{IntF\|nWR\}\] " "Targets: \[get_clocks \{IntF\|nWR\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421729 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421729 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421729 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421729 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 9.537  " "Path #1: slack is 9.537 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421729 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : width\[0\] " "Node             : width\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421729 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : IntF\|nWR " "Clock            : IntF\|nWR" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421729 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421729 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421729 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421729 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421729 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421729 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421729 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421729 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000           source latency " "    10.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421729 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000           nWR " "    10.000      0.000           nWR" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421729 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000 FF    IC  nWR_in\|i " "    10.000      0.000 FF    IC  nWR_in\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421729 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.837      0.837 FF  CELL  nWR_in\|o " "    10.837      0.837 FF  CELL  nWR_in\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421729 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    14.433      3.596 FF    IC  width_0_\|clk " "    14.433      3.596 FF    IC  width_0_\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421729 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    15.051      0.618 FF  CELL  width\[0\] " "    15.051      0.618 FF  CELL  width\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421729 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421729 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421729 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421729 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421729 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421729 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421729 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           source latency " "    20.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421729 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           nWR " "    20.000      0.000           nWR" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421729 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000 RR    IC  nWR_in\|i " "    20.000      0.000 RR    IC  nWR_in\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421729 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.728      0.728 RR  CELL  nWR_in\|o " "    20.728      0.728 RR  CELL  nWR_in\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421729 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    23.964      3.236 RR    IC  width_0_\|clk " "    23.964      3.236 RR    IC  width_0_\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421729 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    24.582      0.618 RR  CELL  width\[0\] " "    24.582      0.618 RR  CELL  width\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421729 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    24.776      0.194           clock pessimism removed " "    24.776      0.194           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421729 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421729 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.188 " "Required Width   :     0.188" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421729 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     9.725 " "Actual Width     :     9.725" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421729 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     9.537 " "Slack            :     9.537" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421729 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421729 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421729 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421729 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 9.891 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 9.891" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{IntF\|nADV\}\] " "Targets: \[get_clocks \{IntF\|nADV\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421731 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421731 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421731 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421731 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 9.891  " "Path #1: slack is 9.891 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421731 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : nADV_in\|o " "Node             : nADV_in\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421731 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : IntF\|nADV " "Clock            : IntF\|nADV" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421731 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421731 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421731 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421731 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421731 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421731 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421731 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421731 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000           source latency " "    10.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421731 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000           nADV " "    10.000      0.000           nADV" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421731 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000 FF    IC  nADV_in\|i " "    10.000      0.000 FF    IC  nADV_in\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421731 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.837      0.837 FF  CELL  nADV_in\|o " "    10.837      0.837 FF  CELL  nADV_in\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421731 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421731 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421731 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421731 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421731 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421731 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421731 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           source latency " "    20.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421731 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           nADV " "    20.000      0.000           nADV" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421731 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000 RR    IC  nADV_in\|i " "    20.000      0.000 RR    IC  nADV_in\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421731 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.728      0.728 RR  CELL  nADV_in\|o " "    20.728      0.728 RR  CELL  nADV_in\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421731 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421731 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.000 " "Required Width   :     0.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421731 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     9.891 " "Actual Width     :     9.891" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421731 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     9.891 " "Slack            :     9.891" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421731 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421731 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421731 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053421731 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1492053421738 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1492053421788 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1492053422533 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "IntF\|nWR (Rise) IntF\|nWR (Rise) setup and hold " "From IntF\|nWR (Rise) to IntF\|nWR (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1492053422618 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "IntF\|nWR (Fall) IntF\|nWR (Rise) setup and hold " "From IntF\|nWR (Fall) to IntF\|nWR (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1492053422618 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1492053422618 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1492053422619 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1492053422629 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1492053422635 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 6.652 " "Worst-case recovery slack is 6.652" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.652               0.000 IntF\|nWR  " "    6.652               0.000 IntF\|nWR " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422643 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1492053422643 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.295 " "Worst-case removal slack is 1.295" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.295               0.000 IntF\|nWR  " "    1.295               0.000 IntF\|nWR " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422651 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1492053422651 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.653 " "Worst-case minimum pulse width slack is 9.653" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.653               0.000 IntF\|nWR  " "    9.653               0.000 IntF\|nWR " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422657 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.886               0.000 IntF\|nADV  " "    9.886               0.000 IntF\|nADV " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422657 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1492053422657 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 6.652 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 6.652" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{IntF\|nWR\}\] " "-to_clock \[get_clocks \{IntF\|nWR\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422747 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422747 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422747 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422747 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 6.652  " "Path #1: Recovery slack is 6.652 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422747 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : nWR " "From Node    : nWR" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422747 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : width\[0\] " "To Node      : width\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422747 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : IntF\|nWR (INVERTED) " "Launch Clock : IntF\|nWR (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422747 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : IntF\|nWR " "Latch Clock  : IntF\|nWR" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422747 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422747 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422747 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422747 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422747 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422747 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422747 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000      0.000  F        clock network delay " "    10.000      0.000  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422747 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000      0.000  F        nWR " "    10.000      0.000  F        nWR" {  } { { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nWR } "NODE_NAME" } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 57 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422747 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000      0.000 FF    IC  nWR_in\|i " "    10.000      0.000 FF    IC  nWR_in\|i" {  } { { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nWR_in } "NODE_NAME" } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 1220 3 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422747 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.806      0.806 FF  CELL  nWR_in\|o " "    10.806      0.806 FF  CELL  nWR_in\|o" {  } { { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { G_105 } "NODE_NAME" } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 138 13 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422747 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.948      4.142 FF    IC  sys_rst_cZ\|datab " "    14.948      4.142 FF    IC  sys_rst_cZ\|datab" {  } { { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sys_rst_cZ } "NODE_NAME" } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 972 3 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422747 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.299      0.351 FF  CELL  sys_rst_cZ\|combout " "    15.299      0.351 FF  CELL  sys_rst_cZ\|combout" {  } { { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sys_rst } "NODE_NAME" } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 152 15 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422747 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.666      1.367 FF    IC  width_0_\|clrn " "    16.666      1.367 FF    IC  width_0_\|clrn" {  } { { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { width_0_ } "NODE_NAME" } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 799 3 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422747 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.489      0.823 FF  CELL  width\[0\] " "    17.489      0.823 FF  CELL  width\[0\]" {  } { { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { width[0] } "NODE_NAME" } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 93 19 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422747 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422747 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422747 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422747 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422747 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422747 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422747 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.119      4.119  R        clock network delay " "    24.119      4.119  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422747 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.141      0.022     uTsu  width\[0\] " "    24.141      0.022     uTsu  width\[0\]" {  } { { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { width[0] } "NODE_NAME" } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 93 19 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422747 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422747 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    17.489 " "Data Arrival Time  :    17.489" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422747 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    24.141 " "Data Required Time :    24.141" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422747 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     6.652  " "Slack              :     6.652 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422747 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422747 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422747 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422747 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.295 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.295" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{IntF\|nWR\}\] " "-to_clock \[get_clocks \{IntF\|nWR\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422750 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422750 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.295  " "Path #1: Removal slack is 1.295 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : nWR " "From Node    : nWR" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : width\[1\] " "To Node      : width\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : IntF\|nWR " "Launch Clock : IntF\|nWR" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : IntF\|nWR " "Latch Clock  : IntF\|nWR" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        nWR " "     0.000      0.000  R        nWR" {  } { { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nWR } "NODE_NAME" } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 57 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000 RR    IC  nWR_in\|i " "     0.000      0.000 RR    IC  nWR_in\|i" {  } { { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nWR_in } "NODE_NAME" } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 1220 3 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.710      0.710 RR  CELL  nWR_in\|o " "     0.710      0.710 RR  CELL  nWR_in\|o" {  } { { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { G_105 } "NODE_NAME" } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 138 13 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.804      4.094 RR    IC  sys_rst_cZ\|datab " "     4.804      4.094 RR    IC  sys_rst_cZ\|datab" {  } { { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sys_rst_cZ } "NODE_NAME" } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 972 3 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.144      0.340 RR  CELL  sys_rst_cZ\|combout " "     5.144      0.340 RR  CELL  sys_rst_cZ\|combout" {  } { { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sys_rst } "NODE_NAME" } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 152 15 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.626      0.482 RR    IC  width_1_\|clrn " "     5.626      0.482 RR    IC  width_1_\|clrn" {  } { { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { width_1_ } "NODE_NAME" } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 785 3 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.413      0.787 RR  CELL  width\[1\] " "     6.413      0.787 RR  CELL  width\[1\]" {  } { { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { width[1] } "NODE_NAME" } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 93 19 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.923      4.923  R        clock network delay " "     4.923      4.923  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.118      0.195      uTh  width\[1\] " "     5.118      0.195      uTh  width\[1\]" {  } { { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { width[1] } "NODE_NAME" } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 93 19 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     6.413 " "Data Arrival Time  :     6.413" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     5.118 " "Data Required Time :     5.118" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.295  " "Slack              :     1.295 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422750 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422750 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 9.653 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 9.653" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{IntF\|nWR\}\] " "Targets: \[get_clocks \{IntF\|nWR\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422753 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422753 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422753 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422753 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 9.653  " "Path #1: slack is 9.653 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422753 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : width\[0\] " "Node             : width\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422753 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : IntF\|nWR " "Clock            : IntF\|nWR" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422753 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422753 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422753 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422753 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422753 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422753 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422753 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422753 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000           source latency " "    10.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422753 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000           nWR " "    10.000      0.000           nWR" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422753 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000 FF    IC  nWR_in\|i " "    10.000      0.000 FF    IC  nWR_in\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422753 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.806      0.806 FF  CELL  nWR_in\|o " "    10.806      0.806 FF  CELL  nWR_in\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422753 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.894      3.088 FF    IC  width_0_\|clk " "    13.894      3.088 FF    IC  width_0_\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422753 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    14.452      0.558 FF  CELL  width\[0\] " "    14.452      0.558 FF  CELL  width\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422753 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422753 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422753 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422753 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422753 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422753 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422753 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           source latency " "    20.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422753 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           nWR " "    20.000      0.000           nWR" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422753 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000 RR    IC  nWR_in\|i " "    20.000      0.000 RR    IC  nWR_in\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422753 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.710      0.710 RR  CELL  nWR_in\|o " "    20.710      0.710 RR  CELL  nWR_in\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422753 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    23.551      2.841 RR    IC  width_0_\|clk " "    23.551      2.841 RR    IC  width_0_\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422753 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    24.119      0.568 RR  CELL  width\[0\] " "    24.119      0.568 RR  CELL  width\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422753 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    24.289      0.170           clock pessimism removed " "    24.289      0.170           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422753 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422753 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.184 " "Required Width   :     0.184" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422753 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     9.837 " "Actual Width     :     9.837" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422753 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     9.653 " "Slack            :     9.653" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422753 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422753 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422753 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422753 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 9.886 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 9.886" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{IntF\|nADV\}\] " "Targets: \[get_clocks \{IntF\|nADV\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422755 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422755 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422755 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422755 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 9.886  " "Path #1: slack is 9.886 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422755 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : lpm_latch:ADDRL_4_\|latches\[0\] " "Node             : lpm_latch:ADDRL_4_\|latches\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422755 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : IntF\|nADV " "Clock            : IntF\|nADV" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422755 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422755 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422755 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422755 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422755 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422755 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422755 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422755 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422755 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           nADV " "     0.000      0.000           nADV" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422755 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000 RR    IC  nADV_in\|i " "     0.000      0.000 RR    IC  nADV_in\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422755 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.710      0.710 RR  CELL  nADV_in\|o " "     0.710      0.710 RR  CELL  nADV_in\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422755 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.449      1.739 RR    IC  ADDRL_4_\|latches\[0\]\|datac " "     2.449      1.739 RR    IC  ADDRL_4_\|latches\[0\]\|datac" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422755 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.728      0.279 RR  CELL  lpm_latch:ADDRL_4_\|latches\[0\] " "     2.728      0.279 RR  CELL  lpm_latch:ADDRL_4_\|latches\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422755 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422755 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422755 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422755 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422755 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422755 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422755 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000           source latency " "    10.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422755 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000           nADV " "    10.000      0.000           nADV" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422755 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000 FF    IC  nADV_in\|i " "    10.000      0.000 FF    IC  nADV_in\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422755 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.806      0.806 FF  CELL  nADV_in\|o " "    10.806      0.806 FF  CELL  nADV_in\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422755 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.276      1.470 FF    IC  ADDRL_4_\|latches\[0\]\|datac " "    12.276      1.470 FF    IC  ADDRL_4_\|latches\[0\]\|datac" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422755 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.535      0.259 FF  CELL  lpm_latch:ADDRL_4_\|latches\[0\] " "    12.535      0.259 FF  CELL  lpm_latch:ADDRL_4_\|latches\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422755 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.614      0.079           clock pessimism removed " "    12.614      0.079           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422755 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422755 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.000 " "Required Width   :     0.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422755 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     9.886 " "Actual Width     :     9.886" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422755 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     9.886 " "Slack            :     9.886" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422755 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422755 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422755 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053422755 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1492053422757 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "IntF\|nWR (Rise) IntF\|nWR (Rise) setup and hold " "From IntF\|nWR (Rise) to IntF\|nWR (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1492053423076 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "IntF\|nWR (Fall) IntF\|nWR (Rise) setup and hold " "From IntF\|nWR (Fall) to IntF\|nWR (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1492053423076 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1492053423076 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1492053423085 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1492053423094 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 7.496 " "Worst-case recovery slack is 7.496" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423103 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.496               0.000 IntF\|nWR  " "    7.496               0.000 IntF\|nWR " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423103 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1492053423103 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.513 " "Worst-case removal slack is 0.513" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.513               0.000 IntF\|nWR  " "    0.513               0.000 IntF\|nWR " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423112 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1492053423112 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.032 " "Worst-case minimum pulse width slack is 9.032" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.032               0.000 IntF\|nWR  " "    9.032               0.000 IntF\|nWR " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.319               0.000 IntF\|nADV  " "    9.319               0.000 IntF\|nADV " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423120 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1492053423120 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 7.496 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 7.496" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{IntF\|nWR\}\] " "-to_clock \[get_clocks \{IntF\|nWR\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423223 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423223 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 7.496  " "Path #1: Recovery slack is 7.496 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : nWR " "From Node    : nWR" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : width\[0\] " "To Node      : width\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : IntF\|nWR (INVERTED) " "Launch Clock : IntF\|nWR (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : IntF\|nWR " "Latch Clock  : IntF\|nWR" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000      0.000  F        clock network delay " "    10.000      0.000  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000      0.000  F        nWR " "    10.000      0.000  F        nWR" {  } { { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nWR } "NODE_NAME" } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 57 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000      0.000 FF    IC  nWR_in\|i " "    10.000      0.000 FF    IC  nWR_in\|i" {  } { { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nWR_in } "NODE_NAME" } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 1220 3 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.764      0.764 FF  CELL  nWR_in\|o " "    10.764      0.764 FF  CELL  nWR_in\|o" {  } { { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { G_105 } "NODE_NAME" } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 138 13 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.186      2.422 FF    IC  sys_rst_cZ\|datab " "    13.186      2.422 FF    IC  sys_rst_cZ\|datab" {  } { { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sys_rst_cZ } "NODE_NAME" } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 972 3 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.362      0.176 FF  CELL  sys_rst_cZ\|combout " "    13.362      0.176 FF  CELL  sys_rst_cZ\|combout" {  } { { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sys_rst } "NODE_NAME" } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 152 15 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.124      0.762 FF    IC  width_0_\|clrn " "    14.124      0.762 FF    IC  width_0_\|clrn" {  } { { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { width_0_ } "NODE_NAME" } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 799 3 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.552      0.428 FF  CELL  width\[0\] " "    14.552      0.428 FF  CELL  width\[0\]" {  } { { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { width[0] } "NODE_NAME" } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 93 19 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.041      2.041  R        clock network delay " "    22.041      2.041  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.048      0.007     uTsu  width\[0\] " "    22.048      0.007     uTsu  width\[0\]" {  } { { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { width[0] } "NODE_NAME" } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 93 19 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    14.552 " "Data Arrival Time  :    14.552" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    22.048 " "Data Required Time :    22.048" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     7.496  " "Slack              :     7.496 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423223 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423223 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423223 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.513 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.513" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{IntF\|nWR\}\] " "-to_clock \[get_clocks \{IntF\|nWR\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423226 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423226 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423226 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423226 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.513  " "Path #1: Removal slack is 0.513 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : nWR " "From Node    : nWR" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : width\[1\] " "To Node      : width\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : IntF\|nWR " "Launch Clock : IntF\|nWR" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : IntF\|nWR " "Latch Clock  : IntF\|nWR" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        clock network delay " "     0.000      0.000  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000  R        nWR " "     0.000      0.000  R        nWR" {  } { { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nWR } "NODE_NAME" } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 57 0 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000 RR    IC  nWR_in\|i " "     0.000      0.000 RR    IC  nWR_in\|i" {  } { { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { nWR_in } "NODE_NAME" } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 1220 3 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.213      0.213 RR  CELL  nWR_in\|o " "     0.213      0.213 RR  CELL  nWR_in\|o" {  } { { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { G_105 } "NODE_NAME" } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 138 13 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.288      2.075 RR    IC  sys_rst_cZ\|datab " "     2.288      2.075 RR    IC  sys_rst_cZ\|datab" {  } { { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sys_rst_cZ } "NODE_NAME" } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 972 3 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.442      0.154 RR  CELL  sys_rst_cZ\|combout " "     2.442      0.154 RR  CELL  sys_rst_cZ\|combout" {  } { { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { sys_rst } "NODE_NAME" } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 152 15 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.625      0.183 RR    IC  width_1_\|clrn " "     2.625      0.183 RR    IC  width_1_\|clrn" {  } { { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { width_1_ } "NODE_NAME" } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 785 3 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.999      0.374 RR  CELL  width\[1\] " "     2.999      0.374 RR  CELL  width\[1\]" {  } { { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { width[1] } "NODE_NAME" } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 93 19 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.402      2.402  R        clock network delay " "     2.402      2.402  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.486      0.084      uTh  width\[1\] " "     2.486      0.084      uTh  width\[1\]" {  } { { "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/13.1/quartus/bin/TimingClosureFloorplan.fld" "" "" { width[1] } "NODE_NAME" } } { "proj_1.vqm" "" { Text "F:/zyd/FPGA/synplify/proj_1.vqm" 93 19 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.999 " "Data Arrival Time  :     2.999" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.486 " "Data Required Time :     2.486" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.513  " "Slack              :     0.513 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423227 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423227 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423227 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 9.032 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 9.032" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{IntF\|nWR\}\] " "Targets: \[get_clocks \{IntF\|nWR\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423229 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423229 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423229 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423229 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 9.032  " "Path #1: slack is 9.032 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423229 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : width\[10\] " "Node             : width\[10\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423229 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : IntF\|nWR " "Clock            : IntF\|nWR" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423229 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423229 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423229 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423229 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423229 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423229 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423229 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423229 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000           source latency " "    10.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423229 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000           nWR " "    10.000      0.000           nWR" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423229 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000 FF    IC  nWR_in\|i " "    10.000      0.000 FF    IC  nWR_in\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423229 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.764      0.764 FF  CELL  nWR_in\|o " "    10.764      0.764 FF  CELL  nWR_in\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423229 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.895      2.131 FF    IC  width_10_\|clk " "    12.895      2.131 FF    IC  width_10_\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423229 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    13.186      0.291 FF  CELL  width\[10\] " "    13.186      0.291 FF  CELL  width\[10\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423229 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423229 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423229 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423229 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423229 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423229 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423229 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           source latency " "    20.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423229 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           nWR " "    20.000      0.000           nWR" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423229 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000 RR    IC  nWR_in\|i " "    20.000      0.000 RR    IC  nWR_in\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423229 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.213      0.213 RR  CELL  nWR_in\|o " "    20.213      0.213 RR  CELL  nWR_in\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423229 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    22.028      1.815 RR    IC  width_10_\|clk " "    22.028      1.815 RR    IC  width_10_\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423229 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    22.301      0.273 RR  CELL  width\[10\] " "    22.301      0.273 RR  CELL  width\[10\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423229 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    22.402      0.101           clock pessimism removed " "    22.402      0.101           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423229 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423229 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.184 " "Required Width   :     0.184" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423229 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     9.216 " "Actual Width     :     9.216" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423229 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     9.032 " "Slack            :     9.032" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423229 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423229 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423229 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423229 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 9.319 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 9.319" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{IntF\|nADV\}\] " "Targets: \[get_clocks \{IntF\|nADV\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423231 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423231 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423231 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423231 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 9.319  " "Path #1: slack is 9.319 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423231 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : ADDRL_1_\|latches\[0\]\|datac " "Node             : ADDRL_1_\|latches\[0\]\|datac" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423231 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : IntF\|nADV " "Clock            : IntF\|nADV" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423231 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423231 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423231 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423231 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423231 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423231 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423231 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423231 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000           source latency " "    10.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423231 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000           nADV " "    10.000      0.000           nADV" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423231 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000 FF    IC  nADV_in\|i " "    10.000      0.000 FF    IC  nADV_in\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423231 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.764      0.764 FF  CELL  nADV_in\|o " "    10.764      0.764 FF  CELL  nADV_in\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423231 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    11.703      0.939 FF    IC  ADDRL_1_\|latches\[0\]\|datac " "    11.703      0.939 FF    IC  ADDRL_1_\|latches\[0\]\|datac" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423231 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423231 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423231 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423231 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423231 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423231 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423231 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           source latency " "    20.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423231 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           nADV " "    20.000      0.000           nADV" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423231 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000 RR    IC  nADV_in\|i " "    20.000      0.000 RR    IC  nADV_in\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423231 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.213      0.213 RR  CELL  nADV_in\|o " "    20.213      0.213 RR  CELL  nADV_in\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423231 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.986      0.773 RR    IC  ADDRL_1_\|latches\[0\]\|datac " "    20.986      0.773 RR    IC  ADDRL_1_\|latches\[0\]\|datac" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423231 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    21.022      0.036           clock pessimism removed " "    21.022      0.036           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423231 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423231 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.000 " "Required Width   :     0.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423231 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     9.319 " "Actual Width     :     9.319" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423231 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     9.319 " "Slack            :     9.319" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423231 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423231 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423231 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1492053423231 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1492053423872 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1492053423874 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 10 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "389 " "Peak virtual memory: 389 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1492053424026 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 13 11:17:04 2017 " "Processing ended: Thu Apr 13 11:17:04 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1492053424026 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1492053424026 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1492053424026 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1492053424026 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1492053426818 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.4 Build 182 03/12/2014 SJ Full Version " "Version 13.1.4 Build 182 03/12/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1492053426818 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 13 11:17:06 2017 " "Processing started: Thu Apr 13 11:17:06 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1492053426818 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1492053426818 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off proj_1 -c proj_1 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off proj_1 -c proj_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1492053426818 ""}
{ "Warning" "WQNETO_NO_OUTPUT_FILES" "" "Can't generate output files. Specify command-line options to generate output files, or update EDA tool settings using GUI or Tcl script." {  } {  } 0 199027 "Can't generate output files. Specify command-line options to generate output files, or update EDA tool settings using GUI or Tcl script." 0 0 "Quartus II" 0 -1 1492053427164 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "324 " "Peak virtual memory: 324 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1492053427199 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 13 11:17:07 2017 " "Processing ended: Thu Apr 13 11:17:07 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1492053427199 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1492053427199 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1492053427199 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1492053427199 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 20 s " "Quartus II Full Compilation was successful. 0 errors, 20 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1492053427844 ""}
