
---------- Begin Simulation Statistics ----------
final_tick                                 3884535500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 102552                       # Simulator instruction rate (inst/s)
host_mem_usage                                 888532                       # Number of bytes of host memory used
host_op_rate                                   113628                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    97.51                       # Real time elapsed on the host
host_tick_rate                               39836497                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000005                       # Number of instructions simulated
sim_ops                                      11080069                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003885                       # Number of seconds simulated
sim_ticks                                  3884535500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.746631                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 1138525                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1141417                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             30865                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1833348                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              30789                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           31332                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              543                       # Number of indirect misses.
system.cpu.branchPred.lookups                 2336111                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  105420                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          125                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   4089729                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  4019503                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             30401                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    2158599                       # Number of branches committed
system.cpu.commit.bw_lim_events                495577                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls            4140                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          479944                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts             10019045                       # Number of instructions committed
system.cpu.commit.committedOps               11099109                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      7325885                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.515054                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.360631                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      3690619     50.38%     50.38% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1564705     21.36%     71.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       619122      8.45%     80.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       358648      4.90%     85.08% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       197184      2.69%     87.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       115468      1.58%     89.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       102410      1.40%     90.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       182152      2.49%     93.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       495577      6.76%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      7325885                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                98924                       # Number of function calls committed.
system.cpu.commit.int_insts                   9757362                       # Number of committed integer instructions.
system.cpu.commit.loads                       1803847                       # Number of loads committed
system.cpu.commit.membars                        4121                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          185      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          7895311     71.13%     71.14% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           38813      0.35%     71.49% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            10452      0.09%     71.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           5112      0.05%     71.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              6      0.00%     71.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     71.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult            15      0.00%     71.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc           21      0.00%     71.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              9      0.00%     71.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc         18270      0.16%     71.79% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     71.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             433      0.00%     71.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     71.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             647      0.01%     71.80% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp             598      0.01%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            526      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     71.81% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1803847     16.25%     88.06% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1324864     11.94%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          11099109                       # Class of committed instruction
system.cpu.commit.refs                        3128711                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                     80890                       # Number of committed Vector instructions.
system.cpu.committedInsts                    10000005                       # Number of Instructions Simulated
system.cpu.committedOps                      11080069                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.776907                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.776907                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                868042                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   472                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved              1131357                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts               11815772                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  4069471                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   2386001                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  30613                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  1686                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                 43827                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                     2336111                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1840877                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       3101387                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 14427                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                       10757213                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                   62154                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.300694                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            4265490                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1274734                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.384620                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            7397954                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.608499                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.718282                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  4893116     66.14%     66.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   358034      4.84%     70.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   337019      4.56%     75.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   283619      3.83%     79.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   257361      3.48%     82.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   216811      2.93%     85.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   185854      2.51%     88.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   141069      1.91%     90.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   725071      9.80%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              7397954                       # Number of instructions fetched each cycle (Total)
system.cpu.icache.prefetcher.num_hwpf_issued       866856                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit      4498603                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified      5966795                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull        13123                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage      17159404                       # number of prefetches that crossed the page
system.cpu.idleCycles                          371119                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                31746                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2221296                       # Number of branches executed
system.cpu.iew.exec_nop                         20143                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.476869                       # Inst execution rate
system.cpu.iew.exec_refs                      3305205                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1343872                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   47052                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               1891055                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               4162                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             51815                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1357757                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            11579297                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               1961333                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             56551                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              11473905                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    109                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   736                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  30613                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   907                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads           139383                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses         1650                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          158                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads       105311                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads        87202                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        32893                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            158                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        17072                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          14674                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  10000074                       # num instructions consuming a value
system.cpu.iew.wb_count                      11346302                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.565847                       # average fanout of values written-back
system.cpu.iew.wb_producers                   5658516                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.460445                       # insts written-back per cycle
system.cpu.iew.wb_sent                       11351178                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 12974192                       # number of integer regfile reads
system.cpu.int_regfile_writes                 8124773                       # number of integer regfile writes
system.cpu.ipc                               1.287155                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.287155                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               215      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               8125335     70.47%     70.47% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                39325      0.34%     70.81% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 10454      0.09%     70.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                5113      0.04%     70.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   7      0.00%     70.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     70.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                 16      0.00%     70.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc              22      0.00%     70.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   9      0.00%     70.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc              21622      0.19%     71.13% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  1      0.00%     71.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  518      0.00%     71.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     71.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  763      0.01%     71.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                  688      0.01%     71.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     71.15% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 569      0.00%     71.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     71.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     71.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     71.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     71.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     71.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     71.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     71.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     71.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     71.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     71.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     71.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     71.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     71.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     71.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     71.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     71.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     71.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     71.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     71.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     71.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     71.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     71.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     71.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     71.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     71.16% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1978276     17.16%     88.31% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1347527     11.69%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               11530460                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      161847                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014036                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   50593     31.26%     31.26% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                   2791      1.72%     32.98% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     32.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     32.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     32.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     32.98% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                   16      0.01%     32.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 1      0.00%     32.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                    37      0.02%     33.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    1      0.00%     33.02% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     33.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     33.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     33.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      2      0.00%     33.02% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                     26      0.02%     33.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     33.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     33.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     33.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     33.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     33.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     33.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     33.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     33.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     33.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     33.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     33.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     33.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     33.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     33.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     33.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     33.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     33.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     33.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     33.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     33.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     33.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     33.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     33.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     33.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     33.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     33.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     33.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     33.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     33.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     33.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     33.04% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  29730     18.37%     51.40% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 78650     48.60%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               11597367                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           30444146                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     11263192                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          11944052                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   11554992                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  11530460                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                4162                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          479057                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              3949                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             22                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       299263                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       7397954                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.558601                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.977919                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             3396774     45.92%     45.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1239144     16.75%     62.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              777123     10.50%     73.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              688101      9.30%     82.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              541389      7.32%     89.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              321761      4.35%     94.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              237786      3.21%     97.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               95318      1.29%     98.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              100558      1.36%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         7397954                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.484149                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                  94725                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads             180520                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses        83110                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes             94312                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads             92936                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            66895                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              1891055                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1357757                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 7894330                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  21648                       # number of misc regfile writes
system.cpu.numCycles                          7769073                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                   48537                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              11881572                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   1015                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  4089219                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                   3106                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                     8                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              17833789                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               11746284                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            12657267                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   2411233                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                 360864                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  30613                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                389179                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                   775642                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups         13246690                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles         429173                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts              22484                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     97389                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts           4174                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups            68334                       # Number of vector rename lookups
system.cpu.rob.rob_reads                     18408334                       # The number of ROB reads
system.cpu.rob.rob_writes                    23230244                       # The number of ROB writes
system.cpu.timesIdled                           73003                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                    64454                       # number of vector regfile reads
system.cpu.vec_regfile_writes                   35566                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    18                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          3237                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       255163                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       511606                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               1050                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2172                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2172                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1050                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            15                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         6459                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   6459                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       206208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  206208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3237                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3237    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3237                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3759000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           17319000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   3884535500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            254219                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         1375                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       253532                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             256                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             2209                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            2209                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        253788                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          431                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           15                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           15                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side       761108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         6941                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                768049                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     32468480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       256960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               32725440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           256443                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000004                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.001975                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 256442    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             256443                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          535656089                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             13.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           3970494                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         380682000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             9.8                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   3884535500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                99467                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                  198                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.icache.prefetcher       153541                       # number of demand (read+write) hits
system.l2.demand_hits::total                   253206                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst               99467                       # number of overall hits
system.l2.overall_hits::.cpu.data                 198                       # number of overall hits
system.l2.overall_hits::.cpu.icache.prefetcher       153541                       # number of overall hits
system.l2.overall_hits::total                  253206                       # number of overall hits
system.l2.demand_misses::.cpu.inst                780                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               2442                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3222                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               780                       # number of overall misses
system.l2.overall_misses::.cpu.data              2442                       # number of overall misses
system.l2.overall_misses::total                  3222                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     60416500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    203366500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        263783000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     60416500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    203366500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       263783000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           100247                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             2640                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.icache.prefetcher       153541                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               256428                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          100247                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            2640                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.icache.prefetcher       153541                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              256428                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.007781                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.925000                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.012565                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.007781                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.925000                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.012565                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77457.051282                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 83278.665029                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81869.335816                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77457.051282                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 83278.665029                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81869.335816                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           780                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          2442                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3222                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          780                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         2442                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3222                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     52616500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    178946500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    231563000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     52616500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    178946500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    231563000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.007781                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.925000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.012565                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.007781                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.925000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.012565                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67457.051282                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 73278.665029                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71869.335816                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67457.051282                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 73278.665029                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71869.335816                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         1375                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             1375                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         1375                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         1375                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       253531                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           253531                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       253531                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       253531                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data                37                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    37                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            2172                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2172                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    180310000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     180310000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          2209                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              2209                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.983250                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.983250                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 83015.653775                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83015.653775                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         2172                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2172                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    158590000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    158590000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.983250                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.983250                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 73015.653775                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73015.653775                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          99467                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu.icache.prefetcher       153541                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             253008                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          780                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              780                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     60416500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     60416500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       100247                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu.icache.prefetcher       153541                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         253788                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.007781                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003073                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77457.051282                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77457.051282                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          780                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          780                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     52616500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     52616500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.007781                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003073                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67457.051282                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67457.051282                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           161                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               161                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          270                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             270                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     23056500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     23056500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          431                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           431                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.626450                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.626450                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 85394.444444                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85394.444444                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          270                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          270                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     20356500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     20356500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.626450                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.626450                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 75394.444444                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75394.444444                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.cpu.data           15                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              15                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data           15                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            15                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data           15                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           15                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data       287500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       287500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19166.666667                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19166.666667                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   3884535500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2198.637870                       # Cycle average of tags in use
system.l2.tags.total_refs                      511590                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      3235                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    158.142195                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       6.749305                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       774.733746                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1417.154819                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000051                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.005911                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.010812                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.016774                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3235                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           48                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          468                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2715                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.024681                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   4096075                       # Number of tag accesses
system.l2.tags.data_accesses                  4096075                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3884535500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          49920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         156288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             206208                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        49920                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         49920                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             780                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            2442                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3222                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          12850957                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          40233382                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              53084339                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     12850957                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         12850957                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         12850957                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         40233382                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             53084339                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       780.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      2442.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000556250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                7391                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        3222                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3222                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               276                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               198                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               234                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               285                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               232                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               350                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               262                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                99                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              103                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              114                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              143                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              161                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              205                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              210                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     38737000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   16110000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                99149500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     12022.66                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30772.66                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     1615                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 50.12                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3222                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2725                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     316                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     108                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      47                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1605                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    128.398754                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   102.488986                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   138.409060                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          757     47.17%     47.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          743     46.29%     93.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           37      2.31%     95.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           19      1.18%     96.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           11      0.69%     97.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           10      0.62%     98.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            6      0.37%     98.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            3      0.19%     98.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           19      1.18%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1605                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 206208                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  206208                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        53.08                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     53.08                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.41                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.41                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    3881282500                       # Total gap between requests
system.mem_ctrls.avgGap                    1204619.03                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        49920                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       156288                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 12850957.340974230319                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 40233381.829050086439                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          780                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         2442                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     20518500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     78631000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     26305.77                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32199.43                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    50.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              4448220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              2360490                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             8303820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     306090720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy        883502280                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        747660000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         1952365530                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        502.599482                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1935651250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    129480000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   1819404250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              7025760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              3730485                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            14701260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     306090720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1253823300                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        435810720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         2021182245                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        520.315040                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1121247500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    129480000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2633808000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   3884535500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst      1732737                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1732737                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1732737                       # number of overall hits
system.cpu.icache.overall_hits::total         1732737                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       108140                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         108140                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       108140                       # number of overall misses
system.cpu.icache.overall_misses::total        108140                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   1575645500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1575645500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   1575645500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1575645500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1840877                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1840877                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1840877                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1840877                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.058744                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.058744                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.058744                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.058744                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 14570.422600                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14570.422600                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 14570.422600                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14570.422600                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.unused_prefetches             78413                       # number of HardPF blocks evicted w/o reference
system.cpu.icache.writebacks::.writebacks       253532                       # number of writebacks
system.cpu.icache.writebacks::total            253532                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         7893                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         7893                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         7893                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         7893                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       100247                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       100247                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       100247                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.icache.prefetcher       153541                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       253788                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   1410059000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1410059000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   1410059000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.icache.prefetcher   2274143900                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   3684202900                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.054456                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.054456                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.054456                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.137863                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 14065.847357                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 14065.847357                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 14065.847357                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.icache.prefetcher 14811.313591                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 14516.852255                       # average overall mshr miss latency
system.cpu.icache.replacements                 253532                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1732737                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1732737                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       108140                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        108140                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   1575645500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1575645500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1840877                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1840877                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.058744                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.058744                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 14570.422600                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14570.422600                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         7893                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         7893                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       100247                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       100247                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   1410059000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1410059000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.054456                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.054456                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 14065.847357                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 14065.847357                       # average ReadReq mshr miss latency
system.cpu.icache.HardPFReq_mshr_misses::.cpu.icache.prefetcher       153541                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_misses::total       153541                       # number of HardPFReq MSHR misses
system.cpu.icache.HardPFReq_mshr_miss_latency::.cpu.icache.prefetcher   2274143900                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_latency::total   2274143900                       # number of HardPFReq MSHR miss cycles
system.cpu.icache.HardPFReq_mshr_miss_rate::.cpu.icache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::.cpu.icache.prefetcher 14811.313591                       # average HardPFReq mshr miss latency
system.cpu.icache.HardPFReq_avg_mshr_miss_latency::total 14811.313591                       # average HardPFReq mshr miss latency
system.cpu.icache.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   3884535500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   3884535500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           255.342446                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1986525                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            253788                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              7.827498                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   104.490799                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.cpu.icache.prefetcher   150.851647                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.408167                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.cpu.icache.prefetcher     0.589264                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.997431                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1022          147                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_blocks::1024          109                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::0           21                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::1           18                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::2            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1022::3          102                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           78                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1022     0.574219                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.425781                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3935542                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3935542                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3884535500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3884535500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3884535500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3884535500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3884535500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      3018076                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3018076                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3031333                       # number of overall hits
system.cpu.dcache.overall_hits::total         3031333                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        11922                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          11922                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        11925                       # number of overall misses
system.cpu.dcache.overall_misses::total         11925                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    965359000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    965359000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    965359000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    965359000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      3029998                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3029998                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      3043258                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3043258                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003935                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003935                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003918                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003918                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 80972.907230                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 80972.907230                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 80952.536688                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 80952.536688                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1375                       # number of writebacks
system.cpu.dcache.writebacks::total              1375                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         9270                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         9270                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         9270                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         9270                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         2652                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         2652                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         2655                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         2655                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    209709000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    209709000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    209940000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    209940000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000875                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000875                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000872                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000872                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 79075.791855                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 79075.791855                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 79073.446328                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 79073.446328                       # average overall mshr miss latency
system.cpu.dcache.replacements                   1631                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      1706344                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1706344                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         2912                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2912                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    212917500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    212917500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      1709256                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1709256                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001704                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001704                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 73117.273352                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 73117.273352                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2484                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2484                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          428                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          428                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     25182500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     25182500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000250                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000250                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 58837.616822                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 58837.616822                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1311725                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1311725                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         9002                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         9002                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    752187000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    752187000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1320727                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1320727                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006816                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006816                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 83557.764941                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 83557.764941                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         6786                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         6786                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2216                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2216                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    184280000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    184280000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001678                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001678                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 83158.844765                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 83158.844765                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        13257                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         13257                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        13260                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        13260                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.000226                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.000226                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       231000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       231000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.000226                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.000226                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        77000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        77000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_hits::.cpu.data            7                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total            7                       # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_misses::.cpu.data            8                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total            8                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data       254500                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       254500                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data           15                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total           15                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data     0.533333                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total     0.533333                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 31812.500000                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 31812.500000                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data            8                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total            8                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data       246500                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total       246500                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data     0.533333                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total     0.533333                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 30812.500000                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 30812.500000                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data         4130                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         4130                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data         4130                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         4130                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data         4121                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         4121                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data         4121                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         4121                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   3884535500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           862.187484                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3042239                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              2655                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1145.852731                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   862.187484                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.841980                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.841980                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           51                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          416                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          550                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6105673                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6105673                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3884535500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   3884535500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
