

================================================================
== Vivado HLS Report for 'StreamingMatrixVecto_1'
================================================================
* Date:           Tue Jul  7 16:25:05 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        CIFAR10
* Solution:       sol1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.343|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  65558|  65558|  65558|  65558|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-------+-------+----------+-----------+-----------+-------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|  min  |  max  |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+-------+-------+----------+-----------+-----------+-------+----------+
        |- Loop 1  |      2|      2|         1|          -|          -|      2|    no    |
        |- Loop 2  |  65553|  65553|        20|          2|          1|  32768|    yes   |
        +----------+-------+-------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 20


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 23
* Pipeline : 1
  Pipeline-0 : II = 2, D = 20, States = { 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (!tmp)
	3  / (tmp)
3 --> 
	23  / (exitcond)
	4  / (!exitcond)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	3  / true
23 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%accPopCount_V = alloca i16"   --->   Operation 24 'alloca' 'accPopCount_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%accPopCount_V_1 = alloca i16"   --->   Operation 25 'alloca' 'accPopCount_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (3.25ns)   --->   "%inputBuf_V = alloca [128 x i8], align 1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:88]   --->   Operation 28 'alloca' 'inputBuf_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_1 : Operation 29 [1/1] (1.76ns)   --->   "br label %0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:106]   --->   Operation 29 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.94>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%in_idx = phi i2 [ 0, %arrayctor.loop4.preheader ], [ %in_idx_2, %1 ]"   --->   Operation 30 'phi' 'in_idx' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.95ns)   --->   "%tmp = icmp eq i2 %in_idx, -2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:106]   --->   Operation 31 'icmp' 'tmp' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 32 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.56ns)   --->   "%in_idx_2 = add i2 %in_idx, 1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:106]   --->   Operation 33 'add' 'in_idx_2' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "br i1 %tmp, label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit118.0.preheader, label %1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:106]   --->   Operation 34 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%accPopCount_V_load31 = load i16* %accPopCount_V" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 35 'load' 'accPopCount_V_load31' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%accPopCount_V_1_load_7 = load i16* %accPopCount_V_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 36 'load' 'accPopCount_V_1_load_7' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_1214 = trunc i2 %in_idx to i1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 37 'trunc' 'tmp_1214' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.80ns)   --->   "%accPopCount_V_1_0_1 = select i1 %tmp_1214, i16 0, i16 %accPopCount_V_1_load_7" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 38 'select' 'accPopCount_V_1_0_1' <Predicate = (!tmp)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.80ns)   --->   "%accPopCount_V_0_0_1 = select i1 %tmp_1214, i16 %accPopCount_V_load31, i16 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 39 'select' 'accPopCount_V_0_0_1' <Predicate = (!tmp)> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "store i16 %accPopCount_V_1_0_1, i16* %accPopCount_V_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 40 'store' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "store i16 %accPopCount_V_0_0_1, i16* %accPopCount_V" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:111]   --->   Operation 41 'store' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "br label %0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:106]   --->   Operation 42 'br' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%accPopCount_V_load = load i16* %accPopCount_V"   --->   Operation 43 'load' 'accPopCount_V_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%accPopCount_V_1_load = load i16* %accPopCount_V_1"   --->   Operation 44 'load' 'accPopCount_V_1_load' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%sf = alloca i32"   --->   Operation 45 'alloca' 'sf' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%accPopCount_V_0_0_2 = alloca i16"   --->   Operation 46 'alloca' 'accPopCount_V_0_0_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%accPopCount_V_1_0_2 = alloca i16"   --->   Operation 47 'alloca' 'accPopCount_V_1_0_2' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (1.76ns)   --->   "store i16 %accPopCount_V_1_load, i16* %accPopCount_V_1_0_2"   --->   Operation 48 'store' <Predicate = (tmp)> <Delay = 1.76>
ST_2 : Operation 49 [1/1] (1.81ns)   --->   "store i16 %accPopCount_V_load, i16* %accPopCount_V_0_0_2"   --->   Operation 49 'store' <Predicate = (tmp)> <Delay = 1.81>
ST_2 : Operation 50 [1/1] (1.76ns)   --->   "store i32 0, i32* %sf"   --->   Operation 50 'store' <Predicate = (tmp)> <Delay = 1.76>
ST_2 : Operation 51 [1/1] (1.76ns)   --->   "br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit118.0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:127]   --->   Operation 51 'br' <Predicate = (tmp)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 3.41>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%nf = phi i32 [ %p_nf_1, %._crit_edge ], [ 0, %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit118.0.preheader ]" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:199]   --->   Operation 52 'phi' 'nf' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%i6 = phi i16 [ %i, %._crit_edge ], [ 0, %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit118.0.preheader ]"   --->   Operation 53 'phi' 'i6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (2.42ns)   --->   "%exitcond = icmp eq i16 %i6, -32768" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:127]   --->   Operation 54 'icmp' 'exitcond' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%empty_1178 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32768, i64 32768, i64 32768)"   --->   Operation 55 'speclooptripcount' 'empty_1178' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (2.07ns)   --->   "%i = add i16 %i6, 1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:127]   --->   Operation 56 'add' 'i' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %6, label %2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:127]   --->   Operation 57 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%sf_load = load i32* %sf" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:156]   --->   Operation 58 'load' 'sf_load' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (2.55ns)   --->   "%sf_3 = add i32 1, %sf_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:156]   --->   Operation 59 'add' 'sf_3' <Predicate = (!exitcond)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.46>
ST_4 : Operation 60 [1/1] (2.47ns)   --->   "%tmp_s = icmp eq i32 %nf, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:134]   --->   Operation 60 'icmp' 'tmp_s' <Predicate = (!exitcond)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%sf_load_6 = load i32* %sf" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:138]   --->   Operation 61 'load' 'sf_load_6' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %4, label %5" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:134]   --->   Operation 62 'br' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node tmp_22)   --->   "%tmp_1215 = shl i32 %nf, 6" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 63 'shl' 'tmp_1215' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (2.55ns) (out node of the LUT)   --->   "%tmp_22 = add i32 %tmp_1215, %sf_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 64 'add' 'tmp_22' <Predicate = (!exitcond)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (2.47ns)   --->   "%tmp_26 = icmp eq i32 %sf_3, 64" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:158]   --->   Operation 65 'icmp' 'tmp_26' <Predicate = (!exitcond)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "br i1 %tmp_26, label %_ZmlILi24ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0ELi16ELb1EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0, label %.._crit_edge_crit_edge" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:158]   --->   Operation 66 'br' <Predicate = (!exitcond)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (1.76ns)   --->   "store i32 %sf_3, i32* %sf" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:156]   --->   Operation 67 'store' <Predicate = (!exitcond & !tmp_26)> <Delay = 1.76>
ST_4 : Operation 68 [1/1] (1.76ns)   --->   "br label %._crit_edge" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:158]   --->   Operation 68 'br' <Predicate = (!exitcond & !tmp_26)> <Delay = 1.76>
ST_4 : Operation 69 [1/1] (2.55ns)   --->   "%nf_3 = add i32 %nf, 1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:197]   --->   Operation 69 'add' 'nf_3' <Predicate = (!exitcond & tmp_26)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (1.76ns)   --->   "store i32 0, i32* %sf"   --->   Operation 70 'store' <Predicate = (!exitcond & tmp_26)> <Delay = 1.76>
ST_4 : Operation 71 [1/1] (1.76ns)   --->   "br label %._crit_edge" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:198]   --->   Operation 71 'br' <Predicate = (!exitcond & tmp_26)> <Delay = 1.76>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_20 = zext i32 %sf_load_6 to i64" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:141]   --->   Operation 72 'zext' 'tmp_20' <Predicate = (!exitcond & !tmp_s)> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%inputBuf_V_addr_2 = getelementptr [128 x i8]* %inputBuf_V, i64 0, i64 %tmp_20" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:141]   --->   Operation 73 'getelementptr' 'inputBuf_V_addr_2' <Predicate = (!exitcond & !tmp_s)> <Delay = 0.00>
ST_5 : Operation 74 [2/2] (3.25ns)   --->   "%inputBuf_V_load = load i8* %inputBuf_V_addr_2, align 1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:141]   --->   Operation 74 'load' 'inputBuf_V_load' <Predicate = (!exitcond & !tmp_s)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_5 : Operation 75 [1/1] (2.18ns)   --->   "%tmp_V = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %in_V_V)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:136]   --->   Operation 75 'read' 'tmp_V' <Predicate = (!exitcond & tmp_s)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_23 = zext i32 %tmp_22 to i64" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 76 'zext' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%weightMem_V_addr = getelementptr [32768 x i8]* %weightMem_V, i64 0, i64 %tmp_23" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 77 'getelementptr' 'weightMem_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [2/2] (3.25ns)   --->   "%weightMem_V_load = load i8* %weightMem_V_addr, align 1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 78 'load' 'weightMem_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_27 = zext i32 %nf to i64" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 79 'zext' 'tmp_27' <Predicate = (!exitcond & tmp_26)> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%nf_1 = phi i32 [ %nf_3, %_ZmlILi24ELi16ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0ELi16ELb1EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0.0 ], [ %nf, %.._crit_edge_crit_edge ]"   --->   Operation 80 'phi' 'nf_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (2.47ns)   --->   "%tmp_37 = icmp eq i32 %nf_1, 512" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:199]   --->   Operation 81 'icmp' 'tmp_37' <Predicate = (!exitcond)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (0.69ns)   --->   "%p_nf_1 = select i1 %tmp_37, i32 0, i32 %nf_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:199]   --->   Operation 82 'select' 'p_nf_1' <Predicate = (!exitcond)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 83 [1/2] (3.25ns)   --->   "%inputBuf_V_load = load i8* %inputBuf_V_addr_2, align 1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:141]   --->   Operation 83 'load' 'inputBuf_V_load' <Predicate = (!exitcond & !tmp_s)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_19 = zext i32 %sf_load_6 to i64" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:138]   --->   Operation 84 'zext' 'tmp_19' <Predicate = (!exitcond & tmp_s)> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%inputBuf_V_addr = getelementptr [128 x i8]* %inputBuf_V, i64 0, i64 %tmp_19" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:138]   --->   Operation 85 'getelementptr' 'inputBuf_V_addr' <Predicate = (!exitcond & tmp_s)> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (3.25ns)   --->   "store i8 %tmp_V, i8* %inputBuf_V_addr, align 1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:138]   --->   Operation 86 'store' <Predicate = (!exitcond & tmp_s)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_6 : Operation 87 [1/1] (1.76ns)   --->   "br label %3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:139]   --->   Operation 87 'br' <Predicate = (!exitcond & tmp_s)> <Delay = 1.76>
ST_6 : Operation 88 [1/2] (3.25ns)   --->   "%weightMem_V_load = load i8* %weightMem_V_addr, align 1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:147]   --->   Operation 88 'load' 'weightMem_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>

State 7 <SV = 6> <Delay = 1.76>
ST_7 : Operation 89 [1/1] (1.76ns)   --->   "br label %3"   --->   Operation 89 'br' <Predicate = (!exitcond & !tmp_s)> <Delay = 1.76>

State 8 <SV = 7> <Delay = 3.06>
ST_8 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node masked_V)   --->   "%p_s = phi i8 [ %tmp_V, %4 ], [ %inputBuf_V_load, %5 ]"   --->   Operation 90 'phi' 'p_s' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node masked_V)   --->   "%tmp1 = xor i8 %p_s, -1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:148]   --->   Operation 91 'xor' 'tmp1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 92 [1/1] (0.99ns) (out node of the LUT)   --->   "%masked_V = xor i8 %weightMem_V_load, %tmp1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:148]   --->   Operation 92 'xor' 'masked_V' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_1216 = trunc i8 %masked_V to i1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 93 'trunc' 'tmp_1216' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_1217 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %masked_V, i32 1)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 94 'bitselect' 'tmp_1217' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_i_cast = zext i1 %tmp_1216 to i2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 95 'zext' 'tmp_i_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_352_i_cast = zext i1 %tmp_1217 to i2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 96 'zext' 'tmp_352_i_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_1218 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %masked_V, i32 2)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 97 'bitselect' 'tmp_1218' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_353_i_cast = zext i1 %tmp_1218 to i2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 98 'zext' 'tmp_353_i_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_1219 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %masked_V, i32 3)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 99 'bitselect' 'tmp_1219' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp2 = add i2 %tmp_352_i_cast, %tmp_353_i_cast" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 100 'add' 'tmp2' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 101 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%tmp_355_i = add i2 %tmp2, %tmp_i_cast" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 101 'add' 'tmp_355_i' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_1220 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %masked_V, i32 4)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 102 'bitselect' 'tmp_1220' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_357_i_cast_cast = zext i1 %tmp_1220 to i2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 103 'zext' 'tmp_357_i_cast_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_1221 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %masked_V, i32 5)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 104 'bitselect' 'tmp_1221' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_360_i_cast_cast = zext i1 %tmp_1221 to i2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 105 'zext' 'tmp_360_i_cast_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_1222 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %masked_V, i32 6)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 106 'bitselect' 'tmp_1222' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_361_i_cast_cast = zext i1 %tmp_1222 to i2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 107 'zext' 'tmp_361_i_cast_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_1223 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %masked_V, i32 7)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 108 'bitselect' 'tmp_1223' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 109 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp5 = add i2 %tmp_360_i_cast_cast, %tmp_361_i_cast_cast" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 109 'add' 'tmp5' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 110 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%tmp4 = add i2 %tmp5, %tmp_357_i_cast_cast" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 110 'add' 'tmp4' <Predicate = true> <Delay = 2.07> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 4.34>
ST_9 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_355_i_cast = zext i2 %tmp_355_i to i3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 111 'zext' 'tmp_355_i_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_356_i_cast = zext i1 %tmp_1219 to i3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 112 'zext' 'tmp_356_i_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 113 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp3 = add i3 %tmp_355_i_cast, %tmp_356_i_cast" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 113 'add' 'tmp3' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 114 [1/1] (0.00ns)   --->   "%tmp4_cast = zext i2 %tmp4 to i3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 114 'zext' 'tmp4_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 115 [1/1] (2.69ns) (root node of TernaryAdder)   --->   "%tmp_363_i = add i3 %tmp4_cast, %tmp3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 115 'add' 'tmp_363_i' <Predicate = true> <Delay = 2.69> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_363_i_cast = zext i3 %tmp_363_i to i4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:55->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 116 'zext' 'tmp_363_i_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_364_i_cast = zext i1 %tmp_1223 to i4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:57->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 117 'zext' 'tmp_364_i_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 118 [1/1] (1.65ns)   --->   "%pct_V_i = add i4 %tmp_363_i_cast, %tmp_364_i_cast" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:57->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 118 'add' 'pct_V_i' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.85>
ST_10 : Operation 119 [1/1] (0.00ns)   --->   "%accPopCount_V_0_0_2_s = load i16* %accPopCount_V_0_0_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 119 'load' 'accPopCount_V_0_0_2_s' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_i = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %pct_V_i, i1 false)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:57->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 120 'bitconcatenate' 'tmp_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 121 [1/1] (1.78ns)   --->   "%agg_result_V_i = add i5 -8, %tmp_i" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:57->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 121 'add' 'agg_result_V_i' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 122 [1/1] (0.00ns)   --->   "%agg_result_V_i_cast = sext i5 %agg_result_V_i to i16" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:57->/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 122 'sext' 'agg_result_V_i_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 123 [1/1] (2.07ns)   --->   "%tmp_25 = add i16 %accPopCount_V_0_0_2_s, %agg_result_V_i_cast" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 123 'add' 'tmp_25' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 124 [1/1] (1.81ns)   --->   "store i16 0, i16* %accPopCount_V_0_0_2"   --->   Operation 124 'store' <Predicate = (!exitcond & tmp_26)> <Delay = 1.81>

State 11 <SV = 10> <Delay = 3.89>
ST_11 : Operation 125 [1/1] (1.81ns)   --->   "store i16 %tmp_25, i16* %accPopCount_V_0_0_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:150]   --->   Operation 125 'store' <Predicate = (!exitcond & !tmp_26)> <Delay = 1.81>
ST_11 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_32 = sext i16 %tmp_25 to i24" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 126 'sext' 'tmp_32' <Predicate = (!exitcond & tmp_26)> <Delay = 0.00>
ST_11 : Operation 127 [1/1] (0.00ns)   --->   "%means_in7_V_0_load = load i24* @means_in7_V_0, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 127 'load' 'means_in7_V_0_load' <Predicate = (!exitcond & tmp_26)> <Delay = 0.00>
ST_11 : Operation 128 [3/3] (3.89ns) (root node of the DSP)   --->   "%tmp_38 = mul i24 %tmp_32, %means_in7_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 128 'mul' 'tmp_38' <Predicate = (!exitcond & tmp_26)> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 11> <Delay = 3.89>
ST_12 : Operation 129 [1/1] (0.00ns)   --->   "%accPopCount_V_1_0_2_s = load i16* %accPopCount_V_1_0_2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 129 'load' 'accPopCount_V_1_0_2_s' <Predicate = (!exitcond & tmp_26)> <Delay = 0.00>
ST_12 : Operation 130 [2/3] (3.89ns) (root node of the DSP)   --->   "%tmp_38 = mul i24 %tmp_32, %means_in7_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 130 'mul' 'tmp_38' <Predicate = (!exitcond & tmp_26)> <Delay = 3.89> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_101_1 = sext i16 %accPopCount_V_1_0_2_s to i24" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 131 'sext' 'tmp_101_1' <Predicate = (!exitcond & tmp_26)> <Delay = 0.00>
ST_12 : Operation 132 [1/1] (0.00ns)   --->   "%means_in7_V_1_load = load i24* @means_in7_V_1, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 132 'load' 'means_in7_V_1_load' <Predicate = (!exitcond & tmp_26)> <Delay = 0.00>
ST_12 : Operation 133 [3/3] (1.05ns) (grouped into DSP with root node tmp_103_1)   --->   "%tmp_102_1 = mul i24 %tmp_101_1, %means_in7_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 133 'mul' 'tmp_102_1' <Predicate = (!exitcond & tmp_26)> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 134 [1/1] (0.00ns)   --->   "%alphaMem_V_addr = getelementptr [512 x i24]* %alphaMem_V, i64 0, i64 %tmp_27" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 134 'getelementptr' 'alphaMem_V_addr' <Predicate = (!exitcond & tmp_26)> <Delay = 0.00>
ST_12 : Operation 135 [2/2] (3.25ns)   --->   "%alphaMem_V_load = load i24* %alphaMem_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 135 'load' 'alphaMem_V_load' <Predicate = (!exitcond & tmp_26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>
ST_12 : Operation 136 [1/1] (1.76ns)   --->   "store i16 0, i16* %accPopCount_V_1_0_2"   --->   Operation 136 'store' <Predicate = (!exitcond & tmp_26)> <Delay = 1.76>

State 13 <SV = 12> <Delay = 3.25>
ST_13 : Operation 137 [1/3] (0.00ns) (root node of the DSP)   --->   "%tmp_38 = mul i24 %tmp_32, %means_in7_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 137 'mul' 'tmp_38' <Predicate = (!exitcond & tmp_26)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 138 [2/3] (1.05ns) (grouped into DSP with root node tmp_103_1)   --->   "%tmp_102_1 = mul i24 %tmp_101_1, %means_in7_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 138 'mul' 'tmp_102_1' <Predicate = (!exitcond & tmp_26)> <Delay = 1.05> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 139 [1/2] (3.25ns)   --->   "%alphaMem_V_load = load i24* %alphaMem_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 139 'load' 'alphaMem_V_load' <Predicate = (!exitcond & tmp_26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>

State 14 <SV = 13> <Delay = 3.02>
ST_14 : Operation 140 [1/3] (0.00ns) (grouped into DSP with root node tmp_103_1)   --->   "%tmp_102_1 = mul i24 %tmp_101_1, %means_in7_V_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 140 'mul' 'tmp_102_1' <Predicate = (!exitcond & tmp_26)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 141 [1/1] (3.02ns) (root node of the DSP)   --->   "%tmp_103_1 = add i24 %tmp_38, %tmp_102_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:165]   --->   Operation 141 'add' 'tmp_103_1' <Predicate = (!exitcond & tmp_26)> <Delay = 3.02> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 2> <II = 1> <Delay = 3.88> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 15 <SV = 14> <Delay = 3.95>
ST_15 : Operation 142 [1/1] (0.00ns)   --->   "%tmp_28 = sext i24 %alphaMem_V_load to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 142 'sext' 'tmp_28' <Predicate = (!exitcond & tmp_26)> <Delay = 0.00>
ST_15 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_29 = sext i24 %tmp_103_1 to i48" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 143 'sext' 'tmp_29' <Predicate = (!exitcond & tmp_26)> <Delay = 0.00>
ST_15 : Operation 144 [4/4] (3.95ns)   --->   "%tmp_30 = mul nsw i48 %tmp_28, %tmp_29" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 144 'mul' 'tmp_30' <Predicate = (!exitcond & tmp_26)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 3.95>
ST_16 : Operation 145 [3/4] (3.95ns)   --->   "%tmp_30 = mul nsw i48 %tmp_28, %tmp_29" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 145 'mul' 'tmp_30' <Predicate = (!exitcond & tmp_26)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 146 [1/1] (0.00ns)   --->   "%thresMem_V_addr = getelementptr [512 x i24]* %thresMem_V, i64 0, i64 %tmp_27" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 146 'getelementptr' 'thresMem_V_addr' <Predicate = (!exitcond & tmp_26)> <Delay = 0.00>
ST_16 : Operation 147 [2/2] (3.25ns)   --->   "%thresMem_V_load = load i24* %thresMem_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 147 'load' 'thresMem_V_load' <Predicate = (!exitcond & tmp_26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>

State 17 <SV = 16> <Delay = 3.95>
ST_17 : Operation 148 [2/4] (3.95ns)   --->   "%tmp_30 = mul nsw i48 %tmp_28, %tmp_29" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 148 'mul' 'tmp_30' <Predicate = (!exitcond & tmp_26)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 149 [1/2] (3.25ns)   --->   "%thresMem_V_load = load i24* %thresMem_V_addr, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 149 'load' 'thresMem_V_load' <Predicate = (!exitcond & tmp_26)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 128> <RAM>

State 18 <SV = 17> <Delay = 3.95>
ST_18 : Operation 150 [1/4] (3.95ns)   --->   "%tmp_30 = mul nsw i48 %tmp_28, %tmp_29" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 150 'mul' 'tmp_30' <Predicate = (!exitcond & tmp_26)> <Delay = 3.95> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 3> <II = 1> <Delay = 3.95> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.10>
ST_19 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_31 = zext i48 %tmp_30 to i49" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 151 'zext' 'tmp_31' <Predicate = (!exitcond & tmp_26)> <Delay = 0.00>
ST_19 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_33 = call i32 @_ssdm_op_BitConcatenate.i32.i24.i8(i24 %thresMem_V_load, i8 0)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 152 'bitconcatenate' 'tmp_33' <Predicate = (!exitcond & tmp_26)> <Delay = 0.00>
ST_19 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_33_cast3 = zext i32 %tmp_33 to i49" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 153 'zext' 'tmp_33_cast3' <Predicate = (!exitcond & tmp_26)> <Delay = 0.00>
ST_19 : Operation 154 [1/1] (3.10ns)   --->   "%tmp_34 = add nsw i49 %tmp_33_cast3, %tmp_31" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 154 'add' 'tmp_34' <Predicate = (!exitcond & tmp_26)> <Delay = 3.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 155 [1/1] (0.00ns)   --->   "%tmp_36 = call i24 @_ssdm_op_PartSelect.i24.i49.i32.i32(i49 %tmp_34, i32 8, i32 31)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:175]   --->   Operation 155 'partselect' 'tmp_36' <Predicate = (!exitcond & tmp_26)> <Delay = 0.00>

State 20 <SV = 19> <Delay = 2.45>
ST_20 : Operation 156 [1/1] (2.45ns)   --->   "%tmp_V_18 = icmp sgt i24 %tmp_36, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:186]   --->   Operation 156 'icmp' 'tmp_V_18' <Predicate = (!exitcond & tmp_26)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 157 [1/1] (0.00ns)   --->   "%means_out7_V_0_load = load i24* @means_out7_V_0, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 157 'load' 'means_out7_V_0_load' <Predicate = (!exitcond & tmp_26)> <Delay = 0.00>
ST_20 : Operation 158 [1/1] (2.31ns)   --->   "%tmp_39 = sub i24 %tmp_36, %means_out7_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 158 'sub' 'tmp_39' <Predicate = (!exitcond & tmp_26)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 159 [1/1] (2.31ns)   --->   "%addconv = add i24 %tmp_36, %means_out7_V_0_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 159 'add' 'addconv' <Predicate = (!exitcond & tmp_26)> <Delay = 2.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 2.45>
ST_21 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node tmp_V_19)   --->   "%accResidual_0_V = select i1 %tmp_V_18, i24 %tmp_39, i24 %addconv" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:187]   --->   Operation 160 'select' 'accResidual_0_V' <Predicate = (!exitcond & tmp_26)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 161 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i1P(i1* %out_V_V, i1 %tmp_V_18)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:189]   --->   Operation 161 'write' <Predicate = (!exitcond & tmp_26)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_21 : Operation 162 [1/1] (2.45ns) (out node of the LUT)   --->   "%tmp_V_19 = icmp sgt i24 %accResidual_0_V, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:186]   --->   Operation 162 'icmp' 'tmp_V_19' <Predicate = (!exitcond & tmp_26)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.45> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 2.18>
ST_22 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_24 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str78)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:128]   --->   Operation 163 'specregionbegin' 'tmp_24' <Predicate = (!exitcond)> <Delay = 0.00>
ST_22 : Operation 164 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:129]   --->   Operation 164 'specpipeline' <Predicate = (!exitcond)> <Delay = 0.00>
ST_22 : Operation 165 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i1P(i1* %out_V_V, i1 %tmp_V_19)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:189]   --->   Operation 165 'write' <Predicate = (!exitcond & tmp_26)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_22 : Operation 166 [1/1] (0.00ns)   --->   "%empty_1179 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str78, i32 %tmp_24)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:205]   --->   Operation 166 'specregionend' 'empty_1179' <Predicate = (!exitcond)> <Delay = 0.00>
ST_22 : Operation 167 [1/1] (0.00ns)   --->   "br label %_ZN8ap_fixedILi24ELi16EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit118.0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:127]   --->   Operation 167 'br' <Predicate = (!exitcond)> <Delay = 0.00>

State 23 <SV = 3> <Delay = 0.00>
ST_23 : Operation 168 [1/1] (0.00ns)   --->   "ret void" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/matrixvector.h:206]   --->   Operation 168 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ weightMem_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ thresMem_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ alphaMem_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ means_in7_V_0]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ means_in7_V_1]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
Port [ means_out7_V_0]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
accPopCount_V          (alloca           ) [ 001000000000000000000000]
accPopCount_V_1        (alloca           ) [ 001000000000000000000000]
StgValue_26            (specinterface    ) [ 000000000000000000000000]
StgValue_27            (specinterface    ) [ 000000000000000000000000]
inputBuf_V             (alloca           ) [ 001111111111111111111110]
StgValue_29            (br               ) [ 011000000000000000000000]
in_idx                 (phi              ) [ 001000000000000000000000]
tmp                    (icmp             ) [ 001111111111111111111110]
empty                  (speclooptripcount) [ 000000000000000000000000]
in_idx_2               (add              ) [ 011000000000000000000000]
StgValue_34            (br               ) [ 000000000000000000000000]
accPopCount_V_load31   (load             ) [ 000000000000000000000000]
accPopCount_V_1_load_7 (load             ) [ 000000000000000000000000]
tmp_1214               (trunc            ) [ 000000000000000000000000]
accPopCount_V_1_0_1    (select           ) [ 000000000000000000000000]
accPopCount_V_0_0_1    (select           ) [ 000000000000000000000000]
StgValue_40            (store            ) [ 000000000000000000000000]
StgValue_41            (store            ) [ 000000000000000000000000]
StgValue_42            (br               ) [ 011000000000000000000000]
accPopCount_V_load     (load             ) [ 000000000000000000000000]
accPopCount_V_1_load   (load             ) [ 000000000000000000000000]
sf                     (alloca           ) [ 001111111111111111111110]
accPopCount_V_0_0_2    (alloca           ) [ 001111111111111111111110]
accPopCount_V_1_0_2    (alloca           ) [ 001111111111111111111110]
StgValue_48            (store            ) [ 000000000000000000000000]
StgValue_49            (store            ) [ 000000000000000000000000]
StgValue_50            (store            ) [ 000000000000000000000000]
StgValue_51            (br               ) [ 001111111111111111111110]
nf                     (phi              ) [ 000111000000000000000000]
i6                     (phi              ) [ 000100000000000000000000]
exitcond               (icmp             ) [ 000111111111111111111110]
empty_1178             (speclooptripcount) [ 000000000000000000000000]
i                      (add              ) [ 001111111111111111111110]
StgValue_57            (br               ) [ 000000000000000000000000]
sf_load                (load             ) [ 000010000000000000000000]
sf_3                   (add              ) [ 000010000000000000000000]
tmp_s                  (icmp             ) [ 000111111111111111111110]
sf_load_6              (load             ) [ 000111100000000000000000]
StgValue_62            (br               ) [ 000000000000000000000000]
tmp_1215               (shl              ) [ 000000000000000000000000]
tmp_22                 (add              ) [ 000101000000000000000000]
tmp_26                 (icmp             ) [ 000111111111111111111110]
StgValue_66            (br               ) [ 000000000000000000000000]
StgValue_67            (store            ) [ 000000000000000000000000]
StgValue_68            (br               ) [ 000111111111111111111110]
nf_3                   (add              ) [ 000111111111111111111110]
StgValue_70            (store            ) [ 000000000000000000000000]
StgValue_71            (br               ) [ 000111111111111111111110]
tmp_20                 (zext             ) [ 000000000000000000000000]
inputBuf_V_addr_2      (getelementptr    ) [ 000010100000000000000000]
tmp_V                  (read             ) [ 000110111000000000000000]
tmp_23                 (zext             ) [ 000000000000000000000000]
weightMem_V_addr       (getelementptr    ) [ 000010100000000000000000]
tmp_27                 (zext             ) [ 000110111111111110000000]
nf_1                   (phi              ) [ 000101000000000000000000]
tmp_37                 (icmp             ) [ 000000000000000000000000]
p_nf_1                 (select           ) [ 001110111111111111111110]
inputBuf_V_load        (load             ) [ 000111111111111111111110]
tmp_19                 (zext             ) [ 000000000000000000000000]
inputBuf_V_addr        (getelementptr    ) [ 000000000000000000000000]
StgValue_86            (store            ) [ 000000000000000000000000]
StgValue_87            (br               ) [ 000111111111111111111110]
weightMem_V_load       (load             ) [ 000110011000000000000000]
StgValue_89            (br               ) [ 000111111111111111111110]
p_s                    (phi              ) [ 000010001000000000000000]
tmp1                   (xor              ) [ 000000000000000000000000]
masked_V               (xor              ) [ 000000000000000000000000]
tmp_1216               (trunc            ) [ 000000000000000000000000]
tmp_1217               (bitselect        ) [ 000000000000000000000000]
tmp_i_cast             (zext             ) [ 000000000000000000000000]
tmp_352_i_cast         (zext             ) [ 000000000000000000000000]
tmp_1218               (bitselect        ) [ 000000000000000000000000]
tmp_353_i_cast         (zext             ) [ 000000000000000000000000]
tmp_1219               (bitselect        ) [ 000100000100000000000000]
tmp2                   (add              ) [ 000000000000000000000000]
tmp_355_i              (add              ) [ 000100000100000000000000]
tmp_1220               (bitselect        ) [ 000000000000000000000000]
tmp_357_i_cast_cast    (zext             ) [ 000000000000000000000000]
tmp_1221               (bitselect        ) [ 000000000000000000000000]
tmp_360_i_cast_cast    (zext             ) [ 000000000000000000000000]
tmp_1222               (bitselect        ) [ 000000000000000000000000]
tmp_361_i_cast_cast    (zext             ) [ 000000000000000000000000]
tmp_1223               (bitselect        ) [ 000100000100000000000000]
tmp5                   (add              ) [ 000000000000000000000000]
tmp4                   (add              ) [ 000100000100000000000000]
tmp_355_i_cast         (zext             ) [ 000000000000000000000000]
tmp_356_i_cast         (zext             ) [ 000000000000000000000000]
tmp3                   (add              ) [ 000000000000000000000000]
tmp4_cast              (zext             ) [ 000000000000000000000000]
tmp_363_i              (add              ) [ 000000000000000000000000]
tmp_363_i_cast         (zext             ) [ 000000000000000000000000]
tmp_364_i_cast         (zext             ) [ 000000000000000000000000]
pct_V_i                (add              ) [ 000010000010000000000000]
accPopCount_V_0_0_2_s  (load             ) [ 000000000000000000000000]
tmp_i                  (bitconcatenate   ) [ 000000000000000000000000]
agg_result_V_i         (add              ) [ 000000000000000000000000]
agg_result_V_i_cast    (sext             ) [ 000000000000000000000000]
tmp_25                 (add              ) [ 000100000001000000000000]
StgValue_124           (store            ) [ 000000000000000000000000]
StgValue_125           (store            ) [ 000000000000000000000000]
tmp_32                 (sext             ) [ 000110000000110000000000]
means_in7_V_0_load     (load             ) [ 000110000000110000000000]
accPopCount_V_1_0_2_s  (load             ) [ 000000000000000000000000]
tmp_101_1              (sext             ) [ 000110000000011000000000]
means_in7_V_1_load     (load             ) [ 000110000000011000000000]
alphaMem_V_addr        (getelementptr    ) [ 000100000000010000000000]
StgValue_136           (store            ) [ 000000000000000000000000]
tmp_38                 (mul              ) [ 000010000000001000000000]
alphaMem_V_load        (load             ) [ 000110000000001100000000]
tmp_102_1              (mul              ) [ 000000000000000000000000]
tmp_103_1              (add              ) [ 000100000000000100000000]
tmp_28                 (sext             ) [ 000110000000000011100000]
tmp_29                 (sext             ) [ 000110000000000011100000]
thresMem_V_addr        (getelementptr    ) [ 000100000000000001000000]
thresMem_V_load        (load             ) [ 000110000000000000110000]
tmp_30                 (mul              ) [ 000100000000000000010000]
tmp_31                 (zext             ) [ 000000000000000000000000]
tmp_33                 (bitconcatenate   ) [ 000000000000000000000000]
tmp_33_cast3           (zext             ) [ 000000000000000000000000]
tmp_34                 (add              ) [ 000000000000000000000000]
tmp_36                 (partselect       ) [ 000010000000000000001000]
tmp_V_18               (icmp             ) [ 000100000000000000000100]
means_out7_V_0_load    (load             ) [ 000000000000000000000000]
tmp_39                 (sub              ) [ 000100000000000000000100]
addconv                (add              ) [ 000100000000000000000100]
accResidual_0_V        (select           ) [ 000000000000000000000000]
StgValue_161           (write            ) [ 000000000000000000000000]
tmp_V_19               (icmp             ) [ 000010000000000000000010]
tmp_24                 (specregionbegin  ) [ 000000000000000000000000]
StgValue_164           (specpipeline     ) [ 000000000000000000000000]
StgValue_165           (write            ) [ 000000000000000000000000]
empty_1179             (specregionend    ) [ 000000000000000000000000]
StgValue_167           (br               ) [ 001111111111111111111110]
StgValue_168           (ret              ) [ 000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="weightMem_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weightMem_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="thresMem_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="thresMem_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="alphaMem_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="alphaMem_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="means_in7_V_0">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="means_in7_V_0"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="means_in7_V_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="means_in7_V_1"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="means_out7_V_0">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="means_out7_V_0"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i24.i8"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i49.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i1P"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str78"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="100" class="1004" name="accPopCount_V_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="accPopCount_V/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="accPopCount_V_1_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="accPopCount_V_1/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="inputBuf_V_alloca_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inputBuf_V/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="sf_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sf/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="accPopCount_V_0_0_2_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="accPopCount_V_0_0_2/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="accPopCount_V_1_0_2_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="accPopCount_V_1_0_2/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="tmp_V_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="8" slack="0"/>
<pin id="126" dir="0" index="1" bw="8" slack="0"/>
<pin id="127" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/5 "/>
</bind>
</comp>

<comp id="130" class="1004" name="grp_write_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="0" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="1" slack="1"/>
<pin id="134" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_161/21 StgValue_165/22 "/>
</bind>
</comp>

<comp id="137" class="1004" name="inputBuf_V_addr_2_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="32" slack="0"/>
<pin id="141" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_V_addr_2/5 "/>
</bind>
</comp>

<comp id="143" class="1004" name="grp_access_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="7" slack="0"/>
<pin id="145" dir="0" index="1" bw="8" slack="1"/>
<pin id="146" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="147" dir="1" index="3" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="inputBuf_V_load/5 StgValue_86/6 "/>
</bind>
</comp>

<comp id="149" class="1004" name="weightMem_V_addr_gep_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="8" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="32" slack="0"/>
<pin id="153" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weightMem_V_addr/5 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_access_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="15" slack="0"/>
<pin id="158" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="159" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="160" dir="1" index="3" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weightMem_V_load/5 "/>
</bind>
</comp>

<comp id="162" class="1004" name="inputBuf_V_addr_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="32" slack="0"/>
<pin id="166" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_V_addr/6 "/>
</bind>
</comp>

<comp id="169" class="1004" name="alphaMem_V_addr_gep_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="24" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="32" slack="7"/>
<pin id="173" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="alphaMem_V_addr/12 "/>
</bind>
</comp>

<comp id="176" class="1004" name="grp_access_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="9" slack="0"/>
<pin id="178" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="179" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="180" dir="1" index="3" bw="24" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="alphaMem_V_load/12 "/>
</bind>
</comp>

<comp id="182" class="1004" name="thresMem_V_addr_gep_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="24" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="0" index="2" bw="32" slack="11"/>
<pin id="186" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="thresMem_V_addr/16 "/>
</bind>
</comp>

<comp id="189" class="1004" name="grp_access_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="9" slack="0"/>
<pin id="191" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="192" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="193" dir="1" index="3" bw="24" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="thresMem_V_load/16 "/>
</bind>
</comp>

<comp id="195" class="1005" name="in_idx_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="2" slack="1"/>
<pin id="197" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="in_idx (phireg) "/>
</bind>
</comp>

<comp id="199" class="1004" name="in_idx_phi_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="1"/>
<pin id="201" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="202" dir="0" index="2" bw="2" slack="0"/>
<pin id="203" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="204" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in_idx/2 "/>
</bind>
</comp>

<comp id="206" class="1005" name="nf_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="1"/>
<pin id="208" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="nf (phireg) "/>
</bind>
</comp>

<comp id="210" class="1004" name="nf_phi_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="1"/>
<pin id="212" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="213" dir="0" index="2" bw="1" slack="1"/>
<pin id="214" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="215" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="nf/3 "/>
</bind>
</comp>

<comp id="218" class="1005" name="i6_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="16" slack="1"/>
<pin id="220" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="i6 (phireg) "/>
</bind>
</comp>

<comp id="222" class="1004" name="i6_phi_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="16" slack="0"/>
<pin id="224" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="225" dir="0" index="2" bw="1" slack="1"/>
<pin id="226" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="227" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i6/3 "/>
</bind>
</comp>

<comp id="229" class="1005" name="nf_1_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="231" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="nf_1 (phireg) "/>
</bind>
</comp>

<comp id="232" class="1004" name="nf_1_phi_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="1"/>
<pin id="234" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="235" dir="0" index="2" bw="32" slack="2"/>
<pin id="236" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="237" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="nf_1/5 "/>
</bind>
</comp>

<comp id="239" class="1005" name="p_s_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="241" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_s (phireg) "/>
</bind>
</comp>

<comp id="242" class="1004" name="p_s_phi_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="8" slack="3"/>
<pin id="244" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="245" dir="0" index="2" bw="8" slack="2"/>
<pin id="246" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="247" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_s/8 "/>
</bind>
</comp>

<comp id="248" class="1004" name="grp_load_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="16" slack="1"/>
<pin id="250" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="accPopCount_V_load31/2 accPopCount_V_load/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="grp_load_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="16" slack="1"/>
<pin id="253" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="accPopCount_V_1_load_7/2 accPopCount_V_1_load/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="grp_store_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="1" slack="0"/>
<pin id="256" dir="0" index="1" bw="32" slack="0"/>
<pin id="257" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_50/2 StgValue_70/4 "/>
</bind>
</comp>

<comp id="259" class="1004" name="grp_load_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="1"/>
<pin id="261" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sf_load/3 sf_load_6/4 "/>
</bind>
</comp>

<comp id="262" class="1004" name="tmp_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="2" slack="0"/>
<pin id="264" dir="0" index="1" bw="2" slack="0"/>
<pin id="265" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="in_idx_2_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="2" slack="0"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="in_idx_2/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="tmp_1214_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="2" slack="0"/>
<pin id="276" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1214/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="accPopCount_V_1_0_1_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="0"/>
<pin id="280" dir="0" index="1" bw="1" slack="0"/>
<pin id="281" dir="0" index="2" bw="16" slack="0"/>
<pin id="282" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="accPopCount_V_1_0_1/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="accPopCount_V_0_0_1_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="1" slack="0"/>
<pin id="288" dir="0" index="1" bw="16" slack="0"/>
<pin id="289" dir="0" index="2" bw="1" slack="0"/>
<pin id="290" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="accPopCount_V_0_0_1/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="StgValue_40_store_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="16" slack="0"/>
<pin id="296" dir="0" index="1" bw="16" slack="1"/>
<pin id="297" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_40/2 "/>
</bind>
</comp>

<comp id="299" class="1004" name="StgValue_41_store_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="16" slack="0"/>
<pin id="301" dir="0" index="1" bw="16" slack="1"/>
<pin id="302" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_41/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="StgValue_48_store_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="16" slack="0"/>
<pin id="306" dir="0" index="1" bw="16" slack="0"/>
<pin id="307" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_48/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="StgValue_49_store_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="16" slack="0"/>
<pin id="311" dir="0" index="1" bw="16" slack="0"/>
<pin id="312" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_49/2 "/>
</bind>
</comp>

<comp id="314" class="1004" name="exitcond_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="16" slack="0"/>
<pin id="316" dir="0" index="1" bw="16" slack="0"/>
<pin id="317" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/3 "/>
</bind>
</comp>

<comp id="320" class="1004" name="i_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="16" slack="0"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="326" class="1004" name="sf_3_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="0"/>
<pin id="328" dir="0" index="1" bw="32" slack="0"/>
<pin id="329" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sf_3/3 "/>
</bind>
</comp>

<comp id="332" class="1004" name="tmp_s_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="1"/>
<pin id="334" dir="0" index="1" bw="1" slack="0"/>
<pin id="335" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="338" class="1004" name="tmp_1215_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="1"/>
<pin id="340" dir="0" index="1" bw="4" slack="0"/>
<pin id="341" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_1215/4 "/>
</bind>
</comp>

<comp id="344" class="1004" name="tmp_22_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="0"/>
<pin id="346" dir="0" index="1" bw="32" slack="1"/>
<pin id="347" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_22/4 "/>
</bind>
</comp>

<comp id="349" class="1004" name="tmp_26_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="32" slack="1"/>
<pin id="351" dir="0" index="1" bw="8" slack="0"/>
<pin id="352" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_26/4 "/>
</bind>
</comp>

<comp id="354" class="1004" name="StgValue_67_store_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="1"/>
<pin id="356" dir="0" index="1" bw="32" slack="2"/>
<pin id="357" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_67/4 "/>
</bind>
</comp>

<comp id="358" class="1004" name="nf_3_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="32" slack="1"/>
<pin id="360" dir="0" index="1" bw="1" slack="0"/>
<pin id="361" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="nf_3/4 "/>
</bind>
</comp>

<comp id="364" class="1004" name="tmp_20_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="1"/>
<pin id="366" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_20/5 "/>
</bind>
</comp>

<comp id="368" class="1004" name="tmp_23_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="1"/>
<pin id="370" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_23/5 "/>
</bind>
</comp>

<comp id="372" class="1004" name="tmp_27_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="32" slack="2"/>
<pin id="374" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_27/5 "/>
</bind>
</comp>

<comp id="376" class="1004" name="tmp_37_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="32" slack="0"/>
<pin id="378" dir="0" index="1" bw="11" slack="0"/>
<pin id="379" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_37/5 "/>
</bind>
</comp>

<comp id="382" class="1004" name="p_nf_1_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="1" slack="0"/>
<pin id="384" dir="0" index="1" bw="1" slack="0"/>
<pin id="385" dir="0" index="2" bw="32" slack="0"/>
<pin id="386" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_nf_1/5 "/>
</bind>
</comp>

<comp id="390" class="1004" name="tmp_19_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="2"/>
<pin id="392" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_19/6 "/>
</bind>
</comp>

<comp id="394" class="1004" name="tmp1_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="8" slack="0"/>
<pin id="396" dir="0" index="1" bw="1" slack="0"/>
<pin id="397" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp1/8 "/>
</bind>
</comp>

<comp id="400" class="1004" name="masked_V_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="8" slack="2"/>
<pin id="402" dir="0" index="1" bw="8" slack="0"/>
<pin id="403" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="masked_V/8 "/>
</bind>
</comp>

<comp id="405" class="1004" name="tmp_1216_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="8" slack="0"/>
<pin id="407" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1216/8 "/>
</bind>
</comp>

<comp id="409" class="1004" name="tmp_1217_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="1" slack="0"/>
<pin id="411" dir="0" index="1" bw="8" slack="0"/>
<pin id="412" dir="0" index="2" bw="1" slack="0"/>
<pin id="413" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1217/8 "/>
</bind>
</comp>

<comp id="417" class="1004" name="tmp_i_cast_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="1" slack="0"/>
<pin id="419" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_cast/8 "/>
</bind>
</comp>

<comp id="421" class="1004" name="tmp_352_i_cast_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="1" slack="0"/>
<pin id="423" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_352_i_cast/8 "/>
</bind>
</comp>

<comp id="425" class="1004" name="tmp_1218_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="1" slack="0"/>
<pin id="427" dir="0" index="1" bw="8" slack="0"/>
<pin id="428" dir="0" index="2" bw="3" slack="0"/>
<pin id="429" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1218/8 "/>
</bind>
</comp>

<comp id="433" class="1004" name="tmp_353_i_cast_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="1" slack="0"/>
<pin id="435" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_353_i_cast/8 "/>
</bind>
</comp>

<comp id="437" class="1004" name="tmp_1219_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="1" slack="0"/>
<pin id="439" dir="0" index="1" bw="8" slack="0"/>
<pin id="440" dir="0" index="2" bw="3" slack="0"/>
<pin id="441" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1219/8 "/>
</bind>
</comp>

<comp id="445" class="1004" name="tmp2_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="1" slack="0"/>
<pin id="447" dir="0" index="1" bw="1" slack="0"/>
<pin id="448" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/8 "/>
</bind>
</comp>

<comp id="451" class="1004" name="tmp_355_i_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="2" slack="0"/>
<pin id="453" dir="0" index="1" bw="1" slack="0"/>
<pin id="454" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_355_i/8 "/>
</bind>
</comp>

<comp id="457" class="1004" name="tmp_1220_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="1" slack="0"/>
<pin id="459" dir="0" index="1" bw="8" slack="0"/>
<pin id="460" dir="0" index="2" bw="4" slack="0"/>
<pin id="461" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1220/8 "/>
</bind>
</comp>

<comp id="465" class="1004" name="tmp_357_i_cast_cast_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="1" slack="0"/>
<pin id="467" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_357_i_cast_cast/8 "/>
</bind>
</comp>

<comp id="469" class="1004" name="tmp_1221_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="1" slack="0"/>
<pin id="471" dir="0" index="1" bw="8" slack="0"/>
<pin id="472" dir="0" index="2" bw="4" slack="0"/>
<pin id="473" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1221/8 "/>
</bind>
</comp>

<comp id="477" class="1004" name="tmp_360_i_cast_cast_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="1" slack="0"/>
<pin id="479" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_360_i_cast_cast/8 "/>
</bind>
</comp>

<comp id="481" class="1004" name="tmp_1222_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="1" slack="0"/>
<pin id="483" dir="0" index="1" bw="8" slack="0"/>
<pin id="484" dir="0" index="2" bw="4" slack="0"/>
<pin id="485" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1222/8 "/>
</bind>
</comp>

<comp id="489" class="1004" name="tmp_361_i_cast_cast_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="1" slack="0"/>
<pin id="491" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_361_i_cast_cast/8 "/>
</bind>
</comp>

<comp id="493" class="1004" name="tmp_1223_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="1" slack="0"/>
<pin id="495" dir="0" index="1" bw="8" slack="0"/>
<pin id="496" dir="0" index="2" bw="4" slack="0"/>
<pin id="497" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1223/8 "/>
</bind>
</comp>

<comp id="501" class="1004" name="tmp5_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="1" slack="0"/>
<pin id="503" dir="0" index="1" bw="1" slack="0"/>
<pin id="504" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp5/8 "/>
</bind>
</comp>

<comp id="507" class="1004" name="tmp4_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="2" slack="0"/>
<pin id="509" dir="0" index="1" bw="1" slack="0"/>
<pin id="510" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/8 "/>
</bind>
</comp>

<comp id="513" class="1004" name="tmp_355_i_cast_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="2" slack="1"/>
<pin id="515" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_355_i_cast/9 "/>
</bind>
</comp>

<comp id="516" class="1004" name="tmp_356_i_cast_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="1" slack="1"/>
<pin id="518" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_356_i_cast/9 "/>
</bind>
</comp>

<comp id="519" class="1004" name="tmp3_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="2" slack="0"/>
<pin id="521" dir="0" index="1" bw="1" slack="0"/>
<pin id="522" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp3/9 "/>
</bind>
</comp>

<comp id="525" class="1004" name="tmp4_cast_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="2" slack="1"/>
<pin id="527" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp4_cast/9 "/>
</bind>
</comp>

<comp id="528" class="1004" name="tmp_363_i_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="2" slack="0"/>
<pin id="530" dir="0" index="1" bw="3" slack="0"/>
<pin id="531" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_363_i/9 "/>
</bind>
</comp>

<comp id="534" class="1004" name="tmp_363_i_cast_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="3" slack="0"/>
<pin id="536" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_363_i_cast/9 "/>
</bind>
</comp>

<comp id="538" class="1004" name="tmp_364_i_cast_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="1" slack="1"/>
<pin id="540" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_364_i_cast/9 "/>
</bind>
</comp>

<comp id="541" class="1004" name="pct_V_i_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="3" slack="0"/>
<pin id="543" dir="0" index="1" bw="1" slack="0"/>
<pin id="544" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="pct_V_i/9 "/>
</bind>
</comp>

<comp id="547" class="1004" name="accPopCount_V_0_0_2_s_load_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="16" slack="8"/>
<pin id="549" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="accPopCount_V_0_0_2_s/10 "/>
</bind>
</comp>

<comp id="550" class="1004" name="tmp_i_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="5" slack="0"/>
<pin id="552" dir="0" index="1" bw="4" slack="1"/>
<pin id="553" dir="0" index="2" bw="1" slack="0"/>
<pin id="554" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_i/10 "/>
</bind>
</comp>

<comp id="557" class="1004" name="agg_result_V_i_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="4" slack="0"/>
<pin id="559" dir="0" index="1" bw="5" slack="0"/>
<pin id="560" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="agg_result_V_i/10 "/>
</bind>
</comp>

<comp id="563" class="1004" name="agg_result_V_i_cast_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="5" slack="0"/>
<pin id="565" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="agg_result_V_i_cast/10 "/>
</bind>
</comp>

<comp id="567" class="1004" name="tmp_25_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="16" slack="0"/>
<pin id="569" dir="0" index="1" bw="5" slack="0"/>
<pin id="570" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_25/10 "/>
</bind>
</comp>

<comp id="573" class="1004" name="StgValue_124_store_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="1" slack="0"/>
<pin id="575" dir="0" index="1" bw="16" slack="8"/>
<pin id="576" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_124/10 "/>
</bind>
</comp>

<comp id="578" class="1004" name="StgValue_125_store_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="16" slack="1"/>
<pin id="580" dir="0" index="1" bw="16" slack="9"/>
<pin id="581" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_125/11 "/>
</bind>
</comp>

<comp id="582" class="1004" name="tmp_32_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="16" slack="1"/>
<pin id="584" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_32/11 "/>
</bind>
</comp>

<comp id="585" class="1004" name="means_in7_V_0_load_load_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="24" slack="0"/>
<pin id="587" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="means_in7_V_0_load/11 "/>
</bind>
</comp>

<comp id="589" class="1004" name="accPopCount_V_1_0_2_s_load_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="16" slack="10"/>
<pin id="591" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="accPopCount_V_1_0_2_s/12 "/>
</bind>
</comp>

<comp id="592" class="1004" name="tmp_101_1_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="16" slack="0"/>
<pin id="594" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_101_1/12 "/>
</bind>
</comp>

<comp id="596" class="1004" name="means_in7_V_1_load_load_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="24" slack="0"/>
<pin id="598" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="means_in7_V_1_load/12 "/>
</bind>
</comp>

<comp id="600" class="1004" name="StgValue_136_store_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="1" slack="0"/>
<pin id="602" dir="0" index="1" bw="16" slack="10"/>
<pin id="603" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_136/12 "/>
</bind>
</comp>

<comp id="605" class="1004" name="tmp_28_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="24" slack="2"/>
<pin id="607" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_28/15 "/>
</bind>
</comp>

<comp id="608" class="1004" name="tmp_29_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="24" slack="1"/>
<pin id="610" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_29/15 "/>
</bind>
</comp>

<comp id="611" class="1004" name="grp_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="24" slack="0"/>
<pin id="613" dir="0" index="1" bw="24" slack="0"/>
<pin id="614" dir="1" index="2" bw="48" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_30/15 "/>
</bind>
</comp>

<comp id="617" class="1004" name="tmp_31_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="48" slack="1"/>
<pin id="619" dir="1" index="1" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_31/19 "/>
</bind>
</comp>

<comp id="620" class="1004" name="tmp_33_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="32" slack="0"/>
<pin id="622" dir="0" index="1" bw="24" slack="2"/>
<pin id="623" dir="0" index="2" bw="1" slack="0"/>
<pin id="624" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_33/19 "/>
</bind>
</comp>

<comp id="627" class="1004" name="tmp_33_cast3_fu_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="32" slack="0"/>
<pin id="629" dir="1" index="1" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_33_cast3/19 "/>
</bind>
</comp>

<comp id="631" class="1004" name="tmp_34_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="32" slack="0"/>
<pin id="633" dir="0" index="1" bw="48" slack="0"/>
<pin id="634" dir="1" index="2" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_34/19 "/>
</bind>
</comp>

<comp id="637" class="1004" name="tmp_36_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="24" slack="0"/>
<pin id="639" dir="0" index="1" bw="49" slack="0"/>
<pin id="640" dir="0" index="2" bw="5" slack="0"/>
<pin id="641" dir="0" index="3" bw="6" slack="0"/>
<pin id="642" dir="1" index="4" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_36/19 "/>
</bind>
</comp>

<comp id="647" class="1004" name="tmp_V_18_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="24" slack="1"/>
<pin id="649" dir="0" index="1" bw="1" slack="0"/>
<pin id="650" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_V_18/20 "/>
</bind>
</comp>

<comp id="652" class="1004" name="means_out7_V_0_load_load_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="24" slack="0"/>
<pin id="654" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="means_out7_V_0_load/20 "/>
</bind>
</comp>

<comp id="656" class="1004" name="tmp_39_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="24" slack="1"/>
<pin id="658" dir="0" index="1" bw="24" slack="0"/>
<pin id="659" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_39/20 "/>
</bind>
</comp>

<comp id="661" class="1004" name="addconv_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="24" slack="1"/>
<pin id="663" dir="0" index="1" bw="24" slack="0"/>
<pin id="664" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="addconv/20 "/>
</bind>
</comp>

<comp id="666" class="1004" name="accResidual_0_V_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="1" slack="1"/>
<pin id="668" dir="0" index="1" bw="24" slack="1"/>
<pin id="669" dir="0" index="2" bw="24" slack="1"/>
<pin id="670" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="accResidual_0_V/21 "/>
</bind>
</comp>

<comp id="671" class="1004" name="tmp_V_19_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="24" slack="0"/>
<pin id="673" dir="0" index="1" bw="1" slack="0"/>
<pin id="674" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_V_19/21 "/>
</bind>
</comp>

<comp id="677" class="1007" name="grp_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="16" slack="0"/>
<pin id="679" dir="0" index="1" bw="24" slack="0"/>
<pin id="680" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_38/11 "/>
</bind>
</comp>

<comp id="683" class="1007" name="grp_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="16" slack="0"/>
<pin id="685" dir="0" index="1" bw="24" slack="0"/>
<pin id="686" dir="0" index="2" bw="24" slack="2147483647"/>
<pin id="687" dir="1" index="3" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_102_1/12 tmp_103_1/14 "/>
</bind>
</comp>

<comp id="690" class="1005" name="accPopCount_V_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="16" slack="1"/>
<pin id="692" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="accPopCount_V "/>
</bind>
</comp>

<comp id="696" class="1005" name="accPopCount_V_1_reg_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="16" slack="1"/>
<pin id="698" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="accPopCount_V_1 "/>
</bind>
</comp>

<comp id="702" class="1005" name="tmp_reg_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="1" slack="1"/>
<pin id="704" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="706" class="1005" name="in_idx_2_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="2" slack="0"/>
<pin id="708" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="in_idx_2 "/>
</bind>
</comp>

<comp id="711" class="1005" name="sf_reg_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="32" slack="0"/>
<pin id="713" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="sf "/>
</bind>
</comp>

<comp id="718" class="1005" name="accPopCount_V_0_0_2_reg_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="16" slack="0"/>
<pin id="720" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="accPopCount_V_0_0_2 "/>
</bind>
</comp>

<comp id="726" class="1005" name="accPopCount_V_1_0_2_reg_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="16" slack="0"/>
<pin id="728" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="accPopCount_V_1_0_2 "/>
</bind>
</comp>

<comp id="733" class="1005" name="exitcond_reg_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="1" slack="1"/>
<pin id="735" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="737" class="1005" name="i_reg_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="16" slack="0"/>
<pin id="739" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="742" class="1005" name="sf_load_reg_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="32" slack="1"/>
<pin id="744" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sf_load "/>
</bind>
</comp>

<comp id="747" class="1005" name="sf_3_reg_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="32" slack="1"/>
<pin id="749" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sf_3 "/>
</bind>
</comp>

<comp id="753" class="1005" name="tmp_s_reg_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="1" slack="1"/>
<pin id="755" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="757" class="1005" name="sf_load_6_reg_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="32" slack="1"/>
<pin id="759" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sf_load_6 "/>
</bind>
</comp>

<comp id="763" class="1005" name="tmp_22_reg_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="32" slack="1"/>
<pin id="765" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_22 "/>
</bind>
</comp>

<comp id="768" class="1005" name="tmp_26_reg_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="1" slack="1"/>
<pin id="770" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_26 "/>
</bind>
</comp>

<comp id="772" class="1005" name="nf_3_reg_772">
<pin_list>
<pin id="773" dir="0" index="0" bw="32" slack="1"/>
<pin id="774" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="nf_3 "/>
</bind>
</comp>

<comp id="777" class="1005" name="inputBuf_V_addr_2_reg_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="7" slack="1"/>
<pin id="779" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="inputBuf_V_addr_2 "/>
</bind>
</comp>

<comp id="782" class="1005" name="tmp_V_reg_782">
<pin_list>
<pin id="783" dir="0" index="0" bw="8" slack="1"/>
<pin id="784" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

<comp id="788" class="1005" name="weightMem_V_addr_reg_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="15" slack="1"/>
<pin id="790" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="weightMem_V_addr "/>
</bind>
</comp>

<comp id="793" class="1005" name="tmp_27_reg_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="64" slack="7"/>
<pin id="795" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opset="tmp_27 "/>
</bind>
</comp>

<comp id="799" class="1005" name="p_nf_1_reg_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="32" slack="1"/>
<pin id="801" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_nf_1 "/>
</bind>
</comp>

<comp id="804" class="1005" name="inputBuf_V_load_reg_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="8" slack="2"/>
<pin id="806" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="inputBuf_V_load "/>
</bind>
</comp>

<comp id="809" class="1005" name="weightMem_V_load_reg_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="8" slack="2"/>
<pin id="811" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="weightMem_V_load "/>
</bind>
</comp>

<comp id="814" class="1005" name="tmp_1219_reg_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="1" slack="1"/>
<pin id="816" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1219 "/>
</bind>
</comp>

<comp id="819" class="1005" name="tmp_355_i_reg_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="2" slack="1"/>
<pin id="821" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_355_i "/>
</bind>
</comp>

<comp id="824" class="1005" name="tmp_1223_reg_824">
<pin_list>
<pin id="825" dir="0" index="0" bw="1" slack="1"/>
<pin id="826" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1223 "/>
</bind>
</comp>

<comp id="829" class="1005" name="tmp4_reg_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="2" slack="1"/>
<pin id="831" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp4 "/>
</bind>
</comp>

<comp id="834" class="1005" name="pct_V_i_reg_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="4" slack="1"/>
<pin id="836" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="pct_V_i "/>
</bind>
</comp>

<comp id="839" class="1005" name="tmp_25_reg_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="16" slack="1"/>
<pin id="841" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_25 "/>
</bind>
</comp>

<comp id="845" class="1005" name="tmp_32_reg_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="24" slack="1"/>
<pin id="847" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="tmp_32 "/>
</bind>
</comp>

<comp id="850" class="1005" name="means_in7_V_0_load_reg_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="24" slack="1"/>
<pin id="852" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="means_in7_V_0_load "/>
</bind>
</comp>

<comp id="855" class="1005" name="tmp_101_1_reg_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="24" slack="1"/>
<pin id="857" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="tmp_101_1 "/>
</bind>
</comp>

<comp id="860" class="1005" name="means_in7_V_1_load_reg_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="24" slack="1"/>
<pin id="862" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="means_in7_V_1_load "/>
</bind>
</comp>

<comp id="865" class="1005" name="alphaMem_V_addr_reg_865">
<pin_list>
<pin id="866" dir="0" index="0" bw="9" slack="1"/>
<pin id="867" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="alphaMem_V_addr "/>
</bind>
</comp>

<comp id="870" class="1005" name="tmp_38_reg_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="24" slack="1"/>
<pin id="872" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="tmp_38 "/>
</bind>
</comp>

<comp id="875" class="1005" name="alphaMem_V_load_reg_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="24" slack="2"/>
<pin id="877" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opset="alphaMem_V_load "/>
</bind>
</comp>

<comp id="880" class="1005" name="tmp_103_1_reg_880">
<pin_list>
<pin id="881" dir="0" index="0" bw="24" slack="1"/>
<pin id="882" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="tmp_103_1 "/>
</bind>
</comp>

<comp id="885" class="1005" name="tmp_28_reg_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="48" slack="1"/>
<pin id="887" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="tmp_28 "/>
</bind>
</comp>

<comp id="890" class="1005" name="tmp_29_reg_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="48" slack="1"/>
<pin id="892" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="tmp_29 "/>
</bind>
</comp>

<comp id="895" class="1005" name="thresMem_V_addr_reg_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="9" slack="1"/>
<pin id="897" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="thresMem_V_addr "/>
</bind>
</comp>

<comp id="900" class="1005" name="thresMem_V_load_reg_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="24" slack="2"/>
<pin id="902" dir="1" index="1" bw="24" slack="2"/>
</pin_list>
<bind>
<opset="thresMem_V_load "/>
</bind>
</comp>

<comp id="905" class="1005" name="tmp_30_reg_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="48" slack="1"/>
<pin id="907" dir="1" index="1" bw="48" slack="1"/>
</pin_list>
<bind>
<opset="tmp_30 "/>
</bind>
</comp>

<comp id="910" class="1005" name="tmp_36_reg_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="24" slack="1"/>
<pin id="912" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="tmp_36 "/>
</bind>
</comp>

<comp id="917" class="1005" name="tmp_V_18_reg_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="1" slack="1"/>
<pin id="919" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_18 "/>
</bind>
</comp>

<comp id="923" class="1005" name="tmp_39_reg_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="24" slack="1"/>
<pin id="925" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="tmp_39 "/>
</bind>
</comp>

<comp id="928" class="1005" name="addconv_reg_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="24" slack="1"/>
<pin id="930" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="addconv "/>
</bind>
</comp>

<comp id="933" class="1005" name="tmp_V_19_reg_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="1" slack="1"/>
<pin id="935" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_19 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="103"><net_src comp="16" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="16" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="30" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="16" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="16" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="16" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="128"><net_src comp="56" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="0" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="135"><net_src comp="90" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="2" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="142"><net_src comp="54" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="148"><net_src comp="137" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="154"><net_src comp="4" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="54" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="161"><net_src comp="149" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="167"><net_src comp="54" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="168"><net_src comp="162" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="174"><net_src comp="8" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="54" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="181"><net_src comp="169" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="187"><net_src comp="6" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="54" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="194"><net_src comp="182" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="198"><net_src comp="32" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="205"><net_src comp="195" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="209"><net_src comp="22" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="216"><net_src comp="206" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="217"><net_src comp="210" pin="4"/><net_sink comp="206" pin=0"/></net>

<net id="221"><net_src comp="42" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="228"><net_src comp="218" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="238"><net_src comp="206" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="258"><net_src comp="22" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="266"><net_src comp="199" pin="4"/><net_sink comp="262" pin=0"/></net>

<net id="267"><net_src comp="34" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="272"><net_src comp="199" pin="4"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="40" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="277"><net_src comp="199" pin="4"/><net_sink comp="274" pin=0"/></net>

<net id="283"><net_src comp="274" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="284"><net_src comp="42" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="285"><net_src comp="251" pin="1"/><net_sink comp="278" pin=2"/></net>

<net id="291"><net_src comp="274" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="292"><net_src comp="248" pin="1"/><net_sink comp="286" pin=1"/></net>

<net id="293"><net_src comp="42" pin="0"/><net_sink comp="286" pin=2"/></net>

<net id="298"><net_src comp="278" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="303"><net_src comp="286" pin="3"/><net_sink comp="299" pin=0"/></net>

<net id="308"><net_src comp="251" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="313"><net_src comp="248" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="318"><net_src comp="222" pin="4"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="44" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="324"><net_src comp="222" pin="4"/><net_sink comp="320" pin=0"/></net>

<net id="325"><net_src comp="48" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="330"><net_src comp="16" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="259" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="336"><net_src comp="206" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="22" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="342"><net_src comp="206" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="343"><net_src comp="50" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="348"><net_src comp="338" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="353"><net_src comp="52" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="362"><net_src comp="206" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="16" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="367"><net_src comp="364" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="371"><net_src comp="368" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="375"><net_src comp="206" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="380"><net_src comp="232" pin="4"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="58" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="387"><net_src comp="376" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="388"><net_src comp="22" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="389"><net_src comp="232" pin="4"/><net_sink comp="382" pin=2"/></net>

<net id="393"><net_src comp="390" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="398"><net_src comp="242" pin="4"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="60" pin="0"/><net_sink comp="394" pin=1"/></net>

<net id="404"><net_src comp="394" pin="2"/><net_sink comp="400" pin=1"/></net>

<net id="408"><net_src comp="400" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="414"><net_src comp="62" pin="0"/><net_sink comp="409" pin=0"/></net>

<net id="415"><net_src comp="400" pin="2"/><net_sink comp="409" pin=1"/></net>

<net id="416"><net_src comp="16" pin="0"/><net_sink comp="409" pin=2"/></net>

<net id="420"><net_src comp="405" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="424"><net_src comp="409" pin="3"/><net_sink comp="421" pin=0"/></net>

<net id="430"><net_src comp="62" pin="0"/><net_sink comp="425" pin=0"/></net>

<net id="431"><net_src comp="400" pin="2"/><net_sink comp="425" pin=1"/></net>

<net id="432"><net_src comp="26" pin="0"/><net_sink comp="425" pin=2"/></net>

<net id="436"><net_src comp="425" pin="3"/><net_sink comp="433" pin=0"/></net>

<net id="442"><net_src comp="62" pin="0"/><net_sink comp="437" pin=0"/></net>

<net id="443"><net_src comp="400" pin="2"/><net_sink comp="437" pin=1"/></net>

<net id="444"><net_src comp="64" pin="0"/><net_sink comp="437" pin=2"/></net>

<net id="449"><net_src comp="421" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="450"><net_src comp="433" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="455"><net_src comp="445" pin="2"/><net_sink comp="451" pin=0"/></net>

<net id="456"><net_src comp="417" pin="1"/><net_sink comp="451" pin=1"/></net>

<net id="462"><net_src comp="62" pin="0"/><net_sink comp="457" pin=0"/></net>

<net id="463"><net_src comp="400" pin="2"/><net_sink comp="457" pin=1"/></net>

<net id="464"><net_src comp="66" pin="0"/><net_sink comp="457" pin=2"/></net>

<net id="468"><net_src comp="457" pin="3"/><net_sink comp="465" pin=0"/></net>

<net id="474"><net_src comp="62" pin="0"/><net_sink comp="469" pin=0"/></net>

<net id="475"><net_src comp="400" pin="2"/><net_sink comp="469" pin=1"/></net>

<net id="476"><net_src comp="68" pin="0"/><net_sink comp="469" pin=2"/></net>

<net id="480"><net_src comp="469" pin="3"/><net_sink comp="477" pin=0"/></net>

<net id="486"><net_src comp="62" pin="0"/><net_sink comp="481" pin=0"/></net>

<net id="487"><net_src comp="400" pin="2"/><net_sink comp="481" pin=1"/></net>

<net id="488"><net_src comp="50" pin="0"/><net_sink comp="481" pin=2"/></net>

<net id="492"><net_src comp="481" pin="3"/><net_sink comp="489" pin=0"/></net>

<net id="498"><net_src comp="62" pin="0"/><net_sink comp="493" pin=0"/></net>

<net id="499"><net_src comp="400" pin="2"/><net_sink comp="493" pin=1"/></net>

<net id="500"><net_src comp="70" pin="0"/><net_sink comp="493" pin=2"/></net>

<net id="505"><net_src comp="477" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="506"><net_src comp="489" pin="1"/><net_sink comp="501" pin=1"/></net>

<net id="511"><net_src comp="501" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="512"><net_src comp="465" pin="1"/><net_sink comp="507" pin=1"/></net>

<net id="523"><net_src comp="513" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="524"><net_src comp="516" pin="1"/><net_sink comp="519" pin=1"/></net>

<net id="532"><net_src comp="525" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="533"><net_src comp="519" pin="2"/><net_sink comp="528" pin=1"/></net>

<net id="537"><net_src comp="528" pin="2"/><net_sink comp="534" pin=0"/></net>

<net id="545"><net_src comp="534" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="546"><net_src comp="538" pin="1"/><net_sink comp="541" pin=1"/></net>

<net id="555"><net_src comp="72" pin="0"/><net_sink comp="550" pin=0"/></net>

<net id="556"><net_src comp="74" pin="0"/><net_sink comp="550" pin=2"/></net>

<net id="561"><net_src comp="76" pin="0"/><net_sink comp="557" pin=0"/></net>

<net id="562"><net_src comp="550" pin="3"/><net_sink comp="557" pin=1"/></net>

<net id="566"><net_src comp="557" pin="2"/><net_sink comp="563" pin=0"/></net>

<net id="571"><net_src comp="547" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="572"><net_src comp="563" pin="1"/><net_sink comp="567" pin=1"/></net>

<net id="577"><net_src comp="42" pin="0"/><net_sink comp="573" pin=0"/></net>

<net id="588"><net_src comp="10" pin="0"/><net_sink comp="585" pin=0"/></net>

<net id="595"><net_src comp="589" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="599"><net_src comp="12" pin="0"/><net_sink comp="596" pin=0"/></net>

<net id="604"><net_src comp="42" pin="0"/><net_sink comp="600" pin=0"/></net>

<net id="615"><net_src comp="605" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="616"><net_src comp="608" pin="1"/><net_sink comp="611" pin=1"/></net>

<net id="625"><net_src comp="78" pin="0"/><net_sink comp="620" pin=0"/></net>

<net id="626"><net_src comp="80" pin="0"/><net_sink comp="620" pin=2"/></net>

<net id="630"><net_src comp="620" pin="3"/><net_sink comp="627" pin=0"/></net>

<net id="635"><net_src comp="627" pin="1"/><net_sink comp="631" pin=0"/></net>

<net id="636"><net_src comp="617" pin="1"/><net_sink comp="631" pin=1"/></net>

<net id="643"><net_src comp="82" pin="0"/><net_sink comp="637" pin=0"/></net>

<net id="644"><net_src comp="631" pin="2"/><net_sink comp="637" pin=1"/></net>

<net id="645"><net_src comp="84" pin="0"/><net_sink comp="637" pin=2"/></net>

<net id="646"><net_src comp="86" pin="0"/><net_sink comp="637" pin=3"/></net>

<net id="651"><net_src comp="88" pin="0"/><net_sink comp="647" pin=1"/></net>

<net id="655"><net_src comp="14" pin="0"/><net_sink comp="652" pin=0"/></net>

<net id="660"><net_src comp="652" pin="1"/><net_sink comp="656" pin=1"/></net>

<net id="665"><net_src comp="652" pin="1"/><net_sink comp="661" pin=1"/></net>

<net id="675"><net_src comp="666" pin="3"/><net_sink comp="671" pin=0"/></net>

<net id="676"><net_src comp="88" pin="0"/><net_sink comp="671" pin=1"/></net>

<net id="681"><net_src comp="582" pin="1"/><net_sink comp="677" pin=0"/></net>

<net id="682"><net_src comp="585" pin="1"/><net_sink comp="677" pin=1"/></net>

<net id="688"><net_src comp="592" pin="1"/><net_sink comp="683" pin=0"/></net>

<net id="689"><net_src comp="596" pin="1"/><net_sink comp="683" pin=1"/></net>

<net id="693"><net_src comp="100" pin="1"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="248" pin=0"/></net>

<net id="695"><net_src comp="690" pin="1"/><net_sink comp="299" pin=1"/></net>

<net id="699"><net_src comp="104" pin="1"/><net_sink comp="696" pin=0"/></net>

<net id="700"><net_src comp="696" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="701"><net_src comp="696" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="705"><net_src comp="262" pin="2"/><net_sink comp="702" pin=0"/></net>

<net id="709"><net_src comp="268" pin="2"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="714"><net_src comp="112" pin="1"/><net_sink comp="711" pin=0"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="254" pin=1"/></net>

<net id="716"><net_src comp="711" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="717"><net_src comp="711" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="721"><net_src comp="116" pin="1"/><net_sink comp="718" pin=0"/></net>

<net id="722"><net_src comp="718" pin="1"/><net_sink comp="309" pin=1"/></net>

<net id="723"><net_src comp="718" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="724"><net_src comp="718" pin="1"/><net_sink comp="573" pin=1"/></net>

<net id="725"><net_src comp="718" pin="1"/><net_sink comp="578" pin=1"/></net>

<net id="729"><net_src comp="120" pin="1"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="731"><net_src comp="726" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="732"><net_src comp="726" pin="1"/><net_sink comp="600" pin=1"/></net>

<net id="736"><net_src comp="314" pin="2"/><net_sink comp="733" pin=0"/></net>

<net id="740"><net_src comp="320" pin="2"/><net_sink comp="737" pin=0"/></net>

<net id="741"><net_src comp="737" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="745"><net_src comp="259" pin="1"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="344" pin=1"/></net>

<net id="750"><net_src comp="326" pin="2"/><net_sink comp="747" pin=0"/></net>

<net id="751"><net_src comp="747" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="752"><net_src comp="747" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="756"><net_src comp="332" pin="2"/><net_sink comp="753" pin=0"/></net>

<net id="760"><net_src comp="259" pin="1"/><net_sink comp="757" pin=0"/></net>

<net id="761"><net_src comp="757" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="762"><net_src comp="757" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="766"><net_src comp="344" pin="2"/><net_sink comp="763" pin=0"/></net>

<net id="767"><net_src comp="763" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="771"><net_src comp="349" pin="2"/><net_sink comp="768" pin=0"/></net>

<net id="775"><net_src comp="358" pin="2"/><net_sink comp="772" pin=0"/></net>

<net id="776"><net_src comp="772" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="780"><net_src comp="137" pin="3"/><net_sink comp="777" pin=0"/></net>

<net id="781"><net_src comp="777" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="785"><net_src comp="124" pin="2"/><net_sink comp="782" pin=0"/></net>

<net id="786"><net_src comp="782" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="787"><net_src comp="782" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="791"><net_src comp="149" pin="3"/><net_sink comp="788" pin=0"/></net>

<net id="792"><net_src comp="788" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="796"><net_src comp="372" pin="1"/><net_sink comp="793" pin=0"/></net>

<net id="797"><net_src comp="793" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="798"><net_src comp="793" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="802"><net_src comp="382" pin="3"/><net_sink comp="799" pin=0"/></net>

<net id="803"><net_src comp="799" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="807"><net_src comp="143" pin="3"/><net_sink comp="804" pin=0"/></net>

<net id="808"><net_src comp="804" pin="1"/><net_sink comp="242" pin=2"/></net>

<net id="812"><net_src comp="156" pin="3"/><net_sink comp="809" pin=0"/></net>

<net id="813"><net_src comp="809" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="817"><net_src comp="437" pin="3"/><net_sink comp="814" pin=0"/></net>

<net id="818"><net_src comp="814" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="822"><net_src comp="451" pin="2"/><net_sink comp="819" pin=0"/></net>

<net id="823"><net_src comp="819" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="827"><net_src comp="493" pin="3"/><net_sink comp="824" pin=0"/></net>

<net id="828"><net_src comp="824" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="832"><net_src comp="507" pin="2"/><net_sink comp="829" pin=0"/></net>

<net id="833"><net_src comp="829" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="837"><net_src comp="541" pin="2"/><net_sink comp="834" pin=0"/></net>

<net id="838"><net_src comp="834" pin="1"/><net_sink comp="550" pin=1"/></net>

<net id="842"><net_src comp="567" pin="2"/><net_sink comp="839" pin=0"/></net>

<net id="843"><net_src comp="839" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="844"><net_src comp="839" pin="1"/><net_sink comp="582" pin=0"/></net>

<net id="848"><net_src comp="582" pin="1"/><net_sink comp="845" pin=0"/></net>

<net id="849"><net_src comp="845" pin="1"/><net_sink comp="677" pin=0"/></net>

<net id="853"><net_src comp="585" pin="1"/><net_sink comp="850" pin=0"/></net>

<net id="854"><net_src comp="850" pin="1"/><net_sink comp="677" pin=1"/></net>

<net id="858"><net_src comp="592" pin="1"/><net_sink comp="855" pin=0"/></net>

<net id="859"><net_src comp="855" pin="1"/><net_sink comp="683" pin=0"/></net>

<net id="863"><net_src comp="596" pin="1"/><net_sink comp="860" pin=0"/></net>

<net id="864"><net_src comp="860" pin="1"/><net_sink comp="683" pin=1"/></net>

<net id="868"><net_src comp="169" pin="3"/><net_sink comp="865" pin=0"/></net>

<net id="869"><net_src comp="865" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="873"><net_src comp="677" pin="2"/><net_sink comp="870" pin=0"/></net>

<net id="874"><net_src comp="870" pin="1"/><net_sink comp="683" pin=0"/></net>

<net id="878"><net_src comp="176" pin="3"/><net_sink comp="875" pin=0"/></net>

<net id="879"><net_src comp="875" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="883"><net_src comp="683" pin="3"/><net_sink comp="880" pin=0"/></net>

<net id="884"><net_src comp="880" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="888"><net_src comp="605" pin="1"/><net_sink comp="885" pin=0"/></net>

<net id="889"><net_src comp="885" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="893"><net_src comp="608" pin="1"/><net_sink comp="890" pin=0"/></net>

<net id="894"><net_src comp="890" pin="1"/><net_sink comp="611" pin=1"/></net>

<net id="898"><net_src comp="182" pin="3"/><net_sink comp="895" pin=0"/></net>

<net id="899"><net_src comp="895" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="903"><net_src comp="189" pin="3"/><net_sink comp="900" pin=0"/></net>

<net id="904"><net_src comp="900" pin="1"/><net_sink comp="620" pin=1"/></net>

<net id="908"><net_src comp="611" pin="2"/><net_sink comp="905" pin=0"/></net>

<net id="909"><net_src comp="905" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="913"><net_src comp="637" pin="4"/><net_sink comp="910" pin=0"/></net>

<net id="914"><net_src comp="910" pin="1"/><net_sink comp="647" pin=0"/></net>

<net id="915"><net_src comp="910" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="916"><net_src comp="910" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="920"><net_src comp="647" pin="2"/><net_sink comp="917" pin=0"/></net>

<net id="921"><net_src comp="917" pin="1"/><net_sink comp="666" pin=0"/></net>

<net id="922"><net_src comp="917" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="926"><net_src comp="656" pin="2"/><net_sink comp="923" pin=0"/></net>

<net id="927"><net_src comp="923" pin="1"/><net_sink comp="666" pin=1"/></net>

<net id="931"><net_src comp="661" pin="2"/><net_sink comp="928" pin=0"/></net>

<net id="932"><net_src comp="928" pin="1"/><net_sink comp="666" pin=2"/></net>

<net id="936"><net_src comp="671" pin="2"/><net_sink comp="933" pin=0"/></net>

<net id="937"><net_src comp="933" pin="1"/><net_sink comp="130" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V_V | {21 22 }
 - Input state : 
	Port: StreamingMatrixVecto.1 : in_V_V | {5 }
	Port: StreamingMatrixVecto.1 : weightMem_V | {5 6 }
	Port: StreamingMatrixVecto.1 : thresMem_V | {16 17 }
	Port: StreamingMatrixVecto.1 : alphaMem_V | {12 13 }
	Port: StreamingMatrixVecto.1 : means_in7_V_0 | {11 }
	Port: StreamingMatrixVecto.1 : means_in7_V_1 | {12 }
	Port: StreamingMatrixVecto.1 : means_out7_V_0 | {20 }
  - Chain level:
	State 1
	State 2
		tmp : 1
		in_idx_2 : 1
		StgValue_34 : 2
		tmp_1214 : 1
		accPopCount_V_1_0_1 : 2
		accPopCount_V_0_0_1 : 2
		StgValue_40 : 3
		StgValue_41 : 3
		StgValue_48 : 1
		StgValue_49 : 1
		StgValue_50 : 1
	State 3
		exitcond : 1
		i : 1
		StgValue_57 : 2
		sf_3 : 1
	State 4
		StgValue_62 : 1
		StgValue_66 : 1
	State 5
		inputBuf_V_addr_2 : 1
		inputBuf_V_load : 2
		weightMem_V_addr : 1
		weightMem_V_load : 2
		tmp_37 : 1
		p_nf_1 : 2
	State 6
		inputBuf_V_addr : 1
		StgValue_86 : 2
	State 7
	State 8
		tmp1 : 1
		masked_V : 1
		tmp_1216 : 1
		tmp_1217 : 1
		tmp_i_cast : 2
		tmp_352_i_cast : 2
		tmp_1218 : 1
		tmp_353_i_cast : 2
		tmp_1219 : 1
		tmp2 : 3
		tmp_355_i : 4
		tmp_1220 : 1
		tmp_357_i_cast_cast : 2
		tmp_1221 : 1
		tmp_360_i_cast_cast : 2
		tmp_1222 : 1
		tmp_361_i_cast_cast : 2
		tmp_1223 : 1
		tmp5 : 3
		tmp4 : 4
	State 9
		tmp3 : 1
		tmp_363_i : 2
		tmp_363_i_cast : 3
		pct_V_i : 4
	State 10
		agg_result_V_i : 1
		agg_result_V_i_cast : 2
		tmp_25 : 3
	State 11
		tmp_38 : 1
	State 12
		tmp_101_1 : 1
		tmp_102_1 : 2
		alphaMem_V_load : 1
	State 13
	State 14
		tmp_103_1 : 1
	State 15
		tmp_30 : 1
	State 16
		thresMem_V_load : 1
	State 17
	State 18
	State 19
		tmp_33_cast3 : 1
		tmp_34 : 2
		tmp_36 : 3
	State 20
		tmp_39 : 1
		addconv : 1
	State 21
		tmp_V_19 : 1
	State 22
		empty_1179 : 1
	State 23


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          |       in_idx_2_fu_268      |    0    |    0    |    10   |
|          |          i_fu_320          |    0    |    0    |    23   |
|          |         sf_3_fu_326        |    0    |    0    |    39   |
|          |        tmp_22_fu_344       |    0    |    0    |    39   |
|          |         nf_3_fu_358        |    0    |    0    |    39   |
|          |         tmp2_fu_445        |    0    |    0    |    5    |
|          |      tmp_355_i_fu_451      |    0    |    0    |    5    |
|    add   |         tmp5_fu_501        |    0    |    0    |    5    |
|          |         tmp4_fu_507        |    0    |    0    |    5    |
|          |         tmp3_fu_519        |    0    |    0    |    5    |
|          |      tmp_363_i_fu_528      |    0    |    0    |    5    |
|          |       pct_V_i_fu_541       |    0    |    0    |    12   |
|          |    agg_result_V_i_fu_557   |    0    |    0    |    15   |
|          |        tmp_25_fu_567       |    0    |    0    |    23   |
|          |        tmp_34_fu_631       |    0    |    0    |    55   |
|          |       addconv_fu_661       |    0    |    0    |    31   |
|----------|----------------------------|---------|---------|---------|
|    mul   |         grp_fu_611         |    2    |   118   |    1    |
|          |         grp_fu_677         |    1    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |         tmp_fu_262         |    0    |    0    |    8    |
|          |       exitcond_fu_314      |    0    |    0    |    13   |
|          |        tmp_s_fu_332        |    0    |    0    |    18   |
|   icmp   |        tmp_26_fu_349       |    0    |    0    |    18   |
|          |        tmp_37_fu_376       |    0    |    0    |    18   |
|          |       tmp_V_18_fu_647      |    0    |    0    |    18   |
|          |       tmp_V_19_fu_671      |    0    |    0    |    18   |
|----------|----------------------------|---------|---------|---------|
|          | accPopCount_V_1_0_1_fu_278 |    0    |    0    |    16   |
|  select  | accPopCount_V_0_0_1_fu_286 |    0    |    0    |    16   |
|          |        p_nf_1_fu_382       |    0    |    0    |    32   |
|          |   accResidual_0_V_fu_666   |    0    |    0    |    24   |
|----------|----------------------------|---------|---------|---------|
|    sub   |        tmp_39_fu_656       |    0    |    0    |    31   |
|----------|----------------------------|---------|---------|---------|
|    xor   |         tmp1_fu_394        |    0    |    0    |    8    |
|          |       masked_V_fu_400      |    0    |    0    |    8    |
|----------|----------------------------|---------|---------|---------|
|  muladd  |         grp_fu_683         |    1    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   read   |      tmp_V_read_fu_124     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   write  |      grp_write_fu_130      |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   trunc  |       tmp_1214_fu_274      |    0    |    0    |    0    |
|          |       tmp_1216_fu_405      |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|    shl   |       tmp_1215_fu_338      |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |        tmp_20_fu_364       |    0    |    0    |    0    |
|          |        tmp_23_fu_368       |    0    |    0    |    0    |
|          |        tmp_27_fu_372       |    0    |    0    |    0    |
|          |        tmp_19_fu_390       |    0    |    0    |    0    |
|          |      tmp_i_cast_fu_417     |    0    |    0    |    0    |
|          |    tmp_352_i_cast_fu_421   |    0    |    0    |    0    |
|          |    tmp_353_i_cast_fu_433   |    0    |    0    |    0    |
|          | tmp_357_i_cast_cast_fu_465 |    0    |    0    |    0    |
|   zext   | tmp_360_i_cast_cast_fu_477 |    0    |    0    |    0    |
|          | tmp_361_i_cast_cast_fu_489 |    0    |    0    |    0    |
|          |    tmp_355_i_cast_fu_513   |    0    |    0    |    0    |
|          |    tmp_356_i_cast_fu_516   |    0    |    0    |    0    |
|          |      tmp4_cast_fu_525      |    0    |    0    |    0    |
|          |    tmp_363_i_cast_fu_534   |    0    |    0    |    0    |
|          |    tmp_364_i_cast_fu_538   |    0    |    0    |    0    |
|          |        tmp_31_fu_617       |    0    |    0    |    0    |
|          |     tmp_33_cast3_fu_627    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |       tmp_1217_fu_409      |    0    |    0    |    0    |
|          |       tmp_1218_fu_425      |    0    |    0    |    0    |
|          |       tmp_1219_fu_437      |    0    |    0    |    0    |
| bitselect|       tmp_1220_fu_457      |    0    |    0    |    0    |
|          |       tmp_1221_fu_469      |    0    |    0    |    0    |
|          |       tmp_1222_fu_481      |    0    |    0    |    0    |
|          |       tmp_1223_fu_493      |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|bitconcatenate|        tmp_i_fu_550        |    0    |    0    |    0    |
|          |        tmp_33_fu_620       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          | agg_result_V_i_cast_fu_563 |    0    |    0    |    0    |
|          |        tmp_32_fu_582       |    0    |    0    |    0    |
|   sext   |      tmp_101_1_fu_592      |    0    |    0    |    0    |
|          |        tmp_28_fu_605       |    0    |    0    |    0    |
|          |        tmp_29_fu_608       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|partselect|        tmp_36_fu_637       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    4    |   118   |   563   |
|----------|----------------------------|---------|---------|---------|

Memories:
+----------+--------+--------+--------+
|          |  BRAM  |   FF   |   LUT  |
+----------+--------+--------+--------+
|inputBuf_V|    1   |    0   |    0   |
+----------+--------+--------+--------+
|   Total  |    1   |    0   |    0   |
+----------+--------+--------+--------+

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|accPopCount_V_0_0_2_reg_718|   16   |
|accPopCount_V_1_0_2_reg_726|   16   |
|  accPopCount_V_1_reg_696  |   16   |
|   accPopCount_V_reg_690   |   16   |
|      addconv_reg_928      |   24   |
|  alphaMem_V_addr_reg_865  |    9   |
|  alphaMem_V_load_reg_875  |   24   |
|      exitcond_reg_733     |    1   |
|         i6_reg_218        |   16   |
|         i_reg_737         |   16   |
|      in_idx_2_reg_706     |    2   |
|       in_idx_reg_195      |    2   |
| inputBuf_V_addr_2_reg_777 |    7   |
|  inputBuf_V_load_reg_804  |    8   |
| means_in7_V_0_load_reg_850|   24   |
| means_in7_V_1_load_reg_860|   24   |
|        nf_1_reg_229       |   32   |
|        nf_3_reg_772       |   32   |
|         nf_reg_206        |   32   |
|       p_nf_1_reg_799      |   32   |
|        p_s_reg_239        |    8   |
|      pct_V_i_reg_834      |    4   |
|        sf_3_reg_747       |   32   |
|     sf_load_6_reg_757     |   32   |
|      sf_load_reg_742      |   32   |
|         sf_reg_711        |   32   |
|  thresMem_V_addr_reg_895  |    9   |
|  thresMem_V_load_reg_900  |   24   |
|        tmp4_reg_829       |    2   |
|     tmp_101_1_reg_855     |   24   |
|     tmp_103_1_reg_880     |   24   |
|      tmp_1219_reg_814     |    1   |
|      tmp_1223_reg_824     |    1   |
|       tmp_22_reg_763      |   32   |
|       tmp_25_reg_839      |   16   |
|       tmp_26_reg_768      |    1   |
|       tmp_27_reg_793      |   64   |
|       tmp_28_reg_885      |   48   |
|       tmp_29_reg_890      |   48   |
|       tmp_30_reg_905      |   48   |
|       tmp_32_reg_845      |   24   |
|     tmp_355_i_reg_819     |    2   |
|       tmp_36_reg_910      |   24   |
|       tmp_38_reg_870      |   24   |
|       tmp_39_reg_923      |   24   |
|      tmp_V_18_reg_917     |    1   |
|      tmp_V_19_reg_933     |    1   |
|       tmp_V_reg_782       |    8   |
|        tmp_reg_702        |    1   |
|       tmp_s_reg_753       |    1   |
|  weightMem_V_addr_reg_788 |   15   |
|  weightMem_V_load_reg_809 |    8   |
+---------------------------+--------+
|           Total           |   964  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_130 |  p2  |   2  |   1  |    2   ||    9    |
| grp_access_fu_143 |  p0  |   3  |   7  |   21   ||    15   |
| grp_access_fu_156 |  p0  |   2  |  15  |   30   ||    9    |
| grp_access_fu_176 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_189 |  p0  |   2  |   9  |   18   ||    9    |
|     nf_reg_206    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_611    |  p0  |   2  |  24  |   48   ||    9    |
|     grp_fu_611    |  p1  |   2  |  24  |   48   ||    9    |
|     grp_fu_677    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_677    |  p1  |   2  |  24  |   48   ||    9    |
|     grp_fu_683    |  p0  |   3  |  16  |   48   ||    15   |
|     grp_fu_683    |  p1  |   2  |  24  |   48   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   425  || 21.3195 ||   120   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    4   |    -   |   118  |   563  |
|   Memory  |    1   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |   21   |    -   |   120  |
|  Register |    -   |    -   |    -   |   964  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    1   |    4   |   21   |  1082  |   683  |
+-----------+--------+--------+--------+--------+--------+
