{
 "session": {
  "name": "v++_compile_kernel",
  "uuid": "dd2e2448-e64e-4be9-8264-8fa3101dcaef",
  "description": "v++  --target hw -k mmult_fpga --compile -Ifpga/hls --config fpga/design.cfg -okernel.xo fpga/hls/MMult.cpp ",
  "timestamp": "0",
  "report_file": {
   "scheme": "FILE",
   "host": "",
   "port": 0,
   "path": "/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/reports/kernel/v++_compile_kernel_guidance.html",
   "query": "",
   "fragment": "",
   "media_type": "",
   "encoding": "",
   "data": ""
  },
  "proto_file": {
   "scheme": "FILE",
   "host": "",
   "port": 0,
   "path": "/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/_x/v++_compile_kernel_guidance.pb",
   "query": "",
   "fragment": "",
   "media_type": "",
   "encoding": "",
   "data": ""
  },
  "build_target": "",
  "config_files": [
   {
    "fileName": "fpga/design.cfg",
    "contents": "platform=u96v2_sbc_base\ndebug=1\nsave-temps=1\n\n[connectivity]\nnk=mmult_fpga:1:mmult_fpga_1\nsp=mmult_fpga_1.A:HP0\nsp=mmult_fpga_1.B:HP1\nsp=mmult_fpga_1.C:HP2\n"
   }
  ]
 },
 "violation_count": 11,
 "waived_count": 0,
 "affirmation_count": 0,
 "violations": {
  "hashmap": {
   "5": {
    "id": 5,
    "severity": "SEV_ADVISORY",
    "rule_key": "Throughput",
    "examples": {
     "uri": [
      {
       "link_text": "Vitis HLS User Guide (UG1399)",
       "url": {
        "scheme": "HTTP",
        "host": "www.xilinx.com",
        "port": 0,
        "path": "/cgi-bin/docs/rdoc?v=2020.2;d=ug1399-vitis-hls.pdf;",
        "query": "",
        "fragment": "",
        "media_type": "",
        "encoding": "",
        "data": ""
       },
       "docgen_filename": ""
      }
     ]
    },
    "build_target": "",
    "expects": "",
    "details": {
     "text": "Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_49_1'\n",
     "args": {
      "arg": [
       {
        "string_val": "Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_49_1'\n"
       }
      ]
     }
    },
    "resolution": {
     "text": "",
     "args": {
      "arg": [
       {
        "uri": {
         "link_text": "Vitis HLS User Guide (UG1399)",
         "url": {
          "scheme": "HTTP",
          "host": "www.xilinx.com",
          "port": 0,
          "path": "/cgi-bin/docs/rdoc?v=2020.2;d=ug1399-vitis-hls.pdf;",
          "query": "",
          "fragment": "",
          "media_type": "",
          "encoding": "",
          "data": ""
         },
         "docgen_filename": ""
        },
        "string_val": ""
       }
      ]
     }
    },
    "categories": {
     "0": "Accelerator",
     "1": "mmult_fpga",
     "2": "Throughput"
    },
    "extended_categories": {},
    "impact": "IMPACT_UNKNOWN",
    "group": ""
   },
   "6": {
    "id": 6,
    "severity": "SEV_ADVISORY",
    "rule_key": "Throughput",
    "examples": {
     "uri": [
      {
       "link_text": "Vitis HLS User Guide (UG1399)",
       "url": {
        "scheme": "HTTP",
        "host": "www.xilinx.com",
        "port": 0,
        "path": "/cgi-bin/docs/rdoc?v=2020.2;d=ug1399-vitis-hls.pdf;",
        "query": "",
        "fragment": "",
        "media_type": "",
        "encoding": "",
        "data": ""
       },
       "docgen_filename": ""
      }
     ]
    },
    "build_target": "",
    "expects": "",
    "details": {
     "text": "Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_65_2_VITIS_LOOP_66_3'\n",
     "args": {
      "arg": [
       {
        "string_val": "Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_65_2_VITIS_LOOP_66_3'\n"
       }
      ]
     }
    },
    "resolution": {
     "text": "",
     "args": {
      "arg": [
       {
        "uri": {
         "link_text": "Vitis HLS User Guide (UG1399)",
         "url": {
          "scheme": "HTTP",
          "host": "www.xilinx.com",
          "port": 0,
          "path": "/cgi-bin/docs/rdoc?v=2020.2;d=ug1399-vitis-hls.pdf;",
          "query": "",
          "fragment": "",
          "media_type": "",
          "encoding": "",
          "data": ""
         },
         "docgen_filename": ""
        },
        "string_val": ""
       }
      ]
     }
    },
    "categories": {
     "0": "Accelerator",
     "1": "mmult_fpga",
     "2": "Throughput"
    },
    "extended_categories": {},
    "impact": "IMPACT_UNKNOWN",
    "group": ""
   },
   "7": {
    "id": 7,
    "severity": "SEV_ADVISORY",
    "rule_key": "Throughput",
    "examples": {
     "uri": [
      {
       "link_text": "Vitis HLS User Guide (UG1399)",
       "url": {
        "scheme": "HTTP",
        "host": "www.xilinx.com",
        "port": 0,
        "path": "/cgi-bin/docs/rdoc?v=2020.2;d=ug1399-vitis-hls.pdf;",
        "query": "",
        "fragment": "",
        "media_type": "",
        "encoding": "",
        "data": ""
       },
       "docgen_filename": ""
      }
     ]
    },
    "build_target": "",
    "expects": "",
    "details": {
     "text": "Pipelining result : Target II = 1, Final II = 1, Depth = 263, loop 'VITIS_LOOP_86_4_VITIS_LOOP_88_5'\n",
     "args": {
      "arg": [
       {
        "string_val": "Pipelining result : Target II = 1, Final II = 1, Depth = 263, loop 'VITIS_LOOP_86_4_VITIS_LOOP_88_5'\n"
       }
      ]
     }
    },
    "resolution": {
     "text": "",
     "args": {
      "arg": [
       {
        "uri": {
         "link_text": "Vitis HLS User Guide (UG1399)",
         "url": {
          "scheme": "HTTP",
          "host": "www.xilinx.com",
          "port": 0,
          "path": "/cgi-bin/docs/rdoc?v=2020.2;d=ug1399-vitis-hls.pdf;",
          "query": "",
          "fragment": "",
          "media_type": "",
          "encoding": "",
          "data": ""
         },
         "docgen_filename": ""
        },
        "string_val": ""
       }
      ]
     }
    },
    "categories": {
     "2": "Throughput",
     "0": "Accelerator",
     "1": "mmult_fpga"
    },
    "extended_categories": {},
    "impact": "IMPACT_UNKNOWN",
    "group": ""
   },
   "8": {
    "id": 8,
    "severity": "SEV_ADVISORY",
    "rule_key": "Throughput",
    "examples": {
     "uri": [
      {
       "link_text": "Vitis HLS User Guide (UG1399)",
       "url": {
        "scheme": "HTTP",
        "host": "www.xilinx.com",
        "port": 0,
        "path": "/cgi-bin/docs/rdoc?v=2020.2;d=ug1399-vitis-hls.pdf;",
        "query": "",
        "fragment": "",
        "media_type": "",
        "encoding": "",
        "data": ""
       },
       "docgen_filename": ""
      }
     ]
    },
    "build_target": "",
    "expects": "",
    "details": {
     "text": "Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_103_1'\n",
     "args": {
      "arg": [
       {
        "string_val": "Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_103_1'\n"
       }
      ]
     }
    },
    "resolution": {
     "text": "",
     "args": {
      "arg": [
       {
        "uri": {
         "link_text": "Vitis HLS User Guide (UG1399)",
         "url": {
          "scheme": "HTTP",
          "host": "www.xilinx.com",
          "port": 0,
          "path": "/cgi-bin/docs/rdoc?v=2020.2;d=ug1399-vitis-hls.pdf;",
          "query": "",
          "fragment": "",
          "media_type": "",
          "encoding": "",
          "data": ""
         },
         "docgen_filename": ""
        },
        "string_val": ""
       }
      ]
     }
    },
    "categories": {
     "0": "Accelerator",
     "1": "mmult_fpga",
     "2": "Throughput"
    },
    "extended_categories": {},
    "impact": "IMPACT_UNKNOWN",
    "group": ""
   },
   "9": {
    "id": 9,
    "severity": "SEV_ADVISORY",
    "rule_key": "Interface",
    "examples": {
     "uri": [
      {
       "link_text": "Vitis HLS User Guide (UG1399)",
       "url": {
        "scheme": "HTTP",
        "host": "www.xilinx.com",
        "port": 0,
        "path": "/cgi-bin/docs/rdoc?v=2020.2;d=ug1399-vitis-hls.pdf;",
        "query": "",
        "fragment": "",
        "media_type": "",
        "encoding": "",
        "data": ""
       },
       "docgen_filename": ""
      }
     ]
    },
    "build_target": "",
    "expects": "",
    "details": {
     "text": "Design has MAXI bursts, see Vitis HLS GUI synthesis summary report for detailed information.\n",
     "args": {
      "arg": [
       {
        "string_val": "Design has MAXI bursts, see Vitis HLS GUI synthesis summary report for detailed information.\n"
       }
      ]
     }
    },
    "resolution": {
     "text": "",
     "args": {
      "arg": [
       {
        "uri": {
         "link_text": "Vitis HLS User Guide (UG1399)",
         "url": {
          "scheme": "HTTP",
          "host": "www.xilinx.com",
          "port": 0,
          "path": "/cgi-bin/docs/rdoc?v=2020.2;d=ug1399-vitis-hls.pdf;",
          "query": "",
          "fragment": "",
          "media_type": "",
          "encoding": "",
          "data": ""
         },
         "docgen_filename": ""
        },
        "string_val": ""
       }
      ]
     }
    },
    "categories": {
     "2": "Interface",
     "0": "Accelerator",
     "1": "mmult_fpga"
    },
    "extended_categories": {},
    "impact": "IMPACT_UNKNOWN",
    "group": ""
   },
   "10": {
    "id": 10,
    "severity": "SEV_ADVISORY",
    "rule_key": "Kernel",
    "examples": {
     "uri": [
      {
       "link_text": "Vitis HLS User Guide (UG1399)",
       "url": {
        "scheme": "HTTP",
        "host": "www.xilinx.com",
        "port": 0,
        "path": "/cgi-bin/docs/rdoc?v=2020.2;d=ug1399-vitis-hls.pdf;",
        "query": "",
        "fragment": "",
        "media_type": "",
        "encoding": "",
        "data": ""
       },
       "docgen_filename": ""
      }
     ]
    },
    "build_target": "",
    "expects": "",
    "details": {
     "text": "**** Loop Constraint Status: All loop constraints were satisfied.\n",
     "args": {
      "arg": [
       {
        "string_val": "**** Loop Constraint Status: All loop constraints were satisfied.\n"
       }
      ]
     }
    },
    "resolution": {
     "text": "",
     "args": {
      "arg": [
       {
        "uri": {
         "link_text": "Vitis HLS User Guide (UG1399)",
         "url": {
          "scheme": "HTTP",
          "host": "www.xilinx.com",
          "port": 0,
          "path": "/cgi-bin/docs/rdoc?v=2020.2;d=ug1399-vitis-hls.pdf;",
          "query": "",
          "fragment": "",
          "media_type": "",
          "encoding": "",
          "data": ""
         },
         "docgen_filename": ""
        },
        "string_val": ""
       }
      ]
     }
    },
    "categories": {
     "1": "mmult_fpga",
     "2": "Kernel",
     "0": "Accelerator"
    },
    "extended_categories": {},
    "impact": "IMPACT_UNKNOWN",
    "group": ""
   },
   "11": {
    "id": 11,
    "severity": "SEV_ADVISORY",
    "rule_key": "Kernel",
    "examples": {
     "uri": [
      {
       "link_text": "Vitis HLS User Guide (UG1399)",
       "url": {
        "scheme": "HTTP",
        "host": "www.xilinx.com",
        "port": 0,
        "path": "/cgi-bin/docs/rdoc?v=2020.2;d=ug1399-vitis-hls.pdf;",
        "query": "",
        "fragment": "",
        "media_type": "",
        "encoding": "",
        "data": ""
       },
       "docgen_filename": ""
      }
     ]
    },
    "build_target": "",
    "expects": "",
    "details": {
     "text": "**** Estimated Fmax: 205.47 MHz\n",
     "args": {
      "arg": [
       {
        "string_val": "**** Estimated Fmax: 205.47 MHz\n"
       }
      ]
     }
    },
    "resolution": {
     "text": "",
     "args": {
      "arg": [
       {
        "uri": {
         "link_text": "Vitis HLS User Guide (UG1399)",
         "url": {
          "scheme": "HTTP",
          "host": "www.xilinx.com",
          "port": 0,
          "path": "/cgi-bin/docs/rdoc?v=2020.2;d=ug1399-vitis-hls.pdf;",
          "query": "",
          "fragment": "",
          "media_type": "",
          "encoding": "",
          "data": ""
         },
         "docgen_filename": ""
        },
        "string_val": ""
       }
      ]
     }
    },
    "categories": {
     "1": "mmult_fpga",
     "2": "Kernel",
     "0": "Accelerator"
    },
    "extended_categories": {},
    "impact": "IMPACT_UNKNOWN",
    "group": ""
   },
   "1": {
    "id": 1,
    "severity": "SEV_ADVISORY",
    "rule_key": "Interface",
    "examples": {
     "uri": [
      {
       "link_text": "Vitis HLS User Guide (UG1399)",
       "url": {
        "scheme": "HTTP",
        "host": "www.xilinx.com",
        "port": 0,
        "path": "/cgi-bin/docs/rdoc?v=2020.2;d=ug1399-vitis-hls.pdf;",
        "query": "",
        "fragment": "",
        "media_type": "",
        "encoding": "",
        "data": ""
       },
       "docgen_filename": ""
      }
     ]
    },
    "build_target": "",
    "expects": "",
    "details": {
     "text": "Multiple burst reads of length 8320 and bit width 512 has been inferred on port 'b0' (!%1!)\n",
     "args": {
      "arg": [
       {
        "string_val": "Multiple burst reads of length 8320 and bit width 512 has been inferred on port 'b0' (%REF)\n"
       },
       {
        "ref": {
         "type": "AXI",
         "name": "MMult.cpp",
         "id": 0,
         "uuid": "",
         "url": {
          "scheme": "FILE",
          "host": "",
          "port": 0,
          "path": "/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp",
          "query": "",
          "fragment": "line=49",
          "media_type": "",
          "encoding": "",
          "data": ""
         }
        },
        "string_val": ""
       }
      ]
     }
    },
    "resolution": {
     "text": "",
     "args": {
      "arg": [
       {
        "uri": {
         "link_text": "Vitis HLS User Guide (UG1399)",
         "url": {
          "scheme": "HTTP",
          "host": "www.xilinx.com",
          "port": 0,
          "path": "/cgi-bin/docs/rdoc?v=2020.2;d=ug1399-vitis-hls.pdf;",
          "query": "",
          "fragment": "",
          "media_type": "",
          "encoding": "",
          "data": ""
         },
         "docgen_filename": ""
        },
        "string_val": ""
       }
      ]
     }
    },
    "categories": {
     "0": "Accelerator",
     "1": "mmult_fpga",
     "2": "Interface"
    },
    "extended_categories": {},
    "impact": "IMPACT_UNKNOWN",
    "group": ""
   },
   "2": {
    "id": 2,
    "severity": "SEV_ADVISORY",
    "rule_key": "Interface",
    "examples": {
     "uri": [
      {
       "link_text": "Vitis HLS User Guide (UG1399)",
       "url": {
        "scheme": "HTTP",
        "host": "www.xilinx.com",
        "port": 0,
        "path": "/cgi-bin/docs/rdoc?v=2020.2;d=ug1399-vitis-hls.pdf;",
        "query": "",
        "fragment": "",
        "media_type": "",
        "encoding": "",
        "data": ""
       },
       "docgen_filename": ""
      }
     ]
    },
    "build_target": "",
    "expects": "",
    "details": {
     "text": "Multiple burst reads of length 8320 and bit width 512 has been inferred on port 'b1' (!%1!)\n",
     "args": {
      "arg": [
       {
        "string_val": "Multiple burst reads of length 8320 and bit width 512 has been inferred on port 'b1' (%REF)\n"
       },
       {
        "ref": {
         "type": "AXI",
         "name": "MMult.cpp",
         "id": 0,
         "uuid": "",
         "url": {
          "scheme": "FILE",
          "host": "",
          "port": 0,
          "path": "/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp",
          "query": "",
          "fragment": "line=49",
          "media_type": "",
          "encoding": "",
          "data": ""
         }
        },
        "string_val": ""
       }
      ]
     }
    },
    "resolution": {
     "text": "",
     "args": {
      "arg": [
       {
        "uri": {
         "link_text": "Vitis HLS User Guide (UG1399)",
         "url": {
          "scheme": "HTTP",
          "host": "www.xilinx.com",
          "port": 0,
          "path": "/cgi-bin/docs/rdoc?v=2020.2;d=ug1399-vitis-hls.pdf;",
          "query": "",
          "fragment": "",
          "media_type": "",
          "encoding": "",
          "data": ""
         },
         "docgen_filename": ""
        },
        "string_val": ""
       }
      ]
     }
    },
    "categories": {
     "0": "Accelerator",
     "1": "mmult_fpga",
     "2": "Interface"
    },
    "extended_categories": {},
    "impact": "IMPACT_UNKNOWN",
    "group": ""
   },
   "3": {
    "id": 3,
    "severity": "SEV_ADVISORY",
    "rule_key": "Interface",
    "examples": {
     "uri": [
      {
       "link_text": "Vitis HLS User Guide (UG1399)",
       "url": {
        "scheme": "HTTP",
        "host": "www.xilinx.com",
        "port": 0,
        "path": "/cgi-bin/docs/rdoc?v=2020.2;d=ug1399-vitis-hls.pdf;",
        "query": "",
        "fragment": "",
        "media_type": "",
        "encoding": "",
        "data": ""
       },
       "docgen_filename": ""
      }
     ]
    },
    "build_target": "",
    "expects": "",
    "details": {
     "text": "Multiple burst writes of length 8320 and bit width 512 has been inferred on port 'b2' (!%1!)\n",
     "args": {
      "arg": [
       {
        "string_val": "Multiple burst writes of length 8320 and bit width 512 has been inferred on port 'b2' (%REF)\n"
       },
       {
        "ref": {
         "type": "AXI",
         "name": "MMult.cpp",
         "id": 0,
         "uuid": "",
         "url": {
          "scheme": "FILE",
          "host": "",
          "port": 0,
          "path": "/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp",
          "query": "",
          "fragment": "line=103",
          "media_type": "",
          "encoding": "",
          "data": ""
         }
        },
        "string_val": ""
       }
      ]
     }
    },
    "resolution": {
     "text": "",
     "args": {
      "arg": [
       {
        "uri": {
         "link_text": "Vitis HLS User Guide (UG1399)",
         "url": {
          "scheme": "HTTP",
          "host": "www.xilinx.com",
          "port": 0,
          "path": "/cgi-bin/docs/rdoc?v=2020.2;d=ug1399-vitis-hls.pdf;",
          "query": "",
          "fragment": "",
          "media_type": "",
          "encoding": "",
          "data": ""
         },
         "docgen_filename": ""
        },
        "string_val": ""
       }
      ]
     }
    },
    "categories": {
     "0": "Accelerator",
     "1": "mmult_fpga",
     "2": "Interface"
    },
    "extended_categories": {},
    "impact": "IMPACT_UNKNOWN",
    "group": ""
   },
   "4": {
    "id": 4,
    "severity": "SEV_WARNING",
    "rule_key": "Latency",
    "examples": {
     "uri": [
      {
       "link_text": "Vitis HLS User Guide (UG1399)",
       "url": {
        "scheme": "HTTP",
        "host": "www.xilinx.com",
        "port": 0,
        "path": "/cgi-bin/docs/rdoc?v=2020.2;d=ug1399-vitis-hls.pdf;",
        "query": "",
        "fragment": "",
        "media_type": "",
        "encoding": "",
        "data": ""
       },
       "docgen_filename": ""
      }
     ]
    },
    "build_target": "",
    "expects": "",
    "details": {
     "text": "Cannot flatten loop 'VITIS_LOOP_63_1' (!%1!) in function 'execution' more than one sub loop.\n",
     "args": {
      "arg": [
       {
        "string_val": "Cannot flatten loop 'VITIS_LOOP_63_1' (%REF) in function 'execution' more than one sub loop.\n"
       },
       {
        "ref": {
         "type": "LOOP",
         "name": "MMult.cpp",
         "id": 0,
         "uuid": "",
         "url": {
          "scheme": "FILE",
          "host": "",
          "port": 0,
          "path": "/mnt/castor/seas_home/s/songqij/ese532_code/hw6/apps/mmult/fpga/hls/MMult.cpp",
          "query": "",
          "fragment": "line=63",
          "media_type": "",
          "encoding": "",
          "data": ""
         }
        },
        "string_val": ""
       }
      ]
     }
    },
    "resolution": {
     "text": "!%0!",
     "args": {
      "arg": [
       {
        "uri": {
         "link_text": "See here for more help on vitis_hls 200-960 guidance.",
         "url": {
          "scheme": "HTTP",
          "host": "www.xilinx.com",
          "port": 0,
          "path": "/cgi-bin/docs/rdoc?v=2020.2;t=hls+guidance;d=200-960.html",
          "query": "",
          "fragment": "",
          "media_type": "",
          "encoding": "",
          "data": ""
         },
         "docgen_filename": ""
        },
        "string_val": ""
       }
      ]
     }
    },
    "categories": {
     "0": "Accelerator",
     "1": "mmult_fpga",
     "2": "Latency"
    },
    "extended_categories": {},
    "impact": "IMPACT_UNKNOWN",
    "group": ""
   }
  }
 },
 "specs_violated": {
  "hashmap": {
   "Interface": {
    "key": "Interface",
    "full_name": "HLS Interface Related",
    "owner": "HLS",
    "raw_msg": "%s",
    "msg_abbrev": "",
    "msg_id": "0",
    "categories": {
     "1": "Kernel",
     "2": "Interface",
     "0": "Accelerator"
    },
    "resolution_msg": "",
    "examples": {
     "uri": [
      {
       "link_text": "Vitis HLS User Guide (UG1399)",
       "url": {
        "scheme": "HTTP",
        "host": "www.xilinx.com",
        "port": 0,
        "path": "/cgi-bin/docs/rdoc?v=2020.2;d=ug1399-vitis-hls.pdf;",
        "query": "",
        "fragment": "",
        "media_type": "",
        "encoding": "",
        "data": ""
       },
       "docgen_filename": ""
      }
     ]
    },
    "severity": "SEV_ADVISORY",
    "disposition": "ENABLED",
    "expects": "",
    "affirm_msg": "",
    "dynamic_categories": {
     "0": false,
     "1": true,
     "2": false
    },
    "extensible_categories": [],
    "impact": "IMPACT_UNKNOWN",
    "group": ""
   },
   "Kernel": {
    "key": "Kernel",
    "full_name": "HLS Kernel Related",
    "owner": "HLS",
    "raw_msg": "%s",
    "msg_abbrev": "",
    "msg_id": "0",
    "categories": {
     "0": "Accelerator",
     "1": "Kernel",
     "2": "Kernel"
    },
    "resolution_msg": "",
    "examples": {
     "uri": [
      {
       "link_text": "Vitis HLS User Guide (UG1399)",
       "url": {
        "scheme": "HTTP",
        "host": "www.xilinx.com",
        "port": 0,
        "path": "/cgi-bin/docs/rdoc?v=2020.2;d=ug1399-vitis-hls.pdf;",
        "query": "",
        "fragment": "",
        "media_type": "",
        "encoding": "",
        "data": ""
       },
       "docgen_filename": ""
      }
     ]
    },
    "severity": "SEV_ADVISORY",
    "disposition": "ENABLED",
    "expects": "",
    "affirm_msg": "",
    "dynamic_categories": {
     "0": false,
     "1": true,
     "2": false
    },
    "extensible_categories": [],
    "impact": "IMPACT_UNKNOWN",
    "group": ""
   },
   "Throughput": {
    "key": "Throughput",
    "full_name": "HLS Throughput Related",
    "owner": "HLS",
    "raw_msg": "%s",
    "msg_abbrev": "",
    "msg_id": "0",
    "categories": {
     "0": "Accelerator",
     "1": "Kernel",
     "2": "Throughput"
    },
    "resolution_msg": "",
    "examples": {
     "uri": [
      {
       "link_text": "Vitis HLS User Guide (UG1399)",
       "url": {
        "scheme": "HTTP",
        "host": "www.xilinx.com",
        "port": 0,
        "path": "/cgi-bin/docs/rdoc?v=2020.2;d=ug1399-vitis-hls.pdf;",
        "query": "",
        "fragment": "",
        "media_type": "",
        "encoding": "",
        "data": ""
       },
       "docgen_filename": ""
      }
     ]
    },
    "severity": "SEV_ADVISORY",
    "disposition": "ENABLED",
    "expects": "",
    "affirm_msg": "",
    "dynamic_categories": {
     "2": false,
     "0": false,
     "1": true
    },
    "extensible_categories": [],
    "impact": "IMPACT_UNKNOWN",
    "group": ""
   },
   "Latency": {
    "key": "Latency",
    "full_name": "HLS Latency Related",
    "owner": "HLS",
    "raw_msg": "%s",
    "msg_abbrev": "",
    "msg_id": "0",
    "categories": {
     "0": "Accelerator",
     "1": "Kernel",
     "2": "Latency"
    },
    "resolution_msg": "",
    "examples": {
     "uri": [
      {
       "link_text": "Vitis HLS User Guide (UG1399)",
       "url": {
        "scheme": "HTTP",
        "host": "www.xilinx.com",
        "port": 0,
        "path": "/cgi-bin/docs/rdoc?v=2020.2;d=ug1399-vitis-hls.pdf;",
        "query": "",
        "fragment": "",
        "media_type": "",
        "encoding": "",
        "data": ""
       },
       "docgen_filename": ""
      }
     ]
    },
    "severity": "SEV_ADVISORY",
    "disposition": "ENABLED",
    "expects": "",
    "affirm_msg": "",
    "dynamic_categories": {
     "0": false,
     "1": true,
     "2": false
    },
    "extensible_categories": [],
    "impact": "IMPACT_UNKNOWN",
    "group": ""
   }
  }
 }
}

