#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Sun Oct 23 13:01:42 2022
# Process ID: 17584
# Current directory: C:/Users/17072/Desktop/CSUSB/Fall 2022/CSE-4010/Labs/Lab_4/4010_lab_4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6500 C:\Users\17072\Desktop\CSUSB\Fall 2022\CSE-4010\Labs\Lab_4\4010_lab_4\project_4.xpr
# Log file: C:/Users/17072/Desktop/CSUSB/Fall 2022/CSE-4010/Labs/Lab_4/4010_lab_4/vivado.log
# Journal file: C:/Users/17072/Desktop/CSUSB/Fall 2022/CSE-4010/Labs/Lab_4/4010_lab_4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/17072/Desktop/CSUSB/Fall 2022/CSE-4010/Labs/Lab_4/4010_lab_4/project_4.xpr}
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/17072/Desktop/CSUSB/Fall 2022/CSE-4010/Labs/Lab_4/4010_lab_4/project_4.gen/sources_1'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/17072/steve/Downloads/riscvsingle_top.sv'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/17072/steve/Downloads/dmem.sv'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/17072/steve/Downloads/imem.sv'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 1122.930 ; gain = 0.000
update_compile_order -fileset sources_1
close [ open {C:/Users/17072/Desktop/CSUSB/Fall 2022/CSE-4010/Labs/Lab_4/4010_lab_4/project_4.srcs/sources_1/new/register_file.sv} w ]
add_files {{C:/Users/17072/Desktop/CSUSB/Fall 2022/CSE-4010/Labs/Lab_4/4010_lab_4/project_4.srcs/sources_1/new/register_file.sv}}
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {C:/Users/17072/Desktop/CSUSB/Fall 2022/CSE-4010/Labs/Lab_4/4010_lab_4/project_4.srcs/sim_1/new/tb_register_file.sv} w ]
add_files -fileset sim_1 {{C:/Users/17072/Desktop/CSUSB/Fall 2022/CSE-4010/Labs/Lab_4/4010_lab_4/project_4.srcs/sim_1/new/tb_register_file.sv}}
update_compile_order -fileset sim_1
set_property top tb_register_file [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_register_file'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/17072/Desktop/CSUSB/Fall 2022/CSE-4010/Labs/Lab_4/4010_lab_4/project_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_register_file' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/17072/Desktop/CSUSB/Fall 2022/CSE-4010/Labs/Lab_4/4010_lab_4/project_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_register_file_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/17072/Desktop/CSUSB/Fall 2022/CSE-4010/Labs/Lab_4/4010_lab_4/project_4.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/17072/Desktop/CSUSB/Fall 2022/CSE-4010/Labs/Lab_4/4010_lab_4/project_4.srcs/sim_1/new/tb_register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_register_file
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/17072/Desktop/CSUSB/Fall 2022/CSE-4010/Labs/Lab_4/4010_lab_4/project_4.sim/sim_1/behav/xsim'
"xelab -wto 6c9b7d822af54703a968da5dc090466d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_register_file_behav xil_defaultlib.tb_register_file xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 6c9b7d822af54703a968da5dc090466d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_register_file_behav xil_defaultlib.tb_register_file xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.tb_register_file
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_register_file_behav

****** Webtalk v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source C:/Users/17072/Desktop/CSUSB/Fall -notrace
couldn't read file "C:/Users/17072/Desktop/CSUSB/Fall": permission denied
INFO: [Common 17-206] Exiting Webtalk at Sun Oct 23 13:50:18 2022...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/17072/Desktop/CSUSB/Fall 2022/CSE-4010/Labs/Lab_4/4010_lab_4/project_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_register_file_behav -key {Behavioral:sim_1:Functional:tb_register_file} -tclbatch {tb_register_file.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_register_file.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_register_file_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1122.930 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_register_file'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/17072/Desktop/CSUSB/Fall 2022/CSE-4010/Labs/Lab_4/4010_lab_4/project_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_register_file' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/17072/Desktop/CSUSB/Fall 2022/CSE-4010/Labs/Lab_4/4010_lab_4/project_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_register_file_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/17072/Desktop/CSUSB/Fall 2022/CSE-4010/Labs/Lab_4/4010_lab_4/project_4.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/17072/Desktop/CSUSB/Fall 2022/CSE-4010/Labs/Lab_4/4010_lab_4/project_4.srcs/sim_1/new/tb_register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_register_file
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/17072/Desktop/CSUSB/Fall 2022/CSE-4010/Labs/Lab_4/4010_lab_4/project_4.sim/sim_1/behav/xsim'
"xelab -wto 6c9b7d822af54703a968da5dc090466d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_register_file_behav xil_defaultlib.tb_register_file xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 6c9b7d822af54703a968da5dc090466d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_register_file_behav xil_defaultlib.tb_register_file xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.tb_register_file
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_register_file_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/17072/Desktop/CSUSB/Fall 2022/CSE-4010/Labs/Lab_4/4010_lab_4/project_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_register_file_behav -key {Behavioral:sim_1:Functional:tb_register_file} -tclbatch {tb_register_file.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_register_file.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_register_file_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1122.930 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_register_file'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/17072/Desktop/CSUSB/Fall 2022/CSE-4010/Labs/Lab_4/4010_lab_4/project_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_register_file' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/17072/Desktop/CSUSB/Fall 2022/CSE-4010/Labs/Lab_4/4010_lab_4/project_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_register_file_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/17072/Desktop/CSUSB/Fall 2022/CSE-4010/Labs/Lab_4/4010_lab_4/project_4.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/17072/Desktop/CSUSB/Fall 2022/CSE-4010/Labs/Lab_4/4010_lab_4/project_4.srcs/sim_1/new/tb_register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_register_file
ERROR: [VRFC 10-2989] 'WE' is not declared [C:/Users/17072/Desktop/CSUSB/Fall 2022/CSE-4010/Labs/Lab_4/4010_lab_4/project_4.srcs/sim_1/new/tb_register_file.sv:38]
ERROR: [VRFC 10-2865] module 'tb_register_file' ignored due to previous errors [C:/Users/17072/Desktop/CSUSB/Fall 2022/CSE-4010/Labs/Lab_4/4010_lab_4/project_4.srcs/sim_1/new/tb_register_file.sv:20]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/17072/Desktop/CSUSB/Fall 2022/CSE-4010/Labs/Lab_4/4010_lab_4/project_4.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/17072/Desktop/CSUSB/Fall 2022/CSE-4010/Labs/Lab_4/4010_lab_4/project_4.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_register_file'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/17072/Desktop/CSUSB/Fall 2022/CSE-4010/Labs/Lab_4/4010_lab_4/project_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_register_file' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/17072/Desktop/CSUSB/Fall 2022/CSE-4010/Labs/Lab_4/4010_lab_4/project_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_register_file_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/17072/Desktop/CSUSB/Fall 2022/CSE-4010/Labs/Lab_4/4010_lab_4/project_4.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/17072/Desktop/CSUSB/Fall 2022/CSE-4010/Labs/Lab_4/4010_lab_4/project_4.srcs/sim_1/new/tb_register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_register_file
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/17072/Desktop/CSUSB/Fall 2022/CSE-4010/Labs/Lab_4/4010_lab_4/project_4.sim/sim_1/behav/xsim'
"xelab -wto 6c9b7d822af54703a968da5dc090466d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_register_file_behav xil_defaultlib.tb_register_file xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 6c9b7d822af54703a968da5dc090466d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_register_file_behav xil_defaultlib.tb_register_file xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.tb_register_file
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_register_file_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/17072/Desktop/CSUSB/Fall 2022/CSE-4010/Labs/Lab_4/4010_lab_4/project_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_register_file_behav -key {Behavioral:sim_1:Functional:tb_register_file} -tclbatch {tb_register_file.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_register_file.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_register_file_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1122.930 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_register_file'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/17072/Desktop/CSUSB/Fall 2022/CSE-4010/Labs/Lab_4/4010_lab_4/project_4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_register_file' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/17072/Desktop/CSUSB/Fall 2022/CSE-4010/Labs/Lab_4/4010_lab_4/project_4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj tb_register_file_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/17072/Desktop/CSUSB/Fall 2022/CSE-4010/Labs/Lab_4/4010_lab_4/project_4.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/17072/Desktop/CSUSB/Fall 2022/CSE-4010/Labs/Lab_4/4010_lab_4/project_4.srcs/sim_1/new/tb_register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_register_file
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/17072/Desktop/CSUSB/Fall 2022/CSE-4010/Labs/Lab_4/4010_lab_4/project_4.sim/sim_1/behav/xsim'
"xelab -wto 6c9b7d822af54703a968da5dc090466d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_register_file_behav xil_defaultlib.tb_register_file xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 6c9b7d822af54703a968da5dc090466d --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_register_file_behav xil_defaultlib.tb_register_file xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.tb_register_file
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_register_file_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/17072/Desktop/CSUSB/Fall 2022/CSE-4010/Labs/Lab_4/4010_lab_4/project_4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_register_file_behav -key {Behavioral:sim_1:Functional:tb_register_file} -tclbatch {tb_register_file.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_register_file.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_register_file_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1122.930 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Oct 23 14:02:25 2022...
