|CPU_TEST_Sim
cpuClk => cpu1:main_processor.clk
memClk => cpu1:main_processor.mem_clk
memClk => system_memory:main_memory.clock
rst => cpu1:main_processor.rst
outA[0] <= cpu1:main_processor.dOutA[0]
outA[1] <= cpu1:main_processor.dOutA[1]
outA[2] <= cpu1:main_processor.dOutA[2]
outA[3] <= cpu1:main_processor.dOutA[3]
outA[4] <= cpu1:main_processor.dOutA[4]
outA[5] <= cpu1:main_processor.dOutA[5]
outA[6] <= cpu1:main_processor.dOutA[6]
outA[7] <= cpu1:main_processor.dOutA[7]
outA[8] <= cpu1:main_processor.dOutA[8]
outA[9] <= cpu1:main_processor.dOutA[9]
outA[10] <= cpu1:main_processor.dOutA[10]
outA[11] <= cpu1:main_processor.dOutA[11]
outA[12] <= cpu1:main_processor.dOutA[12]
outA[13] <= cpu1:main_processor.dOutA[13]
outA[14] <= cpu1:main_processor.dOutA[14]
outA[15] <= cpu1:main_processor.dOutA[15]
outA[16] <= cpu1:main_processor.dOutA[16]
outA[17] <= cpu1:main_processor.dOutA[17]
outA[18] <= cpu1:main_processor.dOutA[18]
outA[19] <= cpu1:main_processor.dOutA[19]
outA[20] <= cpu1:main_processor.dOutA[20]
outA[21] <= cpu1:main_processor.dOutA[21]
outA[22] <= cpu1:main_processor.dOutA[22]
outA[23] <= cpu1:main_processor.dOutA[23]
outA[24] <= cpu1:main_processor.dOutA[24]
outA[25] <= cpu1:main_processor.dOutA[25]
outA[26] <= cpu1:main_processor.dOutA[26]
outA[27] <= cpu1:main_processor.dOutA[27]
outA[28] <= cpu1:main_processor.dOutA[28]
outA[29] <= cpu1:main_processor.dOutA[29]
outA[30] <= cpu1:main_processor.dOutA[30]
outA[31] <= cpu1:main_processor.dOutA[31]
outB[0] <= cpu1:main_processor.dOutB[0]
outB[1] <= cpu1:main_processor.dOutB[1]
outB[2] <= cpu1:main_processor.dOutB[2]
outB[3] <= cpu1:main_processor.dOutB[3]
outB[4] <= cpu1:main_processor.dOutB[4]
outB[5] <= cpu1:main_processor.dOutB[5]
outB[6] <= cpu1:main_processor.dOutB[6]
outB[7] <= cpu1:main_processor.dOutB[7]
outB[8] <= cpu1:main_processor.dOutB[8]
outB[9] <= cpu1:main_processor.dOutB[9]
outB[10] <= cpu1:main_processor.dOutB[10]
outB[11] <= cpu1:main_processor.dOutB[11]
outB[12] <= cpu1:main_processor.dOutB[12]
outB[13] <= cpu1:main_processor.dOutB[13]
outB[14] <= cpu1:main_processor.dOutB[14]
outB[15] <= cpu1:main_processor.dOutB[15]
outB[16] <= cpu1:main_processor.dOutB[16]
outB[17] <= cpu1:main_processor.dOutB[17]
outB[18] <= cpu1:main_processor.dOutB[18]
outB[19] <= cpu1:main_processor.dOutB[19]
outB[20] <= cpu1:main_processor.dOutB[20]
outB[21] <= cpu1:main_processor.dOutB[21]
outB[22] <= cpu1:main_processor.dOutB[22]
outB[23] <= cpu1:main_processor.dOutB[23]
outB[24] <= cpu1:main_processor.dOutB[24]
outB[25] <= cpu1:main_processor.dOutB[25]
outB[26] <= cpu1:main_processor.dOutB[26]
outB[27] <= cpu1:main_processor.dOutB[27]
outB[28] <= cpu1:main_processor.dOutB[28]
outB[29] <= cpu1:main_processor.dOutB[29]
outB[30] <= cpu1:main_processor.dOutB[30]
outB[31] <= cpu1:main_processor.dOutB[31]
outC <= cpu1:main_processor.dOutC
outZ <= cpu1:main_processor.dOutZ
outIR[0] <= cpu1:main_processor.dOutIR[0]
outIR[1] <= cpu1:main_processor.dOutIR[1]
outIR[2] <= cpu1:main_processor.dOutIR[2]
outIR[3] <= cpu1:main_processor.dOutIR[3]
outIR[4] <= cpu1:main_processor.dOutIR[4]
outIR[5] <= cpu1:main_processor.dOutIR[5]
outIR[6] <= cpu1:main_processor.dOutIR[6]
outIR[7] <= cpu1:main_processor.dOutIR[7]
outIR[8] <= cpu1:main_processor.dOutIR[8]
outIR[9] <= cpu1:main_processor.dOutIR[9]
outIR[10] <= cpu1:main_processor.dOutIR[10]
outIR[11] <= cpu1:main_processor.dOutIR[11]
outIR[12] <= cpu1:main_processor.dOutIR[12]
outIR[13] <= cpu1:main_processor.dOutIR[13]
outIR[14] <= cpu1:main_processor.dOutIR[14]
outIR[15] <= cpu1:main_processor.dOutIR[15]
outIR[16] <= cpu1:main_processor.dOutIR[16]
outIR[17] <= cpu1:main_processor.dOutIR[17]
outIR[18] <= cpu1:main_processor.dOutIR[18]
outIR[19] <= cpu1:main_processor.dOutIR[19]
outIR[20] <= cpu1:main_processor.dOutIR[20]
outIR[21] <= cpu1:main_processor.dOutIR[21]
outIR[22] <= cpu1:main_processor.dOutIR[22]
outIR[23] <= cpu1:main_processor.dOutIR[23]
outIR[24] <= cpu1:main_processor.dOutIR[24]
outIR[25] <= cpu1:main_processor.dOutIR[25]
outIR[26] <= cpu1:main_processor.dOutIR[26]
outIR[27] <= cpu1:main_processor.dOutIR[27]
outIR[28] <= cpu1:main_processor.dOutIR[28]
outIR[29] <= cpu1:main_processor.dOutIR[29]
outIR[30] <= cpu1:main_processor.dOutIR[30]
outIR[31] <= cpu1:main_processor.dOutIR[31]
outPC[0] <= cpu1:main_processor.dOutPC[0]
outPC[1] <= cpu1:main_processor.dOutPC[1]
outPC[2] <= cpu1:main_processor.dOutPC[2]
outPC[3] <= cpu1:main_processor.dOutPC[3]
outPC[4] <= cpu1:main_processor.dOutPC[4]
outPC[5] <= cpu1:main_processor.dOutPC[5]
outPC[6] <= cpu1:main_processor.dOutPC[6]
outPC[7] <= cpu1:main_processor.dOutPC[7]
outPC[8] <= cpu1:main_processor.dOutPC[8]
outPC[9] <= cpu1:main_processor.dOutPC[9]
outPC[10] <= cpu1:main_processor.dOutPC[10]
outPC[11] <= cpu1:main_processor.dOutPC[11]
outPC[12] <= cpu1:main_processor.dOutPC[12]
outPC[13] <= cpu1:main_processor.dOutPC[13]
outPC[14] <= cpu1:main_processor.dOutPC[14]
outPC[15] <= cpu1:main_processor.dOutPC[15]
outPC[16] <= cpu1:main_processor.dOutPC[16]
outPC[17] <= cpu1:main_processor.dOutPC[17]
outPC[18] <= cpu1:main_processor.dOutPC[18]
outPC[19] <= cpu1:main_processor.dOutPC[19]
outPC[20] <= cpu1:main_processor.dOutPC[20]
outPC[21] <= cpu1:main_processor.dOutPC[21]
outPC[22] <= cpu1:main_processor.dOutPC[22]
outPC[23] <= cpu1:main_processor.dOutPC[23]
outPC[24] <= cpu1:main_processor.dOutPC[24]
outPC[25] <= cpu1:main_processor.dOutPC[25]
outPC[26] <= cpu1:main_processor.dOutPC[26]
outPC[27] <= cpu1:main_processor.dOutPC[27]
outPC[28] <= cpu1:main_processor.dOutPC[28]
outPC[29] <= cpu1:main_processor.dOutPC[29]
outPC[30] <= cpu1:main_processor.dOutPC[30]
outPC[31] <= cpu1:main_processor.dOutPC[31]
addrOut[0] <= cpu1:main_processor.addrOut[0]
addrOut[1] <= cpu1:main_processor.addrOut[1]
addrOut[2] <= cpu1:main_processor.addrOut[2]
addrOut[3] <= cpu1:main_processor.addrOut[3]
addrOut[4] <= cpu1:main_processor.addrOut[4]
addrOut[5] <= cpu1:main_processor.addrOut[5]
wEn <= cpu1:main_processor.wEn
memDataOut[0] <= system_memory:main_memory.q[0]
memDataOut[1] <= system_memory:main_memory.q[1]
memDataOut[2] <= system_memory:main_memory.q[2]
memDataOut[3] <= system_memory:main_memory.q[3]
memDataOut[4] <= system_memory:main_memory.q[4]
memDataOut[5] <= system_memory:main_memory.q[5]
memDataOut[6] <= system_memory:main_memory.q[6]
memDataOut[7] <= system_memory:main_memory.q[7]
memDataOut[8] <= system_memory:main_memory.q[8]
memDataOut[9] <= system_memory:main_memory.q[9]
memDataOut[10] <= system_memory:main_memory.q[10]
memDataOut[11] <= system_memory:main_memory.q[11]
memDataOut[12] <= system_memory:main_memory.q[12]
memDataOut[13] <= system_memory:main_memory.q[13]
memDataOut[14] <= system_memory:main_memory.q[14]
memDataOut[15] <= system_memory:main_memory.q[15]
memDataOut[16] <= system_memory:main_memory.q[16]
memDataOut[17] <= system_memory:main_memory.q[17]
memDataOut[18] <= system_memory:main_memory.q[18]
memDataOut[19] <= system_memory:main_memory.q[19]
memDataOut[20] <= system_memory:main_memory.q[20]
memDataOut[21] <= system_memory:main_memory.q[21]
memDataOut[22] <= system_memory:main_memory.q[22]
memDataOut[23] <= system_memory:main_memory.q[23]
memDataOut[24] <= system_memory:main_memory.q[24]
memDataOut[25] <= system_memory:main_memory.q[25]
memDataOut[26] <= system_memory:main_memory.q[26]
memDataOut[27] <= system_memory:main_memory.q[27]
memDataOut[28] <= system_memory:main_memory.q[28]
memDataOut[29] <= system_memory:main_memory.q[29]
memDataOut[30] <= system_memory:main_memory.q[30]
memDataOut[31] <= system_memory:main_memory.q[31]
memDataIn[0] <= cpu1:main_processor.dataOut[0]
memDataIn[1] <= cpu1:main_processor.dataOut[1]
memDataIn[2] <= cpu1:main_processor.dataOut[2]
memDataIn[3] <= cpu1:main_processor.dataOut[3]
memDataIn[4] <= cpu1:main_processor.dataOut[4]
memDataIn[5] <= cpu1:main_processor.dataOut[5]
memDataIn[6] <= cpu1:main_processor.dataOut[6]
memDataIn[7] <= cpu1:main_processor.dataOut[7]
memDataIn[8] <= cpu1:main_processor.dataOut[8]
memDataIn[9] <= cpu1:main_processor.dataOut[9]
memDataIn[10] <= cpu1:main_processor.dataOut[10]
memDataIn[11] <= cpu1:main_processor.dataOut[11]
memDataIn[12] <= cpu1:main_processor.dataOut[12]
memDataIn[13] <= cpu1:main_processor.dataOut[13]
memDataIn[14] <= cpu1:main_processor.dataOut[14]
memDataIn[15] <= cpu1:main_processor.dataOut[15]
memDataIn[16] <= cpu1:main_processor.dataOut[16]
memDataIn[17] <= cpu1:main_processor.dataOut[17]
memDataIn[18] <= cpu1:main_processor.dataOut[18]
memDataIn[19] <= cpu1:main_processor.dataOut[19]
memDataIn[20] <= cpu1:main_processor.dataOut[20]
memDataIn[21] <= cpu1:main_processor.dataOut[21]
memDataIn[22] <= cpu1:main_processor.dataOut[22]
memDataIn[23] <= cpu1:main_processor.dataOut[23]
memDataIn[24] <= cpu1:main_processor.dataOut[24]
memDataIn[25] <= cpu1:main_processor.dataOut[25]
memDataIn[26] <= cpu1:main_processor.dataOut[26]
memDataIn[27] <= cpu1:main_processor.dataOut[27]
memDataIn[28] <= cpu1:main_processor.dataOut[28]
memDataIn[29] <= cpu1:main_processor.dataOut[29]
memDataIn[30] <= cpu1:main_processor.dataOut[30]
memDataIn[31] <= cpu1:main_processor.dataOut[31]
T_Info[0] <= cpu1:main_processor.outT[0]
T_Info[1] <= cpu1:main_processor.outT[1]
T_Info[2] <= cpu1:main_processor.outT[2]
wen_mem <= cpu1:main_processor.wen_mem
en_mem <= cpu1:main_processor.en_mem


|CPU_TEST_Sim|system_memory:main_memory
aclr => altsyncram:altsyncram_component.aclr0
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
data[15] => altsyncram:altsyncram_component.data_a[15]
data[16] => altsyncram:altsyncram_component.data_a[16]
data[17] => altsyncram:altsyncram_component.data_a[17]
data[18] => altsyncram:altsyncram_component.data_a[18]
data[19] => altsyncram:altsyncram_component.data_a[19]
data[20] => altsyncram:altsyncram_component.data_a[20]
data[21] => altsyncram:altsyncram_component.data_a[21]
data[22] => altsyncram:altsyncram_component.data_a[22]
data[23] => altsyncram:altsyncram_component.data_a[23]
data[24] => altsyncram:altsyncram_component.data_a[24]
data[25] => altsyncram:altsyncram_component.data_a[25]
data[26] => altsyncram:altsyncram_component.data_a[26]
data[27] => altsyncram:altsyncram_component.data_a[27]
data[28] => altsyncram:altsyncram_component.data_a[28]
data[29] => altsyncram:altsyncram_component.data_a[29]
data[30] => altsyncram:altsyncram_component.data_a[30]
data[31] => altsyncram:altsyncram_component.data_a[31]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]
q[16] <= altsyncram:altsyncram_component.q_a[16]
q[17] <= altsyncram:altsyncram_component.q_a[17]
q[18] <= altsyncram:altsyncram_component.q_a[18]
q[19] <= altsyncram:altsyncram_component.q_a[19]
q[20] <= altsyncram:altsyncram_component.q_a[20]
q[21] <= altsyncram:altsyncram_component.q_a[21]
q[22] <= altsyncram:altsyncram_component.q_a[22]
q[23] <= altsyncram:altsyncram_component.q_a[23]
q[24] <= altsyncram:altsyncram_component.q_a[24]
q[25] <= altsyncram:altsyncram_component.q_a[25]
q[26] <= altsyncram:altsyncram_component.q_a[26]
q[27] <= altsyncram:altsyncram_component.q_a[27]
q[28] <= altsyncram:altsyncram_component.q_a[28]
q[29] <= altsyncram:altsyncram_component.q_a[29]
q[30] <= altsyncram:altsyncram_component.q_a[30]
q[31] <= altsyncram:altsyncram_component.q_a[31]


|CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component
wren_a => altsyncram_ped1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_ped1:auto_generated.data_a[0]
data_a[1] => altsyncram_ped1:auto_generated.data_a[1]
data_a[2] => altsyncram_ped1:auto_generated.data_a[2]
data_a[3] => altsyncram_ped1:auto_generated.data_a[3]
data_a[4] => altsyncram_ped1:auto_generated.data_a[4]
data_a[5] => altsyncram_ped1:auto_generated.data_a[5]
data_a[6] => altsyncram_ped1:auto_generated.data_a[6]
data_a[7] => altsyncram_ped1:auto_generated.data_a[7]
data_a[8] => altsyncram_ped1:auto_generated.data_a[8]
data_a[9] => altsyncram_ped1:auto_generated.data_a[9]
data_a[10] => altsyncram_ped1:auto_generated.data_a[10]
data_a[11] => altsyncram_ped1:auto_generated.data_a[11]
data_a[12] => altsyncram_ped1:auto_generated.data_a[12]
data_a[13] => altsyncram_ped1:auto_generated.data_a[13]
data_a[14] => altsyncram_ped1:auto_generated.data_a[14]
data_a[15] => altsyncram_ped1:auto_generated.data_a[15]
data_a[16] => altsyncram_ped1:auto_generated.data_a[16]
data_a[17] => altsyncram_ped1:auto_generated.data_a[17]
data_a[18] => altsyncram_ped1:auto_generated.data_a[18]
data_a[19] => altsyncram_ped1:auto_generated.data_a[19]
data_a[20] => altsyncram_ped1:auto_generated.data_a[20]
data_a[21] => altsyncram_ped1:auto_generated.data_a[21]
data_a[22] => altsyncram_ped1:auto_generated.data_a[22]
data_a[23] => altsyncram_ped1:auto_generated.data_a[23]
data_a[24] => altsyncram_ped1:auto_generated.data_a[24]
data_a[25] => altsyncram_ped1:auto_generated.data_a[25]
data_a[26] => altsyncram_ped1:auto_generated.data_a[26]
data_a[27] => altsyncram_ped1:auto_generated.data_a[27]
data_a[28] => altsyncram_ped1:auto_generated.data_a[28]
data_a[29] => altsyncram_ped1:auto_generated.data_a[29]
data_a[30] => altsyncram_ped1:auto_generated.data_a[30]
data_a[31] => altsyncram_ped1:auto_generated.data_a[31]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ped1:auto_generated.address_a[0]
address_a[1] => altsyncram_ped1:auto_generated.address_a[1]
address_a[2] => altsyncram_ped1:auto_generated.address_a[2]
address_a[3] => altsyncram_ped1:auto_generated.address_a[3]
address_a[4] => altsyncram_ped1:auto_generated.address_a[4]
address_a[5] => altsyncram_ped1:auto_generated.address_a[5]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ped1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => altsyncram_ped1:auto_generated.aclr0
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ped1:auto_generated.q_a[0]
q_a[1] <= altsyncram_ped1:auto_generated.q_a[1]
q_a[2] <= altsyncram_ped1:auto_generated.q_a[2]
q_a[3] <= altsyncram_ped1:auto_generated.q_a[3]
q_a[4] <= altsyncram_ped1:auto_generated.q_a[4]
q_a[5] <= altsyncram_ped1:auto_generated.q_a[5]
q_a[6] <= altsyncram_ped1:auto_generated.q_a[6]
q_a[7] <= altsyncram_ped1:auto_generated.q_a[7]
q_a[8] <= altsyncram_ped1:auto_generated.q_a[8]
q_a[9] <= altsyncram_ped1:auto_generated.q_a[9]
q_a[10] <= altsyncram_ped1:auto_generated.q_a[10]
q_a[11] <= altsyncram_ped1:auto_generated.q_a[11]
q_a[12] <= altsyncram_ped1:auto_generated.q_a[12]
q_a[13] <= altsyncram_ped1:auto_generated.q_a[13]
q_a[14] <= altsyncram_ped1:auto_generated.q_a[14]
q_a[15] <= altsyncram_ped1:auto_generated.q_a[15]
q_a[16] <= altsyncram_ped1:auto_generated.q_a[16]
q_a[17] <= altsyncram_ped1:auto_generated.q_a[17]
q_a[18] <= altsyncram_ped1:auto_generated.q_a[18]
q_a[19] <= altsyncram_ped1:auto_generated.q_a[19]
q_a[20] <= altsyncram_ped1:auto_generated.q_a[20]
q_a[21] <= altsyncram_ped1:auto_generated.q_a[21]
q_a[22] <= altsyncram_ped1:auto_generated.q_a[22]
q_a[23] <= altsyncram_ped1:auto_generated.q_a[23]
q_a[24] <= altsyncram_ped1:auto_generated.q_a[24]
q_a[25] <= altsyncram_ped1:auto_generated.q_a[25]
q_a[26] <= altsyncram_ped1:auto_generated.q_a[26]
q_a[27] <= altsyncram_ped1:auto_generated.q_a[27]
q_a[28] <= altsyncram_ped1:auto_generated.q_a[28]
q_a[29] <= altsyncram_ped1:auto_generated.q_a[29]
q_a[30] <= altsyncram_ped1:auto_generated.q_a[30]
q_a[31] <= altsyncram_ped1:auto_generated.q_a[31]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated
aclr0 => ram_block1a0.CLR0
aclr0 => ram_block1a1.CLR0
aclr0 => ram_block1a2.CLR0
aclr0 => ram_block1a3.CLR0
aclr0 => ram_block1a4.CLR0
aclr0 => ram_block1a5.CLR0
aclr0 => ram_block1a6.CLR0
aclr0 => ram_block1a7.CLR0
aclr0 => ram_block1a8.CLR0
aclr0 => ram_block1a9.CLR0
aclr0 => ram_block1a10.CLR0
aclr0 => ram_block1a11.CLR0
aclr0 => ram_block1a12.CLR0
aclr0 => ram_block1a13.CLR0
aclr0 => ram_block1a14.CLR0
aclr0 => ram_block1a15.CLR0
aclr0 => ram_block1a16.CLR0
aclr0 => ram_block1a17.CLR0
aclr0 => ram_block1a18.CLR0
aclr0 => ram_block1a19.CLR0
aclr0 => ram_block1a20.CLR0
aclr0 => ram_block1a21.CLR0
aclr0 => ram_block1a22.CLR0
aclr0 => ram_block1a23.CLR0
aclr0 => ram_block1a24.CLR0
aclr0 => ram_block1a25.CLR0
aclr0 => ram_block1a26.CLR0
aclr0 => ram_block1a27.CLR0
aclr0 => ram_block1a28.CLR0
aclr0 => ram_block1a29.CLR0
aclr0 => ram_block1a30.CLR0
aclr0 => ram_block1a31.CLR0
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[16] => ram_block1a16.PORTADATAIN
data_a[17] => ram_block1a17.PORTADATAIN
data_a[18] => ram_block1a18.PORTADATAIN
data_a[19] => ram_block1a19.PORTADATAIN
data_a[20] => ram_block1a20.PORTADATAIN
data_a[21] => ram_block1a21.PORTADATAIN
data_a[22] => ram_block1a22.PORTADATAIN
data_a[23] => ram_block1a23.PORTADATAIN
data_a[24] => ram_block1a24.PORTADATAIN
data_a[25] => ram_block1a25.PORTADATAIN
data_a[26] => ram_block1a26.PORTADATAIN
data_a[27] => ram_block1a27.PORTADATAIN
data_a[28] => ram_block1a28.PORTADATAIN
data_a[29] => ram_block1a29.PORTADATAIN
data_a[30] => ram_block1a30.PORTADATAIN
data_a[31] => ram_block1a31.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE
wren_a => ram_block1a16.PORTAWE
wren_a => ram_block1a17.PORTAWE
wren_a => ram_block1a18.PORTAWE
wren_a => ram_block1a19.PORTAWE
wren_a => ram_block1a20.PORTAWE
wren_a => ram_block1a21.PORTAWE
wren_a => ram_block1a22.PORTAWE
wren_a => ram_block1a23.PORTAWE
wren_a => ram_block1a24.PORTAWE
wren_a => ram_block1a25.PORTAWE
wren_a => ram_block1a26.PORTAWE
wren_a => ram_block1a27.PORTAWE
wren_a => ram_block1a28.PORTAWE
wren_a => ram_block1a29.PORTAWE
wren_a => ram_block1a30.PORTAWE
wren_a => ram_block1a31.PORTAWE


|CPU_TEST_Sim|cpu1:main_processor
clk => DPandMMD:thedatapath.Clk
clk => control:thecontrol.clk
clk => reset:thereset.clk
mem_clk => DPandMMD:thedatapath.mClk
mem_clk => control:thecontrol.mclk
rst => reset:thereset.reset
dataIn[0] => DPandMMD:thedatapath.DATA_IN[0]
dataIn[0] => control:thecontrol.INST[0]
dataIn[1] => DPandMMD:thedatapath.DATA_IN[1]
dataIn[1] => control:thecontrol.INST[1]
dataIn[2] => DPandMMD:thedatapath.DATA_IN[2]
dataIn[2] => control:thecontrol.INST[2]
dataIn[3] => DPandMMD:thedatapath.DATA_IN[3]
dataIn[3] => control:thecontrol.INST[3]
dataIn[4] => DPandMMD:thedatapath.DATA_IN[4]
dataIn[4] => control:thecontrol.INST[4]
dataIn[5] => DPandMMD:thedatapath.DATA_IN[5]
dataIn[5] => control:thecontrol.INST[5]
dataIn[6] => DPandMMD:thedatapath.DATA_IN[6]
dataIn[6] => control:thecontrol.INST[6]
dataIn[7] => DPandMMD:thedatapath.DATA_IN[7]
dataIn[7] => control:thecontrol.INST[7]
dataIn[8] => DPandMMD:thedatapath.DATA_IN[8]
dataIn[8] => control:thecontrol.INST[8]
dataIn[9] => DPandMMD:thedatapath.DATA_IN[9]
dataIn[9] => control:thecontrol.INST[9]
dataIn[10] => DPandMMD:thedatapath.DATA_IN[10]
dataIn[10] => control:thecontrol.INST[10]
dataIn[11] => DPandMMD:thedatapath.DATA_IN[11]
dataIn[11] => control:thecontrol.INST[11]
dataIn[12] => DPandMMD:thedatapath.DATA_IN[12]
dataIn[12] => control:thecontrol.INST[12]
dataIn[13] => DPandMMD:thedatapath.DATA_IN[13]
dataIn[13] => control:thecontrol.INST[13]
dataIn[14] => DPandMMD:thedatapath.DATA_IN[14]
dataIn[14] => control:thecontrol.INST[14]
dataIn[15] => DPandMMD:thedatapath.DATA_IN[15]
dataIn[15] => control:thecontrol.INST[15]
dataIn[16] => DPandMMD:thedatapath.DATA_IN[16]
dataIn[16] => control:thecontrol.INST[16]
dataIn[17] => DPandMMD:thedatapath.DATA_IN[17]
dataIn[17] => control:thecontrol.INST[17]
dataIn[18] => DPandMMD:thedatapath.DATA_IN[18]
dataIn[18] => control:thecontrol.INST[18]
dataIn[19] => DPandMMD:thedatapath.DATA_IN[19]
dataIn[19] => control:thecontrol.INST[19]
dataIn[20] => DPandMMD:thedatapath.DATA_IN[20]
dataIn[20] => control:thecontrol.INST[20]
dataIn[21] => DPandMMD:thedatapath.DATA_IN[21]
dataIn[21] => control:thecontrol.INST[21]
dataIn[22] => DPandMMD:thedatapath.DATA_IN[22]
dataIn[22] => control:thecontrol.INST[22]
dataIn[23] => DPandMMD:thedatapath.DATA_IN[23]
dataIn[23] => control:thecontrol.INST[23]
dataIn[24] => DPandMMD:thedatapath.DATA_IN[24]
dataIn[24] => control:thecontrol.INST[24]
dataIn[25] => DPandMMD:thedatapath.DATA_IN[25]
dataIn[25] => control:thecontrol.INST[25]
dataIn[26] => DPandMMD:thedatapath.DATA_IN[26]
dataIn[26] => control:thecontrol.INST[26]
dataIn[27] => DPandMMD:thedatapath.DATA_IN[27]
dataIn[27] => control:thecontrol.INST[27]
dataIn[28] => DPandMMD:thedatapath.DATA_IN[28]
dataIn[28] => control:thecontrol.INST[28]
dataIn[29] => DPandMMD:thedatapath.DATA_IN[29]
dataIn[29] => control:thecontrol.INST[29]
dataIn[30] => DPandMMD:thedatapath.DATA_IN[30]
dataIn[30] => control:thecontrol.INST[30]
dataIn[31] => DPandMMD:thedatapath.DATA_IN[31]
dataIn[31] => control:thecontrol.INST[31]
dataOut[0] <= DPandMMD:thedatapath.DATA_OUT[0]
dataOut[1] <= DPandMMD:thedatapath.DATA_OUT[1]
dataOut[2] <= DPandMMD:thedatapath.DATA_OUT[2]
dataOut[3] <= DPandMMD:thedatapath.DATA_OUT[3]
dataOut[4] <= DPandMMD:thedatapath.DATA_OUT[4]
dataOut[5] <= DPandMMD:thedatapath.DATA_OUT[5]
dataOut[6] <= DPandMMD:thedatapath.DATA_OUT[6]
dataOut[7] <= DPandMMD:thedatapath.DATA_OUT[7]
dataOut[8] <= DPandMMD:thedatapath.DATA_OUT[8]
dataOut[9] <= DPandMMD:thedatapath.DATA_OUT[9]
dataOut[10] <= DPandMMD:thedatapath.DATA_OUT[10]
dataOut[11] <= DPandMMD:thedatapath.DATA_OUT[11]
dataOut[12] <= DPandMMD:thedatapath.DATA_OUT[12]
dataOut[13] <= DPandMMD:thedatapath.DATA_OUT[13]
dataOut[14] <= DPandMMD:thedatapath.DATA_OUT[14]
dataOut[15] <= DPandMMD:thedatapath.DATA_OUT[15]
dataOut[16] <= DPandMMD:thedatapath.DATA_OUT[16]
dataOut[17] <= DPandMMD:thedatapath.DATA_OUT[17]
dataOut[18] <= DPandMMD:thedatapath.DATA_OUT[18]
dataOut[19] <= DPandMMD:thedatapath.DATA_OUT[19]
dataOut[20] <= DPandMMD:thedatapath.DATA_OUT[20]
dataOut[21] <= DPandMMD:thedatapath.DATA_OUT[21]
dataOut[22] <= DPandMMD:thedatapath.DATA_OUT[22]
dataOut[23] <= DPandMMD:thedatapath.DATA_OUT[23]
dataOut[24] <= DPandMMD:thedatapath.DATA_OUT[24]
dataOut[25] <= DPandMMD:thedatapath.DATA_OUT[25]
dataOut[26] <= DPandMMD:thedatapath.DATA_OUT[26]
dataOut[27] <= DPandMMD:thedatapath.DATA_OUT[27]
dataOut[28] <= DPandMMD:thedatapath.DATA_OUT[28]
dataOut[29] <= DPandMMD:thedatapath.DATA_OUT[29]
dataOut[30] <= DPandMMD:thedatapath.DATA_OUT[30]
dataOut[31] <= DPandMMD:thedatapath.DATA_OUT[31]
addrOut[0] <= DPandMMD:thedatapath.ADDR_OUT[0]
addrOut[1] <= DPandMMD:thedatapath.ADDR_OUT[1]
addrOut[2] <= DPandMMD:thedatapath.ADDR_OUT[2]
addrOut[3] <= DPandMMD:thedatapath.ADDR_OUT[3]
addrOut[4] <= DPandMMD:thedatapath.ADDR_OUT[4]
addrOut[5] <= DPandMMD:thedatapath.ADDR_OUT[5]
addrOut[6] <= DPandMMD:thedatapath.ADDR_OUT[6]
addrOut[7] <= DPandMMD:thedatapath.ADDR_OUT[7]
addrOut[8] <= DPandMMD:thedatapath.ADDR_OUT[8]
addrOut[9] <= DPandMMD:thedatapath.ADDR_OUT[9]
addrOut[10] <= DPandMMD:thedatapath.ADDR_OUT[10]
addrOut[11] <= DPandMMD:thedatapath.ADDR_OUT[11]
addrOut[12] <= DPandMMD:thedatapath.ADDR_OUT[12]
addrOut[13] <= DPandMMD:thedatapath.ADDR_OUT[13]
addrOut[14] <= DPandMMD:thedatapath.ADDR_OUT[14]
addrOut[15] <= DPandMMD:thedatapath.ADDR_OUT[15]
addrOut[16] <= DPandMMD:thedatapath.ADDR_OUT[16]
addrOut[17] <= DPandMMD:thedatapath.ADDR_OUT[17]
addrOut[18] <= DPandMMD:thedatapath.ADDR_OUT[18]
addrOut[19] <= DPandMMD:thedatapath.ADDR_OUT[19]
addrOut[20] <= DPandMMD:thedatapath.ADDR_OUT[20]
addrOut[21] <= DPandMMD:thedatapath.ADDR_OUT[21]
addrOut[22] <= DPandMMD:thedatapath.ADDR_OUT[22]
addrOut[23] <= DPandMMD:thedatapath.ADDR_OUT[23]
addrOut[24] <= DPandMMD:thedatapath.ADDR_OUT[24]
addrOut[25] <= DPandMMD:thedatapath.ADDR_OUT[25]
addrOut[26] <= DPandMMD:thedatapath.ADDR_OUT[26]
addrOut[27] <= DPandMMD:thedatapath.ADDR_OUT[27]
addrOut[28] <= DPandMMD:thedatapath.ADDR_OUT[28]
addrOut[29] <= DPandMMD:thedatapath.ADDR_OUT[29]
addrOut[30] <= DPandMMD:thedatapath.ADDR_OUT[30]
addrOut[31] <= DPandMMD:thedatapath.ADDR_OUT[31]
wEn <= comb~0.DB_MAX_OUTPUT_PORT_TYPE
dOutA[0] <= DPandMMD:thedatapath.Out_A[0]
dOutA[1] <= DPandMMD:thedatapath.Out_A[1]
dOutA[2] <= DPandMMD:thedatapath.Out_A[2]
dOutA[3] <= DPandMMD:thedatapath.Out_A[3]
dOutA[4] <= DPandMMD:thedatapath.Out_A[4]
dOutA[5] <= DPandMMD:thedatapath.Out_A[5]
dOutA[6] <= DPandMMD:thedatapath.Out_A[6]
dOutA[7] <= DPandMMD:thedatapath.Out_A[7]
dOutA[8] <= DPandMMD:thedatapath.Out_A[8]
dOutA[9] <= DPandMMD:thedatapath.Out_A[9]
dOutA[10] <= DPandMMD:thedatapath.Out_A[10]
dOutA[11] <= DPandMMD:thedatapath.Out_A[11]
dOutA[12] <= DPandMMD:thedatapath.Out_A[12]
dOutA[13] <= DPandMMD:thedatapath.Out_A[13]
dOutA[14] <= DPandMMD:thedatapath.Out_A[14]
dOutA[15] <= DPandMMD:thedatapath.Out_A[15]
dOutA[16] <= DPandMMD:thedatapath.Out_A[16]
dOutA[17] <= DPandMMD:thedatapath.Out_A[17]
dOutA[18] <= DPandMMD:thedatapath.Out_A[18]
dOutA[19] <= DPandMMD:thedatapath.Out_A[19]
dOutA[20] <= DPandMMD:thedatapath.Out_A[20]
dOutA[21] <= DPandMMD:thedatapath.Out_A[21]
dOutA[22] <= DPandMMD:thedatapath.Out_A[22]
dOutA[23] <= DPandMMD:thedatapath.Out_A[23]
dOutA[24] <= DPandMMD:thedatapath.Out_A[24]
dOutA[25] <= DPandMMD:thedatapath.Out_A[25]
dOutA[26] <= DPandMMD:thedatapath.Out_A[26]
dOutA[27] <= DPandMMD:thedatapath.Out_A[27]
dOutA[28] <= DPandMMD:thedatapath.Out_A[28]
dOutA[29] <= DPandMMD:thedatapath.Out_A[29]
dOutA[30] <= DPandMMD:thedatapath.Out_A[30]
dOutA[31] <= DPandMMD:thedatapath.Out_A[31]
dOutB[0] <= DPandMMD:thedatapath.Out_B[0]
dOutB[1] <= DPandMMD:thedatapath.Out_B[1]
dOutB[2] <= DPandMMD:thedatapath.Out_B[2]
dOutB[3] <= DPandMMD:thedatapath.Out_B[3]
dOutB[4] <= DPandMMD:thedatapath.Out_B[4]
dOutB[5] <= DPandMMD:thedatapath.Out_B[5]
dOutB[6] <= DPandMMD:thedatapath.Out_B[6]
dOutB[7] <= DPandMMD:thedatapath.Out_B[7]
dOutB[8] <= DPandMMD:thedatapath.Out_B[8]
dOutB[9] <= DPandMMD:thedatapath.Out_B[9]
dOutB[10] <= DPandMMD:thedatapath.Out_B[10]
dOutB[11] <= DPandMMD:thedatapath.Out_B[11]
dOutB[12] <= DPandMMD:thedatapath.Out_B[12]
dOutB[13] <= DPandMMD:thedatapath.Out_B[13]
dOutB[14] <= DPandMMD:thedatapath.Out_B[14]
dOutB[15] <= DPandMMD:thedatapath.Out_B[15]
dOutB[16] <= DPandMMD:thedatapath.Out_B[16]
dOutB[17] <= DPandMMD:thedatapath.Out_B[17]
dOutB[18] <= DPandMMD:thedatapath.Out_B[18]
dOutB[19] <= DPandMMD:thedatapath.Out_B[19]
dOutB[20] <= DPandMMD:thedatapath.Out_B[20]
dOutB[21] <= DPandMMD:thedatapath.Out_B[21]
dOutB[22] <= DPandMMD:thedatapath.Out_B[22]
dOutB[23] <= DPandMMD:thedatapath.Out_B[23]
dOutB[24] <= DPandMMD:thedatapath.Out_B[24]
dOutB[25] <= DPandMMD:thedatapath.Out_B[25]
dOutB[26] <= DPandMMD:thedatapath.Out_B[26]
dOutB[27] <= DPandMMD:thedatapath.Out_B[27]
dOutB[28] <= DPandMMD:thedatapath.Out_B[28]
dOutB[29] <= DPandMMD:thedatapath.Out_B[29]
dOutB[30] <= DPandMMD:thedatapath.Out_B[30]
dOutB[31] <= DPandMMD:thedatapath.Out_B[31]
dOutC <= DPandMMD:thedatapath.Out_C
dOutZ <= DPandMMD:thedatapath.Out_Z
dOutIR[0] <= DPandMMD:thedatapath.Out_IR[0]
dOutIR[1] <= DPandMMD:thedatapath.Out_IR[1]
dOutIR[2] <= DPandMMD:thedatapath.Out_IR[2]
dOutIR[3] <= DPandMMD:thedatapath.Out_IR[3]
dOutIR[4] <= DPandMMD:thedatapath.Out_IR[4]
dOutIR[5] <= DPandMMD:thedatapath.Out_IR[5]
dOutIR[6] <= DPandMMD:thedatapath.Out_IR[6]
dOutIR[7] <= DPandMMD:thedatapath.Out_IR[7]
dOutIR[8] <= DPandMMD:thedatapath.Out_IR[8]
dOutIR[9] <= DPandMMD:thedatapath.Out_IR[9]
dOutIR[10] <= DPandMMD:thedatapath.Out_IR[10]
dOutIR[11] <= DPandMMD:thedatapath.Out_IR[11]
dOutIR[12] <= DPandMMD:thedatapath.Out_IR[12]
dOutIR[13] <= DPandMMD:thedatapath.Out_IR[13]
dOutIR[14] <= DPandMMD:thedatapath.Out_IR[14]
dOutIR[15] <= DPandMMD:thedatapath.Out_IR[15]
dOutIR[16] <= DPandMMD:thedatapath.Out_IR[16]
dOutIR[17] <= DPandMMD:thedatapath.Out_IR[17]
dOutIR[18] <= DPandMMD:thedatapath.Out_IR[18]
dOutIR[19] <= DPandMMD:thedatapath.Out_IR[19]
dOutIR[20] <= DPandMMD:thedatapath.Out_IR[20]
dOutIR[21] <= DPandMMD:thedatapath.Out_IR[21]
dOutIR[22] <= DPandMMD:thedatapath.Out_IR[22]
dOutIR[23] <= DPandMMD:thedatapath.Out_IR[23]
dOutIR[24] <= DPandMMD:thedatapath.Out_IR[24]
dOutIR[25] <= DPandMMD:thedatapath.Out_IR[25]
dOutIR[26] <= DPandMMD:thedatapath.Out_IR[26]
dOutIR[27] <= DPandMMD:thedatapath.Out_IR[27]
dOutIR[28] <= DPandMMD:thedatapath.Out_IR[28]
dOutIR[29] <= DPandMMD:thedatapath.Out_IR[29]
dOutIR[30] <= DPandMMD:thedatapath.Out_IR[30]
dOutIR[31] <= DPandMMD:thedatapath.Out_IR[31]
dOutPC[0] <= DPandMMD:thedatapath.Out_PC[0]
dOutPC[1] <= DPandMMD:thedatapath.Out_PC[1]
dOutPC[2] <= DPandMMD:thedatapath.Out_PC[2]
dOutPC[3] <= DPandMMD:thedatapath.Out_PC[3]
dOutPC[4] <= DPandMMD:thedatapath.Out_PC[4]
dOutPC[5] <= DPandMMD:thedatapath.Out_PC[5]
dOutPC[6] <= DPandMMD:thedatapath.Out_PC[6]
dOutPC[7] <= DPandMMD:thedatapath.Out_PC[7]
dOutPC[8] <= DPandMMD:thedatapath.Out_PC[8]
dOutPC[9] <= DPandMMD:thedatapath.Out_PC[9]
dOutPC[10] <= DPandMMD:thedatapath.Out_PC[10]
dOutPC[11] <= DPandMMD:thedatapath.Out_PC[11]
dOutPC[12] <= DPandMMD:thedatapath.Out_PC[12]
dOutPC[13] <= DPandMMD:thedatapath.Out_PC[13]
dOutPC[14] <= DPandMMD:thedatapath.Out_PC[14]
dOutPC[15] <= DPandMMD:thedatapath.Out_PC[15]
dOutPC[16] <= DPandMMD:thedatapath.Out_PC[16]
dOutPC[17] <= DPandMMD:thedatapath.Out_PC[17]
dOutPC[18] <= DPandMMD:thedatapath.Out_PC[18]
dOutPC[19] <= DPandMMD:thedatapath.Out_PC[19]
dOutPC[20] <= DPandMMD:thedatapath.Out_PC[20]
dOutPC[21] <= DPandMMD:thedatapath.Out_PC[21]
dOutPC[22] <= DPandMMD:thedatapath.Out_PC[22]
dOutPC[23] <= DPandMMD:thedatapath.Out_PC[23]
dOutPC[24] <= DPandMMD:thedatapath.Out_PC[24]
dOutPC[25] <= DPandMMD:thedatapath.Out_PC[25]
dOutPC[26] <= DPandMMD:thedatapath.Out_PC[26]
dOutPC[27] <= DPandMMD:thedatapath.Out_PC[27]
dOutPC[28] <= DPandMMD:thedatapath.Out_PC[28]
dOutPC[29] <= DPandMMD:thedatapath.Out_PC[29]
dOutPC[30] <= DPandMMD:thedatapath.Out_PC[30]
dOutPC[31] <= DPandMMD:thedatapath.Out_PC[31]
outT[0] <= control:thecontrol.T[0]
outT[1] <= control:thecontrol.T[1]
outT[2] <= control:thecontrol.T[2]
wen_mem <= control:thecontrol.wen
en_mem <= control:thecontrol.en


|CPU_TEST_Sim|cpu1:main_processor|reset:thereset
reset => count~95.OUTPUTSELECT
reset => count~94.OUTPUTSELECT
reset => count~93.OUTPUTSELECT
reset => count~92.OUTPUTSELECT
reset => count~91.OUTPUTSELECT
reset => count~90.OUTPUTSELECT
reset => count~89.OUTPUTSELECT
reset => count~88.OUTPUTSELECT
reset => count~87.OUTPUTSELECT
reset => count~86.OUTPUTSELECT
reset => count~85.OUTPUTSELECT
reset => count~84.OUTPUTSELECT
reset => count~83.OUTPUTSELECT
reset => count~82.OUTPUTSELECT
reset => count~81.OUTPUTSELECT
reset => count~80.OUTPUTSELECT
reset => count~79.OUTPUTSELECT
reset => count~78.OUTPUTSELECT
reset => count~77.OUTPUTSELECT
reset => count~76.OUTPUTSELECT
reset => count~75.OUTPUTSELECT
reset => count~74.OUTPUTSELECT
reset => count~73.OUTPUTSELECT
reset => count~72.OUTPUTSELECT
reset => count~71.OUTPUTSELECT
reset => count~70.OUTPUTSELECT
reset => count~69.OUTPUTSELECT
reset => count~68.OUTPUTSELECT
reset => count~67.OUTPUTSELECT
reset => count~66.OUTPUTSELECT
reset => count~65.OUTPUTSELECT
reset => count~64.OUTPUTSELECT
reset => Clr_PC~2.OUTPUTSELECT
reset => Enable_PD~2.OUTPUTSELECT
clk => Enable_PD~reg0.CLK
clk => Clr_PC~reg0.CLK
clk => count[31].CLK
clk => count[30].CLK
clk => count[29].CLK
clk => count[28].CLK
clk => count[27].CLK
clk => count[26].CLK
clk => count[25].CLK
clk => count[24].CLK
clk => count[23].CLK
clk => count[22].CLK
clk => count[21].CLK
clk => count[20].CLK
clk => count[19].CLK
clk => count[18].CLK
clk => count[17].CLK
clk => count[16].CLK
clk => count[15].CLK
clk => count[14].CLK
clk => count[13].CLK
clk => count[12].CLK
clk => count[11].CLK
clk => count[10].CLK
clk => count[9].CLK
clk => count[8].CLK
clk => count[7].CLK
clk => count[6].CLK
clk => count[5].CLK
clk => count[4].CLK
clk => count[3].CLK
clk => count[2].CLK
clk => count[1].CLK
clk => count[0].CLK
Enable_PD <= Enable_PD~reg0.DB_MAX_OUTPUT_PORT_TYPE
Clr_PC <= Clr_PC~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|control:thecontrol
clk => T[2]~reg0.CLK
clk => T[1]~reg0.CLK
clk => T[0]~reg0.CLK
clk => process_2~1.IN1
clk => process_2~0.IN1
mclk => en~reg0.CLK
mclk => wen~reg0.CLK
enable => REG_Mux$latch.ACLR
enable => DATA_Mux[0]$latch.ACLR
enable => ld_IR$latch.ACLR
enable => ld_B$latch.ACLR
enable => ld_A$latch.ACLR
enable => PC_Mux~0.IN0
enable => IM_MUX1~1.OUTPUTSELECT
enable => ld_PC~4.OUTPUTSELECT
enable => inc_PC~5.OUTPUTSELECT
enable => T[2]~reg0.ENA
enable => T[1]~reg0.ENA
enable => T[0]~reg0.ENA
statusC => PC_Mux~5.DATAB
statusC => ld_C~2.DATAB
statusC => ld_PC~0.DATAB
statusZ => PC_Mux~7.DATAB
statusZ => Mux16.IN15
statusZ => ld_C~0.DATAB
statusZ => Mux2.IN15
statusZ => ld_PC~1.DATAB
statusZ => Mux0.IN15
INST[0] => ~NO_FANOUT~
INST[1] => ~NO_FANOUT~
INST[2] => ~NO_FANOUT~
INST[3] => ~NO_FANOUT~
INST[4] => ~NO_FANOUT~
INST[5] => ~NO_FANOUT~
INST[6] => ~NO_FANOUT~
INST[7] => ~NO_FANOUT~
INST[8] => ~NO_FANOUT~
INST[9] => ~NO_FANOUT~
INST[10] => ~NO_FANOUT~
INST[11] => ~NO_FANOUT~
INST[12] => ~NO_FANOUT~
INST[13] => ~NO_FANOUT~
INST[14] => ~NO_FANOUT~
INST[15] => ~NO_FANOUT~
INST[16] => ~NO_FANOUT~
INST[17] => ~NO_FANOUT~
INST[18] => ~NO_FANOUT~
INST[19] => ~NO_FANOUT~
INST[20] => ~NO_FANOUT~
INST[21] => ~NO_FANOUT~
INST[22] => ~NO_FANOUT~
INST[23] => ~NO_FANOUT~
INST[24] => Mux16.IN19
INST[24] => Mux4.IN19
INST[24] => Mux5.IN19
INST[24] => Mux6.IN19
INST[24] => Mux7.IN19
INST[24] => Mux8.IN19
INST[24] => Mux9.IN19
INST[24] => Mux10.IN19
INST[24] => Mux1.IN19
INST[24] => Mux11.IN19
INST[24] => Mux12.IN19
INST[24] => Mux13.IN19
INST[24] => Mux14.IN19
INST[24] => Mux2.IN19
INST[24] => Mux15.IN19
INST[24] => Mux3.IN19
INST[24] => Mux0.IN19
INST[25] => Mux16.IN18
INST[25] => Mux4.IN18
INST[25] => Mux5.IN18
INST[25] => Mux6.IN18
INST[25] => Mux7.IN18
INST[25] => Mux8.IN18
INST[25] => Mux9.IN18
INST[25] => Mux10.IN18
INST[25] => Mux1.IN18
INST[25] => Mux11.IN18
INST[25] => Mux12.IN18
INST[25] => Mux13.IN18
INST[25] => Mux14.IN18
INST[25] => Mux2.IN18
INST[25] => Mux15.IN18
INST[25] => Mux3.IN18
INST[25] => Mux0.IN18
INST[26] => Mux16.IN17
INST[26] => Mux4.IN17
INST[26] => Mux5.IN17
INST[26] => Mux6.IN17
INST[26] => Mux7.IN17
INST[26] => Mux8.IN17
INST[26] => Mux9.IN17
INST[26] => Mux10.IN17
INST[26] => Mux1.IN17
INST[26] => Mux11.IN17
INST[26] => Mux12.IN17
INST[26] => Mux13.IN17
INST[26] => Mux14.IN17
INST[26] => Mux2.IN17
INST[26] => Mux15.IN17
INST[26] => Mux3.IN17
INST[26] => Mux0.IN17
INST[27] => Mux16.IN16
INST[27] => Mux4.IN16
INST[27] => Mux5.IN16
INST[27] => Mux6.IN16
INST[27] => Mux7.IN16
INST[27] => Mux8.IN16
INST[27] => Mux9.IN16
INST[27] => Mux10.IN16
INST[27] => Mux1.IN16
INST[27] => Mux11.IN16
INST[27] => Mux12.IN16
INST[27] => Mux13.IN16
INST[27] => Mux14.IN16
INST[27] => Mux2.IN16
INST[27] => Mux15.IN16
INST[27] => Mux3.IN16
INST[27] => Mux0.IN16
INST[28] => Equal0.IN0
INST[28] => Equal1.IN3
INST[28] => Equal2.IN0
INST[28] => Equal3.IN2
INST[28] => Equal4.IN2
INST[28] => Equal5.IN0
INST[28] => Equal6.IN0
INST[28] => Equal7.IN2
INST[28] => Equal8.IN0
INST[28] => Equal9.IN0
INST[28] => Equal10.IN1
INST[29] => Equal0.IN1
INST[29] => Equal1.IN0
INST[29] => Equal2.IN3
INST[29] => Equal3.IN3
INST[29] => Equal4.IN0
INST[29] => Equal5.IN2
INST[29] => Equal6.IN1
INST[29] => Equal7.IN0
INST[29] => Equal8.IN2
INST[29] => Equal9.IN1
INST[29] => Equal10.IN2
INST[30] => Equal0.IN2
INST[30] => Equal1.IN1
INST[30] => Equal2.IN1
INST[30] => Equal3.IN0
INST[30] => Equal4.IN1
INST[30] => Equal5.IN1
INST[30] => Equal6.IN3
INST[30] => Equal7.IN3
INST[30] => Equal8.IN3
INST[30] => Equal9.IN2
INST[30] => Equal10.IN3
INST[31] => Equal0.IN3
INST[31] => Equal1.IN2
INST[31] => Equal2.IN2
INST[31] => Equal3.IN1
INST[31] => Equal4.IN3
INST[31] => Equal5.IN3
INST[31] => Equal6.IN2
INST[31] => Equal7.IN1
INST[31] => Equal8.IN1
INST[31] => Equal9.IN3
INST[31] => Equal10.IN0
PC_Mux <= PC_Mux$latch.DB_MAX_OUTPUT_PORT_TYPE
IM_MUX1 <= IM_MUX1$latch.DB_MAX_OUTPUT_PORT_TYPE
REG_Mux <= REG_Mux$latch.DB_MAX_OUTPUT_PORT_TYPE
IM_MUX2[0] <= IM_MUX2[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
IM_MUX2[1] <= IM_MUX2[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
DATA_Mux[0] <= DATA_Mux[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
DATA_Mux[1] <= DATA_Mux[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU_op[0] <= ALU_op[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU_op[1] <= ALU_op[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
ALU_op[2] <= ALU_op[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
inc_PC <= inc_PC~5.DB_MAX_OUTPUT_PORT_TYPE
ld_PC <= ld_PC~4.DB_MAX_OUTPUT_PORT_TYPE
clr_IR <= <GND>
ld_IR <= ld_IR$latch.DB_MAX_OUTPUT_PORT_TYPE
clr_A <= clr_A$latch.DB_MAX_OUTPUT_PORT_TYPE
clr_B <= clr_B$latch.DB_MAX_OUTPUT_PORT_TYPE
clr_C <= clr_C$latch.DB_MAX_OUTPUT_PORT_TYPE
clr_Z <= clr_Z$latch.DB_MAX_OUTPUT_PORT_TYPE
ld_A <= ld_A$latch.DB_MAX_OUTPUT_PORT_TYPE
ld_B <= ld_B$latch.DB_MAX_OUTPUT_PORT_TYPE
ld_C <= ld_C$latch.DB_MAX_OUTPUT_PORT_TYPE
ld_Z <= ld_Z$latch.DB_MAX_OUTPUT_PORT_TYPE
T[0] <= T[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
T[1] <= T[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
T[2] <= T[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
wen <= wen~reg0.DB_MAX_OUTPUT_PORT_TYPE
en <= en~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath
Clk => pc:dapc.clk
Clk => memory:datamem.clk
mClk => ~NO_FANOUT~
WEN => memory:datamem.wen
EN => memory:datamem.en
Clr_A => ~NO_FANOUT~
Ld_A => ~NO_FANOUT~
Clr_B => ~NO_FANOUT~
Ld_B => ~NO_FANOUT~
Clr_C => ~NO_FANOUT~
Ld_C => ~NO_FANOUT~
Clr_Z => ~NO_FANOUT~
Ld_Z => ~NO_FANOUT~
Clr_PC => pc:dapc.clr
Ld_PC => pc:dapc.ld
Clr_IR => ~NO_FANOUT~
Ld_IR => ~NO_FANOUT~
Out_C <= ALUa:aluman.cout
Out_Z <= ALUa:aluman.zero
Out_PC[0] <= pc:dapc.q[0]
Out_PC[1] <= pc:dapc.q[1]
Out_PC[2] <= pc:dapc.q[2]
Out_PC[3] <= pc:dapc.q[3]
Out_PC[4] <= pc:dapc.q[4]
Out_PC[5] <= pc:dapc.q[5]
Out_PC[6] <= pc:dapc.q[6]
Out_PC[7] <= pc:dapc.q[7]
Out_PC[8] <= pc:dapc.q[8]
Out_PC[9] <= pc:dapc.q[9]
Out_PC[10] <= pc:dapc.q[10]
Out_PC[11] <= pc:dapc.q[11]
Out_PC[12] <= pc:dapc.q[12]
Out_PC[13] <= pc:dapc.q[13]
Out_PC[14] <= pc:dapc.q[14]
Out_PC[15] <= pc:dapc.q[15]
Out_PC[16] <= pc:dapc.q[16]
Out_PC[17] <= pc:dapc.q[17]
Out_PC[18] <= pc:dapc.q[18]
Out_PC[19] <= pc:dapc.q[19]
Out_PC[20] <= pc:dapc.q[20]
Out_PC[21] <= pc:dapc.q[21]
Out_PC[22] <= pc:dapc.q[22]
Out_PC[23] <= pc:dapc.q[23]
Out_PC[24] <= pc:dapc.q[24]
Out_PC[25] <= pc:dapc.q[25]
Out_PC[26] <= pc:dapc.q[26]
Out_PC[27] <= pc:dapc.q[27]
Out_PC[28] <= pc:dapc.q[28]
Out_PC[29] <= pc:dapc.q[29]
Out_PC[30] <= pc:dapc.q[30]
Out_PC[31] <= pc:dapc.q[31]
Out_IR[0] <= comb~0.DB_MAX_OUTPUT_PORT_TYPE
Inc_PC => pc:dapc.inc
ADDR_OUT[0] <= pc:dapc.q[0]
ADDR_OUT[1] <= pc:dapc.q[1]
ADDR_OUT[2] <= pc:dapc.q[2]
ADDR_OUT[3] <= pc:dapc.q[3]
ADDR_OUT[4] <= pc:dapc.q[4]
ADDR_OUT[5] <= pc:dapc.q[5]
ADDR_OUT[6] <= pc:dapc.q[6]
ADDR_OUT[7] <= pc:dapc.q[7]
ADDR_OUT[8] <= pc:dapc.q[8]
ADDR_OUT[9] <= pc:dapc.q[9]
ADDR_OUT[10] <= pc:dapc.q[10]
ADDR_OUT[11] <= pc:dapc.q[11]
ADDR_OUT[12] <= pc:dapc.q[12]
ADDR_OUT[13] <= pc:dapc.q[13]
ADDR_OUT[14] <= pc:dapc.q[14]
ADDR_OUT[15] <= pc:dapc.q[15]
ADDR_OUT[16] <= pc:dapc.q[16]
ADDR_OUT[17] <= pc:dapc.q[17]
ADDR_OUT[18] <= pc:dapc.q[18]
ADDR_OUT[19] <= pc:dapc.q[19]
ADDR_OUT[20] <= pc:dapc.q[20]
ADDR_OUT[21] <= pc:dapc.q[21]
ADDR_OUT[22] <= pc:dapc.q[22]
ADDR_OUT[23] <= pc:dapc.q[23]
ADDR_OUT[24] <= pc:dapc.q[24]
ADDR_OUT[25] <= pc:dapc.q[25]
ADDR_OUT[26] <= pc:dapc.q[26]
ADDR_OUT[27] <= pc:dapc.q[27]
ADDR_OUT[28] <= pc:dapc.q[28]
ADDR_OUT[29] <= pc:dapc.q[29]
ADDR_OUT[30] <= pc:dapc.q[30]
ADDR_OUT[31] <= pc:dapc.q[31]
DATA_IN[0] => threeto1mux:datamux.a[0]
DATA_IN[1] => threeto1mux:datamux.a[1]
DATA_IN[2] => threeto1mux:datamux.a[2]
DATA_IN[3] => threeto1mux:datamux.a[3]
DATA_IN[4] => threeto1mux:datamux.a[4]
DATA_IN[5] => threeto1mux:datamux.a[5]
DATA_IN[6] => threeto1mux:datamux.a[6]
DATA_IN[7] => threeto1mux:datamux.a[7]
DATA_IN[8] => threeto1mux:datamux.a[8]
DATA_IN[9] => threeto1mux:datamux.a[9]
DATA_IN[10] => threeto1mux:datamux.a[10]
DATA_IN[11] => threeto1mux:datamux.a[11]
DATA_IN[12] => threeto1mux:datamux.a[12]
DATA_IN[13] => threeto1mux:datamux.a[13]
DATA_IN[14] => threeto1mux:datamux.a[14]
DATA_IN[15] => threeto1mux:datamux.a[15]
DATA_IN[16] => threeto1mux:datamux.a[16]
DATA_IN[17] => threeto1mux:datamux.a[17]
DATA_IN[18] => threeto1mux:datamux.a[18]
DATA_IN[19] => threeto1mux:datamux.a[19]
DATA_IN[20] => threeto1mux:datamux.a[20]
DATA_IN[21] => threeto1mux:datamux.a[21]
DATA_IN[22] => threeto1mux:datamux.a[22]
DATA_IN[23] => threeto1mux:datamux.a[23]
DATA_IN[24] => threeto1mux:datamux.a[24]
DATA_IN[25] => threeto1mux:datamux.a[25]
DATA_IN[26] => threeto1mux:datamux.a[26]
DATA_IN[27] => threeto1mux:datamux.a[27]
DATA_IN[28] => threeto1mux:datamux.a[28]
DATA_IN[29] => threeto1mux:datamux.a[29]
DATA_IN[30] => threeto1mux:datamux.a[30]
DATA_IN[31] => threeto1mux:datamux.a[31]
DATA_OUT[0] <= memory:datamem.data_out[0]
DATA_OUT[1] <= memory:datamem.data_out[1]
DATA_OUT[2] <= memory:datamem.data_out[2]
DATA_OUT[3] <= memory:datamem.data_out[3]
DATA_OUT[4] <= memory:datamem.data_out[4]
DATA_OUT[5] <= memory:datamem.data_out[5]
DATA_OUT[6] <= memory:datamem.data_out[6]
DATA_OUT[7] <= memory:datamem.data_out[7]
DATA_OUT[8] <= memory:datamem.data_out[8]
DATA_OUT[9] <= memory:datamem.data_out[9]
DATA_OUT[10] <= memory:datamem.data_out[10]
DATA_OUT[11] <= memory:datamem.data_out[11]
DATA_OUT[12] <= memory:datamem.data_out[12]
DATA_OUT[13] <= memory:datamem.data_out[13]
DATA_OUT[14] <= memory:datamem.data_out[14]
DATA_OUT[15] <= memory:datamem.data_out[15]
DATA_OUT[16] <= memory:datamem.data_out[16]
DATA_OUT[17] <= memory:datamem.data_out[17]
DATA_OUT[18] <= memory:datamem.data_out[18]
DATA_OUT[19] <= memory:datamem.data_out[19]
DATA_OUT[20] <= memory:datamem.data_out[20]
DATA_OUT[21] <= memory:datamem.data_out[21]
DATA_OUT[22] <= memory:datamem.data_out[22]
DATA_OUT[23] <= memory:datamem.data_out[23]
DATA_OUT[24] <= memory:datamem.data_out[24]
DATA_OUT[25] <= memory:datamem.data_out[25]
DATA_OUT[26] <= memory:datamem.data_out[26]
DATA_OUT[27] <= memory:datamem.data_out[27]
DATA_OUT[28] <= memory:datamem.data_out[28]
DATA_OUT[29] <= memory:datamem.data_out[29]
DATA_OUT[30] <= memory:datamem.data_out[30]
DATA_OUT[31] <= memory:datamem.data_out[31]
DATA_Mux[0] => threeto1mux:datamux.op[0]
DATA_Mux[1] => threeto1mux:datamux.op[1]
REG_Mux => twoto1Mux:regmux.op
PC_Mux => twoto1Mux:pcmux.op
IM_MUX1 => twoto1Mux:immux1.op
IM_MUX2[0] => threeto1mux:immux2.op[0]
IM_MUX2[1] => threeto1mux:immux2.op[1]
ALU_Op[0] => ALUa:aluman.op[0]
ALU_Op[1] => ALUa:aluman.op[1]
ALU_Op[2] => ALUa:aluman.op[2]


|CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|memory:datamem
clk => ~NO_FANOUT~
addr[0] => ~NO_FANOUT~
addr[1] => ~NO_FANOUT~
addr[2] => ~NO_FANOUT~
addr[3] => ~NO_FANOUT~
addr[4] => ~NO_FANOUT~
addr[5] => ~NO_FANOUT~
addr[6] => ~NO_FANOUT~
addr[7] => ~NO_FANOUT~
data_in[0] => ~NO_FANOUT~
data_in[1] => ~NO_FANOUT~
data_in[2] => ~NO_FANOUT~
data_in[3] => ~NO_FANOUT~
data_in[4] => ~NO_FANOUT~
data_in[5] => ~NO_FANOUT~
data_in[6] => ~NO_FANOUT~
data_in[7] => ~NO_FANOUT~
data_in[8] => ~NO_FANOUT~
data_in[9] => ~NO_FANOUT~
data_in[10] => ~NO_FANOUT~
data_in[11] => ~NO_FANOUT~
data_in[12] => ~NO_FANOUT~
data_in[13] => ~NO_FANOUT~
data_in[14] => ~NO_FANOUT~
data_in[15] => ~NO_FANOUT~
data_in[16] => ~NO_FANOUT~
data_in[17] => ~NO_FANOUT~
data_in[18] => ~NO_FANOUT~
data_in[19] => ~NO_FANOUT~
data_in[20] => ~NO_FANOUT~
data_in[21] => ~NO_FANOUT~
data_in[22] => ~NO_FANOUT~
data_in[23] => ~NO_FANOUT~
data_in[24] => ~NO_FANOUT~
data_in[25] => ~NO_FANOUT~
data_in[26] => ~NO_FANOUT~
data_in[27] => ~NO_FANOUT~
data_in[28] => ~NO_FANOUT~
data_in[29] => ~NO_FANOUT~
data_in[30] => ~NO_FANOUT~
data_in[31] => ~NO_FANOUT~
wen => ~NO_FANOUT~
en => ~NO_FANOUT~
data_out[0] <= comb~0.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|twoto1Mux:regmux
a[0] => c~31.DATAB
a[1] => c~30.DATAB
a[2] => c~29.DATAB
a[3] => c~28.DATAB
a[4] => c~27.DATAB
a[5] => c~26.DATAB
a[6] => c~25.DATAB
a[7] => c~24.DATAB
a[8] => c~23.DATAB
a[9] => c~22.DATAB
a[10] => c~21.DATAB
a[11] => c~20.DATAB
a[12] => c~19.DATAB
a[13] => c~18.DATAB
a[14] => c~17.DATAB
a[15] => c~16.DATAB
a[16] => c~15.DATAB
a[17] => c~14.DATAB
a[18] => c~13.DATAB
a[19] => c~12.DATAB
a[20] => c~11.DATAB
a[21] => c~10.DATAB
a[22] => c~9.DATAB
a[23] => c~8.DATAB
a[24] => c~7.DATAB
a[25] => c~6.DATAB
a[26] => c~5.DATAB
a[27] => c~4.DATAB
a[28] => c~3.DATAB
a[29] => c~2.DATAB
a[30] => c~1.DATAB
a[31] => c~0.DATAB
b[0] => c~31.DATAA
b[1] => c~30.DATAA
b[2] => c~29.DATAA
b[3] => c~28.DATAA
b[4] => c~27.DATAA
b[5] => c~26.DATAA
b[6] => c~25.DATAA
b[7] => c~24.DATAA
b[8] => c~23.DATAA
b[9] => c~22.DATAA
b[10] => c~21.DATAA
b[11] => c~20.DATAA
b[12] => c~19.DATAA
b[13] => c~18.DATAA
b[14] => c~17.DATAA
b[15] => c~16.DATAA
b[16] => c~15.DATAA
b[17] => c~14.DATAA
b[18] => c~13.DATAA
b[19] => c~12.DATAA
b[20] => c~11.DATAA
b[21] => c~10.DATAA
b[22] => c~9.DATAA
b[23] => c~8.DATAA
b[24] => c~7.DATAA
b[25] => c~6.DATAA
b[26] => c~5.DATAA
b[27] => c~4.DATAA
b[28] => c~3.DATAA
b[29] => c~2.DATAA
b[30] => c~1.DATAA
b[31] => c~0.DATAA
c[0] <= c~31.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= c~30.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= c~29.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= c~28.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= c~27.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= c~26.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= c~25.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= c~24.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= c~23.DB_MAX_OUTPUT_PORT_TYPE
c[9] <= c~22.DB_MAX_OUTPUT_PORT_TYPE
c[10] <= c~21.DB_MAX_OUTPUT_PORT_TYPE
c[11] <= c~20.DB_MAX_OUTPUT_PORT_TYPE
c[12] <= c~19.DB_MAX_OUTPUT_PORT_TYPE
c[13] <= c~18.DB_MAX_OUTPUT_PORT_TYPE
c[14] <= c~17.DB_MAX_OUTPUT_PORT_TYPE
c[15] <= c~16.DB_MAX_OUTPUT_PORT_TYPE
c[16] <= c~15.DB_MAX_OUTPUT_PORT_TYPE
c[17] <= c~14.DB_MAX_OUTPUT_PORT_TYPE
c[18] <= c~13.DB_MAX_OUTPUT_PORT_TYPE
c[19] <= c~12.DB_MAX_OUTPUT_PORT_TYPE
c[20] <= c~11.DB_MAX_OUTPUT_PORT_TYPE
c[21] <= c~10.DB_MAX_OUTPUT_PORT_TYPE
c[22] <= c~9.DB_MAX_OUTPUT_PORT_TYPE
c[23] <= c~8.DB_MAX_OUTPUT_PORT_TYPE
c[24] <= c~7.DB_MAX_OUTPUT_PORT_TYPE
c[25] <= c~6.DB_MAX_OUTPUT_PORT_TYPE
c[26] <= c~5.DB_MAX_OUTPUT_PORT_TYPE
c[27] <= c~4.DB_MAX_OUTPUT_PORT_TYPE
c[28] <= c~3.DB_MAX_OUTPUT_PORT_TYPE
c[29] <= c~2.DB_MAX_OUTPUT_PORT_TYPE
c[30] <= c~1.DB_MAX_OUTPUT_PORT_TYPE
c[31] <= c~0.DB_MAX_OUTPUT_PORT_TYPE
op => c~31.OUTPUTSELECT
op => c~30.OUTPUTSELECT
op => c~29.OUTPUTSELECT
op => c~28.OUTPUTSELECT
op => c~27.OUTPUTSELECT
op => c~26.OUTPUTSELECT
op => c~25.OUTPUTSELECT
op => c~24.OUTPUTSELECT
op => c~23.OUTPUTSELECT
op => c~22.OUTPUTSELECT
op => c~21.OUTPUTSELECT
op => c~20.OUTPUTSELECT
op => c~19.OUTPUTSELECT
op => c~18.OUTPUTSELECT
op => c~17.OUTPUTSELECT
op => c~16.OUTPUTSELECT
op => c~15.OUTPUTSELECT
op => c~14.OUTPUTSELECT
op => c~13.OUTPUTSELECT
op => c~12.OUTPUTSELECT
op => c~11.OUTPUTSELECT
op => c~10.OUTPUTSELECT
op => c~9.OUTPUTSELECT
op => c~8.OUTPUTSELECT
op => c~7.OUTPUTSELECT
op => c~6.OUTPUTSELECT
op => c~5.OUTPUTSELECT
op => c~4.OUTPUTSELECT
op => c~3.OUTPUTSELECT
op => c~2.OUTPUTSELECT
op => c~1.OUTPUTSELECT
op => c~0.OUTPUTSELECT


|CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|reducer:reducer1
a[0] => b[0].DATAIN
a[1] => b[1].DATAIN
a[2] => b[2].DATAIN
a[3] => b[3].DATAIN
a[4] => b[4].DATAIN
a[5] => b[5].DATAIN
a[6] => b[6].DATAIN
a[7] => b[7].DATAIN
a[8] => ~NO_FANOUT~
a[9] => ~NO_FANOUT~
a[10] => ~NO_FANOUT~
a[11] => ~NO_FANOUT~
a[12] => ~NO_FANOUT~
a[13] => ~NO_FANOUT~
a[14] => ~NO_FANOUT~
a[15] => ~NO_FANOUT~
a[16] => ~NO_FANOUT~
a[17] => ~NO_FANOUT~
a[18] => ~NO_FANOUT~
a[19] => ~NO_FANOUT~
a[20] => ~NO_FANOUT~
a[21] => ~NO_FANOUT~
a[22] => ~NO_FANOUT~
a[23] => ~NO_FANOUT~
a[24] => ~NO_FANOUT~
a[25] => ~NO_FANOUT~
a[26] => ~NO_FANOUT~
a[27] => ~NO_FANOUT~
a[28] => ~NO_FANOUT~
a[29] => ~NO_FANOUT~
a[30] => ~NO_FANOUT~
a[31] => ~NO_FANOUT~
b[0] <= a[0].DB_MAX_OUTPUT_PORT_TYPE
b[1] <= a[1].DB_MAX_OUTPUT_PORT_TYPE
b[2] <= a[2].DB_MAX_OUTPUT_PORT_TYPE
b[3] <= a[3].DB_MAX_OUTPUT_PORT_TYPE
b[4] <= a[4].DB_MAX_OUTPUT_PORT_TYPE
b[5] <= a[5].DB_MAX_OUTPUT_PORT_TYPE
b[6] <= a[6].DB_MAX_OUTPUT_PORT_TYPE
b[7] <= a[7].DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc
clr => q[31]~reg0.ACLR
clr => q[30]~reg0.ACLR
clr => q[29]~reg0.ACLR
clr => q[28]~reg0.ACLR
clr => q[27]~reg0.ACLR
clr => q[26]~reg0.ACLR
clr => q[25]~reg0.ACLR
clr => q[24]~reg0.ACLR
clr => q[23]~reg0.ACLR
clr => q[22]~reg0.ACLR
clr => q[21]~reg0.ACLR
clr => q[20]~reg0.ACLR
clr => q[19]~reg0.ACLR
clr => q[18]~reg0.ACLR
clr => q[17]~reg0.ACLR
clr => q[16]~reg0.ACLR
clr => q[15]~reg0.ACLR
clr => q[14]~reg0.ACLR
clr => q[13]~reg0.ACLR
clr => q[12]~reg0.ACLR
clr => q[11]~reg0.ACLR
clr => q[10]~reg0.ACLR
clr => q[9]~reg0.ACLR
clr => q[8]~reg0.ACLR
clr => q[7]~reg0.ACLR
clr => q[6]~reg0.ACLR
clr => q[5]~reg0.ACLR
clr => q[4]~reg0.ACLR
clr => q[3]~reg0.ACLR
clr => q[2]~reg0.ACLR
clr => q[1]~reg0.ACLR
clr => q[0]~reg0.ACLR
clk => q[31]~reg0.CLK
clk => q[30]~reg0.CLK
clk => q[29]~reg0.CLK
clk => q[28]~reg0.CLK
clk => q[27]~reg0.CLK
clk => q[26]~reg0.CLK
clk => q[25]~reg0.CLK
clk => q[24]~reg0.CLK
clk => q[23]~reg0.CLK
clk => q[22]~reg0.CLK
clk => q[21]~reg0.CLK
clk => q[20]~reg0.CLK
clk => q[19]~reg0.CLK
clk => q[18]~reg0.CLK
clk => q[17]~reg0.CLK
clk => q[16]~reg0.CLK
clk => q[15]~reg0.CLK
clk => q[14]~reg0.CLK
clk => q[13]~reg0.CLK
clk => q[12]~reg0.CLK
clk => q[11]~reg0.CLK
clk => q[10]~reg0.CLK
clk => q[9]~reg0.CLK
clk => q[8]~reg0.CLK
clk => q[7]~reg0.CLK
clk => q[6]~reg0.CLK
clk => q[5]~reg0.CLK
clk => q[4]~reg0.CLK
clk => q[3]~reg0.CLK
clk => q[2]~reg0.CLK
clk => q[1]~reg0.CLK
clk => q[0]~reg0.CLK
ld => q[31]~reg0.ENA
ld => q[30]~reg0.ENA
ld => q[29]~reg0.ENA
ld => q[28]~reg0.ENA
ld => q[27]~reg0.ENA
ld => q[26]~reg0.ENA
ld => q[25]~reg0.ENA
ld => q[24]~reg0.ENA
ld => q[23]~reg0.ENA
ld => q[22]~reg0.ENA
ld => q[21]~reg0.ENA
ld => q[20]~reg0.ENA
ld => q[19]~reg0.ENA
ld => q[18]~reg0.ENA
ld => q[17]~reg0.ENA
ld => q[16]~reg0.ENA
ld => q[15]~reg0.ENA
ld => q[14]~reg0.ENA
ld => q[13]~reg0.ENA
ld => q[12]~reg0.ENA
ld => q[11]~reg0.ENA
ld => q[10]~reg0.ENA
ld => q[9]~reg0.ENA
ld => q[8]~reg0.ENA
ld => q[7]~reg0.ENA
ld => q[6]~reg0.ENA
ld => q[5]~reg0.ENA
ld => q[4]~reg0.ENA
ld => q[3]~reg0.ENA
ld => q[2]~reg0.ENA
ld => q[1]~reg0.ENA
ld => q[0]~reg0.ENA
inc => q~31.OUTPUTSELECT
inc => q~30.OUTPUTSELECT
inc => q~29.OUTPUTSELECT
inc => q~28.OUTPUTSELECT
inc => q~27.OUTPUTSELECT
inc => q~26.OUTPUTSELECT
inc => q~25.OUTPUTSELECT
inc => q~24.OUTPUTSELECT
inc => q~23.OUTPUTSELECT
inc => q~22.OUTPUTSELECT
inc => q~21.OUTPUTSELECT
inc => q~20.OUTPUTSELECT
inc => q~19.OUTPUTSELECT
inc => q~18.OUTPUTSELECT
inc => q~17.OUTPUTSELECT
inc => q~16.OUTPUTSELECT
inc => q~15.OUTPUTSELECT
inc => q~14.OUTPUTSELECT
inc => q~13.OUTPUTSELECT
inc => q~12.OUTPUTSELECT
inc => q~11.OUTPUTSELECT
inc => q~10.OUTPUTSELECT
inc => q~9.OUTPUTSELECT
inc => q~8.OUTPUTSELECT
inc => q~7.OUTPUTSELECT
inc => q~6.OUTPUTSELECT
inc => q~5.OUTPUTSELECT
inc => q~4.OUTPUTSELECT
inc => q~3.OUTPUTSELECT
inc => q~2.OUTPUTSELECT
inc => q~1.OUTPUTSELECT
inc => q~0.OUTPUTSELECT
inc => q~63.OUTPUTSELECT
inc => q~62.OUTPUTSELECT
inc => q~61.OUTPUTSELECT
inc => q~60.OUTPUTSELECT
inc => q~59.OUTPUTSELECT
inc => q~58.OUTPUTSELECT
inc => q~57.OUTPUTSELECT
inc => q~56.OUTPUTSELECT
inc => q~55.OUTPUTSELECT
inc => q~54.OUTPUTSELECT
inc => q~53.OUTPUTSELECT
inc => q~52.OUTPUTSELECT
inc => q~51.OUTPUTSELECT
inc => q~50.OUTPUTSELECT
inc => q~49.OUTPUTSELECT
inc => q~48.OUTPUTSELECT
inc => q~47.OUTPUTSELECT
inc => q~46.OUTPUTSELECT
inc => q~45.OUTPUTSELECT
inc => q~44.OUTPUTSELECT
inc => q~43.OUTPUTSELECT
inc => q~42.OUTPUTSELECT
inc => q~41.OUTPUTSELECT
inc => q~40.OUTPUTSELECT
inc => q~39.OUTPUTSELECT
inc => q~38.OUTPUTSELECT
inc => q~37.OUTPUTSELECT
inc => q~36.OUTPUTSELECT
inc => q~35.OUTPUTSELECT
inc => q~34.OUTPUTSELECT
inc => q~33.OUTPUTSELECT
inc => q~32.OUTPUTSELECT
d[0] => q~63.DATAB
d[1] => q~62.DATAB
d[2] => q~61.DATAB
d[3] => q~60.DATAB
d[4] => q~59.DATAB
d[5] => q~58.DATAB
d[6] => q~57.DATAB
d[7] => q~56.DATAB
d[8] => q~55.DATAB
d[9] => q~54.DATAB
d[10] => q~53.DATAB
d[11] => q~52.DATAB
d[12] => q~51.DATAB
d[13] => q~50.DATAB
d[14] => q~49.DATAB
d[15] => q~48.DATAB
d[16] => q~47.DATAB
d[17] => q~46.DATAB
d[18] => q~45.DATAB
d[19] => q~44.DATAB
d[20] => q~43.DATAB
d[21] => q~42.DATAB
d[22] => q~41.DATAB
d[23] => q~40.DATAB
d[24] => q~39.DATAB
d[25] => q~38.DATAB
d[26] => q~37.DATAB
d[27] => q~36.DATAB
d[28] => q~35.DATAB
d[29] => q~34.DATAB
d[30] => q~33.DATAB
d[31] => q~32.DATAB
q[0] <= q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= q[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= q[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[7] <= q[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[8] <= q[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[9] <= q[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[10] <= q[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[11] <= q[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[12] <= q[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[13] <= q[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[14] <= q[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[15] <= q[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[16] <= q[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[17] <= q[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[18] <= q[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[19] <= q[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[20] <= q[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[21] <= q[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[22] <= q[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[23] <= q[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[24] <= q[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[25] <= q[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[26] <= q[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[27] <= q[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[28] <= q[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[29] <= q[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[30] <= q[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
q[31] <= q[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|lze:lze1
a[0] => b[0].DATAIN
a[1] => b[1].DATAIN
a[2] => b[2].DATAIN
a[3] => b[3].DATAIN
a[4] => b[4].DATAIN
a[5] => b[5].DATAIN
a[6] => b[6].DATAIN
a[7] => b[7].DATAIN
a[8] => b[8].DATAIN
a[9] => b[9].DATAIN
a[10] => b[10].DATAIN
a[11] => b[11].DATAIN
a[12] => b[12].DATAIN
a[13] => b[13].DATAIN
a[14] => b[14].DATAIN
a[15] => b[15].DATAIN
a[16] => ~NO_FANOUT~
a[17] => ~NO_FANOUT~
a[18] => ~NO_FANOUT~
a[19] => ~NO_FANOUT~
a[20] => ~NO_FANOUT~
a[21] => ~NO_FANOUT~
a[22] => ~NO_FANOUT~
a[23] => ~NO_FANOUT~
a[24] => ~NO_FANOUT~
a[25] => ~NO_FANOUT~
a[26] => ~NO_FANOUT~
a[27] => ~NO_FANOUT~
a[28] => ~NO_FANOUT~
a[29] => ~NO_FANOUT~
a[30] => ~NO_FANOUT~
a[31] => ~NO_FANOUT~
b[0] <= a[0].DB_MAX_OUTPUT_PORT_TYPE
b[1] <= a[1].DB_MAX_OUTPUT_PORT_TYPE
b[2] <= a[2].DB_MAX_OUTPUT_PORT_TYPE
b[3] <= a[3].DB_MAX_OUTPUT_PORT_TYPE
b[4] <= a[4].DB_MAX_OUTPUT_PORT_TYPE
b[5] <= a[5].DB_MAX_OUTPUT_PORT_TYPE
b[6] <= a[6].DB_MAX_OUTPUT_PORT_TYPE
b[7] <= a[7].DB_MAX_OUTPUT_PORT_TYPE
b[8] <= a[8].DB_MAX_OUTPUT_PORT_TYPE
b[9] <= a[9].DB_MAX_OUTPUT_PORT_TYPE
b[10] <= a[10].DB_MAX_OUTPUT_PORT_TYPE
b[11] <= a[11].DB_MAX_OUTPUT_PORT_TYPE
b[12] <= a[12].DB_MAX_OUTPUT_PORT_TYPE
b[13] <= a[13].DB_MAX_OUTPUT_PORT_TYPE
b[14] <= a[14].DB_MAX_OUTPUT_PORT_TYPE
b[15] <= a[15].DB_MAX_OUTPUT_PORT_TYPE
b[16] <= <GND>
b[17] <= <GND>
b[18] <= <GND>
b[19] <= <GND>
b[20] <= <GND>
b[21] <= <GND>
b[22] <= <GND>
b[23] <= <GND>
b[24] <= <GND>
b[25] <= <GND>
b[26] <= <GND>
b[27] <= <GND>
b[28] <= <GND>
b[29] <= <GND>
b[30] <= <GND>
b[31] <= <GND>


|CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|twoto1Mux:pcmux
a[0] => c~31.DATAB
a[1] => c~30.DATAB
a[2] => c~29.DATAB
a[3] => c~28.DATAB
a[4] => c~27.DATAB
a[5] => c~26.DATAB
a[6] => c~25.DATAB
a[7] => c~24.DATAB
a[8] => c~23.DATAB
a[9] => c~22.DATAB
a[10] => c~21.DATAB
a[11] => c~20.DATAB
a[12] => c~19.DATAB
a[13] => c~18.DATAB
a[14] => c~17.DATAB
a[15] => c~16.DATAB
a[16] => c~15.DATAB
a[17] => c~14.DATAB
a[18] => c~13.DATAB
a[19] => c~12.DATAB
a[20] => c~11.DATAB
a[21] => c~10.DATAB
a[22] => c~9.DATAB
a[23] => c~8.DATAB
a[24] => c~7.DATAB
a[25] => c~6.DATAB
a[26] => c~5.DATAB
a[27] => c~4.DATAB
a[28] => c~3.DATAB
a[29] => c~2.DATAB
a[30] => c~1.DATAB
a[31] => c~0.DATAB
b[0] => c~31.DATAA
b[1] => c~30.DATAA
b[2] => c~29.DATAA
b[3] => c~28.DATAA
b[4] => c~27.DATAA
b[5] => c~26.DATAA
b[6] => c~25.DATAA
b[7] => c~24.DATAA
b[8] => c~23.DATAA
b[9] => c~22.DATAA
b[10] => c~21.DATAA
b[11] => c~20.DATAA
b[12] => c~19.DATAA
b[13] => c~18.DATAA
b[14] => c~17.DATAA
b[15] => c~16.DATAA
b[16] => c~15.DATAA
b[17] => c~14.DATAA
b[18] => c~13.DATAA
b[19] => c~12.DATAA
b[20] => c~11.DATAA
b[21] => c~10.DATAA
b[22] => c~9.DATAA
b[23] => c~8.DATAA
b[24] => c~7.DATAA
b[25] => c~6.DATAA
b[26] => c~5.DATAA
b[27] => c~4.DATAA
b[28] => c~3.DATAA
b[29] => c~2.DATAA
b[30] => c~1.DATAA
b[31] => c~0.DATAA
c[0] <= c~31.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= c~30.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= c~29.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= c~28.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= c~27.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= c~26.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= c~25.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= c~24.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= c~23.DB_MAX_OUTPUT_PORT_TYPE
c[9] <= c~22.DB_MAX_OUTPUT_PORT_TYPE
c[10] <= c~21.DB_MAX_OUTPUT_PORT_TYPE
c[11] <= c~20.DB_MAX_OUTPUT_PORT_TYPE
c[12] <= c~19.DB_MAX_OUTPUT_PORT_TYPE
c[13] <= c~18.DB_MAX_OUTPUT_PORT_TYPE
c[14] <= c~17.DB_MAX_OUTPUT_PORT_TYPE
c[15] <= c~16.DB_MAX_OUTPUT_PORT_TYPE
c[16] <= c~15.DB_MAX_OUTPUT_PORT_TYPE
c[17] <= c~14.DB_MAX_OUTPUT_PORT_TYPE
c[18] <= c~13.DB_MAX_OUTPUT_PORT_TYPE
c[19] <= c~12.DB_MAX_OUTPUT_PORT_TYPE
c[20] <= c~11.DB_MAX_OUTPUT_PORT_TYPE
c[21] <= c~10.DB_MAX_OUTPUT_PORT_TYPE
c[22] <= c~9.DB_MAX_OUTPUT_PORT_TYPE
c[23] <= c~8.DB_MAX_OUTPUT_PORT_TYPE
c[24] <= c~7.DB_MAX_OUTPUT_PORT_TYPE
c[25] <= c~6.DB_MAX_OUTPUT_PORT_TYPE
c[26] <= c~5.DB_MAX_OUTPUT_PORT_TYPE
c[27] <= c~4.DB_MAX_OUTPUT_PORT_TYPE
c[28] <= c~3.DB_MAX_OUTPUT_PORT_TYPE
c[29] <= c~2.DB_MAX_OUTPUT_PORT_TYPE
c[30] <= c~1.DB_MAX_OUTPUT_PORT_TYPE
c[31] <= c~0.DB_MAX_OUTPUT_PORT_TYPE
op => c~31.OUTPUTSELECT
op => c~30.OUTPUTSELECT
op => c~29.OUTPUTSELECT
op => c~28.OUTPUTSELECT
op => c~27.OUTPUTSELECT
op => c~26.OUTPUTSELECT
op => c~25.OUTPUTSELECT
op => c~24.OUTPUTSELECT
op => c~23.OUTPUTSELECT
op => c~22.OUTPUTSELECT
op => c~21.OUTPUTSELECT
op => c~20.OUTPUTSELECT
op => c~19.OUTPUTSELECT
op => c~18.OUTPUTSELECT
op => c~17.OUTPUTSELECT
op => c~16.OUTPUTSELECT
op => c~15.OUTPUTSELECT
op => c~14.OUTPUTSELECT
op => c~13.OUTPUTSELECT
op => c~12.OUTPUTSELECT
op => c~11.OUTPUTSELECT
op => c~10.OUTPUTSELECT
op => c~9.OUTPUTSELECT
op => c~8.OUTPUTSELECT
op => c~7.OUTPUTSELECT
op => c~6.OUTPUTSELECT
op => c~5.OUTPUTSELECT
op => c~4.OUTPUTSELECT
op => c~3.OUTPUTSELECT
op => c~2.OUTPUTSELECT
op => c~1.OUTPUTSELECT
op => c~0.OUTPUTSELECT


|CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|threeto1mux:datamux
a[0] => Mux31.IN0
a[0] => Mux31.IN1
a[1] => Mux30.IN0
a[1] => Mux30.IN1
a[2] => Mux29.IN0
a[2] => Mux29.IN1
a[3] => Mux28.IN0
a[3] => Mux28.IN1
a[4] => Mux27.IN0
a[4] => Mux27.IN1
a[5] => Mux26.IN0
a[5] => Mux26.IN1
a[6] => Mux25.IN0
a[6] => Mux25.IN1
a[7] => Mux24.IN0
a[7] => Mux24.IN1
a[8] => Mux23.IN0
a[8] => Mux23.IN1
a[9] => Mux22.IN0
a[9] => Mux22.IN1
a[10] => Mux21.IN0
a[10] => Mux21.IN1
a[11] => Mux20.IN0
a[11] => Mux20.IN1
a[12] => Mux19.IN0
a[12] => Mux19.IN1
a[13] => Mux18.IN0
a[13] => Mux18.IN1
a[14] => Mux17.IN0
a[14] => Mux17.IN1
a[15] => Mux16.IN0
a[15] => Mux16.IN1
a[16] => Mux15.IN0
a[16] => Mux15.IN1
a[17] => Mux14.IN0
a[17] => Mux14.IN1
a[18] => Mux13.IN0
a[18] => Mux13.IN1
a[19] => Mux12.IN0
a[19] => Mux12.IN1
a[20] => Mux11.IN0
a[20] => Mux11.IN1
a[21] => Mux10.IN0
a[21] => Mux10.IN1
a[22] => Mux9.IN0
a[22] => Mux9.IN1
a[23] => Mux8.IN0
a[23] => Mux8.IN1
a[24] => Mux7.IN0
a[24] => Mux7.IN1
a[25] => Mux6.IN0
a[25] => Mux6.IN1
a[26] => Mux5.IN0
a[26] => Mux5.IN1
a[27] => Mux4.IN0
a[27] => Mux4.IN1
a[28] => Mux3.IN0
a[28] => Mux3.IN1
a[29] => Mux2.IN0
a[29] => Mux2.IN1
a[30] => Mux1.IN0
a[30] => Mux1.IN1
a[31] => Mux0.IN0
a[31] => Mux0.IN1
b[0] => Mux31.IN2
b[1] => Mux30.IN2
b[2] => Mux29.IN2
b[3] => Mux28.IN2
b[4] => Mux27.IN2
b[5] => Mux26.IN2
b[6] => Mux25.IN2
b[7] => Mux24.IN2
b[8] => Mux23.IN2
b[9] => Mux22.IN2
b[10] => Mux21.IN2
b[11] => Mux20.IN2
b[12] => Mux19.IN2
b[13] => Mux18.IN2
b[14] => Mux17.IN2
b[15] => Mux16.IN2
b[16] => Mux15.IN2
b[17] => Mux14.IN2
b[18] => Mux13.IN2
b[19] => Mux12.IN2
b[20] => Mux11.IN2
b[21] => Mux10.IN2
b[22] => Mux9.IN2
b[23] => Mux8.IN2
b[24] => Mux7.IN2
b[25] => Mux6.IN2
b[26] => Mux5.IN2
b[27] => Mux4.IN2
b[28] => Mux3.IN2
b[29] => Mux2.IN2
b[30] => Mux1.IN2
b[31] => Mux0.IN2
c[0] => Mux31.IN3
c[1] => Mux30.IN3
c[2] => Mux29.IN3
c[3] => Mux28.IN3
c[4] => Mux27.IN3
c[5] => Mux26.IN3
c[6] => Mux25.IN3
c[7] => Mux24.IN3
c[8] => Mux23.IN3
c[9] => Mux22.IN3
c[10] => Mux21.IN3
c[11] => Mux20.IN3
c[12] => Mux19.IN3
c[13] => Mux18.IN3
c[14] => Mux17.IN3
c[15] => Mux16.IN3
c[16] => Mux15.IN3
c[17] => Mux14.IN3
c[18] => Mux13.IN3
c[19] => Mux12.IN3
c[20] => Mux11.IN3
c[21] => Mux10.IN3
c[22] => Mux9.IN3
c[23] => Mux8.IN3
c[24] => Mux7.IN3
c[25] => Mux6.IN3
c[26] => Mux5.IN3
c[27] => Mux4.IN3
c[28] => Mux3.IN3
c[29] => Mux2.IN3
c[30] => Mux1.IN3
c[31] => Mux0.IN3
d[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
d[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
d[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
d[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
d[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
d[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
d[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
d[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
d[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
d[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
d[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
d[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
d[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
d[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
d[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
d[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
d[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
d[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
d[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
d[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
d[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
d[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
d[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
d[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
d[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
d[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
d[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
d[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
d[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
d[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
d[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
d[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
op[0] => Mux31.IN5
op[0] => Mux30.IN5
op[0] => Mux29.IN5
op[0] => Mux28.IN5
op[0] => Mux27.IN5
op[0] => Mux26.IN5
op[0] => Mux25.IN5
op[0] => Mux24.IN5
op[0] => Mux23.IN5
op[0] => Mux22.IN5
op[0] => Mux21.IN5
op[0] => Mux20.IN5
op[0] => Mux19.IN5
op[0] => Mux18.IN5
op[0] => Mux17.IN5
op[0] => Mux16.IN5
op[0] => Mux15.IN5
op[0] => Mux14.IN5
op[0] => Mux13.IN5
op[0] => Mux12.IN5
op[0] => Mux11.IN5
op[0] => Mux10.IN5
op[0] => Mux9.IN5
op[0] => Mux8.IN5
op[0] => Mux7.IN5
op[0] => Mux6.IN5
op[0] => Mux5.IN5
op[0] => Mux4.IN5
op[0] => Mux3.IN5
op[0] => Mux2.IN5
op[0] => Mux1.IN5
op[0] => Mux0.IN5
op[1] => Mux31.IN4
op[1] => Mux30.IN4
op[1] => Mux29.IN4
op[1] => Mux28.IN4
op[1] => Mux27.IN4
op[1] => Mux26.IN4
op[1] => Mux25.IN4
op[1] => Mux24.IN4
op[1] => Mux23.IN4
op[1] => Mux22.IN4
op[1] => Mux21.IN4
op[1] => Mux20.IN4
op[1] => Mux19.IN4
op[1] => Mux18.IN4
op[1] => Mux17.IN4
op[1] => Mux16.IN4
op[1] => Mux15.IN4
op[1] => Mux14.IN4
op[1] => Mux13.IN4
op[1] => Mux12.IN4
op[1] => Mux11.IN4
op[1] => Mux10.IN4
op[1] => Mux9.IN4
op[1] => Mux8.IN4
op[1] => Mux7.IN4
op[1] => Mux6.IN4
op[1] => Mux5.IN4
op[1] => Mux4.IN4
op[1] => Mux3.IN4
op[1] => Mux2.IN4
op[1] => Mux1.IN4
op[1] => Mux0.IN4


|CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman
a[0] => Mux70.IN7
a[0] => temp~94.IN0
a[0] => temp~93.IN0
a[0] => tresult~126.IN0
a[0] => Equal0.IN31
a[0] => tresult~32.IN0
a[0] => tresult~0.IN0
a[1] => Mux71.IN7
a[1] => Mux68.IN7
a[1] => temp~97.IN1
a[1] => temp~96.IN0
a[1] => tresult~128.IN0
a[1] => tresult~65.IN0
a[1] => Equal0.IN30
a[1] => tresult~33.IN0
a[1] => tresult~1.IN0
a[2] => Mux72.IN7
a[2] => Mux70.IN6
a[2] => temp~102.IN1
a[2] => temp~101.IN0
a[2] => tresult~130.IN0
a[2] => tresult~67.IN0
a[2] => Equal0.IN29
a[2] => tresult~34.IN0
a[2] => tresult~2.IN0
a[3] => Mux73.IN7
a[3] => Mux71.IN6
a[3] => temp~107.IN1
a[3] => temp~106.IN0
a[3] => tresult~132.IN0
a[3] => tresult~69.IN0
a[3] => Equal0.IN28
a[3] => tresult~35.IN0
a[3] => tresult~3.IN0
a[4] => Mux74.IN7
a[4] => Mux72.IN6
a[4] => temp~112.IN1
a[4] => temp~111.IN0
a[4] => tresult~134.IN0
a[4] => tresult~71.IN0
a[4] => Equal0.IN27
a[4] => tresult~36.IN0
a[4] => tresult~4.IN0
a[5] => Mux75.IN7
a[5] => Mux73.IN6
a[5] => temp~117.IN1
a[5] => temp~116.IN0
a[5] => tresult~136.IN0
a[5] => tresult~73.IN0
a[5] => Equal0.IN26
a[5] => tresult~37.IN0
a[5] => tresult~5.IN0
a[6] => Mux76.IN7
a[6] => Mux74.IN6
a[6] => temp~122.IN1
a[6] => temp~121.IN0
a[6] => tresult~138.IN0
a[6] => tresult~75.IN0
a[6] => Equal0.IN25
a[6] => tresult~38.IN0
a[6] => tresult~6.IN0
a[7] => Mux77.IN7
a[7] => Mux75.IN6
a[7] => temp~127.IN1
a[7] => temp~126.IN0
a[7] => tresult~140.IN0
a[7] => tresult~77.IN0
a[7] => Equal0.IN24
a[7] => tresult~39.IN0
a[7] => tresult~7.IN0
a[8] => Mux78.IN7
a[8] => Mux76.IN6
a[8] => temp~132.IN1
a[8] => temp~131.IN0
a[8] => tresult~142.IN0
a[8] => tresult~79.IN0
a[8] => Equal0.IN23
a[8] => tresult~40.IN0
a[8] => tresult~8.IN0
a[9] => Mux79.IN7
a[9] => Mux77.IN6
a[9] => temp~137.IN1
a[9] => temp~136.IN0
a[9] => tresult~144.IN0
a[9] => tresult~81.IN0
a[9] => Equal0.IN22
a[9] => tresult~41.IN0
a[9] => tresult~9.IN0
a[10] => Mux80.IN7
a[10] => Mux78.IN6
a[10] => temp~142.IN1
a[10] => temp~141.IN0
a[10] => tresult~146.IN0
a[10] => tresult~83.IN0
a[10] => Equal0.IN21
a[10] => tresult~42.IN0
a[10] => tresult~10.IN0
a[11] => Mux81.IN7
a[11] => Mux79.IN6
a[11] => temp~147.IN1
a[11] => temp~146.IN0
a[11] => tresult~148.IN0
a[11] => tresult~85.IN0
a[11] => Equal0.IN20
a[11] => tresult~43.IN0
a[11] => tresult~11.IN0
a[12] => Mux82.IN7
a[12] => Mux80.IN6
a[12] => temp~152.IN1
a[12] => temp~151.IN0
a[12] => tresult~150.IN0
a[12] => tresult~87.IN0
a[12] => Equal0.IN19
a[12] => tresult~44.IN0
a[12] => tresult~12.IN0
a[13] => Mux83.IN7
a[13] => Mux81.IN6
a[13] => temp~157.IN1
a[13] => temp~156.IN0
a[13] => tresult~152.IN0
a[13] => tresult~89.IN0
a[13] => Equal0.IN18
a[13] => tresult~45.IN0
a[13] => tresult~13.IN0
a[14] => Mux84.IN7
a[14] => Mux82.IN6
a[14] => temp~162.IN1
a[14] => temp~161.IN0
a[14] => tresult~154.IN0
a[14] => tresult~91.IN0
a[14] => Equal0.IN17
a[14] => tresult~46.IN0
a[14] => tresult~14.IN0
a[15] => Mux85.IN7
a[15] => Mux83.IN6
a[15] => temp~167.IN1
a[15] => temp~166.IN0
a[15] => tresult~156.IN0
a[15] => tresult~93.IN0
a[15] => Equal0.IN16
a[15] => tresult~47.IN0
a[15] => tresult~15.IN0
a[16] => Mux86.IN7
a[16] => Mux84.IN6
a[16] => temp~172.IN1
a[16] => temp~171.IN0
a[16] => tresult~158.IN0
a[16] => tresult~95.IN0
a[16] => Equal0.IN15
a[16] => tresult~48.IN0
a[16] => tresult~16.IN0
a[17] => Mux87.IN7
a[17] => Mux85.IN6
a[17] => temp~177.IN1
a[17] => temp~176.IN0
a[17] => tresult~160.IN0
a[17] => tresult~97.IN0
a[17] => Equal0.IN14
a[17] => tresult~49.IN0
a[17] => tresult~17.IN0
a[18] => Mux88.IN7
a[18] => Mux86.IN6
a[18] => temp~182.IN1
a[18] => temp~181.IN0
a[18] => tresult~162.IN0
a[18] => tresult~99.IN0
a[18] => Equal0.IN13
a[18] => tresult~50.IN0
a[18] => tresult~18.IN0
a[19] => Mux89.IN7
a[19] => Mux87.IN6
a[19] => temp~187.IN1
a[19] => temp~186.IN0
a[19] => tresult~164.IN0
a[19] => tresult~101.IN0
a[19] => Equal0.IN12
a[19] => tresult~51.IN0
a[19] => tresult~19.IN0
a[20] => Mux90.IN7
a[20] => Mux88.IN6
a[20] => temp~192.IN1
a[20] => temp~191.IN0
a[20] => tresult~166.IN0
a[20] => tresult~103.IN0
a[20] => Equal0.IN11
a[20] => tresult~52.IN0
a[20] => tresult~20.IN0
a[21] => Mux91.IN7
a[21] => Mux89.IN6
a[21] => temp~197.IN1
a[21] => temp~196.IN0
a[21] => tresult~168.IN0
a[21] => tresult~105.IN0
a[21] => Equal0.IN10
a[21] => tresult~53.IN0
a[21] => tresult~21.IN0
a[22] => Mux92.IN7
a[22] => Mux90.IN6
a[22] => temp~202.IN1
a[22] => temp~201.IN0
a[22] => tresult~170.IN0
a[22] => tresult~107.IN0
a[22] => Equal0.IN9
a[22] => tresult~54.IN0
a[22] => tresult~22.IN0
a[23] => Mux93.IN7
a[23] => Mux91.IN6
a[23] => temp~207.IN1
a[23] => temp~206.IN0
a[23] => tresult~172.IN0
a[23] => tresult~109.IN0
a[23] => Equal0.IN8
a[23] => tresult~55.IN0
a[23] => tresult~23.IN0
a[24] => Mux94.IN7
a[24] => Mux92.IN6
a[24] => temp~212.IN1
a[24] => temp~211.IN0
a[24] => tresult~174.IN0
a[24] => tresult~111.IN0
a[24] => Equal0.IN7
a[24] => tresult~56.IN0
a[24] => tresult~24.IN0
a[25] => Mux95.IN7
a[25] => Mux93.IN6
a[25] => temp~217.IN1
a[25] => temp~216.IN0
a[25] => tresult~176.IN0
a[25] => tresult~113.IN0
a[25] => Equal0.IN6
a[25] => tresult~57.IN0
a[25] => tresult~25.IN0
a[26] => Mux96.IN7
a[26] => Mux94.IN6
a[26] => temp~222.IN1
a[26] => temp~221.IN0
a[26] => tresult~178.IN0
a[26] => tresult~115.IN0
a[26] => Equal0.IN5
a[26] => tresult~58.IN0
a[26] => tresult~26.IN0
a[27] => Mux97.IN7
a[27] => Mux95.IN6
a[27] => temp~227.IN1
a[27] => temp~226.IN0
a[27] => tresult~180.IN0
a[27] => tresult~117.IN0
a[27] => Equal0.IN4
a[27] => tresult~59.IN0
a[27] => tresult~27.IN0
a[28] => Mux98.IN7
a[28] => Mux96.IN6
a[28] => temp~232.IN1
a[28] => temp~231.IN0
a[28] => tresult~182.IN0
a[28] => tresult~119.IN0
a[28] => Equal0.IN3
a[28] => tresult~60.IN0
a[28] => tresult~28.IN0
a[29] => Mux99.IN7
a[29] => Mux97.IN6
a[29] => temp~237.IN1
a[29] => temp~236.IN0
a[29] => tresult~184.IN0
a[29] => tresult~121.IN0
a[29] => Equal0.IN2
a[29] => tresult~61.IN0
a[29] => tresult~29.IN0
a[30] => Mux100.IN7
a[30] => Mux98.IN6
a[30] => temp~242.IN1
a[30] => temp~241.IN0
a[30] => tresult~186.IN0
a[30] => tresult~123.IN0
a[30] => Equal0.IN1
a[30] => tresult~62.IN0
a[30] => tresult~30.IN0
a[31] => Mux99.IN6
a[31] => temp~247.IN1
a[31] => temp~246.IN0
a[31] => tresult~188.IN0
a[31] => tresult~125.IN0
a[31] => Equal0.IN0
a[31] => tresult~63.IN0
a[31] => tresult~31.IN0
b[0] => tresult~126.IN1
b[0] => Equal0.IN63
b[0] => tresult~32.IN1
b[0] => tresult~0.IN1
b[0] => temp~95.IN0
b[0] => temp~93.IN1
b[1] => temp~1.IN1
b[1] => tresult~64.IN1
b[1] => Equal0.IN62
b[1] => tresult~33.IN1
b[1] => tresult~1.IN1
b[1] => temp~99.IN1
b[1] => temp~96.IN1
b[1] => tresult~127.IN1
b[2] => temp~4.IN1
b[2] => tresult~66.IN1
b[2] => Equal0.IN61
b[2] => tresult~34.IN1
b[2] => tresult~2.IN1
b[2] => temp~104.IN1
b[2] => temp~101.IN1
b[2] => tresult~129.IN1
b[3] => temp~7.IN1
b[3] => tresult~68.IN1
b[3] => Equal0.IN60
b[3] => tresult~35.IN1
b[3] => tresult~3.IN1
b[3] => temp~109.IN1
b[3] => temp~106.IN1
b[3] => tresult~131.IN1
b[4] => temp~10.IN1
b[4] => tresult~70.IN1
b[4] => Equal0.IN59
b[4] => tresult~36.IN1
b[4] => tresult~4.IN1
b[4] => temp~114.IN1
b[4] => temp~111.IN1
b[4] => tresult~133.IN1
b[5] => temp~13.IN1
b[5] => tresult~72.IN1
b[5] => Equal0.IN58
b[5] => tresult~37.IN1
b[5] => tresult~5.IN1
b[5] => temp~119.IN1
b[5] => temp~116.IN1
b[5] => tresult~135.IN1
b[6] => temp~16.IN1
b[6] => tresult~74.IN1
b[6] => Equal0.IN57
b[6] => tresult~38.IN1
b[6] => tresult~6.IN1
b[6] => temp~124.IN1
b[6] => temp~121.IN1
b[6] => tresult~137.IN1
b[7] => temp~19.IN1
b[7] => tresult~76.IN1
b[7] => Equal0.IN56
b[7] => tresult~39.IN1
b[7] => tresult~7.IN1
b[7] => temp~129.IN1
b[7] => temp~126.IN1
b[7] => tresult~139.IN1
b[8] => temp~22.IN1
b[8] => tresult~78.IN1
b[8] => Equal0.IN55
b[8] => tresult~40.IN1
b[8] => tresult~8.IN1
b[8] => temp~134.IN1
b[8] => temp~131.IN1
b[8] => tresult~141.IN1
b[9] => temp~25.IN1
b[9] => tresult~80.IN1
b[9] => Equal0.IN54
b[9] => tresult~41.IN1
b[9] => tresult~9.IN1
b[9] => temp~139.IN1
b[9] => temp~136.IN1
b[9] => tresult~143.IN1
b[10] => temp~28.IN1
b[10] => tresult~82.IN1
b[10] => Equal0.IN53
b[10] => tresult~42.IN1
b[10] => tresult~10.IN1
b[10] => temp~144.IN1
b[10] => temp~141.IN1
b[10] => tresult~145.IN1
b[11] => temp~31.IN1
b[11] => tresult~84.IN1
b[11] => Equal0.IN52
b[11] => tresult~43.IN1
b[11] => tresult~11.IN1
b[11] => temp~149.IN1
b[11] => temp~146.IN1
b[11] => tresult~147.IN1
b[12] => temp~34.IN1
b[12] => tresult~86.IN1
b[12] => Equal0.IN51
b[12] => tresult~44.IN1
b[12] => tresult~12.IN1
b[12] => temp~154.IN1
b[12] => temp~151.IN1
b[12] => tresult~149.IN1
b[13] => temp~37.IN1
b[13] => tresult~88.IN1
b[13] => Equal0.IN50
b[13] => tresult~45.IN1
b[13] => tresult~13.IN1
b[13] => temp~159.IN1
b[13] => temp~156.IN1
b[13] => tresult~151.IN1
b[14] => temp~40.IN1
b[14] => tresult~90.IN1
b[14] => Equal0.IN49
b[14] => tresult~46.IN1
b[14] => tresult~14.IN1
b[14] => temp~164.IN1
b[14] => temp~161.IN1
b[14] => tresult~153.IN1
b[15] => temp~43.IN1
b[15] => tresult~92.IN1
b[15] => Equal0.IN48
b[15] => tresult~47.IN1
b[15] => tresult~15.IN1
b[15] => temp~169.IN1
b[15] => temp~166.IN1
b[15] => tresult~155.IN1
b[16] => temp~46.IN1
b[16] => tresult~94.IN1
b[16] => Equal0.IN47
b[16] => tresult~48.IN1
b[16] => tresult~16.IN1
b[16] => temp~174.IN1
b[16] => temp~171.IN1
b[16] => tresult~157.IN1
b[17] => temp~49.IN1
b[17] => tresult~96.IN1
b[17] => Equal0.IN46
b[17] => tresult~49.IN1
b[17] => tresult~17.IN1
b[17] => temp~179.IN1
b[17] => temp~176.IN1
b[17] => tresult~159.IN1
b[18] => temp~52.IN1
b[18] => tresult~98.IN1
b[18] => Equal0.IN45
b[18] => tresult~50.IN1
b[18] => tresult~18.IN1
b[18] => temp~184.IN1
b[18] => temp~181.IN1
b[18] => tresult~161.IN1
b[19] => temp~55.IN1
b[19] => tresult~100.IN1
b[19] => Equal0.IN44
b[19] => tresult~51.IN1
b[19] => tresult~19.IN1
b[19] => temp~189.IN1
b[19] => temp~186.IN1
b[19] => tresult~163.IN1
b[20] => temp~58.IN1
b[20] => tresult~102.IN1
b[20] => Equal0.IN43
b[20] => tresult~52.IN1
b[20] => tresult~20.IN1
b[20] => temp~194.IN1
b[20] => temp~191.IN1
b[20] => tresult~165.IN1
b[21] => temp~61.IN1
b[21] => tresult~104.IN1
b[21] => Equal0.IN42
b[21] => tresult~53.IN1
b[21] => tresult~21.IN1
b[21] => temp~199.IN1
b[21] => temp~196.IN1
b[21] => tresult~167.IN1
b[22] => temp~64.IN1
b[22] => tresult~106.IN1
b[22] => Equal0.IN41
b[22] => tresult~54.IN1
b[22] => tresult~22.IN1
b[22] => temp~204.IN1
b[22] => temp~201.IN1
b[22] => tresult~169.IN1
b[23] => temp~67.IN1
b[23] => tresult~108.IN1
b[23] => Equal0.IN40
b[23] => tresult~55.IN1
b[23] => tresult~23.IN1
b[23] => temp~209.IN1
b[23] => temp~206.IN1
b[23] => tresult~171.IN1
b[24] => temp~70.IN1
b[24] => tresult~110.IN1
b[24] => Equal0.IN39
b[24] => tresult~56.IN1
b[24] => tresult~24.IN1
b[24] => temp~214.IN1
b[24] => temp~211.IN1
b[24] => tresult~173.IN1
b[25] => temp~73.IN1
b[25] => tresult~112.IN1
b[25] => Equal0.IN38
b[25] => tresult~57.IN1
b[25] => tresult~25.IN1
b[25] => temp~219.IN1
b[25] => temp~216.IN1
b[25] => tresult~175.IN1
b[26] => temp~76.IN1
b[26] => tresult~114.IN1
b[26] => Equal0.IN37
b[26] => tresult~58.IN1
b[26] => tresult~26.IN1
b[26] => temp~224.IN1
b[26] => temp~221.IN1
b[26] => tresult~177.IN1
b[27] => temp~79.IN1
b[27] => tresult~116.IN1
b[27] => Equal0.IN36
b[27] => tresult~59.IN1
b[27] => tresult~27.IN1
b[27] => temp~229.IN1
b[27] => temp~226.IN1
b[27] => tresult~179.IN1
b[28] => temp~82.IN1
b[28] => tresult~118.IN1
b[28] => Equal0.IN35
b[28] => tresult~60.IN1
b[28] => tresult~28.IN1
b[28] => temp~234.IN1
b[28] => temp~231.IN1
b[28] => tresult~181.IN1
b[29] => temp~85.IN1
b[29] => tresult~120.IN1
b[29] => Equal0.IN34
b[29] => tresult~61.IN1
b[29] => tresult~29.IN1
b[29] => temp~239.IN1
b[29] => temp~236.IN1
b[29] => tresult~183.IN1
b[30] => temp~88.IN1
b[30] => tresult~122.IN1
b[30] => Equal0.IN33
b[30] => tresult~62.IN1
b[30] => tresult~30.IN1
b[30] => temp~244.IN1
b[30] => temp~241.IN1
b[30] => tresult~185.IN1
b[31] => temp~91.IN1
b[31] => tresult~124.IN1
b[31] => Equal0.IN32
b[31] => tresult~63.IN1
b[31] => tresult~31.IN1
b[31] => temp~249.IN1
b[31] => temp~246.IN1
b[31] => tresult~187.IN1
op[0] => Mux101.IN10
op[0] => Mux100.IN10
op[0] => Mux99.IN10
op[0] => Mux98.IN10
op[0] => Mux97.IN10
op[0] => Mux96.IN10
op[0] => Mux95.IN10
op[0] => Mux94.IN10
op[0] => Mux93.IN10
op[0] => Mux92.IN10
op[0] => Mux91.IN10
op[0] => Mux90.IN10
op[0] => Mux89.IN10
op[0] => Mux88.IN10
op[0] => Mux87.IN10
op[0] => Mux86.IN10
op[0] => Mux85.IN10
op[0] => Mux84.IN10
op[0] => Mux83.IN10
op[0] => Mux82.IN10
op[0] => Mux81.IN10
op[0] => Mux80.IN10
op[0] => Mux79.IN10
op[0] => Mux78.IN10
op[0] => Mux77.IN10
op[0] => Mux76.IN10
op[0] => Mux75.IN10
op[0] => Mux74.IN10
op[0] => Mux73.IN10
op[0] => Mux72.IN10
op[0] => Mux71.IN10
op[0] => Mux70.IN10
op[0] => Mux69.IN10
op[0] => Mux68.IN10
op[0] => Mux67.IN10
op[0] => Mux66.IN3
op[0] => Mux65.IN3
op[0] => Mux64.IN3
op[0] => Mux63.IN3
op[0] => Mux62.IN3
op[0] => Mux61.IN3
op[0] => Mux60.IN3
op[0] => Mux59.IN3
op[0] => Mux58.IN3
op[0] => Mux57.IN3
op[0] => Mux56.IN3
op[0] => Mux55.IN3
op[0] => Mux54.IN3
op[0] => Mux53.IN3
op[0] => Mux52.IN3
op[0] => Mux51.IN3
op[0] => Mux50.IN3
op[0] => Mux49.IN3
op[0] => Mux48.IN3
op[0] => Mux47.IN3
op[0] => Mux46.IN3
op[0] => Mux45.IN3
op[0] => Mux44.IN3
op[0] => Mux43.IN3
op[0] => Mux42.IN3
op[0] => Mux41.IN3
op[0] => Mux40.IN3
op[0] => Mux39.IN3
op[0] => Mux38.IN3
op[0] => Mux37.IN3
op[0] => Mux36.IN3
op[0] => Mux35.IN10
op[0] => Mux34.IN4
op[0] => Mux33.IN10
op[0] => Mux32.IN10
op[0] => Mux31.IN10
op[0] => Mux30.IN10
op[0] => Mux29.IN10
op[0] => Mux28.IN10
op[0] => Mux27.IN10
op[0] => Mux26.IN10
op[0] => Mux25.IN10
op[0] => Mux24.IN10
op[0] => Mux23.IN10
op[0] => Mux22.IN10
op[0] => Mux21.IN10
op[0] => Mux20.IN10
op[0] => Mux19.IN10
op[0] => Mux18.IN10
op[0] => Mux17.IN10
op[0] => Mux16.IN10
op[0] => Mux15.IN10
op[0] => Mux14.IN10
op[0] => Mux13.IN10
op[0] => Mux0.IN10
op[0] => Mux1.IN10
op[0] => Mux2.IN10
op[0] => Mux3.IN10
op[0] => Mux4.IN10
op[0] => Mux5.IN10
op[0] => Mux6.IN10
op[0] => Mux7.IN10
op[0] => Mux8.IN10
op[0] => Mux9.IN10
op[0] => Mux10.IN10
op[0] => Mux12.IN10
op[0] => Mux11.IN3
op[1] => Mux101.IN9
op[1] => Mux100.IN9
op[1] => Mux99.IN9
op[1] => Mux98.IN9
op[1] => Mux97.IN9
op[1] => Mux96.IN9
op[1] => Mux95.IN9
op[1] => Mux94.IN9
op[1] => Mux93.IN9
op[1] => Mux92.IN9
op[1] => Mux91.IN9
op[1] => Mux90.IN9
op[1] => Mux89.IN9
op[1] => Mux88.IN9
op[1] => Mux87.IN9
op[1] => Mux86.IN9
op[1] => Mux85.IN9
op[1] => Mux84.IN9
op[1] => Mux83.IN9
op[1] => Mux82.IN9
op[1] => Mux81.IN9
op[1] => Mux80.IN9
op[1] => Mux79.IN9
op[1] => Mux78.IN9
op[1] => Mux77.IN9
op[1] => Mux76.IN9
op[1] => Mux75.IN9
op[1] => Mux74.IN9
op[1] => Mux73.IN9
op[1] => Mux72.IN9
op[1] => Mux71.IN9
op[1] => Mux70.IN9
op[1] => Mux69.IN9
op[1] => Mux68.IN9
op[1] => Mux67.IN9
op[1] => Mux66.IN2
op[1] => Mux65.IN2
op[1] => Mux64.IN2
op[1] => Mux63.IN2
op[1] => Mux62.IN2
op[1] => Mux61.IN2
op[1] => Mux60.IN2
op[1] => Mux59.IN2
op[1] => Mux58.IN2
op[1] => Mux57.IN2
op[1] => Mux56.IN2
op[1] => Mux55.IN2
op[1] => Mux54.IN2
op[1] => Mux53.IN2
op[1] => Mux52.IN2
op[1] => Mux51.IN2
op[1] => Mux50.IN2
op[1] => Mux49.IN2
op[1] => Mux48.IN2
op[1] => Mux47.IN2
op[1] => Mux46.IN2
op[1] => Mux45.IN2
op[1] => Mux44.IN2
op[1] => Mux43.IN2
op[1] => Mux42.IN2
op[1] => Mux41.IN2
op[1] => Mux40.IN2
op[1] => Mux39.IN2
op[1] => Mux38.IN2
op[1] => Mux37.IN2
op[1] => Mux36.IN2
op[1] => Mux35.IN9
op[1] => Mux34.IN3
op[1] => Mux33.IN9
op[1] => Mux32.IN9
op[1] => Mux31.IN9
op[1] => Mux30.IN9
op[1] => Mux29.IN9
op[1] => Mux28.IN9
op[1] => Mux27.IN9
op[1] => Mux26.IN9
op[1] => Mux25.IN9
op[1] => Mux24.IN9
op[1] => Mux23.IN9
op[1] => Mux22.IN9
op[1] => Mux21.IN9
op[1] => Mux20.IN9
op[1] => Mux19.IN9
op[1] => Mux18.IN9
op[1] => Mux17.IN9
op[1] => Mux16.IN9
op[1] => Mux15.IN9
op[1] => Mux14.IN9
op[1] => Mux13.IN9
op[1] => Mux0.IN9
op[1] => Mux1.IN9
op[1] => Mux2.IN9
op[1] => Mux3.IN9
op[1] => Mux4.IN9
op[1] => Mux5.IN9
op[1] => Mux6.IN9
op[1] => Mux7.IN9
op[1] => Mux8.IN9
op[1] => Mux9.IN9
op[1] => Mux10.IN9
op[1] => Mux12.IN9
op[1] => Mux11.IN2
op[2] => Mux101.IN8
op[2] => Mux100.IN8
op[2] => Mux99.IN8
op[2] => Mux98.IN8
op[2] => Mux97.IN8
op[2] => Mux96.IN8
op[2] => Mux95.IN8
op[2] => Mux94.IN8
op[2] => Mux93.IN8
op[2] => Mux92.IN8
op[2] => Mux91.IN8
op[2] => Mux90.IN8
op[2] => Mux89.IN8
op[2] => Mux88.IN8
op[2] => Mux87.IN8
op[2] => Mux86.IN8
op[2] => Mux85.IN8
op[2] => Mux84.IN8
op[2] => Mux83.IN8
op[2] => Mux82.IN8
op[2] => Mux81.IN8
op[2] => Mux80.IN8
op[2] => Mux79.IN8
op[2] => Mux78.IN8
op[2] => Mux77.IN8
op[2] => Mux76.IN8
op[2] => Mux75.IN8
op[2] => Mux74.IN8
op[2] => Mux73.IN8
op[2] => Mux72.IN8
op[2] => Mux71.IN8
op[2] => Mux70.IN8
op[2] => Mux69.IN8
op[2] => Mux68.IN8
op[2] => Mux67.IN8
op[2] => Mux66.IN1
op[2] => Mux65.IN1
op[2] => Mux64.IN1
op[2] => Mux63.IN1
op[2] => Mux62.IN1
op[2] => Mux61.IN1
op[2] => Mux60.IN1
op[2] => Mux59.IN1
op[2] => Mux58.IN1
op[2] => Mux57.IN1
op[2] => Mux56.IN1
op[2] => Mux55.IN1
op[2] => Mux54.IN1
op[2] => Mux53.IN1
op[2] => Mux52.IN1
op[2] => Mux51.IN1
op[2] => Mux50.IN1
op[2] => Mux49.IN1
op[2] => Mux48.IN1
op[2] => Mux47.IN1
op[2] => Mux46.IN1
op[2] => Mux45.IN1
op[2] => Mux44.IN1
op[2] => Mux43.IN1
op[2] => Mux42.IN1
op[2] => Mux41.IN1
op[2] => Mux40.IN1
op[2] => Mux39.IN1
op[2] => Mux38.IN1
op[2] => Mux37.IN1
op[2] => Mux36.IN1
op[2] => Mux35.IN8
op[2] => Mux34.IN2
op[2] => Mux33.IN8
op[2] => Mux32.IN8
op[2] => Mux31.IN8
op[2] => Mux30.IN8
op[2] => Mux29.IN8
op[2] => Mux28.IN8
op[2] => Mux27.IN8
op[2] => Mux26.IN8
op[2] => Mux25.IN8
op[2] => Mux24.IN8
op[2] => Mux23.IN8
op[2] => Mux22.IN8
op[2] => Mux21.IN8
op[2] => Mux20.IN8
op[2] => Mux19.IN8
op[2] => Mux18.IN8
op[2] => Mux17.IN8
op[2] => Mux16.IN8
op[2] => Mux15.IN8
op[2] => Mux14.IN8
op[2] => Mux13.IN8
op[2] => Mux0.IN8
op[2] => Mux1.IN8
op[2] => Mux2.IN8
op[2] => Mux3.IN8
op[2] => Mux4.IN8
op[2] => Mux5.IN8
op[2] => Mux6.IN8
op[2] => Mux7.IN8
op[2] => Mux8.IN8
op[2] => Mux9.IN8
op[2] => Mux10.IN8
op[2] => Mux12.IN8
op[2] => Mux11.IN1
result[0] <= result[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[16] <= result[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[17] <= result[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[18] <= result[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[19] <= result[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[20] <= result[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[21] <= result[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[22] <= result[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[23] <= result[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[24] <= result[24]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[25] <= result[25]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[26] <= result[26]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[27] <= result[27]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[28] <= result[28]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[29] <= result[29]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[30] <= result[30]$latch.DB_MAX_OUTPUT_PORT_TYPE
result[31] <= result[31]$latch.DB_MAX_OUTPUT_PORT_TYPE
tresult[0] <= tresult[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
tresult[1] <= tresult[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
tresult[2] <= tresult[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
tresult[3] <= tresult[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
tresult[4] <= tresult[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
tresult[5] <= tresult[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
tresult[6] <= tresult[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
tresult[7] <= tresult[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
tresult[8] <= tresult[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
tresult[9] <= tresult[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
tresult[10] <= tresult[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
tresult[11] <= tresult[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
tresult[12] <= tresult[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
tresult[13] <= tresult[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
tresult[14] <= tresult[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
tresult[15] <= tresult[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
tresult[16] <= tresult[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
tresult[17] <= tresult[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
tresult[18] <= tresult[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
tresult[19] <= tresult[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
tresult[20] <= tresult[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
tresult[21] <= tresult[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
tresult[22] <= tresult[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
tresult[23] <= tresult[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
tresult[24] <= tresult[24]$latch.DB_MAX_OUTPUT_PORT_TYPE
tresult[25] <= tresult[25]$latch.DB_MAX_OUTPUT_PORT_TYPE
tresult[26] <= tresult[26]$latch.DB_MAX_OUTPUT_PORT_TYPE
tresult[27] <= tresult[27]$latch.DB_MAX_OUTPUT_PORT_TYPE
tresult[28] <= tresult[28]$latch.DB_MAX_OUTPUT_PORT_TYPE
tresult[29] <= tresult[29]$latch.DB_MAX_OUTPUT_PORT_TYPE
tresult[30] <= tresult[30]$latch.DB_MAX_OUTPUT_PORT_TYPE
tresult[31] <= tresult[31]$latch.DB_MAX_OUTPUT_PORT_TYPE
temp[0] <= temp[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
temp[1] <= temp[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
temp[2] <= temp[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
temp[3] <= temp[3]$latch.DB_MAX_OUTPUT_PORT_TYPE
temp[4] <= temp[4]$latch.DB_MAX_OUTPUT_PORT_TYPE
temp[5] <= temp[5]$latch.DB_MAX_OUTPUT_PORT_TYPE
temp[6] <= temp[6]$latch.DB_MAX_OUTPUT_PORT_TYPE
temp[7] <= temp[7]$latch.DB_MAX_OUTPUT_PORT_TYPE
temp[8] <= temp[8]$latch.DB_MAX_OUTPUT_PORT_TYPE
temp[9] <= temp[9]$latch.DB_MAX_OUTPUT_PORT_TYPE
temp[10] <= temp[10]$latch.DB_MAX_OUTPUT_PORT_TYPE
temp[11] <= temp[11]$latch.DB_MAX_OUTPUT_PORT_TYPE
temp[12] <= temp[12]$latch.DB_MAX_OUTPUT_PORT_TYPE
temp[13] <= temp[13]$latch.DB_MAX_OUTPUT_PORT_TYPE
temp[14] <= temp[14]$latch.DB_MAX_OUTPUT_PORT_TYPE
temp[15] <= temp[15]$latch.DB_MAX_OUTPUT_PORT_TYPE
temp[16] <= temp[16]$latch.DB_MAX_OUTPUT_PORT_TYPE
temp[17] <= temp[17]$latch.DB_MAX_OUTPUT_PORT_TYPE
temp[18] <= temp[18]$latch.DB_MAX_OUTPUT_PORT_TYPE
temp[19] <= temp[19]$latch.DB_MAX_OUTPUT_PORT_TYPE
temp[20] <= temp[20]$latch.DB_MAX_OUTPUT_PORT_TYPE
temp[21] <= temp[21]$latch.DB_MAX_OUTPUT_PORT_TYPE
temp[22] <= temp[22]$latch.DB_MAX_OUTPUT_PORT_TYPE
temp[23] <= temp[23]$latch.DB_MAX_OUTPUT_PORT_TYPE
temp[24] <= temp[24]$latch.DB_MAX_OUTPUT_PORT_TYPE
temp[25] <= temp[25]$latch.DB_MAX_OUTPUT_PORT_TYPE
temp[26] <= temp[26]$latch.DB_MAX_OUTPUT_PORT_TYPE
temp[27] <= temp[27]$latch.DB_MAX_OUTPUT_PORT_TYPE
temp[28] <= temp[28]$latch.DB_MAX_OUTPUT_PORT_TYPE
temp[29] <= temp[29]$latch.DB_MAX_OUTPUT_PORT_TYPE
temp[30] <= temp[30]$latch.DB_MAX_OUTPUT_PORT_TYPE
temp[31] <= temp[31]$latch.DB_MAX_OUTPUT_PORT_TYPE
cout <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
zero <= Mux12.DB_MAX_OUTPUT_PORT_TYPE


|CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|twoto1Mux:immux1
a[0] => c~31.DATAB
a[1] => c~30.DATAB
a[2] => c~29.DATAB
a[3] => c~28.DATAB
a[4] => c~27.DATAB
a[5] => c~26.DATAB
a[6] => c~25.DATAB
a[7] => c~24.DATAB
a[8] => c~23.DATAB
a[9] => c~22.DATAB
a[10] => c~21.DATAB
a[11] => c~20.DATAB
a[12] => c~19.DATAB
a[13] => c~18.DATAB
a[14] => c~17.DATAB
a[15] => c~16.DATAB
a[16] => c~15.DATAB
a[17] => c~14.DATAB
a[18] => c~13.DATAB
a[19] => c~12.DATAB
a[20] => c~11.DATAB
a[21] => c~10.DATAB
a[22] => c~9.DATAB
a[23] => c~8.DATAB
a[24] => c~7.DATAB
a[25] => c~6.DATAB
a[26] => c~5.DATAB
a[27] => c~4.DATAB
a[28] => c~3.DATAB
a[29] => c~2.DATAB
a[30] => c~1.DATAB
a[31] => c~0.DATAB
b[0] => c~31.DATAA
b[1] => c~30.DATAA
b[2] => c~29.DATAA
b[3] => c~28.DATAA
b[4] => c~27.DATAA
b[5] => c~26.DATAA
b[6] => c~25.DATAA
b[7] => c~24.DATAA
b[8] => c~23.DATAA
b[9] => c~22.DATAA
b[10] => c~21.DATAA
b[11] => c~20.DATAA
b[12] => c~19.DATAA
b[13] => c~18.DATAA
b[14] => c~17.DATAA
b[15] => c~16.DATAA
b[16] => c~15.DATAA
b[17] => c~14.DATAA
b[18] => c~13.DATAA
b[19] => c~12.DATAA
b[20] => c~11.DATAA
b[21] => c~10.DATAA
b[22] => c~9.DATAA
b[23] => c~8.DATAA
b[24] => c~7.DATAA
b[25] => c~6.DATAA
b[26] => c~5.DATAA
b[27] => c~4.DATAA
b[28] => c~3.DATAA
b[29] => c~2.DATAA
b[30] => c~1.DATAA
b[31] => c~0.DATAA
c[0] <= c~31.DB_MAX_OUTPUT_PORT_TYPE
c[1] <= c~30.DB_MAX_OUTPUT_PORT_TYPE
c[2] <= c~29.DB_MAX_OUTPUT_PORT_TYPE
c[3] <= c~28.DB_MAX_OUTPUT_PORT_TYPE
c[4] <= c~27.DB_MAX_OUTPUT_PORT_TYPE
c[5] <= c~26.DB_MAX_OUTPUT_PORT_TYPE
c[6] <= c~25.DB_MAX_OUTPUT_PORT_TYPE
c[7] <= c~24.DB_MAX_OUTPUT_PORT_TYPE
c[8] <= c~23.DB_MAX_OUTPUT_PORT_TYPE
c[9] <= c~22.DB_MAX_OUTPUT_PORT_TYPE
c[10] <= c~21.DB_MAX_OUTPUT_PORT_TYPE
c[11] <= c~20.DB_MAX_OUTPUT_PORT_TYPE
c[12] <= c~19.DB_MAX_OUTPUT_PORT_TYPE
c[13] <= c~18.DB_MAX_OUTPUT_PORT_TYPE
c[14] <= c~17.DB_MAX_OUTPUT_PORT_TYPE
c[15] <= c~16.DB_MAX_OUTPUT_PORT_TYPE
c[16] <= c~15.DB_MAX_OUTPUT_PORT_TYPE
c[17] <= c~14.DB_MAX_OUTPUT_PORT_TYPE
c[18] <= c~13.DB_MAX_OUTPUT_PORT_TYPE
c[19] <= c~12.DB_MAX_OUTPUT_PORT_TYPE
c[20] <= c~11.DB_MAX_OUTPUT_PORT_TYPE
c[21] <= c~10.DB_MAX_OUTPUT_PORT_TYPE
c[22] <= c~9.DB_MAX_OUTPUT_PORT_TYPE
c[23] <= c~8.DB_MAX_OUTPUT_PORT_TYPE
c[24] <= c~7.DB_MAX_OUTPUT_PORT_TYPE
c[25] <= c~6.DB_MAX_OUTPUT_PORT_TYPE
c[26] <= c~5.DB_MAX_OUTPUT_PORT_TYPE
c[27] <= c~4.DB_MAX_OUTPUT_PORT_TYPE
c[28] <= c~3.DB_MAX_OUTPUT_PORT_TYPE
c[29] <= c~2.DB_MAX_OUTPUT_PORT_TYPE
c[30] <= c~1.DB_MAX_OUTPUT_PORT_TYPE
c[31] <= c~0.DB_MAX_OUTPUT_PORT_TYPE
op => c~31.OUTPUTSELECT
op => c~30.OUTPUTSELECT
op => c~29.OUTPUTSELECT
op => c~28.OUTPUTSELECT
op => c~27.OUTPUTSELECT
op => c~26.OUTPUTSELECT
op => c~25.OUTPUTSELECT
op => c~24.OUTPUTSELECT
op => c~23.OUTPUTSELECT
op => c~22.OUTPUTSELECT
op => c~21.OUTPUTSELECT
op => c~20.OUTPUTSELECT
op => c~19.OUTPUTSELECT
op => c~18.OUTPUTSELECT
op => c~17.OUTPUTSELECT
op => c~16.OUTPUTSELECT
op => c~15.OUTPUTSELECT
op => c~14.OUTPUTSELECT
op => c~13.OUTPUTSELECT
op => c~12.OUTPUTSELECT
op => c~11.OUTPUTSELECT
op => c~10.OUTPUTSELECT
op => c~9.OUTPUTSELECT
op => c~8.OUTPUTSELECT
op => c~7.OUTPUTSELECT
op => c~6.OUTPUTSELECT
op => c~5.OUTPUTSELECT
op => c~4.OUTPUTSELECT
op => c~3.OUTPUTSELECT
op => c~2.OUTPUTSELECT
op => c~1.OUTPUTSELECT
op => c~0.OUTPUTSELECT


|CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|threeto1mux:immux2
a[0] => Mux31.IN0
a[0] => Mux31.IN1
a[1] => Mux30.IN0
a[1] => Mux30.IN1
a[2] => Mux29.IN0
a[2] => Mux29.IN1
a[3] => Mux28.IN0
a[3] => Mux28.IN1
a[4] => Mux27.IN0
a[4] => Mux27.IN1
a[5] => Mux26.IN0
a[5] => Mux26.IN1
a[6] => Mux25.IN0
a[6] => Mux25.IN1
a[7] => Mux24.IN0
a[7] => Mux24.IN1
a[8] => Mux23.IN0
a[8] => Mux23.IN1
a[9] => Mux22.IN0
a[9] => Mux22.IN1
a[10] => Mux21.IN0
a[10] => Mux21.IN1
a[11] => Mux20.IN0
a[11] => Mux20.IN1
a[12] => Mux19.IN0
a[12] => Mux19.IN1
a[13] => Mux18.IN0
a[13] => Mux18.IN1
a[14] => Mux17.IN0
a[14] => Mux17.IN1
a[15] => Mux16.IN0
a[15] => Mux16.IN1
a[16] => Mux15.IN0
a[16] => Mux15.IN1
a[17] => Mux14.IN0
a[17] => Mux14.IN1
a[18] => Mux13.IN0
a[18] => Mux13.IN1
a[19] => Mux12.IN0
a[19] => Mux12.IN1
a[20] => Mux11.IN0
a[20] => Mux11.IN1
a[21] => Mux10.IN0
a[21] => Mux10.IN1
a[22] => Mux9.IN0
a[22] => Mux9.IN1
a[23] => Mux8.IN0
a[23] => Mux8.IN1
a[24] => Mux7.IN0
a[24] => Mux7.IN1
a[25] => Mux6.IN0
a[25] => Mux6.IN1
a[26] => Mux5.IN0
a[26] => Mux5.IN1
a[27] => Mux4.IN0
a[27] => Mux4.IN1
a[28] => Mux3.IN0
a[28] => Mux3.IN1
a[29] => Mux2.IN0
a[29] => Mux2.IN1
a[30] => Mux1.IN0
a[30] => Mux1.IN1
a[31] => Mux0.IN0
a[31] => Mux0.IN1
b[0] => Mux31.IN2
b[1] => Mux30.IN2
b[2] => Mux29.IN2
b[3] => Mux28.IN2
b[4] => Mux27.IN2
b[5] => Mux26.IN2
b[6] => Mux25.IN2
b[7] => Mux24.IN2
b[8] => Mux23.IN2
b[9] => Mux22.IN2
b[10] => Mux21.IN2
b[11] => Mux20.IN2
b[12] => Mux19.IN2
b[13] => Mux18.IN2
b[14] => Mux17.IN2
b[15] => Mux16.IN2
b[16] => Mux15.IN2
b[17] => Mux14.IN2
b[18] => Mux13.IN2
b[19] => Mux12.IN2
b[20] => Mux11.IN2
b[21] => Mux10.IN2
b[22] => Mux9.IN2
b[23] => Mux8.IN2
b[24] => Mux7.IN2
b[25] => Mux6.IN2
b[26] => Mux5.IN2
b[27] => Mux4.IN2
b[28] => Mux3.IN2
b[29] => Mux2.IN2
b[30] => Mux1.IN2
b[31] => Mux0.IN2
c[0] => Mux31.IN3
c[1] => Mux30.IN3
c[2] => Mux29.IN3
c[3] => Mux28.IN3
c[4] => Mux27.IN3
c[5] => Mux26.IN3
c[6] => Mux25.IN3
c[7] => Mux24.IN3
c[8] => Mux23.IN3
c[9] => Mux22.IN3
c[10] => Mux21.IN3
c[11] => Mux20.IN3
c[12] => Mux19.IN3
c[13] => Mux18.IN3
c[14] => Mux17.IN3
c[15] => Mux16.IN3
c[16] => Mux15.IN3
c[17] => Mux14.IN3
c[18] => Mux13.IN3
c[19] => Mux12.IN3
c[20] => Mux11.IN3
c[21] => Mux10.IN3
c[22] => Mux9.IN3
c[23] => Mux8.IN3
c[24] => Mux7.IN3
c[25] => Mux6.IN3
c[26] => Mux5.IN3
c[27] => Mux4.IN3
c[28] => Mux3.IN3
c[29] => Mux2.IN3
c[30] => Mux1.IN3
c[31] => Mux0.IN3
d[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
d[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
d[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
d[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
d[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
d[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
d[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
d[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
d[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
d[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
d[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
d[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
d[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
d[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
d[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
d[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
d[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
d[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
d[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
d[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
d[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
d[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
d[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
d[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
d[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
d[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
d[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
d[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
d[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
d[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
d[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
d[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
op[0] => Mux31.IN5
op[0] => Mux30.IN5
op[0] => Mux29.IN5
op[0] => Mux28.IN5
op[0] => Mux27.IN5
op[0] => Mux26.IN5
op[0] => Mux25.IN5
op[0] => Mux24.IN5
op[0] => Mux23.IN5
op[0] => Mux22.IN5
op[0] => Mux21.IN5
op[0] => Mux20.IN5
op[0] => Mux19.IN5
op[0] => Mux18.IN5
op[0] => Mux17.IN5
op[0] => Mux16.IN5
op[0] => Mux15.IN5
op[0] => Mux14.IN5
op[0] => Mux13.IN5
op[0] => Mux12.IN5
op[0] => Mux11.IN5
op[0] => Mux10.IN5
op[0] => Mux9.IN5
op[0] => Mux8.IN5
op[0] => Mux7.IN5
op[0] => Mux6.IN5
op[0] => Mux5.IN5
op[0] => Mux4.IN5
op[0] => Mux3.IN5
op[0] => Mux2.IN5
op[0] => Mux1.IN5
op[0] => Mux0.IN5
op[1] => Mux31.IN4
op[1] => Mux30.IN4
op[1] => Mux29.IN4
op[1] => Mux28.IN4
op[1] => Mux27.IN4
op[1] => Mux26.IN4
op[1] => Mux25.IN4
op[1] => Mux24.IN4
op[1] => Mux23.IN4
op[1] => Mux22.IN4
op[1] => Mux21.IN4
op[1] => Mux20.IN4
op[1] => Mux19.IN4
op[1] => Mux18.IN4
op[1] => Mux17.IN4
op[1] => Mux16.IN4
op[1] => Mux15.IN4
op[1] => Mux14.IN4
op[1] => Mux13.IN4
op[1] => Mux12.IN4
op[1] => Mux11.IN4
op[1] => Mux10.IN4
op[1] => Mux9.IN4
op[1] => Mux8.IN4
op[1] => Mux7.IN4
op[1] => Mux6.IN4
op[1] => Mux5.IN4
op[1] => Mux4.IN4
op[1] => Mux3.IN4
op[1] => Mux2.IN4
op[1] => Mux1.IN4
op[1] => Mux0.IN4


|CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|lze:lze2
a[0] => b[0].DATAIN
a[1] => b[1].DATAIN
a[2] => b[2].DATAIN
a[3] => b[3].DATAIN
a[4] => b[4].DATAIN
a[5] => b[5].DATAIN
a[6] => b[6].DATAIN
a[7] => b[7].DATAIN
a[8] => b[8].DATAIN
a[9] => b[9].DATAIN
a[10] => b[10].DATAIN
a[11] => b[11].DATAIN
a[12] => b[12].DATAIN
a[13] => b[13].DATAIN
a[14] => b[14].DATAIN
a[15] => b[15].DATAIN
a[16] => ~NO_FANOUT~
a[17] => ~NO_FANOUT~
a[18] => ~NO_FANOUT~
a[19] => ~NO_FANOUT~
a[20] => ~NO_FANOUT~
a[21] => ~NO_FANOUT~
a[22] => ~NO_FANOUT~
a[23] => ~NO_FANOUT~
a[24] => ~NO_FANOUT~
a[25] => ~NO_FANOUT~
a[26] => ~NO_FANOUT~
a[27] => ~NO_FANOUT~
a[28] => ~NO_FANOUT~
a[29] => ~NO_FANOUT~
a[30] => ~NO_FANOUT~
a[31] => ~NO_FANOUT~
b[0] <= a[0].DB_MAX_OUTPUT_PORT_TYPE
b[1] <= a[1].DB_MAX_OUTPUT_PORT_TYPE
b[2] <= a[2].DB_MAX_OUTPUT_PORT_TYPE
b[3] <= a[3].DB_MAX_OUTPUT_PORT_TYPE
b[4] <= a[4].DB_MAX_OUTPUT_PORT_TYPE
b[5] <= a[5].DB_MAX_OUTPUT_PORT_TYPE
b[6] <= a[6].DB_MAX_OUTPUT_PORT_TYPE
b[7] <= a[7].DB_MAX_OUTPUT_PORT_TYPE
b[8] <= a[8].DB_MAX_OUTPUT_PORT_TYPE
b[9] <= a[9].DB_MAX_OUTPUT_PORT_TYPE
b[10] <= a[10].DB_MAX_OUTPUT_PORT_TYPE
b[11] <= a[11].DB_MAX_OUTPUT_PORT_TYPE
b[12] <= a[12].DB_MAX_OUTPUT_PORT_TYPE
b[13] <= a[13].DB_MAX_OUTPUT_PORT_TYPE
b[14] <= a[14].DB_MAX_OUTPUT_PORT_TYPE
b[15] <= a[15].DB_MAX_OUTPUT_PORT_TYPE
b[16] <= <GND>
b[17] <= <GND>
b[18] <= <GND>
b[19] <= <GND>
b[20] <= <GND>
b[21] <= <GND>
b[22] <= <GND>
b[23] <= <GND>
b[24] <= <GND>
b[25] <= <GND>
b[26] <= <GND>
b[27] <= <GND>
b[28] <= <GND>
b[29] <= <GND>
b[30] <= <GND>
b[31] <= <GND>


|CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|uze:uze1
a[0] => b[16].DATAIN
a[1] => b[17].DATAIN
a[2] => b[18].DATAIN
a[3] => b[19].DATAIN
a[4] => b[20].DATAIN
a[5] => b[21].DATAIN
a[6] => b[22].DATAIN
a[7] => b[23].DATAIN
a[8] => b[24].DATAIN
a[9] => b[25].DATAIN
a[10] => b[26].DATAIN
a[11] => b[27].DATAIN
a[12] => b[28].DATAIN
a[13] => b[29].DATAIN
a[14] => b[30].DATAIN
a[15] => b[31].DATAIN
a[16] => ~NO_FANOUT~
a[17] => ~NO_FANOUT~
a[18] => ~NO_FANOUT~
a[19] => ~NO_FANOUT~
a[20] => ~NO_FANOUT~
a[21] => ~NO_FANOUT~
a[22] => ~NO_FANOUT~
a[23] => ~NO_FANOUT~
a[24] => ~NO_FANOUT~
a[25] => ~NO_FANOUT~
a[26] => ~NO_FANOUT~
a[27] => ~NO_FANOUT~
a[28] => ~NO_FANOUT~
a[29] => ~NO_FANOUT~
a[30] => ~NO_FANOUT~
a[31] => ~NO_FANOUT~
b[0] <= <GND>
b[1] <= <GND>
b[2] <= <GND>
b[3] <= <GND>
b[4] <= <GND>
b[5] <= <GND>
b[6] <= <GND>
b[7] <= <GND>
b[8] <= <GND>
b[9] <= <GND>
b[10] <= <GND>
b[11] <= <GND>
b[12] <= <GND>
b[13] <= <GND>
b[14] <= <GND>
b[15] <= <GND>
b[16] <= a[0].DB_MAX_OUTPUT_PORT_TYPE
b[17] <= a[1].DB_MAX_OUTPUT_PORT_TYPE
b[18] <= a[2].DB_MAX_OUTPUT_PORT_TYPE
b[19] <= a[3].DB_MAX_OUTPUT_PORT_TYPE
b[20] <= a[4].DB_MAX_OUTPUT_PORT_TYPE
b[21] <= a[5].DB_MAX_OUTPUT_PORT_TYPE
b[22] <= a[6].DB_MAX_OUTPUT_PORT_TYPE
b[23] <= a[7].DB_MAX_OUTPUT_PORT_TYPE
b[24] <= a[8].DB_MAX_OUTPUT_PORT_TYPE
b[25] <= a[9].DB_MAX_OUTPUT_PORT_TYPE
b[26] <= a[10].DB_MAX_OUTPUT_PORT_TYPE
b[27] <= a[11].DB_MAX_OUTPUT_PORT_TYPE
b[28] <= a[12].DB_MAX_OUTPUT_PORT_TYPE
b[29] <= a[13].DB_MAX_OUTPUT_PORT_TYPE
b[30] <= a[14].DB_MAX_OUTPUT_PORT_TYPE
b[31] <= a[15].DB_MAX_OUTPUT_PORT_TYPE


