// Seed: 64874694
module module_0 (
    id_1
);
  inout wire id_1;
  reg id_2;
  bit id_3;
  assign id_1 = id_2;
  always id_2 <= 1;
  assign id_1 = id_3;
  assign id_1 = -1;
  tri id_4 = -1 | id_3 < -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  initial begin : LABEL_0
    id_1 <= id_4 & 1;
  end
  parameter id_8 = id_5;
  wire id_9;
  module_0 modCall_1 (id_1);
endmodule
