<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.9.1"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<link rel="icon" href="logo.ico">
<title>HPM SDK: soc/HPM_IP_VALIDATION/ip/hpm_xadc_regs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="customdoxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><a href="https://www.hpmicro.com/"
     target="_blank"><img alt="Logo" src="logo.png"/></a></td>
  <td id="projectalign" style="padding-left: 1em;">
   <div id="projectname">HPM SDK
   </div>
   <div id="projectbrief">HPMicro Software Development Kit</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.1 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('hpm__xadc__regs_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">hpm_xadc_regs.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="hpm__xadc__regs_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2021-2024 HPMicro</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * SPDX-License-Identifier: BSD-3-Clause</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160; </div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160; </div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="preprocessor">#ifndef HPM_XADC_H</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="preprocessor">#define HPM_XADC_H</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160; </div>
<div class="line"><a name="l00012"></a><span class="lineno"><a class="line" href="structXADC__Type.html">   12</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00013"></a><span class="lineno"><a class="line" href="structXADC__Type.html#af260197da5371558f4f66104268e4780">   13</a></span>&#160;    __R  uint8_t  RESERVED0[256];              <span class="comment">/* 0x0 - 0xFF: Reserved */</span></div>
<div class="line"><a name="l00014"></a><span class="lineno"><a class="line" href="structXADC__Type.html#a8594d5d084dea5bf6267479fe7de70b4">   14</a></span>&#160;    __RW uint32_t CFG0;                        <span class="comment">/* 0x100:  */</span></div>
<div class="line"><a name="l00015"></a><span class="lineno"><a class="line" href="structXADC__Type.html#adbbd89465f9c289739f293f23d408279">   15</a></span>&#160;    __RW uint32_t CFG1;                        <span class="comment">/* 0x104:  */</span></div>
<div class="line"><a name="l00016"></a><span class="lineno"><a class="line" href="structXADC__Type.html#a6638fb9a0cb4fd0e3981249ecd37c02b">   16</a></span>&#160;    __RW uint32_t CFG2;                        <span class="comment">/* 0x108:  */</span></div>
<div class="line"><a name="l00017"></a><span class="lineno"><a class="line" href="structXADC__Type.html#a4fdd56215531b1d07620771e92b207d3">   17</a></span>&#160;    __R  uint8_t  RESERVED1[24];               <span class="comment">/* 0x10C - 0x123: Reserved */</span></div>
<div class="line"><a name="l00018"></a><span class="lineno"><a class="line" href="structXADC__Type.html#a5921a6c5214236b7d87ca64651b3320c">   18</a></span>&#160;    __RW uint32_t SEQ_CFG1;                    <span class="comment">/* 0x124:  */</span></div>
<div class="line"><a name="l00019"></a><span class="lineno"><a class="line" href="structXADC__Type.html#a6e8345fcfdec041c6c1e265750d6cf45">   19</a></span>&#160;    __R  uint8_t  RESERVED2[4];                <span class="comment">/* 0x128 - 0x12B: Reserved */</span></div>
<div class="line"><a name="l00020"></a><span class="lineno"><a class="line" href="structXADC__Type.html#a451df23ff711fc13dfcf13fc8553b27d">   20</a></span>&#160;    __RW uint32_t SEQ_AVG;                     <span class="comment">/* 0x12C:  */</span></div>
<div class="line"><a name="l00021"></a><span class="lineno"><a class="line" href="structXADC__Type.html#a62e1e0be3abd5fbb21ceb22c3ee65503">   21</a></span>&#160;    __R  uint8_t  RESERVED3[4];                <span class="comment">/* 0x130 - 0x133: Reserved */</span></div>
<div class="line"><a name="l00022"></a><span class="lineno"><a class="line" href="structXADC__Type.html#a51db468ef08f726e2a5d38c75ffbdf64">   22</a></span>&#160;    __RW uint32_t SEQ_BU;                      <span class="comment">/* 0x134:  */</span></div>
<div class="line"><a name="l00023"></a><span class="lineno"><a class="line" href="structXADC__Type.html#a6928d700e9d1f56dbdad06287de31905">   23</a></span>&#160;    __R  uint8_t  RESERVED4[4];                <span class="comment">/* 0x138 - 0x13B: Reserved */</span></div>
<div class="line"><a name="l00024"></a><span class="lineno"><a class="line" href="structXADC__Type.html#a800532d15fa98c9e867ebddc42067be9">   24</a></span>&#160;    __RW uint32_t SEQ_ACQ;                     <span class="comment">/* 0x13C:  */</span></div>
<div class="line"><a name="l00025"></a><span class="lineno"><a class="line" href="structXADC__Type.html#a65285e34d3d6c9af62afbdd2b3a0a310">   25</a></span>&#160;    __R  uint8_t  RESERVED5[704];              <span class="comment">/* 0x140 - 0x3FF: Reserved */</span></div>
<div class="line"><a name="l00026"></a><span class="lineno"><a class="line" href="structXADC__Type.html#ae270dc6201755d3053e0d3d137f6a80a">   26</a></span>&#160;    __RW uint32_t CTRL;                        <span class="comment">/* 0x400:  */</span></div>
<div class="line"><a name="l00027"></a><span class="lineno"><a class="line" href="structXADC__Type.html#af1313ff362e3b80f3bcd3e5c0ccce4a3">   27</a></span>&#160;    __RW uint32_t DMA_BUF_ADDR;                <span class="comment">/* 0x404:  */</span></div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;} <a class="code" href="structXADC__Type.html">XADC_Type</a>;</div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160; </div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160; </div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">/* Bitfield definition for register: CFG0 */</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * CAVG (RW)</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> * This bit is used to disable averaging for the calculation of the calibration coefficients.</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> * 0：enable avg for calibration</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> * 1：disable avg for calibration</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00039"></a><span class="lineno"><a class="line" href="hpm__xadc__regs_8h.html#a9ff60150871c9cf4456c9912297c5cd4">   39</a></span>&#160;<span class="preprocessor">#define XADC_CFG0_CAVG_MASK (0x8000U)</span></div>
<div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="hpm__xadc__regs_8h.html#a119650624117be769b8f8f13c2215e97">   40</a></span>&#160;<span class="preprocessor">#define XADC_CFG0_CAVG_SHIFT (15U)</span></div>
<div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="hpm__xadc__regs_8h.html#a3b45da0a98eb4d2b4863f070b096c99c">   41</a></span>&#160;<span class="preprocessor">#define XADC_CFG0_CAVG_SET(x) (((uint32_t)(x) &lt;&lt; XADC_CFG0_CAVG_SHIFT) &amp; XADC_CFG0_CAVG_MASK)</span></div>
<div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="hpm__xadc__regs_8h.html#a85b6109c8c78ef202d4cf0d29a8e30b7">   42</a></span>&#160;<span class="preprocessor">#define XADC_CFG0_CAVG_GET(x) (((uint32_t)(x) &amp; XADC_CFG0_CAVG_MASK) &gt;&gt; XADC_CFG0_CAVG_SHIFT)</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160; </div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment"> * AVG (RW)</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment"> * These bits are used to set the amount of sample averaging on selected channels in both single channel and sequence modes.</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment"> * 0b00 : no avg</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment"> * 0b01 : avg 16 samples</span></div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment"> * 0b10 : avg 64 samples</span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment"> * 0b11 : avg 256 samples</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="hpm__xadc__regs_8h.html#a475e2d691707f34d78d77e265bc944b4">   53</a></span>&#160;<span class="preprocessor">#define XADC_CFG0_AVG_MASK (0x3000U)</span></div>
<div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="hpm__xadc__regs_8h.html#ab840ae770bb5a276edaa25ddf9a804a0">   54</a></span>&#160;<span class="preprocessor">#define XADC_CFG0_AVG_SHIFT (12U)</span></div>
<div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="hpm__xadc__regs_8h.html#a9c7988efb83bac3db2d6026e9f07496f">   55</a></span>&#160;<span class="preprocessor">#define XADC_CFG0_AVG_SET(x) (((uint32_t)(x) &lt;&lt; XADC_CFG0_AVG_SHIFT) &amp; XADC_CFG0_AVG_MASK)</span></div>
<div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="hpm__xadc__regs_8h.html#ab6aaccfb909c41358c1eaf42f024c5d4">   56</a></span>&#160;<span class="preprocessor">#define XADC_CFG0_AVG_GET(x) (((uint32_t)(x) &amp; XADC_CFG0_AVG_MASK) &gt;&gt; XADC_CFG0_AVG_SHIFT)</span></div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160; </div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment"> * MUX (RW)</span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment"> * This bit should be set to a logic 1 to enable external multiplexer mode.</span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment"> * 0 : disable external multiplexer mode</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment"> * 1 : enable external multiplexer mode</span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="hpm__xadc__regs_8h.html#a6455e81872323633a9cb653ae0a57dec">   65</a></span>&#160;<span class="preprocessor">#define XADC_CFG0_MUX_MASK (0x800U)</span></div>
<div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="hpm__xadc__regs_8h.html#ad593f22824f5b36febf2410b341f034e">   66</a></span>&#160;<span class="preprocessor">#define XADC_CFG0_MUX_SHIFT (11U)</span></div>
<div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="hpm__xadc__regs_8h.html#aee15a8f79ec4277158828345be535621">   67</a></span>&#160;<span class="preprocessor">#define XADC_CFG0_MUX_SET(x) (((uint32_t)(x) &lt;&lt; XADC_CFG0_MUX_SHIFT) &amp; XADC_CFG0_MUX_MASK)</span></div>
<div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="hpm__xadc__regs_8h.html#a5853b1a81052b57a452af47349ab7512">   68</a></span>&#160;<span class="preprocessor">#define XADC_CFG0_MUX_GET(x) (((uint32_t)(x) &amp; XADC_CFG0_MUX_MASK) &gt;&gt; XADC_CFG0_MUX_SHIFT)</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160; </div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment"> * BU (RW)</span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment"> * This bit is used in single channel mode to select either unipolar or bipolar operating mode for the ADC analog inputs.</span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment"> * 0 : unipolar input mode</span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment"> * 1 : bipolar input mode</span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="hpm__xadc__regs_8h.html#ad42ff214d53c0704a5b53c1831fb6dce">   77</a></span>&#160;<span class="preprocessor">#define XADC_CFG0_BU_MASK (0x400U)</span></div>
<div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="hpm__xadc__regs_8h.html#a280668247187a8f1a7426ece521ea307">   78</a></span>&#160;<span class="preprocessor">#define XADC_CFG0_BU_SHIFT (10U)</span></div>
<div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="hpm__xadc__regs_8h.html#af0b2cf11ae754074458f71a8bb9816c9">   79</a></span>&#160;<span class="preprocessor">#define XADC_CFG0_BU_SET(x) (((uint32_t)(x) &lt;&lt; XADC_CFG0_BU_SHIFT) &amp; XADC_CFG0_BU_MASK)</span></div>
<div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="hpm__xadc__regs_8h.html#a278c754f9cc2a3c42c564b3230131eee">   80</a></span>&#160;<span class="preprocessor">#define XADC_CFG0_BU_GET(x) (((uint32_t)(x) &amp; XADC_CFG0_BU_MASK) &gt;&gt; XADC_CFG0_BU_SHIFT)</span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160; </div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment"> * EC (RW)</span></div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment"> * This bit is used to select either continuous or event-driven sampling mode for the ADC.</span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment"> * 0 : continual sample (need seq_cfg=2)</span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment"> * 1 : event-driven</span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="hpm__xadc__regs_8h.html#af767e47a88669ec9737fb0a7cb61626f">   89</a></span>&#160;<span class="preprocessor">#define XADC_CFG0_EC_MASK (0x200U)</span></div>
<div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="hpm__xadc__regs_8h.html#ab353d8408d3ec4bbc6ad168aa50f5cf9">   90</a></span>&#160;<span class="preprocessor">#define XADC_CFG0_EC_SHIFT (9U)</span></div>
<div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="hpm__xadc__regs_8h.html#a1d8a59912a3bdb4148e85bd18f81857b">   91</a></span>&#160;<span class="preprocessor">#define XADC_CFG0_EC_SET(x) (((uint32_t)(x) &lt;&lt; XADC_CFG0_EC_SHIFT) &amp; XADC_CFG0_EC_MASK)</span></div>
<div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="hpm__xadc__regs_8h.html#ae4f86ea7549ae84d73e181e355e9d95c">   92</a></span>&#160;<span class="preprocessor">#define XADC_CFG0_EC_GET(x) (((uint32_t)(x) &amp; XADC_CFG0_EC_MASK) &gt;&gt; XADC_CFG0_EC_SHIFT)</span></div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160; </div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment"> * ACQ (RW)</span></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment"> * Set to increase sample time for single channel mode.</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="hpm__xadc__regs_8h.html#a4083577e42ae08c07bd29a172d363078">   99</a></span>&#160;<span class="preprocessor">#define XADC_CFG0_ACQ_MASK (0x100U)</span></div>
<div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="hpm__xadc__regs_8h.html#a918dd26c2e6f0d7cc98e5065c1014691">  100</a></span>&#160;<span class="preprocessor">#define XADC_CFG0_ACQ_SHIFT (8U)</span></div>
<div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="hpm__xadc__regs_8h.html#a9f7cf08ac422690aa859d92d3624e48c">  101</a></span>&#160;<span class="preprocessor">#define XADC_CFG0_ACQ_SET(x) (((uint32_t)(x) &lt;&lt; XADC_CFG0_ACQ_SHIFT) &amp; XADC_CFG0_ACQ_MASK)</span></div>
<div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="hpm__xadc__regs_8h.html#aa74ef0b2f4b330b3f73f75308d755b62">  102</a></span>&#160;<span class="preprocessor">#define XADC_CFG0_ACQ_GET(x) (((uint32_t)(x) &amp; XADC_CFG0_ACQ_MASK) &gt;&gt; XADC_CFG0_ACQ_SHIFT)</span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160; </div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment"> * CHN_SEL (RW)</span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment"> * When operating in single channel mode or external multiplexer mode, these bits are used to select the ADC input channel.</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment"> * 0x10 : Auxiliary channel 0</span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment"> * 0x11 : Auxiliary channel 1</span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment"> * 0x12-0x1F : Auxiliary channel 2 to 15</span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="hpm__xadc__regs_8h.html#a79110f826463f69cde818ead72dfb5ff">  112</a></span>&#160;<span class="preprocessor">#define XADC_CFG0_CHN_SEL_MASK (0x1FU)</span></div>
<div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="hpm__xadc__regs_8h.html#a3066ce7fc655936dbf4ad889466f0116">  113</a></span>&#160;<span class="preprocessor">#define XADC_CFG0_CHN_SEL_SHIFT (0U)</span></div>
<div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="hpm__xadc__regs_8h.html#a1f6cef3ad44afdcf36d6c9ad3ef20a20">  114</a></span>&#160;<span class="preprocessor">#define XADC_CFG0_CHN_SEL_SET(x) (((uint32_t)(x) &lt;&lt; XADC_CFG0_CHN_SEL_SHIFT) &amp; XADC_CFG0_CHN_SEL_MASK)</span></div>
<div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="hpm__xadc__regs_8h.html#a951f40a698c57b0d97b15d607d8d3e9e">  115</a></span>&#160;<span class="preprocessor">#define XADC_CFG0_CHN_SEL_GET(x) (((uint32_t)(x) &amp; XADC_CFG0_CHN_SEL_MASK) &gt;&gt; XADC_CFG0_CHN_SEL_SHIFT)</span></div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160; </div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="comment">/* Bitfield definition for register: CFG1 */</span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="comment"> * SEQ_CFG (RW)</span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment"> * These bits enable the channel-sequencer function.</span></div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="comment"> * 0 : Default mode</span></div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="comment"> * 1 : Single pass sequence</span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment"> * 2 : Continuous sequence mode</span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="comment"> * 3 : Single channel mode (sequencer off)</span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment"> * 4 : Simultaneous sampling mode</span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment"> * 8 : Independent ADC mode</span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="hpm__xadc__regs_8h.html#a56fc9113d9ec70c263830e1a056e08bf">  129</a></span>&#160;<span class="preprocessor">#define XADC_CFG1_SEQ_CFG_MASK (0xF000U)</span></div>
<div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="hpm__xadc__regs_8h.html#a0c28b910563d9dd1e86cd5af2cc7a094">  130</a></span>&#160;<span class="preprocessor">#define XADC_CFG1_SEQ_CFG_SHIFT (12U)</span></div>
<div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="hpm__xadc__regs_8h.html#ad56a9993fc9e130dc548419b4bc5155a">  131</a></span>&#160;<span class="preprocessor">#define XADC_CFG1_SEQ_CFG_SET(x) (((uint32_t)(x) &lt;&lt; XADC_CFG1_SEQ_CFG_SHIFT) &amp; XADC_CFG1_SEQ_CFG_MASK)</span></div>
<div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="hpm__xadc__regs_8h.html#a3d945c17b38c8c4ccfab9bca67da388f">  132</a></span>&#160;<span class="preprocessor">#define XADC_CFG1_SEQ_CFG_GET(x) (((uint32_t)(x) &amp; XADC_CFG1_SEQ_CFG_MASK) &gt;&gt; XADC_CFG1_SEQ_CFG_SHIFT)</span></div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160; </div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment">/* Bitfield definition for register: CFG2 */</span></div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment"> * DIV (RW)</span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="comment"> * These bits select the division ratio between the DRP clock (DCLK) and the lower frequency ADC clock (ADCCLK) used for the ADC.</span></div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="comment"> * 0/1/2 : 2</span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="comment"> * 3 : 3</span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="comment"> * 4 : 4</span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="comment"> * ….....</span></div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="comment"> * 255 : 255</span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="hpm__xadc__regs_8h.html#a1670cb67c657aac13c1dcf76c1e55bb2">  145</a></span>&#160;<span class="preprocessor">#define XADC_CFG2_DIV_MASK (0xFF00U)</span></div>
<div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="hpm__xadc__regs_8h.html#af97ad22565fb68a180dde9c4c5d153cc">  146</a></span>&#160;<span class="preprocessor">#define XADC_CFG2_DIV_SHIFT (8U)</span></div>
<div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="hpm__xadc__regs_8h.html#a0057d928cd4feff81283e704f21d228d">  147</a></span>&#160;<span class="preprocessor">#define XADC_CFG2_DIV_SET(x) (((uint32_t)(x) &lt;&lt; XADC_CFG2_DIV_SHIFT) &amp; XADC_CFG2_DIV_MASK)</span></div>
<div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="hpm__xadc__regs_8h.html#a0eda57ae3737ee43e3479bf3706e3854">  148</a></span>&#160;<span class="preprocessor">#define XADC_CFG2_DIV_GET(x) (((uint32_t)(x) &amp; XADC_CFG2_DIV_MASK) &gt;&gt; XADC_CFG2_DIV_SHIFT)</span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160; </div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="comment"> * PD (RW)</span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="comment"> * Power-down bits for the XADC.</span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment"> * 0b00 : Default. All XADC blocks powered up</span></div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="comment"> * 0b01 : Not valid – do not select</span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="comment"> * 0b10 : ADC B powered down</span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="comment"> * 0b11 : XADC powered down</span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="hpm__xadc__regs_8h.html#af4377e0dbc3f4a202eae06ba8776fc98">  159</a></span>&#160;<span class="preprocessor">#define XADC_CFG2_PD_MASK (0x30U)</span></div>
<div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="hpm__xadc__regs_8h.html#a9488f06b21913c0ae30d0155e8ee6ed4">  160</a></span>&#160;<span class="preprocessor">#define XADC_CFG2_PD_SHIFT (4U)</span></div>
<div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="hpm__xadc__regs_8h.html#a27e2ef358617cbd0c1bff3d6d90f760d">  161</a></span>&#160;<span class="preprocessor">#define XADC_CFG2_PD_SET(x) (((uint32_t)(x) &lt;&lt; XADC_CFG2_PD_SHIFT) &amp; XADC_CFG2_PD_MASK)</span></div>
<div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="hpm__xadc__regs_8h.html#a2561b6cb0943b3fb6c7acd9b3c7a2059">  162</a></span>&#160;<span class="preprocessor">#define XADC_CFG2_PD_GET(x) (((uint32_t)(x) &amp; XADC_CFG2_PD_MASK) &gt;&gt; XADC_CFG2_PD_SHIFT)</span></div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160; </div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="comment">/* Bitfield definition for register: SEQ_CFG1 */</span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="comment"> * SEQ_CHN_SEL (RW)</span></div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="comment"> * Select Sequence Mode ADC channel.</span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="comment"> * [1] Not Simultaneous sampling mode</span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="comment"> * bit0：Auxiliary channel 0</span></div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="comment"> * bit1：Auxiliary channel 1</span></div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="comment"> * bit2-bit15：Auxiliary channel 2 to 15</span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="comment"> * [2] Simultaneous sampling mode</span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="comment"> * bit0：Auxiliary channel 0 and 8</span></div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="comment"> * bit1：Auxiliary channel 1 and 9</span></div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="comment"> * bit2：Auxiliary channel 2 and 10</span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="comment"> * bit3：Auxiliary channel 3 and 11</span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="comment"> * bit4：Auxiliary channel 4 and 12</span></div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="comment"> * bit5：Auxiliary channel 5 and 13</span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="comment"> * bit6：Auxiliary channel 6 and 14</span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="comment"> * bit7：Auxiliary channel 7 and 15</span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="hpm__xadc__regs_8h.html#a05c3c62a1072dfa273c59a75ba23787c">  183</a></span>&#160;<span class="preprocessor">#define XADC_SEQ_CFG1_SEQ_CHN_SEL_MASK (0xFFFFU)</span></div>
<div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="hpm__xadc__regs_8h.html#a74b2f51023cbbe3c82b44344db45aa6a">  184</a></span>&#160;<span class="preprocessor">#define XADC_SEQ_CFG1_SEQ_CHN_SEL_SHIFT (0U)</span></div>
<div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="hpm__xadc__regs_8h.html#ac159a5f1d9c3d7324f0354cf58805603">  185</a></span>&#160;<span class="preprocessor">#define XADC_SEQ_CFG1_SEQ_CHN_SEL_SET(x) (((uint32_t)(x) &lt;&lt; XADC_SEQ_CFG1_SEQ_CHN_SEL_SHIFT) &amp; XADC_SEQ_CFG1_SEQ_CHN_SEL_MASK)</span></div>
<div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="hpm__xadc__regs_8h.html#a58c86b0a9999c99951f8ced5258138c4">  186</a></span>&#160;<span class="preprocessor">#define XADC_SEQ_CFG1_SEQ_CHN_SEL_GET(x) (((uint32_t)(x) &amp; XADC_SEQ_CFG1_SEQ_CHN_SEL_MASK) &gt;&gt; XADC_SEQ_CFG1_SEQ_CHN_SEL_SHIFT)</span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160; </div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="comment">/* Bitfield definition for register: SEQ_AVG */</span></div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="comment"> * SEQ_AVG_EN (RW)</span></div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="comment"> * Enable ordisable the averaging of the channel data in a sequence. cfg0.AVG set AVG cnt.</span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="comment"> * [1] Not Simultaneous sampling mode</span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="comment"> * bit0：Auxiliary channel 0</span></div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="comment"> * bit1：Auxiliary channel 1</span></div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="comment"> * bit2-bit15：Auxiliary channel 2 to 15</span></div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="comment"> * [2] Simultaneous sampling mode</span></div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="comment"> * bit0：Auxiliary channel 0 and 8</span></div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;<span class="comment"> * bit1：Auxiliary channel 1 and 9</span></div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;<span class="comment"> * bit2：Auxiliary channel 2 and 10</span></div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="comment"> * bit3：Auxiliary channel 3 and 11</span></div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="comment"> * bit4：Auxiliary channel 4 and 12</span></div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="comment"> * bit5：Auxiliary channel 5 and 13</span></div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="comment"> * bit6：Auxiliary channel 6 and 14</span></div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="comment"> * bit7：Auxiliary channel 7 and 15</span></div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="hpm__xadc__regs_8h.html#af318217f9935b6da3815e22317cb924f">  207</a></span>&#160;<span class="preprocessor">#define XADC_SEQ_AVG_SEQ_AVG_EN_MASK (0xFFFFU)</span></div>
<div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="hpm__xadc__regs_8h.html#adcf10c3133af6ac98779018867daf433">  208</a></span>&#160;<span class="preprocessor">#define XADC_SEQ_AVG_SEQ_AVG_EN_SHIFT (0U)</span></div>
<div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="hpm__xadc__regs_8h.html#a011872a104692d8149660441b6ffccc1">  209</a></span>&#160;<span class="preprocessor">#define XADC_SEQ_AVG_SEQ_AVG_EN_SET(x) (((uint32_t)(x) &lt;&lt; XADC_SEQ_AVG_SEQ_AVG_EN_SHIFT) &amp; XADC_SEQ_AVG_SEQ_AVG_EN_MASK)</span></div>
<div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="hpm__xadc__regs_8h.html#a4b39406f6606c826614601a7f338c484">  210</a></span>&#160;<span class="preprocessor">#define XADC_SEQ_AVG_SEQ_AVG_EN_GET(x) (((uint32_t)(x) &amp; XADC_SEQ_AVG_SEQ_AVG_EN_MASK) &gt;&gt; XADC_SEQ_AVG_SEQ_AVG_EN_SHIFT)</span></div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160; </div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="comment">/* Bitfield definition for register: SEQ_BU */</span></div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="comment"> * SEQ_BU (RW)</span></div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="comment"> * Configure an ADC channel as either unipolar or bipolar in the sequence . 0-unipolar input mode，1-bipolar input mode</span></div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="comment"> * [1] Not Simultaneous sampling mode</span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="comment"> * bit0：Auxiliary channel 0</span></div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="comment"> * bit1：Auxiliary channel 1</span></div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="comment"> * bit2-bit15：Auxiliary channel 2 to 15</span></div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="comment"> * [2] Simultaneous sampling mode</span></div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="comment"> * bit0：Auxiliary channel 0 and 8</span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="comment"> * bit1：Auxiliary channel 1 and 9</span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="comment"> * bit2：Auxiliary channel 2 and 10</span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="comment"> * bit3：Auxiliary channel 3 and 11</span></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="comment"> * bit4：Auxiliary channel 4 and 12</span></div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="comment"> * bit5：Auxiliary channel 5 and 13</span></div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="comment"> * bit6：Auxiliary channel 6 and 14</span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="comment"> * bit7：Auxiliary channel 7 and 15</span></div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="hpm__xadc__regs_8h.html#a9381263271d9d17b67f344bd294bd749">  231</a></span>&#160;<span class="preprocessor">#define XADC_SEQ_BU_SEQ_BU_MASK (0xFFFFU)</span></div>
<div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="hpm__xadc__regs_8h.html#ab1648722d75f7834d74dbb5dee2c88ea">  232</a></span>&#160;<span class="preprocessor">#define XADC_SEQ_BU_SEQ_BU_SHIFT (0U)</span></div>
<div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="hpm__xadc__regs_8h.html#a75e1622d98008a4f3a20b66778aef933">  233</a></span>&#160;<span class="preprocessor">#define XADC_SEQ_BU_SEQ_BU_SET(x) (((uint32_t)(x) &lt;&lt; XADC_SEQ_BU_SEQ_BU_SHIFT) &amp; XADC_SEQ_BU_SEQ_BU_MASK)</span></div>
<div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="hpm__xadc__regs_8h.html#a62d6a0a937c54cb96f336d5f49446b21">  234</a></span>&#160;<span class="preprocessor">#define XADC_SEQ_BU_SEQ_BU_GET(x) (((uint32_t)(x) &amp; XADC_SEQ_BU_SEQ_BU_MASK) &gt;&gt; XADC_SEQ_BU_SEQ_BU_SHIFT)</span></div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160; </div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;<span class="comment">/* Bitfield definition for register: SEQ_ACQ */</span></div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="comment"> * SEQ_ACQ (RW)</span></div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="comment"> * Enable or disable ADC settling time extended to 10 ADCCLK cycles.</span></div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="comment"> * [1] Not Simultaneous sampling mode</span></div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="comment"> * bit0：Auxiliary channel 0</span></div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="comment"> * bit1：Auxiliary channel 1</span></div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="comment"> * bit2-bit15：Auxiliary channel 2 to 15</span></div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="comment"> * [2] Simultaneous sampling mode</span></div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="comment"> * bit0：Auxiliary channel 0 and 8</span></div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="comment"> * bit1：Auxiliary channel 1 and 9</span></div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="comment"> * bit2：Auxiliary channel 2 and 10</span></div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="comment"> * bit3：Auxiliary channel 3 and 11</span></div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;<span class="comment"> * bit4：Auxiliary channel 4 and 12</span></div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="comment"> * bit5：Auxiliary channel 5 and 13</span></div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;<span class="comment"> * bit6：Auxiliary channel 6 and 14</span></div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="comment"> * bit7：Auxiliary channel 7 and 15</span></div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="hpm__xadc__regs_8h.html#adb87b9fe5b5c67a35bb57ff2b85b5f40">  255</a></span>&#160;<span class="preprocessor">#define XADC_SEQ_ACQ_SEQ_ACQ_MASK (0xFFFFU)</span></div>
<div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="hpm__xadc__regs_8h.html#ad8a3e0a0d04d16f636cb62a4a2c7689d">  256</a></span>&#160;<span class="preprocessor">#define XADC_SEQ_ACQ_SEQ_ACQ_SHIFT (0U)</span></div>
<div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="hpm__xadc__regs_8h.html#a650e2333dfc2b0ab5ae8a8efd5ac2a41">  257</a></span>&#160;<span class="preprocessor">#define XADC_SEQ_ACQ_SEQ_ACQ_SET(x) (((uint32_t)(x) &lt;&lt; XADC_SEQ_ACQ_SEQ_ACQ_SHIFT) &amp; XADC_SEQ_ACQ_SEQ_ACQ_MASK)</span></div>
<div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="hpm__xadc__regs_8h.html#a72b517687991c05e41f3eabb0e823363">  258</a></span>&#160;<span class="preprocessor">#define XADC_SEQ_ACQ_SEQ_ACQ_GET(x) (((uint32_t)(x) &amp; XADC_SEQ_ACQ_SEQ_ACQ_MASK) &gt;&gt; XADC_SEQ_ACQ_SEQ_ACQ_SHIFT)</span></div>
<div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160; </div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="comment">/* Bitfield definition for register: CTRL */</span></div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="comment"> * CONVST_SW (RW)</span></div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;<span class="comment"> * software trig convert</span></div>
<div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="hpm__xadc__regs_8h.html#a91109ea9354e7a1624df2388a55a0b6f">  266</a></span>&#160;<span class="preprocessor">#define XADC_CTRL_CONVST_SW_MASK (0x80000000UL)</span></div>
<div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="hpm__xadc__regs_8h.html#a251454f4ca590df26928dd1ba67b762c">  267</a></span>&#160;<span class="preprocessor">#define XADC_CTRL_CONVST_SW_SHIFT (31U)</span></div>
<div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="hpm__xadc__regs_8h.html#ab698fbdfaff7e056ae89f46e6bdc3dc0">  268</a></span>&#160;<span class="preprocessor">#define XADC_CTRL_CONVST_SW_SET(x) (((uint32_t)(x) &lt;&lt; XADC_CTRL_CONVST_SW_SHIFT) &amp; XADC_CTRL_CONVST_SW_MASK)</span></div>
<div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="hpm__xadc__regs_8h.html#acd33e532cb37ef708a18813ca9dbbcd2">  269</a></span>&#160;<span class="preprocessor">#define XADC_CTRL_CONVST_SW_GET(x) (((uint32_t)(x) &amp; XADC_CTRL_CONVST_SW_MASK) &gt;&gt; XADC_CTRL_CONVST_SW_SHIFT)</span></div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160; </div>
<div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;<span class="comment"> * MOTO_EN (RW)</span></div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="comment"> * enable motor system</span></div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="hpm__xadc__regs_8h.html#aa2895f023ddce7f271f558467baa406f">  276</a></span>&#160;<span class="preprocessor">#define XADC_CTRL_MOTO_EN_MASK (0x40000000UL)</span></div>
<div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="hpm__xadc__regs_8h.html#a49808f760cf764954017862d5789f4f7">  277</a></span>&#160;<span class="preprocessor">#define XADC_CTRL_MOTO_EN_SHIFT (30U)</span></div>
<div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="hpm__xadc__regs_8h.html#a30f6484526cbfc9c9b6d5c469cd1ff01">  278</a></span>&#160;<span class="preprocessor">#define XADC_CTRL_MOTO_EN_SET(x) (((uint32_t)(x) &lt;&lt; XADC_CTRL_MOTO_EN_SHIFT) &amp; XADC_CTRL_MOTO_EN_MASK)</span></div>
<div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="hpm__xadc__regs_8h.html#af06405d8f2a154e142b4fbe46a68b2c7">  279</a></span>&#160;<span class="preprocessor">#define XADC_CTRL_MOTO_EN_GET(x) (((uint32_t)(x) &amp; XADC_CTRL_MOTO_EN_MASK) &gt;&gt; XADC_CTRL_MOTO_EN_SHIFT)</span></div>
<div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160; </div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;<span class="comment"> * DMA_BUF_LEN (RW)</span></div>
<div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;<span class="comment"> * set dma_buf_len</span></div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="hpm__xadc__regs_8h.html#ae7531d2a873e0fd82fffa3e383a36358">  286</a></span>&#160;<span class="preprocessor">#define XADC_CTRL_DMA_BUF_LEN_MASK (0xFFF0U)</span></div>
<div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="hpm__xadc__regs_8h.html#ab7e6cca78a69fcc471165c05f1533467">  287</a></span>&#160;<span class="preprocessor">#define XADC_CTRL_DMA_BUF_LEN_SHIFT (4U)</span></div>
<div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="hpm__xadc__regs_8h.html#a086c9427bcb8b9b1a8805fc755f20749">  288</a></span>&#160;<span class="preprocessor">#define XADC_CTRL_DMA_BUF_LEN_SET(x) (((uint32_t)(x) &lt;&lt; XADC_CTRL_DMA_BUF_LEN_SHIFT) &amp; XADC_CTRL_DMA_BUF_LEN_MASK)</span></div>
<div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="hpm__xadc__regs_8h.html#af04bbf74f1f328a55a601f33d5afade5">  289</a></span>&#160;<span class="preprocessor">#define XADC_CTRL_DMA_BUF_LEN_GET(x) (((uint32_t)(x) &amp; XADC_CTRL_DMA_BUF_LEN_MASK) &gt;&gt; XADC_CTRL_DMA_BUF_LEN_SHIFT)</span></div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160; </div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<span class="comment"> * DMA_RST (RW)</span></div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;<span class="comment"> * set will reset seq_cycle, seq_cycle_cnt and seq_wr_point</span></div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="hpm__xadc__regs_8h.html#a2986d97e4014acc719a8eafd478f774c">  296</a></span>&#160;<span class="preprocessor">#define XADC_CTRL_DMA_RST_MASK (0x4U)</span></div>
<div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="hpm__xadc__regs_8h.html#aa246bc9d51c24bc1639a1933cfc90f06">  297</a></span>&#160;<span class="preprocessor">#define XADC_CTRL_DMA_RST_SHIFT (2U)</span></div>
<div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="hpm__xadc__regs_8h.html#a2d31e47460bf0d7c0d409a078cd7bb3f">  298</a></span>&#160;<span class="preprocessor">#define XADC_CTRL_DMA_RST_SET(x) (((uint32_t)(x) &lt;&lt; XADC_CTRL_DMA_RST_SHIFT) &amp; XADC_CTRL_DMA_RST_MASK)</span></div>
<div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="hpm__xadc__regs_8h.html#aec0ff241da50247a074248b88e0def66">  299</a></span>&#160;<span class="preprocessor">#define XADC_CTRL_DMA_RST_GET(x) (((uint32_t)(x) &amp; XADC_CTRL_DMA_RST_MASK) &gt;&gt; XADC_CTRL_DMA_RST_SHIFT)</span></div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160; </div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="comment"> * READ_TWO_EN (RW)</span></div>
<div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="comment"> * set will read twice for each eoc, read chan 0/8, or chan 1/9</span></div>
<div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="hpm__xadc__regs_8h.html#a72fb3a34e7fb0ddbd76e531daee151bc">  306</a></span>&#160;<span class="preprocessor">#define XADC_CTRL_READ_TWO_EN_MASK (0x2U)</span></div>
<div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="hpm__xadc__regs_8h.html#a48c92d7a16e3b0db0cd749ce04b873c5">  307</a></span>&#160;<span class="preprocessor">#define XADC_CTRL_READ_TWO_EN_SHIFT (1U)</span></div>
<div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="hpm__xadc__regs_8h.html#a55edf13da1763c5cb591554279676be8">  308</a></span>&#160;<span class="preprocessor">#define XADC_CTRL_READ_TWO_EN_SET(x) (((uint32_t)(x) &lt;&lt; XADC_CTRL_READ_TWO_EN_SHIFT) &amp; XADC_CTRL_READ_TWO_EN_MASK)</span></div>
<div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="hpm__xadc__regs_8h.html#a9e07bebe090f78aa013228048ea40961">  309</a></span>&#160;<span class="preprocessor">#define XADC_CTRL_READ_TWO_EN_GET(x) (((uint32_t)(x) &amp; XADC_CTRL_READ_TWO_EN_MASK) &gt;&gt; XADC_CTRL_READ_TWO_EN_SHIFT)</span></div>
<div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160; </div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;<span class="comment"> * EOC_READ_EN (RW)</span></div>
<div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="comment"> * set will enable read for each eoc</span></div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="hpm__xadc__regs_8h.html#a31c09b604840851441f4e459785bfdc7">  316</a></span>&#160;<span class="preprocessor">#define XADC_CTRL_EOC_READ_EN_MASK (0x1U)</span></div>
<div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="hpm__xadc__regs_8h.html#af1c276a6193aaaa85b3364156b64daa5">  317</a></span>&#160;<span class="preprocessor">#define XADC_CTRL_EOC_READ_EN_SHIFT (0U)</span></div>
<div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="hpm__xadc__regs_8h.html#a9d8212e9988a41710a00d951af930b2e">  318</a></span>&#160;<span class="preprocessor">#define XADC_CTRL_EOC_READ_EN_SET(x) (((uint32_t)(x) &lt;&lt; XADC_CTRL_EOC_READ_EN_SHIFT) &amp; XADC_CTRL_EOC_READ_EN_MASK)</span></div>
<div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="hpm__xadc__regs_8h.html#a670e427fd9a3bd2dc501b99bbc421afa">  319</a></span>&#160;<span class="preprocessor">#define XADC_CTRL_EOC_READ_EN_GET(x) (((uint32_t)(x) &amp; XADC_CTRL_EOC_READ_EN_MASK) &gt;&gt; XADC_CTRL_EOC_READ_EN_SHIFT)</span></div>
<div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160; </div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;<span class="comment">/* Bitfield definition for register: DMA_BUF_ADDR */</span></div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="comment">/*</span></div>
<div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="comment"> * ADDR (RW)</span></div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="comment"> *</span></div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="comment"> * set dma buffer address</span></div>
<div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="comment"> */</span></div>
<div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="hpm__xadc__regs_8h.html#a7cdfc106f6b1d117c517414ef89c610c">  327</a></span>&#160;<span class="preprocessor">#define XADC_DMA_BUF_ADDR_ADDR_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="hpm__xadc__regs_8h.html#a92866281069db966d93b87b7856b36b0">  328</a></span>&#160;<span class="preprocessor">#define XADC_DMA_BUF_ADDR_ADDR_SHIFT (0U)</span></div>
<div class="line"><a name="l00329"></a><span class="lineno"><a class="line" href="hpm__xadc__regs_8h.html#a7848d2bca0abc7d281c58ef92f48fb2e">  329</a></span>&#160;<span class="preprocessor">#define XADC_DMA_BUF_ADDR_ADDR_SET(x) (((uint32_t)(x) &lt;&lt; XADC_DMA_BUF_ADDR_ADDR_SHIFT) &amp; XADC_DMA_BUF_ADDR_ADDR_MASK)</span></div>
<div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="hpm__xadc__regs_8h.html#aa584e07c0f636fb7b9031f66b7257779">  330</a></span>&#160;<span class="preprocessor">#define XADC_DMA_BUF_ADDR_ADDR_GET(x) (((uint32_t)(x) &amp; XADC_DMA_BUF_ADDR_ADDR_MASK) &gt;&gt; XADC_DMA_BUF_ADDR_ADDR_SHIFT)</span></div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160; </div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160; </div>
<div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160; </div>
<div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160; </div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* HPM_XADC_H */</span><span class="preprocessor"></span></div>
<div class="ttc" id="astructXADC__Type_html"><div class="ttname"><a href="structXADC__Type.html">XADC_Type</a></div><div class="ttdef"><b>Definition:</b> hpm_xadc_regs.h:12</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_19d806e154b23a5f4c4c08b2e30365a6.html">soc</a></li><li class="navelem"><a class="el" href="dir_3950edce97f50982cc9974a5f2b3beb7.html">HPM_IP_VALIDATION</a></li><li class="navelem"><a class="el" href="dir_5e48043834f7c568b0c7b519050c2b2c.html">ip</a></li><li class="navelem"><a class="el" href="hpm__xadc__regs_8h.html">hpm_xadc_regs.h</a></li>
    <li class="footer">Generated on Fri Jun 28 2024 08:11:22 for HPM SDK by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.1 </li>
  </ul>
</div>
</body>
</html>
