Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Apr 22 14:47:57 2024
| Host         : pablo running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file artya7_35_spi2uart_timing_summary_routed.rpt -pb artya7_35_spi2uart_timing_summary_routed.pb -rpx artya7_35_spi2uart_timing_summary_routed.rpx -warn_on_violation
| Design       : artya7_35_spi2uart
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (7)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (8)
5. checking no_input_delay (10)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (7)
------------------------
 There are 6 register/latch pins with no clock driven by root clock pin: eth_tx_clk (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ETH_inst/n1382/n555_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (8)
------------------------------------------------
 There are 8 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.170        0.000                      0                 3204        0.034        0.000                      0                 3204        4.500        0.000                       0                  1697  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)       Period(ns)      Frequency(MHz)
-----      ------------       ----------      --------------
CLK100MHZ  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ           2.170        0.000                      0                 3204        0.034        0.000                      0                 3204        4.500        0.000                       0                  1697  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :            0  Failing Endpoints,  Worst Slack        2.170ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.170ns  (required time - arrival time)
  Source:                 ETH_inst/n1383/n721_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ETH_inst/n1383/n723_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        7.716ns  (logic 3.007ns (38.969%)  route 4.709ns (61.031%))
  Logic Levels:           11  (CARRY4=5 LUT2=1 LUT3=1 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.803ns = ( 14.803 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1696, routed)        1.621     5.172    ETH_inst/Clk
    SLICE_X1Y61          FDRE                                         r  ETH_inst/n1383/n721_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y61          FDRE (Prop_fdre_C_Q)         0.456     5.628 f  ETH_inst/n1383/n721_reg[1]/Q
                         net (fo=7, routed)           0.903     6.532    ETH_inst/n1383/n721_reg_n_0_[1]
    SLICE_X0Y61          LUT6 (Prop_lut6_I2_O)        0.124     6.656 r  ETH_inst/n721[7]_i_11/O
                         net (fo=3, routed)           0.292     6.947    ETH_inst/n721[7]_i_11_n_0
    SLICE_X0Y61          LUT3 (Prop_lut3_I1_O)        0.124     7.071 r  ETH_inst/n721[7]_i_10/O
                         net (fo=13, routed)          0.952     8.023    ETH_inst/n721[7]_i_10_n_0
    SLICE_X8Y61          LUT2 (Prop_lut2_I1_O)        0.117     8.140 r  ETH_inst/n633[8]_i_1/O
                         net (fo=66, routed)          1.042     9.182    ETH_inst/n633[8]_i_1_n_0
    SLICE_X15Y58         LUT5 (Prop_lut5_I3_O)        0.348     9.530 r  ETH_inst/n723[7]_i_14/O
                         net (fo=1, routed)           0.000     9.530    ETH_inst/n723[7]_i_14_n_0
    SLICE_X15Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.080 r  ETH_inst/n723_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    10.080    ETH_inst/n723_reg[7]_i_3_n_0
    SLICE_X15Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.194 r  ETH_inst/n723_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.194    ETH_inst/n723_reg[11]_i_2_n_0
    SLICE_X15Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.308 r  ETH_inst/n723_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.308    ETH_inst/n723_reg[15]_i_2_n_0
    SLICE_X15Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.422 r  ETH_inst/n723_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.422    ETH_inst/n723_reg[19]_i_2_n_0
    SLICE_X15Y62         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.735 r  ETH_inst/n723_reg[22]_i_2/O[3]
                         net (fo=1, routed)           0.836    11.571    ETH_inst/n723_reg[22]_i_2_n_4
    SLICE_X7Y63          LUT5 (Prop_lut5_I2_O)        0.301    11.872 f  ETH_inst/n723[23]_i_3/O
                         net (fo=1, routed)           0.685    12.557    ETH_inst/n723[23]_i_3_n_0
    SLICE_X15Y63         LUT5 (Prop_lut5_I3_O)        0.332    12.889 r  ETH_inst/n723[23]_i_1/O
                         net (fo=1, routed)           0.000    12.889    ETH_inst/n723[23]_i_1_n_0
    SLICE_X15Y63         FDRE                                         r  ETH_inst/n1383/n723_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1696, routed)        1.432    14.803    ETH_inst/Clk
    SLICE_X15Y63         FDRE                                         r  ETH_inst/n1383/n723_reg[23]/C
                         clock pessimism              0.259    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X15Y63         FDRE (Setup_fdre_C_D)        0.032    15.059    ETH_inst/n1383/n723_reg[23]
  -------------------------------------------------------------------
                         required time                         15.059    
                         arrival time                         -12.889    
  -------------------------------------------------------------------
                         slack                                  2.170    

Slack (MET) :             2.361ns  (required time - arrival time)
  Source:                 ETH_inst/n1383/n687/n786_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ETH_inst/n1383/n687/n750_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        7.639ns  (logic 2.615ns (34.230%)  route 5.024ns (65.770%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 14.809 - 10.000 ) 
    Source Clock Delay      (SCD):    5.107ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1696, routed)        1.556     5.107    ETH_inst/Clk
    SLICE_X12Y51         FDRE                                         r  ETH_inst/n1383/n687/n786_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y51         FDRE (Prop_fdre_C_Q)         0.518     5.625 r  ETH_inst/n1383/n687/n786_reg/Q
                         net (fo=88, routed)          1.218     6.844    ETH_inst/n1383/n687/n786
    SLICE_X11Y46         LUT2 (Prop_lut2_I1_O)        0.152     6.996 f  ETH_inst/n752[4]_i_2/O
                         net (fo=11, routed)          0.748     7.743    ETH_inst/n752[4]_i_2_n_0
    SLICE_X14Y53         LUT6 (Prop_lut6_I4_O)        0.326     8.069 r  ETH_inst/n770_i_3/O
                         net (fo=30, routed)          0.938     9.008    ETH_inst/n770_i_3_n_0
    SLICE_X10Y44         LUT4 (Prop_lut4_I2_O)        0.124     9.132 f  ETH_inst/n750[0]_i_3/O
                         net (fo=2, routed)           0.553     9.684    ETH_inst/n750[0]_i_3_n_0
    SLICE_X10Y44         LUT5 (Prop_lut5_I4_O)        0.124     9.808 r  ETH_inst/n750[4]_i_4/O
                         net (fo=1, routed)           0.616    10.424    ETH_inst/n750[4]_i_4_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    11.019 r  ETH_inst/n750_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.001    11.020    ETH_inst/n750_reg[4]_i_2_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.137 r  ETH_inst/n750_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.137    ETH_inst/n750_reg[8]_i_2_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.254 r  ETH_inst/n750_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.254    ETH_inst/n750_reg[12]_i_2_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.473 r  ETH_inst/n750_reg[16]_i_2/O[0]
                         net (fo=1, routed)           0.951    12.424    ETH_inst/n750_reg[16]_i_2_n_7
    SLICE_X11Y53         LUT3 (Prop_lut3_I0_O)        0.323    12.747 r  ETH_inst/n750[13]_i_1/O
                         net (fo=1, routed)           0.000    12.747    ETH_inst/n750[13]_i_1_n_0
    SLICE_X11Y53         FDRE                                         r  ETH_inst/n1383/n687/n750_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1696, routed)        1.438    14.809    ETH_inst/Clk
    SLICE_X11Y53         FDRE                                         r  ETH_inst/n1383/n687/n750_reg[13]/C
                         clock pessimism              0.259    15.068    
                         clock uncertainty           -0.035    15.033    
    SLICE_X11Y53         FDRE (Setup_fdre_C_D)        0.075    15.108    ETH_inst/n1383/n687/n750_reg[13]
  -------------------------------------------------------------------
                         required time                         15.108    
                         arrival time                         -12.747    
  -------------------------------------------------------------------
                         slack                                  2.361    

Slack (MET) :             2.427ns  (required time - arrival time)
  Source:                 ETH_inst/n1383/n688/n623_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ETH_inst/n1383/n721_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        7.070ns  (logic 1.849ns (26.155%)  route 5.221ns (73.845%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 14.873 - 10.000 ) 
    Source Clock Delay      (SCD):    5.171ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1696, routed)        1.620     5.171    ETH_inst/Clk
    SLICE_X6Y57          FDRE                                         r  ETH_inst/n1383/n688/n623_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y57          FDRE (Prop_fdre_C_Q)         0.478     5.649 r  ETH_inst/n1383/n688/n623_reg/Q
                         net (fo=113, routed)         1.616     7.266    ETH_inst/n1383/n652
    SLICE_X11Y67         LUT3 (Prop_lut3_I2_O)        0.323     7.589 r  ETH_inst/n655[n14][7]_i_3/O
                         net (fo=10, routed)          0.948     8.537    ETH_inst/n655[n14][7]_i_3_n_0
    SLICE_X2Y62          LUT6 (Prop_lut6_I1_O)        0.326     8.863 r  ETH_inst/n720[5]_i_4/O
                         net (fo=16, routed)          0.477     9.340    ETH_inst/n720[5]_i_4_n_0
    SLICE_X3Y61          LUT6 (Prop_lut6_I2_O)        0.124     9.464 f  ETH_inst/n720[4]_i_4/O
                         net (fo=4, routed)           0.684    10.148    ETH_inst/n720[4]_i_4_n_0
    SLICE_X2Y61          LUT2 (Prop_lut2_I0_O)        0.146    10.294 f  ETH_inst/n721[7]_i_8/O
                         net (fo=1, routed)           0.495    10.789    ETH_inst/n721[7]_i_8_n_0
    SLICE_X2Y62          LUT6 (Prop_lut6_I3_O)        0.328    11.117 r  ETH_inst/n721[7]_i_2/O
                         net (fo=9, routed)           0.597    11.714    ETH_inst/n721[7]_i_2_n_0
    SLICE_X1Y62          LUT5 (Prop_lut5_I0_O)        0.124    11.838 r  ETH_inst/n721[7]_i_1/O
                         net (fo=5, routed)           0.403    12.241    ETH_inst/n721[7]_i_1_n_0
    SLICE_X0Y62          FDRE                                         r  ETH_inst/n1383/n721_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1696, routed)        1.502    14.873    ETH_inst/Clk
    SLICE_X0Y62          FDRE                                         r  ETH_inst/n1383/n721_reg[6]/C
                         clock pessimism              0.259    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X0Y62          FDRE (Setup_fdre_C_R)       -0.429    14.668    ETH_inst/n1383/n721_reg[6]
  -------------------------------------------------------------------
                         required time                         14.668    
                         arrival time                         -12.241    
  -------------------------------------------------------------------
                         slack                                  2.427    

Slack (MET) :             2.468ns  (required time - arrival time)
  Source:                 ETH_inst/n1383/n688/n623_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ETH_inst/n1383/n721_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        7.030ns  (logic 1.849ns (26.303%)  route 5.181ns (73.697%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 14.874 - 10.000 ) 
    Source Clock Delay      (SCD):    5.171ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1696, routed)        1.620     5.171    ETH_inst/Clk
    SLICE_X6Y57          FDRE                                         r  ETH_inst/n1383/n688/n623_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y57          FDRE (Prop_fdre_C_Q)         0.478     5.649 r  ETH_inst/n1383/n688/n623_reg/Q
                         net (fo=113, routed)         1.616     7.266    ETH_inst/n1383/n652
    SLICE_X11Y67         LUT3 (Prop_lut3_I2_O)        0.323     7.589 r  ETH_inst/n655[n14][7]_i_3/O
                         net (fo=10, routed)          0.948     8.537    ETH_inst/n655[n14][7]_i_3_n_0
    SLICE_X2Y62          LUT6 (Prop_lut6_I1_O)        0.326     8.863 r  ETH_inst/n720[5]_i_4/O
                         net (fo=16, routed)          0.477     9.340    ETH_inst/n720[5]_i_4_n_0
    SLICE_X3Y61          LUT6 (Prop_lut6_I2_O)        0.124     9.464 f  ETH_inst/n720[4]_i_4/O
                         net (fo=4, routed)           0.684    10.148    ETH_inst/n720[4]_i_4_n_0
    SLICE_X2Y61          LUT2 (Prop_lut2_I0_O)        0.146    10.294 f  ETH_inst/n721[7]_i_8/O
                         net (fo=1, routed)           0.495    10.789    ETH_inst/n721[7]_i_8_n_0
    SLICE_X2Y62          LUT6 (Prop_lut6_I3_O)        0.328    11.117 r  ETH_inst/n721[7]_i_2/O
                         net (fo=9, routed)           0.597    11.714    ETH_inst/n721[7]_i_2_n_0
    SLICE_X1Y62          LUT5 (Prop_lut5_I0_O)        0.124    11.838 r  ETH_inst/n721[7]_i_1/O
                         net (fo=5, routed)           0.363    12.201    ETH_inst/n721[7]_i_1_n_0
    SLICE_X0Y61          FDRE                                         r  ETH_inst/n1383/n721_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1696, routed)        1.503    14.874    ETH_inst/Clk
    SLICE_X0Y61          FDRE                                         r  ETH_inst/n1383/n721_reg[3]/C
                         clock pessimism              0.259    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X0Y61          FDRE (Setup_fdre_C_R)       -0.429    14.669    ETH_inst/n1383/n721_reg[3]
  -------------------------------------------------------------------
                         required time                         14.669    
                         arrival time                         -12.201    
  -------------------------------------------------------------------
                         slack                                  2.468    

Slack (MET) :             2.468ns  (required time - arrival time)
  Source:                 ETH_inst/n1383/n688/n623_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ETH_inst/n1383/n721_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        7.030ns  (logic 1.849ns (26.303%)  route 5.181ns (73.697%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 14.874 - 10.000 ) 
    Source Clock Delay      (SCD):    5.171ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1696, routed)        1.620     5.171    ETH_inst/Clk
    SLICE_X6Y57          FDRE                                         r  ETH_inst/n1383/n688/n623_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y57          FDRE (Prop_fdre_C_Q)         0.478     5.649 r  ETH_inst/n1383/n688/n623_reg/Q
                         net (fo=113, routed)         1.616     7.266    ETH_inst/n1383/n652
    SLICE_X11Y67         LUT3 (Prop_lut3_I2_O)        0.323     7.589 r  ETH_inst/n655[n14][7]_i_3/O
                         net (fo=10, routed)          0.948     8.537    ETH_inst/n655[n14][7]_i_3_n_0
    SLICE_X2Y62          LUT6 (Prop_lut6_I1_O)        0.326     8.863 r  ETH_inst/n720[5]_i_4/O
                         net (fo=16, routed)          0.477     9.340    ETH_inst/n720[5]_i_4_n_0
    SLICE_X3Y61          LUT6 (Prop_lut6_I2_O)        0.124     9.464 f  ETH_inst/n720[4]_i_4/O
                         net (fo=4, routed)           0.684    10.148    ETH_inst/n720[4]_i_4_n_0
    SLICE_X2Y61          LUT2 (Prop_lut2_I0_O)        0.146    10.294 f  ETH_inst/n721[7]_i_8/O
                         net (fo=1, routed)           0.495    10.789    ETH_inst/n721[7]_i_8_n_0
    SLICE_X2Y62          LUT6 (Prop_lut6_I3_O)        0.328    11.117 r  ETH_inst/n721[7]_i_2/O
                         net (fo=9, routed)           0.597    11.714    ETH_inst/n721[7]_i_2_n_0
    SLICE_X1Y62          LUT5 (Prop_lut5_I0_O)        0.124    11.838 r  ETH_inst/n721[7]_i_1/O
                         net (fo=5, routed)           0.363    12.201    ETH_inst/n721[7]_i_1_n_0
    SLICE_X0Y61          FDRE                                         r  ETH_inst/n1383/n721_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1696, routed)        1.503    14.874    ETH_inst/Clk
    SLICE_X0Y61          FDRE                                         r  ETH_inst/n1383/n721_reg[4]/C
                         clock pessimism              0.259    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X0Y61          FDRE (Setup_fdre_C_R)       -0.429    14.669    ETH_inst/n1383/n721_reg[4]
  -------------------------------------------------------------------
                         required time                         14.669    
                         arrival time                         -12.201    
  -------------------------------------------------------------------
                         slack                                  2.468    

Slack (MET) :             2.468ns  (required time - arrival time)
  Source:                 ETH_inst/n1383/n688/n623_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ETH_inst/n1383/n721_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        7.030ns  (logic 1.849ns (26.303%)  route 5.181ns (73.697%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 14.874 - 10.000 ) 
    Source Clock Delay      (SCD):    5.171ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1696, routed)        1.620     5.171    ETH_inst/Clk
    SLICE_X6Y57          FDRE                                         r  ETH_inst/n1383/n688/n623_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y57          FDRE (Prop_fdre_C_Q)         0.478     5.649 r  ETH_inst/n1383/n688/n623_reg/Q
                         net (fo=113, routed)         1.616     7.266    ETH_inst/n1383/n652
    SLICE_X11Y67         LUT3 (Prop_lut3_I2_O)        0.323     7.589 r  ETH_inst/n655[n14][7]_i_3/O
                         net (fo=10, routed)          0.948     8.537    ETH_inst/n655[n14][7]_i_3_n_0
    SLICE_X2Y62          LUT6 (Prop_lut6_I1_O)        0.326     8.863 r  ETH_inst/n720[5]_i_4/O
                         net (fo=16, routed)          0.477     9.340    ETH_inst/n720[5]_i_4_n_0
    SLICE_X3Y61          LUT6 (Prop_lut6_I2_O)        0.124     9.464 f  ETH_inst/n720[4]_i_4/O
                         net (fo=4, routed)           0.684    10.148    ETH_inst/n720[4]_i_4_n_0
    SLICE_X2Y61          LUT2 (Prop_lut2_I0_O)        0.146    10.294 f  ETH_inst/n721[7]_i_8/O
                         net (fo=1, routed)           0.495    10.789    ETH_inst/n721[7]_i_8_n_0
    SLICE_X2Y62          LUT6 (Prop_lut6_I3_O)        0.328    11.117 r  ETH_inst/n721[7]_i_2/O
                         net (fo=9, routed)           0.597    11.714    ETH_inst/n721[7]_i_2_n_0
    SLICE_X1Y62          LUT5 (Prop_lut5_I0_O)        0.124    11.838 r  ETH_inst/n721[7]_i_1/O
                         net (fo=5, routed)           0.363    12.201    ETH_inst/n721[7]_i_1_n_0
    SLICE_X0Y61          FDRE                                         r  ETH_inst/n1383/n721_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1696, routed)        1.503    14.874    ETH_inst/Clk
    SLICE_X0Y61          FDRE                                         r  ETH_inst/n1383/n721_reg[5]/C
                         clock pessimism              0.259    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X0Y61          FDRE (Setup_fdre_C_R)       -0.429    14.669    ETH_inst/n1383/n721_reg[5]
  -------------------------------------------------------------------
                         required time                         14.669    
                         arrival time                         -12.201    
  -------------------------------------------------------------------
                         slack                                  2.468    

Slack (MET) :             2.468ns  (required time - arrival time)
  Source:                 ETH_inst/n1383/n688/n623_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ETH_inst/n1383/n721_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        7.030ns  (logic 1.849ns (26.303%)  route 5.181ns (73.697%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 14.874 - 10.000 ) 
    Source Clock Delay      (SCD):    5.171ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1696, routed)        1.620     5.171    ETH_inst/Clk
    SLICE_X6Y57          FDRE                                         r  ETH_inst/n1383/n688/n623_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y57          FDRE (Prop_fdre_C_Q)         0.478     5.649 r  ETH_inst/n1383/n688/n623_reg/Q
                         net (fo=113, routed)         1.616     7.266    ETH_inst/n1383/n652
    SLICE_X11Y67         LUT3 (Prop_lut3_I2_O)        0.323     7.589 r  ETH_inst/n655[n14][7]_i_3/O
                         net (fo=10, routed)          0.948     8.537    ETH_inst/n655[n14][7]_i_3_n_0
    SLICE_X2Y62          LUT6 (Prop_lut6_I1_O)        0.326     8.863 r  ETH_inst/n720[5]_i_4/O
                         net (fo=16, routed)          0.477     9.340    ETH_inst/n720[5]_i_4_n_0
    SLICE_X3Y61          LUT6 (Prop_lut6_I2_O)        0.124     9.464 f  ETH_inst/n720[4]_i_4/O
                         net (fo=4, routed)           0.684    10.148    ETH_inst/n720[4]_i_4_n_0
    SLICE_X2Y61          LUT2 (Prop_lut2_I0_O)        0.146    10.294 f  ETH_inst/n721[7]_i_8/O
                         net (fo=1, routed)           0.495    10.789    ETH_inst/n721[7]_i_8_n_0
    SLICE_X2Y62          LUT6 (Prop_lut6_I3_O)        0.328    11.117 r  ETH_inst/n721[7]_i_2/O
                         net (fo=9, routed)           0.597    11.714    ETH_inst/n721[7]_i_2_n_0
    SLICE_X1Y62          LUT5 (Prop_lut5_I0_O)        0.124    11.838 r  ETH_inst/n721[7]_i_1/O
                         net (fo=5, routed)           0.363    12.201    ETH_inst/n721[7]_i_1_n_0
    SLICE_X0Y61          FDRE                                         r  ETH_inst/n1383/n721_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1696, routed)        1.503    14.874    ETH_inst/Clk
    SLICE_X0Y61          FDRE                                         r  ETH_inst/n1383/n721_reg[7]/C
                         clock pessimism              0.259    15.133    
                         clock uncertainty           -0.035    15.098    
    SLICE_X0Y61          FDRE (Setup_fdre_C_R)       -0.429    14.669    ETH_inst/n1383/n721_reg[7]
  -------------------------------------------------------------------
                         required time                         14.669    
                         arrival time                         -12.201    
  -------------------------------------------------------------------
                         slack                                  2.468    

Slack (MET) :             2.621ns  (required time - arrival time)
  Source:                 ETH_inst/n1383/n687/n786_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ETH_inst/n1383/n687/n750_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        7.380ns  (logic 2.498ns (33.849%)  route 4.882ns (66.151%))
  Logic Levels:           8  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 14.809 - 10.000 ) 
    Source Clock Delay      (SCD):    5.107ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1696, routed)        1.556     5.107    ETH_inst/Clk
    SLICE_X12Y51         FDRE                                         r  ETH_inst/n1383/n687/n786_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y51         FDRE (Prop_fdre_C_Q)         0.518     5.625 r  ETH_inst/n1383/n687/n786_reg/Q
                         net (fo=88, routed)          1.218     6.844    ETH_inst/n1383/n687/n786
    SLICE_X11Y46         LUT2 (Prop_lut2_I1_O)        0.152     6.996 f  ETH_inst/n752[4]_i_2/O
                         net (fo=11, routed)          0.748     7.743    ETH_inst/n752[4]_i_2_n_0
    SLICE_X14Y53         LUT6 (Prop_lut6_I4_O)        0.326     8.069 r  ETH_inst/n770_i_3/O
                         net (fo=30, routed)          0.938     9.008    ETH_inst/n770_i_3_n_0
    SLICE_X10Y44         LUT4 (Prop_lut4_I2_O)        0.124     9.132 f  ETH_inst/n750[0]_i_3/O
                         net (fo=2, routed)           0.553     9.684    ETH_inst/n750[0]_i_3_n_0
    SLICE_X10Y44         LUT5 (Prop_lut5_I4_O)        0.124     9.808 r  ETH_inst/n750[4]_i_4/O
                         net (fo=1, routed)           0.616    10.424    ETH_inst/n750[4]_i_4_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    11.019 r  ETH_inst/n750_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.001    11.020    ETH_inst/n750_reg[4]_i_2_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.137 r  ETH_inst/n750_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.137    ETH_inst/n750_reg[8]_i_2_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.356 r  ETH_inst/n750_reg[12]_i_2/O[0]
                         net (fo=1, routed)           0.808    12.164    ETH_inst/n750_reg[12]_i_2_n_7
    SLICE_X9Y51          LUT3 (Prop_lut3_I0_O)        0.323    12.487 r  ETH_inst/n750[9]_i_1/O
                         net (fo=1, routed)           0.000    12.487    ETH_inst/n750[9]_i_1_n_0
    SLICE_X9Y51          FDRE                                         r  ETH_inst/n1383/n687/n750_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1696, routed)        1.438    14.809    ETH_inst/Clk
    SLICE_X9Y51          FDRE                                         r  ETH_inst/n1383/n687/n750_reg[9]/C
                         clock pessimism              0.259    15.068    
                         clock uncertainty           -0.035    15.033    
    SLICE_X9Y51          FDRE (Setup_fdre_C_D)        0.075    15.108    ETH_inst/n1383/n687/n750_reg[9]
  -------------------------------------------------------------------
                         required time                         15.108    
                         arrival time                         -12.487    
  -------------------------------------------------------------------
                         slack                                  2.621    

Slack (MET) :             2.630ns  (required time - arrival time)
  Source:                 ETH_inst/n1383/n687/n786_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ETH_inst/n1383/n687/n750_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        7.373ns  (logic 2.702ns (36.648%)  route 4.671ns (63.352%))
  Logic Levels:           9  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.809ns = ( 14.809 - 10.000 ) 
    Source Clock Delay      (SCD):    5.107ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1696, routed)        1.556     5.107    ETH_inst/Clk
    SLICE_X12Y51         FDRE                                         r  ETH_inst/n1383/n687/n786_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y51         FDRE (Prop_fdre_C_Q)         0.518     5.625 r  ETH_inst/n1383/n687/n786_reg/Q
                         net (fo=88, routed)          1.218     6.844    ETH_inst/n1383/n687/n786
    SLICE_X11Y46         LUT2 (Prop_lut2_I1_O)        0.152     6.996 f  ETH_inst/n752[4]_i_2/O
                         net (fo=11, routed)          0.748     7.743    ETH_inst/n752[4]_i_2_n_0
    SLICE_X14Y53         LUT6 (Prop_lut6_I4_O)        0.326     8.069 r  ETH_inst/n770_i_3/O
                         net (fo=30, routed)          0.938     9.008    ETH_inst/n770_i_3_n_0
    SLICE_X10Y44         LUT4 (Prop_lut4_I2_O)        0.124     9.132 f  ETH_inst/n750[0]_i_3/O
                         net (fo=2, routed)           0.553     9.684    ETH_inst/n750[0]_i_3_n_0
    SLICE_X10Y44         LUT5 (Prop_lut5_I4_O)        0.124     9.808 r  ETH_inst/n750[4]_i_4/O
                         net (fo=1, routed)           0.616    10.424    ETH_inst/n750[4]_i_4_n_0
    SLICE_X10Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.595    11.019 r  ETH_inst/n750_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.001    11.020    ETH_inst/n750_reg[4]_i_2_n_0
    SLICE_X10Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.137 r  ETH_inst/n750_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.137    ETH_inst/n750_reg[8]_i_2_n_0
    SLICE_X10Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.254 r  ETH_inst/n750_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.254    ETH_inst/n750_reg[12]_i_2_n_0
    SLICE_X10Y52         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.577 r  ETH_inst/n750_reg[16]_i_2/O[1]
                         net (fo=1, routed)           0.597    12.174    ETH_inst/n750_reg[16]_i_2_n_6
    SLICE_X10Y53         LUT3 (Prop_lut3_I0_O)        0.306    12.480 r  ETH_inst/n750[14]_i_1/O
                         net (fo=1, routed)           0.000    12.480    ETH_inst/n750[14]_i_1_n_0
    SLICE_X10Y53         FDRE                                         r  ETH_inst/n1383/n687/n750_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1696, routed)        1.438    14.809    ETH_inst/Clk
    SLICE_X10Y53         FDRE                                         r  ETH_inst/n1383/n687/n750_reg[14]/C
                         clock pessimism              0.259    15.068    
                         clock uncertainty           -0.035    15.033    
    SLICE_X10Y53         FDRE (Setup_fdre_C_D)        0.077    15.110    ETH_inst/n1383/n687/n750_reg[14]
  -------------------------------------------------------------------
                         required time                         15.110    
                         arrival time                         -12.480    
  -------------------------------------------------------------------
                         slack                                  2.630    

Slack (MET) :             2.647ns  (required time - arrival time)
  Source:                 ETH_inst/n1383/n688/n623_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ETH_inst/n1383/n723_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK100MHZ rise@10.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        7.239ns  (logic 1.857ns (25.654%)  route 5.382ns (74.346%))
  Logic Levels:           6  (LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.804ns = ( 14.804 - 10.000 ) 
    Source Clock Delay      (SCD):    5.171ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1696, routed)        1.620     5.171    ETH_inst/Clk
    SLICE_X6Y57          FDRE                                         r  ETH_inst/n1383/n688/n623_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y57          FDRE (Prop_fdre_C_Q)         0.478     5.649 f  ETH_inst/n1383/n688/n623_reg/Q
                         net (fo=113, routed)         1.210     6.859    ETH_inst/n1383/n652
    SLICE_X1Y63          LUT5 (Prop_lut5_I3_O)        0.295     7.154 r  ETH_inst/n714[7]_i_10/O
                         net (fo=5, routed)           0.428     7.582    ETH_inst/n714[7]_i_10_n_0
    SLICE_X0Y64          LUT6 (Prop_lut6_I5_O)        0.124     7.706 r  ETH_inst/n714[4]_i_2/O
                         net (fo=5, routed)           0.597     8.303    ETH_inst/n714[4]_i_2_n_0
    SLICE_X3Y64          LUT4 (Prop_lut4_I1_O)        0.124     8.427 r  ETH_inst/n207[5]_i_13/O
                         net (fo=3, routed)           0.445     8.872    ETH_inst/n207[5]_i_13_n_0
    SLICE_X3Y64          LUT4 (Prop_lut4_I0_O)        0.150     9.022 f  ETH_inst/n207[5]_i_7/O
                         net (fo=19, routed)          0.882     9.905    ETH_inst/n207[5]_i_7_n_0
    SLICE_X3Y62          LUT2 (Prop_lut2_I0_O)        0.354    10.259 r  ETH_inst/n723[23]_i_2/O
                         net (fo=24, routed)          1.819    12.078    ETH_inst/n723[23]_i_2_n_0
    SLICE_X28Y58         LUT6 (Prop_lut6_I4_O)        0.332    12.410 r  ETH_inst/n723[4]_i_1/O
                         net (fo=1, routed)           0.000    12.410    ETH_inst/n723[4]_i_1_n_0
    SLICE_X28Y58         FDRE                                         r  ETH_inst/n1383/n723_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1696, routed)        1.433    14.804    ETH_inst/Clk
    SLICE_X28Y58         FDRE                                         r  ETH_inst/n1383/n723_reg[4]/C
                         clock pessimism              0.259    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X28Y58         FDRE (Setup_fdre_C_D)        0.029    15.057    ETH_inst/n1383/n723_reg[4]
  -------------------------------------------------------------------
                         required time                         15.057    
                         arrival time                         -12.410    
  -------------------------------------------------------------------
                         slack                                  2.647    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 ETH_inst/n1383/n687/n733_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ETH_inst/n1383/n687/n798/mem_reg/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.072%)  route 0.106ns (42.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1696, routed)        0.569     1.482    ETH_inst/Clk
    SLICE_X9Y47          FDRE                                         r  ETH_inst/n1383/n687/n733_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y47          FDRE (Prop_fdre_C_Q)         0.141     1.623 r  ETH_inst/n1383/n687/n733_reg[5]/Q
                         net (fo=1, routed)           0.106     1.729    ETH_inst/n1383/n687/n733_reg_n_0_[5]
    RAMB36_X0Y9          RAMB36E1                                     r  ETH_inst/n1383/n687/n798/mem_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1696, routed)        0.881     2.039    ETH_inst/Clk
    RAMB36_X0Y9          RAMB36E1                                     r  ETH_inst/n1383/n687/n798/mem_reg/CLKARDCLK
                         clock pessimism             -0.499     1.541    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.155     1.696    ETH_inst/n1383/n687/n798/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 ETH_inst/n1383/n633_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ETH_inst/n1383/n730/mem_reg/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.669%)  route 0.108ns (43.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1696, routed)        0.560     1.473    ETH_inst/Clk
    SLICE_X9Y60          FDRE                                         r  ETH_inst/n1383/n633_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y60          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  ETH_inst/n1383/n633_reg[1]/Q
                         net (fo=1, routed)           0.108     1.722    ETH_inst/n1383/n633_reg_n_0_[1]
    RAMB18_X0Y24         RAMB18E1                                     r  ETH_inst/n1383/n730/mem_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1696, routed)        0.869     2.027    ETH_inst/Clk
    RAMB18_X0Y24         RAMB18E1                                     r  ETH_inst/n1383/n730/mem_reg/CLKARDCLK
                         clock pessimism             -0.498     1.529    
    RAMB18_X0Y24         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.155     1.684    ETH_inst/n1383/n730/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 ETH_inst/n1383/n687/n465_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ETH_inst/II_MII_1/n909_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.164ns (43.679%)  route 0.211ns (56.321%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1696, routed)        0.565     1.478    ETH_inst/Clk
    SLICE_X30Y45         FDRE                                         r  ETH_inst/n1383/n687/n465_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y45         FDRE (Prop_fdre_C_Q)         0.164     1.642 r  ETH_inst/n1383/n687/n465_reg[6]/Q
                         net (fo=6, routed)           0.211     1.854    ETH_inst/n1376[6]
    SLICE_X30Y50         FDRE                                         r  ETH_inst/II_MII_1/n909_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1696, routed)        0.828     1.987    ETH_inst/Clk
    SLICE_X30Y50         FDRE                                         r  ETH_inst/II_MII_1/n909_reg[2]/C
                         clock pessimism             -0.245     1.742    
    SLICE_X30Y50         FDRE (Hold_fdre_C_D)         0.063     1.805    ETH_inst/II_MII_1/n909_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.805    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 ETH_inst/n1383/n687/n733_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ETH_inst/n1383/n687/n798/mem_reg/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.164ns (60.336%)  route 0.108ns (39.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1696, routed)        0.568     1.481    ETH_inst/Clk
    SLICE_X8Y45          FDRE                                         r  ETH_inst/n1383/n687/n733_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y45          FDRE (Prop_fdre_C_Q)         0.164     1.645 r  ETH_inst/n1383/n687/n733_reg[4]/Q
                         net (fo=1, routed)           0.108     1.753    ETH_inst/n1383/n687/n733_reg_n_0_[4]
    RAMB36_X0Y9          RAMB36E1                                     r  ETH_inst/n1383/n687/n798/mem_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1696, routed)        0.881     2.039    ETH_inst/Clk
    RAMB36_X0Y9          RAMB36E1                                     r  ETH_inst/n1383/n687/n798/mem_reg/CLKARDCLK
                         clock pessimism             -0.499     1.541    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.155     1.696    ETH_inst/n1383/n687/n798/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 ETH_inst/n1383/n632_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ETH_inst/n1383/n730/mem_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.164ns (52.357%)  route 0.149ns (47.643%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1696, routed)        0.560     1.473    ETH_inst/Clk
    SLICE_X8Y61          FDRE                                         r  ETH_inst/n1383/n632_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y61          FDRE (Prop_fdre_C_Q)         0.164     1.637 r  ETH_inst/n1383/n632_reg[4]/Q
                         net (fo=1, routed)           0.149     1.787    ETH_inst/n1383/n632_reg_n_0_[4]
    RAMB18_X0Y24         RAMB18E1                                     r  ETH_inst/n1383/n730/mem_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1696, routed)        0.869     2.027    ETH_inst/Clk
    RAMB18_X0Y24         RAMB18E1                                     r  ETH_inst/n1383/n730/mem_reg/CLKARDCLK
                         clock pessimism             -0.498     1.529    
    RAMB18_X0Y24         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.712    ETH_inst/n1383/n730/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.712    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 ETH_inst/n1383/n687/n733_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ETH_inst/n1383/n687/n798/mem_reg/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.547%)  route 0.162ns (53.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1696, routed)        0.569     1.482    ETH_inst/Clk
    SLICE_X9Y47          FDRE                                         r  ETH_inst/n1383/n687/n733_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y47          FDRE (Prop_fdre_C_Q)         0.141     1.623 r  ETH_inst/n1383/n687/n733_reg[2]/Q
                         net (fo=1, routed)           0.162     1.785    ETH_inst/n1383/n687/n733_reg_n_0_[2]
    RAMB36_X0Y9          RAMB36E1                                     r  ETH_inst/n1383/n687/n798/mem_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1696, routed)        0.881     2.039    ETH_inst/Clk
    RAMB36_X0Y9          RAMB36E1                                     r  ETH_inst/n1383/n687/n798/mem_reg/CLKARDCLK
                         clock pessimism             -0.499     1.541    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.155     1.696    ETH_inst/n1383/n687/n798/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 ETH_inst/n1383/n687/n733_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ETH_inst/n1383/n687/n798/mem_reg/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.164ns (53.265%)  route 0.144ns (46.735%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1696, routed)        0.568     1.481    ETH_inst/Clk
    SLICE_X8Y45          FDRE                                         r  ETH_inst/n1383/n687/n733_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y45          FDRE (Prop_fdre_C_Q)         0.164     1.645 r  ETH_inst/n1383/n687/n733_reg[1]/Q
                         net (fo=1, routed)           0.144     1.789    ETH_inst/n1383/n687/n733_reg_n_0_[1]
    RAMB36_X0Y9          RAMB36E1                                     r  ETH_inst/n1383/n687/n798/mem_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1696, routed)        0.881     2.039    ETH_inst/Clk
    RAMB36_X0Y9          RAMB36E1                                     r  ETH_inst/n1383/n687/n798/mem_reg/CLKARDCLK
                         clock pessimism             -0.499     1.541    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.155     1.696    ETH_inst/n1383/n687/n798/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 ETH_inst/n1383/n688/n733_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ETH_inst/n1383/n688/n766/n580_reg/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.141ns (31.676%)  route 0.304ns (68.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1696, routed)        0.595     1.508    ETH_inst/Clk
    SLICE_X5Y43          FDRE                                         r  ETH_inst/n1383/n688/n733_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  ETH_inst/n1383/n688/n733_reg[5]/Q
                         net (fo=1, routed)           0.304     1.954    ETH_inst/n1383/n688/n733[5]
    RAMB18_X0Y16         RAMB18E1                                     r  ETH_inst/n1383/n688/n766/n580_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1696, routed)        0.880     2.038    ETH_inst/Clk
    RAMB18_X0Y16         RAMB18E1                                     r  ETH_inst/n1383/n688/n766/n580_reg/CLKARDCLK
                         clock pessimism             -0.479     1.560    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[5])
                                                      0.296     1.856    ETH_inst/n1383/n688/n766/n580_reg
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 ETH_inst/n1383/n633_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ETH_inst/n1383/n730/mem_reg/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.148ns (57.086%)  route 0.111ns (42.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1696, routed)        0.560     1.473    ETH_inst/Clk
    SLICE_X8Y60          FDRE                                         r  ETH_inst/n1383/n633_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y60          FDRE (Prop_fdre_C_Q)         0.148     1.621 r  ETH_inst/n1383/n633_reg[3]/Q
                         net (fo=1, routed)           0.111     1.733    ETH_inst/n1383/n633_reg_n_0_[3]
    RAMB18_X0Y24         RAMB18E1                                     r  ETH_inst/n1383/n730/mem_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1696, routed)        0.869     2.027    ETH_inst/Clk
    RAMB18_X0Y24         RAMB18E1                                     r  ETH_inst/n1383/n730/mem_reg/CLKARDCLK
                         clock pessimism             -0.498     1.529    
    RAMB18_X0Y24         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[3])
                                                      0.102     1.631    ETH_inst/n1383/n730/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 ETH_inst/n1383/n687/n777_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ETH_inst/n1383/n687/n782_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK100MHZ  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK100MHZ
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK100MHZ rise@0.000ns - CLK100MHZ rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1696, routed)        0.567     1.480    ETH_inst/Clk
    SLICE_X13Y42         FDRE                                         r  ETH_inst/n1383/n687/n777_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y42         FDRE (Prop_fdre_C_Q)         0.141     1.621 r  ETH_inst/n1383/n687/n777_reg[1]/Q
                         net (fo=1, routed)           0.054     1.675    ETH_inst/n1383/n687/n777_reg_n_0_[1]
    SLICE_X12Y42         LUT4 (Prop_lut4_I0_O)        0.045     1.720 r  ETH_inst/n782[1]_i_1/O
                         net (fo=1, routed)           0.000     1.720    ETH_inst/n782[1]_i_1_n_0
    SLICE_X12Y42         FDRE                                         r  ETH_inst/n1383/n687/n782_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK100MHZ rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=1696, routed)        0.837     1.995    ETH_inst/Clk
    SLICE_X12Y42         FDRE                                         r  ETH_inst/n1383/n687/n782_reg[1]/C
                         clock pessimism             -0.502     1.493    
    SLICE_X12Y42         FDRE (Hold_fdre_C_D)         0.121     1.614    ETH_inst/n1383/n687/n782_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y9   ETH_inst/n1383/n687/n798/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y28  ETH_inst/n389/n379/hasBuffer.RxBuffer/n580_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y24  ETH_inst/n1383/n730/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y22  ETH_inst/n389/n378/Mem1/mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y9   ETH_inst/n1383/n687/n798/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y28  ETH_inst/n389/n379/hasBuffer.RxBuffer/n580_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y24  ETH_inst/n1383/n730/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y16  ETH_inst/n1383/n688/n766/n580_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y16  ETH_inst/n1383/n688/n766/n580_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y22  ETH_inst/n389/n378/Mem1/mem_reg/CLKBWRCLK
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y63  ETH_inst/n1383/n647_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y64  ETH_inst/n1383/n647_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y64  ETH_inst/n1383/n647_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y64  ETH_inst/n1383/n647_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y52   ETH_inst/n1383/n688/n621_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X8Y64   ETH_inst/n1383/n713_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y64   ETH_inst/n1383/n713_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y67  ETH_inst/n1384/n248_reg[26]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y67  ETH_inst/n1384/n248_reg[34]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y67  ETH_inst/n1384/n248_reg[42]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y54  ETH_inst/n1383/n649_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y40  ETH_inst/n1383/n687/n778_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y40  ETH_inst/n1383/n687/n778_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y40  ETH_inst/n1383/n687/n778_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y40  ETH_inst/n1383/n687/n778_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X7Y45   ETH_inst/n1383/n688/FSM_sequential_n207_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y49   ETH_inst/n1383/n688/n207_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X6Y49   ETH_inst/n1383/n688/n207_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y56   ETH_inst/n1383/n688/n621_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X9Y56   ETH_inst/n1383/n688/n621_reg[1]/C



