// Generated by CIRCT 42e53322a
module deMux_1_to_8_df(	// /tmp/tmp.B8VrAvPrn0/10003_ModelSim-IntelFPGA_Demultiplexers_1to8DeMux_dataflow_modelling.cleaned.mlir:2:3
  input        I,	// /tmp/tmp.B8VrAvPrn0/10003_ModelSim-IntelFPGA_Demultiplexers_1to8DeMux_dataflow_modelling.cleaned.mlir:2:33
               S2,	// /tmp/tmp.B8VrAvPrn0/10003_ModelSim-IntelFPGA_Demultiplexers_1to8DeMux_dataflow_modelling.cleaned.mlir:2:45
               S1,	// /tmp/tmp.B8VrAvPrn0/10003_ModelSim-IntelFPGA_Demultiplexers_1to8DeMux_dataflow_modelling.cleaned.mlir:2:58
               S0,	// /tmp/tmp.B8VrAvPrn0/10003_ModelSim-IntelFPGA_Demultiplexers_1to8DeMux_dataflow_modelling.cleaned.mlir:2:71
  output [7:0] Y	// /tmp/tmp.B8VrAvPrn0/10003_ModelSim-IntelFPGA_Demultiplexers_1to8DeMux_dataflow_modelling.cleaned.mlir:2:85
);

  wire _GEN = I & ~S2;	// /tmp/tmp.B8VrAvPrn0/10003_ModelSim-IntelFPGA_Demultiplexers_1to8DeMux_dataflow_modelling.cleaned.mlir:4:10, :5:10
  wire _GEN_0 = _GEN & ~S1;	// /tmp/tmp.B8VrAvPrn0/10003_ModelSim-IntelFPGA_Demultiplexers_1to8DeMux_dataflow_modelling.cleaned.mlir:5:10, :6:10, :7:10
  wire _GEN_1 = _GEN & S1;	// /tmp/tmp.B8VrAvPrn0/10003_ModelSim-IntelFPGA_Demultiplexers_1to8DeMux_dataflow_modelling.cleaned.mlir:5:10, :11:10
  wire _GEN_2 = I & S2;	// /tmp/tmp.B8VrAvPrn0/10003_ModelSim-IntelFPGA_Demultiplexers_1to8DeMux_dataflow_modelling.cleaned.mlir:15:11
  wire _GEN_3 = _GEN_2 & ~S1;	// /tmp/tmp.B8VrAvPrn0/10003_ModelSim-IntelFPGA_Demultiplexers_1to8DeMux_dataflow_modelling.cleaned.mlir:6:10, :15:11, :17:11
  wire _GEN_4 = _GEN_2 & S1;	// /tmp/tmp.B8VrAvPrn0/10003_ModelSim-IntelFPGA_Demultiplexers_1to8DeMux_dataflow_modelling.cleaned.mlir:15:11, :21:11
  assign Y =
    {_GEN_4 & S0,
     _GEN_4 & ~S0,
     _GEN_3 & S0,
     _GEN_3 & ~S0,
     _GEN_1 & S0,
     _GEN_1 & ~S0,
     _GEN_0 & S0,
     _GEN_0 & ~S0};	// /tmp/tmp.B8VrAvPrn0/10003_ModelSim-IntelFPGA_Demultiplexers_1to8DeMux_dataflow_modelling.cleaned.mlir:7:10, :8:10, :9:10, :10:10, :11:10, :13:10, :14:11, :17:11, :19:11, :20:11, :21:11, :23:11, :24:11, :25:11, :26:5
endmodule

